
*** Running vivado
    with args -log design_1_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/zhenyu/Desktop/HLSstudy/FDTD/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_wrapper_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16624 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 928.246 ; gain = 234.891
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper_0_0' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ip/design_1_wrapper_0_0/synth/design_1_wrapper_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'wrapper' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:12]
	Parameter ap_ST_fsm_state1 bound to: 38'b00000000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 38'b00000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state12 bound to: 38'b00000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state13 bound to: 38'b00000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state14 bound to: 38'b00000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state15 bound to: 38'b00000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state16 bound to: 38'b00000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state17 bound to: 38'b00000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state18 bound to: 38'b00000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 38'b00000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state22 bound to: 38'b00000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state23 bound to: 38'b00000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state24 bound to: 38'b00000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state25 bound to: 38'b00000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state26 bound to: 38'b00000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state27 bound to: 38'b00000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 38'b00000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 38'b00000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 38'b00000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 38'b00000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 38'b00000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 38'b00000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 38'b00000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 38'b00000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 38'b00000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 38'b00000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 38'b00000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 38'b00000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 38'b00000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 38'b00000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 38'b00000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 38'b00000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 38'b00000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 38'b00001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 38'b00010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 38'b00100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 38'b01000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 38'b10000000000000000000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:209]
INFO: [Synth 8-6157] synthesizing module 'wrapper_AXILiteS_s_axi' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_INITIAL_ARRAY_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_INITIAL_ARRAY_CTRL bound to: 7'b0010100 
	Parameter ADDR_BONDARY_N_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_BONDARY_N_CTRL bound to: 7'b0011100 
	Parameter ADDR_BONDARY_S_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_BONDARY_S_CTRL bound to: 7'b0100100 
	Parameter ADDR_BONDARY_W_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_BONDARY_W_CTRL bound to: 7'b0101100 
	Parameter ADDR_BONDARY_E_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_BONDARY_E_CTRL bound to: 7'b0110100 
	Parameter ADDR_COEF_TIJ_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_COEF_TIJ_CTRL bound to: 7'b0111100 
	Parameter ADDR_COEF_TI_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_COEF_TI_CTRL bound to: 7'b1000100 
	Parameter ADDR_COEF_TJ_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_COEF_TJ_CTRL bound to: 7'b1001100 
	Parameter ADDR_ITER_DATA_0 bound to: 7'b1010000 
	Parameter ADDR_ITER_CTRL bound to: 7'b1010100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_AXILiteS_s_axi.v:247]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_AXILiteS_s_axi' (1#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'wrapper_gmem_m_axi' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wrapper_gmem_m_axi_throttl' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wrapper_gmem_m_axi_throttl' (2#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'wrapper_gmem_m_axi_write' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'wrapper_gmem_m_axi_fifo' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wrapper_gmem_m_axi_fifo' (3#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'wrapper_gmem_m_axi_reg_slice' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'wrapper_gmem_m_axi_reg_slice' (4#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'wrapper_gmem_m_axi_fifo__parameterized0' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wrapper_gmem_m_axi_fifo__parameterized0' (4#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'wrapper_gmem_m_axi_buffer' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wrapper_gmem_m_axi_buffer' (5#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'wrapper_gmem_m_axi_fifo__parameterized1' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wrapper_gmem_m_axi_fifo__parameterized1' (5#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'wrapper_gmem_m_axi_fifo__parameterized2' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wrapper_gmem_m_axi_fifo__parameterized2' (5#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_gmem_m_axi_write' (6#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'wrapper_gmem_m_axi_read' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'wrapper_gmem_m_axi_buffer__parameterized0' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wrapper_gmem_m_axi_buffer__parameterized0' (6#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'wrapper_gmem_m_axi_reg_slice__parameterized0' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'wrapper_gmem_m_axi_reg_slice__parameterized0' (6#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_gmem_m_axi_read' (7#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_gmem_m_axi' (8#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'wrapper_array_bufhbi' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_array_bufhbi.v:48]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wrapper_array_bufhbi_ram' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_array_bufhbi.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_array_bufhbi.v:22]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_array_bufhbi_ram' (9#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_array_bufhbi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_array_bufhbi' (10#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_array_bufhbi.v:48]
INFO: [Synth 8-6157] synthesizing module 'wrapper_array_bufjbC' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_array_bufjbC.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wrapper_array_bufjbC_ram' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_array_bufjbC.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_array_bufjbC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_array_bufjbC_ram' (11#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_array_bufjbC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_array_bufjbC' (12#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_array_bufjbC.v:52]
INFO: [Synth 8-6157] synthesizing module 'wrapper_bondary_nlbW' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_bondary_nlbW.v:37]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wrapper_bondary_nlbW_ram' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_bondary_nlbW.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_bondary_nlbW.v:19]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_bondary_nlbW_ram' (13#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_bondary_nlbW.v:6]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_bondary_nlbW' (14#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_bondary_nlbW.v:37]
INFO: [Synth 8-6157] synthesizing module 'wrapper_bondary_wpcA' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_bondary_wpcA.v:48]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wrapper_bondary_wpcA_ram' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_bondary_wpcA.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_bondary_wpcA.v:22]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_bondary_wpcA_ram' (15#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_bondary_wpcA.v:6]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_bondary_wpcA' (16#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_bondary_wpcA.v:48]
INFO: [Synth 8-6157] synthesizing module 'Kernel64x64' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:10]
	Parameter ap_ST_fsm_state1 bound to: 28'b0000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 28'b0000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 28'b0000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 28'b0000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 28'b0000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 28'b0000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 28'b0000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 28'b0000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 28'b0000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 28'b0000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 28'b0000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 28'b0000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 28'b0000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 28'b0000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 28'b0000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 28'b0000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 28'b0000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 28'b0000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 28'b0000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 28'b0000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 28'b0000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 28'b0000001000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 28'b0000010000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 28'b0000100000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 28'b0001000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 28'b0010000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 28'b0100000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 28'b1000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:241]
INFO: [Synth 8-6157] synthesizing module 'Kernel64x64_arraybkb' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64_arraybkb.v:37]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Kernel64x64_arraybkb_ram' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64_arraybkb.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64_arraybkb.v:19]
INFO: [Synth 8-6155] done synthesizing module 'Kernel64x64_arraybkb_ram' (17#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64_arraybkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Kernel64x64_arraybkb' (18#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64_arraybkb.v:37]
INFO: [Synth 8-6157] synthesizing module 'wrapper_fadd_32nsfYi' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_fadd_32nsfYi.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wrapper_ap_fadd_3_full_dsp_32' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/ip/wrapper_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/ip/wrapper_ap_fadd_3_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'wrapper_ap_fadd_3_full_dsp_32' (36#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/ip/wrapper_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_fadd_32nsfYi' (37#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_fadd_32nsfYi.v:8]
INFO: [Synth 8-6157] synthesizing module 'wrapper_fmul_32nsg8j' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_fmul_32nsg8j.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wrapper_ap_fmul_2_max_dsp_32' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/ip/wrapper_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/ip/wrapper_ap_fmul_2_max_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'wrapper_ap_fmul_2_max_dsp_32' (45#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/ip/wrapper_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_fmul_32nsg8j' (46#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_fmul_32nsg8j.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4166]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4168]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4170]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4172]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4174]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4176]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4178]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4180]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4182]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4184]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4186]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4188]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4190]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4192]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4194]
INFO: [Synth 8-6155] done synthesizing module 'Kernel64x64' (47#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:2897]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:2899]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:2901]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:2903]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:2905]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:2907]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:2909]
INFO: [Synth 8-6155] done synthesizing module 'wrapper' (48#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper_0_0' (49#1) [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ip/design_1_wrapper_0_0/synth/design_1_wrapper_0_0.v:59]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1126.652 ; gain = 433.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1126.652 ; gain = 433.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1126.652 ; gain = 433.297
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1126.652 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1515 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ip/design_1_wrapper_0_0/constraints/wrapper_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ip/design_1_wrapper_0_0/constraints/wrapper_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.runs/design_1_wrapper_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.runs/design_1_wrapper_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1291.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  FDE => FDRE: 45 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.593 . Memory (MB): peak = 1310.129 ; gain = 18.535
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1310.129 ; gain = 616.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1310.129 ; gain = 616.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.runs/design_1_wrapper_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1310.129 ; gain = 616.773
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'wrapper_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'wrapper_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'wrapper_gmem_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper_gmem_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'wrapper_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4471] merging register 'or_ln43_1_reg_3066_reg[0:0]' into 'or_ln43_reg_3004_reg[0:0]' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4322]
INFO: [Synth 8-4471] merging register 'tmp_32_reg_3086_pp0_iter1_reg_reg[4:0]' into 'tmp_32_reg_3086_reg[4:0]' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4420]
INFO: [Synth 8-4471] merging register 'tmp_32_reg_3086_pp0_iter2_reg_reg[4:0]' into 'tmp_32_reg_3086_reg[4:0]' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4421]
INFO: [Synth 8-4471] merging register 'tmp_32_reg_3086_pp0_iter3_reg_reg[4:0]' into 'tmp_32_reg_3086_reg[4:0]' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4422]
INFO: [Synth 8-4471] merging register 'tmp_32_reg_3086_pp0_iter4_reg_reg[4:0]' into 'tmp_32_reg_3086_reg[4:0]' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4162]
INFO: [Synth 8-4471] merging register 'array_buffer_tmp_0_4_reg_3176_pp0_iter1_reg_reg[9:6]' into 'array_buffer_tmp_0_4_reg_3176_reg[9:6]' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4427]
INFO: [Synth 8-4471] merging register 'array_buffer_tmp_0_4_reg_3176_pp0_iter2_reg_reg[9:6]' into 'array_buffer_tmp_0_4_reg_3176_reg[9:6]' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4428]
INFO: [Synth 8-4471] merging register 'array_buffer_tmp_0_4_reg_3176_pp0_iter3_reg_reg[9:6]' into 'array_buffer_tmp_0_4_reg_3176_reg[9:6]' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4429]
INFO: [Synth 8-4471] merging register 'array_buffer_tmp_0_4_reg_3176_pp0_iter4_reg_reg[9:6]' into 'array_buffer_tmp_0_4_reg_3176_reg[9:6]' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4430]
INFO: [Synth 8-4471] merging register 'zext_ln43_7_reg_3201_pp0_iter1_reg_reg[63:12]' into 'zext_ln43_7_reg_3201_reg[63:12]' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4432]
INFO: [Synth 8-4471] merging register 'zext_ln43_7_reg_3201_pp0_iter2_reg_reg[63:12]' into 'zext_ln43_7_reg_3201_reg[63:12]' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4433]
INFO: [Synth 8-4471] merging register 'zext_ln43_7_reg_3201_pp0_iter3_reg_reg[63:12]' into 'zext_ln43_7_reg_3201_reg[63:12]' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4434]
INFO: [Synth 8-4471] merging register 'zext_ln43_7_reg_3201_pp0_iter4_reg_reg[63:12]' into 'zext_ln43_7_reg_3201_reg[63:12]' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4435]
INFO: [Synth 8-4471] merging register 'or_ln40_reg_3226_reg[0:0]' into 'or_ln43_reg_3004_reg[0:0]' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4088]
INFO: [Synth 8-4471] merging register 'array_buffer_tmp_0_6_reg_3266_reg[9:6]' into 'array_buffer_tmp_0_4_reg_3176_reg[9:6]' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4440]
INFO: [Synth 8-4471] merging register 'array_buffer_tmp_0_6_reg_3266_pp0_iter1_reg_reg[9:6]' into 'array_buffer_tmp_0_4_reg_3176_reg[9:6]' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4441]
INFO: [Synth 8-4471] merging register 'array_buffer_tmp_0_6_reg_3266_pp0_iter2_reg_reg[9:6]' into 'array_buffer_tmp_0_4_reg_3176_reg[9:6]' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4442]
INFO: [Synth 8-4471] merging register 'array_buffer_tmp_0_6_reg_3266_pp0_iter3_reg_reg[9:6]' into 'array_buffer_tmp_0_4_reg_3176_reg[9:6]' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4443]
INFO: [Synth 8-4471] merging register 'array_buffer_tmp_0_6_reg_3266_pp0_iter4_reg_reg[9:6]' into 'array_buffer_tmp_0_4_reg_3176_reg[9:6]' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:4444]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln115_3_reg_3974_reg' and it is trimmed from '12' to '10' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:1479]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln115_1_reg_3950_reg' and it is trimmed from '12' to '10' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:1486]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln30_8_reg_3471_reg' and it is trimmed from '6' to '5' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:2186]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln30_5_reg_3446_reg' and it is trimmed from '6' to '5' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:2185]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln5_reg_3034_reg' and it is trimmed from '6' to '5' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:1600]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln77_mid1_reg_3128_reg' and it is trimmed from '6' to '5' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:1527]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln84_6_reg_3561_reg' and it is trimmed from '12' to '10' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:1504]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_32_reg_3086_pp0_iter4_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:1599]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln84_10_reg_3245_reg' and it is trimmed from '12' to '10' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:1675]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln43_7_reg_3201_pp0_iter4_reg_reg' and it is trimmed from '12' to '10' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:1604]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln43_7_reg_3201_pp0_iter3_reg_reg' and it is trimmed from '12' to '10' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:1603]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln43_7_reg_3201_pp0_iter2_reg_reg' and it is trimmed from '12' to '10' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:1602]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln43_7_reg_3201_pp0_iter1_reg_reg' and it is trimmed from '12' to '10' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:1601]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln43_7_reg_3201_reg' and it is trimmed from '12' to '10' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:2264]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln30_2_reg_3076_reg' and it is trimmed from '6' to '5' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:1519]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'gmem_addr_1_reg_1211_reg[31:30]' into 'gmem_addr_reg_1205_reg[31:30]' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:2987]
INFO: [Synth 8-4471] merging register 'gmem_addr_2_reg_1217_reg[31:30]' into 'gmem_addr_reg_1205_reg[31:30]' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:2988]
INFO: [Synth 8-4471] merging register 'gmem_addr_3_reg_1223_reg[31:30]' into 'gmem_addr_reg_1205_reg[31:30]' [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:2989]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln3_reg_1371_pp4_iter1_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:1681]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln3_reg_1371_reg' and it is trimmed from '6' to '5' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:1719]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln2_reg_1347_pp3_iter1_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:1651]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln2_reg_1347_reg' and it is trimmed from '6' to '5' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:1712]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln1_reg_1323_pp2_iter1_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:1659]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln1_reg_1323_reg' and it is trimmed from '6' to '5' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:1705]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln_reg_1299_pp1_iter1_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:1667]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln_reg_1299_reg' and it is trimmed from '6' to '5' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:1726]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln38_2_reg_1262_pp0_iter8_reg_reg' and it is trimmed from '12' to '10' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:1602]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln38_2_reg_1262_pp0_iter7_reg_reg' and it is trimmed from '12' to '10' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:1601]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln38_2_reg_1262_pp0_iter6_reg_reg' and it is trimmed from '12' to '10' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:1600]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln38_2_reg_1262_pp0_iter5_reg_reg' and it is trimmed from '12' to '10' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:1599]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln38_2_reg_1262_pp0_iter4_reg_reg' and it is trimmed from '12' to '10' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:1598]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln38_2_reg_1262_pp0_iter3_reg_reg' and it is trimmed from '12' to '10' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:1597]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln38_2_reg_1262_pp0_iter2_reg_reg' and it is trimmed from '12' to '10' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:1596]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln38_2_reg_1262_pp0_iter1_reg_reg' and it is trimmed from '12' to '10' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:1586]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln38_2_reg_1262_reg' and it is trimmed from '12' to '10' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/wrapper.v:1578]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'wrapper_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'wrapper_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'wrapper_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'wrapper_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-3971] The signal "wrapper_array_bufjbC_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1310.129 ; gain = 616.773
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'wrapper_fadd_32nsfYi:/wrapper_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'wrapper_fadd_32nsfYi:/wrapper_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'wrapper_fadd_32nsfYi:/wrapper_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'wrapper_fadd_32nsfYi:/wrapper_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'wrapper_fadd_32nsfYi:/wrapper_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'wrapper_fadd_32nsfYi:/wrapper_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'wrapper_fmul_32nsg8j:/wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'wrapper_fmul_32nsg8j:/wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'wrapper_fmul_32nsg8j:/wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'wrapper_fmul_32nsg8j:/wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |Kernel64x64__GB0 |           1|     36834|
|2     |Kernel64x64__GB1 |           1|      9825|
|3     |wrapper__GC0     |           1|      9187|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_32_reg_3086_pp0_iter3_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:1598]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_32_reg_3086_pp0_iter2_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:1597]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_32_reg_3086_pp0_iter1_reg_reg' and it is trimmed from '6' to '5' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:1596]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_32_reg_3086_reg' and it is trimmed from '6' to '5' bits. [c:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/ipshared/0eaa/hdl/verilog/Kernel64x64.v:1525]
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal "inst/array_buffer_1_0_U/wrapper_array_bufjbC_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/array_buffer_1_1_U/wrapper_array_bufjbC_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_1/wrapper_fmul_32nsg8j_U20/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_1/wrapper_fmul_32nsg8j_U21/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_1/wrapper_fmul_32nsg8j_U24/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_1/wrapper_fadd_32nsfYi_U2/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_1/wrapper_fadd_32nsfYi_U7/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_1/wrapper_fadd_32nsfYi_U1/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_1/wrapper_fmul_32nsg8j_U19/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_1/wrapper_fadd_32nsfYi_U12/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_1/wrapper_fadd_32nsfYi_U8/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_1/wrapper_fadd_32nsfYi_U11/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_1/wrapper_fadd_32nsfYi_U14/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_1/wrapper_fadd_32nsfYi_U10/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_1/wrapper_fadd_32nsfYi_U15/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_1/wrapper_fadd_32nsfYi_U13/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_1/wrapper_fadd_32nsfYi_U4/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_1/wrapper_fadd_32nsfYi_U5/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_1/wrapper_fmul_32nsg8j_U18/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_1/wrapper_fmul_32nsg8j_U25/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_1/wrapper_fmul_32nsg8j_U17/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_1/wrapper_fmul_32nsg8j_U23/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_1/wrapper_fmul_32nsg8j_U22/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_1/wrapper_fmul_32nsg8j_U16/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_1/wrapper_fadd_32nsfYi_U3/ce_r_reg)
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__13.
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_5_reg_3181_reg[0]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_4_reg_3176_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_5_reg_3181_reg[1]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_4_reg_3176_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_5_reg_3181_reg[2]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_4_reg_3176_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_5_reg_3181_reg[3]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_4_reg_3176_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_5_reg_3181_reg[4]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_4_reg_3176_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_5_reg_3181_pp0_iter1_reg_reg[0]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_4_reg_3176_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_5_reg_3181_pp0_iter1_reg_reg[1]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_4_reg_3176_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_5_reg_3181_pp0_iter1_reg_reg[2]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_4_reg_3176_pp0_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_5_reg_3181_pp0_iter1_reg_reg[3]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_4_reg_3176_pp0_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_5_reg_3181_pp0_iter1_reg_reg[4]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_4_reg_3176_pp0_iter1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_6_reg_3266_reg[0]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/zext_ln84_10_reg_3245_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_6_reg_3266_reg[1]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/zext_ln84_10_reg_3245_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_6_reg_3266_reg[2]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/zext_ln84_10_reg_3245_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_6_reg_3266_reg[3]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/zext_ln84_10_reg_3245_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_6_reg_3266_reg[4]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/zext_ln84_10_reg_3245_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/tmp_32_reg_3086_reg[5]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/select_ln30_2_reg_3076_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/tmp_32_reg_3086_reg[6]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/select_ln30_2_reg_3076_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/tmp_32_reg_3086_reg[7]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/select_ln30_2_reg_3076_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/tmp_32_reg_3086_reg[8]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/select_ln30_2_reg_3076_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/tmp_32_reg_3086_reg[9]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/select_ln30_2_reg_3076_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_5_reg_3181_pp0_iter2_reg_reg[0]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_4_reg_3176_pp0_iter2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_5_reg_3181_pp0_iter2_reg_reg[1]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_4_reg_3176_pp0_iter2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_5_reg_3181_pp0_iter2_reg_reg[2]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_4_reg_3176_pp0_iter2_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_5_reg_3181_pp0_iter2_reg_reg[3]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_4_reg_3176_pp0_iter2_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_5_reg_3181_pp0_iter2_reg_reg[4]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_4_reg_3176_pp0_iter2_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_5_reg_3181_pp0_iter3_reg_reg[0]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_4_reg_3176_pp0_iter3_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_5_reg_3181_pp0_iter3_reg_reg[1]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_4_reg_3176_pp0_iter3_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_5_reg_3181_pp0_iter3_reg_reg[2]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_4_reg_3176_pp0_iter3_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_5_reg_3181_pp0_iter3_reg_reg[3]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_4_reg_3176_pp0_iter3_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_5_reg_3181_pp0_iter3_reg_reg[4]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_4_reg_3176_pp0_iter3_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_5_reg_3181_pp0_iter4_reg_reg[0]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_4_reg_3176_pp0_iter4_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_5_reg_3181_pp0_iter4_reg_reg[1]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_4_reg_3176_pp0_iter4_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_5_reg_3181_pp0_iter4_reg_reg[2]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_4_reg_3176_pp0_iter4_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_5_reg_3181_pp0_iter4_reg_reg[3]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_4_reg_3176_pp0_iter4_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_5_reg_3181_pp0_iter4_reg_reg[4]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/array_buffer_tmp_0_4_reg_3176_pp0_iter4_reg_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\tmp_32_reg_3086_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\tmp_32_reg_3086_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\tmp_32_reg_3086_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\tmp_32_reg_3086_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\tmp_32_reg_3086_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/lshr_ln43_mid1_reg_3071_reg[5]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/tile_i_reg_3043_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/select_ln30_reg_3061_reg[0]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/trunc_ln32_reg_3133_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/tile_i_reg_3043_reg[1]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/or_ln43_1_reg_3066_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/tile_i_reg_3043_reg[2]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/or_ln43_1_reg_3066_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/tile_i_reg_3043_reg[3]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/or_ln43_1_reg_3066_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/tile_i_reg_3043_reg[4]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/or_ln43_1_reg_3066_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/tile_i_reg_3043_reg[5]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/or_ln43_1_reg_3066_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/select_ln30_reg_3061_reg[5]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/or_ln40_reg_3226_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/select_ln30_reg_3061_reg[4]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/or_ln40_reg_3226_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/select_ln30_reg_3061_reg[3]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/or_ln40_reg_3226_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/select_ln30_reg_3061_reg[2]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/or_ln40_reg_3226_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/select_ln30_reg_3061_reg[1]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/or_ln40_reg_3226_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\select_ln30_reg_3061_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/add_ln109_fu_2901_p2_inferred/\i1_0_0_reg_1135_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/wrapper_fadd_32nsfYi_U6/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/wrapper_fadd_32nsfYi_U9/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/or_ln43_reg_3004_reg[1]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/lshr_ln_reg_3009_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/or_ln43_reg_3004_reg[2]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/lshr_ln_reg_3009_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/or_ln43_reg_3004_reg[3]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/lshr_ln_reg_3009_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/or_ln43_reg_3004_reg[4]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/lshr_ln_reg_3009_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/or_ln43_reg_3004_reg[5]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/lshr_ln_reg_3009_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/or_ln43_1_reg_3066_reg[1]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/lshr_ln43_mid1_reg_3071_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/or_ln43_1_reg_3066_reg[2]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/lshr_ln43_mid1_reg_3071_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/or_ln43_1_reg_3066_reg[3]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/lshr_ln43_mid1_reg_3071_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/or_ln43_1_reg_3066_reg[4]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/lshr_ln43_mid1_reg_3071_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/or_ln43_1_reg_3066_reg[5]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/lshr_ln43_mid1_reg_3071_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/or_ln40_reg_3226_reg[4]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/trunc_ln32_reg_3133_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/or_ln40_reg_3226_reg[3]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/trunc_ln32_reg_3133_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/or_ln40_reg_3226_reg[2]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/trunc_ln32_reg_3133_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/or_ln40_reg_3226_reg[1]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/trunc_ln32_reg_3133_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\or_ln43_reg_3004_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/or_ln40_reg_3226_reg[5]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/trunc_ln32_reg_3133_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\zext_ln40_reg_3232_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/zext_ln40_reg_3232_reg[1]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/trunc_ln32_reg_3133_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/zext_ln40_reg_3232_reg[2]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/trunc_ln32_reg_3133_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/zext_ln40_reg_3232_reg[3]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/trunc_ln32_reg_3133_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/zext_ln40_reg_3232_reg[4]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/trunc_ln32_reg_3133_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/zext_ln40_reg_3232_reg[5]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/trunc_ln32_reg_3133_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\zext_ln40_reg_3232_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\tmp_19_reg_3325_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\tmp_27_reg_3399_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\tmp_19_reg_3325_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\tmp_27_reg_3399_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\tmp_19_reg_3325_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\tmp_27_reg_3399_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\tmp_19_reg_3325_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\tmp_27_reg_3399_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\tmp_19_reg_3325_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\tmp_27_reg_3399_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/tmp_19_reg_3325_reg[5]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/zext_ln77_reg_3318_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/tmp_27_reg_3399_reg[5]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/zext_ln77_1_reg_3392_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/tmp_19_reg_3325_reg[6]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/zext_ln77_reg_3318_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/tmp_27_reg_3399_reg[6]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/zext_ln77_1_reg_3392_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/tmp_19_reg_3325_reg[7]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/zext_ln77_reg_3318_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/tmp_27_reg_3399_reg[7]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/zext_ln77_1_reg_3392_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/tmp_19_reg_3325_reg[8]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/zext_ln77_reg_3318_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/tmp_27_reg_3399_reg[8]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/zext_ln77_1_reg_3392_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/tmp_19_reg_3325_reg[9]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/zext_ln77_reg_3318_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/tmp_27_reg_3399_reg[9]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/zext_ln77_1_reg_3392_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\zext_ln70_4_reg_3092_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\zext_ln70_4_reg_3092_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\zext_ln70_4_reg_3092_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\zext_ln70_4_reg_3092_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\zext_ln70_4_reg_3092_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/zext_ln70_4_reg_3092_reg[5]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/select_ln30_2_reg_3076_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/zext_ln70_4_reg_3092_reg[6]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/select_ln30_2_reg_3076_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/zext_ln70_4_reg_3092_reg[7]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/select_ln30_2_reg_3076_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/zext_ln70_4_reg_3092_reg[8]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/select_ln30_2_reg_3076_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_Kernel64x64_fu_610i_8_2/zext_ln70_4_reg_3092_reg[9]' (FDE) to 'inst/grp_Kernel64x64_fu_610i_8_2/select_ln30_2_reg_3076_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\zext_ln77_reg_3318_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\zext_ln77_1_reg_3392_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\zext_ln77_reg_3318_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\zext_ln77_1_reg_3392_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\zext_ln77_reg_3318_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\zext_ln77_1_reg_3392_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\zext_ln77_reg_3318_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\zext_ln77_1_reg_3392_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\zext_ln77_reg_3318_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\zext_ln77_1_reg_3392_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\array_buffer_tmp_0_4_reg_3176_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\array_buffer_tmp_0_4_reg_3176_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\array_buffer_tmp_0_4_reg_3176_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\array_buffer_tmp_0_4_reg_3176_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\zext_ln112_reg_3941_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\zext_ln112_reg_3941_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\zext_ln112_reg_3941_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\zext_ln112_reg_3941_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_Kernel64x64_fu_610i_8_2/\zext_ln112_reg_3941_reg[4] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv.
INFO: [Synth 8-3886] merging instance 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'inst/i_8_0/wrapper_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_8_0/wrapper_gmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_8_0/wrapper_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_8_0/wrapper_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_8_0/wrapper_gmem_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_8_0/wrapper_gmem_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_8_0/wrapper_gmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_8_0/wrapper_gmem_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_8_0/wrapper_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_8_0/wrapper_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_8_0/wrapper_gmem_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_8_0/wrapper_gmem_m_axi_U/\bus_read/rs_rreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_8_0/wrapper_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_8_0/wrapper_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[63] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module wrapper_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module wrapper_AXILiteS_s_axi.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_8_0/wrapper_gmem_m_axi_U/\bus_read/fifo_rreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_8_0/wrapper_gmem_m_axi_U/\bus_write/fifo_wreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_8_0/wrapper_gmem_m_axi_U/\bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 1310.129 ; gain = 616.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |Kernel64x64__GB0 |           1|     27371|
|2     |Kernel64x64__GB1 |           1|      5480|
|3     |wrapper__GC0     |           1|      6322|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:28 . Memory (MB): peak = 1310.129 ; gain = 616.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 1323.395 ; gain = 630.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |Kernel64x64__GB0 |           1|     27368|
|2     |Kernel64x64__GB1 |           1|      5480|
|3     |wrapper__GC0     |           1|      6322|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/grp_Kernel64x64_fu_610/array_buffer_tmp_0_1_U/Kernel64x64_arraybkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_Kernel64x64_fu_610/array_buffer_tmp_1_1_U/Kernel64x64_arraybkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_Kernel64x64_fu_610/array_buffer_tmp_1_s_U/Kernel64x64_arraybkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_Kernel64x64_fu_610/array_buffer_tmp_0_s_U/Kernel64x64_arraybkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/wrapper_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/wrapper_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/array_buffer_0_0_U/wrapper_array_bufhbi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/array_buffer_0_0_U/wrapper_array_bufhbi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/array_buffer_0_1_U/wrapper_array_bufhbi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/array_buffer_0_1_U/wrapper_array_bufhbi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/array_buffer_1_0_U/wrapper_array_bufjbC_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/array_buffer_1_0_U/wrapper_array_bufjbC_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/array_buffer_1_1_U/wrapper_array_bufjbC_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/array_buffer_1_1_U/wrapper_array_bufjbC_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/bondary_s_buffer_0_U/wrapper_bondary_nlbW_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/bondary_s_buffer_0_U/wrapper_bondary_nlbW_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/bondary_s_buffer_1_U/wrapper_bondary_nlbW_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/bondary_s_buffer_1_U/wrapper_bondary_nlbW_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/bondary_w_buffer_0_U/wrapper_bondary_wpcA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/bondary_e_buffer_0_U/wrapper_bondary_wpcA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:48 ; elapsed = 00:01:49 . Memory (MB): peak = 1367.953 ; gain = 674.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:55 ; elapsed = 00:01:56 . Memory (MB): peak = 1369.879 ; gain = 676.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:55 ; elapsed = 00:01:56 . Memory (MB): peak = 1369.879 ; gain = 676.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:59 ; elapsed = 00:02:00 . Memory (MB): peak = 1369.879 ; gain = 676.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:59 ; elapsed = 00:02:00 . Memory (MB): peak = 1369.879 ; gain = 676.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:59 ; elapsed = 00:02:00 . Memory (MB): peak = 1372.516 ; gain = 679.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:00 ; elapsed = 00:02:01 . Memory (MB): peak = 1372.516 ; gain = 679.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   144|
|2     |DSP48E1    |    15|
|3     |DSP48E1_1  |    15|
|4     |DSP48E1_2  |    10|
|5     |DSP48E1_3  |    10|
|6     |DSP48E1_4  |    10|
|7     |LUT1       |    93|
|8     |LUT2       |   775|
|9     |LUT3       |  2682|
|10    |LUT4       |  1454|
|11    |LUT5       |  2161|
|12    |LUT6       |  3092|
|13    |MUXCY      |  1030|
|14    |MUXF7      |     5|
|15    |RAMB18E1   |     2|
|16    |RAMB18E1_1 |     2|
|17    |RAMB18E1_2 |     2|
|18    |RAMB36E1   |     4|
|19    |RAMB36E1_1 |     2|
|20    |RAMB36E1_2 |     2|
|21    |RAMB36E1_3 |     2|
|22    |RAMB36E1_4 |     2|
|23    |SRL16E     |   144|
|24    |XORCY      |   335|
|25    |FDE        |    45|
|26    |FDRE       | 10817|
|27    |FDSE       |     5|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:00 ; elapsed = 00:02:01 . Memory (MB): peak = 1372.516 ; gain = 679.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:33 ; elapsed = 00:01:49 . Memory (MB): peak = 1372.516 ; gain = 495.684
Synthesis Optimization Complete : Time (s): cpu = 00:02:00 ; elapsed = 00:02:01 . Memory (MB): peak = 1372.516 ; gain = 679.160
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.895 . Memory (MB): peak = 1372.516 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1637 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1393.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 325 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 280 instances
  FDE => FDRE: 45 instances

INFO: [Common 17-83] Releasing license: Synthesis
368 Infos, 162 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:13 ; elapsed = 00:02:15 . Memory (MB): peak = 1393.836 ; gain = 975.301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1393.836 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.runs/design_1_wrapper_0_0_synth_1/design_1_wrapper_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_wrapper_0_0, cache-ID = 0db5380e94bb36fb
INFO: [Coretcl 2-1174] Renamed 1405 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1393.836 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.runs/design_1_wrapper_0_0_synth_1/design_1_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_0_0_utilization_synth.rpt -pb design_1_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 11 23:25:22 2021...
