/*
 *  CodeRed - minor modifications for port to RDB1768 development board
 *  TK: added code for MIOS32 specific handling:
 *      - MIOS32_BOARD_LPCXPRESSO and MIOS32_BOARD_MBHP_CORE_LPC17
 *      - helpful debug messages on receive errors
 *      - EMAC_Init() allows to pass "soft-MAC"
 */
#include <string.h>
#include "lpc17xx_emac.h"

#include "uip-conf.h"
#include "uipopt.h"

/* The following macro definitions may be used to select the speed
   of the physical link:

  _10MBIT_   - connect at 10 MBit only
  _100MBIT_  - connect at 100 MBit only

  By default an autonegotiation of the link speed is used. This may take 
  longer to connect, but it works for 10MBit and 100MBit physical links.     */
  
/* Local Function Prototypes */  
static void   rx_descr_init(void);
static void   tx_descr_init(void);
static void write_PHY (UNS_32 PhyReg, UNS_32 Value);
static UNS_16 read_PHY (UNS_8 PhyReg) ;

static unsigned phy_id;


/*************************************************
 * CodeRed - PHY definitions for RDB1768 rev 2
 * which uses SMSC LAN8720 PHY instead of DP83848C
 *************************************************/
#define LAN8720_ID          0x0007C0F0  /* PHY Identifier                    */


// TK: changed the way how memory locations are assigned
// using local variables to ensure that the linker reserves the memory locations

// TK: allows to locate EMAC buffers to different section
#ifndef LPC17XX_EMAC_MEM_SECTION
#define LPC17XX_EMAC_MEM_SECTION __attribute__ ((section (".bss_ahb")))
#endif

/* EMAC Memory Buffer configuration */
#ifndef LPC17XX_EMAC_NUM_RX_FRAG
#define LPC17XX_EMAC_NUM_RX_FRAG 4
#endif

#ifndef LPC17XX_EMAC_NUM_TX_FRAG
#define LPC17XX_EMAC_NUM_TX_FRAG 3
#endif

#ifndef LPC17XX_EMAC_FRAG_SIZE
#define LPC17XX_EMAC_FRAG_SIZE 1538 // must be dividable by 4!
#endif

#define NUM_RX_FRAG         LPC17XX_EMAC_NUM_RX_FRAG
#define NUM_TX_FRAG         LPC17XX_EMAC_NUM_TX_FRAG

#define ETH_FRAG_SIZE       LPC17XX_EMAC_FRAG_SIZE  /* Packet Fragment size  */
#define ETH_MAX_FLEN        LPC17XX_EMAC_FRAG_SIZE  /* Max. Ethernet Frame Size */

#define NUM_RX_FRAG         LPC17XX_EMAC_NUM_RX_FRAG
#define NUM_TX_FRAG         LPC17XX_EMAC_NUM_TX_FRAG

static unsigned long long LPC17XX_EMAC_MEM_SECTION rx_desc_ll[NUM_RX_FRAG]; // must be 64bit aligned!
static unsigned long long LPC17XX_EMAC_MEM_SECTION rx_stat_ll[NUM_RX_FRAG]; // must be 64bit aligned!
static unsigned long long LPC17XX_EMAC_MEM_SECTION tx_desc_ll[NUM_TX_FRAG]; // must be 64bit aligned!
static u32 LPC17XX_EMAC_MEM_SECTION tx_stat[NUM_TX_FRAG];
static u32 LPC17XX_EMAC_MEM_SECTION rx_buf[(NUM_RX_FRAG*ETH_FRAG_SIZE) / 4];
static u32 LPC17XX_EMAC_MEM_SECTION tx_buf[(NUM_TX_FRAG*ETH_FRAG_SIZE) / 4];

/* EMAC variables located in 16K Ethernet SRAM */
#define RX_DESC_BASE	    ((u32)&rx_desc_ll)
#define RX_STAT_BASE        ((u32)&rx_stat_ll)
#define TX_DESC_BASE        ((u32)&tx_desc_ll)
#define TX_STAT_BASE        ((u32)&tx_stat)

/* RX and TX descriptor and status definitions. */
#define MEM32(addr) (*((volatile u32 *)(addr))) // helpful macro...

#define RX_DESC_PACKET(i)   MEM32(RX_DESC_BASE + 8*i + 0)
#define RX_DESC_CTRL(i)     MEM32(RX_DESC_BASE + 8*i + 4)
#define RX_STAT_INFO(i)     MEM32(RX_STAT_BASE + 8*i + 0)
#define RX_STAT_HASHCRC(i)  MEM32(RX_STAT_BASE + 8*i + 4)
#define TX_DESC_PACKET(i)   MEM32(TX_DESC_BASE + 8*i + 0)
#define TX_DESC_CTRL(i)     MEM32(TX_DESC_BASE + 8*i + 4)
#define TX_STAT_INFO(i)     tx_stat[i]
#define RX_BUF(i)           (&rx_buf[(i*ETH_FRAG_SIZE)/4])
#define TX_BUF(i)           (&tx_buf[(i*ETH_FRAG_SIZE)/4])


/*--------------------------- EMAC_Init ---------------------------------*/

BOOL_32 EMAC_Init(uint8_t* mac_addr)
{
   /* Initialize the EMAC ethernet controller. */
  UNS_32 regv = 0;
  UNS_32 id1,id2;
  volatile unsigned int tout;

   /* Power Up the EMAC controller. */
   LPC_SC->PCONP |= 0x40000000;

   /* Enable P1 Ethernet Pins. */
   LPC_PINCON->PINSEL2 = 0x50150105;
   LPC_PINCON->PINSEL3 = (LPC_PINCON->PINSEL3 & ~0x0000000F) | 0x00000005;

  /* Reset all EMAC internal modules. */
   LPC_EMAC->MAC1 = MAC1_RES_TX | MAC1_RES_MCS_TX | MAC1_RES_RX | MAC1_RES_MCS_RX |
             MAC1_SIM_RES | MAC1_SOFT_RES;
   LPC_EMAC->Command = CR_REG_RES | CR_TX_RES | CR_RX_RES | CR_PASS_RUNT_FRM;

  /* A short delay after reset. */
  for (tout = 100; tout; tout--);

  /* Initialize MAC control registers. */
  LPC_EMAC->MAC1 = MAC1_PASS_ALL;
  LPC_EMAC->MAC2 = MAC2_CRC_EN | MAC2_PAD_EN;
  LPC_EMAC->MAXF = ETH_MAX_FLEN;
  LPC_EMAC->CLRT = CLRT_DEF;
  LPC_EMAC->IPGR = IPGR_DEF;


     /* Enable Reduced MII interface. */
    LPC_EMAC->MCFG = MCFG_CLK_DIV64 | MCFG_RES_MII;
     for (tout = 100; tout; tout--);
     LPC_EMAC->MCFG = MCFG_CLK_DIV64;

  /* Enable Reduced MII interface. */
   LPC_EMAC->Command = CR_RMII | CR_PASS_RUNT_FRM | CR_PASS_RX_FILT;

  /* Reset Reduced MII Logic. */
   LPC_EMAC->SUPP = SUPP_RES_RMII | SUPP_SPEED;
   for (tout = 100; tout; tout--);
   LPC_EMAC->SUPP = SUPP_SPEED;

  /* Put the PHY in reset mode */
  write_PHY (PHY_REG_BMCR, 0x8000);
	for (tout = 1000; tout; tout--);

  /* Wait for hardware reset to end. */
  for (tout = 0; tout < 0x100000; tout++) {
  	regv = read_PHY (PHY_REG_BMCR);
#if	defined (KEIL_BOARD_MCB17XX) || defined (CODERED_BOARD_RDB1768) || defined(MIOS32_BOARD_LPCXPRESSO) || defined (MIOS32_BOARD_MBHP_CORE_LPC17)
    if (!(regv & 0x8000)) 
#else
	#error "No board!"
#endif
	{
      /* Reset complete */
      break;
    }
  }
  if (tout >= 0x100000)
  	return FALSE; /* reset failed */

  /* Check if this is a DP83848C PHY. */
  id1 = read_PHY (PHY_REG_IDR1);
  id2 = read_PHY (PHY_REG_IDR2);
  phy_id = ((id1 << 16) | (id2 & 0xFFF0));
  
#if	defined (KEIL_BOARD_MCB17XX) || defined (CODERED_BOARD_RDB1768) || defined(MIOS32_BOARD_LPCXPRESSO) || defined (MIOS32_BOARD_MBHP_CORE_LPC17)
  if ((phy_id != DP83848C_ID) && (phy_id != LAN8720_ID))
#else
# error "No board"
#endif		  
    return FALSE;

  return TRUE;
}


// TK: init sequence has been splitted to avoid hang-ups
// see also code in network_device.c
BOOL_32 EMAC_Init2(uint8_t* mac_addr)
{
  UNS_32 regv = 0;

  /* Configure the PHY device */
#if defined (_10MBIT_)
  /* Connect at 10MBit */
  write_PHY (PHY_REG_BMCR, PHY_FULLD_10M);
#elif defined (_100MBIT_)
  /* Connect at 100MBit */
  write_PHY (PHY_REG_BMCR, PHY_FULLD_100M);
#else
  /* Use autonegotiation about the link speed. */
  write_PHY (PHY_REG_BMCR, PHY_AUTO_NEG);
  regv = read_PHY (PHY_REG_BMSR);
  if( !(regv & 0x0020) )
    return FALSE;

  /* Autonegotiation Complete. */
#endif

  return TRUE;
}

// TK: init sequence has been splitted to avoid hang-ups
// see also code in network_device.c
BOOL_32 EMAC_Init3(uint8_t* mac_addr)
{
  UNS_32 regv = 0;
  unsigned phy_linkstatus_reg;
  unsigned phy_linkstatus_mask;

  phy_linkstatus_reg = PHY_REG_STS;		// Default to DP83848C
  phy_linkstatus_mask = 0x0001;

  if (phy_id == LAN8720_ID) {
    phy_linkstatus_reg = PHY_REG_BMSR;
    phy_linkstatus_mask = 0x0004;
  }

  /* Check the link status. */
  // TK: reduced timeout value to avoid hang-up if no ethernet cable connected
#if	defined (KEIL_BOARD_MCB17XX) || defined (CODERED_BOARD_RDB1768) || defined(MIOS32_BOARD_LPCXPRESSO) || defined (MIOS32_BOARD_MBHP_CORE_LPC17)
  regv = read_PHY (phy_linkstatus_reg);
  if ( !(regv & phy_linkstatus_mask) )
    return FALSE;
#else
# error "No board"
#endif 

  /* Configure Full/Half Duplex mode. */
#if	defined (KEIL_BOARD_MCB17XX) || defined (CODERED_BOARD_RDB1768) || defined(MIOS32_BOARD_LPCXPRESSO) || defined (MIOS32_BOARD_MBHP_CORE_LPC17)
  if (regv & 0x0004) 
#else
#error "No board"
#endif
    {  	
      /* Full duplex is enabled. */
      LPC_EMAC->MAC2    |= MAC2_FULL_DUP;
      LPC_EMAC->Command |= CR_FULL_DUP;
      LPC_EMAC->IPGT     = IPGT_FULL_DUP;
    }
  else {
    /* Half duplex mode. */
    LPC_EMAC->IPGT = IPGT_HALF_DUP;
  }
  
  /* Configure 100MBit/10MBit mode. */
#if	defined (KEIL_BOARD_MCB17XX) || defined (CODERED_BOARD_RDB1768) || defined(MIOS32_BOARD_LPCXPRESSO) || defined (MIOS32_BOARD_MBHP_CORE_LPC17)
  if (regv & 0x0002) {
#else
	#error "No baord"
#endif   	  	
    /* 10MBit mode. */
	  LPC_EMAC->SUPP = 0;
  }
  else {
    /* 100MBit mode. */
	  LPC_EMAC->SUPP = SUPP_SPEED;
  }

  /* Set the Ethernet MAC Address registers */
//  MAC_SA0 = (MYMAC_6 << 8) | MYMAC_5;
//  MAC_SA1 = (MYMAC_4 << 8) | MYMAC_3;
//  MAC_SA2 = (MYMAC_2 << 8) | MYMAC_1;
//  LPC_EMAC->SA0 = (UIP_ETHADDR1<<8) | UIP_ETHADDR0;
//  LPC_EMAC->SA1 = (UIP_ETHADDR3<<8) | UIP_ETHADDR2;
//  LPC_EMAC->SA2 = (UIP_ETHADDR5<<8) | UIP_ETHADDR4;
  LPC_EMAC->SA0 = (mac_addr[1]<<8) | mac_addr[0];
  LPC_EMAC->SA1 = (mac_addr[3]<<8) | mac_addr[2];
  LPC_EMAC->SA2 = (mac_addr[5]<<8) | mac_addr[4];

  /* Initialize Tx and Rx DMA Descriptors */
  rx_descr_init ();
  tx_descr_init ();

  /* Receive Broadcast and Perfect Match Packets */
  LPC_EMAC->RxFilterCtrl = RFC_BCAST_EN | RFC_PERFECT_EN;

  /* Enable EMAC interrupts. */
  LPC_EMAC->IntEnable = INT_RX_DONE | INT_TX_DONE;

  /* Reset all interrupts */
  LPC_EMAC->IntClear  = 0xFFFF;

  /* Enable receive and transmit mode of MAC Ethernet core */
  LPC_EMAC->Command  |= (CR_RX_EN | CR_TX_EN);
  LPC_EMAC->MAC1     |= MAC1_REC_EN;

   /* Configure VIC for EMAC interrupt. */
   //VICVectAddrxx = (UNS_32)xx;

  return TRUE;
}


// TK: added to check link during runtime
// see also code in network_device.c
BOOL_32 EMAC_CheckLink(void)
{
  UNS_32 regv = 0;
  unsigned phy_linkstatus_reg;
  unsigned phy_linkstatus_mask;

  phy_linkstatus_reg = PHY_REG_STS;		// Default to DP83848C
  phy_linkstatus_mask = 0x0001;

  if (phy_id == LAN8720_ID) {
    phy_linkstatus_reg = PHY_REG_BMSR;
    phy_linkstatus_mask = 0x0004;
  }

  /* Check the link status. */
  // TK: reduced timeout value to avoid hang-up if no ethernet cable connected
#if	defined (KEIL_BOARD_MCB17XX) || defined (CODERED_BOARD_RDB1768) || defined(MIOS32_BOARD_LPCXPRESSO) || defined (MIOS32_BOARD_MBHP_CORE_LPC17)
  regv = read_PHY (phy_linkstatus_reg);
  if ( !(regv & phy_linkstatus_mask) )
    return FALSE;
#else
# error "No board"
#endif 

  return TRUE;
}

/*--------------------------- write_PHY -------------------------------------*/

static void write_PHY (UNS_32 PhyReg, UNS_32 Value)
{
  unsigned int tout;

  LPC_EMAC->MADR = DP83848C_DEF_ADR | PhyReg;
  LPC_EMAC->MWTD = Value;

  /* Wait utill operation completed */
  tout = 0;
  for (tout = 0; tout < MII_WR_TOUT; tout++) {
    if ((LPC_EMAC->MIND & MIND_BUSY) == 0) {
      break;
    }
  }   
}

/*--------------------------- read_PHY -------------------------------------*/

static UNS_16 read_PHY (UNS_8 PhyReg)
{
  UNS_32 tout;

  LPC_EMAC->MADR = DP83848C_DEF_ADR | PhyReg;
  LPC_EMAC->MCMD = MCMD_READ;

  /* Wait until operation completed */
  tout = 0;
  for (tout = 0; tout < MII_RD_TOUT; tout++) {
    if ((LPC_EMAC->MIND & MIND_BUSY) == 0) {
      break;
    }
  }
  LPC_EMAC->MCMD = 0;
  return (LPC_EMAC->MRDD);
}

/*--------------------------- EMAC_ReadPacket ---------------------------------*/

UNS_32 EMAC_ReadPacket(void * pPacket)
{
  UNS_32 Index = LPC_EMAC->RxConsumeIndex;
  UNS_32 size;

  if( Index == LPC_EMAC->RxProduceIndex )
    return 0;

  if( RX_STAT_INFO(Index) & RINFO_ERR_MASK ) {
    size = 0;

#if 0
    MIOS32_MIDI_SendDebugMessage("[EMAC_ReadPacket] ERROR during receive:\n");

#define EMAC_ERR_MSG(flag, msg) { if( RX_STAT_INFO(Index) & flag ) MIOS32_MIDI_SendDebugMessage("[network_device_read] - " msg); }

    EMAC_ERR_MSG(RINFO_CTRL_FRAME, "Control Frame\n");
    EMAC_ERR_MSG(RINFO_VLAN, "VLAN Frame\n");
    EMAC_ERR_MSG(RINFO_FAIL_FILT, "RX Filter Failed\n");
    EMAC_ERR_MSG(RINFO_MCAST, "Multicast Frame\n");
    EMAC_ERR_MSG(RINFO_BCAST, "Broadcast Frame\n");
    EMAC_ERR_MSG(RINFO_CRC_ERR, "CRC Error in Frame\n");
    EMAC_ERR_MSG(RINFO_SYM_ERR, "Symbol Error from PHY\n");
    EMAC_ERR_MSG(RINFO_LEN_ERR, "Length Error\n");
    EMAC_ERR_MSG(RINFO_RANGE_ERR, "Range error(exceeded max size)\n");
    EMAC_ERR_MSG(RINFO_ALIGN_ERR, "Alignment error\n");
    EMAC_ERR_MSG(RINFO_OVERRUN, "Receive overrun\n");
    EMAC_ERR_MSG(RINFO_NO_DESCR, "No new Descriptor available\n");
    EMAC_ERR_MSG(RINFO_LAST_FLAG, "last Fragment in Frame\n");
    //EMAC_ERR_MSG(RINFO_ERR, "Error Occurred (OR of all error)\n");
#endif
  } else {
    size = (RX_STAT_INFO(Index) & 0x7ff)+1; 
    if (size > ETH_FRAG_SIZE)
      size = ETH_FRAG_SIZE;
  	
    memcpy(pPacket,(unsigned int *)RX_BUF(Index),size);
  }

  if( ++Index > LPC_EMAC->RxDescriptorNumber )
    Index = 0;
  LPC_EMAC->RxConsumeIndex = Index;
  
  return size;
}

/*--------------------------- EMAC_SendPacket ---------------------------------*/

BOOL_32 EMAC_SendPacket(void *pPacket, UNS_32 size, void *pPacket2, UNS_32 size2)
{
	UNS_32 	Index;
	UNS_32	IndexNext = LPC_EMAC->TxProduceIndex + 1;
	
  if(size == 0 )
  {
    return(TRUE);
  }
  if(IndexNext > LPC_EMAC->TxDescriptorNumber)
  {
    IndexNext = 0;
  }
 
  if(IndexNext == LPC_EMAC->TxConsumeIndex)
  {
    return(FALSE);
  }
  Index = LPC_EMAC->TxProduceIndex;
  if ((size+size2) > ETH_FRAG_SIZE) {
    if( !size2 || size >= ETH_FRAG_SIZE ) {
      size = ETH_FRAG_SIZE;
      size2 = 0;
    } else {
      size2 = ETH_FRAG_SIZE-size;
    }
  }
  memcpy((unsigned int *)TX_BUF(Index),pPacket,size);  
  if( pPacket2 != NULL && size2 )
    memcpy((unsigned int *)((unsigned)TX_BUF(Index)+size),pPacket2,size2);  

  TX_DESC_CTRL(Index) &= ~0x7ff;
  TX_DESC_CTRL(Index) |= (size + size2 - 1) & 0x7ff; 

  LPC_EMAC->TxProduceIndex = IndexNext;

  return(TRUE);
}

/*--------------------------- rx_descr_init ---------------------------------*/

static void rx_descr_init (void)
{
  UNS_32 i;

  for (i = 0; i < NUM_RX_FRAG; i++) {
    RX_DESC_PACKET(i)  = (unsigned int)RX_BUF(i);
    RX_DESC_CTRL(i)    = RCTRL_INT | (ETH_FRAG_SIZE-1);
    RX_STAT_INFO(i)    = 0;
    RX_STAT_HASHCRC(i) = 0;
  }

  /* Set EMAC Receive Descriptor Registers. */
  LPC_EMAC->RxDescriptor    = RX_DESC_BASE;
  LPC_EMAC->RxStatus        = RX_STAT_BASE;
  LPC_EMAC->RxDescriptorNumber = NUM_RX_FRAG-1;

  /* Rx Descriptors Point to 0 */
  LPC_EMAC->RxConsumeIndex  = 0;
}


/*--------------------------- tx_descr_init ---------------------------------*/

static void tx_descr_init (void) {
  UNS_32 i;

  for (i = 0; i < NUM_TX_FRAG; i++) {
    TX_DESC_PACKET(i) = (unsigned int)TX_BUF(i);
    TX_DESC_CTRL(i)   = (1<<31) | (1<<30) | (1<<29) | (1<<28) | (1<<26) | (ETH_FRAG_SIZE-1);
    TX_STAT_INFO(i)   = 0;
  }

  /* Set EMAC Transmit Descriptor Registers. */
  LPC_EMAC->TxDescriptor    = TX_DESC_BASE;
  LPC_EMAC->TxStatus        = TX_STAT_BASE;
  LPC_EMAC->TxDescriptorNumber = NUM_TX_FRAG-1;

  /* Tx Descriptors Point to 0 */
  LPC_EMAC->TxProduceIndex  = 0;
}

/*----------------------------------------------------------------------------
 * end of file
 *---------------------------------------------------------------------------*/
