

================================================================
== Vitis HLS Report for 'gramschmidt_Pipeline_VITIS_LOOP_20_4'
================================================================
* Date:           Tue May  6 11:36:26 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        gramschmidt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.602 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_4  |        ?|        ?|       128|        118|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      315|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   209|    14611|    15333|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1359|    -|
|Register             |        -|     -|     5254|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   209|    19865|    17007|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     6|        2|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     2|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dmul_64ns_64ns_64_5_max_dsp_1_U33   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|   8|  312|  109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U34   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|   8|  312|  109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U35   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|   8|  312|  109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U36   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|   8|  312|  109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U37   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|   8|  312|  109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U38   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|   8|  312|  109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U39   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|   8|  312|  109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U40   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|   8|  312|  109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U41   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|   8|  312|  109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U42   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|   8|  312|  109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U43   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|   8|  312|  109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U44   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|   8|  312|  109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U45   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|   8|  312|  109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U46   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|   8|  312|  109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U47   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|   8|  312|  109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U48   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|   8|  312|  109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U49   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|   8|  312|  109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U50   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|   8|  312|  109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U51   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|   8|  312|  109|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U13  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U14  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U15  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U16  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U17  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U18  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U19  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U20  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U21  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U22  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U23  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U24  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U25  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U26  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U27  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U28  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U29  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U30  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U31  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0| 209|14611|15333|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_670_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln21_fu_986_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln23_10_fu_834_p2  |         +|   0|  0|  16|           9|           9|
    |add_ln23_11_fu_854_p2  |         +|   0|  0|  16|           9|           9|
    |add_ln23_12_fu_864_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln23_13_fu_888_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln23_14_fu_902_p2  |         +|   0|  0|  14|           7|           7|
    |add_ln23_15_fu_945_p2  |         +|   0|  0|  17|          10|           9|
    |add_ln23_16_fu_966_p2  |         +|   0|  0|  17|          10|          10|
    |add_ln23_17_fu_976_p2  |         +|   0|  0|  17|          10|          10|
    |add_ln23_1_fu_708_p2   |         +|   0|  0|  14|           7|           6|
    |add_ln23_2_fu_719_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln23_3_fu_733_p2   |         +|   0|  0|  15|           8|           7|
    |add_ln23_4_fu_744_p2   |         +|   0|  0|  15|           8|           8|
    |add_ln23_5_fu_755_p2   |         +|   0|  0|  15|           8|           8|
    |add_ln23_6_fu_765_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln23_7_fu_792_p2   |         +|   0|  0|  16|           9|           8|
    |add_ln23_8_fu_803_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln23_9_fu_824_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln23_fu_689_p2     |         +|   0|  0|  13|           6|           5|
    |icmp_ln20_fu_659_p2    |      icmp|   0|  0|   9|           5|           3|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 315|         170|         160|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |A_address0                   |  102|         21|   10|        210|
    |A_address1                   |  102|         21|   10|        210|
    |A_d0                         |   65|         12|   64|        768|
    |A_d1                         |   54|         10|   64|        640|
    |ap_NS_fsm                    |  609|        119|    1|        119|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_j_1         |    9|          2|    5|         10|
    |grp_fu_440_opcode            |   14|          3|    2|          6|
    |grp_fu_440_p0                |   20|          4|   64|        256|
    |grp_fu_440_p1                |   91|         19|   64|       1216|
    |grp_fu_521_p0                |   65|         12|   64|        768|
    |grp_fu_521_p1                |   65|         13|   64|        832|
    |grp_fu_525_p0                |   59|         11|   64|        704|
    |grp_fu_525_p1                |   59|         11|   64|        704|
    |j_fu_122                     |    9|          2|    5|         10|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        | 1359|        268|  549|       6461|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |A_addr_10_reg_1361           |    9|   0|   10|          1|
    |A_addr_11_reg_1366           |    9|   0|   10|          1|
    |A_addr_12_reg_1383           |    9|   0|   10|          1|
    |A_addr_13_reg_1389           |    9|   0|   10|          1|
    |A_addr_14_reg_1406           |    9|   0|   10|          1|
    |A_addr_15_reg_1411           |    9|   0|   10|          1|
    |A_addr_16_reg_1435           |    5|   0|   10|          5|
    |A_addr_17_reg_1440           |   10|   0|   10|          0|
    |A_addr_18_reg_1462           |   10|   0|   10|          0|
    |A_addr_19_reg_1468           |   10|   0|   10|          0|
    |A_addr_1_reg_1266            |    6|   0|   10|          4|
    |A_addr_2_reg_1283            |    7|   0|   10|          3|
    |A_addr_3_reg_1288            |    7|   0|   10|          3|
    |A_addr_4_reg_1300            |    8|   0|   10|          2|
    |A_addr_5_reg_1305            |    8|   0|   10|          2|
    |A_addr_6_reg_1310            |    8|   0|   10|          2|
    |A_addr_7_reg_1315            |    8|   0|   10|          2|
    |A_addr_8_reg_1339            |    9|   0|   10|          1|
    |A_addr_9_reg_1344            |    9|   0|   10|          1|
    |A_addr_reg_1255              |    5|   0|   10|          5|
    |add_ln21_reg_1473            |   10|   0|   10|          0|
    |ap_CS_fsm                    |  118|   0|  118|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |bitcast_ln23_10_reg_1349     |   64|   0|   64|          0|
    |bitcast_ln23_12_reg_1355     |   64|   0|   64|          0|
    |bitcast_ln23_14_reg_1371     |   64|   0|   64|          0|
    |bitcast_ln23_16_reg_1377     |   64|   0|   64|          0|
    |bitcast_ln23_18_reg_1394     |   64|   0|   64|          0|
    |bitcast_ln23_20_reg_1400     |   64|   0|   64|          0|
    |bitcast_ln23_22_reg_1416     |   64|   0|   64|          0|
    |bitcast_ln23_24_reg_1422     |   64|   0|   64|          0|
    |bitcast_ln23_26_reg_1450     |   64|   0|   64|          0|
    |bitcast_ln23_28_reg_1456     |   64|   0|   64|          0|
    |bitcast_ln23_2_reg_1260      |   64|   0|   64|          0|
    |bitcast_ln23_30_reg_1488     |   64|   0|   64|          0|
    |bitcast_ln23_32_reg_1494     |   64|   0|   64|          0|
    |bitcast_ln23_34_reg_1510     |   64|   0|   64|          0|
    |bitcast_ln23_36_reg_1516     |   64|   0|   64|          0|
    |bitcast_ln23_38_reg_1532     |   64|   0|   64|          0|
    |bitcast_ln23_40_reg_1538     |   64|   0|   64|          0|
    |bitcast_ln23_4_reg_1271      |   64|   0|   64|          0|
    |bitcast_ln23_6_reg_1320      |   64|   0|   64|          0|
    |bitcast_ln23_8_reg_1326      |   64|   0|   64|          0|
    |icmp_ln20_reg_1251           |    1|   0|    1|          0|
    |j_1_reg_1241                 |    5|   0|    5|          0|
    |j_fu_122                     |    5|   0|    5|          0|
    |mul1_10_reg_1527             |   64|   0|   64|          0|
    |mul1_12_reg_1544             |   64|   0|   64|          0|
    |mul1_13_reg_1549             |   64|   0|   64|          0|
    |mul1_14_reg_1554             |   64|   0|   64|          0|
    |mul1_15_reg_1559             |   64|   0|   64|          0|
    |mul1_16_reg_1564             |   64|   0|   64|          0|
    |mul1_17_reg_1569             |   64|   0|   64|          0|
    |mul1_18_reg_1574             |   64|   0|   64|          0|
    |mul1_5_reg_1445              |   64|   0|   64|          0|
    |mul1_6_reg_1478              |   64|   0|   64|          0|
    |mul1_7_reg_1483              |   64|   0|   64|          0|
    |mul1_8_reg_1500              |   64|   0|   64|          0|
    |mul1_9_reg_1505              |   64|   0|   64|          0|
    |mul1_s_reg_1522              |   64|   0|   64|          0|
    |mul2_10_reg_1624             |   64|   0|   64|          0|
    |mul2_11_reg_1629             |   64|   0|   64|          0|
    |mul2_12_reg_1634             |   64|   0|   64|          0|
    |mul2_13_reg_1639             |   64|   0|   64|          0|
    |mul2_14_reg_1644             |   64|   0|   64|          0|
    |mul2_15_reg_1649             |   64|   0|   64|          0|
    |mul2_16_reg_1654             |   64|   0|   64|          0|
    |mul2_17_reg_1659             |   64|   0|   64|          0|
    |mul2_18_reg_1664             |   64|   0|   64|          0|
    |mul2_2_reg_1579              |   64|   0|   64|          0|
    |mul2_3_reg_1584              |   64|   0|   64|          0|
    |mul2_4_reg_1589              |   64|   0|   64|          0|
    |mul2_5_reg_1594              |   64|   0|   64|          0|
    |mul2_6_reg_1599              |   64|   0|   64|          0|
    |mul2_7_reg_1604              |   64|   0|   64|          0|
    |mul2_8_reg_1609              |   64|   0|   64|          0|
    |mul2_9_reg_1614              |   64|   0|   64|          0|
    |mul2_s_reg_1619              |   64|   0|   64|          0|
    |reg_601                      |   64|   0|   64|          0|
    |reg_605                      |   64|   0|   64|          0|
    |reg_611                      |   64|   0|   64|          0|
    |reg_616                      |   64|   0|   64|          0|
    |reg_641                      |   64|   0|   64|          0|
    |reg_645                      |   64|   0|   64|          0|
    |sub_10_reg_1719              |   64|   0|   64|          0|
    |sub_11_reg_1724              |   64|   0|   64|          0|
    |sub_12_reg_1729              |   64|   0|   64|          0|
    |sub_13_reg_1734              |   64|   0|   64|          0|
    |sub_14_reg_1739              |   64|   0|   64|          0|
    |sub_15_reg_1744              |   64|   0|   64|          0|
    |sub_16_reg_1749              |   64|   0|   64|          0|
    |sub_17_reg_1754              |   64|   0|   64|          0|
    |sub_18_reg_1759              |   64|   0|   64|          0|
    |sub_1_reg_1669               |   64|   0|   64|          0|
    |sub_2_reg_1674               |   64|   0|   64|          0|
    |sub_3_reg_1679               |   64|   0|   64|          0|
    |sub_4_reg_1684               |   64|   0|   64|          0|
    |sub_5_reg_1689               |   64|   0|   64|          0|
    |sub_6_reg_1694               |   64|   0|   64|          0|
    |sub_7_reg_1699               |   64|   0|   64|          0|
    |sub_8_reg_1704               |   64|   0|   64|          0|
    |sub_9_reg_1709               |   64|   0|   64|          0|
    |sub_s_reg_1714               |   64|   0|   64|          0|
    |zext_ln23_1_reg_1332         |    5|   0|    9|          4|
    |zext_ln23_3_reg_1277         |    5|   0|    7|          2|
    |zext_ln23_4_reg_1293         |    5|   0|    8|          3|
    |zext_ln23_reg_1428           |    5|   0|   10|          5|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        | 5254|   0| 5304|         50|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_20_4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_20_4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_20_4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_20_4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_20_4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_20_4|  return value|
|grp_fu_1126_p_din0    |  out|   64|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_20_4|  return value|
|grp_fu_1126_p_din1    |  out|   64|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_20_4|  return value|
|grp_fu_1126_p_opcode  |  out|    2|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_20_4|  return value|
|grp_fu_1126_p_dout0   |   in|   64|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_20_4|  return value|
|grp_fu_1126_p_ce      |  out|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_20_4|  return value|
|grp_fu_1130_p_din0    |  out|   64|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_20_4|  return value|
|grp_fu_1130_p_din1    |  out|   64|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_20_4|  return value|
|grp_fu_1130_p_dout0   |   in|   64|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_20_4|  return value|
|grp_fu_1130_p_ce      |  out|    1|  ap_ctrl_hs|  gramschmidt_Pipeline_VITIS_LOOP_20_4|  return value|
|zext_ln20_1           |   in|    5|     ap_none|                           zext_ln20_1|        scalar|
|A_address0            |  out|   10|   ap_memory|                                     A|         array|
|A_ce0                 |  out|    1|   ap_memory|                                     A|         array|
|A_we0                 |  out|    1|   ap_memory|                                     A|         array|
|A_d0                  |  out|   64|   ap_memory|                                     A|         array|
|A_q0                  |   in|   64|   ap_memory|                                     A|         array|
|A_address1            |  out|   10|   ap_memory|                                     A|         array|
|A_ce1                 |  out|    1|   ap_memory|                                     A|         array|
|A_we1                 |  out|    1|   ap_memory|                                     A|         array|
|A_d1                  |  out|   64|   ap_memory|                                     A|         array|
|A_q1                  |   in|   64|   ap_memory|                                     A|         array|
|sub_ln17              |   in|   10|     ap_none|                              sub_ln17|        scalar|
|R_address0            |  out|   10|   ap_memory|                                     R|         array|
|R_ce0                 |  out|    1|   ap_memory|                                     R|         array|
|R_we0                 |  out|    1|   ap_memory|                                     R|         array|
|R_d0                  |  out|   64|   ap_memory|                                     R|         array|
|bitcast_ln23_1        |   in|   64|     ap_none|                        bitcast_ln23_1|        scalar|
|bitcast_ln23_3        |   in|   64|     ap_none|                        bitcast_ln23_3|        scalar|
|bitcast_ln23_5        |   in|   64|     ap_none|                        bitcast_ln23_5|        scalar|
|bitcast_ln23_7        |   in|   64|     ap_none|                        bitcast_ln23_7|        scalar|
|bitcast_ln23_9        |   in|   64|     ap_none|                        bitcast_ln23_9|        scalar|
|bitcast_ln23_11       |   in|   64|     ap_none|                       bitcast_ln23_11|        scalar|
|bitcast_ln23_13       |   in|   64|     ap_none|                       bitcast_ln23_13|        scalar|
|bitcast_ln23_15       |   in|   64|     ap_none|                       bitcast_ln23_15|        scalar|
|bitcast_ln23_17       |   in|   64|     ap_none|                       bitcast_ln23_17|        scalar|
|bitcast_ln23_19       |   in|   64|     ap_none|                       bitcast_ln23_19|        scalar|
|bitcast_ln23_21       |   in|   64|     ap_none|                       bitcast_ln23_21|        scalar|
|bitcast_ln23_23       |   in|   64|     ap_none|                       bitcast_ln23_23|        scalar|
|bitcast_ln23_25       |   in|   64|     ap_none|                       bitcast_ln23_25|        scalar|
|bitcast_ln23_27       |   in|   64|     ap_none|                       bitcast_ln23_27|        scalar|
|bitcast_ln23_29       |   in|   64|     ap_none|                       bitcast_ln23_29|        scalar|
|bitcast_ln23_31       |   in|   64|     ap_none|                       bitcast_ln23_31|        scalar|
|bitcast_ln23_33       |   in|   64|     ap_none|                       bitcast_ln23_33|        scalar|
|bitcast_ln23_35       |   in|   64|     ap_none|                       bitcast_ln23_35|        scalar|
|bitcast_ln23_37       |   in|   64|     ap_none|                       bitcast_ln23_37|        scalar|
|bitcast_ln23_39       |   in|   64|     ap_none|                       bitcast_ln23_39|        scalar|
+----------------------+-----+-----+------------+--------------------------------------+--------------+

