#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Apr 19 17:45:31 2018
# Process ID: 6120
# Current directory: S:/echo/echo/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11796 S:\echo\echo\project\newfolder_sys.xpr
# Log file: S:/echo/echo/project/vivado.log
# Journal file: S:/echo/echo/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project S:/echo/echo/project/newfolder_sys.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/echo/echo/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 896.102 ; gain = 155.168
update_compile_order -fileset sources_1
open_bd_design {S:/echo/echo/src/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- craftdrones:user:blink:1.0 - blink_0
Adding cell -- rit.edu:user:ultrasonic_sensor_axi:1.1 - ultrasonic_sensor_axi_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- rit.edu:user:echo_pulse_measurer:1.1 - echo_pulse_measurer_0
Adding cell -- rit.edu:user:echo_pulse_measurer:1.1 - echo_pulse_measurer_1
Adding cell -- rit.edu:user:echo_pulse_measurer:1.1 - echo_pulse_measurer_2
Adding cell -- rit.edu:user:motor_axi:1.2 - motor_axi_0
Adding cell -- xilinx.com:user:imu_wrapper:1.0 - imu_wrapper_0
Adding cell -- rit.edu:user:encoder_reader_top:1.1 - encoder_reader_top_0
Adding cell -- rit.edu:user:encoder_reader_top:1.1 - encoder_reader_top_1
Adding cell -- rit.edu:user:encoder_reader_top:1.1 - encoder_reader_top_2
Adding cell -- rit.edu:user:encoder_reader_top:1.1 - encoder_reader_top_3
Adding cell -- rit.edu:user:pwm_generator:3.1 - pwm_generator_0
Adding cell -- rit.edu:user:pwm_generator:3.1 - pwm_generator_1
Adding cell -- rit.edu:user:pwm_generator:3.1 - pwm_generator_2
Adding cell -- rit.edu:user:pwm_generator:3.1 - pwm_generator_3
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <S:/echo/echo/src/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 947.910 ; gain = 38.844
ipx::edit_ip_in_project -upgrade true -name pwm_generator_v3_1_project -directory S:/echo/echo/project/newfolder_sys.tmp/pwm_generator_v3_1_project s:/echo/echo/ip/pwm_generator/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/echo/echo/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Thu Apr 19 18:01:40 2018] Launched synth_1...
Run output will be captured here: s:/echo/echo/project/newfolder_sys.tmp/pwm_generator_v3_1_project/pwm_generator_v3_1_project.runs/synth_1/runme.log
set_property version 3.2 [ipx::current_core]
set_property display_name pwm_generator_v3_2 [ipx::current_core]
set_property description pwm_generator_v3_2 [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 19 18:02:33 2018] Launched synth_1...
Run output will be captured here: s:/echo/echo/project/newfolder_sys.tmp/pwm_generator_v3_1_project/pwm_generator_v3_1_project.runs/synth_1/runme.log
set_property previous_version_for_upgrade {rit.edu:user:pwm_generator:1.0 rit.edu:user:pwm_generator:2.0 rit.edu:user:pwm_generator:3.0 rit.edu:user:pwm_generator:3.1} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
ERROR: [Project 1-161] Failed to remove the directory 's:/echo/echo/project/newfolder_sys.tmp/pwm_generator_v3_1_project/pwm_generator_v3_1_project.runs'. The directory might be in use by some other process.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 's:/echo/echo/ip'.
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_pwm_generator_0_0 design_1_pwm_generator_3_0 design_1_pwm_generator_2_0 design_1_pwm_generator_1_0}] -log ip_upgrade.log
Upgrading 'S:/echo/echo/src/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_pwm_generator_0_0 from pwm_generator_v3_2 3.1 to pwm_generator_v3_2 3.2
INFO: [IP_Flow 19-1972] Upgraded design_1_pwm_generator_1_0 from pwm_generator_v3_2 3.1 to pwm_generator_v3_2 3.2
INFO: [IP_Flow 19-1972] Upgraded design_1_pwm_generator_2_0 from pwm_generator_v3_2 3.1 to pwm_generator_v3_2 3.2
INFO: [IP_Flow 19-1972] Upgraded design_1_pwm_generator_3_0 from pwm_generator_v3_2 3.1 to pwm_generator_v3_2 3.2
Wrote  : <S:/echo/echo/src/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'S:/echo/echo/project/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.426 ; gain = 0.000
export_ip_user_files -of_objects [get_ips {design_1_pwm_generator_0_0 design_1_pwm_generator_3_0 design_1_pwm_generator_2_0 design_1_pwm_generator_1_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 19 18:03:35 2018...
