/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  reg [45:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [13:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [11:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = celloutsig_0_7z ? celloutsig_0_4z : celloutsig_0_6z;
  assign celloutsig_0_11z = celloutsig_0_8z ? celloutsig_0_2z : celloutsig_0_6z;
  assign celloutsig_1_17z = ~(celloutsig_1_4z & celloutsig_1_14z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_1_12z = ~celloutsig_1_11z;
  assign celloutsig_0_12z = ~celloutsig_0_4z;
  assign celloutsig_1_2z = ~in_data[189];
  assign celloutsig_1_11z = celloutsig_1_10z | celloutsig_1_5z;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _01_ <= 46'h000000000000;
    else _01_ <= { in_data[95:51], celloutsig_0_5z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _00_ <= 14'h0000;
    else _00_ <= { in_data[58:51], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_17z = { _01_[22], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_11z } == { _00_[5:3], celloutsig_0_15z };
  assign celloutsig_1_1z = in_data[112:97] == { in_data[114:100], celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[182:179] === in_data[131:128];
  assign celloutsig_1_4z = in_data[100:98] === { celloutsig_1_3z[3:2], celloutsig_1_0z };
  assign celloutsig_1_9z = { in_data[148:145], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_5z } === { in_data[112:110], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_10z = { _00_[11:2], celloutsig_0_2z, celloutsig_0_2z } > { _00_[10:0], celloutsig_0_5z };
  assign celloutsig_1_8z = { in_data[152:145], celloutsig_1_2z, celloutsig_1_0z } > { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_15z = { celloutsig_1_13z[2], celloutsig_1_9z, celloutsig_1_11z } && { celloutsig_1_3z[8], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_14z = { _01_[30:22], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_8z } && { _00_[9:1], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_3z[11:1], celloutsig_1_5z, celloutsig_1_4z } < { in_data[118:112], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_15z = celloutsig_0_7z & ~(celloutsig_0_2z);
  assign celloutsig_1_10z = celloutsig_1_4z & ~(celloutsig_1_9z);
  assign celloutsig_1_16z = { celloutsig_1_3z[7:0], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_1z } % { 1'h1, in_data[186:181], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_16z[4:2], celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_1z } % { 1'h1, in_data[119], celloutsig_1_5z, celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_17z };
  assign celloutsig_0_16z = in_data[94:81] % { 1'h1, in_data[7:1], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_19z = in_data[78:76] % { 1'h1, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_20z = { _01_[21:19], celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_7z } % { 1'h1, celloutsig_0_16z[8:1], celloutsig_0_11z, celloutsig_0_19z };
  assign celloutsig_1_3z = { in_data[131:122], celloutsig_1_0z, celloutsig_1_2z } % { 1'h1, in_data[120:110] };
  assign celloutsig_0_0z = & in_data[75:71];
  assign celloutsig_0_4z = & { _00_[7:5], celloutsig_0_2z, in_data[75:71] };
  assign celloutsig_0_7z = ~^ _00_[6:1];
  assign celloutsig_0_2z = ~^ in_data[83:80];
  assign celloutsig_1_7z = ~^ { celloutsig_1_3z[11:6], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_13z = { in_data[125:119], celloutsig_1_2z } << { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_1_19z = { celloutsig_1_13z[6:1], celloutsig_1_12z, celloutsig_1_10z } << { celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_14z = ~((celloutsig_1_5z & celloutsig_1_5z) | celloutsig_1_1z);
  assign celloutsig_0_5z = ~((celloutsig_0_2z & celloutsig_0_1z) | celloutsig_0_1z);
  assign celloutsig_0_6z = ~((in_data[3] & celloutsig_0_2z) | celloutsig_0_0z);
  assign celloutsig_1_5z = ~((celloutsig_1_0z & celloutsig_1_2z) | (celloutsig_1_2z & celloutsig_1_4z));
  assign { out_data[135:128], out_data[103:96], out_data[34:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
