VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
mclk1 input std_input
mdata1 input std_input
reset input std_input
dec_rate[15:0] input std_input
