$date
	Sun Oct 23 05:53:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#217241
b11000 !
1"
#217242
b11000 &
b11000 %
1$
#217243
0"
#217246
b1100 &
b1100 %
#217250
b110 &
b110 %
#217254
b11 &
b11 %
#217258
b1010 &
b1010 %
#217262
b101 &
b101 %
#217266
b10000 &
b10000 %
#217270
b1000 &
b1000 %
#217274
b100 &
b100 %
#217278
b10 &
b10 %
#217282
b1 &
b1 %
1#
#217286
b0 &
0#
b0 %
0$
#1233409
b1100 !
1"
#1233410
b1100 &
b1100 %
1$
#1233411
0"
#1233414
b110 &
b110 %
#1233418
b11 &
b11 %
#1233422
b1010 &
b1010 %
#1233426
b101 &
b101 %
#1233430
b10000 &
b10000 %
#1233434
b1000 &
b1000 %
#1233438
b100 &
b100 %
#1233442
b10 &
b10 %
#1233446
b1 &
1#
b1 %
#1233450
b0 &
b0 %
0#
0$
#2276361
b1011 !
1"
#2276362
b1011 &
b1011 %
1$
#2276363
0"
#2276366
b100010 &
b100010 %
#2276370
b10001 &
b10001 %
#2276374
b110100 &
b110100 %
#2276378
b11010 &
b11010 %
#2276382
b1101 &
b1101 %
#2276386
b101000 &
b101000 %
#2276390
b10100 &
b10100 %
#2276394
b1010 &
b1010 %
#2276398
b101 &
b101 %
#2276402
b10000 &
b10000 %
#2276406
b1000 &
b1000 %
#2276410
b100 &
b100 %
#2276414
b10 &
b10 %
#2276418
b1 &
b1 %
1#
#2276422
b0 &
0#
b0 %
0$
#4500012
