
Xmega32A4U_Board.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003516  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000022  00802000  00003516  000035aa  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000012d  00802022  00802022  000035cc  2**0
                  ALLOC
  3 .stab         00000750  00000000  00000000  000035cc  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000010b  00000000  00000000  00003d1c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000002f  00000000  00000000  00003e27  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000760  00000000  00000000  00003e58  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000090c5  00000000  00000000  000045b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000017bb  00000000  00000000  0000d67d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00007931  00000000  00000000  0000ee38  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000020f4  00000000  00000000  0001676c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00027a09  00000000  00000000  00018860  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00004814  00000000  00000000  00040269  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000750  00000000  00000000  00044a80  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  00009a53  00000000  00000000  000451d0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	4d c1       	rjmp	.+666    	; 0x29c <__ctors_end>
       2:	00 00       	nop
       4:	68 c1       	rjmp	.+720    	; 0x2d6 <__bad_interrupt>
       6:	00 00       	nop
       8:	66 c1       	rjmp	.+716    	; 0x2d6 <__bad_interrupt>
       a:	00 00       	nop
       c:	64 c1       	rjmp	.+712    	; 0x2d6 <__bad_interrupt>
       e:	00 00       	nop
      10:	62 c1       	rjmp	.+708    	; 0x2d6 <__bad_interrupt>
      12:	00 00       	nop
      14:	60 c1       	rjmp	.+704    	; 0x2d6 <__bad_interrupt>
      16:	00 00       	nop
      18:	5e c1       	rjmp	.+700    	; 0x2d6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	5c c1       	rjmp	.+696    	; 0x2d6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	5a c1       	rjmp	.+692    	; 0x2d6 <__bad_interrupt>
      22:	00 00       	nop
      24:	58 c1       	rjmp	.+688    	; 0x2d6 <__bad_interrupt>
      26:	00 00       	nop
      28:	0c 94 39 11 	jmp	0x2272	; 0x2272 <__vector_10>
      2c:	af c3       	rjmp	.+1886   	; 0x78c <__vector_11>
      2e:	00 00       	nop
      30:	52 c1       	rjmp	.+676    	; 0x2d6 <__bad_interrupt>
      32:	00 00       	nop
      34:	50 c1       	rjmp	.+672    	; 0x2d6 <__bad_interrupt>
      36:	00 00       	nop
      38:	87 c4       	rjmp	.+2318   	; 0x948 <__vector_14>
      3a:	00 00       	nop
      3c:	bb c4       	rjmp	.+2422   	; 0x9b4 <__vector_15>
      3e:	00 00       	nop
      40:	ef c4       	rjmp	.+2526   	; 0xa20 <__vector_16>
      42:	00 00       	nop
      44:	23 c5       	rjmp	.+2630   	; 0xa8c <__vector_17>
      46:	00 00       	nop
      48:	57 c5       	rjmp	.+2734   	; 0xaf8 <__vector_18>
      4a:	00 00       	nop
      4c:	8b c5       	rjmp	.+2838   	; 0xb64 <__vector_19>
      4e:	00 00       	nop
      50:	bf c5       	rjmp	.+2942   	; 0xbd0 <__vector_20>
      52:	00 00       	nop
      54:	f3 c5       	rjmp	.+3046   	; 0xc3c <__vector_21>
      56:	00 00       	nop
      58:	27 c6       	rjmp	.+3150   	; 0xca8 <__vector_22>
      5a:	00 00       	nop
      5c:	5b c6       	rjmp	.+3254   	; 0xd14 <__vector_23>
      5e:	00 00       	nop
      60:	3a c1       	rjmp	.+628    	; 0x2d6 <__bad_interrupt>
      62:	00 00       	nop
      64:	38 c1       	rjmp	.+624    	; 0x2d6 <__bad_interrupt>
      66:	00 00       	nop
      68:	36 c1       	rjmp	.+620    	; 0x2d6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	34 c1       	rjmp	.+616    	; 0x2d6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	32 c1       	rjmp	.+612    	; 0x2d6 <__bad_interrupt>
      72:	00 00       	nop
      74:	30 c1       	rjmp	.+608    	; 0x2d6 <__bad_interrupt>
      76:	00 00       	nop
      78:	2e c1       	rjmp	.+604    	; 0x2d6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	2c c1       	rjmp	.+600    	; 0x2d6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	2a c1       	rjmp	.+596    	; 0x2d6 <__bad_interrupt>
      82:	00 00       	nop
      84:	28 c1       	rjmp	.+592    	; 0x2d6 <__bad_interrupt>
      86:	00 00       	nop
      88:	26 c1       	rjmp	.+588    	; 0x2d6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	24 c1       	rjmp	.+584    	; 0x2d6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	22 c1       	rjmp	.+580    	; 0x2d6 <__bad_interrupt>
      92:	00 00       	nop
      94:	20 c1       	rjmp	.+576    	; 0x2d6 <__bad_interrupt>
      96:	00 00       	nop
      98:	1e c1       	rjmp	.+572    	; 0x2d6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	1c c1       	rjmp	.+568    	; 0x2d6 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	1a c1       	rjmp	.+564    	; 0x2d6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	18 c1       	rjmp	.+560    	; 0x2d6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	16 c1       	rjmp	.+556    	; 0x2d6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	14 c1       	rjmp	.+552    	; 0x2d6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	12 c1       	rjmp	.+548    	; 0x2d6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	10 c1       	rjmp	.+544    	; 0x2d6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	0e c1       	rjmp	.+540    	; 0x2d6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	0c 94 dc 08 	jmp	0x11b8	; 0x11b8 <__vector_47>
      c0:	0c 94 12 09 	jmp	0x1224	; 0x1224 <__vector_48>
      c4:	0c 94 48 09 	jmp	0x1290	; 0x1290 <__vector_49>
      c8:	0c 94 7e 09 	jmp	0x12fc	; 0x12fc <__vector_50>
      cc:	0c 94 b4 09 	jmp	0x1368	; 0x1368 <__vector_51>
      d0:	0c 94 ea 09 	jmp	0x13d4	; 0x13d4 <__vector_52>
      d4:	00 c1       	rjmp	.+512    	; 0x2d6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	fe c0       	rjmp	.+508    	; 0x2d6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	fc c0       	rjmp	.+504    	; 0x2d6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	fa c0       	rjmp	.+500    	; 0x2d6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	f8 c0       	rjmp	.+496    	; 0x2d6 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	0c 94 19 11 	jmp	0x2232	; 0x2232 <__vector_58>
      ec:	f4 c0       	rjmp	.+488    	; 0x2d6 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	f2 c0       	rjmp	.+484    	; 0x2d6 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	f0 c0       	rjmp	.+480    	; 0x2d6 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	ee c0       	rjmp	.+476    	; 0x2d6 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	ec c0       	rjmp	.+472    	; 0x2d6 <__bad_interrupt>
      fe:	00 00       	nop
     100:	ea c0       	rjmp	.+468    	; 0x2d6 <__bad_interrupt>
     102:	00 00       	nop
     104:	e8 c0       	rjmp	.+464    	; 0x2d6 <__bad_interrupt>
     106:	00 00       	nop
     108:	e6 c0       	rjmp	.+460    	; 0x2d6 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	e4 c0       	rjmp	.+456    	; 0x2d6 <__bad_interrupt>
     10e:	00 00       	nop
     110:	e2 c0       	rjmp	.+452    	; 0x2d6 <__bad_interrupt>
     112:	00 00       	nop
     114:	e0 c0       	rjmp	.+448    	; 0x2d6 <__bad_interrupt>
     116:	00 00       	nop
     118:	de c0       	rjmp	.+444    	; 0x2d6 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	dc c0       	rjmp	.+440    	; 0x2d6 <__bad_interrupt>
     11e:	00 00       	nop
     120:	da c0       	rjmp	.+436    	; 0x2d6 <__bad_interrupt>
     122:	00 00       	nop
     124:	d8 c0       	rjmp	.+432    	; 0x2d6 <__bad_interrupt>
     126:	00 00       	nop
     128:	d6 c0       	rjmp	.+428    	; 0x2d6 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	d4 c0       	rjmp	.+424    	; 0x2d6 <__bad_interrupt>
     12e:	00 00       	nop
     130:	d2 c0       	rjmp	.+420    	; 0x2d6 <__bad_interrupt>
     132:	00 00       	nop
     134:	25 c6       	rjmp	.+3146   	; 0xd80 <__vector_77>
     136:	00 00       	nop
     138:	59 c6       	rjmp	.+3250   	; 0xdec <__vector_78>
     13a:	00 00       	nop
     13c:	8d c6       	rjmp	.+3354   	; 0xe58 <__vector_79>
     13e:	00 00       	nop
     140:	c1 c6       	rjmp	.+3458   	; 0xec4 <__vector_80>
     142:	00 00       	nop
     144:	f5 c6       	rjmp	.+3562   	; 0xf30 <__vector_81>
     146:	00 00       	nop
     148:	29 c7       	rjmp	.+3666   	; 0xf9c <__vector_82>
     14a:	00 00       	nop
     14c:	5d c7       	rjmp	.+3770   	; 0x1008 <__vector_83>
     14e:	00 00       	nop
     150:	91 c7       	rjmp	.+3874   	; 0x1074 <__vector_84>
     152:	00 00       	nop
     154:	c5 c7       	rjmp	.+3978   	; 0x10e0 <__vector_85>
     156:	00 00       	nop
     158:	f9 c7       	rjmp	.+4082   	; 0x114c <__vector_86>
     15a:	00 00       	nop
     15c:	bc c0       	rjmp	.+376    	; 0x2d6 <__bad_interrupt>
     15e:	00 00       	nop
     160:	0c 94 b7 10 	jmp	0x216e	; 0x216e <__vector_88>
     164:	b8 c0       	rjmp	.+368    	; 0x2d6 <__bad_interrupt>
     166:	00 00       	nop
     168:	b6 c0       	rjmp	.+364    	; 0x2d6 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	b4 c0       	rjmp	.+360    	; 0x2d6 <__bad_interrupt>
     16e:	00 00       	nop
     170:	b2 c0       	rjmp	.+356    	; 0x2d6 <__bad_interrupt>
     172:	00 00       	nop
     174:	b0 c0       	rjmp	.+352    	; 0x2d6 <__bad_interrupt>
     176:	00 00       	nop
     178:	ae c0       	rjmp	.+348    	; 0x2d6 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	ac c0       	rjmp	.+344    	; 0x2d6 <__bad_interrupt>
     17e:	00 00       	nop
     180:	aa c0       	rjmp	.+340    	; 0x2d6 <__bad_interrupt>
     182:	00 00       	nop
     184:	a8 c0       	rjmp	.+336    	; 0x2d6 <__bad_interrupt>
     186:	00 00       	nop
     188:	a6 c0       	rjmp	.+332    	; 0x2d6 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	a4 c0       	rjmp	.+328    	; 0x2d6 <__bad_interrupt>
     18e:	00 00       	nop
     190:	a2 c0       	rjmp	.+324    	; 0x2d6 <__bad_interrupt>
     192:	00 00       	nop
     194:	a0 c0       	rjmp	.+320    	; 0x2d6 <__bad_interrupt>
     196:	00 00       	nop
     198:	9e c0       	rjmp	.+316    	; 0x2d6 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	9c c0       	rjmp	.+312    	; 0x2d6 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	9a c0       	rjmp	.+308    	; 0x2d6 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	98 c0       	rjmp	.+304    	; 0x2d6 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	96 c0       	rjmp	.+300    	; 0x2d6 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	94 c0       	rjmp	.+296    	; 0x2d6 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	92 c0       	rjmp	.+292    	; 0x2d6 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	90 c0       	rjmp	.+288    	; 0x2d6 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	8e c0       	rjmp	.+284    	; 0x2d6 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	8c c0       	rjmp	.+280    	; 0x2d6 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	8a c0       	rjmp	.+276    	; 0x2d6 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	88 c0       	rjmp	.+272    	; 0x2d6 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	86 c0       	rjmp	.+268    	; 0x2d6 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	84 c0       	rjmp	.+264    	; 0x2d6 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	82 c0       	rjmp	.+260    	; 0x2d6 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	80 c0       	rjmp	.+256    	; 0x2d6 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	7e c0       	rjmp	.+252    	; 0x2d6 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	7c c0       	rjmp	.+248    	; 0x2d6 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	7a c0       	rjmp	.+244    	; 0x2d6 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	78 c0       	rjmp	.+240    	; 0x2d6 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	76 c0       	rjmp	.+236    	; 0x2d6 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	74 c0       	rjmp	.+232    	; 0x2d6 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	72 c0       	rjmp	.+228    	; 0x2d6 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	70 c0       	rjmp	.+224    	; 0x2d6 <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	6e c0       	rjmp	.+220    	; 0x2d6 <__bad_interrupt>
     1fa:	00 00       	nop
     1fc:	1f 12       	cpse	r1, r31
     1fe:	25 12       	cpse	r2, r21
     200:	1d 12       	cpse	r1, r29
     202:	2d 12       	cpse	r2, r29
     204:	60 12       	cpse	r6, r16
     206:	60 12       	cpse	r6, r16
     208:	60 12       	cpse	r6, r16
     20a:	31 12       	cpse	r3, r17
     20c:	60 12       	cpse	r6, r16
     20e:	60 12       	cpse	r6, r16
     210:	2f 12       	cpse	r2, r31
     212:	60 12       	cpse	r6, r16
     214:	60 12       	cpse	r6, r16
     216:	60 12       	cpse	r6, r16
     218:	60 12       	cpse	r6, r16
     21a:	60 12       	cpse	r6, r16
     21c:	60 12       	cpse	r6, r16
     21e:	60 12       	cpse	r6, r16
     220:	60 12       	cpse	r6, r16
     222:	10 12       	cpse	r1, r16
     224:	60 12       	cpse	r6, r16
     226:	60 12       	cpse	r6, r16
     228:	60 12       	cpse	r6, r16
     22a:	60 12       	cpse	r6, r16
     22c:	60 12       	cpse	r6, r16
     22e:	60 12       	cpse	r6, r16
     230:	60 12       	cpse	r6, r16
     232:	60 12       	cpse	r6, r16
     234:	60 12       	cpse	r6, r16
     236:	27 12       	cpse	r2, r23
     238:	2b 12       	cpse	r2, r27
     23a:	29 12       	cpse	r2, r25
     23c:	60 12       	cpse	r6, r16
     23e:	60 12       	cpse	r6, r16
     240:	60 12       	cpse	r6, r16
     242:	60 12       	cpse	r6, r16
     244:	60 12       	cpse	r6, r16
     246:	60 12       	cpse	r6, r16
     248:	60 12       	cpse	r6, r16
     24a:	37 12       	cpse	r3, r23
     24c:	3a 12       	cpse	r3, r26
     24e:	43 12       	cpse	r4, r19
     250:	46 12       	cpse	r4, r22
     252:	60 12       	cpse	r6, r16
     254:	60 12       	cpse	r6, r16
     256:	60 12       	cpse	r6, r16
     258:	60 12       	cpse	r6, r16
     25a:	60 12       	cpse	r6, r16
     25c:	3d 12       	cpse	r3, r29
     25e:	40 12       	cpse	r4, r16
     260:	60 12       	cpse	r6, r16
     262:	60 12       	cpse	r6, r16
     264:	60 12       	cpse	r6, r16
     266:	60 12       	cpse	r6, r16
     268:	60 12       	cpse	r6, r16
     26a:	60 12       	cpse	r6, r16
     26c:	60 12       	cpse	r6, r16
     26e:	60 12       	cpse	r6, r16
     270:	60 12       	cpse	r6, r16
     272:	49 12       	cpse	r4, r25
     274:	60 12       	cpse	r6, r16
     276:	60 12       	cpse	r6, r16
     278:	60 12       	cpse	r6, r16
     27a:	4c 12       	cpse	r4, r28
     27c:	4f 12       	cpse	r4, r31
     27e:	52 12       	cpse	r5, r18
     280:	55 12       	cpse	r5, r21
     282:	58 12       	cpse	r5, r24
     284:	60 12       	cpse	r6, r16
     286:	5b 12       	cpse	r5, r27
     288:	60 12       	cpse	r6, r16
     28a:	60 12       	cpse	r6, r16
     28c:	60 12       	cpse	r6, r16
     28e:	60 12       	cpse	r6, r16
     290:	60 12       	cpse	r6, r16
     292:	60 12       	cpse	r6, r16
     294:	60 12       	cpse	r6, r16
     296:	60 12       	cpse	r6, r16
     298:	60 12       	cpse	r6, r16
     29a:	5e 12       	cpse	r5, r30

0000029c <__ctors_end>:
     29c:	11 24       	eor	r1, r1
     29e:	1f be       	out	0x3f, r1	; 63
     2a0:	cf ef       	ldi	r28, 0xFF	; 255
     2a2:	df e2       	ldi	r29, 0x2F	; 47
     2a4:	de bf       	out	0x3e, r29	; 62
     2a6:	cd bf       	out	0x3d, r28	; 61

000002a8 <__do_copy_data>:
     2a8:	10 e2       	ldi	r17, 0x20	; 32
     2aa:	a0 e0       	ldi	r26, 0x00	; 0
     2ac:	b0 e2       	ldi	r27, 0x20	; 32
     2ae:	e6 e1       	ldi	r30, 0x16	; 22
     2b0:	f5 e3       	ldi	r31, 0x35	; 53
     2b2:	02 c0       	rjmp	.+4      	; 0x2b8 <__do_copy_data+0x10>
     2b4:	05 90       	lpm	r0, Z+
     2b6:	0d 92       	st	X+, r0
     2b8:	a2 32       	cpi	r26, 0x22	; 34
     2ba:	b1 07       	cpc	r27, r17
     2bc:	d9 f7       	brne	.-10     	; 0x2b4 <__do_copy_data+0xc>

000002be <__do_clear_bss>:
     2be:	21 e2       	ldi	r18, 0x21	; 33
     2c0:	a2 e2       	ldi	r26, 0x22	; 34
     2c2:	b0 e2       	ldi	r27, 0x20	; 32
     2c4:	01 c0       	rjmp	.+2      	; 0x2c8 <.do_clear_bss_start>

000002c6 <.do_clear_bss_loop>:
     2c6:	1d 92       	st	X+, r1

000002c8 <.do_clear_bss_start>:
     2c8:	af 34       	cpi	r26, 0x4F	; 79
     2ca:	b2 07       	cpc	r27, r18
     2cc:	e1 f7       	brne	.-8      	; 0x2c6 <.do_clear_bss_loop>
     2ce:	0e 94 d7 18 	call	0x31ae	; 0x31ae <main>
     2d2:	0c 94 89 1a 	jmp	0x3512	; 0x3512 <_exit>

000002d6 <__bad_interrupt>:
     2d6:	94 ce       	rjmp	.-728    	; 0x0 <__vectors>

000002d8 <cpu_irq_save>:
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
     2d8:	cf 93       	push	r28
     2da:	df 93       	push	r29
     2dc:	1f 92       	push	r1
     2de:	cd b7       	in	r28, 0x3d	; 61
     2e0:	de b7       	in	r29, 0x3e	; 62
     2e2:	8f e3       	ldi	r24, 0x3F	; 63
     2e4:	90 e0       	ldi	r25, 0x00	; 0
     2e6:	fc 01       	movw	r30, r24
     2e8:	80 81       	ld	r24, Z
     2ea:	89 83       	std	Y+1, r24	; 0x01
     2ec:	f8 94       	cli
     2ee:	89 81       	ldd	r24, Y+1	; 0x01
     2f0:	0f 90       	pop	r0
     2f2:	df 91       	pop	r29
     2f4:	cf 91       	pop	r28
     2f6:	08 95       	ret

000002f8 <cpu_irq_restore>:
     2f8:	cf 93       	push	r28
     2fa:	df 93       	push	r29
     2fc:	1f 92       	push	r1
     2fe:	cd b7       	in	r28, 0x3d	; 61
     300:	de b7       	in	r29, 0x3e	; 62
     302:	89 83       	std	Y+1, r24	; 0x01
     304:	8f e3       	ldi	r24, 0x3F	; 63
     306:	90 e0       	ldi	r25, 0x00	; 0
     308:	29 81       	ldd	r18, Y+1	; 0x01
     30a:	fc 01       	movw	r30, r24
     30c:	20 83       	st	Z, r18
     30e:	0f 90       	pop	r0
     310:	df 91       	pop	r29
     312:	cf 91       	pop	r28
     314:	08 95       	ret

00000316 <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
     316:	cf 93       	push	r28
     318:	df 93       	push	r29
     31a:	00 d0       	rcall	.+0      	; 0x31c <sysclk_enable_module+0x6>
     31c:	00 d0       	rcall	.+0      	; 0x31e <sysclk_enable_module+0x8>
     31e:	cd b7       	in	r28, 0x3d	; 61
     320:	de b7       	in	r29, 0x3e	; 62
     322:	8a 83       	std	Y+2, r24	; 0x02
     324:	9b 83       	std	Y+3, r25	; 0x03
     326:	6c 83       	std	Y+4, r22	; 0x04
	irqflags_t flags = cpu_irq_save();
     328:	d7 df       	rcall	.-82     	; 0x2d8 <cpu_irq_save>
     32a:	89 83       	std	Y+1, r24	; 0x01

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
     32c:	8a 81       	ldd	r24, Y+2	; 0x02
     32e:	9b 81       	ldd	r25, Y+3	; 0x03
     330:	80 59       	subi	r24, 0x90	; 144
     332:	9f 4f       	sbci	r25, 0xFF	; 255
     334:	2a 81       	ldd	r18, Y+2	; 0x02
     336:	3b 81       	ldd	r19, Y+3	; 0x03
     338:	20 59       	subi	r18, 0x90	; 144
     33a:	3f 4f       	sbci	r19, 0xFF	; 255
     33c:	f9 01       	movw	r30, r18
     33e:	20 81       	ld	r18, Z
     340:	32 2f       	mov	r19, r18
     342:	2c 81       	ldd	r18, Y+4	; 0x04
     344:	20 95       	com	r18
     346:	23 23       	and	r18, r19
     348:	fc 01       	movw	r30, r24
     34a:	20 83       	st	Z, r18

	cpu_irq_restore(flags);
     34c:	89 81       	ldd	r24, Y+1	; 0x01
     34e:	d4 df       	rcall	.-88     	; 0x2f8 <cpu_irq_restore>
}
     350:	24 96       	adiw	r28, 0x04	; 4
     352:	cd bf       	out	0x3d, r28	; 61
     354:	de bf       	out	0x3e, r29	; 62
     356:	df 91       	pop	r29
     358:	cf 91       	pop	r28
     35a:	08 95       	ret

0000035c <ioport_set_pin_low>:
	}

	/* Clear any set SPI mode flags and set them to the user-specified mode */
	spi->CTRL = (spi->CTRL & ~SPI_MODE_gm) |
			((flags << SPI_MODE_gp) & SPI_MODE_gm);
}
     35c:	cf 93       	push	r28
     35e:	df 93       	push	r29
     360:	cd b7       	in	r28, 0x3d	; 61
     362:	de b7       	in	r29, 0x3e	; 62
     364:	2a 97       	sbiw	r28, 0x0a	; 10
     366:	cd bf       	out	0x3d, r28	; 61
     368:	de bf       	out	0x3e, r29	; 62
     36a:	8a 87       	std	Y+10, r24	; 0x0a
     36c:	8a 85       	ldd	r24, Y+10	; 0x0a
     36e:	89 83       	std	Y+1, r24	; 0x01
     370:	1a 82       	std	Y+2, r1	; 0x02
     372:	89 81       	ldd	r24, Y+1	; 0x01
     374:	8b 83       	std	Y+3, r24	; 0x03
     376:	8b 81       	ldd	r24, Y+3	; 0x03
     378:	8c 83       	std	Y+4, r24	; 0x04
     37a:	8c 81       	ldd	r24, Y+4	; 0x04
     37c:	86 95       	lsr	r24
     37e:	86 95       	lsr	r24
     380:	86 95       	lsr	r24
     382:	8d 83       	std	Y+5, r24	; 0x05
     384:	8d 81       	ldd	r24, Y+5	; 0x05
     386:	88 2f       	mov	r24, r24
     388:	90 e0       	ldi	r25, 0x00	; 0
     38a:	88 0f       	add	r24, r24
     38c:	99 1f       	adc	r25, r25
     38e:	82 95       	swap	r24
     390:	92 95       	swap	r25
     392:	90 7f       	andi	r25, 0xF0	; 240
     394:	98 27       	eor	r25, r24
     396:	80 7f       	andi	r24, 0xF0	; 240
     398:	98 27       	eor	r25, r24
     39a:	9a 5f       	subi	r25, 0xFA	; 250
     39c:	8e 83       	std	Y+6, r24	; 0x06
     39e:	9f 83       	std	Y+7, r25	; 0x07
     3a0:	8a 81       	ldd	r24, Y+2	; 0x02
     3a2:	88 23       	and	r24, r24
     3a4:	a9 f0       	breq	.+42     	; 0x3d0 <ioport_set_pin_low+0x74>
     3a6:	89 81       	ldd	r24, Y+1	; 0x01
     3a8:	88 87       	std	Y+8, r24	; 0x08
     3aa:	88 85       	ldd	r24, Y+8	; 0x08
     3ac:	88 2f       	mov	r24, r24
     3ae:	90 e0       	ldi	r25, 0x00	; 0
     3b0:	9c 01       	movw	r18, r24
     3b2:	27 70       	andi	r18, 0x07	; 7
     3b4:	33 27       	eor	r19, r19
     3b6:	81 e0       	ldi	r24, 0x01	; 1
     3b8:	90 e0       	ldi	r25, 0x00	; 0
     3ba:	02 c0       	rjmp	.+4      	; 0x3c0 <ioport_set_pin_low+0x64>
     3bc:	88 0f       	add	r24, r24
     3be:	99 1f       	adc	r25, r25
     3c0:	2a 95       	dec	r18
     3c2:	e2 f7       	brpl	.-8      	; 0x3bc <ioport_set_pin_low+0x60>
     3c4:	28 2f       	mov	r18, r24
     3c6:	8e 81       	ldd	r24, Y+6	; 0x06
     3c8:	9f 81       	ldd	r25, Y+7	; 0x07
     3ca:	fc 01       	movw	r30, r24
     3cc:	25 83       	std	Z+5, r18	; 0x05
     3ce:	14 c0       	rjmp	.+40     	; 0x3f8 <ioport_set_pin_low+0x9c>
     3d0:	89 81       	ldd	r24, Y+1	; 0x01
     3d2:	89 87       	std	Y+9, r24	; 0x09
     3d4:	89 85       	ldd	r24, Y+9	; 0x09
     3d6:	88 2f       	mov	r24, r24
     3d8:	90 e0       	ldi	r25, 0x00	; 0
     3da:	9c 01       	movw	r18, r24
     3dc:	27 70       	andi	r18, 0x07	; 7
     3de:	33 27       	eor	r19, r19
     3e0:	81 e0       	ldi	r24, 0x01	; 1
     3e2:	90 e0       	ldi	r25, 0x00	; 0
     3e4:	02 c0       	rjmp	.+4      	; 0x3ea <ioport_set_pin_low+0x8e>
     3e6:	88 0f       	add	r24, r24
     3e8:	99 1f       	adc	r25, r25
     3ea:	2a 95       	dec	r18
     3ec:	e2 f7       	brpl	.-8      	; 0x3e6 <ioport_set_pin_low+0x8a>
     3ee:	28 2f       	mov	r18, r24
     3f0:	8e 81       	ldd	r24, Y+6	; 0x06
     3f2:	9f 81       	ldd	r25, Y+7	; 0x07
     3f4:	fc 01       	movw	r30, r24
     3f6:	26 83       	std	Z+6, r18	; 0x06
     3f8:	2a 96       	adiw	r28, 0x0a	; 10
     3fa:	cd bf       	out	0x3d, r28	; 61
     3fc:	de bf       	out	0x3e, r29	; 62
     3fe:	df 91       	pop	r29
     400:	cf 91       	pop	r28
     402:	08 95       	ret

00000404 <ioport_set_pin_high>:
     404:	cf 93       	push	r28
     406:	df 93       	push	r29
     408:	cd b7       	in	r28, 0x3d	; 61
     40a:	de b7       	in	r29, 0x3e	; 62
     40c:	2a 97       	sbiw	r28, 0x0a	; 10
     40e:	cd bf       	out	0x3d, r28	; 61
     410:	de bf       	out	0x3e, r29	; 62
     412:	8a 87       	std	Y+10, r24	; 0x0a
     414:	8a 85       	ldd	r24, Y+10	; 0x0a
     416:	89 83       	std	Y+1, r24	; 0x01
     418:	81 e0       	ldi	r24, 0x01	; 1
     41a:	8a 83       	std	Y+2, r24	; 0x02
     41c:	89 81       	ldd	r24, Y+1	; 0x01
     41e:	8b 83       	std	Y+3, r24	; 0x03
     420:	8b 81       	ldd	r24, Y+3	; 0x03
     422:	8c 83       	std	Y+4, r24	; 0x04
     424:	8c 81       	ldd	r24, Y+4	; 0x04
     426:	86 95       	lsr	r24
     428:	86 95       	lsr	r24
     42a:	86 95       	lsr	r24
     42c:	8d 83       	std	Y+5, r24	; 0x05
     42e:	8d 81       	ldd	r24, Y+5	; 0x05
     430:	88 2f       	mov	r24, r24
     432:	90 e0       	ldi	r25, 0x00	; 0
     434:	88 0f       	add	r24, r24
     436:	99 1f       	adc	r25, r25
     438:	82 95       	swap	r24
     43a:	92 95       	swap	r25
     43c:	90 7f       	andi	r25, 0xF0	; 240
     43e:	98 27       	eor	r25, r24
     440:	80 7f       	andi	r24, 0xF0	; 240
     442:	98 27       	eor	r25, r24
     444:	9a 5f       	subi	r25, 0xFA	; 250
     446:	8e 83       	std	Y+6, r24	; 0x06
     448:	9f 83       	std	Y+7, r25	; 0x07
     44a:	8a 81       	ldd	r24, Y+2	; 0x02
     44c:	88 23       	and	r24, r24
     44e:	a9 f0       	breq	.+42     	; 0x47a <ioport_set_pin_high+0x76>
     450:	89 81       	ldd	r24, Y+1	; 0x01
     452:	88 87       	std	Y+8, r24	; 0x08
     454:	88 85       	ldd	r24, Y+8	; 0x08
     456:	88 2f       	mov	r24, r24
     458:	90 e0       	ldi	r25, 0x00	; 0
     45a:	9c 01       	movw	r18, r24
     45c:	27 70       	andi	r18, 0x07	; 7
     45e:	33 27       	eor	r19, r19
     460:	81 e0       	ldi	r24, 0x01	; 1
     462:	90 e0       	ldi	r25, 0x00	; 0
     464:	02 c0       	rjmp	.+4      	; 0x46a <ioport_set_pin_high+0x66>
     466:	88 0f       	add	r24, r24
     468:	99 1f       	adc	r25, r25
     46a:	2a 95       	dec	r18
     46c:	e2 f7       	brpl	.-8      	; 0x466 <ioport_set_pin_high+0x62>
     46e:	28 2f       	mov	r18, r24
     470:	8e 81       	ldd	r24, Y+6	; 0x06
     472:	9f 81       	ldd	r25, Y+7	; 0x07
     474:	fc 01       	movw	r30, r24
     476:	25 83       	std	Z+5, r18	; 0x05
     478:	14 c0       	rjmp	.+40     	; 0x4a2 <ioport_set_pin_high+0x9e>
     47a:	89 81       	ldd	r24, Y+1	; 0x01
     47c:	89 87       	std	Y+9, r24	; 0x09
     47e:	89 85       	ldd	r24, Y+9	; 0x09
     480:	88 2f       	mov	r24, r24
     482:	90 e0       	ldi	r25, 0x00	; 0
     484:	9c 01       	movw	r18, r24
     486:	27 70       	andi	r18, 0x07	; 7
     488:	33 27       	eor	r19, r19
     48a:	81 e0       	ldi	r24, 0x01	; 1
     48c:	90 e0       	ldi	r25, 0x00	; 0
     48e:	02 c0       	rjmp	.+4      	; 0x494 <ioport_set_pin_high+0x90>
     490:	88 0f       	add	r24, r24
     492:	99 1f       	adc	r25, r25
     494:	2a 95       	dec	r18
     496:	e2 f7       	brpl	.-8      	; 0x490 <ioport_set_pin_high+0x8c>
     498:	28 2f       	mov	r18, r24
     49a:	8e 81       	ldd	r24, Y+6	; 0x06
     49c:	9f 81       	ldd	r25, Y+7	; 0x07
     49e:	fc 01       	movw	r30, r24
     4a0:	26 83       	std	Z+6, r18	; 0x06
     4a2:	2a 96       	adiw	r28, 0x0a	; 10
     4a4:	cd bf       	out	0x3d, r28	; 61
     4a6:	de bf       	out	0x3e, r29	; 62
     4a8:	df 91       	pop	r29
     4aa:	cf 91       	pop	r28
     4ac:	08 95       	ret

000004ae <spi_put>:
     4ae:	cf 93       	push	r28
     4b0:	df 93       	push	r29
     4b2:	00 d0       	rcall	.+0      	; 0x4b4 <spi_put+0x6>
     4b4:	1f 92       	push	r1
     4b6:	cd b7       	in	r28, 0x3d	; 61
     4b8:	de b7       	in	r29, 0x3e	; 62
     4ba:	89 83       	std	Y+1, r24	; 0x01
     4bc:	9a 83       	std	Y+2, r25	; 0x02
     4be:	6b 83       	std	Y+3, r22	; 0x03
     4c0:	89 81       	ldd	r24, Y+1	; 0x01
     4c2:	9a 81       	ldd	r25, Y+2	; 0x02
     4c4:	2b 81       	ldd	r18, Y+3	; 0x03
     4c6:	fc 01       	movw	r30, r24
     4c8:	23 83       	std	Z+3, r18	; 0x03
     4ca:	23 96       	adiw	r28, 0x03	; 3
     4cc:	cd bf       	out	0x3d, r28	; 61
     4ce:	de bf       	out	0x3e, r29	; 62
     4d0:	df 91       	pop	r29
     4d2:	cf 91       	pop	r28
     4d4:	08 95       	ret

000004d6 <spi_get>:
     4d6:	cf 93       	push	r28
     4d8:	df 93       	push	r29
     4da:	00 d0       	rcall	.+0      	; 0x4dc <spi_get+0x6>
     4dc:	cd b7       	in	r28, 0x3d	; 61
     4de:	de b7       	in	r29, 0x3e	; 62
     4e0:	89 83       	std	Y+1, r24	; 0x01
     4e2:	9a 83       	std	Y+2, r25	; 0x02
     4e4:	89 81       	ldd	r24, Y+1	; 0x01
     4e6:	9a 81       	ldd	r25, Y+2	; 0x02
     4e8:	fc 01       	movw	r30, r24
     4ea:	83 81       	ldd	r24, Z+3	; 0x03
     4ec:	0f 90       	pop	r0
     4ee:	0f 90       	pop	r0
     4f0:	df 91       	pop	r29
     4f2:	cf 91       	pop	r28
     4f4:	08 95       	ret

000004f6 <spi_is_tx_ok>:
     4f6:	cf 93       	push	r28
     4f8:	df 93       	push	r29
     4fa:	00 d0       	rcall	.+0      	; 0x4fc <spi_is_tx_ok+0x6>
     4fc:	cd b7       	in	r28, 0x3d	; 61
     4fe:	de b7       	in	r29, 0x3e	; 62
     500:	89 83       	std	Y+1, r24	; 0x01
     502:	9a 83       	std	Y+2, r25	; 0x02
     504:	89 81       	ldd	r24, Y+1	; 0x01
     506:	9a 81       	ldd	r25, Y+2	; 0x02
     508:	fc 01       	movw	r30, r24
     50a:	82 81       	ldd	r24, Z+2	; 0x02
     50c:	88 1f       	adc	r24, r24
     50e:	88 27       	eor	r24, r24
     510:	88 1f       	adc	r24, r24
     512:	0f 90       	pop	r0
     514:	0f 90       	pop	r0
     516:	df 91       	pop	r29
     518:	cf 91       	pop	r28
     51a:	08 95       	ret

0000051c <spi_read_single>:
     51c:	cf 93       	push	r28
     51e:	df 93       	push	r29
     520:	00 d0       	rcall	.+0      	; 0x522 <spi_read_single+0x6>
     522:	00 d0       	rcall	.+0      	; 0x524 <spi_read_single+0x8>
     524:	cd b7       	in	r28, 0x3d	; 61
     526:	de b7       	in	r29, 0x3e	; 62
     528:	89 83       	std	Y+1, r24	; 0x01
     52a:	9a 83       	std	Y+2, r25	; 0x02
     52c:	6b 83       	std	Y+3, r22	; 0x03
     52e:	7c 83       	std	Y+4, r23	; 0x04
     530:	89 81       	ldd	r24, Y+1	; 0x01
     532:	9a 81       	ldd	r25, Y+2	; 0x02
     534:	d0 df       	rcall	.-96     	; 0x4d6 <spi_get>
     536:	28 2f       	mov	r18, r24
     538:	8b 81       	ldd	r24, Y+3	; 0x03
     53a:	9c 81       	ldd	r25, Y+4	; 0x04
     53c:	fc 01       	movw	r30, r24
     53e:	20 83       	st	Z, r18
     540:	24 96       	adiw	r28, 0x04	; 4
     542:	cd bf       	out	0x3d, r28	; 61
     544:	de bf       	out	0x3e, r29	; 62
     546:	df 91       	pop	r29
     548:	cf 91       	pop	r28
     54a:	08 95       	ret

0000054c <spi_is_rx_full>:
     54c:	cf 93       	push	r28
     54e:	df 93       	push	r29
     550:	00 d0       	rcall	.+0      	; 0x552 <spi_is_rx_full+0x6>
     552:	cd b7       	in	r28, 0x3d	; 61
     554:	de b7       	in	r29, 0x3e	; 62
     556:	89 83       	std	Y+1, r24	; 0x01
     558:	9a 83       	std	Y+2, r25	; 0x02
     55a:	89 81       	ldd	r24, Y+1	; 0x01
     55c:	9a 81       	ldd	r25, Y+2	; 0x02
     55e:	cb df       	rcall	.-106    	; 0x4f6 <spi_is_tx_ok>
     560:	0f 90       	pop	r0
     562:	0f 90       	pop	r0
     564:	df 91       	pop	r29
     566:	cf 91       	pop	r28
     568:	08 95       	ret

0000056a <spi_write_packet>:
 * \param len    Length of data
 *
 * \pre SPI device must be selected with spi_select_device() first
 */
status_code_t spi_write_packet(SPI_t *spi, const uint8_t *data, size_t len)
{
     56a:	cf 93       	push	r28
     56c:	df 93       	push	r29
     56e:	cd b7       	in	r28, 0x3d	; 61
     570:	de b7       	in	r29, 0x3e	; 62
     572:	29 97       	sbiw	r28, 0x09	; 9
     574:	cd bf       	out	0x3d, r28	; 61
     576:	de bf       	out	0x3e, r29	; 62
     578:	8c 83       	std	Y+4, r24	; 0x04
     57a:	9d 83       	std	Y+5, r25	; 0x05
     57c:	6e 83       	std	Y+6, r22	; 0x06
     57e:	7f 83       	std	Y+7, r23	; 0x07
     580:	48 87       	std	Y+8, r20	; 0x08
     582:	59 87       	std	Y+9, r21	; 0x09
	while (len--) {
     584:	1b c0       	rjmp	.+54     	; 0x5bc <spi_write_packet+0x52>
		spi_write_single(spi, *data++);
     586:	8e 81       	ldd	r24, Y+6	; 0x06
     588:	9f 81       	ldd	r25, Y+7	; 0x07
     58a:	fc 01       	movw	r30, r24
     58c:	20 81       	ld	r18, Z
     58e:	8e 81       	ldd	r24, Y+6	; 0x06
     590:	9f 81       	ldd	r25, Y+7	; 0x07
     592:	01 96       	adiw	r24, 0x01	; 1
     594:	8e 83       	std	Y+6, r24	; 0x06
     596:	9f 83       	std	Y+7, r25	; 0x07
     598:	8c 81       	ldd	r24, Y+4	; 0x04
     59a:	9d 81       	ldd	r25, Y+5	; 0x05
     59c:	89 83       	std	Y+1, r24	; 0x01
     59e:	9a 83       	std	Y+2, r25	; 0x02
     5a0:	2b 83       	std	Y+3, r18	; 0x03
 * \param data The data byte to be loaded
 *
 */
__always_inline static void spi_write_single(SPI_t *spi, uint8_t data)
{
	spi_put(spi,data);
     5a2:	89 81       	ldd	r24, Y+1	; 0x01
     5a4:	9a 81       	ldd	r25, Y+2	; 0x02
     5a6:	6b 81       	ldd	r22, Y+3	; 0x03
     5a8:	82 df       	rcall	.-252    	; 0x4ae <spi_put>
		
		while (!spi_is_rx_full(spi)) {
     5aa:	00 00       	nop
     5ac:	8c 81       	ldd	r24, Y+4	; 0x04
     5ae:	9d 81       	ldd	r25, Y+5	; 0x05
     5b0:	cd df       	rcall	.-102    	; 0x54c <spi_is_rx_full>
     5b2:	98 2f       	mov	r25, r24
     5b4:	81 e0       	ldi	r24, 0x01	; 1
     5b6:	89 27       	eor	r24, r25
     5b8:	88 23       	and	r24, r24
     5ba:	c1 f7       	brne	.-16     	; 0x5ac <spi_write_packet+0x42>
 *
 * \pre SPI device must be selected with spi_select_device() first
 */
status_code_t spi_write_packet(SPI_t *spi, const uint8_t *data, size_t len)
{
	while (len--) {
     5bc:	21 e0       	ldi	r18, 0x01	; 1
     5be:	88 85       	ldd	r24, Y+8	; 0x08
     5c0:	99 85       	ldd	r25, Y+9	; 0x09
     5c2:	00 97       	sbiw	r24, 0x00	; 0
     5c4:	09 f4       	brne	.+2      	; 0x5c8 <spi_write_packet+0x5e>
     5c6:	20 e0       	ldi	r18, 0x00	; 0
     5c8:	88 85       	ldd	r24, Y+8	; 0x08
     5ca:	99 85       	ldd	r25, Y+9	; 0x09
     5cc:	01 97       	sbiw	r24, 0x01	; 1
     5ce:	88 87       	std	Y+8, r24	; 0x08
     5d0:	99 87       	std	Y+9, r25	; 0x09
     5d2:	22 23       	and	r18, r18
     5d4:	c1 f6       	brne	.-80     	; 0x586 <spi_write_packet+0x1c>
		
		while (!spi_is_rx_full(spi)) {
		}
	}
	
	return STATUS_OK;
     5d6:	80 e0       	ldi	r24, 0x00	; 0
     5d8:	90 e0       	ldi	r25, 0x00	; 0
}
     5da:	29 96       	adiw	r28, 0x09	; 9
     5dc:	cd bf       	out	0x3d, r28	; 61
     5de:	de bf       	out	0x3e, r29	; 62
     5e0:	df 91       	pop	r29
     5e2:	cf 91       	pop	r28
     5e4:	08 95       	ret

000005e6 <spi_read_packet>:
 * \param len    Length of data
 *
 * \pre SPI device must be selected with spi_select_device() first
 */
status_code_t spi_read_packet(SPI_t *spi, uint8_t *data, size_t len)
{
     5e6:	cf 93       	push	r28
     5e8:	df 93       	push	r29
     5ea:	cd b7       	in	r28, 0x3d	; 61
     5ec:	de b7       	in	r29, 0x3e	; 62
     5ee:	29 97       	sbiw	r28, 0x09	; 9
     5f0:	cd bf       	out	0x3d, r28	; 61
     5f2:	de bf       	out	0x3e, r29	; 62
     5f4:	8c 83       	std	Y+4, r24	; 0x04
     5f6:	9d 83       	std	Y+5, r25	; 0x05
     5f8:	6e 83       	std	Y+6, r22	; 0x06
     5fa:	7f 83       	std	Y+7, r23	; 0x07
     5fc:	48 87       	std	Y+8, r20	; 0x08
     5fe:	59 87       	std	Y+9, r21	; 0x09
	while (len--) {
     600:	1e c0       	rjmp	.+60     	; 0x63e <spi_read_packet+0x58>
     602:	8c 81       	ldd	r24, Y+4	; 0x04
     604:	9d 81       	ldd	r25, Y+5	; 0x05
     606:	89 83       	std	Y+1, r24	; 0x01
     608:	9a 83       	std	Y+2, r25	; 0x02
     60a:	8f ef       	ldi	r24, 0xFF	; 255
     60c:	8b 83       	std	Y+3, r24	; 0x03
     60e:	89 81       	ldd	r24, Y+1	; 0x01
     610:	9a 81       	ldd	r25, Y+2	; 0x02
     612:	6b 81       	ldd	r22, Y+3	; 0x03
     614:	4c df       	rcall	.-360    	; 0x4ae <spi_put>
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY); //Dummy write

		while (!spi_is_rx_full(spi)) {
     616:	00 00       	nop
     618:	8c 81       	ldd	r24, Y+4	; 0x04
     61a:	9d 81       	ldd	r25, Y+5	; 0x05
     61c:	97 df       	rcall	.-210    	; 0x54c <spi_is_rx_full>
     61e:	98 2f       	mov	r25, r24
     620:	81 e0       	ldi	r24, 0x01	; 1
     622:	89 27       	eor	r24, r25
     624:	88 23       	and	r24, r24
     626:	c1 f7       	brne	.-16     	; 0x618 <spi_read_packet+0x32>
		}
		
		spi_read_single(spi, data);
     628:	2e 81       	ldd	r18, Y+6	; 0x06
     62a:	3f 81       	ldd	r19, Y+7	; 0x07
     62c:	8c 81       	ldd	r24, Y+4	; 0x04
     62e:	9d 81       	ldd	r25, Y+5	; 0x05
     630:	b9 01       	movw	r22, r18
     632:	74 df       	rcall	.-280    	; 0x51c <spi_read_single>
		data++;
     634:	8e 81       	ldd	r24, Y+6	; 0x06
     636:	9f 81       	ldd	r25, Y+7	; 0x07
     638:	01 96       	adiw	r24, 0x01	; 1
     63a:	8e 83       	std	Y+6, r24	; 0x06
     63c:	9f 83       	std	Y+7, r25	; 0x07
 *
 * \pre SPI device must be selected with spi_select_device() first
 */
status_code_t spi_read_packet(SPI_t *spi, uint8_t *data, size_t len)
{
	while (len--) {
     63e:	21 e0       	ldi	r18, 0x01	; 1
     640:	88 85       	ldd	r24, Y+8	; 0x08
     642:	99 85       	ldd	r25, Y+9	; 0x09
     644:	00 97       	sbiw	r24, 0x00	; 0
     646:	09 f4       	brne	.+2      	; 0x64a <spi_read_packet+0x64>
     648:	20 e0       	ldi	r18, 0x00	; 0
     64a:	88 85       	ldd	r24, Y+8	; 0x08
     64c:	99 85       	ldd	r25, Y+9	; 0x09
     64e:	01 97       	sbiw	r24, 0x01	; 1
     650:	88 87       	std	Y+8, r24	; 0x08
     652:	99 87       	std	Y+9, r25	; 0x09
     654:	22 23       	and	r18, r18
     656:	a9 f6       	brne	.-86     	; 0x602 <spi_read_packet+0x1c>
		
		spi_read_single(spi, data);
		data++;
	}
	
	return STATUS_OK;
     658:	80 e0       	ldi	r24, 0x00	; 0
     65a:	90 e0       	ldi	r25, 0x00	; 0
}
     65c:	29 96       	adiw	r28, 0x09	; 9
     65e:	cd bf       	out	0x3d, r28	; 61
     660:	de bf       	out	0x3e, r29	; 62
     662:	df 91       	pop	r29
     664:	cf 91       	pop	r28
     666:	08 95       	ret

00000668 <spi_select_device>:
 * \param spi Base address of the SPI instance.
 * \param device SPI device
 *
 */
void spi_select_device(SPI_t *spi, struct spi_device *device)
{
     668:	cf 93       	push	r28
     66a:	df 93       	push	r29
     66c:	00 d0       	rcall	.+0      	; 0x66e <spi_select_device+0x6>
     66e:	00 d0       	rcall	.+0      	; 0x670 <spi_select_device+0x8>
     670:	cd b7       	in	r28, 0x3d	; 61
     672:	de b7       	in	r29, 0x3e	; 62
     674:	89 83       	std	Y+1, r24	; 0x01
     676:	9a 83       	std	Y+2, r25	; 0x02
     678:	6b 83       	std	Y+3, r22	; 0x03
     67a:	7c 83       	std	Y+4, r23	; 0x04
	ioport_set_pin_low(device->id);
     67c:	8b 81       	ldd	r24, Y+3	; 0x03
     67e:	9c 81       	ldd	r25, Y+4	; 0x04
     680:	fc 01       	movw	r30, r24
     682:	80 81       	ld	r24, Z
     684:	6b de       	rcall	.-810    	; 0x35c <ioport_set_pin_low>
}
     686:	24 96       	adiw	r28, 0x04	; 4
     688:	cd bf       	out	0x3d, r28	; 61
     68a:	de bf       	out	0x3e, r29	; 62
     68c:	df 91       	pop	r29
     68e:	cf 91       	pop	r28
     690:	08 95       	ret

00000692 <spi_deselect_device>:
 * \param device SPI device
 *
 * \pre SPI device must be selected with spi_select_device() first
 */
void spi_deselect_device(SPI_t *spi, struct spi_device *device)
{
     692:	cf 93       	push	r28
     694:	df 93       	push	r29
     696:	00 d0       	rcall	.+0      	; 0x698 <spi_deselect_device+0x6>
     698:	00 d0       	rcall	.+0      	; 0x69a <spi_deselect_device+0x8>
     69a:	cd b7       	in	r28, 0x3d	; 61
     69c:	de b7       	in	r29, 0x3e	; 62
     69e:	89 83       	std	Y+1, r24	; 0x01
     6a0:	9a 83       	std	Y+2, r25	; 0x02
     6a2:	6b 83       	std	Y+3, r22	; 0x03
     6a4:	7c 83       	std	Y+4, r23	; 0x04
	ioport_set_pin_high(device->id);
     6a6:	8b 81       	ldd	r24, Y+3	; 0x03
     6a8:	9c 81       	ldd	r25, Y+4	; 0x04
     6aa:	fc 01       	movw	r30, r24
     6ac:	80 81       	ld	r24, Z
     6ae:	aa de       	rcall	.-684    	; 0x404 <ioport_set_pin_high>
}
     6b0:	24 96       	adiw	r28, 0x04	; 4
     6b2:	cd bf       	out	0x3d, r28	; 61
     6b4:	de bf       	out	0x3e, r29	; 62
     6b6:	df 91       	pop	r29
     6b8:	cf 91       	pop	r28
     6ba:	08 95       	ret

000006bc <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
     6bc:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
     6be:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
     6c0:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
     6c2:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
     6c4:	60 83       	st	Z, r22
	ret                             // Return to caller
     6c6:	08 95       	ret

000006c8 <cpu_irq_save>:
 * \param callback Callback function pointer
 */
void rtc_set_callback(rtc_callback_t callback)
{
	rtc_data.callback = callback;
}
     6c8:	cf 93       	push	r28
     6ca:	df 93       	push	r29
     6cc:	1f 92       	push	r1
     6ce:	cd b7       	in	r28, 0x3d	; 61
     6d0:	de b7       	in	r29, 0x3e	; 62
     6d2:	8f e3       	ldi	r24, 0x3F	; 63
     6d4:	90 e0       	ldi	r25, 0x00	; 0
     6d6:	fc 01       	movw	r30, r24
     6d8:	80 81       	ld	r24, Z
     6da:	89 83       	std	Y+1, r24	; 0x01
     6dc:	f8 94       	cli
     6de:	89 81       	ldd	r24, Y+1	; 0x01
     6e0:	0f 90       	pop	r0
     6e2:	df 91       	pop	r29
     6e4:	cf 91       	pop	r28
     6e6:	08 95       	ret

000006e8 <cpu_irq_restore>:
     6e8:	cf 93       	push	r28
     6ea:	df 93       	push	r29
     6ec:	1f 92       	push	r1
     6ee:	cd b7       	in	r28, 0x3d	; 61
     6f0:	de b7       	in	r29, 0x3e	; 62
     6f2:	89 83       	std	Y+1, r24	; 0x01
     6f4:	8f e3       	ldi	r24, 0x3F	; 63
     6f6:	90 e0       	ldi	r25, 0x00	; 0
     6f8:	29 81       	ldd	r18, Y+1	; 0x01
     6fa:	fc 01       	movw	r30, r24
     6fc:	20 83       	st	Z, r18
     6fe:	0f 90       	pop	r0
     700:	df 91       	pop	r29
     702:	cf 91       	pop	r28
     704:	08 95       	ret

00000706 <sleepmgr_lock_mode>:
     706:	cf 93       	push	r28
     708:	df 93       	push	r29
     70a:	00 d0       	rcall	.+0      	; 0x70c <sleepmgr_lock_mode+0x6>
     70c:	1f 92       	push	r1
     70e:	cd b7       	in	r28, 0x3d	; 61
     710:	de b7       	in	r29, 0x3e	; 62
     712:	8a 83       	std	Y+2, r24	; 0x02
     714:	9b 83       	std	Y+3, r25	; 0x03
     716:	d8 df       	rcall	.-80     	; 0x6c8 <cpu_irq_save>
     718:	89 83       	std	Y+1, r24	; 0x01
     71a:	8a 81       	ldd	r24, Y+2	; 0x02
     71c:	9b 81       	ldd	r25, Y+3	; 0x03
     71e:	8e 58       	subi	r24, 0x8E	; 142
     720:	9f 4d       	sbci	r25, 0xDF	; 223
     722:	fc 01       	movw	r30, r24
     724:	80 81       	ld	r24, Z
     726:	28 2f       	mov	r18, r24
     728:	2f 5f       	subi	r18, 0xFF	; 255
     72a:	8a 81       	ldd	r24, Y+2	; 0x02
     72c:	9b 81       	ldd	r25, Y+3	; 0x03
     72e:	8e 58       	subi	r24, 0x8E	; 142
     730:	9f 4d       	sbci	r25, 0xDF	; 223
     732:	fc 01       	movw	r30, r24
     734:	20 83       	st	Z, r18
     736:	89 81       	ldd	r24, Y+1	; 0x01
     738:	d7 df       	rcall	.-82     	; 0x6e8 <cpu_irq_restore>
     73a:	23 96       	adiw	r28, 0x03	; 3
     73c:	cd bf       	out	0x3d, r28	; 61
     73e:	de bf       	out	0x3e, r29	; 62
     740:	df 91       	pop	r29
     742:	cf 91       	pop	r28
     744:	08 95       	ret

00000746 <rtc_init>:
 *
 * \note The RTC clock source used by the RTC module should be set up before
 *       calling this function. 
 */
void rtc_init(void)
{
     746:	cf 93       	push	r28
     748:	df 93       	push	r29
     74a:	cd b7       	in	r28, 0x3d	; 61
     74c:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
     74e:	64 e0       	ldi	r22, 0x04	; 4
     750:	80 e0       	ldi	r24, 0x00	; 0
     752:	90 e0       	ldi	r25, 0x00	; 0
     754:	e0 dd       	rcall	.-1088   	; 0x316 <sysclk_enable_module>
	RTC.PER = 0xFFFF;
     756:	80 e0       	ldi	r24, 0x00	; 0
     758:	94 e0       	ldi	r25, 0x04	; 4
     75a:	2f ef       	ldi	r18, 0xFF	; 255
     75c:	3f ef       	ldi	r19, 0xFF	; 255
     75e:	fc 01       	movw	r30, r24
     760:	22 87       	std	Z+10, r18	; 0x0a
     762:	33 87       	std	Z+11, r19	; 0x0b
	RTC.CNT = 0;
     764:	80 e0       	ldi	r24, 0x00	; 0
     766:	94 e0       	ldi	r25, 0x04	; 4
     768:	fc 01       	movw	r30, r24
     76a:	10 86       	std	Z+8, r1	; 0x08
     76c:	11 86       	std	Z+9, r1	; 0x09
	/* Since overflow interrupt is needed all the time we limit sleep to
	 * power-save.
	 */
	sleepmgr_lock_mode(SLEEPMGR_PSAVE);
     76e:	83 e0       	ldi	r24, 0x03	; 3
     770:	90 e0       	ldi	r25, 0x00	; 0
     772:	c9 df       	rcall	.-110    	; 0x706 <sleepmgr_lock_mode>
	RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
     774:	80 e0       	ldi	r24, 0x00	; 0
     776:	94 e0       	ldi	r25, 0x04	; 4
     778:	23 e0       	ldi	r18, 0x03	; 3
     77a:	fc 01       	movw	r30, r24
     77c:	22 83       	std	Z+2, r18	; 0x02
	RTC.CTRL = CONFIG_RTC_PRESCALER;
     77e:	80 e0       	ldi	r24, 0x00	; 0
     780:	94 e0       	ldi	r25, 0x04	; 4
     782:	fc 01       	movw	r30, r24
     784:	10 82       	st	Z, r1
}
     786:	df 91       	pop	r29
     788:	cf 91       	pop	r28
     78a:	08 95       	ret

0000078c <__vector_11>:
/**
 * \internal
 * \brief Compare interrupt used for alarm
 */
ISR(RTC_COMP_vect)
{
     78c:	1f 92       	push	r1
     78e:	0f 92       	push	r0
     790:	00 90 3f 00 	lds	r0, 0x003F
     794:	0f 92       	push	r0
     796:	11 24       	eor	r1, r1
     798:	2f 93       	push	r18
     79a:	3f 93       	push	r19
     79c:	4f 93       	push	r20
     79e:	5f 93       	push	r21
     7a0:	6f 93       	push	r22
     7a2:	7f 93       	push	r23
     7a4:	8f 93       	push	r24
     7a6:	9f 93       	push	r25
     7a8:	af 93       	push	r26
     7aa:	bf 93       	push	r27
     7ac:	ef 93       	push	r30
     7ae:	ff 93       	push	r31
     7b0:	cf 93       	push	r28
     7b2:	df 93       	push	r29
     7b4:	cd b7       	in	r28, 0x3d	; 61
     7b6:	de b7       	in	r29, 0x3e	; 62
     7b8:	28 97       	sbiw	r28, 0x08	; 8
     7ba:	cd bf       	out	0x3d, r28	; 61
     7bc:	de bf       	out	0x3e, r29	; 62
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
     7be:	20 91 78 20 	lds	r18, 0x2078
     7c2:	30 91 79 20 	lds	r19, 0x2079
     7c6:	80 91 7a 20 	lds	r24, 0x207A
     7ca:	90 91 7b 20 	lds	r25, 0x207B
     7ce:	28 17       	cp	r18, r24
     7d0:	39 07       	cpc	r19, r25
     7d2:	08 f4       	brcc	.+2      	; 0x7d6 <__vector_11+0x4a>
     7d4:	63 c0       	rjmp	.+198    	; 0x89c <__vector_11+0x110>
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
     7d6:	80 e0       	ldi	r24, 0x00	; 0
     7d8:	94 e0       	ldi	r25, 0x04	; 4
     7da:	23 e0       	ldi	r18, 0x03	; 3
     7dc:	fc 01       	movw	r30, r24
     7de:	22 83       	std	Z+2, r18	; 0x02
		if (rtc_data.callback) {
     7e0:	80 91 7e 20 	lds	r24, 0x207E
     7e4:	90 91 7f 20 	lds	r25, 0x207F
     7e8:	00 97       	sbiw	r24, 0x00	; 0
     7ea:	09 f4       	brne	.+2      	; 0x7ee <__vector_11+0x62>
     7ec:	57 c0       	rjmp	.+174    	; 0x89c <__vector_11+0x110>
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
     7ee:	80 91 78 20 	lds	r24, 0x2078
     7f2:	90 91 79 20 	lds	r25, 0x2079
     7f6:	cc 01       	movw	r24, r24
     7f8:	a0 e0       	ldi	r26, 0x00	; 0
     7fa:	b0 e0       	ldi	r27, 0x00	; 0
     7fc:	ac 01       	movw	r20, r24
     7fe:	33 27       	eor	r19, r19
     800:	22 27       	eor	r18, r18
					| RTC.CNT;
     802:	80 e0       	ldi	r24, 0x00	; 0
     804:	94 e0       	ldi	r25, 0x04	; 4
     806:	fc 01       	movw	r30, r24
     808:	80 85       	ldd	r24, Z+8	; 0x08
     80a:	91 85       	ldd	r25, Z+9	; 0x09
     80c:	cc 01       	movw	r24, r24
     80e:	a0 e0       	ldi	r26, 0x00	; 0
     810:	b0 e0       	ldi	r27, 0x00	; 0
ISR(RTC_COMP_vect)
{
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
		if (rtc_data.callback) {
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
     812:	82 2b       	or	r24, r18
     814:	93 2b       	or	r25, r19
     816:	a4 2b       	or	r26, r20
     818:	b5 2b       	or	r27, r21
     81a:	89 83       	std	Y+1, r24	; 0x01
     81c:	9a 83       	std	Y+2, r25	; 0x02
     81e:	ab 83       	std	Y+3, r26	; 0x03
     820:	bc 83       	std	Y+4, r27	; 0x04
					| RTC.CNT;
			uint32_t alarm = ((uint32_t)rtc_data.alarm_high << 16)
     822:	80 91 7a 20 	lds	r24, 0x207A
     826:	90 91 7b 20 	lds	r25, 0x207B
     82a:	cc 01       	movw	r24, r24
     82c:	a0 e0       	ldi	r26, 0x00	; 0
     82e:	b0 e0       	ldi	r27, 0x00	; 0
     830:	ac 01       	movw	r20, r24
     832:	33 27       	eor	r19, r19
     834:	22 27       	eor	r18, r18
					| rtc_data.alarm_low;
     836:	80 91 7c 20 	lds	r24, 0x207C
     83a:	90 91 7d 20 	lds	r25, 0x207D
     83e:	cc 01       	movw	r24, r24
     840:	a0 e0       	ldi	r26, 0x00	; 0
     842:	b0 e0       	ldi	r27, 0x00	; 0
	if (rtc_data.counter_high >= rtc_data.alarm_high) {
		RTC.INTCTRL = RTC_OVERFLOW_INT_LEVEL;
		if (rtc_data.callback) {
			uint32_t count = ((uint32_t)rtc_data.counter_high << 16)
					| RTC.CNT;
			uint32_t alarm = ((uint32_t)rtc_data.alarm_high << 16)
     844:	82 2b       	or	r24, r18
     846:	93 2b       	or	r25, r19
     848:	a4 2b       	or	r26, r20
     84a:	b5 2b       	or	r27, r21
     84c:	8d 83       	std	Y+5, r24	; 0x05
     84e:	9e 83       	std	Y+6, r25	; 0x06
     850:	af 83       	std	Y+7, r26	; 0x07
     852:	b8 87       	std	Y+8, r27	; 0x08
					| rtc_data.alarm_low;
			/* Workaround for errata. Count might not be updated
			 * when waking up from sleep, so in this case use alarm
			 * time plus one.
			 */
			if (alarm >= count)
     854:	2d 81       	ldd	r18, Y+5	; 0x05
     856:	3e 81       	ldd	r19, Y+6	; 0x06
     858:	4f 81       	ldd	r20, Y+7	; 0x07
     85a:	58 85       	ldd	r21, Y+8	; 0x08
     85c:	89 81       	ldd	r24, Y+1	; 0x01
     85e:	9a 81       	ldd	r25, Y+2	; 0x02
     860:	ab 81       	ldd	r26, Y+3	; 0x03
     862:	bc 81       	ldd	r27, Y+4	; 0x04
     864:	28 17       	cp	r18, r24
     866:	39 07       	cpc	r19, r25
     868:	4a 07       	cpc	r20, r26
     86a:	5b 07       	cpc	r21, r27
     86c:	58 f0       	brcs	.+22     	; 0x884 <__vector_11+0xf8>
				count = alarm + 1;
     86e:	8d 81       	ldd	r24, Y+5	; 0x05
     870:	9e 81       	ldd	r25, Y+6	; 0x06
     872:	af 81       	ldd	r26, Y+7	; 0x07
     874:	b8 85       	ldd	r27, Y+8	; 0x08
     876:	01 96       	adiw	r24, 0x01	; 1
     878:	a1 1d       	adc	r26, r1
     87a:	b1 1d       	adc	r27, r1
     87c:	89 83       	std	Y+1, r24	; 0x01
     87e:	9a 83       	std	Y+2, r25	; 0x02
     880:	ab 83       	std	Y+3, r26	; 0x03
     882:	bc 83       	std	Y+4, r27	; 0x04
			rtc_data.callback(count);
     884:	20 91 7e 20 	lds	r18, 0x207E
     888:	30 91 7f 20 	lds	r19, 0x207F
     88c:	89 81       	ldd	r24, Y+1	; 0x01
     88e:	9a 81       	ldd	r25, Y+2	; 0x02
     890:	ab 81       	ldd	r26, Y+3	; 0x03
     892:	bc 81       	ldd	r27, Y+4	; 0x04
     894:	bc 01       	movw	r22, r24
     896:	cd 01       	movw	r24, r26
     898:	f9 01       	movw	r30, r18
     89a:	09 95       	icall
		}
	}
}
     89c:	28 96       	adiw	r28, 0x08	; 8
     89e:	cd bf       	out	0x3d, r28	; 61
     8a0:	de bf       	out	0x3e, r29	; 62
     8a2:	df 91       	pop	r29
     8a4:	cf 91       	pop	r28
     8a6:	ff 91       	pop	r31
     8a8:	ef 91       	pop	r30
     8aa:	bf 91       	pop	r27
     8ac:	af 91       	pop	r26
     8ae:	9f 91       	pop	r25
     8b0:	8f 91       	pop	r24
     8b2:	7f 91       	pop	r23
     8b4:	6f 91       	pop	r22
     8b6:	5f 91       	pop	r21
     8b8:	4f 91       	pop	r20
     8ba:	3f 91       	pop	r19
     8bc:	2f 91       	pop	r18
     8be:	0f 90       	pop	r0
     8c0:	00 92 3f 00 	sts	0x003F, r0
     8c4:	0f 90       	pop	r0
     8c6:	1f 90       	pop	r1
     8c8:	18 95       	reti

000008ca <cpu_irq_save>:
	{
		cpu_irq_restore(iflags);
		return;
	}
	cpu_irq_restore(iflags);
}
     8ca:	cf 93       	push	r28
     8cc:	df 93       	push	r29
     8ce:	1f 92       	push	r1
     8d0:	cd b7       	in	r28, 0x3d	; 61
     8d2:	de b7       	in	r29, 0x3e	; 62
     8d4:	8f e3       	ldi	r24, 0x3F	; 63
     8d6:	90 e0       	ldi	r25, 0x00	; 0
     8d8:	fc 01       	movw	r30, r24
     8da:	80 81       	ld	r24, Z
     8dc:	89 83       	std	Y+1, r24	; 0x01
     8de:	f8 94       	cli
     8e0:	89 81       	ldd	r24, Y+1	; 0x01
     8e2:	0f 90       	pop	r0
     8e4:	df 91       	pop	r29
     8e6:	cf 91       	pop	r28
     8e8:	08 95       	ret

000008ea <cpu_irq_restore>:
     8ea:	cf 93       	push	r28
     8ec:	df 93       	push	r29
     8ee:	1f 92       	push	r1
     8f0:	cd b7       	in	r28, 0x3d	; 61
     8f2:	de b7       	in	r29, 0x3e	; 62
     8f4:	89 83       	std	Y+1, r24	; 0x01
     8f6:	8f e3       	ldi	r24, 0x3F	; 63
     8f8:	90 e0       	ldi	r25, 0x00	; 0
     8fa:	29 81       	ldd	r18, Y+1	; 0x01
     8fc:	fc 01       	movw	r30, r24
     8fe:	20 83       	st	Z, r18
     900:	0f 90       	pop	r0
     902:	df 91       	pop	r29
     904:	cf 91       	pop	r28
     906:	08 95       	ret

00000908 <sleepmgr_lock_mode>:
     908:	cf 93       	push	r28
     90a:	df 93       	push	r29
     90c:	00 d0       	rcall	.+0      	; 0x90e <sleepmgr_lock_mode+0x6>
     90e:	1f 92       	push	r1
     910:	cd b7       	in	r28, 0x3d	; 61
     912:	de b7       	in	r29, 0x3e	; 62
     914:	8a 83       	std	Y+2, r24	; 0x02
     916:	9b 83       	std	Y+3, r25	; 0x03
     918:	d8 df       	rcall	.-80     	; 0x8ca <cpu_irq_save>
     91a:	89 83       	std	Y+1, r24	; 0x01
     91c:	8a 81       	ldd	r24, Y+2	; 0x02
     91e:	9b 81       	ldd	r25, Y+3	; 0x03
     920:	8e 58       	subi	r24, 0x8E	; 142
     922:	9f 4d       	sbci	r25, 0xDF	; 223
     924:	fc 01       	movw	r30, r24
     926:	80 81       	ld	r24, Z
     928:	28 2f       	mov	r18, r24
     92a:	2f 5f       	subi	r18, 0xFF	; 255
     92c:	8a 81       	ldd	r24, Y+2	; 0x02
     92e:	9b 81       	ldd	r25, Y+3	; 0x03
     930:	8e 58       	subi	r24, 0x8E	; 142
     932:	9f 4d       	sbci	r25, 0xDF	; 223
     934:	fc 01       	movw	r30, r24
     936:	20 83       	st	Z, r18
     938:	89 81       	ldd	r24, Y+1	; 0x01
     93a:	d7 df       	rcall	.-82     	; 0x8ea <cpu_irq_restore>
     93c:	23 96       	adiw	r28, 0x03	; 3
     93e:	cd bf       	out	0x3d, r28	; 61
     940:	de bf       	out	0x3e, r29	; 62
     942:	df 91       	pop	r29
     944:	cf 91       	pop	r28
     946:	08 95       	ret

00000948 <__vector_14>:
     948:	1f 92       	push	r1
     94a:	0f 92       	push	r0
     94c:	00 90 3f 00 	lds	r0, 0x003F
     950:	0f 92       	push	r0
     952:	11 24       	eor	r1, r1
     954:	2f 93       	push	r18
     956:	3f 93       	push	r19
     958:	4f 93       	push	r20
     95a:	5f 93       	push	r21
     95c:	6f 93       	push	r22
     95e:	7f 93       	push	r23
     960:	8f 93       	push	r24
     962:	9f 93       	push	r25
     964:	af 93       	push	r26
     966:	bf 93       	push	r27
     968:	ef 93       	push	r30
     96a:	ff 93       	push	r31
     96c:	cf 93       	push	r28
     96e:	df 93       	push	r29
     970:	cd b7       	in	r28, 0x3d	; 61
     972:	de b7       	in	r29, 0x3e	; 62
     974:	80 91 22 20 	lds	r24, 0x2022
     978:	90 91 23 20 	lds	r25, 0x2023
     97c:	00 97       	sbiw	r24, 0x00	; 0
     97e:	31 f0       	breq	.+12     	; 0x98c <__vector_14+0x44>
     980:	80 91 22 20 	lds	r24, 0x2022
     984:	90 91 23 20 	lds	r25, 0x2023
     988:	fc 01       	movw	r30, r24
     98a:	09 95       	icall
     98c:	df 91       	pop	r29
     98e:	cf 91       	pop	r28
     990:	ff 91       	pop	r31
     992:	ef 91       	pop	r30
     994:	bf 91       	pop	r27
     996:	af 91       	pop	r26
     998:	9f 91       	pop	r25
     99a:	8f 91       	pop	r24
     99c:	7f 91       	pop	r23
     99e:	6f 91       	pop	r22
     9a0:	5f 91       	pop	r21
     9a2:	4f 91       	pop	r20
     9a4:	3f 91       	pop	r19
     9a6:	2f 91       	pop	r18
     9a8:	0f 90       	pop	r0
     9aa:	00 92 3f 00 	sts	0x003F, r0
     9ae:	0f 90       	pop	r0
     9b0:	1f 90       	pop	r1
     9b2:	18 95       	reti

000009b4 <__vector_15>:
     9b4:	1f 92       	push	r1
     9b6:	0f 92       	push	r0
     9b8:	00 90 3f 00 	lds	r0, 0x003F
     9bc:	0f 92       	push	r0
     9be:	11 24       	eor	r1, r1
     9c0:	2f 93       	push	r18
     9c2:	3f 93       	push	r19
     9c4:	4f 93       	push	r20
     9c6:	5f 93       	push	r21
     9c8:	6f 93       	push	r22
     9ca:	7f 93       	push	r23
     9cc:	8f 93       	push	r24
     9ce:	9f 93       	push	r25
     9d0:	af 93       	push	r26
     9d2:	bf 93       	push	r27
     9d4:	ef 93       	push	r30
     9d6:	ff 93       	push	r31
     9d8:	cf 93       	push	r28
     9da:	df 93       	push	r29
     9dc:	cd b7       	in	r28, 0x3d	; 61
     9de:	de b7       	in	r29, 0x3e	; 62
     9e0:	80 91 24 20 	lds	r24, 0x2024
     9e4:	90 91 25 20 	lds	r25, 0x2025
     9e8:	00 97       	sbiw	r24, 0x00	; 0
     9ea:	31 f0       	breq	.+12     	; 0x9f8 <__vector_15+0x44>
     9ec:	80 91 24 20 	lds	r24, 0x2024
     9f0:	90 91 25 20 	lds	r25, 0x2025
     9f4:	fc 01       	movw	r30, r24
     9f6:	09 95       	icall
     9f8:	df 91       	pop	r29
     9fa:	cf 91       	pop	r28
     9fc:	ff 91       	pop	r31
     9fe:	ef 91       	pop	r30
     a00:	bf 91       	pop	r27
     a02:	af 91       	pop	r26
     a04:	9f 91       	pop	r25
     a06:	8f 91       	pop	r24
     a08:	7f 91       	pop	r23
     a0a:	6f 91       	pop	r22
     a0c:	5f 91       	pop	r21
     a0e:	4f 91       	pop	r20
     a10:	3f 91       	pop	r19
     a12:	2f 91       	pop	r18
     a14:	0f 90       	pop	r0
     a16:	00 92 3f 00 	sts	0x003F, r0
     a1a:	0f 90       	pop	r0
     a1c:	1f 90       	pop	r1
     a1e:	18 95       	reti

00000a20 <__vector_16>:
     a20:	1f 92       	push	r1
     a22:	0f 92       	push	r0
     a24:	00 90 3f 00 	lds	r0, 0x003F
     a28:	0f 92       	push	r0
     a2a:	11 24       	eor	r1, r1
     a2c:	2f 93       	push	r18
     a2e:	3f 93       	push	r19
     a30:	4f 93       	push	r20
     a32:	5f 93       	push	r21
     a34:	6f 93       	push	r22
     a36:	7f 93       	push	r23
     a38:	8f 93       	push	r24
     a3a:	9f 93       	push	r25
     a3c:	af 93       	push	r26
     a3e:	bf 93       	push	r27
     a40:	ef 93       	push	r30
     a42:	ff 93       	push	r31
     a44:	cf 93       	push	r28
     a46:	df 93       	push	r29
     a48:	cd b7       	in	r28, 0x3d	; 61
     a4a:	de b7       	in	r29, 0x3e	; 62
     a4c:	80 91 26 20 	lds	r24, 0x2026
     a50:	90 91 27 20 	lds	r25, 0x2027
     a54:	00 97       	sbiw	r24, 0x00	; 0
     a56:	31 f0       	breq	.+12     	; 0xa64 <__vector_16+0x44>
     a58:	80 91 26 20 	lds	r24, 0x2026
     a5c:	90 91 27 20 	lds	r25, 0x2027
     a60:	fc 01       	movw	r30, r24
     a62:	09 95       	icall
     a64:	df 91       	pop	r29
     a66:	cf 91       	pop	r28
     a68:	ff 91       	pop	r31
     a6a:	ef 91       	pop	r30
     a6c:	bf 91       	pop	r27
     a6e:	af 91       	pop	r26
     a70:	9f 91       	pop	r25
     a72:	8f 91       	pop	r24
     a74:	7f 91       	pop	r23
     a76:	6f 91       	pop	r22
     a78:	5f 91       	pop	r21
     a7a:	4f 91       	pop	r20
     a7c:	3f 91       	pop	r19
     a7e:	2f 91       	pop	r18
     a80:	0f 90       	pop	r0
     a82:	00 92 3f 00 	sts	0x003F, r0
     a86:	0f 90       	pop	r0
     a88:	1f 90       	pop	r1
     a8a:	18 95       	reti

00000a8c <__vector_17>:
     a8c:	1f 92       	push	r1
     a8e:	0f 92       	push	r0
     a90:	00 90 3f 00 	lds	r0, 0x003F
     a94:	0f 92       	push	r0
     a96:	11 24       	eor	r1, r1
     a98:	2f 93       	push	r18
     a9a:	3f 93       	push	r19
     a9c:	4f 93       	push	r20
     a9e:	5f 93       	push	r21
     aa0:	6f 93       	push	r22
     aa2:	7f 93       	push	r23
     aa4:	8f 93       	push	r24
     aa6:	9f 93       	push	r25
     aa8:	af 93       	push	r26
     aaa:	bf 93       	push	r27
     aac:	ef 93       	push	r30
     aae:	ff 93       	push	r31
     ab0:	cf 93       	push	r28
     ab2:	df 93       	push	r29
     ab4:	cd b7       	in	r28, 0x3d	; 61
     ab6:	de b7       	in	r29, 0x3e	; 62
     ab8:	80 91 28 20 	lds	r24, 0x2028
     abc:	90 91 29 20 	lds	r25, 0x2029
     ac0:	00 97       	sbiw	r24, 0x00	; 0
     ac2:	31 f0       	breq	.+12     	; 0xad0 <__vector_17+0x44>
     ac4:	80 91 28 20 	lds	r24, 0x2028
     ac8:	90 91 29 20 	lds	r25, 0x2029
     acc:	fc 01       	movw	r30, r24
     ace:	09 95       	icall
     ad0:	df 91       	pop	r29
     ad2:	cf 91       	pop	r28
     ad4:	ff 91       	pop	r31
     ad6:	ef 91       	pop	r30
     ad8:	bf 91       	pop	r27
     ada:	af 91       	pop	r26
     adc:	9f 91       	pop	r25
     ade:	8f 91       	pop	r24
     ae0:	7f 91       	pop	r23
     ae2:	6f 91       	pop	r22
     ae4:	5f 91       	pop	r21
     ae6:	4f 91       	pop	r20
     ae8:	3f 91       	pop	r19
     aea:	2f 91       	pop	r18
     aec:	0f 90       	pop	r0
     aee:	00 92 3f 00 	sts	0x003F, r0
     af2:	0f 90       	pop	r0
     af4:	1f 90       	pop	r1
     af6:	18 95       	reti

00000af8 <__vector_18>:
     af8:	1f 92       	push	r1
     afa:	0f 92       	push	r0
     afc:	00 90 3f 00 	lds	r0, 0x003F
     b00:	0f 92       	push	r0
     b02:	11 24       	eor	r1, r1
     b04:	2f 93       	push	r18
     b06:	3f 93       	push	r19
     b08:	4f 93       	push	r20
     b0a:	5f 93       	push	r21
     b0c:	6f 93       	push	r22
     b0e:	7f 93       	push	r23
     b10:	8f 93       	push	r24
     b12:	9f 93       	push	r25
     b14:	af 93       	push	r26
     b16:	bf 93       	push	r27
     b18:	ef 93       	push	r30
     b1a:	ff 93       	push	r31
     b1c:	cf 93       	push	r28
     b1e:	df 93       	push	r29
     b20:	cd b7       	in	r28, 0x3d	; 61
     b22:	de b7       	in	r29, 0x3e	; 62
     b24:	80 91 2a 20 	lds	r24, 0x202A
     b28:	90 91 2b 20 	lds	r25, 0x202B
     b2c:	00 97       	sbiw	r24, 0x00	; 0
     b2e:	31 f0       	breq	.+12     	; 0xb3c <__vector_18+0x44>
     b30:	80 91 2a 20 	lds	r24, 0x202A
     b34:	90 91 2b 20 	lds	r25, 0x202B
     b38:	fc 01       	movw	r30, r24
     b3a:	09 95       	icall
     b3c:	df 91       	pop	r29
     b3e:	cf 91       	pop	r28
     b40:	ff 91       	pop	r31
     b42:	ef 91       	pop	r30
     b44:	bf 91       	pop	r27
     b46:	af 91       	pop	r26
     b48:	9f 91       	pop	r25
     b4a:	8f 91       	pop	r24
     b4c:	7f 91       	pop	r23
     b4e:	6f 91       	pop	r22
     b50:	5f 91       	pop	r21
     b52:	4f 91       	pop	r20
     b54:	3f 91       	pop	r19
     b56:	2f 91       	pop	r18
     b58:	0f 90       	pop	r0
     b5a:	00 92 3f 00 	sts	0x003F, r0
     b5e:	0f 90       	pop	r0
     b60:	1f 90       	pop	r1
     b62:	18 95       	reti

00000b64 <__vector_19>:
     b64:	1f 92       	push	r1
     b66:	0f 92       	push	r0
     b68:	00 90 3f 00 	lds	r0, 0x003F
     b6c:	0f 92       	push	r0
     b6e:	11 24       	eor	r1, r1
     b70:	2f 93       	push	r18
     b72:	3f 93       	push	r19
     b74:	4f 93       	push	r20
     b76:	5f 93       	push	r21
     b78:	6f 93       	push	r22
     b7a:	7f 93       	push	r23
     b7c:	8f 93       	push	r24
     b7e:	9f 93       	push	r25
     b80:	af 93       	push	r26
     b82:	bf 93       	push	r27
     b84:	ef 93       	push	r30
     b86:	ff 93       	push	r31
     b88:	cf 93       	push	r28
     b8a:	df 93       	push	r29
     b8c:	cd b7       	in	r28, 0x3d	; 61
     b8e:	de b7       	in	r29, 0x3e	; 62
     b90:	80 91 2c 20 	lds	r24, 0x202C
     b94:	90 91 2d 20 	lds	r25, 0x202D
     b98:	00 97       	sbiw	r24, 0x00	; 0
     b9a:	31 f0       	breq	.+12     	; 0xba8 <__vector_19+0x44>
     b9c:	80 91 2c 20 	lds	r24, 0x202C
     ba0:	90 91 2d 20 	lds	r25, 0x202D
     ba4:	fc 01       	movw	r30, r24
     ba6:	09 95       	icall
     ba8:	df 91       	pop	r29
     baa:	cf 91       	pop	r28
     bac:	ff 91       	pop	r31
     bae:	ef 91       	pop	r30
     bb0:	bf 91       	pop	r27
     bb2:	af 91       	pop	r26
     bb4:	9f 91       	pop	r25
     bb6:	8f 91       	pop	r24
     bb8:	7f 91       	pop	r23
     bba:	6f 91       	pop	r22
     bbc:	5f 91       	pop	r21
     bbe:	4f 91       	pop	r20
     bc0:	3f 91       	pop	r19
     bc2:	2f 91       	pop	r18
     bc4:	0f 90       	pop	r0
     bc6:	00 92 3f 00 	sts	0x003F, r0
     bca:	0f 90       	pop	r0
     bcc:	1f 90       	pop	r1
     bce:	18 95       	reti

00000bd0 <__vector_20>:
     bd0:	1f 92       	push	r1
     bd2:	0f 92       	push	r0
     bd4:	00 90 3f 00 	lds	r0, 0x003F
     bd8:	0f 92       	push	r0
     bda:	11 24       	eor	r1, r1
     bdc:	2f 93       	push	r18
     bde:	3f 93       	push	r19
     be0:	4f 93       	push	r20
     be2:	5f 93       	push	r21
     be4:	6f 93       	push	r22
     be6:	7f 93       	push	r23
     be8:	8f 93       	push	r24
     bea:	9f 93       	push	r25
     bec:	af 93       	push	r26
     bee:	bf 93       	push	r27
     bf0:	ef 93       	push	r30
     bf2:	ff 93       	push	r31
     bf4:	cf 93       	push	r28
     bf6:	df 93       	push	r29
     bf8:	cd b7       	in	r28, 0x3d	; 61
     bfa:	de b7       	in	r29, 0x3e	; 62
     bfc:	80 91 2e 20 	lds	r24, 0x202E
     c00:	90 91 2f 20 	lds	r25, 0x202F
     c04:	00 97       	sbiw	r24, 0x00	; 0
     c06:	31 f0       	breq	.+12     	; 0xc14 <__vector_20+0x44>
     c08:	80 91 2e 20 	lds	r24, 0x202E
     c0c:	90 91 2f 20 	lds	r25, 0x202F
     c10:	fc 01       	movw	r30, r24
     c12:	09 95       	icall
     c14:	df 91       	pop	r29
     c16:	cf 91       	pop	r28
     c18:	ff 91       	pop	r31
     c1a:	ef 91       	pop	r30
     c1c:	bf 91       	pop	r27
     c1e:	af 91       	pop	r26
     c20:	9f 91       	pop	r25
     c22:	8f 91       	pop	r24
     c24:	7f 91       	pop	r23
     c26:	6f 91       	pop	r22
     c28:	5f 91       	pop	r21
     c2a:	4f 91       	pop	r20
     c2c:	3f 91       	pop	r19
     c2e:	2f 91       	pop	r18
     c30:	0f 90       	pop	r0
     c32:	00 92 3f 00 	sts	0x003F, r0
     c36:	0f 90       	pop	r0
     c38:	1f 90       	pop	r1
     c3a:	18 95       	reti

00000c3c <__vector_21>:
     c3c:	1f 92       	push	r1
     c3e:	0f 92       	push	r0
     c40:	00 90 3f 00 	lds	r0, 0x003F
     c44:	0f 92       	push	r0
     c46:	11 24       	eor	r1, r1
     c48:	2f 93       	push	r18
     c4a:	3f 93       	push	r19
     c4c:	4f 93       	push	r20
     c4e:	5f 93       	push	r21
     c50:	6f 93       	push	r22
     c52:	7f 93       	push	r23
     c54:	8f 93       	push	r24
     c56:	9f 93       	push	r25
     c58:	af 93       	push	r26
     c5a:	bf 93       	push	r27
     c5c:	ef 93       	push	r30
     c5e:	ff 93       	push	r31
     c60:	cf 93       	push	r28
     c62:	df 93       	push	r29
     c64:	cd b7       	in	r28, 0x3d	; 61
     c66:	de b7       	in	r29, 0x3e	; 62
     c68:	80 91 30 20 	lds	r24, 0x2030
     c6c:	90 91 31 20 	lds	r25, 0x2031
     c70:	00 97       	sbiw	r24, 0x00	; 0
     c72:	31 f0       	breq	.+12     	; 0xc80 <__vector_21+0x44>
     c74:	80 91 30 20 	lds	r24, 0x2030
     c78:	90 91 31 20 	lds	r25, 0x2031
     c7c:	fc 01       	movw	r30, r24
     c7e:	09 95       	icall
     c80:	df 91       	pop	r29
     c82:	cf 91       	pop	r28
     c84:	ff 91       	pop	r31
     c86:	ef 91       	pop	r30
     c88:	bf 91       	pop	r27
     c8a:	af 91       	pop	r26
     c8c:	9f 91       	pop	r25
     c8e:	8f 91       	pop	r24
     c90:	7f 91       	pop	r23
     c92:	6f 91       	pop	r22
     c94:	5f 91       	pop	r21
     c96:	4f 91       	pop	r20
     c98:	3f 91       	pop	r19
     c9a:	2f 91       	pop	r18
     c9c:	0f 90       	pop	r0
     c9e:	00 92 3f 00 	sts	0x003F, r0
     ca2:	0f 90       	pop	r0
     ca4:	1f 90       	pop	r1
     ca6:	18 95       	reti

00000ca8 <__vector_22>:
     ca8:	1f 92       	push	r1
     caa:	0f 92       	push	r0
     cac:	00 90 3f 00 	lds	r0, 0x003F
     cb0:	0f 92       	push	r0
     cb2:	11 24       	eor	r1, r1
     cb4:	2f 93       	push	r18
     cb6:	3f 93       	push	r19
     cb8:	4f 93       	push	r20
     cba:	5f 93       	push	r21
     cbc:	6f 93       	push	r22
     cbe:	7f 93       	push	r23
     cc0:	8f 93       	push	r24
     cc2:	9f 93       	push	r25
     cc4:	af 93       	push	r26
     cc6:	bf 93       	push	r27
     cc8:	ef 93       	push	r30
     cca:	ff 93       	push	r31
     ccc:	cf 93       	push	r28
     cce:	df 93       	push	r29
     cd0:	cd b7       	in	r28, 0x3d	; 61
     cd2:	de b7       	in	r29, 0x3e	; 62
     cd4:	80 91 32 20 	lds	r24, 0x2032
     cd8:	90 91 33 20 	lds	r25, 0x2033
     cdc:	00 97       	sbiw	r24, 0x00	; 0
     cde:	31 f0       	breq	.+12     	; 0xcec <__vector_22+0x44>
     ce0:	80 91 32 20 	lds	r24, 0x2032
     ce4:	90 91 33 20 	lds	r25, 0x2033
     ce8:	fc 01       	movw	r30, r24
     cea:	09 95       	icall
     cec:	df 91       	pop	r29
     cee:	cf 91       	pop	r28
     cf0:	ff 91       	pop	r31
     cf2:	ef 91       	pop	r30
     cf4:	bf 91       	pop	r27
     cf6:	af 91       	pop	r26
     cf8:	9f 91       	pop	r25
     cfa:	8f 91       	pop	r24
     cfc:	7f 91       	pop	r23
     cfe:	6f 91       	pop	r22
     d00:	5f 91       	pop	r21
     d02:	4f 91       	pop	r20
     d04:	3f 91       	pop	r19
     d06:	2f 91       	pop	r18
     d08:	0f 90       	pop	r0
     d0a:	00 92 3f 00 	sts	0x003F, r0
     d0e:	0f 90       	pop	r0
     d10:	1f 90       	pop	r1
     d12:	18 95       	reti

00000d14 <__vector_23>:
     d14:	1f 92       	push	r1
     d16:	0f 92       	push	r0
     d18:	00 90 3f 00 	lds	r0, 0x003F
     d1c:	0f 92       	push	r0
     d1e:	11 24       	eor	r1, r1
     d20:	2f 93       	push	r18
     d22:	3f 93       	push	r19
     d24:	4f 93       	push	r20
     d26:	5f 93       	push	r21
     d28:	6f 93       	push	r22
     d2a:	7f 93       	push	r23
     d2c:	8f 93       	push	r24
     d2e:	9f 93       	push	r25
     d30:	af 93       	push	r26
     d32:	bf 93       	push	r27
     d34:	ef 93       	push	r30
     d36:	ff 93       	push	r31
     d38:	cf 93       	push	r28
     d3a:	df 93       	push	r29
     d3c:	cd b7       	in	r28, 0x3d	; 61
     d3e:	de b7       	in	r29, 0x3e	; 62
     d40:	80 91 34 20 	lds	r24, 0x2034
     d44:	90 91 35 20 	lds	r25, 0x2035
     d48:	00 97       	sbiw	r24, 0x00	; 0
     d4a:	31 f0       	breq	.+12     	; 0xd58 <__vector_23+0x44>
     d4c:	80 91 34 20 	lds	r24, 0x2034
     d50:	90 91 35 20 	lds	r25, 0x2035
     d54:	fc 01       	movw	r30, r24
     d56:	09 95       	icall
     d58:	df 91       	pop	r29
     d5a:	cf 91       	pop	r28
     d5c:	ff 91       	pop	r31
     d5e:	ef 91       	pop	r30
     d60:	bf 91       	pop	r27
     d62:	af 91       	pop	r26
     d64:	9f 91       	pop	r25
     d66:	8f 91       	pop	r24
     d68:	7f 91       	pop	r23
     d6a:	6f 91       	pop	r22
     d6c:	5f 91       	pop	r21
     d6e:	4f 91       	pop	r20
     d70:	3f 91       	pop	r19
     d72:	2f 91       	pop	r18
     d74:	0f 90       	pop	r0
     d76:	00 92 3f 00 	sts	0x003F, r0
     d7a:	0f 90       	pop	r0
     d7c:	1f 90       	pop	r1
     d7e:	18 95       	reti

00000d80 <__vector_77>:
     d80:	1f 92       	push	r1
     d82:	0f 92       	push	r0
     d84:	00 90 3f 00 	lds	r0, 0x003F
     d88:	0f 92       	push	r0
     d8a:	11 24       	eor	r1, r1
     d8c:	2f 93       	push	r18
     d8e:	3f 93       	push	r19
     d90:	4f 93       	push	r20
     d92:	5f 93       	push	r21
     d94:	6f 93       	push	r22
     d96:	7f 93       	push	r23
     d98:	8f 93       	push	r24
     d9a:	9f 93       	push	r25
     d9c:	af 93       	push	r26
     d9e:	bf 93       	push	r27
     da0:	ef 93       	push	r30
     da2:	ff 93       	push	r31
     da4:	cf 93       	push	r28
     da6:	df 93       	push	r29
     da8:	cd b7       	in	r28, 0x3d	; 61
     daa:	de b7       	in	r29, 0x3e	; 62
     dac:	80 91 36 20 	lds	r24, 0x2036
     db0:	90 91 37 20 	lds	r25, 0x2037
     db4:	00 97       	sbiw	r24, 0x00	; 0
     db6:	31 f0       	breq	.+12     	; 0xdc4 <__vector_77+0x44>
     db8:	80 91 36 20 	lds	r24, 0x2036
     dbc:	90 91 37 20 	lds	r25, 0x2037
     dc0:	fc 01       	movw	r30, r24
     dc2:	09 95       	icall
     dc4:	df 91       	pop	r29
     dc6:	cf 91       	pop	r28
     dc8:	ff 91       	pop	r31
     dca:	ef 91       	pop	r30
     dcc:	bf 91       	pop	r27
     dce:	af 91       	pop	r26
     dd0:	9f 91       	pop	r25
     dd2:	8f 91       	pop	r24
     dd4:	7f 91       	pop	r23
     dd6:	6f 91       	pop	r22
     dd8:	5f 91       	pop	r21
     dda:	4f 91       	pop	r20
     ddc:	3f 91       	pop	r19
     dde:	2f 91       	pop	r18
     de0:	0f 90       	pop	r0
     de2:	00 92 3f 00 	sts	0x003F, r0
     de6:	0f 90       	pop	r0
     de8:	1f 90       	pop	r1
     dea:	18 95       	reti

00000dec <__vector_78>:
     dec:	1f 92       	push	r1
     dee:	0f 92       	push	r0
     df0:	00 90 3f 00 	lds	r0, 0x003F
     df4:	0f 92       	push	r0
     df6:	11 24       	eor	r1, r1
     df8:	2f 93       	push	r18
     dfa:	3f 93       	push	r19
     dfc:	4f 93       	push	r20
     dfe:	5f 93       	push	r21
     e00:	6f 93       	push	r22
     e02:	7f 93       	push	r23
     e04:	8f 93       	push	r24
     e06:	9f 93       	push	r25
     e08:	af 93       	push	r26
     e0a:	bf 93       	push	r27
     e0c:	ef 93       	push	r30
     e0e:	ff 93       	push	r31
     e10:	cf 93       	push	r28
     e12:	df 93       	push	r29
     e14:	cd b7       	in	r28, 0x3d	; 61
     e16:	de b7       	in	r29, 0x3e	; 62
     e18:	80 91 38 20 	lds	r24, 0x2038
     e1c:	90 91 39 20 	lds	r25, 0x2039
     e20:	00 97       	sbiw	r24, 0x00	; 0
     e22:	31 f0       	breq	.+12     	; 0xe30 <__vector_78+0x44>
     e24:	80 91 38 20 	lds	r24, 0x2038
     e28:	90 91 39 20 	lds	r25, 0x2039
     e2c:	fc 01       	movw	r30, r24
     e2e:	09 95       	icall
     e30:	df 91       	pop	r29
     e32:	cf 91       	pop	r28
     e34:	ff 91       	pop	r31
     e36:	ef 91       	pop	r30
     e38:	bf 91       	pop	r27
     e3a:	af 91       	pop	r26
     e3c:	9f 91       	pop	r25
     e3e:	8f 91       	pop	r24
     e40:	7f 91       	pop	r23
     e42:	6f 91       	pop	r22
     e44:	5f 91       	pop	r21
     e46:	4f 91       	pop	r20
     e48:	3f 91       	pop	r19
     e4a:	2f 91       	pop	r18
     e4c:	0f 90       	pop	r0
     e4e:	00 92 3f 00 	sts	0x003F, r0
     e52:	0f 90       	pop	r0
     e54:	1f 90       	pop	r1
     e56:	18 95       	reti

00000e58 <__vector_79>:
     e58:	1f 92       	push	r1
     e5a:	0f 92       	push	r0
     e5c:	00 90 3f 00 	lds	r0, 0x003F
     e60:	0f 92       	push	r0
     e62:	11 24       	eor	r1, r1
     e64:	2f 93       	push	r18
     e66:	3f 93       	push	r19
     e68:	4f 93       	push	r20
     e6a:	5f 93       	push	r21
     e6c:	6f 93       	push	r22
     e6e:	7f 93       	push	r23
     e70:	8f 93       	push	r24
     e72:	9f 93       	push	r25
     e74:	af 93       	push	r26
     e76:	bf 93       	push	r27
     e78:	ef 93       	push	r30
     e7a:	ff 93       	push	r31
     e7c:	cf 93       	push	r28
     e7e:	df 93       	push	r29
     e80:	cd b7       	in	r28, 0x3d	; 61
     e82:	de b7       	in	r29, 0x3e	; 62
     e84:	80 91 3a 20 	lds	r24, 0x203A
     e88:	90 91 3b 20 	lds	r25, 0x203B
     e8c:	00 97       	sbiw	r24, 0x00	; 0
     e8e:	31 f0       	breq	.+12     	; 0xe9c <__vector_79+0x44>
     e90:	80 91 3a 20 	lds	r24, 0x203A
     e94:	90 91 3b 20 	lds	r25, 0x203B
     e98:	fc 01       	movw	r30, r24
     e9a:	09 95       	icall
     e9c:	df 91       	pop	r29
     e9e:	cf 91       	pop	r28
     ea0:	ff 91       	pop	r31
     ea2:	ef 91       	pop	r30
     ea4:	bf 91       	pop	r27
     ea6:	af 91       	pop	r26
     ea8:	9f 91       	pop	r25
     eaa:	8f 91       	pop	r24
     eac:	7f 91       	pop	r23
     eae:	6f 91       	pop	r22
     eb0:	5f 91       	pop	r21
     eb2:	4f 91       	pop	r20
     eb4:	3f 91       	pop	r19
     eb6:	2f 91       	pop	r18
     eb8:	0f 90       	pop	r0
     eba:	00 92 3f 00 	sts	0x003F, r0
     ebe:	0f 90       	pop	r0
     ec0:	1f 90       	pop	r1
     ec2:	18 95       	reti

00000ec4 <__vector_80>:
     ec4:	1f 92       	push	r1
     ec6:	0f 92       	push	r0
     ec8:	00 90 3f 00 	lds	r0, 0x003F
     ecc:	0f 92       	push	r0
     ece:	11 24       	eor	r1, r1
     ed0:	2f 93       	push	r18
     ed2:	3f 93       	push	r19
     ed4:	4f 93       	push	r20
     ed6:	5f 93       	push	r21
     ed8:	6f 93       	push	r22
     eda:	7f 93       	push	r23
     edc:	8f 93       	push	r24
     ede:	9f 93       	push	r25
     ee0:	af 93       	push	r26
     ee2:	bf 93       	push	r27
     ee4:	ef 93       	push	r30
     ee6:	ff 93       	push	r31
     ee8:	cf 93       	push	r28
     eea:	df 93       	push	r29
     eec:	cd b7       	in	r28, 0x3d	; 61
     eee:	de b7       	in	r29, 0x3e	; 62
     ef0:	80 91 3c 20 	lds	r24, 0x203C
     ef4:	90 91 3d 20 	lds	r25, 0x203D
     ef8:	00 97       	sbiw	r24, 0x00	; 0
     efa:	31 f0       	breq	.+12     	; 0xf08 <__vector_80+0x44>
     efc:	80 91 3c 20 	lds	r24, 0x203C
     f00:	90 91 3d 20 	lds	r25, 0x203D
     f04:	fc 01       	movw	r30, r24
     f06:	09 95       	icall
     f08:	df 91       	pop	r29
     f0a:	cf 91       	pop	r28
     f0c:	ff 91       	pop	r31
     f0e:	ef 91       	pop	r30
     f10:	bf 91       	pop	r27
     f12:	af 91       	pop	r26
     f14:	9f 91       	pop	r25
     f16:	8f 91       	pop	r24
     f18:	7f 91       	pop	r23
     f1a:	6f 91       	pop	r22
     f1c:	5f 91       	pop	r21
     f1e:	4f 91       	pop	r20
     f20:	3f 91       	pop	r19
     f22:	2f 91       	pop	r18
     f24:	0f 90       	pop	r0
     f26:	00 92 3f 00 	sts	0x003F, r0
     f2a:	0f 90       	pop	r0
     f2c:	1f 90       	pop	r1
     f2e:	18 95       	reti

00000f30 <__vector_81>:
     f30:	1f 92       	push	r1
     f32:	0f 92       	push	r0
     f34:	00 90 3f 00 	lds	r0, 0x003F
     f38:	0f 92       	push	r0
     f3a:	11 24       	eor	r1, r1
     f3c:	2f 93       	push	r18
     f3e:	3f 93       	push	r19
     f40:	4f 93       	push	r20
     f42:	5f 93       	push	r21
     f44:	6f 93       	push	r22
     f46:	7f 93       	push	r23
     f48:	8f 93       	push	r24
     f4a:	9f 93       	push	r25
     f4c:	af 93       	push	r26
     f4e:	bf 93       	push	r27
     f50:	ef 93       	push	r30
     f52:	ff 93       	push	r31
     f54:	cf 93       	push	r28
     f56:	df 93       	push	r29
     f58:	cd b7       	in	r28, 0x3d	; 61
     f5a:	de b7       	in	r29, 0x3e	; 62
     f5c:	80 91 3e 20 	lds	r24, 0x203E
     f60:	90 91 3f 20 	lds	r25, 0x203F
     f64:	00 97       	sbiw	r24, 0x00	; 0
     f66:	31 f0       	breq	.+12     	; 0xf74 <__vector_81+0x44>
     f68:	80 91 3e 20 	lds	r24, 0x203E
     f6c:	90 91 3f 20 	lds	r25, 0x203F
     f70:	fc 01       	movw	r30, r24
     f72:	09 95       	icall
     f74:	df 91       	pop	r29
     f76:	cf 91       	pop	r28
     f78:	ff 91       	pop	r31
     f7a:	ef 91       	pop	r30
     f7c:	bf 91       	pop	r27
     f7e:	af 91       	pop	r26
     f80:	9f 91       	pop	r25
     f82:	8f 91       	pop	r24
     f84:	7f 91       	pop	r23
     f86:	6f 91       	pop	r22
     f88:	5f 91       	pop	r21
     f8a:	4f 91       	pop	r20
     f8c:	3f 91       	pop	r19
     f8e:	2f 91       	pop	r18
     f90:	0f 90       	pop	r0
     f92:	00 92 3f 00 	sts	0x003F, r0
     f96:	0f 90       	pop	r0
     f98:	1f 90       	pop	r1
     f9a:	18 95       	reti

00000f9c <__vector_82>:
     f9c:	1f 92       	push	r1
     f9e:	0f 92       	push	r0
     fa0:	00 90 3f 00 	lds	r0, 0x003F
     fa4:	0f 92       	push	r0
     fa6:	11 24       	eor	r1, r1
     fa8:	2f 93       	push	r18
     faa:	3f 93       	push	r19
     fac:	4f 93       	push	r20
     fae:	5f 93       	push	r21
     fb0:	6f 93       	push	r22
     fb2:	7f 93       	push	r23
     fb4:	8f 93       	push	r24
     fb6:	9f 93       	push	r25
     fb8:	af 93       	push	r26
     fba:	bf 93       	push	r27
     fbc:	ef 93       	push	r30
     fbe:	ff 93       	push	r31
     fc0:	cf 93       	push	r28
     fc2:	df 93       	push	r29
     fc4:	cd b7       	in	r28, 0x3d	; 61
     fc6:	de b7       	in	r29, 0x3e	; 62
     fc8:	80 91 40 20 	lds	r24, 0x2040
     fcc:	90 91 41 20 	lds	r25, 0x2041
     fd0:	00 97       	sbiw	r24, 0x00	; 0
     fd2:	31 f0       	breq	.+12     	; 0xfe0 <__vector_82+0x44>
     fd4:	80 91 40 20 	lds	r24, 0x2040
     fd8:	90 91 41 20 	lds	r25, 0x2041
     fdc:	fc 01       	movw	r30, r24
     fde:	09 95       	icall
     fe0:	df 91       	pop	r29
     fe2:	cf 91       	pop	r28
     fe4:	ff 91       	pop	r31
     fe6:	ef 91       	pop	r30
     fe8:	bf 91       	pop	r27
     fea:	af 91       	pop	r26
     fec:	9f 91       	pop	r25
     fee:	8f 91       	pop	r24
     ff0:	7f 91       	pop	r23
     ff2:	6f 91       	pop	r22
     ff4:	5f 91       	pop	r21
     ff6:	4f 91       	pop	r20
     ff8:	3f 91       	pop	r19
     ffa:	2f 91       	pop	r18
     ffc:	0f 90       	pop	r0
     ffe:	00 92 3f 00 	sts	0x003F, r0
    1002:	0f 90       	pop	r0
    1004:	1f 90       	pop	r1
    1006:	18 95       	reti

00001008 <__vector_83>:
    1008:	1f 92       	push	r1
    100a:	0f 92       	push	r0
    100c:	00 90 3f 00 	lds	r0, 0x003F
    1010:	0f 92       	push	r0
    1012:	11 24       	eor	r1, r1
    1014:	2f 93       	push	r18
    1016:	3f 93       	push	r19
    1018:	4f 93       	push	r20
    101a:	5f 93       	push	r21
    101c:	6f 93       	push	r22
    101e:	7f 93       	push	r23
    1020:	8f 93       	push	r24
    1022:	9f 93       	push	r25
    1024:	af 93       	push	r26
    1026:	bf 93       	push	r27
    1028:	ef 93       	push	r30
    102a:	ff 93       	push	r31
    102c:	cf 93       	push	r28
    102e:	df 93       	push	r29
    1030:	cd b7       	in	r28, 0x3d	; 61
    1032:	de b7       	in	r29, 0x3e	; 62
    1034:	80 91 42 20 	lds	r24, 0x2042
    1038:	90 91 43 20 	lds	r25, 0x2043
    103c:	00 97       	sbiw	r24, 0x00	; 0
    103e:	31 f0       	breq	.+12     	; 0x104c <__vector_83+0x44>
    1040:	80 91 42 20 	lds	r24, 0x2042
    1044:	90 91 43 20 	lds	r25, 0x2043
    1048:	fc 01       	movw	r30, r24
    104a:	09 95       	icall
    104c:	df 91       	pop	r29
    104e:	cf 91       	pop	r28
    1050:	ff 91       	pop	r31
    1052:	ef 91       	pop	r30
    1054:	bf 91       	pop	r27
    1056:	af 91       	pop	r26
    1058:	9f 91       	pop	r25
    105a:	8f 91       	pop	r24
    105c:	7f 91       	pop	r23
    105e:	6f 91       	pop	r22
    1060:	5f 91       	pop	r21
    1062:	4f 91       	pop	r20
    1064:	3f 91       	pop	r19
    1066:	2f 91       	pop	r18
    1068:	0f 90       	pop	r0
    106a:	00 92 3f 00 	sts	0x003F, r0
    106e:	0f 90       	pop	r0
    1070:	1f 90       	pop	r1
    1072:	18 95       	reti

00001074 <__vector_84>:
    1074:	1f 92       	push	r1
    1076:	0f 92       	push	r0
    1078:	00 90 3f 00 	lds	r0, 0x003F
    107c:	0f 92       	push	r0
    107e:	11 24       	eor	r1, r1
    1080:	2f 93       	push	r18
    1082:	3f 93       	push	r19
    1084:	4f 93       	push	r20
    1086:	5f 93       	push	r21
    1088:	6f 93       	push	r22
    108a:	7f 93       	push	r23
    108c:	8f 93       	push	r24
    108e:	9f 93       	push	r25
    1090:	af 93       	push	r26
    1092:	bf 93       	push	r27
    1094:	ef 93       	push	r30
    1096:	ff 93       	push	r31
    1098:	cf 93       	push	r28
    109a:	df 93       	push	r29
    109c:	cd b7       	in	r28, 0x3d	; 61
    109e:	de b7       	in	r29, 0x3e	; 62
    10a0:	80 91 44 20 	lds	r24, 0x2044
    10a4:	90 91 45 20 	lds	r25, 0x2045
    10a8:	00 97       	sbiw	r24, 0x00	; 0
    10aa:	31 f0       	breq	.+12     	; 0x10b8 <__vector_84+0x44>
    10ac:	80 91 44 20 	lds	r24, 0x2044
    10b0:	90 91 45 20 	lds	r25, 0x2045
    10b4:	fc 01       	movw	r30, r24
    10b6:	09 95       	icall
    10b8:	df 91       	pop	r29
    10ba:	cf 91       	pop	r28
    10bc:	ff 91       	pop	r31
    10be:	ef 91       	pop	r30
    10c0:	bf 91       	pop	r27
    10c2:	af 91       	pop	r26
    10c4:	9f 91       	pop	r25
    10c6:	8f 91       	pop	r24
    10c8:	7f 91       	pop	r23
    10ca:	6f 91       	pop	r22
    10cc:	5f 91       	pop	r21
    10ce:	4f 91       	pop	r20
    10d0:	3f 91       	pop	r19
    10d2:	2f 91       	pop	r18
    10d4:	0f 90       	pop	r0
    10d6:	00 92 3f 00 	sts	0x003F, r0
    10da:	0f 90       	pop	r0
    10dc:	1f 90       	pop	r1
    10de:	18 95       	reti

000010e0 <__vector_85>:
    10e0:	1f 92       	push	r1
    10e2:	0f 92       	push	r0
    10e4:	00 90 3f 00 	lds	r0, 0x003F
    10e8:	0f 92       	push	r0
    10ea:	11 24       	eor	r1, r1
    10ec:	2f 93       	push	r18
    10ee:	3f 93       	push	r19
    10f0:	4f 93       	push	r20
    10f2:	5f 93       	push	r21
    10f4:	6f 93       	push	r22
    10f6:	7f 93       	push	r23
    10f8:	8f 93       	push	r24
    10fa:	9f 93       	push	r25
    10fc:	af 93       	push	r26
    10fe:	bf 93       	push	r27
    1100:	ef 93       	push	r30
    1102:	ff 93       	push	r31
    1104:	cf 93       	push	r28
    1106:	df 93       	push	r29
    1108:	cd b7       	in	r28, 0x3d	; 61
    110a:	de b7       	in	r29, 0x3e	; 62
    110c:	80 91 46 20 	lds	r24, 0x2046
    1110:	90 91 47 20 	lds	r25, 0x2047
    1114:	00 97       	sbiw	r24, 0x00	; 0
    1116:	31 f0       	breq	.+12     	; 0x1124 <__vector_85+0x44>
    1118:	80 91 46 20 	lds	r24, 0x2046
    111c:	90 91 47 20 	lds	r25, 0x2047
    1120:	fc 01       	movw	r30, r24
    1122:	09 95       	icall
    1124:	df 91       	pop	r29
    1126:	cf 91       	pop	r28
    1128:	ff 91       	pop	r31
    112a:	ef 91       	pop	r30
    112c:	bf 91       	pop	r27
    112e:	af 91       	pop	r26
    1130:	9f 91       	pop	r25
    1132:	8f 91       	pop	r24
    1134:	7f 91       	pop	r23
    1136:	6f 91       	pop	r22
    1138:	5f 91       	pop	r21
    113a:	4f 91       	pop	r20
    113c:	3f 91       	pop	r19
    113e:	2f 91       	pop	r18
    1140:	0f 90       	pop	r0
    1142:	00 92 3f 00 	sts	0x003F, r0
    1146:	0f 90       	pop	r0
    1148:	1f 90       	pop	r1
    114a:	18 95       	reti

0000114c <__vector_86>:
    114c:	1f 92       	push	r1
    114e:	0f 92       	push	r0
    1150:	00 90 3f 00 	lds	r0, 0x003F
    1154:	0f 92       	push	r0
    1156:	11 24       	eor	r1, r1
    1158:	2f 93       	push	r18
    115a:	3f 93       	push	r19
    115c:	4f 93       	push	r20
    115e:	5f 93       	push	r21
    1160:	6f 93       	push	r22
    1162:	7f 93       	push	r23
    1164:	8f 93       	push	r24
    1166:	9f 93       	push	r25
    1168:	af 93       	push	r26
    116a:	bf 93       	push	r27
    116c:	ef 93       	push	r30
    116e:	ff 93       	push	r31
    1170:	cf 93       	push	r28
    1172:	df 93       	push	r29
    1174:	cd b7       	in	r28, 0x3d	; 61
    1176:	de b7       	in	r29, 0x3e	; 62
    1178:	80 91 48 20 	lds	r24, 0x2048
    117c:	90 91 49 20 	lds	r25, 0x2049
    1180:	00 97       	sbiw	r24, 0x00	; 0
    1182:	31 f0       	breq	.+12     	; 0x1190 <__vector_86+0x44>
    1184:	80 91 48 20 	lds	r24, 0x2048
    1188:	90 91 49 20 	lds	r25, 0x2049
    118c:	fc 01       	movw	r30, r24
    118e:	09 95       	icall
    1190:	df 91       	pop	r29
    1192:	cf 91       	pop	r28
    1194:	ff 91       	pop	r31
    1196:	ef 91       	pop	r30
    1198:	bf 91       	pop	r27
    119a:	af 91       	pop	r26
    119c:	9f 91       	pop	r25
    119e:	8f 91       	pop	r24
    11a0:	7f 91       	pop	r23
    11a2:	6f 91       	pop	r22
    11a4:	5f 91       	pop	r21
    11a6:	4f 91       	pop	r20
    11a8:	3f 91       	pop	r19
    11aa:	2f 91       	pop	r18
    11ac:	0f 90       	pop	r0
    11ae:	00 92 3f 00 	sts	0x003F, r0
    11b2:	0f 90       	pop	r0
    11b4:	1f 90       	pop	r1
    11b6:	18 95       	reti

000011b8 <__vector_47>:
    11b8:	1f 92       	push	r1
    11ba:	0f 92       	push	r0
    11bc:	00 90 3f 00 	lds	r0, 0x003F
    11c0:	0f 92       	push	r0
    11c2:	11 24       	eor	r1, r1
    11c4:	2f 93       	push	r18
    11c6:	3f 93       	push	r19
    11c8:	4f 93       	push	r20
    11ca:	5f 93       	push	r21
    11cc:	6f 93       	push	r22
    11ce:	7f 93       	push	r23
    11d0:	8f 93       	push	r24
    11d2:	9f 93       	push	r25
    11d4:	af 93       	push	r26
    11d6:	bf 93       	push	r27
    11d8:	ef 93       	push	r30
    11da:	ff 93       	push	r31
    11dc:	cf 93       	push	r28
    11de:	df 93       	push	r29
    11e0:	cd b7       	in	r28, 0x3d	; 61
    11e2:	de b7       	in	r29, 0x3e	; 62
    11e4:	80 91 4a 20 	lds	r24, 0x204A
    11e8:	90 91 4b 20 	lds	r25, 0x204B
    11ec:	00 97       	sbiw	r24, 0x00	; 0
    11ee:	31 f0       	breq	.+12     	; 0x11fc <__vector_47+0x44>
    11f0:	80 91 4a 20 	lds	r24, 0x204A
    11f4:	90 91 4b 20 	lds	r25, 0x204B
    11f8:	fc 01       	movw	r30, r24
    11fa:	09 95       	icall
    11fc:	df 91       	pop	r29
    11fe:	cf 91       	pop	r28
    1200:	ff 91       	pop	r31
    1202:	ef 91       	pop	r30
    1204:	bf 91       	pop	r27
    1206:	af 91       	pop	r26
    1208:	9f 91       	pop	r25
    120a:	8f 91       	pop	r24
    120c:	7f 91       	pop	r23
    120e:	6f 91       	pop	r22
    1210:	5f 91       	pop	r21
    1212:	4f 91       	pop	r20
    1214:	3f 91       	pop	r19
    1216:	2f 91       	pop	r18
    1218:	0f 90       	pop	r0
    121a:	00 92 3f 00 	sts	0x003F, r0
    121e:	0f 90       	pop	r0
    1220:	1f 90       	pop	r1
    1222:	18 95       	reti

00001224 <__vector_48>:
    1224:	1f 92       	push	r1
    1226:	0f 92       	push	r0
    1228:	00 90 3f 00 	lds	r0, 0x003F
    122c:	0f 92       	push	r0
    122e:	11 24       	eor	r1, r1
    1230:	2f 93       	push	r18
    1232:	3f 93       	push	r19
    1234:	4f 93       	push	r20
    1236:	5f 93       	push	r21
    1238:	6f 93       	push	r22
    123a:	7f 93       	push	r23
    123c:	8f 93       	push	r24
    123e:	9f 93       	push	r25
    1240:	af 93       	push	r26
    1242:	bf 93       	push	r27
    1244:	ef 93       	push	r30
    1246:	ff 93       	push	r31
    1248:	cf 93       	push	r28
    124a:	df 93       	push	r29
    124c:	cd b7       	in	r28, 0x3d	; 61
    124e:	de b7       	in	r29, 0x3e	; 62
    1250:	80 91 4c 20 	lds	r24, 0x204C
    1254:	90 91 4d 20 	lds	r25, 0x204D
    1258:	00 97       	sbiw	r24, 0x00	; 0
    125a:	31 f0       	breq	.+12     	; 0x1268 <__vector_48+0x44>
    125c:	80 91 4c 20 	lds	r24, 0x204C
    1260:	90 91 4d 20 	lds	r25, 0x204D
    1264:	fc 01       	movw	r30, r24
    1266:	09 95       	icall
    1268:	df 91       	pop	r29
    126a:	cf 91       	pop	r28
    126c:	ff 91       	pop	r31
    126e:	ef 91       	pop	r30
    1270:	bf 91       	pop	r27
    1272:	af 91       	pop	r26
    1274:	9f 91       	pop	r25
    1276:	8f 91       	pop	r24
    1278:	7f 91       	pop	r23
    127a:	6f 91       	pop	r22
    127c:	5f 91       	pop	r21
    127e:	4f 91       	pop	r20
    1280:	3f 91       	pop	r19
    1282:	2f 91       	pop	r18
    1284:	0f 90       	pop	r0
    1286:	00 92 3f 00 	sts	0x003F, r0
    128a:	0f 90       	pop	r0
    128c:	1f 90       	pop	r1
    128e:	18 95       	reti

00001290 <__vector_49>:
    1290:	1f 92       	push	r1
    1292:	0f 92       	push	r0
    1294:	00 90 3f 00 	lds	r0, 0x003F
    1298:	0f 92       	push	r0
    129a:	11 24       	eor	r1, r1
    129c:	2f 93       	push	r18
    129e:	3f 93       	push	r19
    12a0:	4f 93       	push	r20
    12a2:	5f 93       	push	r21
    12a4:	6f 93       	push	r22
    12a6:	7f 93       	push	r23
    12a8:	8f 93       	push	r24
    12aa:	9f 93       	push	r25
    12ac:	af 93       	push	r26
    12ae:	bf 93       	push	r27
    12b0:	ef 93       	push	r30
    12b2:	ff 93       	push	r31
    12b4:	cf 93       	push	r28
    12b6:	df 93       	push	r29
    12b8:	cd b7       	in	r28, 0x3d	; 61
    12ba:	de b7       	in	r29, 0x3e	; 62
    12bc:	80 91 4e 20 	lds	r24, 0x204E
    12c0:	90 91 4f 20 	lds	r25, 0x204F
    12c4:	00 97       	sbiw	r24, 0x00	; 0
    12c6:	31 f0       	breq	.+12     	; 0x12d4 <__vector_49+0x44>
    12c8:	80 91 4e 20 	lds	r24, 0x204E
    12cc:	90 91 4f 20 	lds	r25, 0x204F
    12d0:	fc 01       	movw	r30, r24
    12d2:	09 95       	icall
    12d4:	df 91       	pop	r29
    12d6:	cf 91       	pop	r28
    12d8:	ff 91       	pop	r31
    12da:	ef 91       	pop	r30
    12dc:	bf 91       	pop	r27
    12de:	af 91       	pop	r26
    12e0:	9f 91       	pop	r25
    12e2:	8f 91       	pop	r24
    12e4:	7f 91       	pop	r23
    12e6:	6f 91       	pop	r22
    12e8:	5f 91       	pop	r21
    12ea:	4f 91       	pop	r20
    12ec:	3f 91       	pop	r19
    12ee:	2f 91       	pop	r18
    12f0:	0f 90       	pop	r0
    12f2:	00 92 3f 00 	sts	0x003F, r0
    12f6:	0f 90       	pop	r0
    12f8:	1f 90       	pop	r1
    12fa:	18 95       	reti

000012fc <__vector_50>:
    12fc:	1f 92       	push	r1
    12fe:	0f 92       	push	r0
    1300:	00 90 3f 00 	lds	r0, 0x003F
    1304:	0f 92       	push	r0
    1306:	11 24       	eor	r1, r1
    1308:	2f 93       	push	r18
    130a:	3f 93       	push	r19
    130c:	4f 93       	push	r20
    130e:	5f 93       	push	r21
    1310:	6f 93       	push	r22
    1312:	7f 93       	push	r23
    1314:	8f 93       	push	r24
    1316:	9f 93       	push	r25
    1318:	af 93       	push	r26
    131a:	bf 93       	push	r27
    131c:	ef 93       	push	r30
    131e:	ff 93       	push	r31
    1320:	cf 93       	push	r28
    1322:	df 93       	push	r29
    1324:	cd b7       	in	r28, 0x3d	; 61
    1326:	de b7       	in	r29, 0x3e	; 62
    1328:	80 91 50 20 	lds	r24, 0x2050
    132c:	90 91 51 20 	lds	r25, 0x2051
    1330:	00 97       	sbiw	r24, 0x00	; 0
    1332:	31 f0       	breq	.+12     	; 0x1340 <__vector_50+0x44>
    1334:	80 91 50 20 	lds	r24, 0x2050
    1338:	90 91 51 20 	lds	r25, 0x2051
    133c:	fc 01       	movw	r30, r24
    133e:	09 95       	icall
    1340:	df 91       	pop	r29
    1342:	cf 91       	pop	r28
    1344:	ff 91       	pop	r31
    1346:	ef 91       	pop	r30
    1348:	bf 91       	pop	r27
    134a:	af 91       	pop	r26
    134c:	9f 91       	pop	r25
    134e:	8f 91       	pop	r24
    1350:	7f 91       	pop	r23
    1352:	6f 91       	pop	r22
    1354:	5f 91       	pop	r21
    1356:	4f 91       	pop	r20
    1358:	3f 91       	pop	r19
    135a:	2f 91       	pop	r18
    135c:	0f 90       	pop	r0
    135e:	00 92 3f 00 	sts	0x003F, r0
    1362:	0f 90       	pop	r0
    1364:	1f 90       	pop	r1
    1366:	18 95       	reti

00001368 <__vector_51>:
    1368:	1f 92       	push	r1
    136a:	0f 92       	push	r0
    136c:	00 90 3f 00 	lds	r0, 0x003F
    1370:	0f 92       	push	r0
    1372:	11 24       	eor	r1, r1
    1374:	2f 93       	push	r18
    1376:	3f 93       	push	r19
    1378:	4f 93       	push	r20
    137a:	5f 93       	push	r21
    137c:	6f 93       	push	r22
    137e:	7f 93       	push	r23
    1380:	8f 93       	push	r24
    1382:	9f 93       	push	r25
    1384:	af 93       	push	r26
    1386:	bf 93       	push	r27
    1388:	ef 93       	push	r30
    138a:	ff 93       	push	r31
    138c:	cf 93       	push	r28
    138e:	df 93       	push	r29
    1390:	cd b7       	in	r28, 0x3d	; 61
    1392:	de b7       	in	r29, 0x3e	; 62
    1394:	80 91 52 20 	lds	r24, 0x2052
    1398:	90 91 53 20 	lds	r25, 0x2053
    139c:	00 97       	sbiw	r24, 0x00	; 0
    139e:	31 f0       	breq	.+12     	; 0x13ac <__vector_51+0x44>
    13a0:	80 91 52 20 	lds	r24, 0x2052
    13a4:	90 91 53 20 	lds	r25, 0x2053
    13a8:	fc 01       	movw	r30, r24
    13aa:	09 95       	icall
    13ac:	df 91       	pop	r29
    13ae:	cf 91       	pop	r28
    13b0:	ff 91       	pop	r31
    13b2:	ef 91       	pop	r30
    13b4:	bf 91       	pop	r27
    13b6:	af 91       	pop	r26
    13b8:	9f 91       	pop	r25
    13ba:	8f 91       	pop	r24
    13bc:	7f 91       	pop	r23
    13be:	6f 91       	pop	r22
    13c0:	5f 91       	pop	r21
    13c2:	4f 91       	pop	r20
    13c4:	3f 91       	pop	r19
    13c6:	2f 91       	pop	r18
    13c8:	0f 90       	pop	r0
    13ca:	00 92 3f 00 	sts	0x003F, r0
    13ce:	0f 90       	pop	r0
    13d0:	1f 90       	pop	r1
    13d2:	18 95       	reti

000013d4 <__vector_52>:
    13d4:	1f 92       	push	r1
    13d6:	0f 92       	push	r0
    13d8:	00 90 3f 00 	lds	r0, 0x003F
    13dc:	0f 92       	push	r0
    13de:	11 24       	eor	r1, r1
    13e0:	2f 93       	push	r18
    13e2:	3f 93       	push	r19
    13e4:	4f 93       	push	r20
    13e6:	5f 93       	push	r21
    13e8:	6f 93       	push	r22
    13ea:	7f 93       	push	r23
    13ec:	8f 93       	push	r24
    13ee:	9f 93       	push	r25
    13f0:	af 93       	push	r26
    13f2:	bf 93       	push	r27
    13f4:	ef 93       	push	r30
    13f6:	ff 93       	push	r31
    13f8:	cf 93       	push	r28
    13fa:	df 93       	push	r29
    13fc:	cd b7       	in	r28, 0x3d	; 61
    13fe:	de b7       	in	r29, 0x3e	; 62
    1400:	80 91 54 20 	lds	r24, 0x2054
    1404:	90 91 55 20 	lds	r25, 0x2055
    1408:	00 97       	sbiw	r24, 0x00	; 0
    140a:	31 f0       	breq	.+12     	; 0x1418 <__vector_52+0x44>
    140c:	80 91 54 20 	lds	r24, 0x2054
    1410:	90 91 55 20 	lds	r25, 0x2055
    1414:	fc 01       	movw	r30, r24
    1416:	09 95       	icall
    1418:	df 91       	pop	r29
    141a:	cf 91       	pop	r28
    141c:	ff 91       	pop	r31
    141e:	ef 91       	pop	r30
    1420:	bf 91       	pop	r27
    1422:	af 91       	pop	r26
    1424:	9f 91       	pop	r25
    1426:	8f 91       	pop	r24
    1428:	7f 91       	pop	r23
    142a:	6f 91       	pop	r22
    142c:	5f 91       	pop	r21
    142e:	4f 91       	pop	r20
    1430:	3f 91       	pop	r19
    1432:	2f 91       	pop	r18
    1434:	0f 90       	pop	r0
    1436:	00 92 3f 00 	sts	0x003F, r0
    143a:	0f 90       	pop	r0
    143c:	1f 90       	pop	r1
    143e:	18 95       	reti

00001440 <tc_enable>:
    1440:	cf 93       	push	r28
    1442:	df 93       	push	r29
    1444:	00 d0       	rcall	.+0      	; 0x1446 <tc_enable+0x6>
    1446:	1f 92       	push	r1
    1448:	cd b7       	in	r28, 0x3d	; 61
    144a:	de b7       	in	r29, 0x3e	; 62
    144c:	8a 83       	std	Y+2, r24	; 0x02
    144e:	9b 83       	std	Y+3, r25	; 0x03
    1450:	3c da       	rcall	.-2952   	; 0x8ca <cpu_irq_save>
    1452:	89 83       	std	Y+1, r24	; 0x01
    1454:	8a 81       	ldd	r24, Y+2	; 0x02
    1456:	9b 81       	ldd	r25, Y+3	; 0x03
    1458:	81 15       	cp	r24, r1
    145a:	28 e0       	ldi	r18, 0x08	; 8
    145c:	92 07       	cpc	r25, r18
    145e:	59 f4       	brne	.+22     	; 0x1476 <tc_enable+0x36>
    1460:	61 e0       	ldi	r22, 0x01	; 1
    1462:	83 e0       	ldi	r24, 0x03	; 3
    1464:	90 e0       	ldi	r25, 0x00	; 0
    1466:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    146a:	64 e0       	ldi	r22, 0x04	; 4
    146c:	83 e0       	ldi	r24, 0x03	; 3
    146e:	90 e0       	ldi	r25, 0x00	; 0
    1470:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    1474:	47 c0       	rjmp	.+142    	; 0x1504 <tc_enable+0xc4>
    1476:	8a 81       	ldd	r24, Y+2	; 0x02
    1478:	9b 81       	ldd	r25, Y+3	; 0x03
    147a:	80 34       	cpi	r24, 0x40	; 64
    147c:	28 e0       	ldi	r18, 0x08	; 8
    147e:	92 07       	cpc	r25, r18
    1480:	59 f4       	brne	.+22     	; 0x1498 <tc_enable+0x58>
    1482:	62 e0       	ldi	r22, 0x02	; 2
    1484:	83 e0       	ldi	r24, 0x03	; 3
    1486:	90 e0       	ldi	r25, 0x00	; 0
    1488:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    148c:	64 e0       	ldi	r22, 0x04	; 4
    148e:	83 e0       	ldi	r24, 0x03	; 3
    1490:	90 e0       	ldi	r25, 0x00	; 0
    1492:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    1496:	36 c0       	rjmp	.+108    	; 0x1504 <tc_enable+0xc4>
    1498:	8a 81       	ldd	r24, Y+2	; 0x02
    149a:	9b 81       	ldd	r25, Y+3	; 0x03
    149c:	81 15       	cp	r24, r1
    149e:	29 e0       	ldi	r18, 0x09	; 9
    14a0:	92 07       	cpc	r25, r18
    14a2:	59 f4       	brne	.+22     	; 0x14ba <tc_enable+0x7a>
    14a4:	61 e0       	ldi	r22, 0x01	; 1
    14a6:	84 e0       	ldi	r24, 0x04	; 4
    14a8:	90 e0       	ldi	r25, 0x00	; 0
    14aa:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    14ae:	64 e0       	ldi	r22, 0x04	; 4
    14b0:	84 e0       	ldi	r24, 0x04	; 4
    14b2:	90 e0       	ldi	r25, 0x00	; 0
    14b4:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    14b8:	25 c0       	rjmp	.+74     	; 0x1504 <tc_enable+0xc4>
    14ba:	8a 81       	ldd	r24, Y+2	; 0x02
    14bc:	9b 81       	ldd	r25, Y+3	; 0x03
    14be:	80 34       	cpi	r24, 0x40	; 64
    14c0:	29 e0       	ldi	r18, 0x09	; 9
    14c2:	92 07       	cpc	r25, r18
    14c4:	59 f4       	brne	.+22     	; 0x14dc <tc_enable+0x9c>
    14c6:	62 e0       	ldi	r22, 0x02	; 2
    14c8:	84 e0       	ldi	r24, 0x04	; 4
    14ca:	90 e0       	ldi	r25, 0x00	; 0
    14cc:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    14d0:	64 e0       	ldi	r22, 0x04	; 4
    14d2:	84 e0       	ldi	r24, 0x04	; 4
    14d4:	90 e0       	ldi	r25, 0x00	; 0
    14d6:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    14da:	14 c0       	rjmp	.+40     	; 0x1504 <tc_enable+0xc4>
    14dc:	8a 81       	ldd	r24, Y+2	; 0x02
    14de:	9b 81       	ldd	r25, Y+3	; 0x03
    14e0:	81 15       	cp	r24, r1
    14e2:	2a e0       	ldi	r18, 0x0A	; 10
    14e4:	92 07       	cpc	r25, r18
    14e6:	59 f4       	brne	.+22     	; 0x14fe <tc_enable+0xbe>
    14e8:	61 e0       	ldi	r22, 0x01	; 1
    14ea:	85 e0       	ldi	r24, 0x05	; 5
    14ec:	90 e0       	ldi	r25, 0x00	; 0
    14ee:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    14f2:	64 e0       	ldi	r22, 0x04	; 4
    14f4:	85 e0       	ldi	r24, 0x05	; 5
    14f6:	90 e0       	ldi	r25, 0x00	; 0
    14f8:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    14fc:	03 c0       	rjmp	.+6      	; 0x1504 <tc_enable+0xc4>
    14fe:	89 81       	ldd	r24, Y+1	; 0x01
    1500:	f4 d9       	rcall	.-3096   	; 0x8ea <cpu_irq_restore>
    1502:	05 c0       	rjmp	.+10     	; 0x150e <tc_enable+0xce>
    1504:	81 e0       	ldi	r24, 0x01	; 1
    1506:	90 e0       	ldi	r25, 0x00	; 0
    1508:	ff d9       	rcall	.-3074   	; 0x908 <sleepmgr_lock_mode>
    150a:	89 81       	ldd	r24, Y+1	; 0x01
    150c:	ee d9       	rcall	.-3108   	; 0x8ea <cpu_irq_restore>
    150e:	23 96       	adiw	r28, 0x03	; 3
    1510:	cd bf       	out	0x3d, r28	; 61
    1512:	de bf       	out	0x3e, r29	; 62
    1514:	df 91       	pop	r29
    1516:	cf 91       	pop	r28
    1518:	08 95       	ret

0000151a <tc_set_overflow_interrupt_callback>:

void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
    151a:	cf 93       	push	r28
    151c:	df 93       	push	r29
    151e:	00 d0       	rcall	.+0      	; 0x1520 <tc_set_overflow_interrupt_callback+0x6>
    1520:	00 d0       	rcall	.+0      	; 0x1522 <tc_set_overflow_interrupt_callback+0x8>
    1522:	cd b7       	in	r28, 0x3d	; 61
    1524:	de b7       	in	r29, 0x3e	; 62
    1526:	89 83       	std	Y+1, r24	; 0x01
    1528:	9a 83       	std	Y+2, r25	; 0x02
    152a:	6b 83       	std	Y+3, r22	; 0x03
    152c:	7c 83       	std	Y+4, r23	; 0x04
#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    152e:	89 81       	ldd	r24, Y+1	; 0x01
    1530:	9a 81       	ldd	r25, Y+2	; 0x02
    1532:	81 15       	cp	r24, r1
    1534:	28 e0       	ldi	r18, 0x08	; 8
    1536:	92 07       	cpc	r25, r18
    1538:	39 f4       	brne	.+14     	; 0x1548 <tc_set_overflow_interrupt_callback+0x2e>
		tc_tcc0_ovf_callback = callback;
    153a:	8b 81       	ldd	r24, Y+3	; 0x03
    153c:	9c 81       	ldd	r25, Y+4	; 0x04
    153e:	80 93 22 20 	sts	0x2022, r24
    1542:	90 93 23 20 	sts	0x2023, r25
    1546:	33 c0       	rjmp	.+102    	; 0x15ae <tc_set_overflow_interrupt_callback+0x94>
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    1548:	89 81       	ldd	r24, Y+1	; 0x01
    154a:	9a 81       	ldd	r25, Y+2	; 0x02
    154c:	80 34       	cpi	r24, 0x40	; 64
    154e:	28 e0       	ldi	r18, 0x08	; 8
    1550:	92 07       	cpc	r25, r18
    1552:	39 f4       	brne	.+14     	; 0x1562 <tc_set_overflow_interrupt_callback+0x48>
		tc_tcc1_ovf_callback = callback;
    1554:	8b 81       	ldd	r24, Y+3	; 0x03
    1556:	9c 81       	ldd	r25, Y+4	; 0x04
    1558:	80 93 2e 20 	sts	0x202E, r24
    155c:	90 93 2f 20 	sts	0x202F, r25
    1560:	26 c0       	rjmp	.+76     	; 0x15ae <tc_set_overflow_interrupt_callback+0x94>
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    1562:	89 81       	ldd	r24, Y+1	; 0x01
    1564:	9a 81       	ldd	r25, Y+2	; 0x02
    1566:	81 15       	cp	r24, r1
    1568:	29 e0       	ldi	r18, 0x09	; 9
    156a:	92 07       	cpc	r25, r18
    156c:	39 f4       	brne	.+14     	; 0x157c <tc_set_overflow_interrupt_callback+0x62>
		tc_tcd0_ovf_callback = callback;
    156e:	8b 81       	ldd	r24, Y+3	; 0x03
    1570:	9c 81       	ldd	r25, Y+4	; 0x04
    1572:	80 93 36 20 	sts	0x2036, r24
    1576:	90 93 37 20 	sts	0x2037, r25
    157a:	19 c0       	rjmp	.+50     	; 0x15ae <tc_set_overflow_interrupt_callback+0x94>
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    157c:	89 81       	ldd	r24, Y+1	; 0x01
    157e:	9a 81       	ldd	r25, Y+2	; 0x02
    1580:	80 34       	cpi	r24, 0x40	; 64
    1582:	29 e0       	ldi	r18, 0x09	; 9
    1584:	92 07       	cpc	r25, r18
    1586:	39 f4       	brne	.+14     	; 0x1596 <tc_set_overflow_interrupt_callback+0x7c>
		tc_tcd1_ovf_callback = callback;
    1588:	8b 81       	ldd	r24, Y+3	; 0x03
    158a:	9c 81       	ldd	r25, Y+4	; 0x04
    158c:	80 93 42 20 	sts	0x2042, r24
    1590:	90 93 43 20 	sts	0x2043, r25
    1594:	0c c0       	rjmp	.+24     	; 0x15ae <tc_set_overflow_interrupt_callback+0x94>
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    1596:	89 81       	ldd	r24, Y+1	; 0x01
    1598:	9a 81       	ldd	r25, Y+2	; 0x02
    159a:	81 15       	cp	r24, r1
    159c:	2a e0       	ldi	r18, 0x0A	; 10
    159e:	92 07       	cpc	r25, r18
    15a0:	31 f4       	brne	.+12     	; 0x15ae <tc_set_overflow_interrupt_callback+0x94>
		tc_tce0_ovf_callback = callback;
    15a2:	8b 81       	ldd	r24, Y+3	; 0x03
    15a4:	9c 81       	ldd	r25, Y+4	; 0x04
    15a6:	80 93 4a 20 	sts	0x204A, r24
    15aa:	90 93 4b 20 	sts	0x204B, r25
	if ((uintptr_t) tc == (uintptr_t) & TCF1) {
		tc_tcf1_ovf_callback = callback;
	} else
#endif
	{}
}
    15ae:	24 96       	adiw	r28, 0x04	; 4
    15b0:	cd bf       	out	0x3d, r28	; 61
    15b2:	de bf       	out	0x3e, r29	; 62
    15b4:	df 91       	pop	r29
    15b6:	cf 91       	pop	r28
    15b8:	08 95       	ret

000015ba <usart_rx_enable>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
    15ba:	cf 93       	push	r28
    15bc:	df 93       	push	r29
    15be:	00 d0       	rcall	.+0      	; 0x15c0 <usart_rx_enable+0x6>
    15c0:	cd b7       	in	r28, 0x3d	; 61
    15c2:	de b7       	in	r29, 0x3e	; 62
    15c4:	89 83       	std	Y+1, r24	; 0x01
    15c6:	9a 83       	std	Y+2, r25	; 0x02
    15c8:	89 81       	ldd	r24, Y+1	; 0x01
    15ca:	9a 81       	ldd	r25, Y+2	; 0x02
    15cc:	fc 01       	movw	r30, r24
    15ce:	84 81       	ldd	r24, Z+4	; 0x04
    15d0:	28 2f       	mov	r18, r24
    15d2:	20 61       	ori	r18, 0x10	; 16
    15d4:	89 81       	ldd	r24, Y+1	; 0x01
    15d6:	9a 81       	ldd	r25, Y+2	; 0x02
    15d8:	fc 01       	movw	r30, r24
    15da:	24 83       	std	Z+4, r18	; 0x04
    15dc:	0f 90       	pop	r0
    15de:	0f 90       	pop	r0
    15e0:	df 91       	pop	r29
    15e2:	cf 91       	pop	r28
    15e4:	08 95       	ret

000015e6 <usart_format_set>:
    15e6:	cf 93       	push	r28
    15e8:	df 93       	push	r29
    15ea:	cd b7       	in	r28, 0x3d	; 61
    15ec:	de b7       	in	r29, 0x3e	; 62
    15ee:	27 97       	sbiw	r28, 0x07	; 7
    15f0:	cd bf       	out	0x3d, r28	; 61
    15f2:	de bf       	out	0x3e, r29	; 62
    15f4:	89 83       	std	Y+1, r24	; 0x01
    15f6:	9a 83       	std	Y+2, r25	; 0x02
    15f8:	6b 83       	std	Y+3, r22	; 0x03
    15fa:	7c 83       	std	Y+4, r23	; 0x04
    15fc:	4d 83       	std	Y+5, r20	; 0x05
    15fe:	5e 83       	std	Y+6, r21	; 0x06
    1600:	2f 83       	std	Y+7, r18	; 0x07
    1602:	9b 81       	ldd	r25, Y+3	; 0x03
    1604:	8d 81       	ldd	r24, Y+5	; 0x05
    1606:	98 2b       	or	r25, r24
    1608:	8f 81       	ldd	r24, Y+7	; 0x07
    160a:	88 23       	and	r24, r24
    160c:	11 f0       	breq	.+4      	; 0x1612 <usart_format_set+0x2c>
    160e:	88 e0       	ldi	r24, 0x08	; 8
    1610:	01 c0       	rjmp	.+2      	; 0x1614 <usart_format_set+0x2e>
    1612:	80 e0       	ldi	r24, 0x00	; 0
    1614:	29 2f       	mov	r18, r25
    1616:	28 2b       	or	r18, r24
    1618:	89 81       	ldd	r24, Y+1	; 0x01
    161a:	9a 81       	ldd	r25, Y+2	; 0x02
    161c:	fc 01       	movw	r30, r24
    161e:	25 83       	std	Z+5, r18	; 0x05
    1620:	27 96       	adiw	r28, 0x07	; 7
    1622:	cd bf       	out	0x3d, r28	; 61
    1624:	de bf       	out	0x3e, r29	; 62
    1626:	df 91       	pop	r29
    1628:	cf 91       	pop	r28
    162a:	08 95       	ret

0000162c <usart_tx_enable>:
    162c:	cf 93       	push	r28
    162e:	df 93       	push	r29
    1630:	00 d0       	rcall	.+0      	; 0x1632 <usart_tx_enable+0x6>
    1632:	cd b7       	in	r28, 0x3d	; 61
    1634:	de b7       	in	r29, 0x3e	; 62
    1636:	89 83       	std	Y+1, r24	; 0x01
    1638:	9a 83       	std	Y+2, r25	; 0x02
    163a:	89 81       	ldd	r24, Y+1	; 0x01
    163c:	9a 81       	ldd	r25, Y+2	; 0x02
    163e:	fc 01       	movw	r30, r24
    1640:	84 81       	ldd	r24, Z+4	; 0x04
    1642:	28 2f       	mov	r18, r24
    1644:	28 60       	ori	r18, 0x08	; 8
    1646:	89 81       	ldd	r24, Y+1	; 0x01
    1648:	9a 81       	ldd	r25, Y+2	; 0x02
    164a:	fc 01       	movw	r30, r24
    164c:	24 83       	std	Z+4, r18	; 0x04
    164e:	0f 90       	pop	r0
    1650:	0f 90       	pop	r0
    1652:	df 91       	pop	r29
    1654:	cf 91       	pop	r28
    1656:	08 95       	ret

00001658 <usart_set_mode>:
    1658:	cf 93       	push	r28
    165a:	df 93       	push	r29
    165c:	00 d0       	rcall	.+0      	; 0x165e <usart_set_mode+0x6>
    165e:	00 d0       	rcall	.+0      	; 0x1660 <usart_set_mode+0x8>
    1660:	cd b7       	in	r28, 0x3d	; 61
    1662:	de b7       	in	r29, 0x3e	; 62
    1664:	89 83       	std	Y+1, r24	; 0x01
    1666:	9a 83       	std	Y+2, r25	; 0x02
    1668:	6b 83       	std	Y+3, r22	; 0x03
    166a:	7c 83       	std	Y+4, r23	; 0x04
    166c:	89 81       	ldd	r24, Y+1	; 0x01
    166e:	9a 81       	ldd	r25, Y+2	; 0x02
    1670:	fc 01       	movw	r30, r24
    1672:	85 81       	ldd	r24, Z+5	; 0x05
    1674:	98 2f       	mov	r25, r24
    1676:	9f 73       	andi	r25, 0x3F	; 63
    1678:	8b 81       	ldd	r24, Y+3	; 0x03
    167a:	29 2f       	mov	r18, r25
    167c:	28 2b       	or	r18, r24
    167e:	89 81       	ldd	r24, Y+1	; 0x01
    1680:	9a 81       	ldd	r25, Y+2	; 0x02
    1682:	fc 01       	movw	r30, r24
    1684:	25 83       	std	Z+5, r18	; 0x05
    1686:	24 96       	adiw	r28, 0x04	; 4
    1688:	cd bf       	out	0x3d, r28	; 61
    168a:	de bf       	out	0x3e, r29	; 62
    168c:	df 91       	pop	r29
    168e:	cf 91       	pop	r28
    1690:	08 95       	ret

00001692 <usart_data_register_is_empty>:
    1692:	cf 93       	push	r28
    1694:	df 93       	push	r29
    1696:	00 d0       	rcall	.+0      	; 0x1698 <usart_data_register_is_empty+0x6>
    1698:	cd b7       	in	r28, 0x3d	; 61
    169a:	de b7       	in	r29, 0x3e	; 62
    169c:	89 83       	std	Y+1, r24	; 0x01
    169e:	9a 83       	std	Y+2, r25	; 0x02
    16a0:	89 81       	ldd	r24, Y+1	; 0x01
    16a2:	9a 81       	ldd	r25, Y+2	; 0x02
    16a4:	fc 01       	movw	r30, r24
    16a6:	81 81       	ldd	r24, Z+1	; 0x01
    16a8:	88 2f       	mov	r24, r24
    16aa:	90 e0       	ldi	r25, 0x00	; 0
    16ac:	80 72       	andi	r24, 0x20	; 32
    16ae:	99 27       	eor	r25, r25
    16b0:	21 e0       	ldi	r18, 0x01	; 1
    16b2:	00 97       	sbiw	r24, 0x00	; 0
    16b4:	09 f4       	brne	.+2      	; 0x16b8 <usart_data_register_is_empty+0x26>
    16b6:	20 e0       	ldi	r18, 0x00	; 0
    16b8:	82 2f       	mov	r24, r18
    16ba:	0f 90       	pop	r0
    16bc:	0f 90       	pop	r0
    16be:	df 91       	pop	r29
    16c0:	cf 91       	pop	r28
    16c2:	08 95       	ret

000016c4 <sysclk_get_main_hz>:
    16c4:	cf 93       	push	r28
    16c6:	df 93       	push	r29
    16c8:	cd b7       	in	r28, 0x3d	; 61
    16ca:	de b7       	in	r29, 0x3e	; 62
    16cc:	80 e0       	ldi	r24, 0x00	; 0
    16ce:	98 e4       	ldi	r25, 0x48	; 72
    16d0:	a8 ee       	ldi	r26, 0xE8	; 232
    16d2:	b1 e0       	ldi	r27, 0x01	; 1
    16d4:	bc 01       	movw	r22, r24
    16d6:	cd 01       	movw	r24, r26
    16d8:	df 91       	pop	r29
    16da:	cf 91       	pop	r28
    16dc:	08 95       	ret

000016de <sysclk_get_per4_hz>:
    16de:	cf 93       	push	r28
    16e0:	df 93       	push	r29
    16e2:	1f 92       	push	r1
    16e4:	cd b7       	in	r28, 0x3d	; 61
    16e6:	de b7       	in	r29, 0x3e	; 62
    16e8:	19 82       	std	Y+1, r1	; 0x01
    16ea:	ec df       	rcall	.-40     	; 0x16c4 <sysclk_get_main_hz>
    16ec:	dc 01       	movw	r26, r24
    16ee:	cb 01       	movw	r24, r22
    16f0:	29 81       	ldd	r18, Y+1	; 0x01
    16f2:	22 2f       	mov	r18, r18
    16f4:	30 e0       	ldi	r19, 0x00	; 0
    16f6:	02 2e       	mov	r0, r18
    16f8:	04 c0       	rjmp	.+8      	; 0x1702 <sysclk_get_per4_hz+0x24>
    16fa:	b6 95       	lsr	r27
    16fc:	a7 95       	ror	r26
    16fe:	97 95       	ror	r25
    1700:	87 95       	ror	r24
    1702:	0a 94       	dec	r0
    1704:	d2 f7       	brpl	.-12     	; 0x16fa <sysclk_get_per4_hz+0x1c>
    1706:	bc 01       	movw	r22, r24
    1708:	cd 01       	movw	r24, r26
    170a:	0f 90       	pop	r0
    170c:	df 91       	pop	r29
    170e:	cf 91       	pop	r28
    1710:	08 95       	ret

00001712 <sysclk_get_per2_hz>:
    1712:	cf 93       	push	r28
    1714:	df 93       	push	r29
    1716:	cd b7       	in	r28, 0x3d	; 61
    1718:	de b7       	in	r29, 0x3e	; 62
    171a:	e1 df       	rcall	.-62     	; 0x16de <sysclk_get_per4_hz>
    171c:	dc 01       	movw	r26, r24
    171e:	cb 01       	movw	r24, r22
    1720:	bc 01       	movw	r22, r24
    1722:	cd 01       	movw	r24, r26
    1724:	df 91       	pop	r29
    1726:	cf 91       	pop	r28
    1728:	08 95       	ret

0000172a <sysclk_get_per_hz>:
    172a:	cf 93       	push	r28
    172c:	df 93       	push	r29
    172e:	cd b7       	in	r28, 0x3d	; 61
    1730:	de b7       	in	r29, 0x3e	; 62
    1732:	ef df       	rcall	.-34     	; 0x1712 <sysclk_get_per2_hz>
    1734:	dc 01       	movw	r26, r24
    1736:	cb 01       	movw	r24, r22
    1738:	bc 01       	movw	r22, r24
    173a:	cd 01       	movw	r24, r26
    173c:	df 91       	pop	r29
    173e:	cf 91       	pop	r28
    1740:	08 95       	ret

00001742 <sysclk_enable_peripheral_clock>:
    1742:	cf 93       	push	r28
    1744:	df 93       	push	r29
    1746:	00 d0       	rcall	.+0      	; 0x1748 <sysclk_enable_peripheral_clock+0x6>
    1748:	cd b7       	in	r28, 0x3d	; 61
    174a:	de b7       	in	r29, 0x3e	; 62
    174c:	89 83       	std	Y+1, r24	; 0x01
    174e:	9a 83       	std	Y+2, r25	; 0x02
    1750:	89 81       	ldd	r24, Y+1	; 0x01
    1752:	9a 81       	ldd	r25, Y+2	; 0x02
    1754:	00 97       	sbiw	r24, 0x00	; 0
    1756:	09 f4       	brne	.+2      	; 0x175a <sysclk_enable_peripheral_clock+0x18>
    1758:	1e c1       	rjmp	.+572    	; 0x1996 <sysclk_enable_peripheral_clock+0x254>
    175a:	89 81       	ldd	r24, Y+1	; 0x01
    175c:	9a 81       	ldd	r25, Y+2	; 0x02
    175e:	80 3c       	cpi	r24, 0xC0	; 192
    1760:	91 05       	cpc	r25, r1
    1762:	31 f4       	brne	.+12     	; 0x1770 <sysclk_enable_peripheral_clock+0x2e>
    1764:	60 e1       	ldi	r22, 0x10	; 16
    1766:	80 e0       	ldi	r24, 0x00	; 0
    1768:	90 e0       	ldi	r25, 0x00	; 0
    176a:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    176e:	13 c1       	rjmp	.+550    	; 0x1996 <sysclk_enable_peripheral_clock+0x254>
    1770:	89 81       	ldd	r24, Y+1	; 0x01
    1772:	9a 81       	ldd	r25, Y+2	; 0x02
    1774:	81 15       	cp	r24, r1
    1776:	24 e0       	ldi	r18, 0x04	; 4
    1778:	92 07       	cpc	r25, r18
    177a:	31 f4       	brne	.+12     	; 0x1788 <sysclk_enable_peripheral_clock+0x46>
    177c:	64 e0       	ldi	r22, 0x04	; 4
    177e:	80 e0       	ldi	r24, 0x00	; 0
    1780:	90 e0       	ldi	r25, 0x00	; 0
    1782:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    1786:	07 c1       	rjmp	.+526    	; 0x1996 <sysclk_enable_peripheral_clock+0x254>
    1788:	89 81       	ldd	r24, Y+1	; 0x01
    178a:	9a 81       	ldd	r25, Y+2	; 0x02
    178c:	80 38       	cpi	r24, 0x80	; 128
    178e:	21 e0       	ldi	r18, 0x01	; 1
    1790:	92 07       	cpc	r25, r18
    1792:	31 f4       	brne	.+12     	; 0x17a0 <sysclk_enable_peripheral_clock+0x5e>
    1794:	62 e0       	ldi	r22, 0x02	; 2
    1796:	80 e0       	ldi	r24, 0x00	; 0
    1798:	90 e0       	ldi	r25, 0x00	; 0
    179a:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    179e:	fb c0       	rjmp	.+502    	; 0x1996 <sysclk_enable_peripheral_clock+0x254>
    17a0:	89 81       	ldd	r24, Y+1	; 0x01
    17a2:	9a 81       	ldd	r25, Y+2	; 0x02
    17a4:	81 15       	cp	r24, r1
    17a6:	21 e0       	ldi	r18, 0x01	; 1
    17a8:	92 07       	cpc	r25, r18
    17aa:	31 f4       	brne	.+12     	; 0x17b8 <sysclk_enable_peripheral_clock+0x76>
    17ac:	61 e0       	ldi	r22, 0x01	; 1
    17ae:	80 e0       	ldi	r24, 0x00	; 0
    17b0:	90 e0       	ldi	r25, 0x00	; 0
    17b2:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    17b6:	ef c0       	rjmp	.+478    	; 0x1996 <sysclk_enable_peripheral_clock+0x254>
    17b8:	89 81       	ldd	r24, Y+1	; 0x01
    17ba:	9a 81       	ldd	r25, Y+2	; 0x02
    17bc:	80 38       	cpi	r24, 0x80	; 128
    17be:	23 e0       	ldi	r18, 0x03	; 3
    17c0:	92 07       	cpc	r25, r18
    17c2:	31 f4       	brne	.+12     	; 0x17d0 <sysclk_enable_peripheral_clock+0x8e>
    17c4:	61 e0       	ldi	r22, 0x01	; 1
    17c6:	81 e0       	ldi	r24, 0x01	; 1
    17c8:	90 e0       	ldi	r25, 0x00	; 0
    17ca:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    17ce:	e3 c0       	rjmp	.+454    	; 0x1996 <sysclk_enable_peripheral_clock+0x254>
    17d0:	89 81       	ldd	r24, Y+1	; 0x01
    17d2:	9a 81       	ldd	r25, Y+2	; 0x02
    17d4:	81 15       	cp	r24, r1
    17d6:	22 e0       	ldi	r18, 0x02	; 2
    17d8:	92 07       	cpc	r25, r18
    17da:	31 f4       	brne	.+12     	; 0x17e8 <sysclk_enable_peripheral_clock+0xa6>
    17dc:	62 e0       	ldi	r22, 0x02	; 2
    17de:	81 e0       	ldi	r24, 0x01	; 1
    17e0:	90 e0       	ldi	r25, 0x00	; 0
    17e2:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    17e6:	d7 c0       	rjmp	.+430    	; 0x1996 <sysclk_enable_peripheral_clock+0x254>
    17e8:	89 81       	ldd	r24, Y+1	; 0x01
    17ea:	9a 81       	ldd	r25, Y+2	; 0x02
    17ec:	80 32       	cpi	r24, 0x20	; 32
    17ee:	23 e0       	ldi	r18, 0x03	; 3
    17f0:	92 07       	cpc	r25, r18
    17f2:	31 f4       	brne	.+12     	; 0x1800 <sysclk_enable_peripheral_clock+0xbe>
    17f4:	64 e0       	ldi	r22, 0x04	; 4
    17f6:	82 e0       	ldi	r24, 0x02	; 2
    17f8:	90 e0       	ldi	r25, 0x00	; 0
    17fa:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    17fe:	cb c0       	rjmp	.+406    	; 0x1996 <sysclk_enable_peripheral_clock+0x254>
    1800:	89 81       	ldd	r24, Y+1	; 0x01
    1802:	9a 81       	ldd	r25, Y+2	; 0x02
    1804:	81 15       	cp	r24, r1
    1806:	28 e0       	ldi	r18, 0x08	; 8
    1808:	92 07       	cpc	r25, r18
    180a:	31 f4       	brne	.+12     	; 0x1818 <sysclk_enable_peripheral_clock+0xd6>
    180c:	61 e0       	ldi	r22, 0x01	; 1
    180e:	83 e0       	ldi	r24, 0x03	; 3
    1810:	90 e0       	ldi	r25, 0x00	; 0
    1812:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    1816:	bf c0       	rjmp	.+382    	; 0x1996 <sysclk_enable_peripheral_clock+0x254>
    1818:	89 81       	ldd	r24, Y+1	; 0x01
    181a:	9a 81       	ldd	r25, Y+2	; 0x02
    181c:	81 15       	cp	r24, r1
    181e:	29 e0       	ldi	r18, 0x09	; 9
    1820:	92 07       	cpc	r25, r18
    1822:	31 f4       	brne	.+12     	; 0x1830 <sysclk_enable_peripheral_clock+0xee>
    1824:	61 e0       	ldi	r22, 0x01	; 1
    1826:	84 e0       	ldi	r24, 0x04	; 4
    1828:	90 e0       	ldi	r25, 0x00	; 0
    182a:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    182e:	b3 c0       	rjmp	.+358    	; 0x1996 <sysclk_enable_peripheral_clock+0x254>
    1830:	89 81       	ldd	r24, Y+1	; 0x01
    1832:	9a 81       	ldd	r25, Y+2	; 0x02
    1834:	81 15       	cp	r24, r1
    1836:	2a e0       	ldi	r18, 0x0A	; 10
    1838:	92 07       	cpc	r25, r18
    183a:	31 f4       	brne	.+12     	; 0x1848 <sysclk_enable_peripheral_clock+0x106>
    183c:	61 e0       	ldi	r22, 0x01	; 1
    183e:	85 e0       	ldi	r24, 0x05	; 5
    1840:	90 e0       	ldi	r25, 0x00	; 0
    1842:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    1846:	a7 c0       	rjmp	.+334    	; 0x1996 <sysclk_enable_peripheral_clock+0x254>
    1848:	89 81       	ldd	r24, Y+1	; 0x01
    184a:	9a 81       	ldd	r25, Y+2	; 0x02
    184c:	80 34       	cpi	r24, 0x40	; 64
    184e:	28 e0       	ldi	r18, 0x08	; 8
    1850:	92 07       	cpc	r25, r18
    1852:	31 f4       	brne	.+12     	; 0x1860 <sysclk_enable_peripheral_clock+0x11e>
    1854:	62 e0       	ldi	r22, 0x02	; 2
    1856:	83 e0       	ldi	r24, 0x03	; 3
    1858:	90 e0       	ldi	r25, 0x00	; 0
    185a:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    185e:	9b c0       	rjmp	.+310    	; 0x1996 <sysclk_enable_peripheral_clock+0x254>
    1860:	89 81       	ldd	r24, Y+1	; 0x01
    1862:	9a 81       	ldd	r25, Y+2	; 0x02
    1864:	80 34       	cpi	r24, 0x40	; 64
    1866:	29 e0       	ldi	r18, 0x09	; 9
    1868:	92 07       	cpc	r25, r18
    186a:	31 f4       	brne	.+12     	; 0x1878 <sysclk_enable_peripheral_clock+0x136>
    186c:	62 e0       	ldi	r22, 0x02	; 2
    186e:	84 e0       	ldi	r24, 0x04	; 4
    1870:	90 e0       	ldi	r25, 0x00	; 0
    1872:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    1876:	8f c0       	rjmp	.+286    	; 0x1996 <sysclk_enable_peripheral_clock+0x254>
    1878:	89 81       	ldd	r24, Y+1	; 0x01
    187a:	9a 81       	ldd	r25, Y+2	; 0x02
    187c:	80 39       	cpi	r24, 0x90	; 144
    187e:	28 e0       	ldi	r18, 0x08	; 8
    1880:	92 07       	cpc	r25, r18
    1882:	31 f4       	brne	.+12     	; 0x1890 <sysclk_enable_peripheral_clock+0x14e>
    1884:	64 e0       	ldi	r22, 0x04	; 4
    1886:	83 e0       	ldi	r24, 0x03	; 3
    1888:	90 e0       	ldi	r25, 0x00	; 0
    188a:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    188e:	83 c0       	rjmp	.+262    	; 0x1996 <sysclk_enable_peripheral_clock+0x254>
    1890:	89 81       	ldd	r24, Y+1	; 0x01
    1892:	9a 81       	ldd	r25, Y+2	; 0x02
    1894:	80 39       	cpi	r24, 0x90	; 144
    1896:	29 e0       	ldi	r18, 0x09	; 9
    1898:	92 07       	cpc	r25, r18
    189a:	31 f4       	brne	.+12     	; 0x18a8 <sysclk_enable_peripheral_clock+0x166>
    189c:	64 e0       	ldi	r22, 0x04	; 4
    189e:	84 e0       	ldi	r24, 0x04	; 4
    18a0:	90 e0       	ldi	r25, 0x00	; 0
    18a2:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    18a6:	77 c0       	rjmp	.+238    	; 0x1996 <sysclk_enable_peripheral_clock+0x254>
    18a8:	89 81       	ldd	r24, Y+1	; 0x01
    18aa:	9a 81       	ldd	r25, Y+2	; 0x02
    18ac:	80 39       	cpi	r24, 0x90	; 144
    18ae:	2a e0       	ldi	r18, 0x0A	; 10
    18b0:	92 07       	cpc	r25, r18
    18b2:	31 f4       	brne	.+12     	; 0x18c0 <sysclk_enable_peripheral_clock+0x17e>
    18b4:	64 e0       	ldi	r22, 0x04	; 4
    18b6:	85 e0       	ldi	r24, 0x05	; 5
    18b8:	90 e0       	ldi	r25, 0x00	; 0
    18ba:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    18be:	6b c0       	rjmp	.+214    	; 0x1996 <sysclk_enable_peripheral_clock+0x254>
    18c0:	89 81       	ldd	r24, Y+1	; 0x01
    18c2:	9a 81       	ldd	r25, Y+2	; 0x02
    18c4:	80 3c       	cpi	r24, 0xC0	; 192
    18c6:	28 e0       	ldi	r18, 0x08	; 8
    18c8:	92 07       	cpc	r25, r18
    18ca:	31 f4       	brne	.+12     	; 0x18d8 <sysclk_enable_peripheral_clock+0x196>
    18cc:	68 e0       	ldi	r22, 0x08	; 8
    18ce:	83 e0       	ldi	r24, 0x03	; 3
    18d0:	90 e0       	ldi	r25, 0x00	; 0
    18d2:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    18d6:	5f c0       	rjmp	.+190    	; 0x1996 <sysclk_enable_peripheral_clock+0x254>
    18d8:	89 81       	ldd	r24, Y+1	; 0x01
    18da:	9a 81       	ldd	r25, Y+2	; 0x02
    18dc:	80 3c       	cpi	r24, 0xC0	; 192
    18de:	29 e0       	ldi	r18, 0x09	; 9
    18e0:	92 07       	cpc	r25, r18
    18e2:	31 f4       	brne	.+12     	; 0x18f0 <sysclk_enable_peripheral_clock+0x1ae>
    18e4:	68 e0       	ldi	r22, 0x08	; 8
    18e6:	84 e0       	ldi	r24, 0x04	; 4
    18e8:	90 e0       	ldi	r25, 0x00	; 0
    18ea:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    18ee:	53 c0       	rjmp	.+166    	; 0x1996 <sysclk_enable_peripheral_clock+0x254>
    18f0:	89 81       	ldd	r24, Y+1	; 0x01
    18f2:	9a 81       	ldd	r25, Y+2	; 0x02
    18f4:	80 3a       	cpi	r24, 0xA0	; 160
    18f6:	28 e0       	ldi	r18, 0x08	; 8
    18f8:	92 07       	cpc	r25, r18
    18fa:	31 f4       	brne	.+12     	; 0x1908 <sysclk_enable_peripheral_clock+0x1c6>
    18fc:	60 e1       	ldi	r22, 0x10	; 16
    18fe:	83 e0       	ldi	r24, 0x03	; 3
    1900:	90 e0       	ldi	r25, 0x00	; 0
    1902:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    1906:	47 c0       	rjmp	.+142    	; 0x1996 <sysclk_enable_peripheral_clock+0x254>
    1908:	89 81       	ldd	r24, Y+1	; 0x01
    190a:	9a 81       	ldd	r25, Y+2	; 0x02
    190c:	80 3a       	cpi	r24, 0xA0	; 160
    190e:	29 e0       	ldi	r18, 0x09	; 9
    1910:	92 07       	cpc	r25, r18
    1912:	31 f4       	brne	.+12     	; 0x1920 <sysclk_enable_peripheral_clock+0x1de>
    1914:	60 e1       	ldi	r22, 0x10	; 16
    1916:	84 e0       	ldi	r24, 0x04	; 4
    1918:	90 e0       	ldi	r25, 0x00	; 0
    191a:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    191e:	3b c0       	rjmp	.+118    	; 0x1996 <sysclk_enable_peripheral_clock+0x254>
    1920:	89 81       	ldd	r24, Y+1	; 0x01
    1922:	9a 81       	ldd	r25, Y+2	; 0x02
    1924:	80 3a       	cpi	r24, 0xA0	; 160
    1926:	2a e0       	ldi	r18, 0x0A	; 10
    1928:	92 07       	cpc	r25, r18
    192a:	31 f4       	brne	.+12     	; 0x1938 <sysclk_enable_peripheral_clock+0x1f6>
    192c:	60 e1       	ldi	r22, 0x10	; 16
    192e:	85 e0       	ldi	r24, 0x05	; 5
    1930:	90 e0       	ldi	r25, 0x00	; 0
    1932:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    1936:	2f c0       	rjmp	.+94     	; 0x1996 <sysclk_enable_peripheral_clock+0x254>
    1938:	89 81       	ldd	r24, Y+1	; 0x01
    193a:	9a 81       	ldd	r25, Y+2	; 0x02
    193c:	80 3b       	cpi	r24, 0xB0	; 176
    193e:	28 e0       	ldi	r18, 0x08	; 8
    1940:	92 07       	cpc	r25, r18
    1942:	31 f4       	brne	.+12     	; 0x1950 <sysclk_enable_peripheral_clock+0x20e>
    1944:	60 e2       	ldi	r22, 0x20	; 32
    1946:	83 e0       	ldi	r24, 0x03	; 3
    1948:	90 e0       	ldi	r25, 0x00	; 0
    194a:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    194e:	23 c0       	rjmp	.+70     	; 0x1996 <sysclk_enable_peripheral_clock+0x254>
    1950:	89 81       	ldd	r24, Y+1	; 0x01
    1952:	9a 81       	ldd	r25, Y+2	; 0x02
    1954:	80 3b       	cpi	r24, 0xB0	; 176
    1956:	29 e0       	ldi	r18, 0x09	; 9
    1958:	92 07       	cpc	r25, r18
    195a:	31 f4       	brne	.+12     	; 0x1968 <sysclk_enable_peripheral_clock+0x226>
    195c:	60 e2       	ldi	r22, 0x20	; 32
    195e:	84 e0       	ldi	r24, 0x04	; 4
    1960:	90 e0       	ldi	r25, 0x00	; 0
    1962:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    1966:	17 c0       	rjmp	.+46     	; 0x1996 <sysclk_enable_peripheral_clock+0x254>
    1968:	89 81       	ldd	r24, Y+1	; 0x01
    196a:	9a 81       	ldd	r25, Y+2	; 0x02
    196c:	80 38       	cpi	r24, 0x80	; 128
    196e:	24 e0       	ldi	r18, 0x04	; 4
    1970:	92 07       	cpc	r25, r18
    1972:	31 f4       	brne	.+12     	; 0x1980 <sysclk_enable_peripheral_clock+0x23e>
    1974:	60 e4       	ldi	r22, 0x40	; 64
    1976:	83 e0       	ldi	r24, 0x03	; 3
    1978:	90 e0       	ldi	r25, 0x00	; 0
    197a:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    197e:	0b c0       	rjmp	.+22     	; 0x1996 <sysclk_enable_peripheral_clock+0x254>
    1980:	89 81       	ldd	r24, Y+1	; 0x01
    1982:	9a 81       	ldd	r25, Y+2	; 0x02
    1984:	80 3a       	cpi	r24, 0xA0	; 160
    1986:	24 e0       	ldi	r18, 0x04	; 4
    1988:	92 07       	cpc	r25, r18
    198a:	29 f4       	brne	.+10     	; 0x1996 <sysclk_enable_peripheral_clock+0x254>
    198c:	60 e4       	ldi	r22, 0x40	; 64
    198e:	85 e0       	ldi	r24, 0x05	; 5
    1990:	90 e0       	ldi	r25, 0x00	; 0
    1992:	0e 94 8b 01 	call	0x316	; 0x316 <sysclk_enable_module>
    1996:	0f 90       	pop	r0
    1998:	0f 90       	pop	r0
    199a:	df 91       	pop	r29
    199c:	cf 91       	pop	r28
    199e:	08 95       	ret

000019a0 <usart_init_rs232>:
    19a0:	0f 93       	push	r16
    19a2:	1f 93       	push	r17
    19a4:	cf 93       	push	r28
    19a6:	df 93       	push	r29
    19a8:	cd b7       	in	r28, 0x3d	; 61
    19aa:	de b7       	in	r29, 0x3e	; 62
    19ac:	25 97       	sbiw	r28, 0x05	; 5
    19ae:	cd bf       	out	0x3d, r28	; 61
    19b0:	de bf       	out	0x3e, r29	; 62
    19b2:	8a 83       	std	Y+2, r24	; 0x02
    19b4:	9b 83       	std	Y+3, r25	; 0x03
    19b6:	6c 83       	std	Y+4, r22	; 0x04
    19b8:	7d 83       	std	Y+5, r23	; 0x05
    19ba:	8a 81       	ldd	r24, Y+2	; 0x02
    19bc:	9b 81       	ldd	r25, Y+3	; 0x03
    19be:	c1 de       	rcall	.-638    	; 0x1742 <sysclk_enable_peripheral_clock>
    19c0:	8a 81       	ldd	r24, Y+2	; 0x02
    19c2:	9b 81       	ldd	r25, Y+3	; 0x03
    19c4:	60 e0       	ldi	r22, 0x00	; 0
    19c6:	70 e0       	ldi	r23, 0x00	; 0
    19c8:	47 de       	rcall	.-882    	; 0x1658 <usart_set_mode>
    19ca:	8c 81       	ldd	r24, Y+4	; 0x04
    19cc:	9d 81       	ldd	r25, Y+5	; 0x05
    19ce:	fc 01       	movw	r30, r24
    19d0:	20 85       	ldd	r18, Z+8	; 0x08
    19d2:	8c 81       	ldd	r24, Y+4	; 0x04
    19d4:	9d 81       	ldd	r25, Y+5	; 0x05
    19d6:	fc 01       	movw	r30, r24
    19d8:	46 81       	ldd	r20, Z+6	; 0x06
    19da:	57 81       	ldd	r21, Z+7	; 0x07
    19dc:	8c 81       	ldd	r24, Y+4	; 0x04
    19de:	9d 81       	ldd	r25, Y+5	; 0x05
    19e0:	fc 01       	movw	r30, r24
    19e2:	64 81       	ldd	r22, Z+4	; 0x04
    19e4:	75 81       	ldd	r23, Z+5	; 0x05
    19e6:	8a 81       	ldd	r24, Y+2	; 0x02
    19e8:	9b 81       	ldd	r25, Y+3	; 0x03
    19ea:	fd dd       	rcall	.-1030   	; 0x15e6 <usart_format_set>
    19ec:	9e de       	rcall	.-708    	; 0x172a <sysclk_get_per_hz>
    19ee:	9b 01       	movw	r18, r22
    19f0:	ac 01       	movw	r20, r24
    19f2:	8c 81       	ldd	r24, Y+4	; 0x04
    19f4:	9d 81       	ldd	r25, Y+5	; 0x05
    19f6:	fc 01       	movw	r30, r24
    19f8:	80 81       	ld	r24, Z
    19fa:	91 81       	ldd	r25, Z+1	; 0x01
    19fc:	a2 81       	ldd	r26, Z+2	; 0x02
    19fe:	b3 81       	ldd	r27, Z+3	; 0x03
    1a00:	ea 81       	ldd	r30, Y+2	; 0x02
    1a02:	fb 81       	ldd	r31, Y+3	; 0x03
    1a04:	89 01       	movw	r16, r18
    1a06:	9a 01       	movw	r18, r20
    1a08:	ac 01       	movw	r20, r24
    1a0a:	bd 01       	movw	r22, r26
    1a0c:	cf 01       	movw	r24, r30
    1a0e:	2f d0       	rcall	.+94     	; 0x1a6e <usart_set_baudrate>
    1a10:	89 83       	std	Y+1, r24	; 0x01
    1a12:	8a 81       	ldd	r24, Y+2	; 0x02
    1a14:	9b 81       	ldd	r25, Y+3	; 0x03
    1a16:	0a de       	rcall	.-1004   	; 0x162c <usart_tx_enable>
    1a18:	8a 81       	ldd	r24, Y+2	; 0x02
    1a1a:	9b 81       	ldd	r25, Y+3	; 0x03
    1a1c:	ce dd       	rcall	.-1124   	; 0x15ba <usart_rx_enable>
    1a1e:	89 81       	ldd	r24, Y+1	; 0x01
    1a20:	25 96       	adiw	r28, 0x05	; 5
    1a22:	cd bf       	out	0x3d, r28	; 61
    1a24:	de bf       	out	0x3e, r29	; 62
    1a26:	df 91       	pop	r29
    1a28:	cf 91       	pop	r28
    1a2a:	1f 91       	pop	r17
    1a2c:	0f 91       	pop	r16
    1a2e:	08 95       	ret

00001a30 <usart_putchar>:
    1a30:	cf 93       	push	r28
    1a32:	df 93       	push	r29
    1a34:	00 d0       	rcall	.+0      	; 0x1a36 <usart_putchar+0x6>
    1a36:	1f 92       	push	r1
    1a38:	cd b7       	in	r28, 0x3d	; 61
    1a3a:	de b7       	in	r29, 0x3e	; 62
    1a3c:	89 83       	std	Y+1, r24	; 0x01
    1a3e:	9a 83       	std	Y+2, r25	; 0x02
    1a40:	6b 83       	std	Y+3, r22	; 0x03
    1a42:	00 00       	nop
    1a44:	89 81       	ldd	r24, Y+1	; 0x01
    1a46:	9a 81       	ldd	r25, Y+2	; 0x02
    1a48:	24 de       	rcall	.-952    	; 0x1692 <usart_data_register_is_empty>
    1a4a:	98 2f       	mov	r25, r24
    1a4c:	81 e0       	ldi	r24, 0x01	; 1
    1a4e:	89 27       	eor	r24, r25
    1a50:	88 23       	and	r24, r24
    1a52:	c1 f7       	brne	.-16     	; 0x1a44 <usart_putchar+0x14>
    1a54:	89 81       	ldd	r24, Y+1	; 0x01
    1a56:	9a 81       	ldd	r25, Y+2	; 0x02
    1a58:	2b 81       	ldd	r18, Y+3	; 0x03
    1a5a:	fc 01       	movw	r30, r24
    1a5c:	20 83       	st	Z, r18
    1a5e:	80 e0       	ldi	r24, 0x00	; 0
    1a60:	90 e0       	ldi	r25, 0x00	; 0
    1a62:	23 96       	adiw	r28, 0x03	; 3
    1a64:	cd bf       	out	0x3d, r28	; 61
    1a66:	de bf       	out	0x3e, r29	; 62
    1a68:	df 91       	pop	r29
    1a6a:	cf 91       	pop	r28
    1a6c:	08 95       	ret

00001a6e <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    1a6e:	ef 92       	push	r14
    1a70:	ff 92       	push	r15
    1a72:	0f 93       	push	r16
    1a74:	1f 93       	push	r17
    1a76:	cf 93       	push	r28
    1a78:	df 93       	push	r29
    1a7a:	cd b7       	in	r28, 0x3d	; 61
    1a7c:	de b7       	in	r29, 0x3e	; 62
    1a7e:	6f 97       	sbiw	r28, 0x1f	; 31
    1a80:	cd bf       	out	0x3d, r28	; 61
    1a82:	de bf       	out	0x3e, r29	; 62
    1a84:	8e 8b       	std	Y+22, r24	; 0x16
    1a86:	9f 8b       	std	Y+23, r25	; 0x17
    1a88:	48 8f       	std	Y+24, r20	; 0x18
    1a8a:	59 8f       	std	Y+25, r21	; 0x19
    1a8c:	6a 8f       	std	Y+26, r22	; 0x1a
    1a8e:	7b 8f       	std	Y+27, r23	; 0x1b
    1a90:	0c 8f       	std	Y+28, r16	; 0x1c
    1a92:	1d 8f       	std	Y+29, r17	; 0x1d
    1a94:	2e 8f       	std	Y+30, r18	; 0x1e
    1a96:	3f 8f       	std	Y+31, r19	; 0x1f

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
    1a98:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1a9a:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1a9c:	ae 8d       	ldd	r26, Y+30	; 0x1e
    1a9e:	bf 8d       	ldd	r27, Y+31	; 0x1f
    1aa0:	68 94       	set
    1aa2:	12 f8       	bld	r1, 2
    1aa4:	b6 95       	lsr	r27
    1aa6:	a7 95       	ror	r26
    1aa8:	97 95       	ror	r25
    1aaa:	87 95       	ror	r24
    1aac:	16 94       	lsr	r1
    1aae:	d1 f7       	brne	.-12     	; 0x1aa4 <usart_set_baudrate+0x36>
    1ab0:	8e 87       	std	Y+14, r24	; 0x0e
    1ab2:	9f 87       	std	Y+15, r25	; 0x0f
    1ab4:	a8 8b       	std	Y+16, r26	; 0x10
    1ab6:	b9 8b       	std	Y+17, r27	; 0x11
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
    1ab8:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1aba:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1abc:	ae 8d       	ldd	r26, Y+30	; 0x1e
    1abe:	bf 8d       	ldd	r27, Y+31	; 0x1f
    1ac0:	07 2e       	mov	r0, r23
    1ac2:	76 e1       	ldi	r23, 0x16	; 22
    1ac4:	b6 95       	lsr	r27
    1ac6:	a7 95       	ror	r26
    1ac8:	97 95       	ror	r25
    1aca:	87 95       	ror	r24
    1acc:	7a 95       	dec	r23
    1ace:	d1 f7       	brne	.-12     	; 0x1ac4 <usart_set_baudrate+0x56>
    1ad0:	70 2d       	mov	r23, r0
    1ad2:	8a 87       	std	Y+10, r24	; 0x0a
    1ad4:	9b 87       	std	Y+11, r25	; 0x0b
    1ad6:	ac 87       	std	Y+12, r26	; 0x0c
    1ad8:	bd 87       	std	Y+13, r27	; 0x0d

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1ada:	8e 89       	ldd	r24, Y+22	; 0x16
    1adc:	9f 89       	ldd	r25, Y+23	; 0x17
    1ade:	fc 01       	movw	r30, r24
    1ae0:	84 81       	ldd	r24, Z+4	; 0x04
    1ae2:	88 2f       	mov	r24, r24
    1ae4:	90 e0       	ldi	r25, 0x00	; 0
    1ae6:	84 70       	andi	r24, 0x04	; 4
    1ae8:	99 27       	eor	r25, r25
    1aea:	00 97       	sbiw	r24, 0x00	; 0
    1aec:	c1 f4       	brne	.+48     	; 0x1b1e <usart_set_baudrate+0xb0>
		max_rate /= 2;
    1aee:	8e 85       	ldd	r24, Y+14	; 0x0e
    1af0:	9f 85       	ldd	r25, Y+15	; 0x0f
    1af2:	a8 89       	ldd	r26, Y+16	; 0x10
    1af4:	b9 89       	ldd	r27, Y+17	; 0x11
    1af6:	b6 95       	lsr	r27
    1af8:	a7 95       	ror	r26
    1afa:	97 95       	ror	r25
    1afc:	87 95       	ror	r24
    1afe:	8e 87       	std	Y+14, r24	; 0x0e
    1b00:	9f 87       	std	Y+15, r25	; 0x0f
    1b02:	a8 8b       	std	Y+16, r26	; 0x10
    1b04:	b9 8b       	std	Y+17, r27	; 0x11
		min_rate /= 2;
    1b06:	8a 85       	ldd	r24, Y+10	; 0x0a
    1b08:	9b 85       	ldd	r25, Y+11	; 0x0b
    1b0a:	ac 85       	ldd	r26, Y+12	; 0x0c
    1b0c:	bd 85       	ldd	r27, Y+13	; 0x0d
    1b0e:	b6 95       	lsr	r27
    1b10:	a7 95       	ror	r26
    1b12:	97 95       	ror	r25
    1b14:	87 95       	ror	r24
    1b16:	8a 87       	std	Y+10, r24	; 0x0a
    1b18:	9b 87       	std	Y+11, r25	; 0x0b
    1b1a:	ac 87       	std	Y+12, r26	; 0x0c
    1b1c:	bd 87       	std	Y+13, r27	; 0x0d
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    1b1e:	28 8d       	ldd	r18, Y+24	; 0x18
    1b20:	39 8d       	ldd	r19, Y+25	; 0x19
    1b22:	4a 8d       	ldd	r20, Y+26	; 0x1a
    1b24:	5b 8d       	ldd	r21, Y+27	; 0x1b
    1b26:	8e 85       	ldd	r24, Y+14	; 0x0e
    1b28:	9f 85       	ldd	r25, Y+15	; 0x0f
    1b2a:	a8 89       	ldd	r26, Y+16	; 0x10
    1b2c:	b9 89       	ldd	r27, Y+17	; 0x11
    1b2e:	82 17       	cp	r24, r18
    1b30:	93 07       	cpc	r25, r19
    1b32:	a4 07       	cpc	r26, r20
    1b34:	b5 07       	cpc	r27, r21
    1b36:	68 f0       	brcs	.+26     	; 0x1b52 <usart_set_baudrate+0xe4>
    1b38:	28 8d       	ldd	r18, Y+24	; 0x18
    1b3a:	39 8d       	ldd	r19, Y+25	; 0x19
    1b3c:	4a 8d       	ldd	r20, Y+26	; 0x1a
    1b3e:	5b 8d       	ldd	r21, Y+27	; 0x1b
    1b40:	8a 85       	ldd	r24, Y+10	; 0x0a
    1b42:	9b 85       	ldd	r25, Y+11	; 0x0b
    1b44:	ac 85       	ldd	r26, Y+12	; 0x0c
    1b46:	bd 85       	ldd	r27, Y+13	; 0x0d
    1b48:	28 17       	cp	r18, r24
    1b4a:	39 07       	cpc	r19, r25
    1b4c:	4a 07       	cpc	r20, r26
    1b4e:	5b 07       	cpc	r21, r27
    1b50:	10 f4       	brcc	.+4      	; 0x1b56 <usart_set_baudrate+0xe8>
		return false;
    1b52:	80 e0       	ldi	r24, 0x00	; 0
    1b54:	3c c1       	rjmp	.+632    	; 0x1dce <usart_set_baudrate+0x360>
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1b56:	8e 89       	ldd	r24, Y+22	; 0x16
    1b58:	9f 89       	ldd	r25, Y+23	; 0x17
    1b5a:	fc 01       	movw	r30, r24
    1b5c:	84 81       	ldd	r24, Z+4	; 0x04
    1b5e:	88 2f       	mov	r24, r24
    1b60:	90 e0       	ldi	r25, 0x00	; 0
    1b62:	84 70       	andi	r24, 0x04	; 4
    1b64:	99 27       	eor	r25, r25
    1b66:	00 97       	sbiw	r24, 0x00	; 0
    1b68:	61 f4       	brne	.+24     	; 0x1b82 <usart_set_baudrate+0x114>
		baud *= 2;
    1b6a:	88 8d       	ldd	r24, Y+24	; 0x18
    1b6c:	99 8d       	ldd	r25, Y+25	; 0x19
    1b6e:	aa 8d       	ldd	r26, Y+26	; 0x1a
    1b70:	bb 8d       	ldd	r27, Y+27	; 0x1b
    1b72:	88 0f       	add	r24, r24
    1b74:	99 1f       	adc	r25, r25
    1b76:	aa 1f       	adc	r26, r26
    1b78:	bb 1f       	adc	r27, r27
    1b7a:	88 8f       	std	Y+24, r24	; 0x18
    1b7c:	99 8f       	std	Y+25, r25	; 0x19
    1b7e:	aa 8f       	std	Y+26, r26	; 0x1a
    1b80:	bb 8f       	std	Y+27, r27	; 0x1b
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
    1b82:	8f ef       	ldi	r24, 0xFF	; 255
    1b84:	90 e0       	ldi	r25, 0x00	; 0
    1b86:	a0 e0       	ldi	r26, 0x00	; 0
    1b88:	b0 e0       	ldi	r27, 0x00	; 0
    1b8a:	8e 83       	std	Y+6, r24	; 0x06
    1b8c:	9f 83       	std	Y+7, r25	; 0x07
    1b8e:	a8 87       	std	Y+8, r26	; 0x08
    1b90:	b9 87       	std	Y+9, r27	; 0x09
	ratio = cpu_hz / baud;
    1b92:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1b94:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1b96:	ae 8d       	ldd	r26, Y+30	; 0x1e
    1b98:	bf 8d       	ldd	r27, Y+31	; 0x1f
    1b9a:	28 8d       	ldd	r18, Y+24	; 0x18
    1b9c:	39 8d       	ldd	r19, Y+25	; 0x19
    1b9e:	4a 8d       	ldd	r20, Y+26	; 0x1a
    1ba0:	5b 8d       	ldd	r21, Y+27	; 0x1b
    1ba2:	bc 01       	movw	r22, r24
    1ba4:	cd 01       	movw	r24, r26
    1ba6:	0e 94 61 1a 	call	0x34c2	; 0x34c2 <__udivmodsi4>
    1baa:	2a 8b       	std	Y+18, r18	; 0x12
    1bac:	3b 8b       	std	Y+19, r19	; 0x13
    1bae:	4c 8b       	std	Y+20, r20	; 0x14
    1bb0:	5d 8b       	std	Y+21, r21	; 0x15

	for (exp = -7; exp < 7; exp++) {
    1bb2:	89 ef       	ldi	r24, 0xF9	; 249
    1bb4:	89 83       	std	Y+1, r24	; 0x01
    1bb6:	28 c0       	rjmp	.+80     	; 0x1c08 <usart_set_baudrate+0x19a>
		if (ratio < limit) {
    1bb8:	2a 89       	ldd	r18, Y+18	; 0x12
    1bba:	3b 89       	ldd	r19, Y+19	; 0x13
    1bbc:	4c 89       	ldd	r20, Y+20	; 0x14
    1bbe:	5d 89       	ldd	r21, Y+21	; 0x15
    1bc0:	8e 81       	ldd	r24, Y+6	; 0x06
    1bc2:	9f 81       	ldd	r25, Y+7	; 0x07
    1bc4:	a8 85       	ldd	r26, Y+8	; 0x08
    1bc6:	b9 85       	ldd	r27, Y+9	; 0x09
    1bc8:	28 17       	cp	r18, r24
    1bca:	39 07       	cpc	r19, r25
    1bcc:	4a 07       	cpc	r20, r26
    1bce:	5b 07       	cpc	r21, r27
    1bd0:	f8 f0       	brcs	.+62     	; 0x1c10 <usart_set_baudrate+0x1a2>
			break;
		}

		limit <<= 1;
    1bd2:	8e 81       	ldd	r24, Y+6	; 0x06
    1bd4:	9f 81       	ldd	r25, Y+7	; 0x07
    1bd6:	a8 85       	ldd	r26, Y+8	; 0x08
    1bd8:	b9 85       	ldd	r27, Y+9	; 0x09
    1bda:	88 0f       	add	r24, r24
    1bdc:	99 1f       	adc	r25, r25
    1bde:	aa 1f       	adc	r26, r26
    1be0:	bb 1f       	adc	r27, r27
    1be2:	8e 83       	std	Y+6, r24	; 0x06
    1be4:	9f 83       	std	Y+7, r25	; 0x07
    1be6:	a8 87       	std	Y+8, r26	; 0x08
    1be8:	b9 87       	std	Y+9, r27	; 0x09

		if (exp < -3) {
    1bea:	89 81       	ldd	r24, Y+1	; 0x01
    1bec:	8d 3f       	cpi	r24, 0xFD	; 253
    1bee:	4c f4       	brge	.+18     	; 0x1c02 <usart_set_baudrate+0x194>
			limit |= 1;
    1bf0:	8e 81       	ldd	r24, Y+6	; 0x06
    1bf2:	9f 81       	ldd	r25, Y+7	; 0x07
    1bf4:	a8 85       	ldd	r26, Y+8	; 0x08
    1bf6:	b9 85       	ldd	r27, Y+9	; 0x09
    1bf8:	81 60       	ori	r24, 0x01	; 1
    1bfa:	8e 83       	std	Y+6, r24	; 0x06
    1bfc:	9f 83       	std	Y+7, r25	; 0x07
    1bfe:	a8 87       	std	Y+8, r26	; 0x08
    1c00:	b9 87       	std	Y+9, r27	; 0x09

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1c02:	89 81       	ldd	r24, Y+1	; 0x01
    1c04:	8f 5f       	subi	r24, 0xFF	; 255
    1c06:	89 83       	std	Y+1, r24	; 0x01
    1c08:	89 81       	ldd	r24, Y+1	; 0x01
    1c0a:	87 30       	cpi	r24, 0x07	; 7
    1c0c:	ac f2       	brlt	.-86     	; 0x1bb8 <usart_set_baudrate+0x14a>
    1c0e:	01 c0       	rjmp	.+2      	; 0x1c12 <usart_set_baudrate+0x1a4>
		if (ratio < limit) {
			break;
    1c10:	00 00       	nop
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    1c12:	89 81       	ldd	r24, Y+1	; 0x01
    1c14:	88 23       	and	r24, r24
    1c16:	0c f0       	brlt	.+2      	; 0x1c1a <usart_set_baudrate+0x1ac>
    1c18:	88 c0       	rjmp	.+272    	; 0x1d2a <usart_set_baudrate+0x2bc>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    1c1a:	88 8d       	ldd	r24, Y+24	; 0x18
    1c1c:	99 8d       	ldd	r25, Y+25	; 0x19
    1c1e:	aa 8d       	ldd	r26, Y+26	; 0x1a
    1c20:	bb 8d       	ldd	r27, Y+27	; 0x1b
    1c22:	88 0f       	add	r24, r24
    1c24:	99 1f       	adc	r25, r25
    1c26:	aa 1f       	adc	r26, r26
    1c28:	bb 1f       	adc	r27, r27
    1c2a:	88 0f       	add	r24, r24
    1c2c:	99 1f       	adc	r25, r25
    1c2e:	aa 1f       	adc	r26, r26
    1c30:	bb 1f       	adc	r27, r27
    1c32:	88 0f       	add	r24, r24
    1c34:	99 1f       	adc	r25, r25
    1c36:	aa 1f       	adc	r26, r26
    1c38:	bb 1f       	adc	r27, r27
    1c3a:	2c 8d       	ldd	r18, Y+28	; 0x1c
    1c3c:	3d 8d       	ldd	r19, Y+29	; 0x1d
    1c3e:	4e 8d       	ldd	r20, Y+30	; 0x1e
    1c40:	5f 8d       	ldd	r21, Y+31	; 0x1f
    1c42:	79 01       	movw	r14, r18
    1c44:	8a 01       	movw	r16, r20
    1c46:	e8 1a       	sub	r14, r24
    1c48:	f9 0a       	sbc	r15, r25
    1c4a:	0a 0b       	sbc	r16, r26
    1c4c:	1b 0b       	sbc	r17, r27
    1c4e:	d8 01       	movw	r26, r16
    1c50:	c7 01       	movw	r24, r14
    1c52:	8c 8f       	std	Y+28, r24	; 0x1c
    1c54:	9d 8f       	std	Y+29, r25	; 0x1d
    1c56:	ae 8f       	std	Y+30, r26	; 0x1e
    1c58:	bf 8f       	std	Y+31, r27	; 0x1f
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
    1c5a:	89 81       	ldd	r24, Y+1	; 0x01
    1c5c:	8e 3f       	cpi	r24, 0xFE	; 254
    1c5e:	84 f5       	brge	.+96     	; 0x1cc0 <usart_set_baudrate+0x252>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    1c60:	89 81       	ldd	r24, Y+1	; 0x01
    1c62:	99 27       	eor	r25, r25
    1c64:	87 fd       	sbrc	r24, 7
    1c66:	90 95       	com	r25
    1c68:	2d ef       	ldi	r18, 0xFD	; 253
    1c6a:	3f ef       	ldi	r19, 0xFF	; 255
    1c6c:	28 1b       	sub	r18, r24
    1c6e:	39 0b       	sbc	r19, r25
    1c70:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1c72:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1c74:	ae 8d       	ldd	r26, Y+30	; 0x1e
    1c76:	bf 8d       	ldd	r27, Y+31	; 0x1f
    1c78:	7c 01       	movw	r14, r24
    1c7a:	8d 01       	movw	r16, r26
    1c7c:	04 c0       	rjmp	.+8      	; 0x1c86 <usart_set_baudrate+0x218>
    1c7e:	ee 0c       	add	r14, r14
    1c80:	ff 1c       	adc	r15, r15
    1c82:	00 1f       	adc	r16, r16
    1c84:	11 1f       	adc	r17, r17
    1c86:	2a 95       	dec	r18
    1c88:	d2 f7       	brpl	.-12     	; 0x1c7e <usart_set_baudrate+0x210>
    1c8a:	a8 01       	movw	r20, r16
    1c8c:	97 01       	movw	r18, r14
    1c8e:	88 8d       	ldd	r24, Y+24	; 0x18
    1c90:	99 8d       	ldd	r25, Y+25	; 0x19
    1c92:	aa 8d       	ldd	r26, Y+26	; 0x1a
    1c94:	bb 8d       	ldd	r27, Y+27	; 0x1b
    1c96:	b6 95       	lsr	r27
    1c98:	a7 95       	ror	r26
    1c9a:	97 95       	ror	r25
    1c9c:	87 95       	ror	r24
    1c9e:	82 0f       	add	r24, r18
    1ca0:	93 1f       	adc	r25, r19
    1ca2:	a4 1f       	adc	r26, r20
    1ca4:	b5 1f       	adc	r27, r21
    1ca6:	28 8d       	ldd	r18, Y+24	; 0x18
    1ca8:	39 8d       	ldd	r19, Y+25	; 0x19
    1caa:	4a 8d       	ldd	r20, Y+26	; 0x1a
    1cac:	5b 8d       	ldd	r21, Y+27	; 0x1b
    1cae:	bc 01       	movw	r22, r24
    1cb0:	cd 01       	movw	r24, r26
    1cb2:	0e 94 61 1a 	call	0x34c2	; 0x34c2 <__udivmodsi4>
    1cb6:	2a 83       	std	Y+2, r18	; 0x02
    1cb8:	3b 83       	std	Y+3, r19	; 0x03
    1cba:	4c 83       	std	Y+4, r20	; 0x04
    1cbc:	5d 83       	std	Y+5, r21	; 0x05
    1cbe:	6e c0       	rjmp	.+220    	; 0x1d9c <usart_set_baudrate+0x32e>
		} else {
			baud <<= exp + 3;
    1cc0:	89 81       	ldd	r24, Y+1	; 0x01
    1cc2:	99 27       	eor	r25, r25
    1cc4:	87 fd       	sbrc	r24, 7
    1cc6:	90 95       	com	r25
    1cc8:	9c 01       	movw	r18, r24
    1cca:	2d 5f       	subi	r18, 0xFD	; 253
    1ccc:	3f 4f       	sbci	r19, 0xFF	; 255
    1cce:	88 8d       	ldd	r24, Y+24	; 0x18
    1cd0:	99 8d       	ldd	r25, Y+25	; 0x19
    1cd2:	aa 8d       	ldd	r26, Y+26	; 0x1a
    1cd4:	bb 8d       	ldd	r27, Y+27	; 0x1b
    1cd6:	04 c0       	rjmp	.+8      	; 0x1ce0 <usart_set_baudrate+0x272>
    1cd8:	88 0f       	add	r24, r24
    1cda:	99 1f       	adc	r25, r25
    1cdc:	aa 1f       	adc	r26, r26
    1cde:	bb 1f       	adc	r27, r27
    1ce0:	2a 95       	dec	r18
    1ce2:	d2 f7       	brpl	.-12     	; 0x1cd8 <usart_set_baudrate+0x26a>
    1ce4:	88 8f       	std	Y+24, r24	; 0x18
    1ce6:	99 8f       	std	Y+25, r25	; 0x19
    1ce8:	aa 8f       	std	Y+26, r26	; 0x1a
    1cea:	bb 8f       	std	Y+27, r27	; 0x1b
			div = (cpu_hz + baud / 2) / baud;
    1cec:	88 8d       	ldd	r24, Y+24	; 0x18
    1cee:	99 8d       	ldd	r25, Y+25	; 0x19
    1cf0:	aa 8d       	ldd	r26, Y+26	; 0x1a
    1cf2:	bb 8d       	ldd	r27, Y+27	; 0x1b
    1cf4:	9c 01       	movw	r18, r24
    1cf6:	ad 01       	movw	r20, r26
    1cf8:	56 95       	lsr	r21
    1cfa:	47 95       	ror	r20
    1cfc:	37 95       	ror	r19
    1cfe:	27 95       	ror	r18
    1d00:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1d02:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1d04:	ae 8d       	ldd	r26, Y+30	; 0x1e
    1d06:	bf 8d       	ldd	r27, Y+31	; 0x1f
    1d08:	82 0f       	add	r24, r18
    1d0a:	93 1f       	adc	r25, r19
    1d0c:	a4 1f       	adc	r26, r20
    1d0e:	b5 1f       	adc	r27, r21
    1d10:	28 8d       	ldd	r18, Y+24	; 0x18
    1d12:	39 8d       	ldd	r19, Y+25	; 0x19
    1d14:	4a 8d       	ldd	r20, Y+26	; 0x1a
    1d16:	5b 8d       	ldd	r21, Y+27	; 0x1b
    1d18:	bc 01       	movw	r22, r24
    1d1a:	cd 01       	movw	r24, r26
    1d1c:	0e 94 61 1a 	call	0x34c2	; 0x34c2 <__udivmodsi4>
    1d20:	2a 83       	std	Y+2, r18	; 0x02
    1d22:	3b 83       	std	Y+3, r19	; 0x03
    1d24:	4c 83       	std	Y+4, r20	; 0x04
    1d26:	5d 83       	std	Y+5, r21	; 0x05
    1d28:	39 c0       	rjmp	.+114    	; 0x1d9c <usart_set_baudrate+0x32e>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    1d2a:	89 81       	ldd	r24, Y+1	; 0x01
    1d2c:	99 27       	eor	r25, r25
    1d2e:	87 fd       	sbrc	r24, 7
    1d30:	90 95       	com	r25
    1d32:	9c 01       	movw	r18, r24
    1d34:	2d 5f       	subi	r18, 0xFD	; 253
    1d36:	3f 4f       	sbci	r19, 0xFF	; 255
    1d38:	88 8d       	ldd	r24, Y+24	; 0x18
    1d3a:	99 8d       	ldd	r25, Y+25	; 0x19
    1d3c:	aa 8d       	ldd	r26, Y+26	; 0x1a
    1d3e:	bb 8d       	ldd	r27, Y+27	; 0x1b
    1d40:	04 c0       	rjmp	.+8      	; 0x1d4a <usart_set_baudrate+0x2dc>
    1d42:	88 0f       	add	r24, r24
    1d44:	99 1f       	adc	r25, r25
    1d46:	aa 1f       	adc	r26, r26
    1d48:	bb 1f       	adc	r27, r27
    1d4a:	2a 95       	dec	r18
    1d4c:	d2 f7       	brpl	.-12     	; 0x1d42 <usart_set_baudrate+0x2d4>
    1d4e:	88 8f       	std	Y+24, r24	; 0x18
    1d50:	99 8f       	std	Y+25, r25	; 0x19
    1d52:	aa 8f       	std	Y+26, r26	; 0x1a
    1d54:	bb 8f       	std	Y+27, r27	; 0x1b
		div = (cpu_hz + baud / 2) / baud - 1;
    1d56:	88 8d       	ldd	r24, Y+24	; 0x18
    1d58:	99 8d       	ldd	r25, Y+25	; 0x19
    1d5a:	aa 8d       	ldd	r26, Y+26	; 0x1a
    1d5c:	bb 8d       	ldd	r27, Y+27	; 0x1b
    1d5e:	9c 01       	movw	r18, r24
    1d60:	ad 01       	movw	r20, r26
    1d62:	56 95       	lsr	r21
    1d64:	47 95       	ror	r20
    1d66:	37 95       	ror	r19
    1d68:	27 95       	ror	r18
    1d6a:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1d6c:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1d6e:	ae 8d       	ldd	r26, Y+30	; 0x1e
    1d70:	bf 8d       	ldd	r27, Y+31	; 0x1f
    1d72:	82 0f       	add	r24, r18
    1d74:	93 1f       	adc	r25, r19
    1d76:	a4 1f       	adc	r26, r20
    1d78:	b5 1f       	adc	r27, r21
    1d7a:	28 8d       	ldd	r18, Y+24	; 0x18
    1d7c:	39 8d       	ldd	r19, Y+25	; 0x19
    1d7e:	4a 8d       	ldd	r20, Y+26	; 0x1a
    1d80:	5b 8d       	ldd	r21, Y+27	; 0x1b
    1d82:	bc 01       	movw	r22, r24
    1d84:	cd 01       	movw	r24, r26
    1d86:	0e 94 61 1a 	call	0x34c2	; 0x34c2 <__udivmodsi4>
    1d8a:	da 01       	movw	r26, r20
    1d8c:	c9 01       	movw	r24, r18
    1d8e:	01 97       	sbiw	r24, 0x01	; 1
    1d90:	a1 09       	sbc	r26, r1
    1d92:	b1 09       	sbc	r27, r1
    1d94:	8a 83       	std	Y+2, r24	; 0x02
    1d96:	9b 83       	std	Y+3, r25	; 0x03
    1d98:	ac 83       	std	Y+4, r26	; 0x04
    1d9a:	bd 83       	std	Y+5, r27	; 0x05
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    1d9c:	8a 81       	ldd	r24, Y+2	; 0x02
    1d9e:	9b 81       	ldd	r25, Y+3	; 0x03
    1da0:	ac 81       	ldd	r26, Y+4	; 0x04
    1da2:	bd 81       	ldd	r27, Y+5	; 0x05
    1da4:	89 2f       	mov	r24, r25
    1da6:	9a 2f       	mov	r25, r26
    1da8:	ab 2f       	mov	r26, r27
    1daa:	bb 27       	eor	r27, r27
    1dac:	98 2f       	mov	r25, r24
    1dae:	9f 70       	andi	r25, 0x0F	; 15
    1db0:	89 81       	ldd	r24, Y+1	; 0x01
    1db2:	82 95       	swap	r24
    1db4:	80 7f       	andi	r24, 0xF0	; 240
    1db6:	29 2f       	mov	r18, r25
    1db8:	28 2b       	or	r18, r24
    1dba:	8e 89       	ldd	r24, Y+22	; 0x16
    1dbc:	9f 89       	ldd	r25, Y+23	; 0x17
    1dbe:	fc 01       	movw	r30, r24
    1dc0:	27 83       	std	Z+7, r18	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
    1dc2:	2a 81       	ldd	r18, Y+2	; 0x02
    1dc4:	8e 89       	ldd	r24, Y+22	; 0x16
    1dc6:	9f 89       	ldd	r25, Y+23	; 0x17
    1dc8:	fc 01       	movw	r30, r24
    1dca:	26 83       	std	Z+6, r18	; 0x06

	return true;
    1dcc:	81 e0       	ldi	r24, 0x01	; 1
}
    1dce:	6f 96       	adiw	r28, 0x1f	; 31
    1dd0:	cd bf       	out	0x3d, r28	; 61
    1dd2:	de bf       	out	0x3e, r29	; 62
    1dd4:	df 91       	pop	r29
    1dd6:	cf 91       	pop	r28
    1dd8:	1f 91       	pop	r17
    1dda:	0f 91       	pop	r16
    1ddc:	ff 90       	pop	r15
    1dde:	ef 90       	pop	r14
    1de0:	08 95       	ret

00001de2 <cpu_irq_save>:
	//:    ()
	usart_putchar(USART_COMP,COMMAND_KEY);							//':'
	usart_putchar(USART_COMP,DATA);									//<data>
	usart_putchar(USART_COMP, (uint8_t)(256 - DATA));				//<CS>
	usart_putchar(USART_COMP,COMMAND_LOCK);							//'\r'
}
    1de2:	cf 93       	push	r28
    1de4:	df 93       	push	r29
    1de6:	1f 92       	push	r1
    1de8:	cd b7       	in	r28, 0x3d	; 61
    1dea:	de b7       	in	r29, 0x3e	; 62
    1dec:	8f e3       	ldi	r24, 0x3F	; 63
    1dee:	90 e0       	ldi	r25, 0x00	; 0
    1df0:	fc 01       	movw	r30, r24
    1df2:	80 81       	ld	r24, Z
    1df4:	89 83       	std	Y+1, r24	; 0x01
    1df6:	f8 94       	cli
    1df8:	89 81       	ldd	r24, Y+1	; 0x01
    1dfa:	0f 90       	pop	r0
    1dfc:	df 91       	pop	r29
    1dfe:	cf 91       	pop	r28
    1e00:	08 95       	ret

00001e02 <cpu_irq_restore>:
    1e02:	cf 93       	push	r28
    1e04:	df 93       	push	r29
    1e06:	1f 92       	push	r1
    1e08:	cd b7       	in	r28, 0x3d	; 61
    1e0a:	de b7       	in	r29, 0x3e	; 62
    1e0c:	89 83       	std	Y+1, r24	; 0x01
    1e0e:	8f e3       	ldi	r24, 0x3F	; 63
    1e10:	90 e0       	ldi	r25, 0x00	; 0
    1e12:	29 81       	ldd	r18, Y+1	; 0x01
    1e14:	fc 01       	movw	r30, r24
    1e16:	20 83       	st	Z, r18
    1e18:	0f 90       	pop	r0
    1e1a:	df 91       	pop	r29
    1e1c:	cf 91       	pop	r28
    1e1e:	08 95       	ret

00001e20 <osc_enable_internal>:
    1e20:	cf 93       	push	r28
    1e22:	df 93       	push	r29
    1e24:	00 d0       	rcall	.+0      	; 0x1e26 <osc_enable_internal+0x6>
    1e26:	cd b7       	in	r28, 0x3d	; 61
    1e28:	de b7       	in	r29, 0x3e	; 62
    1e2a:	8a 83       	std	Y+2, r24	; 0x02
    1e2c:	da df       	rcall	.-76     	; 0x1de2 <cpu_irq_save>
    1e2e:	89 83       	std	Y+1, r24	; 0x01
    1e30:	80 e5       	ldi	r24, 0x50	; 80
    1e32:	90 e0       	ldi	r25, 0x00	; 0
    1e34:	20 e5       	ldi	r18, 0x50	; 80
    1e36:	30 e0       	ldi	r19, 0x00	; 0
    1e38:	f9 01       	movw	r30, r18
    1e3a:	30 81       	ld	r19, Z
    1e3c:	2a 81       	ldd	r18, Y+2	; 0x02
    1e3e:	23 2b       	or	r18, r19
    1e40:	fc 01       	movw	r30, r24
    1e42:	20 83       	st	Z, r18
    1e44:	89 81       	ldd	r24, Y+1	; 0x01
    1e46:	dd df       	rcall	.-70     	; 0x1e02 <cpu_irq_restore>
    1e48:	0f 90       	pop	r0
    1e4a:	0f 90       	pop	r0
    1e4c:	df 91       	pop	r29
    1e4e:	cf 91       	pop	r28
    1e50:	08 95       	ret

00001e52 <osc_enable_external>:
    1e52:	cf 93       	push	r28
    1e54:	df 93       	push	r29
    1e56:	1f 92       	push	r1
    1e58:	cd b7       	in	r28, 0x3d	; 61
    1e5a:	de b7       	in	r29, 0x3e	; 62
    1e5c:	89 83       	std	Y+1, r24	; 0x01
    1e5e:	0f 90       	pop	r0
    1e60:	df 91       	pop	r29
    1e62:	cf 91       	pop	r28
    1e64:	08 95       	ret

00001e66 <osc_disable>:
    1e66:	cf 93       	push	r28
    1e68:	df 93       	push	r29
    1e6a:	00 d0       	rcall	.+0      	; 0x1e6c <osc_disable+0x6>
    1e6c:	cd b7       	in	r28, 0x3d	; 61
    1e6e:	de b7       	in	r29, 0x3e	; 62
    1e70:	8a 83       	std	Y+2, r24	; 0x02
    1e72:	b7 df       	rcall	.-146    	; 0x1de2 <cpu_irq_save>
    1e74:	89 83       	std	Y+1, r24	; 0x01
    1e76:	80 e5       	ldi	r24, 0x50	; 80
    1e78:	90 e0       	ldi	r25, 0x00	; 0
    1e7a:	20 e5       	ldi	r18, 0x50	; 80
    1e7c:	30 e0       	ldi	r19, 0x00	; 0
    1e7e:	f9 01       	movw	r30, r18
    1e80:	20 81       	ld	r18, Z
    1e82:	32 2f       	mov	r19, r18
    1e84:	2a 81       	ldd	r18, Y+2	; 0x02
    1e86:	20 95       	com	r18
    1e88:	23 23       	and	r18, r19
    1e8a:	fc 01       	movw	r30, r24
    1e8c:	20 83       	st	Z, r18
    1e8e:	89 81       	ldd	r24, Y+1	; 0x01
    1e90:	b8 df       	rcall	.-144    	; 0x1e02 <cpu_irq_restore>
    1e92:	0f 90       	pop	r0
    1e94:	0f 90       	pop	r0
    1e96:	df 91       	pop	r29
    1e98:	cf 91       	pop	r28
    1e9a:	08 95       	ret

00001e9c <osc_enable>:
    1e9c:	cf 93       	push	r28
    1e9e:	df 93       	push	r29
    1ea0:	1f 92       	push	r1
    1ea2:	cd b7       	in	r28, 0x3d	; 61
    1ea4:	de b7       	in	r29, 0x3e	; 62
    1ea6:	89 83       	std	Y+1, r24	; 0x01
    1ea8:	89 81       	ldd	r24, Y+1	; 0x01
    1eaa:	88 30       	cpi	r24, 0x08	; 8
    1eac:	19 f0       	breq	.+6      	; 0x1eb4 <osc_enable+0x18>
    1eae:	89 81       	ldd	r24, Y+1	; 0x01
    1eb0:	b7 df       	rcall	.-146    	; 0x1e20 <osc_enable_internal>
    1eb2:	02 c0       	rjmp	.+4      	; 0x1eb8 <osc_enable+0x1c>
    1eb4:	89 81       	ldd	r24, Y+1	; 0x01
    1eb6:	cd df       	rcall	.-102    	; 0x1e52 <osc_enable_external>
    1eb8:	0f 90       	pop	r0
    1eba:	df 91       	pop	r29
    1ebc:	cf 91       	pop	r28
    1ebe:	08 95       	ret

00001ec0 <osc_is_ready>:
    1ec0:	cf 93       	push	r28
    1ec2:	df 93       	push	r29
    1ec4:	1f 92       	push	r1
    1ec6:	cd b7       	in	r28, 0x3d	; 61
    1ec8:	de b7       	in	r29, 0x3e	; 62
    1eca:	89 83       	std	Y+1, r24	; 0x01
    1ecc:	80 e5       	ldi	r24, 0x50	; 80
    1ece:	90 e0       	ldi	r25, 0x00	; 0
    1ed0:	fc 01       	movw	r30, r24
    1ed2:	91 81       	ldd	r25, Z+1	; 0x01
    1ed4:	89 81       	ldd	r24, Y+1	; 0x01
    1ed6:	98 23       	and	r25, r24
    1ed8:	81 e0       	ldi	r24, 0x01	; 1
    1eda:	99 23       	and	r25, r25
    1edc:	09 f4       	brne	.+2      	; 0x1ee0 <osc_is_ready+0x20>
    1ede:	80 e0       	ldi	r24, 0x00	; 0
    1ee0:	0f 90       	pop	r0
    1ee2:	df 91       	pop	r29
    1ee4:	cf 91       	pop	r28
    1ee6:	08 95       	ret

00001ee8 <osc_wait_ready>:
    1ee8:	cf 93       	push	r28
    1eea:	df 93       	push	r29
    1eec:	1f 92       	push	r1
    1eee:	cd b7       	in	r28, 0x3d	; 61
    1ef0:	de b7       	in	r29, 0x3e	; 62
    1ef2:	89 83       	std	Y+1, r24	; 0x01
    1ef4:	00 00       	nop
    1ef6:	89 81       	ldd	r24, Y+1	; 0x01
    1ef8:	e3 df       	rcall	.-58     	; 0x1ec0 <osc_is_ready>
    1efa:	98 2f       	mov	r25, r24
    1efc:	81 e0       	ldi	r24, 0x01	; 1
    1efe:	89 27       	eor	r24, r25
    1f00:	88 23       	and	r24, r24
    1f02:	c9 f7       	brne	.-14     	; 0x1ef6 <osc_wait_ready+0xe>
    1f04:	0f 90       	pop	r0
    1f06:	df 91       	pop	r29
    1f08:	cf 91       	pop	r28
    1f0a:	08 95       	ret

00001f0c <sysclk_get_main_hz>:
    1f0c:	cf 93       	push	r28
    1f0e:	df 93       	push	r29
    1f10:	cd b7       	in	r28, 0x3d	; 61
    1f12:	de b7       	in	r29, 0x3e	; 62
    1f14:	80 e0       	ldi	r24, 0x00	; 0
    1f16:	98 e4       	ldi	r25, 0x48	; 72
    1f18:	a8 ee       	ldi	r26, 0xE8	; 232
    1f1a:	b1 e0       	ldi	r27, 0x01	; 1
    1f1c:	bc 01       	movw	r22, r24
    1f1e:	cd 01       	movw	r24, r26
    1f20:	df 91       	pop	r29
    1f22:	cf 91       	pop	r28
    1f24:	08 95       	ret

00001f26 <sysclk_get_per4_hz>:
    1f26:	cf 93       	push	r28
    1f28:	df 93       	push	r29
    1f2a:	1f 92       	push	r1
    1f2c:	cd b7       	in	r28, 0x3d	; 61
    1f2e:	de b7       	in	r29, 0x3e	; 62
    1f30:	19 82       	std	Y+1, r1	; 0x01
    1f32:	ec df       	rcall	.-40     	; 0x1f0c <sysclk_get_main_hz>
    1f34:	dc 01       	movw	r26, r24
    1f36:	cb 01       	movw	r24, r22
    1f38:	29 81       	ldd	r18, Y+1	; 0x01
    1f3a:	22 2f       	mov	r18, r18
    1f3c:	30 e0       	ldi	r19, 0x00	; 0
    1f3e:	02 2e       	mov	r0, r18
    1f40:	04 c0       	rjmp	.+8      	; 0x1f4a <sysclk_get_per4_hz+0x24>
    1f42:	b6 95       	lsr	r27
    1f44:	a7 95       	ror	r26
    1f46:	97 95       	ror	r25
    1f48:	87 95       	ror	r24
    1f4a:	0a 94       	dec	r0
    1f4c:	d2 f7       	brpl	.-12     	; 0x1f42 <sysclk_get_per4_hz+0x1c>
    1f4e:	bc 01       	movw	r22, r24
    1f50:	cd 01       	movw	r24, r26
    1f52:	0f 90       	pop	r0
    1f54:	df 91       	pop	r29
    1f56:	cf 91       	pop	r28
    1f58:	08 95       	ret

00001f5a <sysclk_get_per2_hz>:
    1f5a:	cf 93       	push	r28
    1f5c:	df 93       	push	r29
    1f5e:	cd b7       	in	r28, 0x3d	; 61
    1f60:	de b7       	in	r29, 0x3e	; 62
    1f62:	e1 df       	rcall	.-62     	; 0x1f26 <sysclk_get_per4_hz>
    1f64:	dc 01       	movw	r26, r24
    1f66:	cb 01       	movw	r24, r22
    1f68:	bc 01       	movw	r22, r24
    1f6a:	cd 01       	movw	r24, r26
    1f6c:	df 91       	pop	r29
    1f6e:	cf 91       	pop	r28
    1f70:	08 95       	ret

00001f72 <sysclk_get_per_hz>:
    1f72:	cf 93       	push	r28
    1f74:	df 93       	push	r29
    1f76:	cd b7       	in	r28, 0x3d	; 61
    1f78:	de b7       	in	r29, 0x3e	; 62
    1f7a:	ef df       	rcall	.-34     	; 0x1f5a <sysclk_get_per2_hz>
    1f7c:	dc 01       	movw	r26, r24
    1f7e:	cb 01       	movw	r24, r22
    1f80:	bc 01       	movw	r22, r24
    1f82:	cd 01       	movw	r24, r26
    1f84:	df 91       	pop	r29
    1f86:	cf 91       	pop	r28
    1f88:	08 95       	ret

00001f8a <sysclk_get_cpu_hz>:
    1f8a:	cf 93       	push	r28
    1f8c:	df 93       	push	r29
    1f8e:	cd b7       	in	r28, 0x3d	; 61
    1f90:	de b7       	in	r29, 0x3e	; 62
    1f92:	ef df       	rcall	.-34     	; 0x1f72 <sysclk_get_per_hz>
    1f94:	dc 01       	movw	r26, r24
    1f96:	cb 01       	movw	r24, r22
    1f98:	bc 01       	movw	r22, r24
    1f9a:	cd 01       	movw	r24, r26
    1f9c:	df 91       	pop	r29
    1f9e:	cf 91       	pop	r28
    1fa0:	08 95       	ret

00001fa2 <__portable_avr_delay_cycles>:
    1fa2:	61 50       	subi	r22, 0x01	; 1
    1fa4:	71 09       	sbc	r23, r1
    1fa6:	81 09       	sbc	r24, r1
    1fa8:	91 09       	sbc	r25, r1
    1faa:	d9 f7       	brne	.-10     	; 0x1fa2 <__portable_avr_delay_cycles>
    1fac:	08 95       	ret

00001fae <ioport_set_value>:
    1fae:	cf 93       	push	r28
    1fb0:	df 93       	push	r29
    1fb2:	cd b7       	in	r28, 0x3d	; 61
    1fb4:	de b7       	in	r29, 0x3e	; 62
    1fb6:	2b 97       	sbiw	r28, 0x0b	; 11
    1fb8:	cd bf       	out	0x3d, r28	; 61
    1fba:	de bf       	out	0x3e, r29	; 62
    1fbc:	8a 87       	std	Y+10, r24	; 0x0a
    1fbe:	6b 87       	std	Y+11, r22	; 0x0b
    1fc0:	8a 85       	ldd	r24, Y+10	; 0x0a
    1fc2:	89 83       	std	Y+1, r24	; 0x01
    1fc4:	8b 85       	ldd	r24, Y+11	; 0x0b
    1fc6:	8a 83       	std	Y+2, r24	; 0x02
    1fc8:	89 81       	ldd	r24, Y+1	; 0x01
    1fca:	8b 83       	std	Y+3, r24	; 0x03
    1fcc:	8b 81       	ldd	r24, Y+3	; 0x03
    1fce:	8c 83       	std	Y+4, r24	; 0x04
    1fd0:	8c 81       	ldd	r24, Y+4	; 0x04
    1fd2:	86 95       	lsr	r24
    1fd4:	86 95       	lsr	r24
    1fd6:	86 95       	lsr	r24
    1fd8:	8d 83       	std	Y+5, r24	; 0x05
    1fda:	8d 81       	ldd	r24, Y+5	; 0x05
    1fdc:	88 2f       	mov	r24, r24
    1fde:	90 e0       	ldi	r25, 0x00	; 0
    1fe0:	88 0f       	add	r24, r24
    1fe2:	99 1f       	adc	r25, r25
    1fe4:	82 95       	swap	r24
    1fe6:	92 95       	swap	r25
    1fe8:	90 7f       	andi	r25, 0xF0	; 240
    1fea:	98 27       	eor	r25, r24
    1fec:	80 7f       	andi	r24, 0xF0	; 240
    1fee:	98 27       	eor	r25, r24
    1ff0:	9a 5f       	subi	r25, 0xFA	; 250
    1ff2:	8e 83       	std	Y+6, r24	; 0x06
    1ff4:	9f 83       	std	Y+7, r25	; 0x07
    1ff6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ff8:	88 23       	and	r24, r24
    1ffa:	a9 f0       	breq	.+42     	; 0x2026 <ioport_set_value+0x78>
    1ffc:	89 81       	ldd	r24, Y+1	; 0x01
    1ffe:	88 87       	std	Y+8, r24	; 0x08
    2000:	88 85       	ldd	r24, Y+8	; 0x08
    2002:	88 2f       	mov	r24, r24
    2004:	90 e0       	ldi	r25, 0x00	; 0
    2006:	9c 01       	movw	r18, r24
    2008:	27 70       	andi	r18, 0x07	; 7
    200a:	33 27       	eor	r19, r19
    200c:	81 e0       	ldi	r24, 0x01	; 1
    200e:	90 e0       	ldi	r25, 0x00	; 0
    2010:	02 c0       	rjmp	.+4      	; 0x2016 <ioport_set_value+0x68>
    2012:	88 0f       	add	r24, r24
    2014:	99 1f       	adc	r25, r25
    2016:	2a 95       	dec	r18
    2018:	e2 f7       	brpl	.-8      	; 0x2012 <ioport_set_value+0x64>
    201a:	28 2f       	mov	r18, r24
    201c:	8e 81       	ldd	r24, Y+6	; 0x06
    201e:	9f 81       	ldd	r25, Y+7	; 0x07
    2020:	fc 01       	movw	r30, r24
    2022:	25 83       	std	Z+5, r18	; 0x05
    2024:	14 c0       	rjmp	.+40     	; 0x204e <ioport_set_value+0xa0>
    2026:	89 81       	ldd	r24, Y+1	; 0x01
    2028:	89 87       	std	Y+9, r24	; 0x09
    202a:	89 85       	ldd	r24, Y+9	; 0x09
    202c:	88 2f       	mov	r24, r24
    202e:	90 e0       	ldi	r25, 0x00	; 0
    2030:	9c 01       	movw	r18, r24
    2032:	27 70       	andi	r18, 0x07	; 7
    2034:	33 27       	eor	r19, r19
    2036:	81 e0       	ldi	r24, 0x01	; 1
    2038:	90 e0       	ldi	r25, 0x00	; 0
    203a:	02 c0       	rjmp	.+4      	; 0x2040 <ioport_set_value+0x92>
    203c:	88 0f       	add	r24, r24
    203e:	99 1f       	adc	r25, r25
    2040:	2a 95       	dec	r18
    2042:	e2 f7       	brpl	.-8      	; 0x203c <ioport_set_value+0x8e>
    2044:	28 2f       	mov	r18, r24
    2046:	8e 81       	ldd	r24, Y+6	; 0x06
    2048:	9f 81       	ldd	r25, Y+7	; 0x07
    204a:	fc 01       	movw	r30, r24
    204c:	26 83       	std	Z+6, r18	; 0x06
    204e:	2b 96       	adiw	r28, 0x0b	; 11
    2050:	cd bf       	out	0x3d, r28	; 61
    2052:	de bf       	out	0x3e, r29	; 62
    2054:	df 91       	pop	r29
    2056:	cf 91       	pop	r28
    2058:	08 95       	ret

0000205a <pmic_init>:
    205a:	cf 93       	push	r28
    205c:	df 93       	push	r29
    205e:	cd b7       	in	r28, 0x3d	; 61
    2060:	de b7       	in	r29, 0x3e	; 62
    2062:	80 ea       	ldi	r24, 0xA0	; 160
    2064:	90 e0       	ldi	r25, 0x00	; 0
    2066:	27 e0       	ldi	r18, 0x07	; 7
    2068:	fc 01       	movw	r30, r24
    206a:	22 83       	std	Z+2, r18	; 0x02
    206c:	df 91       	pop	r29
    206e:	cf 91       	pop	r28
    2070:	08 95       	ret

00002072 <tc_set_overflow_interrupt_level>:
    2072:	cf 93       	push	r28
    2074:	df 93       	push	r29
    2076:	00 d0       	rcall	.+0      	; 0x2078 <tc_set_overflow_interrupt_level+0x6>
    2078:	00 d0       	rcall	.+0      	; 0x207a <tc_set_overflow_interrupt_level+0x8>
    207a:	cd b7       	in	r28, 0x3d	; 61
    207c:	de b7       	in	r29, 0x3e	; 62
    207e:	89 83       	std	Y+1, r24	; 0x01
    2080:	9a 83       	std	Y+2, r25	; 0x02
    2082:	6b 83       	std	Y+3, r22	; 0x03
    2084:	7c 83       	std	Y+4, r23	; 0x04
    2086:	89 81       	ldd	r24, Y+1	; 0x01
    2088:	9a 81       	ldd	r25, Y+2	; 0x02
    208a:	fc 01       	movw	r30, r24
    208c:	86 81       	ldd	r24, Z+6	; 0x06
    208e:	28 2f       	mov	r18, r24
    2090:	2c 7f       	andi	r18, 0xFC	; 252
    2092:	89 81       	ldd	r24, Y+1	; 0x01
    2094:	9a 81       	ldd	r25, Y+2	; 0x02
    2096:	fc 01       	movw	r30, r24
    2098:	26 83       	std	Z+6, r18	; 0x06
    209a:	89 81       	ldd	r24, Y+1	; 0x01
    209c:	9a 81       	ldd	r25, Y+2	; 0x02
    209e:	fc 01       	movw	r30, r24
    20a0:	96 81       	ldd	r25, Z+6	; 0x06
    20a2:	8b 81       	ldd	r24, Y+3	; 0x03
    20a4:	29 2f       	mov	r18, r25
    20a6:	28 2b       	or	r18, r24
    20a8:	89 81       	ldd	r24, Y+1	; 0x01
    20aa:	9a 81       	ldd	r25, Y+2	; 0x02
    20ac:	fc 01       	movw	r30, r24
    20ae:	26 83       	std	Z+6, r18	; 0x06
    20b0:	24 96       	adiw	r28, 0x04	; 4
    20b2:	cd bf       	out	0x3d, r28	; 61
    20b4:	de bf       	out	0x3e, r29	; 62
    20b6:	df 91       	pop	r29
    20b8:	cf 91       	pop	r28
    20ba:	08 95       	ret

000020bc <tc_write_clock_source>:
    20bc:	cf 93       	push	r28
    20be:	df 93       	push	r29
    20c0:	00 d0       	rcall	.+0      	; 0x20c2 <tc_write_clock_source+0x6>
    20c2:	00 d0       	rcall	.+0      	; 0x20c4 <tc_write_clock_source+0x8>
    20c4:	cd b7       	in	r28, 0x3d	; 61
    20c6:	de b7       	in	r29, 0x3e	; 62
    20c8:	89 83       	std	Y+1, r24	; 0x01
    20ca:	9a 83       	std	Y+2, r25	; 0x02
    20cc:	6b 83       	std	Y+3, r22	; 0x03
    20ce:	7c 83       	std	Y+4, r23	; 0x04
    20d0:	89 81       	ldd	r24, Y+1	; 0x01
    20d2:	9a 81       	ldd	r25, Y+2	; 0x02
    20d4:	fc 01       	movw	r30, r24
    20d6:	80 81       	ld	r24, Z
    20d8:	98 2f       	mov	r25, r24
    20da:	90 7f       	andi	r25, 0xF0	; 240
    20dc:	8b 81       	ldd	r24, Y+3	; 0x03
    20de:	29 2f       	mov	r18, r25
    20e0:	28 2b       	or	r18, r24
    20e2:	89 81       	ldd	r24, Y+1	; 0x01
    20e4:	9a 81       	ldd	r25, Y+2	; 0x02
    20e6:	fc 01       	movw	r30, r24
    20e8:	20 83       	st	Z, r18
    20ea:	24 96       	adiw	r28, 0x04	; 4
    20ec:	cd bf       	out	0x3d, r28	; 61
    20ee:	de bf       	out	0x3e, r29	; 62
    20f0:	df 91       	pop	r29
    20f2:	cf 91       	pop	r28
    20f4:	08 95       	ret

000020f6 <tc_set_wgm>:
    20f6:	cf 93       	push	r28
    20f8:	df 93       	push	r29
    20fa:	00 d0       	rcall	.+0      	; 0x20fc <tc_set_wgm+0x6>
    20fc:	00 d0       	rcall	.+0      	; 0x20fe <tc_set_wgm+0x8>
    20fe:	cd b7       	in	r28, 0x3d	; 61
    2100:	de b7       	in	r29, 0x3e	; 62
    2102:	89 83       	std	Y+1, r24	; 0x01
    2104:	9a 83       	std	Y+2, r25	; 0x02
    2106:	6b 83       	std	Y+3, r22	; 0x03
    2108:	7c 83       	std	Y+4, r23	; 0x04
    210a:	89 81       	ldd	r24, Y+1	; 0x01
    210c:	9a 81       	ldd	r25, Y+2	; 0x02
    210e:	fc 01       	movw	r30, r24
    2110:	81 81       	ldd	r24, Z+1	; 0x01
    2112:	98 2f       	mov	r25, r24
    2114:	98 7f       	andi	r25, 0xF8	; 248
    2116:	8b 81       	ldd	r24, Y+3	; 0x03
    2118:	29 2f       	mov	r18, r25
    211a:	28 2b       	or	r18, r24
    211c:	89 81       	ldd	r24, Y+1	; 0x01
    211e:	9a 81       	ldd	r25, Y+2	; 0x02
    2120:	fc 01       	movw	r30, r24
    2122:	21 83       	std	Z+1, r18	; 0x01
    2124:	24 96       	adiw	r28, 0x04	; 4
    2126:	cd bf       	out	0x3d, r28	; 61
    2128:	de bf       	out	0x3e, r29	; 62
    212a:	df 91       	pop	r29
    212c:	cf 91       	pop	r28
    212e:	08 95       	ret

00002130 <usart_set_rx_interrupt_level>:
    2130:	cf 93       	push	r28
    2132:	df 93       	push	r29
    2134:	00 d0       	rcall	.+0      	; 0x2136 <usart_set_rx_interrupt_level+0x6>
    2136:	00 d0       	rcall	.+0      	; 0x2138 <usart_set_rx_interrupt_level+0x8>
    2138:	cd b7       	in	r28, 0x3d	; 61
    213a:	de b7       	in	r29, 0x3e	; 62
    213c:	89 83       	std	Y+1, r24	; 0x01
    213e:	9a 83       	std	Y+2, r25	; 0x02
    2140:	6b 83       	std	Y+3, r22	; 0x03
    2142:	7c 83       	std	Y+4, r23	; 0x04
    2144:	89 81       	ldd	r24, Y+1	; 0x01
    2146:	9a 81       	ldd	r25, Y+2	; 0x02
    2148:	fc 01       	movw	r30, r24
    214a:	83 81       	ldd	r24, Z+3	; 0x03
    214c:	98 2f       	mov	r25, r24
    214e:	9f 7c       	andi	r25, 0xCF	; 207
    2150:	8b 81       	ldd	r24, Y+3	; 0x03
    2152:	82 95       	swap	r24
    2154:	80 7f       	andi	r24, 0xF0	; 240
    2156:	29 2f       	mov	r18, r25
    2158:	28 2b       	or	r18, r24
    215a:	89 81       	ldd	r24, Y+1	; 0x01
    215c:	9a 81       	ldd	r25, Y+2	; 0x02
    215e:	fc 01       	movw	r30, r24
    2160:	23 83       	std	Z+3, r18	; 0x03
    2162:	24 96       	adiw	r28, 0x04	; 4
    2164:	cd bf       	out	0x3d, r28	; 61
    2166:	de bf       	out	0x3e, r29	; 62
    2168:	df 91       	pop	r29
    216a:	cf 91       	pop	r28
    216c:	08 95       	ret

0000216e <__vector_88>:
    216e:	1f 92       	push	r1
    2170:	0f 92       	push	r0
    2172:	00 90 3f 00 	lds	r0, 0x003F
    2176:	0f 92       	push	r0
    2178:	11 24       	eor	r1, r1
    217a:	2f 93       	push	r18
    217c:	8f 93       	push	r24
    217e:	9f 93       	push	r25
    2180:	ef 93       	push	r30
    2182:	ff 93       	push	r31
    2184:	cf 93       	push	r28
    2186:	df 93       	push	r29
    2188:	cd b7       	in	r28, 0x3d	; 61
    218a:	de b7       	in	r29, 0x3e	; 62
    218c:	f8 94       	cli
    218e:	80 ea       	ldi	r24, 0xA0	; 160
    2190:	99 e0       	ldi	r25, 0x09	; 9
    2192:	fc 01       	movw	r30, r24
    2194:	80 81       	ld	r24, Z
    2196:	80 93 5c 20 	sts	0x205C, r24
    219a:	80 91 59 20 	lds	r24, 0x2059
    219e:	90 91 5a 20 	lds	r25, 0x205A
    21a2:	00 97       	sbiw	r24, 0x00	; 0
    21a4:	f9 f0       	breq	.+62     	; 0x21e4 <__vector_88+0x76>
    21a6:	81 e0       	ldi	r24, 0x01	; 1
    21a8:	90 e0       	ldi	r25, 0x00	; 0
    21aa:	80 93 59 20 	sts	0x2059, r24
    21ae:	90 93 5a 20 	sts	0x205A, r25
    21b2:	80 91 58 20 	lds	r24, 0x2058
    21b6:	88 2f       	mov	r24, r24
    21b8:	90 e0       	ldi	r25, 0x00	; 0
    21ba:	20 91 5c 20 	lds	r18, 0x205C
    21be:	88 51       	subi	r24, 0x18	; 24
    21c0:	9f 4d       	sbci	r25, 0xDF	; 223
    21c2:	fc 01       	movw	r30, r24
    21c4:	20 83       	st	Z, r18
    21c6:	80 91 58 20 	lds	r24, 0x2058
    21ca:	8f 5f       	subi	r24, 0xFF	; 255
    21cc:	80 93 58 20 	sts	0x2058, r24
    21d0:	10 92 5b 20 	sts	0x205B, r1
    21d4:	80 91 5c 20 	lds	r24, 0x205C
    21d8:	8d 30       	cpi	r24, 0x0D	; 13
    21da:	e9 f4       	brne	.+58     	; 0x2216 <__vector_88+0xa8>
    21dc:	81 e0       	ldi	r24, 0x01	; 1
    21de:	80 93 5b 20 	sts	0x205B, r24
    21e2:	19 c0       	rjmp	.+50     	; 0x2216 <__vector_88+0xa8>
    21e4:	80 91 5c 20 	lds	r24, 0x205C
    21e8:	8a 33       	cpi	r24, 0x3A	; 58
    21ea:	a9 f4       	brne	.+42     	; 0x2216 <__vector_88+0xa8>
    21ec:	80 91 6f 20 	lds	r24, 0x206F
    21f0:	82 70       	andi	r24, 0x02	; 2
    21f2:	88 23       	and	r24, r24
    21f4:	59 f4       	brne	.+22     	; 0x220c <__vector_88+0x9e>
    21f6:	81 e0       	ldi	r24, 0x01	; 1
    21f8:	90 e0       	ldi	r25, 0x00	; 0
    21fa:	80 93 59 20 	sts	0x2059, r24
    21fe:	90 93 5a 20 	sts	0x205A, r25
    2202:	10 92 58 20 	sts	0x2058, r1
    2206:	10 92 5b 20 	sts	0x205B, r1
    220a:	05 c0       	rjmp	.+10     	; 0x2216 <__vector_88+0xa8>
    220c:	80 91 70 20 	lds	r24, 0x2070
    2210:	88 60       	ori	r24, 0x08	; 8
    2212:	80 93 70 20 	sts	0x2070, r24
    2216:	78 94       	sei
    2218:	df 91       	pop	r29
    221a:	cf 91       	pop	r28
    221c:	ff 91       	pop	r31
    221e:	ef 91       	pop	r30
    2220:	9f 91       	pop	r25
    2222:	8f 91       	pop	r24
    2224:	2f 91       	pop	r18
    2226:	0f 90       	pop	r0
    2228:	00 92 3f 00 	sts	0x003F, r0
    222c:	0f 90       	pop	r0
    222e:	1f 90       	pop	r1
    2230:	18 95       	reti

00002232 <__vector_58>:
    2232:	1f 92       	push	r1
    2234:	0f 92       	push	r0
    2236:	00 90 3f 00 	lds	r0, 0x003F
    223a:	0f 92       	push	r0
    223c:	11 24       	eor	r1, r1
    223e:	8f 93       	push	r24
    2240:	9f 93       	push	r25
    2242:	ef 93       	push	r30
    2244:	ff 93       	push	r31
    2246:	cf 93       	push	r28
    2248:	df 93       	push	r29
    224a:	cd b7       	in	r28, 0x3d	; 61
    224c:	de b7       	in	r29, 0x3e	; 62
    224e:	80 ea       	ldi	r24, 0xA0	; 160
    2250:	99 e0       	ldi	r25, 0x09	; 9
    2252:	fc 01       	movw	r30, r24
    2254:	80 81       	ld	r24, Z
    2256:	80 93 5e 20 	sts	0x205E, r24
    225a:	df 91       	pop	r29
    225c:	cf 91       	pop	r28
    225e:	ff 91       	pop	r31
    2260:	ef 91       	pop	r30
    2262:	9f 91       	pop	r25
    2264:	8f 91       	pop	r24
    2266:	0f 90       	pop	r0
    2268:	00 92 3f 00 	sts	0x003F, r0
    226c:	0f 90       	pop	r0
    226e:	1f 90       	pop	r1
    2270:	18 95       	reti

00002272 <__vector_10>:
    2272:	1f 92       	push	r1
    2274:	0f 92       	push	r0
    2276:	00 90 3f 00 	lds	r0, 0x003F
    227a:	0f 92       	push	r0
    227c:	11 24       	eor	r1, r1
    227e:	2f 93       	push	r18
    2280:	3f 93       	push	r19
    2282:	4f 93       	push	r20
    2284:	5f 93       	push	r21
    2286:	6f 93       	push	r22
    2288:	7f 93       	push	r23
    228a:	8f 93       	push	r24
    228c:	9f 93       	push	r25
    228e:	af 93       	push	r26
    2290:	bf 93       	push	r27
    2292:	ef 93       	push	r30
    2294:	ff 93       	push	r31
    2296:	cf 93       	push	r28
    2298:	df 93       	push	r29
    229a:	cd b7       	in	r28, 0x3d	; 61
    229c:	de b7       	in	r29, 0x3e	; 62
    229e:	f8 94       	cli
    22a0:	00 e0       	ldi	r16, 0x00	; 0
    22a2:	00 93 00 08 	sts	0x0800, r16
    22a6:	00 93 00 09 	sts	0x0900, r16
    22aa:	00 93 00 0a 	sts	0x0A00, r16
    22ae:	00 93 40 08 	sts	0x0840, r16
    22b2:	00 93 40 09 	sts	0x0940, r16
    22b6:	00 00       	nop
    22b8:	80 e0       	ldi	r24, 0x00	; 0
    22ba:	94 e0       	ldi	r25, 0x04	; 4
    22bc:	fc 01       	movw	r30, r24
    22be:	81 81       	ldd	r24, Z+1	; 0x01
    22c0:	88 23       	and	r24, r24
    22c2:	d1 f7       	brne	.-12     	; 0x22b8 <__vector_10+0x46>
    22c4:	80 e0       	ldi	r24, 0x00	; 0
    22c6:	94 e0       	ldi	r25, 0x04	; 4
    22c8:	fc 01       	movw	r30, r24
    22ca:	10 82       	st	Z, r1
    22cc:	80 e4       	ldi	r24, 0x40	; 64
    22ce:	98 e0       	ldi	r25, 0x08	; 8
    22d0:	fc 01       	movw	r30, r24
    22d2:	80 a1       	ldd	r24, Z+32	; 0x20
    22d4:	91 a1       	ldd	r25, Z+33	; 0x21
    22d6:	cc 01       	movw	r24, r24
    22d8:	a0 e0       	ldi	r26, 0x00	; 0
    22da:	b0 e0       	ldi	r27, 0x00	; 0
    22dc:	ac 01       	movw	r20, r24
    22de:	33 27       	eor	r19, r19
    22e0:	22 27       	eor	r18, r18
    22e2:	80 e0       	ldi	r24, 0x00	; 0
    22e4:	98 e0       	ldi	r25, 0x08	; 8
    22e6:	fc 01       	movw	r30, r24
    22e8:	80 a1       	ldd	r24, Z+32	; 0x20
    22ea:	91 a1       	ldd	r25, Z+33	; 0x21
    22ec:	cc 01       	movw	r24, r24
    22ee:	a0 e0       	ldi	r26, 0x00	; 0
    22f0:	b0 e0       	ldi	r27, 0x00	; 0
    22f2:	82 0f       	add	r24, r18
    22f4:	93 1f       	adc	r25, r19
    22f6:	a4 1f       	adc	r26, r20
    22f8:	b5 1f       	adc	r27, r21
    22fa:	80 93 60 20 	sts	0x2060, r24
    22fe:	90 93 61 20 	sts	0x2061, r25
    2302:	a0 93 62 20 	sts	0x2062, r26
    2306:	b0 93 63 20 	sts	0x2063, r27
    230a:	80 e4       	ldi	r24, 0x40	; 64
    230c:	99 e0       	ldi	r25, 0x09	; 9
    230e:	fc 01       	movw	r30, r24
    2310:	80 a1       	ldd	r24, Z+32	; 0x20
    2312:	91 a1       	ldd	r25, Z+33	; 0x21
    2314:	cc 01       	movw	r24, r24
    2316:	a0 e0       	ldi	r26, 0x00	; 0
    2318:	b0 e0       	ldi	r27, 0x00	; 0
    231a:	ac 01       	movw	r20, r24
    231c:	33 27       	eor	r19, r19
    231e:	22 27       	eor	r18, r18
    2320:	80 e0       	ldi	r24, 0x00	; 0
    2322:	99 e0       	ldi	r25, 0x09	; 9
    2324:	fc 01       	movw	r30, r24
    2326:	80 a1       	ldd	r24, Z+32	; 0x20
    2328:	91 a1       	ldd	r25, Z+33	; 0x21
    232a:	cc 01       	movw	r24, r24
    232c:	a0 e0       	ldi	r26, 0x00	; 0
    232e:	b0 e0       	ldi	r27, 0x00	; 0
    2330:	82 0f       	add	r24, r18
    2332:	93 1f       	adc	r25, r19
    2334:	a4 1f       	adc	r26, r20
    2336:	b5 1f       	adc	r27, r21
    2338:	80 93 65 20 	sts	0x2065, r24
    233c:	90 93 66 20 	sts	0x2066, r25
    2340:	a0 93 67 20 	sts	0x2067, r26
    2344:	b0 93 68 20 	sts	0x2068, r27
    2348:	80 e0       	ldi	r24, 0x00	; 0
    234a:	9a e0       	ldi	r25, 0x0A	; 10
    234c:	fc 01       	movw	r30, r24
    234e:	80 a1       	ldd	r24, Z+32	; 0x20
    2350:	91 a1       	ldd	r25, Z+33	; 0x21
    2352:	cc 01       	movw	r24, r24
    2354:	a0 e0       	ldi	r26, 0x00	; 0
    2356:	b0 e0       	ldi	r27, 0x00	; 0
    2358:	80 93 6a 20 	sts	0x206A, r24
    235c:	90 93 6b 20 	sts	0x206B, r25
    2360:	a0 93 6c 20 	sts	0x206C, r26
    2364:	b0 93 6d 20 	sts	0x206D, r27
    2368:	10 92 5f 20 	sts	0x205F, r1
    236c:	80 91 5f 20 	lds	r24, 0x205F
    2370:	48 2f       	mov	r20, r24
    2372:	61 e0       	ldi	r22, 0x01	; 1
    2374:	8e ef       	ldi	r24, 0xFE	; 254
    2376:	0c d1       	rcall	.+536    	; 0x2590 <transmit_3bytes>
    2378:	78 94       	sei
    237a:	df 91       	pop	r29
    237c:	cf 91       	pop	r28
    237e:	ff 91       	pop	r31
    2380:	ef 91       	pop	r30
    2382:	bf 91       	pop	r27
    2384:	af 91       	pop	r26
    2386:	9f 91       	pop	r25
    2388:	8f 91       	pop	r24
    238a:	7f 91       	pop	r23
    238c:	6f 91       	pop	r22
    238e:	5f 91       	pop	r21
    2390:	4f 91       	pop	r20
    2392:	3f 91       	pop	r19
    2394:	2f 91       	pop	r18
    2396:	0f 90       	pop	r0
    2398:	00 92 3f 00 	sts	0x003F, r0
    239c:	0f 90       	pop	r0
    239e:	1f 90       	pop	r1
    23a0:	18 95       	reti

000023a2 <ISR_TCC1>:
    23a2:	cf 93       	push	r28
    23a4:	df 93       	push	r29
    23a6:	cd b7       	in	r28, 0x3d	; 61
    23a8:	de b7       	in	r29, 0x3e	; 62
    23aa:	80 91 64 20 	lds	r24, 0x2064
    23ae:	8f 5f       	subi	r24, 0xFF	; 255
    23b0:	80 93 64 20 	sts	0x2064, r24
    23b4:	df 91       	pop	r29
    23b6:	cf 91       	pop	r28
    23b8:	08 95       	ret

000023ba <ISR_TCD1>:
    23ba:	cf 93       	push	r28
    23bc:	df 93       	push	r29
    23be:	cd b7       	in	r28, 0x3d	; 61
    23c0:	de b7       	in	r29, 0x3e	; 62
    23c2:	80 91 69 20 	lds	r24, 0x2069
    23c6:	8f 5f       	subi	r24, 0xFF	; 255
    23c8:	80 93 69 20 	sts	0x2069, r24
    23cc:	df 91       	pop	r29
    23ce:	cf 91       	pop	r28
    23d0:	08 95       	ret

000023d2 <ISR_TCE0>:
    23d2:	cf 93       	push	r28
    23d4:	df 93       	push	r29
    23d6:	cd b7       	in	r28, 0x3d	; 61
    23d8:	de b7       	in	r29, 0x3e	; 62
    23da:	80 91 6e 20 	lds	r24, 0x206E
    23de:	8f 5f       	subi	r24, 0xFF	; 255
    23e0:	80 93 6e 20 	sts	0x206E, r24
    23e4:	df 91       	pop	r29
    23e6:	cf 91       	pop	r28
    23e8:	08 95       	ret

000023ea <decode>:
    23ea:	cf 93       	push	r28
    23ec:	df 93       	push	r29
    23ee:	cd b7       	in	r28, 0x3d	; 61
    23f0:	de b7       	in	r29, 0x3e	; 62
    23f2:	80 91 e8 20 	lds	r24, 0x20E8
    23f6:	88 2f       	mov	r24, r24
    23f8:	90 e0       	ldi	r25, 0x00	; 0
    23fa:	aa 27       	eor	r26, r26
    23fc:	97 fd       	sbrc	r25, 7
    23fe:	a0 95       	com	r26
    2400:	ba 2f       	mov	r27, r26
    2402:	41 e0       	ldi	r20, 0x01	; 1
    2404:	50 e0       	ldi	r21, 0x00	; 0
    2406:	2f e4       	ldi	r18, 0x4F	; 79
    2408:	30 e0       	ldi	r19, 0x00	; 0
    240a:	84 1b       	sub	r24, r20
    240c:	95 0b       	sbc	r25, r21
    240e:	28 17       	cp	r18, r24
    2410:	39 07       	cpc	r19, r25
    2412:	08 f4       	brcc	.+2      	; 0x2416 <decode+0x2c>
    2414:	55 c0       	rjmp	.+170    	; 0x24c0 <decode+0xd6>
    2416:	82 50       	subi	r24, 0x02	; 2
    2418:	9f 4f       	sbci	r25, 0xFF	; 255
    241a:	fc 01       	movw	r30, r24
    241c:	0c 94 83 1a 	jmp	0x3506	; 0x3506 <__tablejump2__>
    2420:	80 91 e6 20 	lds	r24, 0x20E6
    2424:	90 91 e7 20 	lds	r25, 0x20E7
    2428:	fc 01       	movw	r30, r24
    242a:	90 81       	ld	r25, Z
    242c:	80 91 57 20 	lds	r24, 0x2057
    2430:	49 2f       	mov	r20, r25
    2432:	68 2f       	mov	r22, r24
    2434:	84 e1       	ldi	r24, 0x14	; 20
    2436:	ac d0       	rcall	.+344    	; 0x2590 <transmit_3bytes>
    2438:	49 c0       	rjmp	.+146    	; 0x24cc <decode+0xe2>
    243a:	09 d1       	rcall	.+530    	; 0x264e <MC_transmit_CPUfreq>
    243c:	47 c0       	rjmp	.+142    	; 0x24cc <decode+0xe2>
    243e:	80 91 00 20 	lds	r24, 0x2000
    2442:	68 2f       	mov	r22, r24
    2444:	81 e0       	ldi	r24, 0x01	; 1
    2446:	7d d0       	rcall	.+250    	; 0x2542 <transmit_2bytes>
    2448:	41 c0       	rjmp	.+130    	; 0x24cc <decode+0xe2>
    244a:	37 d1       	rcall	.+622    	; 0x26ba <MC_transmit_Birthday>
    244c:	3f c0       	rjmp	.+126    	; 0x24cc <decode+0xe2>
    244e:	8c d1       	rcall	.+792    	; 0x2768 <COUNTERS_start>
    2450:	3d c0       	rjmp	.+122    	; 0x24cc <decode+0xe2>
    2452:	1d d2       	rcall	.+1082   	; 0x288e <COUNTERS_sendResults>
    2454:	3b c0       	rjmp	.+118    	; 0x24cc <decode+0xe2>
    2456:	b3 d2       	rcall	.+1382   	; 0x29be <COUNTERS_stop>
    2458:	39 c0       	rjmp	.+114    	; 0x24cc <decode+0xe2>
    245a:	71 d1       	rcall	.+738    	; 0x273e <MC_reset>
    245c:	37 c0       	rjmp	.+110    	; 0x24cc <decode+0xe2>
    245e:	12 d3       	rcall	.+1572   	; 0x2a84 <TIC_transmit>
    2460:	35 c0       	rjmp	.+106    	; 0x24cc <decode+0xe2>
    2462:	80 91 56 20 	lds	r24, 0x2056
    2466:	68 2f       	mov	r22, r24
    2468:	88 e0       	ldi	r24, 0x08	; 8
    246a:	6b d0       	rcall	.+214    	; 0x2542 <transmit_2bytes>
    246c:	2f c0       	rjmp	.+94     	; 0x24cc <decode+0xe2>
    246e:	81 e0       	ldi	r24, 0x01	; 1
    2470:	54 d3       	rcall	.+1704   	; 0x2b1a <SPI_send>
    2472:	2c c0       	rjmp	.+88     	; 0x24cc <decode+0xe2>
    2474:	82 e0       	ldi	r24, 0x02	; 2
    2476:	51 d3       	rcall	.+1698   	; 0x2b1a <SPI_send>
    2478:	29 c0       	rjmp	.+82     	; 0x24cc <decode+0xe2>
    247a:	83 e0       	ldi	r24, 0x03	; 3
    247c:	4e d3       	rcall	.+1692   	; 0x2b1a <SPI_send>
    247e:	26 c0       	rjmp	.+76     	; 0x24cc <decode+0xe2>
    2480:	83 e0       	ldi	r24, 0x03	; 3
    2482:	4b d3       	rcall	.+1686   	; 0x2b1a <SPI_send>
    2484:	23 c0       	rjmp	.+70     	; 0x24cc <decode+0xe2>
    2486:	84 e0       	ldi	r24, 0x04	; 4
    2488:	48 d3       	rcall	.+1680   	; 0x2b1a <SPI_send>
    248a:	20 c0       	rjmp	.+64     	; 0x24cc <decode+0xe2>
    248c:	85 e0       	ldi	r24, 0x05	; 5
    248e:	45 d3       	rcall	.+1674   	; 0x2b1a <SPI_send>
    2490:	1d c0       	rjmp	.+58     	; 0x24cc <decode+0xe2>
    2492:	86 e0       	ldi	r24, 0x06	; 6
    2494:	42 d3       	rcall	.+1668   	; 0x2b1a <SPI_send>
    2496:	1a c0       	rjmp	.+52     	; 0x24cc <decode+0xe2>
    2498:	87 e0       	ldi	r24, 0x07	; 7
    249a:	3f d3       	rcall	.+1662   	; 0x2b1a <SPI_send>
    249c:	17 c0       	rjmp	.+46     	; 0x24cc <decode+0xe2>
    249e:	87 e0       	ldi	r24, 0x07	; 7
    24a0:	3c d3       	rcall	.+1656   	; 0x2b1a <SPI_send>
    24a2:	14 c0       	rjmp	.+40     	; 0x24cc <decode+0xe2>
    24a4:	87 e0       	ldi	r24, 0x07	; 7
    24a6:	39 d3       	rcall	.+1650   	; 0x2b1a <SPI_send>
    24a8:	11 c0       	rjmp	.+34     	; 0x24cc <decode+0xe2>
    24aa:	88 e0       	ldi	r24, 0x08	; 8
    24ac:	36 d3       	rcall	.+1644   	; 0x2b1a <SPI_send>
    24ae:	0e c0       	rjmp	.+28     	; 0x24cc <decode+0xe2>
    24b0:	88 e0       	ldi	r24, 0x08	; 8
    24b2:	33 d3       	rcall	.+1638   	; 0x2b1a <SPI_send>
    24b4:	0b c0       	rjmp	.+22     	; 0x24cc <decode+0xe2>
    24b6:	89 e0       	ldi	r24, 0x09	; 9
    24b8:	30 d3       	rcall	.+1632   	; 0x2b1a <SPI_send>
    24ba:	08 c0       	rjmp	.+16     	; 0x24cc <decode+0xe2>
    24bc:	2a d4       	rcall	.+2132   	; 0x2d12 <checkFlags>
    24be:	06 c0       	rjmp	.+12     	; 0x24cc <decode+0xe2>
    24c0:	80 91 e8 20 	lds	r24, 0x20E8
    24c4:	48 2f       	mov	r20, r24
    24c6:	61 e0       	ldi	r22, 0x01	; 1
    24c8:	8f ef       	ldi	r24, 0xFF	; 255
    24ca:	62 d0       	rcall	.+196    	; 0x2590 <transmit_3bytes>
    24cc:	df 91       	pop	r29
    24ce:	cf 91       	pop	r28
    24d0:	08 95       	ret

000024d2 <transmit>:
    24d2:	cf 93       	push	r28
    24d4:	df 93       	push	r29
    24d6:	00 d0       	rcall	.+0      	; 0x24d8 <transmit+0x6>
    24d8:	00 d0       	rcall	.+0      	; 0x24da <transmit+0x8>
    24da:	cd b7       	in	r28, 0x3d	; 61
    24dc:	de b7       	in	r29, 0x3e	; 62
    24de:	8a 83       	std	Y+2, r24	; 0x02
    24e0:	9b 83       	std	Y+3, r25	; 0x03
    24e2:	6c 83       	std	Y+4, r22	; 0x04
    24e4:	6a e3       	ldi	r22, 0x3A	; 58
    24e6:	80 ea       	ldi	r24, 0xA0	; 160
    24e8:	99 e0       	ldi	r25, 0x09	; 9
    24ea:	a2 da       	rcall	.-2748   	; 0x1a30 <usart_putchar>
    24ec:	19 82       	std	Y+1, r1	; 0x01
    24ee:	10 c0       	rjmp	.+32     	; 0x2510 <transmit+0x3e>
    24f0:	89 81       	ldd	r24, Y+1	; 0x01
    24f2:	88 2f       	mov	r24, r24
    24f4:	90 e0       	ldi	r25, 0x00	; 0
    24f6:	2a 81       	ldd	r18, Y+2	; 0x02
    24f8:	3b 81       	ldd	r19, Y+3	; 0x03
    24fa:	82 0f       	add	r24, r18
    24fc:	93 1f       	adc	r25, r19
    24fe:	fc 01       	movw	r30, r24
    2500:	80 81       	ld	r24, Z
    2502:	68 2f       	mov	r22, r24
    2504:	80 ea       	ldi	r24, 0xA0	; 160
    2506:	99 e0       	ldi	r25, 0x09	; 9
    2508:	93 da       	rcall	.-2778   	; 0x1a30 <usart_putchar>
    250a:	89 81       	ldd	r24, Y+1	; 0x01
    250c:	8f 5f       	subi	r24, 0xFF	; 255
    250e:	89 83       	std	Y+1, r24	; 0x01
    2510:	99 81       	ldd	r25, Y+1	; 0x01
    2512:	8c 81       	ldd	r24, Y+4	; 0x04
    2514:	98 17       	cp	r25, r24
    2516:	60 f3       	brcs	.-40     	; 0x24f0 <transmit+0x1e>
    2518:	8c 81       	ldd	r24, Y+4	; 0x04
    251a:	28 2f       	mov	r18, r24
    251c:	2f 5f       	subi	r18, 0xFF	; 255
    251e:	8a 81       	ldd	r24, Y+2	; 0x02
    2520:	9b 81       	ldd	r25, Y+3	; 0x03
    2522:	62 2f       	mov	r22, r18
    2524:	65 d0       	rcall	.+202    	; 0x25f0 <calcCheckSum>
    2526:	68 2f       	mov	r22, r24
    2528:	80 ea       	ldi	r24, 0xA0	; 160
    252a:	99 e0       	ldi	r25, 0x09	; 9
    252c:	81 da       	rcall	.-2814   	; 0x1a30 <usart_putchar>
    252e:	6d e0       	ldi	r22, 0x0D	; 13
    2530:	80 ea       	ldi	r24, 0xA0	; 160
    2532:	99 e0       	ldi	r25, 0x09	; 9
    2534:	7d da       	rcall	.-2822   	; 0x1a30 <usart_putchar>
    2536:	24 96       	adiw	r28, 0x04	; 4
    2538:	cd bf       	out	0x3d, r28	; 61
    253a:	de bf       	out	0x3e, r29	; 62
    253c:	df 91       	pop	r29
    253e:	cf 91       	pop	r28
    2540:	08 95       	ret

00002542 <transmit_2bytes>:
void transmit_2bytes(uint8_t DATA_1, uint8_t DATA_2)
{
    2542:	cf 93       	push	r28
    2544:	df 93       	push	r29
    2546:	00 d0       	rcall	.+0      	; 0x2548 <transmit_2bytes+0x6>
    2548:	cd b7       	in	r28, 0x3d	; 61
    254a:	de b7       	in	r29, 0x3e	; 62
    254c:	89 83       	std	Y+1, r24	; 0x01
    254e:	6a 83       	std	Y+2, r22	; 0x02
	//:    ()
	usart_putchar(USART_COMP,COMMAND_KEY);								//':'
    2550:	6a e3       	ldi	r22, 0x3A	; 58
    2552:	80 ea       	ldi	r24, 0xA0	; 160
    2554:	99 e0       	ldi	r25, 0x09	; 9
    2556:	6c da       	rcall	.-2856   	; 0x1a30 <usart_putchar>
	usart_putchar(USART_COMP,DATA_1);
    2558:	69 81       	ldd	r22, Y+1	; 0x01
    255a:	80 ea       	ldi	r24, 0xA0	; 160
    255c:	99 e0       	ldi	r25, 0x09	; 9
    255e:	68 da       	rcall	.-2864   	; 0x1a30 <usart_putchar>
	usart_putchar(USART_COMP,DATA_2);									//<data>
    2560:	6a 81       	ldd	r22, Y+2	; 0x02
    2562:	80 ea       	ldi	r24, 0xA0	; 160
    2564:	99 e0       	ldi	r25, 0x09	; 9
    2566:	64 da       	rcall	.-2872   	; 0x1a30 <usart_putchar>
	usart_putchar(USART_COMP, (uint8_t)(256 - DATA_1 - DATA_2));		//<CS>
    2568:	89 81       	ldd	r24, Y+1	; 0x01
    256a:	98 2f       	mov	r25, r24
    256c:	91 95       	neg	r25
    256e:	8a 81       	ldd	r24, Y+2	; 0x02
    2570:	29 2f       	mov	r18, r25
    2572:	28 1b       	sub	r18, r24
    2574:	82 2f       	mov	r24, r18
    2576:	68 2f       	mov	r22, r24
    2578:	80 ea       	ldi	r24, 0xA0	; 160
    257a:	99 e0       	ldi	r25, 0x09	; 9
    257c:	59 da       	rcall	.-2894   	; 0x1a30 <usart_putchar>
	usart_putchar(USART_COMP,COMMAND_LOCK);								//'\r'
    257e:	6d e0       	ldi	r22, 0x0D	; 13
    2580:	80 ea       	ldi	r24, 0xA0	; 160
    2582:	99 e0       	ldi	r25, 0x09	; 9
    2584:	55 da       	rcall	.-2902   	; 0x1a30 <usart_putchar>
}
    2586:	0f 90       	pop	r0
    2588:	0f 90       	pop	r0
    258a:	df 91       	pop	r29
    258c:	cf 91       	pop	r28
    258e:	08 95       	ret

00002590 <transmit_3bytes>:
void transmit_3bytes(uint8_t DATA_1, uint8_t DATA_2,uint8_t DATA_3)
{
    2590:	cf 93       	push	r28
    2592:	df 93       	push	r29
    2594:	00 d0       	rcall	.+0      	; 0x2596 <transmit_3bytes+0x6>
    2596:	1f 92       	push	r1
    2598:	cd b7       	in	r28, 0x3d	; 61
    259a:	de b7       	in	r29, 0x3e	; 62
    259c:	89 83       	std	Y+1, r24	; 0x01
    259e:	6a 83       	std	Y+2, r22	; 0x02
    25a0:	4b 83       	std	Y+3, r20	; 0x03
	//:    ()
	usart_putchar(USART_COMP,COMMAND_KEY);									//':'
    25a2:	6a e3       	ldi	r22, 0x3A	; 58
    25a4:	80 ea       	ldi	r24, 0xA0	; 160
    25a6:	99 e0       	ldi	r25, 0x09	; 9
    25a8:	43 da       	rcall	.-2938   	; 0x1a30 <usart_putchar>
	usart_putchar(USART_COMP,DATA_1);
    25aa:	69 81       	ldd	r22, Y+1	; 0x01
    25ac:	80 ea       	ldi	r24, 0xA0	; 160
    25ae:	99 e0       	ldi	r25, 0x09	; 9
    25b0:	3f da       	rcall	.-2946   	; 0x1a30 <usart_putchar>
	usart_putchar(USART_COMP,DATA_2);										//<data>
    25b2:	6a 81       	ldd	r22, Y+2	; 0x02
    25b4:	80 ea       	ldi	r24, 0xA0	; 160
    25b6:	99 e0       	ldi	r25, 0x09	; 9
    25b8:	3b da       	rcall	.-2954   	; 0x1a30 <usart_putchar>
	usart_putchar(USART_COMP,DATA_3);
    25ba:	6b 81       	ldd	r22, Y+3	; 0x03
    25bc:	80 ea       	ldi	r24, 0xA0	; 160
    25be:	99 e0       	ldi	r25, 0x09	; 9
    25c0:	37 da       	rcall	.-2962   	; 0x1a30 <usart_putchar>
	usart_putchar(USART_COMP, (uint8_t)(256 - DATA_1 - DATA_2 - DATA_3));	//<CS>
    25c2:	89 81       	ldd	r24, Y+1	; 0x01
    25c4:	98 2f       	mov	r25, r24
    25c6:	91 95       	neg	r25
    25c8:	8a 81       	ldd	r24, Y+2	; 0x02
    25ca:	98 1b       	sub	r25, r24
    25cc:	8b 81       	ldd	r24, Y+3	; 0x03
    25ce:	29 2f       	mov	r18, r25
    25d0:	28 1b       	sub	r18, r24
    25d2:	82 2f       	mov	r24, r18
    25d4:	68 2f       	mov	r22, r24
    25d6:	80 ea       	ldi	r24, 0xA0	; 160
    25d8:	99 e0       	ldi	r25, 0x09	; 9
    25da:	2a da       	rcall	.-2988   	; 0x1a30 <usart_putchar>
	usart_putchar(USART_COMP,COMMAND_LOCK);									//'\r'
    25dc:	6d e0       	ldi	r22, 0x0D	; 13
    25de:	80 ea       	ldi	r24, 0xA0	; 160
    25e0:	99 e0       	ldi	r25, 0x09	; 9
    25e2:	26 da       	rcall	.-2996   	; 0x1a30 <usart_putchar>
}
    25e4:	23 96       	adiw	r28, 0x03	; 3
    25e6:	cd bf       	out	0x3d, r28	; 61
    25e8:	de bf       	out	0x3e, r29	; 62
    25ea:	df 91       	pop	r29
    25ec:	cf 91       	pop	r28
    25ee:	08 95       	ret

000025f0 <calcCheckSum>:
uint8_t calcCheckSum(uint8_t data[], uint8_t data_length)
{
    25f0:	cf 93       	push	r28
    25f2:	df 93       	push	r29
    25f4:	cd b7       	in	r28, 0x3d	; 61
    25f6:	de b7       	in	r29, 0x3e	; 62
    25f8:	25 97       	sbiw	r28, 0x05	; 5
    25fa:	cd bf       	out	0x3d, r28	; 61
    25fc:	de bf       	out	0x3e, r29	; 62
    25fe:	8b 83       	std	Y+3, r24	; 0x03
    2600:	9c 83       	std	Y+4, r25	; 0x04
    2602:	6d 83       	std	Y+5, r22	; 0x05
	//:     
	uint8_t CheckSum = 0;
    2604:	19 82       	std	Y+1, r1	; 0x01
	for (uint8_t i = 0; i < data_length - 1; i++)
    2606:	1a 82       	std	Y+2, r1	; 0x02
    2608:	11 c0       	rjmp	.+34     	; 0x262c <calcCheckSum+0x3c>
	{
		CheckSum -= data[i];
    260a:	8a 81       	ldd	r24, Y+2	; 0x02
    260c:	88 2f       	mov	r24, r24
    260e:	90 e0       	ldi	r25, 0x00	; 0
    2610:	2b 81       	ldd	r18, Y+3	; 0x03
    2612:	3c 81       	ldd	r19, Y+4	; 0x04
    2614:	82 0f       	add	r24, r18
    2616:	93 1f       	adc	r25, r19
    2618:	fc 01       	movw	r30, r24
    261a:	80 81       	ld	r24, Z
    261c:	99 81       	ldd	r25, Y+1	; 0x01
    261e:	f9 2f       	mov	r31, r25
    2620:	f8 1b       	sub	r31, r24
    2622:	8f 2f       	mov	r24, r31
    2624:	89 83       	std	Y+1, r24	; 0x01
}
uint8_t calcCheckSum(uint8_t data[], uint8_t data_length)
{
	//:     
	uint8_t CheckSum = 0;
	for (uint8_t i = 0; i < data_length - 1; i++)
    2626:	8a 81       	ldd	r24, Y+2	; 0x02
    2628:	8f 5f       	subi	r24, 0xFF	; 255
    262a:	8a 83       	std	Y+2, r24	; 0x02
    262c:	8a 81       	ldd	r24, Y+2	; 0x02
    262e:	28 2f       	mov	r18, r24
    2630:	30 e0       	ldi	r19, 0x00	; 0
    2632:	8d 81       	ldd	r24, Y+5	; 0x05
    2634:	88 2f       	mov	r24, r24
    2636:	90 e0       	ldi	r25, 0x00	; 0
    2638:	01 97       	sbiw	r24, 0x01	; 1
    263a:	28 17       	cp	r18, r24
    263c:	39 07       	cpc	r19, r25
    263e:	2c f3       	brlt	.-54     	; 0x260a <calcCheckSum+0x1a>
	{
		CheckSum -= data[i];
	}
	return CheckSum;
    2640:	89 81       	ldd	r24, Y+1	; 0x01
}
    2642:	25 96       	adiw	r28, 0x05	; 5
    2644:	cd bf       	out	0x3d, r28	; 61
    2646:	de bf       	out	0x3e, r29	; 62
    2648:	df 91       	pop	r29
    264a:	cf 91       	pop	r28
    264c:	08 95       	ret

0000264e <MC_transmit_CPUfreq>:
//MC
void MC_transmit_CPUfreq(void)
{
    264e:	cf 93       	push	r28
    2650:	df 93       	push	r29
    2652:	cd b7       	in	r28, 0x3d	; 61
    2654:	de b7       	in	r29, 0x3e	; 62
    2656:	29 97       	sbiw	r28, 0x09	; 9
    2658:	cd bf       	out	0x3d, r28	; 61
    265a:	de bf       	out	0x3e, r29	; 62
 	uint32_t freq = sysclk_get_cpu_hz();
    265c:	96 dc       	rcall	.-1748   	; 0x1f8a <sysclk_get_cpu_hz>
    265e:	dc 01       	movw	r26, r24
    2660:	cb 01       	movw	r24, r22
    2662:	89 83       	std	Y+1, r24	; 0x01
    2664:	9a 83       	std	Y+2, r25	; 0x02
    2666:	ab 83       	std	Y+3, r26	; 0x03
    2668:	bc 83       	std	Y+4, r27	; 0x04
 	uint8_t data[] = {COMMAND_MC_get_CPUfreq,(uint8_t)freq,(uint8_t)(freq >> 8),(uint8_t)(freq >> 16),(uint8_t)(freq >> 24)};
    266a:	83 e0       	ldi	r24, 0x03	; 3
    266c:	8d 83       	std	Y+5, r24	; 0x05
    266e:	89 81       	ldd	r24, Y+1	; 0x01
    2670:	8e 83       	std	Y+6, r24	; 0x06
    2672:	89 81       	ldd	r24, Y+1	; 0x01
    2674:	9a 81       	ldd	r25, Y+2	; 0x02
    2676:	ab 81       	ldd	r26, Y+3	; 0x03
    2678:	bc 81       	ldd	r27, Y+4	; 0x04
    267a:	89 2f       	mov	r24, r25
    267c:	9a 2f       	mov	r25, r26
    267e:	ab 2f       	mov	r26, r27
    2680:	bb 27       	eor	r27, r27
    2682:	8f 83       	std	Y+7, r24	; 0x07
    2684:	89 81       	ldd	r24, Y+1	; 0x01
    2686:	9a 81       	ldd	r25, Y+2	; 0x02
    2688:	ab 81       	ldd	r26, Y+3	; 0x03
    268a:	bc 81       	ldd	r27, Y+4	; 0x04
    268c:	cd 01       	movw	r24, r26
    268e:	aa 27       	eor	r26, r26
    2690:	bb 27       	eor	r27, r27
    2692:	88 87       	std	Y+8, r24	; 0x08
    2694:	89 81       	ldd	r24, Y+1	; 0x01
    2696:	9a 81       	ldd	r25, Y+2	; 0x02
    2698:	ab 81       	ldd	r26, Y+3	; 0x03
    269a:	bc 81       	ldd	r27, Y+4	; 0x04
    269c:	8b 2f       	mov	r24, r27
    269e:	99 27       	eor	r25, r25
    26a0:	aa 27       	eor	r26, r26
    26a2:	bb 27       	eor	r27, r27
    26a4:	89 87       	std	Y+9, r24	; 0x09
	transmit(data,5);
    26a6:	ce 01       	movw	r24, r28
    26a8:	05 96       	adiw	r24, 0x05	; 5
    26aa:	65 e0       	ldi	r22, 0x05	; 5
    26ac:	12 df       	rcall	.-476    	; 0x24d2 <transmit>
}
    26ae:	29 96       	adiw	r28, 0x09	; 9
    26b0:	cd bf       	out	0x3d, r28	; 61
    26b2:	de bf       	out	0x3e, r29	; 62
    26b4:	df 91       	pop	r29
    26b6:	cf 91       	pop	r28
    26b8:	08 95       	ret

000026ba <MC_transmit_Birthday>:
void MC_transmit_Birthday(void)
{
    26ba:	cf 93       	push	r28
    26bc:	df 93       	push	r29
    26be:	cd b7       	in	r28, 0x3d	; 61
    26c0:	de b7       	in	r29, 0x3e	; 62
    26c2:	25 97       	sbiw	r28, 0x05	; 5
    26c4:	cd bf       	out	0x3d, r28	; 61
    26c6:	de bf       	out	0x3e, r29	; 62
	uint8_t data[] = {COMMAND_MC_get_Birthday, (uint8_t)MC_birthday,(uint8_t)(MC_birthday >> 8),(uint8_t)(MC_birthday>>16),(uint8_t)(MC_birthday>>24)};
    26c8:	82 e0       	ldi	r24, 0x02	; 2
    26ca:	89 83       	std	Y+1, r24	; 0x01
    26cc:	80 91 01 20 	lds	r24, 0x2001
    26d0:	90 91 02 20 	lds	r25, 0x2002
    26d4:	a0 91 03 20 	lds	r26, 0x2003
    26d8:	b0 91 04 20 	lds	r27, 0x2004
    26dc:	8a 83       	std	Y+2, r24	; 0x02
    26de:	80 91 01 20 	lds	r24, 0x2001
    26e2:	90 91 02 20 	lds	r25, 0x2002
    26e6:	a0 91 03 20 	lds	r26, 0x2003
    26ea:	b0 91 04 20 	lds	r27, 0x2004
    26ee:	89 2f       	mov	r24, r25
    26f0:	9a 2f       	mov	r25, r26
    26f2:	ab 2f       	mov	r26, r27
    26f4:	bb 27       	eor	r27, r27
    26f6:	8b 83       	std	Y+3, r24	; 0x03
    26f8:	80 91 01 20 	lds	r24, 0x2001
    26fc:	90 91 02 20 	lds	r25, 0x2002
    2700:	a0 91 03 20 	lds	r26, 0x2003
    2704:	b0 91 04 20 	lds	r27, 0x2004
    2708:	cd 01       	movw	r24, r26
    270a:	aa 27       	eor	r26, r26
    270c:	bb 27       	eor	r27, r27
    270e:	8c 83       	std	Y+4, r24	; 0x04
    2710:	80 91 01 20 	lds	r24, 0x2001
    2714:	90 91 02 20 	lds	r25, 0x2002
    2718:	a0 91 03 20 	lds	r26, 0x2003
    271c:	b0 91 04 20 	lds	r27, 0x2004
    2720:	8b 2f       	mov	r24, r27
    2722:	99 27       	eor	r25, r25
    2724:	aa 27       	eor	r26, r26
    2726:	bb 27       	eor	r27, r27
    2728:	8d 83       	std	Y+5, r24	; 0x05
	transmit(data,5);
    272a:	65 e0       	ldi	r22, 0x05	; 5
    272c:	ce 01       	movw	r24, r28
    272e:	01 96       	adiw	r24, 0x01	; 1
    2730:	d0 de       	rcall	.-608    	; 0x24d2 <transmit>
}
    2732:	25 96       	adiw	r28, 0x05	; 5
    2734:	cd bf       	out	0x3d, r28	; 61
    2736:	de bf       	out	0x3e, r29	; 62
    2738:	df 91       	pop	r29
    273a:	cf 91       	pop	r28
    273c:	08 95       	ret

0000273e <MC_reset>:
void MC_reset(void)
{
    273e:	cf 93       	push	r28
    2740:	df 93       	push	r29
    2742:	1f 92       	push	r1
    2744:	cd b7       	in	r28, 0x3d	; 61
    2746:	de b7       	in	r29, 0x3e	; 62
	//:  
	//:        ,  
	cpu_irq_disable();
    2748:	f8 94       	cli
	uint8_t data[] = {COMMAND_MC_reset};
    274a:	84 e0       	ldi	r24, 0x04	; 4
    274c:	89 83       	std	Y+1, r24	; 0x01
	transmit(data,1);
    274e:	61 e0       	ldi	r22, 0x01	; 1
    2750:	ce 01       	movw	r24, r28
    2752:	01 96       	adiw	r24, 0x01	; 1
    2754:	be de       	rcall	.-644    	; 0x24d2 <transmit>
	
	RST.CTRL = 1;
    2756:	88 e7       	ldi	r24, 0x78	; 120
    2758:	90 e0       	ldi	r25, 0x00	; 0
    275a:	21 e0       	ldi	r18, 0x01	; 1
    275c:	fc 01       	movw	r30, r24
    275e:	21 83       	std	Z+1, r18	; 0x01
}
    2760:	0f 90       	pop	r0
    2762:	df 91       	pop	r29
    2764:	cf 91       	pop	r28
    2766:	08 95       	ret

00002768 <COUNTERS_start>:
//COUNTERS
void COUNTERS_start(void)
{
    2768:	cf 93       	push	r28
    276a:	df 93       	push	r29
    276c:	cd b7       	in	r28, 0x3d	; 61
    276e:	de b7       	in	r29, 0x3e	; 62
	//:     
	//: <Command><RTC_PRE><RTC_PER[1]><RTC_PER[0]>
	cli();
    2770:	f8 94       	cli
	if((RTC_Status != RTC_Status_busy))
    2772:	80 91 5f 20 	lds	r24, 0x205F
    2776:	82 30       	cpi	r24, 0x02	; 2
    2778:	09 f4       	brne	.+2      	; 0x277c <COUNTERS_start+0x14>
    277a:	80 c0       	rjmp	.+256    	; 0x287c <COUNTERS_start+0x114>
	{
		//
		while(RTC.STATUS != 0)
    277c:	00 00       	nop
    277e:	80 e0       	ldi	r24, 0x00	; 0
    2780:	94 e0       	ldi	r25, 0x04	; 4
    2782:	fc 01       	movw	r30, r24
    2784:	81 81       	ldd	r24, Z+1	; 0x01
    2786:	88 23       	and	r24, r24
    2788:	d1 f7       	brne	.-12     	; 0x277e <COUNTERS_start+0x16>
		{
			//       RTC
		}
		RTC.PER = (COMP_MEM[2] << 8) + COMP_MEM[3];
    278a:	80 e0       	ldi	r24, 0x00	; 0
    278c:	94 e0       	ldi	r25, 0x04	; 4
    278e:	20 91 ea 20 	lds	r18, 0x20EA
    2792:	22 2f       	mov	r18, r18
    2794:	30 e0       	ldi	r19, 0x00	; 0
    2796:	52 2f       	mov	r21, r18
    2798:	44 27       	eor	r20, r20
    279a:	20 91 eb 20 	lds	r18, 0x20EB
    279e:	22 2f       	mov	r18, r18
    27a0:	30 e0       	ldi	r19, 0x00	; 0
    27a2:	24 0f       	add	r18, r20
    27a4:	35 1f       	adc	r19, r21
    27a6:	fc 01       	movw	r30, r24
    27a8:	22 87       	std	Z+10, r18	; 0x0a
    27aa:	33 87       	std	Z+11, r19	; 0x0b
		COA_Measurment = 0;
    27ac:	10 92 60 20 	sts	0x2060, r1
    27b0:	10 92 61 20 	sts	0x2061, r1
    27b4:	10 92 62 20 	sts	0x2062, r1
    27b8:	10 92 63 20 	sts	0x2063, r1
		COB_Measurment = 0;
    27bc:	10 92 65 20 	sts	0x2065, r1
    27c0:	10 92 66 20 	sts	0x2066, r1
    27c4:	10 92 67 20 	sts	0x2067, r1
    27c8:	10 92 68 20 	sts	0x2068, r1
		COC_Measurment = 0;
    27cc:	10 92 6a 20 	sts	0x206A, r1
    27d0:	10 92 6b 20 	sts	0x206B, r1
    27d4:	10 92 6c 20 	sts	0x206C, r1
    27d8:	10 92 6d 20 	sts	0x206D, r1
		COA_OVF = 0;
    27dc:	10 92 64 20 	sts	0x2064, r1
		COB_OVF = 0;
    27e0:	10 92 69 20 	sts	0x2069, r1
		COC_OVF = 0;
    27e4:	10 92 6e 20 	sts	0x206E, r1
		while(RTC.STATUS != 0)
    27e8:	00 00       	nop
    27ea:	80 e0       	ldi	r24, 0x00	; 0
    27ec:	94 e0       	ldi	r25, 0x04	; 4
    27ee:	fc 01       	movw	r30, r24
    27f0:	81 81       	ldd	r24, Z+1	; 0x01
    27f2:	88 23       	and	r24, r24
    27f4:	d1 f7       	brne	.-12     	; 0x27ea <COUNTERS_start+0x82>
		{
			//       RTC
		}
		RTC.CNT = 0;
    27f6:	80 e0       	ldi	r24, 0x00	; 0
    27f8:	94 e0       	ldi	r25, 0x04	; 4
    27fa:	fc 01       	movw	r30, r24
    27fc:	10 86       	std	Z+8, r1	; 0x08
    27fe:	11 86       	std	Z+9, r1	; 0x09
		TCC0.CNT = 0;
    2800:	80 e0       	ldi	r24, 0x00	; 0
    2802:	98 e0       	ldi	r25, 0x08	; 8
    2804:	fc 01       	movw	r30, r24
    2806:	10 a2       	std	Z+32, r1	; 0x20
    2808:	11 a2       	std	Z+33, r1	; 0x21
		TCC1.CNT = 0;
    280a:	80 e4       	ldi	r24, 0x40	; 64
    280c:	98 e0       	ldi	r25, 0x08	; 8
    280e:	fc 01       	movw	r30, r24
    2810:	10 a2       	std	Z+32, r1	; 0x20
    2812:	11 a2       	std	Z+33, r1	; 0x21
		TCD0.CNT = 0;
    2814:	80 e0       	ldi	r24, 0x00	; 0
    2816:	99 e0       	ldi	r25, 0x09	; 9
    2818:	fc 01       	movw	r30, r24
    281a:	10 a2       	std	Z+32, r1	; 0x20
    281c:	11 a2       	std	Z+33, r1	; 0x21
		TCD1.CNT = 0;
    281e:	80 e4       	ldi	r24, 0x40	; 64
    2820:	99 e0       	ldi	r25, 0x09	; 9
    2822:	fc 01       	movw	r30, r24
    2824:	10 a2       	std	Z+32, r1	; 0x20
    2826:	11 a2       	std	Z+33, r1	; 0x21
		TCE0.CNT = 0;
    2828:	80 e0       	ldi	r24, 0x00	; 0
    282a:	9a e0       	ldi	r25, 0x0A	; 10
    282c:	fc 01       	movw	r30, r24
    282e:	10 a2       	std	Z+32, r1	; 0x20
    2830:	11 a2       	std	Z+33, r1	; 0x21
		//
		while(RTC.STATUS != 0)
    2832:	00 00       	nop
    2834:	80 e0       	ldi	r24, 0x00	; 0
    2836:	94 e0       	ldi	r25, 0x04	; 4
    2838:	fc 01       	movw	r30, r24
    283a:	81 81       	ldd	r24, Z+1	; 0x01
    283c:	88 23       	and	r24, r24
    283e:	d1 f7       	brne	.-12     	; 0x2834 <COUNTERS_start+0xcc>
		{
			//       RTC
		}
		asm(
    2840:	08 e0       	ldi	r16, 0x08	; 8
    2842:	1a e0       	ldi	r17, 0x0A	; 10
    2844:	2c e0       	ldi	r18, 0x0C	; 12
    2846:	49 e0       	ldi	r20, 0x09	; 9
    2848:	5b e0       	ldi	r21, 0x0B	; 11
    284a:	00 93 00 08 	sts	0x0800, r16
    284e:	10 93 00 09 	sts	0x0900, r17
    2852:	20 93 00 0a 	sts	0x0A00, r18
    2856:	40 93 40 08 	sts	0x0840, r20
    285a:	50 93 40 09 	sts	0x0940, r21
		"STS 0x0A00, R18	\n\t"// TCE0.CTRLA = 0x0A00 <-   4
		//"STS 0x0400, R19	\n\t"// RTC.CTRL   = 0x0400 <-  RTC_Prescaler(@0x205F)
		"STS 0x0840, R20	\n\t"// TCC1.CTRLA = 0x0840 <-   1
		"STS 0x0940, R21	\n\t"// TCD1.CTRLA = 0x0940 <-   3
		);
		RTC.CTRL =  COMP_MEM[1];
    285e:	80 e0       	ldi	r24, 0x00	; 0
    2860:	94 e0       	ldi	r25, 0x04	; 4
    2862:	20 91 e9 20 	lds	r18, 0x20E9
    2866:	fc 01       	movw	r30, r24
    2868:	20 83       	st	Z, r18
		//
		transmit_2bytes(COMMAND_COUNTERS_start, RTC_Status);
    286a:	80 91 5f 20 	lds	r24, 0x205F
    286e:	68 2f       	mov	r22, r24
    2870:	8e e1       	ldi	r24, 0x1E	; 30
    2872:	67 de       	rcall	.-818    	; 0x2542 <transmit_2bytes>
		RTC_setStatus_busy;
    2874:	82 e0       	ldi	r24, 0x02	; 2
    2876:	80 93 5f 20 	sts	0x205F, r24
    287a:	05 c0       	rjmp	.+10     	; 0x2886 <COUNTERS_start+0x11e>
	}
	else
	{
		//!  !
		transmit_2bytes(COMMAND_COUNTERS_start, RTC_Status);
    287c:	80 91 5f 20 	lds	r24, 0x205F
    2880:	68 2f       	mov	r22, r24
    2882:	8e e1       	ldi	r24, 0x1E	; 30
    2884:	5e de       	rcall	.-836    	; 0x2542 <transmit_2bytes>
	}
	sei();
    2886:	78 94       	sei
}
    2888:	df 91       	pop	r29
    288a:	cf 91       	pop	r28
    288c:	08 95       	ret

0000288e <COUNTERS_sendResults>:
void COUNTERS_sendResults(void)
{
    288e:	cf 93       	push	r28
    2890:	df 93       	push	r29
    2892:	cd b7       	in	r28, 0x3d	; 61
    2894:	de b7       	in	r29, 0x3e	; 62
    2896:	2f 97       	sbiw	r28, 0x0f	; 15
    2898:	cd bf       	out	0x3d, r28	; 61
    289a:	de bf       	out	0x3e, r29	; 62
	//:     ,  
	//: <Command><RTC_Status><COA_OVF><COA_M[3]><COA_M[2]><COA_M[1]><COA_M[0]><CO_OVF><CO_M[3]><CO_M[2]><CO_M[1]><CO_M[0]><CO_OVF><CO_M[1]><CO_M[0]>
	uint8_t wDATA[15];
	wDATA[0] = COMMAND_COUNTERS_sendResults;
    289c:	80 e2       	ldi	r24, 0x20	; 32
    289e:	89 83       	std	Y+1, r24	; 0x01
	wDATA[1] = RTC_Status;
    28a0:	80 91 5f 20 	lds	r24, 0x205F
    28a4:	8a 83       	std	Y+2, r24	; 0x02
	if(RTC_Status == RTC_Status_ready)
    28a6:	80 91 5f 20 	lds	r24, 0x205F
    28aa:	88 23       	and	r24, r24
    28ac:	09 f0       	breq	.+2      	; 0x28b0 <COUNTERS_sendResults+0x22>
    28ae:	7d c0       	rjmp	.+250    	; 0x29aa <COUNTERS_sendResults+0x11c>
	{
		wDATA[2] = COA_OVF;
    28b0:	80 91 64 20 	lds	r24, 0x2064
    28b4:	8b 83       	std	Y+3, r24	; 0x03
		wDATA[3] = (COA_Measurment >> 24);
    28b6:	80 91 60 20 	lds	r24, 0x2060
    28ba:	90 91 61 20 	lds	r25, 0x2061
    28be:	a0 91 62 20 	lds	r26, 0x2062
    28c2:	b0 91 63 20 	lds	r27, 0x2063
    28c6:	8b 2f       	mov	r24, r27
    28c8:	99 27       	eor	r25, r25
    28ca:	aa 27       	eor	r26, r26
    28cc:	bb 27       	eor	r27, r27
    28ce:	8c 83       	std	Y+4, r24	; 0x04
		wDATA[4] = (COA_Measurment >> 16);
    28d0:	80 91 60 20 	lds	r24, 0x2060
    28d4:	90 91 61 20 	lds	r25, 0x2061
    28d8:	a0 91 62 20 	lds	r26, 0x2062
    28dc:	b0 91 63 20 	lds	r27, 0x2063
    28e0:	cd 01       	movw	r24, r26
    28e2:	aa 27       	eor	r26, r26
    28e4:	bb 27       	eor	r27, r27
    28e6:	8d 83       	std	Y+5, r24	; 0x05
		wDATA[5] = (COA_Measurment >> 8);
    28e8:	80 91 60 20 	lds	r24, 0x2060
    28ec:	90 91 61 20 	lds	r25, 0x2061
    28f0:	a0 91 62 20 	lds	r26, 0x2062
    28f4:	b0 91 63 20 	lds	r27, 0x2063
    28f8:	89 2f       	mov	r24, r25
    28fa:	9a 2f       	mov	r25, r26
    28fc:	ab 2f       	mov	r26, r27
    28fe:	bb 27       	eor	r27, r27
    2900:	8e 83       	std	Y+6, r24	; 0x06
		wDATA[6] = COA_Measurment;
    2902:	80 91 60 20 	lds	r24, 0x2060
    2906:	90 91 61 20 	lds	r25, 0x2061
    290a:	a0 91 62 20 	lds	r26, 0x2062
    290e:	b0 91 63 20 	lds	r27, 0x2063
    2912:	8f 83       	std	Y+7, r24	; 0x07
		wDATA[7] = COB_OVF;
    2914:	80 91 69 20 	lds	r24, 0x2069
    2918:	88 87       	std	Y+8, r24	; 0x08
		wDATA[8] = (COB_Measurment >> 24);
    291a:	80 91 65 20 	lds	r24, 0x2065
    291e:	90 91 66 20 	lds	r25, 0x2066
    2922:	a0 91 67 20 	lds	r26, 0x2067
    2926:	b0 91 68 20 	lds	r27, 0x2068
    292a:	8b 2f       	mov	r24, r27
    292c:	99 27       	eor	r25, r25
    292e:	aa 27       	eor	r26, r26
    2930:	bb 27       	eor	r27, r27
    2932:	89 87       	std	Y+9, r24	; 0x09
		wDATA[9] = (COB_Measurment >> 16);
    2934:	80 91 65 20 	lds	r24, 0x2065
    2938:	90 91 66 20 	lds	r25, 0x2066
    293c:	a0 91 67 20 	lds	r26, 0x2067
    2940:	b0 91 68 20 	lds	r27, 0x2068
    2944:	cd 01       	movw	r24, r26
    2946:	aa 27       	eor	r26, r26
    2948:	bb 27       	eor	r27, r27
    294a:	8a 87       	std	Y+10, r24	; 0x0a
		wDATA[10] = (COB_Measurment >> 8);
    294c:	80 91 65 20 	lds	r24, 0x2065
    2950:	90 91 66 20 	lds	r25, 0x2066
    2954:	a0 91 67 20 	lds	r26, 0x2067
    2958:	b0 91 68 20 	lds	r27, 0x2068
    295c:	89 2f       	mov	r24, r25
    295e:	9a 2f       	mov	r25, r26
    2960:	ab 2f       	mov	r26, r27
    2962:	bb 27       	eor	r27, r27
    2964:	8b 87       	std	Y+11, r24	; 0x0b
		wDATA[11] = COB_Measurment;
    2966:	80 91 65 20 	lds	r24, 0x2065
    296a:	90 91 66 20 	lds	r25, 0x2066
    296e:	a0 91 67 20 	lds	r26, 0x2067
    2972:	b0 91 68 20 	lds	r27, 0x2068
    2976:	8c 87       	std	Y+12, r24	; 0x0c
		wDATA[12] = COC_OVF;
    2978:	80 91 6e 20 	lds	r24, 0x206E
    297c:	8d 87       	std	Y+13, r24	; 0x0d
		wDATA[13] = (COC_Measurment >> 8);
    297e:	80 91 6a 20 	lds	r24, 0x206A
    2982:	90 91 6b 20 	lds	r25, 0x206B
    2986:	a0 91 6c 20 	lds	r26, 0x206C
    298a:	b0 91 6d 20 	lds	r27, 0x206D
    298e:	89 2f       	mov	r24, r25
    2990:	9a 2f       	mov	r25, r26
    2992:	ab 2f       	mov	r26, r27
    2994:	bb 27       	eor	r27, r27
    2996:	8e 87       	std	Y+14, r24	; 0x0e
		wDATA[14] = COC_Measurment;
    2998:	80 91 6a 20 	lds	r24, 0x206A
    299c:	90 91 6b 20 	lds	r25, 0x206B
    29a0:	a0 91 6c 20 	lds	r26, 0x206C
    29a4:	b0 91 6d 20 	lds	r27, 0x206D
    29a8:	8f 87       	std	Y+15, r24	; 0x0f
	}
	transmit(wDATA,15);
    29aa:	6f e0       	ldi	r22, 0x0F	; 15
    29ac:	ce 01       	movw	r24, r28
    29ae:	01 96       	adiw	r24, 0x01	; 1
    29b0:	90 dd       	rcall	.-1248   	; 0x24d2 <transmit>
}
    29b2:	2f 96       	adiw	r28, 0x0f	; 15
    29b4:	cd bf       	out	0x3d, r28	; 61
    29b6:	de bf       	out	0x3e, r29	; 62
    29b8:	df 91       	pop	r29
    29ba:	cf 91       	pop	r28
    29bc:	08 95       	ret

000029be <COUNTERS_stop>:

void COUNTERS_stop(void)
{
    29be:	cf 93       	push	r28
    29c0:	df 93       	push	r29
    29c2:	cd b7       	in	r28, 0x3d	; 61
    29c4:	de b7       	in	r29, 0x3e	; 62
	//:   
	if (RTC_Status == RTC_Status_busy)
    29c6:	80 91 5f 20 	lds	r24, 0x205F
    29ca:	82 30       	cpi	r24, 0x02	; 2
    29cc:	09 f0       	breq	.+2      	; 0x29d0 <COUNTERS_stop+0x12>
    29ce:	52 c0       	rjmp	.+164    	; 0x2a74 <COUNTERS_stop+0xb6>
	{
		while(RTC.STATUS != 0)
    29d0:	00 00       	nop
    29d2:	80 e0       	ldi	r24, 0x00	; 0
    29d4:	94 e0       	ldi	r25, 0x04	; 4
    29d6:	fc 01       	movw	r30, r24
    29d8:	81 81       	ldd	r24, Z+1	; 0x01
    29da:	88 23       	and	r24, r24
    29dc:	d1 f7       	brne	.-12     	; 0x29d2 <COUNTERS_stop+0x14>
		{
			//       RTC
		}
		RTC.CTRL = RTC_PRESCALER_OFF_gc;
    29de:	80 e0       	ldi	r24, 0x00	; 0
    29e0:	94 e0       	ldi	r25, 0x04	; 4
    29e2:	fc 01       	movw	r30, r24
    29e4:	10 82       	st	Z, r1
		tc_write_clock_source(&TCC0, TC_CLKSEL_OFF_gc);
    29e6:	60 e0       	ldi	r22, 0x00	; 0
    29e8:	70 e0       	ldi	r23, 0x00	; 0
    29ea:	80 e0       	ldi	r24, 0x00	; 0
    29ec:	98 e0       	ldi	r25, 0x08	; 8
    29ee:	66 db       	rcall	.-2356   	; 0x20bc <tc_write_clock_source>
		tc_write_clock_source(&TCD0, TC_CLKSEL_OFF_gc);
    29f0:	60 e0       	ldi	r22, 0x00	; 0
    29f2:	70 e0       	ldi	r23, 0x00	; 0
    29f4:	80 e0       	ldi	r24, 0x00	; 0
    29f6:	99 e0       	ldi	r25, 0x09	; 9
    29f8:	61 db       	rcall	.-2366   	; 0x20bc <tc_write_clock_source>
		tc_write_clock_source(&TCE0, TC_CLKSEL_OFF_gc);
    29fa:	60 e0       	ldi	r22, 0x00	; 0
    29fc:	70 e0       	ldi	r23, 0x00	; 0
    29fe:	80 e0       	ldi	r24, 0x00	; 0
    2a00:	9a e0       	ldi	r25, 0x0A	; 10
    2a02:	5c db       	rcall	.-2376   	; 0x20bc <tc_write_clock_source>
		tc_write_clock_source(&TCC1, TC_CLKSEL_OFF_gc);
    2a04:	60 e0       	ldi	r22, 0x00	; 0
    2a06:	70 e0       	ldi	r23, 0x00	; 0
    2a08:	80 e4       	ldi	r24, 0x40	; 64
    2a0a:	98 e0       	ldi	r25, 0x08	; 8
    2a0c:	57 db       	rcall	.-2386   	; 0x20bc <tc_write_clock_source>
		tc_write_clock_source(&TCD1, TC_CLKSEL_OFF_gc);
    2a0e:	60 e0       	ldi	r22, 0x00	; 0
    2a10:	70 e0       	ldi	r23, 0x00	; 0
    2a12:	80 e4       	ldi	r24, 0x40	; 64
    2a14:	99 e0       	ldi	r25, 0x09	; 9
    2a16:	52 db       	rcall	.-2396   	; 0x20bc <tc_write_clock_source>
		//  , 
		TCC0.CNT = 0;
    2a18:	80 e0       	ldi	r24, 0x00	; 0
    2a1a:	98 e0       	ldi	r25, 0x08	; 8
    2a1c:	fc 01       	movw	r30, r24
    2a1e:	10 a2       	std	Z+32, r1	; 0x20
    2a20:	11 a2       	std	Z+33, r1	; 0x21
		TCC1.CNT = 0;
    2a22:	80 e4       	ldi	r24, 0x40	; 64
    2a24:	98 e0       	ldi	r25, 0x08	; 8
    2a26:	fc 01       	movw	r30, r24
    2a28:	10 a2       	std	Z+32, r1	; 0x20
    2a2a:	11 a2       	std	Z+33, r1	; 0x21
		TCD0.CNT = 0;
    2a2c:	80 e0       	ldi	r24, 0x00	; 0
    2a2e:	99 e0       	ldi	r25, 0x09	; 9
    2a30:	fc 01       	movw	r30, r24
    2a32:	10 a2       	std	Z+32, r1	; 0x20
    2a34:	11 a2       	std	Z+33, r1	; 0x21
		TCD1.CNT = 0;
    2a36:	80 e4       	ldi	r24, 0x40	; 64
    2a38:	99 e0       	ldi	r25, 0x09	; 9
    2a3a:	fc 01       	movw	r30, r24
    2a3c:	10 a2       	std	Z+32, r1	; 0x20
    2a3e:	11 a2       	std	Z+33, r1	; 0x21
		TCE0.CNT = 0;
    2a40:	80 e0       	ldi	r24, 0x00	; 0
    2a42:	9a e0       	ldi	r25, 0x0A	; 10
    2a44:	fc 01       	movw	r30, r24
    2a46:	10 a2       	std	Z+32, r1	; 0x20
    2a48:	11 a2       	std	Z+33, r1	; 0x21
		while(RTC.STATUS != 0)
    2a4a:	00 00       	nop
    2a4c:	80 e0       	ldi	r24, 0x00	; 0
    2a4e:	94 e0       	ldi	r25, 0x04	; 4
    2a50:	fc 01       	movw	r30, r24
    2a52:	81 81       	ldd	r24, Z+1	; 0x01
    2a54:	88 23       	and	r24, r24
    2a56:	d1 f7       	brne	.-12     	; 0x2a4c <COUNTERS_stop+0x8e>
		{
			//       RTC
		}
		RTC.CNT = 0;
    2a58:	80 e0       	ldi	r24, 0x00	; 0
    2a5a:	94 e0       	ldi	r25, 0x04	; 4
    2a5c:	fc 01       	movw	r30, r24
    2a5e:	10 86       	std	Z+8, r1	; 0x08
    2a60:	11 86       	std	Z+9, r1	; 0x09
		transmit_2bytes(COMMAND_COUNTERS_stop, RTC_Status);
    2a62:	80 91 5f 20 	lds	r24, 0x205F
    2a66:	68 2f       	mov	r22, r24
    2a68:	8f e1       	ldi	r24, 0x1F	; 31
    2a6a:	6b dd       	rcall	.-1322   	; 0x2542 <transmit_2bytes>
		RTC_setStatus_stopped;
    2a6c:	81 e0       	ldi	r24, 0x01	; 1
    2a6e:	80 93 5f 20 	sts	0x205F, r24
    2a72:	05 c0       	rjmp	.+10     	; 0x2a7e <COUNTERS_stop+0xc0>
	}
	else
	{
		transmit_2bytes(COMMAND_COUNTERS_stop, RTC_Status);
    2a74:	80 91 5f 20 	lds	r24, 0x205F
    2a78:	68 2f       	mov	r22, r24
    2a7a:	8f e1       	ldi	r24, 0x1F	; 31
    2a7c:	62 dd       	rcall	.-1340   	; 0x2542 <transmit_2bytes>
	}
}
    2a7e:	df 91       	pop	r29
    2a80:	cf 91       	pop	r28
    2a82:	08 95       	ret

00002a84 <TIC_transmit>:
//TIC
void TIC_transmit(void)
{
    2a84:	cf 93       	push	r28
    2a86:	df 93       	push	r29
    2a88:	cd b7       	in	r28, 0x3d	; 61
    2a8a:	de b7       	in	r29, 0x3e	; 62
	//	usart_putchar(USART_TIC,USART_MEM[i]);				//USART_TIC
	//	delay_us(usartTIC_delay);
	//}
	//   TIC
	//   
}
    2a8c:	df 91       	pop	r29
    2a8e:	cf 91       	pop	r28
    2a90:	08 95       	ret

00002a92 <EVSYS_SetEventSource>:
//
bool EVSYS_SetEventSource( uint8_t eventChannel, EVSYS_CHMUX_t eventSource )
{
    2a92:	cf 93       	push	r28
    2a94:	df 93       	push	r29
    2a96:	cd b7       	in	r28, 0x3d	; 61
    2a98:	de b7       	in	r29, 0x3e	; 62
    2a9a:	25 97       	sbiw	r28, 0x05	; 5
    2a9c:	cd bf       	out	0x3d, r28	; 61
    2a9e:	de bf       	out	0x3e, r29	; 62
    2aa0:	8b 83       	std	Y+3, r24	; 0x03
    2aa2:	6c 83       	std	Y+4, r22	; 0x04
    2aa4:	7d 83       	std	Y+5, r23	; 0x05
	volatile uint8_t * chMux;

	/*  Check if channel is valid and set the pointer offset for the selected
	 *  channel and assign the eventSource value.
	 */
	if (eventChannel < 8) {
    2aa6:	8b 81       	ldd	r24, Y+3	; 0x03
    2aa8:	88 30       	cpi	r24, 0x08	; 8
    2aaa:	70 f4       	brcc	.+28     	; 0x2ac8 <EVSYS_SetEventSource+0x36>
		chMux = &EVSYS.CH0MUX + eventChannel;
    2aac:	8b 81       	ldd	r24, Y+3	; 0x03
    2aae:	88 2f       	mov	r24, r24
    2ab0:	90 e0       	ldi	r25, 0x00	; 0
    2ab2:	80 58       	subi	r24, 0x80	; 128
    2ab4:	9e 4f       	sbci	r25, 0xFE	; 254
    2ab6:	89 83       	std	Y+1, r24	; 0x01
    2ab8:	9a 83       	std	Y+2, r25	; 0x02
		*chMux = eventSource;
    2aba:	2c 81       	ldd	r18, Y+4	; 0x04
    2abc:	89 81       	ldd	r24, Y+1	; 0x01
    2abe:	9a 81       	ldd	r25, Y+2	; 0x02
    2ac0:	fc 01       	movw	r30, r24
    2ac2:	20 83       	st	Z, r18

		return true;
    2ac4:	81 e0       	ldi	r24, 0x01	; 1
    2ac6:	01 c0       	rjmp	.+2      	; 0x2aca <EVSYS_SetEventSource+0x38>
	} else {
		return false;
    2ac8:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    2aca:	25 96       	adiw	r28, 0x05	; 5
    2acc:	cd bf       	out	0x3d, r28	; 61
    2ace:	de bf       	out	0x3e, r29	; 62
    2ad0:	df 91       	pop	r29
    2ad2:	cf 91       	pop	r28
    2ad4:	08 95       	ret

00002ad6 <EVSYS_SetEventChannelFilter>:
bool EVSYS_SetEventChannelFilter( uint8_t eventChannel,EVSYS_DIGFILT_t filterCoefficient )
{
    2ad6:	cf 93       	push	r28
    2ad8:	df 93       	push	r29
    2ada:	cd b7       	in	r28, 0x3d	; 61
    2adc:	de b7       	in	r29, 0x3e	; 62
    2ade:	25 97       	sbiw	r28, 0x05	; 5
    2ae0:	cd bf       	out	0x3d, r28	; 61
    2ae2:	de bf       	out	0x3e, r29	; 62
    2ae4:	8b 83       	std	Y+3, r24	; 0x03
    2ae6:	6c 83       	std	Y+4, r22	; 0x04
    2ae8:	7d 83       	std	Y+5, r23	; 0x05
	/*  Check if channel is valid and set the pointer offset for the selected
	 *  channel and assign the configuration value.
	 */
	if (eventChannel < 8) {
    2aea:	8b 81       	ldd	r24, Y+3	; 0x03
    2aec:	88 30       	cpi	r24, 0x08	; 8
    2aee:	70 f4       	brcc	.+28     	; 0x2b0c <EVSYS_SetEventChannelFilter+0x36>

		volatile uint8_t * chCtrl;
		chCtrl = &EVSYS.CH0CTRL + eventChannel;
    2af0:	8b 81       	ldd	r24, Y+3	; 0x03
    2af2:	88 2f       	mov	r24, r24
    2af4:	90 e0       	ldi	r25, 0x00	; 0
    2af6:	88 57       	subi	r24, 0x78	; 120
    2af8:	9e 4f       	sbci	r25, 0xFE	; 254
    2afa:	89 83       	std	Y+1, r24	; 0x01
    2afc:	9a 83       	std	Y+2, r25	; 0x02
		*chCtrl = filterCoefficient;
    2afe:	2c 81       	ldd	r18, Y+4	; 0x04
    2b00:	89 81       	ldd	r24, Y+1	; 0x01
    2b02:	9a 81       	ldd	r25, Y+2	; 0x02
    2b04:	fc 01       	movw	r30, r24
    2b06:	20 83       	st	Z, r18

		return true;
    2b08:	81 e0       	ldi	r24, 0x01	; 1
    2b0a:	01 c0       	rjmp	.+2      	; 0x2b0e <EVSYS_SetEventChannelFilter+0x38>
	} else {
		return false;
    2b0c:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    2b0e:	25 96       	adiw	r28, 0x05	; 5
    2b10:	cd bf       	out	0x3d, r28	; 61
    2b12:	de bf       	out	0x3e, r29	; 62
    2b14:	df 91       	pop	r29
    2b16:	cf 91       	pop	r28
    2b18:	08 95       	ret

00002b1a <SPI_send>:
//SPI
void SPI_send(uint8_t DEVICE_Number)
{
    2b1a:	cf 93       	push	r28
    2b1c:	df 93       	push	r29
    2b1e:	cd b7       	in	r28, 0x3d	; 61
    2b20:	de b7       	in	r29, 0x3e	; 62
    2b22:	62 97       	sbiw	r28, 0x12	; 18
    2b24:	cd bf       	out	0x3d, r28	; 61
    2b26:	de bf       	out	0x3e, r29	; 62
    2b28:	8a 8b       	std	Y+18, r24	; 0x12
	//			6			 IonSource		ADC
	//			7			 Detector		ADC
	//			8			 Inlet			ADC
	//			9			 MSV			ADC (Scaner and Condensator)
	//  
	bool DEVICE_is_DAC = true;
    2b2a:	81 e0       	ldi	r24, 0x01	; 1
    2b2c:	89 83       	std	Y+1, r24	; 0x01
	bool DAC_is_AD5643R = false;
    2b2e:	1a 82       	std	Y+2, r1	; 0x02
	struct spi_device SPI_DEVICE = {
    2b30:	1b 82       	std	Y+3, r1	; 0x03
		.id = 0
	};
	switch(DEVICE_Number)
    2b32:	8a 89       	ldd	r24, Y+18	; 0x12
    2b34:	88 2f       	mov	r24, r24
    2b36:	90 e0       	ldi	r25, 0x00	; 0
    2b38:	85 30       	cpi	r24, 0x05	; 5
    2b3a:	91 05       	cpc	r25, r1
    2b3c:	99 f1       	breq	.+102    	; 0x2ba4 <SPI_send+0x8a>
    2b3e:	86 30       	cpi	r24, 0x06	; 6
    2b40:	91 05       	cpc	r25, r1
    2b42:	8c f4       	brge	.+34     	; 0x2b66 <SPI_send+0x4c>
    2b44:	82 30       	cpi	r24, 0x02	; 2
    2b46:	91 05       	cpc	r25, r1
    2b48:	f9 f0       	breq	.+62     	; 0x2b88 <SPI_send+0x6e>
    2b4a:	83 30       	cpi	r24, 0x03	; 3
    2b4c:	91 05       	cpc	r25, r1
    2b4e:	24 f4       	brge	.+8      	; 0x2b58 <SPI_send+0x3e>
    2b50:	81 30       	cpi	r24, 0x01	; 1
    2b52:	91 05       	cpc	r25, r1
    2b54:	a9 f0       	breq	.+42     	; 0x2b80 <SPI_send+0x66>
    2b56:	40 c0       	rjmp	.+128    	; 0x2bd8 <SPI_send+0xbe>
    2b58:	83 30       	cpi	r24, 0x03	; 3
    2b5a:	91 05       	cpc	r25, r1
    2b5c:	c9 f0       	breq	.+50     	; 0x2b90 <SPI_send+0x76>
    2b5e:	84 30       	cpi	r24, 0x04	; 4
    2b60:	91 05       	cpc	r25, r1
    2b62:	d1 f0       	breq	.+52     	; 0x2b98 <SPI_send+0x7e>
    2b64:	39 c0       	rjmp	.+114    	; 0x2bd8 <SPI_send+0xbe>
    2b66:	87 30       	cpi	r24, 0x07	; 7
    2b68:	91 05       	cpc	r25, r1
    2b6a:	39 f1       	breq	.+78     	; 0x2bba <SPI_send+0xa0>
    2b6c:	87 30       	cpi	r24, 0x07	; 7
    2b6e:	91 05       	cpc	r25, r1
    2b70:	fc f0       	brlt	.+62     	; 0x2bb0 <SPI_send+0x96>
    2b72:	88 30       	cpi	r24, 0x08	; 8
    2b74:	91 05       	cpc	r25, r1
    2b76:	31 f1       	breq	.+76     	; 0x2bc4 <SPI_send+0xaa>
    2b78:	89 30       	cpi	r24, 0x09	; 9
    2b7a:	91 05       	cpc	r25, r1
    2b7c:	41 f1       	breq	.+80     	; 0x2bce <SPI_send+0xb4>
    2b7e:	2c c0       	rjmp	.+88     	; 0x2bd8 <SPI_send+0xbe>
	{
		case 1: SPI_DEVICE = DAC_IonSource;
    2b80:	80 91 71 20 	lds	r24, 0x2071
    2b84:	8b 83       	std	Y+3, r24	; 0x03
			break;
    2b86:	2d c0       	rjmp	.+90     	; 0x2be2 <SPI_send+0xc8>
		case 2: SPI_DEVICE = DAC_Detector;
    2b88:	80 91 19 20 	lds	r24, 0x2019
    2b8c:	8b 83       	std	Y+3, r24	; 0x03
			break;
    2b8e:	29 c0       	rjmp	.+82     	; 0x2be2 <SPI_send+0xc8>
		case 3:	SPI_DEVICE = DAC_Inlet;
    2b90:	80 91 1a 20 	lds	r24, 0x201A
    2b94:	8b 83       	std	Y+3, r24	; 0x03
			break;
    2b96:	25 c0       	rjmp	.+74     	; 0x2be2 <SPI_send+0xc8>
		case 4: SPI_DEVICE = DAC_Scaner;
    2b98:	80 91 1b 20 	lds	r24, 0x201B
    2b9c:	8b 83       	std	Y+3, r24	; 0x03
			DAC_is_AD5643R = true;
    2b9e:	81 e0       	ldi	r24, 0x01	; 1
    2ba0:	8a 83       	std	Y+2, r24	; 0x02
			break;
    2ba2:	1f c0       	rjmp	.+62     	; 0x2be2 <SPI_send+0xc8>
		case 5: SPI_DEVICE = DAC_Condensator;
    2ba4:	80 91 1c 20 	lds	r24, 0x201C
    2ba8:	8b 83       	std	Y+3, r24	; 0x03
			DAC_is_AD5643R = true;
    2baa:	81 e0       	ldi	r24, 0x01	; 1
    2bac:	8a 83       	std	Y+2, r24	; 0x02
			break;
    2bae:	19 c0       	rjmp	.+50     	; 0x2be2 <SPI_send+0xc8>
		case 6:	SPI_DEVICE = ADC_IonSource;
    2bb0:	80 91 1d 20 	lds	r24, 0x201D
    2bb4:	8b 83       	std	Y+3, r24	; 0x03
			DEVICE_is_DAC = false;
    2bb6:	19 82       	std	Y+1, r1	; 0x01
			break;
    2bb8:	14 c0       	rjmp	.+40     	; 0x2be2 <SPI_send+0xc8>
		case 7:	SPI_DEVICE = ADC_Detector;
    2bba:	80 91 1e 20 	lds	r24, 0x201E
    2bbe:	8b 83       	std	Y+3, r24	; 0x03
			DEVICE_is_DAC = false;
    2bc0:	19 82       	std	Y+1, r1	; 0x01
			break;
    2bc2:	0f c0       	rjmp	.+30     	; 0x2be2 <SPI_send+0xc8>
		case 8: SPI_DEVICE = ADC_Inlet;
    2bc4:	80 91 1f 20 	lds	r24, 0x201F
    2bc8:	8b 83       	std	Y+3, r24	; 0x03
			DEVICE_is_DAC = false;
    2bca:	19 82       	std	Y+1, r1	; 0x01
			break;
    2bcc:	0a c0       	rjmp	.+20     	; 0x2be2 <SPI_send+0xc8>
		case 9:  SPI_DEVICE = ADC_MSV;
    2bce:	80 91 20 20 	lds	r24, 0x2020
    2bd2:	8b 83       	std	Y+3, r24	; 0x03
			DEVICE_is_DAC = false;
    2bd4:	19 82       	std	Y+1, r1	; 0x01
			break;
    2bd6:	05 c0       	rjmp	.+10     	; 0x2be2 <SPI_send+0xc8>
		default:
			transmit_3bytes(TOCKEN_ERROR, INTERNAL_ERROR_SPI, DEVICE_Number);
    2bd8:	4a 89       	ldd	r20, Y+18	; 0x12
    2bda:	62 e0       	ldi	r22, 0x02	; 2
    2bdc:	8f ef       	ldi	r24, 0xFF	; 255
    2bde:	d8 dc       	rcall	.-1616   	; 0x2590 <transmit_3bytes>
    2be0:	92 c0       	rjmp	.+292    	; 0x2d06 <SPI_send+0x1ec>
			return;
	}
	uint8_t SPI_rDATA[] = {0,0};				// SPI    ( )
    2be2:	1c 82       	std	Y+4, r1	; 0x04
    2be4:	1d 82       	std	Y+5, r1	; 0x05
	//  DAC AD5643R      ,   
	if(DAC_is_AD5643R)
    2be6:	8a 81       	ldd	r24, Y+2	; 0x02
    2be8:	88 23       	and	r24, r24
    2bea:	41 f1       	breq	.+80     	; 0x2c3c <SPI_send+0x122>
	{
		//  ?
		uint8_t sdata[] = {COMP_MEM[1], COMP_MEM[2], COMP_MEM[3]};
    2bec:	80 91 e9 20 	lds	r24, 0x20E9
    2bf0:	8b 87       	std	Y+11, r24	; 0x0b
    2bf2:	80 91 ea 20 	lds	r24, 0x20EA
    2bf6:	8c 87       	std	Y+12, r24	; 0x0c
    2bf8:	80 91 eb 20 	lds	r24, 0x20EB
    2bfc:	8d 87       	std	Y+13, r24	; 0x0d
		spi_select_device(&SPIC, &SPI_DEVICE);
    2bfe:	ce 01       	movw	r24, r28
    2c00:	03 96       	adiw	r24, 0x03	; 3
    2c02:	bc 01       	movw	r22, r24
    2c04:	80 ec       	ldi	r24, 0xC0	; 192
    2c06:	98 e0       	ldi	r25, 0x08	; 8
    2c08:	0e 94 34 03 	call	0x668	; 0x668 <spi_select_device>
		spi_write_packet(&SPIC, sdata, 3);
    2c0c:	ce 01       	movw	r24, r28
    2c0e:	0b 96       	adiw	r24, 0x0b	; 11
    2c10:	43 e0       	ldi	r20, 0x03	; 3
    2c12:	50 e0       	ldi	r21, 0x00	; 0
    2c14:	bc 01       	movw	r22, r24
    2c16:	80 ec       	ldi	r24, 0xC0	; 192
    2c18:	98 e0       	ldi	r25, 0x08	; 8
    2c1a:	0e 94 b5 02 	call	0x56a	; 0x56a <spi_write_packet>
		spi_deselect_device(&SPIC, &SPI_DEVICE);
    2c1e:	ce 01       	movw	r24, r28
    2c20:	03 96       	adiw	r24, 0x03	; 3
    2c22:	bc 01       	movw	r22, r24
    2c24:	80 ec       	ldi	r24, 0xC0	; 192
    2c26:	98 e0       	ldi	r25, 0x08	; 8
    2c28:	0e 94 49 03 	call	0x692	; 0x692 <spi_deselect_device>
		//
		uint8_t aswDATA[] = {COMP_MEM[0]};
    2c2c:	80 91 e8 20 	lds	r24, 0x20E8
    2c30:	8e 87       	std	Y+14, r24	; 0x0e
		transmit(aswDATA, 1);
    2c32:	ce 01       	movw	r24, r28
    2c34:	0e 96       	adiw	r24, 0x0e	; 14
    2c36:	61 e0       	ldi	r22, 0x01	; 1
    2c38:	4c dc       	rcall	.-1896   	; 0x24d2 <transmit>
    2c3a:	65 c0       	rjmp	.+202    	; 0x2d06 <SPI_send+0x1ec>
		return;
	}
	// SPI- - ,  ,   . 
	if(DEVICE_is_DAC)
    2c3c:	89 81       	ldd	r24, Y+1	; 0x01
    2c3e:	88 23       	and	r24, r24
    2c40:	29 f1       	breq	.+74     	; 0x2c8c <SPI_send+0x172>
	{	
		uint8_t sdata[] = {COMP_MEM[1], COMP_MEM[2]};
    2c42:	80 91 e9 20 	lds	r24, 0x20E9
    2c46:	8f 87       	std	Y+15, r24	; 0x0f
    2c48:	80 91 ea 20 	lds	r24, 0x20EA
    2c4c:	88 8b       	std	Y+16, r24	; 0x10
		spi_select_device(&SPIC, &SPI_DEVICE);
    2c4e:	ce 01       	movw	r24, r28
    2c50:	03 96       	adiw	r24, 0x03	; 3
    2c52:	bc 01       	movw	r22, r24
    2c54:	80 ec       	ldi	r24, 0xC0	; 192
    2c56:	98 e0       	ldi	r25, 0x08	; 8
    2c58:	0e 94 34 03 	call	0x668	; 0x668 <spi_select_device>
		spi_write_packet(&SPIC, sdata, 2);
    2c5c:	ce 01       	movw	r24, r28
    2c5e:	0f 96       	adiw	r24, 0x0f	; 15
    2c60:	42 e0       	ldi	r20, 0x02	; 2
    2c62:	50 e0       	ldi	r21, 0x00	; 0
    2c64:	bc 01       	movw	r22, r24
    2c66:	80 ec       	ldi	r24, 0xC0	; 192
    2c68:	98 e0       	ldi	r25, 0x08	; 8
    2c6a:	0e 94 b5 02 	call	0x56a	; 0x56a <spi_write_packet>
		spi_deselect_device(&SPIC, &SPI_DEVICE);
    2c6e:	ce 01       	movw	r24, r28
    2c70:	03 96       	adiw	r24, 0x03	; 3
    2c72:	bc 01       	movw	r22, r24
    2c74:	80 ec       	ldi	r24, 0xC0	; 192
    2c76:	98 e0       	ldi	r25, 0x08	; 8
    2c78:	0e 94 49 03 	call	0x692	; 0x692 <spi_deselect_device>
		uint8_t aswDATA[] = {COMP_MEM[0]};
    2c7c:	80 91 e8 20 	lds	r24, 0x20E8
    2c80:	89 8b       	std	Y+17, r24	; 0x11
		transmit(aswDATA, 1);
    2c82:	ce 01       	movw	r24, r28
    2c84:	41 96       	adiw	r24, 0x11	; 17
    2c86:	61 e0       	ldi	r22, 0x01	; 1
    2c88:	24 dc       	rcall	.-1976   	; 0x24d2 <transmit>
    2c8a:	3d c0       	rjmp	.+122    	; 0x2d06 <SPI_send+0x1ec>
		return;
	}
	// SPI- - ,  ,  ,  .
	uint8_t sdata[] = {COMP_MEM[1], COMP_MEM[2]};
    2c8c:	80 91 e9 20 	lds	r24, 0x20E9
    2c90:	8e 83       	std	Y+6, r24	; 0x06
    2c92:	80 91 ea 20 	lds	r24, 0x20EA
    2c96:	8f 83       	std	Y+7, r24	; 0x07
	gpio_set_pin_low(pin_iRDUN);
    2c98:	60 e0       	ldi	r22, 0x00	; 0
    2c9a:	84 e1       	ldi	r24, 0x14	; 20
    2c9c:	88 d9       	rcall	.-3312   	; 0x1fae <ioport_set_value>
	spi_write_packet(&SPIC, sdata, 2);
    2c9e:	ce 01       	movw	r24, r28
    2ca0:	06 96       	adiw	r24, 0x06	; 6
    2ca2:	42 e0       	ldi	r20, 0x02	; 2
    2ca4:	50 e0       	ldi	r21, 0x00	; 0
    2ca6:	bc 01       	movw	r22, r24
    2ca8:	80 ec       	ldi	r24, 0xC0	; 192
    2caa:	98 e0       	ldi	r25, 0x08	; 8
    2cac:	0e 94 b5 02 	call	0x56a	; 0x56a <spi_write_packet>
	gpio_set_pin_high(pin_iRDUN);
    2cb0:	61 e0       	ldi	r22, 0x01	; 1
    2cb2:	84 e1       	ldi	r24, 0x14	; 20
    2cb4:	7c d9       	rcall	.-3336   	; 0x1fae <ioport_set_value>
	//  
	spi_deselect_device(&SPIC, &SPI_DEVICE);
    2cb6:	ce 01       	movw	r24, r28
    2cb8:	03 96       	adiw	r24, 0x03	; 3
    2cba:	bc 01       	movw	r22, r24
    2cbc:	80 ec       	ldi	r24, 0xC0	; 192
    2cbe:	98 e0       	ldi	r25, 0x08	; 8
    2cc0:	0e 94 49 03 	call	0x692	; 0x692 <spi_deselect_device>
	gpio_set_pin_low(pin_iRDUN);
    2cc4:	60 e0       	ldi	r22, 0x00	; 0
    2cc6:	84 e1       	ldi	r24, 0x14	; 20
    2cc8:	72 d9       	rcall	.-3356   	; 0x1fae <ioport_set_value>
	spi_read_packet(&SPIC,SPI_rDATA,2);
    2cca:	ce 01       	movw	r24, r28
    2ccc:	04 96       	adiw	r24, 0x04	; 4
    2cce:	42 e0       	ldi	r20, 0x02	; 2
    2cd0:	50 e0       	ldi	r21, 0x00	; 0
    2cd2:	bc 01       	movw	r22, r24
    2cd4:	80 ec       	ldi	r24, 0xC0	; 192
    2cd6:	98 e0       	ldi	r25, 0x08	; 8
    2cd8:	0e 94 f3 02 	call	0x5e6	; 0x5e6 <spi_read_packet>
	gpio_set_pin_high(pin_iRDUN);
    2cdc:	61 e0       	ldi	r22, 0x01	; 1
    2cde:	84 e1       	ldi	r24, 0x14	; 20
    2ce0:	66 d9       	rcall	.-3380   	; 0x1fae <ioport_set_value>
	spi_select_device(&SPIC, &SPI_DEVICE);
    2ce2:	ce 01       	movw	r24, r28
    2ce4:	03 96       	adiw	r24, 0x03	; 3
    2ce6:	bc 01       	movw	r22, r24
    2ce8:	80 ec       	ldi	r24, 0xC0	; 192
    2cea:	98 e0       	ldi	r25, 0x08	; 8
    2cec:	0e 94 34 03 	call	0x668	; 0x668 <spi_select_device>
	//     USART
	uint8_t aswDATA[] = {COMP_MEM[0],SPI_rDATA[0],SPI_rDATA[1]};
    2cf0:	80 91 e8 20 	lds	r24, 0x20E8
    2cf4:	88 87       	std	Y+8, r24	; 0x08
    2cf6:	8c 81       	ldd	r24, Y+4	; 0x04
    2cf8:	89 87       	std	Y+9, r24	; 0x09
    2cfa:	8d 81       	ldd	r24, Y+5	; 0x05
    2cfc:	8a 87       	std	Y+10, r24	; 0x0a
	transmit(aswDATA, 3);
    2cfe:	ce 01       	movw	r24, r28
    2d00:	08 96       	adiw	r24, 0x08	; 8
    2d02:	63 e0       	ldi	r22, 0x03	; 3
    2d04:	e6 db       	rcall	.-2100   	; 0x24d2 <transmit>
}
    2d06:	62 96       	adiw	r28, 0x12	; 18
    2d08:	cd bf       	out	0x3d, r28	; 61
    2d0a:	de bf       	out	0x3e, r29	; 62
    2d0c:	df 91       	pop	r29
    2d0e:	cf 91       	pop	r28
    2d10:	08 95       	ret

00002d12 <checkFlags>:
//
void checkFlags(void)
{
    2d12:	cf 93       	push	r28
    2d14:	df 93       	push	r29
    2d16:	00 d0       	rcall	.+0      	; 0x2d18 <checkFlags+0x6>
    2d18:	00 d0       	rcall	.+0      	; 0x2d1a <checkFlags+0x8>
    2d1a:	cd b7       	in	r28, 0x3d	; 61
    2d1c:	de b7       	in	r29, 0x3e	; 62
    //: <Command><[\][iHVE][PRGE][iEDCD][SEMV1][SEMV2][SEMV3][SPUMP]>
    //				   <\> = 0,        
    //				   <\> = 1,     ( iHVE)   .
    //				iHVE -  
	//				   [\] -> 1 -   , 0 -  
    updateFlags();
    2d1e:	d9 d1       	rcall	.+946    	; 0x30d2 <updateFlags>
	Flags.checkOrSet = 0; //     
    2d20:	80 91 4e 21 	lds	r24, 0x214E
    2d24:	8f 77       	andi	r24, 0x7F	; 127
    2d26:	80 93 4e 21 	sts	0x214E, r24
    if ((COMP_MEM[1] >> 7) == 0)
    2d2a:	80 91 e9 20 	lds	r24, 0x20E9
    2d2e:	88 23       	and	r24, r24
    2d30:	54 f0       	brlt	.+20     	; 0x2d46 <checkFlags+0x34>
    {
        //.       
        transmit_2bytes(COMMAND_Flags_set, *pointer_Flags);
    2d32:	80 91 e4 20 	lds	r24, 0x20E4
    2d36:	90 91 e5 20 	lds	r25, 0x20E5
    2d3a:	fc 01       	movw	r30, r24
    2d3c:	80 81       	ld	r24, Z
    2d3e:	68 2f       	mov	r22, r24
    2d40:	80 e5       	ldi	r24, 0x50	; 80
    2d42:	ff db       	rcall	.-2050   	; 0x2542 <transmit_2bytes>
        return;
    2d44:	c0 c1       	rjmp	.+896    	; 0x30c6 <__stack+0xc7>
    }
    //!
    uint8_t receivedFlag = ((COMP_MEM[1] & 32) >> 5);	//  PRGE
    2d46:	80 91 e9 20 	lds	r24, 0x20E9
    2d4a:	88 2f       	mov	r24, r24
    2d4c:	90 e0       	ldi	r25, 0x00	; 0
    2d4e:	80 72       	andi	r24, 0x20	; 32
    2d50:	99 27       	eor	r25, r25
    2d52:	95 95       	asr	r25
    2d54:	87 95       	ror	r24
    2d56:	95 95       	asr	r25
    2d58:	87 95       	ror	r24
    2d5a:	95 95       	asr	r25
    2d5c:	87 95       	ror	r24
    2d5e:	95 95       	asr	r25
    2d60:	87 95       	ror	r24
    2d62:	95 95       	asr	r25
    2d64:	87 95       	ror	r24
    2d66:	89 83       	std	Y+1, r24	; 0x01
	//  PRGE(receivedFlag)    ...
    if (Flags.PRGE  != receivedFlag) 
    2d68:	80 91 4e 21 	lds	r24, 0x214E
    2d6c:	85 fb       	bst	r24, 5
    2d6e:	88 27       	eor	r24, r24
    2d70:	80 f9       	bld	r24, 0
    2d72:	28 2f       	mov	r18, r24
    2d74:	30 e0       	ldi	r19, 0x00	; 0
    2d76:	89 81       	ldd	r24, Y+1	; 0x01
    2d78:	88 2f       	mov	r24, r24
    2d7a:	90 e0       	ldi	r25, 0x00	; 0
    2d7c:	28 17       	cp	r18, r24
    2d7e:	39 07       	cpc	r19, r25
    2d80:	29 f1       	breq	.+74     	; 0x2dcc <checkFlags+0xba>
	{
		//,   ...
		if (receivedFlag == 1)
    2d82:	89 81       	ldd	r24, Y+1	; 0x01
    2d84:	81 30       	cpi	r24, 0x01	; 1
    2d86:	a9 f4       	brne	.+42     	; 0x2db2 <checkFlags+0xa0>
		{
			//  iHVE  - TIC  ,   
			if(Flags.iHVE == 0)
    2d88:	80 91 4e 21 	lds	r24, 0x214E
    2d8c:	80 74       	andi	r24, 0x40	; 64
    2d8e:	88 23       	and	r24, r24
    2d90:	e9 f4       	brne	.+58     	; 0x2dcc <checkFlags+0xba>
			{
				//     iHVE (    DC-DC 24-12)
				Flags.PRGE = 1;	//  
    2d92:	80 91 4e 21 	lds	r24, 0x214E
    2d96:	80 62       	ori	r24, 0x20	; 32
    2d98:	80 93 4e 21 	sts	0x214E, r24
				MC_Tasks.setDACs = 1;//   DAC'   
    2d9c:	80 91 6f 20 	lds	r24, 0x206F
    2da0:	81 60       	ori	r24, 0x01	; 1
    2da2:	80 93 6f 20 	sts	0x206F, r24
				Flags.checkOrSet = 1; //  
    2da6:	80 91 4e 21 	lds	r24, 0x214E
    2daa:	80 68       	ori	r24, 0x80	; 128
    2dac:	80 93 4e 21 	sts	0x214E, r24
    2db0:	0d c0       	rjmp	.+26     	; 0x2dcc <checkFlags+0xba>
			}
		}
		else 
		{
			gpio_set_pin_high(pin_iHVE);	// DC-DC 24-12
    2db2:	61 e0       	ldi	r22, 0x01	; 1
    2db4:	83 e1       	ldi	r24, 0x13	; 19
    2db6:	fb d8       	rcall	.-3594   	; 0x1fae <ioport_set_value>
			Flags.PRGE = 0;			// 
    2db8:	80 91 4e 21 	lds	r24, 0x214E
    2dbc:	8f 7d       	andi	r24, 0xDF	; 223
    2dbe:	80 93 4e 21 	sts	0x214E, r24
			Flags.checkOrSet = 1;	//  
    2dc2:	80 91 4e 21 	lds	r24, 0x214E
    2dc6:	80 68       	ori	r24, 0x80	; 128
    2dc8:	80 93 4e 21 	sts	0x214E, r24
		}
	}
    receivedFlag = ((COMP_MEM[1] & 16) >> 4);
    2dcc:	80 91 e9 20 	lds	r24, 0x20E9
    2dd0:	88 2f       	mov	r24, r24
    2dd2:	90 e0       	ldi	r25, 0x00	; 0
    2dd4:	80 71       	andi	r24, 0x10	; 16
    2dd6:	99 27       	eor	r25, r25
    2dd8:	95 95       	asr	r25
    2dda:	87 95       	ror	r24
    2ddc:	95 95       	asr	r25
    2dde:	87 95       	ror	r24
    2de0:	95 95       	asr	r25
    2de2:	87 95       	ror	r24
    2de4:	95 95       	asr	r25
    2de6:	87 95       	ror	r24
    2de8:	89 83       	std	Y+1, r24	; 0x01
    if (Flags.iEDCD != receivedFlag) {if (receivedFlag == 1) {gpio_set_pin_high(pin_iEDCD);Flags.checkOrSet = 1;} else {gpio_set_pin_low(pin_iEDCD);Flags.checkOrSet = 1;}}
    2dea:	80 91 4e 21 	lds	r24, 0x214E
    2dee:	82 95       	swap	r24
    2df0:	81 70       	andi	r24, 0x01	; 1
    2df2:	28 2f       	mov	r18, r24
    2df4:	30 e0       	ldi	r19, 0x00	; 0
    2df6:	89 81       	ldd	r24, Y+1	; 0x01
    2df8:	88 2f       	mov	r24, r24
    2dfa:	90 e0       	ldi	r25, 0x00	; 0
    2dfc:	28 17       	cp	r18, r24
    2dfe:	39 07       	cpc	r19, r25
    2e00:	a1 f0       	breq	.+40     	; 0x2e2a <checkFlags+0x118>
    2e02:	89 81       	ldd	r24, Y+1	; 0x01
    2e04:	81 30       	cpi	r24, 0x01	; 1
    2e06:	49 f4       	brne	.+18     	; 0x2e1a <checkFlags+0x108>
    2e08:	61 e0       	ldi	r22, 0x01	; 1
    2e0a:	87 e0       	ldi	r24, 0x07	; 7
    2e0c:	d0 d8       	rcall	.-3680   	; 0x1fae <ioport_set_value>
    2e0e:	80 91 4e 21 	lds	r24, 0x214E
    2e12:	80 68       	ori	r24, 0x80	; 128
    2e14:	80 93 4e 21 	sts	0x214E, r24
    2e18:	08 c0       	rjmp	.+16     	; 0x2e2a <checkFlags+0x118>
    2e1a:	60 e0       	ldi	r22, 0x00	; 0
    2e1c:	87 e0       	ldi	r24, 0x07	; 7
    2e1e:	c7 d8       	rcall	.-3698   	; 0x1fae <ioport_set_value>
    2e20:	80 91 4e 21 	lds	r24, 0x214E
    2e24:	80 68       	ori	r24, 0x80	; 128
    2e26:	80 93 4e 21 	sts	0x214E, r24
    receivedFlag = ((COMP_MEM[1] & 8) >> 3);
    2e2a:	80 91 e9 20 	lds	r24, 0x20E9
    2e2e:	88 2f       	mov	r24, r24
    2e30:	90 e0       	ldi	r25, 0x00	; 0
    2e32:	88 70       	andi	r24, 0x08	; 8
    2e34:	99 27       	eor	r25, r25
    2e36:	95 95       	asr	r25
    2e38:	87 95       	ror	r24
    2e3a:	95 95       	asr	r25
    2e3c:	87 95       	ror	r24
    2e3e:	95 95       	asr	r25
    2e40:	87 95       	ror	r24
    2e42:	89 83       	std	Y+1, r24	; 0x01
    if (Flags.SEMV1 != receivedFlag) {if (receivedFlag == 1) {gpio_set_pin_high(pin_SEMV1);Flags.checkOrSet = 1;} else {gpio_set_pin_low(pin_SEMV1);Flags.checkOrSet = 1;}}
    2e44:	80 91 4e 21 	lds	r24, 0x214E
    2e48:	83 fb       	bst	r24, 3
    2e4a:	88 27       	eor	r24, r24
    2e4c:	80 f9       	bld	r24, 0
    2e4e:	28 2f       	mov	r18, r24
    2e50:	30 e0       	ldi	r19, 0x00	; 0
    2e52:	89 81       	ldd	r24, Y+1	; 0x01
    2e54:	88 2f       	mov	r24, r24
    2e56:	90 e0       	ldi	r25, 0x00	; 0
    2e58:	28 17       	cp	r18, r24
    2e5a:	39 07       	cpc	r19, r25
    2e5c:	a1 f0       	breq	.+40     	; 0x2e86 <checkFlags+0x174>
    2e5e:	89 81       	ldd	r24, Y+1	; 0x01
    2e60:	81 30       	cpi	r24, 0x01	; 1
    2e62:	49 f4       	brne	.+18     	; 0x2e76 <checkFlags+0x164>
    2e64:	61 e0       	ldi	r22, 0x01	; 1
    2e66:	89 e1       	ldi	r24, 0x19	; 25
    2e68:	a2 d8       	rcall	.-3772   	; 0x1fae <ioport_set_value>
    2e6a:	80 91 4e 21 	lds	r24, 0x214E
    2e6e:	80 68       	ori	r24, 0x80	; 128
    2e70:	80 93 4e 21 	sts	0x214E, r24
    2e74:	08 c0       	rjmp	.+16     	; 0x2e86 <checkFlags+0x174>
    2e76:	60 e0       	ldi	r22, 0x00	; 0
    2e78:	89 e1       	ldi	r24, 0x19	; 25
    2e7a:	99 d8       	rcall	.-3790   	; 0x1fae <ioport_set_value>
    2e7c:	80 91 4e 21 	lds	r24, 0x214E
    2e80:	80 68       	ori	r24, 0x80	; 128
    2e82:	80 93 4e 21 	sts	0x214E, r24
    receivedFlag = ((COMP_MEM[1] & 4) >> 2);
    2e86:	80 91 e9 20 	lds	r24, 0x20E9
    2e8a:	88 2f       	mov	r24, r24
    2e8c:	90 e0       	ldi	r25, 0x00	; 0
    2e8e:	84 70       	andi	r24, 0x04	; 4
    2e90:	99 27       	eor	r25, r25
    2e92:	95 95       	asr	r25
    2e94:	87 95       	ror	r24
    2e96:	95 95       	asr	r25
    2e98:	87 95       	ror	r24
    2e9a:	89 83       	std	Y+1, r24	; 0x01
    if (Flags.SEMV2 != receivedFlag) {if (receivedFlag == 1) {gpio_set_pin_high(pin_SEMV2);Flags.checkOrSet = 1;} else {gpio_set_pin_low(pin_SEMV2);Flags.checkOrSet = 1;}}
    2e9c:	80 91 4e 21 	lds	r24, 0x214E
    2ea0:	82 fb       	bst	r24, 2
    2ea2:	88 27       	eor	r24, r24
    2ea4:	80 f9       	bld	r24, 0
    2ea6:	28 2f       	mov	r18, r24
    2ea8:	30 e0       	ldi	r19, 0x00	; 0
    2eaa:	89 81       	ldd	r24, Y+1	; 0x01
    2eac:	88 2f       	mov	r24, r24
    2eae:	90 e0       	ldi	r25, 0x00	; 0
    2eb0:	28 17       	cp	r18, r24
    2eb2:	39 07       	cpc	r19, r25
    2eb4:	a1 f0       	breq	.+40     	; 0x2ede <checkFlags+0x1cc>
    2eb6:	89 81       	ldd	r24, Y+1	; 0x01
    2eb8:	81 30       	cpi	r24, 0x01	; 1
    2eba:	49 f4       	brne	.+18     	; 0x2ece <checkFlags+0x1bc>
    2ebc:	61 e0       	ldi	r22, 0x01	; 1
    2ebe:	8c e1       	ldi	r24, 0x1C	; 28
    2ec0:	76 d8       	rcall	.-3860   	; 0x1fae <ioport_set_value>
    2ec2:	80 91 4e 21 	lds	r24, 0x214E
    2ec6:	80 68       	ori	r24, 0x80	; 128
    2ec8:	80 93 4e 21 	sts	0x214E, r24
    2ecc:	08 c0       	rjmp	.+16     	; 0x2ede <checkFlags+0x1cc>
    2ece:	60 e0       	ldi	r22, 0x00	; 0
    2ed0:	8c e1       	ldi	r24, 0x1C	; 28
    2ed2:	6d d8       	rcall	.-3878   	; 0x1fae <ioport_set_value>
    2ed4:	80 91 4e 21 	lds	r24, 0x214E
    2ed8:	80 68       	ori	r24, 0x80	; 128
    2eda:	80 93 4e 21 	sts	0x214E, r24
    receivedFlag = ((COMP_MEM[1] & 2) >> 1);
    2ede:	80 91 e9 20 	lds	r24, 0x20E9
    2ee2:	88 2f       	mov	r24, r24
    2ee4:	90 e0       	ldi	r25, 0x00	; 0
    2ee6:	82 70       	andi	r24, 0x02	; 2
    2ee8:	99 27       	eor	r25, r25
    2eea:	95 95       	asr	r25
    2eec:	87 95       	ror	r24
    2eee:	89 83       	std	Y+1, r24	; 0x01
    if (Flags.SEMV3 != receivedFlag) {if (receivedFlag == 1) {gpio_set_pin_high(pin_SEMV3);Flags.checkOrSet = 1;} else {gpio_set_pin_low(pin_SEMV3);Flags.checkOrSet = 1;}}
    2ef0:	80 91 4e 21 	lds	r24, 0x214E
    2ef4:	86 95       	lsr	r24
    2ef6:	81 70       	andi	r24, 0x01	; 1
    2ef8:	28 2f       	mov	r18, r24
    2efa:	30 e0       	ldi	r19, 0x00	; 0
    2efc:	89 81       	ldd	r24, Y+1	; 0x01
    2efe:	88 2f       	mov	r24, r24
    2f00:	90 e0       	ldi	r25, 0x00	; 0
    2f02:	28 17       	cp	r18, r24
    2f04:	39 07       	cpc	r19, r25
    2f06:	a1 f0       	breq	.+40     	; 0x2f30 <checkFlags+0x21e>
    2f08:	89 81       	ldd	r24, Y+1	; 0x01
    2f0a:	81 30       	cpi	r24, 0x01	; 1
    2f0c:	49 f4       	brne	.+18     	; 0x2f20 <checkFlags+0x20e>
    2f0e:	61 e0       	ldi	r22, 0x01	; 1
    2f10:	8d e1       	ldi	r24, 0x1D	; 29
    2f12:	4d d8       	rcall	.-3942   	; 0x1fae <ioport_set_value>
    2f14:	80 91 4e 21 	lds	r24, 0x214E
    2f18:	80 68       	ori	r24, 0x80	; 128
    2f1a:	80 93 4e 21 	sts	0x214E, r24
    2f1e:	08 c0       	rjmp	.+16     	; 0x2f30 <checkFlags+0x21e>
    2f20:	60 e0       	ldi	r22, 0x00	; 0
    2f22:	8d e1       	ldi	r24, 0x1D	; 29
    2f24:	44 d8       	rcall	.-3960   	; 0x1fae <ioport_set_value>
    2f26:	80 91 4e 21 	lds	r24, 0x214E
    2f2a:	80 68       	ori	r24, 0x80	; 128
    2f2c:	80 93 4e 21 	sts	0x214E, r24
    receivedFlag = COMP_MEM[1] & 1;
    2f30:	80 91 e9 20 	lds	r24, 0x20E9
    2f34:	81 70       	andi	r24, 0x01	; 1
    2f36:	89 83       	std	Y+1, r24	; 0x01
    if (Flags.SPUMP != receivedFlag) {if (receivedFlag == 1) {gpio_set_pin_high(pin_SPUMP);Flags.checkOrSet = 1;} else {gpio_set_pin_low(pin_SPUMP);Flags.checkOrSet = 1;}}
    2f38:	80 91 4e 21 	lds	r24, 0x214E
    2f3c:	81 70       	andi	r24, 0x01	; 1
    2f3e:	28 2f       	mov	r18, r24
    2f40:	30 e0       	ldi	r19, 0x00	; 0
    2f42:	89 81       	ldd	r24, Y+1	; 0x01
    2f44:	88 2f       	mov	r24, r24
    2f46:	90 e0       	ldi	r25, 0x00	; 0
    2f48:	28 17       	cp	r18, r24
    2f4a:	39 07       	cpc	r19, r25
    2f4c:	a1 f0       	breq	.+40     	; 0x2f76 <checkFlags+0x264>
    2f4e:	89 81       	ldd	r24, Y+1	; 0x01
    2f50:	81 30       	cpi	r24, 0x01	; 1
    2f52:	49 f4       	brne	.+18     	; 0x2f66 <checkFlags+0x254>
    2f54:	61 e0       	ldi	r22, 0x01	; 1
    2f56:	88 e1       	ldi	r24, 0x18	; 24
    2f58:	2a d8       	rcall	.-4012   	; 0x1fae <ioport_set_value>
    2f5a:	80 91 4e 21 	lds	r24, 0x214E
    2f5e:	80 68       	ori	r24, 0x80	; 128
    2f60:	80 93 4e 21 	sts	0x214E, r24
    2f64:	08 c0       	rjmp	.+16     	; 0x2f76 <checkFlags+0x264>
    2f66:	60 e0       	ldi	r22, 0x00	; 0
    2f68:	88 e1       	ldi	r24, 0x18	; 24
    2f6a:	21 d8       	rcall	.-4030   	; 0x1fae <ioport_set_value>
    2f6c:	80 91 4e 21 	lds	r24, 0x214E
    2f70:	80 68       	ori	r24, 0x80	; 128
    2f72:	80 93 4e 21 	sts	0x214E, r24
    updateFlags();
    2f76:	ad d0       	rcall	.+346    	; 0x30d2 <updateFlags>
	transmit_2bytes(COMMAND_Flags_set, *pointer_Flags);
    2f78:	80 91 e4 20 	lds	r24, 0x20E4
    2f7c:	90 91 e5 20 	lds	r25, 0x20E5
    2f80:	fc 01       	movw	r30, r24
    2f82:	80 81       	ld	r24, Z
    2f84:	68 2f       	mov	r22, r24
    2f86:	80 e5       	ldi	r24, 0x50	; 80
    2f88:	dc da       	rcall	.-2632   	; 0x2542 <transmit_2bytes>
    if (MC_Tasks.setDACs)
    2f8a:	80 91 6f 20 	lds	r24, 0x206F
    2f8e:	81 70       	andi	r24, 0x01	; 1
    2f90:	88 23       	and	r24, r24
    2f92:	09 f4       	brne	.+2      	; 0x2f96 <checkFlags+0x284>
    2f94:	97 c0       	rjmp	.+302    	; 0x30c4 <__stack+0xc5>
    {
		gpio_set_pin_low(pin_iHVE); // DC-DC 24-12
    2f96:	60 e0       	ldi	r22, 0x00	; 0
    2f98:	83 e1       	ldi	r24, 0x13	; 19
    2f9a:	09 d8       	rcall	.-4078   	; 0x1fae <ioport_set_value>
        cpu_delay_ms(2000,32000000); //iHVE    ,   .//   cpu_delay
    2f9c:	6b ea       	ldi	r22, 0xAB	; 171
    2f9e:	72 ec       	ldi	r23, 0xC2	; 194
    2fa0:	82 ea       	ldi	r24, 0xA2	; 162
    2fa2:	90 e0       	ldi	r25, 0x00	; 0
    2fa4:	0e 94 d1 0f 	call	0x1fa2	; 0x1fa2 <__portable_avr_delay_cycles>
        //   -  DAC
        //MSV DAC' AD5643R (  ) -  
        uint8_t SPI_DATA[] = {AD5643R_confHbyte, AD5643R_confMbyte, AD5643R_confLbyte};
    2fa8:	88 e3       	ldi	r24, 0x38	; 56
    2faa:	8a 83       	std	Y+2, r24	; 0x02
    2fac:	1b 82       	std	Y+3, r1	; 0x03
    2fae:	81 e0       	ldi	r24, 0x01	; 1
    2fb0:	8c 83       	std	Y+4, r24	; 0x04
        spi_select_device(&SPIC, &DAC_Condensator);
    2fb2:	6c e1       	ldi	r22, 0x1C	; 28
    2fb4:	70 e2       	ldi	r23, 0x20	; 32
    2fb6:	80 ec       	ldi	r24, 0xC0	; 192
    2fb8:	98 e0       	ldi	r25, 0x08	; 8
    2fba:	0e 94 34 03 	call	0x668	; 0x668 <spi_select_device>
        spi_select_device(&SPIC, &DAC_Scaner);
    2fbe:	6b e1       	ldi	r22, 0x1B	; 27
    2fc0:	70 e2       	ldi	r23, 0x20	; 32
    2fc2:	80 ec       	ldi	r24, 0xC0	; 192
    2fc4:	98 e0       	ldi	r25, 0x08	; 8
    2fc6:	0e 94 34 03 	call	0x668	; 0x668 <spi_select_device>
        spi_write_packet(&SPIC, SPI_DATA, 3);
    2fca:	ce 01       	movw	r24, r28
    2fcc:	02 96       	adiw	r24, 0x02	; 2
    2fce:	43 e0       	ldi	r20, 0x03	; 3
    2fd0:	50 e0       	ldi	r21, 0x00	; 0
    2fd2:	bc 01       	movw	r22, r24
    2fd4:	80 ec       	ldi	r24, 0xC0	; 192
    2fd6:	98 e0       	ldi	r25, 0x08	; 8
    2fd8:	0e 94 b5 02 	call	0x56a	; 0x56a <spi_write_packet>
        spi_deselect_device(&SPIC, &DAC_Condensator);
    2fdc:	6c e1       	ldi	r22, 0x1C	; 28
    2fde:	70 e2       	ldi	r23, 0x20	; 32
    2fe0:	80 ec       	ldi	r24, 0xC0	; 192
    2fe2:	98 e0       	ldi	r25, 0x08	; 8
    2fe4:	0e 94 49 03 	call	0x692	; 0x692 <spi_deselect_device>
        spi_deselect_device(&SPIC, &DAC_Scaner);
    2fe8:	6b e1       	ldi	r22, 0x1B	; 27
    2fea:	70 e2       	ldi	r23, 0x20	; 32
    2fec:	80 ec       	ldi	r24, 0xC0	; 192
    2fee:	98 e0       	ldi	r25, 0x08	; 8
    2ff0:	0e 94 49 03 	call	0x692	; 0x692 <spi_deselect_device>
        //MSV DAC' AD5643R (  ) -     
        SPI_DATA[0] = AD5643R_startVoltage_Hbyte;
    2ff4:	88 e1       	ldi	r24, 0x18	; 24
    2ff6:	8a 83       	std	Y+2, r24	; 0x02
        SPI_DATA[1] = AD5643R_startVoltage_Mbyte;
    2ff8:	8f e7       	ldi	r24, 0x7F	; 127
    2ffa:	8b 83       	std	Y+3, r24	; 0x03
        SPI_DATA[2] = AD5643R_startVoltage_Lbyte;
    2ffc:	8c ef       	ldi	r24, 0xFC	; 252
    2ffe:	8c 83       	std	Y+4, r24	; 0x04
        spi_select_device(&SPIC, &DAC_Scaner);
    3000:	6b e1       	ldi	r22, 0x1B	; 27
    3002:	70 e2       	ldi	r23, 0x20	; 32
    3004:	80 ec       	ldi	r24, 0xC0	; 192
    3006:	98 e0       	ldi	r25, 0x08	; 8
    3008:	0e 94 34 03 	call	0x668	; 0x668 <spi_select_device>
        spi_select_device(&SPIC, &DAC_Condensator);
    300c:	6c e1       	ldi	r22, 0x1C	; 28
    300e:	70 e2       	ldi	r23, 0x20	; 32
    3010:	80 ec       	ldi	r24, 0xC0	; 192
    3012:	98 e0       	ldi	r25, 0x08	; 8
    3014:	0e 94 34 03 	call	0x668	; 0x668 <spi_select_device>
        spi_write_packet(&SPIC, SPI_DATA, 3);
    3018:	ce 01       	movw	r24, r28
    301a:	02 96       	adiw	r24, 0x02	; 2
    301c:	43 e0       	ldi	r20, 0x03	; 3
    301e:	50 e0       	ldi	r21, 0x00	; 0
    3020:	bc 01       	movw	r22, r24
    3022:	80 ec       	ldi	r24, 0xC0	; 192
    3024:	98 e0       	ldi	r25, 0x08	; 8
    3026:	0e 94 b5 02 	call	0x56a	; 0x56a <spi_write_packet>
        spi_deselect_device(&SPIC, &DAC_Scaner);
    302a:	6b e1       	ldi	r22, 0x1B	; 27
    302c:	70 e2       	ldi	r23, 0x20	; 32
    302e:	80 ec       	ldi	r24, 0xC0	; 192
    3030:	98 e0       	ldi	r25, 0x08	; 8
    3032:	0e 94 49 03 	call	0x692	; 0x692 <spi_deselect_device>
        spi_deselect_device(&SPIC, &DAC_Condensator);
    3036:	6c e1       	ldi	r22, 0x1C	; 28
    3038:	70 e2       	ldi	r23, 0x20	; 32
    303a:	80 ec       	ldi	r24, 0xC0	; 192
    303c:	98 e0       	ldi	r25, 0x08	; 8
    303e:	0e 94 49 03 	call	0x692	; 0x692 <spi_deselect_device>
        //MSV DAC AD5643R () -     
        SPI_DATA[0] = AD5643R_startVoltage_Hbyte + 1;
    3042:	89 e1       	ldi	r24, 0x19	; 25
    3044:	8a 83       	std	Y+2, r24	; 0x02
        spi_select_device(&SPIC, &DAC_Scaner);
    3046:	6b e1       	ldi	r22, 0x1B	; 27
    3048:	70 e2       	ldi	r23, 0x20	; 32
    304a:	80 ec       	ldi	r24, 0xC0	; 192
    304c:	98 e0       	ldi	r25, 0x08	; 8
    304e:	0e 94 34 03 	call	0x668	; 0x668 <spi_select_device>
        spi_write_packet(&SPIC, SPI_DATA, 3);
    3052:	ce 01       	movw	r24, r28
    3054:	02 96       	adiw	r24, 0x02	; 2
    3056:	43 e0       	ldi	r20, 0x03	; 3
    3058:	50 e0       	ldi	r21, 0x00	; 0
    305a:	bc 01       	movw	r22, r24
    305c:	80 ec       	ldi	r24, 0xC0	; 192
    305e:	98 e0       	ldi	r25, 0x08	; 8
    3060:	0e 94 b5 02 	call	0x56a	; 0x56a <spi_write_packet>
        spi_deselect_device(&SPIC, &DAC_Scaner);
    3064:	6b e1       	ldi	r22, 0x1B	; 27
    3066:	70 e2       	ldi	r23, 0x20	; 32
    3068:	80 ec       	ldi	r24, 0xC0	; 192
    306a:	98 e0       	ldi	r25, 0x08	; 8
    306c:	0e 94 49 03 	call	0x692	; 0x692 <spi_deselect_device>
        //DPS + PSIS DAC' AD5328R (   ) -  
        SPI_DATA[0] = AD5328R_confHbyte;
    3070:	80 e8       	ldi	r24, 0x80	; 128
    3072:	8a 83       	std	Y+2, r24	; 0x02
        SPI_DATA[1] = AD5328R_confLbyte;
    3074:	8c e3       	ldi	r24, 0x3C	; 60
    3076:	8b 83       	std	Y+3, r24	; 0x03
        spi_select_device(&SPIC, &DAC_Detector);
    3078:	69 e1       	ldi	r22, 0x19	; 25
    307a:	70 e2       	ldi	r23, 0x20	; 32
    307c:	80 ec       	ldi	r24, 0xC0	; 192
    307e:	98 e0       	ldi	r25, 0x08	; 8
    3080:	0e 94 34 03 	call	0x668	; 0x668 <spi_select_device>
        spi_select_device(&SPIC, &DAC_IonSource);
    3084:	61 e7       	ldi	r22, 0x71	; 113
    3086:	70 e2       	ldi	r23, 0x20	; 32
    3088:	80 ec       	ldi	r24, 0xC0	; 192
    308a:	98 e0       	ldi	r25, 0x08	; 8
    308c:	0e 94 34 03 	call	0x668	; 0x668 <spi_select_device>
        spi_write_packet(&SPIC, SPI_DATA, 2);
    3090:	ce 01       	movw	r24, r28
    3092:	02 96       	adiw	r24, 0x02	; 2
    3094:	42 e0       	ldi	r20, 0x02	; 2
    3096:	50 e0       	ldi	r21, 0x00	; 0
    3098:	bc 01       	movw	r22, r24
    309a:	80 ec       	ldi	r24, 0xC0	; 192
    309c:	98 e0       	ldi	r25, 0x08	; 8
    309e:	0e 94 b5 02 	call	0x56a	; 0x56a <spi_write_packet>
        spi_deselect_device(&SPIC, &DAC_Detector);
    30a2:	69 e1       	ldi	r22, 0x19	; 25
    30a4:	70 e2       	ldi	r23, 0x20	; 32
    30a6:	80 ec       	ldi	r24, 0xC0	; 192
    30a8:	98 e0       	ldi	r25, 0x08	; 8
    30aa:	0e 94 49 03 	call	0x692	; 0x692 <spi_deselect_device>
        spi_deselect_device(&SPIC, &DAC_IonSource);
    30ae:	61 e7       	ldi	r22, 0x71	; 113
    30b0:	70 e2       	ldi	r23, 0x20	; 32
    30b2:	80 ec       	ldi	r24, 0xC0	; 192
    30b4:	98 e0       	ldi	r25, 0x08	; 8
    30b6:	0e 94 49 03 	call	0x692	; 0x692 <spi_deselect_device>
        sdata[0] += 16;//   
        //sdata[1] = ;
        spi_select_device(&SPIC,&DAC_IonSource);
        spi_write_packet(&SPIC, sdata, 2);
        spi_deselect_device(&SPIC,&DAC_IonSource);*/
        MC_Tasks.setDACs = 0;
    30ba:	80 91 6f 20 	lds	r24, 0x206F
    30be:	8e 7f       	andi	r24, 0xFE	; 254
    30c0:	80 93 6f 20 	sts	0x206F, r24
    }
    return;
    30c4:	00 00       	nop
}
    30c6:	24 96       	adiw	r28, 0x04	; 4
    30c8:	cd bf       	out	0x3d, r28	; 61
    30ca:	de bf       	out	0x3e, r29	; 62
    30cc:	df 91       	pop	r29
    30ce:	cf 91       	pop	r28
    30d0:	08 95       	ret

000030d2 <updateFlags>:
void updateFlags(void)
{
    30d2:	cf 93       	push	r28
    30d4:	df 93       	push	r29
    30d6:	cd b7       	in	r28, 0x3d	; 61
    30d8:	de b7       	in	r29, 0x3e	; 62
	//:           Flags
	//Flags.iHVE =  (PORTC.OUT & 8  ) >> 3;
	//   TIC'  iHVE
	Flags.iEDCD = (PORTA.OUT & 128) >> 7;
    30da:	80 e0       	ldi	r24, 0x00	; 0
    30dc:	96 e0       	ldi	r25, 0x06	; 6
    30de:	fc 01       	movw	r30, r24
    30e0:	84 81       	ldd	r24, Z+4	; 0x04
    30e2:	88 1f       	adc	r24, r24
    30e4:	88 27       	eor	r24, r24
    30e6:	88 1f       	adc	r24, r24
    30e8:	81 70       	andi	r24, 0x01	; 1
    30ea:	81 70       	andi	r24, 0x01	; 1
    30ec:	82 95       	swap	r24
    30ee:	80 7f       	andi	r24, 0xF0	; 240
    30f0:	90 91 4e 21 	lds	r25, 0x214E
    30f4:	9f 7e       	andi	r25, 0xEF	; 239
    30f6:	89 2b       	or	r24, r25
    30f8:	80 93 4e 21 	sts	0x214E, r24
	Flags.SEMV1 = (PORTD.OUT & 2  ) >> 1;
    30fc:	80 e6       	ldi	r24, 0x60	; 96
    30fe:	96 e0       	ldi	r25, 0x06	; 6
    3100:	fc 01       	movw	r30, r24
    3102:	84 81       	ldd	r24, Z+4	; 0x04
    3104:	88 2f       	mov	r24, r24
    3106:	90 e0       	ldi	r25, 0x00	; 0
    3108:	82 70       	andi	r24, 0x02	; 2
    310a:	99 27       	eor	r25, r25
    310c:	95 95       	asr	r25
    310e:	87 95       	ror	r24
    3110:	81 70       	andi	r24, 0x01	; 1
    3112:	81 70       	andi	r24, 0x01	; 1
    3114:	88 0f       	add	r24, r24
    3116:	88 0f       	add	r24, r24
    3118:	88 0f       	add	r24, r24
    311a:	90 91 4e 21 	lds	r25, 0x214E
    311e:	97 7f       	andi	r25, 0xF7	; 247
    3120:	89 2b       	or	r24, r25
    3122:	80 93 4e 21 	sts	0x214E, r24
	Flags.SEMV2 = (PORTD.OUT & 16 ) >> 4;
    3126:	80 e6       	ldi	r24, 0x60	; 96
    3128:	96 e0       	ldi	r25, 0x06	; 6
    312a:	fc 01       	movw	r30, r24
    312c:	84 81       	ldd	r24, Z+4	; 0x04
    312e:	88 2f       	mov	r24, r24
    3130:	90 e0       	ldi	r25, 0x00	; 0
    3132:	80 71       	andi	r24, 0x10	; 16
    3134:	99 27       	eor	r25, r25
    3136:	95 95       	asr	r25
    3138:	87 95       	ror	r24
    313a:	95 95       	asr	r25
    313c:	87 95       	ror	r24
    313e:	95 95       	asr	r25
    3140:	87 95       	ror	r24
    3142:	95 95       	asr	r25
    3144:	87 95       	ror	r24
    3146:	81 70       	andi	r24, 0x01	; 1
    3148:	81 70       	andi	r24, 0x01	; 1
    314a:	88 0f       	add	r24, r24
    314c:	88 0f       	add	r24, r24
    314e:	90 91 4e 21 	lds	r25, 0x214E
    3152:	9b 7f       	andi	r25, 0xFB	; 251
    3154:	89 2b       	or	r24, r25
    3156:	80 93 4e 21 	sts	0x214E, r24
	Flags.SEMV3 = (PORTD.OUT & 32 ) >> 5;
    315a:	80 e6       	ldi	r24, 0x60	; 96
    315c:	96 e0       	ldi	r25, 0x06	; 6
    315e:	fc 01       	movw	r30, r24
    3160:	84 81       	ldd	r24, Z+4	; 0x04
    3162:	88 2f       	mov	r24, r24
    3164:	90 e0       	ldi	r25, 0x00	; 0
    3166:	80 72       	andi	r24, 0x20	; 32
    3168:	99 27       	eor	r25, r25
    316a:	95 95       	asr	r25
    316c:	87 95       	ror	r24
    316e:	95 95       	asr	r25
    3170:	87 95       	ror	r24
    3172:	95 95       	asr	r25
    3174:	87 95       	ror	r24
    3176:	95 95       	asr	r25
    3178:	87 95       	ror	r24
    317a:	95 95       	asr	r25
    317c:	87 95       	ror	r24
    317e:	81 70       	andi	r24, 0x01	; 1
    3180:	81 70       	andi	r24, 0x01	; 1
    3182:	88 0f       	add	r24, r24
    3184:	90 91 4e 21 	lds	r25, 0x214E
    3188:	9d 7f       	andi	r25, 0xFD	; 253
    318a:	89 2b       	or	r24, r25
    318c:	80 93 4e 21 	sts	0x214E, r24
	Flags.SPUMP = PORTD.OUT & 1;
    3190:	80 e6       	ldi	r24, 0x60	; 96
    3192:	96 e0       	ldi	r25, 0x06	; 6
    3194:	fc 01       	movw	r30, r24
    3196:	84 81       	ldd	r24, Z+4	; 0x04
    3198:	81 70       	andi	r24, 0x01	; 1
    319a:	81 70       	andi	r24, 0x01	; 1
    319c:	90 91 4e 21 	lds	r25, 0x214E
    31a0:	9e 7f       	andi	r25, 0xFE	; 254
    31a2:	89 2b       	or	r24, r25
    31a4:	80 93 4e 21 	sts	0x214E, r24
}
    31a8:	df 91       	pop	r29
    31aa:	cf 91       	pop	r28
    31ac:	08 95       	ret

000031ae <main>:
//------------------------------------- -------------------------------------------
int main(void)
{
    31ae:	cf 93       	push	r28
    31b0:	df 93       	push	r29
    31b2:	00 d0       	rcall	.+0      	; 0x31b4 <main+0x6>
    31b4:	cd b7       	in	r28, 0x3d	; 61
    31b6:	de b7       	in	r29, 0x3e	; 62
	confPORTs;							//  (HVE    )
    31b8:	08 eb       	ldi	r16, 0xB8	; 184
    31ba:	00 93 40 06 	sts	0x0640, r16
    31be:	00 93 44 06 	sts	0x0644, r16
    31c2:	0f ef       	ldi	r16, 0xFF	; 255
    31c4:	19 e5       	ldi	r17, 0x59	; 89
    31c6:	00 93 00 06 	sts	0x0600, r16
    31ca:	10 93 04 06 	sts	0x0604, r17
    31ce:	00 e0       	ldi	r16, 0x00	; 0
    31d0:	00 93 20 06 	sts	0x0620, r16
    31d4:	00 93 24 06 	sts	0x0624, r16
    31d8:	0b e3       	ldi	r16, 0x3B	; 59
    31da:	10 e0       	ldi	r17, 0x00	; 0
    31dc:	00 93 60 06 	sts	0x0660, r16
    31e0:	10 93 64 06 	sts	0x0664, r17
    31e4:	0b e0       	ldi	r16, 0x0B	; 11
    31e6:	12 e0       	ldi	r17, 0x02	; 2
    31e8:	00 93 80 06 	sts	0x0680, r16
    31ec:	10 93 84 06 	sts	0x0684, r17
    31f0:	00 e0       	ldi	r16, 0x00	; 0
    31f2:	00 93 e0 07 	sts	0x07E0, r16
    31f6:	00 93 e4 07 	sts	0x07E4, r16
	SYSCLK_init;						//  (32)
    31fa:	82 e0       	ldi	r24, 0x02	; 2
    31fc:	0e 94 4e 0f 	call	0x1e9c	; 0x1e9c <osc_enable>
    3200:	82 e0       	ldi	r24, 0x02	; 2
    3202:	0e 94 74 0f 	call	0x1ee8	; 0x1ee8 <osc_wait_ready>
    3206:	61 e0       	ldi	r22, 0x01	; 1
    3208:	80 e4       	ldi	r24, 0x40	; 64
    320a:	90 e0       	ldi	r25, 0x00	; 0
    320c:	0e 94 5e 03 	call	0x6bc	; 0x6bc <ccp_write_io>
    3210:	81 e0       	ldi	r24, 0x01	; 1
    3212:	0e 94 33 0f 	call	0x1e66	; 0x1e66 <osc_disable>
	pmic_init();						//  
    3216:	0e 94 2d 10 	call	0x205a	; 0x205a <pmic_init>
	SPIC.CTRL = 87;						//  SPI
    321a:	80 ec       	ldi	r24, 0xC0	; 192
    321c:	98 e0       	ldi	r25, 0x08	; 8
    321e:	27 e5       	ldi	r18, 0x57	; 87
    3220:	fc 01       	movw	r30, r24
    3222:	20 83       	st	Z, r18
	RTC_init;							//   
    3224:	0e 94 a3 03 	call	0x746	; 0x746 <rtc_init>
    3228:	80 e4       	ldi	r24, 0x40	; 64
    322a:	90 e0       	ldi	r25, 0x00	; 0
    322c:	2d e0       	ldi	r18, 0x0D	; 13
    322e:	fc 01       	movw	r30, r24
    3230:	23 83       	std	Z+3, r18	; 0x03
	Counters_init;						//  
    3232:	80 e0       	ldi	r24, 0x00	; 0
    3234:	98 e0       	ldi	r25, 0x08	; 8
    3236:	0e 94 20 0a 	call	0x1440	; 0x1440 <tc_enable>
    323a:	80 e4       	ldi	r24, 0x40	; 64
    323c:	98 e0       	ldi	r25, 0x08	; 8
    323e:	0e 94 20 0a 	call	0x1440	; 0x1440 <tc_enable>
    3242:	80 e0       	ldi	r24, 0x00	; 0
    3244:	99 e0       	ldi	r25, 0x09	; 9
    3246:	0e 94 20 0a 	call	0x1440	; 0x1440 <tc_enable>
    324a:	80 e4       	ldi	r24, 0x40	; 64
    324c:	99 e0       	ldi	r25, 0x09	; 9
    324e:	0e 94 20 0a 	call	0x1440	; 0x1440 <tc_enable>
    3252:	80 e0       	ldi	r24, 0x00	; 0
    3254:	9a e0       	ldi	r25, 0x0A	; 10
    3256:	0e 94 20 0a 	call	0x1440	; 0x1440 <tc_enable>
    325a:	61 ed       	ldi	r22, 0xD1	; 209
    325c:	71 e1       	ldi	r23, 0x11	; 17
    325e:	80 e4       	ldi	r24, 0x40	; 64
    3260:	98 e0       	ldi	r25, 0x08	; 8
    3262:	0e 94 8d 0a 	call	0x151a	; 0x151a <tc_set_overflow_interrupt_callback>
    3266:	6d ed       	ldi	r22, 0xDD	; 221
    3268:	71 e1       	ldi	r23, 0x11	; 17
    326a:	80 e4       	ldi	r24, 0x40	; 64
    326c:	99 e0       	ldi	r25, 0x09	; 9
    326e:	0e 94 8d 0a 	call	0x151a	; 0x151a <tc_set_overflow_interrupt_callback>
    3272:	69 ee       	ldi	r22, 0xE9	; 233
    3274:	71 e1       	ldi	r23, 0x11	; 17
    3276:	80 e0       	ldi	r24, 0x00	; 0
    3278:	9a e0       	ldi	r25, 0x0A	; 10
    327a:	0e 94 8d 0a 	call	0x151a	; 0x151a <tc_set_overflow_interrupt_callback>
    327e:	60 e0       	ldi	r22, 0x00	; 0
    3280:	70 e0       	ldi	r23, 0x00	; 0
    3282:	80 e0       	ldi	r24, 0x00	; 0
    3284:	98 e0       	ldi	r25, 0x08	; 8
    3286:	0e 94 7b 10 	call	0x20f6	; 0x20f6 <tc_set_wgm>
    328a:	60 e0       	ldi	r22, 0x00	; 0
    328c:	70 e0       	ldi	r23, 0x00	; 0
    328e:	80 e4       	ldi	r24, 0x40	; 64
    3290:	98 e0       	ldi	r25, 0x08	; 8
    3292:	0e 94 7b 10 	call	0x20f6	; 0x20f6 <tc_set_wgm>
    3296:	60 e0       	ldi	r22, 0x00	; 0
    3298:	70 e0       	ldi	r23, 0x00	; 0
    329a:	80 e0       	ldi	r24, 0x00	; 0
    329c:	99 e0       	ldi	r25, 0x09	; 9
    329e:	0e 94 7b 10 	call	0x20f6	; 0x20f6 <tc_set_wgm>
    32a2:	60 e0       	ldi	r22, 0x00	; 0
    32a4:	70 e0       	ldi	r23, 0x00	; 0
    32a6:	80 e4       	ldi	r24, 0x40	; 64
    32a8:	99 e0       	ldi	r25, 0x09	; 9
    32aa:	0e 94 7b 10 	call	0x20f6	; 0x20f6 <tc_set_wgm>
    32ae:	60 e0       	ldi	r22, 0x00	; 0
    32b0:	70 e0       	ldi	r23, 0x00	; 0
    32b2:	80 e0       	ldi	r24, 0x00	; 0
    32b4:	9a e0       	ldi	r25, 0x0A	; 10
    32b6:	0e 94 7b 10 	call	0x20f6	; 0x20f6 <tc_set_wgm>
    32ba:	60 e0       	ldi	r22, 0x00	; 0
    32bc:	70 e0       	ldi	r23, 0x00	; 0
    32be:	80 e0       	ldi	r24, 0x00	; 0
    32c0:	98 e0       	ldi	r25, 0x08	; 8
    32c2:	0e 94 39 10 	call	0x2072	; 0x2072 <tc_set_overflow_interrupt_level>
    32c6:	63 e0       	ldi	r22, 0x03	; 3
    32c8:	70 e0       	ldi	r23, 0x00	; 0
    32ca:	80 e4       	ldi	r24, 0x40	; 64
    32cc:	98 e0       	ldi	r25, 0x08	; 8
    32ce:	0e 94 39 10 	call	0x2072	; 0x2072 <tc_set_overflow_interrupt_level>
    32d2:	60 e0       	ldi	r22, 0x00	; 0
    32d4:	70 e0       	ldi	r23, 0x00	; 0
    32d6:	80 e0       	ldi	r24, 0x00	; 0
    32d8:	99 e0       	ldi	r25, 0x09	; 9
    32da:	0e 94 39 10 	call	0x2072	; 0x2072 <tc_set_overflow_interrupt_level>
    32de:	63 e0       	ldi	r22, 0x03	; 3
    32e0:	70 e0       	ldi	r23, 0x00	; 0
    32e2:	80 e4       	ldi	r24, 0x40	; 64
    32e4:	99 e0       	ldi	r25, 0x09	; 9
    32e6:	0e 94 39 10 	call	0x2072	; 0x2072 <tc_set_overflow_interrupt_level>
    32ea:	63 e0       	ldi	r22, 0x03	; 3
    32ec:	70 e0       	ldi	r23, 0x00	; 0
    32ee:	80 e0       	ldi	r24, 0x00	; 0
    32f0:	9a e0       	ldi	r25, 0x0A	; 10
    32f2:	0e 94 39 10 	call	0x2072	; 0x2072 <tc_set_overflow_interrupt_level>
	USART_COMP_init;					// USART  
    32f6:	67 e0       	ldi	r22, 0x07	; 7
    32f8:	70 e2       	ldi	r23, 0x20	; 32
    32fa:	80 ea       	ldi	r24, 0xA0	; 160
    32fc:	99 e0       	ldi	r25, 0x09	; 9
    32fe:	0e 94 d0 0c 	call	0x19a0	; 0x19a0 <usart_init_rs232>
    3302:	62 e0       	ldi	r22, 0x02	; 2
    3304:	70 e0       	ldi	r23, 0x00	; 0
    3306:	80 ea       	ldi	r24, 0xA0	; 160
    3308:	99 e0       	ldi	r25, 0x09	; 9
    330a:	0e 94 98 10 	call	0x2130	; 0x2130 <usart_set_rx_interrupt_level>
	USART_TIC_init;						// USART  
    330e:	60 e1       	ldi	r22, 0x10	; 16
    3310:	70 e2       	ldi	r23, 0x20	; 32
    3312:	80 ea       	ldi	r24, 0xA0	; 160
    3314:	99 e0       	ldi	r25, 0x09	; 9
    3316:	0e 94 d0 0c 	call	0x19a0	; 0x19a0 <usart_init_rs232>
    331a:	62 e0       	ldi	r22, 0x02	; 2
    331c:	70 e0       	ldi	r23, 0x00	; 0
    331e:	80 ea       	ldi	r24, 0xA0	; 160
    3320:	99 e0       	ldi	r25, 0x09	; 9
    3322:	0e 94 98 10 	call	0x2130	; 0x2130 <usart_set_rx_interrupt_level>
	// 
	PORTC.PIN0CTRL = PORT_ISC_RISING_gc;
    3326:	80 e4       	ldi	r24, 0x40	; 64
    3328:	96 e0       	ldi	r25, 0x06	; 6
    332a:	21 e0       	ldi	r18, 0x01	; 1
    332c:	fc 01       	movw	r30, r24
    332e:	20 8b       	std	Z+16, r18	; 0x10
	PORTC.PIN1CTRL = PORT_ISC_RISING_gc;
    3330:	80 e4       	ldi	r24, 0x40	; 64
    3332:	96 e0       	ldi	r25, 0x06	; 6
    3334:	21 e0       	ldi	r18, 0x01	; 1
    3336:	fc 01       	movw	r30, r24
    3338:	21 8b       	std	Z+17, r18	; 0x11
	PORTC.PIN2CTRL = PORT_ISC_RISING_gc;
    333a:	80 e4       	ldi	r24, 0x40	; 64
    333c:	96 e0       	ldi	r25, 0x06	; 6
    333e:	21 e0       	ldi	r18, 0x01	; 1
    3340:	fc 01       	movw	r30, r24
    3342:	22 8b       	std	Z+18, r18	; 0x12
	EVSYS_SetEventSource( 0, EVSYS_CHMUX_PORTC_PIN0_gc );
    3344:	60 e6       	ldi	r22, 0x60	; 96
    3346:	70 e0       	ldi	r23, 0x00	; 0
    3348:	80 e0       	ldi	r24, 0x00	; 0
    334a:	a3 db       	rcall	.-2234   	; 0x2a92 <EVSYS_SetEventSource>
	EVSYS_SetEventChannelFilter( 0, EVSYS_DIGFILT_3SAMPLES_gc );
    334c:	62 e0       	ldi	r22, 0x02	; 2
    334e:	70 e0       	ldi	r23, 0x00	; 0
    3350:	80 e0       	ldi	r24, 0x00	; 0
    3352:	c1 db       	rcall	.-2174   	; 0x2ad6 <EVSYS_SetEventChannelFilter>
	EVSYS_SetEventSource( 1, EVSYS_CHMUX_TCC0_OVF_gc );
    3354:	60 ec       	ldi	r22, 0xC0	; 192
    3356:	70 e0       	ldi	r23, 0x00	; 0
    3358:	81 e0       	ldi	r24, 0x01	; 1
    335a:	9b db       	rcall	.-2250   	; 0x2a92 <EVSYS_SetEventSource>
	EVSYS_SetEventChannelFilter( 1, EVSYS_DIGFILT_1SAMPLE_gc );
    335c:	60 e0       	ldi	r22, 0x00	; 0
    335e:	70 e0       	ldi	r23, 0x00	; 0
    3360:	81 e0       	ldi	r24, 0x01	; 1
    3362:	b9 db       	rcall	.-2190   	; 0x2ad6 <EVSYS_SetEventChannelFilter>
	EVSYS_SetEventSource( 2, EVSYS_CHMUX_PORTC_PIN1_gc );
    3364:	61 e6       	ldi	r22, 0x61	; 97
    3366:	70 e0       	ldi	r23, 0x00	; 0
    3368:	82 e0       	ldi	r24, 0x02	; 2
    336a:	93 db       	rcall	.-2266   	; 0x2a92 <EVSYS_SetEventSource>
	EVSYS_SetEventChannelFilter( 2, EVSYS_DIGFILT_3SAMPLES_gc );
    336c:	62 e0       	ldi	r22, 0x02	; 2
    336e:	70 e0       	ldi	r23, 0x00	; 0
    3370:	82 e0       	ldi	r24, 0x02	; 2
    3372:	b1 db       	rcall	.-2206   	; 0x2ad6 <EVSYS_SetEventChannelFilter>
	EVSYS_SetEventSource( 3, EVSYS_CHMUX_TCD0_OVF_gc );
    3374:	60 ed       	ldi	r22, 0xD0	; 208
    3376:	70 e0       	ldi	r23, 0x00	; 0
    3378:	83 e0       	ldi	r24, 0x03	; 3
    337a:	8b db       	rcall	.-2282   	; 0x2a92 <EVSYS_SetEventSource>
	EVSYS_SetEventChannelFilter( 3, EVSYS_DIGFILT_1SAMPLE_gc );
    337c:	60 e0       	ldi	r22, 0x00	; 0
    337e:	70 e0       	ldi	r23, 0x00	; 0
    3380:	83 e0       	ldi	r24, 0x03	; 3
    3382:	a9 db       	rcall	.-2222   	; 0x2ad6 <EVSYS_SetEventChannelFilter>
	EVSYS_SetEventSource( 4, EVSYS_CHMUX_PORTC_PIN2_gc );
    3384:	62 e6       	ldi	r22, 0x62	; 98
    3386:	70 e0       	ldi	r23, 0x00	; 0
    3388:	84 e0       	ldi	r24, 0x04	; 4
    338a:	83 db       	rcall	.-2298   	; 0x2a92 <EVSYS_SetEventSource>
	EVSYS_SetEventChannelFilter( 4, EVSYS_DIGFILT_3SAMPLES_gc );
    338c:	62 e0       	ldi	r22, 0x02	; 2
    338e:	70 e0       	ldi	r23, 0x00	; 0
    3390:	84 e0       	ldi	r24, 0x04	; 4
    3392:	a1 db       	rcall	.-2238   	; 0x2ad6 <EVSYS_SetEventChannelFilter>
	// 
	pointer_Flags = &Flags;
    3394:	8e e4       	ldi	r24, 0x4E	; 78
    3396:	91 e2       	ldi	r25, 0x21	; 33
    3398:	80 93 e4 20 	sts	0x20E4, r24
    339c:	90 93 e5 20 	sts	0x20E5, r25
	pointer_Errors_USART_COMP = &Errors_USART_COMP;
    33a0:	80 e7       	ldi	r24, 0x70	; 112
    33a2:	90 e2       	ldi	r25, 0x20	; 32
    33a4:	80 93 e6 20 	sts	0x20E6, r24
    33a8:	90 93 e7 20 	sts	0x20E7, r25
    updateFlags();
    33ac:	92 de       	rcall	.-732    	; 0x30d2 <updateFlags>
	RTC_setStatus_ready;
    33ae:	10 92 5f 20 	sts	0x205F, r1
	Flags.iHVE = 1; //  ,      TIC   
    33b2:	80 91 4e 21 	lds	r24, 0x214E
    33b6:	80 64       	ori	r24, 0x40	; 64
    33b8:	80 93 4e 21 	sts	0x214E, r24
	Flags.PRGE = 0;	//     (   TIC    !)
    33bc:	80 91 4e 21 	lds	r24, 0x214E
    33c0:	8f 7d       	andi	r24, 0xDF	; 223
    33c2:	80 93 4e 21 	sts	0x214E, r24
	cpu_irq_enable();					// 	
    33c6:	78 94       	sei

	// 
	while (1) 
	{
		//21 (0,66) -  
		cli();
    33c8:	f8 94       	cli
		if (MC_Tasks.Decrypt == 1)
    33ca:	80 91 6f 20 	lds	r24, 0x206F
    33ce:	82 70       	andi	r24, 0x02	; 2
    33d0:	88 23       	and	r24, r24
    33d2:	09 f4       	brne	.+2      	; 0x33d6 <main+0x228>
    33d4:	47 c0       	rjmp	.+142    	; 0x3464 <main+0x2b6>
		{
			//  
			if(COMP_MEM_length > 2)
    33d6:	80 91 58 20 	lds	r24, 0x2058
    33da:	83 30       	cpi	r24, 0x03	; 3
    33dc:	c0 f1       	brcs	.+112    	; 0x344e <main+0x2a0>
			{
				COMP_MEM_length--;	//   (  )
    33de:	80 91 58 20 	lds	r24, 0x2058
    33e2:	81 50       	subi	r24, 0x01	; 1
    33e4:	80 93 58 20 	sts	0x2058, r24
				//  ..
				uint8_t CheckSum = 0;
    33e8:	19 82       	std	Y+1, r1	; 0x01
				//  ...
				for (uint8_t i = 0; i < COMP_MEM_length; i++)
    33ea:	1a 82       	std	Y+2, r1	; 0x02
    33ec:	0f c0       	rjmp	.+30     	; 0x340c <main+0x25e>
				{
					CheckSum -= COMP_MEM[i];
    33ee:	8a 81       	ldd	r24, Y+2	; 0x02
    33f0:	88 2f       	mov	r24, r24
    33f2:	90 e0       	ldi	r25, 0x00	; 0
    33f4:	88 51       	subi	r24, 0x18	; 24
    33f6:	9f 4d       	sbci	r25, 0xDF	; 223
    33f8:	fc 01       	movw	r30, r24
    33fa:	80 81       	ld	r24, Z
    33fc:	99 81       	ldd	r25, Y+1	; 0x01
    33fe:	f9 2f       	mov	r31, r25
    3400:	f8 1b       	sub	r31, r24
    3402:	8f 2f       	mov	r24, r31
    3404:	89 83       	std	Y+1, r24	; 0x01
			{
				COMP_MEM_length--;	//   (  )
				//  ..
				uint8_t CheckSum = 0;
				//  ...
				for (uint8_t i = 0; i < COMP_MEM_length; i++)
    3406:	8a 81       	ldd	r24, Y+2	; 0x02
    3408:	8f 5f       	subi	r24, 0xFF	; 255
    340a:	8a 83       	std	Y+2, r24	; 0x02
    340c:	80 91 58 20 	lds	r24, 0x2058
    3410:	9a 81       	ldd	r25, Y+2	; 0x02
    3412:	98 17       	cp	r25, r24
    3414:	60 f3       	brcs	.-40     	; 0x33ee <main+0x240>
				{
					CheckSum -= COMP_MEM[i];
				}
				if (CheckSum == COMP_MEM_CheckSum)
    3416:	80 91 5d 20 	lds	r24, 0x205D
    341a:	99 81       	ldd	r25, Y+1	; 0x01
    341c:	98 17       	cp	r25, r24
    341e:	49 f4       	brne	.+18     	; 0x3432 <main+0x284>
				{
					//     
					sei();
    3420:	78 94       	sei
					decode();
    3422:	0e 94 f5 11 	call	0x23ea	; 0x23ea <decode>
					MC_Tasks.Decrypt = 0;
    3426:	80 91 6f 20 	lds	r24, 0x206F
    342a:	8d 7f       	andi	r24, 0xFD	; 253
    342c:	80 93 6f 20 	sts	0x206F, r24
    3430:	46 c0       	rjmp	.+140    	; 0x34be <main+0x310>
				}
				else
				{
					// !   !
					transmit_3bytes(TOCKEN_ERROR, ERROR_CheckSum, CheckSum);
    3432:	49 81       	ldd	r20, Y+1	; 0x01
    3434:	62 e0       	ldi	r22, 0x02	; 2
    3436:	8f ef       	ldi	r24, 0xFF	; 255
    3438:	ab d8       	rcall	.-3754   	; 0x2590 <transmit_3bytes>
					COMP_receiving_time = 0;
    343a:	10 92 59 20 	sts	0x2059, r1
    343e:	10 92 5a 20 	sts	0x205A, r1
					MC_Tasks.Decrypt = 0;
    3442:	80 91 6f 20 	lds	r24, 0x206F
    3446:	8d 7f       	andi	r24, 0xFD	; 253
    3448:	80 93 6f 20 	sts	0x206F, r24
    344c:	38 c0       	rjmp	.+112    	; 0x34be <main+0x310>
				}
			}
			else
			{
				Errors_USART_COMP.TooShortPacket = 1;
    344e:	80 91 70 20 	lds	r24, 0x2070
    3452:	84 60       	ori	r24, 0x04	; 4
    3454:	80 93 70 20 	sts	0x2070, r24
				MC_Tasks.Decrypt = 0;
    3458:	80 91 6f 20 	lds	r24, 0x206F
    345c:	8d 7f       	andi	r24, 0xFD	; 253
    345e:	80 93 6f 20 	sts	0x206F, r24
    3462:	2d c0       	rjmp	.+90     	; 0x34be <main+0x310>
			}
		}
		else
		{
			//   ~50(1,6)
			if (COMP_receiving_time > 0)
    3464:	80 91 59 20 	lds	r24, 0x2059
    3468:	90 91 5a 20 	lds	r25, 0x205A
    346c:	00 97       	sbiw	r24, 0x00	; 0
    346e:	39 f1       	breq	.+78     	; 0x34be <main+0x310>
			{
				//    
				COMP_receiving_time++;
    3470:	80 91 59 20 	lds	r24, 0x2059
    3474:	90 91 5a 20 	lds	r25, 0x205A
    3478:	01 96       	adiw	r24, 0x01	; 1
    347a:	80 93 59 20 	sts	0x2059, r24
    347e:	90 93 5a 20 	sts	0x205A, r25
				//48 (1,5 ) -   
				if (COMP_receiving_time > COMP_receiving_limit)
    3482:	20 91 59 20 	lds	r18, 0x2059
    3486:	30 91 5a 20 	lds	r19, 0x205A
    348a:	80 91 05 20 	lds	r24, 0x2005
    348e:	90 91 06 20 	lds	r25, 0x2006
    3492:	82 17       	cp	r24, r18
    3494:	93 07       	cpc	r25, r19
    3496:	98 f4       	brcc	.+38     	; 0x34be <main+0x310>
				{
					COMP_receiving_time = 0;	// 
    3498:	10 92 59 20 	sts	0x2059, r1
    349c:	10 92 5a 20 	sts	0x205A, r1
					//     ,  ,  
					if(COMP_LOCK_received == 1){MC_Tasks.Decrypt = 1;}else{Errors_USART_COMP.LOCKisLost = 1;}
    34a0:	80 91 5b 20 	lds	r24, 0x205B
    34a4:	81 30       	cpi	r24, 0x01	; 1
    34a6:	31 f4       	brne	.+12     	; 0x34b4 <main+0x306>
    34a8:	80 91 6f 20 	lds	r24, 0x206F
    34ac:	82 60       	ori	r24, 0x02	; 2
    34ae:	80 93 6f 20 	sts	0x206F, r24
    34b2:	05 c0       	rjmp	.+10     	; 0x34be <main+0x310>
    34b4:	80 91 70 20 	lds	r24, 0x2070
    34b8:	82 60       	ori	r24, 0x02	; 2
    34ba:	80 93 70 20 	sts	0x2070, r24
				}
			}
		}
		sei();
    34be:	78 94       	sei
	}
    34c0:	83 cf       	rjmp	.-250    	; 0x33c8 <main+0x21a>

000034c2 <__udivmodsi4>:
    34c2:	a1 e2       	ldi	r26, 0x21	; 33
    34c4:	1a 2e       	mov	r1, r26
    34c6:	aa 1b       	sub	r26, r26
    34c8:	bb 1b       	sub	r27, r27
    34ca:	fd 01       	movw	r30, r26
    34cc:	0d c0       	rjmp	.+26     	; 0x34e8 <__udivmodsi4_ep>

000034ce <__udivmodsi4_loop>:
    34ce:	aa 1f       	adc	r26, r26
    34d0:	bb 1f       	adc	r27, r27
    34d2:	ee 1f       	adc	r30, r30
    34d4:	ff 1f       	adc	r31, r31
    34d6:	a2 17       	cp	r26, r18
    34d8:	b3 07       	cpc	r27, r19
    34da:	e4 07       	cpc	r30, r20
    34dc:	f5 07       	cpc	r31, r21
    34de:	20 f0       	brcs	.+8      	; 0x34e8 <__udivmodsi4_ep>
    34e0:	a2 1b       	sub	r26, r18
    34e2:	b3 0b       	sbc	r27, r19
    34e4:	e4 0b       	sbc	r30, r20
    34e6:	f5 0b       	sbc	r31, r21

000034e8 <__udivmodsi4_ep>:
    34e8:	66 1f       	adc	r22, r22
    34ea:	77 1f       	adc	r23, r23
    34ec:	88 1f       	adc	r24, r24
    34ee:	99 1f       	adc	r25, r25
    34f0:	1a 94       	dec	r1
    34f2:	69 f7       	brne	.-38     	; 0x34ce <__udivmodsi4_loop>
    34f4:	60 95       	com	r22
    34f6:	70 95       	com	r23
    34f8:	80 95       	com	r24
    34fa:	90 95       	com	r25
    34fc:	9b 01       	movw	r18, r22
    34fe:	ac 01       	movw	r20, r24
    3500:	bd 01       	movw	r22, r26
    3502:	cf 01       	movw	r24, r30
    3504:	08 95       	ret

00003506 <__tablejump2__>:
    3506:	ee 0f       	add	r30, r30
    3508:	ff 1f       	adc	r31, r31

0000350a <__tablejump__>:
    350a:	05 90       	lpm	r0, Z+
    350c:	f4 91       	lpm	r31, Z
    350e:	e0 2d       	mov	r30, r0
    3510:	09 94       	ijmp

00003512 <_exit>:
    3512:	f8 94       	cli

00003514 <__stop_program>:
    3514:	ff cf       	rjmp	.-2      	; 0x3514 <__stop_program>
