$date
	Tue May 12 20:00:43 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module prga_fifo_tb_wrapper $end
$var wire 1 ! A_rd $end
$var wire 1 " A_rd_cnt $end
$var wire 1 # A_valid $end
$var wire 1 $ A_wr_cnt $end
$var wire 1 % B_rd $end
$var wire 1 & B_rd_cnt $end
$var wire 1 ' B_valid $end
$var wire 1 ( B_wr_cnt $end
$var wire 1 ) C_rd $end
$var wire 1 * C_rd_cnt $end
$var wire 1 + C_wr_cnt $end
$var wire 1 , D_rd $end
$var wire 1 - D_rd_cnt $end
$var wire 1 . D_wr_cnt $end
$var wire 1 / clk $end
$var wire 1 0 rst $end
$var wire 8 1 src [7:0] $end
$var wire 1 2 _D_rd $end
$var wire 1 3 _D_empty $end
$var wire 8 4 _D_dout [7:0] $end
$var wire 1 5 _B_rd $end
$var wire 1 6 _B_empty $end
$var wire 8 7 _B_dout [7:0] $end
$var wire 1 8 D_full $end
$var wire 1 9 D_empty $end
$var wire 8 : D_dout [7:0] $end
$var wire 1 ; C_full $end
$var wire 1 < C_empty $end
$var wire 8 = C_dout [7:0] $end
$var wire 1 > B_full $end
$var wire 1 ? B_empty $end
$var wire 8 @ B_dout [7:0] $end
$var wire 1 A A_full $end
$var wire 1 B A_empty $end
$var wire 8 C A_dout [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx C
xB
xA
bx @
x?
x>
bx =
x<
x;
bx :
x9
x8
bx 7
x6
z5
bx 4
x3
x2
bz 1
10
0/
z.
z-
z,
z+
z*
z)
z(
z'
z&
z%
z$
z#
z"
z!
$end
#5
1A
1B
1?
1>
1;
18
13
12
16
1<
19
1/
#10
00
0/
#15
08
0;
0>
0A
1/
#20
0/
#25
0B
03
1/
#30
0/
#35
1;
1>
1A
b0x :
x2
b0x =
b0x 7
0?
09
b0x 4
0<
06
b0x C
1/
#40
0/
#45
18
b0x @
1/
#50
0/
#55
1/
#60
0/
#65
1/
#70
0/
#75
1/
#80
0/
#85
1/
#90
0/
#95
1/
#100
0/
#105
1/
#106
