// Seed: 3917627963
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_9;
endmodule
module module_1 #(
    parameter id_1 = 32'd55,
    parameter id_2 = 32'd60,
    parameter id_3 = 32'd42
) (
    _id_1,
    _id_2,
    _id_3,
    id_4
);
  inout wire id_4;
  input wire _id_3;
  output wire _id_2;
  input wire _id_1;
  logic [id_2  #  (  .  id_1  (  id_3  )  ) : 1] id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_5,
      id_5,
      id_4,
      id_5,
      id_5
  );
endmodule
