Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Jan 29 21:42:44 2025
| Host         : HPCR7Z3080Ti running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              58 |           17 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              10 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+--------------------------+----------------------------------+------------------+----------------+--------------+
|            Clock Signal           |       Enable Signal      |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+--------------------------+----------------------------------+------------------+----------------+--------------+
|  timer/minutes_reg[4]_LDC_i_2_n_0 |                          | timer/minutes_reg[4]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  timer/minutes_reg[4]_LDC_i_1_n_0 |                          | timer/minutes_reg[4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_div/clk_1kHz_reg_0           |                          | BTNC_IBUF                        |                1 |              2 |         2.00 |
|  clk_div/clk_1Hz                  |                          | timer/minutes_reg[4]_LDC_i_2_n_0 |                2 |              3 |         1.50 |
|  clk_div/clk_1Hz                  |                          | timer/minutes_reg[4]_LDC_i_1_n_0 |                1 |              3 |         3.00 |
|  clk_div/clk_1Hz                  |                          | BTNC_IBUF                        |                2 |              4 |         2.00 |
|  clk_div/clk_1Hz                  | timer/minutes[6]_i_1_n_0 | BTNC_IBUF                        |                4 |              4 |         1.00 |
|  clk_div/clk_1Hz                  | timer/seconds[5]_i_1_n_0 | BTNC_IBUF                        |                1 |              6 |         6.00 |
|  CLK100MHZ_IBUF_BUFG              |                          | BTNC_IBUF                        |               11 |             46 |         4.18 |
+-----------------------------------+--------------------------+----------------------------------+------------------+----------------+--------------+


