<!DOCTYPE html>
<html lang="en" dir="ltr" class="client-nojs">

<!-- Mirrored from en.wikipedia.org/wiki/Field-programmable_gate_array by HTTrack Website Copier/3.x [XR&CO'2014], Fri, 13 May 2016 12:16:26 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>Field-programmable gate array - Wikipedia, the free encyclopedia</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Field-programmable_gate_array","wgTitle":"Field-programmable gate array","wgCurRevisionId":717443634,"wgRevisionId":717443634,"wgArticleId":10969,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["All articles with failed verification","Articles with failed verification from March 2015","Vague or ambiguous time from June 2014","All articles with unsourced statements","Articles with unsourced statements from May 2015","Wikipedia articles needing clarification from January 2013","Articles with specifically marked weasel-worded phrases from July 2015","Vague or ambiguous time from April 2014","Articles with excessive see also sections from June 2013","Wikipedia articles with LCCN identifiers","Wikipedia articles with GND identifiers","Gate arrays","Integrated circuits","Semiconductor devices","FPGA device"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"Field-programmable_gate_array","wgRelevantArticleId":10969,"wgRequestId":"VzXBtwpAIDIAAHU2s7YAAAAL","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":false,"publish":false},"wgBetaFeaturesFeatures":[],"wgMediaViewerOnClick":true,"wgMediaViewerEnabledByDefault":true,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","usePageImages":true,"usePageDescriptions":true},"wgPreferredVariant":"en","wgRelatedArticles":null,"wgRelatedArticlesUseCirrusSearch":true,"wgRelatedArticlesOnlyUseCirrusSearch":false,"wgULSAcceptLanguageList":["en","*"],"wgULSCurrentAutonym":"English","wgFlaggedRevsParams":{"tags":{"status":{"levels":1,"quality":2,"pristine":3}}},"wgStableRevisionId":null,"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgNoticeProject":"wikipedia","wgCentralNoticeCategoriesUsingLegacy":["Fundraising","fundraising"],"wgCentralAuthMobileDomain":false,"wgWikibaseItemId":"Q190411","wgVisualEditorToolbarScrollOffset":0});mw.loader.implement("user.options",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["mediawiki.page.startup","mediawiki.legacy.wikibits","ext.centralauth.centralautologin","mmv.head","ext.visualEditor.desktopArticleTarget.init","ext.uls.init","ext.uls.interface","ext.quicksurveys.init","mw.MediaWikiPlayer.loader","mw.PopUpMediaTransform","ext.centralNotice.bannerController","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://en.wikipedia.org/w/load.php?debug=false&amp;lang=en&amp;modules=ext.cite.styles%7Cext.gadget.DRN-wizard%2CReferenceTooltips%2Ccharinsert%2Cfeatured-articles-links%2CrefToolbar%2Cswitcher%2Cteahouse%7Cext.tmh.thumbnail.styles%7Cext.uls.nojs%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediaBadges%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.raggett%2CsectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles%7Cwikibase.client.init&amp;only=styles&amp;skin=vector"/>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://en.wikipedia.org/w/load.php?debug=false&amp;lang=en&amp;modules=site&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://en.wikipedia.org/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="generator" content="MediaWiki 1.28.0-wmf.1"/>
<meta name="referrer" content="origin-when-cross-origin"/>
<link rel="alternate" href="https://en.wikipedia.org/wiki/android-app://org.wikipedia/http/en.m.wikipedia.org/wiki/Field-programmable_gate_array"/>
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit"/>
<link rel="edit" title="Edit this page" href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit"/>
<link rel="apple-touch-icon" href="https://en.wikipedia.org/static/apple-touch/wikipedia.png"/>
<link rel="shortcut icon" href="https://en.wikipedia.org/static/favicon/wikipedia.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://en.wikipedia.org/w/opensearch_desc.php" title="Wikipedia (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="http://en.wikipedia.org/w/api.php?action=rsd"/>
<link rel="copyright" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="canonical" href="https://en.wikipedia.org/wiki/Field-programmable_gate_array"/>
<link rel="dns-prefetch" href="http://meta.wikimedia.org/" />
</head>
<body class="mediawiki ltr sitedir-ltr ns-0 ns-subject page-Field-programmable_gate_array rootpage-Field-programmable_gate_array skin-vector action-view">
		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>

							<div id="siteNotice"><!-- CentralNotice --></div>
						<div class="mw-indicators">
</div>
			<h1 id="firstHeading" class="firstHeading" lang="en">Field-programmable gate array</h1>
									<div id="bodyContent" class="mw-body-content">
									<div id="siteSub">From Wikipedia, the free encyclopedia</div>
								<div id="contentSub"></div>
												<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div role="note" class="hatnote">"FPGA" redirects here. It is not to be confused with <a href="https://en.wikipedia.org/wiki/Flip-chip_pin_grid_array" title="Flip-chip pin grid array" class="mw-redirect">Flip-chip pin grid array</a>.</div>
<div class="thumb tright">
<div class="thumbinner" style="width:222px;"><a href="https://en.wikipedia.org/wiki/File:Altera_StratixIVGX_FPGA.jpg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/f/fa/Altera_StratixIVGX_FPGA.jpg/220px-Altera_StratixIVGX_FPGA.jpg" width="220" height="147" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/f/fa/Altera_StratixIVGX_FPGA.jpg/330px-Altera_StratixIVGX_FPGA.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/f/fa/Altera_StratixIVGX_FPGA.jpg/440px-Altera_StratixIVGX_FPGA.jpg 2x" data-file-width="504" data-file-height="337" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="https://en.wikipedia.org/wiki/File:Altera_StratixIVGX_FPGA.jpg" class="internal" title="Enlarge"></a></div>
A <a href="https://en.wikipedia.org/wiki/Stratix_(FPGA)" title="Stratix (FPGA)" class="mw-redirect">Stratix IV</a> FPGA from <a href="https://en.wikipedia.org/wiki/Altera" title="Altera">Altera</a></div>
</div>
</div>
<p>A <b>field-programmable gate array</b> (<b>FPGA</b>) is an <a href="https://en.wikipedia.org/wiki/Integrated_circuit" title="Integrated circuit">integrated circuit</a> designed to be configured by a customer or a designer after manufacturing&#160;–  hence "<a href="https://en.wikipedia.org/wiki/Field-programmable" title="Field-programmable" class="mw-redirect">field-programmable</a>". The FPGA configuration is generally specified using a <a href="https://en.wikipedia.org/wiki/Hardware_description_language" title="Hardware description language">hardware description language</a> (HDL), similar to that used for an <a href="https://en.wikipedia.org/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">application-specific integrated circuit</a> (ASIC). (<a href="https://en.wikipedia.org/wiki/Circuit_diagram" title="Circuit diagram">Circuit diagrams</a> were previously used to specify the configuration, as they were for ASICs, but this is increasingly rare.)</p>
<div class="thumb tright">
<div class="thumbinner" style="width:222px;"><a href="https://en.wikipedia.org/wiki/File:Fpga_xilinx_spartan.jpg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/3/35/Fpga_xilinx_spartan.jpg/220px-Fpga_xilinx_spartan.jpg" width="220" height="237" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/3/35/Fpga_xilinx_spartan.jpg/330px-Fpga_xilinx_spartan.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/3/35/Fpga_xilinx_spartan.jpg/440px-Fpga_xilinx_spartan.jpg 2x" data-file-width="569" data-file-height="613" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="https://en.wikipedia.org/wiki/File:Fpga_xilinx_spartan.jpg" class="internal" title="Enlarge"></a></div>
A Spartan FPGA from <a href="https://en.wikipedia.org/wiki/Xilinx" title="Xilinx">Xilinx</a></div>
</div>
</div>
<p>FPGAs contain an array of <a href="https://en.wikipedia.org/wiki/Programmable_logic_device" title="Programmable logic device">programmable</a> <a href="https://en.wikipedia.org/wiki/Logic_block" title="Logic block">logic blocks</a>, and a hierarchy of reconfigurable interconnects that allow the blocks to be "wired together", like many logic gates that can be inter-wired in different configurations. <a href="https://en.wikipedia.org/wiki/Logic_block" title="Logic block">Logic blocks</a> can be configured to perform complex <a href="https://en.wikipedia.org/wiki/Combinational_logic" title="Combinational logic">combinational functions</a>, or merely simple <a href="https://en.wikipedia.org/wiki/Logic_gate" title="Logic gate">logic gates</a> like <a href="https://en.wikipedia.org/wiki/AND_gate" title="AND gate">AND</a> and <a href="https://en.wikipedia.org/wiki/XOR_gate" title="XOR gate">XOR</a>. In most FPGAs, logic blocks also include memory elements, which may be simple <a href="https://en.wikipedia.org/wiki/Flip-flop_(electronics)" title="Flip-flop (electronics)">flip-flops</a> or more complete blocks of memory.<sup id="cite_ref-FPGA_1-0" class="reference"><a href="#cite_note-FPGA-1">[1]</a></sup></p>
<p></p>
<div id="toc" class="toc">
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Technical_design"><span class="tocnumber">1</span> <span class="toctext">Technical design</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#History"><span class="tocnumber">2</span> <span class="toctext">History</span></a>
<ul>
<li class="toclevel-2 tocsection-3"><a href="#Modern_developments"><span class="tocnumber">2.1</span> <span class="toctext">Modern developments</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Gates"><span class="tocnumber">2.2</span> <span class="toctext">Gates</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#Market_size"><span class="tocnumber">2.3</span> <span class="toctext">Market size</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#Design_starts"><span class="tocnumber">2.4</span> <span class="toctext">Design starts</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-7"><a href="#FPGA_comparisons"><span class="tocnumber">3</span> <span class="toctext">FPGA comparisons</span></a>
<ul>
<li class="toclevel-2 tocsection-8"><a href="#Complex_programmable_logic_devices_.28CPLD.29"><span class="tocnumber">3.1</span> <span class="toctext">Complex programmable logic devices (CPLD)</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#Security_considerations"><span class="tocnumber">3.2</span> <span class="toctext">Security considerations</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-10"><a href="#Applications"><span class="tocnumber">4</span> <span class="toctext">Applications</span></a></li>
<li class="toclevel-1 tocsection-11"><a href="#Architecture"><span class="tocnumber">5</span> <span class="toctext">Architecture</span></a>
<ul>
<li class="toclevel-2 tocsection-12"><a href="#Logic_blocks"><span class="tocnumber">5.1</span> <span class="toctext">Logic blocks</span></a></li>
<li class="toclevel-2 tocsection-13"><a href="#Hard_blocks"><span class="tocnumber">5.2</span> <span class="toctext">Hard blocks</span></a></li>
<li class="toclevel-2 tocsection-14"><a href="#Clocking"><span class="tocnumber">5.3</span> <span class="toctext">Clocking</span></a></li>
<li class="toclevel-2 tocsection-15"><a href="#3D_architectures"><span class="tocnumber">5.4</span> <span class="toctext">3D architectures</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-16"><a href="#FPGA_design_and_programming"><span class="tocnumber">6</span> <span class="toctext">FPGA design and programming</span></a></li>
<li class="toclevel-1 tocsection-17"><a href="#Basic_process_technology_types"><span class="tocnumber">7</span> <span class="toctext">Basic process technology types</span></a></li>
<li class="toclevel-1 tocsection-18"><a href="#Major_manufacturers"><span class="tocnumber">8</span> <span class="toctext">Major manufacturers</span></a></li>
<li class="toclevel-1 tocsection-19"><a href="#See_also"><span class="tocnumber">9</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-20"><a href="#References"><span class="tocnumber">10</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-21"><a href="#Further_reading"><span class="tocnumber">11</span> <span class="toctext">Further reading</span></a></li>
<li class="toclevel-1 tocsection-22"><a href="#External_links"><span class="tocnumber">12</span> <span class="toctext">External links</span></a></li>
</ul>
</div>
<p></p>
<h2><span class="mw-headline" id="Technical_design">Technical design</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=1" title="Edit section: Technical design">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Contemporary field-programmable gate arrays (FPGAs) have large resources of <a href="https://en.wikipedia.org/wiki/Logic_gate" title="Logic gate">logic gates</a> and RAM blocks to implement complex digital computations. As FPGA designs employ very fast I/Os and bidirectional data buses, it becomes a challenge to verify correct timing of valid data within setup time and hold time. <a href="https://en.wikipedia.org/wiki/Floor_planning" title="Floor planning" class="mw-redirect">Floor planning</a> enables resources allocation within FPGAs to meet these time constraints. FPGAs can be used to implement any logical function that an ASIC could perform. The ability to update the functionality after shipping, <a href="https://en.wikipedia.org/wiki/Partial_re-configuration" title="Partial re-configuration" class="mw-redirect">partial re-configuration</a> of a portion of the design<sup id="cite_ref-2" class="reference"><a href="#cite_note-2">[2]</a></sup> and the low non-recurring engineering costs relative to an <a href="https://en.wikipedia.org/wiki/ASIC" title="ASIC" class="mw-redirect">ASIC</a> design (notwithstanding the generally higher unit cost), offer advantages for many applications.<sup id="cite_ref-FPGA_1-1" class="reference"><a href="#cite_note-FPGA-1">[1]</a></sup></p>
<p>Some FPGAs have analog features in addition to digital functions. The most common analog feature is programmable <a href="https://en.wikipedia.org/wiki/Slew_rate" title="Slew rate">slew rate</a> on each output pin, allowing the engineer to set low rates on lightly loaded pins that would otherwise <a href="https://en.wikipedia.org/wiki/Electrical_resonance" title="Electrical resonance">ring</a> or <a href="https://en.wikipedia.org/wiki/Coupling_(electronics)" title="Coupling (electronics)">couple</a> unacceptably, and to set higher rates on heavily loaded pins on high-speed channels that would otherwise run too slowly.<sup id="cite_ref-3" class="reference"><a href="#cite_note-3">[3]</a></sup><sup id="cite_ref-4" class="reference"><a href="#cite_note-4">[4]</a></sup> Quartz-crystal oscillators, on-chip resistance-capacitance oscillators and phase-locked loops with embedded voltage-controlled oscillators used for clock generation and management and for high-speed serializer-deserializer (SERDES) transmit clocks and receiver clock recovery are common analog features. Another relatively common analog feature is differential comparators on input pins designed to be connected to <a href="https://en.wikipedia.org/wiki/Differential_signaling" title="Differential signaling">differential signaling</a> channels. A few "<a href="https://en.wikipedia.org/wiki/Mixed-signal_integrated_circuit" title="Mixed-signal integrated circuit">mixed signal</a> FPGAs" have integrated peripheral <a href="https://en.wikipedia.org/wiki/Analog-to-digital_converter" title="Analog-to-digital converter">analog-to-digital converters (ADCs)</a> and <a href="https://en.wikipedia.org/wiki/Digital-to-analog_converter" title="Digital-to-analog converter">digital-to-analog converters (DACs)</a> with analog signal conditioning blocks allowing them to operate as a <a href="https://en.wikipedia.org/wiki/System-on-a-chip" title="System-on-a-chip" class="mw-redirect">system-on-a-chip</a>.<sup id="cite_ref-5" class="reference"><a href="#cite_note-5">[5]</a></sup> Such devices blur the line between an FPGA, which carries digital ones and zeros on its internal programmable interconnect fabric, and <a href="https://en.wikipedia.org/wiki/Field-programmable_analog_array" title="Field-programmable analog array">field-programmable analog array</a> (FPAA), which carries analog values on its internal programmable interconnect fabric.</p>
<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=2" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The FPGA industry sprouted from <a href="https://en.wikipedia.org/wiki/Programmable_read-only_memory" title="Programmable read-only memory">programmable read-only memory</a> (PROM) and <a href="https://en.wikipedia.org/wiki/Programmable_logic_devices" title="Programmable logic devices" class="mw-redirect">programmable logic devices</a> (PLDs). PROMs and PLDs both had the option of being programmed in batches in a factory or in the field (field-programmable). However, programmable logic was hard-wired between logic gates.<sup id="cite_ref-history_6-0" class="reference"><a href="#cite_note-history-6">[6]</a></sup></p>
<p>In the late 1980s, the <a href="https://en.wikipedia.org/wiki/Naval_Surface_Warfare_Center" title="Naval Surface Warfare Center">Naval Surface Warfare Center</a> funded an experiment proposed by Steve Casselman to develop a computer that would implement 600,000 reprogrammable gates. Casselman was successful and a patent related to the system was issued in 1992.<sup id="cite_ref-history_6-1" class="reference"><a href="#cite_note-history-6">[6]</a></sup></p>
<p>Some of the industry's foundational concepts and technologies for <a href="https://en.wikipedia.org/wiki/Programmable_logic_array" title="Programmable logic array">programmable logic arrays</a>, gates, and <a href="https://en.wikipedia.org/wiki/Logic_block" title="Logic block">logic blocks</a> are founded in patents awarded to David W. Page and LuVerne R. Peterson in 1985.<sup id="cite_ref-google1_7-0" class="reference"><a href="#cite_note-google1-7">[7]</a></sup><sup id="cite_ref-google2_8-0" class="reference"><a href="#cite_note-google2-8">[8]</a></sup></p>
<p><a href="https://en.wikipedia.org/wiki/Altera" title="Altera">Altera</a> was founded in 1983 and delivered the industry’s first reprogrammable logic device in 1984 – the EP300 – which featured a quartz window in the package that allowed users to shine an ultra-violet lamp on the die to erase the EPROM cells that held the device configuration.<sup id="cite_ref-9" class="reference"><a href="#cite_note-9">[9]</a></sup></p>
<p><a href="https://en.wikipedia.org/wiki/Xilinx" title="Xilinx">Xilinx</a> co-founders <a href="https://en.wikipedia.org/wiki/Ross_Freeman" title="Ross Freeman">Ross Freeman</a> and <a href="https://en.wikipedia.org/wiki/Bernard_Vonderschmitt" title="Bernard Vonderschmitt" class="mw-redirect">Bernard Vonderschmitt</a> invented the first commercially viable field-programmable <a href="https://en.wikipedia.org/wiki/Gate_array" title="Gate array">gate array</a> in 1985&#160;– the XC2064.<sup id="cite_ref-10" class="reference"><a href="#cite_note-10">[10]</a></sup><sup class="noprint Inline-Template" style="white-space:nowrap;">[<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability"><span title="does not identify inventors and conflicts with statement below (March 2015)">not in citation given</span></a></i>]</sup> The XC2064 had programmable gates and programmable interconnects between gates, the beginnings of a new technology and market.<sup id="cite_ref-four_11-0" class="reference"><a href="#cite_note-four-11">[11]</a></sup> The XC2064 had 64 configurable logic blocks (CLBs), with two three-input lookup tables (LUTs).<sup id="cite_ref-clive_12-0" class="reference"><a href="#cite_note-clive-12">[12]</a></sup> More than 20 years later, Freeman was entered into the <a href="https://en.wikipedia.org/wiki/National_Inventors_Hall_of_Fame" title="National Inventors Hall of Fame">National Inventors Hall of Fame</a> for his invention.<sup id="cite_ref-13" class="reference"><a href="#cite_note-13">[13]</a></sup><sup id="cite_ref-14" class="reference"><a href="#cite_note-14">[14]</a></sup></p>
<p>Altera and Xilinx continued unchallenged and quickly grew from 1985 to the mid-1990s, when competitors sprouted up, eroding significant market share. By 1993, Actel (now <a href="https://en.wikipedia.org/wiki/Microsemi" title="Microsemi">Microsemi</a>) was serving about 18 percent of the market.<sup id="cite_ref-four_11-1" class="reference"><a href="#cite_note-four-11">[11]</a></sup> By 2010, Altera (31 percent), Actel (10 percent) and Xilinx (36 percent) together represented approximately 77 percent of the FPGA market.<sup id="cite_ref-15" class="reference"><a href="#cite_note-15">[15]</a></sup></p>
<p>The 1990s were an explosive period of time for FPGAs, both in sophistication and the volume of production. In the early 1990s, FPGAs were primarily used in telecommunications and networking. By the end of the decade, FPGAs found their way into consumer, automotive, and industrial applications.<sup id="cite_ref-book_16-0" class="reference"><a href="#cite_note-book-16">[16]</a></sup></p>
<h3><span class="mw-headline" id="Modern_developments">Modern developments</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=3" title="Edit section: Modern developments">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>A recent<sup class="noprint Inline-Template" style="white-space:nowrap;">[<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Manual_of_Style/Dates_and_numbers#Chronological_items" title="Wikipedia:Manual of Style/Dates and numbers"><span title="The time period mentioned near this tag is ambiguous. (June 2014)">when?</span></a></i>]</sup> trend has been to take the coarse-grained architectural approach a step further by combining the <a href="https://en.wikipedia.org/wiki/Logic_block" title="Logic block">logic blocks</a> and interconnects of traditional FPGAs with embedded <a href="https://en.wikipedia.org/wiki/Microprocessors" title="Microprocessors" class="mw-redirect">microprocessors</a> and related peripherals to form a complete "system on a programmable chip". This work mirrors the architecture by Ron Perlof and Hana Potash of Burroughs Advanced Systems Group which combined a reconfigurable CPU architecture on a single chip called the SB24. That work was done in 1982. Examples of such hybrid technologies can be found in the <a href="https://en.wikipedia.org/wiki/Xilinx" title="Xilinx">Xilinx</a> Zynq-7000 All Programmable SoC, which includes a 1.0&#160;GHz dual-core <a href="https://en.wikipedia.org/wiki/ARM_architecture" title="ARM architecture">ARM</a> Cortex-A9 MPCore processor embedded within the FPGA's logic fabric or in the <a href="https://en.wikipedia.org/wiki/Altera" title="Altera">Altera</a> Arria V FPGA, which includes an 800&#160;MHz dual-core ARM Cortex-A9 MPCore. The Atmel FPSLIC is another such device, which uses an <a href="https://en.wikipedia.org/wiki/Atmel_AVR" title="Atmel AVR">AVR</a> processor in combination with Atmel's programmable logic architecture. The <a href="https://en.wikipedia.org/wiki/Microsemi" title="Microsemi">Microsemi</a> <a href="https://en.wikipedia.org/wiki/SmartFusion" title="SmartFusion" class="mw-redirect">SmartFusion</a> devices incorporate an ARM Cortex-M3 hard processor core (with up to 512&#160;kB of flash and 64&#160;kB of RAM) and analog peripherals such as a multi-channel ADC and DACs to their flash-based FPGA fabric.</p>
<p>In 2010, Xilinx Inc introduced the first All Programmable System on a Chip branded Zynq™-7000 that fused features of an ARM high-end microcontroller (hard-core implementations of a 32-bit processor, memory, and I/O) with an 28&#160;nm FPGA fabric to make it easier for embedded designers to use. The extensible processing platform enables system architects and embedded software developers to apply a combination of serial and parallel processing to their embedded system designs, for which the general trend has been to progressively increasing complexity. The high level of integration helps to reduce power consumption and dissipation, and the reduced parts count versus using an FPGA with a separate CPU chip leads to a lower parts cost, a smaller system, and higher reliability since most failures in modern electronics occur on PCBs in the connections between chips instead of within the chips themselves.<sup id="cite_ref-17" class="reference"><a href="#cite_note-17">[17]</a></sup><sup id="cite_ref-18" class="reference"><a href="#cite_note-18">[18]</a></sup><sup id="cite_ref-19" class="reference"><a href="#cite_note-19">[19]</a></sup></p>
<p>An alternate approach to using hard-macro processors is to make use of <a href="https://en.wikipedia.org/wiki/Soft_processor" title="Soft processor" class="mw-redirect">soft processor</a> <a href="https://en.wikipedia.org/wiki/Semiconductor_intellectual_property_core" title="Semiconductor intellectual property core">cores</a> that are implemented within the FPGA logic. <a href="https://en.wikipedia.org/wiki/Nios_II" title="Nios II">Nios II</a>, <a href="https://en.wikipedia.org/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a> and <a href="https://en.wikipedia.org/wiki/Mico32" title="Mico32" class="mw-redirect">Mico32</a> are examples of popular softcore processors.</p>
<p>As previously mentioned, many modern FPGAs have the ability to be reprogrammed at "run time", and this is leading to the idea of <a href="https://en.wikipedia.org/wiki/Reconfigurable_computing" title="Reconfigurable computing">reconfigurable computing</a> or reconfigurable systems&#160;– <a href="https://en.wikipedia.org/wiki/Central_processing_unit" title="Central processing unit">CPUs</a> that reconfigure themselves to suit the task at hand.</p>
<p>Additionally, new, non-FPGA architectures are beginning to emerge. Software-configurable microprocessors such as the Stretch S5000 adopt a hybrid approach by providing an array of processor cores and FPGA-like programmable cores on the same chip.</p>
<p>Companies like Microsoft have started to use FPGA to accelerate high-performance, computationally intensive systems (like the data centers that operate their Bing search engine), due to the performance per Watt advantage FPGAs deliver.<sup id="cite_ref-20" class="reference"><a href="#cite_note-20">[20]</a></sup></p>
<h3><span class="mw-headline" id="Gates">Gates</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=4" title="Edit section: Gates">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li>1982: 8192 gates, Burroughs Advances Systems Group, integrated into the S-Type 24-bit processor for reprogrammable I/O.<sup id="cite_ref-google1_7-1" class="reference"><a href="#cite_note-google1-7">[7]</a></sup><sup id="cite_ref-google2_8-1" class="reference"><a href="#cite_note-google2-8">[8]</a></sup></li>
<li>1987: 9,000 gates, Xilinx<sup id="cite_ref-four_11-2" class="reference"><a href="#cite_note-four-11">[11]</a></sup></li>
<li>1992: 600,000, Naval Surface Warfare Department<sup id="cite_ref-history_6-2" class="reference"><a href="#cite_note-history-6">[6]</a></sup></li>
<li>Early 2000s: Millions<sup id="cite_ref-book_16-1" class="reference"><a href="#cite_note-book-16">[16]</a></sup></li>
</ul>
<h3><span class="mw-headline" id="Market_size">Market size</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=5" title="Edit section: Market size">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li>1985: First commercial FPGA&#160;: Xilinx XC2064<sup id="cite_ref-four_11-3" class="reference"><a href="#cite_note-four-11">[11]</a></sup></li>
<li>1987: $14 million<sup id="cite_ref-four_11-4" class="reference"><a href="#cite_note-four-11">[11]</a></sup></li>
<li>≈1993: &gt;$385 million<sup id="cite_ref-four_11-5" class="reference"><a href="#cite_note-four-11">[11]</a></sup></li>
<li>2005: $1.9 billion<sup id="cite_ref-instat_21-0" class="reference"><a href="#cite_note-instat-21">[21]</a></sup></li>
<li>2010 estimates: $2.75 billion<sup id="cite_ref-instat_21-1" class="reference"><a href="#cite_note-instat-21">[21]</a></sup></li>
<li>2013: $5.4 billion <sup id="cite_ref-grandviewresearch.com_22-0" class="reference"><a href="#cite_note-grandviewresearch.com-22">[22]</a></sup></li>
<li>2020 estimate: $9.8 billion <sup id="cite_ref-grandviewresearch.com_22-1" class="reference"><a href="#cite_note-grandviewresearch.com-22">[22]</a></sup></li>
</ul>
<h3><span class="mw-headline" id="Design_starts">Design starts</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=6" title="Edit section: Design starts">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li>2005: 80,000<sup id="cite_ref-designstarts_23-0" class="reference"><a href="#cite_note-designstarts-23">[23]</a></sup></li>
<li>2008: 90,000<sup id="cite_ref-eweekly_24-0" class="reference"><a href="#cite_note-eweekly-24">[24]</a></sup></li>
</ul>
<h2><span class="mw-headline" id="FPGA_comparisons">FPGA comparisons</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=7" title="Edit section: FPGA comparisons">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Historically, FPGAs have been slower, less energy efficient and generally achieved less functionality than their fixed <a href="https://en.wikipedia.org/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a> counterparts. An older study had shown that designs implemented on FPGAs need on average 40 times as much area, draw 12 times as much dynamic power, and run at one third the speed of corresponding ASIC implementations<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">[<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (May 2015)">citation needed</span></a></i>]</sup>. More recently, FPGAs such as the <a href="https://en.wikipedia.org/wiki/Xilinx" title="Xilinx">Xilinx</a> Virtex-7 or the <a href="https://en.wikipedia.org/wiki/Altera" title="Altera">Altera</a> Stratix 5 have come to rival corresponding ASIC and ASSP solutions by providing significantly reduced power, increased speed, lower materials cost, minimal implementation real-estate, and increased possibilities for re-configuration 'on-the-fly'. Where previously a design may have included 6 to 10 ASICs, the same design can now be achieved using only one FPGA.<sup id="cite_ref-FPGA-ASIC-comparison_25-0" class="reference"><a href="#cite_note-FPGA-ASIC-comparison-25">[25]</a></sup></p>
<div class="thumb tright">
<div class="thumbinner" style="width:302px;"><a href="https://en.wikipedia.org/wiki/File:Xilinx_Zynq-7000_AP_SoC.jpg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/3/36/Xilinx_Zynq-7000_AP_SoC.jpg/300px-Xilinx_Zynq-7000_AP_SoC.jpg" width="300" height="188" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/3/36/Xilinx_Zynq-7000_AP_SoC.jpg/450px-Xilinx_Zynq-7000_AP_SoC.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/3/36/Xilinx_Zynq-7000_AP_SoC.jpg 2x" data-file-width="520" data-file-height="325" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="https://en.wikipedia.org/wiki/File:Xilinx_Zynq-7000_AP_SoC.jpg" class="internal" title="Enlarge"></a></div>
A <a href="https://en.wikipedia.org/wiki/Xilinx" title="Xilinx">Xilinx</a> Zynq-7000 All Programmable System on a Chip.</div>
</div>
</div>
<p>Advantages of FPGAs include the ability to re-program in the field to fix bugs, and may include a shorter <a href="https://en.wikipedia.org/wiki/Time_to_market" title="Time to market">time to market</a> and lower <a href="https://en.wikipedia.org/wiki/Non-recurring_engineering" title="Non-recurring engineering">non-recurring engineering</a> costs. Vendors can also take a middle road by developing their hardware on ordinary FPGAs, but manufacture their final version as an ASIC so that it can no longer be modified after the design has been committed.</p>
<p>Xilinx claims that several market and technology dynamics are changing the ASIC/FPGA paradigm:<sup id="cite_ref-whitepaper_26-0" class="reference"><a href="#cite_note-whitepaper-26">[26]</a></sup></p>
<ul>
<li><a href="https://en.wikipedia.org/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuit</a> development costs are rising aggressively</li>
<li>ASIC complexity has lengthened development time</li>
<li><a href="https://en.wikipedia.org/wiki/R%26D" title="R&amp;D" class="mw-redirect">R&amp;D</a> resources and headcount are decreasing</li>
<li>Revenue losses for slow time-to-market are increasing</li>
<li>Financial constraints in a poor economy are driving low-cost technologies</li>
</ul>
<p>These trends make FPGAs a better alternative than ASICs for a larger number of higher-volume applications than they have been historically used for, to which the company attributes the growing number of FPGA design starts (see History).<sup id="cite_ref-whitepaper_26-1" class="reference"><a href="#cite_note-whitepaper-26">[26]</a></sup></p>
<p>Some FPGAs have the capability of <a href="https://en.wikipedia.org/wiki/Partial_re-configuration" title="Partial re-configuration" class="mw-redirect">partial re-configuration</a> that lets one portion of the device be re-programmed while other portions continue running.</p>
<h3><span class="mw-headline" id="Complex_programmable_logic_devices_.28CPLD.29">Complex programmable logic devices (CPLD)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=8" title="Edit section: Complex programmable logic devices (CPLD)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The primary differences between <a href="https://en.wikipedia.org/wiki/CPLD" title="CPLD" class="mw-redirect">CPLDs</a> (complex programmable logic devices) and FPGAs are architectural. A CPLD has a somewhat restrictive structure consisting of one or more programmable sum-of-products logic arrays feeding a relatively small number of clocked registers. The result of this is less flexibility, with the advantage of more predictable timing delays and a higher logic-to-interconnect ratio. The FPGA architectures, on the other hand, are dominated by interconnect. This makes them far more flexible (in terms of the range of designs that are practical for implementation within them) but also far more complex to design for.</p>
<p>In practice, the distinction between FPGAs and CPLDs is often one of size as FPGAs are usually much larger in terms of resources than CPLDs. Typically only FPGAs contain more complex embedded functions such as adders, multipliers, memory, and <a href="https://en.wikipedia.org/wiki/Serdes" title="Serdes" class="mw-redirect">serdes</a>. Another common distinction is that CPLDs contain embedded flash to store their configuration while FPGAs usually, but not always, require external nonvolatile memory.</p>
<h3><span class="mw-headline" id="Security_considerations">Security considerations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=9" title="Edit section: Security considerations">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>With respect to security, FPGAs have both advantages and disadvantages as compared to ASICs or secure microprocessors. FPGAs' flexibility makes malicious modifications during fabrication a lower risk.<sup id="cite_ref-paper_27-0" class="reference"><a href="#cite_note-paper-27">[27]</a></sup> Previously, for many FPGAs, the design bitstream was exposed while the FPGA loads it from external memory (typically on every power-on). All major FPGA vendors now offer a spectrum of security solutions to designers such as bitstream <a href="https://en.wikipedia.org/wiki/Encryption" title="Encryption">encryption</a> and <a href="https://en.wikipedia.org/wiki/Authentication" title="Authentication">authentication</a>. For example, <a href="https://en.wikipedia.org/wiki/Altera" title="Altera">Altera</a> and <a href="https://en.wikipedia.org/wiki/Xilinx" title="Xilinx">Xilinx</a> offer <a href="https://en.wikipedia.org/wiki/Advanced_Encryption_Standard" title="Advanced Encryption Standard">AES</a> (up to 256 bit) encryption for bitstreams stored in an external flash memory.</p>
<p>FPGAs that store their configuration internally in nonvolatile flash memory, such as <a href="https://en.wikipedia.org/wiki/Microsemi" title="Microsemi">Microsemi</a>'s ProAsic 3 or <a href="https://en.wikipedia.org/wiki/Lattice_Semiconductor" title="Lattice Semiconductor">Lattice</a>'s XP2 programmable devices, do not expose the bitstream and do not need encryption. In addition, flash memory for a <a href="https://en.wikipedia.org/wiki/Lookup_table" title="Lookup table">lookup table</a> provides <a href="https://en.wikipedia.org/wiki/Single_event_upset" title="Single event upset">single event upset</a> protection for space applications.<sup class="noprint Inline-Template" style="margin-left:0.1em; white-space:nowrap;">[<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Please_clarify" title="Wikipedia:Please clarify"><span title="The text near this tag may need clarification or removal of jargon. (January 2013)">clarification needed</span></a></i>]</sup>. Customers wanting a higher guarantee of tamper resistance can use write-once, <a href="https://en.wikipedia.org/wiki/Antifuse" title="Antifuse">Antifuse</a> FPGAs from vendors such as <a href="https://en.wikipedia.org/wiki/Microsemi" title="Microsemi">Microsemi</a>.</p>
<p>With its Stratix 10 FPGAs and SoCs, Altera introduced a Secure Device Manager and physically uncloneable functions to provide high levels of protection against physical attacks.<sup id="cite_ref-28" class="reference"><a href="#cite_note-28">[28]</a></sup></p>
<h2><span class="mw-headline" id="Applications">Applications</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=10" title="Edit section: Applications">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>An FPGA can be used to solve any problem which is <a href="https://en.wikipedia.org/wiki/Computable" title="Computable" class="mw-redirect">computable</a>. This is trivially proven by the fact FPGA can be used to implement a <a href="https://en.wikipedia.org/wiki/Soft_microprocessor" title="Soft microprocessor">soft microprocessor</a>, such as the Xilinx <a href="https://en.wikipedia.org/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a> or Altera <a href="https://en.wikipedia.org/wiki/Nios_II" title="Nios II">Nios II</a>. Their advantage lies in that they are sometimes significantly faster for some applications because of their parallel nature and optimality in terms of the number of gates used for a certain process.</p>
<p>Specific applications of FPGAs include <a href="https://en.wikipedia.org/wiki/Digital_signal_processing" title="Digital signal processing">digital signal processing</a>, <a href="https://en.wikipedia.org/wiki/Software-defined_radio" title="Software-defined radio">software-defined radio</a>, <a href="https://en.wikipedia.org/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a> prototyping, <a href="https://en.wikipedia.org/wiki/Medical_imaging" title="Medical imaging">medical imaging</a>, <a href="https://en.wikipedia.org/wiki/Computer_vision" title="Computer vision">computer vision</a>, <a href="https://en.wikipedia.org/wiki/Speech_recognition" title="Speech recognition">speech recognition</a>, <a href="https://en.wikipedia.org/wiki/Cryptography" title="Cryptography">cryptography</a>, <a href="https://en.wikipedia.org/wiki/Bioinformatics" title="Bioinformatics">bioinformatics</a>, <a href="https://en.wikipedia.org/wiki/Hardware_emulation" title="Hardware emulation">computer hardware emulation</a>, <a href="https://en.wikipedia.org/wiki/Radio_astronomy" title="Radio astronomy">radio astronomy</a>, metal detection and a growing range of other areas.</p>
<p>FPGAs originally began as competitors to <a href="https://en.wikipedia.org/wiki/CPLD" title="CPLD" class="mw-redirect">CPLDs</a> and competed in a similar space, that of <a href="https://en.wikipedia.org/wiki/Glue_logic" title="Glue logic">glue logic</a> for <a href="https://en.wikipedia.org/wiki/Printed_circuit_board" title="Printed circuit board">PCBs</a>. As their size, capabilities, and speed increased, they began to take over larger and larger functions to the point where some are now marketed as full systems on chips (<a href="https://en.wikipedia.org/wiki/System-on-a-chip" title="System-on-a-chip" class="mw-redirect">SoC</a>). Particularly with the introduction of dedicated multipliers into FPGA architectures in the late 1990s, applications which had traditionally been the sole reserve of <a href="https://en.wikipedia.org/wiki/Digital_signal_processor" title="Digital signal processor">DSPs</a> began to incorporate FPGAs instead.<sup id="cite_ref-29" class="reference"><a href="#cite_note-29">[29]</a></sup><sup id="cite_ref-30" class="reference"><a href="#cite_note-30">[30]</a></sup></p>
<p>Another trend on the usage of FPGAs is hardware acceleration, where one can use the FPGA to accelerate certain parts of an algorithm and share part of the computation between the FPGA and a generic processor.</p>
<p>Traditionally, FPGAs have been reserved for specific <a href="https://en.wikipedia.org/wiki/Vertical_application" title="Vertical application" class="mw-redirect">vertical applications</a> where the volume of production is small. For these low-volume applications, the premium that companies pay in hardware costs per unit for a programmable chip is more affordable than the development resources spent on creating an ASIC for a low-volume application. Today, new cost and performance dynamics have broadened the range of viable applications.</p>
<p>Common FPGA Applications:</p>
<div class="div-col columns column-width" style="-moz-column-width: 25em; -webkit-column-width: 25em; column-width: 25em;">
<ul>
<li>Aerospace and Defense
<ul>
<li>Avionics/<a href="https://en.wikipedia.org/wiki/DO-254" title="DO-254">DO-254</a></li>
<li>Communications</li>
<li>Missiles &amp; Munitions</li>
<li>Secure Solutions</li>
<li>Space</li>
</ul>
</li>
<li>Medical Electronics</li>
<li>ASIC Prototyping</li>
<li>Audio
<ul>
<li>Connectivity Solutions</li>
<li>Portable Electronics</li>
<li>Radio</li>
<li>Digital Signal Processing (DSP)</li>
</ul>
</li>
<li>Automotive
<ul>
<li>High Resolution Video</li>
<li>Image Processing</li>
<li>Vehicle Networking and Connectivity</li>
<li>Automotive Infotainment</li>
</ul>
</li>
<li>Broadcast
<ul>
<li>Real-Time Video Engine</li>
<li>EdgeQAM</li>
<li>Encoders</li>
<li>Displays</li>
<li>Switches and Routers</li>
</ul>
</li>
<li>Consumer Electronics
<ul>
<li>Digital Displays</li>
<li>Digital Cameras</li>
<li>Multi-function Printers</li>
<li>Portable Electronics</li>
<li>Set-top Boxes</li>
</ul>
</li>
<li>Data Center
<ul>
<li>Servers</li>
<li>Security</li>
<li>Routers</li>
<li>Switches</li>
<li>Gateways</li>
<li>Load Balancing</li>
</ul>
</li>
<li>High Performance Computing
<ul>
<li>Servers</li>
<li>Super Computers</li>
<li>SIGINT Systems</li>
<li>High-end RADARs</li>
<li>High-end Beam Forming Systems</li>
<li>Data Mining Systems</li>
</ul>
</li>
<li>Industrial
<ul>
<li>Industrial Imaging</li>
<li>Industrial Networking</li>
<li>Motor Control</li>
</ul>
</li>
<li>Medical
<ul>
<li>Ultrasound</li>
<li>CT Scanner</li>
<li>MRI</li>
<li>X-ray</li>
<li>PET</li>
<li>Surgical Systems</li>
</ul>
</li>
<li>Scientific Instruments
<ul>
<li>Lock-in amplifiers</li>
<li>Boxcar averagers</li>
<li>Phase-locked loops</li>
</ul>
</li>
<li>Security
<ul>
<li>Industrial Imaging</li>
<li>Secure Solutions</li>
<li>Image Processing</li>
</ul>
</li>
<li>Video &amp; Image Processing
<ul>
<li>High Resolution Video</li>
<li>Video Over IP Gateway</li>
<li>Digital Displays</li>
<li>Industrial Imaging</li>
</ul>
</li>
<li>Wired Communications
<ul>
<li>Optical Transport Networks</li>
<li>Network Processing</li>
<li>Connectivity Interfaces</li>
</ul>
</li>
<li>Wireless Communications
<ul>
<li>Baseband</li>
<li>Connectivity Interfaces</li>
<li>Mobile Backhaul</li>
<li>Radio</li>
</ul>
</li>
</ul>
</div>
<h2><span class="mw-headline" id="Architecture">Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=11" title="Edit section: Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Logic_blocks">Logic blocks</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=12" title="Edit section: Logic blocks">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div role="note" class="hatnote relarticle mainarticle">Main article: <a href="https://en.wikipedia.org/wiki/Logic_block" title="Logic block">Logic block</a></div>
<div class="thumb tright">
<div class="thumbinner" style="width:352px;"><a href="https://en.wikipedia.org/wiki/File:FPGA_cell_example.png" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/1/1c/FPGA_cell_example.png/350px-FPGA_cell_example.png" width="350" height="157" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/1/1c/FPGA_cell_example.png/525px-FPGA_cell_example.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/1/1c/FPGA_cell_example.png/700px-FPGA_cell_example.png 2x" data-file-width="957" data-file-height="430" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="https://en.wikipedia.org/wiki/File:FPGA_cell_example.png" class="internal" title="Enlarge"></a></div>
Simplified example illustration of a logic cell</div>
</div>
</div>
<p>The most common FPGA architecture<sup id="cite_ref-FPGA_1-2" class="reference"><a href="#cite_note-FPGA-1">[1]</a></sup> consists of an array of <a href="https://en.wikipedia.org/wiki/Logic_block" title="Logic block">logic blocks</a> (called Configurable Logic Block, CLB, or Logic Array Block, LAB, depending on vendor), I/O pads, and routing channels. Generally, all the routing channels have the same width (number of wires). Multiple I/O pads may fit into the height of one row or the width of one column in the array.</p>
<p>An application circuit must be mapped into an FPGA with adequate resources. While the number of CLBs/LABs and I/Os required is easily determined from the design, the number of routing tracks needed may vary considerably even among designs with the same amount of logic. For example, a <a href="https://en.wikipedia.org/wiki/Crossbar_switch" title="Crossbar switch">crossbar switch</a> requires much more routing than a <a href="https://en.wikipedia.org/wiki/Systolic_array" title="Systolic array">systolic array</a> with the same gate count. Since unused routing tracks increase the cost (and decrease the performance) of the part without providing any benefit, FPGA manufacturers try to provide just enough tracks so that most designs that will fit in terms of <a href="https://en.wikipedia.org/wiki/Lookup_table#Hardware_LUTs" title="Lookup table">Lookup tables</a> (LUTs) and I/Os can be routed. This is determined by estimates such as those derived from <a href="https://en.wikipedia.org/wiki/Rent%27s_rule" title="Rent's rule">Rent's rule</a> or by experiments with existing designs.</p>
<p>In general, a logic block (CLB or LAB) consists of a few logical cells (called ALM, LE, Slice etc.). A typical cell consists of a 4-input LUT, a <a href="https://en.wikipedia.org/wiki/Full_adder" title="Full adder" class="mw-redirect">Full adder</a> (FA) and a D-type <a href="https://en.wikipedia.org/wiki/Flip-flop_(electronics)" title="Flip-flop (electronics)">flip-flop</a>, as shown below. The LUTs are in this figure split into two 3-input LUTs. In <i>normal mode</i> those are combined into a 4-input LUT through the left <a href="https://en.wikipedia.org/wiki/Multiplexer" title="Multiplexer">mux</a>. In <i>arithmetic</i> mode, their outputs are fed to the FA. The selection of mode is programmed into the middle multiplexer. The output can be either synchronous or asynchronous, depending on the programming of the mux to the right, in the figure example. In practice, entire or parts of the FA are put as functions into the LUTs in order to save space.<sup id="cite_ref-31" class="reference"><a href="#cite_note-31">[31]</a></sup><sup id="cite_ref-32" class="reference"><a href="#cite_note-32">[32]</a></sup><sup id="cite_ref-33" class="reference"><a href="#cite_note-33">[33]</a></sup></p>
<h3><span class="mw-headline" id="Hard_blocks">Hard blocks</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=13" title="Edit section: Hard blocks">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Modern FPGA families expand upon the above capabilities to include higher level functionality fixed into the silicon. Having these common functions embedded into the silicon reduces the area required and gives those functions increased speed compared to building them from primitives. Examples of these include multipliers, generic DSP blocks, embedded processors, high speed I/O logic and embedded memories.</p>
<p>Higher-end FPGAs can contain high speed <a href="https://en.wikipedia.org/wiki/Multi-gigabit_transceiver" title="Multi-gigabit transceiver">multi-gigabit transceivers</a> and <i>hard IP cores</i> such as processor cores, <a href="https://en.wikipedia.org/wiki/Ethernet" title="Ethernet">Ethernet</a> <a href="https://en.wikipedia.org/wiki/Media_access_control" title="Media access control">MACs</a>, <a href="https://en.wikipedia.org/wiki/Conventional_PCI" title="Conventional PCI">PCI</a>/<a href="https://en.wikipedia.org/wiki/PCI_Express" title="PCI Express">PCI Express</a> controllers, and external memory controllers. These cores exist alongside the programmable fabric, but they are built out of transistors instead of LUTs so they have ASIC level performance and power consumption while not consuming a significant amount of fabric resources, leaving more of the fabric free for the application-specific logic. The multi-gigabit transceivers also contain high performance analog input and output circuitry along with high-speed serializers and deserializers, components which cannot be built out of LUTs. Higher-level PHY layer functionality such as <a href="https://en.wikipedia.org/wiki/Line_code" title="Line code">line coding</a> may or may not be implemented alongside the serializers and deserializers in hard logic, depending on the FPGA.</p>
<h3><span class="mw-headline" id="Clocking">Clocking</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=14" title="Edit section: Clocking">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Most of the circuitry built inside of an FPGA is synchronous circuitry that requires a clock signal. FPGAs contain dedicated global and regional routing networks for clock and reset so they can be delivered with minimal <a href="https://en.wikipedia.org/wiki/Clock_skew" title="Clock skew">skew</a>. Also, FPGAs generally contain analog <a href="https://en.wikipedia.org/wiki/PLL" title="PLL" class="mw-redirect">PLL</a> and/or <a href="https://en.wikipedia.org/wiki/Delay-locked_loop" title="Delay-locked loop">DLL</a> components to synthesize new clock frequencies as well as attenuate <a href="https://en.wikipedia.org/wiki/Jitter" title="Jitter">jitter</a>. Complex designs can use multiple clocks with different frequency and phase relationships, each forming separate clock domains. These clock signals can be generated locally by an oscillator or they can be recovered from a high speed serial data stream. Care must be taken when building <a href="https://en.wikipedia.org/wiki/Clock_domain_crossing" title="Clock domain crossing">clock domain crossing</a> circuitry to avoid metastability. FPGAs generally contain block RAMs that are capable of working as dual port RAMs with different clocks, aiding in the construction of building FIFOs and dual port buffers that connect differing clock domains.</p>
<h3><span class="mw-headline" id="3D_architectures">3D architectures</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=15" title="Edit section: 3D architectures">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>To shrink the size and power consumption of FPGAs, vendors such as <a href="https://en.wikipedia.org/wiki/Tabula_(company)" title="Tabula (company)">Tabula</a> and <a href="https://en.wikipedia.org/wiki/Xilinx" title="Xilinx">Xilinx</a> have introduced new 3D or stacked architectures.<sup id="cite_ref-34" class="reference"><a href="#cite_note-34">[34]</a></sup><sup id="cite_ref-lawrence_35-0" class="reference"><a href="#cite_note-lawrence-35">[35]</a></sup> Following the introduction of its 28&#160;nm 7-series FPGAs, Xilinx revealed that several of the highest-density parts in those FPGA product lines will be constructed using multiple dies in one package, employing technology developed for 3D construction and stacked-die assemblies.</p>
<p>Xilinx’s approach stacks several (three or four) active FPGA die side-by-side on a silicon <a href="https://en.wikipedia.org/wiki/Interposer" title="Interposer">interposer</a>&#160;– a single piece of silicon that carries passive interconnect.<sup id="cite_ref-lawrence_35-1" class="reference"><a href="#cite_note-lawrence-35">[35]</a></sup><sup id="cite_ref-36" class="reference"><a href="#cite_note-36">[36]</a></sup> The multi-die construction also allows different parts of the FPGA to be created with different process technologies, as the process requirements are different between the FPGA fabric itself and the very high speed 28 Gbit/s serial transceivers. An FPGA built in this way is called a <i>heterogeneous FPGA</i>.<sup id="cite_ref-37" class="reference"><a href="#cite_note-37">[37]</a></sup></p>
<p>Altera’s heterogeneous approach involves using a single monolithic FPGA die and connecting other die/technologies to the FPGA using Intel’s embedded multi-die interconnect bridge (EMIB) technology.<sup id="cite_ref-38" class="reference"><a href="#cite_note-38">[38]</a></sup></p>
<h2><span class="mw-headline" id="FPGA_design_and_programming">FPGA design and programming</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=16" title="Edit section: FPGA design and programming">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>To define the behavior of the FPGA, the user provides a <a href="https://en.wikipedia.org/wiki/Hardware_description_language" title="Hardware description language">hardware description language</a> (HDL) or a <a href="https://en.wikipedia.org/wiki/Schematic" title="Schematic">schematic</a> design. The HDL form is more suited to work with large structures because it's possible to just specify them numerically rather than having to draw every piece by hand. However, schematic entry can allow for easier visualisation of a design.</p>
<p>Then, using an <a href="https://en.wikipedia.org/wiki/Electronic_design_automation" title="Electronic design automation">electronic design automation</a> tool, a technology-mapped <a href="https://en.wikipedia.org/wiki/Netlist" title="Netlist">netlist</a> is generated. The netlist can then be fitted to the actual FPGA architecture using a process called <a href="https://en.wikipedia.org/wiki/Place_and_route" title="Place and route">place-and-route</a>, usually performed by the FPGA company's proprietary place-and-route software. The user will validate the map, place and route results via <a href="https://en.wikipedia.org/wiki/Timing_analysis" title="Timing analysis" class="mw-redirect">timing analysis</a>, <a href="https://en.wikipedia.org/wiki/Simulation" title="Simulation">simulation</a>, and other <a href="https://en.wikipedia.org/wiki/Verification_and_validation" title="Verification and validation">verification</a> methodologies. Once the design and validation process is complete, the binary file generated (also using the FPGA company's proprietary software) is used to (re)configure the FPGA. This file is transferred to the FPGA/CPLD via a <a href="https://en.wikipedia.org/wiki/Serial_communication" title="Serial communication">serial interface</a> (<a href="https://en.wikipedia.org/wiki/Joint_Test_Action_Group" title="Joint Test Action Group" class="mw-redirect">JTAG</a>) or to an external memory device like an <a href="https://en.wikipedia.org/wiki/EEPROM" title="EEPROM">EEPROM</a>.</p>
<p>The most common HDLs are <a href="https://en.wikipedia.org/wiki/VHDL" title="VHDL">VHDL</a> and <a href="https://en.wikipedia.org/wiki/Verilog" title="Verilog">Verilog</a>, although in an attempt to reduce the complexity of designing in HDLs, which have been compared to the equivalent of <a href="https://en.wikipedia.org/wiki/Assembly_language" title="Assembly language">assembly languages</a>, there are moves<sup class="noprint Inline-Template" style="white-space:nowrap;">[<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Manual_of_Style/Words_to_watch#Unsupported_attributions" title="Wikipedia:Manual of Style/Words to watch"><span title="The material near this tag may use weasel words or too-vague attribution. (July 2015)">by whom?</span></a></i>]</sup> to raise the abstraction level through the introduction of <a href="https://en.wikipedia.org/wiki/Hardware_description_language#HDL_and_programming_languages" title="Hardware description language">alternative languages</a>. <a href="https://en.wikipedia.org/wiki/National_Instruments" title="National Instruments">National Instruments</a>' <a href="https://en.wikipedia.org/wiki/LabVIEW" title="LabVIEW">LabVIEW</a> graphical programming language (sometimes referred to as "G") has an FPGA add-in module available to target and program FPGA hardware.</p>
<p>To simplify the design of complex systems in FPGAs, there exist libraries of predefined complex functions and circuits that have been tested and optimized to speed up the design process. These predefined circuits are commonly called <i><a href="https://en.wikipedia.org/wiki/Semiconductor_intellectual_property_core" title="Semiconductor intellectual property core">IP cores</a></i>, and are available from FPGA vendors and third-party IP suppliers (rarely free, and typically released under proprietary licenses). Other predefined circuits are available from developer communities such as <a href="https://en.wikipedia.org/wiki/OpenCores" title="OpenCores">OpenCores</a> (typically released under <a href="https://en.wikipedia.org/wiki/Free_and_open_source_software" title="Free and open source software" class="mw-redirect">free and open source</a> licenses such as the <a href="https://en.wikipedia.org/wiki/GNU_General_Public_License" title="GNU General Public License">GPL</a>, <a href="https://en.wikipedia.org/wiki/BSD_license" title="BSD license" class="mw-redirect">BSD</a> or similar license), and other sources.</p>
<p>In a typical design flow, an FPGA application developer will simulate the design at multiple stages throughout the design process. Initially the <a href="https://en.wikipedia.org/wiki/Register_transfer_level" title="Register transfer level" class="mw-redirect">RTL</a> description in <a href="https://en.wikipedia.org/wiki/VHDL" title="VHDL">VHDL</a> or <a href="https://en.wikipedia.org/wiki/Verilog" title="Verilog">Verilog</a> is simulated by creating test benches to simulate the system and observe results. Then, after the <a href="https://en.wikipedia.org/wiki/Logic_synthesis" title="Logic synthesis">synthesis</a> engine has mapped the design to a netlist, the netlist is translated to a gate level description where simulation is repeated to confirm the synthesis proceeded without errors. Finally the design is laid out in the FPGA at which point propagation delays can be added and the simulation run again with these values back-annotated onto the netlist.</p>
<p>More recently, OpenCL is being used by programmers to take advantage of the performance and power efficiencies that FPGAs provide. OpenCL allows programmers to develop code in the C programming language and target FPGA functions as OpenCL kernels using OpenCL constructs.<sup id="cite_ref-39" class="reference"><a href="#cite_note-39">[39]</a></sup></p>
<h2><span class="mw-headline" id="Basic_process_technology_types">Basic process technology types</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=17" title="Edit section: Basic process technology types">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul>
<li><a href="https://en.wikipedia.org/wiki/Static_Random_Access_Memory" title="Static Random Access Memory" class="mw-redirect">SRAM</a> – based on static memory technology. In-system programmable and re-programmable. Requires external boot devices. <a href="https://en.wikipedia.org/wiki/CMOS" title="CMOS">CMOS</a>. Currently<sup class="noprint Inline-Template" style="white-space:nowrap;">[<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Manual_of_Style/Dates_and_numbers#Chronological_items" title="Wikipedia:Manual of Style/Dates and numbers"><span title="The time period mentioned near this tag is ambiguous. (April 2014)">when?</span></a></i>]</sup> in use. It is worth noting that flash or EEPROM devices may often load contents into internal SRAM that controls routing and logic.</li>
<li><a href="https://en.wikipedia.org/wiki/Fuse_(electrical)" title="Fuse (electrical)">Fuse</a> – One-time programmable. Bipolar. Obsolete.</li>
<li><a href="https://en.wikipedia.org/wiki/Antifuse" title="Antifuse">Antifuse</a> – One-time programmable. CMOS.</li>
<li><a href="https://en.wikipedia.org/wiki/Programmable_read-only_memory" title="Programmable read-only memory">PROM</a> – Programmable Read-Only Memory technology. One-time programmable because of plastic packaging. Obsolete.</li>
<li><a href="https://en.wikipedia.org/wiki/EPROM" title="EPROM">EPROM</a> – Erasable Programmable Read-Only Memory technology. One-time programmable but with window, can be erased with ultraviolet (UV) light. CMOS. Obsolete.</li>
<li><a href="https://en.wikipedia.org/wiki/EEPROM" title="EEPROM">EEPROM</a> – Electrically Erasable Programmable Read-Only Memory technology. Can be erased, even in plastic packages. Some but not all EEPROM devices can be in-system programmed. CMOS.</li>
<li><a href="https://en.wikipedia.org/wiki/Flash_memory" title="Flash memory">Flash</a> – Flash-erase EPROM technology. Can be erased, even in plastic packages. Some but not all flash devices can be in-system programmed. Usually, a flash cell is smaller than an equivalent EEPROM cell and is therefore less expensive to manufacture. CMOS.</li>
</ul>
<h2><span class="mw-headline" id="Major_manufacturers">Major manufacturers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=18" title="Edit section: Major manufacturers">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p><a href="https://en.wikipedia.org/wiki/Xilinx" title="Xilinx">Xilinx</a> and <a href="https://en.wikipedia.org/wiki/Altera" title="Altera">Altera</a> are the current FPGA market leaders and long-time industry rivals.<sup id="cite_ref-40" class="reference"><a href="#cite_note-40">[40]</a></sup> Together, they control over 80 percent of the market.<sup id="cite_ref-41" class="reference"><a href="#cite_note-41">[41]</a></sup> Both Xilinx and Altera provide <a href="https://en.wikipedia.org/wiki/Proprietary_software" title="Proprietary software">proprietary</a> <a href="https://en.wikipedia.org/wiki/Microsoft_Windows" title="Microsoft Windows">Windows</a> and <a href="https://en.wikipedia.org/wiki/Linux" title="Linux">Linux</a> design software (<a href="https://en.wikipedia.org/wiki/Xilinx_ISE" title="Xilinx ISE">ISE</a>/<a href="https://en.wikipedia.org/wiki/Xilinx_Vivado" title="Xilinx Vivado">Vivado</a> and <a href="https://en.wikipedia.org/wiki/Altera_Quartus" title="Altera Quartus">Quartus</a>) which enable engineers to design, analyse, simulate and synthesize (compile) their designs.<sup id="cite_ref-42" class="reference"><a href="#cite_note-42">[42]</a></sup><sup id="cite_ref-43" class="reference"><a href="#cite_note-43">[43]</a></sup></p>
<p>Other manufacturers include:</p>
<ul>
<li><a href="https://en.wikipedia.org/wiki/Lattice_Semiconductor" title="Lattice Semiconductor">Lattice Semiconductor</a> (SRAM based with integrated configuration flash, instant-on, low power, live reconfiguration)</li>
<li><a href="https://en.wikipedia.org/wiki/Microsemi" title="Microsemi">Microsemi</a> (previously <a href="https://en.wikipedia.org/wiki/Actel" title="Actel">Actel</a>, antifuse, flash-based, mixed-signal)</li>
<li><a href="https://en.wikipedia.org/wiki/SiliconBlue_Technologies" title="SiliconBlue Technologies">SiliconBlue Technologies</a> (extremely low power SRAM-based FPGAs with optional integrated nonvolatile configuration memory; acquired by Lattice in 2011)</li>
<li><a href="https://en.wikipedia.org/wiki/Achronix" title="Achronix">Achronix</a> (SRAM based, 1.5&#160;GHz fabric speed),<sup id="cite_ref-44" class="reference"><a href="#cite_note-44">[44]</a></sup></li>
<li>QuickLogic (Ultra Low Power Sensor Hubs, extremely low powered, low density SRAM-based FPGAs, Display bridges MIPI &amp; RGB inputs, MIPI, RGB and LVDS outputs)</li>
<li><a href="https://en.wikipedia.org/wiki/E2v" title="E2v">e2v</a> (previously QP semiconductor)<sup id="cite_ref-sourcetech_45-0" class="reference"><a href="#cite_note-sourcetech-45">[45]</a></sup></li>
<li><a href="https://en.wikipedia.org/wiki/Atmel" title="Atmel">Atmel</a> (second source of some Altera-compatible devices; also FPSLIC mentioned above)<sup id="cite_ref-sourcetech_45-1" class="reference"><a href="#cite_note-sourcetech-45">[45]</a></sup></li>
</ul>
<p>In March 2010, <a href="https://en.wikipedia.org/wiki/Tabula_(company)" title="Tabula (company)">Tabula</a> announced their FPGA technology that uses time-multiplexed logic and interconnect that claims potential cost savings for high-density applications.<sup id="cite_ref-46" class="reference"><a href="#cite_note-46">[46]</a></sup> On March 24, 2015, Tabula officially shut down.<sup id="cite_ref-47" class="reference"><a href="#cite_note-47">[47]</a></sup></p>
<p>On June 1, 2015, Intel announced it would acquire Altera for approximately $16.7 billion and completed the acquisition on December 30, 2015.<sup id="cite_ref-48" class="reference"><a href="#cite_note-48">[48]</a></sup></p>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=19" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="metadata plainlinks ambox ambox-style" role="presentation">
<tr>
<td class="mbox-image">
<div style="width:52px"><img alt="" src="http://upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/40px-Edit-clear.svg.png" width="40" height="40" srcset="//upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/60px-Edit-clear.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/80px-Edit-clear.svg.png 2x" data-file-width="48" data-file-height="48" /></div>
</td>
<td class="mbox-text"><span class="mbox-text-span">This "<a href="https://en.wikipedia.org/wiki/Wikipedia:SEEALSO" title="Wikipedia:SEEALSO" class="mw-redirect">see also</a>" section <b>may contain an excessive number of suggestions</b>. Please ensure that only the most relevant suggestions are given and that they are not <a href="https://en.wikipedia.org/wiki/Wikipedia:REDLINK" title="Wikipedia:REDLINK" class="mw-redirect">red links</a>, and consider integrating suggestions into the article itself. <small><i>(June 2013)</i></small></span></td>
</tr>
</table>
<div class="noprint portal tright" style="border:solid #aaa 1px;margin:0.5em 0 0.5em 1em">
<table style="background:#f9f9f9;font-size:85%;line-height:110%;max-width:175px">
<tr style="vertical-align:middle">
<td style="text-align:center"><a href="https://en.wikipedia.org/wiki/File:Nuvola_apps_ksim.png" class="image"><img alt="Portal icon" src="http://upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/28px-Nuvola_apps_ksim.png" width="28" height="28" class="noviewer" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/42px-Nuvola_apps_ksim.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/56px-Nuvola_apps_ksim.png 2x" data-file-width="128" data-file-height="128" /></a></td>
<td style="padding:0 0.2em;vertical-align:middle;font-style:italic;font-weight:bold"><a href="https://en.wikipedia.org/wiki/Portal:Electronics" title="Portal:Electronics">Electronics portal</a></td>
</tr>
</table>
</div>
<div class="div-col columns column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em;">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Application-specific_instruction-set_processor" title="Application-specific instruction-set processor" class="mw-redirect">Application-specific instruction-set processor</a> (ASIP)</li>
<li><a href="https://en.wikipedia.org/wiki/Field_programmable_object_array" title="Field programmable object array" class="mw-redirect">Field programmable object array</a> (FPOA)</li>
<li><a href="https://en.wikipedia.org/wiki/Computing_with_Memory" title="Computing with Memory">Computing with Memory</a> A time-multiplexed reconfigurable architecture using 2-D memory array</li>
<li><a href="https://en.wikipedia.org/wiki/Digital_Clock_Manager" title="Digital Clock Manager" class="mw-redirect">Digital Clock Manager</a> DCM&#160;— Digital Clock Management</li>
<li><a href="https://en.wikipedia.org/wiki/Erasable_programmable_logic_device" title="Erasable programmable logic device">Erasable programmable logic device</a> (EPLD)</li>
<li><a href="https://en.wikipedia.org/wiki/FPGA_prototype" title="FPGA prototype" class="mw-redirect">FPGA prototype</a></li>
<li><a href="https://en.wikipedia.org/wiki/Handel-C" title="Handel-C">Handel-C</a> Extended C based description language designed for FPGAs</li>
<li><a href="https://en.wikipedia.org/wiki/Impulse_C" title="Impulse C">Impulse C</a></li>
<li><a href="https://en.wikipedia.org/wiki/JHDL" title="JHDL">JHDL</a>: Just-Another Hardware Description Language</li>
<li><a href="https://en.wikipedia.org/wiki/MyHDL" title="MyHDL">MyHDL</a> Python based HDL—generates Verilog or VHDL.</li>
<li><a href="https://en.wikipedia.org/wiki/Programmable_Array_Logic" title="Programmable Array Logic">Programmable Array Logic</a> (PAL), an early <a href="https://en.wikipedia.org/wiki/Programmable_logic_device" title="Programmable logic device">PLD</a></li>
<li><a href="https://en.wikipedia.org/wiki/PSoC" title="PSoC">PSoC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Software_Defined_Silicon" title="Software Defined Silicon" class="mw-redirect">Software Defined Silicon</a> (SDS)</li>
<li><a href="https://en.wikipedia.org/wiki/SystemC" title="SystemC">SystemC</a> System Description Language—C like</li>
<li><a href="https://en.wikipedia.org/wiki/VHSIC_Hardware_Description_Language" title="VHSIC Hardware Description Language" class="mw-redirect">VHSIC Hardware Description Language</a>: <a href="https://en.wikipedia.org/wiki/VHSIC" title="VHSIC">VHSIC</a> (Very High Speed Integrated Circuit) Hardware Description Language</li>
</ul>
</div>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=20" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist columns references-column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em; list-style-type: decimal;">
<ol class="references">
<li id="cite_note-FPGA-1"><span class="mw-cite-backlink">^ <a href="#cite_ref-FPGA_1-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-FPGA_1-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-FPGA_1-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.eecg.toronto.edu/~vaughn/challenge/fpga_arch.html">"FPGA Architecture for the Challenge"</a>. <i>toronto.edu</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array&amp;rft.atitle=FPGA+Architecture+for+the+Challenge&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.eecg.toronto.edu%2F~vaughn%2Fchallenge%2Ffpga_arch.html&amp;rft.jtitle=toronto.edu&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2">^</a></b></span> <span class="reference-text"><cite class="citation book">Wisniewski, Remigiusz (2009). <a rel="nofollow" class="external text" href="http://zbc.uz.zgora.pl/Content/27955"><i>Synthesis of compositional microprogram control units for programmable devices</i></a>. Zielona Góra: University of Zielona Góra. p.&#160;153. <a href="https://en.wikipedia.org/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/978-83-7481-293-1" title="Special:BookSources/978-83-7481-293-1">978-83-7481-293-1</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array&amp;rft.aufirst=Remigiusz&amp;rft.aulast=Wisniewski&amp;rft.btitle=Synthesis+of+compositional+microprogram+control+units+for+programmable+devices&amp;rft.date=2009&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fzbc.uz.zgora.pl%2FContent%2F27955&amp;rft.isbn=978-83-7481-293-1&amp;rft.pages=153&amp;rft.place=Zielona+G%C3%B3ra&amp;rft.pub=University+of+Zielona+G%C3%B3ra&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-3">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://wiki.altium.com/display/ADOH/FPGA+SI+Tutorial+-+Simulating+the+Reflection+Characteristics">"FPGA Signal Integrity tutorial"</a>. <i>altium.com</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array&amp;rft.atitle=FPGA+Signal+Integrity+tutorial&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwiki.altium.com%2Fdisplay%2FADOH%2FFPGA%2BSI%2BTutorial%2B-%2BSimulating%2Bthe%2BReflection%2BCharacteristics&amp;rft.jtitle=altium.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-4">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://klabs.org/richcontent/fpga_content/DesignNotes/signal_quality/actel_drive_strength/index.htm">NASA: FPGA drive strength</a></span></li>
<li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-5">^</a></b></span> <span class="reference-text">Mike Thompson. <a rel="nofollow" class="external text" href="http://www.eetimes.com/showArticle.jhtml?articleID=200000777">"Mixed-signal FPGAs provide GREEN POWER"</a>. EE Times, 2007-07-02.</span></li>
<li id="cite_note-history-6"><span class="mw-cite-backlink">^ <a href="#cite_ref-history_6-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-history_6-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-history_6-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20070412183416/http://filebox.vt.edu/users/tmagin/history.htm">History of FPGAs</a> at the <a href="https://en.wikipedia.org/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a> (archived April 12, 2007)</span></li>
<li id="cite_note-google1-7"><span class="mw-cite-backlink">^ <a href="#cite_ref-google1_7-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-google1_7-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Google Patent Search, "<a rel="nofollow" class="external text" href="http://www.google.com/patents?id=BB4vAAAAEBAJ&amp;dq=4508977">Re-programmable PLA</a>". Retrieved February 5, 2009.</span></li>
<li id="cite_note-google2-8"><span class="mw-cite-backlink">^ <a href="#cite_ref-google2_8-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-google2_8-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Google Patent Search, "<a rel="nofollow" class="external text" href="http://www.google.com/patents?id=1-gzAAAAEBAJ&amp;dq=4524430">Dynamic data re-programmable PLA</a>". Retrieved February 5, 2009.</span></li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.altera.com/solutions/technology/system-design/articles/_2013/in-the-beginning.html">"In the Beginning"</a>. <i>altera.com</i>. 21 April 2015.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array&amp;rft.atitle=In+the+Beginning&amp;rft.date=2015-04-21&amp;rft.genre=unknown&amp;rft_id=https%3A%2F%2Fwww.altera.com%2Fsolutions%2Ftechnology%2Fsystem-design%2Farticles%2F_2013%2Fin-the-beginning.html&amp;rft.jtitle=altera.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text">Peter Clarke, <i>EE Times</i>, "<a rel="nofollow" class="external text" href="http://www.eetimes.com/story/OEG20010622S0091">Xilinx, ASIC Vendors Talk Licensing</a>." June 22, 2001. Retrieved February 10, 2009.</span></li>
<li id="cite_note-four-11"><span class="mw-cite-backlink">^ <a href="#cite_ref-four_11-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-four_11-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-four_11-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-four_11-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-four_11-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-four_11-5"><sup><i><b>f</b></i></sup></a></span> <span class="reference-text">Funding Universe. “<a rel="nofollow" class="external text" href="http://www.fundinguniverse.com/company-histories/Xilinx-Inc-Company-History.html">Xilinx, Inc.</a>” Retrieved January 15, 2009.</span></li>
<li id="cite_note-clive-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-clive_12-0">^</a></b></span> <span class="reference-text">Clive Maxfield, Programmable Logic DesignLine, "<a rel="nofollow" class="external text" href="http://www.pldesignline.com/products/187203173">Xilinx unveil revolutionary 65nm FPGA architecture: the Virtex-5 family</a>. May 15, 2006. Retrieved February 5, 2009.</span></li>
<li id="cite_note-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-13">^</a></b></span> <span class="reference-text">Press Release, "<a rel="nofollow" class="external text" href="http://press.xilinx.com/2009-02-11-Xilinx-Co-Founder-Ross-Freeman-Honored-as-2009-National-Inventors-Hall-of-Fame-Inductee-for-Invention-of-FPGA">Xilinx Co-Founder Ross Freeman Honored as 2009 National Inventors Hall of Fame Inductee for Invention of FPGA</a>"</span></li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-14">^</a></b></span> <span class="reference-text"><span class="citation patent" id="CITEREFFreeman1989"><a rel="nofollow" class="external text" href="http://worldwide.espacenet.com/textdoc?DB=EPODOC&amp;IDX=US4870302">US 4870302</a>, Freeman, Ross H., "Configurable electrical circuit having configurable logic elements and configurable interconnects", published 19 February 1988, issued 26 September 1989</span><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&amp;rft.number=4870302&amp;rft.cc=US&amp;rft.title=Configurable+electrical+circuit+having+configurable+logic+elements+and+configurable+interconnects&amp;rft.inventor=Freeman&amp;rft.date=26 September 1989&amp;rft.pubdate=19 February 1988"><span style="display: none;">&#160;</span></span></span></li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-15">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://sourcetech411.com/2013/04/top-fpga-companies-for-2013/">"Top FPGA Companies For 2013"</a>. <i>sourcetech411.com</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array&amp;rft.atitle=Top+FPGA+Companies+For+2013&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fsourcetech411.com%2F2013%2F04%2Ftop-fpga-companies-for-2013%2F&amp;rft.jtitle=sourcetech411.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-book-16"><span class="mw-cite-backlink">^ <a href="#cite_ref-book_16-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-book_16-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation book">Maxfield, Clive (2004). <a rel="nofollow" class="external text" href="http://books.google.com/?id=ZOadcQAACAAJ&amp;pg=PA4"><i>The Design Warrior's Guide to FPGAs: Devices, Tools and Flows</i></a>. Elsevier. p.&#160;4. <a href="https://en.wikipedia.org/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/978-0-7506-7604-5" title="Special:BookSources/978-0-7506-7604-5">978-0-7506-7604-5</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array&amp;rft.aufirst=Clive&amp;rft.aulast=Maxfield&amp;rft.btitle=The+Design+Warrior%27s+Guide+to+FPGAs%3A+Devices%2C+Tools+and+Flows&amp;rft.date=2004&amp;rft.genre=book&amp;rft_id=http%3A%2F%2Fbooks.google.com%2F%3Fid%3DZOadcQAACAAJ%26pg%3DPA4&amp;rft.isbn=978-0-7506-7604-5&amp;rft.pages=4&amp;rft.pub=Elsevier&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-17">^</a></b></span> <span class="reference-text">McConnel, Toni. <i><a href="https://en.wikipedia.org/wiki/EE_Times" title="EE Times">EE Times</a></i>. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-products/processors/4115537/ESC--Xilinx-Extensible-Processing-Platform-combines-best-of-serial-and-parallel-processing">ESC – Xilinx All Programmable System on a Chip combines best of serial and parallel processing</a>." April 28, 2010. Retrieved February 14, 2011.</span></li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-18">^</a></b></span> <span class="reference-text">Nass, Rich, <i><a href="https://en.wikipedia.org/wiki/EE_Times" title="EE Times">EE Times</a></i>. "<a rel="nofollow" class="external text" href="http://www.eetimes.com/electronics-products/processors/4115523/Xilinx-puts-ARM-core-into-its-FPGAs">Xilinx puts ARM core into its FPGAs</a>." April 27, 2010. Retrieved February 14, 2011.</span></li>
<li id="cite_note-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-19">^</a></b></span> <span class="reference-text">Wilson, Richard, <i><a href="https://en.wikipedia.org/wiki/Electronics_Weekly" title="Electronics Weekly">Electronics Weekly</a></i>. "<a rel="nofollow" class="external text" href="http://www.electronicsweekly.com/Articles/2011/01/31/50386/xilinx-acquires-esl-firm-to-make-fpgas-easier-to-use.htm">Xilinx acquires ESL firm to make FPGAs easier to use</a>." January 31, 2011. Retrieved February 15, 2011.</span></li>
<li id="cite_note-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-20">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.wired.com/2014/06/microsoft-fpga/">"Microsoft Supercharges Bing Search With Programmable Chips"</a>. <i>WIRED</i>. 16 June 2014.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array&amp;rft.atitle=Microsoft+Supercharges+Bing+Search+With+Programmable+Chips&amp;rft.date=2014-06-16&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.wired.com%2F2014%2F06%2Fmicrosoft-fpga%2F&amp;rft.jtitle=WIRED&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-instat-21"><span class="mw-cite-backlink">^ <a href="#cite_ref-instat_21-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-instat_21-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Dylan McGrath, <i>EE Times</i>, "<a rel="nofollow" class="external text" href="http://www.eetimes.com/news/design/business/showArticle.jhtml?articleID=188102617">FPGA Market to Pass $2.7 Billion by '10, In-Stat Says</a>". May 24, 2006. Retrieved February 5, 2009.</span></li>
<li id="cite_note-grandviewresearch.com-22"><span class="mw-cite-backlink">^ <a href="#cite_ref-grandviewresearch.com_22-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-grandviewresearch.com_22-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.grandviewresearch.com/industry-analysis/fpga-market">"Global FPGA Market Analysis And Segment Forecasts To 2020 – FPGA Industry, Outlook, Size, Application, Product, Share, Growth Prospects, Key Opportunities, Dynamics, Trends, Analysis, FPGA Report – Grand View Research Inc"</a>. <i>grandviewresearch.com</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array&amp;rft.atitle=Global+FPGA+Market+Analysis+And+Segment+Forecasts+To+2020+%93+FPGA+Industry%2C+Outlook%2C+Size%2C+Application%2C+Product%2C+Share%2C+Growth+Prospects%2C+Key+Opportunities%2C+Dynamics%2C+Trends%2C+Analysis%2C+FPGA+Report+%93+Grand+View+Research+Inc&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.grandviewresearch.com%2Findustry-analysis%2Ffpga-market&amp;rft.jtitle=grandviewresearch.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-designstarts-23"><span class="mw-cite-backlink"><b><a href="#cite_ref-designstarts_23-0">^</a></b></span> <span class="reference-text">Dylan McGrath, <i>EE Times</i>, "<a rel="nofollow" class="external text" href="http://www.eetimes.com/conf/dac/showArticle.jhtml?articleID=164302400">Gartner Dataquest Analyst Gives ASIC, FPGA Markets Clean Bill of Health</a>". June 13, 2005. Retrieved February 5, 2009.</span></li>
<li id="cite_note-eweekly-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-eweekly_24-0">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.xilinx.com/support/documentation/data_sheets/ds112.pdf">Virtex-4 Family Overview</a></span></li>
<li id="cite_note-FPGA-ASIC-comparison-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-FPGA-ASIC-comparison_25-0">^</a></b></span> <span class="reference-text"><cite class="citation conference">Kuon, Ian; Rose, Jonathan (2006). "Measuring the gap between FPGAs and ASICs". <i>Proceedings of the international symposium on Field programmable gate arrays – FPGA'06</i>. New York, NY: ACM. p.&#160;21-30. <a href="https://en.wikipedia.org/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="http://dx.doi.org/10.1145%2F1117201.1117205">10.1145/1117201.1117205</a>. <a href="https://en.wikipedia.org/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/1-59593-292-5" title="Special:BookSources/1-59593-292-5">1-59593-292-5</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array&amp;rft.atitle=Measuring+the+gap+between+FPGAs+and+ASICs&amp;rft.aufirst=Ian&amp;rft.aulast=Kuon&amp;rft.au=Rose%2C+Jonathan&amp;rft.btitle=Proceedings+of+the+international+symposium+on+Field+programmable+gate+arrays+%93+FPGA%2706&amp;rft.date=2006&amp;rft.genre=conference&amp;rft_id=info%3Adoi%2F10.1145%2F1117201.1117205&amp;rft.isbn=1-59593-292-5&amp;rft.pages=21-30&amp;rft.place=New+York%2C+NY&amp;rft.pub=ACM&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-whitepaper-26"><span class="mw-cite-backlink">^ <a href="#cite_ref-whitepaper_26-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-whitepaper_26-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Tim Erjavec, White Paper, "<a rel="nofollow" class="external text" href="http://www.xilinx.com/publications/prod_mktg/Targeted_Design_Platforms.pdf">Introducing the Xilinx Targeted Design Platform: Fulfilling the Programmable Imperative</a>." February 2, 2009. Retrieved February 2, 2009</span></li>
<li id="cite_note-paper-27"><span class="mw-cite-backlink"><b><a href="#cite_ref-paper_27-0">^</a></b></span> <span class="reference-text">Huffmire Paper "<a rel="nofollow" class="external text" href="http://www2.computer.org/portal/web/csdl/doi/10.1109/MDT.2008.166">Managing Security in FPGA-Based Embedded Systems</a>." Nov-Dec 2008. Retrieved Sept 22, 2009</span></li>
<li id="cite_note-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-28">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.intrinsic-id.com/eetimes-security-features-for-non-security-experts/">"EETimes on PUF: Security features for non-security experts – Intrinsic ID"</a>. <i>Intrinsic ID</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array&amp;rft.atitle=EETimes+on+PUF%3A+Security+features+for+non-security+experts+%93+Intrinsic+ID&amp;rft.genre=unknown&amp;rft_id=https%3A%2F%2Fwww.intrinsic-id.com%2Feetimes-security-features-for-non-security-experts%2F&amp;rft.jtitle=Intrinsic+ID&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-29">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.bdti.com/articles/info_eet0207fpga.htm">"Publications and Presentations"</a>. <i>bdti.com</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array&amp;rft.atitle=Publications+and+Presentations&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.bdti.com%2Farticles%2Finfo_eet0207fpga.htm&amp;rft.jtitle=bdti.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-30">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.eetimes.com/showArticle.jhtml?articleID=197001881">"Xilinx aims 65-nm FPGAs at DSP applications"</a>. <i>EETimes</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array&amp;rft.atitle=Xilinx+aims+65-nm+FPGAs+at+DSP+applications&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.eetimes.com%2FshowArticle.jhtml%3FarticleID%3D197001881&amp;rft.jtitle=EETimes&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-31"><span class="mw-cite-backlink"><b><a href="#cite_ref-31">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external free" href="http://www.altera.com/literature/hb/cyc2/cyc2_cii51002.pdf">http://www.altera.com/literature/hb/cyc2/cyc2_cii51002.pdf</a></span></li>
<li id="cite_note-32"><span class="mw-cite-backlink"><b><a href="#cite_ref-32">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.altera.com/literature/hb/stratix-iv/stx4_5v1_01.pdf">"Documentation: Stratix IV Devices"</a> <span style="font-size:85%;">(PDF)</span>. Altera.com. 2008-06-11<span class="reference-accessdate">. Retrieved <span class="nowrap">2013-05-01</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array&amp;rft.btitle=Documentation%3A+Stratix+IV+Devices&amp;rft.date=2008-06-11&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.altera.com%2Fliterature%2Fhb%2Fstratix-iv%2Fstx4_5v1_01.pdf&amp;rft.pub=Altera.com&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-33"><span class="mw-cite-backlink"><b><a href="#cite_ref-33">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external free" href="http://www.xilinx.com/support/documentation/user_guides/ug070.pdf">http://www.xilinx.com/support/documentation/user_guides/ug070.pdf</a></span></li>
<li id="cite_note-34"><span class="mw-cite-backlink"><b><a href="#cite_ref-34">^</a></b></span> <span class="reference-text">Dean Takahashi, VentureBeat. "<a rel="nofollow" class="external text" href="http://venturebeat.com/2011/05/02/intel-connection-helped-chip-startup-tabula-raise-108m">Intel connection helped chip startup Tabula raise $108M</a>." May 2, 2011. Retrieved May 13, 2011.</span></li>
<li id="cite_note-lawrence-35"><span class="mw-cite-backlink">^ <a href="#cite_ref-lawrence_35-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-lawrence_35-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Lawrence Latif, The Inquirer. "<a rel="nofollow" class="external text" href="http://www.theinquirer.net/inquirer/news/1811460/fpga-manufacturer-claims-beat-moores-law">FPGA manufacturer claims to beat Moore's Law</a>." October 27, 2010. Retrieved May 12, 2011.</span></li>
<li id="cite_note-36"><span class="mw-cite-backlink"><b><a href="#cite_ref-36">^</a></b></span> <span class="reference-text">EDN Europe. "<a rel="nofollow" class="external text" href="http://www.edn-europe.com/xilinxadoptsstackeddie3dpackaging+article+4461+Europe.html">Xilinx adopts stacked-die 3D packaging</a>." November 1, 2010. Retrieved May 12, 2011.</span></li>
<li id="cite_note-37"><span class="mw-cite-backlink"><b><a href="#cite_ref-37">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external free" href="http://www.xilinx.com/support/documentation/white_papers/wp380_Stacked_Silicon_Interconnect_Technology.pdf">http://www.xilinx.com/support/documentation/white_papers/wp380_Stacked_Silicon_Interconnect_Technology.pdf</a></span></li>
<li id="cite_note-38"><span class="mw-cite-backlink"><b><a href="#cite_ref-38">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/www/us/en/foundry/emib.html">"Intel Custom Foundry EMIB"</a>. <i>Intel</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array&amp;rft.atitle=Intel+Custom+Foundry+EMIB&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Ffoundry%2Femib.html&amp;rft.jtitle=Intel&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="#cite_ref-39">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://streamcomputing.eu/blog/2014-09-16/use-opencl-fpgas/">"Why use OpenCL on FPGAs?"</a>. <i>StreamComputing</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array&amp;rft.atitle=Why+use+OpenCL+on+FPGAs%3F&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fstreamcomputing.eu%2Fblog%2F2014-09-16%2Fuse-opencl-fpgas%2F&amp;rft.jtitle=StreamComputing&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-40"><span class="mw-cite-backlink"><b><a href="#cite_ref-40">^</a></b></span> <span class="reference-text"><cite class="citation web">Edwards, John (June 1, 2006). <a rel="nofollow" class="external text" href="http://edn.com/electronics-news/4320763/No-room-for-Second-Place">"No room for Second Place: Xilinx and Altera slug it out for supremacy in the changing PLD market"</a>. <i>EDN</i><span class="reference-accessdate">. Retrieved <span class="nowrap">May 11,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array&amp;rft.atitle=No+room+for+Second+Place%3A+Xilinx+and+Altera+slug+it+out+for+supremacy+in+the+changing+PLD+market&amp;rft.aufirst=John&amp;rft.aulast=Edwards&amp;rft.date=2006-06-01&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fedn.com%2Felectronics-news%2F4320763%2FNo-room-for-Second-Place&amp;rft.jtitle=EDN&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-41"><span class="mw-cite-backlink"><b><a href="#cite_ref-41">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://seekingalpha.com/article/85478-altera-and-xilinx-report-the-battle-continues">"Altera and Xilinx Report: The Battle Continues"</a>. <i>Seeking Alpha</i>. July 17, 2008<span class="reference-accessdate">. Retrieved <span class="nowrap">November 13,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array&amp;rft.atitle=Altera+and+Xilinx+Report%3A+The+Battle+Continues&amp;rft.date=2008-07-17&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fseekingalpha.com%2Farticle%2F85478-altera-and-xilinx-report-the-battle-continues&amp;rft.jtitle=Seeking+Alpha&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-42"><span class="mw-cite-backlink"><b><a href="#cite_ref-42">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.xilinx.com/ise/logic_design_prod/webpack.htm">"Xilinx ISE WebPACK"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array&amp;rft.btitle=Xilinx+ISE+WebPACK&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.xilinx.com%2Fise%2Flogic_design_prod%2Fwebpack.htm&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-43"><span class="mw-cite-backlink"><b><a href="#cite_ref-43">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.altera.com/support/software/download/altera_design/quartus_we/dnl-quartus_we.jsp">"Quartus II Web edition software"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array&amp;rft.btitle=Quartus+II+Web+edition+software&amp;rft.genre=unknown&amp;rft_id=https%3A%2F%2Fwww.altera.com%2Fsupport%2Fsoftware%2Fdownload%2Faltera_design%2Fquartus_we%2Fdnl-quartus_we.jsp&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-44"><span class="mw-cite-backlink"><b><a href="#cite_ref-44">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://newsroom.intel.com/community/intel_newsroom/blog/2010/11/01/chip-shot-achronix-to-use-intel-s-22nm-manufacturing">"Achronix to use Intel's 22&#160;nm manufacturing"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array&amp;rft.btitle=Achronix+to+use+Intel%27s+22+nm+manufacturing&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fnewsroom.intel.com%2Fcommunity%2Fintel_newsroom%2Fblog%2F2010%2F11%2F01%2Fchip-shot-achronix-to-use-intel-s-22nm-manufacturing&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-sourcetech-45"><span class="mw-cite-backlink">^ <a href="#cite_ref-sourcetech_45-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-sourcetech_45-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://sourcetech411.com/2013/04/top-fpga-companies-for-2013/">"Top FPGA Companies For 2013"</a>.</span></li>
<li id="cite_note-46"><span class="mw-cite-backlink"><b><a href="#cite_ref-46">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.tabula.com/news/M11_Tabula_Reprint.pdf">"Tabula's Time Machine&#160;— Micro Processor Report"</a> <span style="font-size:85%;">(PDF)</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array&amp;rft.btitle=Tabula%27s+Time+Machine+%94+Micro+Processor+Report&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.tabula.com%2Fnews%2FM11_Tabula_Reprint.pdf&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-47"><span class="mw-cite-backlink"><b><a href="#cite_ref-47">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.bizjournals.com/sanjose/news/2015/02/11/tabula-to-shut-down-120-jobs-lost-at-fabless-chip.html">Tabula to shut down; 120 jobs lost at fabless chip company</a> Silicon Valley Business Journal</span></li>
<li id="cite_note-48"><span class="mw-cite-backlink"><b><a href="#cite_ref-48">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.reuters.com/article/2015/06/01/us-altera-m-a-intel-idUSKBN0OH2E020150601">"Intel to buy Altera for $16.7 billion in its biggest deal ever"</a>. <i>Reuters</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array&amp;rft.atitle=Intel+to+buy+Altera+for+%2416.7+billion+in+its+biggest+deal+ever&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.reuters.com%2Farticle%2F2015%2F06%2F01%2Fus-altera-m-a-intel-idUSKBN0OH2E020150601&amp;rft.jtitle=Reuters&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
</ol>
</div>
<h2><span class="mw-headline" id="Further_reading">Further reading</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=21" title="Edit section: Further reading">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul>
<li><cite class="citation book">Sadrozinski, Hartmut F.-W.; Wu, Jinyuan (2010). <i>Applications of Field-Programmable Gate Arrays in Scientific Research</i>. Taylor &amp; Francis. <a href="https://en.wikipedia.org/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/978-1-4398-4133-4" title="Special:BookSources/978-1-4398-4133-4">978-1-4398-4133-4</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array&amp;rft.aufirst=Hartmut+F.-W.&amp;rft.aulast=Sadrozinski&amp;rft.au=Wu%2C+Jinyuan&amp;rft.btitle=Applications+of+Field-Programmable+Gate+Arrays+in+Scientific+Research&amp;rft.date=2010&amp;rft.genre=book&amp;rft.isbn=978-1-4398-4133-4&amp;rft.pub=Taylor+%26+Francis&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></li>
<li><cite class="citation book">Wirth, Niklaus (1995). <i>Digital Circuit Design An Introduction Textbook</i>. Springer. <a href="https://en.wikipedia.org/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="https://en.wikipedia.org/wiki/Special:BookSources/3-540-58577-X" title="Special:BookSources/3-540-58577-X">3-540-58577-X</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AField-programmable+gate+array&amp;rft.aufirst=Niklaus&amp;rft.aulast=Wirth&amp;rft.btitle=Digital+Circuit+Design+An+Introduction+Textbook&amp;rft.date=1995&amp;rft.genre=book&amp;rft.isbn=3-540-58577-X&amp;rft.pub=Springer&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></li>
</ul>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit&amp;section=22" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul>
<li><a rel="nofollow" class="external text" href="http://www.fpgacenter.com/">FPGA Center</a>, tutorials and examples</li>
<li><a rel="nofollow" class="external text" href="https://www.youtube.com/watch?v=gUsHwi4M4xE"><span class="plainlinks">What is an FPGA?</span></a> on <a href="https://en.wikipedia.org/wiki/YouTube" title="YouTube">YouTube</a></li>
</ul>
<table class="navbox" style="border-spacing:0">
<tr>
<td style="padding:2px">
<table class="nowraplinks collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit">
<tr>
<th scope="col" class="navbox-title" colspan="2">
<div class="plainlinks hlist navbar mini">
<ul>
<li class="nv-view"><a href="https://en.wikipedia.org/wiki/Template:Electronic_components" title="Template:Electronic components"><abbr title="View this template" style=";;background:none transparent;border:none;">v</abbr></a></li>
<li class="nv-talk"><a href="https://en.wikipedia.org/wiki/Template_talk:Electronic_components" title="Template talk:Electronic components"><abbr title="Discuss this template" style=";;background:none transparent;border:none;">t</abbr></a></li>
<li class="nv-edit"><a class="external text" href="http://en.wikipedia.org/w/index.php?title=Template:Electronic_components&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;">e</abbr></a></li>
</ul>
</div>
<div style="font-size:114%"><a href="https://en.wikipedia.org/wiki/Electronic_component" title="Electronic component">Electronic components</a></div>
</th>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="https://en.wikipedia.org/wiki/Semiconductor_device" title="Semiconductor device">Semiconductor devices</a></th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Avalanche_diode" title="Avalanche diode">Avalanche diode</a></li>
<li><a href="https://en.wikipedia.org/wiki/Bipolar_junction_transistor" title="Bipolar junction transistor">Bipolar junction transistor</a> (BJT)</li>
<li><a href="https://en.wikipedia.org/wiki/Darlington_transistor" title="Darlington transistor">Darlington transistor</a></li>
<li><a href="https://en.wikipedia.org/wiki/DIAC" title="DIAC">DIAC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Semiconductor_diode" title="Semiconductor diode" class="mw-redirect">Diode</a></li>
<li><a href="https://en.wikipedia.org/wiki/Field-effect_transistor" title="Field-effect transistor">Field-effect transistor</a> (FET)</li>
<li><a href="https://en.wikipedia.org/wiki/Heterostructure_barrier_varactor" title="Heterostructure barrier varactor">Heterostructure barrier varactor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Insulated-gate_bipolar_transistor" title="Insulated-gate bipolar transistor">Insulated-gate bipolar transistor</a> (IGBT)</li>
<li><a href="https://en.wikipedia.org/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuit</a> (IC)</li>
<li><a href="https://en.wikipedia.org/wiki/JFET" title="JFET">JFET</a></li>
<li><a href="https://en.wikipedia.org/wiki/Light-emitting_diode" title="Light-emitting diode">Light-emitting diode</a> (LED)</li>
<li><a href="https://en.wikipedia.org/wiki/Memistor" title="Memistor">Memistor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Memristor" title="Memristor">Memristor</a></li>
<li><a href="https://en.wikipedia.org/wiki/MOSFET" title="MOSFET">MOSFET</a></li>
<li><a href="https://en.wikipedia.org/wiki/Photodetector" title="Photodetector">Photodetector</a></li>
<li><a href="https://en.wikipedia.org/wiki/Photodiode" title="Photodiode">Photodiode</a></li>
<li><a href="https://en.wikipedia.org/wiki/PIN_diode" title="PIN diode">PIN diode</a></li>
<li><a href="https://en.wikipedia.org/wiki/Schottky_diode" title="Schottky diode">Schottky diode</a></li>
<li><a href="https://en.wikipedia.org/wiki/Silicon_controlled_rectifier" title="Silicon controlled rectifier">Silicon controlled rectifier</a> (SCR)</li>
<li><a href="https://en.wikipedia.org/wiki/Thyristor" title="Thyristor">Thyristor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Transistor" title="Transistor">Transistor</a></li>
<li><a href="https://en.wikipedia.org/wiki/TRIAC" title="TRIAC">TRIAC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Unijunction_transistor" title="Unijunction transistor">Unijunction transistor</a> (UJT)</li>
<li><a href="https://en.wikipedia.org/wiki/Varicap" title="Varicap">Varicap</a></li>
<li><a href="https://en.wikipedia.org/wiki/Zener_diode" title="Zener diode">Zener diode</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="https://en.wikipedia.org/wiki/Voltage_regulator" title="Voltage regulator">Voltage regulators</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Linear_regulator" title="Linear regulator">Linear regulator</a></li>
<li><a href="https://en.wikipedia.org/wiki/Low-dropout_regulator" title="Low-dropout regulator">Low-dropout regulator</a></li>
<li><a href="https://en.wikipedia.org/wiki/Switching_regulator" title="Switching regulator" class="mw-redirect">Switching regulator</a></li>
<li><a href="https://en.wikipedia.org/wiki/Buck_converter" title="Buck converter">Buck</a></li>
<li><a href="https://en.wikipedia.org/wiki/Boost_converter" title="Boost converter">Boost</a></li>
<li><a href="https://en.wikipedia.org/wiki/Buck–boost_converter" title="Buck–boost converter">Buck-boost</a></li>
<li><a href="https://en.wikipedia.org/wiki/Split-pi_topology" title="Split-pi topology">Split-pi</a></li>
<li><a href="https://en.wikipedia.org/wiki/Ćuk_converter" title="Ćuk converter">Ćuk</a></li>
<li><a href="https://en.wikipedia.org/wiki/Single-ended_primary-inductor_converter" title="Single-ended primary-inductor converter">SEPIC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Charge_pump" title="Charge pump">Charge pump</a></li>
<li><a href="https://en.wikipedia.org/wiki/Switched_capacitor" title="Switched capacitor">Switched capacitor</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="https://en.wikipedia.org/wiki/Vacuum_tube" title="Vacuum tube">Vacuum tubes</a></th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Audion" title="Audion">Audion</a></li>
<li><a href="https://en.wikipedia.org/wiki/Beam_tetrode" title="Beam tetrode">Beam tetrode</a></li>
<li><a href="https://en.wikipedia.org/wiki/Hot_wire_barretter" title="Hot wire barretter">Barretter</a></li>
<li><a href="https://en.wikipedia.org/wiki/Compactron" title="Compactron">Compactron</a></li>
<li><a href="https://en.wikipedia.org/wiki/Vacuum_diode" title="Vacuum diode" class="mw-redirect">Diode</a></li>
<li><a href="https://en.wikipedia.org/wiki/Fleming_valve" title="Fleming valve">Fleming valve</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentagrid_converter" title="Pentagrid converter">Heptode</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentagrid_converter#Hexode" title="Pentagrid converter">Hexode</a></li>
<li><a href="https://en.wikipedia.org/wiki/Nonode" title="Nonode">Nonode</a></li>
<li><a href="https://en.wikipedia.org/wiki/Nuvistor" title="Nuvistor">Nuvistor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentagrid_converter#Octode" title="Pentagrid converter">Octode</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentagrid_converter" title="Pentagrid converter">Pentagrid</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pentode" title="Pentode">Pentode</a></li>
<li><a href="https://en.wikipedia.org/wiki/Photomultiplier" title="Photomultiplier">Photomultiplier</a></li>
<li><a href="https://en.wikipedia.org/wiki/Selectron_tube" title="Selectron tube">Selectron tube</a></li>
<li><a href="https://en.wikipedia.org/wiki/Tetrode" title="Tetrode">Tetrode</a></li>
<li><a href="https://en.wikipedia.org/wiki/Triode" title="Triode">Triode</a></li>
<li><a href="https://en.wikipedia.org/wiki/Williams_tube" title="Williams tube">Williams tube</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="https://en.wikipedia.org/wiki/Vacuum_tube" title="Vacuum tube">Vacuum tubes</a> (<a href="https://en.wikipedia.org/wiki/Microwave" title="Microwave">RF</a>)</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Backward-wave_oscillator" title="Backward-wave oscillator">Backward-wave oscillator</a> (BWO)</li>
<li><a href="https://en.wikipedia.org/wiki/Cavity_magnetron" title="Cavity magnetron">Cavity magnetron</a></li>
<li><a href="https://en.wikipedia.org/wiki/Crossed-field_amplifier" title="Crossed-field amplifier">Crossed-field amplifier</a> (CFA)</li>
<li><a href="https://en.wikipedia.org/wiki/Gyrotron" title="Gyrotron">Gyrotron</a></li>
<li><a href="https://en.wikipedia.org/wiki/Inductive_output_tube" title="Inductive output tube">Inductive output tube</a> (IOT)</li>
<li><a href="https://en.wikipedia.org/wiki/Klystron" title="Klystron">Klystron</a></li>
<li><a href="https://en.wikipedia.org/wiki/Maser" title="Maser">Maser</a></li>
<li><a href="https://en.wikipedia.org/wiki/Phototube" title="Phototube">Phototube</a></li>
<li><a href="https://en.wikipedia.org/wiki/Traveling-wave_tube" title="Traveling-wave tube">Traveling-wave tube</a> (TWT)</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="https://en.wikipedia.org/wiki/Cathode_ray_tube" title="Cathode ray tube">Cathode ray tubes</a></th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Beam_deflection_tube" title="Beam deflection tube">Beam deflection tube</a></li>
<li><a href="https://en.wikipedia.org/wiki/Charactron" title="Charactron">Charactron</a></li>
<li><a href="https://en.wikipedia.org/wiki/Iconoscope" title="Iconoscope">Iconoscope</a></li>
<li><a href="https://en.wikipedia.org/wiki/Magic_eye_tube" title="Magic eye tube">Magic eye tube</a></li>
<li><a href="https://en.wikipedia.org/wiki/Monoscope" title="Monoscope">Monoscope</a></li>
<li><a href="https://en.wikipedia.org/wiki/Storage_tube" title="Storage tube">Storage tube</a></li>
<li><a href="https://en.wikipedia.org/wiki/Video_camera_tube" title="Video camera tube">Video camera tube</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="https://en.wikipedia.org/wiki/Gas-filled_tube" title="Gas-filled tube">Gas-filled tubes</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Cold_cathode" title="Cold cathode">Cold cathode</a></li>
<li><a href="https://en.wikipedia.org/wiki/Crossatron" title="Crossatron">Crossatron</a></li>
<li><a href="https://en.wikipedia.org/wiki/Dekatron" title="Dekatron">Dekatron</a></li>
<li><a href="https://en.wikipedia.org/wiki/Geiger–Müller_tube" title="Geiger–Müller tube">Geiger–Müller tube</a></li>
<li><a href="https://en.wikipedia.org/wiki/Ignitron" title="Ignitron">Ignitron</a></li>
<li><a href="https://en.wikipedia.org/wiki/Krytron" title="Krytron">Krytron</a></li>
<li><a href="https://en.wikipedia.org/wiki/Mercury-arc_valve" title="Mercury-arc valve">Mercury-arc valve</a></li>
<li><a href="https://en.wikipedia.org/wiki/Neon_lamp" title="Neon lamp">Neon lamp</a></li>
<li><a href="https://en.wikipedia.org/wiki/Nixie_tube" title="Nixie tube">Nixie tube</a></li>
<li><a href="https://en.wikipedia.org/wiki/Thyratron" title="Thyratron">Thyratron</a></li>
<li><a href="https://en.wikipedia.org/wiki/Trigatron" title="Trigatron">Trigatron</a></li>
<li><a href="https://en.wikipedia.org/wiki/Voltage-regulator_tube" title="Voltage-regulator tube">Voltage-regulator tube</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Adjustable</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Potentiometer" title="Potentiometer">Potentiometer</a></li>
<li><a href="https://en.wikipedia.org/wiki/Variable_capacitor" title="Variable capacitor">Variable capacitor</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="https://en.wikipedia.org/wiki/Passivity_(engineering)" title="Passivity (engineering)">Passive</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li>Connector
<ul>
<li><a href="https://en.wikipedia.org/wiki/Audio_and_video_interfaces_and_connectors" title="Audio and video interfaces and connectors">Audio and video</a></li>
<li><a href="https://en.wikipedia.org/wiki/AC_power_plugs_and_sockets" title="AC power plugs and sockets">Electrical power</a></li>
<li><a href="https://en.wikipedia.org/wiki/RF_connector" title="RF connector">RF</a></li>
</ul>
</li>
<li><a href="https://en.wikipedia.org/wiki/Electrolytic_detector" title="Electrolytic detector">Electrolytic detector</a></li>
<li><a href="https://en.wikipedia.org/wiki/Ferrite_core" title="Ferrite core">Ferrite</a></li>
<li><a href="https://en.wikipedia.org/wiki/Fuse_(electrical)" title="Fuse (electrical)">Fuse</a>
<ul>
<li><a href="https://en.wikipedia.org/wiki/Resettable_fuse" title="Resettable fuse">resettable</a></li>
</ul>
</li>
<li><a href="https://en.wikipedia.org/wiki/Resistor" title="Resistor">Resistor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Thermistor" title="Thermistor">Thermistor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Transformer" title="Transformer">Transformer</a></li>
<li><a href="https://en.wikipedia.org/wiki/Varistor" title="Varistor">Varistor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Wollaston_wire" title="Wollaston wire">Wollaston wire</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="https://en.wikipedia.org/wiki/Electrical_reactance" title="Electrical reactance">Reactive</a></th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Capacitor" title="Capacitor">Capacitor</a> (<a href="https://en.wikipedia.org/wiki/Capacitor_types" title="Capacitor types">types</a>)</li>
<li><a href="https://en.wikipedia.org/wiki/Ceramic_resonator" title="Ceramic resonator">Ceramic resonator</a></li>
<li><a href="https://en.wikipedia.org/wiki/Crystal_oscillator" title="Crystal oscillator">Crystal oscillator</a></li>
<li><a href="https://en.wikipedia.org/wiki/Inductor" title="Inductor">Inductor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Relay" title="Relay">Relay Switches</a> (<a href="https://en.wikipedia.org/wiki/Reed_relay" title="Reed relay">Reed relay</a>, <a href="https://en.wikipedia.org/wiki/Mercury_switch" title="Mercury switch">Mercury switch</a>)</li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
</table>
<table class="navbox" style="border-spacing:0;wide">
<tr>
<td style="padding:2px">
<table class="nowraplinks collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit">
<tr>
<th scope="col" class="navbox-title" colspan="2">
<div class="plainlinks hlist navbar mini">
<ul>
<li class="nv-view"><a href="https://en.wikipedia.org/wiki/Template:Semiconductor_packages" title="Template:Semiconductor packages"><abbr title="View this template" style=";;background:none transparent;border:none;">v</abbr></a></li>
<li class="nv-talk"><a href="https://en.wikipedia.org/wiki/Template_talk:Semiconductor_packages" title="Template talk:Semiconductor packages"><abbr title="Discuss this template" style=";;background:none transparent;border:none;">t</abbr></a></li>
<li class="nv-edit"><a class="external text" href="http://en.wikipedia.org/w/index.php?title=Template:Semiconductor_packages&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;">e</abbr></a></li>
</ul>
</div>
<div style="font-size:114%"><a href="https://en.wikipedia.org/wiki/Semiconductor_package" title="Semiconductor package">Semiconductor packages</a></div>
</th>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="text-align:left;"><a href="https://en.wikipedia.org/wiki/Diode" title="Diode">Diode</a></th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/DO-204" title="DO-204">DO-204</a></li>
<li><a href="https://en.wikipedia.org/wiki/Metal_electrode_leadless_face" title="Metal electrode leadless face">DO-213 / MELF</a></li>
<li><a href="https://en.wikipedia.org/wiki/DO-214" title="DO-214">DO-214 / SMA / SMB / SMC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Small_Outline_Diode" title="Small Outline Diode">SOD</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="text-align:left;"><a href="https://en.wikipedia.org/wiki/Transistor" title="Transistor">Transistor</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Small-outline_transistor" title="Small-outline transistor">SOT / TSOT</a></li>
<li><a href="https://en.wikipedia.org/wiki/TO-3" title="TO-3">TO-3</a></li>
<li><a href="https://en.wikipedia.org/wiki/TO-5" title="TO-5">TO-5</a></li>
<li><a href="https://en.wikipedia.org/wiki/TO-18" title="TO-18">TO-18</a></li>
<li><a href="https://en.wikipedia.org/wiki/TO-66" title="TO-66">TO-66</a></li>
<li><a href="https://en.wikipedia.org/wiki/TO-92" title="TO-92">TO-92</a></li>
<li><a href="https://en.wikipedia.org/wiki/TO-126" title="TO-126">TO-126</a></li>
<li><a href="https://en.wikipedia.org/wiki/TO-220" title="TO-220">TO-220</a></li>
<li><a href="https://en.wikipedia.org/wiki/TO-263" title="TO-263">TO-263 / D2PAK</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="text-align:left;">Single row</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Single_in-line_package" title="Single in-line package" class="mw-redirect">SIP / SIL</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="text-align:left;">Dual row</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Quad_Flat_No-leads_package" title="Quad Flat No-leads package">DFN</a></li>
<li><a href="https://en.wikipedia.org/wiki/Dual_in-line_package" title="Dual in-line package">DIP / DIL</a></li>
<li><a href="https://en.wikipedia.org/wiki/Flatpack_(electronics)" title="Flatpack (electronics)">Flat Pack</a></li>
<li><a href="https://en.wikipedia.org/wiki/Small_Outline_Integrated_Circuit" title="Small Outline Integrated Circuit">SO / SOIC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Small_Outline_Integrated_Circuit#SOP" title="Small Outline Integrated Circuit">SOP / SSOP</a></li>
<li><a href="https://en.wikipedia.org/wiki/Thin_Small_Outline_Package" title="Thin Small Outline Package">TSOP / TSSOP</a></li>
<li><a href="https://en.wikipedia.org/wiki/Zig-zag_in-line_package" title="Zig-zag in-line package">ZIP</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="text-align:left;">Quad row</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li>LCC</li>
<li><a href="https://en.wikipedia.org/wiki/Plastic_leaded_chip_carrier" title="Plastic leaded chip carrier" class="mw-redirect">PLCC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Quad_Flat_No-leads_package" title="Quad Flat No-leads package">QFN</a></li>
<li><a href="https://en.wikipedia.org/wiki/Quad_Flat_Package" title="Quad Flat Package">QFP</a></li>
<li>QUIP / QUIL</li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="text-align:left;">Grid array</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Ball_grid_array" title="Ball grid array">BGA</a></li>
<li><a href="https://en.wikipedia.org/wiki/Embedded_Wafer_Level_Ball_Grid_Array" title="Embedded Wafer Level Ball Grid Array">eWLB</a></li>
<li><a href="https://en.wikipedia.org/wiki/Land_grid_array" title="Land grid array">LGA</a></li>
<li><a href="https://en.wikipedia.org/wiki/Pin_grid_array" title="Pin grid array">PGA</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="text-align:left;"><a href="https://en.wikipedia.org/wiki/Wafer_(electronics)" title="Wafer (electronics)">Wafer</a></th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li>COB</li>
<li>COF</li>
<li>COG</li>
<li><a href="https://en.wikipedia.org/wiki/Chip-scale_package" title="Chip-scale package">CSP</a></li>
<li><a href="https://en.wikipedia.org/wiki/Flip_chip" title="Flip chip">Flip Chip</a></li>
<li><a href="https://en.wikipedia.org/wiki/Package_on_package" title="Package on package">PoP</a></li>
<li><a href="https://en.wikipedia.org/wiki/Quilt_packaging" title="Quilt packaging">QP</a></li>
<li><a href="https://en.wikipedia.org/wiki/Universal_Integrated_Circuit_Card" title="Universal Integrated Circuit Card">UICC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Wafer-level_packaging" title="Wafer-level packaging">WL-CSP / WLP</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="text-align:left;">Related topics</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Electronic_packaging" title="Electronic packaging">Electronic packaging</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_integrated_circuit_package_dimensions" title="List of integrated circuit package dimensions">List of integrated circuit package dimensions</a></li>
<li><a href="https://en.wikipedia.org/wiki/Integrated_circuit_packaging" title="Integrated circuit packaging">Integrated circuit packaging</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_integrated_circuit_packaging_types" title="List of integrated circuit packaging types">List of integrated circuit packaging types</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<td class="navbox-abovebelow" colspan="2">
<div>Note: It's relatively common to find packages that contain other components than their designated ones, such as <a href="https://en.wikipedia.org/wiki/Voltage_regulator" title="Voltage regulator">voltage regulators</a> in transistor packages, etc.</div>
</td>
</tr>
</table>
</td>
</tr>
</table>
<table class="navbox" style="border-spacing:0">
<tr>
<td style="padding:2px">
<table class="nowraplinks collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit">
<tr>
<th scope="col" class="navbox-title" colspan="2">
<div class="plainlinks hlist navbar mini">
<ul>
<li class="nv-view"><a href="https://en.wikipedia.org/wiki/Template:Digital_electronics" title="Template:Digital electronics"><abbr title="View this template" style=";;background:none transparent;border:none;">v</abbr></a></li>
<li class="nv-talk"><a href="https://en.wikipedia.org/wiki/Template_talk:Digital_electronics" title="Template talk:Digital electronics"><abbr title="Discuss this template" style=";;background:none transparent;border:none;">t</abbr></a></li>
<li class="nv-edit"><a class="external text" href="http://en.wikipedia.org/w/index.php?title=Template:Digital_electronics&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;">e</abbr></a></li>
</ul>
</div>
<div style="font-size:114%"><a href="https://en.wikipedia.org/wiki/Digital_electronics" title="Digital electronics">Digital electronics</a></div>
</th>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Components</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Combinational_logic" title="Combinational logic">Combinational logic</a></li>
<li><a href="https://en.wikipedia.org/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuit</a> (IC)</li>
<li><a href="https://en.wikipedia.org/wiki/Logic_gate" title="Logic gate">Logic gate</a></li>
<li><a href="https://en.wikipedia.org/wiki/Sequential_logic" title="Sequential logic">Sequential logic</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Theory</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Digital_signal" title="Digital signal">Digital signal</a></li>
<li><a href="https://en.wikipedia.org/wiki/Boolean_algebra" title="Boolean algebra">Boolean algebra</a></li>
<li><a href="https://en.wikipedia.org/wiki/Logic_synthesis" title="Logic synthesis">Logic synthesis</a></li>
</ul>
<ul>
<li><a href="https://en.wikipedia.org/wiki/Logic_in_computer_science" title="Logic in computer science">Logic in computer science</a></li>
<li><a href="https://en.wikipedia.org/wiki/Computer_architecture" title="Computer architecture">Computer architecture</a></li>
<li><a href="https://en.wikipedia.org/wiki/Digital_signal_(signal_processing)" title="Digital signal (signal processing)">Digital signal (signal processing)</a></li>
<li><a href="https://en.wikipedia.org/wiki/Digital_signal_processing" title="Digital signal processing">Digital signal processing</a></li>
<li><a href="https://en.wikipedia.org/wiki/Circuit_minimization_for_Boolean_functions" title="Circuit minimization for Boolean functions">Circuit minimization</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Design</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Logic_synthesis" title="Logic synthesis">Logic synthesis</a></li>
<li><a href="https://en.wikipedia.org/wiki/Register-transfer_level" title="Register-transfer level">Register-transfer level</a></li>
<li><a href="https://en.wikipedia.org/wiki/Formal_equivalence_checking" title="Formal equivalence checking">Formal equivalence checking</a></li>
<li><a href="https://en.wikipedia.org/wiki/Synchronous_circuit" title="Synchronous circuit">Synchronous logic</a></li>
<li><a href="https://en.wikipedia.org/wiki/Asynchronous_circuit" title="Asynchronous circuit">Asynchronous logic</a></li>
<li><a href="https://en.wikipedia.org/wiki/Finite-state_machine" title="Finite-state machine">Finite-state machine</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Applications</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Computer_hardware" title="Computer hardware">Computer hardware</a></li>
<li><a href="https://en.wikipedia.org/wiki/Digital_audio" title="Digital audio">Digital audio</a></li>
<li><a href="https://en.wikipedia.org/wiki/Digital_photography" title="Digital photography">Digital photography</a></li>
<li><a href="https://en.wikipedia.org/wiki/Digital_video" title="Digital video">Digital video</a></li>
<li><a href="https://en.wikipedia.org/wiki/Electronic_literature" title="Electronic literature">Electronic literature</a></li>
<li><a href="https://en.wikipedia.org/wiki/Telecommunication" title="Telecommunication">Telecommunication</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Design issues</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Metastability_in_electronics" title="Metastability in electronics">Metastability</a></li>
<li><a href="https://en.wikipedia.org/wiki/Runt_pulse" title="Runt pulse">Runt pulse</a></li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
</table>
<table class="navbox" style="border-spacing:0">
<tr>
<td style="padding:2px">
<table class="nowraplinks collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit">
<tr>
<th scope="col" class="navbox-title" colspan="2">
<div class="plainlinks hlist navbar mini">
<ul>
<li class="nv-view"><a href="https://en.wikipedia.org/wiki/Template:Programmable_Logic" title="Template:Programmable Logic"><abbr title="View this template" style=";;background:none transparent;border:none;">v</abbr></a></li>
<li class="nv-talk"><a href="https://en.wikipedia.org/wiki/Template_talk:Programmable_Logic" title="Template talk:Programmable Logic"><abbr title="Discuss this template" style=";;background:none transparent;border:none;">t</abbr></a></li>
<li class="nv-edit"><a class="external text" href="http://en.wikipedia.org/w/index.php?title=Template:Programmable_Logic&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;">e</abbr></a></li>
</ul>
</div>
<div style="font-size:114%"><a href="https://en.wikipedia.org/wiki/Programmable_logic_device" title="Programmable logic device">Programmable logic</a></div>
</th>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Concepts</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a></li>
<li><a href="https://en.wikipedia.org/wiki/System_on_a_chip" title="System on a chip">SOC</a></li>
<li><strong class="selflink">FPGA</strong>
<ul>
<li><a href="https://en.wikipedia.org/wiki/Logic_block" title="Logic block">Logic block</a></li>
</ul>
</li>
<li><a href="https://en.wikipedia.org/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">CPLD</a></li>
<li><a href="https://en.wikipedia.org/wiki/Erasable_programmable_logic_device" title="Erasable programmable logic device">EPLD</a></li>
<li><a href="https://en.wikipedia.org/wiki/Programmable_logic_array" title="Programmable logic array">PLA</a></li>
<li><a href="https://en.wikipedia.org/wiki/Programmable_Array_Logic" title="Programmable Array Logic">PAL</a></li>
<li><a href="https://en.wikipedia.org/wiki/Generic_array_logic" title="Generic array logic">GAL</a></li>
<li><a href="https://en.wikipedia.org/wiki/Reconfigurable_computing" title="Reconfigurable computing">Reconfigurable computing</a>
<ul>
<li><a href="https://en.wikipedia.org/wiki/Xputer" title="Xputer">Xputer</a></li>
</ul>
</li>
<li><a href="https://en.wikipedia.org/wiki/Soft_microprocessor" title="Soft microprocessor">Soft microprocessor</a></li>
<li><a href="https://en.wikipedia.org/wiki/Circuit_underutilization" title="Circuit underutilization">Circuit underutilization</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="https://en.wikipedia.org/wiki/Hardware_description_language" title="Hardware description language">Languages</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Verilog" title="Verilog">Verilog</a>
<ul>
<li><a href="https://en.wikipedia.org/wiki/Verilog-A" title="Verilog-A">A</a></li>
<li><a href="https://en.wikipedia.org/wiki/Verilog-AMS" title="Verilog-AMS">AMS</a></li>
</ul>
</li>
<li><a href="https://en.wikipedia.org/wiki/VHDL" title="VHDL">VHDL</a>
<ul>
<li><a href="https://en.wikipedia.org/wiki/VHDL-AMS" title="VHDL-AMS">AMS</a></li>
<li><a href="https://en.wikipedia.org/wiki/VHDL-VITAL" title="VHDL-VITAL">VITAL</a></li>
</ul>
</li>
<li><a href="https://en.wikipedia.org/wiki/SystemVerilog" title="SystemVerilog">SystemVerilog</a>
<ul>
<li><a href="https://en.wikipedia.org/wiki/SystemVerilog_DPI" title="SystemVerilog DPI">DPI</a></li>
</ul>
</li>
<li><a href="https://en.wikipedia.org/wiki/SystemC" title="SystemC">SystemC</a></li>
<li><a href="https://en.wikipedia.org/wiki/Altera_Hardware_Description_Language" title="Altera Hardware Description Language">AHDL</a></li>
<li><a href="https://en.wikipedia.org/wiki/Handel-C" title="Handel-C">Handel-C</a></li>
<li><a href="https://en.wikipedia.org/wiki/Property_Specification_Language" title="Property Specification Language">PSL</a></li>
<li><a href="https://en.wikipedia.org/wiki/Unified_Power_Format" title="Unified Power Format">UPF</a></li>
<li><a href="https://en.wikipedia.org/wiki/PALASM" title="PALASM">PALASM</a></li>
<li><a href="https://en.wikipedia.org/wiki/Advanced_Boolean_Expression_Language" title="Advanced Boolean Expression Language">ABEL</a></li>
<li><a href="https://en.wikipedia.org/wiki/Programmable_Array_Logic#CUPL" title="Programmable Array Logic">CUPL</a></li>
<li><a href="https://en.wikipedia.org/wiki/OpenVera" title="OpenVera">OpenVera</a></li>
<li><a href="https://en.wikipedia.org/wiki/C_to_HDL" title="C to HDL">C to HDL</a></li>
<li><a href="https://en.wikipedia.org/wiki/Flow_to_HDL" title="Flow to HDL">Flow to HDL</a></li>
<li><a href="https://en.wikipedia.org/wiki/MyHDL" title="MyHDL">MyHDL</a></li>
<li><a href="https://en.wikipedia.org/wiki/JHDL" title="JHDL">JHDL</a></li>
<li><a href="https://en.wikipedia.org/wiki/ELLA_(programming_language)" title="ELLA (programming language)">ELLA</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Companies</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Accellera" title="Accellera">Accellera</a></li>
<li><a href="https://en.wikipedia.org/wiki/Actel" title="Actel">Actel</a></li>
<li><a href="https://en.wikipedia.org/wiki/Achronix" title="Achronix">Achronix</a></li>
<li><a href="https://en.wikipedia.org/wiki/Advanced_Micro_Devices" title="Advanced Micro Devices">AMD</a></li>
<li><a href="https://en.wikipedia.org/wiki/Aldec" title="Aldec">Aldec</a></li>
<li><a href="https://en.wikipedia.org/wiki/Altera" title="Altera">Altera</a></li>
<li><a href="https://en.wikipedia.org/wiki/Atmel" title="Atmel">Atmel</a></li>
<li><a href="https://en.wikipedia.org/wiki/Cadence_Design_Systems" title="Cadence Design Systems">Cadence</a></li>
<li><a href="https://en.wikipedia.org/wiki/Cypress_Semiconductor" title="Cypress Semiconductor">Cypress</a></li>
<li><a href="https://en.wikipedia.org/wiki/Duolog" title="Duolog">Duolog</a></li>
<li><a href="https://en.wikipedia.org/wiki/Forte_Design_Systems" title="Forte Design Systems">Forte</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel" title="Intel">Intel</a></li>
<li><a href="https://en.wikipedia.org/wiki/Lattice_Semiconductor" title="Lattice Semiconductor">Lattice</a></li>
<li><a href="https://en.wikipedia.org/wiki/National_Semiconductor" title="National Semiconductor">National</a></li>
<li><a href="https://en.wikipedia.org/wiki/Mentor_Graphics" title="Mentor Graphics">Mentor Graphics</a></li>
<li><a href="https://en.wikipedia.org/wiki/Microsemi" title="Microsemi">Microsemi</a></li>
<li><a href="https://en.wikipedia.org/wiki/Signetics" title="Signetics">Signetics</a></li>
<li><a href="https://en.wikipedia.org/wiki/Synopsys" title="Synopsys">Synopsys</a>
<ul>
<li><a href="https://en.wikipedia.org/wiki/Magma_Design_Automation" title="Magma Design Automation">Magma</a></li>
<li><a href="https://en.wikipedia.org/wiki/Virage_Logic" title="Virage Logic">Virage Logic</a></li>
</ul>
</li>
<li><a href="https://en.wikipedia.org/wiki/Texas_Instruments" title="Texas Instruments">Texas Instruments</a></li>
<li><a href="https://en.wikipedia.org/wiki/Tabula_(company)" title="Tabula (company)">Tabula</a></li>
<li><a href="https://en.wikipedia.org/wiki/Xilinx" title="Xilinx">Xilinx</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Products</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em"></div>
<table class="nowraplinks navbox-subgroup" style="border-spacing:0">
<tr>
<th scope="row" class="navbox-group" style="padding-left:0;padding-right:0;">
<div style="padding:0em 0.75em;">Hardware</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/ICE_(FPGA)" title="ICE (FPGA)">iCE</a></li>
<li><a href="https://en.wikipedia.org/wiki/Stratix" title="Stratix">Stratix</a></li>
<li><a href="https://en.wikipedia.org/wiki/Virtex_(FPGA)" title="Virtex (FPGA)">Virtex</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0;padding-right:0;">
<div style="padding:0em 0.75em;">Software</div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Altera_Quartus" title="Altera Quartus">Altera Quartus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Xilinx_ISE" title="Xilinx ISE">Xilinx ISE</a></li>
<li><a href="https://en.wikipedia.org/wiki/Xilinx_Vivado" title="Xilinx Vivado">Xilinx Vivado</a></li>
<li><a href="https://en.wikipedia.org/wiki/ModelSim" title="ModelSim">ModelSim</a></li>
<li><a href="https://en.wikipedia.org/wiki/Verilog-to-Routing" title="Verilog-to-Routing">VTR</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_HDL_simulators" title="List of HDL simulators">Simulators</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0;padding-right:0;">
<div style="padding:0em 0.75em;">IP</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em"></div>
<table class="nowraplinks navbox-subgroup" style="border-spacing:0">
<tr>
<th scope="row" class="navbox-group" style="padding-left:0;padding-right:0;">
<div style="padding:0em 0.75em;">Proprietary</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/ARC_(processor)" title="ARC (processor)">ARC</a></li>
<li><a href="https://en.wikipedia.org/wiki/LEON" title="LEON">LEON</a></li>
<li><a href="https://en.wikipedia.org/wiki/LatticeMico8" title="LatticeMico8">LatticeMico8</a></li>
<li><a href="https://en.wikipedia.org/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a></li>
<li><a href="https://en.wikipedia.org/wiki/PicoBlaze" title="PicoBlaze">PicoBlaze</a></li>
<li><a href="https://en.wikipedia.org/wiki/Nios_embedded_processor" title="Nios embedded processor">Nios</a></li>
<li><a href="https://en.wikipedia.org/wiki/Nios_II" title="Nios II">Nios II</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0;padding-right:0;">
<div style="padding:0em 0.75em;">Open-source</div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/LatticeMico32" title="LatticeMico32">LatticeMico32</a></li>
<li><a href="https://en.wikipedia.org/wiki/OpenCores" title="OpenCores">OpenCores</a></li>
<li><a href="https://en.wikipedia.org/wiki/OpenRISC" title="OpenRISC">OpenRISC</a>
<ul>
<li><a href="https://en.wikipedia.org/wiki/OpenRISC_1200" title="OpenRISC 1200">1200</a></li>
</ul>
</li>
<li><a href="https://en.wikipedia.org/wiki/RISC-V" title="RISC-V">RISC-V</a></li>
<li><a href="https://en.wikipedia.org/wiki/Java_Optimized_Processor" title="Java Optimized Processor">JOP</a></li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
</table>
</td>
</tr>
</table>
</td>
</tr>
</table>
<table class="navbox" style="border-spacing:0">
<tr>
<td style="padding:2px">
<table class="nowraplinks hlist navbox-inner" style="border-spacing:0;background:transparent;color:inherit">
<tr>
<th scope="row" class="navbox-group"><a href="https://en.wikipedia.org/wiki/Help:Authority_control" title="Help:Authority control">Authority control</a></th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Library_of_Congress_Control_Number" title="Library of Congress Control Number">LCCN</a>: <span class="uid"><a rel="nofollow" class="external text" href="http://id.loc.gov/authorities/subjects/sh93009062">sh93009062</a></span></li>
<li><a href="https://en.wikipedia.org/wiki/Integrated_Authority_File" title="Integrated Authority File">GND</a>: <span class="uid"><a rel="nofollow" class="external text" href="http://d-nb.info/gnd/4347749-5">4347749-5</a></span></li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
</table>


<!-- 
NewPP limit report
Parsed by mw1164
Cached time: 20160512155228
Cache expiry: 2592000
Dynamic content: false
CPU time usage: 0.838 seconds
Real time usage: 1.192 seconds
Preprocessor visited node count: 4079/1000000
Preprocessor generated node count: 0/1500000
Post‐expand include size: 124185/2097152 bytes
Template argument size: 5591/2097152 bytes
Highest expansion depth: 12/40
Expensive parser function count: 8/500
Lua time usage: 0.364/10.000 seconds
Lua memory usage: 5.15 MB/50 MB
Number of Wikibase entities loaded: 1-->

<!-- 
Transclusion expansion time report (%,ms,calls,template)
100.00%  951.560      1 - -total
 39.44%  375.283      1 - Template:Reflist
 17.14%  163.098     19 - Template:Cite_web
 14.97%  142.419      5 - Template:Fix
 13.52%  128.667      6 - Template:Navbox
  9.65%   91.850      1 - Template:Cite_proceedings
  9.37%   89.192      6 - Template:Delink
  8.37%   79.604      1 - Template:Failed_verification
  6.35%   60.379      8 - Template:Category_handler
  5.76%   54.764      1 - Template:Programmable_Logic
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:10969-0!*!0!!en!4!* and timestamp 20160512155227 and revision id 717443634
 -->
<noscript><img src="http://en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;oldid=717443634">https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;oldid=717443634</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="https://en.wikipedia.org/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="https://en.wikipedia.org/wiki/Category:Gate_arrays" title="Category:Gate arrays">Gate arrays</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Integrated_circuits" title="Category:Integrated circuits">Integrated circuits</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Semiconductor_devices" title="Category:Semiconductor devices">Semiconductor devices</a></li><li><a href="https://en.wikipedia.org/wiki/Category:FPGA_device" title="Category:FPGA device">FPGA device</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="https://en.wikipedia.org/wiki/Category:All_articles_with_failed_verification" title="Category:All articles with failed verification">All articles with failed verification</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Articles_with_failed_verification_from_March_2015" title="Category:Articles with failed verification from March 2015">Articles with failed verification from March 2015</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Vague_or_ambiguous_time_from_June_2014" title="Category:Vague or ambiguous time from June 2014">Vague or ambiguous time from June 2014</a></li><li><a href="https://en.wikipedia.org/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Articles_with_unsourced_statements_from_May_2015" title="Category:Articles with unsourced statements from May 2015">Articles with unsourced statements from May 2015</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Wikipedia_articles_needing_clarification_from_January_2013" title="Category:Wikipedia articles needing clarification from January 2013">Wikipedia articles needing clarification from January 2013</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Articles_with_specifically_marked_weasel-worded_phrases_from_July_2015" title="Category:Articles with specifically marked weasel-worded phrases from July 2015">Articles with specifically marked weasel-worded phrases from July 2015</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Vague_or_ambiguous_time_from_April_2014" title="Category:Vague or ambiguous time from April 2014">Vague or ambiguous time from April 2014</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Articles_with_excessive_see_also_sections_from_June_2013" title="Category:Articles with excessive see also sections from June 2013">Articles with excessive see also sections from June 2013</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Wikipedia_articles_with_LCCN_identifiers" title="Category:Wikipedia articles with LCCN identifiers">Wikipedia articles with LCCN identifiers</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Wikipedia_articles_with_GND_identifiers" title="Category:Wikipedia articles with GND identifiers">Wikipedia articles with GND identifiers</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>

			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-anonuserpage">Not logged in</li><li id="pt-anontalk"><a href="https://en.wikipedia.org/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n">Talk</a></li><li id="pt-anoncontribs"><a href="https://en.wikipedia.org/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y">Contributions</a></li><li id="pt-createaccount"><a href="https://en.wikipedia.org/w/index.php?title=Special:UserLogin&amp;returnto=Field-programmable+gate+array&amp;type=signup" title="You are encouraged to create an account and log in; however, it is not mandatory">Create account</a></li><li id="pt-login"><a href="https://en.wikipedia.org/w/index.php?title=Special:UserLogin&amp;returnto=Field-programmable+gate+array" title="You're encouraged to log in; however, it's not mandatory. [o]" accesskey="o">Log in</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
															<li  id="ca-nstab-main" class="selected"><span><a href="https://en.wikipedia.org/wiki/Field-programmable_gate_array"  title="View the content page [c]" accesskey="c">Article</a></span></li>
															<li  id="ca-talk"><span><a href="https://en.wikipedia.org/wiki/Talk:Field-programmable_gate_array"  title="Discussion about the content page [t]" accesskey="t" rel="discussion">Talk</a></span></li>
													</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<h3 id="p-variants-label">
							<span>Variants</span><a href="#"></a>
						</h3>

						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
															<li id="ca-view" class="selected"><span><a href="https://en.wikipedia.org/wiki/Field-programmable_gate_array" >Read</a></span></li>
															<li id="ca-edit"><span><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=edit"  title="Edit this page [e]" accesskey="e">Edit</a></span></li>
															<li id="ca-history" class="collapsible"><span><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=history"  title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>
													</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<h3 id="p-cactions-label"><span>More</span><a href="#"></a></h3>

						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>

						<form action="https://en.wikipedia.org/w/index.php" id="searchform">
							<div id="simpleSearch">
							<input type="search" name="search" placeholder="Search" title="Search Wikipedia [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search Wikipedia for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="https://en.wikipedia.org/wiki/Main_Page"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id='p-navigation' aria-labelledby='p-navigation-label'>
			<h3 id='p-navigation-label'>Navigation</h3>

			<div class="body">
									<ul>
						<li id="n-mainpage-description"><a href="https://en.wikipedia.org/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li><li id="n-contents"><a href="https://en.wikipedia.org/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li><li id="n-featuredcontent"><a href="https://en.wikipedia.org/wiki/Portal:Featured_content" title="Featured content – the best of Wikipedia">Featured content</a></li><li id="n-currentevents"><a href="https://en.wikipedia.org/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li><li id="n-randompage"><a href="https://en.wikipedia.org/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li><li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li><li id="n-shoplink"><a href="http://shop.wikimedia.org/" title="Visit the Wikipedia store">Wikipedia store</a></li>					</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-interaction' aria-labelledby='p-interaction-label'>
			<h3 id='p-interaction-label'>Interaction</h3>

			<div class="body">
									<ul>
						<li id="n-help"><a href="https://en.wikipedia.org/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li><li id="n-aboutsite"><a href="https://en.wikipedia.org/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li><li id="n-portal"><a href="https://en.wikipedia.org/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li><li id="n-recentchanges"><a href="https://en.wikipedia.org/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-contactpage"><a href="http://en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact page</a></li>					</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-tb' aria-labelledby='p-tb-label'>
			<h3 id='p-tb-label'>Tools</h3>

			<div class="body">
									<ul>
						<li id="t-whatlinkshere"><a href="https://en.wikipedia.org/wiki/Special:WhatLinksHere/Field-programmable_gate_array" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="https://en.wikipedia.org/wiki/Special:RecentChangesLinked/Field-programmable_gate_array" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-upload"><a href="https://en.wikipedia.org/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li><li id="t-specialpages"><a href="https://en.wikipedia.org/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-permalink"><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;oldid=717443634" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;action=info" title="More information about this page">Page information</a></li><li id="t-wikibase"><a href="https://www.wikidata.org/wiki/Q190411" title="Link to connected data repository item [g]" accesskey="g">Wikidata item</a></li><li id="t-cite"><a href="https://en.wikipedia.org/w/index.php?title=Special:CiteThisPage&amp;page=Field-programmable_gate_array&amp;id=717443634" title="Information on how to cite this page">Cite this page</a></li>					</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-coll-print_export' aria-labelledby='p-coll-print_export-label'>
			<h3 id='p-coll-print_export-label'>Print/export</h3>

			<div class="body">
									<ul>
						<li id="coll-create_a_book"><a href="https://en.wikipedia.org/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=Field-programmable+gate+array">Create a book</a></li><li id="coll-download-as-rdf2latex"><a href="https://en.wikipedia.org/w/index.php?title=Special:Book&amp;bookcmd=render_article&amp;arttitle=Field-programmable+gate+array&amp;returnto=Field-programmable+gate+array&amp;oldid=717443634&amp;writer=rdf2latex">Download as PDF</a></li><li id="t-print"><a href="https://en.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li>					</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-wikibase-otherprojects' aria-labelledby='p-wikibase-otherprojects-label'>
			<h3 id='p-wikibase-otherprojects-label'>In other projects</h3>

			<div class="body">
									<ul>
						<li class="wb-otherproject-link wb-otherproject-commons"><a href="https://commons.wikimedia.org/wiki/Category:Field_Programmable_Gate_Array" hreflang="en">Wikimedia Commons</a></li>					</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-lang' aria-labelledby='p-lang-label'>
			<h3 id='p-lang-label'>Languages</h3>

			<div class="body">
									<ul>
						<li class="interlanguage-link interwiki-ar"><a href="http://ar.wikipedia.org/wiki/مصفوفة_البوابات_المنطقية_القابلة_للبرمجة" title="مصفوفة البوابات المنطقية القابلة للبرمجة – Arabic" lang="ar" hreflang="ar">العربية</a></li><li class="interlanguage-link interwiki-bn"><a href="http://bn.wikipedia.org/wiki/ফিল্ড-প্রোগ্রামেবল_গেইট_অ্যারে" title="ফিল্ড-প্রোগ্রামেবল গেইট অ্যারে – Bengali" lang="bn" hreflang="bn">বাংলা</a></li><li class="interlanguage-link interwiki-bg"><a href="http://bg.wikipedia.org/wiki/FPGA" title="FPGA – Bulgarian" lang="bg" hreflang="bg">Български</a></li><li class="interlanguage-link interwiki-bar"><a href="http://bar.wikipedia.org/wiki/Field_Programmable_Gate_Array" title="Field Programmable Gate Array – Bavarian" lang="bar" hreflang="bar">Boarisch</a></li><li class="interlanguage-link interwiki-ca"><a href="http://ca.wikipedia.org/wiki/FPGA" title="FPGA – Catalan" lang="ca" hreflang="ca">Català</a></li><li class="interlanguage-link interwiki-cs"><a href="http://cs.wikipedia.org/wiki/Programovatelné_hradlové_pole" title="Programovatelné hradlové pole – Czech" lang="cs" hreflang="cs">Čeština</a></li><li class="interlanguage-link interwiki-da"><a href="http://da.wikipedia.org/wiki/Field-Programmable_Gate_Array" title="Field-Programmable Gate Array – Danish" lang="da" hreflang="da">Dansk</a></li><li class="interlanguage-link interwiki-de"><a href="http://de.wikipedia.org/wiki/Field_Programmable_Gate_Array" title="Field Programmable Gate Array – German" lang="de" hreflang="de">Deutsch</a></li><li class="interlanguage-link interwiki-et"><a href="http://et.wikipedia.org/wiki/FPGA" title="FPGA – Estonian" lang="et" hreflang="et">Eesti</a></li><li class="interlanguage-link interwiki-el"><a href="http://el.wikipedia.org/wiki/FPGA" title="FPGA – Greek" lang="el" hreflang="el">Ελληνικά</a></li><li class="interlanguage-link interwiki-es"><a href="http://es.wikipedia.org/wiki/Field_Programmable_Gate_Array" title="Field Programmable Gate Array – Spanish" lang="es" hreflang="es">Español</a></li><li class="interlanguage-link interwiki-eo"><a href="http://eo.wikipedia.org/wiki/Agordebla_Matrico_de_Logikaj_Elementoj" title="Agordebla Matrico de Logikaj Elementoj – Esperanto" lang="eo" hreflang="eo">Esperanto</a></li><li class="interlanguage-link interwiki-fa"><a href="http://fa.wikipedia.org/wiki/مدار_مجتمع_دیجیتال_برنامه‌پذیر" title="مدار مجتمع دیجیتال برنامه‌پذیر – Persian" lang="fa" hreflang="fa">فارسی</a></li><li class="interlanguage-link interwiki-fr"><a href="http://fr.wikipedia.org/wiki/Circuit_logique_programmable#FPGA" title="Circuit logique programmable – French" lang="fr" hreflang="fr">Français</a></li><li class="interlanguage-link interwiki-ko"><a href="http://ko.wikipedia.org/wiki/FPGA" title="FPGA – Korean" lang="ko" hreflang="ko">한국어</a></li><li class="interlanguage-link interwiki-hi"><a href="http://hi.wikipedia.org/wiki/एफपीजीए" title="एफपीजीए – Hindi" lang="hi" hreflang="hi">हिन्दी</a></li><li class="interlanguage-link interwiki-id"><a href="http://id.wikipedia.org/wiki/FPGA" title="FPGA – Indonesian" lang="id" hreflang="id">Bahasa Indonesia</a></li><li class="interlanguage-link interwiki-it"><a href="http://it.wikipedia.org/wiki/Field_Programmable_Gate_Array" title="Field Programmable Gate Array – Italian" lang="it" hreflang="it">Italiano</a></li><li class="interlanguage-link interwiki-he"><a href="http://he.wikipedia.org/wiki/FPGA" title="FPGA – Hebrew" lang="he" hreflang="he">עברית</a></li><li class="interlanguage-link interwiki-hu"><a href="http://hu.wikipedia.org/wiki/Field-programmable_gate_array" title="Field-programmable gate array – Hungarian" lang="hu" hreflang="hu">Magyar</a></li><li class="interlanguage-link interwiki-mk"><a href="http://mk.wikipedia.org/wiki/FPGA" title="FPGA – Macedonian" lang="mk" hreflang="mk">Македонски</a></li><li class="interlanguage-link interwiki-nl"><a href="http://nl.wikipedia.org/wiki/Field-programmable_gate_array" title="Field-programmable gate array – Dutch" lang="nl" hreflang="nl">Nederlands</a></li><li class="interlanguage-link interwiki-ja"><a href="http://ja.wikipedia.org/wiki/FPGA" title="FPGA – Japanese" lang="ja" hreflang="ja">日本語</a></li><li class="interlanguage-link interwiki-no"><a href="http://no.wikipedia.org/wiki/FPGA" title="FPGA – Norwegian" lang="no" hreflang="no">Norsk bokmål</a></li><li class="interlanguage-link interwiki-nn"><a href="http://nn.wikipedia.org/wiki/FPGA" title="FPGA – Norwegian Nynorsk" lang="nn" hreflang="nn">Norsk nynorsk</a></li><li class="interlanguage-link interwiki-pl"><a href="http://pl.wikipedia.org/wiki/Field-programmable_gate_array" title="Field-programmable gate array – Polish" lang="pl" hreflang="pl">Polski</a></li><li class="interlanguage-link interwiki-pt"><a href="http://pt.wikipedia.org/wiki/Field-programmable_gate_array" title="Field-programmable gate array – Portuguese" lang="pt" hreflang="pt">Português</a></li><li class="interlanguage-link interwiki-ro"><a href="http://ro.wikipedia.org/wiki/FPGA" title="FPGA – Romanian" lang="ro" hreflang="ro">Română</a></li><li class="interlanguage-link interwiki-ru"><a href="http://ru.wikipedia.org/wiki/Программируемая_пользователем_вентильная_матрица" title="Программируемая пользователем вентильная матрица – Russian" lang="ru" hreflang="ru">Русский</a></li><li class="interlanguage-link interwiki-simple"><a href="http://simple.wikipedia.org/wiki/Field-programmable_gate_array" title="Field-programmable gate array – Simple English" lang="simple" hreflang="simple">Simple English</a></li><li class="interlanguage-link interwiki-sk"><a href="http://sk.wikipedia.org/wiki/Field_programmable_gate_array" title="Field programmable gate array – Slovak" lang="sk" hreflang="sk">Slovenčina</a></li><li class="interlanguage-link interwiki-sr"><a href="http://sr.wikipedia.org/wiki/FPGA" title="FPGA – Serbian" lang="sr" hreflang="sr">Српски / srpski</a></li><li class="interlanguage-link interwiki-fi"><a href="http://fi.wikipedia.org/wiki/FPGA" title="FPGA – Finnish" lang="fi" hreflang="fi">Suomi</a></li><li class="interlanguage-link interwiki-sv"><a href="http://sv.wikipedia.org/wiki/Field-programmable_gate_array" title="Field-programmable gate array – Swedish" lang="sv" hreflang="sv">Svenska</a></li><li class="interlanguage-link interwiki-th"><a href="http://th.wikipedia.org/wiki/เอฟพีจีเอ" title="เอฟพีจีเอ – Thai" lang="th" hreflang="th">ไทย</a></li><li class="interlanguage-link interwiki-tr"><a href="http://tr.wikipedia.org/wiki/FPGA" title="FPGA – Turkish" lang="tr" hreflang="tr">Türkçe</a></li><li class="interlanguage-link interwiki-uk"><a href="http://uk.wikipedia.org/wiki/FPGA" title="FPGA – Ukrainian" lang="uk" hreflang="uk">Українська</a></li><li class="interlanguage-link interwiki-vi"><a href="http://vi.wikipedia.org/wiki/Field-programmable_gate_array" title="Field-programmable gate array – Vietnamese" lang="vi" hreflang="vi">Tiếng Việt</a></li><li class="interlanguage-link interwiki-zh"><a href="http://zh.wikipedia.org/wiki/现场可编程逻辑门阵列" title="现场可编程逻辑门阵列 – Chinese" lang="zh" hreflang="zh">中文</a></li><li class="uls-p-lang-dummy"><a href="#"></a></li>					</ul>
				<div class='after-portlet after-portlet-lang'><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Q190411#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>			</div>
		</div>
				</div>
		</div>
		<div id="footer" role="contentinfo">
							<ul id="footer-info">
											<li id="footer-info-lastmod"> This page was last modified on 27 April 2016, at 18:58.</li>
											<li id="footer-info-copyright">Text is available under the <a rel="license" href="http://en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="http://wikimediafoundation.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="http://wikimediafoundation.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="http://www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
									</ul>
							<ul id="footer-places">
											<li id="footer-places-privacy"><a href="http://wikimediafoundation.org/wiki/Privacy_policy" title="wmf:Privacy policy">Privacy policy</a></li>
											<li id="footer-places-about"><a href="https://en.wikipedia.org/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
											<li id="footer-places-disclaimer"><a href="https://en.wikipedia.org/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
											<li id="footer-places-contact"><a href="http://en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
											<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
											<li id="footer-places-cookiestatement"><a href="http://wikimediafoundation.org/wiki/Cookie_statement">Cookie statement</a></li>
											<li id="footer-places-mobileview"><a href="http://en.m.wikipedia.org/w/index.php?title=Field-programmable_gate_array&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
									</ul>
										<ul id="footer-icons" class="noprint">
											<li id="footer-copyrightico">
							<a href="https://wikimediafoundation.org/"><img src="https://en.wikipedia.org/static/images/wikimedia-button.png" srcset="/static/images/wikimedia-button-1.5x.png 1.5x, /static/images/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation"/></a>						</li>
											<li id="footer-poweredbyico">
							<a href="http://www.mediawiki.org/"><img src="https://en.wikipedia.org/w/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/w/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /w/resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>						</li>
									</ul>
						<div style="clear:both"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.loader.state({"ext.globalCssJs.site":"ready","ext.globalCssJs.user":"ready","user":"ready","user.groups":"ready"});mw.loader.load(["ext.cite.a11y","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.eventLogging.subscriber","ext.gadget.teahouse","ext.gadget.ReferenceTooltips","ext.gadget.DRN-wizard","ext.gadget.charinsert","ext.gadget.refToolbar","ext.gadget.switcher","ext.gadget.featured-articles-links","mmv.bootstrap.autostart","ext.visualEditor.targetLoader","ext.wikimediaEvents","ext.navigationTiming","schema.UniversalLanguageSelector","ext.uls.eventlogger","ext.uls.interlanguage"]);});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":85,"wgHostname":"mw1180"});});</script>
	</body>

<!-- Mirrored from en.wikipedia.org/wiki/Field-programmable_gate_array by HTTrack Website Copier/3.x [XR&CO'2014], Fri, 13 May 2016 12:16:26 GMT -->
</html>
