
rak_lora_test2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000046b0  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000194  080047f0  080047f0  000057f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004984  08004984  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004984  08004984  00005984  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800498c  0800498c  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800498c  0800498c  0000598c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004990  08004990  00005990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004994  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000029c  2000005c  080049f0  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f8  080049f0  000062f8  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ee22  00000000  00000000  00006086  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023d7  00000000  00000000  00014ea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001030  00000000  00000000  00017280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c45  00000000  00000000  000182b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000192b7  00000000  00000000  00018ef5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eec0  00000000  00000000  000321ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009fc2a  00000000  00000000  0004106c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e0c96  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004824  00000000  00000000  000e0cdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000e5500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	2000005c 	.word	0x2000005c
 800015c:	00000000 	.word	0x00000000
 8000160:	080047d8 	.word	0x080047d8

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000060 	.word	0x20000060
 800017c:	080047d8 	.word	0x080047d8

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b988 	b.w	8000548 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	468e      	mov	lr, r1
 8000258:	4604      	mov	r4, r0
 800025a:	4688      	mov	r8, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14a      	bne.n	80002f6 <__udivmoddi4+0xa6>
 8000260:	428a      	cmp	r2, r1
 8000262:	4617      	mov	r7, r2
 8000264:	d962      	bls.n	800032c <__udivmoddi4+0xdc>
 8000266:	fab2 f682 	clz	r6, r2
 800026a:	b14e      	cbz	r6, 8000280 <__udivmoddi4+0x30>
 800026c:	f1c6 0320 	rsb	r3, r6, #32
 8000270:	fa01 f806 	lsl.w	r8, r1, r6
 8000274:	fa20 f303 	lsr.w	r3, r0, r3
 8000278:	40b7      	lsls	r7, r6
 800027a:	ea43 0808 	orr.w	r8, r3, r8
 800027e:	40b4      	lsls	r4, r6
 8000280:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000284:	fa1f fc87 	uxth.w	ip, r7
 8000288:	fbb8 f1fe 	udiv	r1, r8, lr
 800028c:	0c23      	lsrs	r3, r4, #16
 800028e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000292:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000296:	fb01 f20c 	mul.w	r2, r1, ip
 800029a:	429a      	cmp	r2, r3
 800029c:	d909      	bls.n	80002b2 <__udivmoddi4+0x62>
 800029e:	18fb      	adds	r3, r7, r3
 80002a0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002a4:	f080 80ea 	bcs.w	800047c <__udivmoddi4+0x22c>
 80002a8:	429a      	cmp	r2, r3
 80002aa:	f240 80e7 	bls.w	800047c <__udivmoddi4+0x22c>
 80002ae:	3902      	subs	r1, #2
 80002b0:	443b      	add	r3, r7
 80002b2:	1a9a      	subs	r2, r3, r2
 80002b4:	b2a3      	uxth	r3, r4
 80002b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80002be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002c2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c6:	459c      	cmp	ip, r3
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0x8e>
 80002ca:	18fb      	adds	r3, r7, r3
 80002cc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002d0:	f080 80d6 	bcs.w	8000480 <__udivmoddi4+0x230>
 80002d4:	459c      	cmp	ip, r3
 80002d6:	f240 80d3 	bls.w	8000480 <__udivmoddi4+0x230>
 80002da:	443b      	add	r3, r7
 80002dc:	3802      	subs	r0, #2
 80002de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e2:	eba3 030c 	sub.w	r3, r3, ip
 80002e6:	2100      	movs	r1, #0
 80002e8:	b11d      	cbz	r5, 80002f2 <__udivmoddi4+0xa2>
 80002ea:	40f3      	lsrs	r3, r6
 80002ec:	2200      	movs	r2, #0
 80002ee:	e9c5 3200 	strd	r3, r2, [r5]
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d905      	bls.n	8000306 <__udivmoddi4+0xb6>
 80002fa:	b10d      	cbz	r5, 8000300 <__udivmoddi4+0xb0>
 80002fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000300:	2100      	movs	r1, #0
 8000302:	4608      	mov	r0, r1
 8000304:	e7f5      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000306:	fab3 f183 	clz	r1, r3
 800030a:	2900      	cmp	r1, #0
 800030c:	d146      	bne.n	800039c <__udivmoddi4+0x14c>
 800030e:	4573      	cmp	r3, lr
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xc8>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 8105 	bhi.w	8000522 <__udivmoddi4+0x2d2>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb6e 0203 	sbc.w	r2, lr, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4690      	mov	r8, r2
 8000322:	2d00      	cmp	r5, #0
 8000324:	d0e5      	beq.n	80002f2 <__udivmoddi4+0xa2>
 8000326:	e9c5 4800 	strd	r4, r8, [r5]
 800032a:	e7e2      	b.n	80002f2 <__udivmoddi4+0xa2>
 800032c:	2a00      	cmp	r2, #0
 800032e:	f000 8090 	beq.w	8000452 <__udivmoddi4+0x202>
 8000332:	fab2 f682 	clz	r6, r2
 8000336:	2e00      	cmp	r6, #0
 8000338:	f040 80a4 	bne.w	8000484 <__udivmoddi4+0x234>
 800033c:	1a8a      	subs	r2, r1, r2
 800033e:	0c03      	lsrs	r3, r0, #16
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	b280      	uxth	r0, r0
 8000346:	b2bc      	uxth	r4, r7
 8000348:	2101      	movs	r1, #1
 800034a:	fbb2 fcfe 	udiv	ip, r2, lr
 800034e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000352:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000356:	fb04 f20c 	mul.w	r2, r4, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d907      	bls.n	800036e <__udivmoddi4+0x11e>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000364:	d202      	bcs.n	800036c <__udivmoddi4+0x11c>
 8000366:	429a      	cmp	r2, r3
 8000368:	f200 80e0 	bhi.w	800052c <__udivmoddi4+0x2dc>
 800036c:	46c4      	mov	ip, r8
 800036e:	1a9b      	subs	r3, r3, r2
 8000370:	fbb3 f2fe 	udiv	r2, r3, lr
 8000374:	fb0e 3312 	mls	r3, lr, r2, r3
 8000378:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800037c:	fb02 f404 	mul.w	r4, r2, r4
 8000380:	429c      	cmp	r4, r3
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x144>
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	f102 30ff 	add.w	r0, r2, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x142>
 800038c:	429c      	cmp	r4, r3
 800038e:	f200 80ca 	bhi.w	8000526 <__udivmoddi4+0x2d6>
 8000392:	4602      	mov	r2, r0
 8000394:	1b1b      	subs	r3, r3, r4
 8000396:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0x98>
 800039c:	f1c1 0620 	rsb	r6, r1, #32
 80003a0:	408b      	lsls	r3, r1
 80003a2:	fa22 f706 	lsr.w	r7, r2, r6
 80003a6:	431f      	orrs	r7, r3
 80003a8:	fa0e f401 	lsl.w	r4, lr, r1
 80003ac:	fa20 f306 	lsr.w	r3, r0, r6
 80003b0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b8:	4323      	orrs	r3, r4
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	fa1f fc87 	uxth.w	ip, r7
 80003c2:	fbbe f0f9 	udiv	r0, lr, r9
 80003c6:	0c1c      	lsrs	r4, r3, #16
 80003c8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003cc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003d0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1a0>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 3aff 	add.w	sl, r0, #4294967295
 80003e2:	f080 809c 	bcs.w	800051e <__udivmoddi4+0x2ce>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f240 8099 	bls.w	800051e <__udivmoddi4+0x2ce>
 80003ec:	3802      	subs	r0, #2
 80003ee:	443c      	add	r4, r7
 80003f0:	eba4 040e 	sub.w	r4, r4, lr
 80003f4:	fa1f fe83 	uxth.w	lr, r3
 80003f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000400:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000404:	fb03 fc0c 	mul.w	ip, r3, ip
 8000408:	45a4      	cmp	ip, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x1ce>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000412:	f080 8082 	bcs.w	800051a <__udivmoddi4+0x2ca>
 8000416:	45a4      	cmp	ip, r4
 8000418:	d97f      	bls.n	800051a <__udivmoddi4+0x2ca>
 800041a:	3b02      	subs	r3, #2
 800041c:	443c      	add	r4, r7
 800041e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	fba0 ec02 	umull	lr, ip, r0, r2
 800042a:	4564      	cmp	r4, ip
 800042c:	4673      	mov	r3, lr
 800042e:	46e1      	mov	r9, ip
 8000430:	d362      	bcc.n	80004f8 <__udivmoddi4+0x2a8>
 8000432:	d05f      	beq.n	80004f4 <__udivmoddi4+0x2a4>
 8000434:	b15d      	cbz	r5, 800044e <__udivmoddi4+0x1fe>
 8000436:	ebb8 0203 	subs.w	r2, r8, r3
 800043a:	eb64 0409 	sbc.w	r4, r4, r9
 800043e:	fa04 f606 	lsl.w	r6, r4, r6
 8000442:	fa22 f301 	lsr.w	r3, r2, r1
 8000446:	431e      	orrs	r6, r3
 8000448:	40cc      	lsrs	r4, r1
 800044a:	e9c5 6400 	strd	r6, r4, [r5]
 800044e:	2100      	movs	r1, #0
 8000450:	e74f      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000452:	fbb1 fcf2 	udiv	ip, r1, r2
 8000456:	0c01      	lsrs	r1, r0, #16
 8000458:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800045c:	b280      	uxth	r0, r0
 800045e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000462:	463b      	mov	r3, r7
 8000464:	4638      	mov	r0, r7
 8000466:	463c      	mov	r4, r7
 8000468:	46b8      	mov	r8, r7
 800046a:	46be      	mov	lr, r7
 800046c:	2620      	movs	r6, #32
 800046e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000472:	eba2 0208 	sub.w	r2, r2, r8
 8000476:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800047a:	e766      	b.n	800034a <__udivmoddi4+0xfa>
 800047c:	4601      	mov	r1, r0
 800047e:	e718      	b.n	80002b2 <__udivmoddi4+0x62>
 8000480:	4610      	mov	r0, r2
 8000482:	e72c      	b.n	80002de <__udivmoddi4+0x8e>
 8000484:	f1c6 0220 	rsb	r2, r6, #32
 8000488:	fa2e f302 	lsr.w	r3, lr, r2
 800048c:	40b7      	lsls	r7, r6
 800048e:	40b1      	lsls	r1, r6
 8000490:	fa20 f202 	lsr.w	r2, r0, r2
 8000494:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000498:	430a      	orrs	r2, r1
 800049a:	fbb3 f8fe 	udiv	r8, r3, lr
 800049e:	b2bc      	uxth	r4, r7
 80004a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004a4:	0c11      	lsrs	r1, r2, #16
 80004a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004aa:	fb08 f904 	mul.w	r9, r8, r4
 80004ae:	40b0      	lsls	r0, r6
 80004b0:	4589      	cmp	r9, r1
 80004b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004b6:	b280      	uxth	r0, r0
 80004b8:	d93e      	bls.n	8000538 <__udivmoddi4+0x2e8>
 80004ba:	1879      	adds	r1, r7, r1
 80004bc:	f108 3cff 	add.w	ip, r8, #4294967295
 80004c0:	d201      	bcs.n	80004c6 <__udivmoddi4+0x276>
 80004c2:	4589      	cmp	r9, r1
 80004c4:	d81f      	bhi.n	8000506 <__udivmoddi4+0x2b6>
 80004c6:	eba1 0109 	sub.w	r1, r1, r9
 80004ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ce:	fb09 f804 	mul.w	r8, r9, r4
 80004d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004d6:	b292      	uxth	r2, r2
 80004d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004dc:	4542      	cmp	r2, r8
 80004de:	d229      	bcs.n	8000534 <__udivmoddi4+0x2e4>
 80004e0:	18ba      	adds	r2, r7, r2
 80004e2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004e6:	d2c4      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d2c2      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004ec:	f1a9 0102 	sub.w	r1, r9, #2
 80004f0:	443a      	add	r2, r7
 80004f2:	e7be      	b.n	8000472 <__udivmoddi4+0x222>
 80004f4:	45f0      	cmp	r8, lr
 80004f6:	d29d      	bcs.n	8000434 <__udivmoddi4+0x1e4>
 80004f8:	ebbe 0302 	subs.w	r3, lr, r2
 80004fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000500:	3801      	subs	r0, #1
 8000502:	46e1      	mov	r9, ip
 8000504:	e796      	b.n	8000434 <__udivmoddi4+0x1e4>
 8000506:	eba7 0909 	sub.w	r9, r7, r9
 800050a:	4449      	add	r1, r9
 800050c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000510:	fbb1 f9fe 	udiv	r9, r1, lr
 8000514:	fb09 f804 	mul.w	r8, r9, r4
 8000518:	e7db      	b.n	80004d2 <__udivmoddi4+0x282>
 800051a:	4673      	mov	r3, lr
 800051c:	e77f      	b.n	800041e <__udivmoddi4+0x1ce>
 800051e:	4650      	mov	r0, sl
 8000520:	e766      	b.n	80003f0 <__udivmoddi4+0x1a0>
 8000522:	4608      	mov	r0, r1
 8000524:	e6fd      	b.n	8000322 <__udivmoddi4+0xd2>
 8000526:	443b      	add	r3, r7
 8000528:	3a02      	subs	r2, #2
 800052a:	e733      	b.n	8000394 <__udivmoddi4+0x144>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	443b      	add	r3, r7
 8000532:	e71c      	b.n	800036e <__udivmoddi4+0x11e>
 8000534:	4649      	mov	r1, r9
 8000536:	e79c      	b.n	8000472 <__udivmoddi4+0x222>
 8000538:	eba1 0109 	sub.w	r1, r1, r9
 800053c:	46c4      	mov	ip, r8
 800053e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000542:	fb09 f804 	mul.w	r8, r9, r4
 8000546:	e7c4      	b.n	80004d2 <__udivmoddi4+0x282>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800054c:	b480      	push	{r7}
 800054e:	b085      	sub	sp, #20
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000554:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000558:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800055a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	4313      	orrs	r3, r2
 8000562:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000564:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000568:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	4013      	ands	r3, r2
 800056e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000570:	68fb      	ldr	r3, [r7, #12]
}
 8000572:	bf00      	nop
 8000574:	3714      	adds	r7, #20
 8000576:	46bd      	mov	sp, r7
 8000578:	bc80      	pop	{r7}
 800057a:	4770      	bx	lr

0800057c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b08c      	sub	sp, #48	@ 0x30
 8000580:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000582:	f000 fbff 	bl	8000d84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000586:	f000 f9bf 	bl	8000908 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058a:	f000 fa6d 	bl	8000a68 <MX_GPIO_Init>
  MX_SUBGHZ_Init();
 800058e:	f000 fa0d 	bl	80009ac <MX_SUBGHZ_Init>
  MX_USART1_UART_Init();
 8000592:	f000 fa1d 	bl	80009d0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

    sprintf(uart_buff, "\n\r\n\rReciever:\n\r");
 8000596:	49b0      	ldr	r1, [pc, #704]	@ (8000858 <main+0x2dc>)
 8000598:	48b0      	ldr	r0, [pc, #704]	@ (800085c <main+0x2e0>)
 800059a:	f003 fc7d 	bl	8003e98 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t *)uart_buff, sizeof(uart_buff), 100);
 800059e:	2364      	movs	r3, #100	@ 0x64
 80005a0:	2241      	movs	r2, #65	@ 0x41
 80005a2:	49ae      	ldr	r1, [pc, #696]	@ (800085c <main+0x2e0>)
 80005a4:	48ae      	ldr	r0, [pc, #696]	@ (8000860 <main+0x2e4>)
 80005a6:	f002 febe 	bl	8003326 <HAL_UART_Transmit>
    reset_uart_buff();
 80005aa:	f000 fa87 	bl	8000abc <reset_uart_buff>

    // 1. Set Buffer Address
    RadioParam[0] = 0x00U; // Tx base address
 80005ae:	4bad      	ldr	r3, [pc, #692]	@ (8000864 <main+0x2e8>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	701a      	strb	r2, [r3, #0]
    RadioParam[1] = 0x00U; // Rx base address
 80005b4:	4bab      	ldr	r3, [pc, #684]	@ (8000864 <main+0x2e8>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	705a      	strb	r2, [r3, #1]

    if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_BUFFERBASEADDRESS, RadioParam, 2) != HAL_OK)
 80005ba:	2302      	movs	r3, #2
 80005bc:	4aa9      	ldr	r2, [pc, #676]	@ (8000864 <main+0x2e8>)
 80005be:	218f      	movs	r1, #143	@ 0x8f
 80005c0:	48a9      	ldr	r0, [pc, #676]	@ (8000868 <main+0x2ec>)
 80005c2:	f002 fb2a 	bl	8002c1a <HAL_SUBGHZ_ExecSetCmd>
 80005c6:	4603      	mov	r3, r0
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d001      	beq.n	80005d0 <main+0x54>
    {
  	  Error_Handler();
 80005cc:	f000 fa90 	bl	8000af0 <Error_Handler>
    }

    // 2. Set Packet Type
    RadioParam[0] = 0x01U; //LoRa packet type
 80005d0:	4ba4      	ldr	r3, [pc, #656]	@ (8000864 <main+0x2e8>)
 80005d2:	2201      	movs	r2, #1
 80005d4:	701a      	strb	r2, [r3, #0]

    if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_PACKETTYPE, RadioParam, 1) != HAL_OK)
 80005d6:	2301      	movs	r3, #1
 80005d8:	4aa2      	ldr	r2, [pc, #648]	@ (8000864 <main+0x2e8>)
 80005da:	218a      	movs	r1, #138	@ 0x8a
 80005dc:	48a2      	ldr	r0, [pc, #648]	@ (8000868 <main+0x2ec>)
 80005de:	f002 fb1c 	bl	8002c1a <HAL_SUBGHZ_ExecSetCmd>
 80005e2:	4603      	mov	r3, r0
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d001      	beq.n	80005ec <main+0x70>
    {
  	  Error_Handler();
 80005e8:	f000 fa82 	bl	8000af0 <Error_Handler>
    }


    // 3. Set Frame Format
    RadioParam[0] = 0x00U; // PbLength MSB - 12-symbol-long preamble sequence
 80005ec:	4b9d      	ldr	r3, [pc, #628]	@ (8000864 <main+0x2e8>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	701a      	strb	r2, [r3, #0]
    RadioParam[1] = 0x0CU; // PbLength LSB - 12-symbol-long preamble sequence
 80005f2:	4b9c      	ldr	r3, [pc, #624]	@ (8000864 <main+0x2e8>)
 80005f4:	220c      	movs	r2, #12
 80005f6:	705a      	strb	r2, [r3, #1]
    RadioParam[2] = 0x00U; // explicit header type
 80005f8:	4b9a      	ldr	r3, [pc, #616]	@ (8000864 <main+0x2e8>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	709a      	strb	r2, [r3, #2]
    RadioParam[3] = 0x40U; // 64 bit packet length.
 80005fe:	4b99      	ldr	r3, [pc, #612]	@ (8000864 <main+0x2e8>)
 8000600:	2240      	movs	r2, #64	@ 0x40
 8000602:	70da      	strb	r2, [r3, #3]
    RadioParam[4] = 0x01U; // CRC enabled
 8000604:	4b97      	ldr	r3, [pc, #604]	@ (8000864 <main+0x2e8>)
 8000606:	2201      	movs	r2, #1
 8000608:	711a      	strb	r2, [r3, #4]
    RadioParam[5] = 0x00U; // standard IQ setup
 800060a:	4b96      	ldr	r3, [pc, #600]	@ (8000864 <main+0x2e8>)
 800060c:	2200      	movs	r2, #0
 800060e:	715a      	strb	r2, [r3, #5]

    if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_PACKETPARAMS, RadioParam, 6) != HAL_OK)
 8000610:	2306      	movs	r3, #6
 8000612:	4a94      	ldr	r2, [pc, #592]	@ (8000864 <main+0x2e8>)
 8000614:	218c      	movs	r1, #140	@ 0x8c
 8000616:	4894      	ldr	r0, [pc, #592]	@ (8000868 <main+0x2ec>)
 8000618:	f002 faff 	bl	8002c1a <HAL_SUBGHZ_ExecSetCmd>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d001      	beq.n	8000626 <main+0xaa>
    {
  	  Error_Handler();
 8000622:	f000 fa65 	bl	8000af0 <Error_Handler>
    }


    // 4. Define synchronisation word
    RadioParam[0] = 0x14U; // LoRa private network
 8000626:	4b8f      	ldr	r3, [pc, #572]	@ (8000864 <main+0x2e8>)
 8000628:	2214      	movs	r2, #20
 800062a:	701a      	strb	r2, [r3, #0]


    if (HAL_SUBGHZ_WriteRegisters(&hsubghz, (uint16_t) 0x740, RadioParam, 2) != HAL_OK)
 800062c:	2302      	movs	r3, #2
 800062e:	4a8d      	ldr	r2, [pc, #564]	@ (8000864 <main+0x2e8>)
 8000630:	f44f 61e8 	mov.w	r1, #1856	@ 0x740
 8000634:	488c      	ldr	r0, [pc, #560]	@ (8000868 <main+0x2ec>)
 8000636:	f002 fa91 	bl	8002b5c <HAL_SUBGHZ_WriteRegisters>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d001      	beq.n	8000644 <main+0xc8>
    {
  	  Error_Handler();
 8000640:	f000 fa56 	bl	8000af0 <Error_Handler>
    }

    RadioParam[0] = 0x24U; // LoRa private network
 8000644:	4b87      	ldr	r3, [pc, #540]	@ (8000864 <main+0x2e8>)
 8000646:	2224      	movs	r2, #36	@ 0x24
 8000648:	701a      	strb	r2, [r3, #0]
    if (HAL_SUBGHZ_WriteRegisters(&hsubghz, (uint16_t) 0x741, RadioParam, 2) != HAL_OK)
 800064a:	2302      	movs	r3, #2
 800064c:	4a85      	ldr	r2, [pc, #532]	@ (8000864 <main+0x2e8>)
 800064e:	f240 7141 	movw	r1, #1857	@ 0x741
 8000652:	4885      	ldr	r0, [pc, #532]	@ (8000868 <main+0x2ec>)
 8000654:	f002 fa82 	bl	8002b5c <HAL_SUBGHZ_WriteRegisters>
 8000658:	4603      	mov	r3, r0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d001      	beq.n	8000662 <main+0xe6>
	{
	  Error_Handler();
 800065e:	f000 fa47 	bl	8000af0 <Error_Handler>
	}


    // 5. Define RF Frequency
    RadioParam[0] = 0x00U; //RF frequency - 868000000Hz
 8000662:	4b80      	ldr	r3, [pc, #512]	@ (8000864 <main+0x2e8>)
 8000664:	2200      	movs	r2, #0
 8000666:	701a      	strb	r2, [r3, #0]
    RadioParam[1] = 0xA1U; //RF frequency - 868000000Hz
 8000668:	4b7e      	ldr	r3, [pc, #504]	@ (8000864 <main+0x2e8>)
 800066a:	22a1      	movs	r2, #161	@ 0xa1
 800066c:	705a      	strb	r2, [r3, #1]
    RadioParam[2] = 0xBCU; //RF frequency - 868000000Hz
 800066e:	4b7d      	ldr	r3, [pc, #500]	@ (8000864 <main+0x2e8>)
 8000670:	22bc      	movs	r2, #188	@ 0xbc
 8000672:	709a      	strb	r2, [r3, #2]
    RadioParam[3] = 0x33U; //RF frequency - 868000000Hz
 8000674:	4b7b      	ldr	r3, [pc, #492]	@ (8000864 <main+0x2e8>)
 8000676:	2233      	movs	r2, #51	@ 0x33
 8000678:	70da      	strb	r2, [r3, #3]

    if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_RFFREQUENCY, RadioParam, 4) != HAL_OK)
 800067a:	2304      	movs	r3, #4
 800067c:	4a79      	ldr	r2, [pc, #484]	@ (8000864 <main+0x2e8>)
 800067e:	2186      	movs	r1, #134	@ 0x86
 8000680:	4879      	ldr	r0, [pc, #484]	@ (8000868 <main+0x2ec>)
 8000682:	f002 faca 	bl	8002c1a <HAL_SUBGHZ_ExecSetCmd>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d001      	beq.n	8000690 <main+0x114>
    {
  	  Error_Handler();
 800068c:	f000 fa30 	bl	8000af0 <Error_Handler>
    }


    // 6. Set Modulation parameter
    RadioParam[0] = 0x07U; // SF (Spreading factor) - 7 (default)
 8000690:	4b74      	ldr	r3, [pc, #464]	@ (8000864 <main+0x2e8>)
 8000692:	2207      	movs	r2, #7
 8000694:	701a      	strb	r2, [r3, #0]
    RadioParam[1] = 0x04U; // BW (Bandwidth) - 20.83kHz  125kHz
 8000696:	4b73      	ldr	r3, [pc, #460]	@ (8000864 <main+0x2e8>)
 8000698:	2204      	movs	r2, #4
 800069a:	705a      	strb	r2, [r3, #1]
    RadioParam[2] = 0x01U; // CR (Forward error correction coding rate) - 4/5
 800069c:	4b71      	ldr	r3, [pc, #452]	@ (8000864 <main+0x2e8>)
 800069e:	2201      	movs	r2, #1
 80006a0:	709a      	strb	r2, [r3, #2]
    RadioParam[3] = 0x00U; // LDRO (Low data rate optimization) - off
 80006a2:	4b70      	ldr	r3, [pc, #448]	@ (8000864 <main+0x2e8>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	70da      	strb	r2, [r3, #3]

    if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_MODULATIONPARAMS, RadioParam, 4) != HAL_OK)
 80006a8:	2304      	movs	r3, #4
 80006aa:	4a6e      	ldr	r2, [pc, #440]	@ (8000864 <main+0x2e8>)
 80006ac:	218b      	movs	r1, #139	@ 0x8b
 80006ae:	486e      	ldr	r0, [pc, #440]	@ (8000868 <main+0x2ec>)
 80006b0:	f002 fab3 	bl	8002c1a <HAL_SUBGHZ_ExecSetCmd>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <main+0x142>
    {
  	  Error_Handler();
 80006ba:	f000 fa19 	bl	8000af0 <Error_Handler>
    }


    // 10. Configure interrupts
    RadioParam[0] = 0x01U; // IRQ Mask MSB - Timeout interrupt
 80006be:	4b69      	ldr	r3, [pc, #420]	@ (8000864 <main+0x2e8>)
 80006c0:	2201      	movs	r2, #1
 80006c2:	701a      	strb	r2, [r3, #0]
    RadioParam[1] = 0x02U; // IRQ Mask LSB - Rx done interrupt
 80006c4:	4b67      	ldr	r3, [pc, #412]	@ (8000864 <main+0x2e8>)
 80006c6:	2202      	movs	r2, #2
 80006c8:	705a      	strb	r2, [r3, #1]
    RadioParam[2] = 0x00U; // IRQ1 Line Mask MSB
 80006ca:	4b66      	ldr	r3, [pc, #408]	@ (8000864 <main+0x2e8>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	709a      	strb	r2, [r3, #2]
    RadioParam[3] = 0x03U; // IRQ1 Line Mask LSB - Rx done interrupt on IRQ line 1
 80006d0:	4b64      	ldr	r3, [pc, #400]	@ (8000864 <main+0x2e8>)
 80006d2:	2203      	movs	r2, #3
 80006d4:	70da      	strb	r2, [r3, #3]
    RadioParam[4] = 0x01U; // IRQ2 Line Mask MSB - Timeout interrupt on IRQ line 2
 80006d6:	4b63      	ldr	r3, [pc, #396]	@ (8000864 <main+0x2e8>)
 80006d8:	2201      	movs	r2, #1
 80006da:	711a      	strb	r2, [r3, #4]
    RadioParam[5] = 0x00U; // IRQ2 Line Mask LSB
 80006dc:	4b61      	ldr	r3, [pc, #388]	@ (8000864 <main+0x2e8>)
 80006de:	2200      	movs	r2, #0
 80006e0:	715a      	strb	r2, [r3, #5]
    RadioParam[6] = 0x00U; // IRQ3 Line Mask MSB
 80006e2:	4b60      	ldr	r3, [pc, #384]	@ (8000864 <main+0x2e8>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	719a      	strb	r2, [r3, #6]
    RadioParam[7] = 0x00U; // IRQ3 Line Mask LSB
 80006e8:	4b5e      	ldr	r3, [pc, #376]	@ (8000864 <main+0x2e8>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	71da      	strb	r2, [r3, #7]

    if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_CFG_DIOIRQ, RadioParam, 8) != HAL_OK)
 80006ee:	2308      	movs	r3, #8
 80006f0:	4a5c      	ldr	r2, [pc, #368]	@ (8000864 <main+0x2e8>)
 80006f2:	2108      	movs	r1, #8
 80006f4:	485c      	ldr	r0, [pc, #368]	@ (8000868 <main+0x2ec>)
 80006f6:	f002 fa90 	bl	8002c1a <HAL_SUBGHZ_ExecSetCmd>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d001      	beq.n	8000704 <main+0x188>
    {
  	  Error_Handler();
 8000700:	f000 f9f6 	bl	8000af0 <Error_Handler>
    }


    // 10.1 Readout interrupts
    if (HAL_SUBGHZ_ExecGetCmd(&hsubghz, RADIO_GET_IRQSTATUS, interrupts, 3) != HAL_OK)
 8000704:	2303      	movs	r3, #3
 8000706:	4a59      	ldr	r2, [pc, #356]	@ (800086c <main+0x2f0>)
 8000708:	2112      	movs	r1, #18
 800070a:	4857      	ldr	r0, [pc, #348]	@ (8000868 <main+0x2ec>)
 800070c:	f002 fae4 	bl	8002cd8 <HAL_SUBGHZ_ExecGetCmd>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <main+0x19e>
    {
  	  Error_Handler();
 8000716:	f000 f9eb 	bl	8000af0 <Error_Handler>
    }

    sprintf(uart_buff, "Interrupts after set:  %i %i %i \n\r", interrupts[0], interrupts[1], interrupts[2]);
 800071a:	4b54      	ldr	r3, [pc, #336]	@ (800086c <main+0x2f0>)
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	461a      	mov	r2, r3
 8000720:	4b52      	ldr	r3, [pc, #328]	@ (800086c <main+0x2f0>)
 8000722:	785b      	ldrb	r3, [r3, #1]
 8000724:	4619      	mov	r1, r3
 8000726:	4b51      	ldr	r3, [pc, #324]	@ (800086c <main+0x2f0>)
 8000728:	789b      	ldrb	r3, [r3, #2]
 800072a:	9300      	str	r3, [sp, #0]
 800072c:	460b      	mov	r3, r1
 800072e:	4950      	ldr	r1, [pc, #320]	@ (8000870 <main+0x2f4>)
 8000730:	484a      	ldr	r0, [pc, #296]	@ (800085c <main+0x2e0>)
 8000732:	f003 fbb1 	bl	8003e98 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t *)uart_buff, sizeof(uart_buff), 100);
 8000736:	2364      	movs	r3, #100	@ 0x64
 8000738:	2241      	movs	r2, #65	@ 0x41
 800073a:	4948      	ldr	r1, [pc, #288]	@ (800085c <main+0x2e0>)
 800073c:	4848      	ldr	r0, [pc, #288]	@ (8000860 <main+0x2e4>)
 800073e:	f002 fdf2 	bl	8003326 <HAL_UART_Transmit>
    reset_uart_buff();
 8000742:	f000 f9bb 	bl	8000abc <reset_uart_buff>
    //RadioParam[0] = 0x0EU;
    //RadioParam[1] = 0xA6U;
    //RadioParam[2] = 0x00U;

    // Timeout disabled
    RadioParam[0] = 0x00U;
 8000746:	4b47      	ldr	r3, [pc, #284]	@ (8000864 <main+0x2e8>)
 8000748:	2200      	movs	r2, #0
 800074a:	701a      	strb	r2, [r3, #0]
    RadioParam[1] = 0x00U;
 800074c:	4b45      	ldr	r3, [pc, #276]	@ (8000864 <main+0x2e8>)
 800074e:	2200      	movs	r2, #0
 8000750:	705a      	strb	r2, [r3, #1]
    RadioParam[2] = 0x00U;
 8000752:	4b44      	ldr	r3, [pc, #272]	@ (8000864 <main+0x2e8>)
 8000754:	2200      	movs	r2, #0
 8000756:	709a      	strb	r2, [r3, #2]

    if (HAL_SUBGHZ_ExecSetCmd(&hsubghz, RADIO_SET_RX, RadioParam, 3) != HAL_OK)
 8000758:	2303      	movs	r3, #3
 800075a:	4a42      	ldr	r2, [pc, #264]	@ (8000864 <main+0x2e8>)
 800075c:	2182      	movs	r1, #130	@ 0x82
 800075e:	4842      	ldr	r0, [pc, #264]	@ (8000868 <main+0x2ec>)
 8000760:	f002 fa5b 	bl	8002c1a <HAL_SUBGHZ_ExecSetCmd>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <main+0x1f2>
    {
  	  Error_Handler();
 800076a:	f000 f9c1 	bl	8000af0 <Error_Handler>
    }


    HAL_Delay(1000);
 800076e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000772:	f000 fb7d 	bl	8000e70 <HAL_Delay>


    // 9. Read Payload
    if (HAL_SUBGHZ_ReadBuffer(&hsubghz, 0, payload, 64) != HAL_OK)
 8000776:	2340      	movs	r3, #64	@ 0x40
 8000778:	4a3e      	ldr	r2, [pc, #248]	@ (8000874 <main+0x2f8>)
 800077a:	2100      	movs	r1, #0
 800077c:	483a      	ldr	r0, [pc, #232]	@ (8000868 <main+0x2ec>)
 800077e:	f002 faff 	bl	8002d80 <HAL_SUBGHZ_ReadBuffer>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <main+0x210>
    {
  	  Error_Handler();
 8000788:	f000 f9b2 	bl	8000af0 <Error_Handler>
    }


    // Write Payload to UART
    sprintf(uart_buff, "Payload: %s \n\r", payload);
 800078c:	4a39      	ldr	r2, [pc, #228]	@ (8000874 <main+0x2f8>)
 800078e:	493a      	ldr	r1, [pc, #232]	@ (8000878 <main+0x2fc>)
 8000790:	4832      	ldr	r0, [pc, #200]	@ (800085c <main+0x2e0>)
 8000792:	f003 fb81 	bl	8003e98 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t *)uart_buff, sizeof(uart_buff), 100);
 8000796:	2364      	movs	r3, #100	@ 0x64
 8000798:	2241      	movs	r2, #65	@ 0x41
 800079a:	4930      	ldr	r1, [pc, #192]	@ (800085c <main+0x2e0>)
 800079c:	4830      	ldr	r0, [pc, #192]	@ (8000860 <main+0x2e4>)
 800079e:	f002 fdc2 	bl	8003326 <HAL_UART_Transmit>
    reset_uart_buff();
 80007a2:	f000 f98b 	bl	8000abc <reset_uart_buff>


    //check interrupts
    uint8_t bits[24] = {0};
 80007a6:	1d3b      	adds	r3, r7, #4
 80007a8:	2200      	movs	r2, #0
 80007aa:	601a      	str	r2, [r3, #0]
 80007ac:	605a      	str	r2, [r3, #4]
 80007ae:	609a      	str	r2, [r3, #8]
 80007b0:	60da      	str	r2, [r3, #12]
 80007b2:	611a      	str	r2, [r3, #16]
 80007b4:	615a      	str	r2, [r3, #20]



    // print Table header for debugging
    sprintf(uart_buff, "\n\rReciever interrupts in bits:\n\r");
 80007b6:	4931      	ldr	r1, [pc, #196]	@ (800087c <main+0x300>)
 80007b8:	4828      	ldr	r0, [pc, #160]	@ (800085c <main+0x2e0>)
 80007ba:	f003 fb6d 	bl	8003e98 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t *)uart_buff, sizeof(uart_buff), 100);
 80007be:	2364      	movs	r3, #100	@ 0x64
 80007c0:	2241      	movs	r2, #65	@ 0x41
 80007c2:	4926      	ldr	r1, [pc, #152]	@ (800085c <main+0x2e0>)
 80007c4:	4826      	ldr	r0, [pc, #152]	@ (8000860 <main+0x2e4>)
 80007c6:	f002 fdae 	bl	8003326 <HAL_UART_Transmit>
    reset_uart_buff();
 80007ca:	f000 f977 	bl	8000abc <reset_uart_buff>

    for (int i = 0; i < 24; i++)
 80007ce:	2300      	movs	r3, #0
 80007d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80007d2:	e00f      	b.n	80007f4 <main+0x278>
    {
  	  sprintf(uart_buff, "%i |", i);
 80007d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80007d6:	492a      	ldr	r1, [pc, #168]	@ (8000880 <main+0x304>)
 80007d8:	4820      	ldr	r0, [pc, #128]	@ (800085c <main+0x2e0>)
 80007da:	f003 fb5d 	bl	8003e98 <siprintf>
  	  HAL_UART_Transmit(&huart1, (uint8_t *)uart_buff, sizeof(uart_buff), 100);
 80007de:	2364      	movs	r3, #100	@ 0x64
 80007e0:	2241      	movs	r2, #65	@ 0x41
 80007e2:	491e      	ldr	r1, [pc, #120]	@ (800085c <main+0x2e0>)
 80007e4:	481e      	ldr	r0, [pc, #120]	@ (8000860 <main+0x2e4>)
 80007e6:	f002 fd9e 	bl	8003326 <HAL_UART_Transmit>
  	  reset_uart_buff();
 80007ea:	f000 f967 	bl	8000abc <reset_uart_buff>
    for (int i = 0; i < 24; i++)
 80007ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007f0:	3301      	adds	r3, #1
 80007f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80007f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007f6:	2b17      	cmp	r3, #23
 80007f8:	ddec      	ble.n	80007d4 <main+0x258>
    }

    sprintf(uart_buff, "\n\r");
 80007fa:	4922      	ldr	r1, [pc, #136]	@ (8000884 <main+0x308>)
 80007fc:	4817      	ldr	r0, [pc, #92]	@ (800085c <main+0x2e0>)
 80007fe:	f003 fb4b 	bl	8003e98 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t *)uart_buff, sizeof(uart_buff), 100);
 8000802:	2364      	movs	r3, #100	@ 0x64
 8000804:	2241      	movs	r2, #65	@ 0x41
 8000806:	4915      	ldr	r1, [pc, #84]	@ (800085c <main+0x2e0>)
 8000808:	4815      	ldr	r0, [pc, #84]	@ (8000860 <main+0x2e4>)
 800080a:	f002 fd8c 	bl	8003326 <HAL_UART_Transmit>
    reset_uart_buff();
 800080e:	f000 f955 	bl	8000abc <reset_uart_buff>


    //readout interrupts and print it into the table
    do
    {
  	  if (HAL_SUBGHZ_ExecGetCmd(&hsubghz, RADIO_GET_IRQSTATUS, interrupts, 3) != HAL_OK)
 8000812:	2303      	movs	r3, #3
 8000814:	4a15      	ldr	r2, [pc, #84]	@ (800086c <main+0x2f0>)
 8000816:	2112      	movs	r1, #18
 8000818:	4813      	ldr	r0, [pc, #76]	@ (8000868 <main+0x2ec>)
 800081a:	f002 fa5d 	bl	8002cd8 <HAL_SUBGHZ_ExecGetCmd>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <main+0x2ac>
  	  {
  		  Error_Handler();
 8000824:	f000 f964 	bl	8000af0 <Error_Handler>
  	  }

  	  for (int i = 0; i < 3; i++) {
 8000828:	2300      	movs	r3, #0
 800082a:	623b      	str	r3, [r7, #32]
 800082c:	e00d      	b.n	800084a <main+0x2ce>
  		  uint8_to_bits(interrupts[i], &bits[i * 8]);
 800082e:	4a0f      	ldr	r2, [pc, #60]	@ (800086c <main+0x2f0>)
 8000830:	6a3b      	ldr	r3, [r7, #32]
 8000832:	4413      	add	r3, r2
 8000834:	7818      	ldrb	r0, [r3, #0]
 8000836:	6a3b      	ldr	r3, [r7, #32]
 8000838:	00db      	lsls	r3, r3, #3
 800083a:	1d3a      	adds	r2, r7, #4
 800083c:	4413      	add	r3, r2
 800083e:	4619      	mov	r1, r3
 8000840:	f000 f919 	bl	8000a76 <uint8_to_bits>
  	  for (int i = 0; i < 3; i++) {
 8000844:	6a3b      	ldr	r3, [r7, #32]
 8000846:	3301      	adds	r3, #1
 8000848:	623b      	str	r3, [r7, #32]
 800084a:	6a3b      	ldr	r3, [r7, #32]
 800084c:	2b02      	cmp	r3, #2
 800084e:	ddee      	ble.n	800082e <main+0x2b2>
  	  }

  	  for (int i = 0; i < 24; i++)
 8000850:	2300      	movs	r3, #0
 8000852:	61fb      	str	r3, [r7, #28]
 8000854:	e039      	b.n	80008ca <main+0x34e>
 8000856:	bf00      	nop
 8000858:	080047f0 	.word	0x080047f0
 800085c:	20000164 	.word	0x20000164
 8000860:	20000084 	.word	0x20000084
 8000864:	20000118 	.word	0x20000118
 8000868:	20000078 	.word	0x20000078
 800086c:	20000120 	.word	0x20000120
 8000870:	08004800 	.word	0x08004800
 8000874:	20000124 	.word	0x20000124
 8000878:	08004824 	.word	0x08004824
 800087c:	08004834 	.word	0x08004834
 8000880:	08004858 	.word	0x08004858
 8000884:	08004860 	.word	0x08004860
  	  {
  		  if(i < 10)
 8000888:	69fb      	ldr	r3, [r7, #28]
 800088a:	2b09      	cmp	r3, #9
 800088c:	dc09      	bgt.n	80008a2 <main+0x326>
  		  {
  			  sprintf(uart_buff, "%i |", bits[i]);
 800088e:	1d3a      	adds	r2, r7, #4
 8000890:	69fb      	ldr	r3, [r7, #28]
 8000892:	4413      	add	r3, r2
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	461a      	mov	r2, r3
 8000898:	4916      	ldr	r1, [pc, #88]	@ (80008f4 <main+0x378>)
 800089a:	4817      	ldr	r0, [pc, #92]	@ (80008f8 <main+0x37c>)
 800089c:	f003 fafc 	bl	8003e98 <siprintf>
 80008a0:	e008      	b.n	80008b4 <main+0x338>
  		  } else
  		  {
  			  sprintf(uart_buff, "%i  |", bits[i]);
 80008a2:	1d3a      	adds	r2, r7, #4
 80008a4:	69fb      	ldr	r3, [r7, #28]
 80008a6:	4413      	add	r3, r2
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	461a      	mov	r2, r3
 80008ac:	4913      	ldr	r1, [pc, #76]	@ (80008fc <main+0x380>)
 80008ae:	4812      	ldr	r0, [pc, #72]	@ (80008f8 <main+0x37c>)
 80008b0:	f003 faf2 	bl	8003e98 <siprintf>
  		  }
  		  HAL_UART_Transmit(&huart1, (uint8_t *)uart_buff, sizeof(uart_buff), 100);
 80008b4:	2364      	movs	r3, #100	@ 0x64
 80008b6:	2241      	movs	r2, #65	@ 0x41
 80008b8:	490f      	ldr	r1, [pc, #60]	@ (80008f8 <main+0x37c>)
 80008ba:	4811      	ldr	r0, [pc, #68]	@ (8000900 <main+0x384>)
 80008bc:	f002 fd33 	bl	8003326 <HAL_UART_Transmit>
  		  reset_uart_buff();
 80008c0:	f000 f8fc 	bl	8000abc <reset_uart_buff>
  	  for (int i = 0; i < 24; i++)
 80008c4:	69fb      	ldr	r3, [r7, #28]
 80008c6:	3301      	adds	r3, #1
 80008c8:	61fb      	str	r3, [r7, #28]
 80008ca:	69fb      	ldr	r3, [r7, #28]
 80008cc:	2b17      	cmp	r3, #23
 80008ce:	dddb      	ble.n	8000888 <main+0x30c>
  	  }

  	  sprintf(uart_buff, "\n\r");
 80008d0:	490c      	ldr	r1, [pc, #48]	@ (8000904 <main+0x388>)
 80008d2:	4809      	ldr	r0, [pc, #36]	@ (80008f8 <main+0x37c>)
 80008d4:	f003 fae0 	bl	8003e98 <siprintf>
  	  HAL_UART_Transmit(&huart1, (uint8_t *)uart_buff, sizeof(uart_buff), 100);
 80008d8:	2364      	movs	r3, #100	@ 0x64
 80008da:	2241      	movs	r2, #65	@ 0x41
 80008dc:	4906      	ldr	r1, [pc, #24]	@ (80008f8 <main+0x37c>)
 80008de:	4808      	ldr	r0, [pc, #32]	@ (8000900 <main+0x384>)
 80008e0:	f002 fd21 	bl	8003326 <HAL_UART_Transmit>
  	  reset_uart_buff();
 80008e4:	f000 f8ea 	bl	8000abc <reset_uart_buff>

  	  HAL_Delay(5000);
 80008e8:	f241 3088 	movw	r0, #5000	@ 0x1388
 80008ec:	f000 fac0 	bl	8000e70 <HAL_Delay>
  	  if (HAL_SUBGHZ_ExecGetCmd(&hsubghz, RADIO_GET_IRQSTATUS, interrupts, 3) != HAL_OK)
 80008f0:	e78f      	b.n	8000812 <main+0x296>
 80008f2:	bf00      	nop
 80008f4:	08004858 	.word	0x08004858
 80008f8:	20000164 	.word	0x20000164
 80008fc:	08004864 	.word	0x08004864
 8000900:	20000084 	.word	0x20000084
 8000904:	08004860 	.word	0x08004860

08000908 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b09a      	sub	sp, #104	@ 0x68
 800090c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800090e:	f107 0320 	add.w	r3, r7, #32
 8000912:	2248      	movs	r2, #72	@ 0x48
 8000914:	2100      	movs	r1, #0
 8000916:	4618      	mov	r0, r3
 8000918:	f003 fae0 	bl	8003edc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800091c:	f107 0308 	add.w	r3, r7, #8
 8000920:	2200      	movs	r2, #0
 8000922:	601a      	str	r2, [r3, #0]
 8000924:	605a      	str	r2, [r3, #4]
 8000926:	609a      	str	r2, [r3, #8]
 8000928:	60da      	str	r2, [r3, #12]
 800092a:	611a      	str	r2, [r3, #16]
 800092c:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800092e:	4b1e      	ldr	r3, [pc, #120]	@ (80009a8 <SystemClock_Config+0xa0>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000936:	4a1c      	ldr	r2, [pc, #112]	@ (80009a8 <SystemClock_Config+0xa0>)
 8000938:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800093c:	6013      	str	r3, [r2, #0]
 800093e:	4b1a      	ldr	r3, [pc, #104]	@ (80009a8 <SystemClock_Config+0xa0>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000946:	607b      	str	r3, [r7, #4]
 8000948:	687b      	ldr	r3, [r7, #4]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800094a:	2320      	movs	r3, #32
 800094c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800094e:	2301      	movs	r3, #1
 8000950:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000952:	2300      	movs	r3, #0
 8000954:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000956:	2360      	movs	r3, #96	@ 0x60
 8000958:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800095a:	2300      	movs	r3, #0
 800095c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800095e:	f107 0320 	add.w	r3, r7, #32
 8000962:	4618      	mov	r0, r3
 8000964:	f000 ffbe 	bl	80018e4 <HAL_RCC_OscConfig>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800096e:	f000 f8bf 	bl	8000af0 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8000972:	234f      	movs	r3, #79	@ 0x4f
 8000974:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000976:	2300      	movs	r3, #0
 8000978:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800097a:	2300      	movs	r3, #0
 800097c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800097e:	2300      	movs	r3, #0
 8000980:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000982:	2300      	movs	r3, #0
 8000984:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8000986:	2300      	movs	r3, #0
 8000988:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800098a:	f107 0308 	add.w	r3, r7, #8
 800098e:	2100      	movs	r1, #0
 8000990:	4618      	mov	r0, r3
 8000992:	f001 fb29 	bl	8001fe8 <HAL_RCC_ClockConfig>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800099c:	f000 f8a8 	bl	8000af0 <Error_Handler>
  }
}
 80009a0:	bf00      	nop
 80009a2:	3768      	adds	r7, #104	@ 0x68
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	58000400 	.word	0x58000400

080009ac <MX_SUBGHZ_Init>:
  * @brief SUBGHZ Initialization Function
  * @param None
  * @retval None
  */
static void MX_SUBGHZ_Init(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_8;
 80009b0:	4b06      	ldr	r3, [pc, #24]	@ (80009cc <MX_SUBGHZ_Init+0x20>)
 80009b2:	2210      	movs	r2, #16
 80009b4:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 80009b6:	4805      	ldr	r0, [pc, #20]	@ (80009cc <MX_SUBGHZ_Init+0x20>)
 80009b8:	f002 f86c 	bl	8002a94 <HAL_SUBGHZ_Init>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 80009c2:	f000 f895 	bl	8000af0 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 80009c6:	bf00      	nop
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	20000078 	.word	0x20000078

080009d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009d4:	4b22      	ldr	r3, [pc, #136]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 80009d6:	4a23      	ldr	r2, [pc, #140]	@ (8000a64 <MX_USART1_UART_Init+0x94>)
 80009d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009da:	4b21      	ldr	r3, [pc, #132]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 80009dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009e2:	4b1f      	ldr	r3, [pc, #124]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009e8:	4b1d      	ldr	r3, [pc, #116]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009ee:	4b1c      	ldr	r3, [pc, #112]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009f4:	4b1a      	ldr	r3, [pc, #104]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 80009f6:	220c      	movs	r2, #12
 80009f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009fa:	4b19      	ldr	r3, [pc, #100]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a00:	4b17      	ldr	r3, [pc, #92]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a06:	4b16      	ldr	r3, [pc, #88]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a0c:	4b14      	ldr	r3, [pc, #80]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a12:	4b13      	ldr	r3, [pc, #76]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a18:	4811      	ldr	r0, [pc, #68]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 8000a1a:	f002 fc34 	bl	8003286 <HAL_UART_Init>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000a24:	f000 f864 	bl	8000af0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a28:	2100      	movs	r1, #0
 8000a2a:	480d      	ldr	r0, [pc, #52]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 8000a2c:	f003 f96b 	bl	8003d06 <HAL_UARTEx_SetTxFifoThreshold>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000a36:	f000 f85b 	bl	8000af0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	4808      	ldr	r0, [pc, #32]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 8000a3e:	f003 f9a0 	bl	8003d82 <HAL_UARTEx_SetRxFifoThreshold>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000a48:	f000 f852 	bl	8000af0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000a4c:	4804      	ldr	r0, [pc, #16]	@ (8000a60 <MX_USART1_UART_Init+0x90>)
 8000a4e:	f003 f922 	bl	8003c96 <HAL_UARTEx_DisableFifoMode>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000a58:	f000 f84a 	bl	8000af0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a5c:	bf00      	nop
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	20000084 	.word	0x20000084
 8000a64:	40013800 	.word	0x40013800

08000a68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a6c:	2002      	movs	r0, #2
 8000a6e:	f7ff fd6d 	bl	800054c <LL_AHB2_GRP1_EnableClock>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a72:	bf00      	nop
 8000a74:	bd80      	pop	{r7, pc}

08000a76 <uint8_to_bits>:

/* USER CODE BEGIN 4 */
void uint8_to_bits(uint8_t num, uint8_t *bits_array) {
 8000a76:	b480      	push	{r7}
 8000a78:	b085      	sub	sp, #20
 8000a7a:	af00      	add	r7, sp, #0
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	6039      	str	r1, [r7, #0]
 8000a80:	71fb      	strb	r3, [r7, #7]
    for (int i = 7; i >= 0; i--) {
 8000a82:	2307      	movs	r3, #7
 8000a84:	60fb      	str	r3, [r7, #12]
 8000a86:	e010      	b.n	8000aaa <uint8_to_bits+0x34>
        bits_array[i] = (num >> (7 - i)) & 0x01;
 8000a88:	79fa      	ldrb	r2, [r7, #7]
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	f1c3 0307 	rsb	r3, r3, #7
 8000a90:	fa42 f303 	asr.w	r3, r2, r3
 8000a94:	b2da      	uxtb	r2, r3
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	6839      	ldr	r1, [r7, #0]
 8000a9a:	440b      	add	r3, r1
 8000a9c:	f002 0201 	and.w	r2, r2, #1
 8000aa0:	b2d2      	uxtb	r2, r2
 8000aa2:	701a      	strb	r2, [r3, #0]
    for (int i = 7; i >= 0; i--) {
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	3b01      	subs	r3, #1
 8000aa8:	60fb      	str	r3, [r7, #12]
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	daeb      	bge.n	8000a88 <uint8_to_bits+0x12>
    }
}
 8000ab0:	bf00      	nop
 8000ab2:	bf00      	nop
 8000ab4:	3714      	adds	r7, #20
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bc80      	pop	{r7}
 8000aba:	4770      	bx	lr

08000abc <reset_uart_buff>:


void reset_uart_buff(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b083      	sub	sp, #12
 8000ac0:	af00      	add	r7, sp, #0
	for(int i = 0; i < 100; i++)
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	607b      	str	r3, [r7, #4]
 8000ac6:	e007      	b.n	8000ad8 <reset_uart_buff+0x1c>
	{
		uart_buff[i] = 0;
 8000ac8:	4a08      	ldr	r2, [pc, #32]	@ (8000aec <reset_uart_buff+0x30>)
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	4413      	add	r3, r2
 8000ace:	2200      	movs	r2, #0
 8000ad0:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 100; i++)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	3301      	adds	r3, #1
 8000ad6:	607b      	str	r3, [r7, #4]
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	2b63      	cmp	r3, #99	@ 0x63
 8000adc:	ddf4      	ble.n	8000ac8 <reset_uart_buff+0xc>
	}
}
 8000ade:	bf00      	nop
 8000ae0:	bf00      	nop
 8000ae2:	370c      	adds	r7, #12
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bc80      	pop	{r7}
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	20000164 	.word	0x20000164

08000af0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000af4:	b672      	cpsid	i
}
 8000af6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000af8:	bf00      	nop
 8000afa:	e7fd      	b.n	8000af8 <Error_Handler+0x8>

08000afc <LL_AHB2_GRP1_EnableClock>:
{
 8000afc:	b480      	push	{r7}
 8000afe:	b085      	sub	sp, #20
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b08:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b0a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	4313      	orrs	r3, r2
 8000b12:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000b14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b18:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	4013      	ands	r3, r2
 8000b1e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b20:	68fb      	ldr	r3, [r7, #12]
}
 8000b22:	bf00      	nop
 8000b24:	3714      	adds	r7, #20
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bc80      	pop	{r7}
 8000b2a:	4770      	bx	lr

08000b2c <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b085      	sub	sp, #20
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000b34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b38:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000b3a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	4313      	orrs	r3, r2
 8000b42:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000b44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b48:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	4013      	ands	r3, r2
 8000b4e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b50:	68fb      	ldr	r3, [r7, #12]
}
 8000b52:	bf00      	nop
 8000b54:	3714      	adds	r7, #20
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bc80      	pop	{r7}
 8000b5a:	4770      	bx	lr

08000b5c <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b085      	sub	sp, #20
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8000b64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b68:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000b6a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	4313      	orrs	r3, r2
 8000b72:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8000b74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b78:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	4013      	ands	r3, r2
 8000b7e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b80:	68fb      	ldr	r3, [r7, #12]
}
 8000b82:	bf00      	nop
 8000b84:	3714      	adds	r7, #20
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bc80      	pop	{r7}
 8000b8a:	4770      	bx	lr

08000b8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b90:	bf00      	nop
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bc80      	pop	{r7}
 8000b96:	4770      	bx	lr

08000b98 <HAL_SUBGHZ_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsubghz: SUBGHZ handle pointer
  * @retval None
  */
void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* hsubghz)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN SUBGHZ_MspInit 0 */

    /* USER CODE END SUBGHZ_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8000ba0:	2001      	movs	r0, #1
 8000ba2:	f7ff ffdb 	bl	8000b5c <LL_APB3_GRP1_EnableClock>
    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	2100      	movs	r1, #0
 8000baa:	2032      	movs	r0, #50	@ 0x32
 8000bac:	f000 fa5b 	bl	8001066 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8000bb0:	2032      	movs	r0, #50	@ 0x32
 8000bb2:	f000 fa72 	bl	800109a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SUBGHZ_MspInit 1 */

    /* USER CODE END SUBGHZ_MspInit 1 */

}
 8000bb6:	bf00      	nop
 8000bb8:	3708      	adds	r7, #8
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
	...

08000bc0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b096      	sub	sp, #88	@ 0x58
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000bcc:	2200      	movs	r2, #0
 8000bce:	601a      	str	r2, [r3, #0]
 8000bd0:	605a      	str	r2, [r3, #4]
 8000bd2:	609a      	str	r2, [r3, #8]
 8000bd4:	60da      	str	r2, [r3, #12]
 8000bd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bd8:	f107 030c 	add.w	r3, r7, #12
 8000bdc:	2238      	movs	r2, #56	@ 0x38
 8000bde:	2100      	movs	r1, #0
 8000be0:	4618      	mov	r0, r3
 8000be2:	f003 f97b 	bl	8003edc <memset>
  if(huart->Instance==USART1)
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	4a16      	ldr	r2, [pc, #88]	@ (8000c44 <HAL_UART_MspInit+0x84>)
 8000bec:	4293      	cmp	r3, r2
 8000bee:	d125      	bne.n	8000c3c <HAL_UART_MspInit+0x7c>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000bf4:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8000bf8:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bfa:	f107 030c 	add.w	r3, r7, #12
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f001 fd94 	bl	800272c <HAL_RCCEx_PeriphCLKConfig>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000c0a:	f7ff ff71 	bl	8000af0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c0e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000c12:	f7ff ff8b 	bl	8000b2c <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c16:	2002      	movs	r0, #2
 8000c18:	f7ff ff70 	bl	8000afc <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c1c:	23c0      	movs	r3, #192	@ 0xc0
 8000c1e:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c20:	2302      	movs	r3, #2
 8000c22:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c24:	2300      	movs	r3, #0
 8000c26:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c2c:	2307      	movs	r3, #7
 8000c2e:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c30:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000c34:	4619      	mov	r1, r3
 8000c36:	4804      	ldr	r0, [pc, #16]	@ (8000c48 <HAL_UART_MspInit+0x88>)
 8000c38:	f000 fa4a 	bl	80010d0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000c3c:	bf00      	nop
 8000c3e:	3758      	adds	r7, #88	@ 0x58
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	40013800 	.word	0x40013800
 8000c48:	48000400 	.word	0x48000400

08000c4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c50:	bf00      	nop
 8000c52:	e7fd      	b.n	8000c50 <NMI_Handler+0x4>

08000c54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c58:	bf00      	nop
 8000c5a:	e7fd      	b.n	8000c58 <HardFault_Handler+0x4>

08000c5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c60:	bf00      	nop
 8000c62:	e7fd      	b.n	8000c60 <MemManage_Handler+0x4>

08000c64 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c68:	bf00      	nop
 8000c6a:	e7fd      	b.n	8000c68 <BusFault_Handler+0x4>

08000c6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c70:	bf00      	nop
 8000c72:	e7fd      	b.n	8000c70 <UsageFault_Handler+0x4>

08000c74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c78:	bf00      	nop
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bc80      	pop	{r7}
 8000c7e:	4770      	bx	lr

08000c80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c84:	bf00      	nop
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bc80      	pop	{r7}
 8000c8a:	4770      	bx	lr

08000c8c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c90:	bf00      	nop
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bc80      	pop	{r7}
 8000c96:	4770      	bx	lr

08000c98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c9c:	f000 f8cc 	bl	8000e38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ca0:	bf00      	nop
 8000ca2:	bd80      	pop	{r7, pc}

08000ca4 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8000ca8:	4802      	ldr	r0, [pc, #8]	@ (8000cb4 <SUBGHZ_Radio_IRQHandler+0x10>)
 8000caa:	f002 f8c1 	bl	8002e30 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8000cae:	bf00      	nop
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	20000078 	.word	0x20000078

08000cb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b086      	sub	sp, #24
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cc0:	4a14      	ldr	r2, [pc, #80]	@ (8000d14 <_sbrk+0x5c>)
 8000cc2:	4b15      	ldr	r3, [pc, #84]	@ (8000d18 <_sbrk+0x60>)
 8000cc4:	1ad3      	subs	r3, r2, r3
 8000cc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cc8:	697b      	ldr	r3, [r7, #20]
 8000cca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ccc:	4b13      	ldr	r3, [pc, #76]	@ (8000d1c <_sbrk+0x64>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d102      	bne.n	8000cda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cd4:	4b11      	ldr	r3, [pc, #68]	@ (8000d1c <_sbrk+0x64>)
 8000cd6:	4a12      	ldr	r2, [pc, #72]	@ (8000d20 <_sbrk+0x68>)
 8000cd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cda:	4b10      	ldr	r3, [pc, #64]	@ (8000d1c <_sbrk+0x64>)
 8000cdc:	681a      	ldr	r2, [r3, #0]
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	4413      	add	r3, r2
 8000ce2:	693a      	ldr	r2, [r7, #16]
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	d207      	bcs.n	8000cf8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ce8:	f003 f900 	bl	8003eec <__errno>
 8000cec:	4603      	mov	r3, r0
 8000cee:	220c      	movs	r2, #12
 8000cf0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cf2:	f04f 33ff 	mov.w	r3, #4294967295
 8000cf6:	e009      	b.n	8000d0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cf8:	4b08      	ldr	r3, [pc, #32]	@ (8000d1c <_sbrk+0x64>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cfe:	4b07      	ldr	r3, [pc, #28]	@ (8000d1c <_sbrk+0x64>)
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	4413      	add	r3, r2
 8000d06:	4a05      	ldr	r2, [pc, #20]	@ (8000d1c <_sbrk+0x64>)
 8000d08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d0a:	68fb      	ldr	r3, [r7, #12]
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	3718      	adds	r7, #24
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	20010000 	.word	0x20010000
 8000d18:	00000400 	.word	0x00000400
 8000d1c:	200001a8 	.word	0x200001a8
 8000d20:	200002f8 	.word	0x200002f8

08000d24 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000d28:	bf00      	nop
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bc80      	pop	{r7}
 8000d2e:	4770      	bx	lr

08000d30 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d30:	480d      	ldr	r0, [pc, #52]	@ (8000d68 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d32:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d34:	f7ff fff6 	bl	8000d24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d38:	480c      	ldr	r0, [pc, #48]	@ (8000d6c <LoopForever+0x6>)
  ldr r1, =_edata
 8000d3a:	490d      	ldr	r1, [pc, #52]	@ (8000d70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d3c:	4a0d      	ldr	r2, [pc, #52]	@ (8000d74 <LoopForever+0xe>)
  movs r3, #0
 8000d3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d40:	e002      	b.n	8000d48 <LoopCopyDataInit>

08000d42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d46:	3304      	adds	r3, #4

08000d48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d4c:	d3f9      	bcc.n	8000d42 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d50:	4c0a      	ldr	r4, [pc, #40]	@ (8000d7c <LoopForever+0x16>)
  movs r3, #0
 8000d52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d54:	e001      	b.n	8000d5a <LoopFillZerobss>

08000d56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d58:	3204      	adds	r2, #4

08000d5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d5c:	d3fb      	bcc.n	8000d56 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000d5e:	f003 f8cb 	bl	8003ef8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d62:	f7ff fc0b 	bl	800057c <main>

08000d66 <LoopForever>:

LoopForever:
    b LoopForever
 8000d66:	e7fe      	b.n	8000d66 <LoopForever>
  ldr   r0, =_estack
 8000d68:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000d6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d70:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000d74:	08004994 	.word	0x08004994
  ldr r2, =_sbss
 8000d78:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000d7c:	200002f8 	.word	0x200002f8

08000d80 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d80:	e7fe      	b.n	8000d80 <ADC_IRQHandler>
	...

08000d84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d8e:	2003      	movs	r0, #3
 8000d90:	f000 f95e 	bl	8001050 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8000d94:	f001 faec 	bl	8002370 <HAL_RCC_GetHCLKFreq>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	4a09      	ldr	r2, [pc, #36]	@ (8000dc0 <HAL_Init+0x3c>)
 8000d9c:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d9e:	200f      	movs	r0, #15
 8000da0:	f000 f810 	bl	8000dc4 <HAL_InitTick>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d002      	beq.n	8000db0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000daa:	2301      	movs	r3, #1
 8000dac:	71fb      	strb	r3, [r7, #7]
 8000dae:	e001      	b.n	8000db4 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000db0:	f7ff feec 	bl	8000b8c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000db4:	79fb      	ldrb	r3, [r7, #7]
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	3708      	adds	r7, #8
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	20000000 	.word	0x20000000

08000dc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b084      	sub	sp, #16
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000dd0:	4b17      	ldr	r3, [pc, #92]	@ (8000e30 <HAL_InitTick+0x6c>)
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d024      	beq.n	8000e22 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000dd8:	f001 faca 	bl	8002370 <HAL_RCC_GetHCLKFreq>
 8000ddc:	4602      	mov	r2, r0
 8000dde:	4b14      	ldr	r3, [pc, #80]	@ (8000e30 <HAL_InitTick+0x6c>)
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	4619      	mov	r1, r3
 8000de4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000de8:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dec:	fbb2 f3f3 	udiv	r3, r2, r3
 8000df0:	4618      	mov	r0, r3
 8000df2:	f000 f960 	bl	80010b6 <HAL_SYSTICK_Config>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d10f      	bne.n	8000e1c <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	2b0f      	cmp	r3, #15
 8000e00:	d809      	bhi.n	8000e16 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e02:	2200      	movs	r2, #0
 8000e04:	6879      	ldr	r1, [r7, #4]
 8000e06:	f04f 30ff 	mov.w	r0, #4294967295
 8000e0a:	f000 f92c 	bl	8001066 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e0e:	4a09      	ldr	r2, [pc, #36]	@ (8000e34 <HAL_InitTick+0x70>)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	6013      	str	r3, [r2, #0]
 8000e14:	e007      	b.n	8000e26 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8000e16:	2301      	movs	r3, #1
 8000e18:	73fb      	strb	r3, [r7, #15]
 8000e1a:	e004      	b.n	8000e26 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	73fb      	strb	r3, [r7, #15]
 8000e20:	e001      	b.n	8000e26 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e22:	2301      	movs	r3, #1
 8000e24:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e28:	4618      	mov	r0, r3
 8000e2a:	3710      	adds	r7, #16
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	20000008 	.word	0x20000008
 8000e34:	20000004 	.word	0x20000004

08000e38 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000e3c:	4b05      	ldr	r3, [pc, #20]	@ (8000e54 <HAL_IncTick+0x1c>)
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	461a      	mov	r2, r3
 8000e42:	4b05      	ldr	r3, [pc, #20]	@ (8000e58 <HAL_IncTick+0x20>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4413      	add	r3, r2
 8000e48:	4a03      	ldr	r2, [pc, #12]	@ (8000e58 <HAL_IncTick+0x20>)
 8000e4a:	6013      	str	r3, [r2, #0]
}
 8000e4c:	bf00      	nop
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bc80      	pop	{r7}
 8000e52:	4770      	bx	lr
 8000e54:	20000008 	.word	0x20000008
 8000e58:	200001ac 	.word	0x200001ac

08000e5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e60:	4b02      	ldr	r3, [pc, #8]	@ (8000e6c <HAL_GetTick+0x10>)
 8000e62:	681b      	ldr	r3, [r3, #0]
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bc80      	pop	{r7}
 8000e6a:	4770      	bx	lr
 8000e6c:	200001ac 	.word	0x200001ac

08000e70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b084      	sub	sp, #16
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e78:	f7ff fff0 	bl	8000e5c <HAL_GetTick>
 8000e7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e88:	d005      	beq.n	8000e96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e8a:	4b0a      	ldr	r3, [pc, #40]	@ (8000eb4 <HAL_Delay+0x44>)
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	461a      	mov	r2, r3
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	4413      	add	r3, r2
 8000e94:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e96:	bf00      	nop
 8000e98:	f7ff ffe0 	bl	8000e5c <HAL_GetTick>
 8000e9c:	4602      	mov	r2, r0
 8000e9e:	68bb      	ldr	r3, [r7, #8]
 8000ea0:	1ad3      	subs	r3, r2, r3
 8000ea2:	68fa      	ldr	r2, [r7, #12]
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	d8f7      	bhi.n	8000e98 <HAL_Delay+0x28>
  {
  }
}
 8000ea8:	bf00      	nop
 8000eaa:	bf00      	nop
 8000eac:	3710      	adds	r7, #16
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	20000008 	.word	0x20000008

08000eb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b085      	sub	sp, #20
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	f003 0307 	and.w	r3, r3, #7
 8000ec6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8000efc <__NVIC_SetPriorityGrouping+0x44>)
 8000eca:	68db      	ldr	r3, [r3, #12]
 8000ecc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ece:	68ba      	ldr	r2, [r7, #8]
 8000ed0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ee0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ee4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ee8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000eea:	4a04      	ldr	r2, [pc, #16]	@ (8000efc <__NVIC_SetPriorityGrouping+0x44>)
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	60d3      	str	r3, [r2, #12]
}
 8000ef0:	bf00      	nop
 8000ef2:	3714      	adds	r7, #20
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bc80      	pop	{r7}
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop
 8000efc:	e000ed00 	.word	0xe000ed00

08000f00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f04:	4b04      	ldr	r3, [pc, #16]	@ (8000f18 <__NVIC_GetPriorityGrouping+0x18>)
 8000f06:	68db      	ldr	r3, [r3, #12]
 8000f08:	0a1b      	lsrs	r3, r3, #8
 8000f0a:	f003 0307 	and.w	r3, r3, #7
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bc80      	pop	{r7}
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop
 8000f18:	e000ed00 	.word	0xe000ed00

08000f1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b083      	sub	sp, #12
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	4603      	mov	r3, r0
 8000f24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	db0b      	blt.n	8000f46 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f2e:	79fb      	ldrb	r3, [r7, #7]
 8000f30:	f003 021f 	and.w	r2, r3, #31
 8000f34:	4906      	ldr	r1, [pc, #24]	@ (8000f50 <__NVIC_EnableIRQ+0x34>)
 8000f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3a:	095b      	lsrs	r3, r3, #5
 8000f3c:	2001      	movs	r0, #1
 8000f3e:	fa00 f202 	lsl.w	r2, r0, r2
 8000f42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f46:	bf00      	nop
 8000f48:	370c      	adds	r7, #12
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bc80      	pop	{r7}
 8000f4e:	4770      	bx	lr
 8000f50:	e000e100 	.word	0xe000e100

08000f54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	6039      	str	r1, [r7, #0]
 8000f5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	db0a      	blt.n	8000f7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	b2da      	uxtb	r2, r3
 8000f6c:	490c      	ldr	r1, [pc, #48]	@ (8000fa0 <__NVIC_SetPriority+0x4c>)
 8000f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f72:	0112      	lsls	r2, r2, #4
 8000f74:	b2d2      	uxtb	r2, r2
 8000f76:	440b      	add	r3, r1
 8000f78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f7c:	e00a      	b.n	8000f94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	b2da      	uxtb	r2, r3
 8000f82:	4908      	ldr	r1, [pc, #32]	@ (8000fa4 <__NVIC_SetPriority+0x50>)
 8000f84:	79fb      	ldrb	r3, [r7, #7]
 8000f86:	f003 030f 	and.w	r3, r3, #15
 8000f8a:	3b04      	subs	r3, #4
 8000f8c:	0112      	lsls	r2, r2, #4
 8000f8e:	b2d2      	uxtb	r2, r2
 8000f90:	440b      	add	r3, r1
 8000f92:	761a      	strb	r2, [r3, #24]
}
 8000f94:	bf00      	nop
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bc80      	pop	{r7}
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	e000e100 	.word	0xe000e100
 8000fa4:	e000ed00 	.word	0xe000ed00

08000fa8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b089      	sub	sp, #36	@ 0x24
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	60f8      	str	r0, [r7, #12]
 8000fb0:	60b9      	str	r1, [r7, #8]
 8000fb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	f003 0307 	and.w	r3, r3, #7
 8000fba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fbc:	69fb      	ldr	r3, [r7, #28]
 8000fbe:	f1c3 0307 	rsb	r3, r3, #7
 8000fc2:	2b04      	cmp	r3, #4
 8000fc4:	bf28      	it	cs
 8000fc6:	2304      	movcs	r3, #4
 8000fc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fca:	69fb      	ldr	r3, [r7, #28]
 8000fcc:	3304      	adds	r3, #4
 8000fce:	2b06      	cmp	r3, #6
 8000fd0:	d902      	bls.n	8000fd8 <NVIC_EncodePriority+0x30>
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	3b03      	subs	r3, #3
 8000fd6:	e000      	b.n	8000fda <NVIC_EncodePriority+0x32>
 8000fd8:	2300      	movs	r3, #0
 8000fda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fdc:	f04f 32ff 	mov.w	r2, #4294967295
 8000fe0:	69bb      	ldr	r3, [r7, #24]
 8000fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe6:	43da      	mvns	r2, r3
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	401a      	ands	r2, r3
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ff0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8000ffa:	43d9      	mvns	r1, r3
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001000:	4313      	orrs	r3, r2
         );
}
 8001002:	4618      	mov	r0, r3
 8001004:	3724      	adds	r7, #36	@ 0x24
 8001006:	46bd      	mov	sp, r7
 8001008:	bc80      	pop	{r7}
 800100a:	4770      	bx	lr

0800100c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	3b01      	subs	r3, #1
 8001018:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800101c:	d301      	bcc.n	8001022 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800101e:	2301      	movs	r3, #1
 8001020:	e00f      	b.n	8001042 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001022:	4a0a      	ldr	r2, [pc, #40]	@ (800104c <SysTick_Config+0x40>)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	3b01      	subs	r3, #1
 8001028:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800102a:	210f      	movs	r1, #15
 800102c:	f04f 30ff 	mov.w	r0, #4294967295
 8001030:	f7ff ff90 	bl	8000f54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001034:	4b05      	ldr	r3, [pc, #20]	@ (800104c <SysTick_Config+0x40>)
 8001036:	2200      	movs	r2, #0
 8001038:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800103a:	4b04      	ldr	r3, [pc, #16]	@ (800104c <SysTick_Config+0x40>)
 800103c:	2207      	movs	r2, #7
 800103e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001040:	2300      	movs	r3, #0
}
 8001042:	4618      	mov	r0, r3
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	e000e010 	.word	0xe000e010

08001050 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001058:	6878      	ldr	r0, [r7, #4]
 800105a:	f7ff ff2d 	bl	8000eb8 <__NVIC_SetPriorityGrouping>
}
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}

08001066 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001066:	b580      	push	{r7, lr}
 8001068:	b086      	sub	sp, #24
 800106a:	af00      	add	r7, sp, #0
 800106c:	4603      	mov	r3, r0
 800106e:	60b9      	str	r1, [r7, #8]
 8001070:	607a      	str	r2, [r7, #4]
 8001072:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001074:	f7ff ff44 	bl	8000f00 <__NVIC_GetPriorityGrouping>
 8001078:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800107a:	687a      	ldr	r2, [r7, #4]
 800107c:	68b9      	ldr	r1, [r7, #8]
 800107e:	6978      	ldr	r0, [r7, #20]
 8001080:	f7ff ff92 	bl	8000fa8 <NVIC_EncodePriority>
 8001084:	4602      	mov	r2, r0
 8001086:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800108a:	4611      	mov	r1, r2
 800108c:	4618      	mov	r0, r3
 800108e:	f7ff ff61 	bl	8000f54 <__NVIC_SetPriority>
}
 8001092:	bf00      	nop
 8001094:	3718      	adds	r7, #24
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}

0800109a <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800109a:	b580      	push	{r7, lr}
 800109c:	b082      	sub	sp, #8
 800109e:	af00      	add	r7, sp, #0
 80010a0:	4603      	mov	r3, r0
 80010a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff ff37 	bl	8000f1c <__NVIC_EnableIRQ>
}
 80010ae:	bf00      	nop
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}

080010b6 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010b6:	b580      	push	{r7, lr}
 80010b8:	b082      	sub	sp, #8
 80010ba:	af00      	add	r7, sp, #0
 80010bc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f7ff ffa4 	bl	800100c <SysTick_Config>
 80010c4:	4603      	mov	r3, r0
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
	...

080010d0 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b087      	sub	sp, #28
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010da:	2300      	movs	r3, #0
 80010dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010de:	e140      	b.n	8001362 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	681a      	ldr	r2, [r3, #0]
 80010e4:	2101      	movs	r1, #1
 80010e6:	697b      	ldr	r3, [r7, #20]
 80010e8:	fa01 f303 	lsl.w	r3, r1, r3
 80010ec:	4013      	ands	r3, r2
 80010ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	f000 8132 	beq.w	800135c <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	f003 0303 	and.w	r3, r3, #3
 8001100:	2b01      	cmp	r3, #1
 8001102:	d005      	beq.n	8001110 <HAL_GPIO_Init+0x40>
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f003 0303 	and.w	r3, r3, #3
 800110c:	2b02      	cmp	r3, #2
 800110e:	d130      	bne.n	8001172 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	689b      	ldr	r3, [r3, #8]
 8001114:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	005b      	lsls	r3, r3, #1
 800111a:	2203      	movs	r2, #3
 800111c:	fa02 f303 	lsl.w	r3, r2, r3
 8001120:	43db      	mvns	r3, r3
 8001122:	693a      	ldr	r2, [r7, #16]
 8001124:	4013      	ands	r3, r2
 8001126:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	68da      	ldr	r2, [r3, #12]
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	005b      	lsls	r3, r3, #1
 8001130:	fa02 f303 	lsl.w	r3, r2, r3
 8001134:	693a      	ldr	r2, [r7, #16]
 8001136:	4313      	orrs	r3, r2
 8001138:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	693a      	ldr	r2, [r7, #16]
 800113e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001146:	2201      	movs	r2, #1
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	fa02 f303 	lsl.w	r3, r2, r3
 800114e:	43db      	mvns	r3, r3
 8001150:	693a      	ldr	r2, [r7, #16]
 8001152:	4013      	ands	r3, r2
 8001154:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	091b      	lsrs	r3, r3, #4
 800115c:	f003 0201 	and.w	r2, r3, #1
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	fa02 f303 	lsl.w	r3, r2, r3
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	4313      	orrs	r3, r2
 800116a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	693a      	ldr	r2, [r7, #16]
 8001170:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f003 0303 	and.w	r3, r3, #3
 800117a:	2b03      	cmp	r3, #3
 800117c:	d017      	beq.n	80011ae <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	68db      	ldr	r3, [r3, #12]
 8001182:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	2203      	movs	r2, #3
 800118a:	fa02 f303 	lsl.w	r3, r2, r3
 800118e:	43db      	mvns	r3, r3
 8001190:	693a      	ldr	r2, [r7, #16]
 8001192:	4013      	ands	r3, r2
 8001194:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	689a      	ldr	r2, [r3, #8]
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	005b      	lsls	r3, r3, #1
 800119e:	fa02 f303 	lsl.w	r3, r2, r3
 80011a2:	693a      	ldr	r2, [r7, #16]
 80011a4:	4313      	orrs	r3, r2
 80011a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	693a      	ldr	r2, [r7, #16]
 80011ac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	f003 0303 	and.w	r3, r3, #3
 80011b6:	2b02      	cmp	r3, #2
 80011b8:	d123      	bne.n	8001202 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	08da      	lsrs	r2, r3, #3
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	3208      	adds	r2, #8
 80011c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	f003 0307 	and.w	r3, r3, #7
 80011ce:	009b      	lsls	r3, r3, #2
 80011d0:	220f      	movs	r2, #15
 80011d2:	fa02 f303 	lsl.w	r3, r2, r3
 80011d6:	43db      	mvns	r3, r3
 80011d8:	693a      	ldr	r2, [r7, #16]
 80011da:	4013      	ands	r3, r2
 80011dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	691a      	ldr	r2, [r3, #16]
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	f003 0307 	and.w	r3, r3, #7
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	fa02 f303 	lsl.w	r3, r2, r3
 80011ee:	693a      	ldr	r2, [r7, #16]
 80011f0:	4313      	orrs	r3, r2
 80011f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	08da      	lsrs	r2, r3, #3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	3208      	adds	r2, #8
 80011fc:	6939      	ldr	r1, [r7, #16]
 80011fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	005b      	lsls	r3, r3, #1
 800120c:	2203      	movs	r2, #3
 800120e:	fa02 f303 	lsl.w	r3, r2, r3
 8001212:	43db      	mvns	r3, r3
 8001214:	693a      	ldr	r2, [r7, #16]
 8001216:	4013      	ands	r3, r2
 8001218:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	f003 0203 	and.w	r2, r3, #3
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	005b      	lsls	r3, r3, #1
 8001226:	fa02 f303 	lsl.w	r3, r2, r3
 800122a:	693a      	ldr	r2, [r7, #16]
 800122c:	4313      	orrs	r3, r2
 800122e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	693a      	ldr	r2, [r7, #16]
 8001234:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800123e:	2b00      	cmp	r3, #0
 8001240:	f000 808c 	beq.w	800135c <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8001244:	4a4e      	ldr	r2, [pc, #312]	@ (8001380 <HAL_GPIO_Init+0x2b0>)
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	089b      	lsrs	r3, r3, #2
 800124a:	3302      	adds	r3, #2
 800124c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001250:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	f003 0303 	and.w	r3, r3, #3
 8001258:	009b      	lsls	r3, r3, #2
 800125a:	2207      	movs	r2, #7
 800125c:	fa02 f303 	lsl.w	r3, r2, r3
 8001260:	43db      	mvns	r3, r3
 8001262:	693a      	ldr	r2, [r7, #16]
 8001264:	4013      	ands	r3, r2
 8001266:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800126e:	d00d      	beq.n	800128c <HAL_GPIO_Init+0x1bc>
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	4a44      	ldr	r2, [pc, #272]	@ (8001384 <HAL_GPIO_Init+0x2b4>)
 8001274:	4293      	cmp	r3, r2
 8001276:	d007      	beq.n	8001288 <HAL_GPIO_Init+0x1b8>
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	4a43      	ldr	r2, [pc, #268]	@ (8001388 <HAL_GPIO_Init+0x2b8>)
 800127c:	4293      	cmp	r3, r2
 800127e:	d101      	bne.n	8001284 <HAL_GPIO_Init+0x1b4>
 8001280:	2302      	movs	r3, #2
 8001282:	e004      	b.n	800128e <HAL_GPIO_Init+0x1be>
 8001284:	2307      	movs	r3, #7
 8001286:	e002      	b.n	800128e <HAL_GPIO_Init+0x1be>
 8001288:	2301      	movs	r3, #1
 800128a:	e000      	b.n	800128e <HAL_GPIO_Init+0x1be>
 800128c:	2300      	movs	r3, #0
 800128e:	697a      	ldr	r2, [r7, #20]
 8001290:	f002 0203 	and.w	r2, r2, #3
 8001294:	0092      	lsls	r2, r2, #2
 8001296:	4093      	lsls	r3, r2
 8001298:	693a      	ldr	r2, [r7, #16]
 800129a:	4313      	orrs	r3, r2
 800129c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800129e:	4938      	ldr	r1, [pc, #224]	@ (8001380 <HAL_GPIO_Init+0x2b0>)
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	089b      	lsrs	r3, r3, #2
 80012a4:	3302      	adds	r3, #2
 80012a6:	693a      	ldr	r2, [r7, #16]
 80012a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80012ac:	4b37      	ldr	r3, [pc, #220]	@ (800138c <HAL_GPIO_Init+0x2bc>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	43db      	mvns	r3, r3
 80012b6:	693a      	ldr	r2, [r7, #16]
 80012b8:	4013      	ands	r3, r2
 80012ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d003      	beq.n	80012d0 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 80012c8:	693a      	ldr	r2, [r7, #16]
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	4313      	orrs	r3, r2
 80012ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80012d0:	4a2e      	ldr	r2, [pc, #184]	@ (800138c <HAL_GPIO_Init+0x2bc>)
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80012d6:	4b2d      	ldr	r3, [pc, #180]	@ (800138c <HAL_GPIO_Init+0x2bc>)
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	43db      	mvns	r3, r3
 80012e0:	693a      	ldr	r2, [r7, #16]
 80012e2:	4013      	ands	r3, r2
 80012e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d003      	beq.n	80012fa <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 80012f2:	693a      	ldr	r2, [r7, #16]
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	4313      	orrs	r3, r2
 80012f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80012fa:	4a24      	ldr	r2, [pc, #144]	@ (800138c <HAL_GPIO_Init+0x2bc>)
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8001300:	4b22      	ldr	r3, [pc, #136]	@ (800138c <HAL_GPIO_Init+0x2bc>)
 8001302:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001306:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	43db      	mvns	r3, r3
 800130c:	693a      	ldr	r2, [r7, #16]
 800130e:	4013      	ands	r3, r2
 8001310:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800131a:	2b00      	cmp	r3, #0
 800131c:	d003      	beq.n	8001326 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 800131e:	693a      	ldr	r2, [r7, #16]
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	4313      	orrs	r3, r2
 8001324:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8001326:	4a19      	ldr	r2, [pc, #100]	@ (800138c <HAL_GPIO_Init+0x2bc>)
 8001328:	693b      	ldr	r3, [r7, #16]
 800132a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 800132e:	4b17      	ldr	r3, [pc, #92]	@ (800138c <HAL_GPIO_Init+0x2bc>)
 8001330:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001334:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	43db      	mvns	r3, r3
 800133a:	693a      	ldr	r2, [r7, #16]
 800133c:	4013      	ands	r3, r2
 800133e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001348:	2b00      	cmp	r3, #0
 800134a:	d003      	beq.n	8001354 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800134c:	693a      	ldr	r2, [r7, #16]
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	4313      	orrs	r3, r2
 8001352:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8001354:	4a0d      	ldr	r2, [pc, #52]	@ (800138c <HAL_GPIO_Init+0x2bc>)
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	3301      	adds	r3, #1
 8001360:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	fa22 f303 	lsr.w	r3, r2, r3
 800136c:	2b00      	cmp	r3, #0
 800136e:	f47f aeb7 	bne.w	80010e0 <HAL_GPIO_Init+0x10>
  }
}
 8001372:	bf00      	nop
 8001374:	bf00      	nop
 8001376:	371c      	adds	r7, #28
 8001378:	46bd      	mov	sp, r7
 800137a:	bc80      	pop	{r7}
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	40010000 	.word	0x40010000
 8001384:	48000400 	.word	0x48000400
 8001388:	48000800 	.word	0x48000800
 800138c:	58000800 	.word	0x58000800

08001390 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001394:	4b04      	ldr	r3, [pc, #16]	@ (80013a8 <HAL_PWR_EnableBkUpAccess+0x18>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a03      	ldr	r2, [pc, #12]	@ (80013a8 <HAL_PWR_EnableBkUpAccess+0x18>)
 800139a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800139e:	6013      	str	r3, [r2, #0]
}
 80013a0:	bf00      	nop
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bc80      	pop	{r7}
 80013a6:	4770      	bx	lr
 80013a8:	58000400 	.word	0x58000400

080013ac <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80013b0:	4b03      	ldr	r3, [pc, #12]	@ (80013c0 <HAL_PWREx_GetVoltageRange+0x14>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bc80      	pop	{r7}
 80013be:	4770      	bx	lr
 80013c0:	58000400 	.word	0x58000400

080013c4 <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 80013c8:	4b06      	ldr	r3, [pc, #24]	@ (80013e4 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80013d4:	d101      	bne.n	80013da <LL_PWR_IsEnabledBkUpAccess+0x16>
 80013d6:	2301      	movs	r3, #1
 80013d8:	e000      	b.n	80013dc <LL_PWR_IsEnabledBkUpAccess+0x18>
 80013da:	2300      	movs	r3, #0
}
 80013dc:	4618      	mov	r0, r3
 80013de:	46bd      	mov	sp, r7
 80013e0:	bc80      	pop	{r7}
 80013e2:	4770      	bx	lr
 80013e4:	58000400 	.word	0x58000400

080013e8 <LL_RCC_HSE_EnableTcxo>:
  * @note PB0 must be configured in analog mode prior enabling VDDTCXO supply
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_EnableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableTcxo(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 80013ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80013f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013fa:	6013      	str	r3, [r2, #0]
}
 80013fc:	bf00      	nop
 80013fe:	46bd      	mov	sp, r7
 8001400:	bc80      	pop	{r7}
 8001402:	4770      	bx	lr

08001404 <LL_RCC_HSE_DisableTcxo>:
  * @brief  Disable HSE VDDTCXO output on package pin PB0-VDDTCXO
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_DisableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_DisableTcxo(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8001408:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001412:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001416:	6013      	str	r3, [r2, #0]
}
 8001418:	bf00      	nop
 800141a:	46bd      	mov	sp, r7
 800141c:	bc80      	pop	{r7}
 800141e:	4770      	bx	lr

08001420 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler  division by 2
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001424:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800142e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001432:	d101      	bne.n	8001438 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001434:	2301      	movs	r3, #1
 8001436:	e000      	b.n	800143a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8001438:	2300      	movs	r3, #0
}
 800143a:	4618      	mov	r0, r3
 800143c:	46bd      	mov	sp, r7
 800143e:	bc80      	pop	{r7}
 8001440:	4770      	bx	lr

08001442 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8001442:	b480      	push	{r7}
 8001444:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001446:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001450:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001454:	6013      	str	r3, [r2, #0]
}
 8001456:	bf00      	nop
 8001458:	46bd      	mov	sp, r7
 800145a:	bc80      	pop	{r7}
 800145c:	4770      	bx	lr

0800145e <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 800145e:	b480      	push	{r7}
 8001460:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001462:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800146c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001470:	6013      	str	r3, [r2, #0]
}
 8001472:	bf00      	nop
 8001474:	46bd      	mov	sp, r7
 8001476:	bc80      	pop	{r7}
 8001478:	4770      	bx	lr

0800147a <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 800147a:	b480      	push	{r7}
 800147c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800147e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001488:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800148c:	d101      	bne.n	8001492 <LL_RCC_HSE_IsReady+0x18>
 800148e:	2301      	movs	r3, #1
 8001490:	e000      	b.n	8001494 <LL_RCC_HSE_IsReady+0x1a>
 8001492:	2300      	movs	r3, #0
}
 8001494:	4618      	mov	r0, r3
 8001496:	46bd      	mov	sp, r7
 8001498:	bc80      	pop	{r7}
 800149a:	4770      	bx	lr

0800149c <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80014a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80014aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014ae:	6013      	str	r3, [r2, #0]
}
 80014b0:	bf00      	nop
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bc80      	pop	{r7}
 80014b6:	4770      	bx	lr

080014b8 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80014bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80014c6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80014ca:	6013      	str	r3, [r2, #0]
}
 80014cc:	bf00      	nop
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bc80      	pop	{r7}
 80014d2:	4770      	bx	lr

080014d4 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80014d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014e6:	d101      	bne.n	80014ec <LL_RCC_HSI_IsReady+0x18>
 80014e8:	2301      	movs	r3, #1
 80014ea:	e000      	b.n	80014ee <LL_RCC_HSI_IsReady+0x1a>
 80014ec:	2300      	movs	r3, #0
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bc80      	pop	{r7}
 80014f4:	4770      	bx	lr

080014f6 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80014f6:	b480      	push	{r7}
 80014f8:	b083      	sub	sp, #12
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80014fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	061b      	lsls	r3, r3, #24
 800150c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001510:	4313      	orrs	r3, r2
 8001512:	604b      	str	r3, [r1, #4]
}
 8001514:	bf00      	nop
 8001516:	370c      	adds	r7, #12
 8001518:	46bd      	mov	sp, r7
 800151a:	bc80      	pop	{r7}
 800151c:	4770      	bx	lr

0800151e <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800151e:	b480      	push	{r7}
 8001520:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001522:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001526:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800152a:	f003 0302 	and.w	r3, r3, #2
 800152e:	2b02      	cmp	r3, #2
 8001530:	d101      	bne.n	8001536 <LL_RCC_LSE_IsReady+0x18>
 8001532:	2301      	movs	r3, #1
 8001534:	e000      	b.n	8001538 <LL_RCC_LSE_IsReady+0x1a>
 8001536:	2300      	movs	r3, #0
}
 8001538:	4618      	mov	r0, r3
 800153a:	46bd      	mov	sp, r7
 800153c:	bc80      	pop	{r7}
 800153e:	4770      	bx	lr

08001540 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8001544:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001548:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800154c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001550:	f043 0301 	orr.w	r3, r3, #1
 8001554:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001558:	bf00      	nop
 800155a:	46bd      	mov	sp, r7
 800155c:	bc80      	pop	{r7}
 800155e:	4770      	bx	lr

08001560 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8001564:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001568:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800156c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001570:	f023 0301 	bic.w	r3, r3, #1
 8001574:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001578:	bf00      	nop
 800157a:	46bd      	mov	sp, r7
 800157c:	bc80      	pop	{r7}
 800157e:	4770      	bx	lr

08001580 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8001584:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001588:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800158c:	f003 0302 	and.w	r3, r3, #2
 8001590:	2b02      	cmp	r3, #2
 8001592:	d101      	bne.n	8001598 <LL_RCC_LSI_IsReady+0x18>
 8001594:	2301      	movs	r3, #1
 8001596:	e000      	b.n	800159a <LL_RCC_LSI_IsReady+0x1a>
 8001598:	2300      	movs	r3, #0
}
 800159a:	4618      	mov	r0, r3
 800159c:	46bd      	mov	sp, r7
 800159e:	bc80      	pop	{r7}
 80015a0:	4770      	bx	lr

080015a2 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 80015a2:	b480      	push	{r7}
 80015a4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80015a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80015b0:	f043 0301 	orr.w	r3, r3, #1
 80015b4:	6013      	str	r3, [r2, #0]
}
 80015b6:	bf00      	nop
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bc80      	pop	{r7}
 80015bc:	4770      	bx	lr

080015be <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 80015be:	b480      	push	{r7}
 80015c0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80015c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80015cc:	f023 0301 	bic.w	r3, r3, #1
 80015d0:	6013      	str	r3, [r2, #0]
}
 80015d2:	bf00      	nop
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bc80      	pop	{r7}
 80015d8:	4770      	bx	lr

080015da <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 80015da:	b480      	push	{r7}
 80015dc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80015de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f003 0302 	and.w	r3, r3, #2
 80015e8:	2b02      	cmp	r3, #2
 80015ea:	d101      	bne.n	80015f0 <LL_RCC_MSI_IsReady+0x16>
 80015ec:	2301      	movs	r3, #1
 80015ee:	e000      	b.n	80015f2 <LL_RCC_MSI_IsReady+0x18>
 80015f0:	2300      	movs	r3, #0
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bc80      	pop	{r7}
 80015f8:	4770      	bx	lr

080015fa <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 80015fa:	b480      	push	{r7}
 80015fc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 80015fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f003 0308 	and.w	r3, r3, #8
 8001608:	2b08      	cmp	r3, #8
 800160a:	d101      	bne.n	8001610 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 800160c:	2301      	movs	r3, #1
 800160e:	e000      	b.n	8001612 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8001610:	2300      	movs	r3, #0
}
 8001612:	4618      	mov	r0, r3
 8001614:	46bd      	mov	sp, r7
 8001616:	bc80      	pop	{r7}
 8001618:	4770      	bx	lr

0800161a <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 800161a:	b480      	push	{r7}
 800161c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800161e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001628:	4618      	mov	r0, r3
 800162a:	46bd      	mov	sp, r7
 800162c:	bc80      	pop	{r7}
 800162e:	4770      	bx	lr

08001630 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8001634:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001638:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800163c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8001640:	4618      	mov	r0, r3
 8001642:	46bd      	mov	sp, r7
 8001644:	bc80      	pop	{r7}
 8001646:	4770      	bx	lr

08001648 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001650:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	021b      	lsls	r3, r3, #8
 800165e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001662:	4313      	orrs	r3, r2
 8001664:	604b      	str	r3, [r1, #4]
}
 8001666:	bf00      	nop
 8001668:	370c      	adds	r7, #12
 800166a:	46bd      	mov	sp, r7
 800166c:	bc80      	pop	{r7}
 800166e:	4770      	bx	lr

08001670 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001670:	b480      	push	{r7}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001678:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	f023 0203 	bic.w	r2, r3, #3
 8001682:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4313      	orrs	r3, r2
 800168a:	608b      	str	r3, [r1, #8]
}
 800168c:	bf00      	nop
 800168e:	370c      	adds	r7, #12
 8001690:	46bd      	mov	sp, r7
 8001692:	bc80      	pop	{r7}
 8001694:	4770      	bx	lr

08001696 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001696:	b480      	push	{r7}
 8001698:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800169a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	f003 030c 	and.w	r3, r3, #12
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bc80      	pop	{r7}
 80016aa:	4770      	bx	lr

080016ac <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80016b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016b8:	689b      	ldr	r3, [r3, #8]
 80016ba:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80016be:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	4313      	orrs	r3, r2
 80016c6:	608b      	str	r3, [r1, #8]
}
 80016c8:	bf00      	nop
 80016ca:	370c      	adds	r7, #12
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bc80      	pop	{r7}
 80016d0:	4770      	bx	lr

080016d2 <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 80016d2:	b480      	push	{r7}
 80016d4:	b083      	sub	sp, #12
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80016da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016de:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80016e2:	f023 020f 	bic.w	r2, r3, #15
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	091b      	lsrs	r3, r3, #4
 80016ea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80016ee:	4313      	orrs	r3, r2
 80016f0:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80016f4:	bf00      	nop
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bc80      	pop	{r7}
 80016fc:	4770      	bx	lr

080016fe <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80016fe:	b480      	push	{r7}
 8001700:	b083      	sub	sp, #12
 8001702:	af00      	add	r7, sp, #0
 8001704:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001706:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800170a:	689b      	ldr	r3, [r3, #8]
 800170c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001710:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	4313      	orrs	r3, r2
 8001718:	608b      	str	r3, [r1, #8]
}
 800171a:	bf00      	nop
 800171c:	370c      	adds	r7, #12
 800171e:	46bd      	mov	sp, r7
 8001720:	bc80      	pop	{r7}
 8001722:	4770      	bx	lr

08001724 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800172c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001736:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4313      	orrs	r3, r2
 800173e:	608b      	str	r3, [r1, #8]
}
 8001740:	bf00      	nop
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	bc80      	pop	{r7}
 8001748:	4770      	bx	lr

0800174a <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 800174a:	b480      	push	{r7}
 800174c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800174e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001758:	4618      	mov	r0, r3
 800175a:	46bd      	mov	sp, r7
 800175c:	bc80      	pop	{r7}
 800175e:	4770      	bx	lr

08001760 <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8001764:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001768:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800176c:	011b      	lsls	r3, r3, #4
 800176e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001772:	4618      	mov	r0, r3
 8001774:	46bd      	mov	sp, r7
 8001776:	bc80      	pop	{r7}
 8001778:	4770      	bx	lr

0800177a <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800177a:	b480      	push	{r7}
 800177c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800177e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8001788:	4618      	mov	r0, r3
 800178a:	46bd      	mov	sp, r7
 800178c:	bc80      	pop	{r7}
 800178e:	4770      	bx	lr

08001790 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001794:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001798:	689b      	ldr	r3, [r3, #8]
 800179a:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800179e:	4618      	mov	r0, r3
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bc80      	pop	{r7}
 80017a4:	4770      	bx	lr

080017a6 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80017a6:	b480      	push	{r7}
 80017a8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80017aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80017b4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80017b8:	6013      	str	r3, [r2, #0]
}
 80017ba:	bf00      	nop
 80017bc:	46bd      	mov	sp, r7
 80017be:	bc80      	pop	{r7}
 80017c0:	4770      	bx	lr

080017c2 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80017c2:	b480      	push	{r7}
 80017c4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80017c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80017d0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80017d4:	6013      	str	r3, [r2, #0]
}
 80017d6:	bf00      	nop
 80017d8:	46bd      	mov	sp, r7
 80017da:	bc80      	pop	{r7}
 80017dc:	4770      	bx	lr

080017de <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80017de:	b480      	push	{r7}
 80017e0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80017e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017ec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80017f0:	d101      	bne.n	80017f6 <LL_RCC_PLL_IsReady+0x18>
 80017f2:	2301      	movs	r3, #1
 80017f4:	e000      	b.n	80017f8 <LL_RCC_PLL_IsReady+0x1a>
 80017f6:	2300      	movs	r3, #0
}
 80017f8:	4618      	mov	r0, r3
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bc80      	pop	{r7}
 80017fe:	4770      	bx	lr

08001800 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001804:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001808:	68db      	ldr	r3, [r3, #12]
 800180a:	0a1b      	lsrs	r3, r3, #8
 800180c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8001810:	4618      	mov	r0, r3
 8001812:	46bd      	mov	sp, r7
 8001814:	bc80      	pop	{r7}
 8001816:	4770      	bx	lr

08001818 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800181c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001820:	68db      	ldr	r3, [r3, #12]
 8001822:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8001826:	4618      	mov	r0, r3
 8001828:	46bd      	mov	sp, r7
 800182a:	bc80      	pop	{r7}
 800182c:	4770      	bx	lr

0800182e <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800182e:	b480      	push	{r7}
 8001830:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001832:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001836:	68db      	ldr	r3, [r3, #12]
 8001838:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800183c:	4618      	mov	r0, r3
 800183e:	46bd      	mov	sp, r7
 8001840:	bc80      	pop	{r7}
 8001842:	4770      	bx	lr

08001844 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001848:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800184c:	68db      	ldr	r3, [r3, #12]
 800184e:	f003 0303 	and.w	r3, r3, #3
}
 8001852:	4618      	mov	r0, r3
 8001854:	46bd      	mov	sp, r7
 8001856:	bc80      	pop	{r7}
 8001858:	4770      	bx	lr

0800185a <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800185a:	b480      	push	{r7}
 800185c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800185e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001868:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800186c:	d101      	bne.n	8001872 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800186e:	2301      	movs	r3, #1
 8001870:	e000      	b.n	8001874 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8001872:	2300      	movs	r3, #0
}
 8001874:	4618      	mov	r0, r3
 8001876:	46bd      	mov	sp, r7
 8001878:	bc80      	pop	{r7}
 800187a:	4770      	bx	lr

0800187c <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8001880:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001884:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001888:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800188c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001890:	d101      	bne.n	8001896 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8001892:	2301      	movs	r3, #1
 8001894:	e000      	b.n	8001898 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8001896:	2300      	movs	r3, #0
}
 8001898:	4618      	mov	r0, r3
 800189a:	46bd      	mov	sp, r7
 800189c:	bc80      	pop	{r7}
 800189e:	4770      	bx	lr

080018a0 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80018a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80018b2:	d101      	bne.n	80018b8 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80018b4:	2301      	movs	r3, #1
 80018b6:	e000      	b.n	80018ba <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80018b8:	2300      	movs	r3, #0
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	46bd      	mov	sp, r7
 80018be:	bc80      	pop	{r7}
 80018c0:	4770      	bx	lr

080018c2 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80018c2:	b480      	push	{r7}
 80018c4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80018c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80018d0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80018d4:	d101      	bne.n	80018da <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80018d6:	2301      	movs	r3, #1
 80018d8:	e000      	b.n	80018dc <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80018da:	2300      	movs	r3, #0
}
 80018dc:	4618      	mov	r0, r3
 80018de:	46bd      	mov	sp, r7
 80018e0:	bc80      	pop	{r7}
 80018e2:	4770      	bx	lr

080018e4 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b088      	sub	sp, #32
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d101      	bne.n	80018f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	e36f      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018f6:	f7ff fece 	bl	8001696 <LL_RCC_GetSysClkSource>
 80018fa:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018fc:	f7ff ffa2 	bl	8001844 <LL_RCC_PLL_GetMainSource>
 8001900:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f003 0320 	and.w	r3, r3, #32
 800190a:	2b00      	cmp	r3, #0
 800190c:	f000 80c4 	beq.w	8001a98 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001910:	69fb      	ldr	r3, [r7, #28]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d005      	beq.n	8001922 <HAL_RCC_OscConfig+0x3e>
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	2b0c      	cmp	r3, #12
 800191a:	d176      	bne.n	8001a0a <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800191c:	69bb      	ldr	r3, [r7, #24]
 800191e:	2b01      	cmp	r3, #1
 8001920:	d173      	bne.n	8001a0a <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6a1b      	ldr	r3, [r3, #32]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d101      	bne.n	800192e <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800192a:	2301      	movs	r3, #1
 800192c:	e353      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001932:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f003 0308 	and.w	r3, r3, #8
 800193c:	2b00      	cmp	r3, #0
 800193e:	d005      	beq.n	800194c <HAL_RCC_OscConfig+0x68>
 8001940:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800194a:	e006      	b.n	800195a <HAL_RCC_OscConfig+0x76>
 800194c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001950:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001954:	091b      	lsrs	r3, r3, #4
 8001956:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800195a:	4293      	cmp	r3, r2
 800195c:	d222      	bcs.n	80019a4 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001962:	4618      	mov	r0, r3
 8001964:	f000 fd3c 	bl	80023e0 <RCC_SetFlashLatencyFromMSIRange>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e331      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001972:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800197c:	f043 0308 	orr.w	r3, r3, #8
 8001980:	6013      	str	r3, [r2, #0]
 8001982:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001990:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001994:	4313      	orrs	r3, r2
 8001996:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800199c:	4618      	mov	r0, r3
 800199e:	f7ff fe53 	bl	8001648 <LL_RCC_MSI_SetCalibTrimming>
 80019a2:	e021      	b.n	80019e8 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80019a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80019ae:	f043 0308 	orr.w	r3, r3, #8
 80019b2:	6013      	str	r3, [r2, #0]
 80019b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80019c6:	4313      	orrs	r3, r2
 80019c8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7ff fe3a 	bl	8001648 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019d8:	4618      	mov	r0, r3
 80019da:	f000 fd01 	bl	80023e0 <RCC_SetFlashLatencyFromMSIRange>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 80019e4:	2301      	movs	r3, #1
 80019e6:	e2f6      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80019e8:	f000 fcc2 	bl	8002370 <HAL_RCC_GetHCLKFreq>
 80019ec:	4603      	mov	r3, r0
 80019ee:	4aa7      	ldr	r2, [pc, #668]	@ (8001c8c <HAL_RCC_OscConfig+0x3a8>)
 80019f0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 80019f2:	4ba7      	ldr	r3, [pc, #668]	@ (8001c90 <HAL_RCC_OscConfig+0x3ac>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4618      	mov	r0, r3
 80019f8:	f7ff f9e4 	bl	8000dc4 <HAL_InitTick>
 80019fc:	4603      	mov	r3, r0
 80019fe:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8001a00:	7cfb      	ldrb	r3, [r7, #19]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d047      	beq.n	8001a96 <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 8001a06:	7cfb      	ldrb	r3, [r7, #19]
 8001a08:	e2e5      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6a1b      	ldr	r3, [r3, #32]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d02c      	beq.n	8001a6c <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001a12:	f7ff fdc6 	bl	80015a2 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a16:	f7ff fa21 	bl	8000e5c <HAL_GetTick>
 8001a1a:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8001a1c:	e008      	b.n	8001a30 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a1e:	f7ff fa1d 	bl	8000e5c <HAL_GetTick>
 8001a22:	4602      	mov	r2, r0
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	2b02      	cmp	r3, #2
 8001a2a:	d901      	bls.n	8001a30 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	e2d2      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8001a30:	f7ff fdd3 	bl	80015da <LL_RCC_MSI_IsReady>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d0f1      	beq.n	8001a1e <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a44:	f043 0308 	orr.w	r3, r3, #8
 8001a48:	6013      	str	r3, [r2, #0]
 8001a4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a58:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff fdef 	bl	8001648 <LL_RCC_MSI_SetCalibTrimming>
 8001a6a:	e015      	b.n	8001a98 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001a6c:	f7ff fda7 	bl	80015be <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a70:	f7ff f9f4 	bl	8000e5c <HAL_GetTick>
 8001a74:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8001a76:	e008      	b.n	8001a8a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a78:	f7ff f9f0 	bl	8000e5c <HAL_GetTick>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	2b02      	cmp	r3, #2
 8001a84:	d901      	bls.n	8001a8a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8001a86:	2303      	movs	r3, #3
 8001a88:	e2a5      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 8001a8a:	f7ff fda6 	bl	80015da <LL_RCC_MSI_IsReady>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d1f1      	bne.n	8001a78 <HAL_RCC_OscConfig+0x194>
 8001a94:	e000      	b.n	8001a98 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001a96:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 0301 	and.w	r3, r3, #1
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d058      	beq.n	8001b56 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001aa4:	69fb      	ldr	r3, [r7, #28]
 8001aa6:	2b08      	cmp	r3, #8
 8001aa8:	d005      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x1d2>
 8001aaa:	69fb      	ldr	r3, [r7, #28]
 8001aac:	2b0c      	cmp	r3, #12
 8001aae:	d108      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001ab0:	69bb      	ldr	r3, [r7, #24]
 8001ab2:	2b03      	cmp	r3, #3
 8001ab4:	d105      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d14b      	bne.n	8001b56 <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e289      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8001ac2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ae0:	d102      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x204>
 8001ae2:	f7ff fcae 	bl	8001442 <LL_RCC_HSE_Enable>
 8001ae6:	e00d      	b.n	8001b04 <HAL_RCC_OscConfig+0x220>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8001af0:	d104      	bne.n	8001afc <HAL_RCC_OscConfig+0x218>
 8001af2:	f7ff fc79 	bl	80013e8 <LL_RCC_HSE_EnableTcxo>
 8001af6:	f7ff fca4 	bl	8001442 <LL_RCC_HSE_Enable>
 8001afa:	e003      	b.n	8001b04 <HAL_RCC_OscConfig+0x220>
 8001afc:	f7ff fcaf 	bl	800145e <LL_RCC_HSE_Disable>
 8001b00:	f7ff fc80 	bl	8001404 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d012      	beq.n	8001b32 <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b0c:	f7ff f9a6 	bl	8000e5c <HAL_GetTick>
 8001b10:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8001b12:	e008      	b.n	8001b26 <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b14:	f7ff f9a2 	bl	8000e5c <HAL_GetTick>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	697b      	ldr	r3, [r7, #20]
 8001b1c:	1ad3      	subs	r3, r2, r3
 8001b1e:	2b64      	cmp	r3, #100	@ 0x64
 8001b20:	d901      	bls.n	8001b26 <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8001b22:	2303      	movs	r3, #3
 8001b24:	e257      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8001b26:	f7ff fca8 	bl	800147a <LL_RCC_HSE_IsReady>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d0f1      	beq.n	8001b14 <HAL_RCC_OscConfig+0x230>
 8001b30:	e011      	b.n	8001b56 <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b32:	f7ff f993 	bl	8000e5c <HAL_GetTick>
 8001b36:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8001b38:	e008      	b.n	8001b4c <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b3a:	f7ff f98f 	bl	8000e5c <HAL_GetTick>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	2b64      	cmp	r3, #100	@ 0x64
 8001b46:	d901      	bls.n	8001b4c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001b48:	2303      	movs	r3, #3
 8001b4a:	e244      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8001b4c:	f7ff fc95 	bl	800147a <LL_RCC_HSE_IsReady>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d1f1      	bne.n	8001b3a <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 0302 	and.w	r3, r3, #2
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d046      	beq.n	8001bf0 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	2b04      	cmp	r3, #4
 8001b66:	d005      	beq.n	8001b74 <HAL_RCC_OscConfig+0x290>
 8001b68:	69fb      	ldr	r3, [r7, #28]
 8001b6a:	2b0c      	cmp	r3, #12
 8001b6c:	d10e      	bne.n	8001b8c <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001b6e:	69bb      	ldr	r3, [r7, #24]
 8001b70:	2b02      	cmp	r3, #2
 8001b72:	d10b      	bne.n	8001b8c <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	691b      	ldr	r3, [r3, #16]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d101      	bne.n	8001b80 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	e22a      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	695b      	ldr	r3, [r3, #20]
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7ff fcb6 	bl	80014f6 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001b8a:	e031      	b.n	8001bf0 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	691b      	ldr	r3, [r3, #16]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d019      	beq.n	8001bc8 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b94:	f7ff fc82 	bl	800149c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b98:	f7ff f960 	bl	8000e5c <HAL_GetTick>
 8001b9c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8001b9e:	e008      	b.n	8001bb2 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ba0:	f7ff f95c 	bl	8000e5c <HAL_GetTick>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	697b      	ldr	r3, [r7, #20]
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	2b02      	cmp	r3, #2
 8001bac:	d901      	bls.n	8001bb2 <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	e211      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8001bb2:	f7ff fc8f 	bl	80014d4 <LL_RCC_HSI_IsReady>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d0f1      	beq.n	8001ba0 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	695b      	ldr	r3, [r3, #20]
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f7ff fc98 	bl	80014f6 <LL_RCC_HSI_SetCalibTrimming>
 8001bc6:	e013      	b.n	8001bf0 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bc8:	f7ff fc76 	bl	80014b8 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bcc:	f7ff f946 	bl	8000e5c <HAL_GetTick>
 8001bd0:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8001bd2:	e008      	b.n	8001be6 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bd4:	f7ff f942 	bl	8000e5c <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	2b02      	cmp	r3, #2
 8001be0:	d901      	bls.n	8001be6 <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8001be2:	2303      	movs	r3, #3
 8001be4:	e1f7      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 8001be6:	f7ff fc75 	bl	80014d4 <LL_RCC_HSI_IsReady>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d1f1      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f003 0308 	and.w	r3, r3, #8
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d06e      	beq.n	8001cda <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	699b      	ldr	r3, [r3, #24]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d056      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8001c04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c08:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c0c:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	69da      	ldr	r2, [r3, #28]
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	f003 0310 	and.w	r3, r3, #16
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	d031      	beq.n	8001c80 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	f003 0302 	and.w	r3, r3, #2
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d006      	beq.n	8001c34 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d101      	bne.n	8001c34 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	e1d0      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	f003 0301 	and.w	r3, r3, #1
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d013      	beq.n	8001c66 <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 8001c3e:	f7ff fc8f 	bl	8001560 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001c42:	f7ff f90b 	bl	8000e5c <HAL_GetTick>
 8001c46:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8001c48:	e008      	b.n	8001c5c <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c4a:	f7ff f907 	bl	8000e5c <HAL_GetTick>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	1ad3      	subs	r3, r2, r3
 8001c54:	2b11      	cmp	r3, #17
 8001c56:	d901      	bls.n	8001c5c <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	e1bc      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 8001c5c:	f7ff fc90 	bl	8001580 <LL_RCC_LSI_IsReady>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d1f1      	bne.n	8001c4a <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8001c66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c6e:	f023 0210 	bic.w	r2, r3, #16
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	69db      	ldr	r3, [r3, #28]
 8001c76:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c80:	f7ff fc5e 	bl	8001540 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c84:	f7ff f8ea 	bl	8000e5c <HAL_GetTick>
 8001c88:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8001c8a:	e00c      	b.n	8001ca6 <HAL_RCC_OscConfig+0x3c2>
 8001c8c:	20000000 	.word	0x20000000
 8001c90:	20000004 	.word	0x20000004
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c94:	f7ff f8e2 	bl	8000e5c <HAL_GetTick>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	2b11      	cmp	r3, #17
 8001ca0:	d901      	bls.n	8001ca6 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	e197      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 8001ca6:	f7ff fc6b 	bl	8001580 <LL_RCC_LSI_IsReady>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d0f1      	beq.n	8001c94 <HAL_RCC_OscConfig+0x3b0>
 8001cb0:	e013      	b.n	8001cda <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cb2:	f7ff fc55 	bl	8001560 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cb6:	f7ff f8d1 	bl	8000e5c <HAL_GetTick>
 8001cba:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8001cbc:	e008      	b.n	8001cd0 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cbe:	f7ff f8cd 	bl	8000e5c <HAL_GetTick>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	1ad3      	subs	r3, r2, r3
 8001cc8:	2b11      	cmp	r3, #17
 8001cca:	d901      	bls.n	8001cd0 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8001ccc:	2303      	movs	r3, #3
 8001cce:	e182      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8001cd0:	f7ff fc56 	bl	8001580 <LL_RCC_LSI_IsReady>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d1f1      	bne.n	8001cbe <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 0304 	and.w	r3, r3, #4
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	f000 80d8 	beq.w	8001e98 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001ce8:	f7ff fb6c 	bl	80013c4 <LL_PWR_IsEnabledBkUpAccess>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d113      	bne.n	8001d1a <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8001cf2:	f7ff fb4d 	bl	8001390 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cf6:	f7ff f8b1 	bl	8000e5c <HAL_GetTick>
 8001cfa:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001cfc:	e008      	b.n	8001d10 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cfe:	f7ff f8ad 	bl	8000e5c <HAL_GetTick>
 8001d02:	4602      	mov	r2, r0
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	1ad3      	subs	r3, r2, r3
 8001d08:	2b02      	cmp	r3, #2
 8001d0a:	d901      	bls.n	8001d10 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8001d0c:	2303      	movs	r3, #3
 8001d0e:	e162      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001d10:	f7ff fb58 	bl	80013c4 <LL_PWR_IsEnabledBkUpAccess>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d0f1      	beq.n	8001cfe <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	68db      	ldr	r3, [r3, #12]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d07b      	beq.n	8001e1a <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	68db      	ldr	r3, [r3, #12]
 8001d26:	2b85      	cmp	r3, #133	@ 0x85
 8001d28:	d003      	beq.n	8001d32 <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	68db      	ldr	r3, [r3, #12]
 8001d2e:	2b05      	cmp	r3, #5
 8001d30:	d109      	bne.n	8001d46 <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001d32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d3a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d3e:	f043 0304 	orr.w	r3, r3, #4
 8001d42:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d46:	f7ff f889 	bl	8000e5c <HAL_GetTick>
 8001d4a:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001d4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d54:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d58:	f043 0301 	orr.w	r3, r3, #1
 8001d5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8001d60:	e00a      	b.n	8001d78 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d62:	f7ff f87b 	bl	8000e5c <HAL_GetTick>
 8001d66:	4602      	mov	r2, r0
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	1ad3      	subs	r3, r2, r3
 8001d6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d901      	bls.n	8001d78 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8001d74:	2303      	movs	r3, #3
 8001d76:	e12e      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8001d78:	f7ff fbd1 	bl	800151e <LL_RCC_LSE_IsReady>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d0ef      	beq.n	8001d62 <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	68db      	ldr	r3, [r3, #12]
 8001d86:	2b81      	cmp	r3, #129	@ 0x81
 8001d88:	d003      	beq.n	8001d92 <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	2b85      	cmp	r3, #133	@ 0x85
 8001d90:	d121      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d92:	f7ff f863 	bl	8000e5c <HAL_GetTick>
 8001d96:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001d98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001da0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001da4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001da8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001dac:	e00a      	b.n	8001dc4 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dae:	f7ff f855 	bl	8000e5c <HAL_GetTick>
 8001db2:	4602      	mov	r2, r0
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d901      	bls.n	8001dc4 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	e108      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001dc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dcc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d0ec      	beq.n	8001dae <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001dd4:	e060      	b.n	8001e98 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dd6:	f7ff f841 	bl	8000e5c <HAL_GetTick>
 8001dda:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001ddc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001de4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001de8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001dec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001df0:	e00a      	b.n	8001e08 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001df2:	f7ff f833 	bl	8000e5c <HAL_GetTick>
 8001df6:	4602      	mov	r2, r0
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	1ad3      	subs	r3, r2, r3
 8001dfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d901      	bls.n	8001e08 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8001e04:	2303      	movs	r3, #3
 8001e06:	e0e6      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001e08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d1ec      	bne.n	8001df2 <HAL_RCC_OscConfig+0x50e>
 8001e18:	e03e      	b.n	8001e98 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e1a:	f7ff f81f 	bl	8000e5c <HAL_GetTick>
 8001e1e:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001e20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e28:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e2c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001e30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001e34:	e00a      	b.n	8001e4c <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e36:	f7ff f811 	bl	8000e5c <HAL_GetTick>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	1ad3      	subs	r3, r2, r3
 8001e40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d901      	bls.n	8001e4c <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001e48:	2303      	movs	r3, #3
 8001e4a:	e0c4      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001e4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d1ec      	bne.n	8001e36 <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e5c:	f7fe fffe 	bl	8000e5c <HAL_GetTick>
 8001e60:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001e62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e6a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e6e:	f023 0301 	bic.w	r3, r3, #1
 8001e72:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8001e76:	e00a      	b.n	8001e8e <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e78:	f7fe fff0 	bl	8000e5c <HAL_GetTick>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d901      	bls.n	8001e8e <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	e0a3      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 8001e8e:	f7ff fb46 	bl	800151e <LL_RCC_LSE_IsReady>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d1ef      	bne.n	8001e78 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	f000 8099 	beq.w	8001fd4 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	2b0c      	cmp	r3, #12
 8001ea6:	d06c      	beq.n	8001f82 <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eac:	2b02      	cmp	r3, #2
 8001eae:	d14b      	bne.n	8001f48 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eb0:	f7ff fc87 	bl	80017c2 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb4:	f7fe ffd2 	bl	8000e5c <HAL_GetTick>
 8001eb8:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8001eba:	e008      	b.n	8001ece <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ebc:	f7fe ffce 	bl	8000e5c <HAL_GetTick>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	2b0a      	cmp	r3, #10
 8001ec8:	d901      	bls.n	8001ece <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8001eca:	2303      	movs	r3, #3
 8001ecc:	e083      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8001ece:	f7ff fc86 	bl	80017de <LL_RCC_PLL_IsReady>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d1f1      	bne.n	8001ebc <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ed8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001edc:	68da      	ldr	r2, [r3, #12]
 8001ede:	4b40      	ldr	r3, [pc, #256]	@ (8001fe0 <HAL_RCC_OscConfig+0x6fc>)
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8001ee6:	687a      	ldr	r2, [r7, #4]
 8001ee8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001eea:	4311      	orrs	r1, r2
 8001eec:	687a      	ldr	r2, [r7, #4]
 8001eee:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001ef0:	0212      	lsls	r2, r2, #8
 8001ef2:	4311      	orrs	r1, r2
 8001ef4:	687a      	ldr	r2, [r7, #4]
 8001ef6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001ef8:	4311      	orrs	r1, r2
 8001efa:	687a      	ldr	r2, [r7, #4]
 8001efc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001efe:	4311      	orrs	r1, r2
 8001f00:	687a      	ldr	r2, [r7, #4]
 8001f02:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001f04:	430a      	orrs	r2, r1
 8001f06:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f0e:	f7ff fc4a 	bl	80017a6 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001f12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f16:	68db      	ldr	r3, [r3, #12]
 8001f18:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f20:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f22:	f7fe ff9b 	bl	8000e5c <HAL_GetTick>
 8001f26:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8001f28:	e008      	b.n	8001f3c <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f2a:	f7fe ff97 	bl	8000e5c <HAL_GetTick>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	1ad3      	subs	r3, r2, r3
 8001f34:	2b0a      	cmp	r3, #10
 8001f36:	d901      	bls.n	8001f3c <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8001f38:	2303      	movs	r3, #3
 8001f3a:	e04c      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 8001f3c:	f7ff fc4f 	bl	80017de <LL_RCC_PLL_IsReady>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d0f1      	beq.n	8001f2a <HAL_RCC_OscConfig+0x646>
 8001f46:	e045      	b.n	8001fd4 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f48:	f7ff fc3b 	bl	80017c2 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f4c:	f7fe ff86 	bl	8000e5c <HAL_GetTick>
 8001f50:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8001f52:	e008      	b.n	8001f66 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f54:	f7fe ff82 	bl	8000e5c <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	2b0a      	cmp	r3, #10
 8001f60:	d901      	bls.n	8001f66 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e037      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8001f66:	f7ff fc3a 	bl	80017de <LL_RCC_PLL_IsReady>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d1f1      	bne.n	8001f54 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8001f70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f74:	68da      	ldr	r2, [r3, #12]
 8001f76:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001f7a:	4b1a      	ldr	r3, [pc, #104]	@ (8001fe4 <HAL_RCC_OscConfig+0x700>)
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	60cb      	str	r3, [r1, #12]
 8001f80:	e028      	b.n	8001fd4 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d101      	bne.n	8001f8e <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e023      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001f8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f92:	68db      	ldr	r3, [r3, #12]
 8001f94:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8001f96:	69bb      	ldr	r3, [r7, #24]
 8001f98:	f003 0203 	and.w	r2, r3, #3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d115      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8001fa4:	69bb      	ldr	r3, [r7, #24]
 8001fa6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d10e      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8001fb2:	69bb      	ldr	r3, [r7, #24]
 8001fb4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fbc:	021b      	lsls	r3, r3, #8
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	d106      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8001fc2:	69bb      	ldr	r3, [r7, #24]
 8001fc4:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d001      	beq.n	8001fd4 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e000      	b.n	8001fd6 <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8001fd4:	2300      	movs	r3, #0
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3720      	adds	r7, #32
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	11c1808c 	.word	0x11c1808c
 8001fe4:	eefefffc 	.word	0xeefefffc

08001fe8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b084      	sub	sp, #16
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d101      	bne.n	8001ffc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e10f      	b.n	800221c <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ffc:	4b89      	ldr	r3, [pc, #548]	@ (8002224 <HAL_RCC_ClockConfig+0x23c>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f003 0307 	and.w	r3, r3, #7
 8002004:	683a      	ldr	r2, [r7, #0]
 8002006:	429a      	cmp	r2, r3
 8002008:	d91b      	bls.n	8002042 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800200a:	4b86      	ldr	r3, [pc, #536]	@ (8002224 <HAL_RCC_ClockConfig+0x23c>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f023 0207 	bic.w	r2, r3, #7
 8002012:	4984      	ldr	r1, [pc, #528]	@ (8002224 <HAL_RCC_ClockConfig+0x23c>)
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	4313      	orrs	r3, r2
 8002018:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800201a:	f7fe ff1f 	bl	8000e5c <HAL_GetTick>
 800201e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002020:	e008      	b.n	8002034 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002022:	f7fe ff1b 	bl	8000e5c <HAL_GetTick>
 8002026:	4602      	mov	r2, r0
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	2b02      	cmp	r3, #2
 800202e:	d901      	bls.n	8002034 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8002030:	2303      	movs	r3, #3
 8002032:	e0f3      	b.n	800221c <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002034:	4b7b      	ldr	r3, [pc, #492]	@ (8002224 <HAL_RCC_ClockConfig+0x23c>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 0307 	and.w	r3, r3, #7
 800203c:	683a      	ldr	r2, [r7, #0]
 800203e:	429a      	cmp	r2, r3
 8002040:	d1ef      	bne.n	8002022 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0302 	and.w	r3, r3, #2
 800204a:	2b00      	cmp	r3, #0
 800204c:	d016      	beq.n	800207c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	4618      	mov	r0, r3
 8002054:	f7ff fb2a 	bl	80016ac <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002058:	f7fe ff00 	bl	8000e5c <HAL_GetTick>
 800205c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800205e:	e008      	b.n	8002072 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002060:	f7fe fefc 	bl	8000e5c <HAL_GetTick>
 8002064:	4602      	mov	r2, r0
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	2b02      	cmp	r3, #2
 800206c:	d901      	bls.n	8002072 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800206e:	2303      	movs	r3, #3
 8002070:	e0d4      	b.n	800221c <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002072:	f7ff fbf2 	bl	800185a <LL_RCC_IsActiveFlag_HPRE>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d0f1      	beq.n	8002060 <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002084:	2b00      	cmp	r3, #0
 8002086:	d016      	beq.n	80020b6 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	695b      	ldr	r3, [r3, #20]
 800208c:	4618      	mov	r0, r3
 800208e:	f7ff fb20 	bl	80016d2 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002092:	f7fe fee3 	bl	8000e5c <HAL_GetTick>
 8002096:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002098:	e008      	b.n	80020ac <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800209a:	f7fe fedf 	bl	8000e5c <HAL_GetTick>
 800209e:	4602      	mov	r2, r0
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	1ad3      	subs	r3, r2, r3
 80020a4:	2b02      	cmp	r3, #2
 80020a6:	d901      	bls.n	80020ac <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80020a8:	2303      	movs	r3, #3
 80020aa:	e0b7      	b.n	800221c <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80020ac:	f7ff fbe6 	bl	800187c <LL_RCC_IsActiveFlag_SHDHPRE>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d0f1      	beq.n	800209a <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 0304 	and.w	r3, r3, #4
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d016      	beq.n	80020f0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	68db      	ldr	r3, [r3, #12]
 80020c6:	4618      	mov	r0, r3
 80020c8:	f7ff fb19 	bl	80016fe <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80020cc:	f7fe fec6 	bl	8000e5c <HAL_GetTick>
 80020d0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80020d2:	e008      	b.n	80020e6 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80020d4:	f7fe fec2 	bl	8000e5c <HAL_GetTick>
 80020d8:	4602      	mov	r2, r0
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d901      	bls.n	80020e6 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80020e2:	2303      	movs	r3, #3
 80020e4:	e09a      	b.n	800221c <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80020e6:	f7ff fbdb 	bl	80018a0 <LL_RCC_IsActiveFlag_PPRE1>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d0f1      	beq.n	80020d4 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f003 0308 	and.w	r3, r3, #8
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d017      	beq.n	800212c <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	691b      	ldr	r3, [r3, #16]
 8002100:	00db      	lsls	r3, r3, #3
 8002102:	4618      	mov	r0, r3
 8002104:	f7ff fb0e 	bl	8001724 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002108:	f7fe fea8 	bl	8000e5c <HAL_GetTick>
 800210c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800210e:	e008      	b.n	8002122 <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002110:	f7fe fea4 	bl	8000e5c <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	2b02      	cmp	r3, #2
 800211c:	d901      	bls.n	8002122 <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e07c      	b.n	800221c <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002122:	f7ff fbce 	bl	80018c2 <LL_RCC_IsActiveFlag_PPRE2>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d0f1      	beq.n	8002110 <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 0301 	and.w	r3, r3, #1
 8002134:	2b00      	cmp	r3, #0
 8002136:	d043      	beq.n	80021c0 <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	2b02      	cmp	r3, #2
 800213e:	d106      	bne.n	800214e <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8002140:	f7ff f99b 	bl	800147a <LL_RCC_HSE_IsReady>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d11e      	bne.n	8002188 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e066      	b.n	800221c <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	2b03      	cmp	r3, #3
 8002154:	d106      	bne.n	8002164 <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8002156:	f7ff fb42 	bl	80017de <LL_RCC_PLL_IsReady>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d113      	bne.n	8002188 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e05b      	b.n	800221c <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d106      	bne.n	800217a <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800216c:	f7ff fa35 	bl	80015da <LL_RCC_MSI_IsReady>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d108      	bne.n	8002188 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e050      	b.n	800221c <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800217a:	f7ff f9ab 	bl	80014d4 <LL_RCC_HSI_IsReady>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d101      	bne.n	8002188 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002184:	2301      	movs	r3, #1
 8002186:	e049      	b.n	800221c <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	4618      	mov	r0, r3
 800218e:	f7ff fa6f 	bl	8001670 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002192:	f7fe fe63 	bl	8000e5c <HAL_GetTick>
 8002196:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002198:	e00a      	b.n	80021b0 <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800219a:	f7fe fe5f 	bl	8000e5c <HAL_GetTick>
 800219e:	4602      	mov	r2, r0
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	1ad3      	subs	r3, r2, r3
 80021a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d901      	bls.n	80021b0 <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 80021ac:	2303      	movs	r3, #3
 80021ae:	e035      	b.n	800221c <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021b0:	f7ff fa71 	bl	8001696 <LL_RCC_GetSysClkSource>
 80021b4:	4602      	mov	r2, r0
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	429a      	cmp	r2, r3
 80021be:	d1ec      	bne.n	800219a <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021c0:	4b18      	ldr	r3, [pc, #96]	@ (8002224 <HAL_RCC_ClockConfig+0x23c>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 0307 	and.w	r3, r3, #7
 80021c8:	683a      	ldr	r2, [r7, #0]
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d21b      	bcs.n	8002206 <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021ce:	4b15      	ldr	r3, [pc, #84]	@ (8002224 <HAL_RCC_ClockConfig+0x23c>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f023 0207 	bic.w	r2, r3, #7
 80021d6:	4913      	ldr	r1, [pc, #76]	@ (8002224 <HAL_RCC_ClockConfig+0x23c>)
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	4313      	orrs	r3, r2
 80021dc:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021de:	f7fe fe3d 	bl	8000e5c <HAL_GetTick>
 80021e2:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021e4:	e008      	b.n	80021f8 <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80021e6:	f7fe fe39 	bl	8000e5c <HAL_GetTick>
 80021ea:	4602      	mov	r2, r0
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	2b02      	cmp	r3, #2
 80021f2:	d901      	bls.n	80021f8 <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 80021f4:	2303      	movs	r3, #3
 80021f6:	e011      	b.n	800221c <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002224 <HAL_RCC_ClockConfig+0x23c>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 0307 	and.w	r3, r3, #7
 8002200:	683a      	ldr	r2, [r7, #0]
 8002202:	429a      	cmp	r2, r3
 8002204:	d1ef      	bne.n	80021e6 <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002206:	f000 f8b3 	bl	8002370 <HAL_RCC_GetHCLKFreq>
 800220a:	4603      	mov	r3, r0
 800220c:	4a06      	ldr	r2, [pc, #24]	@ (8002228 <HAL_RCC_ClockConfig+0x240>)
 800220e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 8002210:	4b06      	ldr	r3, [pc, #24]	@ (800222c <HAL_RCC_ClockConfig+0x244>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4618      	mov	r0, r3
 8002216:	f7fe fdd5 	bl	8000dc4 <HAL_InitTick>
 800221a:	4603      	mov	r3, r0
}
 800221c:	4618      	mov	r0, r3
 800221e:	3710      	adds	r7, #16
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	58004000 	.word	0x58004000
 8002228:	20000000 	.word	0x20000000
 800222c:	20000004 	.word	0x20000004

08002230 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002230:	b590      	push	{r4, r7, lr}
 8002232:	b087      	sub	sp, #28
 8002234:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8002236:	2300      	movs	r3, #0
 8002238:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 800223a:	2300      	movs	r3, #0
 800223c:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800223e:	f7ff fa2a 	bl	8001696 <LL_RCC_GetSysClkSource>
 8002242:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002244:	f7ff fafe 	bl	8001844 <LL_RCC_PLL_GetMainSource>
 8002248:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d005      	beq.n	800225c <HAL_RCC_GetSysClockFreq+0x2c>
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	2b0c      	cmp	r3, #12
 8002254:	d139      	bne.n	80022ca <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2b01      	cmp	r3, #1
 800225a:	d136      	bne.n	80022ca <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 800225c:	f7ff f9cd 	bl	80015fa <LL_RCC_MSI_IsEnabledRangeSelect>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d115      	bne.n	8002292 <HAL_RCC_GetSysClockFreq+0x62>
 8002266:	f7ff f9c8 	bl	80015fa <LL_RCC_MSI_IsEnabledRangeSelect>
 800226a:	4603      	mov	r3, r0
 800226c:	2b01      	cmp	r3, #1
 800226e:	d106      	bne.n	800227e <HAL_RCC_GetSysClockFreq+0x4e>
 8002270:	f7ff f9d3 	bl	800161a <LL_RCC_MSI_GetRange>
 8002274:	4603      	mov	r3, r0
 8002276:	0a1b      	lsrs	r3, r3, #8
 8002278:	f003 030f 	and.w	r3, r3, #15
 800227c:	e005      	b.n	800228a <HAL_RCC_GetSysClockFreq+0x5a>
 800227e:	f7ff f9d7 	bl	8001630 <LL_RCC_MSI_GetRangeAfterStandby>
 8002282:	4603      	mov	r3, r0
 8002284:	0a1b      	lsrs	r3, r3, #8
 8002286:	f003 030f 	and.w	r3, r3, #15
 800228a:	4a36      	ldr	r2, [pc, #216]	@ (8002364 <HAL_RCC_GetSysClockFreq+0x134>)
 800228c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002290:	e014      	b.n	80022bc <HAL_RCC_GetSysClockFreq+0x8c>
 8002292:	f7ff f9b2 	bl	80015fa <LL_RCC_MSI_IsEnabledRangeSelect>
 8002296:	4603      	mov	r3, r0
 8002298:	2b01      	cmp	r3, #1
 800229a:	d106      	bne.n	80022aa <HAL_RCC_GetSysClockFreq+0x7a>
 800229c:	f7ff f9bd 	bl	800161a <LL_RCC_MSI_GetRange>
 80022a0:	4603      	mov	r3, r0
 80022a2:	091b      	lsrs	r3, r3, #4
 80022a4:	f003 030f 	and.w	r3, r3, #15
 80022a8:	e005      	b.n	80022b6 <HAL_RCC_GetSysClockFreq+0x86>
 80022aa:	f7ff f9c1 	bl	8001630 <LL_RCC_MSI_GetRangeAfterStandby>
 80022ae:	4603      	mov	r3, r0
 80022b0:	091b      	lsrs	r3, r3, #4
 80022b2:	f003 030f 	and.w	r3, r3, #15
 80022b6:	4a2b      	ldr	r2, [pc, #172]	@ (8002364 <HAL_RCC_GetSysClockFreq+0x134>)
 80022b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022bc:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d115      	bne.n	80022f0 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80022c8:	e012      	b.n	80022f0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	2b04      	cmp	r3, #4
 80022ce:	d102      	bne.n	80022d6 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80022d0:	4b25      	ldr	r3, [pc, #148]	@ (8002368 <HAL_RCC_GetSysClockFreq+0x138>)
 80022d2:	617b      	str	r3, [r7, #20]
 80022d4:	e00c      	b.n	80022f0 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	2b08      	cmp	r3, #8
 80022da:	d109      	bne.n	80022f0 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80022dc:	f7ff f8a0 	bl	8001420 <LL_RCC_HSE_IsEnabledDiv2>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d102      	bne.n	80022ec <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80022e6:	4b20      	ldr	r3, [pc, #128]	@ (8002368 <HAL_RCC_GetSysClockFreq+0x138>)
 80022e8:	617b      	str	r3, [r7, #20]
 80022ea:	e001      	b.n	80022f0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80022ec:	4b1f      	ldr	r3, [pc, #124]	@ (800236c <HAL_RCC_GetSysClockFreq+0x13c>)
 80022ee:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022f0:	f7ff f9d1 	bl	8001696 <LL_RCC_GetSysClkSource>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b0c      	cmp	r3, #12
 80022f8:	d12f      	bne.n	800235a <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80022fa:	f7ff faa3 	bl	8001844 <LL_RCC_PLL_GetMainSource>
 80022fe:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2b02      	cmp	r3, #2
 8002304:	d003      	beq.n	800230e <HAL_RCC_GetSysClockFreq+0xde>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2b03      	cmp	r3, #3
 800230a:	d003      	beq.n	8002314 <HAL_RCC_GetSysClockFreq+0xe4>
 800230c:	e00d      	b.n	800232a <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800230e:	4b16      	ldr	r3, [pc, #88]	@ (8002368 <HAL_RCC_GetSysClockFreq+0x138>)
 8002310:	60fb      	str	r3, [r7, #12]
        break;
 8002312:	e00d      	b.n	8002330 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002314:	f7ff f884 	bl	8001420 <LL_RCC_HSE_IsEnabledDiv2>
 8002318:	4603      	mov	r3, r0
 800231a:	2b01      	cmp	r3, #1
 800231c:	d102      	bne.n	8002324 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800231e:	4b12      	ldr	r3, [pc, #72]	@ (8002368 <HAL_RCC_GetSysClockFreq+0x138>)
 8002320:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8002322:	e005      	b.n	8002330 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8002324:	4b11      	ldr	r3, [pc, #68]	@ (800236c <HAL_RCC_GetSysClockFreq+0x13c>)
 8002326:	60fb      	str	r3, [r7, #12]
        break;
 8002328:	e002      	b.n	8002330 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	60fb      	str	r3, [r7, #12]
        break;
 800232e:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002330:	f7ff fa66 	bl	8001800 <LL_RCC_PLL_GetN>
 8002334:	4602      	mov	r2, r0
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	fb03 f402 	mul.w	r4, r3, r2
 800233c:	f7ff fa77 	bl	800182e <LL_RCC_PLL_GetDivider>
 8002340:	4603      	mov	r3, r0
 8002342:	091b      	lsrs	r3, r3, #4
 8002344:	3301      	adds	r3, #1
 8002346:	fbb4 f4f3 	udiv	r4, r4, r3
 800234a:	f7ff fa65 	bl	8001818 <LL_RCC_PLL_GetR>
 800234e:	4603      	mov	r3, r0
 8002350:	0f5b      	lsrs	r3, r3, #29
 8002352:	3301      	adds	r3, #1
 8002354:	fbb4 f3f3 	udiv	r3, r4, r3
 8002358:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800235a:	697b      	ldr	r3, [r7, #20]
}
 800235c:	4618      	mov	r0, r3
 800235e:	371c      	adds	r7, #28
 8002360:	46bd      	mov	sp, r7
 8002362:	bd90      	pop	{r4, r7, pc}
 8002364:	080048e8 	.word	0x080048e8
 8002368:	00f42400 	.word	0x00f42400
 800236c:	01e84800 	.word	0x01e84800

08002370 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002370:	b598      	push	{r3, r4, r7, lr}
 8002372:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002374:	f7ff ff5c 	bl	8002230 <HAL_RCC_GetSysClockFreq>
 8002378:	4604      	mov	r4, r0
 800237a:	f7ff f9e6 	bl	800174a <LL_RCC_GetAHBPrescaler>
 800237e:	4603      	mov	r3, r0
 8002380:	091b      	lsrs	r3, r3, #4
 8002382:	f003 030f 	and.w	r3, r3, #15
 8002386:	4a03      	ldr	r2, [pc, #12]	@ (8002394 <HAL_RCC_GetHCLKFreq+0x24>)
 8002388:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800238c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8002390:	4618      	mov	r0, r3
 8002392:	bd98      	pop	{r3, r4, r7, pc}
 8002394:	08004888 	.word	0x08004888

08002398 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002398:	b598      	push	{r3, r4, r7, lr}
 800239a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800239c:	f7ff ffe8 	bl	8002370 <HAL_RCC_GetHCLKFreq>
 80023a0:	4604      	mov	r4, r0
 80023a2:	f7ff f9ea 	bl	800177a <LL_RCC_GetAPB1Prescaler>
 80023a6:	4603      	mov	r3, r0
 80023a8:	0a1b      	lsrs	r3, r3, #8
 80023aa:	4a03      	ldr	r2, [pc, #12]	@ (80023b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80023ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023b0:	fa24 f303 	lsr.w	r3, r4, r3
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	bd98      	pop	{r3, r4, r7, pc}
 80023b8:	080048c8 	.word	0x080048c8

080023bc <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023bc:	b598      	push	{r3, r4, r7, lr}
 80023be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 80023c0:	f7ff ffd6 	bl	8002370 <HAL_RCC_GetHCLKFreq>
 80023c4:	4604      	mov	r4, r0
 80023c6:	f7ff f9e3 	bl	8001790 <LL_RCC_GetAPB2Prescaler>
 80023ca:	4603      	mov	r3, r0
 80023cc:	0adb      	lsrs	r3, r3, #11
 80023ce:	4a03      	ldr	r2, [pc, #12]	@ (80023dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80023d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023d4:	fa24 f303 	lsr.w	r3, r4, r3
}
 80023d8:	4618      	mov	r0, r3
 80023da:	bd98      	pop	{r3, r4, r7, pc}
 80023dc:	080048c8 	.word	0x080048c8

080023e0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80023e0:	b590      	push	{r4, r7, lr}
 80023e2:	b085      	sub	sp, #20
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	091b      	lsrs	r3, r3, #4
 80023ec:	f003 030f 	and.w	r3, r3, #15
 80023f0:	4a10      	ldr	r2, [pc, #64]	@ (8002434 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 80023f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023f6:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 80023f8:	f7ff f9b2 	bl	8001760 <LL_RCC_GetAHB3Prescaler>
 80023fc:	4603      	mov	r3, r0
 80023fe:	091b      	lsrs	r3, r3, #4
 8002400:	f003 030f 	and.w	r3, r3, #15
 8002404:	4a0c      	ldr	r2, [pc, #48]	@ (8002438 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8002406:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800240a:	68fa      	ldr	r2, [r7, #12]
 800240c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002410:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	4a09      	ldr	r2, [pc, #36]	@ (800243c <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8002416:	fba2 2303 	umull	r2, r3, r2, r3
 800241a:	0c9c      	lsrs	r4, r3, #18
 800241c:	f7fe ffc6 	bl	80013ac <HAL_PWREx_GetVoltageRange>
 8002420:	4603      	mov	r3, r0
 8002422:	4619      	mov	r1, r3
 8002424:	4620      	mov	r0, r4
 8002426:	f000 f80b 	bl	8002440 <RCC_SetFlashLatency>
 800242a:	4603      	mov	r3, r0
}
 800242c:	4618      	mov	r0, r3
 800242e:	3714      	adds	r7, #20
 8002430:	46bd      	mov	sp, r7
 8002432:	bd90      	pop	{r4, r7, pc}
 8002434:	080048e8 	.word	0x080048e8
 8002438:	08004888 	.word	0x08004888
 800243c:	431bde83 	.word	0x431bde83

08002440 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b08e      	sub	sp, #56	@ 0x38
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 800244a:	4a3a      	ldr	r2, [pc, #232]	@ (8002534 <RCC_SetFlashLatency+0xf4>)
 800244c:	f107 0320 	add.w	r3, r7, #32
 8002450:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002454:	6018      	str	r0, [r3, #0]
 8002456:	3304      	adds	r3, #4
 8002458:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 800245a:	4a37      	ldr	r2, [pc, #220]	@ (8002538 <RCC_SetFlashLatency+0xf8>)
 800245c:	f107 0318 	add.w	r3, r7, #24
 8002460:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002464:	6018      	str	r0, [r3, #0]
 8002466:	3304      	adds	r3, #4
 8002468:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 800246a:	4a34      	ldr	r2, [pc, #208]	@ (800253c <RCC_SetFlashLatency+0xfc>)
 800246c:	f107 030c 	add.w	r3, r7, #12
 8002470:	ca07      	ldmia	r2, {r0, r1, r2}
 8002472:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002476:	2300      	movs	r3, #0
 8002478:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002480:	d11b      	bne.n	80024ba <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002482:	2300      	movs	r3, #0
 8002484:	633b      	str	r3, [r7, #48]	@ 0x30
 8002486:	e014      	b.n	80024b2 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8002488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800248a:	005b      	lsls	r3, r3, #1
 800248c:	3338      	adds	r3, #56	@ 0x38
 800248e:	443b      	add	r3, r7
 8002490:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002494:	461a      	mov	r2, r3
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4293      	cmp	r3, r2
 800249a:	d807      	bhi.n	80024ac <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800249c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800249e:	009b      	lsls	r3, r3, #2
 80024a0:	3338      	adds	r3, #56	@ 0x38
 80024a2:	443b      	add	r3, r7
 80024a4:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80024a8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80024aa:	e021      	b.n	80024f0 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80024ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024ae:	3301      	adds	r3, #1
 80024b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80024b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024b4:	2b02      	cmp	r3, #2
 80024b6:	d9e7      	bls.n	8002488 <RCC_SetFlashLatency+0x48>
 80024b8:	e01a      	b.n	80024f0 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80024ba:	2300      	movs	r3, #0
 80024bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024be:	e014      	b.n	80024ea <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80024c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024c2:	005b      	lsls	r3, r3, #1
 80024c4:	3338      	adds	r3, #56	@ 0x38
 80024c6:	443b      	add	r3, r7
 80024c8:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 80024cc:	461a      	mov	r2, r3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d807      	bhi.n	80024e4 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80024d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	3338      	adds	r3, #56	@ 0x38
 80024da:	443b      	add	r3, r7
 80024dc:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80024e0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80024e2:	e005      	b.n	80024f0 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80024e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024e6:	3301      	adds	r3, #1
 80024e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	d9e7      	bls.n	80024c0 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80024f0:	4b13      	ldr	r3, [pc, #76]	@ (8002540 <RCC_SetFlashLatency+0x100>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f023 0207 	bic.w	r2, r3, #7
 80024f8:	4911      	ldr	r1, [pc, #68]	@ (8002540 <RCC_SetFlashLatency+0x100>)
 80024fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024fc:	4313      	orrs	r3, r2
 80024fe:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002500:	f7fe fcac 	bl	8000e5c <HAL_GetTick>
 8002504:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002506:	e008      	b.n	800251a <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002508:	f7fe fca8 	bl	8000e5c <HAL_GetTick>
 800250c:	4602      	mov	r2, r0
 800250e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002510:	1ad3      	subs	r3, r2, r3
 8002512:	2b02      	cmp	r3, #2
 8002514:	d901      	bls.n	800251a <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8002516:	2303      	movs	r3, #3
 8002518:	e007      	b.n	800252a <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800251a:	4b09      	ldr	r3, [pc, #36]	@ (8002540 <RCC_SetFlashLatency+0x100>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f003 0307 	and.w	r3, r3, #7
 8002522:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002524:	429a      	cmp	r2, r3
 8002526:	d1ef      	bne.n	8002508 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8002528:	2300      	movs	r3, #0
}
 800252a:	4618      	mov	r0, r3
 800252c:	3738      	adds	r7, #56	@ 0x38
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	0800486c 	.word	0x0800486c
 8002538:	08004874 	.word	0x08004874
 800253c:	0800487c 	.word	0x0800487c
 8002540:	58004000 	.word	0x58004000

08002544 <LL_RCC_LSE_IsReady>:
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002548:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800254c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002550:	f003 0302 	and.w	r3, r3, #2
 8002554:	2b02      	cmp	r3, #2
 8002556:	d101      	bne.n	800255c <LL_RCC_LSE_IsReady+0x18>
 8002558:	2301      	movs	r3, #1
 800255a:	e000      	b.n	800255e <LL_RCC_LSE_IsReady+0x1a>
 800255c:	2300      	movs	r3, #0
}
 800255e:	4618      	mov	r0, r3
 8002560:	46bd      	mov	sp, r7
 8002562:	bc80      	pop	{r7}
 8002564:	4770      	bx	lr

08002566 <LL_RCC_SetUSARTClockSource>:
{
 8002566:	b480      	push	{r7}
 8002568:	b083      	sub	sp, #12
 800256a:	af00      	add	r7, sp, #0
 800256c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 800256e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002572:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	0c1b      	lsrs	r3, r3, #16
 800257a:	43db      	mvns	r3, r3
 800257c:	401a      	ands	r2, r3
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	b29b      	uxth	r3, r3
 8002582:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002586:	4313      	orrs	r3, r2
 8002588:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800258c:	bf00      	nop
 800258e:	370c      	adds	r7, #12
 8002590:	46bd      	mov	sp, r7
 8002592:	bc80      	pop	{r7}
 8002594:	4770      	bx	lr

08002596 <LL_RCC_SetI2SClockSource>:
{
 8002596:	b480      	push	{r7}
 8002598:	b083      	sub	sp, #12
 800259a:	af00      	add	r7, sp, #0
 800259c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 800259e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025a6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80025aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4313      	orrs	r3, r2
 80025b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80025b6:	bf00      	nop
 80025b8:	370c      	adds	r7, #12
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bc80      	pop	{r7}
 80025be:	4770      	bx	lr

080025c0 <LL_RCC_SetLPUARTClockSource>:
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80025c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025d0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80025d4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	4313      	orrs	r3, r2
 80025dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80025e0:	bf00      	nop
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bc80      	pop	{r7}
 80025e8:	4770      	bx	lr

080025ea <LL_RCC_SetI2CClockSource>:
{
 80025ea:	b480      	push	{r7}
 80025ec:	b083      	sub	sp, #12
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80025f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025f6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	091b      	lsrs	r3, r3, #4
 80025fe:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8002602:	43db      	mvns	r3, r3
 8002604:	401a      	ands	r2, r3
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	011b      	lsls	r3, r3, #4
 800260a:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800260e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002612:	4313      	orrs	r3, r2
 8002614:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002618:	bf00      	nop
 800261a:	370c      	adds	r7, #12
 800261c:	46bd      	mov	sp, r7
 800261e:	bc80      	pop	{r7}
 8002620:	4770      	bx	lr

08002622 <LL_RCC_SetLPTIMClockSource>:
{
 8002622:	b480      	push	{r7}
 8002624:	b083      	sub	sp, #12
 8002626:	af00      	add	r7, sp, #0
 8002628:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800262a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800262e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	0c1b      	lsrs	r3, r3, #16
 8002636:	041b      	lsls	r3, r3, #16
 8002638:	43db      	mvns	r3, r3
 800263a:	401a      	ands	r2, r3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	041b      	lsls	r3, r3, #16
 8002640:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002644:	4313      	orrs	r3, r2
 8002646:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800264a:	bf00      	nop
 800264c:	370c      	adds	r7, #12
 800264e:	46bd      	mov	sp, r7
 8002650:	bc80      	pop	{r7}
 8002652:	4770      	bx	lr

08002654 <LL_RCC_SetRNGClockSource>:
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800265c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002660:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002664:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8002668:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	4313      	orrs	r3, r2
 8002670:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002674:	bf00      	nop
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	bc80      	pop	{r7}
 800267c:	4770      	bx	lr

0800267e <LL_RCC_SetADCClockSource>:
{
 800267e:	b480      	push	{r7}
 8002680:	b083      	sub	sp, #12
 8002682:	af00      	add	r7, sp, #0
 8002684:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8002686:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800268a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800268e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002692:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	4313      	orrs	r3, r2
 800269a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800269e:	bf00      	nop
 80026a0:	370c      	adds	r7, #12
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bc80      	pop	{r7}
 80026a6:	4770      	bx	lr

080026a8 <LL_RCC_SetRTCClockSource>:
{
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80026b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80026bc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80026c8:	bf00      	nop
 80026ca:	370c      	adds	r7, #12
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bc80      	pop	{r7}
 80026d0:	4770      	bx	lr

080026d2 <LL_RCC_GetRTCClockSource>:
{
 80026d2:	b480      	push	{r7}
 80026d4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80026d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bc80      	pop	{r7}
 80026e8:	4770      	bx	lr

080026ea <LL_RCC_ForceBackupDomainReset>:
{
 80026ea:	b480      	push	{r7}
 80026ec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80026ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80026fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002702:	bf00      	nop
 8002704:	46bd      	mov	sp, r7
 8002706:	bc80      	pop	{r7}
 8002708:	4770      	bx	lr

0800270a <LL_RCC_ReleaseBackupDomainReset>:
{
 800270a:	b480      	push	{r7}
 800270c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800270e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002712:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002716:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800271a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800271e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002722:	bf00      	nop
 8002724:	46bd      	mov	sp, r7
 8002726:	bc80      	pop	{r7}
 8002728:	4770      	bx	lr
	...

0800272c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b086      	sub	sp, #24
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8002734:	2300      	movs	r3, #0
 8002736:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8002738:	2300      	movs	r3, #0
 800273a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800273c:	2300      	movs	r3, #0
 800273e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002748:	2b00      	cmp	r3, #0
 800274a:	d058      	beq.n	80027fe <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 800274c:	f7fe fe20 	bl	8001390 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002750:	f7fe fb84 	bl	8000e5c <HAL_GetTick>
 8002754:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8002756:	e009      	b.n	800276c <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002758:	f7fe fb80 	bl	8000e5c <HAL_GetTick>
 800275c:	4602      	mov	r2, r0
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	2b02      	cmp	r3, #2
 8002764:	d902      	bls.n	800276c <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8002766:	2303      	movs	r3, #3
 8002768:	74fb      	strb	r3, [r7, #19]
        break;
 800276a:	e006      	b.n	800277a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800276c:	4b7b      	ldr	r3, [pc, #492]	@ (800295c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002774:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002778:	d1ee      	bne.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 800277a:	7cfb      	ldrb	r3, [r7, #19]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d13c      	bne.n	80027fa <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8002780:	f7ff ffa7 	bl	80026d2 <LL_RCC_GetRTCClockSource>
 8002784:	4602      	mov	r2, r0
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800278a:	429a      	cmp	r2, r3
 800278c:	d00f      	beq.n	80027ae <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800278e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002792:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002796:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800279a:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800279c:	f7ff ffa5 	bl	80026ea <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 80027a0:	f7ff ffb3 	bl	800270a <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80027a4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	f003 0302 	and.w	r3, r3, #2
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d014      	beq.n	80027e2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027b8:	f7fe fb50 	bl	8000e5c <HAL_GetTick>
 80027bc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 80027be:	e00b      	b.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027c0:	f7fe fb4c 	bl	8000e5c <HAL_GetTick>
 80027c4:	4602      	mov	r2, r0
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d902      	bls.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	74fb      	strb	r3, [r7, #19]
            break;
 80027d6:	e004      	b.n	80027e2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 80027d8:	f7ff feb4 	bl	8002544 <LL_RCC_LSE_IsReady>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d1ee      	bne.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 80027e2:	7cfb      	ldrb	r3, [r7, #19]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d105      	bne.n	80027f4 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027ec:	4618      	mov	r0, r3
 80027ee:	f7ff ff5b 	bl	80026a8 <LL_RCC_SetRTCClockSource>
 80027f2:	e004      	b.n	80027fe <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80027f4:	7cfb      	ldrb	r3, [r7, #19]
 80027f6:	74bb      	strb	r3, [r7, #18]
 80027f8:	e001      	b.n	80027fe <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027fa:	7cfb      	ldrb	r3, [r7, #19]
 80027fc:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 0301 	and.w	r3, r3, #1
 8002806:	2b00      	cmp	r3, #0
 8002808:	d004      	beq.n	8002814 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	4618      	mov	r0, r3
 8002810:	f7ff fea9 	bl	8002566 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f003 0302 	and.w	r3, r3, #2
 800281c:	2b00      	cmp	r3, #0
 800281e:	d004      	beq.n	800282a <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	4618      	mov	r0, r3
 8002826:	f7ff fe9e 	bl	8002566 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0320 	and.w	r3, r3, #32
 8002832:	2b00      	cmp	r3, #0
 8002834:	d004      	beq.n	8002840 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	691b      	ldr	r3, [r3, #16]
 800283a:	4618      	mov	r0, r3
 800283c:	f7ff fec0 	bl	80025c0 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002848:	2b00      	cmp	r3, #0
 800284a:	d004      	beq.n	8002856 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6a1b      	ldr	r3, [r3, #32]
 8002850:	4618      	mov	r0, r3
 8002852:	f7ff fee6 	bl	8002622 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800285e:	2b00      	cmp	r3, #0
 8002860:	d004      	beq.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002866:	4618      	mov	r0, r3
 8002868:	f7ff fedb 	bl	8002622 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002874:	2b00      	cmp	r3, #0
 8002876:	d004      	beq.n	8002882 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800287c:	4618      	mov	r0, r3
 800287e:	f7ff fed0 	bl	8002622 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800288a:	2b00      	cmp	r3, #0
 800288c:	d004      	beq.n	8002898 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	695b      	ldr	r3, [r3, #20]
 8002892:	4618      	mov	r0, r3
 8002894:	f7ff fea9 	bl	80025ea <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d004      	beq.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	699b      	ldr	r3, [r3, #24]
 80028a8:	4618      	mov	r0, r3
 80028aa:	f7ff fe9e 	bl	80025ea <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d004      	beq.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	69db      	ldr	r3, [r3, #28]
 80028be:	4618      	mov	r0, r3
 80028c0:	f7ff fe93 	bl	80025ea <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f003 0310 	and.w	r3, r3, #16
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d011      	beq.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	68db      	ldr	r3, [r3, #12]
 80028d4:	4618      	mov	r0, r3
 80028d6:	f7ff fe5e 	bl	8002596 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	68db      	ldr	r3, [r3, #12]
 80028de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80028e2:	d107      	bne.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 80028e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028e8:	68db      	ldr	r3, [r3, #12]
 80028ea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80028ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028f2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d010      	beq.n	8002922 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002904:	4618      	mov	r0, r3
 8002906:	f7ff fea5 	bl	8002654 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800290e:	2b00      	cmp	r3, #0
 8002910:	d107      	bne.n	8002922 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8002912:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800291c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002920:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d011      	beq.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002932:	4618      	mov	r0, r3
 8002934:	f7ff fea3 	bl	800267e <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800293c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002940:	d107      	bne.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002942:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800294c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002950:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8002952:	7cbb      	ldrb	r3, [r7, #18]
}
 8002954:	4618      	mov	r0, r3
 8002956:	3718      	adds	r7, #24
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	58000400 	.word	0x58000400

08002960 <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 8002960:	b480      	push	{r7}
 8002962:	b083      	sub	sp, #12
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8002968:	4b06      	ldr	r3, [pc, #24]	@ (8002984 <LL_PWR_SetRadioBusyTrigger+0x24>)
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8002970:	4904      	ldr	r1, [pc, #16]	@ (8002984 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	4313      	orrs	r3, r2
 8002976:	608b      	str	r3, [r1, #8]
}
 8002978:	bf00      	nop
 800297a:	370c      	adds	r7, #12
 800297c:	46bd      	mov	sp, r7
 800297e:	bc80      	pop	{r7}
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop
 8002984:	58000400 	.word	0x58000400

08002988 <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800298c:	4b05      	ldr	r3, [pc, #20]	@ (80029a4 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800298e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002992:	4a04      	ldr	r2, [pc, #16]	@ (80029a4 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8002994:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002998:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800299c:	bf00      	nop
 800299e:	46bd      	mov	sp, r7
 80029a0:	bc80      	pop	{r7}
 80029a2:	4770      	bx	lr
 80029a4:	58000400 	.word	0x58000400

080029a8 <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 80029a8:	b480      	push	{r7}
 80029aa:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80029ac:	4b05      	ldr	r3, [pc, #20]	@ (80029c4 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 80029ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029b2:	4a04      	ldr	r2, [pc, #16]	@ (80029c4 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 80029b4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80029b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80029bc:	bf00      	nop
 80029be:	46bd      	mov	sp, r7
 80029c0:	bc80      	pop	{r7}
 80029c2:	4770      	bx	lr
 80029c4:	58000400 	.word	0x58000400

080029c8 <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 80029c8:	b480      	push	{r7}
 80029ca:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 80029cc:	4b03      	ldr	r3, [pc, #12]	@ (80029dc <LL_PWR_ClearFlag_RFBUSY+0x14>)
 80029ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80029d2:	619a      	str	r2, [r3, #24]
}
 80029d4:	bf00      	nop
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bc80      	pop	{r7}
 80029da:	4770      	bx	lr
 80029dc:	58000400 	.word	0x58000400

080029e0 <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 80029e0:	b480      	push	{r7}
 80029e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 80029e4:	4b06      	ldr	r3, [pc, #24]	@ (8002a00 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 80029e6:	695b      	ldr	r3, [r3, #20]
 80029e8:	f003 0302 	and.w	r3, r3, #2
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	d101      	bne.n	80029f4 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 80029f0:	2301      	movs	r3, #1
 80029f2:	e000      	b.n	80029f6 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bc80      	pop	{r7}
 80029fc:	4770      	bx	lr
 80029fe:	bf00      	nop
 8002a00:	58000400 	.word	0x58000400

08002a04 <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 8002a04:	b480      	push	{r7}
 8002a06:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8002a08:	4b06      	ldr	r3, [pc, #24]	@ (8002a24 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8002a0a:	695b      	ldr	r3, [r3, #20]
 8002a0c:	f003 0304 	and.w	r3, r3, #4
 8002a10:	2b04      	cmp	r3, #4
 8002a12:	d101      	bne.n	8002a18 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8002a14:	2301      	movs	r3, #1
 8002a16:	e000      	b.n	8002a1a <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8002a18:	2300      	movs	r3, #0
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bc80      	pop	{r7}
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop
 8002a24:	58000400 	.word	0x58000400

08002a28 <LL_RCC_RF_DisableReset>:
{
 8002a28:	b480      	push	{r7}
 8002a2a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8002a2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a34:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002a38:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002a3c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002a40:	bf00      	nop
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bc80      	pop	{r7}
 8002a46:	4770      	bx	lr

08002a48 <LL_RCC_IsRFUnderReset>:
{
 8002a48:	b480      	push	{r7}
 8002a4a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8002a4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a50:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a54:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a58:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002a5c:	d101      	bne.n	8002a62 <LL_RCC_IsRFUnderReset+0x1a>
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e000      	b.n	8002a64 <LL_RCC_IsRFUnderReset+0x1c>
 8002a62:	2300      	movs	r3, #0
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bc80      	pop	{r7}
 8002a6a:	4770      	bx	lr

08002a6c <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8002a74:	4b06      	ldr	r3, [pc, #24]	@ (8002a90 <LL_EXTI_EnableIT_32_63+0x24>)
 8002a76:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8002a7a:	4905      	ldr	r1, [pc, #20]	@ (8002a90 <LL_EXTI_EnableIT_32_63+0x24>)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8002a84:	bf00      	nop
 8002a86:	370c      	adds	r7, #12
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bc80      	pop	{r7}
 8002a8c:	4770      	bx	lr
 8002a8e:	bf00      	nop
 8002a90:	58000800 	.word	0x58000800

08002a94 <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b084      	sub	sp, #16
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d103      	bne.n	8002aaa <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	73fb      	strb	r3, [r7, #15]
    return status;
 8002aa6:	7bfb      	ldrb	r3, [r7, #15]
 8002aa8:	e052      	b.n	8002b50 <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	799b      	ldrb	r3, [r3, #6]
 8002ab2:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8002ab4:	7bbb      	ldrb	r3, [r7, #14]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d002      	beq.n	8002ac0 <HAL_SUBGHZ_Init+0x2c>
 8002aba:	7bbb      	ldrb	r3, [r7, #14]
 8002abc:	2b03      	cmp	r3, #3
 8002abe:	d109      	bne.n	8002ad4 <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f7fe f866 	bl	8000b98 <HAL_SUBGHZ_MspInit>
#if defined(CORE_CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8002acc:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002ad0:	f7ff ffcc 	bl	8002a6c <LL_EXTI_EnableIT_32_63>
#endif /* CORE_CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8002ad4:	7bbb      	ldrb	r3, [r7, #14]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d126      	bne.n	8002b28 <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2202      	movs	r2, #2
 8002ade:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 8002ae0:	f7ff ffa2 	bl	8002a28 <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002ae4:	4b1c      	ldr	r3, [pc, #112]	@ (8002b58 <HAL_SUBGHZ_Init+0xc4>)
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	4613      	mov	r3, r2
 8002aea:	00db      	lsls	r3, r3, #3
 8002aec:	1a9b      	subs	r3, r3, r2
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	0cdb      	lsrs	r3, r3, #19
 8002af2:	2264      	movs	r2, #100	@ 0x64
 8002af4:	fb02 f303 	mul.w	r3, r2, r3
 8002af8:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d105      	bne.n	8002b0c <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2201      	movs	r2, #1
 8002b08:	609a      	str	r2, [r3, #8]
        break;
 8002b0a:	e007      	b.n	8002b1c <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	3b01      	subs	r3, #1
 8002b10:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 8002b12:	f7ff ff99 	bl	8002a48 <LL_RCC_IsRFUnderReset>
 8002b16:	4603      	mov	r3, r0
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d1ee      	bne.n	8002afa <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002b1c:	f7ff ff34 	bl	8002988 <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CORE_CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8002b20:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002b24:	f7ff ff1c 	bl	8002960 <LL_PWR_SetRadioBusyTrigger>
#endif /* CORE_CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8002b28:	f7ff ff4e 	bl	80029c8 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8002b2c:	7bfb      	ldrb	r3, [r7, #15]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d10a      	bne.n	8002b48 <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4618      	mov	r0, r3
 8002b38:	f000 fa64 	bl	8003004 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2200      	movs	r2, #0
 8002b46:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	719a      	strb	r2, [r3, #6]

  return status;
 8002b4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	3710      	adds	r7, #16
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	20000000 	.word	0x20000000

08002b5c <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b086      	sub	sp, #24
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	60f8      	str	r0, [r7, #12]
 8002b64:	607a      	str	r2, [r7, #4]
 8002b66:	461a      	mov	r2, r3
 8002b68:	460b      	mov	r3, r1
 8002b6a:	817b      	strh	r3, [r7, #10]
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	799b      	ldrb	r3, [r3, #6]
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	2b01      	cmp	r3, #1
 8002b78:	d14a      	bne.n	8002c10 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	795b      	ldrb	r3, [r3, #5]
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d101      	bne.n	8002b86 <HAL_SUBGHZ_WriteRegisters+0x2a>
 8002b82:	2302      	movs	r3, #2
 8002b84:	e045      	b.n	8002c12 <HAL_SUBGHZ_WriteRegisters+0xb6>
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2201      	movs	r2, #1
 8002b8a:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	2202      	movs	r2, #2
 8002b90:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002b92:	68f8      	ldr	r0, [r7, #12]
 8002b94:	f000 fb04 	bl	80031a0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002b98:	f7ff ff06 	bl	80029a8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8002b9c:	210d      	movs	r1, #13
 8002b9e:	68f8      	ldr	r0, [r7, #12]
 8002ba0:	f000 fa50 	bl	8003044 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8002ba4:	897b      	ldrh	r3, [r7, #10]
 8002ba6:	0a1b      	lsrs	r3, r3, #8
 8002ba8:	b29b      	uxth	r3, r3
 8002baa:	b2db      	uxtb	r3, r3
 8002bac:	4619      	mov	r1, r3
 8002bae:	68f8      	ldr	r0, [r7, #12]
 8002bb0:	f000 fa48 	bl	8003044 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8002bb4:	897b      	ldrh	r3, [r7, #10]
 8002bb6:	b2db      	uxtb	r3, r3
 8002bb8:	4619      	mov	r1, r3
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	f000 fa42 	bl	8003044 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	82bb      	strh	r3, [r7, #20]
 8002bc4:	e00a      	b.n	8002bdc <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8002bc6:	8abb      	ldrh	r3, [r7, #20]
 8002bc8:	687a      	ldr	r2, [r7, #4]
 8002bca:	4413      	add	r3, r2
 8002bcc:	781b      	ldrb	r3, [r3, #0]
 8002bce:	4619      	mov	r1, r3
 8002bd0:	68f8      	ldr	r0, [r7, #12]
 8002bd2:	f000 fa37 	bl	8003044 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8002bd6:	8abb      	ldrh	r3, [r7, #20]
 8002bd8:	3301      	adds	r3, #1
 8002bda:	82bb      	strh	r3, [r7, #20]
 8002bdc:	8aba      	ldrh	r2, [r7, #20]
 8002bde:	893b      	ldrh	r3, [r7, #8]
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d3f0      	bcc.n	8002bc6 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002be4:	f7ff fed0 	bl	8002988 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002be8:	68f8      	ldr	r0, [r7, #12]
 8002bea:	f000 fafd 	bl	80031e8 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d002      	beq.n	8002bfc <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	75fb      	strb	r3, [r7, #23]
 8002bfa:	e001      	b.n	8002c00 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2201      	movs	r2, #1
 8002c04:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	715a      	strb	r2, [r3, #5]

    return status;
 8002c0c:	7dfb      	ldrb	r3, [r7, #23]
 8002c0e:	e000      	b.n	8002c12 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8002c10:	2302      	movs	r3, #2
  }
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3718      	adds	r7, #24
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	b086      	sub	sp, #24
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	60f8      	str	r0, [r7, #12]
 8002c22:	607a      	str	r2, [r7, #4]
 8002c24:	461a      	mov	r2, r3
 8002c26:	460b      	mov	r3, r1
 8002c28:	72fb      	strb	r3, [r7, #11]
 8002c2a:	4613      	mov	r3, r2
 8002c2c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	799b      	ldrb	r3, [r3, #6]
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	d14a      	bne.n	8002cce <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	795b      	ldrb	r3, [r3, #5]
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d101      	bne.n	8002c44 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8002c40:	2302      	movs	r3, #2
 8002c42:	e045      	b.n	8002cd0 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2201      	movs	r2, #1
 8002c48:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002c4a:	68f8      	ldr	r0, [r7, #12]
 8002c4c:	f000 faa8 	bl	80031a0 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8002c50:	7afb      	ldrb	r3, [r7, #11]
 8002c52:	2b84      	cmp	r3, #132	@ 0x84
 8002c54:	d002      	beq.n	8002c5c <HAL_SUBGHZ_ExecSetCmd+0x42>
 8002c56:	7afb      	ldrb	r3, [r7, #11]
 8002c58:	2b94      	cmp	r3, #148	@ 0x94
 8002c5a:	d103      	bne.n	8002c64 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2201      	movs	r2, #1
 8002c60:	711a      	strb	r2, [r3, #4]
 8002c62:	e002      	b.n	8002c6a <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2200      	movs	r2, #0
 8002c68:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002c6a:	f7ff fe9d 	bl	80029a8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8002c6e:	7afb      	ldrb	r3, [r7, #11]
 8002c70:	4619      	mov	r1, r3
 8002c72:	68f8      	ldr	r0, [r7, #12]
 8002c74:	f000 f9e6 	bl	8003044 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002c78:	2300      	movs	r3, #0
 8002c7a:	82bb      	strh	r3, [r7, #20]
 8002c7c:	e00a      	b.n	8002c94 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8002c7e:	8abb      	ldrh	r3, [r7, #20]
 8002c80:	687a      	ldr	r2, [r7, #4]
 8002c82:	4413      	add	r3, r2
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	4619      	mov	r1, r3
 8002c88:	68f8      	ldr	r0, [r7, #12]
 8002c8a:	f000 f9db 	bl	8003044 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8002c8e:	8abb      	ldrh	r3, [r7, #20]
 8002c90:	3301      	adds	r3, #1
 8002c92:	82bb      	strh	r3, [r7, #20]
 8002c94:	8aba      	ldrh	r2, [r7, #20]
 8002c96:	893b      	ldrh	r3, [r7, #8]
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d3f0      	bcc.n	8002c7e <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002c9c:	f7ff fe74 	bl	8002988 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8002ca0:	7afb      	ldrb	r3, [r7, #11]
 8002ca2:	2b84      	cmp	r3, #132	@ 0x84
 8002ca4:	d002      	beq.n	8002cac <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002ca6:	68f8      	ldr	r0, [r7, #12]
 8002ca8:	f000 fa9e 	bl	80031e8 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d002      	beq.n	8002cba <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	75fb      	strb	r3, [r7, #23]
 8002cb8:	e001      	b.n	8002cbe <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	715a      	strb	r2, [r3, #5]

    return status;
 8002cca:	7dfb      	ldrb	r3, [r7, #23]
 8002ccc:	e000      	b.n	8002cd0 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8002cce:	2302      	movs	r3, #2
  }
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3718      	adds	r7, #24
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}

08002cd8 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b088      	sub	sp, #32
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	60f8      	str	r0, [r7, #12]
 8002ce0:	607a      	str	r2, [r7, #4]
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	460b      	mov	r3, r1
 8002ce6:	72fb      	strb	r3, [r7, #11]
 8002ce8:	4613      	mov	r3, r2
 8002cea:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	799b      	ldrb	r3, [r3, #6]
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d13d      	bne.n	8002d76 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	795b      	ldrb	r3, [r3, #5]
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d101      	bne.n	8002d06 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8002d02:	2302      	movs	r3, #2
 8002d04:	e038      	b.n	8002d78 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	2201      	movs	r2, #1
 8002d0a:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002d0c:	68f8      	ldr	r0, [r7, #12]
 8002d0e:	f000 fa47 	bl	80031a0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002d12:	f7ff fe49 	bl	80029a8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8002d16:	7afb      	ldrb	r3, [r7, #11]
 8002d18:	4619      	mov	r1, r3
 8002d1a:	68f8      	ldr	r0, [r7, #12]
 8002d1c:	f000 f992 	bl	8003044 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8002d20:	2100      	movs	r1, #0
 8002d22:	68f8      	ldr	r0, [r7, #12]
 8002d24:	f000 f98e 	bl	8003044 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002d28:	2300      	movs	r3, #0
 8002d2a:	82fb      	strh	r3, [r7, #22]
 8002d2c:	e009      	b.n	8002d42 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8002d2e:	69b9      	ldr	r1, [r7, #24]
 8002d30:	68f8      	ldr	r0, [r7, #12]
 8002d32:	f000 f9dd 	bl	80030f0 <SUBGHZSPI_Receive>
      pData++;
 8002d36:	69bb      	ldr	r3, [r7, #24]
 8002d38:	3301      	adds	r3, #1
 8002d3a:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8002d3c:	8afb      	ldrh	r3, [r7, #22]
 8002d3e:	3301      	adds	r3, #1
 8002d40:	82fb      	strh	r3, [r7, #22]
 8002d42:	8afa      	ldrh	r2, [r7, #22]
 8002d44:	893b      	ldrh	r3, [r7, #8]
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d3f1      	bcc.n	8002d2e <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002d4a:	f7ff fe1d 	bl	8002988 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002d4e:	68f8      	ldr	r0, [r7, #12]
 8002d50:	f000 fa4a 	bl	80031e8 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d002      	beq.n	8002d62 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	77fb      	strb	r3, [r7, #31]
 8002d60:	e001      	b.n	8002d66 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8002d62:	2300      	movs	r3, #0
 8002d64:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2201      	movs	r2, #1
 8002d6a:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	715a      	strb	r2, [r3, #5]

    return status;
 8002d72:	7ffb      	ldrb	r3, [r7, #31]
 8002d74:	e000      	b.n	8002d78 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8002d76:	2302      	movs	r3, #2
  }
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3720      	adds	r7, #32
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}

08002d80 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b088      	sub	sp, #32
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	60f8      	str	r0, [r7, #12]
 8002d88:	607a      	str	r2, [r7, #4]
 8002d8a:	461a      	mov	r2, r3
 8002d8c:	460b      	mov	r3, r1
 8002d8e:	72fb      	strb	r3, [r7, #11]
 8002d90:	4613      	mov	r3, r2
 8002d92:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	799b      	ldrb	r3, [r3, #6]
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d141      	bne.n	8002e26 <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	795b      	ldrb	r3, [r3, #5]
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d101      	bne.n	8002dae <HAL_SUBGHZ_ReadBuffer+0x2e>
 8002daa:	2302      	movs	r3, #2
 8002dac:	e03c      	b.n	8002e28 <HAL_SUBGHZ_ReadBuffer+0xa8>
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2201      	movs	r2, #1
 8002db2:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002db4:	68f8      	ldr	r0, [r7, #12]
 8002db6:	f000 f9f3 	bl	80031a0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002dba:	f7ff fdf5 	bl	80029a8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8002dbe:	211e      	movs	r1, #30
 8002dc0:	68f8      	ldr	r0, [r7, #12]
 8002dc2:	f000 f93f 	bl	8003044 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8002dc6:	7afb      	ldrb	r3, [r7, #11]
 8002dc8:	4619      	mov	r1, r3
 8002dca:	68f8      	ldr	r0, [r7, #12]
 8002dcc:	f000 f93a 	bl	8003044 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8002dd0:	2100      	movs	r1, #0
 8002dd2:	68f8      	ldr	r0, [r7, #12]
 8002dd4:	f000 f936 	bl	8003044 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002dd8:	2300      	movs	r3, #0
 8002dda:	82fb      	strh	r3, [r7, #22]
 8002ddc:	e009      	b.n	8002df2 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8002dde:	69b9      	ldr	r1, [r7, #24]
 8002de0:	68f8      	ldr	r0, [r7, #12]
 8002de2:	f000 f985 	bl	80030f0 <SUBGHZSPI_Receive>
      pData++;
 8002de6:	69bb      	ldr	r3, [r7, #24]
 8002de8:	3301      	adds	r3, #1
 8002dea:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8002dec:	8afb      	ldrh	r3, [r7, #22]
 8002dee:	3301      	adds	r3, #1
 8002df0:	82fb      	strh	r3, [r7, #22]
 8002df2:	8afa      	ldrh	r2, [r7, #22]
 8002df4:	893b      	ldrh	r3, [r7, #8]
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d3f1      	bcc.n	8002dde <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002dfa:	f7ff fdc5 	bl	8002988 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002dfe:	68f8      	ldr	r0, [r7, #12]
 8002e00:	f000 f9f2 	bl	80031e8 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d002      	beq.n	8002e12 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	77fb      	strb	r3, [r7, #31]
 8002e10:	e001      	b.n	8002e16 <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8002e12:	2300      	movs	r3, #0
 8002e14:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2201      	movs	r2, #1
 8002e1a:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	715a      	strb	r2, [r3, #5]

    return status;
 8002e22:	7ffb      	ldrb	r3, [r7, #31]
 8002e24:	e000      	b.n	8002e28 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8002e26:	2302      	movs	r3, #2
  }
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3720      	adds	r7, #32
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}

08002e30 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b084      	sub	sp, #16
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 8002e38:	2300      	movs	r3, #0
 8002e3a:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8002e3c:	f107 020c 	add.w	r2, r7, #12
 8002e40:	2302      	movs	r3, #2
 8002e42:	2112      	movs	r1, #18
 8002e44:	6878      	ldr	r0, [r7, #4]
 8002e46:	f7ff ff47 	bl	8002cd8 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8002e4a:	7b3b      	ldrb	r3, [r7, #12]
 8002e4c:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 8002e4e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002e52:	021b      	lsls	r3, r3, #8
 8002e54:	b21a      	sxth	r2, r3
 8002e56:	7b7b      	ldrb	r3, [r7, #13]
 8002e58:	b21b      	sxth	r3, r3
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	b21b      	sxth	r3, r3
 8002e5e:	81fb      	strh	r3, [r7, #14]

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 8002e60:	f107 020c 	add.w	r2, r7, #12
 8002e64:	2302      	movs	r3, #2
 8002e66:	2102      	movs	r1, #2
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f7ff fed6 	bl	8002c1a <HAL_SUBGHZ_ExecSetCmd>

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8002e6e:	89fb      	ldrh	r3, [r7, #14]
 8002e70:	f003 0301 	and.w	r3, r3, #1
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d002      	beq.n	8002e7e <HAL_SUBGHZ_IRQHandler+0x4e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8002e78:	6878      	ldr	r0, [r7, #4]
 8002e7a:	f000 f867 	bl	8002f4c <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8002e7e:	89fb      	ldrh	r3, [r7, #14]
 8002e80:	085b      	lsrs	r3, r3, #1
 8002e82:	f003 0301 	and.w	r3, r3, #1
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d008      	beq.n	8002e9c <HAL_SUBGHZ_IRQHandler+0x6c>
      (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) == RESET))
 8002e8a:	89fb      	ldrh	r3, [r7, #14]
 8002e8c:	099b      	lsrs	r3, r3, #6
 8002e8e:	f003 0301 	and.w	r3, r3, #1
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d102      	bne.n	8002e9c <HAL_SUBGHZ_IRQHandler+0x6c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	f000 f861 	bl	8002f5e <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8002e9c:	89fb      	ldrh	r3, [r7, #14]
 8002e9e:	089b      	lsrs	r3, r3, #2
 8002ea0:	f003 0301 	and.w	r3, r3, #1
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d002      	beq.n	8002eae <HAL_SUBGHZ_IRQHandler+0x7e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	f000 f861 	bl	8002f70 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8002eae:	89fb      	ldrh	r3, [r7, #14]
 8002eb0:	08db      	lsrs	r3, r3, #3
 8002eb2:	f003 0301 	and.w	r3, r3, #1
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d002      	beq.n	8002ec0 <HAL_SUBGHZ_IRQHandler+0x90>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f000 f861 	bl	8002f82 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8002ec0:	89fb      	ldrh	r3, [r7, #14]
 8002ec2:	091b      	lsrs	r3, r3, #4
 8002ec4:	f003 0301 	and.w	r3, r3, #1
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d002      	beq.n	8002ed2 <HAL_SUBGHZ_IRQHandler+0xa2>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	f000 f861 	bl	8002f94 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8002ed2:	89fb      	ldrh	r3, [r7, #14]
 8002ed4:	095b      	lsrs	r3, r3, #5
 8002ed6:	f003 0301 	and.w	r3, r3, #1
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d002      	beq.n	8002ee4 <HAL_SUBGHZ_IRQHandler+0xb4>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f000 f861 	bl	8002fa6 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8002ee4:	89fb      	ldrh	r3, [r7, #14]
 8002ee6:	099b      	lsrs	r3, r3, #6
 8002ee8:	f003 0301 	and.w	r3, r3, #1
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d002      	beq.n	8002ef6 <HAL_SUBGHZ_IRQHandler+0xc6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8002ef0:	6878      	ldr	r0, [r7, #4]
 8002ef2:	f000 f861 	bl	8002fb8 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8002ef6:	89fb      	ldrh	r3, [r7, #14]
 8002ef8:	09db      	lsrs	r3, r3, #7
 8002efa:	f003 0301 	and.w	r3, r3, #1
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d00e      	beq.n	8002f20 <HAL_SUBGHZ_IRQHandler+0xf0>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8002f02:	89fb      	ldrh	r3, [r7, #14]
 8002f04:	0a1b      	lsrs	r3, r3, #8
 8002f06:	f003 0301 	and.w	r3, r3, #1
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d004      	beq.n	8002f18 <HAL_SUBGHZ_IRQHandler+0xe8>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8002f0e:	2101      	movs	r1, #1
 8002f10:	6878      	ldr	r0, [r7, #4]
 8002f12:	f000 f85a 	bl	8002fca <HAL_SUBGHZ_CADStatusCallback>
 8002f16:	e003      	b.n	8002f20 <HAL_SUBGHZ_IRQHandler+0xf0>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8002f18:	2100      	movs	r1, #0
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f000 f855 	bl	8002fca <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8002f20:	89fb      	ldrh	r3, [r7, #14]
 8002f22:	0a5b      	lsrs	r3, r3, #9
 8002f24:	f003 0301 	and.w	r3, r3, #1
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d002      	beq.n	8002f32 <HAL_SUBGHZ_IRQHandler+0x102>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8002f2c:	6878      	ldr	r0, [r7, #4]
 8002f2e:	f000 f857 	bl	8002fe0 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LR_FHSS Hop interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 8002f32:	89fb      	ldrh	r3, [r7, #14]
 8002f34:	0b9b      	lsrs	r3, r3, #14
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d002      	beq.n	8002f44 <HAL_SUBGHZ_IRQHandler+0x114>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->LrFhssHopCallback(hsubghz);
#else
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f000 f857 	bl	8002ff2 <HAL_SUBGHZ_LrFhssHopCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }
}
 8002f44:	bf00      	nop
 8002f46:	3710      	adds	r7, #16
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}

08002f4c <HAL_SUBGHZ_TxCpltCallback>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for SUBGHZ module.
  * @retval None
  */
__weak void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  UNUSED(hsubghz);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SUBGHZ_TxCpltCallback should be implemented in the user file
   */
}
 8002f54:	bf00      	nop
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bc80      	pop	{r7}
 8002f5c:	4770      	bx	lr

08002f5e <HAL_SUBGHZ_RxCpltCallback>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for SUBGHZ module.
  * @retval None
  */
__weak void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002f5e:	b480      	push	{r7}
 8002f60:	b083      	sub	sp, #12
 8002f62:	af00      	add	r7, sp, #0
 8002f64:	6078      	str	r0, [r7, #4]
  UNUSED(hsubghz);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SUBGHZ_RxCpltCallback should be implemented in the user file
   */
}
 8002f66:	bf00      	nop
 8002f68:	370c      	adds	r7, #12
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bc80      	pop	{r7}
 8002f6e:	4770      	bx	lr

08002f70 <HAL_SUBGHZ_PreambleDetectedCallback>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for SUBGHZ module.
  * @retval None
  */
__weak void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b083      	sub	sp, #12
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  UNUSED(hsubghz);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SUBGHZ_PreambleDetectedCallback should be implemented in the user file
   */
}
 8002f78:	bf00      	nop
 8002f7a:	370c      	adds	r7, #12
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bc80      	pop	{r7}
 8002f80:	4770      	bx	lr

08002f82 <HAL_SUBGHZ_SyncWordValidCallback>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for SUBGHZ module.
  * @retval None
  */
__weak void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002f82:	b480      	push	{r7}
 8002f84:	b083      	sub	sp, #12
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
  UNUSED(hsubghz);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SUBGHZ_SyncWordValidCallback should be implemented in the user file
   */
}
 8002f8a:	bf00      	nop
 8002f8c:	370c      	adds	r7, #12
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bc80      	pop	{r7}
 8002f92:	4770      	bx	lr

08002f94 <HAL_SUBGHZ_HeaderValidCallback>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for SUBGHZ module.
  * @retval None
  */
__weak void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  UNUSED(hsubghz);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SUBGHZ_HeaderValidCallback should be implemented in the user file
   */
}
 8002f9c:	bf00      	nop
 8002f9e:	370c      	adds	r7, #12
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bc80      	pop	{r7}
 8002fa4:	4770      	bx	lr

08002fa6 <HAL_SUBGHZ_HeaderErrorCallback>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for SUBGHZ module.
  * @retval None
  */
__weak void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002fa6:	b480      	push	{r7}
 8002fa8:	b083      	sub	sp, #12
 8002faa:	af00      	add	r7, sp, #0
 8002fac:	6078      	str	r0, [r7, #4]
  UNUSED(hsubghz);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SUBGHZ_HeaderErrorCallback should be implemented in the user file
   */
}
 8002fae:	bf00      	nop
 8002fb0:	370c      	adds	r7, #12
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bc80      	pop	{r7}
 8002fb6:	4770      	bx	lr

08002fb8 <HAL_SUBGHZ_CRCErrorCallback>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for SUBGHZ module.
  * @retval None
  */
__weak void HAL_SUBGHZ_CRCErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  UNUSED(hsubghz);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SUBGHZ_CRCErrorCallback should be implemented in the user file
   */
}
 8002fc0:	bf00      	nop
 8002fc2:	370c      	adds	r7, #12
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bc80      	pop	{r7}
 8002fc8:	4770      	bx	lr

08002fca <HAL_SUBGHZ_CADStatusCallback>:
  * @param  cadstatus reports whether activity is detected or not
  * @retval None
  */
__weak void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz,
                                         HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 8002fca:	b480      	push	{r7}
 8002fcc:	b083      	sub	sp, #12
 8002fce:	af00      	add	r7, sp, #0
 8002fd0:	6078      	str	r0, [r7, #4]
 8002fd2:	460b      	mov	r3, r1
 8002fd4:	70fb      	strb	r3, [r7, #3]

  UNUSED(cadstatus);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SUBGHZ_CADStatusCallback should be implemented in the user file
   */
}
 8002fd6:	bf00      	nop
 8002fd8:	370c      	adds	r7, #12
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bc80      	pop	{r7}
 8002fde:	4770      	bx	lr

08002fe0 <HAL_SUBGHZ_RxTxTimeoutCallback>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for SUBGHZ module.
  * @retval None
  */
__weak void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b083      	sub	sp, #12
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  UNUSED(hsubghz);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SUBGHZ_RxTxTimeoutCallback should be implemented in the user file
   */
}
 8002fe8:	bf00      	nop
 8002fea:	370c      	adds	r7, #12
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bc80      	pop	{r7}
 8002ff0:	4770      	bx	lr

08002ff2 <HAL_SUBGHZ_LrFhssHopCallback>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for SUBGHZ module.
  * @retval None
  */
__weak void HAL_SUBGHZ_LrFhssHopCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002ff2:	b480      	push	{r7}
 8002ff4:	b083      	sub	sp, #12
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	6078      	str	r0, [r7, #4]
  UNUSED(hsubghz);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SUBGHZ_LrFhssHopCallback should be implemented in the user file
   */
}
 8002ffa:	bf00      	nop
 8002ffc:	370c      	adds	r7, #12
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bc80      	pop	{r7}
 8003002:	4770      	bx	lr

08003004 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8003004:	b480      	push	{r7}
 8003006:	b083      	sub	sp, #12
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800300c:	4b0c      	ldr	r3, [pc, #48]	@ (8003040 <SUBGHZSPI_Init+0x3c>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a0b      	ldr	r2, [pc, #44]	@ (8003040 <SUBGHZSPI_Init+0x3c>)
 8003012:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003016:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8003018:	4a09      	ldr	r2, [pc, #36]	@ (8003040 <SUBGHZSPI_Init+0x3c>)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 8003020:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8003022:	4b07      	ldr	r3, [pc, #28]	@ (8003040 <SUBGHZSPI_Init+0x3c>)
 8003024:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 8003028:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800302a:	4b05      	ldr	r3, [pc, #20]	@ (8003040 <SUBGHZSPI_Init+0x3c>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a04      	ldr	r2, [pc, #16]	@ (8003040 <SUBGHZSPI_Init+0x3c>)
 8003030:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003034:	6013      	str	r3, [r2, #0]
}
 8003036:	bf00      	nop
 8003038:	370c      	adds	r7, #12
 800303a:	46bd      	mov	sp, r7
 800303c:	bc80      	pop	{r7}
 800303e:	4770      	bx	lr
 8003040:	58010000 	.word	0x58010000

08003044 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8003044:	b480      	push	{r7}
 8003046:	b087      	sub	sp, #28
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	460b      	mov	r3, r1
 800304e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8003050:	2300      	movs	r3, #0
 8003052:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003054:	4b23      	ldr	r3, [pc, #140]	@ (80030e4 <SUBGHZSPI_Transmit+0xa0>)
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	4613      	mov	r3, r2
 800305a:	00db      	lsls	r3, r3, #3
 800305c:	1a9b      	subs	r3, r3, r2
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	0cdb      	lsrs	r3, r3, #19
 8003062:	2264      	movs	r2, #100	@ 0x64
 8003064:	fb02 f303 	mul.w	r3, r2, r3
 8003068:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d105      	bne.n	800307c <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2201      	movs	r2, #1
 8003078:	609a      	str	r2, [r3, #8]
      break;
 800307a:	e008      	b.n	800308e <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	3b01      	subs	r3, #1
 8003080:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8003082:	4b19      	ldr	r3, [pc, #100]	@ (80030e8 <SUBGHZSPI_Transmit+0xa4>)
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f003 0302 	and.w	r3, r3, #2
 800308a:	2b02      	cmp	r3, #2
 800308c:	d1ed      	bne.n	800306a <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800308e:	4b17      	ldr	r3, [pc, #92]	@ (80030ec <SUBGHZSPI_Transmit+0xa8>)
 8003090:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	78fa      	ldrb	r2, [r7, #3]
 8003096:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003098:	4b12      	ldr	r3, [pc, #72]	@ (80030e4 <SUBGHZSPI_Transmit+0xa0>)
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	4613      	mov	r3, r2
 800309e:	00db      	lsls	r3, r3, #3
 80030a0:	1a9b      	subs	r3, r3, r2
 80030a2:	009b      	lsls	r3, r3, #2
 80030a4:	0cdb      	lsrs	r3, r3, #19
 80030a6:	2264      	movs	r2, #100	@ 0x64
 80030a8:	fb02 f303 	mul.w	r3, r2, r3
 80030ac:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d105      	bne.n	80030c0 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2201      	movs	r2, #1
 80030bc:	609a      	str	r2, [r3, #8]
      break;
 80030be:	e008      	b.n	80030d2 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	3b01      	subs	r3, #1
 80030c4:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80030c6:	4b08      	ldr	r3, [pc, #32]	@ (80030e8 <SUBGHZSPI_Transmit+0xa4>)
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	f003 0301 	and.w	r3, r3, #1
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d1ed      	bne.n	80030ae <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 80030d2:	4b05      	ldr	r3, [pc, #20]	@ (80030e8 <SUBGHZSPI_Transmit+0xa4>)
 80030d4:	68db      	ldr	r3, [r3, #12]

  return status;
 80030d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80030d8:	4618      	mov	r0, r3
 80030da:	371c      	adds	r7, #28
 80030dc:	46bd      	mov	sp, r7
 80030de:	bc80      	pop	{r7}
 80030e0:	4770      	bx	lr
 80030e2:	bf00      	nop
 80030e4:	20000000 	.word	0x20000000
 80030e8:	58010000 	.word	0x58010000
 80030ec:	5801000c 	.word	0x5801000c

080030f0 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b087      	sub	sp, #28
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
 80030f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030fa:	2300      	movs	r3, #0
 80030fc:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80030fe:	4b25      	ldr	r3, [pc, #148]	@ (8003194 <SUBGHZSPI_Receive+0xa4>)
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	4613      	mov	r3, r2
 8003104:	00db      	lsls	r3, r3, #3
 8003106:	1a9b      	subs	r3, r3, r2
 8003108:	009b      	lsls	r3, r3, #2
 800310a:	0cdb      	lsrs	r3, r3, #19
 800310c:	2264      	movs	r2, #100	@ 0x64
 800310e:	fb02 f303 	mul.w	r3, r2, r3
 8003112:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d105      	bne.n	8003126 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2201      	movs	r2, #1
 8003122:	609a      	str	r2, [r3, #8]
      break;
 8003124:	e008      	b.n	8003138 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	3b01      	subs	r3, #1
 800312a:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800312c:	4b1a      	ldr	r3, [pc, #104]	@ (8003198 <SUBGHZSPI_Receive+0xa8>)
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	f003 0302 	and.w	r3, r3, #2
 8003134:	2b02      	cmp	r3, #2
 8003136:	d1ed      	bne.n	8003114 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8003138:	4b18      	ldr	r3, [pc, #96]	@ (800319c <SUBGHZSPI_Receive+0xac>)
 800313a:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	22ff      	movs	r2, #255	@ 0xff
 8003140:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003142:	4b14      	ldr	r3, [pc, #80]	@ (8003194 <SUBGHZSPI_Receive+0xa4>)
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	4613      	mov	r3, r2
 8003148:	00db      	lsls	r3, r3, #3
 800314a:	1a9b      	subs	r3, r3, r2
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	0cdb      	lsrs	r3, r3, #19
 8003150:	2264      	movs	r2, #100	@ 0x64
 8003152:	fb02 f303 	mul.w	r3, r2, r3
 8003156:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d105      	bne.n	800316a <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2201      	movs	r2, #1
 8003166:	609a      	str	r2, [r3, #8]
      break;
 8003168:	e008      	b.n	800317c <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	3b01      	subs	r3, #1
 800316e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8003170:	4b09      	ldr	r3, [pc, #36]	@ (8003198 <SUBGHZSPI_Receive+0xa8>)
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	f003 0301 	and.w	r3, r3, #1
 8003178:	2b01      	cmp	r3, #1
 800317a:	d1ed      	bne.n	8003158 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 800317c:	4b06      	ldr	r3, [pc, #24]	@ (8003198 <SUBGHZSPI_Receive+0xa8>)
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	b2da      	uxtb	r2, r3
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	701a      	strb	r2, [r3, #0]

  return status;
 8003186:	7dfb      	ldrb	r3, [r7, #23]
}
 8003188:	4618      	mov	r0, r3
 800318a:	371c      	adds	r7, #28
 800318c:	46bd      	mov	sp, r7
 800318e:	bc80      	pop	{r7}
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop
 8003194:	20000000 	.word	0x20000000
 8003198:	58010000 	.word	0x58010000
 800319c:	5801000c 	.word	0x5801000c

080031a0 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b084      	sub	sp, #16
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	791b      	ldrb	r3, [r3, #4]
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d111      	bne.n	80031d4 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 80031b0:	4b0c      	ldr	r3, [pc, #48]	@ (80031e4 <SUBGHZ_CheckDeviceReady+0x44>)
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	4613      	mov	r3, r2
 80031b6:	005b      	lsls	r3, r3, #1
 80031b8:	4413      	add	r3, r2
 80031ba:	00db      	lsls	r3, r3, #3
 80031bc:	0c1b      	lsrs	r3, r3, #16
 80031be:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80031c0:	f7ff fbf2 	bl	80029a8 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	3b01      	subs	r3, #1
 80031c8:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d1f9      	bne.n	80031c4 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80031d0:	f7ff fbda 	bl	8002988 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f000 f807 	bl	80031e8 <SUBGHZ_WaitOnBusy>
 80031da:	4603      	mov	r3, r0
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3710      	adds	r7, #16
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	20000000 	.word	0x20000000

080031e8 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b086      	sub	sp, #24
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 80031f0:	2300      	movs	r3, #0
 80031f2:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 80031f4:	4b12      	ldr	r3, [pc, #72]	@ (8003240 <SUBGHZ_WaitOnBusy+0x58>)
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	4613      	mov	r3, r2
 80031fa:	005b      	lsls	r3, r3, #1
 80031fc:	4413      	add	r3, r2
 80031fe:	00db      	lsls	r3, r3, #3
 8003200:	0d1b      	lsrs	r3, r3, #20
 8003202:	2264      	movs	r2, #100	@ 0x64
 8003204:	fb02 f303 	mul.w	r3, r2, r3
 8003208:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 800320a:	f7ff fbfb 	bl	8002a04 <LL_PWR_IsActiveFlag_RFBUSYMS>
 800320e:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d105      	bne.n	8003222 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2202      	movs	r2, #2
 800321e:	609a      	str	r2, [r3, #8]
      break;
 8003220:	e009      	b.n	8003236 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	3b01      	subs	r3, #1
 8003226:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8003228:	f7ff fbda 	bl	80029e0 <LL_PWR_IsActiveFlag_RFBUSYS>
 800322c:	4602      	mov	r2, r0
 800322e:	693b      	ldr	r3, [r7, #16]
 8003230:	4013      	ands	r3, r2
 8003232:	2b01      	cmp	r3, #1
 8003234:	d0e9      	beq.n	800320a <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8003236:	7dfb      	ldrb	r3, [r7, #23]
}
 8003238:	4618      	mov	r0, r3
 800323a:	3718      	adds	r7, #24
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}
 8003240:	20000000 	.word	0x20000000

08003244 <LL_RCC_GetUSARTClockSource>:
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 800324c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003250:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	401a      	ands	r2, r3
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	041b      	lsls	r3, r3, #16
 800325c:	4313      	orrs	r3, r2
}
 800325e:	4618      	mov	r0, r3
 8003260:	370c      	adds	r7, #12
 8003262:	46bd      	mov	sp, r7
 8003264:	bc80      	pop	{r7}
 8003266:	4770      	bx	lr

08003268 <LL_RCC_GetLPUARTClockSource>:
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8003270:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003274:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	4013      	ands	r3, r2
}
 800327c:	4618      	mov	r0, r3
 800327e:	370c      	adds	r7, #12
 8003280:	46bd      	mov	sp, r7
 8003282:	bc80      	pop	{r7}
 8003284:	4770      	bx	lr

08003286 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003286:	b580      	push	{r7, lr}
 8003288:	b082      	sub	sp, #8
 800328a:	af00      	add	r7, sp, #0
 800328c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d101      	bne.n	8003298 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	e042      	b.n	800331e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d106      	bne.n	80032b0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f7fd fc88 	bl	8000bc0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2224      	movs	r2, #36	@ 0x24
 80032b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f022 0201 	bic.w	r2, r2, #1
 80032c6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d002      	beq.n	80032d6 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f000 fb23 	bl	800391c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f000 f8ac 	bl	8003434 <UART_SetConfig>
 80032dc:	4603      	mov	r3, r0
 80032de:	2b01      	cmp	r3, #1
 80032e0:	d101      	bne.n	80032e6 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e01b      	b.n	800331e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	685a      	ldr	r2, [r3, #4]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80032f4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	689a      	ldr	r2, [r3, #8]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003304:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f042 0201 	orr.w	r2, r2, #1
 8003314:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f000 fba1 	bl	8003a5e <UART_CheckIdleState>
 800331c:	4603      	mov	r3, r0
}
 800331e:	4618      	mov	r0, r3
 8003320:	3708      	adds	r7, #8
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}

08003326 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003326:	b580      	push	{r7, lr}
 8003328:	b08a      	sub	sp, #40	@ 0x28
 800332a:	af02      	add	r7, sp, #8
 800332c:	60f8      	str	r0, [r7, #12]
 800332e:	60b9      	str	r1, [r7, #8]
 8003330:	603b      	str	r3, [r7, #0]
 8003332:	4613      	mov	r3, r2
 8003334:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800333c:	2b20      	cmp	r3, #32
 800333e:	d173      	bne.n	8003428 <HAL_UART_Transmit+0x102>
  {
    if ((pData == NULL) || (Size == 0U))
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d002      	beq.n	800334c <HAL_UART_Transmit+0x26>
 8003346:	88fb      	ldrh	r3, [r7, #6]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d101      	bne.n	8003350 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e06c      	b.n	800342a <HAL_UART_Transmit+0x104>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2200      	movs	r2, #0
 8003354:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2221      	movs	r2, #33	@ 0x21
 800335c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003360:	f7fd fd7c 	bl	8000e5c <HAL_GetTick>
 8003364:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	88fa      	ldrh	r2, [r7, #6]
 800336a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	88fa      	ldrh	r2, [r7, #6]
 8003372:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800337e:	d108      	bne.n	8003392 <HAL_UART_Transmit+0x6c>
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	691b      	ldr	r3, [r3, #16]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d104      	bne.n	8003392 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003388:	2300      	movs	r3, #0
 800338a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	61bb      	str	r3, [r7, #24]
 8003390:	e003      	b.n	800339a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003396:	2300      	movs	r3, #0
 8003398:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800339a:	e02c      	b.n	80033f6 <HAL_UART_Transmit+0xd0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	9300      	str	r3, [sp, #0]
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	2200      	movs	r2, #0
 80033a4:	2180      	movs	r1, #128	@ 0x80
 80033a6:	68f8      	ldr	r0, [r7, #12]
 80033a8:	f000 fba7 	bl	8003afa <UART_WaitOnFlagUntilTimeout>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d001      	beq.n	80033b6 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e039      	b.n	800342a <HAL_UART_Transmit+0x104>
      }
      if (pdata8bits == NULL)
 80033b6:	69fb      	ldr	r3, [r7, #28]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d10b      	bne.n	80033d4 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80033bc:	69bb      	ldr	r3, [r7, #24]
 80033be:	881b      	ldrh	r3, [r3, #0]
 80033c0:	461a      	mov	r2, r3
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80033ca:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80033cc:	69bb      	ldr	r3, [r7, #24]
 80033ce:	3302      	adds	r3, #2
 80033d0:	61bb      	str	r3, [r7, #24]
 80033d2:	e007      	b.n	80033e4 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80033d4:	69fb      	ldr	r3, [r7, #28]
 80033d6:	781a      	ldrb	r2, [r3, #0]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	3301      	adds	r3, #1
 80033e2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80033ea:	b29b      	uxth	r3, r3
 80033ec:	3b01      	subs	r3, #1
 80033ee:	b29a      	uxth	r2, r3
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80033fc:	b29b      	uxth	r3, r3
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d1cc      	bne.n	800339c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	9300      	str	r3, [sp, #0]
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	2200      	movs	r2, #0
 800340a:	2140      	movs	r1, #64	@ 0x40
 800340c:	68f8      	ldr	r0, [r7, #12]
 800340e:	f000 fb74 	bl	8003afa <UART_WaitOnFlagUntilTimeout>
 8003412:	4603      	mov	r3, r0
 8003414:	2b00      	cmp	r3, #0
 8003416:	d001      	beq.n	800341c <HAL_UART_Transmit+0xf6>
    {
      return HAL_TIMEOUT;
 8003418:	2303      	movs	r3, #3
 800341a:	e006      	b.n	800342a <HAL_UART_Transmit+0x104>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2220      	movs	r2, #32
 8003420:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8003424:	2300      	movs	r3, #0
 8003426:	e000      	b.n	800342a <HAL_UART_Transmit+0x104>
  }
  else
  {
    return HAL_BUSY;
 8003428:	2302      	movs	r3, #2
  }
}
 800342a:	4618      	mov	r0, r3
 800342c:	3720      	adds	r7, #32
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
	...

08003434 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003434:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003438:	b08c      	sub	sp, #48	@ 0x30
 800343a:	af00      	add	r7, sp, #0
 800343c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800343e:	2300      	movs	r3, #0
 8003440:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	689a      	ldr	r2, [r3, #8]
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	691b      	ldr	r3, [r3, #16]
 800344c:	431a      	orrs	r2, r3
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	695b      	ldr	r3, [r3, #20]
 8003452:	431a      	orrs	r2, r3
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	69db      	ldr	r3, [r3, #28]
 8003458:	4313      	orrs	r3, r2
 800345a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	4b94      	ldr	r3, [pc, #592]	@ (80036b4 <UART_SetConfig+0x280>)
 8003464:	4013      	ands	r3, r2
 8003466:	697a      	ldr	r2, [r7, #20]
 8003468:	6812      	ldr	r2, [r2, #0]
 800346a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800346c:	430b      	orrs	r3, r1
 800346e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	68da      	ldr	r2, [r3, #12]
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	430a      	orrs	r2, r1
 8003484:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	699b      	ldr	r3, [r3, #24]
 800348a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a89      	ldr	r2, [pc, #548]	@ (80036b8 <UART_SetConfig+0x284>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d004      	beq.n	80034a0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	6a1b      	ldr	r3, [r3, #32]
 800349a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800349c:	4313      	orrs	r3, r2
 800349e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80034aa:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80034ae:	697a      	ldr	r2, [r7, #20]
 80034b0:	6812      	ldr	r2, [r2, #0]
 80034b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80034b4:	430b      	orrs	r3, r1
 80034b6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034be:	f023 010f 	bic.w	r1, r3, #15
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	430a      	orrs	r2, r1
 80034cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a7a      	ldr	r2, [pc, #488]	@ (80036bc <UART_SetConfig+0x288>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d127      	bne.n	8003528 <UART_SetConfig+0xf4>
 80034d8:	2003      	movs	r0, #3
 80034da:	f7ff feb3 	bl	8003244 <LL_RCC_GetUSARTClockSource>
 80034de:	4603      	mov	r3, r0
 80034e0:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 80034e4:	2b03      	cmp	r3, #3
 80034e6:	d81b      	bhi.n	8003520 <UART_SetConfig+0xec>
 80034e8:	a201      	add	r2, pc, #4	@ (adr r2, 80034f0 <UART_SetConfig+0xbc>)
 80034ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034ee:	bf00      	nop
 80034f0:	08003501 	.word	0x08003501
 80034f4:	08003511 	.word	0x08003511
 80034f8:	08003509 	.word	0x08003509
 80034fc:	08003519 	.word	0x08003519
 8003500:	2301      	movs	r3, #1
 8003502:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003506:	e080      	b.n	800360a <UART_SetConfig+0x1d6>
 8003508:	2302      	movs	r3, #2
 800350a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800350e:	e07c      	b.n	800360a <UART_SetConfig+0x1d6>
 8003510:	2304      	movs	r3, #4
 8003512:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003516:	e078      	b.n	800360a <UART_SetConfig+0x1d6>
 8003518:	2308      	movs	r3, #8
 800351a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800351e:	e074      	b.n	800360a <UART_SetConfig+0x1d6>
 8003520:	2310      	movs	r3, #16
 8003522:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003526:	e070      	b.n	800360a <UART_SetConfig+0x1d6>
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a64      	ldr	r2, [pc, #400]	@ (80036c0 <UART_SetConfig+0x28c>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d138      	bne.n	80035a4 <UART_SetConfig+0x170>
 8003532:	200c      	movs	r0, #12
 8003534:	f7ff fe86 	bl	8003244 <LL_RCC_GetUSARTClockSource>
 8003538:	4603      	mov	r3, r0
 800353a:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 800353e:	2b0c      	cmp	r3, #12
 8003540:	d82c      	bhi.n	800359c <UART_SetConfig+0x168>
 8003542:	a201      	add	r2, pc, #4	@ (adr r2, 8003548 <UART_SetConfig+0x114>)
 8003544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003548:	0800357d 	.word	0x0800357d
 800354c:	0800359d 	.word	0x0800359d
 8003550:	0800359d 	.word	0x0800359d
 8003554:	0800359d 	.word	0x0800359d
 8003558:	0800358d 	.word	0x0800358d
 800355c:	0800359d 	.word	0x0800359d
 8003560:	0800359d 	.word	0x0800359d
 8003564:	0800359d 	.word	0x0800359d
 8003568:	08003585 	.word	0x08003585
 800356c:	0800359d 	.word	0x0800359d
 8003570:	0800359d 	.word	0x0800359d
 8003574:	0800359d 	.word	0x0800359d
 8003578:	08003595 	.word	0x08003595
 800357c:	2300      	movs	r3, #0
 800357e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003582:	e042      	b.n	800360a <UART_SetConfig+0x1d6>
 8003584:	2302      	movs	r3, #2
 8003586:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800358a:	e03e      	b.n	800360a <UART_SetConfig+0x1d6>
 800358c:	2304      	movs	r3, #4
 800358e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003592:	e03a      	b.n	800360a <UART_SetConfig+0x1d6>
 8003594:	2308      	movs	r3, #8
 8003596:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800359a:	e036      	b.n	800360a <UART_SetConfig+0x1d6>
 800359c:	2310      	movs	r3, #16
 800359e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80035a2:	e032      	b.n	800360a <UART_SetConfig+0x1d6>
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a43      	ldr	r2, [pc, #268]	@ (80036b8 <UART_SetConfig+0x284>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d12a      	bne.n	8003604 <UART_SetConfig+0x1d0>
 80035ae:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 80035b2:	f7ff fe59 	bl	8003268 <LL_RCC_GetLPUARTClockSource>
 80035b6:	4603      	mov	r3, r0
 80035b8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80035bc:	d01a      	beq.n	80035f4 <UART_SetConfig+0x1c0>
 80035be:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80035c2:	d81b      	bhi.n	80035fc <UART_SetConfig+0x1c8>
 80035c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035c8:	d00c      	beq.n	80035e4 <UART_SetConfig+0x1b0>
 80035ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035ce:	d815      	bhi.n	80035fc <UART_SetConfig+0x1c8>
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d003      	beq.n	80035dc <UART_SetConfig+0x1a8>
 80035d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035d8:	d008      	beq.n	80035ec <UART_SetConfig+0x1b8>
 80035da:	e00f      	b.n	80035fc <UART_SetConfig+0x1c8>
 80035dc:	2300      	movs	r3, #0
 80035de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80035e2:	e012      	b.n	800360a <UART_SetConfig+0x1d6>
 80035e4:	2302      	movs	r3, #2
 80035e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80035ea:	e00e      	b.n	800360a <UART_SetConfig+0x1d6>
 80035ec:	2304      	movs	r3, #4
 80035ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80035f2:	e00a      	b.n	800360a <UART_SetConfig+0x1d6>
 80035f4:	2308      	movs	r3, #8
 80035f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80035fa:	e006      	b.n	800360a <UART_SetConfig+0x1d6>
 80035fc:	2310      	movs	r3, #16
 80035fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003602:	e002      	b.n	800360a <UART_SetConfig+0x1d6>
 8003604:	2310      	movs	r3, #16
 8003606:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a2a      	ldr	r2, [pc, #168]	@ (80036b8 <UART_SetConfig+0x284>)
 8003610:	4293      	cmp	r3, r2
 8003612:	f040 80a4 	bne.w	800375e <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003616:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800361a:	2b08      	cmp	r3, #8
 800361c:	d823      	bhi.n	8003666 <UART_SetConfig+0x232>
 800361e:	a201      	add	r2, pc, #4	@ (adr r2, 8003624 <UART_SetConfig+0x1f0>)
 8003620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003624:	08003649 	.word	0x08003649
 8003628:	08003667 	.word	0x08003667
 800362c:	08003651 	.word	0x08003651
 8003630:	08003667 	.word	0x08003667
 8003634:	08003657 	.word	0x08003657
 8003638:	08003667 	.word	0x08003667
 800363c:	08003667 	.word	0x08003667
 8003640:	08003667 	.word	0x08003667
 8003644:	0800365f 	.word	0x0800365f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003648:	f7fe fea6 	bl	8002398 <HAL_RCC_GetPCLK1Freq>
 800364c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800364e:	e010      	b.n	8003672 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003650:	4b1c      	ldr	r3, [pc, #112]	@ (80036c4 <UART_SetConfig+0x290>)
 8003652:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003654:	e00d      	b.n	8003672 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003656:	f7fe fdeb 	bl	8002230 <HAL_RCC_GetSysClockFreq>
 800365a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800365c:	e009      	b.n	8003672 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800365e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003662:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003664:	e005      	b.n	8003672 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8003666:	2300      	movs	r3, #0
 8003668:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003670:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003674:	2b00      	cmp	r3, #0
 8003676:	f000 8137 	beq.w	80038e8 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800367e:	4a12      	ldr	r2, [pc, #72]	@ (80036c8 <UART_SetConfig+0x294>)
 8003680:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003684:	461a      	mov	r2, r3
 8003686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003688:	fbb3 f3f2 	udiv	r3, r3, r2
 800368c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	685a      	ldr	r2, [r3, #4]
 8003692:	4613      	mov	r3, r2
 8003694:	005b      	lsls	r3, r3, #1
 8003696:	4413      	add	r3, r2
 8003698:	69ba      	ldr	r2, [r7, #24]
 800369a:	429a      	cmp	r2, r3
 800369c:	d305      	bcc.n	80036aa <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80036a4:	69ba      	ldr	r2, [r7, #24]
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d910      	bls.n	80036cc <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80036b0:	e11a      	b.n	80038e8 <UART_SetConfig+0x4b4>
 80036b2:	bf00      	nop
 80036b4:	cfff69f3 	.word	0xcfff69f3
 80036b8:	40008000 	.word	0x40008000
 80036bc:	40013800 	.word	0x40013800
 80036c0:	40004400 	.word	0x40004400
 80036c4:	00f42400 	.word	0x00f42400
 80036c8:	08004928 	.word	0x08004928
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80036cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ce:	2200      	movs	r2, #0
 80036d0:	60bb      	str	r3, [r7, #8]
 80036d2:	60fa      	str	r2, [r7, #12]
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d8:	4a8e      	ldr	r2, [pc, #568]	@ (8003914 <UART_SetConfig+0x4e0>)
 80036da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80036de:	b29b      	uxth	r3, r3
 80036e0:	2200      	movs	r2, #0
 80036e2:	603b      	str	r3, [r7, #0]
 80036e4:	607a      	str	r2, [r7, #4]
 80036e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80036ea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80036ee:	f7fc fd97 	bl	8000220 <__aeabi_uldivmod>
 80036f2:	4602      	mov	r2, r0
 80036f4:	460b      	mov	r3, r1
 80036f6:	4610      	mov	r0, r2
 80036f8:	4619      	mov	r1, r3
 80036fa:	f04f 0200 	mov.w	r2, #0
 80036fe:	f04f 0300 	mov.w	r3, #0
 8003702:	020b      	lsls	r3, r1, #8
 8003704:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003708:	0202      	lsls	r2, r0, #8
 800370a:	6979      	ldr	r1, [r7, #20]
 800370c:	6849      	ldr	r1, [r1, #4]
 800370e:	0849      	lsrs	r1, r1, #1
 8003710:	2000      	movs	r0, #0
 8003712:	460c      	mov	r4, r1
 8003714:	4605      	mov	r5, r0
 8003716:	eb12 0804 	adds.w	r8, r2, r4
 800371a:	eb43 0905 	adc.w	r9, r3, r5
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	469a      	mov	sl, r3
 8003726:	4693      	mov	fp, r2
 8003728:	4652      	mov	r2, sl
 800372a:	465b      	mov	r3, fp
 800372c:	4640      	mov	r0, r8
 800372e:	4649      	mov	r1, r9
 8003730:	f7fc fd76 	bl	8000220 <__aeabi_uldivmod>
 8003734:	4602      	mov	r2, r0
 8003736:	460b      	mov	r3, r1
 8003738:	4613      	mov	r3, r2
 800373a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800373c:	6a3b      	ldr	r3, [r7, #32]
 800373e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003742:	d308      	bcc.n	8003756 <UART_SetConfig+0x322>
 8003744:	6a3b      	ldr	r3, [r7, #32]
 8003746:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800374a:	d204      	bcs.n	8003756 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	6a3a      	ldr	r2, [r7, #32]
 8003752:	60da      	str	r2, [r3, #12]
 8003754:	e0c8      	b.n	80038e8 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800375c:	e0c4      	b.n	80038e8 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800375e:	697b      	ldr	r3, [r7, #20]
 8003760:	69db      	ldr	r3, [r3, #28]
 8003762:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003766:	d167      	bne.n	8003838 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 8003768:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800376c:	2b08      	cmp	r3, #8
 800376e:	d828      	bhi.n	80037c2 <UART_SetConfig+0x38e>
 8003770:	a201      	add	r2, pc, #4	@ (adr r2, 8003778 <UART_SetConfig+0x344>)
 8003772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003776:	bf00      	nop
 8003778:	0800379d 	.word	0x0800379d
 800377c:	080037a5 	.word	0x080037a5
 8003780:	080037ad 	.word	0x080037ad
 8003784:	080037c3 	.word	0x080037c3
 8003788:	080037b3 	.word	0x080037b3
 800378c:	080037c3 	.word	0x080037c3
 8003790:	080037c3 	.word	0x080037c3
 8003794:	080037c3 	.word	0x080037c3
 8003798:	080037bb 	.word	0x080037bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800379c:	f7fe fdfc 	bl	8002398 <HAL_RCC_GetPCLK1Freq>
 80037a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80037a2:	e014      	b.n	80037ce <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80037a4:	f7fe fe0a 	bl	80023bc <HAL_RCC_GetPCLK2Freq>
 80037a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80037aa:	e010      	b.n	80037ce <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80037ac:	4b5a      	ldr	r3, [pc, #360]	@ (8003918 <UART_SetConfig+0x4e4>)
 80037ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80037b0:	e00d      	b.n	80037ce <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80037b2:	f7fe fd3d 	bl	8002230 <HAL_RCC_GetSysClockFreq>
 80037b6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80037b8:	e009      	b.n	80037ce <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80037ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80037be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80037c0:	e005      	b.n	80037ce <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 80037c2:	2300      	movs	r3, #0
 80037c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80037cc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80037ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	f000 8089 	beq.w	80038e8 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037da:	4a4e      	ldr	r2, [pc, #312]	@ (8003914 <UART_SetConfig+0x4e0>)
 80037dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80037e0:	461a      	mov	r2, r3
 80037e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80037e8:	005a      	lsls	r2, r3, #1
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	085b      	lsrs	r3, r3, #1
 80037f0:	441a      	add	r2, r3
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80037fa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037fc:	6a3b      	ldr	r3, [r7, #32]
 80037fe:	2b0f      	cmp	r3, #15
 8003800:	d916      	bls.n	8003830 <UART_SetConfig+0x3fc>
 8003802:	6a3b      	ldr	r3, [r7, #32]
 8003804:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003808:	d212      	bcs.n	8003830 <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800380a:	6a3b      	ldr	r3, [r7, #32]
 800380c:	b29b      	uxth	r3, r3
 800380e:	f023 030f 	bic.w	r3, r3, #15
 8003812:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003814:	6a3b      	ldr	r3, [r7, #32]
 8003816:	085b      	lsrs	r3, r3, #1
 8003818:	b29b      	uxth	r3, r3
 800381a:	f003 0307 	and.w	r3, r3, #7
 800381e:	b29a      	uxth	r2, r3
 8003820:	8bfb      	ldrh	r3, [r7, #30]
 8003822:	4313      	orrs	r3, r2
 8003824:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	8bfa      	ldrh	r2, [r7, #30]
 800382c:	60da      	str	r2, [r3, #12]
 800382e:	e05b      	b.n	80038e8 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003836:	e057      	b.n	80038e8 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003838:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800383c:	2b08      	cmp	r3, #8
 800383e:	d828      	bhi.n	8003892 <UART_SetConfig+0x45e>
 8003840:	a201      	add	r2, pc, #4	@ (adr r2, 8003848 <UART_SetConfig+0x414>)
 8003842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003846:	bf00      	nop
 8003848:	0800386d 	.word	0x0800386d
 800384c:	08003875 	.word	0x08003875
 8003850:	0800387d 	.word	0x0800387d
 8003854:	08003893 	.word	0x08003893
 8003858:	08003883 	.word	0x08003883
 800385c:	08003893 	.word	0x08003893
 8003860:	08003893 	.word	0x08003893
 8003864:	08003893 	.word	0x08003893
 8003868:	0800388b 	.word	0x0800388b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800386c:	f7fe fd94 	bl	8002398 <HAL_RCC_GetPCLK1Freq>
 8003870:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003872:	e014      	b.n	800389e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003874:	f7fe fda2 	bl	80023bc <HAL_RCC_GetPCLK2Freq>
 8003878:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800387a:	e010      	b.n	800389e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800387c:	4b26      	ldr	r3, [pc, #152]	@ (8003918 <UART_SetConfig+0x4e4>)
 800387e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003880:	e00d      	b.n	800389e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003882:	f7fe fcd5 	bl	8002230 <HAL_RCC_GetSysClockFreq>
 8003886:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003888:	e009      	b.n	800389e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800388a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800388e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003890:	e005      	b.n	800389e <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8003892:	2300      	movs	r3, #0
 8003894:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800389c:	bf00      	nop
    }

    if (pclk != 0U)
 800389e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d021      	beq.n	80038e8 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a8:	4a1a      	ldr	r2, [pc, #104]	@ (8003914 <UART_SetConfig+0x4e0>)
 80038aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80038ae:	461a      	mov	r2, r3
 80038b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038b2:	fbb3 f2f2 	udiv	r2, r3, r2
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	085b      	lsrs	r3, r3, #1
 80038bc:	441a      	add	r2, r3
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80038c6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038c8:	6a3b      	ldr	r3, [r7, #32]
 80038ca:	2b0f      	cmp	r3, #15
 80038cc:	d909      	bls.n	80038e2 <UART_SetConfig+0x4ae>
 80038ce:	6a3b      	ldr	r3, [r7, #32]
 80038d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038d4:	d205      	bcs.n	80038e2 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80038d6:	6a3b      	ldr	r3, [r7, #32]
 80038d8:	b29a      	uxth	r2, r3
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	60da      	str	r2, [r3, #12]
 80038e0:	e002      	b.n	80038e8 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	2200      	movs	r2, #0
 80038fc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	2200      	movs	r2, #0
 8003902:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003904:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8003908:	4618      	mov	r0, r3
 800390a:	3730      	adds	r7, #48	@ 0x30
 800390c:	46bd      	mov	sp, r7
 800390e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003912:	bf00      	nop
 8003914:	08004928 	.word	0x08004928
 8003918:	00f42400 	.word	0x00f42400

0800391c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003928:	f003 0308 	and.w	r3, r3, #8
 800392c:	2b00      	cmp	r3, #0
 800392e:	d00a      	beq.n	8003946 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	430a      	orrs	r2, r1
 8003944:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800394a:	f003 0301 	and.w	r3, r3, #1
 800394e:	2b00      	cmp	r3, #0
 8003950:	d00a      	beq.n	8003968 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	430a      	orrs	r2, r1
 8003966:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800396c:	f003 0302 	and.w	r3, r3, #2
 8003970:	2b00      	cmp	r3, #0
 8003972:	d00a      	beq.n	800398a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	430a      	orrs	r2, r1
 8003988:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800398e:	f003 0304 	and.w	r3, r3, #4
 8003992:	2b00      	cmp	r3, #0
 8003994:	d00a      	beq.n	80039ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	430a      	orrs	r2, r1
 80039aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039b0:	f003 0310 	and.w	r3, r3, #16
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d00a      	beq.n	80039ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	430a      	orrs	r2, r1
 80039cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039d2:	f003 0320 	and.w	r3, r3, #32
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d00a      	beq.n	80039f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	430a      	orrs	r2, r1
 80039ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d01a      	beq.n	8003a32 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	430a      	orrs	r2, r1
 8003a10:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a1a:	d10a      	bne.n	8003a32 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	430a      	orrs	r2, r1
 8003a30:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d00a      	beq.n	8003a54 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	430a      	orrs	r2, r1
 8003a52:	605a      	str	r2, [r3, #4]
  }
}
 8003a54:	bf00      	nop
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bc80      	pop	{r7}
 8003a5c:	4770      	bx	lr

08003a5e <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003a5e:	b580      	push	{r7, lr}
 8003a60:	b086      	sub	sp, #24
 8003a62:	af02      	add	r7, sp, #8
 8003a64:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003a6e:	f7fd f9f5 	bl	8000e5c <HAL_GetTick>
 8003a72:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0308 	and.w	r3, r3, #8
 8003a7e:	2b08      	cmp	r3, #8
 8003a80:	d10e      	bne.n	8003aa0 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a82:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003a86:	9300      	str	r3, [sp, #0]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f000 f832 	bl	8003afa <UART_WaitOnFlagUntilTimeout>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d001      	beq.n	8003aa0 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	e028      	b.n	8003af2 <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0304 	and.w	r3, r3, #4
 8003aaa:	2b04      	cmp	r3, #4
 8003aac:	d10e      	bne.n	8003acc <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003aae:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003ab2:	9300      	str	r3, [sp, #0]
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	f000 f81c 	bl	8003afa <UART_WaitOnFlagUntilTimeout>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d001      	beq.n	8003acc <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ac8:	2303      	movs	r3, #3
 8003aca:	e012      	b.n	8003af2 <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2220      	movs	r2, #32
 8003ad0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2220      	movs	r2, #32
 8003ad8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2200      	movs	r2, #0
 8003aec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003af0:	2300      	movs	r3, #0
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	3710      	adds	r7, #16
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}

08003afa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003afa:	b580      	push	{r7, lr}
 8003afc:	b09c      	sub	sp, #112	@ 0x70
 8003afe:	af00      	add	r7, sp, #0
 8003b00:	60f8      	str	r0, [r7, #12]
 8003b02:	60b9      	str	r1, [r7, #8]
 8003b04:	603b      	str	r3, [r7, #0]
 8003b06:	4613      	mov	r3, r2
 8003b08:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b0a:	e0af      	b.n	8003c6c <UART_WaitOnFlagUntilTimeout+0x172>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b0c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b12:	f000 80ab 	beq.w	8003c6c <UART_WaitOnFlagUntilTimeout+0x172>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b16:	f7fd f9a1 	bl	8000e5c <HAL_GetTick>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	1ad3      	subs	r3, r2, r3
 8003b20:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8003b22:	429a      	cmp	r2, r3
 8003b24:	d302      	bcc.n	8003b2c <UART_WaitOnFlagUntilTimeout+0x32>
 8003b26:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d140      	bne.n	8003bae <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b34:	e853 3f00 	ldrex	r3, [r3]
 8003b38:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8003b3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b3c:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8003b40:	667b      	str	r3, [r7, #100]	@ 0x64
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	461a      	mov	r2, r3
 8003b48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003b4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b4c:	65ba      	str	r2, [r7, #88]	@ 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b4e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8003b50:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003b52:	e841 2300 	strex	r3, r2, [r1]
 8003b56:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8003b58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d1e6      	bne.n	8003b2c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	3308      	adds	r3, #8
 8003b64:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b68:	e853 3f00 	ldrex	r3, [r3]
 8003b6c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003b6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b70:	f023 0301 	bic.w	r3, r3, #1
 8003b74:	663b      	str	r3, [r7, #96]	@ 0x60
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	3308      	adds	r3, #8
 8003b7c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003b7e:	64ba      	str	r2, [r7, #72]	@ 0x48
 8003b80:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b82:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003b84:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b86:	e841 2300 	strex	r3, r2, [r1]
 8003b8a:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8003b8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d1e5      	bne.n	8003b5e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2220      	movs	r2, #32
 8003b96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->RxState = HAL_UART_STATE_READY;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2220      	movs	r2, #32
 8003b9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

        return HAL_TIMEOUT;
 8003baa:	2303      	movs	r3, #3
 8003bac:	e06f      	b.n	8003c8e <UART_WaitOnFlagUntilTimeout+0x194>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 0304 	and.w	r3, r3, #4
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d057      	beq.n	8003c6c <UART_WaitOnFlagUntilTimeout+0x172>
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	2b80      	cmp	r3, #128	@ 0x80
 8003bc0:	d054      	beq.n	8003c6c <UART_WaitOnFlagUntilTimeout+0x172>
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	2b40      	cmp	r3, #64	@ 0x40
 8003bc6:	d051      	beq.n	8003c6c <UART_WaitOnFlagUntilTimeout+0x172>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	69db      	ldr	r3, [r3, #28]
 8003bce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bd2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003bd6:	d149      	bne.n	8003c6c <UART_WaitOnFlagUntilTimeout+0x172>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003be0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bea:	e853 3f00 	ldrex	r3, [r3]
 8003bee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf2:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8003bf6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003c00:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c02:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c04:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003c06:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003c08:	e841 2300 	strex	r3, r2, [r1]
 8003c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8003c0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d1e6      	bne.n	8003be2 <UART_WaitOnFlagUntilTimeout+0xe8>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	3308      	adds	r3, #8
 8003c1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	e853 3f00 	ldrex	r3, [r3]
 8003c22:	613b      	str	r3, [r7, #16]
   return(result);
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	f023 0301 	bic.w	r3, r3, #1
 8003c2a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	3308      	adds	r3, #8
 8003c32:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003c34:	623a      	str	r2, [r7, #32]
 8003c36:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c38:	69f9      	ldr	r1, [r7, #28]
 8003c3a:	6a3a      	ldr	r2, [r7, #32]
 8003c3c:	e841 2300 	strex	r3, r2, [r1]
 8003c40:	61bb      	str	r3, [r7, #24]
   return(result);
 8003c42:	69bb      	ldr	r3, [r7, #24]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d1e5      	bne.n	8003c14 <UART_WaitOnFlagUntilTimeout+0x11a>

          huart->gState = HAL_UART_STATE_READY;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2220      	movs	r2, #32
 8003c4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2220      	movs	r2, #32
 8003c54:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2220      	movs	r2, #32
 8003c5c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2200      	movs	r2, #0
 8003c64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003c68:	2303      	movs	r3, #3
 8003c6a:	e010      	b.n	8003c8e <UART_WaitOnFlagUntilTimeout+0x194>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	69da      	ldr	r2, [r3, #28]
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	4013      	ands	r3, r2
 8003c76:	68ba      	ldr	r2, [r7, #8]
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	bf0c      	ite	eq
 8003c7c:	2301      	moveq	r3, #1
 8003c7e:	2300      	movne	r3, #0
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	461a      	mov	r2, r3
 8003c84:	79fb      	ldrb	r3, [r7, #7]
 8003c86:	429a      	cmp	r2, r3
 8003c88:	f43f af40 	beq.w	8003b0c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c8c:	2300      	movs	r3, #0
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3770      	adds	r7, #112	@ 0x70
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}

08003c96 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003c96:	b480      	push	{r7}
 8003c98:	b085      	sub	sp, #20
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	d101      	bne.n	8003cac <HAL_UARTEx_DisableFifoMode+0x16>
 8003ca8:	2302      	movs	r3, #2
 8003caa:	e027      	b.n	8003cfc <HAL_UARTEx_DisableFifoMode+0x66>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2224      	movs	r2, #36	@ 0x24
 8003cb8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f022 0201 	bic.w	r2, r2, #1
 8003cd2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8003cda:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	68fa      	ldr	r2, [r7, #12]
 8003ce8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2220      	movs	r2, #32
 8003cee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003cfa:	2300      	movs	r3, #0
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3714      	adds	r7, #20
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bc80      	pop	{r7}
 8003d04:	4770      	bx	lr

08003d06 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003d06:	b580      	push	{r7, lr}
 8003d08:	b084      	sub	sp, #16
 8003d0a:	af00      	add	r7, sp, #0
 8003d0c:	6078      	str	r0, [r7, #4]
 8003d0e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d101      	bne.n	8003d1e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003d1a:	2302      	movs	r3, #2
 8003d1c:	e02d      	b.n	8003d7a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2201      	movs	r2, #1
 8003d22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2224      	movs	r2, #36	@ 0x24
 8003d2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f022 0201 	bic.w	r2, r2, #1
 8003d44:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	683a      	ldr	r2, [r7, #0]
 8003d56:	430a      	orrs	r2, r1
 8003d58:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f000 f850 	bl	8003e00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	68fa      	ldr	r2, [r7, #12]
 8003d66:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2220      	movs	r2, #32
 8003d6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2200      	movs	r2, #0
 8003d74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003d78:	2300      	movs	r3, #0
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3710      	adds	r7, #16
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}

08003d82 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003d82:	b580      	push	{r7, lr}
 8003d84:	b084      	sub	sp, #16
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
 8003d8a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d101      	bne.n	8003d9a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003d96:	2302      	movs	r3, #2
 8003d98:	e02d      	b.n	8003df6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2224      	movs	r2, #36	@ 0x24
 8003da6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f022 0201 	bic.w	r2, r2, #1
 8003dc0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	683a      	ldr	r2, [r7, #0]
 8003dd2:	430a      	orrs	r2, r1
 8003dd4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f000 f812 	bl	8003e00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	68fa      	ldr	r2, [r7, #12]
 8003de2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2220      	movs	r2, #32
 8003de8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3710      	adds	r7, #16
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
	...

08003e00 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b085      	sub	sp, #20
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d108      	bne.n	8003e22 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2201      	movs	r2, #1
 8003e14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003e20:	e031      	b.n	8003e86 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003e22:	2308      	movs	r3, #8
 8003e24:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003e26:	2308      	movs	r3, #8
 8003e28:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	0e5b      	lsrs	r3, r3, #25
 8003e32:	b2db      	uxtb	r3, r3
 8003e34:	f003 0307 	and.w	r3, r3, #7
 8003e38:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	0f5b      	lsrs	r3, r3, #29
 8003e42:	b2db      	uxtb	r3, r3
 8003e44:	f003 0307 	and.w	r3, r3, #7
 8003e48:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003e4a:	7bbb      	ldrb	r3, [r7, #14]
 8003e4c:	7b3a      	ldrb	r2, [r7, #12]
 8003e4e:	4910      	ldr	r1, [pc, #64]	@ (8003e90 <UARTEx_SetNbDataToProcess+0x90>)
 8003e50:	5c8a      	ldrb	r2, [r1, r2]
 8003e52:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003e56:	7b3a      	ldrb	r2, [r7, #12]
 8003e58:	490e      	ldr	r1, [pc, #56]	@ (8003e94 <UARTEx_SetNbDataToProcess+0x94>)
 8003e5a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003e5c:	fb93 f3f2 	sdiv	r3, r3, r2
 8003e60:	b29a      	uxth	r2, r3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003e68:	7bfb      	ldrb	r3, [r7, #15]
 8003e6a:	7b7a      	ldrb	r2, [r7, #13]
 8003e6c:	4908      	ldr	r1, [pc, #32]	@ (8003e90 <UARTEx_SetNbDataToProcess+0x90>)
 8003e6e:	5c8a      	ldrb	r2, [r1, r2]
 8003e70:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003e74:	7b7a      	ldrb	r2, [r7, #13]
 8003e76:	4907      	ldr	r1, [pc, #28]	@ (8003e94 <UARTEx_SetNbDataToProcess+0x94>)
 8003e78:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003e7a:	fb93 f3f2 	sdiv	r3, r3, r2
 8003e7e:	b29a      	uxth	r2, r3
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8003e86:	bf00      	nop
 8003e88:	3714      	adds	r7, #20
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bc80      	pop	{r7}
 8003e8e:	4770      	bx	lr
 8003e90:	08004940 	.word	0x08004940
 8003e94:	08004948 	.word	0x08004948

08003e98 <siprintf>:
 8003e98:	b40e      	push	{r1, r2, r3}
 8003e9a:	b510      	push	{r4, lr}
 8003e9c:	b09d      	sub	sp, #116	@ 0x74
 8003e9e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003ea0:	9002      	str	r0, [sp, #8]
 8003ea2:	9006      	str	r0, [sp, #24]
 8003ea4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003ea8:	480a      	ldr	r0, [pc, #40]	@ (8003ed4 <siprintf+0x3c>)
 8003eaa:	9107      	str	r1, [sp, #28]
 8003eac:	9104      	str	r1, [sp, #16]
 8003eae:	490a      	ldr	r1, [pc, #40]	@ (8003ed8 <siprintf+0x40>)
 8003eb0:	f853 2b04 	ldr.w	r2, [r3], #4
 8003eb4:	9105      	str	r1, [sp, #20]
 8003eb6:	2400      	movs	r4, #0
 8003eb8:	a902      	add	r1, sp, #8
 8003eba:	6800      	ldr	r0, [r0, #0]
 8003ebc:	9301      	str	r3, [sp, #4]
 8003ebe:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003ec0:	f000 f994 	bl	80041ec <_svfiprintf_r>
 8003ec4:	9b02      	ldr	r3, [sp, #8]
 8003ec6:	701c      	strb	r4, [r3, #0]
 8003ec8:	b01d      	add	sp, #116	@ 0x74
 8003eca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ece:	b003      	add	sp, #12
 8003ed0:	4770      	bx	lr
 8003ed2:	bf00      	nop
 8003ed4:	2000000c 	.word	0x2000000c
 8003ed8:	ffff0208 	.word	0xffff0208

08003edc <memset>:
 8003edc:	4402      	add	r2, r0
 8003ede:	4603      	mov	r3, r0
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d100      	bne.n	8003ee6 <memset+0xa>
 8003ee4:	4770      	bx	lr
 8003ee6:	f803 1b01 	strb.w	r1, [r3], #1
 8003eea:	e7f9      	b.n	8003ee0 <memset+0x4>

08003eec <__errno>:
 8003eec:	4b01      	ldr	r3, [pc, #4]	@ (8003ef4 <__errno+0x8>)
 8003eee:	6818      	ldr	r0, [r3, #0]
 8003ef0:	4770      	bx	lr
 8003ef2:	bf00      	nop
 8003ef4:	2000000c 	.word	0x2000000c

08003ef8 <__libc_init_array>:
 8003ef8:	b570      	push	{r4, r5, r6, lr}
 8003efa:	4d0d      	ldr	r5, [pc, #52]	@ (8003f30 <__libc_init_array+0x38>)
 8003efc:	4c0d      	ldr	r4, [pc, #52]	@ (8003f34 <__libc_init_array+0x3c>)
 8003efe:	1b64      	subs	r4, r4, r5
 8003f00:	10a4      	asrs	r4, r4, #2
 8003f02:	2600      	movs	r6, #0
 8003f04:	42a6      	cmp	r6, r4
 8003f06:	d109      	bne.n	8003f1c <__libc_init_array+0x24>
 8003f08:	4d0b      	ldr	r5, [pc, #44]	@ (8003f38 <__libc_init_array+0x40>)
 8003f0a:	4c0c      	ldr	r4, [pc, #48]	@ (8003f3c <__libc_init_array+0x44>)
 8003f0c:	f000 fc64 	bl	80047d8 <_init>
 8003f10:	1b64      	subs	r4, r4, r5
 8003f12:	10a4      	asrs	r4, r4, #2
 8003f14:	2600      	movs	r6, #0
 8003f16:	42a6      	cmp	r6, r4
 8003f18:	d105      	bne.n	8003f26 <__libc_init_array+0x2e>
 8003f1a:	bd70      	pop	{r4, r5, r6, pc}
 8003f1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f20:	4798      	blx	r3
 8003f22:	3601      	adds	r6, #1
 8003f24:	e7ee      	b.n	8003f04 <__libc_init_array+0xc>
 8003f26:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f2a:	4798      	blx	r3
 8003f2c:	3601      	adds	r6, #1
 8003f2e:	e7f2      	b.n	8003f16 <__libc_init_array+0x1e>
 8003f30:	0800498c 	.word	0x0800498c
 8003f34:	0800498c 	.word	0x0800498c
 8003f38:	0800498c 	.word	0x0800498c
 8003f3c:	08004990 	.word	0x08004990

08003f40 <__retarget_lock_acquire_recursive>:
 8003f40:	4770      	bx	lr

08003f42 <__retarget_lock_release_recursive>:
 8003f42:	4770      	bx	lr

08003f44 <_free_r>:
 8003f44:	b538      	push	{r3, r4, r5, lr}
 8003f46:	4605      	mov	r5, r0
 8003f48:	2900      	cmp	r1, #0
 8003f4a:	d041      	beq.n	8003fd0 <_free_r+0x8c>
 8003f4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f50:	1f0c      	subs	r4, r1, #4
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	bfb8      	it	lt
 8003f56:	18e4      	addlt	r4, r4, r3
 8003f58:	f000 f8e0 	bl	800411c <__malloc_lock>
 8003f5c:	4a1d      	ldr	r2, [pc, #116]	@ (8003fd4 <_free_r+0x90>)
 8003f5e:	6813      	ldr	r3, [r2, #0]
 8003f60:	b933      	cbnz	r3, 8003f70 <_free_r+0x2c>
 8003f62:	6063      	str	r3, [r4, #4]
 8003f64:	6014      	str	r4, [r2, #0]
 8003f66:	4628      	mov	r0, r5
 8003f68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003f6c:	f000 b8dc 	b.w	8004128 <__malloc_unlock>
 8003f70:	42a3      	cmp	r3, r4
 8003f72:	d908      	bls.n	8003f86 <_free_r+0x42>
 8003f74:	6820      	ldr	r0, [r4, #0]
 8003f76:	1821      	adds	r1, r4, r0
 8003f78:	428b      	cmp	r3, r1
 8003f7a:	bf01      	itttt	eq
 8003f7c:	6819      	ldreq	r1, [r3, #0]
 8003f7e:	685b      	ldreq	r3, [r3, #4]
 8003f80:	1809      	addeq	r1, r1, r0
 8003f82:	6021      	streq	r1, [r4, #0]
 8003f84:	e7ed      	b.n	8003f62 <_free_r+0x1e>
 8003f86:	461a      	mov	r2, r3
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	b10b      	cbz	r3, 8003f90 <_free_r+0x4c>
 8003f8c:	42a3      	cmp	r3, r4
 8003f8e:	d9fa      	bls.n	8003f86 <_free_r+0x42>
 8003f90:	6811      	ldr	r1, [r2, #0]
 8003f92:	1850      	adds	r0, r2, r1
 8003f94:	42a0      	cmp	r0, r4
 8003f96:	d10b      	bne.n	8003fb0 <_free_r+0x6c>
 8003f98:	6820      	ldr	r0, [r4, #0]
 8003f9a:	4401      	add	r1, r0
 8003f9c:	1850      	adds	r0, r2, r1
 8003f9e:	4283      	cmp	r3, r0
 8003fa0:	6011      	str	r1, [r2, #0]
 8003fa2:	d1e0      	bne.n	8003f66 <_free_r+0x22>
 8003fa4:	6818      	ldr	r0, [r3, #0]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	6053      	str	r3, [r2, #4]
 8003faa:	4408      	add	r0, r1
 8003fac:	6010      	str	r0, [r2, #0]
 8003fae:	e7da      	b.n	8003f66 <_free_r+0x22>
 8003fb0:	d902      	bls.n	8003fb8 <_free_r+0x74>
 8003fb2:	230c      	movs	r3, #12
 8003fb4:	602b      	str	r3, [r5, #0]
 8003fb6:	e7d6      	b.n	8003f66 <_free_r+0x22>
 8003fb8:	6820      	ldr	r0, [r4, #0]
 8003fba:	1821      	adds	r1, r4, r0
 8003fbc:	428b      	cmp	r3, r1
 8003fbe:	bf04      	itt	eq
 8003fc0:	6819      	ldreq	r1, [r3, #0]
 8003fc2:	685b      	ldreq	r3, [r3, #4]
 8003fc4:	6063      	str	r3, [r4, #4]
 8003fc6:	bf04      	itt	eq
 8003fc8:	1809      	addeq	r1, r1, r0
 8003fca:	6021      	streq	r1, [r4, #0]
 8003fcc:	6054      	str	r4, [r2, #4]
 8003fce:	e7ca      	b.n	8003f66 <_free_r+0x22>
 8003fd0:	bd38      	pop	{r3, r4, r5, pc}
 8003fd2:	bf00      	nop
 8003fd4:	200002f4 	.word	0x200002f4

08003fd8 <sbrk_aligned>:
 8003fd8:	b570      	push	{r4, r5, r6, lr}
 8003fda:	4e0f      	ldr	r6, [pc, #60]	@ (8004018 <sbrk_aligned+0x40>)
 8003fdc:	460c      	mov	r4, r1
 8003fde:	6831      	ldr	r1, [r6, #0]
 8003fe0:	4605      	mov	r5, r0
 8003fe2:	b911      	cbnz	r1, 8003fea <sbrk_aligned+0x12>
 8003fe4:	f000 fba4 	bl	8004730 <_sbrk_r>
 8003fe8:	6030      	str	r0, [r6, #0]
 8003fea:	4621      	mov	r1, r4
 8003fec:	4628      	mov	r0, r5
 8003fee:	f000 fb9f 	bl	8004730 <_sbrk_r>
 8003ff2:	1c43      	adds	r3, r0, #1
 8003ff4:	d103      	bne.n	8003ffe <sbrk_aligned+0x26>
 8003ff6:	f04f 34ff 	mov.w	r4, #4294967295
 8003ffa:	4620      	mov	r0, r4
 8003ffc:	bd70      	pop	{r4, r5, r6, pc}
 8003ffe:	1cc4      	adds	r4, r0, #3
 8004000:	f024 0403 	bic.w	r4, r4, #3
 8004004:	42a0      	cmp	r0, r4
 8004006:	d0f8      	beq.n	8003ffa <sbrk_aligned+0x22>
 8004008:	1a21      	subs	r1, r4, r0
 800400a:	4628      	mov	r0, r5
 800400c:	f000 fb90 	bl	8004730 <_sbrk_r>
 8004010:	3001      	adds	r0, #1
 8004012:	d1f2      	bne.n	8003ffa <sbrk_aligned+0x22>
 8004014:	e7ef      	b.n	8003ff6 <sbrk_aligned+0x1e>
 8004016:	bf00      	nop
 8004018:	200002f0 	.word	0x200002f0

0800401c <_malloc_r>:
 800401c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004020:	1ccd      	adds	r5, r1, #3
 8004022:	f025 0503 	bic.w	r5, r5, #3
 8004026:	3508      	adds	r5, #8
 8004028:	2d0c      	cmp	r5, #12
 800402a:	bf38      	it	cc
 800402c:	250c      	movcc	r5, #12
 800402e:	2d00      	cmp	r5, #0
 8004030:	4606      	mov	r6, r0
 8004032:	db01      	blt.n	8004038 <_malloc_r+0x1c>
 8004034:	42a9      	cmp	r1, r5
 8004036:	d904      	bls.n	8004042 <_malloc_r+0x26>
 8004038:	230c      	movs	r3, #12
 800403a:	6033      	str	r3, [r6, #0]
 800403c:	2000      	movs	r0, #0
 800403e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004042:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004118 <_malloc_r+0xfc>
 8004046:	f000 f869 	bl	800411c <__malloc_lock>
 800404a:	f8d8 3000 	ldr.w	r3, [r8]
 800404e:	461c      	mov	r4, r3
 8004050:	bb44      	cbnz	r4, 80040a4 <_malloc_r+0x88>
 8004052:	4629      	mov	r1, r5
 8004054:	4630      	mov	r0, r6
 8004056:	f7ff ffbf 	bl	8003fd8 <sbrk_aligned>
 800405a:	1c43      	adds	r3, r0, #1
 800405c:	4604      	mov	r4, r0
 800405e:	d158      	bne.n	8004112 <_malloc_r+0xf6>
 8004060:	f8d8 4000 	ldr.w	r4, [r8]
 8004064:	4627      	mov	r7, r4
 8004066:	2f00      	cmp	r7, #0
 8004068:	d143      	bne.n	80040f2 <_malloc_r+0xd6>
 800406a:	2c00      	cmp	r4, #0
 800406c:	d04b      	beq.n	8004106 <_malloc_r+0xea>
 800406e:	6823      	ldr	r3, [r4, #0]
 8004070:	4639      	mov	r1, r7
 8004072:	4630      	mov	r0, r6
 8004074:	eb04 0903 	add.w	r9, r4, r3
 8004078:	f000 fb5a 	bl	8004730 <_sbrk_r>
 800407c:	4581      	cmp	r9, r0
 800407e:	d142      	bne.n	8004106 <_malloc_r+0xea>
 8004080:	6821      	ldr	r1, [r4, #0]
 8004082:	1a6d      	subs	r5, r5, r1
 8004084:	4629      	mov	r1, r5
 8004086:	4630      	mov	r0, r6
 8004088:	f7ff ffa6 	bl	8003fd8 <sbrk_aligned>
 800408c:	3001      	adds	r0, #1
 800408e:	d03a      	beq.n	8004106 <_malloc_r+0xea>
 8004090:	6823      	ldr	r3, [r4, #0]
 8004092:	442b      	add	r3, r5
 8004094:	6023      	str	r3, [r4, #0]
 8004096:	f8d8 3000 	ldr.w	r3, [r8]
 800409a:	685a      	ldr	r2, [r3, #4]
 800409c:	bb62      	cbnz	r2, 80040f8 <_malloc_r+0xdc>
 800409e:	f8c8 7000 	str.w	r7, [r8]
 80040a2:	e00f      	b.n	80040c4 <_malloc_r+0xa8>
 80040a4:	6822      	ldr	r2, [r4, #0]
 80040a6:	1b52      	subs	r2, r2, r5
 80040a8:	d420      	bmi.n	80040ec <_malloc_r+0xd0>
 80040aa:	2a0b      	cmp	r2, #11
 80040ac:	d917      	bls.n	80040de <_malloc_r+0xc2>
 80040ae:	1961      	adds	r1, r4, r5
 80040b0:	42a3      	cmp	r3, r4
 80040b2:	6025      	str	r5, [r4, #0]
 80040b4:	bf18      	it	ne
 80040b6:	6059      	strne	r1, [r3, #4]
 80040b8:	6863      	ldr	r3, [r4, #4]
 80040ba:	bf08      	it	eq
 80040bc:	f8c8 1000 	streq.w	r1, [r8]
 80040c0:	5162      	str	r2, [r4, r5]
 80040c2:	604b      	str	r3, [r1, #4]
 80040c4:	4630      	mov	r0, r6
 80040c6:	f000 f82f 	bl	8004128 <__malloc_unlock>
 80040ca:	f104 000b 	add.w	r0, r4, #11
 80040ce:	1d23      	adds	r3, r4, #4
 80040d0:	f020 0007 	bic.w	r0, r0, #7
 80040d4:	1ac2      	subs	r2, r0, r3
 80040d6:	bf1c      	itt	ne
 80040d8:	1a1b      	subne	r3, r3, r0
 80040da:	50a3      	strne	r3, [r4, r2]
 80040dc:	e7af      	b.n	800403e <_malloc_r+0x22>
 80040de:	6862      	ldr	r2, [r4, #4]
 80040e0:	42a3      	cmp	r3, r4
 80040e2:	bf0c      	ite	eq
 80040e4:	f8c8 2000 	streq.w	r2, [r8]
 80040e8:	605a      	strne	r2, [r3, #4]
 80040ea:	e7eb      	b.n	80040c4 <_malloc_r+0xa8>
 80040ec:	4623      	mov	r3, r4
 80040ee:	6864      	ldr	r4, [r4, #4]
 80040f0:	e7ae      	b.n	8004050 <_malloc_r+0x34>
 80040f2:	463c      	mov	r4, r7
 80040f4:	687f      	ldr	r7, [r7, #4]
 80040f6:	e7b6      	b.n	8004066 <_malloc_r+0x4a>
 80040f8:	461a      	mov	r2, r3
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	42a3      	cmp	r3, r4
 80040fe:	d1fb      	bne.n	80040f8 <_malloc_r+0xdc>
 8004100:	2300      	movs	r3, #0
 8004102:	6053      	str	r3, [r2, #4]
 8004104:	e7de      	b.n	80040c4 <_malloc_r+0xa8>
 8004106:	230c      	movs	r3, #12
 8004108:	6033      	str	r3, [r6, #0]
 800410a:	4630      	mov	r0, r6
 800410c:	f000 f80c 	bl	8004128 <__malloc_unlock>
 8004110:	e794      	b.n	800403c <_malloc_r+0x20>
 8004112:	6005      	str	r5, [r0, #0]
 8004114:	e7d6      	b.n	80040c4 <_malloc_r+0xa8>
 8004116:	bf00      	nop
 8004118:	200002f4 	.word	0x200002f4

0800411c <__malloc_lock>:
 800411c:	4801      	ldr	r0, [pc, #4]	@ (8004124 <__malloc_lock+0x8>)
 800411e:	f7ff bf0f 	b.w	8003f40 <__retarget_lock_acquire_recursive>
 8004122:	bf00      	nop
 8004124:	200002ec 	.word	0x200002ec

08004128 <__malloc_unlock>:
 8004128:	4801      	ldr	r0, [pc, #4]	@ (8004130 <__malloc_unlock+0x8>)
 800412a:	f7ff bf0a 	b.w	8003f42 <__retarget_lock_release_recursive>
 800412e:	bf00      	nop
 8004130:	200002ec 	.word	0x200002ec

08004134 <__ssputs_r>:
 8004134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004138:	688e      	ldr	r6, [r1, #8]
 800413a:	461f      	mov	r7, r3
 800413c:	42be      	cmp	r6, r7
 800413e:	680b      	ldr	r3, [r1, #0]
 8004140:	4682      	mov	sl, r0
 8004142:	460c      	mov	r4, r1
 8004144:	4690      	mov	r8, r2
 8004146:	d82d      	bhi.n	80041a4 <__ssputs_r+0x70>
 8004148:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800414c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004150:	d026      	beq.n	80041a0 <__ssputs_r+0x6c>
 8004152:	6965      	ldr	r5, [r4, #20]
 8004154:	6909      	ldr	r1, [r1, #16]
 8004156:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800415a:	eba3 0901 	sub.w	r9, r3, r1
 800415e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004162:	1c7b      	adds	r3, r7, #1
 8004164:	444b      	add	r3, r9
 8004166:	106d      	asrs	r5, r5, #1
 8004168:	429d      	cmp	r5, r3
 800416a:	bf38      	it	cc
 800416c:	461d      	movcc	r5, r3
 800416e:	0553      	lsls	r3, r2, #21
 8004170:	d527      	bpl.n	80041c2 <__ssputs_r+0x8e>
 8004172:	4629      	mov	r1, r5
 8004174:	f7ff ff52 	bl	800401c <_malloc_r>
 8004178:	4606      	mov	r6, r0
 800417a:	b360      	cbz	r0, 80041d6 <__ssputs_r+0xa2>
 800417c:	6921      	ldr	r1, [r4, #16]
 800417e:	464a      	mov	r2, r9
 8004180:	f000 fae6 	bl	8004750 <memcpy>
 8004184:	89a3      	ldrh	r3, [r4, #12]
 8004186:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800418a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800418e:	81a3      	strh	r3, [r4, #12]
 8004190:	6126      	str	r6, [r4, #16]
 8004192:	6165      	str	r5, [r4, #20]
 8004194:	444e      	add	r6, r9
 8004196:	eba5 0509 	sub.w	r5, r5, r9
 800419a:	6026      	str	r6, [r4, #0]
 800419c:	60a5      	str	r5, [r4, #8]
 800419e:	463e      	mov	r6, r7
 80041a0:	42be      	cmp	r6, r7
 80041a2:	d900      	bls.n	80041a6 <__ssputs_r+0x72>
 80041a4:	463e      	mov	r6, r7
 80041a6:	6820      	ldr	r0, [r4, #0]
 80041a8:	4632      	mov	r2, r6
 80041aa:	4641      	mov	r1, r8
 80041ac:	f000 faa6 	bl	80046fc <memmove>
 80041b0:	68a3      	ldr	r3, [r4, #8]
 80041b2:	1b9b      	subs	r3, r3, r6
 80041b4:	60a3      	str	r3, [r4, #8]
 80041b6:	6823      	ldr	r3, [r4, #0]
 80041b8:	4433      	add	r3, r6
 80041ba:	6023      	str	r3, [r4, #0]
 80041bc:	2000      	movs	r0, #0
 80041be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041c2:	462a      	mov	r2, r5
 80041c4:	f000 fad2 	bl	800476c <_realloc_r>
 80041c8:	4606      	mov	r6, r0
 80041ca:	2800      	cmp	r0, #0
 80041cc:	d1e0      	bne.n	8004190 <__ssputs_r+0x5c>
 80041ce:	6921      	ldr	r1, [r4, #16]
 80041d0:	4650      	mov	r0, sl
 80041d2:	f7ff feb7 	bl	8003f44 <_free_r>
 80041d6:	230c      	movs	r3, #12
 80041d8:	f8ca 3000 	str.w	r3, [sl]
 80041dc:	89a3      	ldrh	r3, [r4, #12]
 80041de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80041e2:	81a3      	strh	r3, [r4, #12]
 80041e4:	f04f 30ff 	mov.w	r0, #4294967295
 80041e8:	e7e9      	b.n	80041be <__ssputs_r+0x8a>
	...

080041ec <_svfiprintf_r>:
 80041ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041f0:	4698      	mov	r8, r3
 80041f2:	898b      	ldrh	r3, [r1, #12]
 80041f4:	061b      	lsls	r3, r3, #24
 80041f6:	b09d      	sub	sp, #116	@ 0x74
 80041f8:	4607      	mov	r7, r0
 80041fa:	460d      	mov	r5, r1
 80041fc:	4614      	mov	r4, r2
 80041fe:	d510      	bpl.n	8004222 <_svfiprintf_r+0x36>
 8004200:	690b      	ldr	r3, [r1, #16]
 8004202:	b973      	cbnz	r3, 8004222 <_svfiprintf_r+0x36>
 8004204:	2140      	movs	r1, #64	@ 0x40
 8004206:	f7ff ff09 	bl	800401c <_malloc_r>
 800420a:	6028      	str	r0, [r5, #0]
 800420c:	6128      	str	r0, [r5, #16]
 800420e:	b930      	cbnz	r0, 800421e <_svfiprintf_r+0x32>
 8004210:	230c      	movs	r3, #12
 8004212:	603b      	str	r3, [r7, #0]
 8004214:	f04f 30ff 	mov.w	r0, #4294967295
 8004218:	b01d      	add	sp, #116	@ 0x74
 800421a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800421e:	2340      	movs	r3, #64	@ 0x40
 8004220:	616b      	str	r3, [r5, #20]
 8004222:	2300      	movs	r3, #0
 8004224:	9309      	str	r3, [sp, #36]	@ 0x24
 8004226:	2320      	movs	r3, #32
 8004228:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800422c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004230:	2330      	movs	r3, #48	@ 0x30
 8004232:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80043d0 <_svfiprintf_r+0x1e4>
 8004236:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800423a:	f04f 0901 	mov.w	r9, #1
 800423e:	4623      	mov	r3, r4
 8004240:	469a      	mov	sl, r3
 8004242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004246:	b10a      	cbz	r2, 800424c <_svfiprintf_r+0x60>
 8004248:	2a25      	cmp	r2, #37	@ 0x25
 800424a:	d1f9      	bne.n	8004240 <_svfiprintf_r+0x54>
 800424c:	ebba 0b04 	subs.w	fp, sl, r4
 8004250:	d00b      	beq.n	800426a <_svfiprintf_r+0x7e>
 8004252:	465b      	mov	r3, fp
 8004254:	4622      	mov	r2, r4
 8004256:	4629      	mov	r1, r5
 8004258:	4638      	mov	r0, r7
 800425a:	f7ff ff6b 	bl	8004134 <__ssputs_r>
 800425e:	3001      	adds	r0, #1
 8004260:	f000 80a7 	beq.w	80043b2 <_svfiprintf_r+0x1c6>
 8004264:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004266:	445a      	add	r2, fp
 8004268:	9209      	str	r2, [sp, #36]	@ 0x24
 800426a:	f89a 3000 	ldrb.w	r3, [sl]
 800426e:	2b00      	cmp	r3, #0
 8004270:	f000 809f 	beq.w	80043b2 <_svfiprintf_r+0x1c6>
 8004274:	2300      	movs	r3, #0
 8004276:	f04f 32ff 	mov.w	r2, #4294967295
 800427a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800427e:	f10a 0a01 	add.w	sl, sl, #1
 8004282:	9304      	str	r3, [sp, #16]
 8004284:	9307      	str	r3, [sp, #28]
 8004286:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800428a:	931a      	str	r3, [sp, #104]	@ 0x68
 800428c:	4654      	mov	r4, sl
 800428e:	2205      	movs	r2, #5
 8004290:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004294:	484e      	ldr	r0, [pc, #312]	@ (80043d0 <_svfiprintf_r+0x1e4>)
 8004296:	f7fb ff73 	bl	8000180 <memchr>
 800429a:	9a04      	ldr	r2, [sp, #16]
 800429c:	b9d8      	cbnz	r0, 80042d6 <_svfiprintf_r+0xea>
 800429e:	06d0      	lsls	r0, r2, #27
 80042a0:	bf44      	itt	mi
 80042a2:	2320      	movmi	r3, #32
 80042a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80042a8:	0711      	lsls	r1, r2, #28
 80042aa:	bf44      	itt	mi
 80042ac:	232b      	movmi	r3, #43	@ 0x2b
 80042ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80042b2:	f89a 3000 	ldrb.w	r3, [sl]
 80042b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80042b8:	d015      	beq.n	80042e6 <_svfiprintf_r+0xfa>
 80042ba:	9a07      	ldr	r2, [sp, #28]
 80042bc:	4654      	mov	r4, sl
 80042be:	2000      	movs	r0, #0
 80042c0:	f04f 0c0a 	mov.w	ip, #10
 80042c4:	4621      	mov	r1, r4
 80042c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80042ca:	3b30      	subs	r3, #48	@ 0x30
 80042cc:	2b09      	cmp	r3, #9
 80042ce:	d94b      	bls.n	8004368 <_svfiprintf_r+0x17c>
 80042d0:	b1b0      	cbz	r0, 8004300 <_svfiprintf_r+0x114>
 80042d2:	9207      	str	r2, [sp, #28]
 80042d4:	e014      	b.n	8004300 <_svfiprintf_r+0x114>
 80042d6:	eba0 0308 	sub.w	r3, r0, r8
 80042da:	fa09 f303 	lsl.w	r3, r9, r3
 80042de:	4313      	orrs	r3, r2
 80042e0:	9304      	str	r3, [sp, #16]
 80042e2:	46a2      	mov	sl, r4
 80042e4:	e7d2      	b.n	800428c <_svfiprintf_r+0xa0>
 80042e6:	9b03      	ldr	r3, [sp, #12]
 80042e8:	1d19      	adds	r1, r3, #4
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	9103      	str	r1, [sp, #12]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	bfbb      	ittet	lt
 80042f2:	425b      	neglt	r3, r3
 80042f4:	f042 0202 	orrlt.w	r2, r2, #2
 80042f8:	9307      	strge	r3, [sp, #28]
 80042fa:	9307      	strlt	r3, [sp, #28]
 80042fc:	bfb8      	it	lt
 80042fe:	9204      	strlt	r2, [sp, #16]
 8004300:	7823      	ldrb	r3, [r4, #0]
 8004302:	2b2e      	cmp	r3, #46	@ 0x2e
 8004304:	d10a      	bne.n	800431c <_svfiprintf_r+0x130>
 8004306:	7863      	ldrb	r3, [r4, #1]
 8004308:	2b2a      	cmp	r3, #42	@ 0x2a
 800430a:	d132      	bne.n	8004372 <_svfiprintf_r+0x186>
 800430c:	9b03      	ldr	r3, [sp, #12]
 800430e:	1d1a      	adds	r2, r3, #4
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	9203      	str	r2, [sp, #12]
 8004314:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004318:	3402      	adds	r4, #2
 800431a:	9305      	str	r3, [sp, #20]
 800431c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80043d4 <_svfiprintf_r+0x1e8>
 8004320:	7821      	ldrb	r1, [r4, #0]
 8004322:	2203      	movs	r2, #3
 8004324:	4650      	mov	r0, sl
 8004326:	f7fb ff2b 	bl	8000180 <memchr>
 800432a:	b138      	cbz	r0, 800433c <_svfiprintf_r+0x150>
 800432c:	9b04      	ldr	r3, [sp, #16]
 800432e:	eba0 000a 	sub.w	r0, r0, sl
 8004332:	2240      	movs	r2, #64	@ 0x40
 8004334:	4082      	lsls	r2, r0
 8004336:	4313      	orrs	r3, r2
 8004338:	3401      	adds	r4, #1
 800433a:	9304      	str	r3, [sp, #16]
 800433c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004340:	4825      	ldr	r0, [pc, #148]	@ (80043d8 <_svfiprintf_r+0x1ec>)
 8004342:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004346:	2206      	movs	r2, #6
 8004348:	f7fb ff1a 	bl	8000180 <memchr>
 800434c:	2800      	cmp	r0, #0
 800434e:	d036      	beq.n	80043be <_svfiprintf_r+0x1d2>
 8004350:	4b22      	ldr	r3, [pc, #136]	@ (80043dc <_svfiprintf_r+0x1f0>)
 8004352:	bb1b      	cbnz	r3, 800439c <_svfiprintf_r+0x1b0>
 8004354:	9b03      	ldr	r3, [sp, #12]
 8004356:	3307      	adds	r3, #7
 8004358:	f023 0307 	bic.w	r3, r3, #7
 800435c:	3308      	adds	r3, #8
 800435e:	9303      	str	r3, [sp, #12]
 8004360:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004362:	4433      	add	r3, r6
 8004364:	9309      	str	r3, [sp, #36]	@ 0x24
 8004366:	e76a      	b.n	800423e <_svfiprintf_r+0x52>
 8004368:	fb0c 3202 	mla	r2, ip, r2, r3
 800436c:	460c      	mov	r4, r1
 800436e:	2001      	movs	r0, #1
 8004370:	e7a8      	b.n	80042c4 <_svfiprintf_r+0xd8>
 8004372:	2300      	movs	r3, #0
 8004374:	3401      	adds	r4, #1
 8004376:	9305      	str	r3, [sp, #20]
 8004378:	4619      	mov	r1, r3
 800437a:	f04f 0c0a 	mov.w	ip, #10
 800437e:	4620      	mov	r0, r4
 8004380:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004384:	3a30      	subs	r2, #48	@ 0x30
 8004386:	2a09      	cmp	r2, #9
 8004388:	d903      	bls.n	8004392 <_svfiprintf_r+0x1a6>
 800438a:	2b00      	cmp	r3, #0
 800438c:	d0c6      	beq.n	800431c <_svfiprintf_r+0x130>
 800438e:	9105      	str	r1, [sp, #20]
 8004390:	e7c4      	b.n	800431c <_svfiprintf_r+0x130>
 8004392:	fb0c 2101 	mla	r1, ip, r1, r2
 8004396:	4604      	mov	r4, r0
 8004398:	2301      	movs	r3, #1
 800439a:	e7f0      	b.n	800437e <_svfiprintf_r+0x192>
 800439c:	ab03      	add	r3, sp, #12
 800439e:	9300      	str	r3, [sp, #0]
 80043a0:	462a      	mov	r2, r5
 80043a2:	4b0f      	ldr	r3, [pc, #60]	@ (80043e0 <_svfiprintf_r+0x1f4>)
 80043a4:	a904      	add	r1, sp, #16
 80043a6:	4638      	mov	r0, r7
 80043a8:	f3af 8000 	nop.w
 80043ac:	1c42      	adds	r2, r0, #1
 80043ae:	4606      	mov	r6, r0
 80043b0:	d1d6      	bne.n	8004360 <_svfiprintf_r+0x174>
 80043b2:	89ab      	ldrh	r3, [r5, #12]
 80043b4:	065b      	lsls	r3, r3, #25
 80043b6:	f53f af2d 	bmi.w	8004214 <_svfiprintf_r+0x28>
 80043ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80043bc:	e72c      	b.n	8004218 <_svfiprintf_r+0x2c>
 80043be:	ab03      	add	r3, sp, #12
 80043c0:	9300      	str	r3, [sp, #0]
 80043c2:	462a      	mov	r2, r5
 80043c4:	4b06      	ldr	r3, [pc, #24]	@ (80043e0 <_svfiprintf_r+0x1f4>)
 80043c6:	a904      	add	r1, sp, #16
 80043c8:	4638      	mov	r0, r7
 80043ca:	f000 f879 	bl	80044c0 <_printf_i>
 80043ce:	e7ed      	b.n	80043ac <_svfiprintf_r+0x1c0>
 80043d0:	08004950 	.word	0x08004950
 80043d4:	08004956 	.word	0x08004956
 80043d8:	0800495a 	.word	0x0800495a
 80043dc:	00000000 	.word	0x00000000
 80043e0:	08004135 	.word	0x08004135

080043e4 <_printf_common>:
 80043e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043e8:	4616      	mov	r6, r2
 80043ea:	4698      	mov	r8, r3
 80043ec:	688a      	ldr	r2, [r1, #8]
 80043ee:	690b      	ldr	r3, [r1, #16]
 80043f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80043f4:	4293      	cmp	r3, r2
 80043f6:	bfb8      	it	lt
 80043f8:	4613      	movlt	r3, r2
 80043fa:	6033      	str	r3, [r6, #0]
 80043fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004400:	4607      	mov	r7, r0
 8004402:	460c      	mov	r4, r1
 8004404:	b10a      	cbz	r2, 800440a <_printf_common+0x26>
 8004406:	3301      	adds	r3, #1
 8004408:	6033      	str	r3, [r6, #0]
 800440a:	6823      	ldr	r3, [r4, #0]
 800440c:	0699      	lsls	r1, r3, #26
 800440e:	bf42      	ittt	mi
 8004410:	6833      	ldrmi	r3, [r6, #0]
 8004412:	3302      	addmi	r3, #2
 8004414:	6033      	strmi	r3, [r6, #0]
 8004416:	6825      	ldr	r5, [r4, #0]
 8004418:	f015 0506 	ands.w	r5, r5, #6
 800441c:	d106      	bne.n	800442c <_printf_common+0x48>
 800441e:	f104 0a19 	add.w	sl, r4, #25
 8004422:	68e3      	ldr	r3, [r4, #12]
 8004424:	6832      	ldr	r2, [r6, #0]
 8004426:	1a9b      	subs	r3, r3, r2
 8004428:	42ab      	cmp	r3, r5
 800442a:	dc26      	bgt.n	800447a <_printf_common+0x96>
 800442c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004430:	6822      	ldr	r2, [r4, #0]
 8004432:	3b00      	subs	r3, #0
 8004434:	bf18      	it	ne
 8004436:	2301      	movne	r3, #1
 8004438:	0692      	lsls	r2, r2, #26
 800443a:	d42b      	bmi.n	8004494 <_printf_common+0xb0>
 800443c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004440:	4641      	mov	r1, r8
 8004442:	4638      	mov	r0, r7
 8004444:	47c8      	blx	r9
 8004446:	3001      	adds	r0, #1
 8004448:	d01e      	beq.n	8004488 <_printf_common+0xa4>
 800444a:	6823      	ldr	r3, [r4, #0]
 800444c:	6922      	ldr	r2, [r4, #16]
 800444e:	f003 0306 	and.w	r3, r3, #6
 8004452:	2b04      	cmp	r3, #4
 8004454:	bf02      	ittt	eq
 8004456:	68e5      	ldreq	r5, [r4, #12]
 8004458:	6833      	ldreq	r3, [r6, #0]
 800445a:	1aed      	subeq	r5, r5, r3
 800445c:	68a3      	ldr	r3, [r4, #8]
 800445e:	bf0c      	ite	eq
 8004460:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004464:	2500      	movne	r5, #0
 8004466:	4293      	cmp	r3, r2
 8004468:	bfc4      	itt	gt
 800446a:	1a9b      	subgt	r3, r3, r2
 800446c:	18ed      	addgt	r5, r5, r3
 800446e:	2600      	movs	r6, #0
 8004470:	341a      	adds	r4, #26
 8004472:	42b5      	cmp	r5, r6
 8004474:	d11a      	bne.n	80044ac <_printf_common+0xc8>
 8004476:	2000      	movs	r0, #0
 8004478:	e008      	b.n	800448c <_printf_common+0xa8>
 800447a:	2301      	movs	r3, #1
 800447c:	4652      	mov	r2, sl
 800447e:	4641      	mov	r1, r8
 8004480:	4638      	mov	r0, r7
 8004482:	47c8      	blx	r9
 8004484:	3001      	adds	r0, #1
 8004486:	d103      	bne.n	8004490 <_printf_common+0xac>
 8004488:	f04f 30ff 	mov.w	r0, #4294967295
 800448c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004490:	3501      	adds	r5, #1
 8004492:	e7c6      	b.n	8004422 <_printf_common+0x3e>
 8004494:	18e1      	adds	r1, r4, r3
 8004496:	1c5a      	adds	r2, r3, #1
 8004498:	2030      	movs	r0, #48	@ 0x30
 800449a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800449e:	4422      	add	r2, r4
 80044a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80044a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80044a8:	3302      	adds	r3, #2
 80044aa:	e7c7      	b.n	800443c <_printf_common+0x58>
 80044ac:	2301      	movs	r3, #1
 80044ae:	4622      	mov	r2, r4
 80044b0:	4641      	mov	r1, r8
 80044b2:	4638      	mov	r0, r7
 80044b4:	47c8      	blx	r9
 80044b6:	3001      	adds	r0, #1
 80044b8:	d0e6      	beq.n	8004488 <_printf_common+0xa4>
 80044ba:	3601      	adds	r6, #1
 80044bc:	e7d9      	b.n	8004472 <_printf_common+0x8e>
	...

080044c0 <_printf_i>:
 80044c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044c4:	7e0f      	ldrb	r7, [r1, #24]
 80044c6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80044c8:	2f78      	cmp	r7, #120	@ 0x78
 80044ca:	4691      	mov	r9, r2
 80044cc:	4680      	mov	r8, r0
 80044ce:	460c      	mov	r4, r1
 80044d0:	469a      	mov	sl, r3
 80044d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80044d6:	d807      	bhi.n	80044e8 <_printf_i+0x28>
 80044d8:	2f62      	cmp	r7, #98	@ 0x62
 80044da:	d80a      	bhi.n	80044f2 <_printf_i+0x32>
 80044dc:	2f00      	cmp	r7, #0
 80044de:	f000 80d1 	beq.w	8004684 <_printf_i+0x1c4>
 80044e2:	2f58      	cmp	r7, #88	@ 0x58
 80044e4:	f000 80b8 	beq.w	8004658 <_printf_i+0x198>
 80044e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80044ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80044f0:	e03a      	b.n	8004568 <_printf_i+0xa8>
 80044f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80044f6:	2b15      	cmp	r3, #21
 80044f8:	d8f6      	bhi.n	80044e8 <_printf_i+0x28>
 80044fa:	a101      	add	r1, pc, #4	@ (adr r1, 8004500 <_printf_i+0x40>)
 80044fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004500:	08004559 	.word	0x08004559
 8004504:	0800456d 	.word	0x0800456d
 8004508:	080044e9 	.word	0x080044e9
 800450c:	080044e9 	.word	0x080044e9
 8004510:	080044e9 	.word	0x080044e9
 8004514:	080044e9 	.word	0x080044e9
 8004518:	0800456d 	.word	0x0800456d
 800451c:	080044e9 	.word	0x080044e9
 8004520:	080044e9 	.word	0x080044e9
 8004524:	080044e9 	.word	0x080044e9
 8004528:	080044e9 	.word	0x080044e9
 800452c:	0800466b 	.word	0x0800466b
 8004530:	08004597 	.word	0x08004597
 8004534:	08004625 	.word	0x08004625
 8004538:	080044e9 	.word	0x080044e9
 800453c:	080044e9 	.word	0x080044e9
 8004540:	0800468d 	.word	0x0800468d
 8004544:	080044e9 	.word	0x080044e9
 8004548:	08004597 	.word	0x08004597
 800454c:	080044e9 	.word	0x080044e9
 8004550:	080044e9 	.word	0x080044e9
 8004554:	0800462d 	.word	0x0800462d
 8004558:	6833      	ldr	r3, [r6, #0]
 800455a:	1d1a      	adds	r2, r3, #4
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	6032      	str	r2, [r6, #0]
 8004560:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004564:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004568:	2301      	movs	r3, #1
 800456a:	e09c      	b.n	80046a6 <_printf_i+0x1e6>
 800456c:	6833      	ldr	r3, [r6, #0]
 800456e:	6820      	ldr	r0, [r4, #0]
 8004570:	1d19      	adds	r1, r3, #4
 8004572:	6031      	str	r1, [r6, #0]
 8004574:	0606      	lsls	r6, r0, #24
 8004576:	d501      	bpl.n	800457c <_printf_i+0xbc>
 8004578:	681d      	ldr	r5, [r3, #0]
 800457a:	e003      	b.n	8004584 <_printf_i+0xc4>
 800457c:	0645      	lsls	r5, r0, #25
 800457e:	d5fb      	bpl.n	8004578 <_printf_i+0xb8>
 8004580:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004584:	2d00      	cmp	r5, #0
 8004586:	da03      	bge.n	8004590 <_printf_i+0xd0>
 8004588:	232d      	movs	r3, #45	@ 0x2d
 800458a:	426d      	negs	r5, r5
 800458c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004590:	4858      	ldr	r0, [pc, #352]	@ (80046f4 <_printf_i+0x234>)
 8004592:	230a      	movs	r3, #10
 8004594:	e011      	b.n	80045ba <_printf_i+0xfa>
 8004596:	6821      	ldr	r1, [r4, #0]
 8004598:	6833      	ldr	r3, [r6, #0]
 800459a:	0608      	lsls	r0, r1, #24
 800459c:	f853 5b04 	ldr.w	r5, [r3], #4
 80045a0:	d402      	bmi.n	80045a8 <_printf_i+0xe8>
 80045a2:	0649      	lsls	r1, r1, #25
 80045a4:	bf48      	it	mi
 80045a6:	b2ad      	uxthmi	r5, r5
 80045a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80045aa:	4852      	ldr	r0, [pc, #328]	@ (80046f4 <_printf_i+0x234>)
 80045ac:	6033      	str	r3, [r6, #0]
 80045ae:	bf14      	ite	ne
 80045b0:	230a      	movne	r3, #10
 80045b2:	2308      	moveq	r3, #8
 80045b4:	2100      	movs	r1, #0
 80045b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80045ba:	6866      	ldr	r6, [r4, #4]
 80045bc:	60a6      	str	r6, [r4, #8]
 80045be:	2e00      	cmp	r6, #0
 80045c0:	db05      	blt.n	80045ce <_printf_i+0x10e>
 80045c2:	6821      	ldr	r1, [r4, #0]
 80045c4:	432e      	orrs	r6, r5
 80045c6:	f021 0104 	bic.w	r1, r1, #4
 80045ca:	6021      	str	r1, [r4, #0]
 80045cc:	d04b      	beq.n	8004666 <_printf_i+0x1a6>
 80045ce:	4616      	mov	r6, r2
 80045d0:	fbb5 f1f3 	udiv	r1, r5, r3
 80045d4:	fb03 5711 	mls	r7, r3, r1, r5
 80045d8:	5dc7      	ldrb	r7, [r0, r7]
 80045da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80045de:	462f      	mov	r7, r5
 80045e0:	42bb      	cmp	r3, r7
 80045e2:	460d      	mov	r5, r1
 80045e4:	d9f4      	bls.n	80045d0 <_printf_i+0x110>
 80045e6:	2b08      	cmp	r3, #8
 80045e8:	d10b      	bne.n	8004602 <_printf_i+0x142>
 80045ea:	6823      	ldr	r3, [r4, #0]
 80045ec:	07df      	lsls	r7, r3, #31
 80045ee:	d508      	bpl.n	8004602 <_printf_i+0x142>
 80045f0:	6923      	ldr	r3, [r4, #16]
 80045f2:	6861      	ldr	r1, [r4, #4]
 80045f4:	4299      	cmp	r1, r3
 80045f6:	bfde      	ittt	le
 80045f8:	2330      	movle	r3, #48	@ 0x30
 80045fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80045fe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004602:	1b92      	subs	r2, r2, r6
 8004604:	6122      	str	r2, [r4, #16]
 8004606:	f8cd a000 	str.w	sl, [sp]
 800460a:	464b      	mov	r3, r9
 800460c:	aa03      	add	r2, sp, #12
 800460e:	4621      	mov	r1, r4
 8004610:	4640      	mov	r0, r8
 8004612:	f7ff fee7 	bl	80043e4 <_printf_common>
 8004616:	3001      	adds	r0, #1
 8004618:	d14a      	bne.n	80046b0 <_printf_i+0x1f0>
 800461a:	f04f 30ff 	mov.w	r0, #4294967295
 800461e:	b004      	add	sp, #16
 8004620:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004624:	6823      	ldr	r3, [r4, #0]
 8004626:	f043 0320 	orr.w	r3, r3, #32
 800462a:	6023      	str	r3, [r4, #0]
 800462c:	4832      	ldr	r0, [pc, #200]	@ (80046f8 <_printf_i+0x238>)
 800462e:	2778      	movs	r7, #120	@ 0x78
 8004630:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004634:	6823      	ldr	r3, [r4, #0]
 8004636:	6831      	ldr	r1, [r6, #0]
 8004638:	061f      	lsls	r7, r3, #24
 800463a:	f851 5b04 	ldr.w	r5, [r1], #4
 800463e:	d402      	bmi.n	8004646 <_printf_i+0x186>
 8004640:	065f      	lsls	r7, r3, #25
 8004642:	bf48      	it	mi
 8004644:	b2ad      	uxthmi	r5, r5
 8004646:	6031      	str	r1, [r6, #0]
 8004648:	07d9      	lsls	r1, r3, #31
 800464a:	bf44      	itt	mi
 800464c:	f043 0320 	orrmi.w	r3, r3, #32
 8004650:	6023      	strmi	r3, [r4, #0]
 8004652:	b11d      	cbz	r5, 800465c <_printf_i+0x19c>
 8004654:	2310      	movs	r3, #16
 8004656:	e7ad      	b.n	80045b4 <_printf_i+0xf4>
 8004658:	4826      	ldr	r0, [pc, #152]	@ (80046f4 <_printf_i+0x234>)
 800465a:	e7e9      	b.n	8004630 <_printf_i+0x170>
 800465c:	6823      	ldr	r3, [r4, #0]
 800465e:	f023 0320 	bic.w	r3, r3, #32
 8004662:	6023      	str	r3, [r4, #0]
 8004664:	e7f6      	b.n	8004654 <_printf_i+0x194>
 8004666:	4616      	mov	r6, r2
 8004668:	e7bd      	b.n	80045e6 <_printf_i+0x126>
 800466a:	6833      	ldr	r3, [r6, #0]
 800466c:	6825      	ldr	r5, [r4, #0]
 800466e:	6961      	ldr	r1, [r4, #20]
 8004670:	1d18      	adds	r0, r3, #4
 8004672:	6030      	str	r0, [r6, #0]
 8004674:	062e      	lsls	r6, r5, #24
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	d501      	bpl.n	800467e <_printf_i+0x1be>
 800467a:	6019      	str	r1, [r3, #0]
 800467c:	e002      	b.n	8004684 <_printf_i+0x1c4>
 800467e:	0668      	lsls	r0, r5, #25
 8004680:	d5fb      	bpl.n	800467a <_printf_i+0x1ba>
 8004682:	8019      	strh	r1, [r3, #0]
 8004684:	2300      	movs	r3, #0
 8004686:	6123      	str	r3, [r4, #16]
 8004688:	4616      	mov	r6, r2
 800468a:	e7bc      	b.n	8004606 <_printf_i+0x146>
 800468c:	6833      	ldr	r3, [r6, #0]
 800468e:	1d1a      	adds	r2, r3, #4
 8004690:	6032      	str	r2, [r6, #0]
 8004692:	681e      	ldr	r6, [r3, #0]
 8004694:	6862      	ldr	r2, [r4, #4]
 8004696:	2100      	movs	r1, #0
 8004698:	4630      	mov	r0, r6
 800469a:	f7fb fd71 	bl	8000180 <memchr>
 800469e:	b108      	cbz	r0, 80046a4 <_printf_i+0x1e4>
 80046a0:	1b80      	subs	r0, r0, r6
 80046a2:	6060      	str	r0, [r4, #4]
 80046a4:	6863      	ldr	r3, [r4, #4]
 80046a6:	6123      	str	r3, [r4, #16]
 80046a8:	2300      	movs	r3, #0
 80046aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80046ae:	e7aa      	b.n	8004606 <_printf_i+0x146>
 80046b0:	6923      	ldr	r3, [r4, #16]
 80046b2:	4632      	mov	r2, r6
 80046b4:	4649      	mov	r1, r9
 80046b6:	4640      	mov	r0, r8
 80046b8:	47d0      	blx	sl
 80046ba:	3001      	adds	r0, #1
 80046bc:	d0ad      	beq.n	800461a <_printf_i+0x15a>
 80046be:	6823      	ldr	r3, [r4, #0]
 80046c0:	079b      	lsls	r3, r3, #30
 80046c2:	d413      	bmi.n	80046ec <_printf_i+0x22c>
 80046c4:	68e0      	ldr	r0, [r4, #12]
 80046c6:	9b03      	ldr	r3, [sp, #12]
 80046c8:	4298      	cmp	r0, r3
 80046ca:	bfb8      	it	lt
 80046cc:	4618      	movlt	r0, r3
 80046ce:	e7a6      	b.n	800461e <_printf_i+0x15e>
 80046d0:	2301      	movs	r3, #1
 80046d2:	4632      	mov	r2, r6
 80046d4:	4649      	mov	r1, r9
 80046d6:	4640      	mov	r0, r8
 80046d8:	47d0      	blx	sl
 80046da:	3001      	adds	r0, #1
 80046dc:	d09d      	beq.n	800461a <_printf_i+0x15a>
 80046de:	3501      	adds	r5, #1
 80046e0:	68e3      	ldr	r3, [r4, #12]
 80046e2:	9903      	ldr	r1, [sp, #12]
 80046e4:	1a5b      	subs	r3, r3, r1
 80046e6:	42ab      	cmp	r3, r5
 80046e8:	dcf2      	bgt.n	80046d0 <_printf_i+0x210>
 80046ea:	e7eb      	b.n	80046c4 <_printf_i+0x204>
 80046ec:	2500      	movs	r5, #0
 80046ee:	f104 0619 	add.w	r6, r4, #25
 80046f2:	e7f5      	b.n	80046e0 <_printf_i+0x220>
 80046f4:	08004961 	.word	0x08004961
 80046f8:	08004972 	.word	0x08004972

080046fc <memmove>:
 80046fc:	4288      	cmp	r0, r1
 80046fe:	b510      	push	{r4, lr}
 8004700:	eb01 0402 	add.w	r4, r1, r2
 8004704:	d902      	bls.n	800470c <memmove+0x10>
 8004706:	4284      	cmp	r4, r0
 8004708:	4623      	mov	r3, r4
 800470a:	d807      	bhi.n	800471c <memmove+0x20>
 800470c:	1e43      	subs	r3, r0, #1
 800470e:	42a1      	cmp	r1, r4
 8004710:	d008      	beq.n	8004724 <memmove+0x28>
 8004712:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004716:	f803 2f01 	strb.w	r2, [r3, #1]!
 800471a:	e7f8      	b.n	800470e <memmove+0x12>
 800471c:	4402      	add	r2, r0
 800471e:	4601      	mov	r1, r0
 8004720:	428a      	cmp	r2, r1
 8004722:	d100      	bne.n	8004726 <memmove+0x2a>
 8004724:	bd10      	pop	{r4, pc}
 8004726:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800472a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800472e:	e7f7      	b.n	8004720 <memmove+0x24>

08004730 <_sbrk_r>:
 8004730:	b538      	push	{r3, r4, r5, lr}
 8004732:	4d06      	ldr	r5, [pc, #24]	@ (800474c <_sbrk_r+0x1c>)
 8004734:	2300      	movs	r3, #0
 8004736:	4604      	mov	r4, r0
 8004738:	4608      	mov	r0, r1
 800473a:	602b      	str	r3, [r5, #0]
 800473c:	f7fc fabc 	bl	8000cb8 <_sbrk>
 8004740:	1c43      	adds	r3, r0, #1
 8004742:	d102      	bne.n	800474a <_sbrk_r+0x1a>
 8004744:	682b      	ldr	r3, [r5, #0]
 8004746:	b103      	cbz	r3, 800474a <_sbrk_r+0x1a>
 8004748:	6023      	str	r3, [r4, #0]
 800474a:	bd38      	pop	{r3, r4, r5, pc}
 800474c:	200002e8 	.word	0x200002e8

08004750 <memcpy>:
 8004750:	440a      	add	r2, r1
 8004752:	4291      	cmp	r1, r2
 8004754:	f100 33ff 	add.w	r3, r0, #4294967295
 8004758:	d100      	bne.n	800475c <memcpy+0xc>
 800475a:	4770      	bx	lr
 800475c:	b510      	push	{r4, lr}
 800475e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004762:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004766:	4291      	cmp	r1, r2
 8004768:	d1f9      	bne.n	800475e <memcpy+0xe>
 800476a:	bd10      	pop	{r4, pc}

0800476c <_realloc_r>:
 800476c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004770:	4607      	mov	r7, r0
 8004772:	4614      	mov	r4, r2
 8004774:	460d      	mov	r5, r1
 8004776:	b921      	cbnz	r1, 8004782 <_realloc_r+0x16>
 8004778:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800477c:	4611      	mov	r1, r2
 800477e:	f7ff bc4d 	b.w	800401c <_malloc_r>
 8004782:	b92a      	cbnz	r2, 8004790 <_realloc_r+0x24>
 8004784:	f7ff fbde 	bl	8003f44 <_free_r>
 8004788:	4625      	mov	r5, r4
 800478a:	4628      	mov	r0, r5
 800478c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004790:	f000 f81a 	bl	80047c8 <_malloc_usable_size_r>
 8004794:	4284      	cmp	r4, r0
 8004796:	4606      	mov	r6, r0
 8004798:	d802      	bhi.n	80047a0 <_realloc_r+0x34>
 800479a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800479e:	d8f4      	bhi.n	800478a <_realloc_r+0x1e>
 80047a0:	4621      	mov	r1, r4
 80047a2:	4638      	mov	r0, r7
 80047a4:	f7ff fc3a 	bl	800401c <_malloc_r>
 80047a8:	4680      	mov	r8, r0
 80047aa:	b908      	cbnz	r0, 80047b0 <_realloc_r+0x44>
 80047ac:	4645      	mov	r5, r8
 80047ae:	e7ec      	b.n	800478a <_realloc_r+0x1e>
 80047b0:	42b4      	cmp	r4, r6
 80047b2:	4622      	mov	r2, r4
 80047b4:	4629      	mov	r1, r5
 80047b6:	bf28      	it	cs
 80047b8:	4632      	movcs	r2, r6
 80047ba:	f7ff ffc9 	bl	8004750 <memcpy>
 80047be:	4629      	mov	r1, r5
 80047c0:	4638      	mov	r0, r7
 80047c2:	f7ff fbbf 	bl	8003f44 <_free_r>
 80047c6:	e7f1      	b.n	80047ac <_realloc_r+0x40>

080047c8 <_malloc_usable_size_r>:
 80047c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80047cc:	1f18      	subs	r0, r3, #4
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	bfbc      	itt	lt
 80047d2:	580b      	ldrlt	r3, [r1, r0]
 80047d4:	18c0      	addlt	r0, r0, r3
 80047d6:	4770      	bx	lr

080047d8 <_init>:
 80047d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047da:	bf00      	nop
 80047dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047de:	bc08      	pop	{r3}
 80047e0:	469e      	mov	lr, r3
 80047e2:	4770      	bx	lr

080047e4 <_fini>:
 80047e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047e6:	bf00      	nop
 80047e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047ea:	bc08      	pop	{r3}
 80047ec:	469e      	mov	lr, r3
 80047ee:	4770      	bx	lr
