// Seed: 1524005303
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_2 == 1;
  assign id_5 = 1;
  assign id_5 = id_3;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_11;
  function id_12(input logic [7:0] id_13);
    id_8 = !1;
  endfunction
  wor  id_14;
  wire id_15;
  assign id_12[1] = "" < 'b0;
  nand primCall (id_4, id_14, id_12, id_3, id_15, id_1, id_2, id_13, id_8, id_7, id_11);
  module_0 modCall_1 (
      id_1,
      id_15,
      id_15,
      id_14
  );
  wire id_16;
endmodule
