{"Source Block": ["verilog-ethernet/rtl/arp_eth_rx.v@153:163@HdlIdDef", "reg [47:0] output_arp_sha_reg = 0;\nreg [31:0] output_arp_spa_reg = 0;\nreg [47:0] output_arp_tha_reg = 0;\nreg [31:0] output_arp_tpa_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\nreg error_invalid_header_reg = 0, error_invalid_header_next;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n"], "Clone Blocks": [["verilog-ethernet/rtl/arp_eth_rx_64.v@128:138", "reg [7:0]  output_arp_plen_reg = 0;\nreg [15:0] output_arp_oper_reg = 0;\nreg [47:0] output_arp_sha_reg = 0;\nreg [31:0] output_arp_spa_reg = 0;\nreg [47:0] output_arp_tha_reg = 0;\nreg [31:0] output_arp_tpa_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\nreg error_invalid_header_reg = 0, error_invalid_header_next;\n\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@134:144", "\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\nreg error_invalid_header_reg = 0, error_invalid_header_next;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\nassign output_frame_valid = output_frame_valid_reg;\nassign output_eth_dest_mac = output_eth_dest_mac_reg;\nassign output_eth_src_mac = output_eth_src_mac_reg;\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@130:140", "reg [47:0] output_arp_sha_reg = 0;\nreg [31:0] output_arp_spa_reg = 0;\nreg [47:0] output_arp_tha_reg = 0;\nreg [31:0] output_arp_tpa_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\nreg error_invalid_header_reg = 0, error_invalid_header_next;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@135:145", "reg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\nreg error_invalid_header_reg = 0, error_invalid_header_next;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\nassign output_frame_valid = output_frame_valid_reg;\nassign output_eth_dest_mac = output_eth_dest_mac_reg;\nassign output_eth_src_mac = output_eth_src_mac_reg;\nassign output_eth_type = output_eth_type_reg;\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@151:161", "reg [7:0]  output_arp_plen_reg = 0;\nreg [15:0] output_arp_oper_reg = 0;\nreg [47:0] output_arp_sha_reg = 0;\nreg [31:0] output_arp_spa_reg = 0;\nreg [47:0] output_arp_tha_reg = 0;\nreg [31:0] output_arp_tpa_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\nreg error_invalid_header_reg = 0, error_invalid_header_next;\n\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@150:160", "reg [7:0]  output_arp_hlen_reg = 0;\nreg [7:0]  output_arp_plen_reg = 0;\nreg [15:0] output_arp_oper_reg = 0;\nreg [47:0] output_arp_sha_reg = 0;\nreg [31:0] output_arp_spa_reg = 0;\nreg [47:0] output_arp_tha_reg = 0;\nreg [31:0] output_arp_tpa_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\nreg error_invalid_header_reg = 0, error_invalid_header_next;\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@154:164", "reg [31:0] output_arp_spa_reg = 0;\nreg [47:0] output_arp_tha_reg = 0;\nreg [31:0] output_arp_tpa_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\nreg error_invalid_header_reg = 0, error_invalid_header_next;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@157:167", "\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\nreg error_invalid_header_reg = 0, error_invalid_header_next;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\nassign output_frame_valid = output_frame_valid_reg;\nassign output_eth_dest_mac = output_eth_dest_mac_reg;\nassign output_eth_src_mac = output_eth_src_mac_reg;\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@127:137", "reg [7:0]  output_arp_hlen_reg = 0;\nreg [7:0]  output_arp_plen_reg = 0;\nreg [15:0] output_arp_oper_reg = 0;\nreg [47:0] output_arp_sha_reg = 0;\nreg [31:0] output_arp_spa_reg = 0;\nreg [47:0] output_arp_tha_reg = 0;\nreg [31:0] output_arp_tpa_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\nreg error_invalid_header_reg = 0, error_invalid_header_next;\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@131:141", "reg [31:0] output_arp_spa_reg = 0;\nreg [47:0] output_arp_tha_reg = 0;\nreg [31:0] output_arp_tpa_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\nreg error_invalid_header_reg = 0, error_invalid_header_next;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@154:164", "reg [31:0] output_arp_spa_reg = 0;\nreg [47:0] output_arp_tha_reg = 0;\nreg [31:0] output_arp_tpa_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\nreg error_invalid_header_reg = 0, error_invalid_header_next;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@132:142", "reg [47:0] output_arp_tha_reg = 0;\nreg [31:0] output_arp_tpa_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\nreg error_invalid_header_reg = 0, error_invalid_header_next;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\nassign output_frame_valid = output_frame_valid_reg;\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@155:165", "reg [47:0] output_arp_tha_reg = 0;\nreg [31:0] output_arp_tpa_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\nreg error_invalid_header_reg = 0, error_invalid_header_next;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\nassign output_frame_valid = output_frame_valid_reg;\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@155:165", "reg [47:0] output_arp_tha_reg = 0;\nreg [31:0] output_arp_tpa_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\nreg error_invalid_header_reg = 0, error_invalid_header_next;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\nassign output_frame_valid = output_frame_valid_reg;\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@131:141", "reg [31:0] output_arp_spa_reg = 0;\nreg [47:0] output_arp_tha_reg = 0;\nreg [31:0] output_arp_tpa_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\nreg error_invalid_header_reg = 0, error_invalid_header_next;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@158:168", "reg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\nreg error_invalid_header_reg = 0, error_invalid_header_next;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\nassign output_frame_valid = output_frame_valid_reg;\nassign output_eth_dest_mac = output_eth_dest_mac_reg;\nassign output_eth_src_mac = output_eth_src_mac_reg;\nassign output_eth_type = output_eth_type_reg;\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@132:142", "reg [47:0] output_arp_tha_reg = 0;\nreg [31:0] output_arp_tpa_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\nreg error_invalid_header_reg = 0, error_invalid_header_next;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\nassign output_frame_valid = output_frame_valid_reg;\n"]], "Diff Content": {"Delete": [[158, "reg busy_reg = 0;\n"]], "Add": []}}