#-----------------------------------------------------------
# xsim v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Feb 23 14:51:26 2025
# Process ID         : 23954
# Current directory  : /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/sim/verilog
# Command line       : xsim -mode tcl -source {xsim.dir/top/xsim_script.tcl}
# Log file           : /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/sim/verilog/xsim.log
# Journal file       : /ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/sim/verilog/xsim.jou
# Running On         : ece-lnx-4511c
# Platform           : RedHatEnterpriseServer
# Operating System   : Red Hat Enterprise Linux Server release 7.9 (Maipo)
# Processor Detail   : Intel(R) Xeon(R) Gold 6146 CPU @ 3.20GHz
# CPU Frequency      : 3192.499 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 12
# Host memory        : 135028 MB
# Swap memory        : 68715 MB
# Total Virtual      : 203743 MB
# Available Virtual  : 178671 MB
#-----------------------------------------------------------
source xsim.dir/top/xsim_script.tcl
# xsim {top} -autoloadwcfg -tclbatch {top.tcl}
Time resolution is 1 ps
source top.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "128000"
// RTL Simulation : 1 / 3 [100.00%] @ "16268000"
// RTL Simulation : 2 / 3 [100.00%] @ "32253000"
// RTL Simulation : 3 / 3 [100.00%] @ "48238000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 48267500 ps : File "/ecel/UFAD/qlopezscarim/Desktop/lab5_vitis/fir1/fir1/hls/sim/verilog/top.autotb.v" Line 435
## quit
INFO: [Common 17-206] Exiting xsim at Sun Feb 23 14:51:31 2025...
