$date
	Fri Apr 19 15:05:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_D_FF $end
$var wire 1 ! Q $end
$var reg 1 " CLK $end
$var reg 1 # D $end
$scope module D_FF_0 $end
$var wire 1 " CLK $end
$var wire 1 # D $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
1"
0!
$end
#5
1#
0"
#10
0#
1"
#15
1#
0"
#20
0#
1"
#25
1#
0"
#30
0#
1"
#35
0"
#40
1!
1#
1"
#45
0"
#50
0!
0#
1"
#55
1#
0"
#60
0#
1"
#65
0"
#70
1!
1#
1"
#75
0"
#80
1"
