# OR1200

The properties are listed in the table below
| Assertion                                                                                                                                                                                                       | Type                                  | CWE-ID   | FPV Verification Results |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------|----------| ----|
| {(or1200\_except.wb\_pc == or1200\_sprs.spr\_dat\_ppc) \|\| (rst == 1)}                                                                                                                                                | Control Flow                          | CWE-1281 |
| {(~(((or1200\_ctrl.ex\_insn & 'hC0000000) >> 30 == 1) )) \|\| (or1200\_ctrl.ex\_pc == or1200\_sprs.spr\_dat\_npc) \|\| (rst == 1)}                                                                                         | Control Flow                          | CWE-1281 |
| {(~(((or1200\_ctrl.ex\_insn & 'hC0000000) >> 30 == 2) )) \|\| (or1200\_ctrl.ex\_pc == or1200\_sprs.spr\_dat\_npc) \|\| (rst == 1)}                                                                                         | Control Flow                          | CWE-1281 |
| {(~(((or1200\_ctrl.ex\_insn & 'hC0000000) >> 30 == 3) )) \|\| (or1200\_ctrl.ex\_pc == or1200\_sprs.spr\_dat\_npc) \|\| (rst == 1)}                                                                                         | Control Flow                          | CWE-1281 |
| {~(((or1200\_ctrl.ex\_insn & 'hFFE00000) >> 21 == 1826) && (operand\_a > operand\_b)) \|\| (or1200\_sprs.to\_sr[9] == 1) \|\| (rst == 1)}                                                                                 | Control Flow                          | CWE-1281 |
| {~(((or1200\_ctrl.ex\_insn & 'hFFE00000) >> 21 == 1829) && (operand\_a <= operand\_b)) \|\| (or1200\_sprs.to\_sr[9] == 1) \|\| (rst == 1)}                                                                                | Control Flow                          | CWE-1281 |
| {(~((or1200\_ctrl.ex\_insn & 'hFC000000)>>26==1)) \|\| (or1200\_rf.rf\_addrw==9) \|\| (rst == 1)}                                                                                                                       | Control Flow                          | CWE-1281 |
| {(~(((or1200\_ctrl.ex\_insn & 'hC0000000) >> 30 == 2) )) \|\| (or1200\_rf.rf\_addrw != 9) \|\| (rst == 1)}                                                                                                              | Control Flow                          | CWE-1281 |
| {(~(((or1200\_ctrl.ex\_insn & 'hC0000000) >> 30 == 1) )) \|\| (or1200\_sprs.sr[0] == prev\_sr0) \|\| (rst == 1)}                                                                                                        | Privilege escalation / deescalation   | CWE-1198 |
| {(~(((or1200\_ctrl.ex\_insn & 'hC0000000) >> 30 == 2) )) \|\| (or1200\_sprs.sr[0] == prev\_sr0) \|\| (rst == 1)}                                                                                                        | Privilege escalation / deescalation   | CWE-1198 |
| {(~( ((or1200\_ctrl.ex\_insn & 'hC0000000) >> 30 == 3) & (or1200\_ctrl.ex\_insn & 'h3C000000 != 0) )) \|\| (or1200\_sprs.sr[0] == prev\_sr0) \|\| (rst == 1)}                                                             | Privilege escalation / deescalation   | CWE-1198 |
| {(~(((or1200\_ctrl.ex\_insn & 'hC0000000) >> 30 == 1) )) \|\| (or1200\_except.epcr == prev\_epcr) \|\| (rst == 1)}                                                                                                      | Privilege escalation / deescalation   | CWE-1198 |
| {(~(((or1200\_ctrl.ex\_insn & 'hC0000000) >> 30 == 2) )) \|\| (or1200\_except.epcr == prev\_epcr) \|\| (rst == 1)}                                                                                                      | Privilege escalation / deescalation   | CWE-1198 |
| {(~(((or1200\_ctrl.ex\_insn & 'hC0000000) >> 30 == 3) )) \|\| (or1200\_except.epcr == prev\_epcr) \|\| (rst == 1)}                                                                                                      | Privilege escalation / deescalation   | CWE-1198 |
| {(~(((or1200\_ctrl.ex\_insn & 'hC0000000) >> 30 == 1) )) \|\| (or1200\_except.eear == prev\_eear) \|\| (rst == 1)}                                                                                                      | Privilege escalation / deescalation   | CWE-1198 |
| {(~(((or1200\_ctrl.ex\_insn & 'hC0000000) >> 30 == 2) )) \|\| (or1200\_except.eear == prev\_eear) \|\| (rst == 1)}                                                                                                      | Privilege escalation / deescalation   | CWE-1198 |
| {(~(((or1200\_ctrl.ex\_insn & 'hC0000000) >> 30 == 3) )) \|\| (or1200\_except.eear == prev\_eear) \|\| (rst == 1)}                                                                                                      | Privilege escalation / deescalation   | CWE-1198 |
| {(~(((or1200\_ctrl.ex\_insn & 'hC0000000) >> 30 == 1) )) \|\| (or1200\_except.esr == prev\_esr) \|\| (rst == 1)}                                                                                                        | Privilege escalation / deescalation   | CWE-1198 |
| {(~(((or1200\_ctrl.ex\_insn & 'hC0000000) >> 30 == 2) )) \|\| (or1200\_except.esr == prev\_esr) \|\| (rst == 1)}                                                                                                        | Privilege escalation / deescalation   | CWE-1198 |
| {(~( ((or1200\_ctrl.ex\_insn & 'hC0000000) >> 30 == 3) & (or1200\_ctrl.ex\_insn & 'h3C000000 != 0) )) \|\| (or1200\_except.esr == prev\_esr) \|\| (rst == 1)}                                                             | Privilege escalation / deescalation   | CWE-1198 |
| {(~(((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 9) )) \|\| (or1200\_except.eear == prev\_eear) \|\| (rst == 1)}                                                                                                      | Privilege escalation / deescalation   | CWE-1198 |
| {(~(((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 9) )) \|\| (or1200\_except.epcr == prev\_epcr) \|\| (rst == 1)}                                                                                                      | Privilege escalation / deescalation   | CWE-1198 |
| {(~(((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 9) )) \|\| (or1200\_except.esr == prev\_esr) \|\| (rst == 1)}                                                                                                        | Privilege escalation / deescalation   | CWE-1198 |
| {(~((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 9)) \|\| (or1200\_genpc.pc == or1200\_except.epcr) \|\| (rst == 1)}                                                                                                   | Privilege escalation / deescalation   | CWE-1198 |
| {(~((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 9)) \|\| (or1200\_sprs.to\_sr == or1200\_except.esr) \|\| (rst == 1)}                                                                                                  | Privilege escalation / deescalation   | CWE-1198 |
| {(~((prev\_ex\_insn & 'hFFFF0000) >> 16 == 8192)) \|\| (~((or1200\_ctrl.ex\_insn & 'hFFFF0000) >> 16 != 8192)) \|\| (or1200\_except.lsu\_addr == or1200\_except.eear) \|\| (rst == 1)}                                       | Privilege escalation / deescalation   | CWE-1198 |
| {(~((prev\_ex\_insn & 'hFFFF0000) >> 16 == 8192)) \|\| (~((or1200\_ctrl.ex\_insn & 'hFFFF0000) >> 16 != 8192)) \|\| (or1200\_except.spr\_dat\_npc == or1200\_except.epcr) \|\| (rst == 1)}                                    | Privilege escalation / deescalation   | CWE-1198 |
| {(~((or1200\_ctrl.wb\_insn & 'hFFFF0000) >> 16 == 8192)) \|\| (or1200\_except.lsu\_addr == or1200\_except.eear) \|\| (rst == 1)}                                                                                         | Privilege escalation / deescalation   | CWE-1198 |
| {(~((or1200\_ctrl.wb\_insn & 'hFFFF0000) >> 16 == 8192)) \|\| (or1200\_except.spr\_dat\_npc == or1200\_except.epcr) \|\| (rst == 1)}                                                                                      | Privilege escalation / deescalation   | CWE-1198 |
| {(~((or1200\_ctrl.ex\_insn & 'hFFFF0000) >> 16 == 8192)) \|\| (or1200\_rf.rf\_addrw == ((or1200\_ctrl.ex\_insn & 'h03E00000) >> 21)) \|\| (rst == 1)}                                                                     | Privilege escalation / deescalation   | CWE-1198 |
| {(~(((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 47) )) \|\| (or1200\_rf.we == 0) \|\| (rst == 1)}                                                                                                                   | Update registers                      | CWE-1262 |
| {(~(((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 57) )) \|\| (or1200\_rf.we == 0) \|\| (rst == 1)}                                                                                                                   | Update registers                      | CWE-1262 |
| {(~(((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 51) )) \|\| (or1200\_rf.we == 0) \|\| (rst == 1)}                                                                                                                   | Update registers                      | CWE-1262 |
| {(~(((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 52) )) \|\| (or1200\_rf.we == 0) \|\| (rst == 1)}                                                                                                                   | Update registers                      | CWE-1262 |
| {(~(((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 53) )) \|\| (or1200\_rf.we == 0) \|\| (rst == 1)}                                                                                                                   | Update registers                      | CWE-1262 |
| {(~(((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 54) )) \|\| (or1200\_rf.we == 0) \|\| (rst == 1)}                                                                                                                   | Update registers                      | CWE-1262 |
| {(~(((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 55) )) \|\| (or1200\_rf.we == 0) \|\| (rst == 1)}                                                                                                                   | Update registers                      | CWE-1262 |
| {(~(((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 48) )) \|\| (or1200\_rf.we == 0) \|\| (rst == 1)}                                                                                                                   | Update registers                      | CWE-1262 |
| {(~(((or1200\_ctrl.ex\_insn & 'hFF000000) >> 24 == 21) )) \|\| (or1200\_rf.we == 0) \|\| (rst == 1)}                                                                                                                   | Update registers                      | CWE-1262 |
| {(~(((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 9) )) \|\| (or1200\_rf.we == 0) \|\| (rst == 1)}                                                                                                                    | Update registers                      | CWE-1262 |
| {(~(((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 17) )) \|\| (or1200\_rf.we == 0) \|\| (rst == 1)}                                                                                                                   | Update registers                      | CWE-1262 |
| {(~(((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 0) )) \|\| (or1200\_rf.we == 0) \|\| (rst == 1)}                                                                                                                    | Update registers                      | CWE-1262 |
| {(~(((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 4) )) \|\| (or1200\_rf.we == 0) \|\| (rst == 1)}                                                                                                                    | Update registers                      | CWE-1262 |
| {(~(((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 3) )) \|\| (or1200\_rf.we == 0) \|\| (rst == 1)}                                                                                                                    | Update registers                      | CWE-1262 |
| {(~(((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 8) )) \|\| (or1200\_rf.we == 0) \|\| (rst == 1)}                                                                                                                    | Update registers                      | CWE-1262 |
| {(~((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 48)) \|\| (or1200\_sprs.spr\_dat\_o == operand\_b)}                                                                                                                   | Update registers                      | CWE-1262 |
| {(~(((or1200\_ctrl.ex\_insn & 'hC0000000) >> 30 == 2) )) \|\| ((or1200\_ctrl.ex\_insn & 'h03e00000) >> 21 == or1200\_rf.addrw) \|\| (rst == 1)}                                                                          | Correct results                       | CWE-1221 |
| {(~(((or1200\_ctrl.ex\_insn & 'hC0000000) >> 30 == 3) )) \|\| ((or1200\_ctrl.ex\_insn & 'h03e00000) >> 21 == or1200\_rf.addrw) \|\| (rst == 1)}                                                                          | Correct results                       | CWE-1221 |
| {((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 != 'h1c) \|\| (rst == 1)}                                                                                                                                              | Instruction executed                  | CWE-1281 |
| {(id\_insn == 32'h14410000) \|\| (id\_insn == 32'h14610000) \|\| (id\_insn == prev\_if\_insn) \|\| (prev\_id\_freeze) \|\| (rst == 1)}                                                                                         | Instruction executed                  | CWE-1281 |
| {(if\_insn == 32'h14610000) \|\| (if\_insn == 32'h14410000) \|\| (if\_insn == icpu\_dat\_i ) \|\| (if\_insn == 0) \|\| (rst == 1) \|\| (if\_insn == or1200\_if.insn\_saved)}                                                       | Instruction executed                  | CWE-1281 |
| {(operand\_b == dcpu\_dat\_o) \|\| (rst == 1)}                                                                                                                                                                       | Memory access                         | CWE-1202 |
| {(~((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 32)) \|\| (or1200\_rf.rf\_dataw == dcpu\_dat\_o) \|\| (rst == 1)}                                                                                                       | Memory access                         | CWE-1202 |
| {(~((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 33)) \|\| (or1200\_rf.rf\_dataw == dcpu\_dat\_o) \|\| (rst == 1)}                                                                                                       | Memory access                         | CWE-1202 |
| {(~((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 34)) \|\| (or1200\_rf.rf\_dataw == dcpu\_dat\_o) \|\| (rst == 1)}                                                                                                       | Memory access                         | CWE-1202 |
| {(~((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 35)) \|\| (or1200\_rf.rf\_dataw == dcpu\_dat\_o) \|\| (rst == 1)}                                                                                                       | Memory access                         | CWE-1202 |
| {(~((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 36)) \|\| (or1200\_rf.rf\_dataw == dcpu\_dat\_o) \|\| (rst == 1)}                                                                                                       | Memory access                         | CWE-1202 |
| {(~((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 37)) \|\| (or1200\_rf.rf\_dataw == dcpu\_dat\_o) \|\| (rst == 1)}                                                                                                       | Memory access                         | CWE-1202 |
| {(~((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 38)) \|\| (or1200\_rf.rf\_dataw == dcpu\_dat\_o) \|\| (rst == 1)}                                                                                                       | Memory access                         | CWE-1202 |
| {(~((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 32)) \|\| (dcpu\_adr\_o == operand\_a + ex\_simm) \|\| (rst == 1)}                                                                                                      | Memory access                         | CWE-1202 |
| {(~((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 33)) \|\| (dcpu\_adr\_o == operand\_a + ex\_simm) \|\| (rst == 1)}                                                                                                      | Memory access                         | CWE-1202 |
| {(~((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 34)) \|\| (dcpu\_adr\_o == operand\_a + ex\_simm) \|\| (rst == 1)}                                                                                                      | Memory access                         | CWE-1202 |
| {(~((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 35)) \|\| (dcpu\_adr\_o == operand\_a + ex\_simm) \|\| (rst == 1)}                                                                                                      | Memory access                         | CWE-1202 |
| {(~((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 36)) \|\| (dcpu\_adr\_o == operand\_a + ex\_simm) \|\| (rst == 1)}                                                                                                      | Memory access                         | CWE-1202 |
| {(~((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 37)) \|\| (dcpu\_adr\_o == operand\_a + ex\_simm) \|\| (rst == 1)}                                                                                                      | Memory access                         | CWE-1202 |
| {(~((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 38)) \|\| (dcpu\_adr\_o == operand\_a + ex\_simm) \|\| (rst == 1)}                                                                                                      | Memory access                         | CWE-1202 |
| {(~((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 37)) \|\| ((or1200\_lsu.or1200\_mem2reg.regdata & 16'hFFFF0000) == 0) \|\| (rst == 1)}                                                                                | Memory access                         | CWE-1202 |
| {(~((or1200\_ctrl.ex\_insn & 'hFC000000) >> 26 == 53)) \|\| ((or1200\_lsu.or1200\_reg2mem.memdata & 16'hFFFF) == (or1200\_lsu.or1200\_reg2mem.regdata & 16'hFFFF)) \|\| (rst == 1)}                                       | Memory access                         | CWE-1202 |
| {(or1200\_lsu.dcpu\_dat\_i == or1200\_lsu.or1200\_mem2reg.memdata) \|\| (rst == 1)}                                                                                                                                    | Memory access                         | CWE-1202 |
| {(~((or1200\_rf.rf\_we == 1) && (or1200\_rf.rf\_addrw == 0))) \|\| (or1200\_rf.rf\_dataw == 0) \|\| (rst == 1)}                                                                                                           | Memory access                         | CWE-1202 |
| {(~((or1200\\_ctrl.ex\\_insn & 'hFC0003CF) == 'hE00000C8)) \|\| (((operand\\_a << (6'd32 - {1'b0, operand\\_b[4:0]})) | (operand\\_a >> operand\\_b[4:0])) == or1200\\_rf.rf\\_dataw) \|\| (or1200\\_rf.rf\\_dataw == 0) \|\| (rst == 1)} | Memory access                         | CWE-1202 |
