{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1598293924453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1598293924453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 24 23:02:04 2020 " "Processing started: Mon Aug 24 23:02:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1598293924453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1598293924453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off waveFromGenerator -c waveFromGenerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off waveFromGenerator -c waveFromGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1598293924453 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1598293925053 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "AmplitudeSelector.v(6) " "Verilog HDL warning at AmplitudeSelector.v(6): extended using \"x\" or \"z\"" {  } { { "AmplitudeSelector.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/AmplitudeSelector.v" 6 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1598293925123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amplitudeselector.v 1 1 " "Found 1 design units, including 1 entities, in source file amplitudeselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 AmplitudeSelector " "Found entity 1: AmplitudeSelector" {  } { { "AmplitudeSelector.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/AmplitudeSelector.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598293925133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598293925133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencyregulator.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencyregulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyRegulator " "Found entity 1: FrequencyRegulator" {  } { { "FrequencyRegulator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/FrequencyRegulator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598293925143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598293925143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter10.v 1 1 " "Found 1 design units, including 1 entities, in source file counter10.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter10 " "Found entity 1: Counter10" {  } { { "Counter10.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/Counter10.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598293925153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598293925153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavegenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file wavegenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 WaveGenerator " "Found entity 1: WaveGenerator" {  } { { "WaveGenerator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/WaveGenerator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598293925173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598293925173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavefromgenerator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file wavefromgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 waveFromGenerator " "Found entity 1: waveFromGenerator" {  } { { "waveFromGenerator.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/waveFromGenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598293925183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598293925183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cut_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file cut_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 cut_ROM " "Found entity 1: cut_ROM" {  } { { "cut_ROM.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/cut_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598293925183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598293925183 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "waveFromGenerator " "Elaborating entity \"waveFromGenerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1598293925528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7474 7474:inst6 " "Elaborating entity \"7474\" for hierarchy \"7474:inst6\"" {  } { { "waveFromGenerator.bdf" "inst6" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/waveFromGenerator.bdf" { { 336 -136 24 456 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293925558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7474:inst6 " "Elaborated megafunction instantiation \"7474:inst6\"" {  } { { "waveFromGenerator.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/waveFromGenerator.bdf" { { 336 -136 24 456 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293925573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 74193:inst1 " "Elaborating entity \"74193\" for hierarchy \"74193:inst1\"" {  } { { "waveFromGenerator.bdf" "inst1" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/waveFromGenerator.bdf" { { 552 -376 -216 672 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293925593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74193:inst1 " "Elaborated megafunction instantiation \"74193:inst1\"" {  } { { "waveFromGenerator.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/waveFromGenerator.bdf" { { 552 -376 -216 672 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293925608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyRegulator FrequencyRegulator:inst11 " "Elaborating entity \"FrequencyRegulator\" for hierarchy \"FrequencyRegulator:inst11\"" {  } { { "waveFromGenerator.bdf" "inst11" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/waveFromGenerator.bdf" { { 232 -504 -272 344 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293925608 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FrequencyRegulator.v(20) " "Verilog HDL assignment warning at FrequencyRegulator.v(20): truncated value with size 32 to match size of target (16)" {  } { { "FrequencyRegulator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/FrequencyRegulator.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598293925623 "|FrequencyRegulator"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "setPeriod FrequencyRegulator.v(27) " "Verilog HDL Always Construct warning at FrequencyRegulator.v(27): variable \"setPeriod\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FrequencyRegulator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/FrequencyRegulator.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1598293925623 "|FrequencyRegulator"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter FrequencyRegulator.v(27) " "Verilog HDL Always Construct warning at FrequencyRegulator.v(27): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FrequencyRegulator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/FrequencyRegulator.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1598293925623 "|FrequencyRegulator"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "setPeriod FrequencyRegulator.v(29) " "Verilog HDL Always Construct warning at FrequencyRegulator.v(29): variable \"setPeriod\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FrequencyRegulator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/FrequencyRegulator.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1598293925623 "|FrequencyRegulator"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter FrequencyRegulator.v(29) " "Verilog HDL Always Construct warning at FrequencyRegulator.v(29): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FrequencyRegulator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/FrequencyRegulator.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1598293925623 "|FrequencyRegulator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "increase FrequencyRegulator.v(25) " "Verilog HDL Always Construct warning at FrequencyRegulator.v(25): inferring latch(es) for variable \"increase\", which holds its previous value in one or more paths through the always construct" {  } { { "FrequencyRegulator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/FrequencyRegulator.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1598293925623 "|FrequencyRegulator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decrease FrequencyRegulator.v(25) " "Verilog HDL Always Construct warning at FrequencyRegulator.v(25): inferring latch(es) for variable \"decrease\", which holds its previous value in one or more paths through the always construct" {  } { { "FrequencyRegulator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/FrequencyRegulator.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1598293925623 "|FrequencyRegulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decrease FrequencyRegulator.v(26) " "Inferred latch for \"decrease\" at FrequencyRegulator.v(26)" {  } { { "FrequencyRegulator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/FrequencyRegulator.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598293925623 "|FrequencyRegulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase FrequencyRegulator.v(26) " "Inferred latch for \"increase\" at FrequencyRegulator.v(26)" {  } { { "FrequencyRegulator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/FrequencyRegulator.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598293925623 "|FrequencyRegulator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7408 7408:AND_ld " "Elaborating entity \"7408\" for hierarchy \"7408:AND_ld\"" {  } { { "waveFromGenerator.bdf" "AND_ld" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/waveFromGenerator.bdf" { { 560 -208 -168 624 "AND_ld" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293925643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7408:AND_ld " "Elaborated megafunction instantiation \"7408:AND_ld\"" {  } { { "waveFromGenerator.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/waveFromGenerator.bdf" { { 560 -208 -168 624 "AND_ld" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293925653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AmplitudeSelector AmplitudeSelector:AmplitudeSelector " "Elaborating entity \"AmplitudeSelector\" for hierarchy \"AmplitudeSelector:AmplitudeSelector\"" {  } { { "waveFromGenerator.bdf" "AmplitudeSelector" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/waveFromGenerator.bdf" { { 344 1272 1480 424 "AmplitudeSelector" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293925653 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AmplitudeSelector.v(3) " "Verilog HDL assignment warning at AmplitudeSelector.v(3): truncated value with size 32 to match size of target (8)" {  } { { "AmplitudeSelector.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/AmplitudeSelector.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598293925673 "|AmplitudeSelector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:Multiplexer " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:Multiplexer\"" {  } { { "waveFromGenerator.bdf" "Multiplexer" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/waveFromGenerator.bdf" { { 344 944 1056 432 "Multiplexer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293925693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:Multiplexer " "Elaborated megafunction instantiation \"BUSMUX:Multiplexer\"" {  } { { "waveFromGenerator.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/waveFromGenerator.bdf" { { 344 944 1056 432 "Multiplexer" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293925868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:Multiplexer " "Instantiated megafunction \"BUSMUX:Multiplexer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293925868 ""}  } { { "waveFromGenerator.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/waveFromGenerator.bdf" { { 344 944 1056 432 "Multiplexer" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1598293925868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:Multiplexer\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:Multiplexer\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293925928 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:Multiplexer\|lpm_mux:\$00000 BUSMUX:Multiplexer " "Elaborated megafunction instantiation \"BUSMUX:Multiplexer\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:Multiplexer\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "waveFromGenerator.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/waveFromGenerator.bdf" { { 344 944 1056 432 "Multiplexer" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293925943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/db/mux_erc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598293926028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598293926028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc BUSMUX:Multiplexer\|lpm_mux:\$00000\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"BUSMUX:Multiplexer\|lpm_mux:\$00000\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293926033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WaveGenerator WaveGenerator:inst " "Elaborating entity \"WaveGenerator\" for hierarchy \"WaveGenerator:inst\"" {  } { { "waveFromGenerator.bdf" "inst" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/waveFromGenerator.bdf" { { 264 512 696 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293926043 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 WaveGenerator.v(43) " "Verilog HDL assignment warning at WaveGenerator.v(43): truncated value with size 32 to match size of target (16)" {  } { { "WaveGenerator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/WaveGenerator.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598293926054 "|WaveGenerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 WaveGenerator.v(44) " "Verilog HDL assignment warning at WaveGenerator.v(44): truncated value with size 32 to match size of target (16)" {  } { { "WaveGenerator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/WaveGenerator.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598293926054 "|WaveGenerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 WaveGenerator.v(81) " "Verilog HDL assignment warning at WaveGenerator.v(81): truncated value with size 32 to match size of target (16)" {  } { { "WaveGenerator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/WaveGenerator.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598293926054 "|WaveGenerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 WaveGenerator.v(82) " "Verilog HDL assignment warning at WaveGenerator.v(82): truncated value with size 32 to match size of target (16)" {  } { { "WaveGenerator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/WaveGenerator.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598293926054 "|WaveGenerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 WaveGenerator.v(95) " "Verilog HDL assignment warning at WaveGenerator.v(95): truncated value with size 32 to match size of target (16)" {  } { { "WaveGenerator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/WaveGenerator.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598293926054 "|WaveGenerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 WaveGenerator.v(96) " "Verilog HDL assignment warning at WaveGenerator.v(96): truncated value with size 32 to match size of target (16)" {  } { { "WaveGenerator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/WaveGenerator.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598293926054 "|WaveGenerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 WaveGenerator.v(109) " "Verilog HDL assignment warning at WaveGenerator.v(109): truncated value with size 32 to match size of target (8)" {  } { { "WaveGenerator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/WaveGenerator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598293926054 "|WaveGenerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 WaveGenerator.v(112) " "Verilog HDL assignment warning at WaveGenerator.v(112): truncated value with size 32 to match size of target (8)" {  } { { "WaveGenerator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/WaveGenerator.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598293926054 "|WaveGenerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 WaveGenerator.v(114) " "Verilog HDL assignment warning at WaveGenerator.v(114): truncated value with size 32 to match size of target (8)" {  } { { "WaveGenerator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/WaveGenerator.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598293926054 "|WaveGenerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 WaveGenerator.v(116) " "Verilog HDL assignment warning at WaveGenerator.v(116): truncated value with size 32 to match size of target (8)" {  } { { "WaveGenerator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/WaveGenerator.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598293926054 "|WaveGenerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 WaveGenerator.v(122) " "Verilog HDL assignment warning at WaveGenerator.v(122): truncated value with size 32 to match size of target (8)" {  } { { "WaveGenerator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/WaveGenerator.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598293926054 "|WaveGenerator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cut_ROM cut_ROM:ROM_inst " "Elaborating entity \"cut_ROM\" for hierarchy \"cut_ROM:ROM_inst\"" {  } { { "waveFromGenerator.bdf" "ROM_inst" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/waveFromGenerator.bdf" { { 424 496 712 552 "ROM_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293926063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cut_ROM:ROM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cut_ROM:ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "cut_ROM.v" "altsyncram_component" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/cut_ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293926203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cut_ROM:ROM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cut_ROM:ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "cut_ROM.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/cut_ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293926213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cut_ROM:ROM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"cut_ROM:ROM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293926213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293926213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293926213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ROM_arbitrary.mif " "Parameter \"init_file\" = \"../ROM_arbitrary.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293926213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293926213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293926213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293926213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293926213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293926213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293926213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293926213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293926213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293926213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293926213 ""}  } { { "cut_ROM.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/cut_ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1598293926213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gta1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gta1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gta1 " "Found entity 1: altsyncram_gta1" {  } { { "db/altsyncram_gta1.tdf" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/db/altsyncram_gta1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598293926293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598293926293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gta1 cut_ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_gta1:auto_generated " "Elaborating entity \"altsyncram_gta1\" for hierarchy \"cut_ROM:ROM_inst\|altsyncram:altsyncram_component\|altsyncram_gta1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293926293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter10 Counter10:inst9 " "Elaborating entity \"Counter10\" for hierarchy \"Counter10:inst9\"" {  } { { "waveFromGenerator.bdf" "inst9" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/waveFromGenerator.bdf" { { 424 216 384 504 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293926313 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Counter10.v(7) " "Verilog HDL assignment warning at Counter10.v(7): truncated value with size 32 to match size of target (10)" {  } { { "Counter10.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/Counter10.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598293926323 "|Counter10"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveGenerator:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveGenerator:inst\|Mod0\"" {  } { { "WaveGenerator.v" "Mod0" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/WaveGenerator.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293926828 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1598293926828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WaveGenerator:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"WaveGenerator:inst\|lpm_divide:Mod0\"" {  } { { "WaveGenerator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/WaveGenerator.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293926923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WaveGenerator:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"WaveGenerator:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293926923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293926923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293926923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598293926923 ""}  } { { "WaveGenerator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/WaveGenerator.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1598293926923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o9m " "Found entity 1: lpm_divide_o9m" {  } { { "db/lpm_divide_o9m.tdf" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/db/lpm_divide_o9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598293927003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598293927003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598293927043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598293927043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e4f " "Found entity 1: alt_u_div_e4f" {  } { { "db/alt_u_div_e4f.tdf" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/db/alt_u_div_e4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598293927073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598293927073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598293927188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598293927188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598293927303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598293927303 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "AmplitudeSelector:AmplitudeSelector\|final_wave\[7\] waveForm\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"AmplitudeSelector:AmplitudeSelector\|final_wave\[7\]\" to the node \"waveForm\[7\]\" into a wire" {  } { { "AmplitudeSelector.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/AmplitudeSelector.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1598293927887 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "AmplitudeSelector:AmplitudeSelector\|final_wave\[6\] waveForm\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"AmplitudeSelector:AmplitudeSelector\|final_wave\[6\]\" to the node \"waveForm\[6\]\" into a wire" {  } { { "AmplitudeSelector.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/AmplitudeSelector.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1598293927887 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "AmplitudeSelector:AmplitudeSelector\|final_wave\[5\] waveForm\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"AmplitudeSelector:AmplitudeSelector\|final_wave\[5\]\" to the node \"waveForm\[5\]\" into a wire" {  } { { "AmplitudeSelector.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/AmplitudeSelector.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1598293927887 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "AmplitudeSelector:AmplitudeSelector\|final_wave\[4\] waveForm\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"AmplitudeSelector:AmplitudeSelector\|final_wave\[4\]\" to the node \"waveForm\[4\]\" into a wire" {  } { { "AmplitudeSelector.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/AmplitudeSelector.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1598293927887 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "AmplitudeSelector:AmplitudeSelector\|final_wave\[3\] waveForm\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"AmplitudeSelector:AmplitudeSelector\|final_wave\[3\]\" to the node \"waveForm\[3\]\" into a wire" {  } { { "AmplitudeSelector.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/AmplitudeSelector.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1598293927887 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "AmplitudeSelector:AmplitudeSelector\|final_wave\[2\] waveForm\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"AmplitudeSelector:AmplitudeSelector\|final_wave\[2\]\" to the node \"waveForm\[2\]\" into a wire" {  } { { "AmplitudeSelector.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/AmplitudeSelector.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1598293927887 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "AmplitudeSelector:AmplitudeSelector\|final_wave\[1\] waveForm\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"AmplitudeSelector:AmplitudeSelector\|final_wave\[1\]\" to the node \"waveForm\[1\]\" into a wire" {  } { { "AmplitudeSelector.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/AmplitudeSelector.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1598293927887 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "AmplitudeSelector:AmplitudeSelector\|final_wave\[0\] waveForm\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"AmplitudeSelector:AmplitudeSelector\|final_wave\[0\]\" to the node \"waveForm\[0\]\" into a wire" {  } { { "AmplitudeSelector.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/AmplitudeSelector.v" 2 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1598293927887 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1598293927887 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "WaveGenerator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/WaveGenerator.v" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1598293927923 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1598293927925 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|25 74193:inst1\|25~_emulated 74193:inst1\|25~1 " "Register \"74193:inst1\|25\" is converted into an equivalent circuit using register \"74193:inst1\|25~_emulated\" and latch \"74193:inst1\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1598293927925 "|waveFromGenerator|74193:inst1|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|26 74193:inst1\|26~_emulated 74193:inst1\|26~1 " "Register \"74193:inst1\|26\" is converted into an equivalent circuit using register \"74193:inst1\|26~_emulated\" and latch \"74193:inst1\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1598293927925 "|waveFromGenerator|74193:inst1|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|24 74193:inst1\|24~_emulated 74193:inst1\|24~1 " "Register \"74193:inst1\|24\" is converted into an equivalent circuit using register \"74193:inst1\|24~_emulated\" and latch \"74193:inst1\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1598293927925 "|waveFromGenerator|74193:inst1|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|23 74193:inst1\|23~_emulated 74193:inst1\|23~1 " "Register \"74193:inst1\|23\" is converted into an equivalent circuit using register \"74193:inst1\|23~_emulated\" and latch \"74193:inst1\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1598293927925 "|waveFromGenerator|74193:inst1|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst10\|25 74193:inst10\|25~_emulated 74193:inst10\|25~1 " "Register \"74193:inst10\|25\" is converted into an equivalent circuit using register \"74193:inst10\|25~_emulated\" and latch \"74193:inst10\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1598293927925 "|waveFromGenerator|74193:inst10|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst10\|26 74193:inst10\|26~_emulated 74193:inst10\|26~1 " "Register \"74193:inst10\|26\" is converted into an equivalent circuit using register \"74193:inst10\|26~_emulated\" and latch \"74193:inst10\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1598293927925 "|waveFromGenerator|74193:inst10|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst10\|24 74193:inst10\|24~_emulated 74193:inst10\|24~1 " "Register \"74193:inst10\|24\" is converted into an equivalent circuit using register \"74193:inst10\|24~_emulated\" and latch \"74193:inst10\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1598293927925 "|waveFromGenerator|74193:inst10|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst10\|23 74193:inst10\|23~_emulated 74193:inst10\|23~1 " "Register \"74193:inst10\|23\" is converted into an equivalent circuit using register \"74193:inst10\|23~_emulated\" and latch \"74193:inst10\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1598293927925 "|waveFromGenerator|74193:inst10|23"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1598293927925 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1598293928923 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "WaveGenerator:inst\|lpm_divide:Mod0\|lpm_divide_o9m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_e4f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"WaveGenerator:inst\|lpm_divide:Mod0\|lpm_divide_o9m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_e4f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_e4f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/db/alt_u_div_e4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293929533 ""} { "Info" "ISCL_SCL_CELL_NAME" "WaveGenerator:inst\|lpm_divide:Mod0\|lpm_divide_o9m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_e4f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"WaveGenerator:inst\|lpm_divide:Mod0\|lpm_divide_o9m:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_e4f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e4f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/db/alt_u_div_e4f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293929533 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1598293929533 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/output_files/waveFromGenerator.map.smsg " "Generated suppressed messages file C:/Users/rasou/Desktop/DLD lab/Lab 3/1 Quartus/output_files/waveFromGenerator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1598293929613 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1598293929903 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598293929903 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "496 " "Implemented 496 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1598293930163 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1598293930163 ""} { "Info" "ICUT_CUT_TM_LCELLS" "437 " "Implemented 437 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1598293930163 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1598293930163 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1598293930163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1598293930273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 24 23:02:10 2020 " "Processing ended: Mon Aug 24 23:02:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1598293930273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1598293930273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1598293930273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1598293930273 ""}
