

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Nov 16 17:46:37 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.518 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min |  max  |   Type   |
    +---------+---------+----------+----------+------+-------+----------+
    |    14121|    14182| 0.141 ms | 0.142 ms |  4705|  14113| dataflow |
    +---------+---------+----------+----------+------+-------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+------+-------+---------+
        |                                                                        |                                                                       |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
        |                                Instance                                |                                 Module                                |   min   |   max   |    min    |    max    |  min |  max  |   Type  |
        +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+------+-------+---------+
        |dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0        |dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s        |       18|       19|  0.180 us |  0.190 us |    18|     19|   none  |
        |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0    |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s    |     1224|     1656| 12.240 us | 16.560 us |  1224|   1656|   none  |
        |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s  |      681|      681|  6.810 us |  6.810 us |   681|    681|   none  |
        |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s  |       20|       20|  0.200 us |  0.200 us |    20|     20|   none  |
        |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s    |     4704|    14112| 47.040 us |  0.141 ms |  4704|  14112|   none  |
        |relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0     |relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s     |       19|       19|  0.190 us |  0.190 us |    19|     19|   none  |
        |relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0     |relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s     |      679|      679|  6.790 us |  6.790 us |   679|    679|   none  |
        +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |       12|      -|     676|   1504|    -|
|Instance         |       33|     76|   16299|  24126|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       45|     76|   16975|  25632|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       16|     34|      15|     48|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+
    |                                Instance                                |                                 Module                                | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+
    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s    |        0|      4|  1062|  1099|    0|
    |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0    |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s    |       15|     32|  4200|  4157|    0|
    |dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0        |dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s        |       18|     40|  4374|  8306|    0|
    |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s  |        0|      0|  4979|  7084|    0|
    |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s  |        0|      0|  1457|  2699|    0|
    |relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0     |relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s     |        0|      0|    84|   297|    0|
    |relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0     |relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s     |        0|      0|   143|   484|    0|
    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                   |                                                                       |       33|     76| 16299| 24126|    0|
    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |           Name          | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |layer2_out_V_data_0_V_U  |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_1_V_U  |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_2_V_U  |        1|  48|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_3_V_U  |        1|  48|   0|    -|   676|   16|    10816|
    |layer3_out_V_data_0_V_U  |        1|  48|   0|    -|   676|   16|    10816|
    |layer3_out_V_data_1_V_U  |        1|  48|   0|    -|   676|   16|    10816|
    |layer3_out_V_data_2_V_U  |        1|  48|   0|    -|   676|   16|    10816|
    |layer3_out_V_data_3_V_U  |        1|  48|   0|    -|   676|   16|    10816|
    |layer4_out_V_data_0_V_U  |        1|  35|   0|    -|    36|   16|      576|
    |layer4_out_V_data_1_V_U  |        1|  35|   0|    -|    36|   16|      576|
    |layer4_out_V_data_2_V_U  |        1|  35|   0|    -|    36|   16|      576|
    |layer4_out_V_data_3_V_U  |        1|  35|   0|    -|    36|   16|      576|
    |layer5_out_V_data_0_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer5_out_V_data_1_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer5_out_V_data_2_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer5_out_V_data_3_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer5_out_V_data_4_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer5_out_V_data_5_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer5_out_V_data_6_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer5_out_V_data_7_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer6_out_V_data_0_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer6_out_V_data_1_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer6_out_V_data_2_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer6_out_V_data_3_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer6_out_V_data_4_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer6_out_V_data_5_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer6_out_V_data_6_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer6_out_V_data_7_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer7_out_V_data_0_V_U  |        0|   5|   0|    -|     4|   16|       64|
    |layer7_out_V_data_1_V_U  |        0|   5|   0|    -|     4|   16|       64|
    |layer7_out_V_data_2_V_U  |        0|   5|   0|    -|     4|   16|       64|
    |layer7_out_V_data_3_V_U  |        0|   5|   0|    -|     4|   16|       64|
    |layer7_out_V_data_4_V_U  |        0|   5|   0|    -|     4|   16|       64|
    |layer7_out_V_data_5_V_U  |        0|   5|   0|    -|     4|   16|       64|
    |layer7_out_V_data_6_V_U  |        0|   5|   0|    -|     4|   16|       64|
    |layer7_out_V_data_7_V_U  |        0|   5|   0|    -|     4|   16|       64|
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |Total                    |       12| 676|   0|    0|  5840|  576|    93440|
    +-------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|conv2d_input_V_data_0_V_TDATA   |  in |   16|    axis    | conv2d_input_V_data_0_V |    pointer   |
|conv2d_input_V_data_0_V_TVALID  |  in |    1|    axis    | conv2d_input_V_data_0_V |    pointer   |
|conv2d_input_V_data_0_V_TREADY  | out |    1|    axis    | conv2d_input_V_data_0_V |    pointer   |
|layer9_out_V_data_0_V_TDATA     | out |   16|    axis    |  layer9_out_V_data_0_V  |    pointer   |
|layer9_out_V_data_0_V_TVALID    | out |    1|    axis    |  layer9_out_V_data_0_V  |    pointer   |
|layer9_out_V_data_0_V_TREADY    |  in |    1|    axis    |  layer9_out_V_data_0_V  |    pointer   |
|layer9_out_V_data_1_V_TDATA     | out |   16|    axis    |  layer9_out_V_data_1_V  |    pointer   |
|layer9_out_V_data_1_V_TVALID    | out |    1|    axis    |  layer9_out_V_data_1_V  |    pointer   |
|layer9_out_V_data_1_V_TREADY    |  in |    1|    axis    |  layer9_out_V_data_1_V  |    pointer   |
|layer9_out_V_data_2_V_TDATA     | out |   16|    axis    |  layer9_out_V_data_2_V  |    pointer   |
|layer9_out_V_data_2_V_TVALID    | out |    1|    axis    |  layer9_out_V_data_2_V  |    pointer   |
|layer9_out_V_data_2_V_TREADY    |  in |    1|    axis    |  layer9_out_V_data_2_V  |    pointer   |
|layer9_out_V_data_3_V_TDATA     | out |   16|    axis    |  layer9_out_V_data_3_V  |    pointer   |
|layer9_out_V_data_3_V_TVALID    | out |    1|    axis    |  layer9_out_V_data_3_V  |    pointer   |
|layer9_out_V_data_3_V_TREADY    |  in |    1|    axis    |  layer9_out_V_data_3_V  |    pointer   |
|layer9_out_V_data_4_V_TDATA     | out |   16|    axis    |  layer9_out_V_data_4_V  |    pointer   |
|layer9_out_V_data_4_V_TVALID    | out |    1|    axis    |  layer9_out_V_data_4_V  |    pointer   |
|layer9_out_V_data_4_V_TREADY    |  in |    1|    axis    |  layer9_out_V_data_4_V  |    pointer   |
|layer9_out_V_data_5_V_TDATA     | out |   16|    axis    |  layer9_out_V_data_5_V  |    pointer   |
|layer9_out_V_data_5_V_TVALID    | out |    1|    axis    |  layer9_out_V_data_5_V  |    pointer   |
|layer9_out_V_data_5_V_TREADY    |  in |    1|    axis    |  layer9_out_V_data_5_V  |    pointer   |
|layer9_out_V_data_6_V_TDATA     | out |   16|    axis    |  layer9_out_V_data_6_V  |    pointer   |
|layer9_out_V_data_6_V_TVALID    | out |    1|    axis    |  layer9_out_V_data_6_V  |    pointer   |
|layer9_out_V_data_6_V_TREADY    |  in |    1|    axis    |  layer9_out_V_data_6_V  |    pointer   |
|layer9_out_V_data_7_V_TDATA     | out |   16|    axis    |  layer9_out_V_data_7_V  |    pointer   |
|layer9_out_V_data_7_V_TVALID    | out |    1|    axis    |  layer9_out_V_data_7_V  |    pointer   |
|layer9_out_V_data_7_V_TREADY    |  in |    1|    axis    |  layer9_out_V_data_7_V  |    pointer   |
|layer9_out_V_data_8_V_TDATA     | out |   16|    axis    |  layer9_out_V_data_8_V  |    pointer   |
|layer9_out_V_data_8_V_TVALID    | out |    1|    axis    |  layer9_out_V_data_8_V  |    pointer   |
|layer9_out_V_data_8_V_TREADY    |  in |    1|    axis    |  layer9_out_V_data_8_V  |    pointer   |
|layer9_out_V_data_9_V_TDATA     | out |   16|    axis    |  layer9_out_V_data_9_V  |    pointer   |
|layer9_out_V_data_9_V_TVALID    | out |    1|    axis    |  layer9_out_V_data_9_V  |    pointer   |
|layer9_out_V_data_9_V_TREADY    |  in |    1|    axis    |  layer9_out_V_data_9_V  |    pointer   |
|ap_clk                          |  in |    1| ap_ctrl_hs |        myproject        | return value |
|ap_rst_n                        |  in |    1| ap_ctrl_hs |        myproject        | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |        myproject        | return value |
|ap_done                         | out |    1| ap_ctrl_hs |        myproject        | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |        myproject        | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |        myproject        | return value |
+--------------------------------+-----+-----+------------+-------------------------+--------------+

