/// Auto-generated register definitions for SSC
/// Device: ATSAME70J20
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::same70::atsame70j20::ssc {

// ============================================================================
// SSC - Synchronous Serial Controller
// Base Address: 0x40004000
// ============================================================================

/// SSC Register Structure
struct SSC_Registers {

    /// Control Register
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint32_t CR;

    /// Clock Mode Register
    /// Offset: 0x0004
    volatile uint32_t CMR;
    uint8_t RESERVED_0008[8]; ///< Reserved

    /// Receive Clock Mode Register
    /// Offset: 0x0010
    volatile uint32_t RCMR;

    /// Receive Frame Mode Register
    /// Offset: 0x0014
    volatile uint32_t RFMR;

    /// Transmit Clock Mode Register
    /// Offset: 0x0018
    volatile uint32_t TCMR;

    /// Transmit Frame Mode Register
    /// Offset: 0x001C
    volatile uint32_t TFMR;

    /// Receive Holding Register
    /// Offset: 0x0020
    /// Access: read-only
    volatile uint32_t RHR;

    /// Transmit Holding Register
    /// Offset: 0x0024
    /// Access: write-only
    volatile uint32_t THR;
    uint8_t RESERVED_0028[8]; ///< Reserved

    /// Receive Sync. Holding Register
    /// Offset: 0x0030
    /// Access: read-only
    volatile uint32_t RSHR;

    /// Transmit Sync. Holding Register
    /// Offset: 0x0034
    volatile uint32_t TSHR;

    /// Receive Compare 0 Register
    /// Offset: 0x0038
    volatile uint32_t RC0R;

    /// Receive Compare 1 Register
    /// Offset: 0x003C
    volatile uint32_t RC1R;

    /// Status Register
    /// Offset: 0x0040
    /// Access: read-only
    volatile uint32_t SR;

    /// Interrupt Enable Register
    /// Offset: 0x0044
    /// Access: write-only
    volatile uint32_t IER;

    /// Interrupt Disable Register
    /// Offset: 0x0048
    /// Access: write-only
    volatile uint32_t IDR;

    /// Interrupt Mask Register
    /// Offset: 0x004C
    /// Access: read-only
    volatile uint32_t IMR;
    uint8_t RESERVED_0050[148]; ///< Reserved

    /// Write Protection Mode Register
    /// Offset: 0x00E4
    volatile uint32_t WPMR;

    /// Write Protection Status Register
    /// Offset: 0x00E8
    /// Access: read-only
    volatile uint32_t WPSR;
};

static_assert(sizeof(SSC_Registers) >= 236, "SSC_Registers size mismatch");

/// SSC peripheral instance
constexpr SSC_Registers* SSC = 
    reinterpret_cast<SSC_Registers*>(0x40004000);

}  // namespace alloy::hal::atmel::same70::atsame70j20::ssc
