<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="fifo_chipdata_72x64_synth_1" LaunchPart="xcku115-flvf1924-2-e" LaunchTime="1700680746">
  <File Type="PA-TCL" Name="fifo_chipdata_72x64.tcl"/>
  <File Type="REPORTS-TCL" Name="fifo_chipdata_72x64_reports.tcl"/>
  <File Type="RDS-RDS" Name="fifo_chipdata_72x64.vds"/>
  <File Type="RDS-UTIL" Name="fifo_chipdata_72x64_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="fifo_chipdata_72x64_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="fifo_chipdata_72x64.dcp"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/fifo_chipdata_72x64">
    <File Path="$PSRCDIR/sources_1/ip/fifo_chipdata_72x64/fifo_chipdata_72x64.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="fifo_chipdata_72x64"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/fifo_chipdata_72x64">
    <File Path="$PSRCDIR/sources_1/ip/fifo_chipdata_72x64/fifo_chipdata_72x64.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="fifo_chipdata_72x64"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
