---
title: "Variable-latency adder (VL-adder): new arithmetic circuit design practice to overcome NBTI"
authors: ["Yiran Chen","Hai Li","Jing Li","Cheng-Kok Koh"]
date: 2007-08-01
doi: "10.1145/1283780.1283822"
publication_types: ["1"]
publication: "_2007 ACM/IEEE International Symposium on Low Power Electronics and Design (textbfISLPED)_"
publication_short: ""
summary: ""
tags: ["conference"," mosfet","adders","logic design","low-power electronics","nbti-induced delay degradation","nbti-tolerant techniques","vl-adder","arithmetic circuit design","clock edge","energy efficiency","lower-power adder designs","manufacturing costs","nanoscale pmos transistors","negative bias temperature instability","variable-latency adder technique","adders","arithmetic","circuit synthesis","clocks","degradation","delay","mosfets","negative bias temperature instability","niobium compounds","titanium compounds","negative bias temperature instability (nbti)","variable-latency adder (vl-adder)"]
categories: []
featured: false

url_pdf:
url_code:
url_dataset:
url_poster:
url_project:
url_slides:
url_source:
url_video:

image:
  caption: ""
  focal_point: ""
  preview_only: false

projects: []

slides: ""
---

(Acceptance Rate: underline39%, 74 out of 192)
