
                         Lattice Mapping Report File

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.1.0.34.2
Mapped on: Wed Nov 13 22:44:11 2024

Design Information
------------------

Command line:   map -pdc
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc -i
     pariVo_RP_impl_1_syn.udb -o pariVo_RP_impl_1_map.udb -mp
     pariVo_RP_impl_1.mrp -hierrpt -gui -msgset
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/promote.xml

Design Summary
--------------

   Number of slice registers:   8 out of  5280 (<1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            12 out of  5280 (<1%)
      Number of logic LUT4s:               2
      Number of ripple logic:              5 (10 LUT4s)
   Number of IO sites used:   5 out of 39 (13%)
      Number of IO sites used for general PIO: 5
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 5 out of 36 (14%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 5 out of 39 (13%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net scki_c_c: 5 loads, 5 rising, 0 falling (Driver: Port clk)
   Number of Clock Enables:  0
   Number of LSRs:  1
      Net n64: 5 loads, 5 SLICEs
   Top 10 highest fanout non-clock nets:
      Net n64: 5 loads
      Net bck_c: 2 loads
      Net lrck_c: 2 loads
      Net pcm_in.n201: 2 loads
      Net pcm_in.n204: 2 loads
      Net pcm_in.n207: 2 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net pcm_in.n66: 2 loads
      Net pcm_in.n68: 2 loads
      Net pcm_in.n70: 2 loads
      Net pcm_in.n72: 2 loads





   Number of warnings:  26
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (1) : No
     port matched 'sck'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (2) : No
     port matched 'sdi'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (3) : No
     port matched 'ledTest1'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (5) : No
     port matched 'done'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (6) : No
     port matched 'ledTest2'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (7) : No
     port matched 'ledTest3'.
WARNING <1027013> - map: No port matched 'sck'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (1) : Can't
     resolve object 'sck' in constraint 'ldc_set_location -site {21} [get_ports
     sck]'.
WARNING <1027013> - map: No port matched 'sdi'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (2) : Can't
     resolve object 'sdi' in constraint 'ldc_set_location -site {10} [get_ports
     sdi]'.
WARNING <1027013> - map: No port matched 'ledTest1'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (3) : Can't
     resolve object 'ledTest1' in constraint 'ldc_set_location -site {42}
     [get_ports ledTest1]'.
WARNING <1027013> - map: No port matched 'done'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (5) : Can't
     resolve object 'done' in constraint 'ldc_set_location -site {27} [get_ports
     done]'.
WARNING <1027013> - map: No port matched 'ledTest2'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (6) : Can't
     resolve object 'ledTest2' in constraint 'ldc_set_location -site {38}

                                    Page 2





Design Errors/Criticals/Warnings (cont)
---------------------------------------
     [get_ports ledTest2]'.
WARNING <1027013> - map: No port matched 'ledTest3'.
WARNING <1026001> - map:
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc (7) : Can't
     resolve object 'ledTest3' in constraint 'ldc_set_location -site {28}
     [get_ports ledTest3]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {21}
     [get_ports sck]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {10}
     [get_ports sdi]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {42}
     [get_ports ledTest1]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {27}
     [get_ports done]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {38}
     [get_ports ledTest2]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {28}
     [get_ports ledTest3]'.
WARNING <71003020> - map: Top module port 'din' does not connect to anything.
WARNING <71003020> - map: Top module port 'din' does not connect to anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| bck                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| lrck                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| scki                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| nreset              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block scki_c_pad.vlo_inst was optimized away.

Constraint Summary
------------------

   Total number of constraints: 11
   Total number of constraints dropped: 6
   Dropped constraints are:
     ldc_set_location -site {21} [get_ports sck]
     ldc_set_location -site {10} [get_ports sdi]
     ldc_set_location -site {42} [get_ports ledTest1]
     ldc_set_location -site {27} [get_ports done]
     ldc_set_location -site {38} [get_ports ledTest2]
     ldc_set_location -site {28} [get_ports ledTest3]


                                    Page 3





Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 62 MB
Checksum -- map: 44b6a33434251f35e7c97eabde76b246d1319ab





















































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
