Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_b2g_behav xil_defaultlib.sim_b2g xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Fu_Quantong/project_5/project_5.srcs/sources_1/new/Bin2Gray.sv" Line 1. Module Bin2Gray doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Fu_Quantong/project_5/project_5.srcs/sources_1/new/74LS138.sv" Line 1. Module _74LS138 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Fu_Quantong/project_5/project_5.srcs/sources_1/new/74LS138.sv" Line 1. Module _74LS138 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Fu_Quantong/project_5/project_5.srcs/sources_1/new/bin_to_gray.sv" Line 1. Module bin_to_gray doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Fu_Quantong/project_5/project_5.srcs/sources_1/new/Bin2Gray.sv" Line 1. Module Bin2Gray doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Fu_Quantong/project_5/project_5.srcs/sources_1/new/74LS138.sv" Line 1. Module _74LS138 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Fu_Quantong/project_5/project_5.srcs/sources_1/new/74LS138.sv" Line 1. Module _74LS138 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Fu_Quantong/project_5/project_5.srcs/sources_1/new/bin_to_gray.sv" Line 1. Module bin_to_gray doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib._74LS138
Compiling module xil_defaultlib.Bin2Gray
Compiling module xil_defaultlib.bin_to_gray
Compiling module xil_defaultlib.sim_b2g
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_b2g_behav
