// Seed: 1580763791
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1
    , id_14,
    output wire id_2,
    output tri id_3,
    output uwire id_4,
    input supply1 id_5,
    input supply1 id_6,
    input wire id_7,
    input wire id_8,
    input wor id_9,
    input tri0 id_10,
    output tri id_11,
    input tri id_12
);
  for (id_15 = 1; {id_14{id_1}}; id_0 = id_6) begin : LABEL_0
    assign id_15 = -1;
  end
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14,
      id_14
  );
endmodule
