****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Tue May 23 19:18:55 2023
****************************************


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_23_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[23]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_23_/CLK (DFFNARX1_RVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_23_/Q (DFFNARX1_RVT)
                                                     0.0857   1.0000            0.5733   251.5313 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[23] (net)
                               2   1.0765 
  I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 (AO22X2_LVT)
                                            0.0000   0.0857   1.0000   0.0000   0.0000   251.5313 r
  I_SDRAM_TOP/I_SDRAM_IF/U13016/Y (AO22X2_LVT)       0.1153   1.0000            0.1893   251.7206 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[23] (net)
                               1  10.0038 
  sd_DQ_out[23] (out)                       0.0000   0.1153   1.0000   0.0000   0.0000   251.7206 r
  sd_DQ_out[23] (net)          1 
  data arrival time                                                                      251.7206

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.7206
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.3206


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_30_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[30]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_30_/CLK (DFFNARX1_RVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_30_/Q (DFFNARX1_RVT)
                                                     0.0841   1.0000            0.5720   251.5300 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[30] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 (AO22X2_LVT)
                                            0.0000   0.0841   1.0000   0.0000   0.0000   251.5300 r
  I_SDRAM_TOP/I_SDRAM_IF/U13009/Y (AO22X2_LVT)       0.1153   1.0000            0.1887   251.7187 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[30] (net)
                               1  10.0038 
  sd_DQ_out[30] (out)                       0.0000   0.1153   1.0000   0.0000   0.0000   251.7187 r
  sd_DQ_out[30] (net)          1 
  data arrival time                                                                      251.7187

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.7187
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.3187


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[19]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8947   660.8947
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/CLK (DFFARX1_RVT)
                                                     0.0797                     0.0000   660.8947 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/Q (DFFARX1_RVT)
                                                     0.0922   1.0000            0.5968   661.4915 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[19] (net)
                               2   1.0576 
  I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 (AO22X2_LVT)
                                            0.0000   0.0922   1.0000   0.0000   0.0000   661.4915 r
  I_SDRAM_TOP/I_SDRAM_IF/U13020/Y (AO22X2_LVT)       0.1152   1.0000            0.1756   661.6671 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[19] (net)
                               1  10.0038 
  sd_DQ_out[19] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000   661.6671 r
  sd_DQ_out[19] (net)          1 
  data arrival time                                                                      661.6671

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.6671
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.2671


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[3]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8947   660.8947
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/CLK (DFFARX1_RVT)
                                                     0.0797                     0.0000   660.8947 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/Q (DFFARX1_RVT)
                                                     0.0902   1.0000            0.5951   661.4898 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[3] (net)
                               2   0.9659 
  I_SDRAM_TOP/I_SDRAM_IF/U13036/A4 (AO22X2_LVT)
                                            0.0000   0.0902   1.0000   0.0000   0.0000   661.4898 r
  I_SDRAM_TOP/I_SDRAM_IF/U13036/Y (AO22X2_LVT)       0.1152   1.0000            0.1748   661.6646 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[3] (net)
                               1  10.0038 
  sd_DQ_out[3] (out)                        0.0000   0.1152   1.0000   0.0000   0.0000   661.6646 r
  sd_DQ_out[3] (net)           1 
  data arrival time                                                                      661.6646

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.6646
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.2646


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_27
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_A[6] (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8010   660.8010
  I_SDRAM_TOP/I_SDRAM_IF/R_27/CLK (SDFFASX1_LVT)     0.0631                     0.0000   660.8010 r
  I_SDRAM_TOP/I_SDRAM_IF/R_27/Q (SDFFASX1_LVT)       0.0682   1.0000            0.3720   661.1730 r
  I_SDRAM_TOP/I_SDRAM_IF/n98 (net)
                               2   1.5295 
  I_SDRAM_TOP/I_SDRAM_IF/U56/A0 (HADDX1_LVT)
                                            0.0000   0.0682   1.0000   0.0000   0.0000   661.1730 r
  I_SDRAM_TOP/I_SDRAM_IF/U56/SO (HADDX1_LVT)         0.0570   1.0000            0.1683   661.3413 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[6] (net)
                               1   1.2634 
  ZBUF_4_inst_43267/A (NBUFFX8_LVT)         0.0000   0.0570   1.0000   0.0000   0.0000   661.3413 f
  ZBUF_4_inst_43267/Y (NBUFFX8_LVT)                  0.0462   1.0000            0.1079   661.4492 f
  sd_A[6] (net)                1  10.0038 
  sd_A[6] (out)                             0.0000   0.0462   1.0000   0.0000   0.0000   661.4492 f
  data arrival time                                                                      661.4492

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.4492
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0492


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_14_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[14]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_14_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_14_/Q (DFFNARX1_LVT)
                                                     0.0442   1.0000            0.2527   251.2107 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[14] (net)
                               2   0.9237 
  I_SDRAM_TOP/I_SDRAM_IF/U13025/A2 (AO22X1_LVT)
                                            0.0000   0.0442   1.0000   0.0000   0.0000   251.2107 f
  I_SDRAM_TOP/I_SDRAM_IF/U13025/Y (AO22X1_LVT)       0.0434   1.0000            0.1375   251.3481 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[14] (net)
                               1   1.2634 
  ZBUF_4_inst_83182/A (NBUFFX8_LVT)         0.0000   0.0434   1.0000   0.0000   0.0000   251.3481 f
  ZBUF_4_inst_83182/Y (NBUFFX8_LVT)                  0.0461   1.0000            0.0989   251.4471 f
  sd_DQ_out[14] (net)          1  10.0038 
  sd_DQ_out[14] (out)                       0.0000   0.0461   1.0000   0.0000   0.0000   251.4471 f
  data arrival time                                                                      251.4471

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4471
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0471


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_10_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[10]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_10_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_10_/Q (DFFNARX1_LVT)
                                                     0.0442   1.0000            0.2527   251.2107 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[10] (net)
                               2   0.9237 
  I_SDRAM_TOP/I_SDRAM_IF/U13029/A2 (AO22X1_LVT)
                                            0.0000   0.0442   1.0000   0.0000   0.0000   251.2107 f
  I_SDRAM_TOP/I_SDRAM_IF/U13029/Y (AO22X1_LVT)       0.0434   1.0000            0.1375   251.3481 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[10] (net)
                               1   1.2634 
  ZBUF_4_inst_80302/A (NBUFFX8_LVT)         0.0000   0.0434   1.0000   0.0000   0.0000   251.3481 f
  ZBUF_4_inst_80302/Y (NBUFFX8_LVT)                  0.0461   1.0000            0.0989   251.4471 f
  sd_DQ_out[10] (net)          1  10.0038 
  sd_DQ_out[10] (out)                       0.0000   0.0461   1.0000   0.0000   0.0000   251.4471 f
  data arrival time                                                                      251.4471

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4471
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0471


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_21
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_A[8] (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8010   660.8010
  I_SDRAM_TOP/I_SDRAM_IF/R_21/CLK (SDFFASX1_LVT)     0.0631                     0.0000   660.8010 r
  I_SDRAM_TOP/I_SDRAM_IF/R_21/Q (SDFFASX1_LVT)       0.0660   1.0000            0.3700   661.1710 r
  I_SDRAM_TOP/I_SDRAM_IF/n110 (net)
                               2   1.3759 
  I_SDRAM_TOP/I_SDRAM_IF/U53/A0 (HADDX1_LVT)
                                            0.0000   0.0660   1.0000   0.0000   0.0000   661.1710 r
  I_SDRAM_TOP/I_SDRAM_IF/U53/SO (HADDX1_LVT)         0.0570   1.0000            0.1668   661.3378 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[8] (net)
                               1   1.2634 
  ZBUF_4_inst_83025/A (NBUFFX8_LVT)         0.0000   0.0570   1.0000   0.0000   0.0000   661.3378 f
  ZBUF_4_inst_83025/Y (NBUFFX8_LVT)                  0.0462   1.0000            0.1079   661.4457 f
  sd_A[8] (net)                1  10.0038 
  sd_A[8] (out)                             0.0000   0.0462   1.0000   0.0000   0.0000   661.4457 f
  data arrival time                                                                      661.4457

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.4457
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0457


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_16
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_RW (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/R_16/CLK (SDFFASX1_LVT)     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/R_16/Q (SDFFASX1_LVT)       0.0725   1.0000            0.3751   661.1794 r
  I_SDRAM_TOP/I_SDRAM_IF/n120 (net)
                               2   1.8286 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_82109/A2 (XOR2X2_LVT)
                                            0.0000   0.0725   1.0000   0.0000   0.0000   661.1794 r
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_82109/Y (XOR2X2_LVT)
                                                     0.0911   1.0000            0.2297   661.4091 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_RW (net)
                               1  10.0038 
  sd_RW (out)                               0.0000   0.0911   1.0000   0.0000   0.0000   661.4091 f
  sd_RW (net)                  1 
  data arrival time                                                                      661.4091

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.4091
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0091


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[26]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/Q (DFFNARX1_LVT)
                                                     0.0454   1.0000            0.2753   251.2333 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[26] (net)
                               2   1.0765 
  I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 (AO22X2_LVT)
                                            0.0000   0.0454   1.0000   0.0000   0.0000   251.2333 r
  I_SDRAM_TOP/I_SDRAM_IF/U13013/Y (AO22X2_LVT)       0.1152   1.0000            0.1733   251.4066 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[26] (net)
                               1  10.0038 
  sd_DQ_out[26] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000   251.4066 r
  sd_DQ_out[26] (net)          1 
  data arrival time                                                                      251.4066

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4066
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0066


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_8_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[8]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_8_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_8_/Q (DFFNARX1_LVT)
                                                     0.0454   1.0000            0.2753   251.2333 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[8] (net)
                               2   1.0765 
  I_SDRAM_TOP/I_SDRAM_IF/U13031/A2 (AO22X2_LVT)
                                            0.0000   0.0454   1.0000   0.0000   0.0000   251.2333 r
  I_SDRAM_TOP/I_SDRAM_IF/U13031/Y (AO22X2_LVT)       0.1152   1.0000            0.1733   251.4066 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[8] (net)
                               1  10.0038 
  sd_DQ_out[8] (out)                        0.0000   0.1152   1.0000   0.0000   0.0000   251.4066 r
  sd_DQ_out[8] (net)           1 
  data arrival time                                                                      251.4066

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4066
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0066


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_14
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_BWS[0] (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8010   660.8010
  I_SDRAM_TOP/I_SDRAM_IF/R_14/CLK (SDFFASX1_LVT)     0.0631                     0.0000   660.8010 r
  I_SDRAM_TOP/I_SDRAM_IF/R_14/Q (SDFFASX1_LVT)       0.0722   1.0000            0.3755   661.1765 r
  I_SDRAM_TOP/I_SDRAM_IF/n124 (net)
                               2   1.8121 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37441/A2 (XOR2X2_LVT)
                                            0.0000   0.0722   1.0000   0.0000   0.0000   661.1765 r
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37441/Y (XOR2X2_LVT)
                                                     0.0911   1.0000            0.2296   661.4061 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_BWS[0] (net)
                               1  10.0038 
  sd_BWS[0] (out)                           0.0000   0.0911   1.0000   0.0000   0.0000   661.4061 f
  sd_BWS[0] (net)              1 
  data arrival time                                                                      661.4061

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.4061
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0062


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_9_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[9]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_9_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_9_/Q (DFFNARX1_LVT)
                                                     0.0447   1.0000            0.2747   251.2327 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[9] (net)
                               2   1.0179 
  I_SDRAM_TOP/I_SDRAM_IF/U13030/A2 (AO22X2_LVT)
                                            0.0000   0.0447   1.0000   0.0000   0.0000   251.2327 r
  I_SDRAM_TOP/I_SDRAM_IF/U13030/Y (AO22X2_LVT)       0.1152   1.0000            0.1730   251.4058 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[9] (net)
                               1  10.0038 
  sd_DQ_out[9] (out)                        0.0000   0.1152   1.0000   0.0000   0.0000   251.4058 r
  sd_DQ_out[9] (net)           1 
  data arrival time                                                                      251.4058

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4058
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0058


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_29_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[29]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_29_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_29_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[29] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/U13010/Y (AO22X2_LVT)       0.1152   1.0000            0.1730   251.4055 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[29] (net)
                               1  10.0038 
  sd_DQ_out[29] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000   251.4055 r
  sd_DQ_out[29] (net)          1 
  data arrival time                                                                      251.4055

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0055


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_27_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[27]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_27_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_27_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[27] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/U13012/Y (AO22X2_LVT)       0.1152   1.0000            0.1730   251.4055 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[27] (net)
                               1  10.0038 
  sd_DQ_out[27] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000   251.4055 r
  sd_DQ_out[27] (net)          1 
  data arrival time                                                                      251.4055

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0055


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_25_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[25]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_25_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_25_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[25] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/U13014/Y (AO22X2_LVT)       0.1152   1.0000            0.1730   251.4055 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[25] (net)
                               1  10.0038 
  sd_DQ_out[25] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000   251.4055 r
  sd_DQ_out[25] (net)          1 
  data arrival time                                                                      251.4055

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0055


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_24_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[24]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_24_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_24_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[24] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/U13015/Y (AO22X2_LVT)       0.1152   1.0000            0.1730   251.4055 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[24] (net)
                               1  10.0038 
  sd_DQ_out[24] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000   251.4055 r
  sd_DQ_out[24] (net)          1 
  data arrival time                                                                      251.4055

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0055


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_22_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[22]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_22_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_22_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[22] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/U13017/Y (AO22X2_LVT)       0.1152   1.0000            0.1730   251.4055 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[22] (net)
                               1  10.0038 
  sd_DQ_out[22] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000   251.4055 r
  sd_DQ_out[22] (net)          1 
  data arrival time                                                                      251.4055

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0055


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_20_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[20]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_20_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_20_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[20] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/U13019/Y (AO22X2_LVT)       0.1152   1.0000            0.1730   251.4055 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[20] (net)
                               1  10.0038 
  sd_DQ_out[20] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000   251.4055 r
  sd_DQ_out[20] (net)          1 
  data arrival time                                                                      251.4055

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0055


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_18_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[18]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_18_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_18_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[18] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13021/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/U13021/Y (AO22X2_LVT)       0.1152   1.0000            0.1730   251.4055 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[18] (net)
                               1  10.0038 
  sd_DQ_out[18] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000   251.4055 r
  sd_DQ_out[18] (net)          1 
  data arrival time                                                                      251.4055

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0055


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_17_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[17]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_17_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_17_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[17] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13022/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/U13022/Y (AO22X2_LVT)       0.1152   1.0000            0.1730   251.4055 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[17] (net)
                               1  10.0038 
  sd_DQ_out[17] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000   251.4055 r
  sd_DQ_out[17] (net)          1 
  data arrival time                                                                      251.4055

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0055


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_16_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[16]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_16_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_16_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[16] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13023/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/U13023/Y (AO22X2_LVT)       0.1152   1.0000            0.1730   251.4055 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[16] (net)
                               1  10.0038 
  sd_DQ_out[16] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000   251.4055 r
  sd_DQ_out[16] (net)          1 
  data arrival time                                                                      251.4055

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0055


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_15_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[15]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_15_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_15_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[15] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13024/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/U13024/Y (AO22X2_LVT)       0.1152   1.0000            0.1730   251.4055 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[15] (net)
                               1  10.0038 
  sd_DQ_out[15] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000   251.4055 r
  sd_DQ_out[15] (net)          1 
  data arrival time                                                                      251.4055

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0055


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_11_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[11]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_11_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_11_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[11] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13028/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/U13028/Y (AO22X2_LVT)       0.1152   1.0000            0.1730   251.4055 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[11] (net)
                               1  10.0038 
  sd_DQ_out[11] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000   251.4055 r
  sd_DQ_out[11] (net)          1 
  data arrival time                                                                      251.4055

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0055


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_7_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[7]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_7_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_7_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[7] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13032/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/U13032/Y (AO22X2_LVT)       0.1152   1.0000            0.1730   251.4055 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[7] (net)
                               1  10.0038 
  sd_DQ_out[7] (out)                        0.0000   0.1152   1.0000   0.0000   0.0000   251.4055 r
  sd_DQ_out[7] (net)           1 
  data arrival time                                                                      251.4055

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0055


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_6_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[6]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_6_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_6_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[6] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13033/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/U13033/Y (AO22X2_LVT)       0.1152   1.0000            0.1730   251.4055 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[6] (net)
                               1  10.0038 
  sd_DQ_out[6] (out)                        0.0000   0.1152   1.0000   0.0000   0.0000   251.4055 r
  sd_DQ_out[6] (net)           1 
  data arrival time                                                                      251.4055

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0055


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_5_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[5]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_5_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_5_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[5] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13034/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/U13034/Y (AO22X2_LVT)       0.1152   1.0000            0.1730   251.4055 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[5] (net)
                               1  10.0038 
  sd_DQ_out[5] (out)                        0.0000   0.1152   1.0000   0.0000   0.0000   251.4055 r
  sd_DQ_out[5] (net)           1 
  data arrival time                                                                      251.4055

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0055


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_4_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[4]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_4_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_4_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[4] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13035/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/U13035/Y (AO22X2_LVT)       0.1152   1.0000            0.1730   251.4055 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[4] (net)
                               1  10.0038 
  sd_DQ_out[4] (out)                        0.0000   0.1152   1.0000   0.0000   0.0000   251.4055 r
  sd_DQ_out[4] (net)           1 
  data arrival time                                                                      251.4055

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0055


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_2_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[2]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_2_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_2_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[2] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13037/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/U13037/Y (AO22X2_LVT)       0.1152   1.0000            0.1730   251.4055 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[2] (net)
                               1  10.0038 
  sd_DQ_out[2] (out)                        0.0000   0.1152   1.0000   0.0000   0.0000   251.4055 r
  sd_DQ_out[2] (net)           1 
  data arrival time                                                                      251.4055

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0055


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_1_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[1]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_1_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_1_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[1] (net)
                               2   1.0043 
  I_SDRAM_TOP/I_SDRAM_IF/U13038/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000   251.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/U13038/Y (AO22X2_LVT)       0.1152   1.0000            0.1730   251.4055 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[1] (net)
                               1  10.0038 
  sd_DQ_out[1] (out)                        0.0000   0.1152   1.0000   0.0000   0.0000   251.4055 r
  sd_DQ_out[1] (net)           1 
  data arrival time                                                                      251.4055

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0055


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_31_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[31]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_31_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_31_/Q (DFFNARX1_LVT)
                                                     0.0445   1.0000            0.2746   251.2325 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[31] (net)
                               2   1.0013 
  I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 (AO22X2_LVT)
                                            0.0000   0.0445   1.0000   0.0000   0.0000   251.2325 r
  I_SDRAM_TOP/I_SDRAM_IF/U13008/Y (AO22X2_LVT)       0.1152   1.0000            0.1730   251.4055 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[31] (net)
                               1  10.0038 
  sd_DQ_out[31] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000   251.4055 r
  sd_DQ_out[31] (net)          1 
  data arrival time                                                                      251.4055

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4055
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0055


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_28_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[28]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_28_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_28_/Q (DFFNARX1_LVT)
                                                     0.0444   1.0000            0.2745   251.2324 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[28] (net)
                               2   0.9927 
  I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 (AO22X2_LVT)
                                            0.0000   0.0444   1.0000   0.0000   0.0000   251.2324 r
  I_SDRAM_TOP/I_SDRAM_IF/U13011/Y (AO22X2_LVT)       0.1152   1.0000            0.1729   251.4054 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[28] (net)
                               1  10.0038 
  sd_DQ_out[28] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000   251.4054 r
  sd_DQ_out[28] (net)          1 
  data arrival time                                                                      251.4054

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4054
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0054


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_25
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_LD (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/R_25/CLK (SDFFASX1_LVT)     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/R_25/Q (SDFFASX1_LVT)       0.0680   1.0000            0.3712   661.1755 r
  I_SDRAM_TOP/I_SDRAM_IF/n102 (net)
                               2   1.5192 
  I_SDRAM_TOP/I_SDRAM_IF/U57/A0 (HADDX2_LVT)
                                            0.0000   0.0680   1.0000   0.0000   0.0000   661.1755 r
  I_SDRAM_TOP/I_SDRAM_IF/U57/SO (HADDX2_LVT)         0.0979   1.0000            0.2290   661.4046 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_LD (net)
                               1  10.0038 
  sd_LD (out)                               0.0000   0.0979   1.0000   0.0000   0.0000   661.4046 f
  sd_LD (net)                  1 
  data arrival time                                                                      661.4045

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.4045
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0046


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_21_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[21]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_21_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_21_/Q (DFFNARX1_LVT)
                                                     0.0436   1.0000            0.2737   251.2317 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[21] (net)
                               2   0.9286 
  I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 (AO22X2_LVT)
                                            0.0000   0.0436   1.0000   0.0000   0.0000   251.2317 r
  I_SDRAM_TOP/I_SDRAM_IF/U13018/Y (AO22X2_LVT)       0.1152   1.0000            0.1726   251.4043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[21] (net)
                               1  10.0038 
  sd_DQ_out[21] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000   251.4043 r
  sd_DQ_out[21] (net)          1 
  data arrival time                                                                      251.4043

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4043
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0043


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_0_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[0]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_0_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_0_/Q (DFFNARX1_LVT)
                                                     0.0436   1.0000            0.2737   251.2317 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[0] (net)
                               2   0.9286 
  I_SDRAM_TOP/I_SDRAM_IF/U13039/A2 (AO22X2_LVT)
                                            0.0000   0.0436   1.0000   0.0000   0.0000   251.2317 r
  I_SDRAM_TOP/I_SDRAM_IF/U13039/Y (AO22X2_LVT)       0.1152   1.0000            0.1726   251.4043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[0] (net)
                               1  10.0038 
  sd_DQ_out[0] (out)                        0.0000   0.1152   1.0000   0.0000   0.0000   251.4043 r
  sd_DQ_out[0] (net)           1 
  data arrival time                                                                      251.4043

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4043
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0043


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_13
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_BWS[1] (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/R_13/CLK (SDFFASX1_LVT)     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/R_13/Q (SDFFASX1_LVT)       0.0678   1.0000            0.3710   661.1753 r
  I_SDRAM_TOP/I_SDRAM_IF/n126 (net)
                               2   1.5027 
  I_SDRAM_TOP/I_SDRAM_IF/U58/A0 (HADDX2_LVT)
                                            0.0000   0.0678   1.0000   0.0000   0.0000   661.1753 r
  I_SDRAM_TOP/I_SDRAM_IF/U58/SO (HADDX2_LVT)         0.0979   1.0000            0.2289   661.4042 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_BWS[1] (net)
                               1  10.0038 
  sd_BWS[1] (out)                           0.0000   0.0979   1.0000   0.0000   0.0000   661.4042 f
  sd_BWS[1] (net)              1 
  data arrival time                                                                      661.4042

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.4042
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0042


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_13_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[13]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_13_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_13_/Q (DFFNARX1_LVT)
                                                     0.0434   1.0000            0.2735   251.2315 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[13] (net)
                               2   0.9121 
  I_SDRAM_TOP/I_SDRAM_IF/U13026/A2 (AO22X2_LVT)
                                            0.0000   0.0434   1.0000   0.0000   0.0000   251.2315 r
  I_SDRAM_TOP/I_SDRAM_IF/U13026/Y (AO22X2_LVT)       0.1152   1.0000            0.1725   251.4040 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[13] (net)
                               1  10.0038 
  sd_DQ_out[13] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000   251.4040 r
  sd_DQ_out[13] (net)          1 
  data arrival time                                                                      251.4040

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4040
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0040


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_12_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[12]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.9580   250.9580
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_12_/CLK (DFFNARX1_LVT)
                                                     0.0621                     0.0000   250.9580 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_12_/Q (DFFNARX1_LVT)
                                                     0.0434   1.0000            0.2735   251.2315 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[12] (net)
                               2   0.9121 
  I_SDRAM_TOP/I_SDRAM_IF/U13027/A2 (AO22X2_LVT)
                                            0.0000   0.0434   1.0000   0.0000   0.0000   251.2315 r
  I_SDRAM_TOP/I_SDRAM_IF/U13027/Y (AO22X2_LVT)       0.1152   1.0000            0.1725   251.4040 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[12] (net)
                               1  10.0038 
  sd_DQ_out[12] (out)                       0.0000   0.1152   1.0000   0.0000   0.0000   251.4040 r
  sd_DQ_out[12] (net)          1 
  data arrival time                                                                      251.4040

  clock v_SDRAM_CLK (rise edge)                      0.0000                   250.1000   250.1000
  clock network delay (ideal)                                                   0.5000   250.6000
  clock reconvergence pessimism                                                 0.0000   250.6000
  clock uncertainty                                                            -0.1000   250.5000
  output external delay                                                        -1.1000   249.4000
  data required time                                                                     249.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     249.4000
  data arrival time                                                                      -251.4040
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0040


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_23
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_A[7] (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8010   660.8010
  I_SDRAM_TOP/I_SDRAM_IF/R_23/CLK (SDFFASX1_LVT)     0.0631                     0.0000   660.8010 r
  I_SDRAM_TOP/I_SDRAM_IF/R_23/Q (SDFFASX1_LVT)       0.0680   1.0000            0.3718   661.1729 r
  I_SDRAM_TOP/I_SDRAM_IF/n106 (net)
                               2   1.5192 
  I_SDRAM_TOP/I_SDRAM_IF/U54/A0 (HADDX2_LVT)
                                            0.0000   0.0680   1.0000   0.0000   0.0000   661.1729 r
  I_SDRAM_TOP/I_SDRAM_IF/U54/SO (HADDX2_LVT)         0.0979   1.0000            0.2290   661.4019 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[7] (net)
                               1  10.0038 
  sd_A[7] (out)                             0.0000   0.0979   1.0000   0.0000   0.0000   661.4019 f
  sd_A[7] (net)                1 
  data arrival time                                                                      661.4019

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.4019
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0019


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_19
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_A[9] (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/R_19/CLK (SDFFASX1_LVT)     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/R_19/Q (SDFFASX1_LVT)       0.0658   1.0000            0.3693   661.1736 r
  I_SDRAM_TOP/I_SDRAM_IF/n114 (net)
                               2   1.3656 
  I_SDRAM_TOP/I_SDRAM_IF/U51/A0 (HADDX2_LVT)
                                            0.0000   0.0658   1.0000   0.0000   0.0000   661.1736 r
  I_SDRAM_TOP/I_SDRAM_IF/U51/SO (HADDX2_LVT)         0.0979   1.0000            0.2275   661.4011 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[9] (net)
                               1  10.0038 
  sd_A[9] (out)                             0.0000   0.0979   1.0000   0.0000   0.0000   661.4011 f
  sd_A[9] (net)                1 
  data arrival time                                                                      661.4011

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.4011
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0011


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_29
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_A[5] (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8010   660.8010
  I_SDRAM_TOP/I_SDRAM_IF/R_29/CLK (SDFFASX1_LVT)     0.0631                     0.0000   660.8010 r
  I_SDRAM_TOP/I_SDRAM_IF/R_29/Q (SDFFASX1_LVT)       0.0658   1.0000            0.3699   661.1709 r
  I_SDRAM_TOP/I_SDRAM_IF/n94 (net)
                               2   1.3656 
  I_SDRAM_TOP/I_SDRAM_IF/U52/A0 (HADDX2_LVT)
                                            0.0000   0.0658   1.0000   0.0000   0.0000   661.1709 r
  I_SDRAM_TOP/I_SDRAM_IF/U52/SO (HADDX2_LVT)         0.0979   1.0000            0.2275   661.3984 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[5] (net)
                               1  10.0038 
  sd_A[5] (out)                             0.0000   0.0979   1.0000   0.0000   0.0000   661.3984 f
  sd_A[5] (net)                1 
  data arrival time                                                                      661.3984

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3984
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9985


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_3_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_A[3] (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_3_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_3_/Q (SDFFARX1_LVT)
                                                     0.0770   1.0000            0.3927   661.1970 r
  I_SDRAM_TOP/I_SDRAM_IF/n11051 (net)
                               2   1.9016 
  I_SDRAM_TOP/I_SDRAM_IF/U335/A (NBUFFX8_LVT)
                                            0.0000   0.0770   1.0000   0.0000   0.0000   661.1970 r
  I_SDRAM_TOP/I_SDRAM_IF/U335/Y (NBUFFX8_LVT)        0.0522   1.0000            0.1066   661.3036 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[3] (net)
                               1  10.0038 
  sd_A[3] (out)                             0.0000   0.0522   1.0000   0.0000   0.0000   661.3036 r
  sd_A[3] (net)                1 
  data arrival time                                                                      661.3036

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3036
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9036


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_2_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_A[2] (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_2_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_2_/Q (SDFFARX1_LVT)
                                                     0.0770   1.0000            0.3927   661.1970 r
  I_SDRAM_TOP/I_SDRAM_IF/n11086 (net)
                               2   1.9016 
  I_SDRAM_TOP/I_SDRAM_IF/U852/A (NBUFFX8_LVT)
                                            0.0000   0.0770   1.0000   0.0000   0.0000   661.1970 r
  I_SDRAM_TOP/I_SDRAM_IF/U852/Y (NBUFFX8_LVT)        0.0522   1.0000            0.1066   661.3036 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[2] (net)
                               1  10.0038 
  sd_A[2] (out)                             0.0000   0.0522   1.0000   0.0000   0.0000   661.3036 r
  sd_A[2] (net)                1 
  data arrival time                                                                      661.3036

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3036
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9036


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_1_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_A[1] (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_1_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_1_/Q (SDFFARX1_LVT)
                                                     0.0770   1.0000            0.3927   661.1970 r
  I_SDRAM_TOP/I_SDRAM_IF/n11047 (net)
                               2   1.9016 
  I_SDRAM_TOP/I_SDRAM_IF/U5293/A (NBUFFX8_LVT)
                                            0.0000   0.0770   1.0000   0.0000   0.0000   661.1970 r
  I_SDRAM_TOP/I_SDRAM_IF/U5293/Y (NBUFFX8_LVT)       0.0522   1.0000            0.1066   661.3036 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[1] (net)
                               1  10.0038 
  sd_A[1] (out)                             0.0000   0.0522   1.0000   0.0000   0.0000   661.3036 r
  sd_A[1] (net)                1 
  data arrival time                                                                      661.3036

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3036
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9036


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[31]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[0] (net)           16 160.2742 
  sd_DQ_en[31] (out)                        0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[30]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[2] (net)           16 160.2742 
  sd_DQ_en[30] (out)                        0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[29]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[2] (net)           16 160.2742 
  sd_DQ_en[29] (out)                        0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[28]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[2] (net)           16 160.2742 
  sd_DQ_en[28] (out)                        0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[27]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[0] (net)           16 160.2742 
  sd_DQ_en[27] (out)                        0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[26]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[2] (net)           16 160.2742 
  sd_DQ_en[26] (out)                        0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[25]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[0] (net)           16 160.2742 
  sd_DQ_en[25] (out)                        0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[24]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[2] (net)           16 160.2742 
  sd_DQ_en[24] (out)                        0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[23]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[0] (net)           16 160.2742 
  sd_DQ_en[23] (out)                        0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[22]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[0] (net)           16 160.2742 
  sd_DQ_en[22] (out)                        0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[21]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[2] (net)           16 160.2742 
  sd_DQ_en[21] (out)                        0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[20]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[0] (net)           16 160.2742 
  sd_DQ_en[20] (out)                        0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[19]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[2] (net)           16 160.2742 
  sd_DQ_en[19] (out)                        0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[18]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[2] (net)           16 160.2742 
  sd_DQ_en[18] (out)                        0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[17]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[0] (net)           16 160.2742 
  sd_DQ_en[17] (out)                        0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[16]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[2] (net)           16 160.2742 
  sd_DQ_en[16] (out)                        0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[15]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[0] (net)           16 160.2742 
  sd_DQ_en[15] (out)                        0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[14]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[2] (net)           16 160.2742 
  sd_DQ_en[14] (out)                        0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[13]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[0] (net)           16 160.2742 
  sd_DQ_en[13] (out)                        0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[12]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[2] (net)           16 160.2742 
  sd_DQ_en[12] (out)                        0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[11]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[0] (net)           16 160.2742 
  sd_DQ_en[11] (out)                        0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[10]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[0] (net)           16 160.2742 
  sd_DQ_en[10] (out)                        0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[9]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[2] (net)           16 160.2742 
  sd_DQ_en[9] (out)                         0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[8]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[0] (net)           16 160.2742 
  sd_DQ_en[8] (out)                         0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[7]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[2] (net)           16 160.2742 
  sd_DQ_en[7] (out)                         0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[6]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[0] (net)           16 160.2742 
  sd_DQ_en[6] (out)                         0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[5]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[2] (net)           16 160.2742 
  sd_DQ_en[5] (out)                         0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[4]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[2] (net)           16 160.2742 
  sd_DQ_en[4] (out)                         0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[3]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[0] (net)           16 160.2742 
  sd_DQ_en[3] (out)                         0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[2]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[2] (net)           16 160.2742 
  sd_DQ_en[2] (out)                         0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[1]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[0] (net)           16 160.2742 
  sd_DQ_en[1] (out)                         0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[0]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0877   1.0000            0.2363   661.0406 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.2634 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0877   1.0000   0.0000   0.0000   661.0406 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0594   1.0000            0.1411   661.1818 f
  ZBUF_17_4609 (net)           2  20.8889 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0594   1.0000   0.0000   0.0000   661.1818 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1401   1.0000            0.1211   661.3029 r
  sd_DQ_en[0] (net)           16 160.2742 
  sd_DQ_en[0] (out)                         0.0000   0.1401   1.0000   0.0000   0.0000   661.3029 r
  data arrival time                                                                      661.3029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_0_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_A[0] (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8043   660.8043
  I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_0_/CLK (SDFFARX1_LVT)
                                                     0.0619                     0.0000   660.8043 r
  I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_0_/Q (SDFFARX1_LVT)
                                                     0.0748   1.0000            0.3908   661.1951 r
  I_SDRAM_TOP/I_SDRAM_IF/n1372 (net)
                               2   1.7646 
  I_SDRAM_TOP/I_SDRAM_IF/U4854/A (NBUFFX8_LVT)
                                            0.0000   0.0748   1.0000   0.0000   0.0000   661.1951 r
  I_SDRAM_TOP/I_SDRAM_IF/U4854/Y (NBUFFX8_LVT)       0.0520   1.0000            0.1055   661.3007 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[0] (net)
                               1  10.0038 
  sd_A[0] (out)                             0.0000   0.0520   1.0000   0.0000   0.0000   661.3007 r
  sd_A[0] (net)                1 
  data arrival time                                                                      661.3007

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.3007
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9007


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_A[4] (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.8010   660.8010
  I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK (SDFFARX1_LVT)
                                                     0.0631                     0.0000   660.8010 r
  I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/Q (SDFFARX1_LVT)
                                                     0.0748   1.0000            0.3914   661.1925 r
  I_SDRAM_TOP/I_SDRAM_IF/n11080 (net)
                               2   1.7646 
  I_SDRAM_TOP/I_SDRAM_IF/U816/A (NBUFFX8_LVT)
                                            0.0000   0.0748   1.0000   0.0000   0.0000   661.1925 r
  I_SDRAM_TOP/I_SDRAM_IF/U816/Y (NBUFFX8_LVT)        0.0520   1.0000            0.1055   661.2980 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[4] (net)
                               1  10.0038 
  sd_A[4] (out)                             0.0000   0.0520   1.0000   0.0000   0.0000   661.2980 r
  sd_A[4] (net)                1 
  data arrival time                                                                      661.2980

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -1.1000   659.4000
  data required time                                                                     659.4000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.4000
  data arrival time                                                                      -661.2980
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.8980


  Startpoint: sd_DQ_in[13]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[13] (in)                                  0.1402                     0.0573   161.0573 f
  sd_DQ_in[13] (net)           1   5.2813 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43245/A (INVX8_LVT)
                                            0.0000   0.1402   1.0000   0.0000   0.0000   161.0573 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43245/Y (INVX8_LVT)
                                                     0.0624   1.0000            0.0687   161.1259 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_4596 (net)
                               2   3.2963 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_5_inst_82996/A (NBUFFX2_LVT)
                                            0.0000   0.0624   1.0000   0.0000   0.0000   161.1259 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_5_inst_82996/Y (NBUFFX2_LVT)
                                                     0.0356   1.0000            0.0738   161.1997 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_5_187 (net)
                               1   1.4360 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36656/A (INVX2_LVT)
                                            0.0000   0.0356   1.0000   0.0000   0.0000   161.1997 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36656/Y (INVX2_LVT)
                                                     0.0193   1.0000            0.0176   161.2173 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_4439 (net)
                               1   0.4711 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/D (SDFFX1_LVT)
                                            0.0000   0.0193   1.0000   0.0000   0.0000   161.2173 f
  data arrival time                                                                      161.2173

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8587   160.8587
  clock reconvergence pessimism                                                 0.0000   160.8587
  clock uncertainty                                                            -0.1000   160.7587
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/CLK (SDFFX1_LVT)                                160.7587 r
  library setup time                                          1.0000           -0.2605   160.4982
  data required time                                                                     160.4982
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4982
  data arrival time                                                                      -161.2173
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7191


  Startpoint: sd_DQ_in[17]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[17] (in)                                  0.1402                     0.0573   161.0573 f
  sd_DQ_in[17] (net)           1   5.2813 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43243/A (INVX8_LVT)
                                            0.0000   0.1402   1.0000   0.0000   0.0000   161.0573 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43243/Y (INVX8_LVT)
                                                     0.0638   1.0000            0.0714   161.1286 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_4595 (net)
                               2   4.1670 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36648/A (INVX4_LVT)
                                            0.0000   0.0638   1.0000   0.0000   0.0000   161.1286 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36648/Y (INVX4_LVT)
                                                     0.0274   1.0000            0.0164   161.1451 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_4435 (net)
                               1   0.4711 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/D (SDFFX1_LVT)
                                            0.0000   0.0274   1.0000   0.0000   0.0000   161.1451 f
  data arrival time                                                                      161.1451

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8587   160.8587
  clock reconvergence pessimism                                                 0.0000   160.8587
  clock uncertainty                                                            -0.1000   160.7587
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/CLK (SDFFX1_LVT)                                160.7587 r
  library setup time                                          1.0000           -0.2637   160.4951
  data required time                                                                     160.4951
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4951
  data arrival time                                                                      -161.1451
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6500


  Startpoint: sd_DQ_in[21]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[21] (in)                                  0.1402                     0.0573   161.0573 f
  sd_DQ_in[21] (net)           1   5.2813 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43647/A (INVX8_LVT)
                                            0.0000   0.1402   1.0000   0.0000   0.0000   161.0573 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43647/Y (INVX8_LVT)
                                                     0.0627   1.0000            0.0693   161.1266 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_4680 (net)
                               2   3.5103 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36640/A (INVX4_LVT)
                                            0.0000   0.0627   1.0000   0.0000   0.0000   161.1266 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36640/Y (INVX4_LVT)
                                                     0.0270   1.0000            0.0164   161.1430 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4433 (net)
                               1   0.4711 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/D (SDFFX1_LVT)
                                            0.0000   0.0270   1.0000   0.0000   0.0000   161.1430 f
  data arrival time                                                                      161.1430

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8587   160.8587
  clock reconvergence pessimism                                                 0.0000   160.8587
  clock uncertainty                                                            -0.1000   160.7587
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/CLK (SDFFX1_LVT)                                160.7587 r
  library setup time                                          1.0000           -0.2635   160.4952
  data required time                                                                     160.4952
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4952
  data arrival time                                                                      -161.1430
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6478


  Startpoint: sd_DQ_in[25]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[25] (in)                                  0.1402                     0.0573   161.0573 f
  sd_DQ_in[25] (net)           1   5.2813 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43646/A (INVX8_LVT)
                                            0.0000   0.1402   1.0000   0.0000   0.0000   161.0573 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43646/Y (INVX8_LVT)
                                                     0.0627   1.0000            0.0693   161.1266 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_4679 (net)
                               2   3.5103 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36643/A (INVX4_LVT)
                                            0.0000   0.0627   1.0000   0.0000   0.0000   161.1266 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36643/Y (INVX4_LVT)
                                                     0.0270   1.0000            0.0164   161.1430 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4434 (net)
                               1   0.4711 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/D (SDFFX1_LVT)
                                            0.0000   0.0270   1.0000   0.0000   0.0000   161.1430 f
  data arrival time                                                                      161.1430

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8587   160.8587
  clock reconvergence pessimism                                                 0.0000   160.8587
  clock uncertainty                                                            -0.1000   160.7587
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/CLK (SDFFX1_LVT)                                160.7587 r
  library setup time                                          1.0000           -0.2635   160.4952
  data required time                                                                     160.4952
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4952
  data arrival time                                                                      -161.1430
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6478


  Startpoint: sd_DQ_in[3]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[3] (in)                                   0.0822                     0.0277   161.0277 f
  sd_DQ_in[3] (net)            1   2.5259 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_100_inst_43238/A (INVX4_RVT)
                                            0.0000   0.0822   1.0000   0.0000   0.0000   161.0277 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_100_inst_43238/Y (INVX4_RVT)
                                                     0.0570   1.0000            0.0834   161.1111 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_100_4594 (net)
                               2   4.1670 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36636/A (INVX2_LVT)
                                            0.0000   0.0570   1.0000   0.0000   0.0000   161.1111 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36636/Y (INVX2_LVT)
                                                     0.0272   1.0000            0.0197   161.1308 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_4432 (net)
                               1   0.4711 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/D (SDFFX1_LVT)
                                            0.0000   0.0272   1.0000   0.0000   0.0000   161.1308 f
  data arrival time                                                                      161.1308

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8587   160.8587
  clock reconvergence pessimism                                                 0.0000   160.8587
  clock uncertainty                                                            -0.1000   160.7587
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/CLK (SDFFX1_LVT)                                 160.7587 r
  library setup time                                          1.0000           -0.2636   160.4951
  data required time                                                                     160.4951
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4951
  data arrival time                                                                      -161.1308
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6357


  Startpoint: sd_DQ_in[7]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[7] (in)                                   0.0822                     0.0277   161.0277 f
  sd_DQ_in[7] (net)            1   2.5259 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43237/A (INVX4_RVT)
                                            0.0000   0.0822   1.0000   0.0000   0.0000   161.0277 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43237/Y (INVX4_RVT)
                                                     0.0570   1.0000            0.0834   161.1111 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_4594 (net)
                               2   4.1670 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36632/A (INVX2_LVT)
                                            0.0000   0.0570   1.0000   0.0000   0.0000   161.1111 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36632/Y (INVX2_LVT)
                                                     0.0272   1.0000            0.0197   161.1308 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4431 (net)
                               1   0.4711 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/D (SDFFX1_LVT)
                                            0.0000   0.0272   1.0000   0.0000   0.0000   161.1308 f
  data arrival time                                                                      161.1308

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8587   160.8587
  clock reconvergence pessimism                                                 0.0000   160.8587
  clock uncertainty                                                            -0.1000   160.7587
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/CLK (SDFFX1_LVT)                                 160.7587 r
  library setup time                                          1.0000           -0.2636   160.4951
  data required time                                                                     160.4951
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4951
  data arrival time                                                                      -161.1308
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6357


  Startpoint: sd_DQ_in[21]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[21] (in)                                  0.1402                     0.0573   571.0573 f
  sd_DQ_in[21] (net)           1   5.2813 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43647/A (INVX8_LVT)
                                            0.0000   0.1402   1.0000   0.0000   0.0000   571.0573 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43647/Y (INVX8_LVT)
                                                     0.0627   1.0000            0.0693   571.1267 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_4680 (net)
                               2   3.5103 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37436/A (INVX1_LVT)
                                            0.0000   0.0627   1.0000   0.0000   0.0000   571.1267 r
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37436/Y (INVX1_LVT)
                                                     0.0315   1.0000            0.0246   571.1513 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_4433 (net)
                               1   0.4537 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/D (SDFFNX1_LVT)
                                            0.0000   0.0315   1.0000   0.0000   0.0000   571.1513 f
  data arrival time                                                                      571.1512

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9960   570.9960
  clock reconvergence pessimism                                                 0.0000   570.9960
  clock uncertainty                                                            -0.1000   570.8960
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/CLK (SDFFNX1_LVT)                               570.8960 f
  library setup time                                          1.0000           -0.3773   570.5187
  data required time                                                                     570.5187
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5187
  data arrival time                                                                      -571.1512
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6326


  Startpoint: sd_DQ_in[25]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[25] (in)                                  0.1402                     0.0573   571.0573 f
  sd_DQ_in[25] (net)           1   5.2813 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43646/A (INVX8_LVT)
                                            0.0000   0.1402   1.0000   0.0000   0.0000   571.0573 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43646/Y (INVX8_LVT)
                                                     0.0627   1.0000            0.0693   571.1267 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_4679 (net)
                               2   3.5103 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37437/A (INVX1_LVT)
                                            0.0000   0.0627   1.0000   0.0000   0.0000   571.1267 r
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37437/Y (INVX1_LVT)
                                                     0.0315   1.0000            0.0246   571.1513 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_4434 (net)
                               1   0.4537 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/D (SDFFNX1_LVT)
                                            0.0000   0.0315   1.0000   0.0000   0.0000   571.1513 f
  data arrival time                                                                      571.1512

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9960   570.9960
  clock reconvergence pessimism                                                 0.0000   570.9960
  clock uncertainty                                                            -0.1000   570.8960
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/CLK (SDFFNX1_LVT)                               570.8960 f
  library setup time                                          1.0000           -0.3773   570.5187
  data required time                                                                     570.5187
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5187
  data arrival time                                                                      -571.1512
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6326


  Startpoint: sd_DQ_in[17]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[17] (in)                                  0.1402                     0.0573   571.0573 f
  sd_DQ_in[17] (net)           1   5.2813 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43243/A (INVX8_LVT)
                                            0.0000   0.1402   1.0000   0.0000   0.0000   571.0573 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43243/Y (INVX8_LVT)
                                                     0.0638   1.0000            0.0714   571.1287 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_4595 (net)
                               2   4.1670 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36647/A (INVX2_LVT)
                                            0.0000   0.0638   1.0000   0.0000   0.0000   571.1287 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36647/Y (INVX2_LVT)
                                                     0.0296   1.0000            0.0202   571.1489 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4435 (net)
                               1   0.4537 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/D (SDFFNX1_LVT)
                                            0.0000   0.0296   1.0000   0.0000   0.0000   571.1489 f
  data arrival time                                                                      571.1489

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9960   570.9960
  clock reconvergence pessimism                                                 0.0000   570.9960
  clock uncertainty                                                            -0.1000   570.8960
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/CLK (SDFFNX1_LVT)                               570.8960 f
  library setup time                                          1.0000           -0.3767   570.5193
  data required time                                                                     570.5193
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5193
  data arrival time                                                                      -571.1489
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6296


  Startpoint: sd_DQ_in[13]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[13] (in)                                  0.1402                     0.0573   571.0573 f
  sd_DQ_in[13] (net)           1   5.2813 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43245/A (INVX8_LVT)
                                            0.0000   0.1402   1.0000   0.0000   0.0000   571.0573 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43245/Y (INVX8_LVT)
                                                     0.0624   1.0000            0.0687   571.1260 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_4596 (net)
                               2   3.2963 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36655/A (INVX4_LVT)
                                            0.0000   0.0624   1.0000   0.0000   0.0000   571.1260 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36655/Y (INVX4_LVT)
                                                     0.0269   1.0000            0.0163   571.1423 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4439 (net)
                               1   0.4537 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/D (SDFFNX1_LVT)
                                            0.0000   0.0269   1.0000   0.0000   0.0000   571.1423 f
  data arrival time                                                                      571.1423

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9960   570.9960
  clock reconvergence pessimism                                                 0.0000   570.9960
  clock uncertainty                                                            -0.1000   570.8960
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/CLK (SDFFNX1_LVT)                               570.8960 f
  library setup time                                          1.0000           -0.3759   570.5202
  data required time                                                                     570.5202
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5202
  data arrival time                                                                      -571.1423
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6221


  Startpoint: sd_DQ_in[8]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[8] (in)                                   0.0855                     0.0295   161.0294 f
  sd_DQ_in[8] (net)            1   2.6855 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_38_inst_36628/A (INVX4_LVT)
                                            0.0000   0.0855   1.0000   0.0000   0.0000   161.0294 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_38_inst_36628/Y (INVX4_LVT)
                                                     0.0470   1.0000            0.0612   161.0907 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_38_4428 (net)
                               2   3.5103 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36627/A (INVX1_LVT)
                                            0.0000   0.0470   1.0000   0.0000   0.0000   161.0907 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36627/Y (INVX1_LVT)
                                                     0.0257   1.0000            0.0225   161.1132 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_4428 (net)
                               1   0.4711 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/D (SDFFX1_LVT)
                                            0.0000   0.0257   1.0000   0.0000   0.0000   161.1132 f
  data arrival time                                                                      161.1132

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8582   160.8582
  clock reconvergence pessimism                                                 0.0000   160.8582
  clock uncertainty                                                            -0.1000   160.7582
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/CLK (SDFFX1_LVT)                                 160.7582 r
  library setup time                                          1.0000           -0.2633   160.4949
  data required time                                                                     160.4949
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4949
  data arrival time                                                                      -161.1132
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6183


  Startpoint: sd_DQ_in[0]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[0] (in)                                   0.0855                     0.0295   161.0294 f
  sd_DQ_in[0] (net)            1   2.6855 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36613/A (INVX4_LVT)
                                            0.0000   0.0855   1.0000   0.0000   0.0000   161.0294 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36613/Y (INVX4_LVT)
                                                     0.0485   1.0000            0.0637   161.0931 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_4424 (net)
                               2   4.1670 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36611/A (INVX2_LVT)
                                            0.0000   0.0485   1.0000   0.0000   0.0000   161.0931 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36611/Y (INVX2_LVT)
                                                     0.0241   1.0000            0.0189   161.1120 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4424 (net)
                               1   0.4711 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/D (SDFFX1_LVT)
                                            0.0000   0.0241   1.0000   0.0000   0.0000   161.1120 f
  data arrival time                                                                      161.1120

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8582   160.8582
  clock reconvergence pessimism                                                 0.0000   160.8582
  clock uncertainty                                                            -0.1000   160.7582
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/CLK (SDFFX1_LVT)                                 160.7582 r
  library setup time                                          1.0000           -0.2627   160.4955
  data required time                                                                     160.4955
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4955
  data arrival time                                                                      -161.1120
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6165


  Startpoint: sd_DQ_in[4]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[4] (in)                                   0.0855                     0.0295   161.0294 f
  sd_DQ_in[4] (net)            1   2.6855 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36616/A (INVX4_LVT)
                                            0.0000   0.0855   1.0000   0.0000   0.0000   161.0294 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36616/Y (INVX4_LVT)
                                                     0.0485   1.0000            0.0637   161.0931 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_4425 (net)
                               2   4.1670 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36614/A (INVX2_LVT)
                                            0.0000   0.0485   1.0000   0.0000   0.0000   161.0931 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36614/Y (INVX2_LVT)
                                                     0.0241   1.0000            0.0189   161.1120 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4425 (net)
                               1   0.4711 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/D (SDFFX1_LVT)
                                            0.0000   0.0241   1.0000   0.0000   0.0000   161.1120 f
  data arrival time                                                                      161.1120

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8582   160.8582
  clock reconvergence pessimism                                                 0.0000   160.8582
  clock uncertainty                                                            -0.1000   160.7582
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/CLK (SDFFX1_LVT)                                 160.7582 r
  library setup time                                          1.0000           -0.2627   160.4955
  data required time                                                                     160.4955
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4955
  data arrival time                                                                      -161.1120
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6165


  Startpoint: sd_DQ_in[16]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[16] (in)                                  0.0855                     0.0295   161.0294 f
  sd_DQ_in[16] (net)           1   2.6855 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36619/A (INVX4_LVT)
                                            0.0000   0.0855   1.0000   0.0000   0.0000   161.0294 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36619/Y (INVX4_LVT)
                                                     0.0485   1.0000            0.0637   161.0931 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_4426 (net)
                               2   4.1670 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36617/A (INVX2_LVT)
                                            0.0000   0.0485   1.0000   0.0000   0.0000   161.0931 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36617/Y (INVX2_LVT)
                                                     0.0241   1.0000            0.0189   161.1120 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4426 (net)
                               1   0.4711 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/D (SDFFX1_LVT)
                                            0.0000   0.0241   1.0000   0.0000   0.0000   161.1120 f
  data arrival time                                                                      161.1120

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8582   160.8582
  clock reconvergence pessimism                                                 0.0000   160.8582
  clock uncertainty                                                            -0.1000   160.7582
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/CLK (SDFFX1_LVT)                                160.7582 r
  library setup time                                          1.0000           -0.2627   160.4955
  data required time                                                                     160.4955
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4955
  data arrival time                                                                      -161.1120
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6165


  Startpoint: sd_DQ_in[10]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[10] (in)                                  0.0855                     0.0295   161.0294 f
  sd_DQ_in[10] (net)           1   2.6855 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36624/A (INVX4_LVT)
                                            0.0000   0.0855   1.0000   0.0000   0.0000   161.0294 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36624/Y (INVX4_LVT)
                                                     0.0485   1.0000            0.0637   161.0931 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_4427 (net)
                               2   4.1670 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36622/A (INVX2_LVT)
                                            0.0000   0.0485   1.0000   0.0000   0.0000   161.0931 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36622/Y (INVX2_LVT)
                                                     0.0241   1.0000            0.0189   161.1120 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4427 (net)
                               1   0.4711 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/D (SDFFX1_LVT)
                                            0.0000   0.0241   1.0000   0.0000   0.0000   161.1120 f
  data arrival time                                                                      161.1120

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8582   160.8582
  clock reconvergence pessimism                                                 0.0000   160.8582
  clock uncertainty                                                            -0.1000   160.7582
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/CLK (SDFFX1_LVT)                                160.7582 r
  library setup time                                          1.0000           -0.2627   160.4955
  data required time                                                                     160.4955
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4955
  data arrival time                                                                      -161.1120
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6165


  Startpoint: sd_DQ_in[2]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[2] (in)                                   0.0855                     0.0295   161.0294 f
  sd_DQ_in[2] (net)            1   2.6855 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36610/A (INVX4_LVT)
                                            0.0000   0.0855   1.0000   0.0000   0.0000   161.0294 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36610/Y (INVX4_LVT)
                                                     0.0485   1.0000            0.0637   161.0931 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_4423 (net)
                               2   4.1670 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36608/A (INVX2_LVT)
                                            0.0000   0.0485   1.0000   0.0000   0.0000   161.0931 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36608/Y (INVX2_LVT)
                                                     0.0241   1.0000            0.0189   161.1120 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4423 (net)
                               1   0.4711 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/D (SDFFX1_LVT)
                                            0.0000   0.0241   1.0000   0.0000   0.0000   161.1120 f
  data arrival time                                                                      161.1120

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8587   160.8587
  clock reconvergence pessimism                                                 0.0000   160.8587
  clock uncertainty                                                            -0.1000   160.7587
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/CLK (SDFFX1_LVT)                                 160.7587 r
  library setup time                                          1.0000           -0.2624   160.4964
  data required time                                                                     160.4964
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4964
  data arrival time                                                                      -161.1120
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6157


  Startpoint: sd_DQ_in[30]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[30] (in)                                  0.0555                     0.0140   161.0140 f
  sd_DQ_in[30] (net)           1   1.2634 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36629/A (NBUFFX8_LVT)
                                            0.0000   0.0555   1.0000   0.0000   0.0000   161.0140 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36629/Y (NBUFFX8_LVT)
                                                     0.0342   1.0000            0.0921   161.1061 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4429 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/D (SDFFX1_LVT)
                                            0.0000   0.0342   1.0000   0.0000   0.0000   161.1061 f
  data arrival time                                                                      161.1062

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8582   160.8582
  clock reconvergence pessimism                                                 0.0000   160.8582
  clock uncertainty                                                            -0.1000   160.7582
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/CLK (SDFFX1_LVT)                                160.7582 r
  library setup time                                          1.0000           -0.2668   160.4914
  data required time                                                                     160.4913
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4913
  data arrival time                                                                      -161.1062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6148


  Startpoint: sd_DQ_in[24]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[24] (in)                                  0.0555                     0.0140   161.0140 f
  sd_DQ_in[24] (net)           1   1.2634 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43246/A (NBUFFX8_LVT)
                                            0.0000   0.0555   1.0000   0.0000   0.0000   161.0140 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43246/Y (NBUFFX8_LVT)
                                                     0.0342   1.0000            0.0921   161.1061 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4596 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/D (SDFFX1_LVT)
                                            0.0000   0.0342   1.0000   0.0000   0.0000   161.1061 f
  data arrival time                                                                      161.1062

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8587   160.8587
  clock reconvergence pessimism                                                 0.0000   160.8587
  clock uncertainty                                                            -0.1000   160.7587
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/CLK (SDFFX1_LVT)                                160.7587 r
  library setup time                                          1.0000           -0.2666   160.4921
  data required time                                                                     160.4921
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4921
  data arrival time                                                                      -161.1062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6140


  Startpoint: sd_DQ_in[3]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[3] (in)                                   0.0822                     0.0277   571.0277 f
  sd_DQ_in[3] (net)            1   2.5259 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_100_inst_43238/A (INVX4_RVT)
                                            0.0000   0.0822   1.0000   0.0000   0.0000   571.0277 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_100_inst_43238/Y (INVX4_RVT)
                                                     0.0570   1.0000            0.0834   571.1111 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_100_4594 (net)
                               2   4.1670 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36635/A (INVX4_LVT)
                                            0.0000   0.0570   1.0000   0.0000   0.0000   571.1111 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36635/Y (INVX4_LVT)
                                                     0.0250   1.0000            0.0160   571.1271 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4432 (net)
                               1   0.4537 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/D (SDFFNX1_LVT)
                                            0.0000   0.0250   1.0000   0.0000   0.0000   571.1271 f
  data arrival time                                                                      571.1271

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9960   570.9960
  clock reconvergence pessimism                                                 0.0000   570.9960
  clock uncertainty                                                            -0.1000   570.8960
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/CLK (SDFFNX1_LVT)                                570.8960 f
  library setup time                                          1.0000           -0.3753   570.5208
  data required time                                                                     570.5208
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5208
  data arrival time                                                                      -571.1271
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6063


  Startpoint: sd_DQ_in[7]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[7] (in)                                   0.0822                     0.0277   571.0277 f
  sd_DQ_in[7] (net)            1   2.5259 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43237/A (INVX4_RVT)
                                            0.0000   0.0822   1.0000   0.0000   0.0000   571.0277 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43237/Y (INVX4_RVT)
                                                     0.0570   1.0000            0.0834   571.1111 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_4594 (net)
                               2   4.1670 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37429/A (INVX4_LVT)
                                            0.0000   0.0570   1.0000   0.0000   0.0000   571.1111 r
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37429/Y (INVX4_LVT)
                                                     0.0250   1.0000            0.0160   571.1271 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_4431 (net)
                               1   0.4537 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/D (SDFFNX1_LVT)
                                            0.0000   0.0250   1.0000   0.0000   0.0000   571.1271 f
  data arrival time                                                                      571.1271

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9960   570.9960
  clock reconvergence pessimism                                                 0.0000   570.9960
  clock uncertainty                                                            -0.1000   570.8960
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/CLK (SDFFNX1_LVT)                                570.8960 f
  library setup time                                          1.0000           -0.3753   570.5208
  data required time                                                                     570.5208
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5208
  data arrival time                                                                      -571.1271
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6063


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_21_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[21]
               (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_21_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_21_/Q (DFFARX1_LVT)
                                                     0.0838   1.0000            0.3010    21.1801 r
  I_PCI_TOP/n8831 (net)        2   3.8280 
  I_PCI_TOP/U2647/A (NBUFFX32_LVT)          0.0000   0.0838   1.0000   0.0000   0.0000    21.1801 r
  I_PCI_TOP/U2647/Y (NBUFFX32_LVT)                   0.0439   1.0000            0.1091    21.2891 r
  I_PCI_TOP/pad_out[21] (net)
                               1  10.0038 
  pad_out[21] (out)                         0.0000   0.0439   1.0000   0.0000   0.0000    21.2891 r
  pad_out[21] (net)            1 
  data arrival time                                                                       21.2891

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2891
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5891


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_17_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[17]
               (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_17_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_17_/Q (DFFARX1_LVT)
                                                     0.0838   1.0000            0.3010    21.1801 r
  I_PCI_TOP/n8825 (net)        2   3.8280 
  I_PCI_TOP/U2395/A (NBUFFX32_LVT)          0.0000   0.0838   1.0000   0.0000   0.0000    21.1801 r
  I_PCI_TOP/U2395/Y (NBUFFX32_LVT)                   0.0439   1.0000            0.1091    21.2891 r
  I_PCI_TOP/pad_out[17] (net)
                               1  10.0038 
  pad_out[17] (out)                         0.0000   0.0439   1.0000   0.0000   0.0000    21.2891 r
  pad_out[17] (net)            1 
  data arrival time                                                                       21.2891

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2891
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5891


  Startpoint: sd_DQ_in[30]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[30] (in)                                  0.0555                     0.0140   571.0140 f
  sd_DQ_in[30] (net)           1   1.2634 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36629/A (NBUFFX8_LVT)
                                            0.0000   0.0555   1.0000   0.0000   0.0000   571.0140 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36629/Y (NBUFFX8_LVT)
                                                     0.0342   1.0000            0.0921   571.1062 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4429 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/D (SDFFNX1_LVT)
                                            0.0000   0.0342   1.0000   0.0000   0.0000   571.1062 f
  data arrival time                                                                      571.1062

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9960   570.9960
  clock reconvergence pessimism                                                 0.0000   570.9960
  clock uncertainty                                                            -0.1000   570.8960
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/CLK (SDFFNX1_LVT)                               570.8960 f
  library setup time                                          1.0000           -0.3787   570.5174
  data required time                                                                     570.5173
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5173
  data arrival time                                                                      -571.1062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5888


  Startpoint: sd_DQ_in[24]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[24] (in)                                  0.0555                     0.0140   571.0140 f
  sd_DQ_in[24] (net)           1   1.2634 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43246/A (NBUFFX8_LVT)
                                            0.0000   0.0555   1.0000   0.0000   0.0000   571.0140 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43246/Y (NBUFFX8_LVT)
                                                     0.0342   1.0000            0.0921   571.1062 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4596 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/D (SDFFNX1_LVT)
                                            0.0000   0.0342   1.0000   0.0000   0.0000   571.1062 f
  data arrival time                                                                      571.1062

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9960   570.9960
  clock reconvergence pessimism                                                 0.0000   570.9960
  clock uncertainty                                                            -0.1000   570.8960
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/CLK (SDFFNX1_LVT)                               570.8960 f
  library setup time                                          1.0000           -0.3787   570.5174
  data required time                                                                     570.5173
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5173
  data arrival time                                                                      -571.1062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5888


  Startpoint: sd_DQ_in[10]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[10] (in)                                  0.0855                     0.0295   571.0295 f
  sd_DQ_in[10] (net)           1   2.6855 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36624/A (INVX4_LVT)
                                            0.0000   0.0855   1.0000   0.0000   0.0000   571.0295 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36624/Y (INVX4_LVT)
                                                     0.0485   1.0000            0.0637   571.0931 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_4427 (net)
                               2   4.1670 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36623/A (INVX4_LVT)
                                            0.0000   0.0485   1.0000   0.0000   0.0000   571.0931 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36623/Y (INVX4_LVT)
                                                     0.0221   1.0000            0.0155   571.1087 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_4427 (net)
                               1   0.4537 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/D (SDFFNX1_LVT)
                                            0.0000   0.0221   1.0000   0.0000   0.0000   571.1087 f
  data arrival time                                                                      571.1086

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9956   570.9956
  clock reconvergence pessimism                                                 0.0000   570.9956
  clock uncertainty                                                            -0.1000   570.8956
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/CLK (SDFFNX1_LVT)                               570.8956 f
  library setup time                                          1.0000           -0.3745   570.5211
  data required time                                                                     570.5211
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5211
  data arrival time                                                                      -571.1086
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5876


  Startpoint: sd_DQ_in[16]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[16] (in)                                  0.0855                     0.0295   571.0295 f
  sd_DQ_in[16] (net)           1   2.6855 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36619/A (INVX4_LVT)
                                            0.0000   0.0855   1.0000   0.0000   0.0000   571.0295 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36619/Y (INVX4_LVT)
                                                     0.0485   1.0000            0.0637   571.0931 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_4426 (net)
                               2   4.1670 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36618/A (INVX4_LVT)
                                            0.0000   0.0485   1.0000   0.0000   0.0000   571.0931 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36618/Y (INVX4_LVT)
                                                     0.0221   1.0000            0.0155   571.1087 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_4426 (net)
                               1   0.4537 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/D (SDFFNX1_LVT)
                                            0.0000   0.0221   1.0000   0.0000   0.0000   571.1087 f
  data arrival time                                                                      571.1086

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9956   570.9956
  clock reconvergence pessimism                                                 0.0000   570.9956
  clock uncertainty                                                            -0.1000   570.8956
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/CLK (SDFFNX1_LVT)                               570.8956 f
  library setup time                                          1.0000           -0.3745   570.5211
  data required time                                                                     570.5211
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5211
  data arrival time                                                                      -571.1086
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5876


  Startpoint: sd_DQ_in[4]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[4] (in)                                   0.0855                     0.0295   571.0295 f
  sd_DQ_in[4] (net)            1   2.6855 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36616/A (INVX4_LVT)
                                            0.0000   0.0855   1.0000   0.0000   0.0000   571.0295 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36616/Y (INVX4_LVT)
                                                     0.0485   1.0000            0.0637   571.0931 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_4425 (net)
                               2   4.1670 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36615/A (INVX4_LVT)
                                            0.0000   0.0485   1.0000   0.0000   0.0000   571.0931 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36615/Y (INVX4_LVT)
                                                     0.0221   1.0000            0.0155   571.1087 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_4425 (net)
                               1   0.4537 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/D (SDFFNX1_LVT)
                                            0.0000   0.0221   1.0000   0.0000   0.0000   571.1087 f
  data arrival time                                                                      571.1086

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9956   570.9956
  clock reconvergence pessimism                                                 0.0000   570.9956
  clock uncertainty                                                            -0.1000   570.8956
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/CLK (SDFFNX1_LVT)                                570.8956 f
  library setup time                                          1.0000           -0.3745   570.5211
  data required time                                                                     570.5211
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5211
  data arrival time                                                                      -571.1086
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5876


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_29_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[29]
               (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_29_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_29_/Q (DFFARX1_LVT)
                                                     0.0821   1.0000            0.2997    21.1788 r
  I_PCI_TOP/n8847 (net)        2   3.6968 
  I_PCI_TOP/U3161/A (NBUFFX32_LVT)          0.0000   0.0821   1.0000   0.0000   0.0000    21.1788 r
  I_PCI_TOP/U3161/Y (NBUFFX32_LVT)                   0.0438   1.0000            0.1082    21.2870 r
  I_PCI_TOP/pad_out[29] (net)
                               1  10.0038 
  pad_out[29] (out)                         0.0000   0.0438   1.0000   0.0000   0.0000    21.2870 r
  pad_out[29] (net)            1 
  data arrival time                                                                       21.2870

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2870
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5870


  Startpoint: sd_DQ_in[0]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[0] (in)                                   0.0855                     0.0295   571.0295 f
  sd_DQ_in[0] (net)            1   2.6855 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36613/A (INVX4_LVT)
                                            0.0000   0.0855   1.0000   0.0000   0.0000   571.0295 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36613/Y (INVX4_LVT)
                                                     0.0485   1.0000            0.0637   571.0931 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_4424 (net)
                               2   4.1670 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36612/A (INVX4_LVT)
                                            0.0000   0.0485   1.0000   0.0000   0.0000   571.0931 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36612/Y (INVX4_LVT)
                                                     0.0221   1.0000            0.0155   571.1087 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_4424 (net)
                               1   0.4537 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/D (SDFFNX1_LVT)
                                            0.0000   0.0221   1.0000   0.0000   0.0000   571.1087 f
  data arrival time                                                                      571.1086

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9960   570.9960
  clock reconvergence pessimism                                                 0.0000   570.9960
  clock uncertainty                                                            -0.1000   570.8960
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/CLK (SDFFNX1_LVT)                                570.8960 f
  library setup time                                          1.0000           -0.3743   570.5217
  data required time                                                                     570.5217
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5217
  data arrival time                                                                      -571.1086
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5869


  Startpoint: sd_DQ_in[2]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[2] (in)                                   0.0855                     0.0295   571.0295 f
  sd_DQ_in[2] (net)            1   2.6855 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36610/A (INVX4_LVT)
                                            0.0000   0.0855   1.0000   0.0000   0.0000   571.0295 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36610/Y (INVX4_LVT)
                                                     0.0485   1.0000            0.0637   571.0931 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_4423 (net)
                               2   4.1670 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36609/A (INVX4_LVT)
                                            0.0000   0.0485   1.0000   0.0000   0.0000   571.0931 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36609/Y (INVX4_LVT)
                                                     0.0221   1.0000            0.0155   571.1087 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_4423 (net)
                               1   0.4537 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/D (SDFFNX1_LVT)
                                            0.0000   0.0221   1.0000   0.0000   0.0000   571.1087 f
  data arrival time                                                                      571.1086

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9960   570.9960
  clock reconvergence pessimism                                                 0.0000   570.9960
  clock uncertainty                                                            -0.1000   570.8960
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/CLK (SDFFNX1_LVT)                                570.8960 f
  library setup time                                          1.0000           -0.3743   570.5217
  data required time                                                                     570.5217
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5217
  data arrival time                                                                      -571.1086
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5869


  Startpoint: sd_DQ_in[8]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[8] (in)                                   0.0855                     0.0295   571.0295 f
  sd_DQ_in[8] (net)            1   2.6855 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_38_inst_36628/A (INVX4_LVT)
                                            0.0000   0.0855   1.0000   0.0000   0.0000   571.0295 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_38_inst_36628/Y (INVX4_LVT)
                                                     0.0470   1.0000            0.0612   571.0907 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_38_4428 (net)
                               2   3.5103 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36626/A (INVX4_LVT)
                                            0.0000   0.0470   1.0000   0.0000   0.0000   571.0907 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36626/Y (INVX4_LVT)
                                                     0.0215   1.0000            0.0154   571.1061 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4428 (net)
                               1   0.4537 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/D (SDFFNX1_LVT)
                                            0.0000   0.0215   1.0000   0.0000   0.0000   571.1061 f
  data arrival time                                                                      571.1061

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9956   570.9956
  clock reconvergence pessimism                                                 0.0000   570.9956
  clock uncertainty                                                            -0.1000   570.8956
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/CLK (SDFFNX1_LVT)                                570.8956 f
  library setup time                                          1.0000           -0.3743   570.5213
  data required time                                                                     570.5212
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5212
  data arrival time                                                                      -571.1061
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5849


  Startpoint: sd_DQ_in[22]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[22] (in)                                  0.0402                     0.0060   161.0060 f
  sd_DQ_in[22] (net)           1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43257/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   161.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43257/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   161.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4604 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/D (SDFFX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   161.0766 f
  data arrival time                                                                      161.0766

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8582   160.8582
  clock reconvergence pessimism                                                 0.0000   160.8582
  clock uncertainty                                                            -0.1000   160.7582
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/CLK (SDFFX1_LVT)                                160.7582 r
  library setup time                                          1.0000           -0.2644   160.4937
  data required time                                                                     160.4937
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4937
  data arrival time                                                                      -161.0766
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5829


  Startpoint: sd_DQ_in[26]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[26] (in)                                  0.0402                     0.0060   161.0060 f
  sd_DQ_in[26] (net)           1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43259/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   161.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43259/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   161.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4606 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/D (SDFFX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   161.0766 f
  data arrival time                                                                      161.0766

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8582   160.8582
  clock reconvergence pessimism                                                 0.0000   160.8582
  clock uncertainty                                                            -0.1000   160.7582
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/CLK (SDFFX1_LVT)                                160.7582 r
  library setup time                                          1.0000           -0.2644   160.4937
  data required time                                                                     160.4937
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4937
  data arrival time                                                                      -161.0766
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5829


  Startpoint: sd_DQ_in[12]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[12] (in)                                  0.0402                     0.0060   161.0060 f
  sd_DQ_in[12] (net)           1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43248/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   161.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43248/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   161.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4598 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/D (SDFFX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   161.0766 f
  data arrival time                                                                      161.0766

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8582   160.8582
  clock reconvergence pessimism                                                 0.0000   160.8582
  clock uncertainty                                                            -0.1000   160.7582
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/CLK (SDFFX1_LVT)                                160.7582 r
  library setup time                                          1.0000           -0.2644   160.4937
  data required time                                                                     160.4937
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4937
  data arrival time                                                                      -161.0766
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5829


  Startpoint: sd_DQ_in[18]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[18] (in)                                  0.0402                     0.0060   161.0060 f
  sd_DQ_in[18] (net)           1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43251/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   161.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43251/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   161.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4601 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/D (SDFFX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   161.0766 f
  data arrival time                                                                      161.0766

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8582   160.8582
  clock reconvergence pessimism                                                 0.0000   160.8582
  clock uncertainty                                                            -0.1000   160.7582
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/CLK (SDFFX1_LVT)                                160.7582 r
  library setup time                                          1.0000           -0.2644   160.4937
  data required time                                                                     160.4937
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4937
  data arrival time                                                                      -161.0766
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5829


  Startpoint: sd_DQ_in[6]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[6] (in)                                   0.0402                     0.0060   161.0060 f
  sd_DQ_in[6] (net)            1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43250/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   161.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43250/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   161.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4600 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/D (SDFFX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   161.0766 f
  data arrival time                                                                      161.0766

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8582   160.8582
  clock reconvergence pessimism                                                 0.0000   160.8582
  clock uncertainty                                                            -0.1000   160.7582
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/CLK (SDFFX1_LVT)                                 160.7582 r
  library setup time                                          1.0000           -0.2644   160.4937
  data required time                                                                     160.4937
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4937
  data arrival time                                                                      -161.0766
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5829


  Startpoint: sd_DQ_in[14]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[14] (in)                                  0.0402                     0.0060   161.0060 f
  sd_DQ_in[14] (net)           1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36630/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   161.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36630/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   161.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4430 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/D (SDFFX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   161.0766 f
  data arrival time                                                                      161.0766

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8582   160.8582
  clock reconvergence pessimism                                                 0.0000   160.8582
  clock uncertainty                                                            -0.1000   160.7582
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/CLK (SDFFX1_LVT)                                160.7582 r
  library setup time                                          1.0000           -0.2644   160.4937
  data required time                                                                     160.4937
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4937
  data arrival time                                                                      -161.0766
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5829


  Startpoint: sd_DQ_in[20]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[20] (in)                                  0.0402                     0.0060   161.0060 f
  sd_DQ_in[20] (net)           1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43247/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   161.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43247/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   161.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4597 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/D (SDFFX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   161.0766 f
  data arrival time                                                                      161.0766

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8582   160.8582
  clock reconvergence pessimism                                                 0.0000   160.8582
  clock uncertainty                                                            -0.1000   160.7582
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/CLK (SDFFX1_LVT)                                160.7582 r
  library setup time                                          1.0000           -0.2644   160.4937
  data required time                                                                     160.4937
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4937
  data arrival time                                                                      -161.0766
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5829


  Startpoint: sd_DQ_in[23]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[23] (in)                                  0.0402                     0.0060   161.0060 f
  sd_DQ_in[23] (net)           1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43258/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   161.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43258/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   161.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4605 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/D (SDFFX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   161.0766 f
  data arrival time                                                                      161.0766

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8587   160.8587
  clock reconvergence pessimism                                                 0.0000   160.8587
  clock uncertainty                                                            -0.1000   160.7587
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/CLK (SDFFX1_LVT)                                160.7587 r
  library setup time                                          1.0000           -0.2642   160.4945
  data required time                                                                     160.4945
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4945
  data arrival time                                                                      -161.0766
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5821


  Startpoint: sd_DQ_in[28]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[28] (in)                                  0.0402                     0.0060   161.0060 f
  sd_DQ_in[28] (net)           1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36639/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   161.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36639/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   161.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4433 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/D (SDFFX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   161.0766 f
  data arrival time                                                                      161.0766

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8587   160.8587
  clock reconvergence pessimism                                                 0.0000   160.8587
  clock uncertainty                                                            -0.1000   160.7587
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/CLK (SDFFX1_LVT)                                160.7587 r
  library setup time                                          1.0000           -0.2642   160.4945
  data required time                                                                     160.4945
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4945
  data arrival time                                                                      -161.0766
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5821


  Startpoint: sd_DQ_in[1]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[1] (in)                                   0.0402                     0.0060   161.0060 f
  sd_DQ_in[1] (net)            1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43244/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   161.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43244/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   161.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4595 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/D (SDFFX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   161.0766 f
  data arrival time                                                                      161.0766

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8587   160.8587
  clock reconvergence pessimism                                                 0.0000   160.8587
  clock uncertainty                                                            -0.1000   160.7587
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/CLK (SDFFX1_LVT)                                 160.7587 r
  library setup time                                          1.0000           -0.2642   160.4945
  data required time                                                                     160.4945
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4945
  data arrival time                                                                      -161.0766
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5821


  Startpoint: sd_DQ_in[5]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[5] (in)                                   0.0402                     0.0060   161.0060 f
  sd_DQ_in[5] (net)            1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43260/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   161.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43260/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   161.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4607 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/D (SDFFX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   161.0766 f
  data arrival time                                                                      161.0766

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8587   160.8587
  clock reconvergence pessimism                                                 0.0000   160.8587
  clock uncertainty                                                            -0.1000   160.7587
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/CLK (SDFFX1_LVT)                                 160.7587 r
  library setup time                                          1.0000           -0.2642   160.4945
  data required time                                                                     160.4945
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4945
  data arrival time                                                                      -161.0766
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5821


  Startpoint: sd_DQ_in[11]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[11] (in)                                  0.0402                     0.0060   161.0060 f
  sd_DQ_in[11] (net)           1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43261/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   161.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43261/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   161.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4608 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/D (SDFFX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   161.0766 f
  data arrival time                                                                      161.0766

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8587   160.8587
  clock reconvergence pessimism                                                 0.0000   160.8587
  clock uncertainty                                                            -0.1000   160.7587
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/CLK (SDFFX1_LVT)                                160.7587 r
  library setup time                                          1.0000           -0.2642   160.4945
  data required time                                                                     160.4945
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4945
  data arrival time                                                                      -161.0766
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5821


  Startpoint: sd_DQ_in[15]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[15] (in)                                  0.0402                     0.0060   161.0060 f
  sd_DQ_in[15] (net)           1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43253/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   161.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43253/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   161.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4603 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/D (SDFFX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   161.0766 f
  data arrival time                                                                      161.0766

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8587   160.8587
  clock reconvergence pessimism                                                 0.0000   160.8587
  clock uncertainty                                                            -0.1000   160.7587
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/CLK (SDFFX1_LVT)                                160.7587 r
  library setup time                                          1.0000           -0.2642   160.4945
  data required time                                                                     160.4945
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4945
  data arrival time                                                                      -161.0766
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5821


  Startpoint: sd_DQ_in[19]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[19] (in)                                  0.0402                     0.0060   161.0060 f
  sd_DQ_in[19] (net)           1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43249/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   161.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43249/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   161.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4599 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/D (SDFFX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   161.0766 f
  data arrival time                                                                      161.0766

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8587   160.8587
  clock reconvergence pessimism                                                 0.0000   160.8587
  clock uncertainty                                                            -0.1000   160.7587
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/CLK (SDFFX1_LVT)                                160.7587 r
  library setup time                                          1.0000           -0.2642   160.4945
  data required time                                                                     160.4945
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4945
  data arrival time                                                                      -161.0766
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5821


  Startpoint: sd_DQ_in[9]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[9] (in)                                   0.0402                     0.0060   161.0060 f
  sd_DQ_in[9] (net)            1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43252/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   161.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43252/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   161.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4602 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/D (SDFFX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   161.0766 f
  data arrival time                                                                      161.0766

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8587   160.8587
  clock reconvergence pessimism                                                 0.0000   160.8587
  clock uncertainty                                                            -0.1000   160.7587
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/CLK (SDFFX1_LVT)                                 160.7587 r
  library setup time                                          1.0000           -0.2642   160.4945
  data required time                                                                     160.4945
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4945
  data arrival time                                                                      -161.0766
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5821


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_30_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[30]
               (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_30_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_30_/Q (DFFARX1_LVT)
                                                     0.0788   1.0000            0.2972    21.1763 r
  I_PCI_TOP/pad_out[30] (net)
                               2   3.4261 
  HFSBUF_11_395/A (NBUFFX16_LVT)            0.0000   0.0788   1.0000   0.0000   0.0000    21.1763 r
  HFSBUF_11_395/Y (NBUFFX16_LVT)                     0.0452   1.0000            0.1053    21.2816 r
  pad_out[30] (net)            1  10.0038 
  pad_out[30] (out)                         0.0000   0.0452   1.0000   0.0000   0.0000    21.2816 r
  data arrival time                                                                       21.2816

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2816
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5816


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_25_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[25]
               (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_25_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_25_/Q (DFFARX1_LVT)
                                                     0.0677   1.0000            0.2888    21.1679 r
  I_PCI_TOP/pad_out[25] (net)
                               2   2.5446 
  HFSBUF_11_388/A (NBUFFX16_LVT)            0.0000   0.0677   1.0000   0.0000   0.0000    21.1679 r
  HFSBUF_11_388/Y (NBUFFX16_LVT)                     0.0441   1.0000            0.0996    21.2676 r
  pad_out[25] (net)            1  10.0038 
  pad_out[25] (out)                         0.0000   0.0441   1.0000   0.0000   0.0000    21.2676 r
  data arrival time                                                                       21.2676

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2676
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5676


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_14_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[14]
               (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_14_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_14_/Q (DFFARX1_LVT)
                                                     0.0677   1.0000            0.2888    21.1679 r
  I_PCI_TOP/pad_out[14] (net)
                               2   2.5446 
  HFSBUF_11_403/A (NBUFFX16_LVT)            0.0000   0.0677   1.0000   0.0000   0.0000    21.1679 r
  HFSBUF_11_403/Y (NBUFFX16_LVT)                     0.0441   1.0000            0.0996    21.2676 r
  pad_out[14] (net)            1  10.0038 
  pad_out[14] (out)                         0.0000   0.0441   1.0000   0.0000   0.0000    21.2676 r
  data arrival time                                                                       21.2676

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2676
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5676


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_10_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[10]
               (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_10_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_10_/Q (DFFARX1_LVT)
                                                     0.0677   1.0000            0.2888    21.1679 r
  I_PCI_TOP/pad_out[10] (net)
                               2   2.5446 
  HFSBUF_11_411/A (NBUFFX16_LVT)            0.0000   0.0677   1.0000   0.0000   0.0000    21.1679 r
  HFSBUF_11_411/Y (NBUFFX16_LVT)                     0.0441   1.0000            0.0996    21.2676 r
  pad_out[10] (net)            1  10.0038 
  pad_out[10] (out)                         0.0000   0.0441   1.0000   0.0000   0.0000    21.2676 r
  data arrival time                                                                       21.2676

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2676
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5676


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_3_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[3] (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_3_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_3_/Q (DFFARX1_LVT)
                                                     0.0677   1.0000            0.2888    21.1679 r
  I_PCI_TOP/pad_out[3] (net)   2   2.5446 
  HFSBUF_11_414/A (NBUFFX16_LVT)            0.0000   0.0677   1.0000   0.0000   0.0000    21.1679 r
  HFSBUF_11_414/Y (NBUFFX16_LVT)                     0.0441   1.0000            0.0996    21.2676 r
  pad_out[3] (net)             1  10.0038 
  pad_out[3] (out)                          0.0000   0.0441   1.0000   0.0000   0.0000    21.2676 r
  data arrival time                                                                       21.2676

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2676
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5676


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_2_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[2] (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_2_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_2_/Q (DFFARX1_LVT)
                                                     0.0677   1.0000            0.2888    21.1679 r
  I_PCI_TOP/pad_out[2] (net)   2   2.5446 
  HFSBUF_11_397/A (NBUFFX16_LVT)            0.0000   0.0677   1.0000   0.0000   0.0000    21.1679 r
  HFSBUF_11_397/Y (NBUFFX16_LVT)                     0.0441   1.0000            0.0996    21.2676 r
  pad_out[2] (net)             1  10.0038 
  pad_out[2] (out)                          0.0000   0.0441   1.0000   0.0000   0.0000    21.2676 r
  data arrival time                                                                       21.2676

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2676
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5676


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_31_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[31]
               (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_31_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_31_/Q (DFFARX1_LVT)
                                                     0.0677   1.0000            0.2888    21.1679 r
  I_PCI_TOP/n8850 (net)        2   2.5429 
  I_PCI_TOP/HFSBUF_34_392/A (NBUFFX16_LVT)
                                            0.0000   0.0677   1.0000   0.0000   0.0000    21.1679 r
  I_PCI_TOP/HFSBUF_34_392/Y (NBUFFX16_LVT)           0.0441   1.0000            0.0996    21.2676 r
  I_PCI_TOP/pad_out[31] (net)
                               1  10.0038 
  pad_out[31] (out)                         0.0000   0.0441   1.0000   0.0000   0.0000    21.2676 r
  pad_out[31] (net)            1 
  data arrival time                                                                       21.2676

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2676
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5676


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_27_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[27]
               (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_27_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_27_/Q (DFFARX1_LVT)
                                                     0.0677   1.0000            0.2888    21.1679 r
  I_PCI_TOP/n8851 (net)        2   2.5429 
  I_PCI_TOP/HFSBUF_34_389/A (NBUFFX16_LVT)
                                            0.0000   0.0677   1.0000   0.0000   0.0000    21.1679 r
  I_PCI_TOP/HFSBUF_34_389/Y (NBUFFX16_LVT)           0.0441   1.0000            0.0996    21.2676 r
  I_PCI_TOP/pad_out[27] (net)
                               1  10.0038 
  pad_out[27] (out)                         0.0000   0.0441   1.0000   0.0000   0.0000    21.2676 r
  pad_out[27] (net)            1 
  data arrival time                                                                       21.2676

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2676
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5676


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_26_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[26]
               (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_26_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_26_/Q (DFFARX1_LVT)
                                                     0.0677   1.0000            0.2888    21.1679 r
  I_PCI_TOP/n8841 (net)        2   2.5429 
  I_PCI_TOP/HFSBUF_34_404/A (NBUFFX16_LVT)
                                            0.0000   0.0677   1.0000   0.0000   0.0000    21.1679 r
  I_PCI_TOP/HFSBUF_34_404/Y (NBUFFX16_LVT)           0.0441   1.0000            0.0996    21.2676 r
  I_PCI_TOP/pad_out[26] (net)
                               1  10.0038 
  pad_out[26] (out)                         0.0000   0.0441   1.0000   0.0000   0.0000    21.2676 r
  pad_out[26] (net)            1 
  data arrival time                                                                       21.2676

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2676
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5676


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_23_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[23]
               (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_23_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_23_/Q (DFFARX1_LVT)
                                                     0.0677   1.0000            0.2888    21.1679 r
  I_PCI_TOP/n8837 (net)        2   2.5429 
  I_PCI_TOP/HFSBUF_34_405/A (NBUFFX16_LVT)
                                            0.0000   0.0677   1.0000   0.0000   0.0000    21.1679 r
  I_PCI_TOP/HFSBUF_34_405/Y (NBUFFX16_LVT)           0.0441   1.0000            0.0996    21.2676 r
  I_PCI_TOP/pad_out[23] (net)
                               1  10.0038 
  pad_out[23] (out)                         0.0000   0.0441   1.0000   0.0000   0.0000    21.2676 r
  pad_out[23] (net)            1 
  data arrival time                                                                       21.2676

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2676
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5676


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_19_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[19]
               (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_19_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_19_/Q (DFFARX1_LVT)
                                                     0.0677   1.0000            0.2888    21.1679 r
  I_PCI_TOP/n8824 (net)        2   2.5429 
  I_PCI_TOP/HFSBUF_34_419/A (NBUFFX16_LVT)
                                            0.0000   0.0677   1.0000   0.0000   0.0000    21.1679 r
  I_PCI_TOP/HFSBUF_34_419/Y (NBUFFX16_LVT)           0.0441   1.0000            0.0996    21.2676 r
  I_PCI_TOP/pad_out[19] (net)
                               1  10.0038 
  pad_out[19] (out)                         0.0000   0.0441   1.0000   0.0000   0.0000    21.2676 r
  pad_out[19] (net)            1 
  data arrival time                                                                       21.2676

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2676
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5676


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[18]
               (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_18_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_18_/Q (DFFARX1_LVT)
                                                     0.0677   1.0000            0.2888    21.1679 r
  I_PCI_TOP/n8835 (net)        2   2.5429 
  I_PCI_TOP/HFSBUF_34_407/A (NBUFFX16_LVT)
                                            0.0000   0.0677   1.0000   0.0000   0.0000    21.1679 r
  I_PCI_TOP/HFSBUF_34_407/Y (NBUFFX16_LVT)           0.0441   1.0000            0.0996    21.2676 r
  I_PCI_TOP/pad_out[18] (net)
                               1  10.0038 
  pad_out[18] (out)                         0.0000   0.0441   1.0000   0.0000   0.0000    21.2676 r
  pad_out[18] (net)            1 
  data arrival time                                                                       21.2676

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2676
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5676


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_15_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[15]
               (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_15_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_15_/Q (DFFARX1_LVT)
                                                     0.0677   1.0000            0.2888    21.1679 r
  I_PCI_TOP/n8826 (net)        2   2.5429 
  I_PCI_TOP/HFSBUF_34_420/A (NBUFFX16_LVT)
                                            0.0000   0.0677   1.0000   0.0000   0.0000    21.1679 r
  I_PCI_TOP/HFSBUF_34_420/Y (NBUFFX16_LVT)           0.0441   1.0000            0.0996    21.2676 r
  I_PCI_TOP/pad_out[15] (net)
                               1  10.0038 
  pad_out[15] (out)                         0.0000   0.0441   1.0000   0.0000   0.0000    21.2676 r
  pad_out[15] (net)            1 
  data arrival time                                                                       21.2676

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2676
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5676


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_13_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[13]
               (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_13_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_13_/Q (DFFARX1_LVT)
                                                     0.0677   1.0000            0.2888    21.1679 r
  I_PCI_TOP/n8830 (net)        2   2.5429 
  I_PCI_TOP/HFSBUF_34_415/A (NBUFFX16_LVT)
                                            0.0000   0.0677   1.0000   0.0000   0.0000    21.1679 r
  I_PCI_TOP/HFSBUF_34_415/Y (NBUFFX16_LVT)           0.0441   1.0000            0.0996    21.2676 r
  I_PCI_TOP/pad_out[13] (net)
                               1  10.0038 
  pad_out[13] (out)                         0.0000   0.0441   1.0000   0.0000   0.0000    21.2676 r
  pad_out[13] (net)            1 
  data arrival time                                                                       21.2676

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2676
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5676


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_12_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[12]
               (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_12_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_12_/Q (DFFARX1_LVT)
                                                     0.0677   1.0000            0.2888    21.1679 r
  I_PCI_TOP/n8848 (net)        2   2.5429 
  I_PCI_TOP/HFSBUF_34_393/A (NBUFFX16_LVT)
                                            0.0000   0.0677   1.0000   0.0000   0.0000    21.1679 r
  I_PCI_TOP/HFSBUF_34_393/Y (NBUFFX16_LVT)           0.0441   1.0000            0.0996    21.2676 r
  I_PCI_TOP/pad_out[12] (net)
                               1  10.0038 
  pad_out[12] (out)                         0.0000   0.0441   1.0000   0.0000   0.0000    21.2676 r
  pad_out[12] (net)            1 
  data arrival time                                                                       21.2676

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2676
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5676


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[11]
               (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_/Q (DFFARX1_LVT)
                                                     0.0677   1.0000            0.2888    21.1679 r
  I_PCI_TOP/n8842 (net)        2   2.5429 
  I_PCI_TOP/HFSBUF_34_401/A (NBUFFX16_LVT)
                                            0.0000   0.0677   1.0000   0.0000   0.0000    21.1679 r
  I_PCI_TOP/HFSBUF_34_401/Y (NBUFFX16_LVT)           0.0441   1.0000            0.0996    21.2676 r
  I_PCI_TOP/pad_out[11] (net)
                               1  10.0038 
  pad_out[11] (out)                         0.0000   0.0441   1.0000   0.0000   0.0000    21.2676 r
  pad_out[11] (net)            1 
  data arrival time                                                                       21.2676

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2676
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5676


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_8_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[8] (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_8_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_8_/Q (DFFARX1_LVT)
                                                     0.0677   1.0000            0.2888    21.1679 r
  I_PCI_TOP/n8844 (net)        2   2.5429 
  I_PCI_TOP/HFSBUF_34_399/A (NBUFFX16_LVT)
                                            0.0000   0.0677   1.0000   0.0000   0.0000    21.1679 r
  I_PCI_TOP/HFSBUF_34_399/Y (NBUFFX16_LVT)           0.0441   1.0000            0.0996    21.2676 r
  I_PCI_TOP/pad_out[8] (net)   1  10.0038 
  pad_out[8] (out)                          0.0000   0.0441   1.0000   0.0000   0.0000    21.2676 r
  pad_out[8] (net)             1 
  data arrival time                                                                       21.2676

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2676
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5676


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_7_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[7] (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_7_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_7_/Q (DFFARX1_LVT)
                                                     0.0677   1.0000            0.2888    21.1679 r
  I_PCI_TOP/n8832 (net)        2   2.5429 
  I_PCI_TOP/HFSBUF_34_412/A (NBUFFX16_LVT)
                                            0.0000   0.0677   1.0000   0.0000   0.0000    21.1679 r
  I_PCI_TOP/HFSBUF_34_412/Y (NBUFFX16_LVT)           0.0441   1.0000            0.0996    21.2676 r
  I_PCI_TOP/pad_out[7] (net)   1  10.0038 
  pad_out[7] (out)                          0.0000   0.0441   1.0000   0.0000   0.0000    21.2676 r
  pad_out[7] (net)             1 
  data arrival time                                                                       21.2676

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2676
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5676


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_1_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[1] (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_1_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_1_/Q (DFFARX1_LVT)
                                                     0.0677   1.0000            0.2888    21.1679 r
  I_PCI_TOP/n8840 (net)        2   2.5429 
  I_PCI_TOP/HFSBUF_34_400/A (NBUFFX16_LVT)
                                            0.0000   0.0677   1.0000   0.0000   0.0000    21.1679 r
  I_PCI_TOP/HFSBUF_34_400/Y (NBUFFX16_LVT)           0.0441   1.0000            0.0996    21.2676 r
  I_PCI_TOP/pad_out[1] (net)   1  10.0038 
  pad_out[1] (out)                          0.0000   0.0441   1.0000   0.0000   0.0000    21.2676 r
  pad_out[1] (net)             1 
  data arrival time                                                                       21.2676

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2676
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5676


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_0_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[0] (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_0_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_0_/Q (DFFARX1_LVT)
                                                     0.0677   1.0000            0.2888    21.1679 r
  I_PCI_TOP/n8849 (net)        2   2.5429 
  I_PCI_TOP/HFSBUF_34_391/A (NBUFFX16_LVT)
                                            0.0000   0.0677   1.0000   0.0000   0.0000    21.1679 r
  I_PCI_TOP/HFSBUF_34_391/Y (NBUFFX16_LVT)           0.0441   1.0000            0.0996    21.2676 r
  I_PCI_TOP/pad_out[0] (net)   1  10.0038 
  pad_out[0] (out)                          0.0000   0.0441   1.0000   0.0000   0.0000    21.2676 r
  pad_out[0] (net)             1 
  data arrival time                                                                       21.2676

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2676
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5676


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_6_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[6] (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_6_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_6_/Q (DFFARX1_LVT)
                                                     0.0661   1.0000            0.2876    21.1667 r
  I_PCI_TOP/pad_out[6] (net)   2   2.4134 
  HFSBUF_11_386/A (NBUFFX16_LVT)            0.0000   0.0661   1.0000   0.0000   0.0000    21.1667 r
  HFSBUF_11_386/Y (NBUFFX16_LVT)                     0.0440   1.0000            0.0988    21.2655 r
  pad_out[6] (net)             1  10.0038 
  pad_out[6] (out)                          0.0000   0.0440   1.0000   0.0000   0.0000    21.2655 r
  data arrival time                                                                       21.2655

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2655
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5655


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_28_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[28]
               (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_28_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_28_/Q (DFFARX1_LVT)
                                                     0.0661   1.0000            0.2876    21.1667 r
  I_PCI_TOP/n8838 (net)        2   2.4117 
  I_PCI_TOP/HFSBUF_34_406/A (NBUFFX16_LVT)
                                            0.0000   0.0661   1.0000   0.0000   0.0000    21.1667 r
  I_PCI_TOP/HFSBUF_34_406/Y (NBUFFX16_LVT)           0.0440   1.0000            0.0988    21.2655 r
  I_PCI_TOP/pad_out[28] (net)
                               1  10.0038 
  pad_out[28] (out)                         0.0000   0.0440   1.0000   0.0000   0.0000    21.2655 r
  pad_out[28] (net)            1 
  data arrival time                                                                       21.2655

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2655
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5655


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_24_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[24]
               (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_24_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_24_/Q (DFFARX1_LVT)
                                                     0.0661   1.0000            0.2876    21.1667 r
  I_PCI_TOP/n8833 (net)        2   2.4117 
  I_PCI_TOP/HFSBUF_8_409/A (NBUFFX16_LVT)   0.0000   0.0661   1.0000   0.0000   0.0000    21.1667 r
  I_PCI_TOP/HFSBUF_8_409/Y (NBUFFX16_LVT)            0.0440   1.0000            0.0988    21.2655 r
  I_PCI_TOP/pad_out[24] (net)
                               1  10.0038 
  pad_out[24] (out)                         0.0000   0.0440   1.0000   0.0000   0.0000    21.2655 r
  pad_out[24] (net)            1 
  data arrival time                                                                       21.2655

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2655
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5655


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_22_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[22]
               (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_22_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_22_/Q (DFFARX1_LVT)
                                                     0.0661   1.0000            0.2876    21.1667 r
  I_PCI_TOP/n8828 (net)        2   2.4117 
  I_PCI_TOP/HFSBUF_34_416/A (NBUFFX16_LVT)
                                            0.0000   0.0661   1.0000   0.0000   0.0000    21.1667 r
  I_PCI_TOP/HFSBUF_34_416/Y (NBUFFX16_LVT)           0.0440   1.0000            0.0988    21.2655 r
  I_PCI_TOP/pad_out[22] (net)
                               1  10.0038 
  pad_out[22] (out)                         0.0000   0.0440   1.0000   0.0000   0.0000    21.2655 r
  pad_out[22] (net)            1 
  data arrival time                                                                       21.2655

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2655
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5655


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_4_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[4] (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_4_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_4_/Q (DFFARX1_LVT)
                                                     0.0661   1.0000            0.2876    21.1667 r
  I_PCI_TOP/n8836 (net)        2   2.4117 
  I_PCI_TOP/HFSBUF_34_408/A (NBUFFX16_LVT)
                                            0.0000   0.0661   1.0000   0.0000   0.0000    21.1667 r
  I_PCI_TOP/HFSBUF_34_408/Y (NBUFFX16_LVT)           0.0440   1.0000            0.0988    21.2655 r
  I_PCI_TOP/pad_out[4] (net)   1  10.0038 
  pad_out[4] (out)                          0.0000   0.0440   1.0000   0.0000   0.0000    21.2655 r
  pad_out[4] (net)             1 
  data arrival time                                                                       21.2655

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2655
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5655


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_5_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[5] (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8768    20.8768
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_5_/CLK (DFFARX1_LVT)
                                                     0.0536                     0.0000    20.8768 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_5_/Q (DFFARX1_LVT)
                                                     0.0677   1.0000            0.2874    21.1642 r
  I_PCI_TOP/pad_out[5] (net)   2   2.5446 
  HFSBUF_11_418/A (NBUFFX16_LVT)            0.0000   0.0677   1.0000   0.0000   0.0000    21.1642 r
  HFSBUF_11_418/Y (NBUFFX16_LVT)                     0.0441   1.0000            0.0996    21.2639 r
  pad_out[5] (net)             1  10.0038 
  pad_out[5] (out)                          0.0000   0.0441   1.0000   0.0000   0.0000    21.2639 r
  data arrival time                                                                       21.2639

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2639
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5639


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[9] (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8768    20.8768
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_/CLK (DFFARX1_LVT)
                                                     0.0536                     0.0000    20.8768 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_/Q (DFFARX1_LVT)
                                                     0.0677   1.0000            0.2874    21.1642 r
  I_PCI_TOP/n8823 (net)        2   2.5429 
  I_PCI_TOP/HFSBUF_34_421/A (NBUFFX16_LVT)
                                            0.0000   0.0677   1.0000   0.0000   0.0000    21.1642 r
  I_PCI_TOP/HFSBUF_34_421/Y (NBUFFX16_LVT)           0.0441   1.0000            0.0996    21.2638 r
  I_PCI_TOP/pad_out[9] (net)   1  10.0038 
  pad_out[9] (out)                          0.0000   0.0441   1.0000   0.0000   0.0000    21.2638 r
  pad_out[9] (net)             1 
  data arrival time                                                                       21.2638

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2638
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5638


  Startpoint: sd_DQ_in[12]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[12] (in)                                  0.0402                     0.0060   571.0060 f
  sd_DQ_in[12] (net)           1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43248/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   571.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43248/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   571.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4598 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/D (SDFFNX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   571.0766 f
  data arrival time                                                                      571.0767

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9956   570.9956
  clock reconvergence pessimism                                                 0.0000   570.9956
  clock uncertainty                                                            -0.1000   570.8956
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/CLK (SDFFNX1_LVT)                               570.8956 f
  library setup time                                          1.0000           -0.3766   570.5189
  data required time                                                                     570.5189
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5189
  data arrival time                                                                      -571.0767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5577


  Startpoint: sd_DQ_in[18]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[18] (in)                                  0.0402                     0.0060   571.0060 f
  sd_DQ_in[18] (net)           1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43251/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   571.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43251/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   571.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4601 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/D (SDFFNX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   571.0766 f
  data arrival time                                                                      571.0767

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9956   570.9956
  clock reconvergence pessimism                                                 0.0000   570.9956
  clock uncertainty                                                            -0.1000   570.8956
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/CLK (SDFFNX1_LVT)                               570.8956 f
  library setup time                                          1.0000           -0.3766   570.5189
  data required time                                                                     570.5189
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5189
  data arrival time                                                                      -571.0767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5577


  Startpoint: sd_DQ_in[22]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[22] (in)                                  0.0402                     0.0060   571.0060 f
  sd_DQ_in[22] (net)           1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43257/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   571.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43257/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   571.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4604 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/D (SDFFNX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   571.0766 f
  data arrival time                                                                      571.0767

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9956   570.9956
  clock reconvergence pessimism                                                 0.0000   570.9956
  clock uncertainty                                                            -0.1000   570.8956
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/CLK (SDFFNX1_LVT)                               570.8956 f
  library setup time                                          1.0000           -0.3766   570.5189
  data required time                                                                     570.5189
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5189
  data arrival time                                                                      -571.0767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5577


  Startpoint: sd_DQ_in[26]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[26] (in)                                  0.0402                     0.0060   571.0060 f
  sd_DQ_in[26] (net)           1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43259/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   571.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43259/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   571.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4606 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/D (SDFFNX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   571.0766 f
  data arrival time                                                                      571.0767

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9956   570.9956
  clock reconvergence pessimism                                                 0.0000   570.9956
  clock uncertainty                                                            -0.1000   570.8956
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/CLK (SDFFNX1_LVT)                               570.8956 f
  library setup time                                          1.0000           -0.3766   570.5189
  data required time                                                                     570.5189
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5189
  data arrival time                                                                      -571.0767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5577


  Startpoint: sd_DQ_in[6]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[6] (in)                                   0.0402                     0.0060   571.0060 f
  sd_DQ_in[6] (net)            1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43250/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   571.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43250/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   571.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4600 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/D (SDFFNX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   571.0766 f
  data arrival time                                                                      571.0767

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9956   570.9956
  clock reconvergence pessimism                                                 0.0000   570.9956
  clock uncertainty                                                            -0.1000   570.8956
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/CLK (SDFFNX1_LVT)                                570.8956 f
  library setup time                                          1.0000           -0.3766   570.5189
  data required time                                                                     570.5189
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5189
  data arrival time                                                                      -571.0767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5577


  Startpoint: sd_DQ_in[14]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[14] (in)                                  0.0402                     0.0060   571.0060 f
  sd_DQ_in[14] (net)           1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36630/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   571.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36630/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   571.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4430 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/D (SDFFNX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   571.0766 f
  data arrival time                                                                      571.0767

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9956   570.9956
  clock reconvergence pessimism                                                 0.0000   570.9956
  clock uncertainty                                                            -0.1000   570.8956
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/CLK (SDFFNX1_LVT)                               570.8956 f
  library setup time                                          1.0000           -0.3766   570.5189
  data required time                                                                     570.5189
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5189
  data arrival time                                                                      -571.0767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5577


  Startpoint: sd_DQ_in[20]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[20] (in)                                  0.0402                     0.0060   571.0060 f
  sd_DQ_in[20] (net)           1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43247/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   571.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43247/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   571.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4597 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/D (SDFFNX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   571.0766 f
  data arrival time                                                                      571.0767

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9956   570.9956
  clock reconvergence pessimism                                                 0.0000   570.9956
  clock uncertainty                                                            -0.1000   570.8956
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/CLK (SDFFNX1_LVT)                               570.8956 f
  library setup time                                          1.0000           -0.3766   570.5189
  data required time                                                                     570.5189
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5189
  data arrival time                                                                      -571.0767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5577


  Startpoint: sd_DQ_in[1]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[1] (in)                                   0.0402                     0.0060   571.0060 f
  sd_DQ_in[1] (net)            1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43244/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   571.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43244/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   571.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4595 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/D (SDFFNX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   571.0766 f
  data arrival time                                                                      571.0767

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9956   570.9956
  clock reconvergence pessimism                                                 0.0000   570.9956
  clock uncertainty                                                            -0.1000   570.8956
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/CLK (SDFFNX1_LVT)                                570.8956 f
  library setup time                                          1.0000           -0.3766   570.5189
  data required time                                                                     570.5189
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5189
  data arrival time                                                                      -571.0767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5577


  Startpoint: sd_DQ_in[11]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[11] (in)                                  0.0402                     0.0060   571.0060 f
  sd_DQ_in[11] (net)           1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43261/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   571.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43261/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   571.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4608 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/D (SDFFNX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   571.0766 f
  data arrival time                                                                      571.0767

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9960   570.9960
  clock reconvergence pessimism                                                 0.0000   570.9960
  clock uncertainty                                                            -0.1000   570.8960
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/CLK (SDFFNX1_LVT)                               570.8960 f
  library setup time                                          1.0000           -0.3765   570.5196
  data required time                                                                     570.5196
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5196
  data arrival time                                                                      -571.0767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5571


  Startpoint: sd_DQ_in[15]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[15] (in)                                  0.0402                     0.0060   571.0060 f
  sd_DQ_in[15] (net)           1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43253/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   571.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43253/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   571.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4603 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/D (SDFFNX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   571.0766 f
  data arrival time                                                                      571.0767

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9960   570.9960
  clock reconvergence pessimism                                                 0.0000   570.9960
  clock uncertainty                                                            -0.1000   570.8960
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/CLK (SDFFNX1_LVT)                               570.8960 f
  library setup time                                          1.0000           -0.3765   570.5196
  data required time                                                                     570.5196
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5196
  data arrival time                                                                      -571.0767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5571


  Startpoint: sd_DQ_in[19]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[19] (in)                                  0.0402                     0.0060   571.0060 f
  sd_DQ_in[19] (net)           1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43249/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   571.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43249/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   571.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4599 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/D (SDFFNX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   571.0766 f
  data arrival time                                                                      571.0767

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9960   570.9960
  clock reconvergence pessimism                                                 0.0000   570.9960
  clock uncertainty                                                            -0.1000   570.8960
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/CLK (SDFFNX1_LVT)                               570.8960 f
  library setup time                                          1.0000           -0.3765   570.5196
  data required time                                                                     570.5196
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5196
  data arrival time                                                                      -571.0767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5571


  Startpoint: sd_DQ_in[23]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[23] (in)                                  0.0402                     0.0060   571.0060 f
  sd_DQ_in[23] (net)           1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43258/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   571.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43258/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   571.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4605 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/D (SDFFNX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   571.0766 f
  data arrival time                                                                      571.0767

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9960   570.9960
  clock reconvergence pessimism                                                 0.0000   570.9960
  clock uncertainty                                                            -0.1000   570.8960
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/CLK (SDFFNX1_LVT)                               570.8960 f
  library setup time                                          1.0000           -0.3765   570.5196
  data required time                                                                     570.5196
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5196
  data arrival time                                                                      -571.0767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5571


  Startpoint: sd_DQ_in[28]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[28] (in)                                  0.0402                     0.0060   571.0060 f
  sd_DQ_in[28] (net)           1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36639/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   571.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36639/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   571.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4433 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/D (SDFFNX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   571.0766 f
  data arrival time                                                                      571.0767

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9960   570.9960
  clock reconvergence pessimism                                                 0.0000   570.9960
  clock uncertainty                                                            -0.1000   570.8960
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/CLK (SDFFNX1_LVT)                               570.8960 f
  library setup time                                          1.0000           -0.3765   570.5196
  data required time                                                                     570.5196
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5196
  data arrival time                                                                      -571.0767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5571


  Startpoint: sd_DQ_in[5]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[5] (in)                                   0.0402                     0.0060   571.0060 f
  sd_DQ_in[5] (net)            1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43260/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   571.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43260/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   571.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4607 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/D (SDFFNX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   571.0766 f
  data arrival time                                                                      571.0767

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9960   570.9960
  clock reconvergence pessimism                                                 0.0000   570.9960
  clock uncertainty                                                            -0.1000   570.8960
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/CLK (SDFFNX1_LVT)                                570.8960 f
  library setup time                                          1.0000           -0.3765   570.5196
  data required time                                                                     570.5196
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5196
  data arrival time                                                                      -571.0767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5571


  Startpoint: sd_DQ_in[9]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[9] (in)                                   0.0402                     0.0060   571.0060 f
  sd_DQ_in[9] (net)            1   0.5312 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43252/A (NBUFFX2_LVT)
                                            0.0000   0.0402   1.0000   0.0000   0.0000   571.0060 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43252/Y (NBUFFX2_LVT)
                                                     0.0287   1.0000            0.0706   571.0766 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4602 (net)
                               2   0.9257 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/D (SDFFNX1_LVT)
                                            0.0000   0.0287   1.0000   0.0000   0.0000   571.0766 f
  data arrival time                                                                      571.0767

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9960   570.9960
  clock reconvergence pessimism                                                 0.0000   570.9960
  clock uncertainty                                                            -0.1000   570.8960
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/CLK (SDFFNX1_LVT)                                570.8960 f
  library setup time                                          1.0000           -0.3765   570.5196
  data required time                                                                     570.5196
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5196
  data arrival time                                                                      -571.0767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5571


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_20_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[20]
               (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_20_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_20_/Q (DFFARX1_LVT)
                                                     0.0700   1.0000            0.2906    21.1697 r
  I_PCI_TOP/pad_out[20] (net)
                               1   2.7310 
  ZINV_98_inst_36708/A (INVX4_LVT)          0.0000   0.0700   1.0000   0.0000   0.0000    21.1697 r
  ZINV_98_inst_36708/Y (INVX4_LVT)                   0.0498   1.0000            0.0469    21.2166 f
  ZINV_98_4461 (net)           2  11.6203 
  ZINV_6_inst_6640/A (INVX16_LVT)           0.0000   0.0498   1.0000   0.0000   0.0000    21.2166 f
  ZINV_6_inst_6640/Y (INVX16_LVT)                    0.0291   1.0000            0.0383    21.2549 r
  pad_out[20] (net)            1  10.0038 
  pad_out[20] (out)                         0.0000   0.0291   1.0000   0.0000   0.0000    21.2549 r
  data arrival time                                                                       21.2549

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2549
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5549


  Startpoint: I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_16_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: pad_out[16]
               (output port clocked by v_PCI_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                    20.0000    20.0000
  clock network delay (propagated)                                              0.8791    20.8791
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_16_/CLK (DFFARX1_LVT)
                                                     0.0567                     0.0000    20.8791 r
  I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_16_/Q (DFFARX1_LVT)
                                                     0.0700   1.0000            0.2906    21.1697 r
  I_PCI_TOP/pad_out[16] (net)
                               1   2.7310 
  ZINV_98_inst_36706/A (INVX4_LVT)          0.0000   0.0700   1.0000   0.0000   0.0000    21.1697 r
  ZINV_98_inst_36706/Y (INVX4_LVT)                   0.0488   1.0000            0.0455    21.2152 f
  ZINV_98_4460 (net)           2  10.8994 
  ZINV_6_inst_6636/A (INVX16_LVT)           0.0000   0.0488   1.0000   0.0000   0.0000    21.2152 f
  ZINV_6_inst_6636/Y (INVX16_LVT)                    0.0286   1.0000            0.0378    21.2530 r
  pad_out[16] (net)            1  10.0038 
  pad_out[16] (out)                         0.0000   0.0286   1.0000   0.0000   0.0000    21.2530 r
  data arrival time                                                                       21.2530

  clock v_PCI_CLK (rise edge)                        0.0000                    22.5000    22.5000
  clock network delay (ideal)                                                   0.5000    23.0000
  clock reconvergence pessimism                                                 0.0000    23.0000
  clock uncertainty                                                            -0.1000    22.9000
  output external delay                                                        -2.2000    20.7000
  data required time                                                                      20.7000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      20.7000
  data arrival time                                                                      -21.2530
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5530


  Startpoint: sd_DQ_in[27]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[27] (in)                                  0.0484                     0.0104   161.0103 f
  sd_DQ_in[27] (net)           2   0.9281 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/D (SDFFX1_LVT)
                                            0.0000   0.0484   1.0000   0.0000   0.0000   161.0103 f
  data arrival time                                                                      161.0103

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8587   160.8587
  clock reconvergence pessimism                                                 0.0000   160.8587
  clock uncertainty                                                            -0.1000   160.7587
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/CLK (SDFFX1_LVT)                                160.7587 r
  library setup time                                          1.0000           -0.2740   160.4847
  data required time                                                                     160.4847
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4847
  data arrival time                                                                      -161.0103
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5256


  Startpoint: sd_DQ_in[29]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[29] (in)                                  0.0484                     0.0104   161.0103 f
  sd_DQ_in[29] (net)           2   0.9281 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/D (SDFFX1_LVT)
                                            0.0000   0.0484   1.0000   0.0000   0.0000   161.0103 f
  data arrival time                                                                      161.0103

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8587   160.8587
  clock reconvergence pessimism                                                 0.0000   160.8587
  clock uncertainty                                                            -0.1000   160.7587
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/CLK (SDFFX1_LVT)                                160.7587 r
  library setup time                                          1.0000           -0.2740   160.4847
  data required time                                                                     160.4847
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4847
  data arrival time                                                                      -161.0103
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5256


  Startpoint: sd_DQ_in[31]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   159.9000   159.9000
  clock network delay (ideal)                                                   0.5000   160.4000
  input external delay                                                          0.6000   161.0000 f
  sd_DQ_in[31] (in)                                  0.0484                     0.0104   161.0103 f
  sd_DQ_in[31] (net)           2   0.9281 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/D (SDFFX1_LVT)
                                            0.0000   0.0484   1.0000   0.0000   0.0000   161.0103 f
  data arrival time                                                                      161.0103

  clock ate_clk (rise edge)                                                   160.0000   160.0000
  clock network delay (propagated)                                              0.8587   160.8587
  clock reconvergence pessimism                                                 0.0000   160.8587
  clock uncertainty                                                            -0.1000   160.7587
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/CLK (SDFFX1_LVT)                                160.7587 r
  library setup time                                          1.0000           -0.2740   160.4847
  data required time                                                                     160.4847
  --------------------------------------------------------------------------------------------------
  data required time                                                                     160.4847
  data arrival time                                                                      -161.0103
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5256


  Startpoint: sd_DQ_in[27]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[27] (in)                                  0.0484                     0.0104   571.0104 f
  sd_DQ_in[27] (net)           2   0.9281 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/D (SDFFNX1_LVT)
                                            0.0000   0.0484   1.0000   0.0000   0.0000   571.0104 f
  data arrival time                                                                      571.0104

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9960   570.9960
  clock reconvergence pessimism                                                 0.0000   570.9960
  clock uncertainty                                                            -0.1000   570.8960
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/CLK (SDFFNX1_LVT)                               570.8960 f
  library setup time                                          1.0000           -0.3864   570.5096
  data required time                                                                     570.5096
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5096
  data arrival time                                                                      -571.0104
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5008


  Startpoint: sd_DQ_in[29]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[29] (in)                                  0.0484                     0.0104   571.0104 f
  sd_DQ_in[29] (net)           2   0.9281 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/D (SDFFNX1_LVT)
                                            0.0000   0.0484   1.0000   0.0000   0.0000   571.0104 f
  data arrival time                                                                      571.0104

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9960   570.9960
  clock reconvergence pessimism                                                 0.0000   570.9960
  clock uncertainty                                                            -0.1000   570.8960
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/CLK (SDFFNX1_LVT)                               570.8960 f
  library setup time                                          1.0000           -0.3864   570.5096
  data required time                                                                     570.5096
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5096
  data arrival time                                                                      -571.0104
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5008


  Startpoint: sd_DQ_in[31]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.6000   571.0000 f
  sd_DQ_in[31] (in)                                  0.0484                     0.0104   571.0104 f
  sd_DQ_in[31] (net)           2   0.9281 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/D (SDFFNX1_LVT)
                                            0.0000   0.0484   1.0000   0.0000   0.0000   571.0104 f
  data arrival time                                                                      571.0104

  clock ate_clk (fall edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9960   570.9960
  clock reconvergence pessimism                                                 0.0000   570.9960
  clock uncertainty                                                            -0.1000   570.8960
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/CLK (SDFFNX1_LVT)                               570.8960 f
  library setup time                                          1.0000           -0.3864   570.5096
  data required time                                                                     570.5096
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5096
  data arrival time                                                                      -571.0104
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5008


  Startpoint: snps_clk_chain_1/U_shftreg_0/ff_3/q_reg
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                   250.0000   250.0000
  clock network delay (propagated)                                              0.6888   250.6888
  snps_clk_chain_1/U_shftreg_0/ff_3/q_reg/CLK (DFFNX1_LVT)
                                                     0.0465                     0.0000   250.6888 f
  snps_clk_chain_1/U_shftreg_0/ff_3/q_reg/Q (DFFNX1_LVT)
                                                     0.0351   1.0000            0.2063   250.8951 f
  snps_clk_chain_1/clk_ctrl_data[2] (net)
                               2   0.8519 
  occ_int2/U_clk_control_i_1/ctmTdsLR_1_41476/A2 (AND2X1_LVT)
                                            0.0000   0.0351   1.0000   0.0000   0.0000   250.8951 f
  occ_int2/U_clk_control_i_1/ctmTdsLR_1_41476/Y (AND2X1_LVT)
                                                     0.0421   1.0000            0.0826   250.9777 f
  occ_int2/U_clk_control_i_1/n7 (net)
                               1   0.8157 
  occ_int2/U_clk_control_i_1/U_or_tree_i/ctmTdsLR_1_80386/A1 (OR2X1_LVT)
                                            0.0000   0.0421   1.0000   0.0000   0.0000   250.9777 f
  occ_int2/U_clk_control_i_1/U_or_tree_i/ctmTdsLR_1_80386/Y (OR2X1_LVT)
                                                     0.0324   1.0000            0.0995   251.0772 f
  occ_int2/U_clk_control_i_1/U_or_tree_i/b (net)
                               1   0.7733 
  occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/D (DFFARX1_LVT)
                                            0.0000   0.0324   1.0000   0.0000   0.0000   251.0772 f
  data arrival time                                                                      251.0772

  clock SDRAM_CLK (rise edge)                                                 250.1000   250.1000
  clock network delay (propagated)                                              0.7684   250.8684
  clock reconvergence pessimism                                                 0.0000   250.8684
  clock uncertainty                                                            -0.1000   250.7684
  occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK (DFFARX1_LVT)                    250.7684 r
  library setup time                                          1.0000           -0.0952   250.6732
  data required time                                                                     250.6732
  --------------------------------------------------------------------------------------------------
  data required time                                                                     250.6732
  data arrival time                                                                      -251.0772
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4040


  Startpoint: occ_int2/U_clk_control_i_1/slow_clk_enable_l_reg/CLK
               (internal path startpoint clocked by ate_clk)
  Endpoint: occ_int2/U_clk_control_i_1/fast_clk_enable_l_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.4380   660.4380
  occ_int2/U_clk_control_i_1/slow_clk_enable_l_reg/CLK (DFFARX1_LVT)
                                                     0.0295                     0.0000   660.4380 r
  occ_int2/U_clk_control_i_1/slow_clk_enable_l_reg/QN (DFFARX1_LVT)
                                                     0.0580   1.0000            0.1521   660.5900 f
  occ_int2/U_clk_control_i_1/n20 (net)
                               1   0.7706 
  occ_int2/U_clk_control_i_1/ZBUF_24_inst_80270/A (NBUFFX2_LVT)
                                            0.0000   0.0580   1.0000   0.0000   0.0000   660.5900 f
  occ_int2/U_clk_control_i_1/ZBUF_24_inst_80270/Y (NBUFFX2_LVT)
                                                     0.0318   1.0000            0.0852   660.6753 f
  occ_int2/U_clk_control_i_1/ZBUF_24_174 (net)
                               2   1.6285 
  occ_int2/U_clk_control_i_1/ctmTdsLR_1_80384/A1 (AND2X1_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000   660.6753 f
  occ_int2/U_clk_control_i_1/ctmTdsLR_1_80384/Y (AND2X1_LVT)
                                                     0.0415   1.0000            0.0741   660.7493 f
  occ_int2/U_clk_control_i_1/n23 (net)
                               1   0.7733 
  occ_int2/U_clk_control_i_1/fast_clk_enable_l_reg/D (DFFARX1_LVT)
                                            0.0000   0.0415   1.0000   0.0000   0.0000   660.7493 f
  data arrival time                                                                      660.7493

  clock SDRAM_CLK (rise edge)                                                 660.1000   660.1000
  clock network delay (propagated)                                              0.7684   660.8684
  clock reconvergence pessimism                                                 0.0000   660.8684
  clock uncertainty                                                            -0.1000   660.7684
  occ_int2/U_clk_control_i_1/fast_clk_enable_l_reg/CLK (DFFARX1_LVT)                     660.7684 r
  library setup time                                          1.0000           -0.1007   660.6677
  data required time                                                                     660.6677
  --------------------------------------------------------------------------------------------------
  data required time                                                                     660.6677
  data arrival time                                                                      -660.7493
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0817


  Startpoint: occ_int2/U_clk_control_i_1/slow_clk_enable_l_reg/CLK
               (internal path startpoint clocked by ate_clk)
  Endpoint: occ_int2/U_clk_control_i_1/load_n_meta_0_l_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.4380   660.4380
  occ_int2/U_clk_control_i_1/slow_clk_enable_l_reg/CLK (DFFARX1_LVT)
                                                     0.0295                     0.0000   660.4380 r
  occ_int2/U_clk_control_i_1/slow_clk_enable_l_reg/QN (DFFARX1_LVT)
                                                     0.0580   1.0000            0.1521   660.5900 f
  occ_int2/U_clk_control_i_1/n20 (net)
                               1   0.7706 
  occ_int2/U_clk_control_i_1/ZBUF_24_inst_80270/A (NBUFFX2_LVT)
                                            0.0000   0.0580   1.0000   0.0000   0.0000   660.5900 f
  occ_int2/U_clk_control_i_1/ZBUF_24_inst_80270/Y (NBUFFX2_LVT)
                                                     0.0318   1.0000            0.0852   660.6753 f
  occ_int2/U_clk_control_i_1/ZBUF_24_174 (net)
                               2   1.6285 
  occ_int2/U_clk_control_i_1/U17/A (NBUFFX2_LVT)
                                            0.0000   0.0318   1.0000   0.0000   0.0000   660.6753 f
  occ_int2/U_clk_control_i_1/U17/Y (NBUFFX2_LVT)     0.0279   1.0000            0.0645   660.7397 f
  occ_int2/U_clk_control_i_1/n1 (net)
                               1   0.7733 
  occ_int2/U_clk_control_i_1/load_n_meta_0_l_reg/D (DFFARX1_LVT)
                                            0.0000   0.0279   1.0000   0.0000   0.0000   660.7397 f
  data arrival time                                                                      660.7397

  clock SDRAM_CLK (rise edge)                                                 660.1000   660.1000
  clock network delay (propagated)                                              0.7684   660.8684
  clock reconvergence pessimism                                                 0.0000   660.8684
  clock uncertainty                                                            -0.1000   660.7684
  occ_int2/U_clk_control_i_1/load_n_meta_0_l_reg/CLK (DFFARX1_LVT)                       660.7684 r
  library setup time                                          1.0000           -0.0923   660.6761
  data required time                                                                     660.6761
  --------------------------------------------------------------------------------------------------
  data required time                                                                     660.6761
  data arrival time                                                                      -660.7397
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0636


1
