#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Oct  8 11:19:16 2024
# Process ID: 25400
# Current directory: C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19444 C:\Git\GitHub\MCS\Drivers\INTR_WRPP\Vivado\Direct_interrupt_test\Direct_interrupt_test.xpr
# Log file: C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/vivado.log
# Journal file: C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test\vivado.jou
# Running On: Soeren-Laptop, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16969 MB
#-----------------------------------------------------------
start_gui
open_project C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1582.805 ; gain = 291.336
update_compile_order -fileset sources_1
open_bd_design {C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <design_1> from block design file <C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1707.488 ; gain = 103.141
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.runs/synth_1

reset_run design_1_processing_system7_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.runs/design_1_processing_system7_0_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/processing_system7_0/M_AXI_GP0'. Please either complete or remove this path to resolve.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /processing_system7_0/Data'
Wrote  : <C:\Git\GitHub\MCS\Drivers\INTR_WRPP\Vivado\Direct_interrupt_test\Direct_interrupt_test.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Common 17-365] Interrupt caught but 'launch_runs' cannot be canceled. Please wait for command to finish.
Verilog Output written to : c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IP Integrator design C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.srcs/sources_1/bd/design_1/design_1.bd
INFO: [Common 17-681] Processing pending cancel.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property CONFIG.GPIO_BOARD_INTERFACE {leds_4bits} [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {leds_4bits ( 4 LEDs ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE leds_4bits [get_bd_cells /axi_gpio_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 leds_4bits
INFO: [BoardRule 102-9] connect_bd_intf_net /leds_4bits /axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets IRQ_F2P_0_1] {PROBE_TYPE "Data and Trigger" CLK_SRC "None (Connect manually)" SYSTEM_ILA "Auto" } \
                                                         ]
Debug Automation : Instantiating new System ILA block '/system_ila_0' with mode NATIVE, 0 slot interface pins and 1 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting net /IRQ_F2P_0_1, to System ILA probe pin /system_ila_0/probe0 for debug.
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins system_ila_0/clk]
save_bd_design
Wrote  : <C:\Git\GitHub\MCS\Drivers\INTR_WRPP\Vivado\Direct_interrupt_test\Direct_interrupt_test.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
Wrote  : <C:\Git\GitHub\MCS\Drivers\INTR_WRPP\Vivado\Direct_interrupt_test\Direct_interrupt_test.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0_ooc.xdc'
Exporting to file c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Hardware Definition File c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_system_ila_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_system_ila_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry fdd155ee5b9b473f to dir: c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.cache/ip/2023.2/f/d/fdd155ee5b9b473f/design_1_system_ila_0_0.dcp to c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.cache/ip/2023.2/f/d/fdd155ee5b9b473f/design_1_system_ila_0_0_sim_netlist.v to c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.cache/ip/2023.2/f/d/fdd155ee5b9b473f/design_1_system_ila_0_0_sim_netlist.vhdl to c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.cache/ip/2023.2/f/d/fdd155ee5b9b473f/design_1_system_ila_0_0_stub.v to c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.cache/ip/2023.2/f/d/fdd155ee5b9b473f/design_1_system_ila_0_0_stub.vhdl to c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_0_0, cache-ID = fdd155ee5b9b473f; cache size = 28.669 MB.
config_ip_cache: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2243.078 ; gain = 0.000
[Tue Oct  8 11:22:16 2024] Launched design_1_processing_system7_0_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_auto_pc_0_synth_1, design_1_axi_gpio_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.runs/design_1_axi_gpio_0_0_synth_1/runme.log
synth_1: C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.runs/synth_1/runme.log
[Tue Oct  8 11:22:17 2024] Launched impl_1...
Run output will be captured here: C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 2243.078 ; gain = 188.680
write_hw_platform -fixed -include_bit -force -file C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/design_1_wrapper_direct_connection_to_mc.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/design_1_wrapper_direct_connection_to_mc.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/design_1_wrapper_direct_connection_to_mc.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2023.2/data/embeddedsw) loading 1 seconds
write_hw_platform: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2421.801 ; gain = 175.273
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Oct  8 12:00:34 2024] Launched synth_1...
Run output will be captured here: C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.runs/synth_1/runme.log
[Tue Oct  8 12:00:34 2024] Launched impl_1...
Run output will be captured here: C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.runs/impl_1/runme.log
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
  CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} \
] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
save_bd_design
Wrote  : <C:\Git\GitHub\MCS\Drivers\INTR_WRPP\Vivado\Direct_interrupt_test\Direct_interrupt_test.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Git/GitHub/MCS/Drivers/INTR_WRPP/Vivado/Direct_interrupt_test/Direct_interrupt_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct  8 13:23:11 2024...
