{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1462219522347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462219522347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 13:05:22 2016 " "Processing started: Mon May 02 13:05:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1462219522347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219522347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_integration_test -c alu_integration_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_integration_test -c alu_integration_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219522347 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1462219522827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_dataflow/xor_dataflow/xor_32_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_dataflow/xor_dataflow/xor_32_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_32_Data " "Found entity 1: XOR_32_Data" {  } { { "../alu_dataflow/xor_dataflow/XOR_32_Data.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/xor_dataflow/XOR_32_Data.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219530636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_dataflow/or_dataflow/or_32_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_dataflow/or_dataflow/or_32_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_32_Data " "Found entity 1: OR_32_Data" {  } { { "../alu_dataflow/or_dataflow/OR_32_Data.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/or_dataflow/OR_32_Data.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219530636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_dataflow/and_dataflow/and_32_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_dataflow/and_dataflow/and_32_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_32_Data " "Found entity 1: AND_32_Data" {  } { { "../alu_dataflow/and_dataflow/AND_32_Data.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/and_dataflow/AND_32_Data.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219530636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_gate/adder_gate/full_adder_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_gate/adder_gate/full_adder_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../alu_gate/adder_gate/full_adder_gate.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_gate/adder_gate/full_adder_gate.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219530636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/file_register/file_register.v 2 2 " "Found 2 design units, including 2 entities, in source file /git/ee469/lab3/verilog/file_register/file_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_register " "Found entity 1: file_register" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219530636 ""} { "Info" "ISGN_ENTITY_NAME" "2 file_register_low " "Found entity 2: file_register_low" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219530636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_gate/subtract_gate/subtract_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_gate/subtract_gate/subtract_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtract_gate " "Found entity 1: subtract_gate" {  } { { "../alu_gate/subtract_gate/subtract_gate.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_gate/subtract_gate/subtract_gate.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219530646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_gate/subtract_gate/one_complement.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_gate/subtract_gate/one_complement.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_complement " "Found entity 1: one_complement" {  } { { "../alu_gate/subtract_gate/one_complement.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_gate/subtract_gate/one_complement.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219530646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "valid_less_than VALID_LESS_THAN slt_gate.v(22) " "Verilog HDL Declaration information at slt_gate.v(22): object \"valid_less_than\" differs only in case from object \"VALID_LESS_THAN\" in the same scope" {  } { { "../alu_gate/slt_gate/slt_gate.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_gate/slt_gate/slt_gate.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1462219530646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_gate/slt_gate/slt_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_gate/slt_gate/slt_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 slt_gate " "Found entity 1: slt_gate" {  } { { "../alu_gate/slt_gate/slt_gate.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_gate/slt_gate/slt_gate.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219530646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_gate/sll_gate/sll_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_gate/sll_gate/sll_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_gate " "Found entity 1: sll_gate" {  } { { "../alu_gate/sll_gate/sll_gate.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_gate/sll_gate/sll_gate.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219530646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_gate/shared_modules/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_gate/shared_modules/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../alu_gate/shared_modules/mux_2to1.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_gate/shared_modules/mux_2to1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219530646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_dataflow/alu_dataflow.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_dataflow/alu_dataflow.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_dataflow " "Found entity 1: alu_dataflow" {  } { { "../alu_dataflow/alu_dataflow.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219530646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/alu_gate/adder_gate/adder_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/alu_gate/adder_gate/adder_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_gate " "Found entity 1: adder_gate" {  } { { "../alu_gate/adder_gate/adder_gate.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_gate/adder_gate/adder_gate.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219530646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530646 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/git/EE469/Lab3/verilog/file_register/shared_modules/mux_2to1/mux_2to1.v C:/git/EE469/Lab3/verilog/alu_gate/shared_modules/mux_2to1.v " "File \"C:/git/EE469/Lab3/verilog/file_register/shared_modules/mux_2to1/mux_2to1.v\" is a duplicate of already analyzed file \"C:/git/EE469/Lab3/verilog/alu_gate/shared_modules/mux_2to1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1462219530646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/file_register/shared_modules/mux_2to1/mux_2to1.v 0 0 " "Found 0 design units, including 0 entities, in source file /git/ee469/lab3/verilog/file_register/shared_modules/mux_2to1/mux_2to1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/file_register/register_32bit/d_flipflop/d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/file_register/register_32bit/d_flipflop/d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "../file_register/register_32bit/d_flipflop/d_flipflop.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/register_32bit/d_flipflop/d_flipflop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219530646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/file_register/register_32bit/register_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/file_register/register_32bit/register_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "../file_register/register_32bit/register_32bit.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/register_32bit/register_32bit.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219530656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/file_register/decoder_5bit/decoder_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/file_register/decoder_5bit/decoder_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5bit " "Found entity 1: decoder_5bit" {  } { { "../file_register/decoder_5bit/decoder_5bit.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/decoder_5bit/decoder_5bit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219530656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530656 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(21) " "Verilog HDL warning at sram.v(21): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1462219530656 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(24) " "Verilog HDL warning at sram.v(24): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1462219530656 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(28) " "Verilog HDL warning at sram.v(28): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1462219530656 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(30) " "Verilog HDL warning at sram.v(30): extended using \"x\" or \"z\"" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1462219530656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git/ee469/lab3/verilog/sram/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /git/ee469/lab3/verilog/sram/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219530656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530656 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu_integration_test.sv(71) " "Verilog HDL information at alu_integration_test.sv(71): always construct contains both blocking and non-blocking assignments" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1462219530656 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu_integration_test.sv(228) " "Verilog HDL warning at alu_integration_test.sv(228): extended using \"x\" or \"z\"" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 228 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1462219530656 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu_integration_test.sv(267) " "Verilog HDL information at alu_integration_test.sv(267): always construct contains both blocking and non-blocking assignments" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 267 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1462219530656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_integration_test.sv 3 3 " "Found 3 design units, including 3 entities, in source file alu_integration_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_integration_test " "Found entity 1: alu_integration_test" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219530656 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_integration_sm " "Found entity 2: alu_integration_sm" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219530656 ""} { "Info" "ISGN_ENTITY_NAME" "3 div_clock " "Found entity 3: div_clock" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219530656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530656 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_integration_test " "Elaborating entity \"alu_integration_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1462219530696 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "alu_integration_test.sv(51) " "Verilog HDL or VHDL warning at the alu_integration_test.sv(51): index expression is not wide enough to address all of the elements in the array" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 51 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1462219530696 "|alu_integration_test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sram_state alu_integration_test.sv(71) " "Verilog HDL Always Construct warning at alu_integration_test.sv(71): inferring latch(es) for variable \"sram_state\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1462219530706 "|alu_integration_test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fr_state alu_integration_test.sv(71) " "Verilog HDL Always Construct warning at alu_integration_test.sv(71): inferring latch(es) for variable \"fr_state\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1462219530706 "|alu_integration_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 alu_integration_test.sv(20) " "Output port \"HEX0\" at alu_integration_test.sv(20) has no driver" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462219530706 "|alu_integration_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 alu_integration_test.sv(20) " "Output port \"HEX1\" at alu_integration_test.sv(20) has no driver" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462219530706 "|alu_integration_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 alu_integration_test.sv(20) " "Output port \"HEX2\" at alu_integration_test.sv(20) has no driver" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462219530706 "|alu_integration_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 alu_integration_test.sv(20) " "Output port \"HEX3\" at alu_integration_test.sv(20) has no driver" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462219530706 "|alu_integration_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 alu_integration_test.sv(20) " "Output port \"HEX4\" at alu_integration_test.sv(20) has no driver" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462219530706 "|alu_integration_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 alu_integration_test.sv(20) " "Output port \"HEX5\" at alu_integration_test.sv(20) has no driver" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1462219530706 "|alu_integration_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fr_state\[0\] alu_integration_test.sv(71) " "Inferred latch for \"fr_state\[0\]\" at alu_integration_test.sv(71)" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530706 "|alu_integration_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fr_state\[1\] alu_integration_test.sv(71) " "Inferred latch for \"fr_state\[1\]\" at alu_integration_test.sv(71)" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530706 "|alu_integration_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_state\[0\] alu_integration_test.sv(71) " "Inferred latch for \"sram_state\[0\]\" at alu_integration_test.sv(71)" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530706 "|alu_integration_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_state\[1\] alu_integration_test.sv(71) " "Inferred latch for \"sram_state\[1\]\" at alu_integration_test.sv(71)" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530706 "|alu_integration_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sram_state\[2\] alu_integration_test.sv(71) " "Inferred latch for \"sram_state\[2\]\" at alu_integration_test.sv(71)" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530706 "|alu_integration_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clock div_clock:clock_divider " "Elaborating entity \"div_clock\" for hierarchy \"div_clock:clock_divider\"" {  } { { "alu_integration_test.sv" "clock_divider" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462219530716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:alu_sram " "Elaborating entity \"sram\" for hierarchy \"sram:alu_sram\"" {  } { { "alu_integration_test.sv" "alu_sram" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462219530726 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mar sram.v(34) " "Verilog HDL Always Construct warning at sram.v(34): inferring latch(es) for variable \"mar\", which holds its previous value in one or more paths through the always construct" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1462219530726 "|alu_integration_test|sram:alu_sram"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mdr sram.v(34) " "Verilog HDL Always Construct warning at sram.v(34): inferring latch(es) for variable \"mdr\", which holds its previous value in one or more paths through the always construct" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1462219530726 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[0\] sram.v(50) " "Inferred latch for \"mdr\[0\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[1\] sram.v(50) " "Inferred latch for \"mdr\[1\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[2\] sram.v(50) " "Inferred latch for \"mdr\[2\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[3\] sram.v(50) " "Inferred latch for \"mdr\[3\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[4\] sram.v(50) " "Inferred latch for \"mdr\[4\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[5\] sram.v(50) " "Inferred latch for \"mdr\[5\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[6\] sram.v(50) " "Inferred latch for \"mdr\[6\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[7\] sram.v(50) " "Inferred latch for \"mdr\[7\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[8\] sram.v(50) " "Inferred latch for \"mdr\[8\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[9\] sram.v(50) " "Inferred latch for \"mdr\[9\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[10\] sram.v(50) " "Inferred latch for \"mdr\[10\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[11\] sram.v(50) " "Inferred latch for \"mdr\[11\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[12\] sram.v(50) " "Inferred latch for \"mdr\[12\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[13\] sram.v(50) " "Inferred latch for \"mdr\[13\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[14\] sram.v(50) " "Inferred latch for \"mdr\[14\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[15\] sram.v(50) " "Inferred latch for \"mdr\[15\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[0\] sram.v(50) " "Inferred latch for \"mar\[0\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[1\] sram.v(50) " "Inferred latch for \"mar\[1\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[2\] sram.v(50) " "Inferred latch for \"mar\[2\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[3\] sram.v(50) " "Inferred latch for \"mar\[3\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[4\] sram.v(50) " "Inferred latch for \"mar\[4\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[5\] sram.v(50) " "Inferred latch for \"mar\[5\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[6\] sram.v(50) " "Inferred latch for \"mar\[6\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[7\] sram.v(50) " "Inferred latch for \"mar\[7\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[8\] sram.v(50) " "Inferred latch for \"mar\[8\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[9\] sram.v(50) " "Inferred latch for \"mar\[9\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[10\] sram.v(50) " "Inferred latch for \"mar\[10\]\" at sram.v(50)" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219530746 "|alu_integration_test|sram:alu_sram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "file_register file_register:alu_fr " "Elaborating entity \"file_register\" for hierarchy \"file_register:alu_fr\"" {  } { { "alu_integration_test.sv" "alu_fr" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462219530756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 file_register:alu_fr\|mux_2to1:WRITE\[0\].write_direct_mux " "Elaborating entity \"mux_2to1\" for hierarchy \"file_register:alu_fr\|mux_2to1:WRITE\[0\].write_direct_mux\"" {  } { { "../file_register/file_register.v" "WRITE\[0\].write_direct_mux" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462219530766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "file_register_low file_register:alu_fr\|file_register_low:FILE_REG_HW " "Elaborating entity \"file_register_low\" for hierarchy \"file_register:alu_fr\|file_register_low:FILE_REG_HW\"" {  } { { "../file_register/file_register.v" "FILE_REG_HW" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462219530786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5bit file_register:alu_fr\|file_register_low:FILE_REG_HW\|decoder_5bit:write_decoder " "Elaborating entity \"decoder_5bit\" for hierarchy \"file_register:alu_fr\|file_register_low:FILE_REG_HW\|decoder_5bit:write_decoder\"" {  } { { "../file_register/file_register.v" "write_decoder" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462219530826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32bit file_register:alu_fr\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG " "Elaborating entity \"register_32bit\" for hierarchy \"file_register:alu_fr\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\"" {  } { { "../file_register/file_register.v" "FILE_REGISTER\[0\].F_REG" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462219530916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop file_register:alu_fr\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF " "Elaborating entity \"d_flipflop\" for hierarchy \"file_register:alu_fr\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF\"" {  } { { "../file_register/register_32bit/register_32bit.v" "REGISTER\[0\].FF" { Text "C:/git/EE469/Lab3/verilog/file_register/register_32bit/register_32bit.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462219530956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_dataflow alu_dataflow:alu " "Elaborating entity \"alu_dataflow\" for hierarchy \"alu_dataflow:alu\"" {  } { { "alu_integration_test.sv" "alu" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462219531927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_gate alu_dataflow:alu\|adder_gate:adder_module " "Elaborating entity \"adder_gate\" for hierarchy \"alu_dataflow:alu\|adder_gate:adder_module\"" {  } { { "../alu_dataflow/alu_dataflow.v" "adder_module" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462219531947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu_dataflow:alu\|adder_gate:adder_module\|full_adder:bit0_summation " "Elaborating entity \"full_adder\" for hierarchy \"alu_dataflow:alu\|adder_gate:adder_module\|full_adder:bit0_summation\"" {  } { { "../alu_gate/adder_gate/adder_gate.v" "bit0_summation" { Text "C:/git/EE469/Lab3/verilog/alu_gate/adder_gate/adder_gate.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462219531957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract_gate alu_dataflow:alu\|subtract_gate:subtract_module " "Elaborating entity \"subtract_gate\" for hierarchy \"alu_dataflow:alu\|subtract_gate:subtract_module\"" {  } { { "../alu_dataflow/alu_dataflow.v" "subtract_module" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462219531977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_complement alu_dataflow:alu\|subtract_gate:subtract_module\|one_complement:negate_value " "Elaborating entity \"one_complement\" for hierarchy \"alu_dataflow:alu\|subtract_gate:subtract_module\|one_complement:negate_value\"" {  } { { "../alu_gate/subtract_gate/subtract_gate.v" "negate_value" { Text "C:/git/EE469/Lab3/verilog/alu_gate/subtract_gate/subtract_gate.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462219531987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_32_Data alu_dataflow:alu\|AND_32_Data:and_module " "Elaborating entity \"AND_32_Data\" for hierarchy \"alu_dataflow:alu\|AND_32_Data:and_module\"" {  } { { "../alu_dataflow/alu_dataflow.v" "and_module" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462219532007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_32_Data alu_dataflow:alu\|OR_32_Data:or_module " "Elaborating entity \"OR_32_Data\" for hierarchy \"alu_dataflow:alu\|OR_32_Data:or_module\"" {  } { { "../alu_dataflow/alu_dataflow.v" "or_module" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462219532017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_32_Data alu_dataflow:alu\|XOR_32_Data:xor_module " "Elaborating entity \"XOR_32_Data\" for hierarchy \"alu_dataflow:alu\|XOR_32_Data:xor_module\"" {  } { { "../alu_dataflow/alu_dataflow.v" "xor_module" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462219532037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt_gate alu_dataflow:alu\|slt_gate:slt_module " "Elaborating entity \"slt_gate\" for hierarchy \"alu_dataflow:alu\|slt_gate:slt_module\"" {  } { { "../alu_dataflow/alu_dataflow.v" "slt_module" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462219532037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_gate alu_dataflow:alu\|sll_gate:sll_module " "Elaborating entity \"sll_gate\" for hierarchy \"alu_dataflow:alu\|sll_gate:sll_module\"" {  } { { "../alu_dataflow/alu_dataflow.v" "sll_module" { Text "C:/git/EE469/Lab3/verilog/alu_dataflow/alu_dataflow.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462219532057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_integration_sm alu_integration_sm:alu_sm " "Elaborating entity \"alu_integration_sm\" for hierarchy \"alu_integration_sm:alu_sm\"" {  } { { "alu_integration_test.sv" "alu_sm" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462219532167 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 alu_integration_test.sv(389) " "Verilog HDL assignment warning at alu_integration_test.sv(389): truncated value with size 32 to match size of target (11)" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1462219532167 "|alu_integration_test|alu_integration_sm:alu_sm"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d884 " "Found entity 1: altsyncram_d884" {  } { { "db/altsyncram_d884.tdf" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/db/altsyncram_d884.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219534939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219534939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219535289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219535289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219535349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219535349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uai " "Found entity 1: cntr_uai" {  } { { "db/cntr_uai.tdf" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/db/cntr_uai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219535439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219535439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219535489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219535489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219535539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219535539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219535639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219535639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219535679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219535679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219535749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219535749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219535789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219535789 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462219536419 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1462219536519 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.05.02.13:05:39 Progress: Loading sld57af1d8e/alt_sld_fab_wrapper_hw.tcl " "2016.05.02.13:05:39 Progress: Loading sld57af1d8e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219539779 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219541389 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219541519 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219542224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219542264 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219542294 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219542344 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219542344 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219542344 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1462219543029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld57af1d8e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld57af1d8e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld57af1d8e/alt_sld_fab.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/db/ip/sld57af1d8e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219543169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219543169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld57af1d8e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld57af1d8e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld57af1d8e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/db/ip/sld57af1d8e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219543199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219543199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld57af1d8e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld57af1d8e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld57af1d8e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/db/ip/sld57af1d8e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219543199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219543199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld57af1d8e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld57af1d8e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld57af1d8e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/db/ip/sld57af1d8e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219543219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219543219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld57af1d8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld57af1d8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld57af1d8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/db/ip/sld57af1d8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219543249 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld57af1d8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/db/ip/sld57af1d8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219543249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219543249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld57af1d8e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld57af1d8e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld57af1d8e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/db/ip/sld57af1d8e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462219543269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219543269 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sys_clk " "Found clock multiplexer sys_clk" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1462219545099 "|alu_integration_test|sys_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Found clock multiplexer Mux0" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1462219545099 "|alu_integration_test|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux1 " "Found clock multiplexer Mux1" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 51 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1462219545099 "|alu_integration_test|Mux1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1462219545099 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "68 " "Ignored 68 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "68 " "Ignored 68 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1462219545099 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1462219545099 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sram:alu_sram\|memory " "RAM logic \"sram:alu_sram\|memory\" is uninferred due to asynchronous read logic" {  } { { "../sram/sram.v" "memory" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1462219545539 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1462219545539 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|memory.raddr_a\[0\] " "Converted tri-state buffer \"sram:alu_sram\|memory.raddr_a\[0\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|memory.raddr_a\[1\] " "Converted tri-state buffer \"sram:alu_sram\|memory.raddr_a\[1\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|memory.raddr_a\[2\] " "Converted tri-state buffer \"sram:alu_sram\|memory.raddr_a\[2\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|memory.raddr_a\[3\] " "Converted tri-state buffer \"sram:alu_sram\|memory.raddr_a\[3\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|memory.raddr_a\[4\] " "Converted tri-state buffer \"sram:alu_sram\|memory.raddr_a\[4\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|memory.raddr_a\[5\] " "Converted tri-state buffer \"sram:alu_sram\|memory.raddr_a\[5\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|memory.raddr_a\[6\] " "Converted tri-state buffer \"sram:alu_sram\|memory.raddr_a\[6\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|memory.raddr_a\[7\] " "Converted tri-state buffer \"sram:alu_sram\|memory.raddr_a\[7\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|memory.raddr_a\[8\] " "Converted tri-state buffer \"sram:alu_sram\|memory.raddr_a\[8\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|memory.raddr_a\[9\] " "Converted tri-state buffer \"sram:alu_sram\|memory.raddr_a\[9\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|memory.raddr_a\[10\] " "Converted tri-state buffer \"sram:alu_sram\|memory.raddr_a\[10\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[0\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[0\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[1\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[1\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[2\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[2\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[3\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[3\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[4\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[4\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[5\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[5\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[6\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[6\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[7\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[7\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[8\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[8\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[9\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[9\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[10\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[10\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[11\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[11\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[12\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[12\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[13\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[13\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[14\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[14\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:alu_sram\|sram_data_bus\[15\] " "Converted tri-state buffer \"sram:alu_sram\|sram_data_bus\[15\]\" feeding internal logic into a wire" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1462219545549 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1462219545549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sram_state\[0\] " "LATCH primitive \"sram_state\[0\]\" is permanently enabled" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1462219545709 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sram_state\[1\] " "LATCH primitive \"sram_state\[1\]\" is permanently enabled" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1462219545709 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sram_state\[2\] " "LATCH primitive \"sram_state\[2\]\" is permanently enabled" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1462219545709 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fr_state\[0\] " "LATCH primitive \"fr_state\[0\]\" is permanently enabled" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1462219545709 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fr_state\[1\] " "LATCH primitive \"fr_state\[1\]\" is permanently enabled" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1462219545709 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1462219558179 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:alu_sram\|mar\[0\] " "Inserted always-enabled tri-state buffer between \"sram:alu_sram\|mar\[0\]\" and its non-tri-state driver." {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462219558759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:alu_sram\|mar\[1\] " "Inserted always-enabled tri-state buffer between \"sram:alu_sram\|mar\[1\]\" and its non-tri-state driver." {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462219558759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:alu_sram\|mar\[2\] " "Inserted always-enabled tri-state buffer between \"sram:alu_sram\|mar\[2\]\" and its non-tri-state driver." {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462219558759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:alu_sram\|mar\[3\] " "Inserted always-enabled tri-state buffer between \"sram:alu_sram\|mar\[3\]\" and its non-tri-state driver." {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462219558759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:alu_sram\|mar\[4\] " "Inserted always-enabled tri-state buffer between \"sram:alu_sram\|mar\[4\]\" and its non-tri-state driver." {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462219558759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:alu_sram\|mar\[5\] " "Inserted always-enabled tri-state buffer between \"sram:alu_sram\|mar\[5\]\" and its non-tri-state driver." {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462219558759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:alu_sram\|mar\[6\] " "Inserted always-enabled tri-state buffer between \"sram:alu_sram\|mar\[6\]\" and its non-tri-state driver." {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462219558759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:alu_sram\|mar\[7\] " "Inserted always-enabled tri-state buffer between \"sram:alu_sram\|mar\[7\]\" and its non-tri-state driver." {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462219558759 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1462219558759 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sram:alu_sram\|mar\[10\] GND node " "The node \"sram:alu_sram\|mar\[10\]\" is fed by GND" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462219558759 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sram:alu_sram\|mar\[8\] GND node " "The node \"sram:alu_sram\|mar\[8\]\" is fed by GND" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462219558759 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sram:alu_sram\|mar\[9\] GND node " "The node \"sram:alu_sram\|mar\[9\]\" is fed by GND" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1462219558759 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1462219558759 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:alu_sram\|addr_bus\[0\] sram:alu_sram\|mar\[0\] " "Removed fan-out from the always-disabled I/O buffer \"sram:alu_sram\|addr_bus\[0\]\" to the node \"sram:alu_sram\|mar\[0\]\"" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:alu_sram\|addr_bus\[10\] sram:alu_sram\|mar\[10\] " "Removed fan-out from the always-disabled I/O buffer \"sram:alu_sram\|addr_bus\[10\]\" to the node \"sram:alu_sram\|mar\[10\]\"" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:alu_sram\|addr_bus\[1\] sram:alu_sram\|mar\[1\] " "Removed fan-out from the always-disabled I/O buffer \"sram:alu_sram\|addr_bus\[1\]\" to the node \"sram:alu_sram\|mar\[1\]\"" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:alu_sram\|addr_bus\[2\] sram:alu_sram\|mar\[2\] " "Removed fan-out from the always-disabled I/O buffer \"sram:alu_sram\|addr_bus\[2\]\" to the node \"sram:alu_sram\|mar\[2\]\"" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:alu_sram\|addr_bus\[3\] sram:alu_sram\|mar\[3\] " "Removed fan-out from the always-disabled I/O buffer \"sram:alu_sram\|addr_bus\[3\]\" to the node \"sram:alu_sram\|mar\[3\]\"" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:alu_sram\|addr_bus\[4\] sram:alu_sram\|mar\[4\] " "Removed fan-out from the always-disabled I/O buffer \"sram:alu_sram\|addr_bus\[4\]\" to the node \"sram:alu_sram\|mar\[4\]\"" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:alu_sram\|addr_bus\[5\] sram:alu_sram\|mar\[5\] " "Removed fan-out from the always-disabled I/O buffer \"sram:alu_sram\|addr_bus\[5\]\" to the node \"sram:alu_sram\|mar\[5\]\"" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:alu_sram\|addr_bus\[6\] sram:alu_sram\|mar\[6\] " "Removed fan-out from the always-disabled I/O buffer \"sram:alu_sram\|addr_bus\[6\]\" to the node \"sram:alu_sram\|mar\[6\]\"" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:alu_sram\|addr_bus\[7\] sram:alu_sram\|mar\[7\] " "Removed fan-out from the always-disabled I/O buffer \"sram:alu_sram\|addr_bus\[7\]\" to the node \"sram:alu_sram\|mar\[7\]\"" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:alu_sram\|addr_bus\[8\] sram:alu_sram\|mar\[8\] " "Removed fan-out from the always-disabled I/O buffer \"sram:alu_sram\|addr_bus\[8\]\" to the node \"sram:alu_sram\|mar\[8\]\"" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:alu_sram\|addr_bus\[9\] sram:alu_sram\|mar\[9\] " "Removed fan-out from the always-disabled I/O buffer \"sram:alu_sram\|addr_bus\[9\]\" to the node \"sram:alu_sram\|mar\[9\]\"" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1462219559909 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1462219559909 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram_addr\[10\] sram:alu_sram\|mar\[10\] " "Converted the fanout from the open-drain buffer \"sram_addr\[10\]\" to the node \"sram:alu_sram\|mar\[10\]\" into a wire" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram_addr\[8\] sram:alu_sram\|mar\[8\] " "Converted the fanout from the open-drain buffer \"sram_addr\[8\]\" to the node \"sram:alu_sram\|mar\[8\]\" into a wire" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram_addr\[9\] sram:alu_sram\|mar\[9\] " "Converted the fanout from the open-drain buffer \"sram_addr\[9\]\" to the node \"sram:alu_sram\|mar\[9\]\" into a wire" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1462219559909 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1462219559909 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[0\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[0\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[0\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[0\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[10\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[10\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[10\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[10\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[11\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[11\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[11\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[11\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[12\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[12\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[12\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[12\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[13\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[13\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[13\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[13\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[14\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[14\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[14\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[14\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[15\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[15\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[15\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[15\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[16\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[16\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[16\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[16\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[17\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[17\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[17\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[17\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[18\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[18\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[18\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[18\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[19\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[19\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[19\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[19\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[1\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[1\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[1\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[1\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[20\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[20\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[20\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[20\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[21\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[21\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[21\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[21\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[22\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[22\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[22\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[22\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[23\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[23\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[23\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[23\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[24\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[24\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[24\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[24\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[25\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[25\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[25\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[25\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[26\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[26\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[26\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[26\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[27\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[27\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[27\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[27\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[28\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[28\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[28\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[28\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[29\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[29\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[29\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[29\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[2\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[2\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[2\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[2\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[30\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[30\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[30\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[30\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[31\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[31\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[31\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[31\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[3\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[3\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[3\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[3\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[4\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[4\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[4\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[4\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[5\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[5\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[5\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[5\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[6\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[6\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[6\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[6\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[7\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[7\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[7\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[7\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[8\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[8\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[8\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[8\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:alu_fr\|WRITE\[9\].write_bus_tri file_register:alu_fr\|mux_2to1:WRITE\[9\].write_direct_mux\|or_sel " "Converted the fan-out from the tri-state buffer \"file_register:alu_fr\|WRITE\[9\].write_bus_tri\" to the node \"file_register:alu_fr\|mux_2to1:WRITE\[9\].write_direct_mux\|or_sel\" into an OR gate" {  } { { "../file_register/file_register.v" "" { Text "C:/git/EE469/Lab3/verilog/file_register/file_register.v" 61 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559909 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1462219559909 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[14\] sram:alu_sram\|mdr\[14\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[14\]\" to the node \"sram:alu_sram\|mdr\[14\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[13\] sram:alu_sram\|mdr\[13\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[13\]\" to the node \"sram:alu_sram\|mdr\[13\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[12\] sram:alu_sram\|mdr\[12\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[12\]\" to the node \"sram:alu_sram\|mdr\[12\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[8\] sram:alu_sram\|mdr\[8\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[8\]\" to the node \"sram:alu_sram\|mdr\[8\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[9\] sram:alu_sram\|mdr\[9\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[9\]\" to the node \"sram:alu_sram\|mdr\[9\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[10\] sram:alu_sram\|mdr\[10\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[10\]\" to the node \"sram:alu_sram\|mdr\[10\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[11\] sram:alu_sram\|mdr\[11\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[11\]\" to the node \"sram:alu_sram\|mdr\[11\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[4\] sram:alu_sram\|mdr\[4\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[4\]\" to the node \"sram:alu_sram\|mdr\[4\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[5\] sram:alu_sram\|mdr\[5\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[5\]\" to the node \"sram:alu_sram\|mdr\[5\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[6\] sram:alu_sram\|mdr\[6\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[6\]\" to the node \"sram:alu_sram\|mdr\[6\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[7\] sram:alu_sram\|mdr\[7\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[7\]\" to the node \"sram:alu_sram\|mdr\[7\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[0\] alu_integration_sm:alu_sm\|fr_write_addr\[0\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[0\]\" to the node \"alu_integration_sm:alu_sm\|fr_write_addr\[0\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[1\] alu_integration_sm:alu_sm\|fr_write_addr\[1\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[1\]\" to the node \"alu_integration_sm:alu_sm\|fr_write_addr\[1\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[2\] alu_integration_sm:alu_sm\|fr_write_addr\[2\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[2\]\" to the node \"alu_integration_sm:alu_sm\|fr_write_addr\[2\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[3\] alu_integration_sm:alu_sm\|fr_write_addr\[3\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[3\]\" to the node \"alu_integration_sm:alu_sm\|fr_write_addr\[3\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram:alu_sram\|data_bus\[15\] sram:alu_sram\|mdr\[15\] " "Converted the fan-out from the tri-state buffer \"sram:alu_sram\|data_bus\[15\]\" to the node \"sram:alu_sram\|mdr\[15\]\" into an OR gate" {  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[16\] file_register:alu_fr\|WRITE\[16\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[16\]\" to the node \"file_register:alu_fr\|WRITE\[16\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[17\] file_register:alu_fr\|WRITE\[17\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[17\]\" to the node \"file_register:alu_fr\|WRITE\[17\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[18\] file_register:alu_fr\|WRITE\[18\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[18\]\" to the node \"file_register:alu_fr\|WRITE\[18\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[19\] file_register:alu_fr\|WRITE\[19\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[19\]\" to the node \"file_register:alu_fr\|WRITE\[19\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[20\] file_register:alu_fr\|WRITE\[20\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[20\]\" to the node \"file_register:alu_fr\|WRITE\[20\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[21\] file_register:alu_fr\|WRITE\[21\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[21\]\" to the node \"file_register:alu_fr\|WRITE\[21\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[22\] file_register:alu_fr\|WRITE\[22\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[22\]\" to the node \"file_register:alu_fr\|WRITE\[22\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[23\] file_register:alu_fr\|WRITE\[23\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[23\]\" to the node \"file_register:alu_fr\|WRITE\[23\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[24\] file_register:alu_fr\|WRITE\[24\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[24\]\" to the node \"file_register:alu_fr\|WRITE\[24\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[25\] file_register:alu_fr\|WRITE\[25\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[25\]\" to the node \"file_register:alu_fr\|WRITE\[25\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[26\] file_register:alu_fr\|WRITE\[26\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[26\]\" to the node \"file_register:alu_fr\|WRITE\[26\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[27\] file_register:alu_fr\|WRITE\[27\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[27\]\" to the node \"file_register:alu_fr\|WRITE\[27\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[28\] file_register:alu_fr\|WRITE\[28\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[28\]\" to the node \"file_register:alu_fr\|WRITE\[28\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[29\] file_register:alu_fr\|WRITE\[29\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[29\]\" to the node \"file_register:alu_fr\|WRITE\[29\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[30\] file_register:alu_fr\|WRITE\[30\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[30\]\" to the node \"file_register:alu_fr\|WRITE\[30\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu_integration_sm:alu_sm\|data_bus\[31\] file_register:alu_fr\|WRITE\[31\].write_bus_tri " "Converted the fan-out from the tri-state buffer \"alu_integration_sm:alu_sm\|data_bus\[31\]\" to the node \"file_register:alu_fr\|WRITE\[31\].write_bus_tri\" into an OR gate" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1462219559919 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1462219559919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[0\] " "Latch sram:alu_sram\|mdr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 267 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462219559929 ""}  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462219559929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[10\] " "Latch sram:alu_sram\|mdr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 267 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462219559929 ""}  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462219559929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[11\] " "Latch sram:alu_sram\|mdr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 267 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462219559929 ""}  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462219559929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[12\] " "Latch sram:alu_sram\|mdr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 267 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462219559929 ""}  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462219559929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[13\] " "Latch sram:alu_sram\|mdr\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 267 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462219559929 ""}  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462219559929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[14\] " "Latch sram:alu_sram\|mdr\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 267 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462219559929 ""}  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462219559929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[15\] " "Latch sram:alu_sram\|mdr\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 267 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462219559929 ""}  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462219559929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[1\] " "Latch sram:alu_sram\|mdr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 267 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462219559929 ""}  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462219559929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[2\] " "Latch sram:alu_sram\|mdr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 267 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462219559929 ""}  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462219559929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[3\] " "Latch sram:alu_sram\|mdr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 267 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462219559929 ""}  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462219559929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[4\] " "Latch sram:alu_sram\|mdr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 267 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462219559929 ""}  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462219559929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[5\] " "Latch sram:alu_sram\|mdr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 267 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462219559929 ""}  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462219559929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[6\] " "Latch sram:alu_sram\|mdr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 267 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462219559929 ""}  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462219559929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[7\] " "Latch sram:alu_sram\|mdr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 267 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462219559929 ""}  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462219559929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[8\] " "Latch sram:alu_sram\|mdr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 267 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462219559929 ""}  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462219559929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:alu_sram\|mdr\[9\] " "Latch sram:alu_sram\|mdr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_integration_sm:alu_sm\|computer_state\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_integration_sm:alu_sm\|computer_state\[1\]" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 267 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462219559929 ""}  } { { "../sram/sram.v" "" { Text "C:/git/EE469/Lab3/verilog/sram/sram.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462219559929 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462219561469 "|alu_integration_test|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1462219561469 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462219561739 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29187 " "29187 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1462219563709 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/git/EE469/Lab3/verilog/alu_integration_test/output_files/alu_integration_test.map.smsg " "Generated suppressed messages file C:/git/EE469/Lab3/verilog/alu_integration_test/output_files/alu_integration_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219564308 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 997 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 997 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1462219565818 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1462219566118 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462219566118 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1462219567558 "|alu_integration_test|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1462219567558 "|alu_integration_test|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1462219567558 "|alu_integration_test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1462219567558 "|alu_integration_test|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1462219567558 "|alu_integration_test|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "alu_integration_test.sv" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1462219567558 "|alu_integration_test|SW[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1462219567558 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14215 " "Implemented 14215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1462219567588 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1462219567588 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13661 " "Implemented 13661 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1462219567588 ""} { "Info" "ICUT_CUT_TM_RAMS" "482 " "Implemented 482 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1462219567588 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1462219567588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 228 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 228 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1165 " "Peak virtual memory: 1165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462219567668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 13:06:07 2016 " "Processing ended: Mon May 02 13:06:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462219567668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462219567668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462219567668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1462219567668 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1462219571669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462219571669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 13:06:11 2016 " "Processing started: Mon May 02 13:06:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1462219571669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1462219571669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alu_integration_test -c alu_integration_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off alu_integration_test -c alu_integration_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1462219571669 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1462219571739 ""}
{ "Info" "0" "" "Project  = alu_integration_test" {  } {  } 0 0 "Project  = alu_integration_test" 0 0 "Fitter" 0 0 1462219571739 ""}
{ "Info" "0" "" "Revision = alu_integration_test" {  } {  } 0 0 "Revision = alu_integration_test" 0 0 "Fitter" 0 0 1462219571739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1462219572009 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "alu_integration_test 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"alu_integration_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1462219572209 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1462219572259 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1462219572259 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1462219572749 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1462219573229 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1462219573526 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1462219584188 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sys_clk~CLKENA0 4654 global CLKCTRL_G2 " "sys_clk~CLKENA0 with 4654 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1462219584628 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1462219584628 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "div_clock:clock_divider\|div_clks\[20\]~CLKENA0 4438 global CLKCTRL_G3 " "div_clock:clock_divider\|div_clks\[20\]~CLKENA0 with 4438 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1462219584628 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1462219584628 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 31 global CLKCTRL_G7 " "CLOCK_50~inputCLKENA0 with 31 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1462219584628 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1462219584628 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462219584638 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1462219584738 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462219584768 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462219584828 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1462219584878 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1462219584878 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1462219584908 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1462219586028 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462219586048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462219586048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462219586048 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1462219586048 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1462219586048 ""}
{ "Info" "ISTA_SDC_FOUND" "alu_integration_test.sdc " "Reading SDC File: 'alu_integration_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 10 CLOCK2_50 port " "Ignored filter at alu_integration_test.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock alu_integration_test.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at alu_integration_test.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 11 CLOCK3_50 port " "Ignored filter at alu_integration_test.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock alu_integration_test.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at alu_integration_test.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 12 CLOCK4_50 port " "Ignored filter at alu_integration_test.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock alu_integration_test.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at alu_integration_test.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 14 TD_CLK27 port " "Ignored filter at alu_integration_test.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock alu_integration_test.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at alu_integration_test.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 15 DRAM_CLK port " "Ignored filter at alu_integration_test.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock alu_integration_test.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at alu_integration_test.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 20 VGA_CLK port " "Ignored filter at alu_integration_test.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock alu_integration_test.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at alu_integration_test.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 53 DRAM_DQ* port " "Ignored filter at alu_integration_test.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 53 clk_dram clock " "Ignored filter at alu_integration_test.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_integration_test.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at alu_integration_test.sdc(53): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_integration_test.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at alu_integration_test.sdc(54): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 56 TD_DATA* port " "Ignored filter at alu_integration_test.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 56 tv_27m clock " "Ignored filter at alu_integration_test.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_integration_test.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at alu_integration_test.sdc(56): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_integration_test.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at alu_integration_test.sdc(57): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 58 TD_HS port " "Ignored filter at alu_integration_test.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_integration_test.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at alu_integration_test.sdc(58): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_integration_test.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at alu_integration_test.sdc(59): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 60 TD_VS port " "Ignored filter at alu_integration_test.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_integration_test.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at alu_integration_test.sdc(60): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_integration_test.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at alu_integration_test.sdc(61): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(68): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(69): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 70 DRAM_ADDR* port " "Ignored filter at alu_integration_test.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(70): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(71): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 72 DRAM_*DQM port " "Ignored filter at alu_integration_test.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(72): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(73): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 74 DRAM_BA* port " "Ignored filter at alu_integration_test.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(74): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(75): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 76 DRAM_RAS_N port " "Ignored filter at alu_integration_test.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(76): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(77): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 78 DRAM_CAS_N port " "Ignored filter at alu_integration_test.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(78): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(79): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 80 DRAM_WE_N port " "Ignored filter at alu_integration_test.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(80): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(81): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 82 DRAM_CKE port " "Ignored filter at alu_integration_test.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(82): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(83): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 84 DRAM_CS_N port " "Ignored filter at alu_integration_test.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(84): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586118 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(85): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 87 VGA_R* port " "Ignored filter at alu_integration_test.sdc(87): VGA_R* could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462219586128 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 87 clk_vga clock " "Ignored filter at alu_integration_test.sdc(87): clk_vga could not be matched with a clock" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462219586128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586128 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(87): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586128 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(88): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586128 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 89 VGA_G* port " "Ignored filter at alu_integration_test.sdc(89): VGA_G* could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462219586128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586128 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(89): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586128 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(90): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586128 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 91 VGA_B* port " "Ignored filter at alu_integration_test.sdc(91): VGA_B* could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462219586128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586128 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(91): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586128 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(92): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586128 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 93 VGA_BLANK port " "Ignored filter at alu_integration_test.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1462219586128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586128 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(93): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219586128 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(94): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1462219586128 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register alu_integration_sm:alu_sm\|data_to_bus\[1\] SW\[0\] " "Register alu_integration_sm:alu_sm\|data_to_bus\[1\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1462219586158 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1462219586158 "|alu_integration_test|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "alu_integration_sm:alu_sm\|computer_state\[0\] " "Node: alu_integration_sm:alu_sm\|computer_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sram:alu_sram\|mar\[5\] alu_integration_sm:alu_sm\|computer_state\[0\] " "Latch sram:alu_sram\|mar\[5\] is being clocked by alu_integration_sm:alu_sm\|computer_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1462219586158 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1462219586158 "|alu_integration_test|alu_integration_sm:alu_sm|computer_state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div_clock:clock_divider\|div_clks\[20\] " "Node: div_clock:clock_divider\|div_clks\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[0\]\[14\] div_clock:clock_divider\|div_clks\[20\] " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[0\]\[14\] is being clocked by div_clock:clock_divider\|div_clks\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1462219586158 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1462219586158 "|alu_integration_test|div_clock:clock_divider|div_clks[20]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1462219586238 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1462219586268 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462219586268 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462219586268 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462219586268 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1462219586268 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1462219586268 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1462219586808 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1462219586838 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1462219586838 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462219587218 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1462219587218 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462219587228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1462219592157 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1462219593557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:22 " "Fitter placement preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462219614677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1462219623056 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1462219630974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462219630974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1462219633464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "47 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/git/EE469/Lab3/verilog/alu_integration_test/" { { 1 { 0 "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1462219649096 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1462219649096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1462219659165 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1462219659165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:21 " "Fitter routing operations ending: elapsed time is 00:00:21" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462219659165 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 13.17 " "Total time spent on timing analysis during the Fitter is 13.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1462219669824 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462219670064 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462219674275 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462219674385 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462219678315 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:40 " "Fitter post-fit operations ending: elapsed time is 00:00:40" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462219709090 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1462219709730 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/git/EE469/Lab3/verilog/alu_integration_test/output_files/alu_integration_test.fit.smsg " "Generated suppressed messages file C:/git/EE469/Lab3/verilog/alu_integration_test/output_files/alu_integration_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1462219710808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 297 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 297 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2850 " "Peak virtual memory: 2850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462219714453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 13:08:34 2016 " "Processing ended: Mon May 02 13:08:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462219714453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:23 " "Elapsed time: 00:02:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462219714453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:49 " "Total CPU time (on all processors): 00:05:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462219714453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1462219714453 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1462219718373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462219718373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 13:08:38 2016 " "Processing started: Mon May 02 13:08:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1462219718373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1462219718373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alu_integration_test -c alu_integration_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off alu_integration_test -c alu_integration_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1462219718373 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1462219727152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "980 " "Peak virtual memory: 980 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462219729962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 13:08:49 2016 " "Processing ended: Mon May 02 13:08:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462219729962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462219729962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462219729962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1462219729962 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1462219730692 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1462219733993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462219733993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 13:08:53 2016 " "Processing started: Mon May 02 13:08:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1462219733993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219733993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alu_integration_test -c alu_integration_test " "Command: quartus_sta alu_integration_test -c alu_integration_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219733993 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1462219734073 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219735193 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219735233 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219735233 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736083 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462219736383 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462219736383 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1462219736383 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1462219736383 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736383 ""}
{ "Info" "ISTA_SDC_FOUND" "alu_integration_test.sdc " "Reading SDC File: 'alu_integration_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 10 CLOCK2_50 port " "Ignored filter at alu_integration_test.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock alu_integration_test.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at alu_integration_test.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 11 CLOCK3_50 port " "Ignored filter at alu_integration_test.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock alu_integration_test.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at alu_integration_test.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 12 CLOCK4_50 port " "Ignored filter at alu_integration_test.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock alu_integration_test.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at alu_integration_test.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 14 TD_CLK27 port " "Ignored filter at alu_integration_test.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock alu_integration_test.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at alu_integration_test.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 15 DRAM_CLK port " "Ignored filter at alu_integration_test.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock alu_integration_test.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at alu_integration_test.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 20 VGA_CLK port " "Ignored filter at alu_integration_test.sdc(20): VGA_CLK could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock alu_integration_test.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at alu_integration_test.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 53 DRAM_DQ* port " "Ignored filter at alu_integration_test.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 53 clk_dram clock " "Ignored filter at alu_integration_test.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_integration_test.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at alu_integration_test.sdc(53): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_integration_test.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at alu_integration_test.sdc(54): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 56 TD_DATA* port " "Ignored filter at alu_integration_test.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 56 tv_27m clock " "Ignored filter at alu_integration_test.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_integration_test.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at alu_integration_test.sdc(56): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_integration_test.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at alu_integration_test.sdc(57): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 58 TD_HS port " "Ignored filter at alu_integration_test.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_integration_test.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at alu_integration_test.sdc(58): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_integration_test.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at alu_integration_test.sdc(59): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 60 TD_VS port " "Ignored filter at alu_integration_test.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_integration_test.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at alu_integration_test.sdc(60): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at alu_integration_test.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay alu_integration_test.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at alu_integration_test.sdc(61): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(68): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(69): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 70 DRAM_ADDR* port " "Ignored filter at alu_integration_test.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(70): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(71): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 72 DRAM_*DQM port " "Ignored filter at alu_integration_test.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(72): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(73): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 74 DRAM_BA* port " "Ignored filter at alu_integration_test.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(74): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(75): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 76 DRAM_RAS_N port " "Ignored filter at alu_integration_test.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(76): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(77): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 78 DRAM_CAS_N port " "Ignored filter at alu_integration_test.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(78): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(79): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 80 DRAM_WE_N port " "Ignored filter at alu_integration_test.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(80): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(81): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 82 DRAM_CKE port " "Ignored filter at alu_integration_test.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(82): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(83): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 84 DRAM_CS_N port " "Ignored filter at alu_integration_test.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(84): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(85): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 87 VGA_R* port " "Ignored filter at alu_integration_test.sdc(87): VGA_R* could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 87 clk_vga clock " "Ignored filter at alu_integration_test.sdc(87): clk_vga could not be matched with a clock" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736464 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(87): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736464 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736474 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(88): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 89 VGA_G* port " "Ignored filter at alu_integration_test.sdc(89): VGA_G* could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736474 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(89): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736474 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(90): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 91 VGA_B* port " "Ignored filter at alu_integration_test.sdc(91): VGA_B* could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736474 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(91): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736474 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(92): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736474 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alu_integration_test.sdc 93 VGA_BLANK port " "Ignored filter at alu_integration_test.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736474 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(93): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at alu_integration_test.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1462219736474 ""}  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay alu_integration_test.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at alu_integration_test.sdc(94): Argument -clock is not an object ID" {  } { { "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" "" { Text "C:/git/EE469/Lab3/verilog/alu_integration_test/alu_integration_test.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736474 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register alu_integration_sm:alu_sm\|data_to_bus\[1\] SW\[0\] " "Register alu_integration_sm:alu_sm\|data_to_bus\[1\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1462219736504 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736504 "|alu_integration_test|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "alu_integration_sm:alu_sm\|computer_state\[0\] " "Node: alu_integration_sm:alu_sm\|computer_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sram:alu_sram\|mar\[6\] alu_integration_sm:alu_sm\|computer_state\[0\] " "Latch sram:alu_sram\|mar\[6\] is being clocked by alu_integration_sm:alu_sm\|computer_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1462219736504 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736504 "|alu_integration_test|alu_integration_sm:alu_sm|computer_state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div_clock:clock_divider\|div_clks\[20\] " "Node: div_clock:clock_divider\|div_clks\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_d884:auto_generated\|ram_block1a0~porta_datain_reg36 div_clock:clock_divider\|div_clks\[20\] " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_d884:auto_generated\|ram_block1a0~porta_datain_reg36 is being clocked by div_clock:clock_divider\|div_clks\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1462219736504 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219736504 "|alu_integration_test|div_clock:clock_divider|div_clks[20]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219753472 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1462219753492 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1462219753512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.994 " "Worst-case setup slack is 7.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219753602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219753602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.994               0.000 altera_reserved_tck  " "    7.994               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219753602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.046               0.000 CLOCK_50  " "   15.046               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219753602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219753602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219753622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219753622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 altera_reserved_tck  " "    0.152               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219753622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 CLOCK_50  " "    0.375               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219753622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219753622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.143 " "Worst-case recovery slack is 15.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219753642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219753642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.143               0.000 altera_reserved_tck  " "   15.143               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219753642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219753642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.852 " "Worst-case removal slack is 0.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219753652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219753652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.852               0.000 altera_reserved_tck  " "    0.852               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219753652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219753652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.098 " "Worst-case minimum pulse width slack is 9.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219753652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219753652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.098               0.000 CLOCK_50  " "    9.098               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219753652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.325               0.000 altera_reserved_tck  " "   15.325               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219753652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219753652 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1462219753722 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219753782 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219758403 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register alu_integration_sm:alu_sm\|data_to_bus\[1\] SW\[0\] " "Register alu_integration_sm:alu_sm\|data_to_bus\[1\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1462219758903 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219758903 "|alu_integration_test|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "alu_integration_sm:alu_sm\|computer_state\[0\] " "Node: alu_integration_sm:alu_sm\|computer_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sram:alu_sram\|mar\[6\] alu_integration_sm:alu_sm\|computer_state\[0\] " "Latch sram:alu_sram\|mar\[6\] is being clocked by alu_integration_sm:alu_sm\|computer_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1462219758903 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219758903 "|alu_integration_test|alu_integration_sm:alu_sm|computer_state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div_clock:clock_divider\|div_clks\[20\] " "Node: div_clock:clock_divider\|div_clks\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_d884:auto_generated\|ram_block1a0~porta_datain_reg36 div_clock:clock_divider\|div_clks\[20\] " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_d884:auto_generated\|ram_block1a0~porta_datain_reg36 is being clocked by div_clock:clock_divider\|div_clks\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1462219758903 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219758903 "|alu_integration_test|div_clock:clock_divider|div_clks[20]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219776003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.384 " "Worst-case setup slack is 8.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219776073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219776073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.384               0.000 altera_reserved_tck  " "    8.384               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219776073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.869               0.000 CLOCK_50  " "   14.869               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219776073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219776073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219776093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219776093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 altera_reserved_tck  " "    0.139               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219776093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 CLOCK_50  " "    0.371               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219776093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219776093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.203 " "Worst-case recovery slack is 15.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219776103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219776103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.203               0.000 altera_reserved_tck  " "   15.203               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219776103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219776103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.794 " "Worst-case removal slack is 0.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219776113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219776113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.794               0.000 altera_reserved_tck  " "    0.794               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219776113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219776113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.100 " "Worst-case minimum pulse width slack is 9.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219776123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219776123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.100               0.000 CLOCK_50  " "    9.100               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219776123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.330               0.000 altera_reserved_tck  " "   15.330               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219776123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219776123 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1462219776193 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219776363 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219781076 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register alu_integration_sm:alu_sm\|data_to_bus\[1\] SW\[0\] " "Register alu_integration_sm:alu_sm\|data_to_bus\[1\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1462219781546 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219781546 "|alu_integration_test|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "alu_integration_sm:alu_sm\|computer_state\[0\] " "Node: alu_integration_sm:alu_sm\|computer_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sram:alu_sram\|mar\[6\] alu_integration_sm:alu_sm\|computer_state\[0\] " "Latch sram:alu_sram\|mar\[6\] is being clocked by alu_integration_sm:alu_sm\|computer_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1462219781546 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219781546 "|alu_integration_test|alu_integration_sm:alu_sm|computer_state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div_clock:clock_divider\|div_clks\[20\] " "Node: div_clock:clock_divider\|div_clks\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_d884:auto_generated\|ram_block1a0~porta_datain_reg36 div_clock:clock_divider\|div_clks\[20\] " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_d884:auto_generated\|ram_block1a0~porta_datain_reg36 is being clocked by div_clock:clock_divider\|div_clks\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1462219781546 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219781546 "|alu_integration_test|div_clock:clock_divider|div_clks[20]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219798681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.509 " "Worst-case setup slack is 11.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219798721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219798721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.509               0.000 altera_reserved_tck  " "   11.509               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219798721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.860               0.000 CLOCK_50  " "   16.860               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219798721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219798721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.031 " "Worst-case hold slack is 0.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219798741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219798741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 altera_reserved_tck  " "    0.031               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219798741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 CLOCK_50  " "    0.185               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219798741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219798741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.981 " "Worst-case recovery slack is 15.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219798751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219798751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.981               0.000 altera_reserved_tck  " "   15.981               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219798751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219798751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.382 " "Worst-case removal slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219798761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219798761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 altera_reserved_tck  " "    0.382               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219798761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219798761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.129 " "Worst-case minimum pulse width slack is 9.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219798771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219798771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.129               0.000 CLOCK_50  " "    9.129               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219798771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.084               0.000 altera_reserved_tck  " "   15.084               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219798771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219798771 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1462219798831 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register alu_integration_sm:alu_sm\|data_to_bus\[1\] SW\[0\] " "Register alu_integration_sm:alu_sm\|data_to_bus\[1\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1462219799261 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219799261 "|alu_integration_test|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "alu_integration_sm:alu_sm\|computer_state\[0\] " "Node: alu_integration_sm:alu_sm\|computer_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sram:alu_sram\|mar\[6\] alu_integration_sm:alu_sm\|computer_state\[0\] " "Latch sram:alu_sram\|mar\[6\] is being clocked by alu_integration_sm:alu_sm\|computer_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1462219799261 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219799261 "|alu_integration_test|alu_integration_sm:alu_sm|computer_state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "div_clock:clock_divider\|div_clks\[20\] " "Node: div_clock:clock_divider\|div_clks\[20\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_d884:auto_generated\|ram_block1a0~porta_datain_reg36 div_clock:clock_divider\|div_clks\[20\] " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_d884:auto_generated\|ram_block1a0~porta_datain_reg36 is being clocked by div_clock:clock_divider\|div_clks\[20\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1462219799261 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219799261 "|alu_integration_test|div_clock:clock_divider|div_clks[20]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219816473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.148 " "Worst-case setup slack is 12.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219816513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219816513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.148               0.000 altera_reserved_tck  " "   12.148               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219816513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.001               0.000 CLOCK_50  " "   17.001               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219816513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219816513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.026 " "Worst-case hold slack is 0.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219816533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219816533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 altera_reserved_tck  " "    0.026               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219816533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 CLOCK_50  " "    0.177               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219816533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219816533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.077 " "Worst-case recovery slack is 16.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219816543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219816543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.077               0.000 altera_reserved_tck  " "   16.077               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219816543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219816543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.320 " "Worst-case removal slack is 0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219816563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219816563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 altera_reserved_tck  " "    0.320               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219816563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219816563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.130 " "Worst-case minimum pulse width slack is 9.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219816563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219816563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.130               0.000 CLOCK_50  " "    9.130               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219816563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.098               0.000 altera_reserved_tck  " "   15.098               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462219816563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219816563 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219818183 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219818213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 112 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1421 " "Peak virtual memory: 1421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462219818393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 13:10:18 2016 " "Processing ended: Mon May 02 13:10:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462219818393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:25 " "Elapsed time: 00:01:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462219818393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462219818393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219818393 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462219822264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462219822264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 13:10:21 2016 " "Processing started: Mon May 02 13:10:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1462219822264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1462219822264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off alu_integration_test -c alu_integration_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off alu_integration_test -c alu_integration_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1462219822264 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1462219823894 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_integration_test.vho C:/git/EE469/Lab3/verilog/alu_integration_test/simulation/modelsim/ simulation " "Generated file alu_integration_test.vho in folder \"C:/git/EE469/Lab3/verilog/alu_integration_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462219825794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "965 " "Peak virtual memory: 965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462219826324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 13:10:26 2016 " "Processing ended: Mon May 02 13:10:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462219826324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462219826324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462219826324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1462219826324 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 638 s " "Quartus Prime Full Compilation was successful. 0 errors, 638 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1462219827034 ""}
