
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v
# synth_design -part xc7z020clg484-3 -top C_LSTM_datapath -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top C_LSTM_datapath -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 56570 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1508.000 ; gain = 75.895 ; free physical = 240913 ; free virtual = 305117
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'C_LSTM_datapath' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:94]
INFO: [Synth 8-6157] synthesizing module 'stage1_parameter_buffer_18_2_16_42_2688' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:23932]
INFO: [Synth 8-6157] synthesizing module 'counter_41_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:13616]
INFO: [Synth 8-6155] done synthesizing module 'counter_41_1' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:13616]
INFO: [Synth 8-6157] synthesizing module 'counter_63_2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:4858]
INFO: [Synth 8-6155] done synthesizing module 'counter_63_2' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:4858]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_42_2_2688Wixr_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24464]
INFO: [Synth 8-6157] synthesizing module 'single_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:17]
	Parameter DATA_WIDTH bound to: 162 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:17]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_42_2_2688Wixr_real_half_0' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24464]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (12) of module 'weight_buffer_18_9_42_2_2688Wixr_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24131]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_42_2_2688Wixr_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24628]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_42_2_2688Wixr_imag_half_0' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24628]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (12) of module 'weight_buffer_18_9_42_2_2688Wixr_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24154]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_42_2_2688Wfxr_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24792]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_42_2_2688Wfxr_real_half_0' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24792]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (12) of module 'weight_buffer_18_9_42_2_2688Wfxr_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24178]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_42_2_2688Wfxr_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24546]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_42_2_2688Wfxr_imag_half_0' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24546]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (12) of module 'weight_buffer_18_9_42_2_2688Wfxr_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24201]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_42_2_2688Woxr_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24874]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_42_2_2688Woxr_real_half_0' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24874]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (12) of module 'weight_buffer_18_9_42_2_2688Woxr_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24225]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_42_2_2688Woxr_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24710]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_42_2_2688Woxr_imag_half_0' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24710]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (12) of module 'weight_buffer_18_9_42_2_2688Woxr_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24248]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_42_2_2688Wcxr_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24382]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_42_2_2688Wcxr_real_half_0' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24382]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (12) of module 'weight_buffer_18_9_42_2_2688Wcxr_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24272]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_42_2_2688Wcxr_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24301]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_42_2_2688Wcxr_imag_half_0' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24301]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (12) of module 'weight_buffer_18_9_42_2_2688Wcxr_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24295]
INFO: [Synth 8-6155] done synthesizing module 'stage1_parameter_buffer_18_2_16_42_2688' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:23932]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_16_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:23474]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:5689]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_3' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:5689]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_16_3' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:23474]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_1_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:23447]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_1_3' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:23447]
INFO: [Synth 8-6157] synthesizing module 'C_LSTM_stage_1_18_10_160_512_2_16_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:5716]
INFO: [Synth 8-6157] synthesizing module 'matrix_times_two_vectors_18_10_2_672_16_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:6402]
INFO: [Synth 8-6157] synthesizing module 'multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:6591]
INFO: [Synth 8-6157] synthesizing module 'c_matrix_vec_mult_core_18_10_16_2_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:9286]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_910' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:10777]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:10875]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_10' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:10875]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_910' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:10777]
INFO: [Synth 8-6157] synthesizing module 'dft_16_top_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:11215]
INFO: [Synth 8-6157] synthesizing module 'codeBlock88206_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:11976]
INFO: [Synth 8-6157] synthesizing module 'shiftRegFIFO_5_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8647]
INFO: [Synth 8-6155] done synthesizing module 'shiftRegFIFO_5_1' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8647]
INFO: [Synth 8-6157] synthesizing module 'addfxp_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8557]
INFO: [Synth 8-6155] done synthesizing module 'addfxp_18_1' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8557]
INFO: [Synth 8-6157] synthesizing module 'subfxp_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8679]
INFO: [Synth 8-6155] done synthesizing module 'subfxp_18_1' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8679]
INFO: [Synth 8-6157] synthesizing module 'multfix_alt_dsp_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8573]
INFO: [Synth 8-6157] synthesizing module 'dsp_signed_mult_18x18_unit_18_36_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8610]
INFO: [Synth 8-6155] done synthesizing module 'dsp_signed_mult_18x18_unit_18_36_0' (21#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8610]
INFO: [Synth 8-6155] done synthesizing module 'multfix_alt_dsp_18' (22#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8573]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock88206_18' (23#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:11976]
INFO: [Synth 8-6157] synthesizing module 'codeBlock89324_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:11596]
INFO: [Synth 8-6157] synthesizing module 'shiftRegFIFO_2_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:9074]
INFO: [Synth 8-6155] done synthesizing module 'shiftRegFIFO_2_1' (24#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:9074]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock89324_18' (25#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:11596]
INFO: [Synth 8-6155] done synthesizing module 'dft_16_top_18' (26#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:11215]
INFO: [Synth 8-6157] synthesizing module 'elementwise_mult_core_18_1810_9_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12528]
INFO: [Synth 8-6157] synthesizing module 'dsp_signed_mult_18x18_unit_18_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12853]
INFO: [Synth 8-6155] done synthesizing module 'dsp_signed_mult_18x18_unit_18_18_1' (27#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12853]
INFO: [Synth 8-6157] synthesizing module 'fp_rounding_unit_1_37_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12905]
INFO: [Synth 8-6155] done synthesizing module 'fp_rounding_unit_1_37_10' (28#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12905]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_mult_core_18_1810_9_1' (29#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12528]
INFO: [Synth 8-6157] synthesizing module 'elementwise_sub_core_18_18_9' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:11069]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_sub_core_18_18_9' (30#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:11069]
INFO: [Synth 8-6157] synthesizing module 'elementwise_add_core_18_18_9' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:10923]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_add_core_18_18_9' (31#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:10923]
INFO: [Synth 8-6155] done synthesizing module 'c_matrix_vec_mult_core_18_10_16_2_1' (32#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:9286]
INFO: [Synth 8-6157] synthesizing module 'sum_complex_vector_unit_18_18_16_42' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12955]
INFO: [Synth 8-6155] done synthesizing module 'sum_complex_vector_unit_18_18_16_42' (33#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12955]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_16_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:9097]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:9265]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_1' (34#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:9265]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_16_1' (35#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:9097]
INFO: [Synth 8-6157] synthesizing module 'idft_16_top_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:7625]
INFO: [Synth 8-6157] synthesizing module 'codeBlock98050_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8005]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock98050_18' (36#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8005]
INFO: [Synth 8-6157] synthesizing module 'codeBlock99168_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8695]
INFO: [Synth 8-6155] done synthesizing module 'codeBlock99168_18' (37#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8695]
INFO: [Synth 8-6155] done synthesizing module 'idft_16_top_18' (38#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:7625]
INFO: [Synth 8-6155] done synthesizing module 'multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42' (39#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:6591]
INFO: [Synth 8-6155] done synthesizing module 'matrix_times_two_vectors_18_10_2_672_16_1' (40#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:6402]
INFO: [Synth 8-6155] done synthesizing module 'C_LSTM_stage_1_18_10_160_512_2_16_1' (41#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:5716]
INFO: [Synth 8-6157] synthesizing module 'stage2_parameter_buffer_18_2_16_64' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3379]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_16_2_64_Wic_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:4752]
INFO: [Synth 8-6157] synthesizing module 'single_port_ram__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:17]
	Parameter DATA_WIDTH bound to: 288 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram__parameterized0' (41#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:17]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_16_2_64_Wic_0' (42#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:4752]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (6) of module 'weight_buffer_18_16_2_64_Wic_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3876]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_16_2_64_bi_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:4540]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_16_2_64_bi_0' (43#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:4540]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (6) of module 'weight_buffer_18_16_2_64_bi_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3913]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_16_2_64_Wfc_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:4328]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_16_2_64_Wfc_0' (44#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:4328]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (6) of module 'weight_buffer_18_16_2_64_Wfc_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3950]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_16_2_64_bf_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:4434]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_16_2_64_bf_0' (45#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:4434]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (6) of module 'weight_buffer_18_16_2_64_bf_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3987]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_16_2_64_Woc_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:4879]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_16_2_64_Woc_0' (46#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:4879]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (6) of module 'weight_buffer_18_16_2_64_Woc_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:4024]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_16_2_64_bo_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:4646]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_16_2_64_bo_0' (47#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:4646]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (6) of module 'weight_buffer_18_16_2_64_bo_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:4061]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_16_2_64_bc_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:4985]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_16_2_64_bc_0' (48#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:4985]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (6) of module 'weight_buffer_18_16_2_64_bc_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:4098]
INFO: [Synth 8-6155] done synthesizing module 'stage2_parameter_buffer_18_2_16_64' (49#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3379]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_32_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:5361]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_32_3' (50#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:5361]
INFO: [Synth 8-6157] synthesizing module 'C_LSTM_stage_2_18_10_32_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:13708]
INFO: [Synth 8-6157] synthesizing module 'lstm_gate_18_10_32_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:21947]
INFO: [Synth 8-6157] synthesizing module 'elementwise_mult_core_18_18_10_32_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:19401]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_mult_core_18_18_10_32_1' (51#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:19401]
INFO: [Synth 8-6157] synthesizing module 'elementwise_add_core_18_18_32' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:20456]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_add_core_18_18_32' (52#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:20456]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_32_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:23119]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:19329]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_18' (53#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:19329]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_32_10' (54#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:23119]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_core_18_18_10_32_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:21600]
INFO: [Synth 8-6157] synthesizing module 'dsp_signed_mac_18_13_23_32' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:18905]
INFO: [Synth 8-6155] done synthesizing module 'dsp_signed_mac_18_13_23_32' (55#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:18905]
INFO: [Synth 8-6157] synthesizing module 'abs_unit_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:18871]
INFO: [Synth 8-6155] done synthesizing module 'abs_unit_18' (56#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:18871]
INFO: [Synth 8-6157] synthesizing module 'fp_rounding_unit_1_32_11' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:18951]
INFO: [Synth 8-6155] done synthesizing module 'fp_rounding_unit_1_32_11' (57#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:18951]
INFO: [Synth 8-4471] merging register 'k_list_26_reg[12:0]' into 'k_list_25_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:21703]
INFO: [Synth 8-4471] merging register 'k_list_28_reg[12:0]' into 'k_list_27_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:21705]
INFO: [Synth 8-4471] merging register 'k_list_30_reg[12:0]' into 'k_list_29_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:21707]
INFO: [Synth 8-4471] merging register 'k_list_31_reg[12:0]' into 'k_list_29_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:21708]
WARNING: [Synth 8-6014] Unused sequential element k_list_26_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:21703]
WARNING: [Synth 8-6014] Unused sequential element k_list_28_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:21705]
WARNING: [Synth 8-6014] Unused sequential element k_list_30_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:21707]
WARNING: [Synth 8-6014] Unused sequential element k_list_31_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:21708]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_core_18_18_10_32_1' (58#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:21600]
INFO: [Synth 8-6155] done synthesizing module 'lstm_gate_18_10_32_1' (59#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:21947]
INFO: [Synth 8-6157] synthesizing module 'output_activation_18_10_32_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:20901]
INFO: [Synth 8-6155] done synthesizing module 'output_activation_18_10_32_1' (60#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:20901]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_32_6' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:18160]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_6' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:18488]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_6' (61#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:18488]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_32_6' (62#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:18160]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_32_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:19001]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_32_18' (63#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:19001]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_32_14' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:17772]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_14' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:18100]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_14' (64#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:18100]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_32_14' (65#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:17772]
INFO: [Synth 8-6157] synthesizing module 'tanh_core_18_18_10_32_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:18524]
INFO: [Synth 8-4471] merging register 'b_list_1_reg[12:0]' into 'k_list_27_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:18634]
WARNING: [Synth 8-6014] Unused sequential element b_list_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:18634]
INFO: [Synth 8-6155] done synthesizing module 'tanh_core_18_18_10_32_1' (66#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:18524]
INFO: [Synth 8-6155] done synthesizing module 'C_LSTM_stage_2_18_10_32_1' (67#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:13708]
INFO: [Synth 8-6157] synthesizing module 'pipelined_input_18_2_16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:23642]
INFO: [Synth 8-6155] done synthesizing module 'pipelined_input_18_2_16' (68#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:23642]
INFO: [Synth 8-6157] synthesizing module 'stage2_Ct_buffer_18_2_16_64' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:13217]
INFO: [Synth 8-6157] synthesizing module 'counter_63_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:5293]
INFO: [Synth 8-6155] done synthesizing module 'counter_63_1' (69#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:5293]
INFO: [Synth 8-6157] synthesizing module 'ram_288_0_64' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:5314]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:46]
	Parameter DATA_WIDTH bound to: 288 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (70#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:46]
INFO: [Synth 8-6155] done synthesizing module 'ram_288_0_64' (71#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:5314]
WARNING: [Synth 8-689] width (14) of port connection 'waddr' does not match port width (6) of module 'ram_288_0_64' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:13325]
WARNING: [Synth 8-689] width (14) of port connection 'waddr' does not match port width (6) of module 'ram_288_0_64' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:13334]
WARNING: [Synth 8-3848] Net o_valid in module/entity stage2_Ct_buffer_18_2_16_64 does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:13270]
INFO: [Synth 8-6155] done synthesizing module 'stage2_Ct_buffer_18_2_16_64' (72#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:13217]
INFO: [Synth 8-6157] synthesizing module 'stage2_mt_buffer_18_2_16_64_32' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:5091]
INFO: [Synth 8-6157] synthesizing module 'counter_14_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:5340]
INFO: [Synth 8-6155] done synthesizing module 'counter_14_1' (73#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:5340]
WARNING: [Synth 8-689] width (14) of port connection 'waddr' does not match port width (6) of module 'ram_288_0_64' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:5173]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_12' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:5269]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_12' (74#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:5269]
INFO: [Synth 8-6155] done synthesizing module 'stage2_mt_buffer_18_2_16_64_32' (75#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:5091]
INFO: [Synth 8-6157] synthesizing module 'C_LSTM_stage_3_18_10_64_2048_2_16_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24956]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (18) of module 'shift_register_unit_18_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:25113]
INFO: [Synth 8-6157] synthesizing module 'stage3_parameter_buffer_18_2_16_64_2048' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:25261]
INFO: [Synth 8-6157] synthesizing module 'counter_31_2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:25373]
INFO: [Synth 8-6155] done synthesizing module 'counter_31_2' (76#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:25373]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_2_64_2048_Wym_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:25394]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_2_64_2048_Wym_real_half_0' (77#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:25394]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (11) of module 'weight_buffer_18_9_2_64_2048_Wym_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:25345]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_2_64_2048_Wym_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:25476]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_2_64_2048_Wym_imag_half_0' (78#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:25476]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (11) of module 'weight_buffer_18_9_2_64_2048_Wym_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:25368]
INFO: [Synth 8-6155] done synthesizing module 'stage3_parameter_buffer_18_2_16_64_2048' (79#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:25261]
INFO: [Synth 8-6157] synthesizing module 'multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:25558]
INFO: [Synth 8-6157] synthesizing module 'sum_complex_vector_unit_18_18_16_64' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:26592]
INFO: [Synth 8-6155] done synthesizing module 'sum_complex_vector_unit_18_18_16_64' (80#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:26592]
INFO: [Synth 8-6155] done synthesizing module 'multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64' (81#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:25558]
INFO: [Synth 8-6155] done synthesizing module 'C_LSTM_stage_3_18_10_64_2048_2_16_1' (82#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24956]
INFO: [Synth 8-6157] synthesizing module 'stage3_X_Y_buffer_18_16_2_10_32_64' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:13375]
INFO: [Synth 8-6157] synthesizing module 'counter_41_1_32' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:13595]
INFO: [Synth 8-6155] done synthesizing module 'counter_41_1_32' (83#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:13595]
INFO: [Synth 8-6157] synthesizing module 'counter_31_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:13637]
INFO: [Synth 8-6155] done synthesizing module 'counter_31_1' (84#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:13637]
INFO: [Synth 8-6157] synthesizing module 'ram_288_0_42' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:13682]
INFO: [Synth 8-6155] done synthesizing module 'ram_288_0_42' (85#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:13682]
WARNING: [Synth 8-689] width (14) of port connection 'waddr' does not match port width (6) of module 'ram_288_0_42' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:13558]
WARNING: [Synth 8-689] width (14) of port connection 'raddr' does not match port width (6) of module 'ram_288_0_42' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:13561]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_1_2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:13658]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_1_2' (86#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:13658]
INFO: [Synth 8-6155] done synthesizing module 'stage3_X_Y_buffer_18_16_2_10_32_64' (87#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:13375]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3339]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3340]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3341]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3342]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_4_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3343]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_5_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3344]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_6_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3345]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_7_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3346]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_8_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3347]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_9_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3348]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_10_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3349]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_11_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3350]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_12_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3351]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_13_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3352]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_14_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3353]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_0_15_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3354]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_1_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3355]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_1_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3356]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_1_2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3357]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_1_3_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3358]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_1_4_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3359]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_1_5_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3360]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_1_6_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3361]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_1_7_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3362]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_1_8_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3363]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_1_9_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3364]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_1_10_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3365]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_1_11_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3366]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_1_12_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3367]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_1_13_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3368]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_1_14_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3369]
WARNING: [Synth 8-6014] Unused sequential element reg_o_data_1_15_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3370]
WARNING: [Synth 8-6014] Unused sequential element reg_o_valid_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:3371]
INFO: [Synth 8-6155] done synthesizing module 'C_LSTM_datapath' (88#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:94]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[5]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[5]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[3]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[11]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[10]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[9]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[8]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[7]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[6]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[5]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[4]
WARNING: [Synth 8-3331] design stage2_Ct_buffer_18_2_16_64 has unconnected port o_valid
WARNING: [Synth 8-3331] design single_port_ram__parameterized0 has unconnected port addr[5]
WARNING: [Synth 8-3331] design single_port_ram__parameterized0 has unconnected port addr[4]
WARNING: [Synth 8-3331] design single_port_ram__parameterized0 has unconnected port addr[3]
WARNING: [Synth 8-3331] design matrix_times_two_vectors_18_10_2_672_16_1 has unconnected port enable
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1623.766 ; gain = 191.660 ; free physical = 241530 ; free virtual = 305739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1623.766 ; gain = 191.660 ; free physical = 241543 ; free virtual = 305754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1631.762 ; gain = 199.656 ; free physical = 241542 ; free virtual = 305754
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_9_reg[17:0]' into 'reg_Y_real_0_7_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:10522]
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_10_reg[17:0]' into 'reg_Y_real_0_6_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:10524]
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_11_reg[17:0]' into 'reg_Y_real_0_5_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:10526]
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_12_reg[17:0]' into 'reg_Y_real_0_4_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:10528]
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_13_reg[17:0]' into 'reg_Y_real_0_3_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:10530]
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_14_reg[17:0]' into 'reg_Y_real_0_2_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:10532]
INFO: [Synth 8-4471] merging register 'reg_Y_real_0_15_reg[17:0]' into 'reg_Y_real_0_1_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:10534]
INFO: [Synth 8-4471] merging register 'reg_Y_real_1_9_reg[17:0]' into 'reg_Y_real_1_7_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:10554]
INFO: [Synth 8-4471] merging register 'reg_Y_real_1_10_reg[17:0]' into 'reg_Y_real_1_6_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:10556]
INFO: [Synth 8-4471] merging register 'reg_Y_real_1_11_reg[17:0]' into 'reg_Y_real_1_5_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:10558]
INFO: [Synth 8-4471] merging register 'reg_Y_real_1_12_reg[17:0]' into 'reg_Y_real_1_4_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:10560]
INFO: [Synth 8-4471] merging register 'reg_Y_real_1_13_reg[17:0]' into 'reg_Y_real_1_3_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:10562]
INFO: [Synth 8-4471] merging register 'reg_Y_real_1_14_reg[17:0]' into 'reg_Y_real_1_2_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:10564]
INFO: [Synth 8-4471] merging register 'reg_Y_real_1_15_reg[17:0]' into 'reg_Y_real_1_1_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:10566]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1755.238 ; gain = 323.133 ; free physical = 241053 ; free virtual = 305267
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------------+------------+----------+
|      |RTL Partition                                           |Replication |Instances |
+------+--------------------------------------------------------+------------+----------+
|1     |c_matrix_vec_mult_core_18_10_16_2_1__GBM0               |           1|     15085|
|2     |c_matrix_vec_mult_core_18_10_16_2_1__GBM1               |           1|     14390|
|3     |c_matrix_vec_mult_core_18_10_16_2_1__GBM2               |           1|     20749|
|4     |idft_16_top_18                                          |           4|     13027|
|5     |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42__GC0 |           1|     23135|
|6     |C_LSTM_stage_1_18_10_160_512_2_16_1__GC0                |           1|         6|
|7     |elementwise_mult_core_18_18_10_32_1                     |           4|     10194|
|8     |lstm_gate_18_10_32_1__GCBM0                             |           1|     21456|
|9     |lstm_gate_18_10_32_1__GCBM1                             |           1|      8468|
|10    |lstm_gate_18_10_32_1__GCBM2                             |           1|      8468|
|11    |lstm_gate_18_10_32_1__GCBM3                             |           1|     12702|
|12    |lstm_gate_18_10_32_1__GCBM4                             |           1|     14819|
|13    |lstm_gate_18_10_32_1__GCBM5                             |           1|     19054|
|14    |output_activation_18_10_32_1__GB0                       |           1|     24597|
|15    |output_activation_18_10_32_1__GB1                       |           1|      8468|
|16    |output_activation_18_10_32_1__GB2                       |           1|     10585|
|17    |output_activation_18_10_32_1__GB3                       |           1|     12702|
|18    |output_activation_18_10_32_1__GB4                       |           1|     14820|
|19    |C_LSTM_stage_2_18_10_32_1__GCB0                         |           1|     29348|
|20    |C_LSTM_stage_2_18_10_32_1__GCB1                         |           1|      8640|
|21    |C_LSTM_stage_2_18_10_32_1__GCB2                         |           1|     10800|
|22    |C_LSTM_stage_2_18_10_32_1__GCB3                         |           1|     15120|
|23    |C_LSTM_stage_2_18_10_32_1__GCB4                         |           1|     17280|
|24    |C_LSTM_stage_2_18_10_32_1__GCB5                         |           1|     31682|
|25    |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64__GC0 |           1|     23003|
|26    |C_LSTM_stage_3_18_10_64_2048_2_16_1__GC0                |           1|      1400|
|27    |C_LSTM_datapath__GC0                                    |           1|     16422|
+------+--------------------------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 160   
	   2 Input     28 Bit       Adders := 552   
	   2 Input     22 Bit       Adders := 160   
	   3 Input     18 Bit       Adders := 90    
	   2 Input     18 Bit       Adders := 2986  
	   2 Input     15 Bit       Adders := 14    
	   2 Input     14 Bit       Adders := 11    
	   2 Input     12 Bit       Adders := 16    
	   2 Input     11 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 15    
+---Registers : 
	              288 Bit    Registers := 22    
	              162 Bit    Registers := 20    
	               37 Bit    Registers := 1104  
	               36 Bit    Registers := 360   
	               32 Bit    Registers := 320   
	               28 Bit    Registers := 552   
	               22 Bit    Registers := 160   
	               18 Bit    Registers := 16293 
	               14 Bit    Registers := 11    
	               13 Bit    Registers := 9856  
	               12 Bit    Registers := 32    
	               11 Bit    Registers := 8     
	                6 Bit    Registers := 30    
	                1 Bit    Registers := 5473  
+---RAMs : 
	               1K Bit         RAMs := 38    
+---Muxes : 
	   2 Input     37 Bit        Muxes := 552   
	   2 Input     35 Bit        Muxes := 952   
	   2 Input     32 Bit        Muxes := 320   
	   2 Input     23 Bit        Muxes := 160   
	   2 Input     18 Bit        Muxes := 640   
	   2 Input     14 Bit        Muxes := 10    
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 160   
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dsp_signed_mult_18x18_unit_18_18_1__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_1810_9_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
	                1 Bit    Registers := 1     
Module dsp_signed_mult_18x18_unit_18_18_1__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_1810_9_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
	                1 Bit    Registers := 1     
Module dsp_signed_mult_18x18_unit_18_18_1__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_1810_9_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
	                1 Bit    Registers := 1     
Module dsp_signed_mult_18x18_unit_18_18_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_1810_9_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
	                1 Bit    Registers := 1     
Module elementwise_sub_core_18_18_9__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 9     
+---Registers : 
	               18 Bit    Registers := 27    
	                1 Bit    Registers := 2     
Module elementwise_add_core_18_18_9__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 9     
+---Registers : 
	               18 Bit    Registers := 27    
	                1 Bit    Registers := 2     
Module elementwise_add_core_18_18_9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 9     
+---Registers : 
	               18 Bit    Registers := 27    
	                1 Bit    Registers := 2     
Module elementwise_sub_core_18_18_9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 9     
+---Registers : 
	               18 Bit    Registers := 27    
	                1 Bit    Registers := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_1810_9_1__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
	                1 Bit    Registers := 1     
Module dsp_signed_mult_18x18_unit_18_18_1__34 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__33 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__32 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_1810_9_1__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
	                1 Bit    Registers := 1     
Module dsp_signed_mult_18x18_unit_18_18_1__39 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__38 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__37 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__36 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__35 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_1810_9_1__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
	                1 Bit    Registers := 1     
Module dsp_signed_mult_18x18_unit_18_18_1__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__40 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_1810_9_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
	                1 Bit    Registers := 1     
Module shiftRegFIFO_5_1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module addfxp_18_1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module dsp_signed_mult_18x18_unit_18_36_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__6 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__8 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__9 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__10 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__11 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__12 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module addfxp_18_1__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module codeBlock88206_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 80    
	                1 Bit    Registers := 1     
Module shiftRegFIFO_2_1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module addfxp_18_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module codeBlock89324_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 32    
	                1 Bit    Registers := 1     
Module shift_register_unit_18_10__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__35 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__34 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__33 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__32 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module shift_register_unit_18_10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 10    
Module c_matrix_vec_mult_core_18_10_16_2_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 118   
	                1 Bit    Registers := 4     
Module shiftRegFIFO_5_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module addfxp_18_1__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module dsp_signed_mult_18x18_unit_18_36_0__13 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__14 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__15 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__16 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__17 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__18 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__19 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__20 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__21 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__22 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0__23 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_36_0 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module subfxp_18_1__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module codeBlock98050_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 80    
	                1 Bit    Registers := 1     
Module shiftRegFIFO_2_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module addfxp_18_1__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module addfxp_18_1__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module subfxp_18_1__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module codeBlock99168_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 32    
	                1 Bit    Registers := 1     
Module sum_complex_vector_unit_18_18_16_42__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 32    
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 32    
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 32    
	   2 Input     14 Bit        Muxes := 1     
Module sum_complex_vector_unit_18_18_16_42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 32    
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 32    
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 32    
	   2 Input     14 Bit        Muxes := 1     
Module shift_register_unit_18_1__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__47 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__46 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__45 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__44 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__43 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__42 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__41 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__40 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__39 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__38 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__37 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__36 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__35 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__34 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__33 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__32 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__63 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__62 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__61 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__60 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__59 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__58 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__57 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__56 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__55 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__54 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__53 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__52 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__51 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__50 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__49 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__48 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__64 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 32    
	                1 Bit    Registers := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__41 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__42 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__43 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__44 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__45 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__46 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__47 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__48 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__49 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__50 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__51 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__52 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__53 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__54 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__55 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_18_10_32_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 64    
	                1 Bit    Registers := 1     
Module elementwise_add_core_18_18_32__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 32    
+---Registers : 
	               18 Bit    Registers := 96    
	                1 Bit    Registers := 2     
Module shift_register_unit_18_18__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__32 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module elementwise_add_core_18_18_32__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 32    
+---Registers : 
	               18 Bit    Registers := 96    
	                1 Bit    Registers := 2     
Module dsp_signed_mac_18_13_23_32__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__4 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__5 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__6 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__7 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__8 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__9 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__10 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__11 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__12 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__13 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__14 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__15 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__16 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__17 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__18 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__19 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__20 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__21 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__22 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__23 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__24 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__25 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__26 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__27 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__28 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__29 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__30 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__31 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__32 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module elementwise_add_core_18_18_32__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 32    
+---Registers : 
	               18 Bit    Registers := 96    
	                1 Bit    Registers := 2     
Module dsp_signed_mac_18_13_23_32__33 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__34 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__35 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__36 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__37 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__38 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__39 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__40 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__41 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__42 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__43 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__44 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__45 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__46 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__47 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__48 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__49 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__50 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__51 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__52 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__53 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__54 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__55 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__56 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__57 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__58 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__59 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__60 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__61 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__62 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__63 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__64 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__65 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module elementwise_add_core_18_18_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 32    
+---Registers : 
	               18 Bit    Registers := 96    
	                1 Bit    Registers := 2     
Module dsp_signed_mac_18_13_23_32__66 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__67 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__68 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__69 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__70 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__71 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__72 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__73 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__74 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__75 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__76 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__77 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__78 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__79 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__80 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__81 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__82 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__83 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__84 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__85 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__86 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__87 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__88 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__89 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__90 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__91 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__92 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__93 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__94 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__95 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module shift_register_unit_18_14__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module dsp_signed_mac_18_13_23_32 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module shift_register_unit_18_18__95 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__94 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__93 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__92 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__91 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__90 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__89 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__88 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__87 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__86 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__85 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__84 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__83 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__82 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__81 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__80 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__79 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__78 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__77 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__76 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__75 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__74 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__73 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__72 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__71 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__70 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__69 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__68 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__67 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__66 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__65 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__64 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__33 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__34 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__35 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__36 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__37 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__38 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__39 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__40 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__41 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__42 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__43 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__44 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__45 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__46 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__47 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__48 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__49 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__50 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__51 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__52 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__53 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__54 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__55 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__56 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__57 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__58 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__59 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__60 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__61 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__62 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__63 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_6__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module C_LSTM_stage_2_18_10_32_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 448   
	                1 Bit    Registers := 2     
Module sum_complex_vector_unit_18_18_16_64__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 32    
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 32    
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 32    
	   2 Input     14 Bit        Muxes := 1     
Module sum_complex_vector_unit_18_18_16_64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 32    
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 32    
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 32    
	   2 Input     14 Bit        Muxes := 1     
Module shift_register_unit_18_1__95 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__94 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__93 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__92 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__91 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__90 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__89 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__88 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__87 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__86 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__85 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__84 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__83 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__82 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__81 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__80 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__111 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__110 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__109 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__108 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__107 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__106 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__105 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__104 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__103 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__102 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__101 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__100 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__99 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__98 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__97 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__96 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__127 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__126 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__125 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__124 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__123 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__122 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__121 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__120 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__119 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__118 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__117 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__116 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__115 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__114 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__113 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__112 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__65 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__66 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__67 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__68 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__69 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__70 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__71 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__72 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__73 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__74 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__75 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__76 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__77 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__78 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1__79 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module shift_register_unit_18_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 32    
	                1 Bit    Registers := 2     
Module shift_register_unit_18_3__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module counter_63_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter_31_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module single_port_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module single_port_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_9_2_64_2048_Wym_real_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 4     
Module single_port_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module single_port_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_9_2_64_2048_Wym_imag_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 4     
Module C_LSTM_stage_3_18_10_64_2048_2_16_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module counter_41_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter_63_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module single_port_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module single_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_9_42_2_2688Wixr_real_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
Module single_port_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module single_port_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_9_42_2_2688Wixr_imag_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
Module single_port_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module single_port_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_9_42_2_2688Wfxr_real_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
Module single_port_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module single_port_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_9_42_2_2688Wfxr_imag_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
Module single_port_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module single_port_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_9_42_2_2688Woxr_real_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
Module single_port_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module single_port_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_9_42_2_2688Woxr_imag_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
Module single_port_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module single_port_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_9_42_2_2688Wcxr_real_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
Module single_port_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module single_port_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_9_42_2_2688Wcxr_imag_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
Module shift_register_unit_18_3__50 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__51 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__52 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__53 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__54 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__55 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__56 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__57 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__58 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__59 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__60 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__61 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__62 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__63 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__64 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_1_3__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module counter_63_2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module single_port_ram__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module single_port_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_16_2_64_Wic_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 4     
Module single_port_ram__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module single_port_ram__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_16_2_64_bi_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 4     
Module single_port_ram__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module single_port_ram__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_16_2_64_Wfc_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 4     
Module single_port_ram__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module single_port_ram__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_16_2_64_bf_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 4     
Module single_port_ram__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module single_port_ram__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_16_2_64_Woc_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 4     
Module single_port_ram__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module single_port_ram__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_16_2_64_bo_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 4     
Module single_port_ram__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module single_port_ram__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_16_2_64_bc_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 4     
Module shift_register_unit_18_3__96 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__95 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__94 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__93 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__92 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__91 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__90 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__89 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__88 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__87 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__86 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__85 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__84 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__83 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__82 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__81 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__80 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__79 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__78 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__77 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__76 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__75 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__74 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__73 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__72 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__71 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__70 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__69 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__68 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__67 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__66 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__65 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__128 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__127 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__126 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__125 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__124 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__123 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__122 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__121 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__120 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__119 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__118 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__117 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__116 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__115 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__114 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__113 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__112 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__111 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__110 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__109 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__108 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__107 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__106 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__105 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__104 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__103 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__102 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__101 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__100 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__99 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__98 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__97 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__160 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__159 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__158 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__157 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__156 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__155 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__154 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__153 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__152 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__151 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__150 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__149 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__148 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__147 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__146 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__145 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__144 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__143 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__142 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__141 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__140 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__139 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__138 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__137 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__136 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__135 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__134 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__133 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__132 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__131 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__130 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__129 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__32 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__33 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__34 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__35 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__36 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__37 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__38 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__39 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__40 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__41 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__42 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__43 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__44 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__45 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__46 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__47 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__48 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_18_3__49 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module shift_register_unit_1_3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module pipelined_input_18_2_16__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 48    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 48    
	   2 Input      1 Bit        Muxes := 1     
Module pipelined_input_18_2_16__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 48    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 48    
	   2 Input      1 Bit        Muxes := 1     
Module counter_63_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter_63_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dual_port_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module dual_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module stage2_Ct_buffer_18_2_16_64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module counter_63_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter_63_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter_14_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dual_port_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module shift_register_unit_12__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module shift_register_unit_12__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module shift_register_unit_12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module stage2_mt_buffer_18_2_16_64_32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pipelined_input_18_2_16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 48    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 48    
	   2 Input      1 Bit        Muxes := 1     
Module counter_41_1_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
Module counter_41_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter_31_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dual_port_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module shift_register_unit_1_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module stage3_X_Y_buffer_18_16_2_10_32_64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Synth 8-4471] merging register 'stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/addrs_base_0_reg[10:0]' into 'stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/addrs_base_0_reg[10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:25507]
INFO: [Synth 8-4471] merging register 'stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/addrs_0_reg[10:0]' into 'stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/addrs_0_reg[10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:25509]
INFO: [Synth 8-4471] merging register 'stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/addrs_base_1_reg[10:0]' into 'stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/addrs_base_1_reg[10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:25508]
INFO: [Synth 8-4471] merging register 'stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/addrs_1_reg[10:0]' into 'stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/addrs_1_reg[10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:25510]
WARNING: [Synth 8-3936] Found unconnected internal register 'stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/addrs_1_reg' and it is trimmed from '11' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:25428]
WARNING: [Synth 8-3936] Found unconnected internal register 'stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/addrs_0_reg' and it is trimmed from '11' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:25427]
warning: Removed RAM stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_0/ram_reg was removed. 
warning: Removed RAM stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/ram_reg was removed. 
warning: Removed RAM stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_0/ram_reg was removed. 
warning: Removed RAM stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/ram_reg was removed. 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_31_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_30_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_29_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_28_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_27_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_26_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_25_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_23_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_22_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_21_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_20_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_19_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_18_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_17_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_16_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_15_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_14_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_13_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_12_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_11_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_10_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_9_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_8_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_5_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_31_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_30_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_29_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_28_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_27_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_26_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_25_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_24_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_23_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_22_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_21_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_20_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_19_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_18_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_17_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_16_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_15_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_14_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_13_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_12_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_11_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_10_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_9_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_8_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_5_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_31_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_30_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_29_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_28_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_27_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_26_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_25_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_24_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_23_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_22_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_21_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_20_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_19_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_18_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_17_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_16_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_15_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_14_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_13_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_12_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_11_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_10_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_9_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_8_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_7_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_5_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_31_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_30_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_29_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_28_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[144]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[145]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[146]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[147]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[148]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[149]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[150]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[151]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[152]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[153]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[154]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[155]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[156]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[157]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[158]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[159]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[160]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[161]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[144]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[145]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[146]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[147]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[148]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[149]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[150]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[151]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[152]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[153]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[154]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[155]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[156]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[157]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[158]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[159]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[160]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[161]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[126]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[127]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[128]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[129]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[130]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[131]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[132]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[133]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[134]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[135]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[136]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[137]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[138]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[139]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[140]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[141]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[142]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[143]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[126]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[127]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[128]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[129]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[130]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[131]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[132]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[133]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[134]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[135]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[136]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[137]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[138]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[139]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[140]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[141]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[142]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[143]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[108]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[109]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[110]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[111]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[112]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[113]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[114]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[115]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[116]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[117]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[118]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[119]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[120]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[121]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[122]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[123]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[124]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[125]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_3/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_imag_half_0_inst_imag/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[108]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[109]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[110]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[111]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[112]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[113]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[114]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[115]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[116]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[117]' (FD) to 'C_LSTM_stage_3_18_10_64_2048_2_16_1_insti_51/i_1/stage3_parameter_buffer_18_2_16_64_2048_inst/weight_buffer_18_9_2_64_2048_Wym_real_half_0_inst_real/ram_inst_1/out_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12872]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12874]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
INFO: [Synth 8-4471] merging register 'sub88248/res_0_reg[17:0]' into 'add88218/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub88263/res_0_reg[17:0]' into 'add88233/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub88308/res_0_reg[17:0]' into 'add88278/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub88323/res_0_reg[17:0]' into 'add88293/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub88456/res_0_reg[17:0]' into 'add88426/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub88471/res_0_reg[17:0]' into 'add88441/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub88516/res_0_reg[17:0]' into 'add88486/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub88531/res_0_reg[17:0]' into 'add88501/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub88776/res_0_reg[17:0]' into 'add88746/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub88791/res_0_reg[17:0]' into 'add88761/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub88836/res_0_reg[17:0]' into 'add88806/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub88851/res_0_reg[17:0]' into 'add88821/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub89042/res_0_reg[17:0]' into 'add89012/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub89057/res_0_reg[17:0]' into 'add89027/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub89102/res_0_reg[17:0]' into 'add89072/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub89117/res_0_reg[17:0]' into 'add89087/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub88344/res_0_reg[17:0]' into 'add88330/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub88351/res_0_reg[17:0]' into 'add88337/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub88388/res_0_reg[17:0]' into 'add88374/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'add88395/res_0_reg[17:0]' into 'sub88381/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
INFO: [Synth 8-4471] merging register 'add88538/res_0_reg[17:0]' into 'sub88552/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
INFO: [Synth 8-4471] merging register 'add88545/res_0_reg[17:0]' into 'sub88559/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
INFO: [Synth 8-4471] merging register 'sub88624/res_0_reg[17:0]' into 'add88610/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'add88631/res_0_reg[17:0]' into 'sub88617/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
INFO: [Synth 8-4471] merging register 'sub88872/res_0_reg[17:0]' into 'add88858/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub88879/res_0_reg[17:0]' into 'add88865/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub88917/res_0_reg[17:0]' into 'add88903/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'add88924/res_0_reg[17:0]' into 'sub88910/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
INFO: [Synth 8-4471] merging register 'add89124/res_0_reg[17:0]' into 'sub89138/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
INFO: [Synth 8-4471] merging register 'add89131/res_0_reg[17:0]' into 'sub89145/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
INFO: [Synth 8-4471] merging register 'sub89211/res_0_reg[17:0]' into 'add89197/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'add89218/res_0_reg[17:0]' into 'sub89204/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
INFO: [Synth 8-4471] merging register 'tm30_reg[17:0]' into 'tm24_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12477]
INFO: [Synth 8-4471] merging register 'tm31_reg[17:0]' into 'tm25_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12493]
INFO: [Synth 8-4471] merging register 'tm32_reg[17:0]' into 'tm26_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12312]
INFO: [Synth 8-4471] merging register 'tm33_reg[17:0]' into 'tm27_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12478]
INFO: [Synth 8-4471] merging register 'tm34_reg[17:0]' into 'tm28_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12494]
INFO: [Synth 8-4471] merging register 'tm35_reg[17:0]' into 'tm29_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12313]
INFO: [Synth 8-4471] merging register 'tm42_reg[17:0]' into 'tm36_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12481]
INFO: [Synth 8-4471] merging register 'tm43_reg[17:0]' into 'tm37_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12497]
INFO: [Synth 8-4471] merging register 'tm44_reg[17:0]' into 'tm38_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12316]
INFO: [Synth 8-4471] merging register 'tm45_reg[17:0]' into 'tm39_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12482]
INFO: [Synth 8-4471] merging register 'tm46_reg[17:0]' into 'tm40_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12498]
INFO: [Synth 8-4471] merging register 'tm47_reg[17:0]' into 'tm41_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12317]
INFO: [Synth 8-4471] merging register 'tm60_reg[17:0]' into 'tm57_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12487]
INFO: [Synth 8-4471] merging register 'tm61_reg[17:0]' into 'tm58_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12503]
INFO: [Synth 8-4471] merging register 'tm62_reg[17:0]' into 'tm59_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12328]
INFO: [Synth 8-4471] merging register 'sub88587/res_0_reg[17:0]' into 'add88580/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub88952/res_0_reg[17:0]' into 'add88945/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'add88980/res_0_reg[17:0]' into 'sub88973/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
INFO: [Synth 8-4471] merging register 'add89173/res_0_reg[17:0]' into 'sub89166/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
INFO: [Synth 8-4471] merging register 'm88576/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' into 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8627]
INFO: [Synth 8-4471] merging register 'm88574/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' into 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8626]
INFO: [Synth 8-4471] merging register 'm88576/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' into 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8626]
INFO: [Synth 8-4471] merging register 'm88574/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' into 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8627]
INFO: [Synth 8-4471] merging register 'm88580/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' into 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8627]
INFO: [Synth 8-4471] merging register 'm88580/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' into 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8626]
INFO: [Synth 8-4471] merging register 'm88590/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' into 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8626]
INFO: [Synth 8-4471] merging register 'm88588/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' into 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8626]
INFO: [Synth 8-4471] merging register 'm88590/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' into 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8627]
INFO: [Synth 8-4471] merging register 'm88588/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg[35:0]' into 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8627]
INFO: [Synth 8-4471] merging register 'sub88715/res_0_reg[17:0]' into 'add88652/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'add88694/res_0_reg[17:0]' into 'sub88673/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
INFO: [Synth 8-4471] merging register 'sub88973/res_0_reg[17:0]' into 'add88945/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
INFO: [Synth 8-4471] merging register 'sub89302/res_0_reg[17:0]' into 'add89239/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'add89281/res_0_reg[17:0]' into 'sub89260/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8626]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8626]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8626]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8626]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8626]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8627]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8626]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8626]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8627]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8626]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8626]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8627]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8626]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8626]
DSP Report: Generating DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub88910/res_0_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register add88903/res_0_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub89138/res_0_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub89145/res_0_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register add89197/res_0_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register sub89204/res_0_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub88559/res_0_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub88552/res_0_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register sub88617/res_0_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register add88610/res_0_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register add88610/res_0_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register sub88617/res_0_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register sub89204/res_0_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register add89197/res_0_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
INFO: [Synth 8-4471] merging register 'sub89366/res_0_reg[17:0]' into 'add89336/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub89381/res_0_reg[17:0]' into 'add89351/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub89426/res_0_reg[17:0]' into 'add89396/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub89441/res_0_reg[17:0]' into 'add89411/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub89574/res_0_reg[17:0]' into 'add89544/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub89589/res_0_reg[17:0]' into 'add89559/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub89634/res_0_reg[17:0]' into 'add89604/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub89649/res_0_reg[17:0]' into 'add89619/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Synth 8-4471] merging register 'sub89782/res_0_reg[17:0]' into 'add89752/res_0_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8687]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'm88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8626]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8626]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8626]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8627]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8627]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8627]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8626]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8627]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8626]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8626]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8626]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8627]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8626]
WARNING: [Synth 8-3936] Found unconnected internal register 'm88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg' and it is trimmed from '36' to '35' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8627]
DSP Report: Generating DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register add98754/res_0_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub98747/res_0_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88578/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub98989/res_0_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub98982/res_0_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88582/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register add99048/res_0_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register sub99041/res_0_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88584/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub98403/res_0_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xb505).
DSP Report: register sub98396/res_0_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88566/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register add98461/res_0_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register sub98454/res_0_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88570/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register add98461/res_0_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register sub98454/res_0_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88572/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: Generating DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg, operation Mode is: C+A2*(B:0x61f8).
DSP Report: register add99048/res_0_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: register m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resb_reg.
DSP Report: Generating DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg, operation Mode is: C+A2*(B:0xec83).
DSP Report: register sub99041/res_0_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: register m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
DSP Report: operator m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa0 is absorbed into DSP m88586/dsp_signed_mult_18x18_unit_18_36_0_inst/reg_resa_reg.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_9_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register reg_A_9_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register reg_A_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register reg_A_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register reg_A_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register reg_A_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register reg_A_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register reg_A_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_16_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: register reg_A_16_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_17_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: register reg_A_17_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_18_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: register reg_A_18_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_19_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: register reg_A_19_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_20_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: register reg_A_20_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_21_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: register reg_A_21_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_22_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: register reg_A_22_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_23_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: register reg_A_23_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_24_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: register reg_A_24_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_25_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: register reg_A_25_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_26_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: register reg_A_26_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_27_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: register reg_A_27_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_28_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: register reg_A_28_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_29_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: register reg_A_29_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_30_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: register reg_A_30_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_31_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: register reg_A_31_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'Wixr_real_buffer/addrs_1_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24335]
WARNING: [Synth 8-3936] Found unconnected internal register 'Wixr_real_buffer/addrs_0_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:24334]
WARNING: [Synth 8-3936] Found unconnected internal register 'weight_buffer_18_16_2_64_Wic_0_inst/addrs_0_reg' and it is trimmed from '6' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:4375]
WARNING: [Synth 8-3936] Found unconnected internal register 'weight_buffer_18_16_2_64_Wic_0_inst/addrs_1_reg' and it is trimmed from '6' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:4376]
WARNING: [Synth 8-3936] Found unconnected internal register 'raddrs_0_reg' and it is trimmed from '6' to '3' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:13297]
WARNING: [Synth 8-3331] design stage2_Ct_buffer_18_2_16_64 has unconnected port o_valid
warning: Removed RAM Wixr_real_buffer/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Wixr_real_buffer/ram_inst_0/ram_reg was removed. 
warning: Removed RAM Wixr_real_buffer/ram_inst_1/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Wixr_real_buffer/ram_inst_1/ram_reg was removed. 
warning: Removed RAM Wixr_imag_buffer/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Wixr_imag_buffer/ram_inst_0/ram_reg was removed. 
warning: Removed RAM Wixr_imag_buffer/ram_inst_1/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Wixr_imag_buffer/ram_inst_1/ram_reg was removed. 
warning: Removed RAM Wfxr_real_buffer/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Wfxr_real_buffer/ram_inst_0/ram_reg was removed. 
warning: Removed RAM Wfxr_real_buffer/ram_inst_1/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Wfxr_real_buffer/ram_inst_1/ram_reg was removed. 
warning: Removed RAM Wfxr_imag_buffer/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Wfxr_imag_buffer/ram_inst_0/ram_reg was removed. 
warning: Removed RAM Wfxr_imag_buffer/ram_inst_1/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Wfxr_imag_buffer/ram_inst_1/ram_reg was removed. 
warning: Removed RAM Woxr_real_buffer/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Woxr_real_buffer/ram_inst_0/ram_reg was removed. 
warning: Removed RAM Woxr_real_buffer/ram_inst_1/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Woxr_real_buffer/ram_inst_1/ram_reg was removed. 
warning: Removed RAM Woxr_imag_buffer/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Woxr_imag_buffer/ram_inst_0/ram_reg was removed. 
warning: Removed RAM Woxr_imag_buffer/ram_inst_1/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Woxr_imag_buffer/ram_inst_1/ram_reg was removed. 
warning: Removed RAM Wcxr_real_buffer/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Wcxr_real_buffer/ram_inst_0/ram_reg was removed. 
warning: Removed RAM Wcxr_real_buffer/ram_inst_1/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Wcxr_real_buffer/ram_inst_1/ram_reg was removed. 
warning: Removed RAM Wcxr_imag_buffer/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Wcxr_imag_buffer/ram_inst_0/ram_reg was removed. 
warning: Removed RAM Wcxr_imag_buffer/ram_inst_1/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Wcxr_imag_buffer/ram_inst_1/ram_reg was removed. 
warning: Removed RAM weight_buffer_18_16_2_64_Wic_0_inst/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_18_16_2_64_Wic_0_inst/ram_inst_0/ram_reg was removed. 
warning: Removed RAM weight_buffer_18_16_2_64_Wic_0_inst/ram_inst_1/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_18_16_2_64_Wic_0_inst/ram_inst_1/ram_reg was removed. 
warning: Removed RAM weight_buffer_18_16_2_64_bi_0_inst/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_18_16_2_64_bi_0_inst/ram_inst_0/ram_reg was removed. 
warning: Removed RAM weight_buffer_18_16_2_64_bi_0_inst/ram_inst_1/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_18_16_2_64_bi_0_inst/ram_inst_1/ram_reg was removed. 
warning: Removed RAM weight_buffer_18_16_2_64_Wfc_0_inst/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_18_16_2_64_Wfc_0_inst/ram_inst_0/ram_reg was removed. 
warning: Removed RAM weight_buffer_18_16_2_64_Wfc_0_inst/ram_inst_1/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_18_16_2_64_Wfc_0_inst/ram_inst_1/ram_reg was removed. 
warning: Removed RAM weight_buffer_18_16_2_64_bf_0_inst/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_18_16_2_64_bf_0_inst/ram_inst_0/ram_reg was removed. 
warning: Removed RAM weight_buffer_18_16_2_64_bf_0_inst/ram_inst_1/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_18_16_2_64_bf_0_inst/ram_inst_1/ram_reg was removed. 
warning: Removed RAM weight_buffer_18_16_2_64_Woc_0_inst/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_18_16_2_64_Woc_0_inst/ram_inst_0/ram_reg was removed. 
warning: Removed RAM weight_buffer_18_16_2_64_Woc_0_inst/ram_inst_1/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_18_16_2_64_Woc_0_inst/ram_inst_1/ram_reg was removed. 
warning: Removed RAM weight_buffer_18_16_2_64_bo_0_inst/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_18_16_2_64_bo_0_inst/ram_inst_0/ram_reg was removed. 
warning: Removed RAM weight_buffer_18_16_2_64_bo_0_inst/ram_inst_1/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_18_16_2_64_bo_0_inst/ram_inst_1/ram_reg was removed. 
warning: Removed RAM weight_buffer_18_16_2_64_bc_0_inst/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_18_16_2_64_bc_0_inst/ram_inst_0/ram_reg was removed. 
warning: Removed RAM weight_buffer_18_16_2_64_bc_0_inst/ram_inst_1/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element weight_buffer_18_16_2_64_bc_0_inst/ram_inst_1/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element ram_288_0_64_inst_0/u_dual_port_ram/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element ram_288_0_64_inst_1/u_dual_port_ram/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element ram_288_0_64_inst/u_dual_port_ram/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element ram_288_0_42_inst/u_dual_port_ram/ram_reg was removed. 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:23 . Memory (MB): peak = 2149.211 ; gain = 717.105 ; free physical = 234744 ; free virtual = 299252
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 922, Available = 220. Use report_utilization command for details.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_A_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/reg_B_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/reg_A_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_B_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/reg_B_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/reg_A_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_0_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/reg_B_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/reg_A_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/reg_B_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/reg_A_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/reg_B_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/reg_A_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_real/reg_B_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/reg_A_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_real/reg_B_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/reg_A_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_real/reg_B_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/reg_A_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_imag_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/reg_B_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/reg_A_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/reg_B_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/reg_A_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/reg_B_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/reg_A_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/reg_B_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/reg_A_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/reg_B_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_real/reg_A_0_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/reg_B_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_real/reg_A_1_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/reg_B_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_real/reg_A_2_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/reg_B_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_real/reg_A_3_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_imag/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP elementwise_mult_core_18_1810_9_1_inst_1_real_real/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'dft_16_top_18_inst/codeBlock88206_18_inst/sub88910/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
WARNING: [Synth 8-3936] Found unconnected internal register 'dft_16_top_18_inst/codeBlock88206_18_inst/add88903/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
WARNING: [Synth 8-3936] Found unconnected internal register 'dft_16_top_18_inst/codeBlock88206_18_inst/sub89138/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
WARNING: [Synth 8-3936] Found unconnected internal register 'dft_16_top_18_inst/codeBlock88206_18_inst/add89197/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
WARNING: [Synth 8-3936] Found unconnected internal register 'dft_16_top_18_inst/codeBlock88206_18_inst/sub89204/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
WARNING: [Synth 8-3936] Found unconnected internal register 'dft_16_top_18_inst/codeBlock88206_18_inst/sub88552/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
WARNING: [Synth 8-3936] Found unconnected internal register 'dft_16_top_18_inst/codeBlock88206_18_inst/sub88617/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
WARNING: [Synth 8-3936] Found unconnected internal register 'dft_16_top_18_inst/codeBlock88206_18_inst/add88610/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
WARNING: [Synth 8-3936] Found unconnected internal register 'codeBlock98050_18_inst/add98754/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
WARNING: [Synth 8-3936] Found unconnected internal register 'codeBlock98050_18_inst/sub98747/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
WARNING: [Synth 8-3936] Found unconnected internal register 'codeBlock98050_18_inst/sub98989/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
WARNING: [Synth 8-3936] Found unconnected internal register 'codeBlock98050_18_inst/sub98982/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
WARNING: [Synth 8-3936] Found unconnected internal register 'codeBlock98050_18_inst/add99048/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
WARNING: [Synth 8-3936] Found unconnected internal register 'codeBlock98050_18_inst/sub99041/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
WARNING: [Synth 8-3936] Found unconnected internal register 'codeBlock98050_18_inst/sub98403/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
WARNING: [Synth 8-3936] Found unconnected internal register 'codeBlock98050_18_inst/sub98396/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
WARNING: [Synth 8-3936] Found unconnected internal register 'codeBlock98050_18_inst/add98461/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
WARNING: [Synth 8-3936] Found unconnected internal register 'codeBlock98050_18_inst/sub98454/res_0_reg' and it is trimmed from '18' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:8565]
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register reg_A_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register reg_A_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register reg_A_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register reg_A_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register reg_A_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register reg_A_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_16_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: register reg_A_16_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_17_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: register reg_A_17_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_18_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: register reg_A_18_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_19_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: register reg_A_19_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                             | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|stage2_Ct_buffer_18_2_16_64_inst        | ram_288_0_64_inst_0/u_dual_port_ram/ram_reg | 8 x 288(READ_FIRST)    | W |   | 8 x 288(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|stage2_Ct_buffer_18_2_16_64_inst        | ram_288_0_64_inst_1/u_dual_port_ram/ram_reg | 8 x 288(READ_FIRST)    | W |   | 8 x 288(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|stage2_mt_buffer_18_2_16_64_32_inst     | ram_288_0_64_inst/u_dual_port_ram/ram_reg   | 8 x 288(READ_FIRST)    | W |   | 8 x 288(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|stage3_X_Y_buffer_18_16_2_10_32_64_inst | ram_288_0_42_inst/u_dual_port_ram/ram_reg   | 8 x 288(READ_FIRST)    | W |   | 8 x 288(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
+----------------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_1810_9_1   | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock88206_18                   | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0xb505) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0x61f8) | 17     | 15     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|codeBlock98050_18                   | C+A2*(B:0xec83) | 17     | 16     | 35     | -      | 35     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')'    | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)'    | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
+------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/stage2_Ct_buffer_18_2_16_64_inst/ram_288_0_64_inst_0/u_dual_port_ram/i_/i_/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage2_Ct_buffer_18_2_16_64_inst/ram_288_0_64_inst_0/u_dual_port_ram/i_/i_/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage2_Ct_buffer_18_2_16_64_inst/ram_288_0_64_inst_0/u_dual_port_ram/i_/i_/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage2_Ct_buffer_18_2_16_64_inst/ram_288_0_64_inst_0/u_dual_port_ram/i_/i_/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage2_Ct_buffer_18_2_16_64_inst/ram_288_0_64_inst_1/u_dual_port_ram/i_/i_/ram_288_0_64_inst_1/u_dual_port_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage2_Ct_buffer_18_2_16_64_inst/ram_288_0_64_inst_1/u_dual_port_ram/i_/i_/ram_288_0_64_inst_1/u_dual_port_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage2_Ct_buffer_18_2_16_64_inst/ram_288_0_64_inst_1/u_dual_port_ram/i_/i_/ram_288_0_64_inst_1/u_dual_port_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage2_Ct_buffer_18_2_16_64_inst/ram_288_0_64_inst_1/u_dual_port_ram/i_/i_/ram_288_0_64_inst_1/u_dual_port_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage2_mt_buffer_18_2_16_64_32_inst/i_0/ram_288_0_64_inst/u_dual_port_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage2_mt_buffer_18_2_16_64_32_inst/i_0/ram_288_0_64_inst/u_dual_port_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage2_mt_buffer_18_2_16_64_32_inst/i_0/ram_288_0_64_inst/u_dual_port_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage2_mt_buffer_18_2_16_64_32_inst/i_0/ram_288_0_64_inst/u_dual_port_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage3_X_Y_buffer_18_16_2_10_32_64_inst/i_0/ram_288_0_42_inst/u_dual_port_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage3_X_Y_buffer_18_16_2_10_32_64_inst/i_0/ram_288_0_42_inst/u_dual_port_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage3_X_Y_buffer_18_16_2_10_32_64_inst/i_0/ram_288_0_42_inst/u_dual_port_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage3_X_Y_buffer_18_16_2_10_32_64_inst/i_0/ram_288_0_42_inst/u_dual_port_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------------------------------------------------+------------+----------+
|      |RTL Partition                                           |Replication |Instances |
+------+--------------------------------------------------------+------------+----------+
|1     |c_matrix_vec_mult_core_18_10_16_2_1__GBM0               |           3|     51112|
|2     |c_matrix_vec_mult_core_18_10_16_2_1__GBM1               |           5|     55202|
|3     |c_matrix_vec_mult_core_18_10_16_2_1__GBM2               |           5|     19594|
|4     |idft_16_top_18                                          |          10|     14191|
|5     |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42__GC0 |           4|      5474|
|6     |C_LSTM_stage_1_18_10_160_512_2_16_1__GC0                |           1|         3|
|7     |elementwise_mult_core_18_18_10_32_1                     |           6|     46741|
|8     |lstm_gate_18_10_32_1__GCBM0                             |           3|     19262|
|9     |lstm_gate_18_10_32_1__GCBM1                             |           3|      7925|
|10    |lstm_gate_18_10_32_1__GCBM2                             |           3|      7925|
|11    |lstm_gate_18_10_32_1__GCBM3                             |           3|     11892|
|12    |lstm_gate_18_10_32_1__GCBM4                             |           3|     13874|
|13    |lstm_gate_18_10_32_1__GCBM5                             |           3|     17848|
|14    |output_activation_18_10_32_1__GB0                       |           1|     22287|
|15    |output_activation_18_10_32_1__GB1                       |           1|      7925|
|16    |output_activation_18_10_32_1__GB2                       |           1|      9910|
|17    |output_activation_18_10_32_1__GB3                       |           1|     11892|
|18    |output_activation_18_10_32_1__GB4                       |           1|     13884|
|19    |C_LSTM_stage_2_18_10_32_1__GCB0                         |           1|     26273|
|20    |C_LSTM_stage_2_18_10_32_1__GCB1                         |           1|      7929|
|21    |C_LSTM_stage_2_18_10_32_1__GCB2                         |           1|      9915|
|22    |C_LSTM_stage_2_18_10_32_1__GCB3                         |           1|     13881|
|23    |C_LSTM_stage_2_18_10_32_1__GCB4                         |           1|     16497|
|24    |C_LSTM_stage_2_18_10_32_1__GCB5                         |           1|     31682|
|25    |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64__GC0 |           1|      5474|
|26    |C_LSTM_stage_3_18_10_64_2048_2_16_1__GC0                |           1|       868|
|27    |C_LSTM_datapath__GC0                                    |           1|     18045|
|28    |c_matrix_vec_mult_core_18_10_16_2_1__GBM0__1            |           2|     59720|
+------+--------------------------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:02:19 . Memory (MB): peak = 2149.211 ; gain = 717.105 ; free physical = 235406 ; free virtual = 299975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                             | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|stage2_Ct_buffer_18_2_16_64_inst        | ram_288_0_64_inst_0/u_dual_port_ram/ram_reg | 8 x 288(READ_FIRST)    | W |   | 8 x 288(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|stage2_Ct_buffer_18_2_16_64_inst        | ram_288_0_64_inst_1/u_dual_port_ram/ram_reg | 8 x 288(READ_FIRST)    | W |   | 8 x 288(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|stage2_mt_buffer_18_2_16_64_32_inst     | ram_288_0_64_inst/u_dual_port_ram/ram_reg   | 8 x 288(READ_FIRST)    | W |   | 8 x 288(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
|stage3_X_Y_buffer_18_16_2_10_32_64_inst | ram_288_0_42_inst/u_dual_port_ram/ram_reg   | 8 x 288(READ_FIRST)    | W |   | 8 x 288(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      | 
+----------------------------------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------------+------------+----------+
|      |RTL Partition                                           |Replication |Instances |
+------+--------------------------------------------------------+------------+----------+
|1     |c_matrix_vec_mult_core_18_10_16_2_1__GBM0               |           3|     22775|
|2     |c_matrix_vec_mult_core_18_10_16_2_1__GBM1               |           5|     24282|
|3     |c_matrix_vec_mult_core_18_10_16_2_1__GBM2               |           2|     10265|
|4     |idft_16_top_18                                          |           5|     11219|
|5     |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42__GC0 |           4|      4941|
|6     |C_LSTM_stage_1_18_10_160_512_2_16_1__GC0                |           1|         3|
|7     |elementwise_mult_core_18_18_10_32_1                     |           2|     20147|
|8     |lstm_gate_18_10_32_1__GCBM0                             |           2|     16897|
|9     |lstm_gate_18_10_32_1__GCBM1                             |           3|      7925|
|10    |lstm_gate_18_10_32_1__GCBM2                             |           3|      7925|
|11    |lstm_gate_18_10_32_1__GCBM3                             |           3|     11892|
|12    |lstm_gate_18_10_32_1__GCBM4                             |           3|     13874|
|13    |lstm_gate_18_10_32_1__GCBM5                             |           2|     13977|
|14    |output_activation_18_10_32_1__GB0                       |           1|     16490|
|15    |output_activation_18_10_32_1__GB1                       |           1|      7925|
|16    |output_activation_18_10_32_1__GB2                       |           1|      9910|
|17    |output_activation_18_10_32_1__GB3                       |           1|     11892|
|18    |output_activation_18_10_32_1__GB4                       |           1|     10871|
|19    |C_LSTM_stage_2_18_10_32_1__GCB0                         |           1|     22769|
|20    |C_LSTM_stage_2_18_10_32_1__GCB1                         |           1|      7929|
|21    |C_LSTM_stage_2_18_10_32_1__GCB2                         |           1|      9915|
|22    |C_LSTM_stage_2_18_10_32_1__GCB3                         |           1|     13881|
|23    |C_LSTM_stage_2_18_10_32_1__GCB4                         |           1|     16497|
|24    |C_LSTM_stage_2_18_10_32_1__GCB5                         |           1|     26242|
|25    |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64__GC0 |           1|      4941|
|26    |C_LSTM_stage_3_18_10_64_2048_2_16_1__GC0                |           1|       868|
|27    |C_LSTM_datapath__GC0                                    |           1|     11885|
|28    |c_matrix_vec_mult_core_18_10_16_2_1__GBM0__1            |           2|     26211|
|29    |idft_16_top_18__1                                       |           5|     11210|
|30    |lstm_gate_18_10_32_1__GCBM5__1                          |           1|     13987|
|31    |lstm_gate_18_10_32_1__GCBM0__1                          |           1|     16900|
|32    |elementwise_mult_core_18_18_10_32_1__1                  |           1|     20154|
|33    |elementwise_mult_core_18_18_10_32_1__2                  |           3|     43663|
|34    |c_matrix_vec_mult_core_18_10_16_2_1__GBM2__1            |           3|     10277|
+------+--------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ram_288_0_64_inst_1/u_dual_port_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ram_288_0_64_inst_1/u_dual_port_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ram_288_0_64_inst_1/u_dual_port_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/ram_288_0_64_inst_1/u_dual_port_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage2_mt_buffer_18_2_16_64_32_inst/ram_288_0_64_inst/u_dual_port_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage2_mt_buffer_18_2_16_64_32_inst/ram_288_0_64_inst/u_dual_port_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage2_mt_buffer_18_2_16_64_32_inst/ram_288_0_64_inst/u_dual_port_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/stage2_mt_buffer_18_2_16_64_32_inst/ram_288_0_64_inst/u_dual_port_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12873]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12873]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12873]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12873]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12873]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12873]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:07 ; elapsed = 00:02:41 . Memory (MB): peak = 2175.191 ; gain = 743.086 ; free physical = 234852 ; free virtual = 299450
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------------+------------+----------+
|      |RTL Partition                                              |Replication |Instances |
+------+-----------------------------------------------------------+------------+----------+
|1     |c_matrix_vec_mult_core_18_10_16_2_1__GBM0                  |           3|      6362|
|2     |c_matrix_vec_mult_core_18_10_16_2_1__GBM1                  |           5|      6366|
|3     |c_matrix_vec_mult_core_18_10_16_2_1__GBM2                  |           2|      6112|
|4     |idft_16_top_18                                             |           5|      6597|
|5     |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42__GC0    |           1|      3840|
|6     |C_LSTM_stage_1_18_10_160_512_2_16_1__GC0                   |           1|         1|
|7     |elementwise_mult_core_18_18_10_32_1                        |           2|      4593|
|8     |lstm_gate_18_10_32_1__GCBM0                                |           2|     14320|
|9     |lstm_gate_18_10_32_1__GCBM1                                |           1|      2397|
|10    |lstm_gate_18_10_32_1__GCBM2                                |           1|      2397|
|11    |lstm_gate_18_10_32_1__GCBM3                                |           3|      3600|
|12    |lstm_gate_18_10_32_1__GCBM4                                |           3|      4200|
|13    |lstm_gate_18_10_32_1__GCBM5                                |           2|      5400|
|14    |output_activation_18_10_32_1__GB0                          |           1|      6886|
|15    |output_activation_18_10_32_1__GB1                          |           1|      2397|
|16    |output_activation_18_10_32_1__GB2                          |           1|      3000|
|17    |output_activation_18_10_32_1__GB3                          |           1|      3600|
|18    |output_activation_18_10_32_1__GB4                          |           1|      4200|
|19    |C_LSTM_stage_2_18_10_32_1__GCB0                            |           1|     10228|
|20    |C_LSTM_stage_2_18_10_32_1__GCB1                            |           1|      2581|
|21    |C_LSTM_stage_2_18_10_32_1__GCB2                            |           1|      3230|
|22    |C_LSTM_stage_2_18_10_32_1__GCB3                            |           1|      4522|
|23    |C_LSTM_stage_2_18_10_32_1__GCB4                            |           1|     11149|
|24    |C_LSTM_stage_2_18_10_32_1__GCB5                            |           1|     26242|
|25    |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64__GC0    |           1|      3840|
|26    |C_LSTM_stage_3_18_10_64_2048_2_16_1__GC0                   |           1|       869|
|27    |C_LSTM_datapath__GC0                                       |           1|      7969|
|28    |c_matrix_vec_mult_core_18_10_16_2_1__GBM0__1               |           2|      6790|
|29    |idft_16_top_18__1                                          |           5|      6588|
|30    |lstm_gate_18_10_32_1__GCBM5__1                             |           1|      5409|
|31    |lstm_gate_18_10_32_1__GCBM0__1                             |           1|     14323|
|32    |elementwise_mult_core_18_18_10_32_1__1                     |           1|      4600|
|33    |elementwise_mult_core_18_18_10_32_1__2                     |           3|     12118|
|34    |c_matrix_vec_mult_core_18_10_16_2_1__GBM2__1               |           3|      6124|
|35    |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42__GC0__1 |           1|      3840|
|36    |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42__GC0__2 |           1|      3840|
|37    |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42__GC0__3 |           1|      3840|
|38    |lstm_gate_18_10_32_1__GCBM1__1                             |           1|      2397|
|39    |lstm_gate_18_10_32_1__GCBM2__1                             |           1|      2397|
|40    |lstm_gate_18_10_32_1__GCBM1__2                             |           1|      2397|
|41    |lstm_gate_18_10_32_1__GCBM2__2                             |           1|      2397|
+------+-----------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12873]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12873]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12873]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12873]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12873]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12873]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12873]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12873]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12873]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12873]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12873]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12873]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12873]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12873]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12873]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12873]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12873]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12871]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium.v:12873]
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_0/u_dual_port_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_1/u_dual_port_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_1/u_dual_port_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_1/u_dual_port_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_288_0_64_inst_1/u_dual_port_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6064] Net \stage3_X_Y_buffer_18_16_2_10_32_64_inst/wen  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:52 ; elapsed = 00:03:30 . Memory (MB): peak = 2688.461 ; gain = 1256.355 ; free physical = 235812 ; free virtual = 300812
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:55 ; elapsed = 00:03:33 . Memory (MB): peak = 2688.461 ; gain = 1256.355 ; free physical = 235653 ; free virtual = 300764
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:20 ; elapsed = 00:03:58 . Memory (MB): peak = 2688.461 ; gain = 1256.355 ; free physical = 235567 ; free virtual = 300502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:22 ; elapsed = 00:04:00 . Memory (MB): peak = 2688.461 ; gain = 1256.355 ; free physical = 235616 ; free virtual = 300552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:24 ; elapsed = 00:04:03 . Memory (MB): peak = 2688.461 ; gain = 1256.355 ; free physical = 235532 ; free virtual = 300469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:26 ; elapsed = 00:04:04 . Memory (MB): peak = 2688.461 ; gain = 1256.355 ; free physical = 235519 ; free virtual = 300456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                                                                                                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X24_reg[17]                             | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X8_reg[17]                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X16_reg[17]                             | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X21_reg[17]                             | 4      | 18    | NO           | YES                | NO                | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X3_reg[0]                               | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[0]                               | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[0]                               | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X24_reg[17]                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X8_reg[17]                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X25_reg[17]                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X9_reg[17]                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X20_reg[17]                                                                   | 4      | 18    | NO           | YES                | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X2_reg[0]                                                                     | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X16_reg[0]                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X0_reg[0]                                                                     | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X24_reg[17]                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X8_reg[17]                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X25_reg[17]                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X9_reg[17]                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X20_reg[17]                                                                   | 4      | 18    | NO           | YES                | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X2_reg[0]                                                                     | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X16_reg[0]                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X0_reg[0]                                                                     | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X24_reg[17]                            | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X8_reg[17]                             | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X16_reg[17]                            | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X21_reg[17]                            | 4      | 18    | NO           | YES                | NO                | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X3_reg[0]                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[0]                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[0]                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X24_reg[17]                                                                  | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X8_reg[17]                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X25_reg[17]                                                                  | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X9_reg[17]                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X20_reg[17]                                                                  | 4      | 18    | NO           | YES                | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X2_reg[0]                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X16_reg[0]                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X0_reg[0]                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X24_reg[17]                                                                  | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X8_reg[17]                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X25_reg[17]                                                                  | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X9_reg[17]                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X20_reg[17]                                                                  | 4      | 18    | NO           | YES                | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X2_reg[0]                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X16_reg[0]                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X0_reg[0]                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X24_reg[17]                            | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X8_reg[17]                             | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X16_reg[17]                            | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X21_reg[17]                            | 4      | 18    | NO           | YES                | NO                | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X3_reg[0]                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[0]                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[0]                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X24_reg[17]                                                                  | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X8_reg[17]                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X25_reg[17]                                                                  | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X9_reg[17]                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X20_reg[17]                                                                  | 4      | 18    | NO           | YES                | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X2_reg[0]                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X16_reg[0]                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X0_reg[0]                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X24_reg[17]                                                                  | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X8_reg[17]                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X25_reg[17]                                                                  | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X9_reg[17]                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X20_reg[17]                                                                  | 4      | 18    | NO           | YES                | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X2_reg[0]                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X16_reg[0]                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X0_reg[0]                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X24_reg[17]                        | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X8_reg[17]                         | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X16_reg[17]                        | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X21_reg[17]                        | 4      | 18    | NO           | YES                | NO                | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X3_reg[0]                          | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[0]                          | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[0]                          | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X24_reg[17]                                                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X8_reg[17]                                                               | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X25_reg[17]                                                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X9_reg[17]                                                               | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X20_reg[17]                                                              | 4      | 18    | NO           | YES                | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X2_reg[0]                                                                | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X16_reg[0]                                                               | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X0_reg[0]                                                                | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X24_reg[17]                                                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X8_reg[17]                                                               | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X25_reg[17]                                                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X9_reg[17]                                                               | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X20_reg[17]                                                              | 4      | 18    | NO           | YES                | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X2_reg[0]                                                                | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X16_reg[0]                                                               | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X0_reg[0]                                                                | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_2_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X24_reg[17]                                             | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_2_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X8_reg[17]                                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_2_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X16_reg[17]                                             | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_2_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X21_reg[17]                                             | 4      | 18    | NO           | YES                | NO                | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_2_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X3_reg[0]                                               | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_2_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X2_reg[0]                                               | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_2_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/X0_reg[0]                                               | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_2_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X24_reg[17]                                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_2_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X8_reg[17]                                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_2_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X25_reg[17]                                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_2_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X9_reg[17]                                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_2_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X20_reg[17]                                                                                   | 4      | 18    | NO           | YES                | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_2_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X2_reg[0]                                                                                     | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_2_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X16_reg[0]                                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_2_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/X0_reg[0]                                                                                     | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_2_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X24_reg[17]                                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_2_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X8_reg[17]                                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_2_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X25_reg[17]                                                                                   | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_2_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X9_reg[17]                                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_2_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X20_reg[17]                                                                                   | 4      | 18    | NO           | YES                | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_2_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X2_reg[0]                                                                                     | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_2_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X16_reg[0]                                                                                    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_2_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst/idft_16_top_18_inst_1/codeBlock99168_18_inst/X0_reg[0]                                                                                     | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/reg_i_valid_reg                                                              | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/elementwise_sub_core_18_18_9_inst_0/valid_C_reg                              | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_1/reg_A_22_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_1/reg_A_23_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_1/reg_A_21_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_1/reg_A_20_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_1/reg_A_19_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_1/reg_A_18_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_1/reg_A_17_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_1/reg_A_16_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_1/reg_A_7_reg[0]                                                                                                                                | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_1/reg_A_6_reg[0]                                                                                                                                | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_1/reg_A_5_reg[0]                                                                                                                                | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_1/reg_A_4_reg[0]                                                                                                                                | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_1/reg_A_3_reg[0]                                                                                                                                | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_1/reg_A_2_reg[0]                                                                                                                                | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_1/reg_A_1_reg[0]                                                                                                                                | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_1/reg_A_0_reg[0]                                                                                                                                | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_0_reg[16]                                                                                                                               | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_1_reg[16]                                                                                                                               | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_2_reg[16]                                                                                                                               | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_3_reg[16]                                                                                                                               | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_4_reg[16]                                                                                                                               | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_5_reg[16]                                                                                                                               | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_6_reg[16]                                                                                                                               | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_7_reg[16]                                                                                                                               | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_8_reg[16]                                                                                                                               | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_9_reg[16]                                                                                                                               | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_10_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_11_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_12_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_13_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_14_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_15_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_16_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_17_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_18_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_19_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_20_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_21_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_22_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_23_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_24_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_25_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_26_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_27_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_28_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_29_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_30_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_31_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_mult_core_18_18_10_32_1_mult/fp_rounding_unit_1_37_10_inst0/valid_reg_reg                                                                                            | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_1/reg_A_22_reg[0]                                                                                                                              | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_1/reg_A_23_reg[0]                                                                                                                              | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_1/reg_A_21_reg[0]                                                                                                                              | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_1/reg_A_20_reg[0]                                                                                                                              | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_1/reg_A_19_reg[0]                                                                                                                              | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_1/reg_A_18_reg[0]                                                                                                                              | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_1/reg_A_17_reg[0]                                                                                                                              | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_1/reg_A_16_reg[0]                                                                                                                              | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_1/reg_A_7_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_1/reg_A_6_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_1/reg_A_5_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_1/reg_A_4_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_1/reg_A_3_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_1/reg_A_2_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_1/reg_A_1_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_1/reg_A_0_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_0_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_1_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_2_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_3_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_4_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_5_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_6_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_7_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_8_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_9_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_10_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_11_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_12_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_13_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_14_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_15_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_16_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_17_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_18_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_19_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_20_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_21_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_22_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_23_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_24_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_25_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_26_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_27_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_28_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_29_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_30_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_31_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_forget/sigmoid_core_18_18_10_32_1_inst_0/valid_y_reg                                                                                                                                    | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_1/reg_A_22_reg[0]                                                                                                                              | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_1/reg_A_23_reg[0]                                                                                                                              | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_1/reg_A_21_reg[0]                                                                                                                              | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_1/reg_A_20_reg[0]                                                                                                                              | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_1/reg_A_19_reg[0]                                                                                                                              | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_1/reg_A_18_reg[0]                                                                                                                              | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_1/reg_A_17_reg[0]                                                                                                                              | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_1/reg_A_16_reg[0]                                                                                                                              | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_1/reg_A_7_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_1/reg_A_6_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_1/reg_A_5_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_1/reg_A_4_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_1/reg_A_3_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_1/reg_A_2_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_1/reg_A_1_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_1/reg_A_0_reg[0]                                                                                                                               | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_0_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_1_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_2_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_3_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_4_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_5_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_6_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_7_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_8_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_9_reg[16]                                                                                                                              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_10_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_11_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_12_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_13_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_14_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_15_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_16_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_17_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_18_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_19_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_20_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_21_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_22_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_23_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_24_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_25_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_26_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_27_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_28_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_29_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_30_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_31_reg[16]                                                                                                                             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/output_activation_18_10_32_1_inst/elementwise_add_core_18_18_32_inst/reg_A_29_reg[0]                                                                                                                         | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/output_activation_18_10_32_1_inst/elementwise_add_core_18_18_32_inst/reg_A_30_reg[0]                                                                                                                         | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/output_activation_18_10_32_1_inst/elementwise_add_core_18_18_32_inst/reg_A_31_reg[0]                                                                                                                         | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/output_activation_18_10_32_1_inst/elementwise_add_core_18_18_32_inst/reg_A_17_reg[0]                                                                                                                         | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/output_activation_18_10_32_1_inst/elementwise_add_core_18_18_32_inst/reg_A_18_reg[0]                                                                                                                         | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/output_activation_18_10_32_1_inst/elementwise_add_core_18_18_32_inst/reg_A_19_reg[0]                                                                                                                         | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/output_activation_18_10_32_1_inst/elementwise_add_core_18_18_32_inst/reg_A_20_reg[0]                                                                                                                         | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/output_activation_18_10_32_1_inst/elementwise_add_core_18_18_32_inst/reg_A_16_reg[0]                                                                                                                         | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/output_activation_18_10_32_1_inst/elementwise_add_core_18_18_32_inst/reg_A_7_reg[0]                                                                                                                          | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/output_activation_18_10_32_1_inst/elementwise_add_core_18_18_32_inst/reg_A_6_reg[0]                                                                                                                          | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/output_activation_18_10_32_1_inst/elementwise_add_core_18_18_32_inst/reg_A_5_reg[0]                                                                                                                          | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/output_activation_18_10_32_1_inst/elementwise_add_core_18_18_32_inst/reg_A_4_reg[0]                                                                                                                          | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/output_activation_18_10_32_1_inst/elementwise_add_core_18_18_32_inst/reg_A_3_reg[0]                                                                                                                          | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/output_activation_18_10_32_1_inst/elementwise_add_core_18_18_32_inst/reg_A_2_reg[0]                                                                                                                          | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/output_activation_18_10_32_1_inst/elementwise_add_core_18_18_32_inst/reg_A_1_reg[0]                                                                                                                          | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/output_activation_18_10_32_1_inst/elementwise_add_core_18_18_32_inst/reg_A_0_reg[0]                                                                                                                          | 6      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17]                                                                                                       | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17]                                                                                                       | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17]                                                                                                       | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17]                                                                                                       | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17]                                                                                                       | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17]                                                                                                       | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17]                                                                                                       | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17]                                                                                                       | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17]                                                                                                       | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg[17]                                                                                                       | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg[17]                                                                                                      | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg[17]                                                                                                      | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg[17]                                                                                                      | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg[17]                                                                                                      | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg[17]                                                                                                      | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg[17]                                                                                                      | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_ay_reg[17]                                                                                                      | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_by_reg[17]                                                                                                      | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_ay_reg[17]                                                                                                      | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_by_reg[17]                                                                                                      | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_ay_reg[17]                                                                                                      | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_by_reg[17]                                                                                                      | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_ay_reg[17]                                                                                                      | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_by_reg[17]                                                                                                      | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_ay_reg[17]                                                                                                      | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_by_reg[17]                                                                                                      | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_ay_reg[17]                                                                                                      | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_by_reg[17]                                                                                                      | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_ay_reg[17]                                                                                                      | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_by_reg[17]                                                                                                      | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_ay_reg[17]                                                                                                      | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_by_reg[17]                                                                                                      | 10     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg[17]                                                                                                       | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg[17]                                                                                                       | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg[17]                                                                                                       | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg[17]                                                                                                       | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg[17]                                                                                                       | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg[17]                                                                                                       | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_bx_reg[17]                                                                                                       | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_ax_reg[17]                                                                                                      | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_bx_reg[17]                                                                                                      | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_ax_reg[17]                                                                                                      | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_bx_reg[17]                                                                                                      | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_ax_reg[17]                                                                                                      | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_bx_reg[17]                                                                                                      | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_ax_reg[17]                                                                                                      | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_bx_reg[17]                                                                                                      | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_ax_reg[17]                                                                                                      | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_bx_reg[17]                                                                                                      | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_ax_reg[17]                                                                                                      | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_bx_reg[17]                                                                                                      | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17]                                                                                                     | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17]                                                                                                     | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17]                                                                                                     | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17]                                                                                                     | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17]                                                                                                     | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17]                                                                                                     | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17]                                                                                                     | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17]                                                                                                     | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17]                                                                                                     | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg[17]                                                                                                     | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg[17]                                                                                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg[17]                                                                                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg[17]                                                                                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg[17]                                                                                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg[17]                                                                                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg[17]                                                                                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_ay_reg[17]                                                                                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_by_reg[17]                                                                                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_ay_reg[17]                                                                                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_by_reg[17]                                                                                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_ay_reg[17]                                                                                                    | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_by_reg[17]                                                                                                    | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_ay_reg[17]                                                                                                    | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_by_reg[17]                                                                                                    | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_ay_reg[17]                                                                                                    | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_by_reg[17]                                                                                                    | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_ay_reg[17]                                                                                                    | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_by_reg[17]                                                                                                    | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_ay_reg[17]                                                                                                    | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_by_reg[17]                                                                                                    | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_ay_reg[17]                                                                                                    | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_by_reg[17]                                                                                                    | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg[17]                                                                                                     | 21     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg[17]                                                                                                     | 21     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg[17]                                                                                                     | 21     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg[17]                                                                                                     | 21     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg[17]                                                                                                     | 21     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg[17]                                                                                                     | 21     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_bx_reg[17]                                                                                                     | 21     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_ax_reg[17]                                                                                                    | 21     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_bx_reg[17]                                                                                                    | 21     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_ax_reg[17]                                                                                                    | 21     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_bx_reg[17]                                                                                                    | 21     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_ax_reg[17]                                                                                                    | 21     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_bx_reg[17]                                                                                                    | 21     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_ax_reg[17]                                                                                                    | 21     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_bx_reg[17]                                                                                                    | 21     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_ax_reg[17]                                                                                                    | 21     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_bx_reg[17]                                                                                                    | 21     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_ax_reg[17]                                                                                                    | 21     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_bx_reg[17]                                                                                                    | 21     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17]                                                                                                     | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/fp_rounding_unit_1_37_10_inst0/valid_reg_reg                                                                                                                | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17]                                                                                                     | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17]                                                                                                     | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17]                                                                                                     | 22     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17]                                                                                                     | 22     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17]                                                                                                     | 22     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17]                                                                                                     | 22     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17]                                                                                                     | 22     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17]                                                                                                     | 22     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg[17]                                                                                                     | 22     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg[17]                                                                                                    | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg[17]                                                                                                    | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg[17]                                                                                                    | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg[17]                                                                                                    | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg[17]                                                                                                    | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg[17]                                                                                                    | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_ay_reg[17]                                                                                                    | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_by_reg[17]                                                                                                    | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_ay_reg[17]                                                                                                    | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_by_reg[17]                                                                                                    | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_ay_reg[17]                                                                                                    | 22     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_by_reg[17]                                                                                                    | 22     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_ay_reg[17]                                                                                                    | 22     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_by_reg[17]                                                                                                    | 22     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_ay_reg[17]                                                                                                    | 22     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_by_reg[17]                                                                                                    | 22     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_ay_reg[17]                                                                                                    | 22     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_by_reg[17]                                                                                                    | 22     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_ay_reg[17]                                                                                                    | 22     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_by_reg[17]                                                                                                    | 22     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_ay_reg[17]                                                                                                    | 22     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_by_reg[17]                                                                                                    | 22     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg[17]                                                                                                     | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg[17]                                                                                                     | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg[17]                                                                                                     | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg[17]                                                                                                     | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg[17]                                                                                                     | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg[17]                                                                                                     | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_bx_reg[17]                                                                                                     | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_ax_reg[17]                                                                                                    | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_bx_reg[17]                                                                                                    | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_ax_reg[17]                                                                                                    | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_bx_reg[17]                                                                                                    | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_ax_reg[17]                                                                                                    | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_bx_reg[17]                                                                                                    | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_ax_reg[17]                                                                                                    | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_bx_reg[17]                                                                                                    | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_ax_reg[17]                                                                                                    | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_bx_reg[17]                                                                                                    | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_ax_reg[17]                                                                                                    | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_bx_reg[17]                                                                                                    | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/tanh_core_18_18_10_32_1_inst_0/valid_y_reg                                                                                                                                                                   | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_31_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_30_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_29_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_0_reg[17]                                                                                                                                                                                         | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_28_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_1_reg[17]                                                                                                                                                                                         | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_27_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_2_reg[17]                                                                                                                                                                                         | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_26_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_3_reg[17]                                                                                                                                                                                         | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_25_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_4_reg[17]                                                                                                                                                                                         | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_24_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_5_reg[17]                                                                                                                                                                                         | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_23_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_6_reg[17]                                                                                                                                                                                         | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_22_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_7_reg[17]                                                                                                                                                                                         | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_21_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_8_reg[17]                                                                                                                                                                                         | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_20_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_9_reg[17]                                                                                                                                                                                         | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_19_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_10_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_18_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_11_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_17_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_12_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_16_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_13_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_15_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/reg_out_ct_14_reg[17]                                                                                                                                                                                        | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_0/shift_registers_17_reg[16]                                                                                                                 | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_1/shift_registers_17_reg[16]                                                                                                                 | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_2/shift_registers_17_reg[16]                                                                                                                 | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_10/shift_registers_17_reg[16]                                                                                                                | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_11/shift_registers_17_reg[16]                                                                                                                | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_12/shift_registers_17_reg[16]                                                                                                                | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_13/shift_registers_17_reg[16]                                                                                                                | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_14/shift_registers_17_reg[16]                                                                                                                | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_15/shift_registers_17_reg[16]                                                                                                                | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_16/shift_registers_17_reg[16]                                                                                                                | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_17/shift_registers_17_reg[16]                                                                                                                | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_18/shift_registers_17_reg[16]                                                                                                                | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_19/shift_registers_17_reg[16]                                                                                                                | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_0/shift_registers_17_reg[17]                                                                                                          | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_0/shift_registers_17_reg[16]                                                                                                          | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_1/shift_registers_17_reg[17]                                                                                                          | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_1/shift_registers_17_reg[16]                                                                                                          | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_2/shift_registers_17_reg[17]                                                                                                          | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_2/shift_registers_17_reg[16]                                                                                                          | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_10/shift_registers_17_reg[17]                                                                                                         | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_10/shift_registers_17_reg[16]                                                                                                         | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_11/shift_registers_17_reg[17]                                                                                                         | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_11/shift_registers_17_reg[16]                                                                                                         | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_12/shift_registers_17_reg[17]                                                                                                         | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_12/shift_registers_17_reg[16]                                                                                                         | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_13/shift_registers_17_reg[17]                                                                                                         | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_13/shift_registers_17_reg[16]                                                                                                         | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_14/shift_registers_17_reg[17]                                                                                                         | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_14/shift_registers_17_reg[16]                                                                                                         | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_15/shift_registers_17_reg[17]                                                                                                         | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_15/shift_registers_17_reg[16]                                                                                                         | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_16/shift_registers_17_reg[17]                                                                                                         | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_16/shift_registers_17_reg[16]                                                                                                         | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_17/shift_registers_17_reg[17]                                                                                                         | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_17/shift_registers_17_reg[16]                                                                                                         | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_18/shift_registers_17_reg[17]                                                                                                         | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_18/shift_registers_17_reg[16]                                                                                                         | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_19/shift_registers_17_reg[17]                                                                                                         | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_19/shift_registers_17_reg[16]                                                                                                         | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_0/shift_registers_5_reg[16]                                                                                                           | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_1/shift_registers_5_reg[16]                                                                                                           | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_2/shift_registers_5_reg[16]                                                                                                           | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_10/shift_registers_5_reg[16]                                                                                                          | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_11/shift_registers_5_reg[16]                                                                                                          | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_12/shift_registers_5_reg[16]                                                                                                          | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_13/shift_registers_5_reg[16]                                                                                                          | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_14/shift_registers_5_reg[16]                                                                                                          | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_15/shift_registers_5_reg[16]                                                                                                          | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_16/shift_registers_5_reg[16]                                                                                                          | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_17/shift_registers_5_reg[16]                                                                                                          | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_18/shift_registers_5_reg[16]                                                                                                          | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_19/shift_registers_5_reg[16]                                                                                                          | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_datapath | C_LSTM_stage_2_18_10_32_1_inst/elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/fp_rounding_unit_1_37_10_inst0/valid_reg_reg                                                                                                                | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/input_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/shiftRegFIFO_2_1_inst/mem_1_reg[0]                                            | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/forget_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/shiftRegFIFO_2_1_inst/mem_1_reg[0]                                           | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/shiftRegFIFO_2_1_inst/mem_1_reg[0]                                           | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/shiftRegFIFO_2_1_inst/mem_1_reg[0]                                       | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_1_18_10_160_512_2_16_1_inst/output_act_gate_mult/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/shiftRegFIFO_2_1_inst/mem_1_reg[0] | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_2_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst/c_matrix_vec_mult_core_18_10_16_2_1_inst/dft_16_top_18_inst/codeBlock89324_18_inst/shiftRegFIFO_2_1_inst/mem_1_reg[0]                      | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_datapath | C_LSTM_stage_3_18_10_64_2048_2_16_1_inst/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst/idft_16_top_18_inst_0/codeBlock99168_18_inst/shiftRegFIFO_2_1_inst/mem_1_reg[0]                                                            | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+-------+
|      |Cell     |Count  |
+------+---------+-------+
|1     |CARRY4   |  32793|
|2     |DSP48E1  |    190|
|3     |LUT1     |   9410|
|4     |LUT2     |  64704|
|5     |LUT3     |  31642|
|6     |LUT4     |   8647|
|7     |LUT5     |   4897|
|8     |LUT6     |  30794|
|9     |RAMB36E1 |     16|
|10    |SRL16E   |   5392|
|11    |SRLC32E  |   2563|
|12    |FDRE     | 125093|
|13    |FDSE     |      1|
+------+---------+-------+

Report Instance Areas: 
+------+--------------------------------------------------------------+--------------------------------------------------------+-------+
|      |Instance                                                      |Module                                                  |Cells  |
+------+--------------------------------------------------------------+--------------------------------------------------------+-------+
|1     |top                                                           |                                                        | 316142|
|2     |  C_LSTM_stage_1_18_10_160_512_2_16_1_inst                    |C_LSTM_stage_1_18_10_160_512_2_16_1                     | 103455|
|3     |    forget_gate_mult                                          |matrix_times_two_vectors_18_10_2_672_16_1               |  25306|
|4     |      multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_3005 |  25306|
|5     |        c_matrix_vec_mult_core_18_10_16_2_1_inst              |c_matrix_vec_mult_core_18_10_16_2_1_3006                |  10557|
|6     |          dft_16_top_18_inst                                  |dft_16_top_18_3228                                      |   3503|
|7     |            codeBlock88206_18_inst                            |codeBlock88206_18_3339                                  |   2526|
|8     |              add88218                                        |addfxp_18_1_3359                                        |     18|
|9     |              add88278                                        |addfxp_18_1_3360                                        |     18|
|10    |              add88330                                        |addfxp_18_1_3361                                        |     41|
|11    |              add88374                                        |addfxp_18_1_3362                                        |     18|
|12    |              add88426                                        |addfxp_18_1_3363                                        |     18|
|13    |              add88486                                        |addfxp_18_1_3364                                        |     18|
|14    |              add88538                                        |addfxp_18_1_3365                                        |     23|
|15    |              add88580                                        |addfxp_18_1_3366                                        |     40|
|16    |              add88610                                        |addfxp_18_1_3367                                        |    106|
|17    |              add88652                                        |addfxp_18_1_3368                                        |     40|
|18    |              add88746                                        |addfxp_18_1_3369                                        |     18|
|19    |              add88806                                        |addfxp_18_1_3370                                        |     18|
|20    |              add88858                                        |addfxp_18_1_3371                                        |     41|
|21    |              add88903                                        |addfxp_18_1_3372                                        |     38|
|22    |              add88945                                        |addfxp_18_1_3373                                        |     41|
|23    |              add89012                                        |addfxp_18_1_3374                                        |     18|
|24    |              add89072                                        |addfxp_18_1_3375                                        |     18|
|25    |              add89124                                        |addfxp_18_1_3376                                        |     23|
|26    |              add89197                                        |addfxp_18_1_3377                                        |    106|
|27    |              add89239                                        |addfxp_18_1_3378                                        |     40|
|28    |              m88566                                          |multfix_alt_dsp_18_3379                                 |     92|
|29    |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_3401                 |     92|
|30    |              m88570                                          |multfix_alt_dsp_18_3380                                 |    211|
|31    |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_3400                 |    211|
|32    |              m88572                                          |multfix_alt_dsp_18_3381                                 |    178|
|33    |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_3399                 |    178|
|34    |              m88578                                          |multfix_alt_dsp_18_3382                                 |    184|
|35    |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_3398                 |    184|
|36    |              m88582                                          |multfix_alt_dsp_18_3383                                 |    115|
|37    |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_3397                 |    115|
|38    |              m88584                                          |multfix_alt_dsp_18_3384                                 |    178|
|39    |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_3396                 |    178|
|40    |              m88586                                          |multfix_alt_dsp_18_3385                                 |    211|
|41    |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_3395                 |    211|
|42    |              sub88381                                        |subfxp_18_1_3386                                        |     18|
|43    |              sub88552                                        |subfxp_18_1_3387                                        |     38|
|44    |              sub88617                                        |subfxp_18_1_3388                                        |    106|
|45    |              sub88673                                        |subfxp_18_1_3389                                        |     40|
|46    |              sub88910                                        |subfxp_18_1_3390                                        |     38|
|47    |              sub89138                                        |subfxp_18_1_3391                                        |     38|
|48    |              sub89166                                        |subfxp_18_1_3392                                        |     40|
|49    |              sub89204                                        |subfxp_18_1_3393                                        |    106|
|50    |              sub89260                                        |subfxp_18_1_3394                                        |     40|
|51    |            codeBlock89324_18_inst                            |codeBlock89324_18_3340                                  |    977|
|52    |              add89336                                        |addfxp_18_1_3341                                        |     46|
|53    |              add89396                                        |addfxp_18_1_3342                                        |     41|
|54    |              add89448                                        |addfxp_18_1_3343                                        |     35|
|55    |              add89544                                        |addfxp_18_1_3344                                        |     59|
|56    |              add89559                                        |addfxp_18_1_3345                                        |     59|
|57    |              add89604                                        |addfxp_18_1_3346                                        |     41|
|58    |              add89619                                        |addfxp_18_1_3347                                        |     41|
|59    |              add89656                                        |addfxp_18_1_3348                                        |     22|
|60    |              add89663                                        |addfxp_18_1_3349                                        |     23|
|61    |              add89752                                        |addfxp_18_1_3350                                        |     36|
|62    |              add89767                                        |addfxp_18_1_3351                                        |     36|
|63    |              add89812                                        |addfxp_18_1_3352                                        |     41|
|64    |              add89827                                        |addfxp_18_1_3353                                        |     41|
|65    |              add89864                                        |addfxp_18_1_3354                                        |     22|
|66    |              add89871                                        |addfxp_18_1_3355                                        |     23|
|67    |              add89960                                        |addfxp_18_1_3356                                        |     60|
|68    |              add90020                                        |addfxp_18_1_3357                                        |     41|
|69    |              add90072                                        |addfxp_18_1_3358                                        |     22|
|70    |          elementwise_add_core_18_18_9_inst_0                 |elementwise_add_core_18_18_9_3229                       |    693|
|71    |          elementwise_add_core_18_18_9_inst_1                 |elementwise_add_core_18_18_9_3230                       |    693|
|72    |          elementwise_mult_core_18_1810_9_1_inst_0_imag_imag  |elementwise_mult_core_18_1810_9_1_3231                  |    430|
|73    |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_3326                 |      1|
|74    |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_3327                 |     16|
|75    |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_3328                 |     30|
|76    |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_3329                 |     30|
|77    |            dsp_signed_mult_18x18_unit_18_18_1_inst8          |dsp_signed_mult_18x18_unit_18_18_1_3330                 |     15|
|78    |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_3331                           |     79|
|79    |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_3332                           |     79|
|80    |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_3333                           |     30|
|81    |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_3334                           |     30|
|82    |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_3335                           |     30|
|83    |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_3336                           |     30|
|84    |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_3337                           |     30|
|85    |            fp_rounding_unit_1_37_10_inst8                    |fp_rounding_unit_1_37_10_3338                           |     30|
|86    |          elementwise_mult_core_18_1810_9_1_inst_0_imag_real  |elementwise_mult_core_18_1810_9_1_3232                  |    385|
|87    |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_3315                 |      1|
|88    |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_3316                 |     16|
|89    |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_3317                 |     30|
|90    |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_3318                 |     30|
|91    |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_3319                           |     79|
|92    |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_3320                           |     79|
|93    |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_3321                           |     30|
|94    |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_3322                           |     30|
|95    |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_3323                           |     30|
|96    |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_3324                           |     30|
|97    |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_3325                           |     30|
|98    |          elementwise_mult_core_18_1810_9_1_inst_0_real_imag  |elementwise_mult_core_18_1810_9_1_3233                  |    385|
|99    |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_3304                 |      1|
|100   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_3305                 |     16|
|101   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_3306                 |     30|
|102   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_3307                 |     30|
|103   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_3308                           |     79|
|104   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_3309                           |     79|
|105   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_3310                           |     30|
|106   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_3311                           |     30|
|107   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_3312                           |     30|
|108   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_3313                           |     30|
|109   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_3314                           |     30|
|110   |          elementwise_mult_core_18_1810_9_1_inst_0_real_real  |elementwise_mult_core_18_1810_9_1_3234                  |    510|
|111   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_3290                 |      2|
|112   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_3291                 |     16|
|113   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_3292                 |     30|
|114   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_3293                 |     30|
|115   |            dsp_signed_mult_18x18_unit_18_18_1_inst8          |dsp_signed_mult_18x18_unit_18_18_1_3294                 |     15|
|116   |            fp_rounding_unit_1_37_10_inst0                    |fp_rounding_unit_1_37_10_3295                           |     79|
|117   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_3296                           |     79|
|118   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_3297                           |     79|
|119   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_3298                           |     30|
|120   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_3299                           |     30|
|121   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_3300                           |     30|
|122   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_3301                           |     30|
|123   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_3302                           |     30|
|124   |            fp_rounding_unit_1_37_10_inst8                    |fp_rounding_unit_1_37_10_3303                           |     30|
|125   |          elementwise_mult_core_18_1810_9_1_inst_1_imag_imag  |elementwise_mult_core_18_1810_9_1_3235                  |    430|
|126   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_3277                 |      1|
|127   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_3278                 |     16|
|128   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_3279                 |     30|
|129   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_3280                 |     30|
|130   |            dsp_signed_mult_18x18_unit_18_18_1_inst8          |dsp_signed_mult_18x18_unit_18_18_1_3281                 |     15|
|131   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_3282                           |     79|
|132   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_3283                           |     79|
|133   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_3284                           |     30|
|134   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_3285                           |     30|
|135   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_3286                           |     30|
|136   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_3287                           |     30|
|137   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_3288                           |     30|
|138   |            fp_rounding_unit_1_37_10_inst8                    |fp_rounding_unit_1_37_10_3289                           |     30|
|139   |          elementwise_mult_core_18_1810_9_1_inst_1_imag_real  |elementwise_mult_core_18_1810_9_1_3236                  |    385|
|140   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_3266                 |      1|
|141   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_3267                 |     16|
|142   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_3268                 |     30|
|143   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_3269                 |     30|
|144   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_3270                           |     79|
|145   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_3271                           |     79|
|146   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_3272                           |     30|
|147   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_3273                           |     30|
|148   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_3274                           |     30|
|149   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_3275                           |     30|
|150   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_3276                           |     30|
|151   |          elementwise_mult_core_18_1810_9_1_inst_1_real_imag  |elementwise_mult_core_18_1810_9_1_3237                  |    420|
|152   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_3255                 |      1|
|153   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_3256                 |      2|
|154   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_3257                 |     30|
|155   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_3258                 |     30|
|156   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_3259                           |     79|
|157   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_3260                           |     79|
|158   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_3261                           |     79|
|159   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_3262                           |     30|
|160   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_3263                           |     30|
|161   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_3264                           |     30|
|162   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_3265                           |     30|
|163   |          elementwise_mult_core_18_1810_9_1_inst_1_real_real  |elementwise_mult_core_18_1810_9_1_3238                  |    545|
|164   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_3241                 |      2|
|165   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_3242                 |      2|
|166   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_3243                 |     30|
|167   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_3244                 |     30|
|168   |            dsp_signed_mult_18x18_unit_18_18_1_inst8          |dsp_signed_mult_18x18_unit_18_18_1_3245                 |     15|
|169   |            fp_rounding_unit_1_37_10_inst0                    |fp_rounding_unit_1_37_10_3246                           |     79|
|170   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_3247                           |     79|
|171   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_3248                           |     79|
|172   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_3249                           |     79|
|173   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_3250                           |     30|
|174   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_3251                           |     30|
|175   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_3252                           |     30|
|176   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_3253                           |     30|
|177   |            fp_rounding_unit_1_37_10_inst8                    |fp_rounding_unit_1_37_10_3254                           |     30|
|178   |          elementwise_sub_core_18_18_9_inst_0                 |elementwise_sub_core_18_18_9_3239                       |    675|
|179   |          elementwise_sub_core_18_18_9_inst_1                 |elementwise_sub_core_18_18_9_3240                       |    675|
|180   |        idft_16_top_18_inst_0                                 |idft_16_top_18_3007                                     |   5567|
|181   |          codeBlock98050_18_inst                              |codeBlock98050_18_3151                                  |   4414|
|182   |            add98062                                          |addfxp_18_1_3174                                        |     77|
|183   |            add98122                                          |addfxp_18_1_3175                                        |     41|
|184   |            add98137                                          |addfxp_18_1_3176                                        |     41|
|185   |            add98174                                          |addfxp_18_1_3177                                        |     23|
|186   |            add98270                                          |addfxp_18_1_3178                                        |     77|
|187   |            add98285                                          |addfxp_18_1_3179                                        |     77|
|188   |            add98330                                          |addfxp_18_1_3180                                        |     41|
|189   |            add98345                                          |addfxp_18_1_3181                                        |     41|
|190   |            add98382                                          |addfxp_18_1_3182                                        |      5|
|191   |            add98389                                          |addfxp_18_1_3183                                        |      5|
|192   |            add98461                                          |addfxp_18_1_3184                                        |     23|
|193   |            add98517                                          |addfxp_18_1_3185                                        |     40|
|194   |            add98590                                          |addfxp_18_1_3186                                        |     77|
|195   |            add98605                                          |addfxp_18_1_3187                                        |     77|
|196   |            add98650                                          |addfxp_18_1_3188                                        |     41|
|197   |            add98665                                          |addfxp_18_1_3189                                        |     41|
|198   |            add98702                                          |addfxp_18_1_3190                                        |     23|
|199   |            add98709                                          |addfxp_18_1_3191                                        |     23|
|200   |            add98754                                          |addfxp_18_1_3192                                        |     23|
|201   |            add98856                                          |addfxp_18_1_3193                                        |     77|
|202   |            add98871                                          |addfxp_18_1_3194                                        |     77|
|203   |            add98916                                          |addfxp_18_1_3195                                        |     41|
|204   |            add98931                                          |addfxp_18_1_3196                                        |     41|
|205   |            add98968                                          |addfxp_18_1_3197                                        |      5|
|206   |            add98975                                          |addfxp_18_1_3198                                        |      5|
|207   |            add99010                                          |addfxp_18_1_3199                                        |     41|
|208   |            add99048                                          |addfxp_18_1_3200                                        |     23|
|209   |            add99104                                          |addfxp_18_1_3201                                        |     40|
|210   |            m88566                                            |multfix_alt_dsp_18_3202                                 |    236|
|211   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_3227                 |    236|
|212   |            m88570                                            |multfix_alt_dsp_18_3203                                 |    385|
|213   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_3226                 |    385|
|214   |            m88572                                            |multfix_alt_dsp_18_3204                                 |    337|
|215   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_3225                 |    337|
|216   |            m88578                                            |multfix_alt_dsp_18_3205                                 |    236|
|217   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_3224                 |    236|
|218   |            m88582                                            |multfix_alt_dsp_18_3206                                 |    236|
|219   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_3223                 |    236|
|220   |            m88584                                            |multfix_alt_dsp_18_3207                                 |    385|
|221   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_3222                 |    385|
|222   |            m88586                                            |multfix_alt_dsp_18_3208                                 |    337|
|223   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_3221                 |    337|
|224   |            sub98218                                          |subfxp_18_1_3209                                        |     23|
|225   |            sub98396                                          |subfxp_18_1_3210                                        |     18|
|226   |            sub98403                                          |subfxp_18_1_3211                                        |     18|
|227   |            sub98424                                          |subfxp_18_1_3212                                        |     41|
|228   |            sub98454                                          |subfxp_18_1_3213                                        |     23|
|229   |            sub98496                                          |subfxp_18_1_3214                                        |     40|
|230   |            sub98747                                          |subfxp_18_1_3215                                        |     23|
|231   |            sub98789                                          |subfxp_18_1_3216                                        |     41|
|232   |            sub98982                                          |subfxp_18_1_3217                                        |     18|
|233   |            sub98989                                          |subfxp_18_1_3218                                        |     18|
|234   |            sub99041                                          |subfxp_18_1_3219                                        |     23|
|235   |            sub99083                                          |subfxp_18_1_3220                                        |     40|
|236   |          codeBlock99168_18_inst                              |codeBlock99168_18_3152                                  |   1117|
|237   |            add99180                                          |addfxp_18_1_3153                                        |     77|
|238   |            add99240                                          |addfxp_18_1_3154                                        |     41|
|239   |            add99255                                          |addfxp_18_1_3155                                        |     41|
|240   |            add99292                                          |addfxp_18_1_3156                                        |     19|
|241   |            add99388                                          |addfxp_18_1_3157                                        |     77|
|242   |            add99448                                          |addfxp_18_1_3158                                        |     41|
|243   |            add99463                                          |addfxp_18_1_3159                                        |     41|
|244   |            add99500                                          |addfxp_18_1_3160                                        |     19|
|245   |            add99596                                          |addfxp_18_1_3161                                        |     77|
|246   |            add99656                                          |addfxp_18_1_3162                                        |     41|
|247   |            add99671                                          |addfxp_18_1_3163                                        |     41|
|248   |            add99708                                          |addfxp_18_1_3164                                        |     19|
|249   |            add99804                                          |addfxp_18_1_3165                                        |     77|
|250   |            add99864                                          |addfxp_18_1_3166                                        |     42|
|251   |            add99879                                          |addfxp_18_1_3167                                        |     41|
|252   |            add99916                                          |addfxp_18_1_3168                                        |     19|
|253   |            sub99336                                          |subfxp_18_1_3170                                        |     19|
|254   |            sub99544                                          |subfxp_18_1_3171                                        |     19|
|255   |            sub99752                                          |subfxp_18_1_3172                                        |     19|
|256   |            sub99960                                          |subfxp_18_1_3173                                        |     19|
|257   |            shiftRegFIFO_2_1_inst                             |shiftRegFIFO_2_1_3169                                   |      3|
|258   |        idft_16_top_18_inst_1                                 |idft_16_top_18_3008                                     |   5563|
|259   |          codeBlock98050_18_inst                              |codeBlock98050_18_3075                                  |   4414|
|260   |            add98062                                          |addfxp_18_1_3097                                        |     77|
|261   |            add98122                                          |addfxp_18_1_3098                                        |     41|
|262   |            add98137                                          |addfxp_18_1_3099                                        |     41|
|263   |            add98174                                          |addfxp_18_1_3100                                        |     23|
|264   |            add98270                                          |addfxp_18_1_3101                                        |     77|
|265   |            add98285                                          |addfxp_18_1_3102                                        |     77|
|266   |            add98330                                          |addfxp_18_1_3103                                        |     41|
|267   |            add98345                                          |addfxp_18_1_3104                                        |     41|
|268   |            add98382                                          |addfxp_18_1_3105                                        |      5|
|269   |            add98389                                          |addfxp_18_1_3106                                        |      5|
|270   |            add98461                                          |addfxp_18_1_3107                                        |     23|
|271   |            add98517                                          |addfxp_18_1_3108                                        |     40|
|272   |            add98590                                          |addfxp_18_1_3109                                        |     77|
|273   |            add98605                                          |addfxp_18_1_3110                                        |     77|
|274   |            add98650                                          |addfxp_18_1_3111                                        |     41|
|275   |            add98665                                          |addfxp_18_1_3112                                        |     41|
|276   |            add98702                                          |addfxp_18_1_3113                                        |     23|
|277   |            add98709                                          |addfxp_18_1_3114                                        |     23|
|278   |            add98754                                          |addfxp_18_1_3115                                        |     23|
|279   |            add98856                                          |addfxp_18_1_3116                                        |     77|
|280   |            add98871                                          |addfxp_18_1_3117                                        |     77|
|281   |            add98916                                          |addfxp_18_1_3118                                        |     41|
|282   |            add98931                                          |addfxp_18_1_3119                                        |     41|
|283   |            add98968                                          |addfxp_18_1_3120                                        |      5|
|284   |            add98975                                          |addfxp_18_1_3121                                        |      5|
|285   |            add99010                                          |addfxp_18_1_3122                                        |     41|
|286   |            add99048                                          |addfxp_18_1_3123                                        |     23|
|287   |            add99104                                          |addfxp_18_1_3124                                        |     40|
|288   |            m88566                                            |multfix_alt_dsp_18_3125                                 |    236|
|289   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_3150                 |    236|
|290   |            m88570                                            |multfix_alt_dsp_18_3126                                 |    385|
|291   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_3149                 |    385|
|292   |            m88572                                            |multfix_alt_dsp_18_3127                                 |    337|
|293   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_3148                 |    337|
|294   |            m88578                                            |multfix_alt_dsp_18_3128                                 |    236|
|295   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_3147                 |    236|
|296   |            m88582                                            |multfix_alt_dsp_18_3129                                 |    236|
|297   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_3146                 |    236|
|298   |            m88584                                            |multfix_alt_dsp_18_3130                                 |    385|
|299   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_3145                 |    385|
|300   |            m88586                                            |multfix_alt_dsp_18_3131                                 |    337|
|301   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_3144                 |    337|
|302   |            sub98218                                          |subfxp_18_1_3132                                        |     23|
|303   |            sub98396                                          |subfxp_18_1_3133                                        |     18|
|304   |            sub98403                                          |subfxp_18_1_3134                                        |     18|
|305   |            sub98424                                          |subfxp_18_1_3135                                        |     41|
|306   |            sub98454                                          |subfxp_18_1_3136                                        |     23|
|307   |            sub98496                                          |subfxp_18_1_3137                                        |     40|
|308   |            sub98747                                          |subfxp_18_1_3138                                        |     23|
|309   |            sub98789                                          |subfxp_18_1_3139                                        |     41|
|310   |            sub98982                                          |subfxp_18_1_3140                                        |     18|
|311   |            sub98989                                          |subfxp_18_1_3141                                        |     18|
|312   |            sub99041                                          |subfxp_18_1_3142                                        |     23|
|313   |            sub99083                                          |subfxp_18_1_3143                                        |     40|
|314   |          codeBlock99168_18_inst                              |codeBlock99168_18_3076                                  |   1113|
|315   |            add99180                                          |addfxp_18_1_3077                                        |     77|
|316   |            add99240                                          |addfxp_18_1_3078                                        |     41|
|317   |            add99255                                          |addfxp_18_1_3079                                        |     41|
|318   |            add99292                                          |addfxp_18_1_3080                                        |     19|
|319   |            add99388                                          |addfxp_18_1_3081                                        |     77|
|320   |            add99448                                          |addfxp_18_1_3082                                        |     41|
|321   |            add99463                                          |addfxp_18_1_3083                                        |     41|
|322   |            add99500                                          |addfxp_18_1_3084                                        |     19|
|323   |            add99596                                          |addfxp_18_1_3085                                        |     77|
|324   |            add99656                                          |addfxp_18_1_3086                                        |     41|
|325   |            add99671                                          |addfxp_18_1_3087                                        |     41|
|326   |            add99708                                          |addfxp_18_1_3088                                        |     19|
|327   |            add99804                                          |addfxp_18_1_3089                                        |     77|
|328   |            add99864                                          |addfxp_18_1_3090                                        |     42|
|329   |            add99879                                          |addfxp_18_1_3091                                        |     41|
|330   |            add99916                                          |addfxp_18_1_3092                                        |     19|
|331   |            sub99336                                          |subfxp_18_1_3093                                        |     19|
|332   |            sub99544                                          |subfxp_18_1_3094                                        |     19|
|333   |            sub99752                                          |subfxp_18_1_3095                                        |     19|
|334   |            sub99960                                          |subfxp_18_1_3096                                        |     19|
|335   |        shift_register_group_18_16_1_inst_imag_0              |shift_register_group_18_16_1_3009                       |    252|
|336   |          shift_register_unit_18_1_inst_1                     |shift_register_unit_18_1_3061                           |     18|
|337   |          shift_register_unit_18_1_inst_10                    |shift_register_unit_18_1_3062                           |     18|
|338   |          shift_register_unit_18_1_inst_11                    |shift_register_unit_18_1_3063                           |     18|
|339   |          shift_register_unit_18_1_inst_12                    |shift_register_unit_18_1_3064                           |     18|
|340   |          shift_register_unit_18_1_inst_13                    |shift_register_unit_18_1_3065                           |     18|
|341   |          shift_register_unit_18_1_inst_14                    |shift_register_unit_18_1_3066                           |     18|
|342   |          shift_register_unit_18_1_inst_15                    |shift_register_unit_18_1_3067                           |     18|
|343   |          shift_register_unit_18_1_inst_2                     |shift_register_unit_18_1_3068                           |     18|
|344   |          shift_register_unit_18_1_inst_3                     |shift_register_unit_18_1_3069                           |     18|
|345   |          shift_register_unit_18_1_inst_4                     |shift_register_unit_18_1_3070                           |     18|
|346   |          shift_register_unit_18_1_inst_5                     |shift_register_unit_18_1_3071                           |     18|
|347   |          shift_register_unit_18_1_inst_6                     |shift_register_unit_18_1_3072                           |     18|
|348   |          shift_register_unit_18_1_inst_7                     |shift_register_unit_18_1_3073                           |     18|
|349   |          shift_register_unit_18_1_inst_9                     |shift_register_unit_18_1_3074                           |     18|
|350   |        shift_register_group_18_16_1_inst_imag_1              |shift_register_group_18_16_1_3010                       |    252|
|351   |          shift_register_unit_18_1_inst_1                     |shift_register_unit_18_1_3047                           |     18|
|352   |          shift_register_unit_18_1_inst_10                    |shift_register_unit_18_1_3048                           |     18|
|353   |          shift_register_unit_18_1_inst_11                    |shift_register_unit_18_1_3049                           |     18|
|354   |          shift_register_unit_18_1_inst_12                    |shift_register_unit_18_1_3050                           |     18|
|355   |          shift_register_unit_18_1_inst_13                    |shift_register_unit_18_1_3051                           |     18|
|356   |          shift_register_unit_18_1_inst_14                    |shift_register_unit_18_1_3052                           |     18|
|357   |          shift_register_unit_18_1_inst_15                    |shift_register_unit_18_1_3053                           |     18|
|358   |          shift_register_unit_18_1_inst_2                     |shift_register_unit_18_1_3054                           |     18|
|359   |          shift_register_unit_18_1_inst_3                     |shift_register_unit_18_1_3055                           |     18|
|360   |          shift_register_unit_18_1_inst_4                     |shift_register_unit_18_1_3056                           |     18|
|361   |          shift_register_unit_18_1_inst_5                     |shift_register_unit_18_1_3057                           |     18|
|362   |          shift_register_unit_18_1_inst_6                     |shift_register_unit_18_1_3058                           |     18|
|363   |          shift_register_unit_18_1_inst_7                     |shift_register_unit_18_1_3059                           |     18|
|364   |          shift_register_unit_18_1_inst_9                     |shift_register_unit_18_1_3060                           |     18|
|365   |        shift_register_group_18_16_1_inst_real_0              |shift_register_group_18_16_1_3011                       |    288|
|366   |          shift_register_unit_18_1_inst_0                     |shift_register_unit_18_1_3031                           |     18|
|367   |          shift_register_unit_18_1_inst_1                     |shift_register_unit_18_1_3032                           |     18|
|368   |          shift_register_unit_18_1_inst_10                    |shift_register_unit_18_1_3033                           |     18|
|369   |          shift_register_unit_18_1_inst_11                    |shift_register_unit_18_1_3034                           |     18|
|370   |          shift_register_unit_18_1_inst_12                    |shift_register_unit_18_1_3035                           |     18|
|371   |          shift_register_unit_18_1_inst_13                    |shift_register_unit_18_1_3036                           |     18|
|372   |          shift_register_unit_18_1_inst_14                    |shift_register_unit_18_1_3037                           |     18|
|373   |          shift_register_unit_18_1_inst_15                    |shift_register_unit_18_1_3038                           |     18|
|374   |          shift_register_unit_18_1_inst_2                     |shift_register_unit_18_1_3039                           |     18|
|375   |          shift_register_unit_18_1_inst_3                     |shift_register_unit_18_1_3040                           |     18|
|376   |          shift_register_unit_18_1_inst_4                     |shift_register_unit_18_1_3041                           |     18|
|377   |          shift_register_unit_18_1_inst_5                     |shift_register_unit_18_1_3042                           |     18|
|378   |          shift_register_unit_18_1_inst_6                     |shift_register_unit_18_1_3043                           |     18|
|379   |          shift_register_unit_18_1_inst_7                     |shift_register_unit_18_1_3044                           |     18|
|380   |          shift_register_unit_18_1_inst_8                     |shift_register_unit_18_1_3045                           |     18|
|381   |          shift_register_unit_18_1_inst_9                     |shift_register_unit_18_1_3046                           |     18|
|382   |        shift_register_group_18_16_1_inst_real_1              |shift_register_group_18_16_1_3012                       |    288|
|383   |          shift_register_unit_18_1_inst_0                     |shift_register_unit_18_1_3015                           |     18|
|384   |          shift_register_unit_18_1_inst_1                     |shift_register_unit_18_1_3016                           |     18|
|385   |          shift_register_unit_18_1_inst_10                    |shift_register_unit_18_1_3017                           |     18|
|386   |          shift_register_unit_18_1_inst_11                    |shift_register_unit_18_1_3018                           |     18|
|387   |          shift_register_unit_18_1_inst_12                    |shift_register_unit_18_1_3019                           |     18|
|388   |          shift_register_unit_18_1_inst_13                    |shift_register_unit_18_1_3020                           |     18|
|389   |          shift_register_unit_18_1_inst_14                    |shift_register_unit_18_1_3021                           |     18|
|390   |          shift_register_unit_18_1_inst_15                    |shift_register_unit_18_1_3022                           |     18|
|391   |          shift_register_unit_18_1_inst_2                     |shift_register_unit_18_1_3023                           |     18|
|392   |          shift_register_unit_18_1_inst_3                     |shift_register_unit_18_1_3024                           |     18|
|393   |          shift_register_unit_18_1_inst_4                     |shift_register_unit_18_1_3025                           |     18|
|394   |          shift_register_unit_18_1_inst_5                     |shift_register_unit_18_1_3026                           |     18|
|395   |          shift_register_unit_18_1_inst_6                     |shift_register_unit_18_1_3027                           |     18|
|396   |          shift_register_unit_18_1_inst_7                     |shift_register_unit_18_1_3028                           |     18|
|397   |          shift_register_unit_18_1_inst_8                     |shift_register_unit_18_1_3029                           |     18|
|398   |          shift_register_unit_18_1_inst_9                     |shift_register_unit_18_1_3030                           |     18|
|399   |        sum_complex_vector_unit_18_18_16_42_inst_0            |sum_complex_vector_unit_18_18_16_42_3013                |   1269|
|400   |        sum_complex_vector_unit_18_18_16_42_inst_1            |sum_complex_vector_unit_18_18_16_42_3014                |   1268|
|401   |    input_gate_mult                                           |matrix_times_two_vectors_18_10_2_672_16_1_1805          |  25314|
|402   |      multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_2608 |  25314|
|403   |        c_matrix_vec_mult_core_18_10_16_2_1_inst              |c_matrix_vec_mult_core_18_10_16_2_1_2609                |  10557|
|404   |          dft_16_top_18_inst                                  |dft_16_top_18_2831                                      |   3503|
|405   |            codeBlock88206_18_inst                            |codeBlock88206_18_2942                                  |   2526|
|406   |              add88218                                        |addfxp_18_1_2962                                        |     18|
|407   |              add88278                                        |addfxp_18_1_2963                                        |     18|
|408   |              add88330                                        |addfxp_18_1_2964                                        |     41|
|409   |              add88374                                        |addfxp_18_1_2965                                        |     18|
|410   |              add88426                                        |addfxp_18_1_2966                                        |     18|
|411   |              add88486                                        |addfxp_18_1_2967                                        |     18|
|412   |              add88538                                        |addfxp_18_1_2968                                        |     23|
|413   |              add88580                                        |addfxp_18_1_2969                                        |     40|
|414   |              add88610                                        |addfxp_18_1_2970                                        |    106|
|415   |              add88652                                        |addfxp_18_1_2971                                        |     40|
|416   |              add88746                                        |addfxp_18_1_2972                                        |     18|
|417   |              add88806                                        |addfxp_18_1_2973                                        |     18|
|418   |              add88858                                        |addfxp_18_1_2974                                        |     41|
|419   |              add88903                                        |addfxp_18_1_2975                                        |     38|
|420   |              add88945                                        |addfxp_18_1_2976                                        |     41|
|421   |              add89012                                        |addfxp_18_1_2977                                        |     18|
|422   |              add89072                                        |addfxp_18_1_2978                                        |     18|
|423   |              add89124                                        |addfxp_18_1_2979                                        |     23|
|424   |              add89197                                        |addfxp_18_1_2980                                        |    106|
|425   |              add89239                                        |addfxp_18_1_2981                                        |     40|
|426   |              m88566                                          |multfix_alt_dsp_18_2982                                 |     92|
|427   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_3004                 |     92|
|428   |              m88570                                          |multfix_alt_dsp_18_2983                                 |    211|
|429   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_3003                 |    211|
|430   |              m88572                                          |multfix_alt_dsp_18_2984                                 |    178|
|431   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_3002                 |    178|
|432   |              m88578                                          |multfix_alt_dsp_18_2985                                 |    184|
|433   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_3001                 |    184|
|434   |              m88582                                          |multfix_alt_dsp_18_2986                                 |    115|
|435   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_3000                 |    115|
|436   |              m88584                                          |multfix_alt_dsp_18_2987                                 |    178|
|437   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_2999                 |    178|
|438   |              m88586                                          |multfix_alt_dsp_18_2988                                 |    211|
|439   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_2998                 |    211|
|440   |              sub88381                                        |subfxp_18_1_2989                                        |     18|
|441   |              sub88552                                        |subfxp_18_1_2990                                        |     38|
|442   |              sub88617                                        |subfxp_18_1_2991                                        |    106|
|443   |              sub88673                                        |subfxp_18_1_2992                                        |     40|
|444   |              sub88910                                        |subfxp_18_1_2993                                        |     38|
|445   |              sub89138                                        |subfxp_18_1_2994                                        |     38|
|446   |              sub89166                                        |subfxp_18_1_2995                                        |     40|
|447   |              sub89204                                        |subfxp_18_1_2996                                        |    106|
|448   |              sub89260                                        |subfxp_18_1_2997                                        |     40|
|449   |            codeBlock89324_18_inst                            |codeBlock89324_18_2943                                  |    977|
|450   |              add89336                                        |addfxp_18_1_2944                                        |     46|
|451   |              add89396                                        |addfxp_18_1_2945                                        |     41|
|452   |              add89448                                        |addfxp_18_1_2946                                        |     35|
|453   |              add89544                                        |addfxp_18_1_2947                                        |     59|
|454   |              add89559                                        |addfxp_18_1_2948                                        |     59|
|455   |              add89604                                        |addfxp_18_1_2949                                        |     41|
|456   |              add89619                                        |addfxp_18_1_2950                                        |     41|
|457   |              add89656                                        |addfxp_18_1_2951                                        |     22|
|458   |              add89663                                        |addfxp_18_1_2952                                        |     23|
|459   |              add89752                                        |addfxp_18_1_2953                                        |     36|
|460   |              add89767                                        |addfxp_18_1_2954                                        |     36|
|461   |              add89812                                        |addfxp_18_1_2955                                        |     41|
|462   |              add89827                                        |addfxp_18_1_2956                                        |     41|
|463   |              add89864                                        |addfxp_18_1_2957                                        |     22|
|464   |              add89871                                        |addfxp_18_1_2958                                        |     23|
|465   |              add89960                                        |addfxp_18_1_2959                                        |     60|
|466   |              add90020                                        |addfxp_18_1_2960                                        |     41|
|467   |              add90072                                        |addfxp_18_1_2961                                        |     22|
|468   |          elementwise_add_core_18_18_9_inst_0                 |elementwise_add_core_18_18_9_2832                       |    693|
|469   |          elementwise_add_core_18_18_9_inst_1                 |elementwise_add_core_18_18_9_2833                       |    693|
|470   |          elementwise_mult_core_18_1810_9_1_inst_0_imag_imag  |elementwise_mult_core_18_1810_9_1_2834                  |    430|
|471   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_2929                 |      1|
|472   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_2930                 |     16|
|473   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_2931                 |     30|
|474   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_2932                 |     30|
|475   |            dsp_signed_mult_18x18_unit_18_18_1_inst8          |dsp_signed_mult_18x18_unit_18_18_1_2933                 |     15|
|476   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_2934                           |     79|
|477   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_2935                           |     79|
|478   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_2936                           |     30|
|479   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_2937                           |     30|
|480   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_2938                           |     30|
|481   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_2939                           |     30|
|482   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_2940                           |     30|
|483   |            fp_rounding_unit_1_37_10_inst8                    |fp_rounding_unit_1_37_10_2941                           |     30|
|484   |          elementwise_mult_core_18_1810_9_1_inst_0_imag_real  |elementwise_mult_core_18_1810_9_1_2835                  |    385|
|485   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_2918                 |      1|
|486   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_2919                 |     16|
|487   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_2920                 |     30|
|488   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_2921                 |     30|
|489   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_2922                           |     79|
|490   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_2923                           |     79|
|491   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_2924                           |     30|
|492   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_2925                           |     30|
|493   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_2926                           |     30|
|494   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_2927                           |     30|
|495   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_2928                           |     30|
|496   |          elementwise_mult_core_18_1810_9_1_inst_0_real_imag  |elementwise_mult_core_18_1810_9_1_2836                  |    385|
|497   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_2907                 |      1|
|498   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_2908                 |     16|
|499   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_2909                 |     30|
|500   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_2910                 |     30|
|501   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_2911                           |     79|
|502   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_2912                           |     79|
|503   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_2913                           |     30|
|504   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_2914                           |     30|
|505   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_2915                           |     30|
|506   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_2916                           |     30|
|507   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_2917                           |     30|
|508   |          elementwise_mult_core_18_1810_9_1_inst_0_real_real  |elementwise_mult_core_18_1810_9_1_2837                  |    510|
|509   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_2893                 |      2|
|510   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_2894                 |     16|
|511   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_2895                 |     30|
|512   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_2896                 |     30|
|513   |            dsp_signed_mult_18x18_unit_18_18_1_inst8          |dsp_signed_mult_18x18_unit_18_18_1_2897                 |     15|
|514   |            fp_rounding_unit_1_37_10_inst0                    |fp_rounding_unit_1_37_10_2898                           |     79|
|515   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_2899                           |     79|
|516   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_2900                           |     79|
|517   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_2901                           |     30|
|518   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_2902                           |     30|
|519   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_2903                           |     30|
|520   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_2904                           |     30|
|521   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_2905                           |     30|
|522   |            fp_rounding_unit_1_37_10_inst8                    |fp_rounding_unit_1_37_10_2906                           |     30|
|523   |          elementwise_mult_core_18_1810_9_1_inst_1_imag_imag  |elementwise_mult_core_18_1810_9_1_2838                  |    430|
|524   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_2880                 |      1|
|525   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_2881                 |     16|
|526   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_2882                 |     30|
|527   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_2883                 |     30|
|528   |            dsp_signed_mult_18x18_unit_18_18_1_inst8          |dsp_signed_mult_18x18_unit_18_18_1_2884                 |     15|
|529   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_2885                           |     79|
|530   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_2886                           |     79|
|531   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_2887                           |     30|
|532   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_2888                           |     30|
|533   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_2889                           |     30|
|534   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_2890                           |     30|
|535   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_2891                           |     30|
|536   |            fp_rounding_unit_1_37_10_inst8                    |fp_rounding_unit_1_37_10_2892                           |     30|
|537   |          elementwise_mult_core_18_1810_9_1_inst_1_imag_real  |elementwise_mult_core_18_1810_9_1_2839                  |    385|
|538   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_2869                 |      1|
|539   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_2870                 |     16|
|540   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_2871                 |     30|
|541   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_2872                 |     30|
|542   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_2873                           |     79|
|543   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_2874                           |     79|
|544   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_2875                           |     30|
|545   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_2876                           |     30|
|546   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_2877                           |     30|
|547   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_2878                           |     30|
|548   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_2879                           |     30|
|549   |          elementwise_mult_core_18_1810_9_1_inst_1_real_imag  |elementwise_mult_core_18_1810_9_1_2840                  |    420|
|550   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_2858                 |      1|
|551   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_2859                 |      2|
|552   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_2860                 |     30|
|553   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_2861                 |     30|
|554   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_2862                           |     79|
|555   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_2863                           |     79|
|556   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_2864                           |     79|
|557   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_2865                           |     30|
|558   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_2866                           |     30|
|559   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_2867                           |     30|
|560   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_2868                           |     30|
|561   |          elementwise_mult_core_18_1810_9_1_inst_1_real_real  |elementwise_mult_core_18_1810_9_1_2841                  |    545|
|562   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_2844                 |      2|
|563   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_2845                 |      2|
|564   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_2846                 |     30|
|565   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_2847                 |     30|
|566   |            dsp_signed_mult_18x18_unit_18_18_1_inst8          |dsp_signed_mult_18x18_unit_18_18_1_2848                 |     15|
|567   |            fp_rounding_unit_1_37_10_inst0                    |fp_rounding_unit_1_37_10_2849                           |     79|
|568   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_2850                           |     79|
|569   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_2851                           |     79|
|570   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_2852                           |     79|
|571   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_2853                           |     30|
|572   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_2854                           |     30|
|573   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_2855                           |     30|
|574   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_2856                           |     30|
|575   |            fp_rounding_unit_1_37_10_inst8                    |fp_rounding_unit_1_37_10_2857                           |     30|
|576   |          elementwise_sub_core_18_18_9_inst_0                 |elementwise_sub_core_18_18_9_2842                       |    675|
|577   |          elementwise_sub_core_18_18_9_inst_1                 |elementwise_sub_core_18_18_9_2843                       |    675|
|578   |        idft_16_top_18_inst_0                                 |idft_16_top_18_2610                                     |   5575|
|579   |          codeBlock98050_18_inst                              |codeBlock98050_18_2754                                  |   4420|
|580   |            add98062                                          |addfxp_18_1_2777                                        |     77|
|581   |            add98122                                          |addfxp_18_1_2778                                        |     41|
|582   |            add98137                                          |addfxp_18_1_2779                                        |     41|
|583   |            add98174                                          |addfxp_18_1_2780                                        |     23|
|584   |            add98270                                          |addfxp_18_1_2781                                        |     77|
|585   |            add98285                                          |addfxp_18_1_2782                                        |     77|
|586   |            add98330                                          |addfxp_18_1_2783                                        |     41|
|587   |            add98345                                          |addfxp_18_1_2784                                        |     41|
|588   |            add98382                                          |addfxp_18_1_2785                                        |      5|
|589   |            add98389                                          |addfxp_18_1_2786                                        |      5|
|590   |            add98461                                          |addfxp_18_1_2787                                        |     23|
|591   |            add98517                                          |addfxp_18_1_2788                                        |     40|
|592   |            add98590                                          |addfxp_18_1_2789                                        |     77|
|593   |            add98605                                          |addfxp_18_1_2790                                        |     77|
|594   |            add98650                                          |addfxp_18_1_2791                                        |     41|
|595   |            add98665                                          |addfxp_18_1_2792                                        |     41|
|596   |            add98702                                          |addfxp_18_1_2793                                        |     23|
|597   |            add98709                                          |addfxp_18_1_2794                                        |     23|
|598   |            add98754                                          |addfxp_18_1_2795                                        |     23|
|599   |            add98856                                          |addfxp_18_1_2796                                        |     77|
|600   |            add98871                                          |addfxp_18_1_2797                                        |     77|
|601   |            add98916                                          |addfxp_18_1_2798                                        |     41|
|602   |            add98931                                          |addfxp_18_1_2799                                        |     41|
|603   |            add98968                                          |addfxp_18_1_2800                                        |      5|
|604   |            add98975                                          |addfxp_18_1_2801                                        |      5|
|605   |            add99010                                          |addfxp_18_1_2802                                        |     41|
|606   |            add99048                                          |addfxp_18_1_2803                                        |     23|
|607   |            add99104                                          |addfxp_18_1_2804                                        |     40|
|608   |            m88566                                            |multfix_alt_dsp_18_2805                                 |    236|
|609   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2830                 |    236|
|610   |            m88570                                            |multfix_alt_dsp_18_2806                                 |    385|
|611   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2829                 |    385|
|612   |            m88572                                            |multfix_alt_dsp_18_2807                                 |    337|
|613   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2828                 |    337|
|614   |            m88578                                            |multfix_alt_dsp_18_2808                                 |    236|
|615   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2827                 |    236|
|616   |            m88582                                            |multfix_alt_dsp_18_2809                                 |    236|
|617   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2826                 |    236|
|618   |            m88584                                            |multfix_alt_dsp_18_2810                                 |    385|
|619   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2825                 |    385|
|620   |            m88586                                            |multfix_alt_dsp_18_2811                                 |    337|
|621   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2824                 |    337|
|622   |            shiftRegFIFO_5_1_inst                             |shiftRegFIFO_5_1                                        |      5|
|623   |            sub98218                                          |subfxp_18_1_2812                                        |     23|
|624   |            sub98396                                          |subfxp_18_1_2813                                        |     18|
|625   |            sub98403                                          |subfxp_18_1_2814                                        |     18|
|626   |            sub98424                                          |subfxp_18_1_2815                                        |     41|
|627   |            sub98454                                          |subfxp_18_1_2816                                        |     23|
|628   |            sub98496                                          |subfxp_18_1_2817                                        |     40|
|629   |            sub98747                                          |subfxp_18_1_2818                                        |     23|
|630   |            sub98789                                          |subfxp_18_1_2819                                        |     41|
|631   |            sub98982                                          |subfxp_18_1_2820                                        |     18|
|632   |            sub98989                                          |subfxp_18_1_2821                                        |     18|
|633   |            sub99041                                          |subfxp_18_1_2822                                        |     23|
|634   |            sub99083                                          |subfxp_18_1_2823                                        |     40|
|635   |          codeBlock99168_18_inst                              |codeBlock99168_18_2755                                  |   1119|
|636   |            add99180                                          |addfxp_18_1_2756                                        |     77|
|637   |            add99240                                          |addfxp_18_1_2757                                        |     41|
|638   |            add99255                                          |addfxp_18_1_2758                                        |     41|
|639   |            add99292                                          |addfxp_18_1_2759                                        |     19|
|640   |            add99388                                          |addfxp_18_1_2760                                        |     77|
|641   |            add99448                                          |addfxp_18_1_2761                                        |     41|
|642   |            add99463                                          |addfxp_18_1_2762                                        |     41|
|643   |            add99500                                          |addfxp_18_1_2763                                        |     19|
|644   |            add99596                                          |addfxp_18_1_2764                                        |     77|
|645   |            add99656                                          |addfxp_18_1_2765                                        |     41|
|646   |            add99671                                          |addfxp_18_1_2766                                        |     41|
|647   |            add99708                                          |addfxp_18_1_2767                                        |     19|
|648   |            add99804                                          |addfxp_18_1_2768                                        |     77|
|649   |            add99864                                          |addfxp_18_1_2769                                        |     42|
|650   |            add99879                                          |addfxp_18_1_2770                                        |     41|
|651   |            add99916                                          |addfxp_18_1_2771                                        |     19|
|652   |            sub99336                                          |subfxp_18_1_2773                                        |     19|
|653   |            sub99544                                          |subfxp_18_1_2774                                        |     19|
|654   |            sub99752                                          |subfxp_18_1_2775                                        |     19|
|655   |            sub99960                                          |subfxp_18_1_2776                                        |     19|
|656   |            shiftRegFIFO_2_1_inst                             |shiftRegFIFO_2_1_2772                                   |      4|
|657   |        idft_16_top_18_inst_1                                 |idft_16_top_18_2611                                     |   5563|
|658   |          codeBlock98050_18_inst                              |codeBlock98050_18_2678                                  |   4414|
|659   |            add98062                                          |addfxp_18_1_2700                                        |     77|
|660   |            add98122                                          |addfxp_18_1_2701                                        |     41|
|661   |            add98137                                          |addfxp_18_1_2702                                        |     41|
|662   |            add98174                                          |addfxp_18_1_2703                                        |     23|
|663   |            add98270                                          |addfxp_18_1_2704                                        |     77|
|664   |            add98285                                          |addfxp_18_1_2705                                        |     77|
|665   |            add98330                                          |addfxp_18_1_2706                                        |     41|
|666   |            add98345                                          |addfxp_18_1_2707                                        |     41|
|667   |            add98382                                          |addfxp_18_1_2708                                        |      5|
|668   |            add98389                                          |addfxp_18_1_2709                                        |      5|
|669   |            add98461                                          |addfxp_18_1_2710                                        |     23|
|670   |            add98517                                          |addfxp_18_1_2711                                        |     40|
|671   |            add98590                                          |addfxp_18_1_2712                                        |     77|
|672   |            add98605                                          |addfxp_18_1_2713                                        |     77|
|673   |            add98650                                          |addfxp_18_1_2714                                        |     41|
|674   |            add98665                                          |addfxp_18_1_2715                                        |     41|
|675   |            add98702                                          |addfxp_18_1_2716                                        |     23|
|676   |            add98709                                          |addfxp_18_1_2717                                        |     23|
|677   |            add98754                                          |addfxp_18_1_2718                                        |     23|
|678   |            add98856                                          |addfxp_18_1_2719                                        |     77|
|679   |            add98871                                          |addfxp_18_1_2720                                        |     77|
|680   |            add98916                                          |addfxp_18_1_2721                                        |     41|
|681   |            add98931                                          |addfxp_18_1_2722                                        |     41|
|682   |            add98968                                          |addfxp_18_1_2723                                        |      5|
|683   |            add98975                                          |addfxp_18_1_2724                                        |      5|
|684   |            add99010                                          |addfxp_18_1_2725                                        |     41|
|685   |            add99048                                          |addfxp_18_1_2726                                        |     23|
|686   |            add99104                                          |addfxp_18_1_2727                                        |     40|
|687   |            m88566                                            |multfix_alt_dsp_18_2728                                 |    236|
|688   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2753                 |    236|
|689   |            m88570                                            |multfix_alt_dsp_18_2729                                 |    385|
|690   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2752                 |    385|
|691   |            m88572                                            |multfix_alt_dsp_18_2730                                 |    337|
|692   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2751                 |    337|
|693   |            m88578                                            |multfix_alt_dsp_18_2731                                 |    236|
|694   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2750                 |    236|
|695   |            m88582                                            |multfix_alt_dsp_18_2732                                 |    236|
|696   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2749                 |    236|
|697   |            m88584                                            |multfix_alt_dsp_18_2733                                 |    385|
|698   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2748                 |    385|
|699   |            m88586                                            |multfix_alt_dsp_18_2734                                 |    337|
|700   |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2747                 |    337|
|701   |            sub98218                                          |subfxp_18_1_2735                                        |     23|
|702   |            sub98396                                          |subfxp_18_1_2736                                        |     18|
|703   |            sub98403                                          |subfxp_18_1_2737                                        |     18|
|704   |            sub98424                                          |subfxp_18_1_2738                                        |     41|
|705   |            sub98454                                          |subfxp_18_1_2739                                        |     23|
|706   |            sub98496                                          |subfxp_18_1_2740                                        |     40|
|707   |            sub98747                                          |subfxp_18_1_2741                                        |     23|
|708   |            sub98789                                          |subfxp_18_1_2742                                        |     41|
|709   |            sub98982                                          |subfxp_18_1_2743                                        |     18|
|710   |            sub98989                                          |subfxp_18_1_2744                                        |     18|
|711   |            sub99041                                          |subfxp_18_1_2745                                        |     23|
|712   |            sub99083                                          |subfxp_18_1_2746                                        |     40|
|713   |          codeBlock99168_18_inst                              |codeBlock99168_18_2679                                  |   1113|
|714   |            add99180                                          |addfxp_18_1_2680                                        |     77|
|715   |            add99240                                          |addfxp_18_1_2681                                        |     41|
|716   |            add99255                                          |addfxp_18_1_2682                                        |     41|
|717   |            add99292                                          |addfxp_18_1_2683                                        |     19|
|718   |            add99388                                          |addfxp_18_1_2684                                        |     77|
|719   |            add99448                                          |addfxp_18_1_2685                                        |     41|
|720   |            add99463                                          |addfxp_18_1_2686                                        |     41|
|721   |            add99500                                          |addfxp_18_1_2687                                        |     19|
|722   |            add99596                                          |addfxp_18_1_2688                                        |     77|
|723   |            add99656                                          |addfxp_18_1_2689                                        |     41|
|724   |            add99671                                          |addfxp_18_1_2690                                        |     41|
|725   |            add99708                                          |addfxp_18_1_2691                                        |     19|
|726   |            add99804                                          |addfxp_18_1_2692                                        |     77|
|727   |            add99864                                          |addfxp_18_1_2693                                        |     42|
|728   |            add99879                                          |addfxp_18_1_2694                                        |     41|
|729   |            add99916                                          |addfxp_18_1_2695                                        |     19|
|730   |            sub99336                                          |subfxp_18_1_2696                                        |     19|
|731   |            sub99544                                          |subfxp_18_1_2697                                        |     19|
|732   |            sub99752                                          |subfxp_18_1_2698                                        |     19|
|733   |            sub99960                                          |subfxp_18_1_2699                                        |     19|
|734   |        shift_register_group_18_16_1_inst_imag_0              |shift_register_group_18_16_1_2612                       |    252|
|735   |          shift_register_unit_18_1_inst_1                     |shift_register_unit_18_1_2664                           |     18|
|736   |          shift_register_unit_18_1_inst_10                    |shift_register_unit_18_1_2665                           |     18|
|737   |          shift_register_unit_18_1_inst_11                    |shift_register_unit_18_1_2666                           |     18|
|738   |          shift_register_unit_18_1_inst_12                    |shift_register_unit_18_1_2667                           |     18|
|739   |          shift_register_unit_18_1_inst_13                    |shift_register_unit_18_1_2668                           |     18|
|740   |          shift_register_unit_18_1_inst_14                    |shift_register_unit_18_1_2669                           |     18|
|741   |          shift_register_unit_18_1_inst_15                    |shift_register_unit_18_1_2670                           |     18|
|742   |          shift_register_unit_18_1_inst_2                     |shift_register_unit_18_1_2671                           |     18|
|743   |          shift_register_unit_18_1_inst_3                     |shift_register_unit_18_1_2672                           |     18|
|744   |          shift_register_unit_18_1_inst_4                     |shift_register_unit_18_1_2673                           |     18|
|745   |          shift_register_unit_18_1_inst_5                     |shift_register_unit_18_1_2674                           |     18|
|746   |          shift_register_unit_18_1_inst_6                     |shift_register_unit_18_1_2675                           |     18|
|747   |          shift_register_unit_18_1_inst_7                     |shift_register_unit_18_1_2676                           |     18|
|748   |          shift_register_unit_18_1_inst_9                     |shift_register_unit_18_1_2677                           |     18|
|749   |        shift_register_group_18_16_1_inst_imag_1              |shift_register_group_18_16_1_2613                       |    252|
|750   |          shift_register_unit_18_1_inst_1                     |shift_register_unit_18_1_2650                           |     18|
|751   |          shift_register_unit_18_1_inst_10                    |shift_register_unit_18_1_2651                           |     18|
|752   |          shift_register_unit_18_1_inst_11                    |shift_register_unit_18_1_2652                           |     18|
|753   |          shift_register_unit_18_1_inst_12                    |shift_register_unit_18_1_2653                           |     18|
|754   |          shift_register_unit_18_1_inst_13                    |shift_register_unit_18_1_2654                           |     18|
|755   |          shift_register_unit_18_1_inst_14                    |shift_register_unit_18_1_2655                           |     18|
|756   |          shift_register_unit_18_1_inst_15                    |shift_register_unit_18_1_2656                           |     18|
|757   |          shift_register_unit_18_1_inst_2                     |shift_register_unit_18_1_2657                           |     18|
|758   |          shift_register_unit_18_1_inst_3                     |shift_register_unit_18_1_2658                           |     18|
|759   |          shift_register_unit_18_1_inst_4                     |shift_register_unit_18_1_2659                           |     18|
|760   |          shift_register_unit_18_1_inst_5                     |shift_register_unit_18_1_2660                           |     18|
|761   |          shift_register_unit_18_1_inst_6                     |shift_register_unit_18_1_2661                           |     18|
|762   |          shift_register_unit_18_1_inst_7                     |shift_register_unit_18_1_2662                           |     18|
|763   |          shift_register_unit_18_1_inst_9                     |shift_register_unit_18_1_2663                           |     18|
|764   |        shift_register_group_18_16_1_inst_real_0              |shift_register_group_18_16_1_2614                       |    288|
|765   |          shift_register_unit_18_1_inst_0                     |shift_register_unit_18_1_2634                           |     18|
|766   |          shift_register_unit_18_1_inst_1                     |shift_register_unit_18_1_2635                           |     18|
|767   |          shift_register_unit_18_1_inst_10                    |shift_register_unit_18_1_2636                           |     18|
|768   |          shift_register_unit_18_1_inst_11                    |shift_register_unit_18_1_2637                           |     18|
|769   |          shift_register_unit_18_1_inst_12                    |shift_register_unit_18_1_2638                           |     18|
|770   |          shift_register_unit_18_1_inst_13                    |shift_register_unit_18_1_2639                           |     18|
|771   |          shift_register_unit_18_1_inst_14                    |shift_register_unit_18_1_2640                           |     18|
|772   |          shift_register_unit_18_1_inst_15                    |shift_register_unit_18_1_2641                           |     18|
|773   |          shift_register_unit_18_1_inst_2                     |shift_register_unit_18_1_2642                           |     18|
|774   |          shift_register_unit_18_1_inst_3                     |shift_register_unit_18_1_2643                           |     18|
|775   |          shift_register_unit_18_1_inst_4                     |shift_register_unit_18_1_2644                           |     18|
|776   |          shift_register_unit_18_1_inst_5                     |shift_register_unit_18_1_2645                           |     18|
|777   |          shift_register_unit_18_1_inst_6                     |shift_register_unit_18_1_2646                           |     18|
|778   |          shift_register_unit_18_1_inst_7                     |shift_register_unit_18_1_2647                           |     18|
|779   |          shift_register_unit_18_1_inst_8                     |shift_register_unit_18_1_2648                           |     18|
|780   |          shift_register_unit_18_1_inst_9                     |shift_register_unit_18_1_2649                           |     18|
|781   |        shift_register_group_18_16_1_inst_real_1              |shift_register_group_18_16_1_2615                       |    288|
|782   |          shift_register_unit_18_1_inst_0                     |shift_register_unit_18_1_2618                           |     18|
|783   |          shift_register_unit_18_1_inst_1                     |shift_register_unit_18_1_2619                           |     18|
|784   |          shift_register_unit_18_1_inst_10                    |shift_register_unit_18_1_2620                           |     18|
|785   |          shift_register_unit_18_1_inst_11                    |shift_register_unit_18_1_2621                           |     18|
|786   |          shift_register_unit_18_1_inst_12                    |shift_register_unit_18_1_2622                           |     18|
|787   |          shift_register_unit_18_1_inst_13                    |shift_register_unit_18_1_2623                           |     18|
|788   |          shift_register_unit_18_1_inst_14                    |shift_register_unit_18_1_2624                           |     18|
|789   |          shift_register_unit_18_1_inst_15                    |shift_register_unit_18_1_2625                           |     18|
|790   |          shift_register_unit_18_1_inst_2                     |shift_register_unit_18_1_2626                           |     18|
|791   |          shift_register_unit_18_1_inst_3                     |shift_register_unit_18_1_2627                           |     18|
|792   |          shift_register_unit_18_1_inst_4                     |shift_register_unit_18_1_2628                           |     18|
|793   |          shift_register_unit_18_1_inst_5                     |shift_register_unit_18_1_2629                           |     18|
|794   |          shift_register_unit_18_1_inst_6                     |shift_register_unit_18_1_2630                           |     18|
|795   |          shift_register_unit_18_1_inst_7                     |shift_register_unit_18_1_2631                           |     18|
|796   |          shift_register_unit_18_1_inst_8                     |shift_register_unit_18_1_2632                           |     18|
|797   |          shift_register_unit_18_1_inst_9                     |shift_register_unit_18_1_2633                           |     18|
|798   |        sum_complex_vector_unit_18_18_16_42_inst_0            |sum_complex_vector_unit_18_18_16_42_2616                |   1269|
|799   |        sum_complex_vector_unit_18_18_16_42_inst_1            |sum_complex_vector_unit_18_18_16_42_2617                |   1268|
|800   |    output_act_gate_mult                                      |matrix_times_two_vectors_18_10_2_672_16_1_1806          |  27225|
|801   |      multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_2206 |  27225|
|802   |        c_matrix_vec_mult_core_18_10_16_2_1_inst              |c_matrix_vec_mult_core_18_10_16_2_1_2207                |  12473|
|803   |          dft_16_top_18_inst                                  |dft_16_top_18_2429                                      |   4695|
|804   |            codeBlock88206_18_inst                            |codeBlock88206_18_2541                                  |   3572|
|805   |              add88218                                        |addfxp_18_1_2565                                        |    110|
|806   |              add88278                                        |addfxp_18_1_2566                                        |    110|
|807   |              add88330                                        |addfxp_18_1_2567                                        |     41|
|808   |              add88374                                        |addfxp_18_1_2568                                        |     18|
|809   |              add88426                                        |addfxp_18_1_2569                                        |    110|
|810   |              add88486                                        |addfxp_18_1_2570                                        |    110|
|811   |              add88538                                        |addfxp_18_1_2571                                        |     23|
|812   |              add88580                                        |addfxp_18_1_2572                                        |     40|
|813   |              add88610                                        |addfxp_18_1_2573                                        |    106|
|814   |              add88652                                        |addfxp_18_1_2574                                        |     40|
|815   |              add88746                                        |addfxp_18_1_2575                                        |    110|
|816   |              add88806                                        |addfxp_18_1_2576                                        |    110|
|817   |              add88858                                        |addfxp_18_1_2577                                        |     41|
|818   |              add88903                                        |addfxp_18_1_2578                                        |     38|
|819   |              add88945                                        |addfxp_18_1_2579                                        |     41|
|820   |              add89012                                        |addfxp_18_1_2580                                        |    110|
|821   |              add89072                                        |addfxp_18_1_2581                                        |    110|
|822   |              add89124                                        |addfxp_18_1_2582                                        |     23|
|823   |              add89197                                        |addfxp_18_1_2583                                        |    106|
|824   |              add89239                                        |addfxp_18_1_2584                                        |     40|
|825   |              m88566                                          |multfix_alt_dsp_18_2585                                 |     92|
|826   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_2607                 |     92|
|827   |              m88570                                          |multfix_alt_dsp_18_2586                                 |    211|
|828   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_2606                 |    211|
|829   |              m88572                                          |multfix_alt_dsp_18_2587                                 |    178|
|830   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_2605                 |    178|
|831   |              m88578                                          |multfix_alt_dsp_18_2588                                 |    184|
|832   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_2604                 |    184|
|833   |              m88582                                          |multfix_alt_dsp_18_2589                                 |    115|
|834   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_2603                 |    115|
|835   |              m88584                                          |multfix_alt_dsp_18_2590                                 |    178|
|836   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_2602                 |    178|
|837   |              m88586                                          |multfix_alt_dsp_18_2591                                 |    211|
|838   |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_2601                 |    211|
|839   |              sub88381                                        |subfxp_18_1_2592                                        |     18|
|840   |              sub88552                                        |subfxp_18_1_2593                                        |     38|
|841   |              sub88617                                        |subfxp_18_1_2594                                        |    106|
|842   |              sub88673                                        |subfxp_18_1_2595                                        |     40|
|843   |              sub88910                                        |subfxp_18_1_2596                                        |     38|
|844   |              sub89138                                        |subfxp_18_1_2597                                        |     38|
|845   |              sub89166                                        |subfxp_18_1_2598                                        |     40|
|846   |              sub89204                                        |subfxp_18_1_2599                                        |    106|
|847   |              sub89260                                        |subfxp_18_1_2600                                        |     40|
|848   |            codeBlock89324_18_inst                            |codeBlock89324_18_2542                                  |   1123|
|849   |              add89336                                        |addfxp_18_1_2543                                        |     46|
|850   |              add89396                                        |addfxp_18_1_2544                                        |     41|
|851   |              add89448                                        |addfxp_18_1_2545                                        |     35|
|852   |              add89544                                        |addfxp_18_1_2546                                        |     59|
|853   |              add89559                                        |addfxp_18_1_2547                                        |     59|
|854   |              add89604                                        |addfxp_18_1_2548                                        |     41|
|855   |              add89619                                        |addfxp_18_1_2549                                        |     41|
|856   |              add89656                                        |addfxp_18_1_2550                                        |     22|
|857   |              add89663                                        |addfxp_18_1_2551                                        |     23|
|858   |              add89752                                        |addfxp_18_1_2552                                        |     36|
|859   |              add89767                                        |addfxp_18_1_2553                                        |     36|
|860   |              add89812                                        |addfxp_18_1_2554                                        |     41|
|861   |              add89827                                        |addfxp_18_1_2555                                        |     41|
|862   |              add89864                                        |addfxp_18_1_2556                                        |     22|
|863   |              add89871                                        |addfxp_18_1_2557                                        |     23|
|864   |              add89960                                        |addfxp_18_1_2558                                        |     60|
|865   |              add89975                                        |addfxp_18_1_2559                                        |     59|
|866   |              add90020                                        |addfxp_18_1_2560                                        |     41|
|867   |              add90035                                        |addfxp_18_1_2561                                        |     42|
|868   |              add90072                                        |addfxp_18_1_2562                                        |     22|
|869   |              add90079                                        |addfxp_18_1_2563                                        |     23|
|870   |              shiftRegFIFO_2_1_inst                           |shiftRegFIFO_2_1_2564                                   |      3|
|871   |          elementwise_add_core_18_18_9_inst_0                 |elementwise_add_core_18_18_9_2430                       |    693|
|872   |          elementwise_add_core_18_18_9_inst_1                 |elementwise_add_core_18_18_9_2431                       |    693|
|873   |          elementwise_mult_core_18_1810_9_1_inst_0_imag_imag  |elementwise_mult_core_18_1810_9_1_2432                  |    466|
|874   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_2527                 |      1|
|875   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_2528                 |      2|
|876   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_2529                 |     30|
|877   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_2530                 |     30|
|878   |            dsp_signed_mult_18x18_unit_18_18_1_inst8          |dsp_signed_mult_18x18_unit_18_18_1_2531                 |     15|
|879   |            fp_rounding_unit_1_37_10_inst0                    |fp_rounding_unit_1_37_10_2532                           |      1|
|880   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_2533                           |     79|
|881   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_2534                           |     79|
|882   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_2535                           |     79|
|883   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_2536                           |     30|
|884   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_2537                           |     30|
|885   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_2538                           |     30|
|886   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_2539                           |     30|
|887   |            fp_rounding_unit_1_37_10_inst8                    |fp_rounding_unit_1_37_10_2540                           |     30|
|888   |          elementwise_mult_core_18_1810_9_1_inst_0_imag_real  |elementwise_mult_core_18_1810_9_1_2433                  |    420|
|889   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_2516                 |      1|
|890   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_2517                 |      2|
|891   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_2518                 |     30|
|892   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_2519                 |     30|
|893   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_2520                           |     79|
|894   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_2521                           |     79|
|895   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_2522                           |     79|
|896   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_2523                           |     30|
|897   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_2524                           |     30|
|898   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_2525                           |     30|
|899   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_2526                           |     30|
|900   |          elementwise_mult_core_18_1810_9_1_inst_0_real_imag  |elementwise_mult_core_18_1810_9_1_2434                  |    420|
|901   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_2505                 |      1|
|902   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_2506                 |      2|
|903   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_2507                 |     30|
|904   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_2508                 |     30|
|905   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_2509                           |     79|
|906   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_2510                           |     79|
|907   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_2511                           |     79|
|908   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_2512                           |     30|
|909   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_2513                           |     30|
|910   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_2514                           |     30|
|911   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_2515                           |     30|
|912   |          elementwise_mult_core_18_1810_9_1_inst_0_real_real  |elementwise_mult_core_18_1810_9_1_2435                  |    545|
|913   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_2491                 |      2|
|914   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_2492                 |      2|
|915   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_2493                 |     30|
|916   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_2494                 |     30|
|917   |            dsp_signed_mult_18x18_unit_18_18_1_inst8          |dsp_signed_mult_18x18_unit_18_18_1_2495                 |     15|
|918   |            fp_rounding_unit_1_37_10_inst0                    |fp_rounding_unit_1_37_10_2496                           |     79|
|919   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_2497                           |     79|
|920   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_2498                           |     79|
|921   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_2499                           |     79|
|922   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_2500                           |     30|
|923   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_2501                           |     30|
|924   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_2502                           |     30|
|925   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_2503                           |     30|
|926   |            fp_rounding_unit_1_37_10_inst8                    |fp_rounding_unit_1_37_10_2504                           |     30|
|927   |          elementwise_mult_core_18_1810_9_1_inst_1_imag_imag  |elementwise_mult_core_18_1810_9_1_2436                  |    430|
|928   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_2478                 |      1|
|929   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_2479                 |     16|
|930   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_2480                 |     30|
|931   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_2481                 |     30|
|932   |            dsp_signed_mult_18x18_unit_18_18_1_inst8          |dsp_signed_mult_18x18_unit_18_18_1_2482                 |     15|
|933   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_2483                           |     79|
|934   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_2484                           |     79|
|935   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_2485                           |     30|
|936   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_2486                           |     30|
|937   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_2487                           |     30|
|938   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_2488                           |     30|
|939   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_2489                           |     30|
|940   |            fp_rounding_unit_1_37_10_inst8                    |fp_rounding_unit_1_37_10_2490                           |     30|
|941   |          elementwise_mult_core_18_1810_9_1_inst_1_imag_real  |elementwise_mult_core_18_1810_9_1_2437                  |    385|
|942   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_2467                 |      1|
|943   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_2468                 |     16|
|944   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_2469                 |     30|
|945   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_2470                 |     30|
|946   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_2471                           |     79|
|947   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_2472                           |     79|
|948   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_2473                           |     30|
|949   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_2474                           |     30|
|950   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_2475                           |     30|
|951   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_2476                           |     30|
|952   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_2477                           |     30|
|953   |          elementwise_mult_core_18_1810_9_1_inst_1_real_imag  |elementwise_mult_core_18_1810_9_1_2438                  |    420|
|954   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_2456                 |      1|
|955   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_2457                 |      2|
|956   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_2458                 |     30|
|957   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_2459                 |     30|
|958   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_2460                           |     79|
|959   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_2461                           |     79|
|960   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_2462                           |     79|
|961   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_2463                           |     30|
|962   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_2464                           |     30|
|963   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_2465                           |     30|
|964   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_2466                           |     30|
|965   |          elementwise_mult_core_18_1810_9_1_inst_1_real_real  |elementwise_mult_core_18_1810_9_1_2439                  |    545|
|966   |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_2442                 |      2|
|967   |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_2443                 |      2|
|968   |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_2444                 |     30|
|969   |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_2445                 |     30|
|970   |            dsp_signed_mult_18x18_unit_18_18_1_inst8          |dsp_signed_mult_18x18_unit_18_18_1_2446                 |     15|
|971   |            fp_rounding_unit_1_37_10_inst0                    |fp_rounding_unit_1_37_10_2447                           |     79|
|972   |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_2448                           |     79|
|973   |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_2449                           |     79|
|974   |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_2450                           |     79|
|975   |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_2451                           |     30|
|976   |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_2452                           |     30|
|977   |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_2453                           |     30|
|978   |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_2454                           |     30|
|979   |            fp_rounding_unit_1_37_10_inst8                    |fp_rounding_unit_1_37_10_2455                           |     30|
|980   |          elementwise_sub_core_18_18_9_inst_0                 |elementwise_sub_core_18_18_9_2440                       |    679|
|981   |          elementwise_sub_core_18_18_9_inst_1                 |elementwise_sub_core_18_18_9_2441                       |    675|
|982   |        idft_16_top_18_inst_0                                 |idft_16_top_18_2208                                     |   5567|
|983   |          codeBlock98050_18_inst                              |codeBlock98050_18_2352                                  |   4414|
|984   |            add98062                                          |addfxp_18_1_2375                                        |     77|
|985   |            add98122                                          |addfxp_18_1_2376                                        |     41|
|986   |            add98137                                          |addfxp_18_1_2377                                        |     41|
|987   |            add98174                                          |addfxp_18_1_2378                                        |     23|
|988   |            add98270                                          |addfxp_18_1_2379                                        |     77|
|989   |            add98285                                          |addfxp_18_1_2380                                        |     77|
|990   |            add98330                                          |addfxp_18_1_2381                                        |     41|
|991   |            add98345                                          |addfxp_18_1_2382                                        |     41|
|992   |            add98382                                          |addfxp_18_1_2383                                        |      5|
|993   |            add98389                                          |addfxp_18_1_2384                                        |      5|
|994   |            add98461                                          |addfxp_18_1_2385                                        |     23|
|995   |            add98517                                          |addfxp_18_1_2386                                        |     40|
|996   |            add98590                                          |addfxp_18_1_2387                                        |     77|
|997   |            add98605                                          |addfxp_18_1_2388                                        |     77|
|998   |            add98650                                          |addfxp_18_1_2389                                        |     41|
|999   |            add98665                                          |addfxp_18_1_2390                                        |     41|
|1000  |            add98702                                          |addfxp_18_1_2391                                        |     23|
|1001  |            add98709                                          |addfxp_18_1_2392                                        |     23|
|1002  |            add98754                                          |addfxp_18_1_2393                                        |     23|
|1003  |            add98856                                          |addfxp_18_1_2394                                        |     77|
|1004  |            add98871                                          |addfxp_18_1_2395                                        |     77|
|1005  |            add98916                                          |addfxp_18_1_2396                                        |     41|
|1006  |            add98931                                          |addfxp_18_1_2397                                        |     41|
|1007  |            add98968                                          |addfxp_18_1_2398                                        |      5|
|1008  |            add98975                                          |addfxp_18_1_2399                                        |      5|
|1009  |            add99010                                          |addfxp_18_1_2400                                        |     41|
|1010  |            add99048                                          |addfxp_18_1_2401                                        |     23|
|1011  |            add99104                                          |addfxp_18_1_2402                                        |     40|
|1012  |            m88566                                            |multfix_alt_dsp_18_2403                                 |    236|
|1013  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2428                 |    236|
|1014  |            m88570                                            |multfix_alt_dsp_18_2404                                 |    385|
|1015  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2427                 |    385|
|1016  |            m88572                                            |multfix_alt_dsp_18_2405                                 |    337|
|1017  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2426                 |    337|
|1018  |            m88578                                            |multfix_alt_dsp_18_2406                                 |    236|
|1019  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2425                 |    236|
|1020  |            m88582                                            |multfix_alt_dsp_18_2407                                 |    236|
|1021  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2424                 |    236|
|1022  |            m88584                                            |multfix_alt_dsp_18_2408                                 |    385|
|1023  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2423                 |    385|
|1024  |            m88586                                            |multfix_alt_dsp_18_2409                                 |    337|
|1025  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2422                 |    337|
|1026  |            sub98218                                          |subfxp_18_1_2410                                        |     23|
|1027  |            sub98396                                          |subfxp_18_1_2411                                        |     18|
|1028  |            sub98403                                          |subfxp_18_1_2412                                        |     18|
|1029  |            sub98424                                          |subfxp_18_1_2413                                        |     41|
|1030  |            sub98454                                          |subfxp_18_1_2414                                        |     23|
|1031  |            sub98496                                          |subfxp_18_1_2415                                        |     40|
|1032  |            sub98747                                          |subfxp_18_1_2416                                        |     23|
|1033  |            sub98789                                          |subfxp_18_1_2417                                        |     41|
|1034  |            sub98982                                          |subfxp_18_1_2418                                        |     18|
|1035  |            sub98989                                          |subfxp_18_1_2419                                        |     18|
|1036  |            sub99041                                          |subfxp_18_1_2420                                        |     23|
|1037  |            sub99083                                          |subfxp_18_1_2421                                        |     40|
|1038  |          codeBlock99168_18_inst                              |codeBlock99168_18_2353                                  |   1117|
|1039  |            add99180                                          |addfxp_18_1_2354                                        |     77|
|1040  |            add99240                                          |addfxp_18_1_2355                                        |     41|
|1041  |            add99255                                          |addfxp_18_1_2356                                        |     41|
|1042  |            add99292                                          |addfxp_18_1_2357                                        |     19|
|1043  |            add99388                                          |addfxp_18_1_2358                                        |     77|
|1044  |            add99448                                          |addfxp_18_1_2359                                        |     41|
|1045  |            add99463                                          |addfxp_18_1_2360                                        |     41|
|1046  |            add99500                                          |addfxp_18_1_2361                                        |     19|
|1047  |            add99596                                          |addfxp_18_1_2362                                        |     77|
|1048  |            add99656                                          |addfxp_18_1_2363                                        |     41|
|1049  |            add99671                                          |addfxp_18_1_2364                                        |     41|
|1050  |            add99708                                          |addfxp_18_1_2365                                        |     19|
|1051  |            add99804                                          |addfxp_18_1_2366                                        |     77|
|1052  |            add99864                                          |addfxp_18_1_2367                                        |     42|
|1053  |            add99879                                          |addfxp_18_1_2368                                        |     41|
|1054  |            add99916                                          |addfxp_18_1_2369                                        |     19|
|1055  |            sub99336                                          |subfxp_18_1_2371                                        |     19|
|1056  |            sub99544                                          |subfxp_18_1_2372                                        |     19|
|1057  |            sub99752                                          |subfxp_18_1_2373                                        |     19|
|1058  |            sub99960                                          |subfxp_18_1_2374                                        |     19|
|1059  |            shiftRegFIFO_2_1_inst                             |shiftRegFIFO_2_1_2370                                   |      3|
|1060  |        idft_16_top_18_inst_1                                 |idft_16_top_18_2209                                     |   5564|
|1061  |          codeBlock98050_18_inst                              |codeBlock98050_18_2276                                  |   4415|
|1062  |            add98062                                          |addfxp_18_1_2298                                        |     77|
|1063  |            add98122                                          |addfxp_18_1_2299                                        |     41|
|1064  |            add98137                                          |addfxp_18_1_2300                                        |     41|
|1065  |            add98174                                          |addfxp_18_1_2301                                        |     23|
|1066  |            add98270                                          |addfxp_18_1_2302                                        |     77|
|1067  |            add98285                                          |addfxp_18_1_2303                                        |     77|
|1068  |            add98330                                          |addfxp_18_1_2304                                        |     41|
|1069  |            add98345                                          |addfxp_18_1_2305                                        |     41|
|1070  |            add98382                                          |addfxp_18_1_2306                                        |      5|
|1071  |            add98389                                          |addfxp_18_1_2307                                        |      5|
|1072  |            add98461                                          |addfxp_18_1_2308                                        |     23|
|1073  |            add98517                                          |addfxp_18_1_2309                                        |     40|
|1074  |            add98590                                          |addfxp_18_1_2310                                        |     77|
|1075  |            add98605                                          |addfxp_18_1_2311                                        |     77|
|1076  |            add98650                                          |addfxp_18_1_2312                                        |     41|
|1077  |            add98665                                          |addfxp_18_1_2313                                        |     41|
|1078  |            add98702                                          |addfxp_18_1_2314                                        |     23|
|1079  |            add98709                                          |addfxp_18_1_2315                                        |     23|
|1080  |            add98754                                          |addfxp_18_1_2316                                        |     23|
|1081  |            add98856                                          |addfxp_18_1_2317                                        |     77|
|1082  |            add98871                                          |addfxp_18_1_2318                                        |     77|
|1083  |            add98916                                          |addfxp_18_1_2319                                        |     41|
|1084  |            add98931                                          |addfxp_18_1_2320                                        |     41|
|1085  |            add98968                                          |addfxp_18_1_2321                                        |      5|
|1086  |            add98975                                          |addfxp_18_1_2322                                        |      5|
|1087  |            add99010                                          |addfxp_18_1_2323                                        |     41|
|1088  |            add99048                                          |addfxp_18_1_2324                                        |     23|
|1089  |            add99104                                          |addfxp_18_1_2325                                        |     40|
|1090  |            m88566                                            |multfix_alt_dsp_18_2326                                 |    236|
|1091  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2351                 |    236|
|1092  |            m88570                                            |multfix_alt_dsp_18_2327                                 |    385|
|1093  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2350                 |    385|
|1094  |            m88572                                            |multfix_alt_dsp_18_2328                                 |    337|
|1095  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2349                 |    337|
|1096  |            m88578                                            |multfix_alt_dsp_18_2329                                 |    236|
|1097  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2348                 |    236|
|1098  |            m88582                                            |multfix_alt_dsp_18_2330                                 |    236|
|1099  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2347                 |    236|
|1100  |            m88584                                            |multfix_alt_dsp_18_2331                                 |    385|
|1101  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2346                 |    385|
|1102  |            m88586                                            |multfix_alt_dsp_18_2332                                 |    337|
|1103  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2345                 |    337|
|1104  |            sub98218                                          |subfxp_18_1_2333                                        |     23|
|1105  |            sub98396                                          |subfxp_18_1_2334                                        |     18|
|1106  |            sub98403                                          |subfxp_18_1_2335                                        |     18|
|1107  |            sub98424                                          |subfxp_18_1_2336                                        |     41|
|1108  |            sub98454                                          |subfxp_18_1_2337                                        |     23|
|1109  |            sub98496                                          |subfxp_18_1_2338                                        |     40|
|1110  |            sub98747                                          |subfxp_18_1_2339                                        |     23|
|1111  |            sub98789                                          |subfxp_18_1_2340                                        |     41|
|1112  |            sub98982                                          |subfxp_18_1_2341                                        |     18|
|1113  |            sub98989                                          |subfxp_18_1_2342                                        |     18|
|1114  |            sub99041                                          |subfxp_18_1_2343                                        |     23|
|1115  |            sub99083                                          |subfxp_18_1_2344                                        |     40|
|1116  |          codeBlock99168_18_inst                              |codeBlock99168_18_2277                                  |   1113|
|1117  |            add99180                                          |addfxp_18_1_2278                                        |     77|
|1118  |            add99240                                          |addfxp_18_1_2279                                        |     41|
|1119  |            add99255                                          |addfxp_18_1_2280                                        |     41|
|1120  |            add99292                                          |addfxp_18_1_2281                                        |     19|
|1121  |            add99388                                          |addfxp_18_1_2282                                        |     77|
|1122  |            add99448                                          |addfxp_18_1_2283                                        |     41|
|1123  |            add99463                                          |addfxp_18_1_2284                                        |     41|
|1124  |            add99500                                          |addfxp_18_1_2285                                        |     19|
|1125  |            add99596                                          |addfxp_18_1_2286                                        |     77|
|1126  |            add99656                                          |addfxp_18_1_2287                                        |     41|
|1127  |            add99671                                          |addfxp_18_1_2288                                        |     41|
|1128  |            add99708                                          |addfxp_18_1_2289                                        |     19|
|1129  |            add99804                                          |addfxp_18_1_2290                                        |     77|
|1130  |            add99864                                          |addfxp_18_1_2291                                        |     42|
|1131  |            add99879                                          |addfxp_18_1_2292                                        |     41|
|1132  |            add99916                                          |addfxp_18_1_2293                                        |     19|
|1133  |            sub99336                                          |subfxp_18_1_2294                                        |     19|
|1134  |            sub99544                                          |subfxp_18_1_2295                                        |     19|
|1135  |            sub99752                                          |subfxp_18_1_2296                                        |     19|
|1136  |            sub99960                                          |subfxp_18_1_2297                                        |     19|
|1137  |        shift_register_group_18_16_1_inst_imag_0              |shift_register_group_18_16_1_2210                       |    252|
|1138  |          shift_register_unit_18_1_inst_1                     |shift_register_unit_18_1_2262                           |     18|
|1139  |          shift_register_unit_18_1_inst_10                    |shift_register_unit_18_1_2263                           |     18|
|1140  |          shift_register_unit_18_1_inst_11                    |shift_register_unit_18_1_2264                           |     18|
|1141  |          shift_register_unit_18_1_inst_12                    |shift_register_unit_18_1_2265                           |     18|
|1142  |          shift_register_unit_18_1_inst_13                    |shift_register_unit_18_1_2266                           |     18|
|1143  |          shift_register_unit_18_1_inst_14                    |shift_register_unit_18_1_2267                           |     18|
|1144  |          shift_register_unit_18_1_inst_15                    |shift_register_unit_18_1_2268                           |     18|
|1145  |          shift_register_unit_18_1_inst_2                     |shift_register_unit_18_1_2269                           |     18|
|1146  |          shift_register_unit_18_1_inst_3                     |shift_register_unit_18_1_2270                           |     18|
|1147  |          shift_register_unit_18_1_inst_4                     |shift_register_unit_18_1_2271                           |     18|
|1148  |          shift_register_unit_18_1_inst_5                     |shift_register_unit_18_1_2272                           |     18|
|1149  |          shift_register_unit_18_1_inst_6                     |shift_register_unit_18_1_2273                           |     18|
|1150  |          shift_register_unit_18_1_inst_7                     |shift_register_unit_18_1_2274                           |     18|
|1151  |          shift_register_unit_18_1_inst_9                     |shift_register_unit_18_1_2275                           |     18|
|1152  |        shift_register_group_18_16_1_inst_imag_1              |shift_register_group_18_16_1_2211                       |    252|
|1153  |          shift_register_unit_18_1_inst_1                     |shift_register_unit_18_1_2248                           |     18|
|1154  |          shift_register_unit_18_1_inst_10                    |shift_register_unit_18_1_2249                           |     18|
|1155  |          shift_register_unit_18_1_inst_11                    |shift_register_unit_18_1_2250                           |     18|
|1156  |          shift_register_unit_18_1_inst_12                    |shift_register_unit_18_1_2251                           |     18|
|1157  |          shift_register_unit_18_1_inst_13                    |shift_register_unit_18_1_2252                           |     18|
|1158  |          shift_register_unit_18_1_inst_14                    |shift_register_unit_18_1_2253                           |     18|
|1159  |          shift_register_unit_18_1_inst_15                    |shift_register_unit_18_1_2254                           |     18|
|1160  |          shift_register_unit_18_1_inst_2                     |shift_register_unit_18_1_2255                           |     18|
|1161  |          shift_register_unit_18_1_inst_3                     |shift_register_unit_18_1_2256                           |     18|
|1162  |          shift_register_unit_18_1_inst_4                     |shift_register_unit_18_1_2257                           |     18|
|1163  |          shift_register_unit_18_1_inst_5                     |shift_register_unit_18_1_2258                           |     18|
|1164  |          shift_register_unit_18_1_inst_6                     |shift_register_unit_18_1_2259                           |     18|
|1165  |          shift_register_unit_18_1_inst_7                     |shift_register_unit_18_1_2260                           |     18|
|1166  |          shift_register_unit_18_1_inst_9                     |shift_register_unit_18_1_2261                           |     18|
|1167  |        shift_register_group_18_16_1_inst_real_0              |shift_register_group_18_16_1_2212                       |    288|
|1168  |          shift_register_unit_18_1_inst_0                     |shift_register_unit_18_1_2232                           |     18|
|1169  |          shift_register_unit_18_1_inst_1                     |shift_register_unit_18_1_2233                           |     18|
|1170  |          shift_register_unit_18_1_inst_10                    |shift_register_unit_18_1_2234                           |     18|
|1171  |          shift_register_unit_18_1_inst_11                    |shift_register_unit_18_1_2235                           |     18|
|1172  |          shift_register_unit_18_1_inst_12                    |shift_register_unit_18_1_2236                           |     18|
|1173  |          shift_register_unit_18_1_inst_13                    |shift_register_unit_18_1_2237                           |     18|
|1174  |          shift_register_unit_18_1_inst_14                    |shift_register_unit_18_1_2238                           |     18|
|1175  |          shift_register_unit_18_1_inst_15                    |shift_register_unit_18_1_2239                           |     18|
|1176  |          shift_register_unit_18_1_inst_2                     |shift_register_unit_18_1_2240                           |     18|
|1177  |          shift_register_unit_18_1_inst_3                     |shift_register_unit_18_1_2241                           |     18|
|1178  |          shift_register_unit_18_1_inst_4                     |shift_register_unit_18_1_2242                           |     18|
|1179  |          shift_register_unit_18_1_inst_5                     |shift_register_unit_18_1_2243                           |     18|
|1180  |          shift_register_unit_18_1_inst_6                     |shift_register_unit_18_1_2244                           |     18|
|1181  |          shift_register_unit_18_1_inst_7                     |shift_register_unit_18_1_2245                           |     18|
|1182  |          shift_register_unit_18_1_inst_8                     |shift_register_unit_18_1_2246                           |     18|
|1183  |          shift_register_unit_18_1_inst_9                     |shift_register_unit_18_1_2247                           |     18|
|1184  |        shift_register_group_18_16_1_inst_real_1              |shift_register_group_18_16_1_2213                       |    288|
|1185  |          shift_register_unit_18_1_inst_0                     |shift_register_unit_18_1_2216                           |     18|
|1186  |          shift_register_unit_18_1_inst_1                     |shift_register_unit_18_1_2217                           |     18|
|1187  |          shift_register_unit_18_1_inst_10                    |shift_register_unit_18_1_2218                           |     18|
|1188  |          shift_register_unit_18_1_inst_11                    |shift_register_unit_18_1_2219                           |     18|
|1189  |          shift_register_unit_18_1_inst_12                    |shift_register_unit_18_1_2220                           |     18|
|1190  |          shift_register_unit_18_1_inst_13                    |shift_register_unit_18_1_2221                           |     18|
|1191  |          shift_register_unit_18_1_inst_14                    |shift_register_unit_18_1_2222                           |     18|
|1192  |          shift_register_unit_18_1_inst_15                    |shift_register_unit_18_1_2223                           |     18|
|1193  |          shift_register_unit_18_1_inst_2                     |shift_register_unit_18_1_2224                           |     18|
|1194  |          shift_register_unit_18_1_inst_3                     |shift_register_unit_18_1_2225                           |     18|
|1195  |          shift_register_unit_18_1_inst_4                     |shift_register_unit_18_1_2226                           |     18|
|1196  |          shift_register_unit_18_1_inst_5                     |shift_register_unit_18_1_2227                           |     18|
|1197  |          shift_register_unit_18_1_inst_6                     |shift_register_unit_18_1_2228                           |     18|
|1198  |          shift_register_unit_18_1_inst_7                     |shift_register_unit_18_1_2229                           |     18|
|1199  |          shift_register_unit_18_1_inst_8                     |shift_register_unit_18_1_2230                           |     18|
|1200  |          shift_register_unit_18_1_inst_9                     |shift_register_unit_18_1_2231                           |     18|
|1201  |        sum_complex_vector_unit_18_18_16_42_inst_0            |sum_complex_vector_unit_18_18_16_42_2214                |   1270|
|1202  |        sum_complex_vector_unit_18_18_16_42_inst_1            |sum_complex_vector_unit_18_18_16_42_2215                |   1268|
|1203  |    output_gate_mult                                          |matrix_times_two_vectors_18_10_2_672_16_1_1807          |  25610|
|1204  |      multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42_inst |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42      |  25610|
|1205  |        c_matrix_vec_mult_core_18_10_16_2_1_inst              |c_matrix_vec_mult_core_18_10_16_2_1_1808                |  10861|
|1206  |          dft_16_top_18_inst                                  |dft_16_top_18_2029                                      |   3667|
|1207  |            codeBlock88206_18_inst                            |codeBlock88206_18_2140                                  |   2548|
|1208  |              add88218                                        |addfxp_18_1_2163                                        |     18|
|1209  |              add88278                                        |addfxp_18_1_2164                                        |     18|
|1210  |              add88330                                        |addfxp_18_1_2165                                        |     41|
|1211  |              add88374                                        |addfxp_18_1_2166                                        |     18|
|1212  |              add88426                                        |addfxp_18_1_2167                                        |     18|
|1213  |              add88486                                        |addfxp_18_1_2168                                        |     18|
|1214  |              add88538                                        |addfxp_18_1_2169                                        |     23|
|1215  |              add88580                                        |addfxp_18_1_2170                                        |     40|
|1216  |              add88610                                        |addfxp_18_1_2171                                        |    106|
|1217  |              add88652                                        |addfxp_18_1_2172                                        |     40|
|1218  |              add88746                                        |addfxp_18_1_2173                                        |     18|
|1219  |              add88806                                        |addfxp_18_1_2174                                        |     18|
|1220  |              add88858                                        |addfxp_18_1_2175                                        |     41|
|1221  |              add88903                                        |addfxp_18_1_2176                                        |     38|
|1222  |              add88945                                        |addfxp_18_1_2177                                        |     41|
|1223  |              add89012                                        |addfxp_18_1_2178                                        |     18|
|1224  |              add89072                                        |addfxp_18_1_2179                                        |     18|
|1225  |              add89124                                        |addfxp_18_1_2180                                        |     23|
|1226  |              add89197                                        |addfxp_18_1_2181                                        |    106|
|1227  |              add89239                                        |addfxp_18_1_2182                                        |     40|
|1228  |              m88566                                          |multfix_alt_dsp_18_2183                                 |     92|
|1229  |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_2205                 |     92|
|1230  |              m88570                                          |multfix_alt_dsp_18_2184                                 |    211|
|1231  |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_2204                 |    211|
|1232  |              m88572                                          |multfix_alt_dsp_18_2185                                 |    178|
|1233  |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_2203                 |    178|
|1234  |              m88578                                          |multfix_alt_dsp_18_2186                                 |    184|
|1235  |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_2202                 |    184|
|1236  |              m88582                                          |multfix_alt_dsp_18_2187                                 |    115|
|1237  |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_2201                 |    115|
|1238  |              m88584                                          |multfix_alt_dsp_18_2188                                 |    178|
|1239  |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_2200                 |    178|
|1240  |              m88586                                          |multfix_alt_dsp_18_2189                                 |    211|
|1241  |                dsp_signed_mult_18x18_unit_18_36_0_inst       |dsp_signed_mult_18x18_unit_18_36_0_2199                 |    211|
|1242  |              sub88381                                        |subfxp_18_1_2190                                        |     18|
|1243  |              sub88552                                        |subfxp_18_1_2191                                        |     38|
|1244  |              sub88617                                        |subfxp_18_1_2192                                        |    106|
|1245  |              sub88673                                        |subfxp_18_1_2193                                        |     40|
|1246  |              sub88910                                        |subfxp_18_1_2194                                        |     38|
|1247  |              sub89138                                        |subfxp_18_1_2195                                        |     38|
|1248  |              sub89166                                        |subfxp_18_1_2196                                        |     40|
|1249  |              sub89204                                        |subfxp_18_1_2197                                        |    106|
|1250  |              sub89260                                        |subfxp_18_1_2198                                        |     40|
|1251  |            codeBlock89324_18_inst                            |codeBlock89324_18_2141                                  |   1119|
|1252  |              add89336                                        |addfxp_18_1_2142                                        |     46|
|1253  |              add89396                                        |addfxp_18_1_2143                                        |     41|
|1254  |              add89448                                        |addfxp_18_1_2144                                        |     35|
|1255  |              add89544                                        |addfxp_18_1_2145                                        |     59|
|1256  |              add89559                                        |addfxp_18_1_2146                                        |     59|
|1257  |              add89604                                        |addfxp_18_1_2147                                        |     41|
|1258  |              add89619                                        |addfxp_18_1_2148                                        |     41|
|1259  |              add89656                                        |addfxp_18_1_2149                                        |     22|
|1260  |              add89663                                        |addfxp_18_1_2150                                        |     23|
|1261  |              add89752                                        |addfxp_18_1_2151                                        |     36|
|1262  |              add89767                                        |addfxp_18_1_2152                                        |     36|
|1263  |              add89812                                        |addfxp_18_1_2153                                        |     41|
|1264  |              add89827                                        |addfxp_18_1_2154                                        |     41|
|1265  |              add89864                                        |addfxp_18_1_2155                                        |     22|
|1266  |              add89871                                        |addfxp_18_1_2156                                        |     23|
|1267  |              add89960                                        |addfxp_18_1_2157                                        |     60|
|1268  |              add89975                                        |addfxp_18_1_2158                                        |     59|
|1269  |              add90020                                        |addfxp_18_1_2159                                        |     41|
|1270  |              add90035                                        |addfxp_18_1_2160                                        |     42|
|1271  |              add90072                                        |addfxp_18_1_2161                                        |     22|
|1272  |              add90079                                        |addfxp_18_1_2162                                        |     23|
|1273  |          elementwise_add_core_18_18_9_inst_0                 |elementwise_add_core_18_18_9_2030                       |    693|
|1274  |          elementwise_add_core_18_18_9_inst_1                 |elementwise_add_core_18_18_9_2031                       |    693|
|1275  |          elementwise_mult_core_18_1810_9_1_inst_0_imag_imag  |elementwise_mult_core_18_1810_9_1_2032                  |    465|
|1276  |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_2127                 |      1|
|1277  |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_2128                 |      2|
|1278  |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_2129                 |     30|
|1279  |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_2130                 |     30|
|1280  |            dsp_signed_mult_18x18_unit_18_18_1_inst8          |dsp_signed_mult_18x18_unit_18_18_1_2131                 |     15|
|1281  |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_2132                           |     79|
|1282  |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_2133                           |     79|
|1283  |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_2134                           |     79|
|1284  |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_2135                           |     30|
|1285  |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_2136                           |     30|
|1286  |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_2137                           |     30|
|1287  |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_2138                           |     30|
|1288  |            fp_rounding_unit_1_37_10_inst8                    |fp_rounding_unit_1_37_10_2139                           |     30|
|1289  |          elementwise_mult_core_18_1810_9_1_inst_0_imag_real  |elementwise_mult_core_18_1810_9_1_2033                  |    420|
|1290  |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_2116                 |      1|
|1291  |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_2117                 |      2|
|1292  |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_2118                 |     30|
|1293  |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_2119                 |     30|
|1294  |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_2120                           |     79|
|1295  |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_2121                           |     79|
|1296  |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_2122                           |     79|
|1297  |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_2123                           |     30|
|1298  |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_2124                           |     30|
|1299  |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_2125                           |     30|
|1300  |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_2126                           |     30|
|1301  |          elementwise_mult_core_18_1810_9_1_inst_0_real_imag  |elementwise_mult_core_18_1810_9_1_2034                  |    420|
|1302  |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_2105                 |      1|
|1303  |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_2106                 |      2|
|1304  |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_2107                 |     30|
|1305  |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_2108                 |     30|
|1306  |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_2109                           |     79|
|1307  |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_2110                           |     79|
|1308  |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_2111                           |     79|
|1309  |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_2112                           |     30|
|1310  |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_2113                           |     30|
|1311  |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_2114                           |     30|
|1312  |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_2115                           |     30|
|1313  |          elementwise_mult_core_18_1810_9_1_inst_0_real_real  |elementwise_mult_core_18_1810_9_1_2035                  |    545|
|1314  |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_2091                 |      2|
|1315  |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_2092                 |      2|
|1316  |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_2093                 |     30|
|1317  |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_2094                 |     30|
|1318  |            dsp_signed_mult_18x18_unit_18_18_1_inst8          |dsp_signed_mult_18x18_unit_18_18_1_2095                 |     15|
|1319  |            fp_rounding_unit_1_37_10_inst0                    |fp_rounding_unit_1_37_10_2096                           |     79|
|1320  |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_2097                           |     79|
|1321  |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_2098                           |     79|
|1322  |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_2099                           |     79|
|1323  |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_2100                           |     30|
|1324  |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_2101                           |     30|
|1325  |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_2102                           |     30|
|1326  |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_2103                           |     30|
|1327  |            fp_rounding_unit_1_37_10_inst8                    |fp_rounding_unit_1_37_10_2104                           |     30|
|1328  |          elementwise_mult_core_18_1810_9_1_inst_1_imag_imag  |elementwise_mult_core_18_1810_9_1_2036                  |    430|
|1329  |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_2078                 |      1|
|1330  |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_2079                 |     16|
|1331  |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_2080                 |     30|
|1332  |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_2081                 |     30|
|1333  |            dsp_signed_mult_18x18_unit_18_18_1_inst8          |dsp_signed_mult_18x18_unit_18_18_1_2082                 |     15|
|1334  |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_2083                           |     79|
|1335  |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_2084                           |     79|
|1336  |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_2085                           |     30|
|1337  |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_2086                           |     30|
|1338  |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_2087                           |     30|
|1339  |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_2088                           |     30|
|1340  |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_2089                           |     30|
|1341  |            fp_rounding_unit_1_37_10_inst8                    |fp_rounding_unit_1_37_10_2090                           |     30|
|1342  |          elementwise_mult_core_18_1810_9_1_inst_1_imag_real  |elementwise_mult_core_18_1810_9_1_2037                  |    385|
|1343  |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_2067                 |      1|
|1344  |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_2068                 |     16|
|1345  |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_2069                 |     30|
|1346  |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_2070                 |     30|
|1347  |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_2071                           |     79|
|1348  |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_2072                           |     79|
|1349  |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_2073                           |     30|
|1350  |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_2074                           |     30|
|1351  |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_2075                           |     30|
|1352  |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_2076                           |     30|
|1353  |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_2077                           |     30|
|1354  |          elementwise_mult_core_18_1810_9_1_inst_1_real_imag  |elementwise_mult_core_18_1810_9_1_2038                  |    420|
|1355  |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_2056                 |      1|
|1356  |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_2057                 |      2|
|1357  |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_2058                 |     30|
|1358  |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_2059                 |     30|
|1359  |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_2060                           |     79|
|1360  |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_2061                           |     79|
|1361  |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_2062                           |     79|
|1362  |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_2063                           |     30|
|1363  |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_2064                           |     30|
|1364  |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_2065                           |     30|
|1365  |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_2066                           |     30|
|1366  |          elementwise_mult_core_18_1810_9_1_inst_1_real_real  |elementwise_mult_core_18_1810_9_1_2039                  |    545|
|1367  |            dsp_signed_mult_18x18_unit_18_18_1_inst0          |dsp_signed_mult_18x18_unit_18_18_1_2042                 |      2|
|1368  |            dsp_signed_mult_18x18_unit_18_18_1_inst2          |dsp_signed_mult_18x18_unit_18_18_1_2043                 |      2|
|1369  |            dsp_signed_mult_18x18_unit_18_18_1_inst4          |dsp_signed_mult_18x18_unit_18_18_1_2044                 |     30|
|1370  |            dsp_signed_mult_18x18_unit_18_18_1_inst6          |dsp_signed_mult_18x18_unit_18_18_1_2045                 |     30|
|1371  |            dsp_signed_mult_18x18_unit_18_18_1_inst8          |dsp_signed_mult_18x18_unit_18_18_1_2046                 |     15|
|1372  |            fp_rounding_unit_1_37_10_inst0                    |fp_rounding_unit_1_37_10_2047                           |     79|
|1373  |            fp_rounding_unit_1_37_10_inst1                    |fp_rounding_unit_1_37_10_2048                           |     79|
|1374  |            fp_rounding_unit_1_37_10_inst2                    |fp_rounding_unit_1_37_10_2049                           |     79|
|1375  |            fp_rounding_unit_1_37_10_inst3                    |fp_rounding_unit_1_37_10_2050                           |     79|
|1376  |            fp_rounding_unit_1_37_10_inst4                    |fp_rounding_unit_1_37_10_2051                           |     30|
|1377  |            fp_rounding_unit_1_37_10_inst5                    |fp_rounding_unit_1_37_10_2052                           |     30|
|1378  |            fp_rounding_unit_1_37_10_inst6                    |fp_rounding_unit_1_37_10_2053                           |     30|
|1379  |            fp_rounding_unit_1_37_10_inst7                    |fp_rounding_unit_1_37_10_2054                           |     30|
|1380  |            fp_rounding_unit_1_37_10_inst8                    |fp_rounding_unit_1_37_10_2055                           |     30|
|1381  |          elementwise_sub_core_18_18_9_inst_0                 |elementwise_sub_core_18_18_9_2040                       |    675|
|1382  |          elementwise_sub_core_18_18_9_inst_1                 |elementwise_sub_core_18_18_9_2041                       |    675|
|1383  |        idft_16_top_18_inst_0                                 |idft_16_top_18_1809                                     |   5567|
|1384  |          codeBlock98050_18_inst                              |codeBlock98050_18_1952                                  |   4414|
|1385  |            add98062                                          |addfxp_18_1_1975                                        |     77|
|1386  |            add98122                                          |addfxp_18_1_1976                                        |     41|
|1387  |            add98137                                          |addfxp_18_1_1977                                        |     41|
|1388  |            add98174                                          |addfxp_18_1_1978                                        |     23|
|1389  |            add98270                                          |addfxp_18_1_1979                                        |     77|
|1390  |            add98285                                          |addfxp_18_1_1980                                        |     77|
|1391  |            add98330                                          |addfxp_18_1_1981                                        |     41|
|1392  |            add98345                                          |addfxp_18_1_1982                                        |     41|
|1393  |            add98382                                          |addfxp_18_1_1983                                        |      5|
|1394  |            add98389                                          |addfxp_18_1_1984                                        |      5|
|1395  |            add98461                                          |addfxp_18_1_1985                                        |     23|
|1396  |            add98517                                          |addfxp_18_1_1986                                        |     40|
|1397  |            add98590                                          |addfxp_18_1_1987                                        |     77|
|1398  |            add98605                                          |addfxp_18_1_1988                                        |     77|
|1399  |            add98650                                          |addfxp_18_1_1989                                        |     41|
|1400  |            add98665                                          |addfxp_18_1_1990                                        |     41|
|1401  |            add98702                                          |addfxp_18_1_1991                                        |     23|
|1402  |            add98709                                          |addfxp_18_1_1992                                        |     23|
|1403  |            add98754                                          |addfxp_18_1_1993                                        |     23|
|1404  |            add98856                                          |addfxp_18_1_1994                                        |     77|
|1405  |            add98871                                          |addfxp_18_1_1995                                        |     77|
|1406  |            add98916                                          |addfxp_18_1_1996                                        |     41|
|1407  |            add98931                                          |addfxp_18_1_1997                                        |     41|
|1408  |            add98968                                          |addfxp_18_1_1998                                        |      5|
|1409  |            add98975                                          |addfxp_18_1_1999                                        |      5|
|1410  |            add99010                                          |addfxp_18_1_2000                                        |     41|
|1411  |            add99048                                          |addfxp_18_1_2001                                        |     23|
|1412  |            add99104                                          |addfxp_18_1_2002                                        |     40|
|1413  |            m88566                                            |multfix_alt_dsp_18_2003                                 |    236|
|1414  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2028                 |    236|
|1415  |            m88570                                            |multfix_alt_dsp_18_2004                                 |    385|
|1416  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2027                 |    385|
|1417  |            m88572                                            |multfix_alt_dsp_18_2005                                 |    337|
|1418  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2026                 |    337|
|1419  |            m88578                                            |multfix_alt_dsp_18_2006                                 |    236|
|1420  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2025                 |    236|
|1421  |            m88582                                            |multfix_alt_dsp_18_2007                                 |    236|
|1422  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2024                 |    236|
|1423  |            m88584                                            |multfix_alt_dsp_18_2008                                 |    385|
|1424  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2023                 |    385|
|1425  |            m88586                                            |multfix_alt_dsp_18_2009                                 |    337|
|1426  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_2022                 |    337|
|1427  |            sub98218                                          |subfxp_18_1_2010                                        |     23|
|1428  |            sub98396                                          |subfxp_18_1_2011                                        |     18|
|1429  |            sub98403                                          |subfxp_18_1_2012                                        |     18|
|1430  |            sub98424                                          |subfxp_18_1_2013                                        |     41|
|1431  |            sub98454                                          |subfxp_18_1_2014                                        |     23|
|1432  |            sub98496                                          |subfxp_18_1_2015                                        |     40|
|1433  |            sub98747                                          |subfxp_18_1_2016                                        |     23|
|1434  |            sub98789                                          |subfxp_18_1_2017                                        |     41|
|1435  |            sub98982                                          |subfxp_18_1_2018                                        |     18|
|1436  |            sub98989                                          |subfxp_18_1_2019                                        |     18|
|1437  |            sub99041                                          |subfxp_18_1_2020                                        |     23|
|1438  |            sub99083                                          |subfxp_18_1_2021                                        |     40|
|1439  |          codeBlock99168_18_inst                              |codeBlock99168_18_1953                                  |   1117|
|1440  |            add99180                                          |addfxp_18_1_1954                                        |     77|
|1441  |            add99240                                          |addfxp_18_1_1955                                        |     41|
|1442  |            add99255                                          |addfxp_18_1_1956                                        |     41|
|1443  |            add99292                                          |addfxp_18_1_1957                                        |     19|
|1444  |            add99388                                          |addfxp_18_1_1958                                        |     77|
|1445  |            add99448                                          |addfxp_18_1_1959                                        |     41|
|1446  |            add99463                                          |addfxp_18_1_1960                                        |     41|
|1447  |            add99500                                          |addfxp_18_1_1961                                        |     19|
|1448  |            add99596                                          |addfxp_18_1_1962                                        |     77|
|1449  |            add99656                                          |addfxp_18_1_1963                                        |     41|
|1450  |            add99671                                          |addfxp_18_1_1964                                        |     41|
|1451  |            add99708                                          |addfxp_18_1_1965                                        |     19|
|1452  |            add99804                                          |addfxp_18_1_1966                                        |     77|
|1453  |            add99864                                          |addfxp_18_1_1967                                        |     42|
|1454  |            add99879                                          |addfxp_18_1_1968                                        |     41|
|1455  |            add99916                                          |addfxp_18_1_1969                                        |     19|
|1456  |            sub99336                                          |subfxp_18_1_1971                                        |     19|
|1457  |            sub99544                                          |subfxp_18_1_1972                                        |     19|
|1458  |            sub99752                                          |subfxp_18_1_1973                                        |     19|
|1459  |            sub99960                                          |subfxp_18_1_1974                                        |     19|
|1460  |            shiftRegFIFO_2_1_inst                             |shiftRegFIFO_2_1_1970                                   |      3|
|1461  |        idft_16_top_18_inst_1                                 |idft_16_top_18_1810                                     |   5563|
|1462  |          codeBlock98050_18_inst                              |codeBlock98050_18_1876                                  |   4414|
|1463  |            add98062                                          |addfxp_18_1_1898                                        |     77|
|1464  |            add98122                                          |addfxp_18_1_1899                                        |     41|
|1465  |            add98137                                          |addfxp_18_1_1900                                        |     41|
|1466  |            add98174                                          |addfxp_18_1_1901                                        |     23|
|1467  |            add98270                                          |addfxp_18_1_1902                                        |     77|
|1468  |            add98285                                          |addfxp_18_1_1903                                        |     77|
|1469  |            add98330                                          |addfxp_18_1_1904                                        |     41|
|1470  |            add98345                                          |addfxp_18_1_1905                                        |     41|
|1471  |            add98382                                          |addfxp_18_1_1906                                        |      5|
|1472  |            add98389                                          |addfxp_18_1_1907                                        |      5|
|1473  |            add98461                                          |addfxp_18_1_1908                                        |     23|
|1474  |            add98517                                          |addfxp_18_1_1909                                        |     40|
|1475  |            add98590                                          |addfxp_18_1_1910                                        |     77|
|1476  |            add98605                                          |addfxp_18_1_1911                                        |     77|
|1477  |            add98650                                          |addfxp_18_1_1912                                        |     41|
|1478  |            add98665                                          |addfxp_18_1_1913                                        |     41|
|1479  |            add98702                                          |addfxp_18_1_1914                                        |     23|
|1480  |            add98709                                          |addfxp_18_1_1915                                        |     23|
|1481  |            add98754                                          |addfxp_18_1_1916                                        |     23|
|1482  |            add98856                                          |addfxp_18_1_1917                                        |     77|
|1483  |            add98871                                          |addfxp_18_1_1918                                        |     77|
|1484  |            add98916                                          |addfxp_18_1_1919                                        |     41|
|1485  |            add98931                                          |addfxp_18_1_1920                                        |     41|
|1486  |            add98968                                          |addfxp_18_1_1921                                        |      5|
|1487  |            add98975                                          |addfxp_18_1_1922                                        |      5|
|1488  |            add99010                                          |addfxp_18_1_1923                                        |     41|
|1489  |            add99048                                          |addfxp_18_1_1924                                        |     23|
|1490  |            add99104                                          |addfxp_18_1_1925                                        |     40|
|1491  |            m88566                                            |multfix_alt_dsp_18_1926                                 |    236|
|1492  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1951                 |    236|
|1493  |            m88570                                            |multfix_alt_dsp_18_1927                                 |    385|
|1494  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1950                 |    385|
|1495  |            m88572                                            |multfix_alt_dsp_18_1928                                 |    337|
|1496  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1949                 |    337|
|1497  |            m88578                                            |multfix_alt_dsp_18_1929                                 |    236|
|1498  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1948                 |    236|
|1499  |            m88582                                            |multfix_alt_dsp_18_1930                                 |    236|
|1500  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1947                 |    236|
|1501  |            m88584                                            |multfix_alt_dsp_18_1931                                 |    385|
|1502  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1946                 |    385|
|1503  |            m88586                                            |multfix_alt_dsp_18_1932                                 |    337|
|1504  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_1945                 |    337|
|1505  |            sub98218                                          |subfxp_18_1_1933                                        |     23|
|1506  |            sub98396                                          |subfxp_18_1_1934                                        |     18|
|1507  |            sub98403                                          |subfxp_18_1_1935                                        |     18|
|1508  |            sub98424                                          |subfxp_18_1_1936                                        |     41|
|1509  |            sub98454                                          |subfxp_18_1_1937                                        |     23|
|1510  |            sub98496                                          |subfxp_18_1_1938                                        |     40|
|1511  |            sub98747                                          |subfxp_18_1_1939                                        |     23|
|1512  |            sub98789                                          |subfxp_18_1_1940                                        |     41|
|1513  |            sub98982                                          |subfxp_18_1_1941                                        |     18|
|1514  |            sub98989                                          |subfxp_18_1_1942                                        |     18|
|1515  |            sub99041                                          |subfxp_18_1_1943                                        |     23|
|1516  |            sub99083                                          |subfxp_18_1_1944                                        |     40|
|1517  |          codeBlock99168_18_inst                              |codeBlock99168_18_1877                                  |   1113|
|1518  |            add99180                                          |addfxp_18_1_1878                                        |     77|
|1519  |            add99240                                          |addfxp_18_1_1879                                        |     41|
|1520  |            add99255                                          |addfxp_18_1_1880                                        |     41|
|1521  |            add99292                                          |addfxp_18_1_1881                                        |     19|
|1522  |            add99388                                          |addfxp_18_1_1882                                        |     77|
|1523  |            add99448                                          |addfxp_18_1_1883                                        |     41|
|1524  |            add99463                                          |addfxp_18_1_1884                                        |     41|
|1525  |            add99500                                          |addfxp_18_1_1885                                        |     19|
|1526  |            add99596                                          |addfxp_18_1_1886                                        |     77|
|1527  |            add99656                                          |addfxp_18_1_1887                                        |     41|
|1528  |            add99671                                          |addfxp_18_1_1888                                        |     41|
|1529  |            add99708                                          |addfxp_18_1_1889                                        |     19|
|1530  |            add99804                                          |addfxp_18_1_1890                                        |     77|
|1531  |            add99864                                          |addfxp_18_1_1891                                        |     42|
|1532  |            add99879                                          |addfxp_18_1_1892                                        |     41|
|1533  |            add99916                                          |addfxp_18_1_1893                                        |     19|
|1534  |            sub99336                                          |subfxp_18_1_1894                                        |     19|
|1535  |            sub99544                                          |subfxp_18_1_1895                                        |     19|
|1536  |            sub99752                                          |subfxp_18_1_1896                                        |     19|
|1537  |            sub99960                                          |subfxp_18_1_1897                                        |     19|
|1538  |        shift_register_group_18_16_1_inst_imag_0              |shift_register_group_18_16_1_1811                       |    252|
|1539  |          shift_register_unit_18_1_inst_1                     |shift_register_unit_18_1_1862                           |     18|
|1540  |          shift_register_unit_18_1_inst_10                    |shift_register_unit_18_1_1863                           |     18|
|1541  |          shift_register_unit_18_1_inst_11                    |shift_register_unit_18_1_1864                           |     18|
|1542  |          shift_register_unit_18_1_inst_12                    |shift_register_unit_18_1_1865                           |     18|
|1543  |          shift_register_unit_18_1_inst_13                    |shift_register_unit_18_1_1866                           |     18|
|1544  |          shift_register_unit_18_1_inst_14                    |shift_register_unit_18_1_1867                           |     18|
|1545  |          shift_register_unit_18_1_inst_15                    |shift_register_unit_18_1_1868                           |     18|
|1546  |          shift_register_unit_18_1_inst_2                     |shift_register_unit_18_1_1869                           |     18|
|1547  |          shift_register_unit_18_1_inst_3                     |shift_register_unit_18_1_1870                           |     18|
|1548  |          shift_register_unit_18_1_inst_4                     |shift_register_unit_18_1_1871                           |     18|
|1549  |          shift_register_unit_18_1_inst_5                     |shift_register_unit_18_1_1872                           |     18|
|1550  |          shift_register_unit_18_1_inst_6                     |shift_register_unit_18_1_1873                           |     18|
|1551  |          shift_register_unit_18_1_inst_7                     |shift_register_unit_18_1_1874                           |     18|
|1552  |          shift_register_unit_18_1_inst_9                     |shift_register_unit_18_1_1875                           |     18|
|1553  |        shift_register_group_18_16_1_inst_imag_1              |shift_register_group_18_16_1_1812                       |    252|
|1554  |          shift_register_unit_18_1_inst_1                     |shift_register_unit_18_1_1848                           |     18|
|1555  |          shift_register_unit_18_1_inst_10                    |shift_register_unit_18_1_1849                           |     18|
|1556  |          shift_register_unit_18_1_inst_11                    |shift_register_unit_18_1_1850                           |     18|
|1557  |          shift_register_unit_18_1_inst_12                    |shift_register_unit_18_1_1851                           |     18|
|1558  |          shift_register_unit_18_1_inst_13                    |shift_register_unit_18_1_1852                           |     18|
|1559  |          shift_register_unit_18_1_inst_14                    |shift_register_unit_18_1_1853                           |     18|
|1560  |          shift_register_unit_18_1_inst_15                    |shift_register_unit_18_1_1854                           |     18|
|1561  |          shift_register_unit_18_1_inst_2                     |shift_register_unit_18_1_1855                           |     18|
|1562  |          shift_register_unit_18_1_inst_3                     |shift_register_unit_18_1_1856                           |     18|
|1563  |          shift_register_unit_18_1_inst_4                     |shift_register_unit_18_1_1857                           |     18|
|1564  |          shift_register_unit_18_1_inst_5                     |shift_register_unit_18_1_1858                           |     18|
|1565  |          shift_register_unit_18_1_inst_6                     |shift_register_unit_18_1_1859                           |     18|
|1566  |          shift_register_unit_18_1_inst_7                     |shift_register_unit_18_1_1860                           |     18|
|1567  |          shift_register_unit_18_1_inst_9                     |shift_register_unit_18_1_1861                           |     18|
|1568  |        shift_register_group_18_16_1_inst_real_0              |shift_register_group_18_16_1_1813                       |    288|
|1569  |          shift_register_unit_18_1_inst_0                     |shift_register_unit_18_1_1832                           |     18|
|1570  |          shift_register_unit_18_1_inst_1                     |shift_register_unit_18_1_1833                           |     18|
|1571  |          shift_register_unit_18_1_inst_10                    |shift_register_unit_18_1_1834                           |     18|
|1572  |          shift_register_unit_18_1_inst_11                    |shift_register_unit_18_1_1835                           |     18|
|1573  |          shift_register_unit_18_1_inst_12                    |shift_register_unit_18_1_1836                           |     18|
|1574  |          shift_register_unit_18_1_inst_13                    |shift_register_unit_18_1_1837                           |     18|
|1575  |          shift_register_unit_18_1_inst_14                    |shift_register_unit_18_1_1838                           |     18|
|1576  |          shift_register_unit_18_1_inst_15                    |shift_register_unit_18_1_1839                           |     18|
|1577  |          shift_register_unit_18_1_inst_2                     |shift_register_unit_18_1_1840                           |     18|
|1578  |          shift_register_unit_18_1_inst_3                     |shift_register_unit_18_1_1841                           |     18|
|1579  |          shift_register_unit_18_1_inst_4                     |shift_register_unit_18_1_1842                           |     18|
|1580  |          shift_register_unit_18_1_inst_5                     |shift_register_unit_18_1_1843                           |     18|
|1581  |          shift_register_unit_18_1_inst_6                     |shift_register_unit_18_1_1844                           |     18|
|1582  |          shift_register_unit_18_1_inst_7                     |shift_register_unit_18_1_1845                           |     18|
|1583  |          shift_register_unit_18_1_inst_8                     |shift_register_unit_18_1_1846                           |     18|
|1584  |          shift_register_unit_18_1_inst_9                     |shift_register_unit_18_1_1847                           |     18|
|1585  |        shift_register_group_18_16_1_inst_real_1              |shift_register_group_18_16_1_1814                       |    288|
|1586  |          shift_register_unit_18_1_inst_0                     |shift_register_unit_18_1_1816                           |     18|
|1587  |          shift_register_unit_18_1_inst_1                     |shift_register_unit_18_1_1817                           |     18|
|1588  |          shift_register_unit_18_1_inst_10                    |shift_register_unit_18_1_1818                           |     18|
|1589  |          shift_register_unit_18_1_inst_11                    |shift_register_unit_18_1_1819                           |     18|
|1590  |          shift_register_unit_18_1_inst_12                    |shift_register_unit_18_1_1820                           |     18|
|1591  |          shift_register_unit_18_1_inst_13                    |shift_register_unit_18_1_1821                           |     18|
|1592  |          shift_register_unit_18_1_inst_14                    |shift_register_unit_18_1_1822                           |     18|
|1593  |          shift_register_unit_18_1_inst_15                    |shift_register_unit_18_1_1823                           |     18|
|1594  |          shift_register_unit_18_1_inst_2                     |shift_register_unit_18_1_1824                           |     18|
|1595  |          shift_register_unit_18_1_inst_3                     |shift_register_unit_18_1_1825                           |     18|
|1596  |          shift_register_unit_18_1_inst_4                     |shift_register_unit_18_1_1826                           |     18|
|1597  |          shift_register_unit_18_1_inst_5                     |shift_register_unit_18_1_1827                           |     18|
|1598  |          shift_register_unit_18_1_inst_6                     |shift_register_unit_18_1_1828                           |     18|
|1599  |          shift_register_unit_18_1_inst_7                     |shift_register_unit_18_1_1829                           |     18|
|1600  |          shift_register_unit_18_1_inst_8                     |shift_register_unit_18_1_1830                           |     18|
|1601  |          shift_register_unit_18_1_inst_9                     |shift_register_unit_18_1_1831                           |     18|
|1602  |        sum_complex_vector_unit_18_18_16_42_inst_0            |sum_complex_vector_unit_18_18_16_42                     |   1269|
|1603  |        sum_complex_vector_unit_18_18_16_42_inst_1            |sum_complex_vector_unit_18_18_16_42_1815                |   1268|
|1604  |  C_LSTM_stage_2_18_10_32_1_inst                              |C_LSTM_stage_2_18_10_32_1                               | 148688|
|1605  |    elementwise_add_core_18_18_32_inst                        |elementwise_add_core_18_18_32                           |   2592|
|1606  |    elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult          |elementwise_mult_core_18_18_10_32_1                     |  11578|
|1607  |      dsp_signed_mult_18x18_unit_18_18_1_inst0                |dsp_signed_mult_18x18_unit_18_18_1_1757                 |      5|
|1608  |      dsp_signed_mult_18x18_unit_18_18_1_inst10               |dsp_signed_mult_18x18_unit_18_18_1_1758                 |      4|
|1609  |      dsp_signed_mult_18x18_unit_18_18_1_inst12               |dsp_signed_mult_18x18_unit_18_18_1_1759                 |      4|
|1610  |      dsp_signed_mult_18x18_unit_18_18_1_inst14               |dsp_signed_mult_18x18_unit_18_18_1_1760                 |      4|
|1611  |      dsp_signed_mult_18x18_unit_18_18_1_inst16               |dsp_signed_mult_18x18_unit_18_18_1_1761                 |      4|
|1612  |      dsp_signed_mult_18x18_unit_18_18_1_inst18               |dsp_signed_mult_18x18_unit_18_18_1_1762                 |      4|
|1613  |      dsp_signed_mult_18x18_unit_18_18_1_inst2                |dsp_signed_mult_18x18_unit_18_18_1_1763                 |    391|
|1614  |      dsp_signed_mult_18x18_unit_18_18_1_inst20               |dsp_signed_mult_18x18_unit_18_18_1_1764                 |    778|
|1615  |      dsp_signed_mult_18x18_unit_18_18_1_inst22               |dsp_signed_mult_18x18_unit_18_18_1_1765                 |    778|
|1616  |      dsp_signed_mult_18x18_unit_18_18_1_inst24               |dsp_signed_mult_18x18_unit_18_18_1_1766                 |    778|
|1617  |      dsp_signed_mult_18x18_unit_18_18_1_inst26               |dsp_signed_mult_18x18_unit_18_18_1_1767                 |    778|
|1618  |      dsp_signed_mult_18x18_unit_18_18_1_inst28               |dsp_signed_mult_18x18_unit_18_18_1_1768                 |    778|
|1619  |      dsp_signed_mult_18x18_unit_18_18_1_inst30               |dsp_signed_mult_18x18_unit_18_18_1_1769                 |    778|
|1620  |      dsp_signed_mult_18x18_unit_18_18_1_inst4                |dsp_signed_mult_18x18_unit_18_18_1_1770                 |    778|
|1621  |      dsp_signed_mult_18x18_unit_18_18_1_inst6                |dsp_signed_mult_18x18_unit_18_18_1_1771                 |    778|
|1622  |      dsp_signed_mult_18x18_unit_18_18_1_inst8                |dsp_signed_mult_18x18_unit_18_18_1_1772                 |    778|
|1623  |      fp_rounding_unit_1_37_10_inst0                          |fp_rounding_unit_1_37_10_1773                           |     82|
|1624  |      fp_rounding_unit_1_37_10_inst1                          |fp_rounding_unit_1_37_10_1774                           |     79|
|1625  |      fp_rounding_unit_1_37_10_inst10                         |fp_rounding_unit_1_37_10_1775                           |     79|
|1626  |      fp_rounding_unit_1_37_10_inst11                         |fp_rounding_unit_1_37_10_1776                           |     79|
|1627  |      fp_rounding_unit_1_37_10_inst12                         |fp_rounding_unit_1_37_10_1777                           |     79|
|1628  |      fp_rounding_unit_1_37_10_inst13                         |fp_rounding_unit_1_37_10_1778                           |     79|
|1629  |      fp_rounding_unit_1_37_10_inst14                         |fp_rounding_unit_1_37_10_1779                           |     79|
|1630  |      fp_rounding_unit_1_37_10_inst15                         |fp_rounding_unit_1_37_10_1780                           |     79|
|1631  |      fp_rounding_unit_1_37_10_inst16                         |fp_rounding_unit_1_37_10_1781                           |     79|
|1632  |      fp_rounding_unit_1_37_10_inst17                         |fp_rounding_unit_1_37_10_1782                           |     79|
|1633  |      fp_rounding_unit_1_37_10_inst18                         |fp_rounding_unit_1_37_10_1783                           |     79|
|1634  |      fp_rounding_unit_1_37_10_inst19                         |fp_rounding_unit_1_37_10_1784                           |     79|
|1635  |      fp_rounding_unit_1_37_10_inst2                          |fp_rounding_unit_1_37_10_1785                           |     79|
|1636  |      fp_rounding_unit_1_37_10_inst20                         |fp_rounding_unit_1_37_10_1786                           |     79|
|1637  |      fp_rounding_unit_1_37_10_inst21                         |fp_rounding_unit_1_37_10_1787                           |     79|
|1638  |      fp_rounding_unit_1_37_10_inst22                         |fp_rounding_unit_1_37_10_1788                           |     79|
|1639  |      fp_rounding_unit_1_37_10_inst23                         |fp_rounding_unit_1_37_10_1789                           |     79|
|1640  |      fp_rounding_unit_1_37_10_inst24                         |fp_rounding_unit_1_37_10_1790                           |     79|
|1641  |      fp_rounding_unit_1_37_10_inst25                         |fp_rounding_unit_1_37_10_1791                           |     79|
|1642  |      fp_rounding_unit_1_37_10_inst26                         |fp_rounding_unit_1_37_10_1792                           |     79|
|1643  |      fp_rounding_unit_1_37_10_inst27                         |fp_rounding_unit_1_37_10_1793                           |     79|
|1644  |      fp_rounding_unit_1_37_10_inst28                         |fp_rounding_unit_1_37_10_1794                           |     79|
|1645  |      fp_rounding_unit_1_37_10_inst29                         |fp_rounding_unit_1_37_10_1795                           |     79|
|1646  |      fp_rounding_unit_1_37_10_inst3                          |fp_rounding_unit_1_37_10_1796                           |     79|
|1647  |      fp_rounding_unit_1_37_10_inst30                         |fp_rounding_unit_1_37_10_1797                           |     79|
|1648  |      fp_rounding_unit_1_37_10_inst31                         |fp_rounding_unit_1_37_10_1798                           |     79|
|1649  |      fp_rounding_unit_1_37_10_inst4                          |fp_rounding_unit_1_37_10_1799                           |     79|
|1650  |      fp_rounding_unit_1_37_10_inst5                          |fp_rounding_unit_1_37_10_1800                           |     79|
|1651  |      fp_rounding_unit_1_37_10_inst6                          |fp_rounding_unit_1_37_10_1801                           |     79|
|1652  |      fp_rounding_unit_1_37_10_inst7                          |fp_rounding_unit_1_37_10_1802                           |     79|
|1653  |      fp_rounding_unit_1_37_10_inst8                          |fp_rounding_unit_1_37_10_1803                           |     79|
|1654  |      fp_rounding_unit_1_37_10_inst9                          |fp_rounding_unit_1_37_10_1804                           |     79|
|1655  |    elementwise_mult_core_18_18_10_32_1_it_gt_mult            |elementwise_mult_core_18_18_10_32_1_488                 |  11573|
|1656  |      dsp_signed_mult_18x18_unit_18_18_1_inst0                |dsp_signed_mult_18x18_unit_18_18_1_1709                 |      4|
|1657  |      dsp_signed_mult_18x18_unit_18_18_1_inst10               |dsp_signed_mult_18x18_unit_18_18_1_1710                 |      4|
|1658  |      dsp_signed_mult_18x18_unit_18_18_1_inst12               |dsp_signed_mult_18x18_unit_18_18_1_1711                 |      4|
|1659  |      dsp_signed_mult_18x18_unit_18_18_1_inst14               |dsp_signed_mult_18x18_unit_18_18_1_1712                 |      4|
|1660  |      dsp_signed_mult_18x18_unit_18_18_1_inst16               |dsp_signed_mult_18x18_unit_18_18_1_1713                 |      4|
|1661  |      dsp_signed_mult_18x18_unit_18_18_1_inst18               |dsp_signed_mult_18x18_unit_18_18_1_1714                 |      4|
|1662  |      dsp_signed_mult_18x18_unit_18_18_1_inst2                |dsp_signed_mult_18x18_unit_18_18_1_1715                 |    391|
|1663  |      dsp_signed_mult_18x18_unit_18_18_1_inst20               |dsp_signed_mult_18x18_unit_18_18_1_1716                 |    778|
|1664  |      dsp_signed_mult_18x18_unit_18_18_1_inst22               |dsp_signed_mult_18x18_unit_18_18_1_1717                 |    778|
|1665  |      dsp_signed_mult_18x18_unit_18_18_1_inst24               |dsp_signed_mult_18x18_unit_18_18_1_1718                 |    778|
|1666  |      dsp_signed_mult_18x18_unit_18_18_1_inst26               |dsp_signed_mult_18x18_unit_18_18_1_1719                 |    778|
|1667  |      dsp_signed_mult_18x18_unit_18_18_1_inst28               |dsp_signed_mult_18x18_unit_18_18_1_1720                 |    778|
|1668  |      dsp_signed_mult_18x18_unit_18_18_1_inst30               |dsp_signed_mult_18x18_unit_18_18_1_1721                 |    778|
|1669  |      dsp_signed_mult_18x18_unit_18_18_1_inst4                |dsp_signed_mult_18x18_unit_18_18_1_1722                 |    778|
|1670  |      dsp_signed_mult_18x18_unit_18_18_1_inst6                |dsp_signed_mult_18x18_unit_18_18_1_1723                 |    778|
|1671  |      dsp_signed_mult_18x18_unit_18_18_1_inst8                |dsp_signed_mult_18x18_unit_18_18_1_1724                 |    778|
|1672  |      fp_rounding_unit_1_37_10_inst0                          |fp_rounding_unit_1_37_10_1725                           |     79|
|1673  |      fp_rounding_unit_1_37_10_inst1                          |fp_rounding_unit_1_37_10_1726                           |     79|
|1674  |      fp_rounding_unit_1_37_10_inst10                         |fp_rounding_unit_1_37_10_1727                           |     79|
|1675  |      fp_rounding_unit_1_37_10_inst11                         |fp_rounding_unit_1_37_10_1728                           |     79|
|1676  |      fp_rounding_unit_1_37_10_inst12                         |fp_rounding_unit_1_37_10_1729                           |     79|
|1677  |      fp_rounding_unit_1_37_10_inst13                         |fp_rounding_unit_1_37_10_1730                           |     79|
|1678  |      fp_rounding_unit_1_37_10_inst14                         |fp_rounding_unit_1_37_10_1731                           |     79|
|1679  |      fp_rounding_unit_1_37_10_inst15                         |fp_rounding_unit_1_37_10_1732                           |     79|
|1680  |      fp_rounding_unit_1_37_10_inst16                         |fp_rounding_unit_1_37_10_1733                           |     79|
|1681  |      fp_rounding_unit_1_37_10_inst17                         |fp_rounding_unit_1_37_10_1734                           |     79|
|1682  |      fp_rounding_unit_1_37_10_inst18                         |fp_rounding_unit_1_37_10_1735                           |     79|
|1683  |      fp_rounding_unit_1_37_10_inst19                         |fp_rounding_unit_1_37_10_1736                           |     79|
|1684  |      fp_rounding_unit_1_37_10_inst2                          |fp_rounding_unit_1_37_10_1737                           |     79|
|1685  |      fp_rounding_unit_1_37_10_inst20                         |fp_rounding_unit_1_37_10_1738                           |     79|
|1686  |      fp_rounding_unit_1_37_10_inst21                         |fp_rounding_unit_1_37_10_1739                           |     79|
|1687  |      fp_rounding_unit_1_37_10_inst22                         |fp_rounding_unit_1_37_10_1740                           |     79|
|1688  |      fp_rounding_unit_1_37_10_inst23                         |fp_rounding_unit_1_37_10_1741                           |     79|
|1689  |      fp_rounding_unit_1_37_10_inst24                         |fp_rounding_unit_1_37_10_1742                           |     79|
|1690  |      fp_rounding_unit_1_37_10_inst25                         |fp_rounding_unit_1_37_10_1743                           |     79|
|1691  |      fp_rounding_unit_1_37_10_inst26                         |fp_rounding_unit_1_37_10_1744                           |     79|
|1692  |      fp_rounding_unit_1_37_10_inst27                         |fp_rounding_unit_1_37_10_1745                           |     79|
|1693  |      fp_rounding_unit_1_37_10_inst28                         |fp_rounding_unit_1_37_10_1746                           |     79|
|1694  |      fp_rounding_unit_1_37_10_inst29                         |fp_rounding_unit_1_37_10_1747                           |     79|
|1695  |      fp_rounding_unit_1_37_10_inst3                          |fp_rounding_unit_1_37_10_1748                           |     79|
|1696  |      fp_rounding_unit_1_37_10_inst30                         |fp_rounding_unit_1_37_10_1749                           |     79|
|1697  |      fp_rounding_unit_1_37_10_inst31                         |fp_rounding_unit_1_37_10_1750                           |     79|
|1698  |      fp_rounding_unit_1_37_10_inst4                          |fp_rounding_unit_1_37_10_1751                           |     79|
|1699  |      fp_rounding_unit_1_37_10_inst5                          |fp_rounding_unit_1_37_10_1752                           |     79|
|1700  |      fp_rounding_unit_1_37_10_inst6                          |fp_rounding_unit_1_37_10_1753                           |     79|
|1701  |      fp_rounding_unit_1_37_10_inst7                          |fp_rounding_unit_1_37_10_1754                           |     79|
|1702  |      fp_rounding_unit_1_37_10_inst8                          |fp_rounding_unit_1_37_10_1755                           |     79|
|1703  |      fp_rounding_unit_1_37_10_inst9                          |fp_rounding_unit_1_37_10_1756                           |     79|
|1704  |    elementwise_mult_core_18_18_10_32_1_ot_tanh_mult          |elementwise_mult_core_18_18_10_32_1_489                 |  11593|
|1705  |      dsp_signed_mult_18x18_unit_18_18_1_inst0                |dsp_signed_mult_18x18_unit_18_18_1_1661                 |      5|
|1706  |      dsp_signed_mult_18x18_unit_18_18_1_inst10               |dsp_signed_mult_18x18_unit_18_18_1_1662                 |      4|
|1707  |      dsp_signed_mult_18x18_unit_18_18_1_inst12               |dsp_signed_mult_18x18_unit_18_18_1_1663                 |      4|
|1708  |      dsp_signed_mult_18x18_unit_18_18_1_inst14               |dsp_signed_mult_18x18_unit_18_18_1_1664                 |      4|
|1709  |      dsp_signed_mult_18x18_unit_18_18_1_inst16               |dsp_signed_mult_18x18_unit_18_18_1_1665                 |      4|
|1710  |      dsp_signed_mult_18x18_unit_18_18_1_inst18               |dsp_signed_mult_18x18_unit_18_18_1_1666                 |      4|
|1711  |      dsp_signed_mult_18x18_unit_18_18_1_inst2                |dsp_signed_mult_18x18_unit_18_18_1_1667                 |    391|
|1712  |      dsp_signed_mult_18x18_unit_18_18_1_inst20               |dsp_signed_mult_18x18_unit_18_18_1_1668                 |    778|
|1713  |      dsp_signed_mult_18x18_unit_18_18_1_inst22               |dsp_signed_mult_18x18_unit_18_18_1_1669                 |    778|
|1714  |      dsp_signed_mult_18x18_unit_18_18_1_inst24               |dsp_signed_mult_18x18_unit_18_18_1_1670                 |    778|
|1715  |      dsp_signed_mult_18x18_unit_18_18_1_inst26               |dsp_signed_mult_18x18_unit_18_18_1_1671                 |    778|
|1716  |      dsp_signed_mult_18x18_unit_18_18_1_inst28               |dsp_signed_mult_18x18_unit_18_18_1_1672                 |    778|
|1717  |      dsp_signed_mult_18x18_unit_18_18_1_inst30               |dsp_signed_mult_18x18_unit_18_18_1_1673                 |    778|
|1718  |      dsp_signed_mult_18x18_unit_18_18_1_inst4                |dsp_signed_mult_18x18_unit_18_18_1_1674                 |    778|
|1719  |      dsp_signed_mult_18x18_unit_18_18_1_inst6                |dsp_signed_mult_18x18_unit_18_18_1_1675                 |    778|
|1720  |      dsp_signed_mult_18x18_unit_18_18_1_inst8                |dsp_signed_mult_18x18_unit_18_18_1_1676                 |    778|
|1721  |      fp_rounding_unit_1_37_10_inst0                          |fp_rounding_unit_1_37_10_1677                           |     82|
|1722  |      fp_rounding_unit_1_37_10_inst1                          |fp_rounding_unit_1_37_10_1678                           |     79|
|1723  |      fp_rounding_unit_1_37_10_inst10                         |fp_rounding_unit_1_37_10_1679                           |     79|
|1724  |      fp_rounding_unit_1_37_10_inst11                         |fp_rounding_unit_1_37_10_1680                           |     79|
|1725  |      fp_rounding_unit_1_37_10_inst12                         |fp_rounding_unit_1_37_10_1681                           |     79|
|1726  |      fp_rounding_unit_1_37_10_inst13                         |fp_rounding_unit_1_37_10_1682                           |     79|
|1727  |      fp_rounding_unit_1_37_10_inst14                         |fp_rounding_unit_1_37_10_1683                           |     79|
|1728  |      fp_rounding_unit_1_37_10_inst15                         |fp_rounding_unit_1_37_10_1684                           |     79|
|1729  |      fp_rounding_unit_1_37_10_inst16                         |fp_rounding_unit_1_37_10_1685                           |     79|
|1730  |      fp_rounding_unit_1_37_10_inst17                         |fp_rounding_unit_1_37_10_1686                           |     79|
|1731  |      fp_rounding_unit_1_37_10_inst18                         |fp_rounding_unit_1_37_10_1687                           |     79|
|1732  |      fp_rounding_unit_1_37_10_inst19                         |fp_rounding_unit_1_37_10_1688                           |     79|
|1733  |      fp_rounding_unit_1_37_10_inst2                          |fp_rounding_unit_1_37_10_1689                           |     79|
|1734  |      fp_rounding_unit_1_37_10_inst20                         |fp_rounding_unit_1_37_10_1690                           |     79|
|1735  |      fp_rounding_unit_1_37_10_inst21                         |fp_rounding_unit_1_37_10_1691                           |     79|
|1736  |      fp_rounding_unit_1_37_10_inst22                         |fp_rounding_unit_1_37_10_1692                           |     79|
|1737  |      fp_rounding_unit_1_37_10_inst23                         |fp_rounding_unit_1_37_10_1693                           |     79|
|1738  |      fp_rounding_unit_1_37_10_inst24                         |fp_rounding_unit_1_37_10_1694                           |     79|
|1739  |      fp_rounding_unit_1_37_10_inst25                         |fp_rounding_unit_1_37_10_1695                           |     79|
|1740  |      fp_rounding_unit_1_37_10_inst26                         |fp_rounding_unit_1_37_10_1696                           |     79|
|1741  |      fp_rounding_unit_1_37_10_inst27                         |fp_rounding_unit_1_37_10_1697                           |     79|
|1742  |      fp_rounding_unit_1_37_10_inst28                         |fp_rounding_unit_1_37_10_1698                           |     79|
|1743  |      fp_rounding_unit_1_37_10_inst29                         |fp_rounding_unit_1_37_10_1699                           |     79|
|1744  |      fp_rounding_unit_1_37_10_inst3                          |fp_rounding_unit_1_37_10_1700                           |     79|
|1745  |      fp_rounding_unit_1_37_10_inst30                         |fp_rounding_unit_1_37_10_1701                           |     79|
|1746  |      fp_rounding_unit_1_37_10_inst31                         |fp_rounding_unit_1_37_10_1702                           |     79|
|1747  |      fp_rounding_unit_1_37_10_inst4                          |fp_rounding_unit_1_37_10_1703                           |     79|
|1748  |      fp_rounding_unit_1_37_10_inst5                          |fp_rounding_unit_1_37_10_1704                           |     79|
|1749  |      fp_rounding_unit_1_37_10_inst6                          |fp_rounding_unit_1_37_10_1705                           |     79|
|1750  |      fp_rounding_unit_1_37_10_inst7                          |fp_rounding_unit_1_37_10_1706                           |     79|
|1751  |      fp_rounding_unit_1_37_10_inst8                          |fp_rounding_unit_1_37_10_1707                           |     79|
|1752  |      fp_rounding_unit_1_37_10_inst9                          |fp_rounding_unit_1_37_10_1708                           |     79|
|1753  |    lstm_gate_18_10_32_1_forget                               |lstm_gate_18_10_32_1                                    |  22574|
|1754  |      elementwise_add_core_18_18_32_add_1                     |elementwise_add_core_18_18_32_1417                      |    352|
|1755  |      elementwise_add_core_18_18_32_add_2                     |elementwise_add_core_18_18_32_1418                      |   2403|
|1756  |      elementwise_mult_core_18_18_10_32_1_mult                |elementwise_mult_core_18_18_10_32_1_1419                |   1900|
|1757  |        dsp_signed_mult_18x18_unit_18_18_1_inst0              |dsp_signed_mult_18x18_unit_18_18_1_1613                 |      3|
|1758  |        dsp_signed_mult_18x18_unit_18_18_1_inst10             |dsp_signed_mult_18x18_unit_18_18_1_1614                 |      2|
|1759  |        dsp_signed_mult_18x18_unit_18_18_1_inst12             |dsp_signed_mult_18x18_unit_18_18_1_1615                 |      2|
|1760  |        dsp_signed_mult_18x18_unit_18_18_1_inst14             |dsp_signed_mult_18x18_unit_18_18_1_1616                 |      2|
|1761  |        dsp_signed_mult_18x18_unit_18_18_1_inst16             |dsp_signed_mult_18x18_unit_18_18_1_1617                 |      2|
|1762  |        dsp_signed_mult_18x18_unit_18_18_1_inst18             |dsp_signed_mult_18x18_unit_18_18_1_1618                 |      2|
|1763  |        dsp_signed_mult_18x18_unit_18_18_1_inst2              |dsp_signed_mult_18x18_unit_18_18_1_1619                 |     16|
|1764  |        dsp_signed_mult_18x18_unit_18_18_1_inst20             |dsp_signed_mult_18x18_unit_18_18_1_1620                 |     30|
|1765  |        dsp_signed_mult_18x18_unit_18_18_1_inst22             |dsp_signed_mult_18x18_unit_18_18_1_1621                 |     30|
|1766  |        dsp_signed_mult_18x18_unit_18_18_1_inst24             |dsp_signed_mult_18x18_unit_18_18_1_1622                 |     30|
|1767  |        dsp_signed_mult_18x18_unit_18_18_1_inst26             |dsp_signed_mult_18x18_unit_18_18_1_1623                 |     30|
|1768  |        dsp_signed_mult_18x18_unit_18_18_1_inst28             |dsp_signed_mult_18x18_unit_18_18_1_1624                 |     30|
|1769  |        dsp_signed_mult_18x18_unit_18_18_1_inst30             |dsp_signed_mult_18x18_unit_18_18_1_1625                 |     30|
|1770  |        dsp_signed_mult_18x18_unit_18_18_1_inst4              |dsp_signed_mult_18x18_unit_18_18_1_1626                 |     30|
|1771  |        dsp_signed_mult_18x18_unit_18_18_1_inst6              |dsp_signed_mult_18x18_unit_18_18_1_1627                 |     30|
|1772  |        dsp_signed_mult_18x18_unit_18_18_1_inst8              |dsp_signed_mult_18x18_unit_18_18_1_1628                 |     30|
|1773  |        fp_rounding_unit_1_37_10_inst0                        |fp_rounding_unit_1_37_10_1629                           |     82|
|1774  |        fp_rounding_unit_1_37_10_inst1                        |fp_rounding_unit_1_37_10_1630                           |     79|
|1775  |        fp_rounding_unit_1_37_10_inst10                       |fp_rounding_unit_1_37_10_1631                           |     79|
|1776  |        fp_rounding_unit_1_37_10_inst11                       |fp_rounding_unit_1_37_10_1632                           |     79|
|1777  |        fp_rounding_unit_1_37_10_inst12                       |fp_rounding_unit_1_37_10_1633                           |     79|
|1778  |        fp_rounding_unit_1_37_10_inst13                       |fp_rounding_unit_1_37_10_1634                           |     79|
|1779  |        fp_rounding_unit_1_37_10_inst14                       |fp_rounding_unit_1_37_10_1635                           |     79|
|1780  |        fp_rounding_unit_1_37_10_inst15                       |fp_rounding_unit_1_37_10_1636                           |     79|
|1781  |        fp_rounding_unit_1_37_10_inst16                       |fp_rounding_unit_1_37_10_1637                           |     79|
|1782  |        fp_rounding_unit_1_37_10_inst17                       |fp_rounding_unit_1_37_10_1638                           |     79|
|1783  |        fp_rounding_unit_1_37_10_inst18                       |fp_rounding_unit_1_37_10_1639                           |     79|
|1784  |        fp_rounding_unit_1_37_10_inst19                       |fp_rounding_unit_1_37_10_1640                           |     79|
|1785  |        fp_rounding_unit_1_37_10_inst2                        |fp_rounding_unit_1_37_10_1641                           |     79|
|1786  |        fp_rounding_unit_1_37_10_inst20                       |fp_rounding_unit_1_37_10_1642                           |     30|
|1787  |        fp_rounding_unit_1_37_10_inst21                       |fp_rounding_unit_1_37_10_1643                           |     30|
|1788  |        fp_rounding_unit_1_37_10_inst22                       |fp_rounding_unit_1_37_10_1644                           |     30|
|1789  |        fp_rounding_unit_1_37_10_inst23                       |fp_rounding_unit_1_37_10_1645                           |     30|
|1790  |        fp_rounding_unit_1_37_10_inst24                       |fp_rounding_unit_1_37_10_1646                           |     30|
|1791  |        fp_rounding_unit_1_37_10_inst25                       |fp_rounding_unit_1_37_10_1647                           |     30|
|1792  |        fp_rounding_unit_1_37_10_inst26                       |fp_rounding_unit_1_37_10_1648                           |     30|
|1793  |        fp_rounding_unit_1_37_10_inst27                       |fp_rounding_unit_1_37_10_1649                           |     30|
|1794  |        fp_rounding_unit_1_37_10_inst28                       |fp_rounding_unit_1_37_10_1650                           |     30|
|1795  |        fp_rounding_unit_1_37_10_inst29                       |fp_rounding_unit_1_37_10_1651                           |     30|
|1796  |        fp_rounding_unit_1_37_10_inst3                        |fp_rounding_unit_1_37_10_1652                           |     30|
|1797  |        fp_rounding_unit_1_37_10_inst30                       |fp_rounding_unit_1_37_10_1653                           |     30|
|1798  |        fp_rounding_unit_1_37_10_inst31                       |fp_rounding_unit_1_37_10_1654                           |     30|
|1799  |        fp_rounding_unit_1_37_10_inst4                        |fp_rounding_unit_1_37_10_1655                           |     30|
|1800  |        fp_rounding_unit_1_37_10_inst5                        |fp_rounding_unit_1_37_10_1656                           |     30|
|1801  |        fp_rounding_unit_1_37_10_inst6                        |fp_rounding_unit_1_37_10_1657                           |     30|
|1802  |        fp_rounding_unit_1_37_10_inst7                        |fp_rounding_unit_1_37_10_1658                           |     30|
|1803  |        fp_rounding_unit_1_37_10_inst8                        |fp_rounding_unit_1_37_10_1659                           |     30|
|1804  |        fp_rounding_unit_1_37_10_inst9                        |fp_rounding_unit_1_37_10_1660                           |     30|
|1805  |      shift_register_group_18_32_10_Ct                        |shift_register_group_18_32_10_1420                      |   1632|
|1806  |        shift_register_unit_18_18_inst_0                      |shift_register_unit_18_18_1581                          |     51|
|1807  |        shift_register_unit_18_18_inst_1                      |shift_register_unit_18_18_1582                          |     51|
|1808  |        shift_register_unit_18_18_inst_10                     |shift_register_unit_18_18_1583                          |     51|
|1809  |        shift_register_unit_18_18_inst_11                     |shift_register_unit_18_18_1584                          |     51|
|1810  |        shift_register_unit_18_18_inst_12                     |shift_register_unit_18_18_1585                          |     51|
|1811  |        shift_register_unit_18_18_inst_13                     |shift_register_unit_18_18_1586                          |     51|
|1812  |        shift_register_unit_18_18_inst_14                     |shift_register_unit_18_18_1587                          |     51|
|1813  |        shift_register_unit_18_18_inst_15                     |shift_register_unit_18_18_1588                          |     51|
|1814  |        shift_register_unit_18_18_inst_16                     |shift_register_unit_18_18_1589                          |     51|
|1815  |        shift_register_unit_18_18_inst_17                     |shift_register_unit_18_18_1590                          |     51|
|1816  |        shift_register_unit_18_18_inst_18                     |shift_register_unit_18_18_1591                          |     51|
|1817  |        shift_register_unit_18_18_inst_19                     |shift_register_unit_18_18_1592                          |     51|
|1818  |        shift_register_unit_18_18_inst_2                      |shift_register_unit_18_18_1593                          |     51|
|1819  |        shift_register_unit_18_18_inst_20                     |shift_register_unit_18_18_1594                          |     51|
|1820  |        shift_register_unit_18_18_inst_21                     |shift_register_unit_18_18_1595                          |     51|
|1821  |        shift_register_unit_18_18_inst_22                     |shift_register_unit_18_18_1596                          |     51|
|1822  |        shift_register_unit_18_18_inst_23                     |shift_register_unit_18_18_1597                          |     51|
|1823  |        shift_register_unit_18_18_inst_24                     |shift_register_unit_18_18_1598                          |     51|
|1824  |        shift_register_unit_18_18_inst_25                     |shift_register_unit_18_18_1599                          |     51|
|1825  |        shift_register_unit_18_18_inst_26                     |shift_register_unit_18_18_1600                          |     51|
|1826  |        shift_register_unit_18_18_inst_27                     |shift_register_unit_18_18_1601                          |     51|
|1827  |        shift_register_unit_18_18_inst_28                     |shift_register_unit_18_18_1602                          |     51|
|1828  |        shift_register_unit_18_18_inst_29                     |shift_register_unit_18_18_1603                          |     51|
|1829  |        shift_register_unit_18_18_inst_3                      |shift_register_unit_18_18_1604                          |     51|
|1830  |        shift_register_unit_18_18_inst_30                     |shift_register_unit_18_18_1605                          |     51|
|1831  |        shift_register_unit_18_18_inst_31                     |shift_register_unit_18_18_1606                          |     51|
|1832  |        shift_register_unit_18_18_inst_4                      |shift_register_unit_18_18_1607                          |     51|
|1833  |        shift_register_unit_18_18_inst_5                      |shift_register_unit_18_18_1608                          |     51|
|1834  |        shift_register_unit_18_18_inst_6                      |shift_register_unit_18_18_1609                          |     51|
|1835  |        shift_register_unit_18_18_inst_7                      |shift_register_unit_18_18_1610                          |     51|
|1836  |        shift_register_unit_18_18_inst_8                      |shift_register_unit_18_18_1611                          |     51|
|1837  |        shift_register_unit_18_18_inst_9                      |shift_register_unit_18_18_1612                          |     51|
|1838  |      sigmoid_core_18_18_10_32_1_inst_0                       |sigmoid_core_18_18_10_32_1_1421                         |    514|
|1839  |        abs_unit_18_inst                                      |abs_unit_18_1577                                        |     60|
|1840  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1578                         |    347|
|1841  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1579                           |     80|
|1842  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1580                            |      4|
|1843  |      sigmoid_core_18_18_10_32_1_inst_1                       |sigmoid_core_18_18_10_32_1_1422                         |    509|
|1844  |        abs_unit_18_inst                                      |abs_unit_18_1573                                        |     60|
|1845  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1574                         |    347|
|1846  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1575                           |     77|
|1847  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1576                            |      4|
|1848  |      sigmoid_core_18_18_10_32_1_inst_10                      |sigmoid_core_18_18_10_32_1_1423                         |    509|
|1849  |        abs_unit_18_inst                                      |abs_unit_18_1569                                        |     60|
|1850  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1570                         |    347|
|1851  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1571                           |     77|
|1852  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1572                            |      4|
|1853  |      sigmoid_core_18_18_10_32_1_inst_11                      |sigmoid_core_18_18_10_32_1_1424                         |    509|
|1854  |        abs_unit_18_inst                                      |abs_unit_18_1565                                        |     60|
|1855  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1566                         |    347|
|1856  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1567                           |     77|
|1857  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1568                            |      4|
|1858  |      sigmoid_core_18_18_10_32_1_inst_12                      |sigmoid_core_18_18_10_32_1_1425                         |    509|
|1859  |        abs_unit_18_inst                                      |abs_unit_18_1561                                        |     60|
|1860  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1562                         |    347|
|1861  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1563                           |     77|
|1862  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1564                            |      4|
|1863  |      sigmoid_core_18_18_10_32_1_inst_13                      |sigmoid_core_18_18_10_32_1_1426                         |    509|
|1864  |        abs_unit_18_inst                                      |abs_unit_18_1557                                        |     60|
|1865  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1558                         |    347|
|1866  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1559                           |     77|
|1867  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1560                            |      4|
|1868  |      sigmoid_core_18_18_10_32_1_inst_14                      |sigmoid_core_18_18_10_32_1_1427                         |    509|
|1869  |        abs_unit_18_inst                                      |abs_unit_18_1553                                        |     60|
|1870  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1554                         |    347|
|1871  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1555                           |     77|
|1872  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1556                            |      4|
|1873  |      sigmoid_core_18_18_10_32_1_inst_15                      |sigmoid_core_18_18_10_32_1_1428                         |    509|
|1874  |        abs_unit_18_inst                                      |abs_unit_18_1549                                        |     60|
|1875  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1550                         |    347|
|1876  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1551                           |     77|
|1877  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1552                            |      4|
|1878  |      sigmoid_core_18_18_10_32_1_inst_16                      |sigmoid_core_18_18_10_32_1_1429                         |    509|
|1879  |        abs_unit_18_inst                                      |abs_unit_18_1545                                        |     60|
|1880  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1546                         |    347|
|1881  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1547                           |     77|
|1882  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1548                            |      4|
|1883  |      sigmoid_core_18_18_10_32_1_inst_17                      |sigmoid_core_18_18_10_32_1_1430                         |    509|
|1884  |        abs_unit_18_inst                                      |abs_unit_18_1541                                        |     60|
|1885  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1542                         |    347|
|1886  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1543                           |     77|
|1887  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1544                            |      4|
|1888  |      sigmoid_core_18_18_10_32_1_inst_18                      |sigmoid_core_18_18_10_32_1_1431                         |    509|
|1889  |        abs_unit_18_inst                                      |abs_unit_18_1537                                        |     60|
|1890  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1538                         |    347|
|1891  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1539                           |     77|
|1892  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1540                            |      4|
|1893  |      sigmoid_core_18_18_10_32_1_inst_19                      |sigmoid_core_18_18_10_32_1_1432                         |    509|
|1894  |        abs_unit_18_inst                                      |abs_unit_18_1533                                        |     60|
|1895  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1534                         |    347|
|1896  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1535                           |     77|
|1897  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1536                            |      4|
|1898  |      sigmoid_core_18_18_10_32_1_inst_2                       |sigmoid_core_18_18_10_32_1_1433                         |    509|
|1899  |        abs_unit_18_inst                                      |abs_unit_18_1529                                        |     60|
|1900  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1530                         |    347|
|1901  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1531                           |     77|
|1902  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1532                            |      4|
|1903  |      sigmoid_core_18_18_10_32_1_inst_20                      |sigmoid_core_18_18_10_32_1_1434                         |    509|
|1904  |        abs_unit_18_inst                                      |abs_unit_18_1525                                        |     60|
|1905  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1526                         |    347|
|1906  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1527                           |     60|
|1907  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1528                            |      4|
|1908  |      sigmoid_core_18_18_10_32_1_inst_21                      |sigmoid_core_18_18_10_32_1_1435                         |    509|
|1909  |        abs_unit_18_inst                                      |abs_unit_18_1521                                        |     60|
|1910  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1522                         |    282|
|1911  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1523                           |     60|
|1912  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1524                            |      4|
|1913  |      sigmoid_core_18_18_10_32_1_inst_22                      |sigmoid_core_18_18_10_32_1_1436                         |    509|
|1914  |        abs_unit_18_inst                                      |abs_unit_18_1517                                        |     60|
|1915  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1518                         |    347|
|1916  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1519                           |     60|
|1917  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1520                            |      4|
|1918  |      sigmoid_core_18_18_10_32_1_inst_23                      |sigmoid_core_18_18_10_32_1_1437                         |    508|
|1919  |        abs_unit_18_inst                                      |abs_unit_18_1513                                        |     60|
|1920  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1514                         |    282|
|1921  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1515                           |     60|
|1922  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1516                            |      4|
|1923  |      sigmoid_core_18_18_10_32_1_inst_24                      |sigmoid_core_18_18_10_32_1_1438                         |    508|
|1924  |        abs_unit_18_inst                                      |abs_unit_18_1509                                        |     60|
|1925  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1510                         |    282|
|1926  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1511                           |     60|
|1927  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1512                            |      4|
|1928  |      sigmoid_core_18_18_10_32_1_inst_25                      |sigmoid_core_18_18_10_32_1_1439                         |    508|
|1929  |        abs_unit_18_inst                                      |abs_unit_18_1505                                        |     60|
|1930  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1506                         |    282|
|1931  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1507                           |     60|
|1932  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1508                            |      4|
|1933  |      sigmoid_core_18_18_10_32_1_inst_26                      |sigmoid_core_18_18_10_32_1_1440                         |    509|
|1934  |        abs_unit_18_inst                                      |abs_unit_18_1501                                        |     60|
|1935  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1502                         |    282|
|1936  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1503                           |     60|
|1937  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1504                            |      4|
|1938  |      sigmoid_core_18_18_10_32_1_inst_27                      |sigmoid_core_18_18_10_32_1_1441                         |    508|
|1939  |        abs_unit_18_inst                                      |abs_unit_18_1497                                        |     60|
|1940  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1498                         |    282|
|1941  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1499                           |     60|
|1942  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1500                            |      4|
|1943  |      sigmoid_core_18_18_10_32_1_inst_28                      |sigmoid_core_18_18_10_32_1_1442                         |    508|
|1944  |        abs_unit_18_inst                                      |abs_unit_18_1493                                        |     60|
|1945  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1494                         |    282|
|1946  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1495                           |     60|
|1947  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1496                            |      4|
|1948  |      sigmoid_core_18_18_10_32_1_inst_29                      |sigmoid_core_18_18_10_32_1_1443                         |    508|
|1949  |        abs_unit_18_inst                                      |abs_unit_18_1489                                        |     60|
|1950  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1490                         |    282|
|1951  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1491                           |     60|
|1952  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1492                            |      4|
|1953  |      sigmoid_core_18_18_10_32_1_inst_3                       |sigmoid_core_18_18_10_32_1_1444                         |    509|
|1954  |        abs_unit_18_inst                                      |abs_unit_18_1485                                        |     60|
|1955  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1486                         |    347|
|1956  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1487                           |     60|
|1957  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1488                            |      4|
|1958  |      sigmoid_core_18_18_10_32_1_inst_30                      |sigmoid_core_18_18_10_32_1_1445                         |    509|
|1959  |        abs_unit_18_inst                                      |abs_unit_18_1481                                        |     60|
|1960  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1482                         |    282|
|1961  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1483                           |     60|
|1962  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1484                            |      4|
|1963  |      sigmoid_core_18_18_10_32_1_inst_31                      |sigmoid_core_18_18_10_32_1_1446                         |    509|
|1964  |        abs_unit_18_inst                                      |abs_unit_18_1477                                        |     60|
|1965  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1478                         |    282|
|1966  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1479                           |     60|
|1967  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1480                            |      4|
|1968  |      sigmoid_core_18_18_10_32_1_inst_4                       |sigmoid_core_18_18_10_32_1_1447                         |    509|
|1969  |        abs_unit_18_inst                                      |abs_unit_18_1473                                        |     60|
|1970  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1474                         |    347|
|1971  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1475                           |     60|
|1972  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1476                            |      4|
|1973  |      sigmoid_core_18_18_10_32_1_inst_5                       |sigmoid_core_18_18_10_32_1_1448                         |    509|
|1974  |        abs_unit_18_inst                                      |abs_unit_18_1469                                        |     60|
|1975  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1470                         |    347|
|1976  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1471                           |     60|
|1977  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1472                            |      4|
|1978  |      sigmoid_core_18_18_10_32_1_inst_6                       |sigmoid_core_18_18_10_32_1_1449                         |    509|
|1979  |        abs_unit_18_inst                                      |abs_unit_18_1465                                        |     60|
|1980  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1466                         |    347|
|1981  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1467                           |     60|
|1982  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1468                            |      4|
|1983  |      sigmoid_core_18_18_10_32_1_inst_7                       |sigmoid_core_18_18_10_32_1_1450                         |    509|
|1984  |        abs_unit_18_inst                                      |abs_unit_18_1461                                        |     60|
|1985  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1462                         |    347|
|1986  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1463                           |     60|
|1987  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1464                            |      4|
|1988  |      sigmoid_core_18_18_10_32_1_inst_8                       |sigmoid_core_18_18_10_32_1_1451                         |    509|
|1989  |        abs_unit_18_inst                                      |abs_unit_18_1457                                        |     60|
|1990  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1458                         |    347|
|1991  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1459                           |     60|
|1992  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1460                            |      4|
|1993  |      sigmoid_core_18_18_10_32_1_inst_9                       |sigmoid_core_18_18_10_32_1_1452                         |    509|
|1994  |        abs_unit_18_inst                                      |abs_unit_18_1453                                        |     60|
|1995  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1454                         |    347|
|1996  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1455                           |     60|
|1997  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1456                            |      4|
|1998  |    lstm_gate_18_10_32_1_input                                |lstm_gate_18_10_32_1_490                                |  22795|
|1999  |      elementwise_add_core_18_18_32_add_1                     |elementwise_add_core_18_18_32_1173                      |    352|
|2000  |      elementwise_add_core_18_18_32_add_2                     |elementwise_add_core_18_18_32_1174                      |   2400|
|2001  |      elementwise_mult_core_18_18_10_32_1_mult                |elementwise_mult_core_18_18_10_32_1_1175                |   1895|
|2002  |        dsp_signed_mult_18x18_unit_18_18_1_inst0              |dsp_signed_mult_18x18_unit_18_18_1_1369                 |      2|
|2003  |        dsp_signed_mult_18x18_unit_18_18_1_inst10             |dsp_signed_mult_18x18_unit_18_18_1_1370                 |      2|
|2004  |        dsp_signed_mult_18x18_unit_18_18_1_inst12             |dsp_signed_mult_18x18_unit_18_18_1_1371                 |      2|
|2005  |        dsp_signed_mult_18x18_unit_18_18_1_inst14             |dsp_signed_mult_18x18_unit_18_18_1_1372                 |      2|
|2006  |        dsp_signed_mult_18x18_unit_18_18_1_inst16             |dsp_signed_mult_18x18_unit_18_18_1_1373                 |      2|
|2007  |        dsp_signed_mult_18x18_unit_18_18_1_inst18             |dsp_signed_mult_18x18_unit_18_18_1_1374                 |      2|
|2008  |        dsp_signed_mult_18x18_unit_18_18_1_inst2              |dsp_signed_mult_18x18_unit_18_18_1_1375                 |     16|
|2009  |        dsp_signed_mult_18x18_unit_18_18_1_inst20             |dsp_signed_mult_18x18_unit_18_18_1_1376                 |     30|
|2010  |        dsp_signed_mult_18x18_unit_18_18_1_inst22             |dsp_signed_mult_18x18_unit_18_18_1_1377                 |     30|
|2011  |        dsp_signed_mult_18x18_unit_18_18_1_inst24             |dsp_signed_mult_18x18_unit_18_18_1_1378                 |     30|
|2012  |        dsp_signed_mult_18x18_unit_18_18_1_inst26             |dsp_signed_mult_18x18_unit_18_18_1_1379                 |     30|
|2013  |        dsp_signed_mult_18x18_unit_18_18_1_inst28             |dsp_signed_mult_18x18_unit_18_18_1_1380                 |     30|
|2014  |        dsp_signed_mult_18x18_unit_18_18_1_inst30             |dsp_signed_mult_18x18_unit_18_18_1_1381                 |     30|
|2015  |        dsp_signed_mult_18x18_unit_18_18_1_inst4              |dsp_signed_mult_18x18_unit_18_18_1_1382                 |     30|
|2016  |        dsp_signed_mult_18x18_unit_18_18_1_inst6              |dsp_signed_mult_18x18_unit_18_18_1_1383                 |     30|
|2017  |        dsp_signed_mult_18x18_unit_18_18_1_inst8              |dsp_signed_mult_18x18_unit_18_18_1_1384                 |     30|
|2018  |        fp_rounding_unit_1_37_10_inst0                        |fp_rounding_unit_1_37_10_1385                           |     79|
|2019  |        fp_rounding_unit_1_37_10_inst1                        |fp_rounding_unit_1_37_10_1386                           |     79|
|2020  |        fp_rounding_unit_1_37_10_inst10                       |fp_rounding_unit_1_37_10_1387                           |     79|
|2021  |        fp_rounding_unit_1_37_10_inst11                       |fp_rounding_unit_1_37_10_1388                           |     79|
|2022  |        fp_rounding_unit_1_37_10_inst12                       |fp_rounding_unit_1_37_10_1389                           |     79|
|2023  |        fp_rounding_unit_1_37_10_inst13                       |fp_rounding_unit_1_37_10_1390                           |     79|
|2024  |        fp_rounding_unit_1_37_10_inst14                       |fp_rounding_unit_1_37_10_1391                           |     79|
|2025  |        fp_rounding_unit_1_37_10_inst15                       |fp_rounding_unit_1_37_10_1392                           |     79|
|2026  |        fp_rounding_unit_1_37_10_inst16                       |fp_rounding_unit_1_37_10_1393                           |     79|
|2027  |        fp_rounding_unit_1_37_10_inst17                       |fp_rounding_unit_1_37_10_1394                           |     79|
|2028  |        fp_rounding_unit_1_37_10_inst18                       |fp_rounding_unit_1_37_10_1395                           |     79|
|2029  |        fp_rounding_unit_1_37_10_inst19                       |fp_rounding_unit_1_37_10_1396                           |     79|
|2030  |        fp_rounding_unit_1_37_10_inst2                        |fp_rounding_unit_1_37_10_1397                           |     79|
|2031  |        fp_rounding_unit_1_37_10_inst20                       |fp_rounding_unit_1_37_10_1398                           |     30|
|2032  |        fp_rounding_unit_1_37_10_inst21                       |fp_rounding_unit_1_37_10_1399                           |     30|
|2033  |        fp_rounding_unit_1_37_10_inst22                       |fp_rounding_unit_1_37_10_1400                           |     30|
|2034  |        fp_rounding_unit_1_37_10_inst23                       |fp_rounding_unit_1_37_10_1401                           |     30|
|2035  |        fp_rounding_unit_1_37_10_inst24                       |fp_rounding_unit_1_37_10_1402                           |     30|
|2036  |        fp_rounding_unit_1_37_10_inst25                       |fp_rounding_unit_1_37_10_1403                           |     30|
|2037  |        fp_rounding_unit_1_37_10_inst26                       |fp_rounding_unit_1_37_10_1404                           |     30|
|2038  |        fp_rounding_unit_1_37_10_inst27                       |fp_rounding_unit_1_37_10_1405                           |     30|
|2039  |        fp_rounding_unit_1_37_10_inst28                       |fp_rounding_unit_1_37_10_1406                           |     30|
|2040  |        fp_rounding_unit_1_37_10_inst29                       |fp_rounding_unit_1_37_10_1407                           |     30|
|2041  |        fp_rounding_unit_1_37_10_inst3                        |fp_rounding_unit_1_37_10_1408                           |     30|
|2042  |        fp_rounding_unit_1_37_10_inst30                       |fp_rounding_unit_1_37_10_1409                           |     30|
|2043  |        fp_rounding_unit_1_37_10_inst31                       |fp_rounding_unit_1_37_10_1410                           |     30|
|2044  |        fp_rounding_unit_1_37_10_inst4                        |fp_rounding_unit_1_37_10_1411                           |     30|
|2045  |        fp_rounding_unit_1_37_10_inst5                        |fp_rounding_unit_1_37_10_1412                           |     30|
|2046  |        fp_rounding_unit_1_37_10_inst6                        |fp_rounding_unit_1_37_10_1413                           |     30|
|2047  |        fp_rounding_unit_1_37_10_inst7                        |fp_rounding_unit_1_37_10_1414                           |     30|
|2048  |        fp_rounding_unit_1_37_10_inst8                        |fp_rounding_unit_1_37_10_1415                           |     30|
|2049  |        fp_rounding_unit_1_37_10_inst9                        |fp_rounding_unit_1_37_10_1416                           |     30|
|2050  |      shift_register_group_18_32_10_Ct                        |shift_register_group_18_32_10_1176                      |   1632|
|2051  |        shift_register_unit_18_18_inst_0                      |shift_register_unit_18_18_1337                          |     51|
|2052  |        shift_register_unit_18_18_inst_1                      |shift_register_unit_18_18_1338                          |     51|
|2053  |        shift_register_unit_18_18_inst_10                     |shift_register_unit_18_18_1339                          |     51|
|2054  |        shift_register_unit_18_18_inst_11                     |shift_register_unit_18_18_1340                          |     51|
|2055  |        shift_register_unit_18_18_inst_12                     |shift_register_unit_18_18_1341                          |     51|
|2056  |        shift_register_unit_18_18_inst_13                     |shift_register_unit_18_18_1342                          |     51|
|2057  |        shift_register_unit_18_18_inst_14                     |shift_register_unit_18_18_1343                          |     51|
|2058  |        shift_register_unit_18_18_inst_15                     |shift_register_unit_18_18_1344                          |     51|
|2059  |        shift_register_unit_18_18_inst_16                     |shift_register_unit_18_18_1345                          |     51|
|2060  |        shift_register_unit_18_18_inst_17                     |shift_register_unit_18_18_1346                          |     51|
|2061  |        shift_register_unit_18_18_inst_18                     |shift_register_unit_18_18_1347                          |     51|
|2062  |        shift_register_unit_18_18_inst_19                     |shift_register_unit_18_18_1348                          |     51|
|2063  |        shift_register_unit_18_18_inst_2                      |shift_register_unit_18_18_1349                          |     51|
|2064  |        shift_register_unit_18_18_inst_20                     |shift_register_unit_18_18_1350                          |     51|
|2065  |        shift_register_unit_18_18_inst_21                     |shift_register_unit_18_18_1351                          |     51|
|2066  |        shift_register_unit_18_18_inst_22                     |shift_register_unit_18_18_1352                          |     51|
|2067  |        shift_register_unit_18_18_inst_23                     |shift_register_unit_18_18_1353                          |     51|
|2068  |        shift_register_unit_18_18_inst_24                     |shift_register_unit_18_18_1354                          |     51|
|2069  |        shift_register_unit_18_18_inst_25                     |shift_register_unit_18_18_1355                          |     51|
|2070  |        shift_register_unit_18_18_inst_26                     |shift_register_unit_18_18_1356                          |     51|
|2071  |        shift_register_unit_18_18_inst_27                     |shift_register_unit_18_18_1357                          |     51|
|2072  |        shift_register_unit_18_18_inst_28                     |shift_register_unit_18_18_1358                          |     51|
|2073  |        shift_register_unit_18_18_inst_29                     |shift_register_unit_18_18_1359                          |     51|
|2074  |        shift_register_unit_18_18_inst_3                      |shift_register_unit_18_18_1360                          |     51|
|2075  |        shift_register_unit_18_18_inst_30                     |shift_register_unit_18_18_1361                          |     51|
|2076  |        shift_register_unit_18_18_inst_31                     |shift_register_unit_18_18_1362                          |     51|
|2077  |        shift_register_unit_18_18_inst_4                      |shift_register_unit_18_18_1363                          |     51|
|2078  |        shift_register_unit_18_18_inst_5                      |shift_register_unit_18_18_1364                          |     51|
|2079  |        shift_register_unit_18_18_inst_6                      |shift_register_unit_18_18_1365                          |     51|
|2080  |        shift_register_unit_18_18_inst_7                      |shift_register_unit_18_18_1366                          |     51|
|2081  |        shift_register_unit_18_18_inst_8                      |shift_register_unit_18_18_1367                          |     51|
|2082  |        shift_register_unit_18_18_inst_9                      |shift_register_unit_18_18_1368                          |     51|
|2083  |      sigmoid_core_18_18_10_32_1_inst_0                       |sigmoid_core_18_18_10_32_1_1177                         |    527|
|2084  |        abs_unit_18_inst                                      |abs_unit_18_1333                                        |     60|
|2085  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1334                         |    347|
|2086  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1335                           |     78|
|2087  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1336                            |      4|
|2088  |      sigmoid_core_18_18_10_32_1_inst_1                       |sigmoid_core_18_18_10_32_1_1178                         |    527|
|2089  |        abs_unit_18_inst                                      |abs_unit_18_1329                                        |     60|
|2090  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1330                         |    347|
|2091  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1331                           |     78|
|2092  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1332                            |      4|
|2093  |      sigmoid_core_18_18_10_32_1_inst_10                      |sigmoid_core_18_18_10_32_1_1179                         |    527|
|2094  |        abs_unit_18_inst                                      |abs_unit_18_1325                                        |     60|
|2095  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1326                         |    347|
|2096  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1327                           |     78|
|2097  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1328                            |      4|
|2098  |      sigmoid_core_18_18_10_32_1_inst_11                      |sigmoid_core_18_18_10_32_1_1180                         |    527|
|2099  |        abs_unit_18_inst                                      |abs_unit_18_1321                                        |     60|
|2100  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1322                         |    347|
|2101  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1323                           |     78|
|2102  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1324                            |      4|
|2103  |      sigmoid_core_18_18_10_32_1_inst_12                      |sigmoid_core_18_18_10_32_1_1181                         |    527|
|2104  |        abs_unit_18_inst                                      |abs_unit_18_1317                                        |     60|
|2105  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1318                         |    347|
|2106  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1319                           |     78|
|2107  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1320                            |      4|
|2108  |      sigmoid_core_18_18_10_32_1_inst_13                      |sigmoid_core_18_18_10_32_1_1182                         |    527|
|2109  |        abs_unit_18_inst                                      |abs_unit_18_1313                                        |     60|
|2110  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1314                         |    347|
|2111  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1315                           |     78|
|2112  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1316                            |      4|
|2113  |      sigmoid_core_18_18_10_32_1_inst_14                      |sigmoid_core_18_18_10_32_1_1183                         |    527|
|2114  |        abs_unit_18_inst                                      |abs_unit_18_1309                                        |     60|
|2115  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1310                         |    347|
|2116  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1311                           |     78|
|2117  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1312                            |      4|
|2118  |      sigmoid_core_18_18_10_32_1_inst_15                      |sigmoid_core_18_18_10_32_1_1184                         |    527|
|2119  |        abs_unit_18_inst                                      |abs_unit_18_1305                                        |     60|
|2120  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1306                         |    347|
|2121  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1307                           |     78|
|2122  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1308                            |      4|
|2123  |      sigmoid_core_18_18_10_32_1_inst_16                      |sigmoid_core_18_18_10_32_1_1185                         |    527|
|2124  |        abs_unit_18_inst                                      |abs_unit_18_1301                                        |     60|
|2125  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1302                         |    347|
|2126  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1303                           |     78|
|2127  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1304                            |      4|
|2128  |      sigmoid_core_18_18_10_32_1_inst_17                      |sigmoid_core_18_18_10_32_1_1186                         |    527|
|2129  |        abs_unit_18_inst                                      |abs_unit_18_1297                                        |     60|
|2130  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1298                         |    347|
|2131  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1299                           |     78|
|2132  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1300                            |      4|
|2133  |      sigmoid_core_18_18_10_32_1_inst_18                      |sigmoid_core_18_18_10_32_1_1187                         |    527|
|2134  |        abs_unit_18_inst                                      |abs_unit_18_1293                                        |     60|
|2135  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1294                         |    347|
|2136  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1295                           |     78|
|2137  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1296                            |      4|
|2138  |      sigmoid_core_18_18_10_32_1_inst_19                      |sigmoid_core_18_18_10_32_1_1188                         |    527|
|2139  |        abs_unit_18_inst                                      |abs_unit_18_1289                                        |     60|
|2140  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1290                         |    347|
|2141  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1291                           |     78|
|2142  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1292                            |      4|
|2143  |      sigmoid_core_18_18_10_32_1_inst_2                       |sigmoid_core_18_18_10_32_1_1189                         |    527|
|2144  |        abs_unit_18_inst                                      |abs_unit_18_1285                                        |     60|
|2145  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1286                         |    347|
|2146  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1287                           |     78|
|2147  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1288                            |      4|
|2148  |      sigmoid_core_18_18_10_32_1_inst_20                      |sigmoid_core_18_18_10_32_1_1190                         |    509|
|2149  |        abs_unit_18_inst                                      |abs_unit_18_1281                                        |     60|
|2150  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1282                         |    347|
|2151  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1283                           |     60|
|2152  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1284                            |      4|
|2153  |      sigmoid_core_18_18_10_32_1_inst_21                      |sigmoid_core_18_18_10_32_1_1191                         |    509|
|2154  |        abs_unit_18_inst                                      |abs_unit_18_1277                                        |     60|
|2155  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1278                         |    282|
|2156  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1279                           |     60|
|2157  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1280                            |      4|
|2158  |      sigmoid_core_18_18_10_32_1_inst_22                      |sigmoid_core_18_18_10_32_1_1192                         |    509|
|2159  |        abs_unit_18_inst                                      |abs_unit_18_1273                                        |     60|
|2160  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1274                         |    347|
|2161  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1275                           |     60|
|2162  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1276                            |      4|
|2163  |      sigmoid_core_18_18_10_32_1_inst_23                      |sigmoid_core_18_18_10_32_1_1193                         |    508|
|2164  |        abs_unit_18_inst                                      |abs_unit_18_1269                                        |     60|
|2165  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1270                         |    282|
|2166  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1271                           |     60|
|2167  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1272                            |      4|
|2168  |      sigmoid_core_18_18_10_32_1_inst_24                      |sigmoid_core_18_18_10_32_1_1194                         |    508|
|2169  |        abs_unit_18_inst                                      |abs_unit_18_1265                                        |     60|
|2170  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1266                         |    282|
|2171  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1267                           |     60|
|2172  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1268                            |      4|
|2173  |      sigmoid_core_18_18_10_32_1_inst_25                      |sigmoid_core_18_18_10_32_1_1195                         |    508|
|2174  |        abs_unit_18_inst                                      |abs_unit_18_1261                                        |     60|
|2175  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1262                         |    282|
|2176  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1263                           |     60|
|2177  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1264                            |      4|
|2178  |      sigmoid_core_18_18_10_32_1_inst_26                      |sigmoid_core_18_18_10_32_1_1196                         |    509|
|2179  |        abs_unit_18_inst                                      |abs_unit_18_1257                                        |     60|
|2180  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1258                         |    282|
|2181  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1259                           |     60|
|2182  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1260                            |      4|
|2183  |      sigmoid_core_18_18_10_32_1_inst_27                      |sigmoid_core_18_18_10_32_1_1197                         |    508|
|2184  |        abs_unit_18_inst                                      |abs_unit_18_1253                                        |     60|
|2185  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1254                         |    282|
|2186  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1255                           |     60|
|2187  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1256                            |      4|
|2188  |      sigmoid_core_18_18_10_32_1_inst_28                      |sigmoid_core_18_18_10_32_1_1198                         |    508|
|2189  |        abs_unit_18_inst                                      |abs_unit_18_1249                                        |     60|
|2190  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1250                         |    282|
|2191  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1251                           |     60|
|2192  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1252                            |      4|
|2193  |      sigmoid_core_18_18_10_32_1_inst_29                      |sigmoid_core_18_18_10_32_1_1199                         |    508|
|2194  |        abs_unit_18_inst                                      |abs_unit_18_1245                                        |     60|
|2195  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1246                         |    282|
|2196  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1247                           |     60|
|2197  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1248                            |      4|
|2198  |      sigmoid_core_18_18_10_32_1_inst_3                       |sigmoid_core_18_18_10_32_1_1200                         |    509|
|2199  |        abs_unit_18_inst                                      |abs_unit_18_1241                                        |     60|
|2200  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1242                         |    347|
|2201  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1243                           |     60|
|2202  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1244                            |      4|
|2203  |      sigmoid_core_18_18_10_32_1_inst_30                      |sigmoid_core_18_18_10_32_1_1201                         |    509|
|2204  |        abs_unit_18_inst                                      |abs_unit_18_1237                                        |     60|
|2205  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1238                         |    282|
|2206  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1239                           |     60|
|2207  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1240                            |      4|
|2208  |      sigmoid_core_18_18_10_32_1_inst_31                      |sigmoid_core_18_18_10_32_1_1202                         |    509|
|2209  |        abs_unit_18_inst                                      |abs_unit_18_1233                                        |     60|
|2210  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1234                         |    282|
|2211  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1235                           |     60|
|2212  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1236                            |      4|
|2213  |      sigmoid_core_18_18_10_32_1_inst_4                       |sigmoid_core_18_18_10_32_1_1203                         |    509|
|2214  |        abs_unit_18_inst                                      |abs_unit_18_1229                                        |     60|
|2215  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1230                         |    347|
|2216  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1231                           |     60|
|2217  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1232                            |      4|
|2218  |      sigmoid_core_18_18_10_32_1_inst_5                       |sigmoid_core_18_18_10_32_1_1204                         |    509|
|2219  |        abs_unit_18_inst                                      |abs_unit_18_1225                                        |     60|
|2220  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1226                         |    347|
|2221  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1227                           |     60|
|2222  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1228                            |      4|
|2223  |      sigmoid_core_18_18_10_32_1_inst_6                       |sigmoid_core_18_18_10_32_1_1205                         |    509|
|2224  |        abs_unit_18_inst                                      |abs_unit_18_1221                                        |     60|
|2225  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1222                         |    347|
|2226  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1223                           |     60|
|2227  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1224                            |      4|
|2228  |      sigmoid_core_18_18_10_32_1_inst_7                       |sigmoid_core_18_18_10_32_1_1206                         |    509|
|2229  |        abs_unit_18_inst                                      |abs_unit_18_1217                                        |     60|
|2230  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1218                         |    347|
|2231  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1219                           |     60|
|2232  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1220                            |      4|
|2233  |      sigmoid_core_18_18_10_32_1_inst_8                       |sigmoid_core_18_18_10_32_1_1207                         |    509|
|2234  |        abs_unit_18_inst                                      |abs_unit_18_1213                                        |     60|
|2235  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1214                         |    347|
|2236  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1215                           |     60|
|2237  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1216                            |      4|
|2238  |      sigmoid_core_18_18_10_32_1_inst_9                       |sigmoid_core_18_18_10_32_1_1208                         |    509|
|2239  |        abs_unit_18_inst                                      |abs_unit_18_1209                                        |     60|
|2240  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1210                         |    347|
|2241  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1211                           |     60|
|2242  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1212                            |      4|
|2243  |    lstm_gate_18_10_32_1_output                               |lstm_gate_18_10_32_1_491                                |  21987|
|2244  |      elementwise_add_core_18_18_32_add_1                     |elementwise_add_core_18_18_32_930                       |    352|
|2245  |      elementwise_add_core_18_18_32_add_2                     |elementwise_add_core_18_18_32_931                       |   2400|
|2246  |      elementwise_mult_core_18_18_10_32_1_mult                |elementwise_mult_core_18_18_10_32_1_932                 |   1895|
|2247  |        dsp_signed_mult_18x18_unit_18_18_1_inst0              |dsp_signed_mult_18x18_unit_18_18_1_1125                 |      2|
|2248  |        dsp_signed_mult_18x18_unit_18_18_1_inst10             |dsp_signed_mult_18x18_unit_18_18_1_1126                 |      2|
|2249  |        dsp_signed_mult_18x18_unit_18_18_1_inst12             |dsp_signed_mult_18x18_unit_18_18_1_1127                 |      2|
|2250  |        dsp_signed_mult_18x18_unit_18_18_1_inst14             |dsp_signed_mult_18x18_unit_18_18_1_1128                 |      2|
|2251  |        dsp_signed_mult_18x18_unit_18_18_1_inst16             |dsp_signed_mult_18x18_unit_18_18_1_1129                 |      2|
|2252  |        dsp_signed_mult_18x18_unit_18_18_1_inst18             |dsp_signed_mult_18x18_unit_18_18_1_1130                 |      2|
|2253  |        dsp_signed_mult_18x18_unit_18_18_1_inst2              |dsp_signed_mult_18x18_unit_18_18_1_1131                 |     16|
|2254  |        dsp_signed_mult_18x18_unit_18_18_1_inst20             |dsp_signed_mult_18x18_unit_18_18_1_1132                 |     30|
|2255  |        dsp_signed_mult_18x18_unit_18_18_1_inst22             |dsp_signed_mult_18x18_unit_18_18_1_1133                 |     30|
|2256  |        dsp_signed_mult_18x18_unit_18_18_1_inst24             |dsp_signed_mult_18x18_unit_18_18_1_1134                 |     30|
|2257  |        dsp_signed_mult_18x18_unit_18_18_1_inst26             |dsp_signed_mult_18x18_unit_18_18_1_1135                 |     30|
|2258  |        dsp_signed_mult_18x18_unit_18_18_1_inst28             |dsp_signed_mult_18x18_unit_18_18_1_1136                 |     30|
|2259  |        dsp_signed_mult_18x18_unit_18_18_1_inst30             |dsp_signed_mult_18x18_unit_18_18_1_1137                 |     30|
|2260  |        dsp_signed_mult_18x18_unit_18_18_1_inst4              |dsp_signed_mult_18x18_unit_18_18_1_1138                 |     30|
|2261  |        dsp_signed_mult_18x18_unit_18_18_1_inst6              |dsp_signed_mult_18x18_unit_18_18_1_1139                 |     30|
|2262  |        dsp_signed_mult_18x18_unit_18_18_1_inst8              |dsp_signed_mult_18x18_unit_18_18_1_1140                 |     30|
|2263  |        fp_rounding_unit_1_37_10_inst0                        |fp_rounding_unit_1_37_10_1141                           |     79|
|2264  |        fp_rounding_unit_1_37_10_inst1                        |fp_rounding_unit_1_37_10_1142                           |     79|
|2265  |        fp_rounding_unit_1_37_10_inst10                       |fp_rounding_unit_1_37_10_1143                           |     79|
|2266  |        fp_rounding_unit_1_37_10_inst11                       |fp_rounding_unit_1_37_10_1144                           |     79|
|2267  |        fp_rounding_unit_1_37_10_inst12                       |fp_rounding_unit_1_37_10_1145                           |     79|
|2268  |        fp_rounding_unit_1_37_10_inst13                       |fp_rounding_unit_1_37_10_1146                           |     79|
|2269  |        fp_rounding_unit_1_37_10_inst14                       |fp_rounding_unit_1_37_10_1147                           |     79|
|2270  |        fp_rounding_unit_1_37_10_inst15                       |fp_rounding_unit_1_37_10_1148                           |     79|
|2271  |        fp_rounding_unit_1_37_10_inst16                       |fp_rounding_unit_1_37_10_1149                           |     79|
|2272  |        fp_rounding_unit_1_37_10_inst17                       |fp_rounding_unit_1_37_10_1150                           |     79|
|2273  |        fp_rounding_unit_1_37_10_inst18                       |fp_rounding_unit_1_37_10_1151                           |     79|
|2274  |        fp_rounding_unit_1_37_10_inst19                       |fp_rounding_unit_1_37_10_1152                           |     79|
|2275  |        fp_rounding_unit_1_37_10_inst2                        |fp_rounding_unit_1_37_10_1153                           |     79|
|2276  |        fp_rounding_unit_1_37_10_inst20                       |fp_rounding_unit_1_37_10_1154                           |     30|
|2277  |        fp_rounding_unit_1_37_10_inst21                       |fp_rounding_unit_1_37_10_1155                           |     30|
|2278  |        fp_rounding_unit_1_37_10_inst22                       |fp_rounding_unit_1_37_10_1156                           |     30|
|2279  |        fp_rounding_unit_1_37_10_inst23                       |fp_rounding_unit_1_37_10_1157                           |     30|
|2280  |        fp_rounding_unit_1_37_10_inst24                       |fp_rounding_unit_1_37_10_1158                           |     30|
|2281  |        fp_rounding_unit_1_37_10_inst25                       |fp_rounding_unit_1_37_10_1159                           |     30|
|2282  |        fp_rounding_unit_1_37_10_inst26                       |fp_rounding_unit_1_37_10_1160                           |     30|
|2283  |        fp_rounding_unit_1_37_10_inst27                       |fp_rounding_unit_1_37_10_1161                           |     30|
|2284  |        fp_rounding_unit_1_37_10_inst28                       |fp_rounding_unit_1_37_10_1162                           |     30|
|2285  |        fp_rounding_unit_1_37_10_inst29                       |fp_rounding_unit_1_37_10_1163                           |     30|
|2286  |        fp_rounding_unit_1_37_10_inst3                        |fp_rounding_unit_1_37_10_1164                           |     30|
|2287  |        fp_rounding_unit_1_37_10_inst30                       |fp_rounding_unit_1_37_10_1165                           |     30|
|2288  |        fp_rounding_unit_1_37_10_inst31                       |fp_rounding_unit_1_37_10_1166                           |     30|
|2289  |        fp_rounding_unit_1_37_10_inst4                        |fp_rounding_unit_1_37_10_1167                           |     30|
|2290  |        fp_rounding_unit_1_37_10_inst5                        |fp_rounding_unit_1_37_10_1168                           |     30|
|2291  |        fp_rounding_unit_1_37_10_inst6                        |fp_rounding_unit_1_37_10_1169                           |     30|
|2292  |        fp_rounding_unit_1_37_10_inst7                        |fp_rounding_unit_1_37_10_1170                           |     30|
|2293  |        fp_rounding_unit_1_37_10_inst8                        |fp_rounding_unit_1_37_10_1171                           |     30|
|2294  |        fp_rounding_unit_1_37_10_inst9                        |fp_rounding_unit_1_37_10_1172                           |     30|
|2295  |      shift_register_group_18_32_10_Ct                        |shift_register_group_18_32_10                           |   1632|
|2296  |        shift_register_unit_18_18_inst_0                      |shift_register_unit_18_18_1093                          |     51|
|2297  |        shift_register_unit_18_18_inst_1                      |shift_register_unit_18_18_1094                          |     51|
|2298  |        shift_register_unit_18_18_inst_10                     |shift_register_unit_18_18_1095                          |     51|
|2299  |        shift_register_unit_18_18_inst_11                     |shift_register_unit_18_18_1096                          |     51|
|2300  |        shift_register_unit_18_18_inst_12                     |shift_register_unit_18_18_1097                          |     51|
|2301  |        shift_register_unit_18_18_inst_13                     |shift_register_unit_18_18_1098                          |     51|
|2302  |        shift_register_unit_18_18_inst_14                     |shift_register_unit_18_18_1099                          |     51|
|2303  |        shift_register_unit_18_18_inst_15                     |shift_register_unit_18_18_1100                          |     51|
|2304  |        shift_register_unit_18_18_inst_16                     |shift_register_unit_18_18_1101                          |     51|
|2305  |        shift_register_unit_18_18_inst_17                     |shift_register_unit_18_18_1102                          |     51|
|2306  |        shift_register_unit_18_18_inst_18                     |shift_register_unit_18_18_1103                          |     51|
|2307  |        shift_register_unit_18_18_inst_19                     |shift_register_unit_18_18_1104                          |     51|
|2308  |        shift_register_unit_18_18_inst_2                      |shift_register_unit_18_18_1105                          |     51|
|2309  |        shift_register_unit_18_18_inst_20                     |shift_register_unit_18_18_1106                          |     51|
|2310  |        shift_register_unit_18_18_inst_21                     |shift_register_unit_18_18_1107                          |     51|
|2311  |        shift_register_unit_18_18_inst_22                     |shift_register_unit_18_18_1108                          |     51|
|2312  |        shift_register_unit_18_18_inst_23                     |shift_register_unit_18_18_1109                          |     51|
|2313  |        shift_register_unit_18_18_inst_24                     |shift_register_unit_18_18_1110                          |     51|
|2314  |        shift_register_unit_18_18_inst_25                     |shift_register_unit_18_18_1111                          |     51|
|2315  |        shift_register_unit_18_18_inst_26                     |shift_register_unit_18_18_1112                          |     51|
|2316  |        shift_register_unit_18_18_inst_27                     |shift_register_unit_18_18_1113                          |     51|
|2317  |        shift_register_unit_18_18_inst_28                     |shift_register_unit_18_18_1114                          |     51|
|2318  |        shift_register_unit_18_18_inst_29                     |shift_register_unit_18_18_1115                          |     51|
|2319  |        shift_register_unit_18_18_inst_3                      |shift_register_unit_18_18_1116                          |     51|
|2320  |        shift_register_unit_18_18_inst_30                     |shift_register_unit_18_18_1117                          |     51|
|2321  |        shift_register_unit_18_18_inst_31                     |shift_register_unit_18_18_1118                          |     51|
|2322  |        shift_register_unit_18_18_inst_4                      |shift_register_unit_18_18_1119                          |     51|
|2323  |        shift_register_unit_18_18_inst_5                      |shift_register_unit_18_18_1120                          |     51|
|2324  |        shift_register_unit_18_18_inst_6                      |shift_register_unit_18_18_1121                          |     51|
|2325  |        shift_register_unit_18_18_inst_7                      |shift_register_unit_18_18_1122                          |     51|
|2326  |        shift_register_unit_18_18_inst_8                      |shift_register_unit_18_18_1123                          |     51|
|2327  |        shift_register_unit_18_18_inst_9                      |shift_register_unit_18_18_1124                          |     51|
|2328  |      sigmoid_core_18_18_10_32_1_inst_0                       |sigmoid_core_18_18_10_32_1_933                          |    493|
|2329  |        abs_unit_18_inst                                      |abs_unit_18_1089                                        |     60|
|2330  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1090                         |    347|
|2331  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1091                           |     61|
|2332  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1092                            |      4|
|2333  |      sigmoid_core_18_18_10_32_1_inst_1                       |sigmoid_core_18_18_10_32_1_934                          |    491|
|2334  |        abs_unit_18_inst                                      |abs_unit_18_1085                                        |     60|
|2335  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1086                         |    347|
|2336  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1087                           |     60|
|2337  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1088                            |      4|
|2338  |      sigmoid_core_18_18_10_32_1_inst_10                      |sigmoid_core_18_18_10_32_1_935                          |    491|
|2339  |        abs_unit_18_inst                                      |abs_unit_18_1081                                        |     60|
|2340  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1082                         |    347|
|2341  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1083                           |     60|
|2342  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1084                            |      4|
|2343  |      sigmoid_core_18_18_10_32_1_inst_11                      |sigmoid_core_18_18_10_32_1_936                          |    491|
|2344  |        abs_unit_18_inst                                      |abs_unit_18_1077                                        |     60|
|2345  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1078                         |    347|
|2346  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1079                           |     60|
|2347  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1080                            |      4|
|2348  |      sigmoid_core_18_18_10_32_1_inst_12                      |sigmoid_core_18_18_10_32_1_937                          |    491|
|2349  |        abs_unit_18_inst                                      |abs_unit_18_1073                                        |     60|
|2350  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1074                         |    347|
|2351  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1075                           |     60|
|2352  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1076                            |      4|
|2353  |      sigmoid_core_18_18_10_32_1_inst_13                      |sigmoid_core_18_18_10_32_1_938                          |    491|
|2354  |        abs_unit_18_inst                                      |abs_unit_18_1069                                        |     60|
|2355  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1070                         |    347|
|2356  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1071                           |     60|
|2357  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1072                            |      4|
|2358  |      sigmoid_core_18_18_10_32_1_inst_14                      |sigmoid_core_18_18_10_32_1_939                          |    491|
|2359  |        abs_unit_18_inst                                      |abs_unit_18_1065                                        |     60|
|2360  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1066                         |    347|
|2361  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1067                           |     60|
|2362  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1068                            |      4|
|2363  |      sigmoid_core_18_18_10_32_1_inst_15                      |sigmoid_core_18_18_10_32_1_940                          |    491|
|2364  |        abs_unit_18_inst                                      |abs_unit_18_1061                                        |     60|
|2365  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1062                         |    347|
|2366  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1063                           |     60|
|2367  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1064                            |      4|
|2368  |      sigmoid_core_18_18_10_32_1_inst_16                      |sigmoid_core_18_18_10_32_1_941                          |    491|
|2369  |        abs_unit_18_inst                                      |abs_unit_18_1057                                        |     60|
|2370  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1058                         |    347|
|2371  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1059                           |     60|
|2372  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1060                            |      4|
|2373  |      sigmoid_core_18_18_10_32_1_inst_17                      |sigmoid_core_18_18_10_32_1_942                          |    491|
|2374  |        abs_unit_18_inst                                      |abs_unit_18_1053                                        |     60|
|2375  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1054                         |    347|
|2376  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1055                           |     60|
|2377  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1056                            |      4|
|2378  |      sigmoid_core_18_18_10_32_1_inst_18                      |sigmoid_core_18_18_10_32_1_943                          |    491|
|2379  |        abs_unit_18_inst                                      |abs_unit_18_1049                                        |     60|
|2380  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1050                         |    347|
|2381  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1051                           |     60|
|2382  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1052                            |      4|
|2383  |      sigmoid_core_18_18_10_32_1_inst_19                      |sigmoid_core_18_18_10_32_1_944                          |    491|
|2384  |        abs_unit_18_inst                                      |abs_unit_18_1045                                        |     60|
|2385  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1046                         |    347|
|2386  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1047                           |     60|
|2387  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1048                            |      4|
|2388  |      sigmoid_core_18_18_10_32_1_inst_2                       |sigmoid_core_18_18_10_32_1_945                          |    491|
|2389  |        abs_unit_18_inst                                      |abs_unit_18_1041                                        |     60|
|2390  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1042                         |    347|
|2391  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1043                           |     60|
|2392  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1044                            |      4|
|2393  |      sigmoid_core_18_18_10_32_1_inst_20                      |sigmoid_core_18_18_10_32_1_946                          |    491|
|2394  |        abs_unit_18_inst                                      |abs_unit_18_1037                                        |     60|
|2395  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1038                         |    347|
|2396  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1039                           |     60|
|2397  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1040                            |      4|
|2398  |      sigmoid_core_18_18_10_32_1_inst_21                      |sigmoid_core_18_18_10_32_1_947                          |    491|
|2399  |        abs_unit_18_inst                                      |abs_unit_18_1033                                        |     60|
|2400  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1034                         |    282|
|2401  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1035                           |     60|
|2402  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1036                            |      4|
|2403  |      sigmoid_core_18_18_10_32_1_inst_22                      |sigmoid_core_18_18_10_32_1_948                          |    491|
|2404  |        abs_unit_18_inst                                      |abs_unit_18_1029                                        |     60|
|2405  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1030                         |    347|
|2406  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1031                           |     60|
|2407  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1032                            |      4|
|2408  |      sigmoid_core_18_18_10_32_1_inst_23                      |sigmoid_core_18_18_10_32_1_949                          |    490|
|2409  |        abs_unit_18_inst                                      |abs_unit_18_1025                                        |     60|
|2410  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1026                         |    282|
|2411  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1027                           |     60|
|2412  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1028                            |      4|
|2413  |      sigmoid_core_18_18_10_32_1_inst_24                      |sigmoid_core_18_18_10_32_1_950                          |    490|
|2414  |        abs_unit_18_inst                                      |abs_unit_18_1021                                        |     60|
|2415  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1022                         |    282|
|2416  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1023                           |     60|
|2417  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1024                            |      4|
|2418  |      sigmoid_core_18_18_10_32_1_inst_25                      |sigmoid_core_18_18_10_32_1_951                          |    490|
|2419  |        abs_unit_18_inst                                      |abs_unit_18_1017                                        |     60|
|2420  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1018                         |    282|
|2421  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1019                           |     60|
|2422  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1020                            |      4|
|2423  |      sigmoid_core_18_18_10_32_1_inst_26                      |sigmoid_core_18_18_10_32_1_952                          |    491|
|2424  |        abs_unit_18_inst                                      |abs_unit_18_1013                                        |     60|
|2425  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1014                         |    282|
|2426  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1015                           |     60|
|2427  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1016                            |      4|
|2428  |      sigmoid_core_18_18_10_32_1_inst_27                      |sigmoid_core_18_18_10_32_1_953                          |    490|
|2429  |        abs_unit_18_inst                                      |abs_unit_18_1009                                        |     60|
|2430  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1010                         |    282|
|2431  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1011                           |     60|
|2432  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1012                            |      4|
|2433  |      sigmoid_core_18_18_10_32_1_inst_28                      |sigmoid_core_18_18_10_32_1_954                          |    490|
|2434  |        abs_unit_18_inst                                      |abs_unit_18_1005                                        |     60|
|2435  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1006                         |    282|
|2436  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1007                           |     60|
|2437  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1008                            |      4|
|2438  |      sigmoid_core_18_18_10_32_1_inst_29                      |sigmoid_core_18_18_10_32_1_955                          |    490|
|2439  |        abs_unit_18_inst                                      |abs_unit_18_1001                                        |     60|
|2440  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_1002                         |    282|
|2441  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_1003                           |     60|
|2442  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1004                            |      4|
|2443  |      sigmoid_core_18_18_10_32_1_inst_3                       |sigmoid_core_18_18_10_32_1_956                          |    491|
|2444  |        abs_unit_18_inst                                      |abs_unit_18_997                                         |     60|
|2445  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_998                          |    347|
|2446  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_999                            |     60|
|2447  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_1000                            |      4|
|2448  |      sigmoid_core_18_18_10_32_1_inst_30                      |sigmoid_core_18_18_10_32_1_957                          |    491|
|2449  |        abs_unit_18_inst                                      |abs_unit_18_993                                         |     60|
|2450  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_994                          |    282|
|2451  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_995                            |     60|
|2452  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_996                             |      4|
|2453  |      sigmoid_core_18_18_10_32_1_inst_31                      |sigmoid_core_18_18_10_32_1_958                          |    491|
|2454  |        abs_unit_18_inst                                      |abs_unit_18_989                                         |     60|
|2455  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_990                          |    282|
|2456  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_991                            |     60|
|2457  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_992                             |      4|
|2458  |      sigmoid_core_18_18_10_32_1_inst_4                       |sigmoid_core_18_18_10_32_1_959                          |    491|
|2459  |        abs_unit_18_inst                                      |abs_unit_18_985                                         |     60|
|2460  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_986                          |    347|
|2461  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_987                            |     60|
|2462  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_988                             |      4|
|2463  |      sigmoid_core_18_18_10_32_1_inst_5                       |sigmoid_core_18_18_10_32_1_960                          |    491|
|2464  |        abs_unit_18_inst                                      |abs_unit_18_981                                         |     60|
|2465  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_982                          |    347|
|2466  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_983                            |     60|
|2467  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_984                             |      4|
|2468  |      sigmoid_core_18_18_10_32_1_inst_6                       |sigmoid_core_18_18_10_32_1_961                          |    491|
|2469  |        abs_unit_18_inst                                      |abs_unit_18_977                                         |     60|
|2470  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_978                          |    347|
|2471  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_979                            |     60|
|2472  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_980                             |      4|
|2473  |      sigmoid_core_18_18_10_32_1_inst_7                       |sigmoid_core_18_18_10_32_1_962                          |    491|
|2474  |        abs_unit_18_inst                                      |abs_unit_18_973                                         |     60|
|2475  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_974                          |    347|
|2476  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_975                            |     60|
|2477  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_976                             |      4|
|2478  |      sigmoid_core_18_18_10_32_1_inst_8                       |sigmoid_core_18_18_10_32_1_963                          |    491|
|2479  |        abs_unit_18_inst                                      |abs_unit_18_969                                         |     60|
|2480  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_970                          |    347|
|2481  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_971                            |     60|
|2482  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_972                             |      4|
|2483  |      sigmoid_core_18_18_10_32_1_inst_9                       |sigmoid_core_18_18_10_32_1_964                          |    491|
|2484  |        abs_unit_18_inst                                      |abs_unit_18_965                                         |     60|
|2485  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_966                          |    347|
|2486  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_967                            |     60|
|2487  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_968                             |      4|
|2488  |    output_activation_18_10_32_1_inst                         |output_activation_18_10_32_1                            |  16008|
|2489  |      elementwise_add_core_18_18_32_inst                      |elementwise_add_core_18_18_32_774                       |    768|
|2490  |      sigmoid_core_18_18_10_32_1_inst_0                       |sigmoid_core_18_18_10_32_1                              |    490|
|2491  |        abs_unit_18_inst                                      |abs_unit_18_926                                         |     60|
|2492  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_927                          |    347|
|2493  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_928                            |     60|
|2494  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_929                             |      4|
|2495  |      sigmoid_core_18_18_10_32_1_inst_1                       |sigmoid_core_18_18_10_32_1_775                          |    490|
|2496  |        abs_unit_18_inst                                      |abs_unit_18_922                                         |     60|
|2497  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_923                          |    347|
|2498  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_924                            |     60|
|2499  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_925                             |      4|
|2500  |      sigmoid_core_18_18_10_32_1_inst_10                      |sigmoid_core_18_18_10_32_1_776                          |    490|
|2501  |        abs_unit_18_inst                                      |abs_unit_18_918                                         |     60|
|2502  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_919                          |    347|
|2503  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_920                            |     60|
|2504  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_921                             |      4|
|2505  |      sigmoid_core_18_18_10_32_1_inst_11                      |sigmoid_core_18_18_10_32_1_777                          |    490|
|2506  |        abs_unit_18_inst                                      |abs_unit_18_914                                         |     60|
|2507  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_915                          |    347|
|2508  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_916                            |     60|
|2509  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_917                             |      4|
|2510  |      sigmoid_core_18_18_10_32_1_inst_12                      |sigmoid_core_18_18_10_32_1_778                          |    490|
|2511  |        abs_unit_18_inst                                      |abs_unit_18_910                                         |     60|
|2512  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_911                          |    347|
|2513  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_912                            |     60|
|2514  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_913                             |      4|
|2515  |      sigmoid_core_18_18_10_32_1_inst_13                      |sigmoid_core_18_18_10_32_1_779                          |    490|
|2516  |        abs_unit_18_inst                                      |abs_unit_18_906                                         |     60|
|2517  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_907                          |    347|
|2518  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_908                            |     60|
|2519  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_909                             |      4|
|2520  |      sigmoid_core_18_18_10_32_1_inst_14                      |sigmoid_core_18_18_10_32_1_780                          |    490|
|2521  |        abs_unit_18_inst                                      |abs_unit_18_902                                         |     60|
|2522  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_903                          |    347|
|2523  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_904                            |     60|
|2524  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_905                             |      4|
|2525  |      sigmoid_core_18_18_10_32_1_inst_15                      |sigmoid_core_18_18_10_32_1_781                          |    490|
|2526  |        abs_unit_18_inst                                      |abs_unit_18_898                                         |     60|
|2527  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_899                          |    347|
|2528  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_900                            |     60|
|2529  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_901                             |      4|
|2530  |      sigmoid_core_18_18_10_32_1_inst_16                      |sigmoid_core_18_18_10_32_1_782                          |    420|
|2531  |        abs_unit_18_inst                                      |abs_unit_18_895                                         |     60|
|2532  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_896                          |    266|
|2533  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_897                            |     60|
|2534  |      sigmoid_core_18_18_10_32_1_inst_17                      |sigmoid_core_18_18_10_32_1_783                          |    420|
|2535  |        abs_unit_18_inst                                      |abs_unit_18_892                                         |     60|
|2536  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_893                          |    266|
|2537  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_894                            |     60|
|2538  |      sigmoid_core_18_18_10_32_1_inst_18                      |sigmoid_core_18_18_10_32_1_784                          |    490|
|2539  |        abs_unit_18_inst                                      |abs_unit_18_888                                         |     60|
|2540  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_889                          |    347|
|2541  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_890                            |     60|
|2542  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_891                             |      4|
|2543  |      sigmoid_core_18_18_10_32_1_inst_19                      |sigmoid_core_18_18_10_32_1_785                          |    420|
|2544  |        abs_unit_18_inst                                      |abs_unit_18_885                                         |     60|
|2545  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_886                          |    266|
|2546  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_887                            |     60|
|2547  |      sigmoid_core_18_18_10_32_1_inst_2                       |sigmoid_core_18_18_10_32_1_786                          |    490|
|2548  |        abs_unit_18_inst                                      |abs_unit_18_881                                         |     60|
|2549  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_882                          |    347|
|2550  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_883                            |     60|
|2551  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_884                             |      4|
|2552  |      sigmoid_core_18_18_10_32_1_inst_20                      |sigmoid_core_18_18_10_32_1_787                          |    420|
|2553  |        abs_unit_18_inst                                      |abs_unit_18_878                                         |     60|
|2554  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_879                          |    266|
|2555  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_880                            |     60|
|2556  |      sigmoid_core_18_18_10_32_1_inst_21                      |sigmoid_core_18_18_10_32_1_788                          |    474|
|2557  |        abs_unit_18_inst                                      |abs_unit_18_874                                         |     44|
|2558  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_875                          |    347|
|2559  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_876                            |     60|
|2560  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_877                             |      4|
|2561  |      sigmoid_core_18_18_10_32_1_inst_22                      |sigmoid_core_18_18_10_32_1_789                          |    474|
|2562  |        abs_unit_18_inst                                      |abs_unit_18_870                                         |     44|
|2563  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_871                          |    347|
|2564  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_872                            |     60|
|2565  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_873                             |      4|
|2566  |      sigmoid_core_18_18_10_32_1_inst_23                      |sigmoid_core_18_18_10_32_1_790                          |    474|
|2567  |        abs_unit_18_inst                                      |abs_unit_18_866                                         |     44|
|2568  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_867                          |    347|
|2569  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_868                            |     60|
|2570  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_869                             |      4|
|2571  |      sigmoid_core_18_18_10_32_1_inst_24                      |sigmoid_core_18_18_10_32_1_791                          |    490|
|2572  |        abs_unit_18_inst                                      |abs_unit_18_862                                         |     60|
|2573  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_863                          |    347|
|2574  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_864                            |     60|
|2575  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_865                             |      4|
|2576  |      sigmoid_core_18_18_10_32_1_inst_25                      |sigmoid_core_18_18_10_32_1_792                          |    474|
|2577  |        abs_unit_18_inst                                      |abs_unit_18_858                                         |     44|
|2578  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_859                          |    347|
|2579  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_860                            |     60|
|2580  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_861                             |      4|
|2581  |      sigmoid_core_18_18_10_32_1_inst_26                      |sigmoid_core_18_18_10_32_1_793                          |    474|
|2582  |        abs_unit_18_inst                                      |abs_unit_18_854                                         |     44|
|2583  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_855                          |    347|
|2584  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_856                            |     60|
|2585  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_857                             |      4|
|2586  |      sigmoid_core_18_18_10_32_1_inst_27                      |sigmoid_core_18_18_10_32_1_794                          |    474|
|2587  |        abs_unit_18_inst                                      |abs_unit_18_850                                         |     44|
|2588  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_851                          |    347|
|2589  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_852                            |     60|
|2590  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_853                             |      4|
|2591  |      sigmoid_core_18_18_10_32_1_inst_28                      |sigmoid_core_18_18_10_32_1_795                          |    474|
|2592  |        abs_unit_18_inst                                      |abs_unit_18_846                                         |     44|
|2593  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_847                          |    347|
|2594  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_848                            |     60|
|2595  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_849                             |      4|
|2596  |      sigmoid_core_18_18_10_32_1_inst_29                      |sigmoid_core_18_18_10_32_1_796                          |    474|
|2597  |        abs_unit_18_inst                                      |abs_unit_18_842                                         |     44|
|2598  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_843                          |    347|
|2599  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_844                            |     60|
|2600  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_845                             |      4|
|2601  |      sigmoid_core_18_18_10_32_1_inst_3                       |sigmoid_core_18_18_10_32_1_797                          |    490|
|2602  |        abs_unit_18_inst                                      |abs_unit_18_838                                         |     60|
|2603  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_839                          |    347|
|2604  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_840                            |     60|
|2605  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_841                             |      4|
|2606  |      sigmoid_core_18_18_10_32_1_inst_30                      |sigmoid_core_18_18_10_32_1_798                          |    474|
|2607  |        abs_unit_18_inst                                      |abs_unit_18_834                                         |     44|
|2608  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_835                          |    347|
|2609  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_836                            |     60|
|2610  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_837                             |      4|
|2611  |      sigmoid_core_18_18_10_32_1_inst_31                      |sigmoid_core_18_18_10_32_1_799                          |    474|
|2612  |        abs_unit_18_inst                                      |abs_unit_18_830                                         |     44|
|2613  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_831                          |    347|
|2614  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_832                            |     60|
|2615  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_833                             |      4|
|2616  |      sigmoid_core_18_18_10_32_1_inst_4                       |sigmoid_core_18_18_10_32_1_800                          |    490|
|2617  |        abs_unit_18_inst                                      |abs_unit_18_826                                         |     60|
|2618  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_827                          |    347|
|2619  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_828                            |     60|
|2620  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_829                             |      4|
|2621  |      sigmoid_core_18_18_10_32_1_inst_5                       |sigmoid_core_18_18_10_32_1_801                          |    490|
|2622  |        abs_unit_18_inst                                      |abs_unit_18_822                                         |     60|
|2623  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_823                          |    347|
|2624  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_824                            |     60|
|2625  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_825                             |      4|
|2626  |      sigmoid_core_18_18_10_32_1_inst_6                       |sigmoid_core_18_18_10_32_1_802                          |    490|
|2627  |        abs_unit_18_inst                                      |abs_unit_18_818                                         |     60|
|2628  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_819                          |    347|
|2629  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_820                            |     60|
|2630  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_821                             |      4|
|2631  |      sigmoid_core_18_18_10_32_1_inst_7                       |sigmoid_core_18_18_10_32_1_803                          |    490|
|2632  |        abs_unit_18_inst                                      |abs_unit_18_814                                         |     60|
|2633  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_815                          |    347|
|2634  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_816                            |     60|
|2635  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_817                             |      4|
|2636  |      sigmoid_core_18_18_10_32_1_inst_8                       |sigmoid_core_18_18_10_32_1_804                          |    490|
|2637  |        abs_unit_18_inst                                      |abs_unit_18_810                                         |     60|
|2638  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_811                          |    347|
|2639  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_812                            |     60|
|2640  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_813                             |      4|
|2641  |      sigmoid_core_18_18_10_32_1_inst_9                       |sigmoid_core_18_18_10_32_1_805                          |    490|
|2642  |        abs_unit_18_inst                                      |abs_unit_18_806                                         |     60|
|2643  |        dsp_signed_mac_18_13_23_32_inst                       |dsp_signed_mac_18_13_23_32_807                          |    347|
|2644  |        fp_rounding_unit_1_32_11_inst                         |fp_rounding_unit_1_32_11_808                            |     60|
|2645  |        shift_register_unit_1_3_inst                          |shift_register_unit_1_3_809                             |      4|
|2646  |    shift_register_group_18_32_14_Ct                          |shift_register_group_18_32_14                           |   1728|
|2647  |      shift_register_unit_18_14_inst_0                        |shift_register_unit_18_14                               |     54|
|2648  |      shift_register_unit_18_14_inst_1                        |shift_register_unit_18_14_743                           |     54|
|2649  |      shift_register_unit_18_14_inst_10                       |shift_register_unit_18_14_744                           |     54|
|2650  |      shift_register_unit_18_14_inst_11                       |shift_register_unit_18_14_745                           |     54|
|2651  |      shift_register_unit_18_14_inst_12                       |shift_register_unit_18_14_746                           |     54|
|2652  |      shift_register_unit_18_14_inst_13                       |shift_register_unit_18_14_747                           |     54|
|2653  |      shift_register_unit_18_14_inst_14                       |shift_register_unit_18_14_748                           |     54|
|2654  |      shift_register_unit_18_14_inst_15                       |shift_register_unit_18_14_749                           |     54|
|2655  |      shift_register_unit_18_14_inst_16                       |shift_register_unit_18_14_750                           |     54|
|2656  |      shift_register_unit_18_14_inst_17                       |shift_register_unit_18_14_751                           |     54|
|2657  |      shift_register_unit_18_14_inst_18                       |shift_register_unit_18_14_752                           |     54|
|2658  |      shift_register_unit_18_14_inst_19                       |shift_register_unit_18_14_753                           |     54|
|2659  |      shift_register_unit_18_14_inst_2                        |shift_register_unit_18_14_754                           |     54|
|2660  |      shift_register_unit_18_14_inst_20                       |shift_register_unit_18_14_755                           |     54|
|2661  |      shift_register_unit_18_14_inst_21                       |shift_register_unit_18_14_756                           |     54|
|2662  |      shift_register_unit_18_14_inst_22                       |shift_register_unit_18_14_757                           |     54|
|2663  |      shift_register_unit_18_14_inst_23                       |shift_register_unit_18_14_758                           |     54|
|2664  |      shift_register_unit_18_14_inst_24                       |shift_register_unit_18_14_759                           |     54|
|2665  |      shift_register_unit_18_14_inst_25                       |shift_register_unit_18_14_760                           |     54|
|2666  |      shift_register_unit_18_14_inst_26                       |shift_register_unit_18_14_761                           |     54|
|2667  |      shift_register_unit_18_14_inst_27                       |shift_register_unit_18_14_762                           |     54|
|2668  |      shift_register_unit_18_14_inst_28                       |shift_register_unit_18_14_763                           |     54|
|2669  |      shift_register_unit_18_14_inst_29                       |shift_register_unit_18_14_764                           |     54|
|2670  |      shift_register_unit_18_14_inst_3                        |shift_register_unit_18_14_765                           |     54|
|2671  |      shift_register_unit_18_14_inst_30                       |shift_register_unit_18_14_766                           |     54|
|2672  |      shift_register_unit_18_14_inst_31                       |shift_register_unit_18_14_767                           |     54|
|2673  |      shift_register_unit_18_14_inst_4                        |shift_register_unit_18_14_768                           |     54|
|2674  |      shift_register_unit_18_14_inst_5                        |shift_register_unit_18_14_769                           |     54|
|2675  |      shift_register_unit_18_14_inst_6                        |shift_register_unit_18_14_770                           |     54|
|2676  |      shift_register_unit_18_14_inst_7                        |shift_register_unit_18_14_771                           |     54|
|2677  |      shift_register_unit_18_14_inst_8                        |shift_register_unit_18_14_772                           |     54|
|2678  |      shift_register_unit_18_14_inst_9                        |shift_register_unit_18_14_773                           |     54|
|2679  |    shift_register_group_18_32_18_Ct                          |shift_register_group_18_32_18                           |   1063|
|2680  |      shift_register_unit_18_18_inst_0                        |shift_register_unit_18_18_711                           |     97|
|2681  |      shift_register_unit_18_18_inst_1                        |shift_register_unit_18_18_712                           |     52|
|2682  |      shift_register_unit_18_18_inst_10                       |shift_register_unit_18_18_713                           |     52|
|2683  |      shift_register_unit_18_18_inst_11                       |shift_register_unit_18_18_714                           |     52|
|2684  |      shift_register_unit_18_18_inst_12                       |shift_register_unit_18_18_715                           |     52|
|2685  |      shift_register_unit_18_18_inst_13                       |shift_register_unit_18_18_716                           |     52|
|2686  |      shift_register_unit_18_18_inst_14                       |shift_register_unit_18_18_717                           |     52|
|2687  |      shift_register_unit_18_18_inst_15                       |shift_register_unit_18_18_718                           |     52|
|2688  |      shift_register_unit_18_18_inst_16                       |shift_register_unit_18_18_719                           |     52|
|2689  |      shift_register_unit_18_18_inst_17                       |shift_register_unit_18_18_720                           |     52|
|2690  |      shift_register_unit_18_18_inst_18                       |shift_register_unit_18_18_721                           |     52|
|2691  |      shift_register_unit_18_18_inst_19                       |shift_register_unit_18_18_722                           |     52|
|2692  |      shift_register_unit_18_18_inst_2                        |shift_register_unit_18_18_723                           |     52|
|2693  |      shift_register_unit_18_18_inst_20                       |shift_register_unit_18_18_724                           |     18|
|2694  |      shift_register_unit_18_18_inst_21                       |shift_register_unit_18_18_725                           |     18|
|2695  |      shift_register_unit_18_18_inst_22                       |shift_register_unit_18_18_726                           |     18|
|2696  |      shift_register_unit_18_18_inst_23                       |shift_register_unit_18_18_727                           |     18|
|2697  |      shift_register_unit_18_18_inst_24                       |shift_register_unit_18_18_728                           |     18|
|2698  |      shift_register_unit_18_18_inst_25                       |shift_register_unit_18_18_729                           |     18|
|2699  |      shift_register_unit_18_18_inst_26                       |shift_register_unit_18_18_730                           |     18|
|2700  |      shift_register_unit_18_18_inst_27                       |shift_register_unit_18_18_731                           |     18|
|2701  |      shift_register_unit_18_18_inst_28                       |shift_register_unit_18_18_732                           |     18|
|2702  |      shift_register_unit_18_18_inst_29                       |shift_register_unit_18_18_733                           |     18|
|2703  |      shift_register_unit_18_18_inst_3                        |shift_register_unit_18_18_734                           |     18|
|2704  |      shift_register_unit_18_18_inst_30                       |shift_register_unit_18_18_735                           |     18|
|2705  |      shift_register_unit_18_18_inst_31                       |shift_register_unit_18_18_736                           |     18|
|2706  |      shift_register_unit_18_18_inst_4                        |shift_register_unit_18_18_737                           |     18|
|2707  |      shift_register_unit_18_18_inst_5                        |shift_register_unit_18_18_738                           |     18|
|2708  |      shift_register_unit_18_18_inst_6                        |shift_register_unit_18_18_739                           |     18|
|2709  |      shift_register_unit_18_18_inst_7                        |shift_register_unit_18_18_740                           |     18|
|2710  |      shift_register_unit_18_18_inst_8                        |shift_register_unit_18_18_741                           |     18|
|2711  |      shift_register_unit_18_18_inst_9                        |shift_register_unit_18_18_742                           |     18|
|2712  |    shift_register_group_18_32_18_lstm_gate                   |shift_register_group_18_32_18_492                       |   1278|
|2713  |      shift_register_unit_18_18_inst_0                        |shift_register_unit_18_18                               |     72|
|2714  |      shift_register_unit_18_18_inst_1                        |shift_register_unit_18_18_680                           |     72|
|2715  |      shift_register_unit_18_18_inst_10                       |shift_register_unit_18_18_681                           |     72|
|2716  |      shift_register_unit_18_18_inst_11                       |shift_register_unit_18_18_682                           |     72|
|2717  |      shift_register_unit_18_18_inst_12                       |shift_register_unit_18_18_683                           |     72|
|2718  |      shift_register_unit_18_18_inst_13                       |shift_register_unit_18_18_684                           |     72|
|2719  |      shift_register_unit_18_18_inst_14                       |shift_register_unit_18_18_685                           |     72|
|2720  |      shift_register_unit_18_18_inst_15                       |shift_register_unit_18_18_686                           |     72|
|2721  |      shift_register_unit_18_18_inst_16                       |shift_register_unit_18_18_687                           |     72|
|2722  |      shift_register_unit_18_18_inst_17                       |shift_register_unit_18_18_688                           |     72|
|2723  |      shift_register_unit_18_18_inst_18                       |shift_register_unit_18_18_689                           |     72|
|2724  |      shift_register_unit_18_18_inst_19                       |shift_register_unit_18_18_690                           |     72|
|2725  |      shift_register_unit_18_18_inst_2                        |shift_register_unit_18_18_691                           |     72|
|2726  |      shift_register_unit_18_18_inst_20                       |shift_register_unit_18_18_692                           |     18|
|2727  |      shift_register_unit_18_18_inst_21                       |shift_register_unit_18_18_693                           |     18|
|2728  |      shift_register_unit_18_18_inst_22                       |shift_register_unit_18_18_694                           |     18|
|2729  |      shift_register_unit_18_18_inst_23                       |shift_register_unit_18_18_695                           |     18|
|2730  |      shift_register_unit_18_18_inst_24                       |shift_register_unit_18_18_696                           |     18|
|2731  |      shift_register_unit_18_18_inst_25                       |shift_register_unit_18_18_697                           |     18|
|2732  |      shift_register_unit_18_18_inst_26                       |shift_register_unit_18_18_698                           |     18|
|2733  |      shift_register_unit_18_18_inst_27                       |shift_register_unit_18_18_699                           |     18|
|2734  |      shift_register_unit_18_18_inst_28                       |shift_register_unit_18_18_700                           |     18|
|2735  |      shift_register_unit_18_18_inst_29                       |shift_register_unit_18_18_701                           |     18|
|2736  |      shift_register_unit_18_18_inst_3                        |shift_register_unit_18_18_702                           |     18|
|2737  |      shift_register_unit_18_18_inst_30                       |shift_register_unit_18_18_703                           |     18|
|2738  |      shift_register_unit_18_18_inst_31                       |shift_register_unit_18_18_704                           |     18|
|2739  |      shift_register_unit_18_18_inst_4                        |shift_register_unit_18_18_705                           |     18|
|2740  |      shift_register_unit_18_18_inst_5                        |shift_register_unit_18_18_706                           |     18|
|2741  |      shift_register_unit_18_18_inst_6                        |shift_register_unit_18_18_707                           |     18|
|2742  |      shift_register_unit_18_18_inst_7                        |shift_register_unit_18_18_708                           |     18|
|2743  |      shift_register_unit_18_18_inst_8                        |shift_register_unit_18_18_709                           |     18|
|2744  |      shift_register_unit_18_18_inst_9                        |shift_register_unit_18_18_710                           |     18|
|2745  |    shift_register_group_18_32_6_eltwisemult                  |shift_register_group_18_32_6                            |   1018|
|2746  |      shift_register_unit_18_6_inst_0                         |shift_register_unit_18_6                                |     52|
|2747  |      shift_register_unit_18_6_inst_1                         |shift_register_unit_18_6_649                            |     52|
|2748  |      shift_register_unit_18_6_inst_10                        |shift_register_unit_18_6_650                            |     52|
|2749  |      shift_register_unit_18_6_inst_11                        |shift_register_unit_18_6_651                            |     52|
|2750  |      shift_register_unit_18_6_inst_12                        |shift_register_unit_18_6_652                            |     52|
|2751  |      shift_register_unit_18_6_inst_13                        |shift_register_unit_18_6_653                            |     52|
|2752  |      shift_register_unit_18_6_inst_14                        |shift_register_unit_18_6_654                            |     52|
|2753  |      shift_register_unit_18_6_inst_15                        |shift_register_unit_18_6_655                            |     52|
|2754  |      shift_register_unit_18_6_inst_16                        |shift_register_unit_18_6_656                            |     52|
|2755  |      shift_register_unit_18_6_inst_17                        |shift_register_unit_18_6_657                            |     52|
|2756  |      shift_register_unit_18_6_inst_18                        |shift_register_unit_18_6_658                            |     52|
|2757  |      shift_register_unit_18_6_inst_19                        |shift_register_unit_18_6_659                            |     52|
|2758  |      shift_register_unit_18_6_inst_2                         |shift_register_unit_18_6_660                            |     52|
|2759  |      shift_register_unit_18_6_inst_20                        |shift_register_unit_18_6_661                            |     18|
|2760  |      shift_register_unit_18_6_inst_21                        |shift_register_unit_18_6_662                            |     18|
|2761  |      shift_register_unit_18_6_inst_22                        |shift_register_unit_18_6_663                            |     18|
|2762  |      shift_register_unit_18_6_inst_23                        |shift_register_unit_18_6_664                            |     18|
|2763  |      shift_register_unit_18_6_inst_24                        |shift_register_unit_18_6_665                            |     18|
|2764  |      shift_register_unit_18_6_inst_25                        |shift_register_unit_18_6_666                            |     18|
|2765  |      shift_register_unit_18_6_inst_26                        |shift_register_unit_18_6_667                            |     18|
|2766  |      shift_register_unit_18_6_inst_27                        |shift_register_unit_18_6_668                            |     18|
|2767  |      shift_register_unit_18_6_inst_28                        |shift_register_unit_18_6_669                            |     18|
|2768  |      shift_register_unit_18_6_inst_29                        |shift_register_unit_18_6_670                            |     18|
|2769  |      shift_register_unit_18_6_inst_3                         |shift_register_unit_18_6_671                            |     18|
|2770  |      shift_register_unit_18_6_inst_30                        |shift_register_unit_18_6_672                            |     18|
|2771  |      shift_register_unit_18_6_inst_31                        |shift_register_unit_18_6_673                            |     18|
|2772  |      shift_register_unit_18_6_inst_4                         |shift_register_unit_18_6_674                            |     18|
|2773  |      shift_register_unit_18_6_inst_5                         |shift_register_unit_18_6_675                            |     18|
|2774  |      shift_register_unit_18_6_inst_6                         |shift_register_unit_18_6_676                            |     18|
|2775  |      shift_register_unit_18_6_inst_7                         |shift_register_unit_18_6_677                            |     18|
|2776  |      shift_register_unit_18_6_inst_8                         |shift_register_unit_18_6_678                            |     18|
|2777  |      shift_register_unit_18_6_inst_9                         |shift_register_unit_18_6_679                            |     18|
|2778  |    tanh_core_18_18_10_32_1_inst_0                            |tanh_core_18_18_10_32_1                                 |    578|
|2779  |      abs_unit_18_inst                                        |abs_unit_18_645                                         |     62|
|2780  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_646                          |    391|
|2781  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_647                            |     81|
|2782  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_648                             |      4|
|2783  |    tanh_core_18_18_10_32_1_inst_1                            |tanh_core_18_18_10_32_1_493                             |    572|
|2784  |      abs_unit_18_inst                                        |abs_unit_18_641                                         |     62|
|2785  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_642                          |    326|
|2786  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_643                            |     78|
|2787  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_644                             |      4|
|2788  |    tanh_core_18_18_10_32_1_inst_10                           |tanh_core_18_18_10_32_1_494                             |    573|
|2789  |      abs_unit_18_inst                                        |abs_unit_18_637                                         |     62|
|2790  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_638                          |    391|
|2791  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_639                            |     78|
|2792  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_640                             |      4|
|2793  |    tanh_core_18_18_10_32_1_inst_11                           |tanh_core_18_18_10_32_1_495                             |    573|
|2794  |      abs_unit_18_inst                                        |abs_unit_18_633                                         |     62|
|2795  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_634                          |    391|
|2796  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_635                            |     78|
|2797  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_636                             |      4|
|2798  |    tanh_core_18_18_10_32_1_inst_12                           |tanh_core_18_18_10_32_1_496                             |    573|
|2799  |      abs_unit_18_inst                                        |abs_unit_18_629                                         |     62|
|2800  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_630                          |    391|
|2801  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_631                            |     78|
|2802  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_632                             |      4|
|2803  |    tanh_core_18_18_10_32_1_inst_13                           |tanh_core_18_18_10_32_1_497                             |    573|
|2804  |      abs_unit_18_inst                                        |abs_unit_18_625                                         |     62|
|2805  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_626                          |    391|
|2806  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_627                            |     78|
|2807  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_628                             |      4|
|2808  |    tanh_core_18_18_10_32_1_inst_14                           |tanh_core_18_18_10_32_1_498                             |    573|
|2809  |      abs_unit_18_inst                                        |abs_unit_18_621                                         |     62|
|2810  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_622                          |    326|
|2811  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_623                            |     78|
|2812  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_624                             |      4|
|2813  |    tanh_core_18_18_10_32_1_inst_15                           |tanh_core_18_18_10_32_1_499                             |    572|
|2814  |      abs_unit_18_inst                                        |abs_unit_18_617                                         |     62|
|2815  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_618                          |    326|
|2816  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_619                            |     78|
|2817  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_620                             |      4|
|2818  |    tanh_core_18_18_10_32_1_inst_16                           |tanh_core_18_18_10_32_1_500                             |    572|
|2819  |      abs_unit_18_inst                                        |abs_unit_18_613                                         |     62|
|2820  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_614                          |    326|
|2821  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_615                            |     78|
|2822  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_616                             |      4|
|2823  |    tanh_core_18_18_10_32_1_inst_17                           |tanh_core_18_18_10_32_1_501                             |    572|
|2824  |      abs_unit_18_inst                                        |abs_unit_18_609                                         |     62|
|2825  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_610                          |    326|
|2826  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_611                            |     78|
|2827  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_612                             |      4|
|2828  |    tanh_core_18_18_10_32_1_inst_18                           |tanh_core_18_18_10_32_1_502                             |    573|
|2829  |      abs_unit_18_inst                                        |abs_unit_18_605                                         |     62|
|2830  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_606                          |    391|
|2831  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_607                            |     78|
|2832  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_608                             |      4|
|2833  |    tanh_core_18_18_10_32_1_inst_19                           |tanh_core_18_18_10_32_1_503                             |    573|
|2834  |      abs_unit_18_inst                                        |abs_unit_18_601                                         |     62|
|2835  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_602                          |    391|
|2836  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_603                            |     78|
|2837  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_604                             |      4|
|2838  |    tanh_core_18_18_10_32_1_inst_2                            |tanh_core_18_18_10_32_1_504                             |    572|
|2839  |      abs_unit_18_inst                                        |abs_unit_18_597                                         |     62|
|2840  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_598                          |    326|
|2841  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_599                            |     78|
|2842  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_600                             |      4|
|2843  |    tanh_core_18_18_10_32_1_inst_20                           |tanh_core_18_18_10_32_1_505                             |    555|
|2844  |      abs_unit_18_inst                                        |abs_unit_18_593                                         |     62|
|2845  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_594                          |    391|
|2846  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_595                            |     60|
|2847  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_596                             |      4|
|2848  |    tanh_core_18_18_10_32_1_inst_21                           |tanh_core_18_18_10_32_1_506                             |    555|
|2849  |      abs_unit_18_inst                                        |abs_unit_18_589                                         |     62|
|2850  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_590                          |    391|
|2851  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_591                            |     60|
|2852  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_592                             |      4|
|2853  |    tanh_core_18_18_10_32_1_inst_22                           |tanh_core_18_18_10_32_1_507                             |    555|
|2854  |      abs_unit_18_inst                                        |abs_unit_18_585                                         |     62|
|2855  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_586                          |    391|
|2856  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_587                            |     60|
|2857  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_588                             |      4|
|2858  |    tanh_core_18_18_10_32_1_inst_23                           |tanh_core_18_18_10_32_1_508                             |    555|
|2859  |      abs_unit_18_inst                                        |abs_unit_18_581                                         |     62|
|2860  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_582                          |    391|
|2861  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_583                            |     60|
|2862  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_584                             |      4|
|2863  |    tanh_core_18_18_10_32_1_inst_24                           |tanh_core_18_18_10_32_1_509                             |    555|
|2864  |      abs_unit_18_inst                                        |abs_unit_18_577                                         |     62|
|2865  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_578                          |    391|
|2866  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_579                            |     60|
|2867  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_580                             |      4|
|2868  |    tanh_core_18_18_10_32_1_inst_25                           |tanh_core_18_18_10_32_1_510                             |    555|
|2869  |      abs_unit_18_inst                                        |abs_unit_18_573                                         |     62|
|2870  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_574                          |    391|
|2871  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_575                            |     60|
|2872  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_576                             |      4|
|2873  |    tanh_core_18_18_10_32_1_inst_26                           |tanh_core_18_18_10_32_1_511                             |    555|
|2874  |      abs_unit_18_inst                                        |abs_unit_18_569                                         |     62|
|2875  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_570                          |    391|
|2876  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_571                            |     60|
|2877  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_572                             |      4|
|2878  |    tanh_core_18_18_10_32_1_inst_27                           |tanh_core_18_18_10_32_1_512                             |    555|
|2879  |      abs_unit_18_inst                                        |abs_unit_18_565                                         |     62|
|2880  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_566                          |    391|
|2881  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_567                            |     60|
|2882  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_568                             |      4|
|2883  |    tanh_core_18_18_10_32_1_inst_28                           |tanh_core_18_18_10_32_1_513                             |    555|
|2884  |      abs_unit_18_inst                                        |abs_unit_18_561                                         |     62|
|2885  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_562                          |    391|
|2886  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_563                            |     60|
|2887  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_564                             |      4|
|2888  |    tanh_core_18_18_10_32_1_inst_29                           |tanh_core_18_18_10_32_1_514                             |    555|
|2889  |      abs_unit_18_inst                                        |abs_unit_18_557                                         |     62|
|2890  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_558                          |    391|
|2891  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_559                            |     60|
|2892  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_560                             |      4|
|2893  |    tanh_core_18_18_10_32_1_inst_3                            |tanh_core_18_18_10_32_1_515                             |    554|
|2894  |      abs_unit_18_inst                                        |abs_unit_18_553                                         |     62|
|2895  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_554                          |    326|
|2896  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_555                            |     60|
|2897  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_556                             |      4|
|2898  |    tanh_core_18_18_10_32_1_inst_30                           |tanh_core_18_18_10_32_1_516                             |    555|
|2899  |      abs_unit_18_inst                                        |abs_unit_18_549                                         |     62|
|2900  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_550                          |    391|
|2901  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_551                            |     60|
|2902  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_552                             |      4|
|2903  |    tanh_core_18_18_10_32_1_inst_31                           |tanh_core_18_18_10_32_1_517                             |    555|
|2904  |      abs_unit_18_inst                                        |abs_unit_18_545                                         |     62|
|2905  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_546                          |    326|
|2906  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_547                            |     60|
|2907  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_548                             |      4|
|2908  |    tanh_core_18_18_10_32_1_inst_4                            |tanh_core_18_18_10_32_1_518                             |    555|
|2909  |      abs_unit_18_inst                                        |abs_unit_18_541                                         |     62|
|2910  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_542                          |    391|
|2911  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_543                            |     60|
|2912  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_544                             |      4|
|2913  |    tanh_core_18_18_10_32_1_inst_5                            |tanh_core_18_18_10_32_1_519                             |    555|
|2914  |      abs_unit_18_inst                                        |abs_unit_18_537                                         |     62|
|2915  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_538                          |    391|
|2916  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_539                            |     60|
|2917  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_540                             |      4|
|2918  |    tanh_core_18_18_10_32_1_inst_6                            |tanh_core_18_18_10_32_1_520                             |    555|
|2919  |      abs_unit_18_inst                                        |abs_unit_18_533                                         |     62|
|2920  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_534                          |    391|
|2921  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_535                            |     60|
|2922  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_536                             |      4|
|2923  |    tanh_core_18_18_10_32_1_inst_7                            |tanh_core_18_18_10_32_1_521                             |    555|
|2924  |      abs_unit_18_inst                                        |abs_unit_18_529                                         |     62|
|2925  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_530                          |    391|
|2926  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_531                            |     60|
|2927  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_532                             |      4|
|2928  |    tanh_core_18_18_10_32_1_inst_8                            |tanh_core_18_18_10_32_1_522                             |    555|
|2929  |      abs_unit_18_inst                                        |abs_unit_18_525                                         |     62|
|2930  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32_526                          |    391|
|2931  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11_527                            |     60|
|2932  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_528                             |      4|
|2933  |    tanh_core_18_18_10_32_1_inst_9                            |tanh_core_18_18_10_32_1_523                             |    555|
|2934  |      abs_unit_18_inst                                        |abs_unit_18                                             |     62|
|2935  |      dsp_signed_mac_18_13_23_32_inst                         |dsp_signed_mac_18_13_23_32                              |    391|
|2936  |      fp_rounding_unit_1_32_11_inst                           |fp_rounding_unit_1_32_11                                |     60|
|2937  |      shift_register_unit_1_3_inst                            |shift_register_unit_1_3_524                             |      4|
|2938  |  C_LSTM_stage_3_18_10_64_2048_2_16_1_inst                    |C_LSTM_stage_3_18_10_64_2048_2_16_1                     |  27821|
|2939  |    shift_register_group_18_16_3_mt_holder                    |shift_register_group_18_16_3_89                         |    576|
|2940  |      shift_register_unit_18_3_inst_0                         |shift_register_unit_18_3_91                             |     36|
|2941  |      shift_register_unit_18_3_inst_1                         |shift_register_unit_18_3_92                             |     36|
|2942  |      shift_register_unit_18_3_inst_10                        |shift_register_unit_18_3_93                             |     36|
|2943  |      shift_register_unit_18_3_inst_11                        |shift_register_unit_18_3_94                             |     36|
|2944  |      shift_register_unit_18_3_inst_12                        |shift_register_unit_18_3_95                             |     36|
|2945  |      shift_register_unit_18_3_inst_13                        |shift_register_unit_18_3_96                             |     36|
|2946  |      shift_register_unit_18_3_inst_14                        |shift_register_unit_18_3_97                             |     36|
|2947  |      shift_register_unit_18_3_inst_15                        |shift_register_unit_18_3_98                             |     36|
|2948  |      shift_register_unit_18_3_inst_2                         |shift_register_unit_18_3_99                             |     36|
|2949  |      shift_register_unit_18_3_inst_3                         |shift_register_unit_18_3_100                            |     36|
|2950  |      shift_register_unit_18_3_inst_4                         |shift_register_unit_18_3_101                            |     36|
|2951  |      shift_register_unit_18_3_inst_5                         |shift_register_unit_18_3_102                            |     36|
|2952  |      shift_register_unit_18_3_inst_6                         |shift_register_unit_18_3_103                            |     36|
|2953  |      shift_register_unit_18_3_inst_7                         |shift_register_unit_18_3_104                            |     36|
|2954  |      shift_register_unit_18_3_inst_8                         |shift_register_unit_18_3_105                            |     36|
|2955  |      shift_register_unit_18_3_inst_9                         |shift_register_unit_18_3_106                            |     36|
|2956  |    shift_register_unit_18_3_valid_holder                     |shift_register_unit_18_3_90                             |      3|
|2957  |    multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst   |multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64      |  27240|
|2958  |      c_matrix_vec_mult_core_18_10_16_2_1_inst                |c_matrix_vec_mult_core_18_10_16_2_1                     |  11926|
|2959  |        dft_16_top_18_inst                                    |dft_16_top_18                                           |   4143|
|2960  |          codeBlock88206_18_inst                              |codeBlock88206_18                                       |   3020|
|2961  |            add88218                                          |addfxp_18_1_445                                         |     41|
|2962  |            add88278                                          |addfxp_18_1_446                                         |     41|
|2963  |            add88330                                          |addfxp_18_1_447                                         |     41|
|2964  |            add88374                                          |addfxp_18_1_448                                         |     18|
|2965  |            add88426                                          |addfxp_18_1_449                                         |     41|
|2966  |            add88486                                          |addfxp_18_1_450                                         |     41|
|2967  |            add88538                                          |addfxp_18_1_451                                         |     23|
|2968  |            add88580                                          |addfxp_18_1_452                                         |     40|
|2969  |            add88610                                          |addfxp_18_1_453                                         |    106|
|2970  |            add88652                                          |addfxp_18_1_454                                         |     40|
|2971  |            add88746                                          |addfxp_18_1_455                                         |     41|
|2972  |            add88806                                          |addfxp_18_1_456                                         |     41|
|2973  |            add88858                                          |addfxp_18_1_457                                         |     41|
|2974  |            add88903                                          |addfxp_18_1_458                                         |     38|
|2975  |            add88945                                          |addfxp_18_1_459                                         |     41|
|2976  |            add89012                                          |addfxp_18_1_460                                         |     41|
|2977  |            add89072                                          |addfxp_18_1_461                                         |     41|
|2978  |            add89124                                          |addfxp_18_1_462                                         |     23|
|2979  |            add89197                                          |addfxp_18_1_463                                         |    106|
|2980  |            add89239                                          |addfxp_18_1_464                                         |     40|
|2981  |            m88566                                            |multfix_alt_dsp_18_465                                  |     92|
|2982  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_487                  |     92|
|2983  |            m88570                                            |multfix_alt_dsp_18_466                                  |    211|
|2984  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_486                  |    211|
|2985  |            m88572                                            |multfix_alt_dsp_18_467                                  |    178|
|2986  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_485                  |    178|
|2987  |            m88578                                            |multfix_alt_dsp_18_468                                  |    184|
|2988  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_484                  |    184|
|2989  |            m88582                                            |multfix_alt_dsp_18_469                                  |    115|
|2990  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_483                  |    115|
|2991  |            m88584                                            |multfix_alt_dsp_18_470                                  |    178|
|2992  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_482                  |    178|
|2993  |            m88586                                            |multfix_alt_dsp_18_471                                  |    211|
|2994  |              dsp_signed_mult_18x18_unit_18_36_0_inst         |dsp_signed_mult_18x18_unit_18_36_0_481                  |    211|
|2995  |            sub88381                                          |subfxp_18_1_472                                         |     18|
|2996  |            sub88552                                          |subfxp_18_1_473                                         |     38|
|2997  |            sub88617                                          |subfxp_18_1_474                                         |    106|
|2998  |            sub88673                                          |subfxp_18_1_475                                         |     40|
|2999  |            sub88910                                          |subfxp_18_1_476                                         |     38|
|3000  |            sub89138                                          |subfxp_18_1_477                                         |     38|
|3001  |            sub89166                                          |subfxp_18_1_478                                         |     40|
|3002  |            sub89204                                          |subfxp_18_1_479                                         |    106|
|3003  |            sub89260                                          |subfxp_18_1_480                                         |     40|
|3004  |          codeBlock89324_18_inst                              |codeBlock89324_18                                       |   1123|
|3005  |            add89336                                          |addfxp_18_1_423                                         |     46|
|3006  |            add89396                                          |addfxp_18_1_424                                         |     41|
|3007  |            add89448                                          |addfxp_18_1_425                                         |     35|
|3008  |            add89544                                          |addfxp_18_1_426                                         |     59|
|3009  |            add89559                                          |addfxp_18_1_427                                         |     59|
|3010  |            add89604                                          |addfxp_18_1_428                                         |     41|
|3011  |            add89619                                          |addfxp_18_1_429                                         |     41|
|3012  |            add89656                                          |addfxp_18_1_430                                         |     22|
|3013  |            add89663                                          |addfxp_18_1_431                                         |     23|
|3014  |            add89752                                          |addfxp_18_1_432                                         |     36|
|3015  |            add89767                                          |addfxp_18_1_433                                         |     36|
|3016  |            add89812                                          |addfxp_18_1_434                                         |     41|
|3017  |            add89827                                          |addfxp_18_1_435                                         |     41|
|3018  |            add89864                                          |addfxp_18_1_436                                         |     22|
|3019  |            add89871                                          |addfxp_18_1_437                                         |     23|
|3020  |            add89960                                          |addfxp_18_1_438                                         |     60|
|3021  |            add89975                                          |addfxp_18_1_439                                         |     59|
|3022  |            add90020                                          |addfxp_18_1_440                                         |     41|
|3023  |            add90035                                          |addfxp_18_1_441                                         |     42|
|3024  |            add90072                                          |addfxp_18_1_442                                         |     22|
|3025  |            add90079                                          |addfxp_18_1_443                                         |     23|
|3026  |            shiftRegFIFO_2_1_inst                             |shiftRegFIFO_2_1_444                                    |      3|
|3027  |        elementwise_add_core_18_18_9_inst_0                   |elementwise_add_core_18_18_9                            |    693|
|3028  |        elementwise_add_core_18_18_9_inst_1                   |elementwise_add_core_18_18_9_317                        |    693|
|3029  |        elementwise_mult_core_18_1810_9_1_inst_0_imag_imag    |elementwise_mult_core_18_1810_9_1                       |    471|
|3030  |          dsp_signed_mult_18x18_unit_18_18_1_inst0            |dsp_signed_mult_18x18_unit_18_18_1_409                  |      4|
|3031  |          dsp_signed_mult_18x18_unit_18_18_1_inst2            |dsp_signed_mult_18x18_unit_18_18_1_410                  |      2|
|3032  |          dsp_signed_mult_18x18_unit_18_18_1_inst4            |dsp_signed_mult_18x18_unit_18_18_1_411                  |     30|
|3033  |          dsp_signed_mult_18x18_unit_18_18_1_inst6            |dsp_signed_mult_18x18_unit_18_18_1_412                  |     30|
|3034  |          dsp_signed_mult_18x18_unit_18_18_1_inst8            |dsp_signed_mult_18x18_unit_18_18_1_413                  |     15|
|3035  |          fp_rounding_unit_1_37_10_inst0                      |fp_rounding_unit_1_37_10_414                            |      2|
|3036  |          fp_rounding_unit_1_37_10_inst1                      |fp_rounding_unit_1_37_10_415                            |     79|
|3037  |          fp_rounding_unit_1_37_10_inst2                      |fp_rounding_unit_1_37_10_416                            |     79|
|3038  |          fp_rounding_unit_1_37_10_inst3                      |fp_rounding_unit_1_37_10_417                            |     79|
|3039  |          fp_rounding_unit_1_37_10_inst4                      |fp_rounding_unit_1_37_10_418                            |     30|
|3040  |          fp_rounding_unit_1_37_10_inst5                      |fp_rounding_unit_1_37_10_419                            |     30|
|3041  |          fp_rounding_unit_1_37_10_inst6                      |fp_rounding_unit_1_37_10_420                            |     30|
|3042  |          fp_rounding_unit_1_37_10_inst7                      |fp_rounding_unit_1_37_10_421                            |     30|
|3043  |          fp_rounding_unit_1_37_10_inst8                      |fp_rounding_unit_1_37_10_422                            |     30|
|3044  |        elementwise_mult_core_18_1810_9_1_inst_0_imag_real    |elementwise_mult_core_18_1810_9_1_318                   |    420|
|3045  |          dsp_signed_mult_18x18_unit_18_18_1_inst0            |dsp_signed_mult_18x18_unit_18_18_1_398                  |      1|
|3046  |          dsp_signed_mult_18x18_unit_18_18_1_inst2            |dsp_signed_mult_18x18_unit_18_18_1_399                  |      2|
|3047  |          dsp_signed_mult_18x18_unit_18_18_1_inst4            |dsp_signed_mult_18x18_unit_18_18_1_400                  |     30|
|3048  |          dsp_signed_mult_18x18_unit_18_18_1_inst6            |dsp_signed_mult_18x18_unit_18_18_1_401                  |     30|
|3049  |          fp_rounding_unit_1_37_10_inst1                      |fp_rounding_unit_1_37_10_402                            |     79|
|3050  |          fp_rounding_unit_1_37_10_inst2                      |fp_rounding_unit_1_37_10_403                            |     79|
|3051  |          fp_rounding_unit_1_37_10_inst3                      |fp_rounding_unit_1_37_10_404                            |     79|
|3052  |          fp_rounding_unit_1_37_10_inst4                      |fp_rounding_unit_1_37_10_405                            |     30|
|3053  |          fp_rounding_unit_1_37_10_inst5                      |fp_rounding_unit_1_37_10_406                            |     30|
|3054  |          fp_rounding_unit_1_37_10_inst6                      |fp_rounding_unit_1_37_10_407                            |     30|
|3055  |          fp_rounding_unit_1_37_10_inst7                      |fp_rounding_unit_1_37_10_408                            |     30|
|3056  |        elementwise_mult_core_18_1810_9_1_inst_0_real_imag    |elementwise_mult_core_18_1810_9_1_319                   |    420|
|3057  |          dsp_signed_mult_18x18_unit_18_18_1_inst0            |dsp_signed_mult_18x18_unit_18_18_1_387                  |      1|
|3058  |          dsp_signed_mult_18x18_unit_18_18_1_inst2            |dsp_signed_mult_18x18_unit_18_18_1_388                  |      2|
|3059  |          dsp_signed_mult_18x18_unit_18_18_1_inst4            |dsp_signed_mult_18x18_unit_18_18_1_389                  |     30|
|3060  |          dsp_signed_mult_18x18_unit_18_18_1_inst6            |dsp_signed_mult_18x18_unit_18_18_1_390                  |     30|
|3061  |          fp_rounding_unit_1_37_10_inst1                      |fp_rounding_unit_1_37_10_391                            |     79|
|3062  |          fp_rounding_unit_1_37_10_inst2                      |fp_rounding_unit_1_37_10_392                            |     79|
|3063  |          fp_rounding_unit_1_37_10_inst3                      |fp_rounding_unit_1_37_10_393                            |     79|
|3064  |          fp_rounding_unit_1_37_10_inst4                      |fp_rounding_unit_1_37_10_394                            |     30|
|3065  |          fp_rounding_unit_1_37_10_inst5                      |fp_rounding_unit_1_37_10_395                            |     30|
|3066  |          fp_rounding_unit_1_37_10_inst6                      |fp_rounding_unit_1_37_10_396                            |     30|
|3067  |          fp_rounding_unit_1_37_10_inst7                      |fp_rounding_unit_1_37_10_397                            |     30|
|3068  |        elementwise_mult_core_18_1810_9_1_inst_0_real_real    |elementwise_mult_core_18_1810_9_1_320                   |    545|
|3069  |          dsp_signed_mult_18x18_unit_18_18_1_inst0            |dsp_signed_mult_18x18_unit_18_18_1_373                  |      2|
|3070  |          dsp_signed_mult_18x18_unit_18_18_1_inst2            |dsp_signed_mult_18x18_unit_18_18_1_374                  |      2|
|3071  |          dsp_signed_mult_18x18_unit_18_18_1_inst4            |dsp_signed_mult_18x18_unit_18_18_1_375                  |     30|
|3072  |          dsp_signed_mult_18x18_unit_18_18_1_inst6            |dsp_signed_mult_18x18_unit_18_18_1_376                  |     30|
|3073  |          dsp_signed_mult_18x18_unit_18_18_1_inst8            |dsp_signed_mult_18x18_unit_18_18_1_377                  |     15|
|3074  |          fp_rounding_unit_1_37_10_inst0                      |fp_rounding_unit_1_37_10_378                            |     79|
|3075  |          fp_rounding_unit_1_37_10_inst1                      |fp_rounding_unit_1_37_10_379                            |     79|
|3076  |          fp_rounding_unit_1_37_10_inst2                      |fp_rounding_unit_1_37_10_380                            |     79|
|3077  |          fp_rounding_unit_1_37_10_inst3                      |fp_rounding_unit_1_37_10_381                            |     79|
|3078  |          fp_rounding_unit_1_37_10_inst4                      |fp_rounding_unit_1_37_10_382                            |     30|
|3079  |          fp_rounding_unit_1_37_10_inst5                      |fp_rounding_unit_1_37_10_383                            |     30|
|3080  |          fp_rounding_unit_1_37_10_inst6                      |fp_rounding_unit_1_37_10_384                            |     30|
|3081  |          fp_rounding_unit_1_37_10_inst7                      |fp_rounding_unit_1_37_10_385                            |     30|
|3082  |          fp_rounding_unit_1_37_10_inst8                      |fp_rounding_unit_1_37_10_386                            |     30|
|3083  |        elementwise_mult_core_18_1810_9_1_inst_1_imag_imag    |elementwise_mult_core_18_1810_9_1_321                   |    430|
|3084  |          dsp_signed_mult_18x18_unit_18_18_1_inst0            |dsp_signed_mult_18x18_unit_18_18_1_360                  |      1|
|3085  |          dsp_signed_mult_18x18_unit_18_18_1_inst2            |dsp_signed_mult_18x18_unit_18_18_1_361                  |     16|
|3086  |          dsp_signed_mult_18x18_unit_18_18_1_inst4            |dsp_signed_mult_18x18_unit_18_18_1_362                  |     30|
|3087  |          dsp_signed_mult_18x18_unit_18_18_1_inst6            |dsp_signed_mult_18x18_unit_18_18_1_363                  |     30|
|3088  |          dsp_signed_mult_18x18_unit_18_18_1_inst8            |dsp_signed_mult_18x18_unit_18_18_1_364                  |     15|
|3089  |          fp_rounding_unit_1_37_10_inst1                      |fp_rounding_unit_1_37_10_365                            |     79|
|3090  |          fp_rounding_unit_1_37_10_inst2                      |fp_rounding_unit_1_37_10_366                            |     79|
|3091  |          fp_rounding_unit_1_37_10_inst3                      |fp_rounding_unit_1_37_10_367                            |     30|
|3092  |          fp_rounding_unit_1_37_10_inst4                      |fp_rounding_unit_1_37_10_368                            |     30|
|3093  |          fp_rounding_unit_1_37_10_inst5                      |fp_rounding_unit_1_37_10_369                            |     30|
|3094  |          fp_rounding_unit_1_37_10_inst6                      |fp_rounding_unit_1_37_10_370                            |     30|
|3095  |          fp_rounding_unit_1_37_10_inst7                      |fp_rounding_unit_1_37_10_371                            |     30|
|3096  |          fp_rounding_unit_1_37_10_inst8                      |fp_rounding_unit_1_37_10_372                            |     30|
|3097  |        elementwise_mult_core_18_1810_9_1_inst_1_imag_real    |elementwise_mult_core_18_1810_9_1_322                   |    385|
|3098  |          dsp_signed_mult_18x18_unit_18_18_1_inst0            |dsp_signed_mult_18x18_unit_18_18_1_349                  |      1|
|3099  |          dsp_signed_mult_18x18_unit_18_18_1_inst2            |dsp_signed_mult_18x18_unit_18_18_1_350                  |     16|
|3100  |          dsp_signed_mult_18x18_unit_18_18_1_inst4            |dsp_signed_mult_18x18_unit_18_18_1_351                  |     30|
|3101  |          dsp_signed_mult_18x18_unit_18_18_1_inst6            |dsp_signed_mult_18x18_unit_18_18_1_352                  |     30|
|3102  |          fp_rounding_unit_1_37_10_inst1                      |fp_rounding_unit_1_37_10_353                            |     79|
|3103  |          fp_rounding_unit_1_37_10_inst2                      |fp_rounding_unit_1_37_10_354                            |     79|
|3104  |          fp_rounding_unit_1_37_10_inst3                      |fp_rounding_unit_1_37_10_355                            |     30|
|3105  |          fp_rounding_unit_1_37_10_inst4                      |fp_rounding_unit_1_37_10_356                            |     30|
|3106  |          fp_rounding_unit_1_37_10_inst5                      |fp_rounding_unit_1_37_10_357                            |     30|
|3107  |          fp_rounding_unit_1_37_10_inst6                      |fp_rounding_unit_1_37_10_358                            |     30|
|3108  |          fp_rounding_unit_1_37_10_inst7                      |fp_rounding_unit_1_37_10_359                            |     30|
|3109  |        elementwise_mult_core_18_1810_9_1_inst_1_real_imag    |elementwise_mult_core_18_1810_9_1_323                   |    420|
|3110  |          dsp_signed_mult_18x18_unit_18_18_1_inst0            |dsp_signed_mult_18x18_unit_18_18_1_338                  |      1|
|3111  |          dsp_signed_mult_18x18_unit_18_18_1_inst2            |dsp_signed_mult_18x18_unit_18_18_1_339                  |      2|
|3112  |          dsp_signed_mult_18x18_unit_18_18_1_inst4            |dsp_signed_mult_18x18_unit_18_18_1_340                  |     30|
|3113  |          dsp_signed_mult_18x18_unit_18_18_1_inst6            |dsp_signed_mult_18x18_unit_18_18_1_341                  |     30|
|3114  |          fp_rounding_unit_1_37_10_inst1                      |fp_rounding_unit_1_37_10_342                            |     79|
|3115  |          fp_rounding_unit_1_37_10_inst2                      |fp_rounding_unit_1_37_10_343                            |     79|
|3116  |          fp_rounding_unit_1_37_10_inst3                      |fp_rounding_unit_1_37_10_344                            |     79|
|3117  |          fp_rounding_unit_1_37_10_inst4                      |fp_rounding_unit_1_37_10_345                            |     30|
|3118  |          fp_rounding_unit_1_37_10_inst5                      |fp_rounding_unit_1_37_10_346                            |     30|
|3119  |          fp_rounding_unit_1_37_10_inst6                      |fp_rounding_unit_1_37_10_347                            |     30|
|3120  |          fp_rounding_unit_1_37_10_inst7                      |fp_rounding_unit_1_37_10_348                            |     30|
|3121  |        elementwise_mult_core_18_1810_9_1_inst_1_real_real    |elementwise_mult_core_18_1810_9_1_324                   |    545|
|3122  |          dsp_signed_mult_18x18_unit_18_18_1_inst0            |dsp_signed_mult_18x18_unit_18_18_1                      |      2|
|3123  |          dsp_signed_mult_18x18_unit_18_18_1_inst2            |dsp_signed_mult_18x18_unit_18_18_1_326                  |      2|
|3124  |          dsp_signed_mult_18x18_unit_18_18_1_inst4            |dsp_signed_mult_18x18_unit_18_18_1_327                  |     30|
|3125  |          dsp_signed_mult_18x18_unit_18_18_1_inst6            |dsp_signed_mult_18x18_unit_18_18_1_328                  |     30|
|3126  |          dsp_signed_mult_18x18_unit_18_18_1_inst8            |dsp_signed_mult_18x18_unit_18_18_1_329                  |     15|
|3127  |          fp_rounding_unit_1_37_10_inst0                      |fp_rounding_unit_1_37_10                                |     79|
|3128  |          fp_rounding_unit_1_37_10_inst1                      |fp_rounding_unit_1_37_10_330                            |     79|
|3129  |          fp_rounding_unit_1_37_10_inst2                      |fp_rounding_unit_1_37_10_331                            |     79|
|3130  |          fp_rounding_unit_1_37_10_inst3                      |fp_rounding_unit_1_37_10_332                            |     79|
|3131  |          fp_rounding_unit_1_37_10_inst4                      |fp_rounding_unit_1_37_10_333                            |     30|
|3132  |          fp_rounding_unit_1_37_10_inst5                      |fp_rounding_unit_1_37_10_334                            |     30|
|3133  |          fp_rounding_unit_1_37_10_inst6                      |fp_rounding_unit_1_37_10_335                            |     30|
|3134  |          fp_rounding_unit_1_37_10_inst7                      |fp_rounding_unit_1_37_10_336                            |     30|
|3135  |          fp_rounding_unit_1_37_10_inst8                      |fp_rounding_unit_1_37_10_337                            |     30|
|3136  |        elementwise_sub_core_18_18_9_inst_0                   |elementwise_sub_core_18_18_9                            |    678|
|3137  |        elementwise_sub_core_18_18_9_inst_1                   |elementwise_sub_core_18_18_9_325                        |    675|
|3138  |      idft_16_top_18_inst_0                                   |idft_16_top_18                                          |   5567|
|3139  |        codeBlock98050_18_inst                                |codeBlock98050_18_241                                   |   4414|
|3140  |          add98062                                            |addfxp_18_1_263                                         |     77|
|3141  |          add98122                                            |addfxp_18_1_264                                         |     41|
|3142  |          add98137                                            |addfxp_18_1_265                                         |     41|
|3143  |          add98174                                            |addfxp_18_1_266                                         |     23|
|3144  |          add98270                                            |addfxp_18_1_267                                         |     77|
|3145  |          add98285                                            |addfxp_18_1_268                                         |     77|
|3146  |          add98330                                            |addfxp_18_1_269                                         |     41|
|3147  |          add98345                                            |addfxp_18_1_270                                         |     41|
|3148  |          add98382                                            |addfxp_18_1_271                                         |      5|
|3149  |          add98389                                            |addfxp_18_1_272                                         |      5|
|3150  |          add98461                                            |addfxp_18_1_273                                         |     23|
|3151  |          add98517                                            |addfxp_18_1_274                                         |     40|
|3152  |          add98590                                            |addfxp_18_1_275                                         |     77|
|3153  |          add98605                                            |addfxp_18_1_276                                         |     77|
|3154  |          add98650                                            |addfxp_18_1_277                                         |     41|
|3155  |          add98665                                            |addfxp_18_1_278                                         |     41|
|3156  |          add98702                                            |addfxp_18_1_279                                         |     23|
|3157  |          add98709                                            |addfxp_18_1_280                                         |     23|
|3158  |          add98754                                            |addfxp_18_1_281                                         |     23|
|3159  |          add98856                                            |addfxp_18_1_282                                         |     77|
|3160  |          add98871                                            |addfxp_18_1_283                                         |     77|
|3161  |          add98916                                            |addfxp_18_1_284                                         |     41|
|3162  |          add98931                                            |addfxp_18_1_285                                         |     41|
|3163  |          add98968                                            |addfxp_18_1_286                                         |      5|
|3164  |          add98975                                            |addfxp_18_1_287                                         |      5|
|3165  |          add99010                                            |addfxp_18_1_288                                         |     41|
|3166  |          add99048                                            |addfxp_18_1_289                                         |     23|
|3167  |          add99104                                            |addfxp_18_1_290                                         |     40|
|3168  |          m88566                                              |multfix_alt_dsp_18_291                                  |    236|
|3169  |            dsp_signed_mult_18x18_unit_18_36_0_inst           |dsp_signed_mult_18x18_unit_18_36_0_316                  |    236|
|3170  |          m88570                                              |multfix_alt_dsp_18_292                                  |    385|
|3171  |            dsp_signed_mult_18x18_unit_18_36_0_inst           |dsp_signed_mult_18x18_unit_18_36_0_315                  |    385|
|3172  |          m88572                                              |multfix_alt_dsp_18_293                                  |    337|
|3173  |            dsp_signed_mult_18x18_unit_18_36_0_inst           |dsp_signed_mult_18x18_unit_18_36_0_314                  |    337|
|3174  |          m88578                                              |multfix_alt_dsp_18_294                                  |    236|
|3175  |            dsp_signed_mult_18x18_unit_18_36_0_inst           |dsp_signed_mult_18x18_unit_18_36_0_313                  |    236|
|3176  |          m88582                                              |multfix_alt_dsp_18_295                                  |    236|
|3177  |            dsp_signed_mult_18x18_unit_18_36_0_inst           |dsp_signed_mult_18x18_unit_18_36_0_312                  |    236|
|3178  |          m88584                                              |multfix_alt_dsp_18_296                                  |    385|
|3179  |            dsp_signed_mult_18x18_unit_18_36_0_inst           |dsp_signed_mult_18x18_unit_18_36_0_311                  |    385|
|3180  |          m88586                                              |multfix_alt_dsp_18_297                                  |    337|
|3181  |            dsp_signed_mult_18x18_unit_18_36_0_inst           |dsp_signed_mult_18x18_unit_18_36_0_310                  |    337|
|3182  |          sub98218                                            |subfxp_18_1_298                                         |     23|
|3183  |          sub98396                                            |subfxp_18_1_299                                         |     18|
|3184  |          sub98403                                            |subfxp_18_1_300                                         |     18|
|3185  |          sub98424                                            |subfxp_18_1_301                                         |     41|
|3186  |          sub98454                                            |subfxp_18_1_302                                         |     23|
|3187  |          sub98496                                            |subfxp_18_1_303                                         |     40|
|3188  |          sub98747                                            |subfxp_18_1_304                                         |     23|
|3189  |          sub98789                                            |subfxp_18_1_305                                         |     41|
|3190  |          sub98982                                            |subfxp_18_1_306                                         |     18|
|3191  |          sub98989                                            |subfxp_18_1_307                                         |     18|
|3192  |          sub99041                                            |subfxp_18_1_308                                         |     23|
|3193  |          sub99083                                            |subfxp_18_1_309                                         |     40|
|3194  |        codeBlock99168_18_inst                                |codeBlock99168_18_242                                   |   1117|
|3195  |          add99180                                            |addfxp_18_1_243                                         |     77|
|3196  |          add99240                                            |addfxp_18_1_244                                         |     41|
|3197  |          add99255                                            |addfxp_18_1_245                                         |     41|
|3198  |          add99292                                            |addfxp_18_1_246                                         |     19|
|3199  |          add99388                                            |addfxp_18_1_247                                         |     77|
|3200  |          add99448                                            |addfxp_18_1_248                                         |     41|
|3201  |          add99463                                            |addfxp_18_1_249                                         |     41|
|3202  |          add99500                                            |addfxp_18_1_250                                         |     19|
|3203  |          add99596                                            |addfxp_18_1_251                                         |     77|
|3204  |          add99656                                            |addfxp_18_1_252                                         |     41|
|3205  |          add99671                                            |addfxp_18_1_253                                         |     41|
|3206  |          add99708                                            |addfxp_18_1_254                                         |     19|
|3207  |          add99804                                            |addfxp_18_1_255                                         |     77|
|3208  |          add99864                                            |addfxp_18_1_256                                         |     42|
|3209  |          add99879                                            |addfxp_18_1_257                                         |     41|
|3210  |          add99916                                            |addfxp_18_1_258                                         |     19|
|3211  |          sub99336                                            |subfxp_18_1_259                                         |     19|
|3212  |          sub99544                                            |subfxp_18_1_260                                         |     19|
|3213  |          sub99752                                            |subfxp_18_1_261                                         |     19|
|3214  |          sub99960                                            |subfxp_18_1_262                                         |     19|
|3215  |          shiftRegFIFO_2_1_inst                               |shiftRegFIFO_2_1                                        |      3|
|3216  |      idft_16_top_18_inst_1                                   |idft_16_top_18_107                                      |   5563|
|3217  |        codeBlock98050_18_inst                                |codeBlock98050_18                                       |   4414|
|3218  |          add98062                                            |addfxp_18_1_189                                         |     77|
|3219  |          add98122                                            |addfxp_18_1_190                                         |     41|
|3220  |          add98137                                            |addfxp_18_1_191                                         |     41|
|3221  |          add98174                                            |addfxp_18_1_192                                         |     23|
|3222  |          add98270                                            |addfxp_18_1_193                                         |     77|
|3223  |          add98285                                            |addfxp_18_1_194                                         |     77|
|3224  |          add98330                                            |addfxp_18_1_195                                         |     41|
|3225  |          add98345                                            |addfxp_18_1_196                                         |     41|
|3226  |          add98382                                            |addfxp_18_1_197                                         |      5|
|3227  |          add98389                                            |addfxp_18_1_198                                         |      5|
|3228  |          add98461                                            |addfxp_18_1_199                                         |     23|
|3229  |          add98517                                            |addfxp_18_1_200                                         |     40|
|3230  |          add98590                                            |addfxp_18_1_201                                         |     77|
|3231  |          add98605                                            |addfxp_18_1_202                                         |     77|
|3232  |          add98650                                            |addfxp_18_1_203                                         |     41|
|3233  |          add98665                                            |addfxp_18_1_204                                         |     41|
|3234  |          add98702                                            |addfxp_18_1_205                                         |     23|
|3235  |          add98709                                            |addfxp_18_1_206                                         |     23|
|3236  |          add98754                                            |addfxp_18_1_207                                         |     23|
|3237  |          add98856                                            |addfxp_18_1_208                                         |     77|
|3238  |          add98871                                            |addfxp_18_1_209                                         |     77|
|3239  |          add98916                                            |addfxp_18_1_210                                         |     41|
|3240  |          add98931                                            |addfxp_18_1_211                                         |     41|
|3241  |          add98968                                            |addfxp_18_1_212                                         |      5|
|3242  |          add98975                                            |addfxp_18_1_213                                         |      5|
|3243  |          add99010                                            |addfxp_18_1_214                                         |     41|
|3244  |          add99048                                            |addfxp_18_1_215                                         |     23|
|3245  |          add99104                                            |addfxp_18_1_216                                         |     40|
|3246  |          m88566                                              |multfix_alt_dsp_18                                      |    236|
|3247  |            dsp_signed_mult_18x18_unit_18_36_0_inst           |dsp_signed_mult_18x18_unit_18_36_0_240                  |    236|
|3248  |          m88570                                              |multfix_alt_dsp_18_217                                  |    385|
|3249  |            dsp_signed_mult_18x18_unit_18_36_0_inst           |dsp_signed_mult_18x18_unit_18_36_0_239                  |    385|
|3250  |          m88572                                              |multfix_alt_dsp_18_218                                  |    337|
|3251  |            dsp_signed_mult_18x18_unit_18_36_0_inst           |dsp_signed_mult_18x18_unit_18_36_0_238                  |    337|
|3252  |          m88578                                              |multfix_alt_dsp_18_219                                  |    236|
|3253  |            dsp_signed_mult_18x18_unit_18_36_0_inst           |dsp_signed_mult_18x18_unit_18_36_0_237                  |    236|
|3254  |          m88582                                              |multfix_alt_dsp_18_220                                  |    236|
|3255  |            dsp_signed_mult_18x18_unit_18_36_0_inst           |dsp_signed_mult_18x18_unit_18_36_0_236                  |    236|
|3256  |          m88584                                              |multfix_alt_dsp_18_221                                  |    385|
|3257  |            dsp_signed_mult_18x18_unit_18_36_0_inst           |dsp_signed_mult_18x18_unit_18_36_0_235                  |    385|
|3258  |          m88586                                              |multfix_alt_dsp_18_222                                  |    337|
|3259  |            dsp_signed_mult_18x18_unit_18_36_0_inst           |dsp_signed_mult_18x18_unit_18_36_0                      |    337|
|3260  |          sub98218                                            |subfxp_18_1_223                                         |     23|
|3261  |          sub98396                                            |subfxp_18_1_224                                         |     18|
|3262  |          sub98403                                            |subfxp_18_1_225                                         |     18|
|3263  |          sub98424                                            |subfxp_18_1_226                                         |     41|
|3264  |          sub98454                                            |subfxp_18_1_227                                         |     23|
|3265  |          sub98496                                            |subfxp_18_1_228                                         |     40|
|3266  |          sub98747                                            |subfxp_18_1_229                                         |     23|
|3267  |          sub98789                                            |subfxp_18_1_230                                         |     41|
|3268  |          sub98982                                            |subfxp_18_1_231                                         |     18|
|3269  |          sub98989                                            |subfxp_18_1_232                                         |     18|
|3270  |          sub99041                                            |subfxp_18_1_233                                         |     23|
|3271  |          sub99083                                            |subfxp_18_1_234                                         |     40|
|3272  |        codeBlock99168_18_inst                                |codeBlock99168_18                                       |   1113|
|3273  |          add99180                                            |addfxp_18_1                                             |     77|
|3274  |          add99240                                            |addfxp_18_1_171                                         |     41|
|3275  |          add99255                                            |addfxp_18_1_172                                         |     41|
|3276  |          add99292                                            |addfxp_18_1_173                                         |     19|
|3277  |          add99388                                            |addfxp_18_1_174                                         |     77|
|3278  |          add99448                                            |addfxp_18_1_175                                         |     41|
|3279  |          add99463                                            |addfxp_18_1_176                                         |     41|
|3280  |          add99500                                            |addfxp_18_1_177                                         |     19|
|3281  |          add99596                                            |addfxp_18_1_178                                         |     77|
|3282  |          add99656                                            |addfxp_18_1_179                                         |     41|
|3283  |          add99671                                            |addfxp_18_1_180                                         |     41|
|3284  |          add99708                                            |addfxp_18_1_181                                         |     19|
|3285  |          add99804                                            |addfxp_18_1_182                                         |     77|
|3286  |          add99864                                            |addfxp_18_1_183                                         |     42|
|3287  |          add99879                                            |addfxp_18_1_184                                         |     41|
|3288  |          add99916                                            |addfxp_18_1_185                                         |     19|
|3289  |          sub99336                                            |subfxp_18_1                                             |     19|
|3290  |          sub99544                                            |subfxp_18_1_186                                         |     19|
|3291  |          sub99752                                            |subfxp_18_1_187                                         |     19|
|3292  |          sub99960                                            |subfxp_18_1_188                                         |     19|
|3293  |      shift_register_group_18_16_1_inst_imag_0                |shift_register_group_18_16_1                            |    252|
|3294  |        shift_register_unit_18_1_inst_1                       |shift_register_unit_18_1_157                            |     18|
|3295  |        shift_register_unit_18_1_inst_10                      |shift_register_unit_18_1_158                            |     18|
|3296  |        shift_register_unit_18_1_inst_11                      |shift_register_unit_18_1_159                            |     18|
|3297  |        shift_register_unit_18_1_inst_12                      |shift_register_unit_18_1_160                            |     18|
|3298  |        shift_register_unit_18_1_inst_13                      |shift_register_unit_18_1_161                            |     18|
|3299  |        shift_register_unit_18_1_inst_14                      |shift_register_unit_18_1_162                            |     18|
|3300  |        shift_register_unit_18_1_inst_15                      |shift_register_unit_18_1_163                            |     18|
|3301  |        shift_register_unit_18_1_inst_2                       |shift_register_unit_18_1_164                            |     18|
|3302  |        shift_register_unit_18_1_inst_3                       |shift_register_unit_18_1_165                            |     18|
|3303  |        shift_register_unit_18_1_inst_4                       |shift_register_unit_18_1_166                            |     18|
|3304  |        shift_register_unit_18_1_inst_5                       |shift_register_unit_18_1_167                            |     18|
|3305  |        shift_register_unit_18_1_inst_6                       |shift_register_unit_18_1_168                            |     18|
|3306  |        shift_register_unit_18_1_inst_7                       |shift_register_unit_18_1_169                            |     18|
|3307  |        shift_register_unit_18_1_inst_9                       |shift_register_unit_18_1_170                            |     18|
|3308  |      shift_register_group_18_16_1_inst_imag_1                |shift_register_group_18_16_1_108                        |    252|
|3309  |        shift_register_unit_18_1_inst_1                       |shift_register_unit_18_1_143                            |     18|
|3310  |        shift_register_unit_18_1_inst_10                      |shift_register_unit_18_1_144                            |     18|
|3311  |        shift_register_unit_18_1_inst_11                      |shift_register_unit_18_1_145                            |     18|
|3312  |        shift_register_unit_18_1_inst_12                      |shift_register_unit_18_1_146                            |     18|
|3313  |        shift_register_unit_18_1_inst_13                      |shift_register_unit_18_1_147                            |     18|
|3314  |        shift_register_unit_18_1_inst_14                      |shift_register_unit_18_1_148                            |     18|
|3315  |        shift_register_unit_18_1_inst_15                      |shift_register_unit_18_1_149                            |     18|
|3316  |        shift_register_unit_18_1_inst_2                       |shift_register_unit_18_1_150                            |     18|
|3317  |        shift_register_unit_18_1_inst_3                       |shift_register_unit_18_1_151                            |     18|
|3318  |        shift_register_unit_18_1_inst_4                       |shift_register_unit_18_1_152                            |     18|
|3319  |        shift_register_unit_18_1_inst_5                       |shift_register_unit_18_1_153                            |     18|
|3320  |        shift_register_unit_18_1_inst_6                       |shift_register_unit_18_1_154                            |     18|
|3321  |        shift_register_unit_18_1_inst_7                       |shift_register_unit_18_1_155                            |     18|
|3322  |        shift_register_unit_18_1_inst_9                       |shift_register_unit_18_1_156                            |     18|
|3323  |      shift_register_group_18_16_1_inst_real_0                |shift_register_group_18_16_1_109                        |    288|
|3324  |        shift_register_unit_18_1_inst_0                       |shift_register_unit_18_1_127                            |     18|
|3325  |        shift_register_unit_18_1_inst_1                       |shift_register_unit_18_1_128                            |     18|
|3326  |        shift_register_unit_18_1_inst_10                      |shift_register_unit_18_1_129                            |     18|
|3327  |        shift_register_unit_18_1_inst_11                      |shift_register_unit_18_1_130                            |     18|
|3328  |        shift_register_unit_18_1_inst_12                      |shift_register_unit_18_1_131                            |     18|
|3329  |        shift_register_unit_18_1_inst_13                      |shift_register_unit_18_1_132                            |     18|
|3330  |        shift_register_unit_18_1_inst_14                      |shift_register_unit_18_1_133                            |     18|
|3331  |        shift_register_unit_18_1_inst_15                      |shift_register_unit_18_1_134                            |     18|
|3332  |        shift_register_unit_18_1_inst_2                       |shift_register_unit_18_1_135                            |     18|
|3333  |        shift_register_unit_18_1_inst_3                       |shift_register_unit_18_1_136                            |     18|
|3334  |        shift_register_unit_18_1_inst_4                       |shift_register_unit_18_1_137                            |     18|
|3335  |        shift_register_unit_18_1_inst_5                       |shift_register_unit_18_1_138                            |     18|
|3336  |        shift_register_unit_18_1_inst_6                       |shift_register_unit_18_1_139                            |     18|
|3337  |        shift_register_unit_18_1_inst_7                       |shift_register_unit_18_1_140                            |     18|
|3338  |        shift_register_unit_18_1_inst_8                       |shift_register_unit_18_1_141                            |     18|
|3339  |        shift_register_unit_18_1_inst_9                       |shift_register_unit_18_1_142                            |     18|
|3340  |      shift_register_group_18_16_1_inst_real_1                |shift_register_group_18_16_1_110                        |    288|
|3341  |        shift_register_unit_18_1_inst_0                       |shift_register_unit_18_1                                |     18|
|3342  |        shift_register_unit_18_1_inst_1                       |shift_register_unit_18_1_112                            |     18|
|3343  |        shift_register_unit_18_1_inst_10                      |shift_register_unit_18_1_113                            |     18|
|3344  |        shift_register_unit_18_1_inst_11                      |shift_register_unit_18_1_114                            |     18|
|3345  |        shift_register_unit_18_1_inst_12                      |shift_register_unit_18_1_115                            |     18|
|3346  |        shift_register_unit_18_1_inst_13                      |shift_register_unit_18_1_116                            |     18|
|3347  |        shift_register_unit_18_1_inst_14                      |shift_register_unit_18_1_117                            |     18|
|3348  |        shift_register_unit_18_1_inst_15                      |shift_register_unit_18_1_118                            |     18|
|3349  |        shift_register_unit_18_1_inst_2                       |shift_register_unit_18_1_119                            |     18|
|3350  |        shift_register_unit_18_1_inst_3                       |shift_register_unit_18_1_120                            |     18|
|3351  |        shift_register_unit_18_1_inst_4                       |shift_register_unit_18_1_121                            |     18|
|3352  |        shift_register_unit_18_1_inst_5                       |shift_register_unit_18_1_122                            |     18|
|3353  |        shift_register_unit_18_1_inst_6                       |shift_register_unit_18_1_123                            |     18|
|3354  |        shift_register_unit_18_1_inst_7                       |shift_register_unit_18_1_124                            |     18|
|3355  |        shift_register_unit_18_1_inst_8                       |shift_register_unit_18_1_125                            |     18|
|3356  |        shift_register_unit_18_1_inst_9                       |shift_register_unit_18_1_126                            |     18|
|3357  |      sum_complex_vector_unit_18_18_16_64_inst_0              |sum_complex_vector_unit_18_18_16_64                     |   1270|
|3358  |      sum_complex_vector_unit_18_18_16_64_inst_1              |sum_complex_vector_unit_18_18_16_64_111                 |   1268|
|3359  |  pipelined_input_18_2_16_inst_Ct                             |pipelined_input_18_2_16                                 |    869|
|3360  |  pipelined_input_18_2_16_inst_Y                              |pipelined_input_18_2_16_0                               |    339|
|3361  |  pipelined_input_18_2_16_inst_mt                             |pipelined_input_18_2_16_1                               |    869|
|3362  |  shift_register_group_18_16_3_inst                           |shift_register_group_18_16_3                            |    576|
|3363  |    shift_register_unit_18_3_inst_0                           |shift_register_unit_18_3_73                             |     36|
|3364  |    shift_register_unit_18_3_inst_1                           |shift_register_unit_18_3_74                             |     36|
|3365  |    shift_register_unit_18_3_inst_10                          |shift_register_unit_18_3_75                             |     36|
|3366  |    shift_register_unit_18_3_inst_11                          |shift_register_unit_18_3_76                             |     36|
|3367  |    shift_register_unit_18_3_inst_12                          |shift_register_unit_18_3_77                             |     36|
|3368  |    shift_register_unit_18_3_inst_13                          |shift_register_unit_18_3_78                             |     36|
|3369  |    shift_register_unit_18_3_inst_14                          |shift_register_unit_18_3_79                             |     36|
|3370  |    shift_register_unit_18_3_inst_15                          |shift_register_unit_18_3_80                             |     36|
|3371  |    shift_register_unit_18_3_inst_2                           |shift_register_unit_18_3_81                             |     36|
|3372  |    shift_register_unit_18_3_inst_3                           |shift_register_unit_18_3_82                             |     36|
|3373  |    shift_register_unit_18_3_inst_4                           |shift_register_unit_18_3_83                             |     36|
|3374  |    shift_register_unit_18_3_inst_5                           |shift_register_unit_18_3_84                             |     36|
|3375  |    shift_register_unit_18_3_inst_6                           |shift_register_unit_18_3_85                             |     36|
|3376  |    shift_register_unit_18_3_inst_7                           |shift_register_unit_18_3_86                             |     36|
|3377  |    shift_register_unit_18_3_inst_8                           |shift_register_unit_18_3_87                             |     36|
|3378  |    shift_register_unit_18_3_inst_9                           |shift_register_unit_18_3_88                             |     36|
|3379  |  shift_register_group_18_32_3_inst_Wc                        |shift_register_group_18_32_3                            |    224|
|3380  |    shift_register_unit_18_3_inst_0                           |shift_register_unit_18_3_57                             |     14|
|3381  |    shift_register_unit_18_3_inst_1                           |shift_register_unit_18_3_58                             |     14|
|3382  |    shift_register_unit_18_3_inst_16                          |shift_register_unit_18_3_59                             |     14|
|3383  |    shift_register_unit_18_3_inst_17                          |shift_register_unit_18_3_60                             |     14|
|3384  |    shift_register_unit_18_3_inst_18                          |shift_register_unit_18_3_61                             |     14|
|3385  |    shift_register_unit_18_3_inst_19                          |shift_register_unit_18_3_62                             |     14|
|3386  |    shift_register_unit_18_3_inst_2                           |shift_register_unit_18_3_63                             |     14|
|3387  |    shift_register_unit_18_3_inst_20                          |shift_register_unit_18_3_64                             |     14|
|3388  |    shift_register_unit_18_3_inst_21                          |shift_register_unit_18_3_65                             |     14|
|3389  |    shift_register_unit_18_3_inst_22                          |shift_register_unit_18_3_66                             |     14|
|3390  |    shift_register_unit_18_3_inst_23                          |shift_register_unit_18_3_67                             |     14|
|3391  |    shift_register_unit_18_3_inst_3                           |shift_register_unit_18_3_68                             |     14|
|3392  |    shift_register_unit_18_3_inst_4                           |shift_register_unit_18_3_69                             |     14|
|3393  |    shift_register_unit_18_3_inst_5                           |shift_register_unit_18_3_70                             |     14|
|3394  |    shift_register_unit_18_3_inst_6                           |shift_register_unit_18_3_71                             |     14|
|3395  |    shift_register_unit_18_3_inst_7                           |shift_register_unit_18_3_72                             |     14|
|3396  |  shift_register_group_18_32_3_inst_Wf                        |shift_register_group_18_32_3_2                          |    224|
|3397  |    shift_register_unit_18_3_inst_0                           |shift_register_unit_18_3_41                             |     14|
|3398  |    shift_register_unit_18_3_inst_1                           |shift_register_unit_18_3_42                             |     14|
|3399  |    shift_register_unit_18_3_inst_16                          |shift_register_unit_18_3_43                             |     14|
|3400  |    shift_register_unit_18_3_inst_17                          |shift_register_unit_18_3_44                             |     14|
|3401  |    shift_register_unit_18_3_inst_18                          |shift_register_unit_18_3_45                             |     14|
|3402  |    shift_register_unit_18_3_inst_19                          |shift_register_unit_18_3_46                             |     14|
|3403  |    shift_register_unit_18_3_inst_2                           |shift_register_unit_18_3_47                             |     14|
|3404  |    shift_register_unit_18_3_inst_20                          |shift_register_unit_18_3_48                             |     14|
|3405  |    shift_register_unit_18_3_inst_21                          |shift_register_unit_18_3_49                             |     14|
|3406  |    shift_register_unit_18_3_inst_22                          |shift_register_unit_18_3_50                             |     14|
|3407  |    shift_register_unit_18_3_inst_23                          |shift_register_unit_18_3_51                             |     14|
|3408  |    shift_register_unit_18_3_inst_3                           |shift_register_unit_18_3_52                             |     14|
|3409  |    shift_register_unit_18_3_inst_4                           |shift_register_unit_18_3_53                             |     14|
|3410  |    shift_register_unit_18_3_inst_5                           |shift_register_unit_18_3_54                             |     14|
|3411  |    shift_register_unit_18_3_inst_6                           |shift_register_unit_18_3_55                             |     14|
|3412  |    shift_register_unit_18_3_inst_7                           |shift_register_unit_18_3_56                             |     14|
|3413  |  shift_register_group_18_32_3_inst_Wi                        |shift_register_group_18_32_3_3                          |    224|
|3414  |    shift_register_unit_18_3_inst_0                           |shift_register_unit_18_3_25                             |     14|
|3415  |    shift_register_unit_18_3_inst_1                           |shift_register_unit_18_3_26                             |     14|
|3416  |    shift_register_unit_18_3_inst_16                          |shift_register_unit_18_3_27                             |     14|
|3417  |    shift_register_unit_18_3_inst_17                          |shift_register_unit_18_3_28                             |     14|
|3418  |    shift_register_unit_18_3_inst_18                          |shift_register_unit_18_3_29                             |     14|
|3419  |    shift_register_unit_18_3_inst_19                          |shift_register_unit_18_3_30                             |     14|
|3420  |    shift_register_unit_18_3_inst_2                           |shift_register_unit_18_3_31                             |     14|
|3421  |    shift_register_unit_18_3_inst_20                          |shift_register_unit_18_3_32                             |     14|
|3422  |    shift_register_unit_18_3_inst_21                          |shift_register_unit_18_3_33                             |     14|
|3423  |    shift_register_unit_18_3_inst_22                          |shift_register_unit_18_3_34                             |     14|
|3424  |    shift_register_unit_18_3_inst_23                          |shift_register_unit_18_3_35                             |     14|
|3425  |    shift_register_unit_18_3_inst_3                           |shift_register_unit_18_3_36                             |     14|
|3426  |    shift_register_unit_18_3_inst_4                           |shift_register_unit_18_3_37                             |     14|
|3427  |    shift_register_unit_18_3_inst_5                           |shift_register_unit_18_3_38                             |     14|
|3428  |    shift_register_unit_18_3_inst_6                           |shift_register_unit_18_3_39                             |     14|
|3429  |    shift_register_unit_18_3_inst_7                           |shift_register_unit_18_3_40                             |     14|
|3430  |  shift_register_group_18_32_3_inst_Wo                        |shift_register_group_18_32_3_4                          |    224|
|3431  |    shift_register_unit_18_3_inst_0                           |shift_register_unit_18_3                                |     14|
|3432  |    shift_register_unit_18_3_inst_1                           |shift_register_unit_18_3_10                             |     14|
|3433  |    shift_register_unit_18_3_inst_16                          |shift_register_unit_18_3_11                             |     14|
|3434  |    shift_register_unit_18_3_inst_17                          |shift_register_unit_18_3_12                             |     14|
|3435  |    shift_register_unit_18_3_inst_18                          |shift_register_unit_18_3_13                             |     14|
|3436  |    shift_register_unit_18_3_inst_19                          |shift_register_unit_18_3_14                             |     14|
|3437  |    shift_register_unit_18_3_inst_2                           |shift_register_unit_18_3_15                             |     14|
|3438  |    shift_register_unit_18_3_inst_20                          |shift_register_unit_18_3_16                             |     14|
|3439  |    shift_register_unit_18_3_inst_21                          |shift_register_unit_18_3_17                             |     14|
|3440  |    shift_register_unit_18_3_inst_22                          |shift_register_unit_18_3_18                             |     14|
|3441  |    shift_register_unit_18_3_inst_23                          |shift_register_unit_18_3_19                             |     14|
|3442  |    shift_register_unit_18_3_inst_3                           |shift_register_unit_18_3_20                             |     14|
|3443  |    shift_register_unit_18_3_inst_4                           |shift_register_unit_18_3_21                             |     14|
|3444  |    shift_register_unit_18_3_inst_5                           |shift_register_unit_18_3_22                             |     14|
|3445  |    shift_register_unit_18_3_inst_6                           |shift_register_unit_18_3_23                             |     14|
|3446  |    shift_register_unit_18_3_inst_7                           |shift_register_unit_18_3_24                             |     14|
|3447  |  shift_register_unit_1_3_inst                                |shift_register_unit_1_3                                 |      3|
|3448  |  stage2_Ct_buffer_18_2_16_64_inst                            |stage2_Ct_buffer_18_2_16_64                             |     39|
|3449  |    counter_63_1_inst_in                                      |counter_63_1_9                                          |     31|
|3450  |  stage2_mt_buffer_18_2_16_64_32_inst                         |stage2_mt_buffer_18_2_16_64_32                          |    114|
|3451  |    counter_14_1_inst_out_enough                              |counter_14_1                                            |     33|
|3452  |    counter_63_1_inst_in                                      |counter_63_1                                            |     31|
|3453  |    counter_63_1_inst_out_count                               |counter_63_1_5                                          |     35|
|3454  |    ram_288_0_64_inst                                         |ram_288_0_64                                            |      4|
|3455  |      u_dual_port_ram                                         |dual_port_ram_8                                         |      4|
|3456  |    shift_register_unit_12_inst_is_buffer_full                |shift_register_unit_12                                  |      2|
|3457  |    shift_register_unit_12_inst_valid1                        |shift_register_unit_12_6                                |      2|
|3458  |    shift_register_unit_12_inst_valid2                        |shift_register_unit_12_7                                |      3|
|3459  |  stage3_X_Y_buffer_18_16_2_10_32_64_inst                     |stage3_X_Y_buffer_18_16_2_10_32_64                      |    401|
|3460  |    counter_31_1_inst_loop                                    |counter_31_1                                            |     33|
|3461  |    counter_41_1_32_inst                                      |counter_41_1_32                                         |    326|
|3462  |    counter_41_1_inst                                         |counter_41_1                                            |     31|
|3463  |    ram_288_0_42_inst                                         |ram_288_0_42                                            |      4|
|3464  |      u_dual_port_ram                                         |dual_port_ram                                           |      4|
|3465  |    shift_register_unit_1_2_inst                              |shift_register_unit_1_2                                 |      2|
+------+--------------------------------------------------------------+--------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:26 ; elapsed = 00:04:04 . Memory (MB): peak = 2688.461 ; gain = 1256.355 ; free physical = 235518 ; free virtual = 300457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 174 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:27 ; elapsed = 00:04:08 . Memory (MB): peak = 2692.367 ; gain = 1260.262 ; free physical = 237860 ; free virtual = 302799
Synthesis Optimization Complete : Time (s): cpu = 00:03:27 ; elapsed = 00:04:08 . Memory (MB): peak = 2692.367 ; gain = 1260.262 ; free physical = 237888 ; free virtual = 302797
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32999 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2909.148 ; gain = 0.000 ; free physical = 237724 ; free virtual = 302449
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
591 Infos, 174 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:18 ; elapsed = 00:04:58 . Memory (MB): peak = 2909.148 ; gain = 1477.141 ; free physical = 237990 ; free virtual = 302715
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:01:04 ; elapsed = 00:00:25 . Memory (MB): peak = 3652.711 ; gain = 743.562 ; free physical = 235963 ; free virtual = 300689
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3652.711 ; gain = 0.000 ; free physical = 235938 ; free virtual = 300663
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3731.621 ; gain = 0.000 ; free physical = 235804 ; free virtual = 300636
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:28 ; elapsed = 00:01:48 . Memory (MB): peak = 3743.301 ; gain = 90.590 ; free physical = 237200 ; free virtual = 301843
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:07 ; elapsed = 00:00:21 . Memory (MB): peak = 4073.453 ; gain = 330.152 ; free physical = 238694 ; free virtual = 303339
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:48 ; elapsed = 00:00:15 . Memory (MB): peak = 4161.684 ; gain = 88.230 ; free physical = 238162 ; free virtual = 302807
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4161.688 ; gain = 0.004 ; free physical = 237803 ; free virtual = 302453

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: e9afdccb

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 4161.688 ; gain = 0.000 ; free physical = 237720 ; free virtual = 302398

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ed3b6022

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 4193.672 ; gain = 31.984 ; free physical = 239183 ; free virtual = 303829
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 420 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16fbc2928

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 4193.672 ; gain = 31.984 ; free physical = 238864 ; free virtual = 303514
INFO: [Opt 31-389] Phase Constant propagation created 5812 cells and removed 33750 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10bcc0502

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 4193.672 ; gain = 31.984 ; free physical = 238369 ; free virtual = 303041
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1530 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10bcc0502

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 4193.672 ; gain = 31.984 ; free physical = 238387 ; free virtual = 303042
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1109abffe

Time (s): cpu = 00:01:17 ; elapsed = 00:01:08 . Memory (MB): peak = 4193.672 ; gain = 31.984 ; free physical = 238101 ; free virtual = 302771
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1109abffe

Time (s): cpu = 00:01:20 ; elapsed = 00:01:11 . Memory (MB): peak = 4193.672 ; gain = 31.984 ; free physical = 237964 ; free virtual = 302653
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             420  |                                              0  |
|  Constant propagation         |            5812  |           33750  |                                              0  |
|  Sweep                        |               0  |            1530  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.71 . Memory (MB): peak = 4193.672 ; gain = 0.000 ; free physical = 238018 ; free virtual = 302707
Ending Logic Optimization Task | Checksum: 1109abffe

Time (s): cpu = 00:01:22 ; elapsed = 00:01:13 . Memory (MB): peak = 4193.672 ; gain = 31.984 ; free physical = 237994 ; free virtual = 302699

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.990 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 12 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 13d1ca83b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4675.598 ; gain = 0.000 ; free physical = 239439 ; free virtual = 304125
Ending Power Optimization Task | Checksum: 13d1ca83b

Time (s): cpu = 00:02:03 ; elapsed = 00:00:40 . Memory (MB): peak = 4675.598 ; gain = 481.926 ; free physical = 239556 ; free virtual = 304243

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13d1ca83b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4675.598 ; gain = 0.000 ; free physical = 239588 ; free virtual = 304276

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 4675.598 ; gain = 0.000 ; free physical = 239562 ; free virtual = 304249
Ending Netlist Obfuscation Task | Checksum: 149e2cfff

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 4675.598 ; gain = 0.000 ; free physical = 239513 ; free virtual = 304204
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:38 ; elapsed = 00:02:05 . Memory (MB): peak = 4675.598 ; gain = 513.914 ; free physical = 239452 ; free virtual = 304111
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 149e2cfff
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module C_LSTM_datapath ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.990 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:58 ; elapsed = 00:00:11 . Memory (MB): peak = 4696.062 ; gain = 20.465 ; free physical = 238327 ; free virtual = 302956
Found 1152 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:59 ; elapsed = 00:00:12 . Memory (MB): peak = 4696.062 ; gain = 20.465 ; free physical = 238287 ; free virtual = 302917
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:01:00 ; elapsed = 00:00:17 . Memory (MB): peak = 5250.469 ; gain = 388.363 ; free physical = 237319 ; free virtual = 301952
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 1136 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 128 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 5273.539 ; gain = 23.070 ; free physical = 237687 ; free virtual = 302320
Power optimization passes: Time (s): cpu = 00:02:25 ; elapsed = 00:00:51 . Memory (MB): peak = 5279.094 ; gain = 603.496 ; free physical = 237675 ; free virtual = 302307

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 5305.094 ; gain = 0.000 ; free physical = 238509 ; free virtual = 303143


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design C_LSTM_datapath ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 16 accepted clusters 16
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 120 accepted clusters 120

Number of Slice Registers augmented: 0 newly gated: 72 Total: 107326
Number of SRLs augmented: 0  newly gated: 0 Total: 7763
Number of BRAM Ports augmented: 8 newly gated: 8 Total Ports: 32
Number of Flops added for Enable Generation: 6

Flops dropped: 0/360 RAMS dropped: 0/16 Clusters dropped: 0/136 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: f2146c5b

Time (s): cpu = 00:00:47 ; elapsed = 00:00:19 . Memory (MB): peak = 5337.105 ; gain = 32.012 ; free physical = 237603 ; free virtual = 302267
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: f2146c5b
Power optimization: Time (s): cpu = 00:03:31 ; elapsed = 00:01:33 . Memory (MB): peak = 5337.105 ; gain = 661.508 ; free physical = 237718 ; free virtual = 302381
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 125351888 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 195467214

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 5337.105 ; gain = 0.000 ; free physical = 238418 ; free virtual = 303085
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 195467214

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 5337.105 ; gain = 0.000 ; free physical = 238371 ; free virtual = 303035
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1bfe72406

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 5337.105 ; gain = 0.000 ; free physical = 237858 ; free virtual = 302527
INFO: [Opt 31-389] Phase Remap created 34 cells and removed 68 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: e00a886c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 5337.105 ; gain = 0.000 ; free physical = 237696 ; free virtual = 302379
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |              34  |              68  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: ed2327c0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 5337.105 ; gain = 0.000 ; free physical = 237599 ; free virtual = 302282

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5337.105 ; gain = 0.000 ; free physical = 237620 ; free virtual = 302303
Ending Netlist Obfuscation Task | Checksum: ed2327c0

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5337.105 ; gain = 0.000 ; free physical = 237567 ; free virtual = 302250
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:04:27 ; elapsed = 00:02:10 . Memory (MB): peak = 5337.105 ; gain = 661.508 ; free physical = 237565 ; free virtual = 302248
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5337.113 ; gain = 0.000 ; free physical = 238987 ; free virtual = 303696
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10e3d849

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 5337.113 ; gain = 0.000 ; free physical = 238986 ; free virtual = 303695
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5337.113 ; gain = 0.000 ; free physical = 236997 ; free virtual = 301709

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1fe2c166

Time (s): cpu = 00:01:07 ; elapsed = 00:00:33 . Memory (MB): peak = 5337.113 ; gain = 0.000 ; free physical = 236455 ; free virtual = 301194
Phase 1 Placer Initialization | Checksum: 1fe2c166

Time (s): cpu = 00:01:07 ; elapsed = 00:00:33 . Memory (MB): peak = 5337.113 ; gain = 0.000 ; free physical = 236452 ; free virtual = 301191
Ending Placer Task | Checksum: 1fe2c166

Time (s): cpu = 00:01:07 ; elapsed = 00:00:33 . Memory (MB): peak = 5337.113 ; gain = 0.000 ; free physical = 236457 ; free virtual = 301196
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 8 Errors encountered.
place_design failed
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 00:18:39 2022...
