// Seed: 619715262
module module_0 (
    output tri0 id_0,
    input  wand id_1,
    input  tri1 id_2
);
  wire id_4;
  initial $unsigned(11);
  ;
  wire id_5;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    output uwire id_5
    , id_11,
    output supply1 id_6,
    input tri0 id_7,
    output tri id_8,
    input supply1 id_9
);
  wire id_12 = id_11++;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_9
  );
  assign modCall_1.id_2 = 0;
  id_13 :
  assert property (@(posedge id_0) 1)
  else $unsigned(28);
  ;
  nor primCall (id_8, id_9, id_4, id_2, id_3, id_11, id_0, id_12, id_7, id_1);
endmodule
