# Fadd
### Solution
```Verilog
module top_module( 
    input a, b, cin,
    output cout, sum );
    
    assign {cout, sum} = a + b + cin;

endmodule
```
[code](./67.v)
