
DS18B20_demo2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002534  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  080025f4  080025f4  000035f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080026a8  080026a8  0000400c  2**0
                  CONTENTS
  4 .ARM          00000000  080026a8  080026a8  0000400c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080026a8  080026a8  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080026a8  080026a8  000036a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080026ac  080026ac  000036ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080026b0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ac  2000000c  080026bc  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b8  080026bc  000040b8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000079df  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000153e  00000000  00000000  0000ba13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000610  00000000  00000000  0000cf58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004a0  00000000  00000000  0000d568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000119ca  00000000  00000000  0000da08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008cc3  00000000  00000000  0001f3d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00069686  00000000  00000000  00028095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009171b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001464  00000000  00000000  00091760  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00092bc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080025dc 	.word	0x080025dc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080025dc 	.word	0x080025dc

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_fdiv>:
 8000220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000222:	464f      	mov	r7, r9
 8000224:	4646      	mov	r6, r8
 8000226:	46d6      	mov	lr, sl
 8000228:	0244      	lsls	r4, r0, #9
 800022a:	b5c0      	push	{r6, r7, lr}
 800022c:	0047      	lsls	r7, r0, #1
 800022e:	1c0e      	adds	r6, r1, #0
 8000230:	0a64      	lsrs	r4, r4, #9
 8000232:	0e3f      	lsrs	r7, r7, #24
 8000234:	0fc5      	lsrs	r5, r0, #31
 8000236:	2f00      	cmp	r7, #0
 8000238:	d03c      	beq.n	80002b4 <__aeabi_fdiv+0x94>
 800023a:	2fff      	cmp	r7, #255	@ 0xff
 800023c:	d042      	beq.n	80002c4 <__aeabi_fdiv+0xa4>
 800023e:	2300      	movs	r3, #0
 8000240:	2280      	movs	r2, #128	@ 0x80
 8000242:	4699      	mov	r9, r3
 8000244:	469a      	mov	sl, r3
 8000246:	00e4      	lsls	r4, r4, #3
 8000248:	04d2      	lsls	r2, r2, #19
 800024a:	4314      	orrs	r4, r2
 800024c:	3f7f      	subs	r7, #127	@ 0x7f
 800024e:	0273      	lsls	r3, r6, #9
 8000250:	0a5b      	lsrs	r3, r3, #9
 8000252:	4698      	mov	r8, r3
 8000254:	0073      	lsls	r3, r6, #1
 8000256:	0e1b      	lsrs	r3, r3, #24
 8000258:	0ff6      	lsrs	r6, r6, #31
 800025a:	2b00      	cmp	r3, #0
 800025c:	d01b      	beq.n	8000296 <__aeabi_fdiv+0x76>
 800025e:	2bff      	cmp	r3, #255	@ 0xff
 8000260:	d013      	beq.n	800028a <__aeabi_fdiv+0x6a>
 8000262:	4642      	mov	r2, r8
 8000264:	2180      	movs	r1, #128	@ 0x80
 8000266:	00d2      	lsls	r2, r2, #3
 8000268:	04c9      	lsls	r1, r1, #19
 800026a:	4311      	orrs	r1, r2
 800026c:	4688      	mov	r8, r1
 800026e:	2000      	movs	r0, #0
 8000270:	3b7f      	subs	r3, #127	@ 0x7f
 8000272:	0029      	movs	r1, r5
 8000274:	1aff      	subs	r7, r7, r3
 8000276:	464b      	mov	r3, r9
 8000278:	4071      	eors	r1, r6
 800027a:	b2c9      	uxtb	r1, r1
 800027c:	2b0f      	cmp	r3, #15
 800027e:	d900      	bls.n	8000282 <__aeabi_fdiv+0x62>
 8000280:	e0b5      	b.n	80003ee <__aeabi_fdiv+0x1ce>
 8000282:	4a74      	ldr	r2, [pc, #464]	@ (8000454 <__aeabi_fdiv+0x234>)
 8000284:	009b      	lsls	r3, r3, #2
 8000286:	58d3      	ldr	r3, [r2, r3]
 8000288:	469f      	mov	pc, r3
 800028a:	4643      	mov	r3, r8
 800028c:	2b00      	cmp	r3, #0
 800028e:	d13f      	bne.n	8000310 <__aeabi_fdiv+0xf0>
 8000290:	3fff      	subs	r7, #255	@ 0xff
 8000292:	3302      	adds	r3, #2
 8000294:	e003      	b.n	800029e <__aeabi_fdiv+0x7e>
 8000296:	4643      	mov	r3, r8
 8000298:	2b00      	cmp	r3, #0
 800029a:	d12d      	bne.n	80002f8 <__aeabi_fdiv+0xd8>
 800029c:	2301      	movs	r3, #1
 800029e:	0029      	movs	r1, r5
 80002a0:	464a      	mov	r2, r9
 80002a2:	4071      	eors	r1, r6
 80002a4:	b2c9      	uxtb	r1, r1
 80002a6:	431a      	orrs	r2, r3
 80002a8:	2a0e      	cmp	r2, #14
 80002aa:	d838      	bhi.n	800031e <__aeabi_fdiv+0xfe>
 80002ac:	486a      	ldr	r0, [pc, #424]	@ (8000458 <__aeabi_fdiv+0x238>)
 80002ae:	0092      	lsls	r2, r2, #2
 80002b0:	5882      	ldr	r2, [r0, r2]
 80002b2:	4697      	mov	pc, r2
 80002b4:	2c00      	cmp	r4, #0
 80002b6:	d113      	bne.n	80002e0 <__aeabi_fdiv+0xc0>
 80002b8:	2304      	movs	r3, #4
 80002ba:	4699      	mov	r9, r3
 80002bc:	3b03      	subs	r3, #3
 80002be:	2700      	movs	r7, #0
 80002c0:	469a      	mov	sl, r3
 80002c2:	e7c4      	b.n	800024e <__aeabi_fdiv+0x2e>
 80002c4:	2c00      	cmp	r4, #0
 80002c6:	d105      	bne.n	80002d4 <__aeabi_fdiv+0xb4>
 80002c8:	2308      	movs	r3, #8
 80002ca:	4699      	mov	r9, r3
 80002cc:	3b06      	subs	r3, #6
 80002ce:	27ff      	movs	r7, #255	@ 0xff
 80002d0:	469a      	mov	sl, r3
 80002d2:	e7bc      	b.n	800024e <__aeabi_fdiv+0x2e>
 80002d4:	230c      	movs	r3, #12
 80002d6:	4699      	mov	r9, r3
 80002d8:	3b09      	subs	r3, #9
 80002da:	27ff      	movs	r7, #255	@ 0xff
 80002dc:	469a      	mov	sl, r3
 80002de:	e7b6      	b.n	800024e <__aeabi_fdiv+0x2e>
 80002e0:	0020      	movs	r0, r4
 80002e2:	f000 f909 	bl	80004f8 <__clzsi2>
 80002e6:	2776      	movs	r7, #118	@ 0x76
 80002e8:	1f43      	subs	r3, r0, #5
 80002ea:	409c      	lsls	r4, r3
 80002ec:	2300      	movs	r3, #0
 80002ee:	427f      	negs	r7, r7
 80002f0:	4699      	mov	r9, r3
 80002f2:	469a      	mov	sl, r3
 80002f4:	1a3f      	subs	r7, r7, r0
 80002f6:	e7aa      	b.n	800024e <__aeabi_fdiv+0x2e>
 80002f8:	4640      	mov	r0, r8
 80002fa:	f000 f8fd 	bl	80004f8 <__clzsi2>
 80002fe:	4642      	mov	r2, r8
 8000300:	1f43      	subs	r3, r0, #5
 8000302:	409a      	lsls	r2, r3
 8000304:	2376      	movs	r3, #118	@ 0x76
 8000306:	425b      	negs	r3, r3
 8000308:	1a1b      	subs	r3, r3, r0
 800030a:	4690      	mov	r8, r2
 800030c:	2000      	movs	r0, #0
 800030e:	e7b0      	b.n	8000272 <__aeabi_fdiv+0x52>
 8000310:	2303      	movs	r3, #3
 8000312:	464a      	mov	r2, r9
 8000314:	431a      	orrs	r2, r3
 8000316:	4691      	mov	r9, r2
 8000318:	2003      	movs	r0, #3
 800031a:	33fc      	adds	r3, #252	@ 0xfc
 800031c:	e7a9      	b.n	8000272 <__aeabi_fdiv+0x52>
 800031e:	000d      	movs	r5, r1
 8000320:	20ff      	movs	r0, #255	@ 0xff
 8000322:	2200      	movs	r2, #0
 8000324:	05c0      	lsls	r0, r0, #23
 8000326:	07ed      	lsls	r5, r5, #31
 8000328:	4310      	orrs	r0, r2
 800032a:	4328      	orrs	r0, r5
 800032c:	bce0      	pop	{r5, r6, r7}
 800032e:	46ba      	mov	sl, r7
 8000330:	46b1      	mov	r9, r6
 8000332:	46a8      	mov	r8, r5
 8000334:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000336:	000d      	movs	r5, r1
 8000338:	2000      	movs	r0, #0
 800033a:	2200      	movs	r2, #0
 800033c:	e7f2      	b.n	8000324 <__aeabi_fdiv+0x104>
 800033e:	4653      	mov	r3, sl
 8000340:	2b02      	cmp	r3, #2
 8000342:	d0ed      	beq.n	8000320 <__aeabi_fdiv+0x100>
 8000344:	2b03      	cmp	r3, #3
 8000346:	d033      	beq.n	80003b0 <__aeabi_fdiv+0x190>
 8000348:	46a0      	mov	r8, r4
 800034a:	2b01      	cmp	r3, #1
 800034c:	d105      	bne.n	800035a <__aeabi_fdiv+0x13a>
 800034e:	2000      	movs	r0, #0
 8000350:	2200      	movs	r2, #0
 8000352:	e7e7      	b.n	8000324 <__aeabi_fdiv+0x104>
 8000354:	0035      	movs	r5, r6
 8000356:	2803      	cmp	r0, #3
 8000358:	d07a      	beq.n	8000450 <__aeabi_fdiv+0x230>
 800035a:	003b      	movs	r3, r7
 800035c:	337f      	adds	r3, #127	@ 0x7f
 800035e:	2b00      	cmp	r3, #0
 8000360:	dd2d      	ble.n	80003be <__aeabi_fdiv+0x19e>
 8000362:	4642      	mov	r2, r8
 8000364:	0752      	lsls	r2, r2, #29
 8000366:	d007      	beq.n	8000378 <__aeabi_fdiv+0x158>
 8000368:	220f      	movs	r2, #15
 800036a:	4641      	mov	r1, r8
 800036c:	400a      	ands	r2, r1
 800036e:	2a04      	cmp	r2, #4
 8000370:	d002      	beq.n	8000378 <__aeabi_fdiv+0x158>
 8000372:	2204      	movs	r2, #4
 8000374:	4694      	mov	ip, r2
 8000376:	44e0      	add	r8, ip
 8000378:	4642      	mov	r2, r8
 800037a:	0112      	lsls	r2, r2, #4
 800037c:	d505      	bpl.n	800038a <__aeabi_fdiv+0x16a>
 800037e:	4642      	mov	r2, r8
 8000380:	4b36      	ldr	r3, [pc, #216]	@ (800045c <__aeabi_fdiv+0x23c>)
 8000382:	401a      	ands	r2, r3
 8000384:	003b      	movs	r3, r7
 8000386:	4690      	mov	r8, r2
 8000388:	3380      	adds	r3, #128	@ 0x80
 800038a:	2bfe      	cmp	r3, #254	@ 0xfe
 800038c:	dcc8      	bgt.n	8000320 <__aeabi_fdiv+0x100>
 800038e:	4642      	mov	r2, r8
 8000390:	0192      	lsls	r2, r2, #6
 8000392:	0a52      	lsrs	r2, r2, #9
 8000394:	b2d8      	uxtb	r0, r3
 8000396:	e7c5      	b.n	8000324 <__aeabi_fdiv+0x104>
 8000398:	2280      	movs	r2, #128	@ 0x80
 800039a:	2500      	movs	r5, #0
 800039c:	20ff      	movs	r0, #255	@ 0xff
 800039e:	03d2      	lsls	r2, r2, #15
 80003a0:	e7c0      	b.n	8000324 <__aeabi_fdiv+0x104>
 80003a2:	2280      	movs	r2, #128	@ 0x80
 80003a4:	03d2      	lsls	r2, r2, #15
 80003a6:	4214      	tst	r4, r2
 80003a8:	d002      	beq.n	80003b0 <__aeabi_fdiv+0x190>
 80003aa:	4643      	mov	r3, r8
 80003ac:	4213      	tst	r3, r2
 80003ae:	d049      	beq.n	8000444 <__aeabi_fdiv+0x224>
 80003b0:	2280      	movs	r2, #128	@ 0x80
 80003b2:	03d2      	lsls	r2, r2, #15
 80003b4:	4322      	orrs	r2, r4
 80003b6:	0252      	lsls	r2, r2, #9
 80003b8:	20ff      	movs	r0, #255	@ 0xff
 80003ba:	0a52      	lsrs	r2, r2, #9
 80003bc:	e7b2      	b.n	8000324 <__aeabi_fdiv+0x104>
 80003be:	2201      	movs	r2, #1
 80003c0:	1ad3      	subs	r3, r2, r3
 80003c2:	2b1b      	cmp	r3, #27
 80003c4:	dcc3      	bgt.n	800034e <__aeabi_fdiv+0x12e>
 80003c6:	4642      	mov	r2, r8
 80003c8:	40da      	lsrs	r2, r3
 80003ca:	4643      	mov	r3, r8
 80003cc:	379e      	adds	r7, #158	@ 0x9e
 80003ce:	40bb      	lsls	r3, r7
 80003d0:	1e59      	subs	r1, r3, #1
 80003d2:	418b      	sbcs	r3, r1
 80003d4:	431a      	orrs	r2, r3
 80003d6:	0753      	lsls	r3, r2, #29
 80003d8:	d004      	beq.n	80003e4 <__aeabi_fdiv+0x1c4>
 80003da:	230f      	movs	r3, #15
 80003dc:	4013      	ands	r3, r2
 80003de:	2b04      	cmp	r3, #4
 80003e0:	d000      	beq.n	80003e4 <__aeabi_fdiv+0x1c4>
 80003e2:	3204      	adds	r2, #4
 80003e4:	0153      	lsls	r3, r2, #5
 80003e6:	d529      	bpl.n	800043c <__aeabi_fdiv+0x21c>
 80003e8:	2001      	movs	r0, #1
 80003ea:	2200      	movs	r2, #0
 80003ec:	e79a      	b.n	8000324 <__aeabi_fdiv+0x104>
 80003ee:	4642      	mov	r2, r8
 80003f0:	0163      	lsls	r3, r4, #5
 80003f2:	0155      	lsls	r5, r2, #5
 80003f4:	42ab      	cmp	r3, r5
 80003f6:	d215      	bcs.n	8000424 <__aeabi_fdiv+0x204>
 80003f8:	201b      	movs	r0, #27
 80003fa:	2200      	movs	r2, #0
 80003fc:	3f01      	subs	r7, #1
 80003fe:	2601      	movs	r6, #1
 8000400:	001c      	movs	r4, r3
 8000402:	0052      	lsls	r2, r2, #1
 8000404:	005b      	lsls	r3, r3, #1
 8000406:	2c00      	cmp	r4, #0
 8000408:	db01      	blt.n	800040e <__aeabi_fdiv+0x1ee>
 800040a:	429d      	cmp	r5, r3
 800040c:	d801      	bhi.n	8000412 <__aeabi_fdiv+0x1f2>
 800040e:	1b5b      	subs	r3, r3, r5
 8000410:	4332      	orrs	r2, r6
 8000412:	3801      	subs	r0, #1
 8000414:	2800      	cmp	r0, #0
 8000416:	d1f3      	bne.n	8000400 <__aeabi_fdiv+0x1e0>
 8000418:	1e58      	subs	r0, r3, #1
 800041a:	4183      	sbcs	r3, r0
 800041c:	4313      	orrs	r3, r2
 800041e:	4698      	mov	r8, r3
 8000420:	000d      	movs	r5, r1
 8000422:	e79a      	b.n	800035a <__aeabi_fdiv+0x13a>
 8000424:	201a      	movs	r0, #26
 8000426:	2201      	movs	r2, #1
 8000428:	1b5b      	subs	r3, r3, r5
 800042a:	e7e8      	b.n	80003fe <__aeabi_fdiv+0x1de>
 800042c:	3b02      	subs	r3, #2
 800042e:	425a      	negs	r2, r3
 8000430:	4153      	adcs	r3, r2
 8000432:	425b      	negs	r3, r3
 8000434:	0035      	movs	r5, r6
 8000436:	2200      	movs	r2, #0
 8000438:	b2d8      	uxtb	r0, r3
 800043a:	e773      	b.n	8000324 <__aeabi_fdiv+0x104>
 800043c:	0192      	lsls	r2, r2, #6
 800043e:	2000      	movs	r0, #0
 8000440:	0a52      	lsrs	r2, r2, #9
 8000442:	e76f      	b.n	8000324 <__aeabi_fdiv+0x104>
 8000444:	431a      	orrs	r2, r3
 8000446:	0252      	lsls	r2, r2, #9
 8000448:	0035      	movs	r5, r6
 800044a:	20ff      	movs	r0, #255	@ 0xff
 800044c:	0a52      	lsrs	r2, r2, #9
 800044e:	e769      	b.n	8000324 <__aeabi_fdiv+0x104>
 8000450:	4644      	mov	r4, r8
 8000452:	e7ad      	b.n	80003b0 <__aeabi_fdiv+0x190>
 8000454:	080025f4 	.word	0x080025f4
 8000458:	08002634 	.word	0x08002634
 800045c:	f7ffffff 	.word	0xf7ffffff

08000460 <__aeabi_i2f>:
 8000460:	b570      	push	{r4, r5, r6, lr}
 8000462:	2800      	cmp	r0, #0
 8000464:	d013      	beq.n	800048e <__aeabi_i2f+0x2e>
 8000466:	17c3      	asrs	r3, r0, #31
 8000468:	18c5      	adds	r5, r0, r3
 800046a:	405d      	eors	r5, r3
 800046c:	0fc4      	lsrs	r4, r0, #31
 800046e:	0028      	movs	r0, r5
 8000470:	f000 f842 	bl	80004f8 <__clzsi2>
 8000474:	239e      	movs	r3, #158	@ 0x9e
 8000476:	0001      	movs	r1, r0
 8000478:	1a1b      	subs	r3, r3, r0
 800047a:	2b96      	cmp	r3, #150	@ 0x96
 800047c:	dc0f      	bgt.n	800049e <__aeabi_i2f+0x3e>
 800047e:	2808      	cmp	r0, #8
 8000480:	d034      	beq.n	80004ec <__aeabi_i2f+0x8c>
 8000482:	3908      	subs	r1, #8
 8000484:	408d      	lsls	r5, r1
 8000486:	026d      	lsls	r5, r5, #9
 8000488:	0a6d      	lsrs	r5, r5, #9
 800048a:	b2d8      	uxtb	r0, r3
 800048c:	e002      	b.n	8000494 <__aeabi_i2f+0x34>
 800048e:	2400      	movs	r4, #0
 8000490:	2000      	movs	r0, #0
 8000492:	2500      	movs	r5, #0
 8000494:	05c0      	lsls	r0, r0, #23
 8000496:	4328      	orrs	r0, r5
 8000498:	07e4      	lsls	r4, r4, #31
 800049a:	4320      	orrs	r0, r4
 800049c:	bd70      	pop	{r4, r5, r6, pc}
 800049e:	2b99      	cmp	r3, #153	@ 0x99
 80004a0:	dc16      	bgt.n	80004d0 <__aeabi_i2f+0x70>
 80004a2:	1f42      	subs	r2, r0, #5
 80004a4:	2805      	cmp	r0, #5
 80004a6:	d000      	beq.n	80004aa <__aeabi_i2f+0x4a>
 80004a8:	4095      	lsls	r5, r2
 80004aa:	002a      	movs	r2, r5
 80004ac:	4811      	ldr	r0, [pc, #68]	@ (80004f4 <__aeabi_i2f+0x94>)
 80004ae:	4002      	ands	r2, r0
 80004b0:	076e      	lsls	r6, r5, #29
 80004b2:	d009      	beq.n	80004c8 <__aeabi_i2f+0x68>
 80004b4:	260f      	movs	r6, #15
 80004b6:	4035      	ands	r5, r6
 80004b8:	2d04      	cmp	r5, #4
 80004ba:	d005      	beq.n	80004c8 <__aeabi_i2f+0x68>
 80004bc:	3204      	adds	r2, #4
 80004be:	0155      	lsls	r5, r2, #5
 80004c0:	d502      	bpl.n	80004c8 <__aeabi_i2f+0x68>
 80004c2:	239f      	movs	r3, #159	@ 0x9f
 80004c4:	4002      	ands	r2, r0
 80004c6:	1a5b      	subs	r3, r3, r1
 80004c8:	0192      	lsls	r2, r2, #6
 80004ca:	0a55      	lsrs	r5, r2, #9
 80004cc:	b2d8      	uxtb	r0, r3
 80004ce:	e7e1      	b.n	8000494 <__aeabi_i2f+0x34>
 80004d0:	2205      	movs	r2, #5
 80004d2:	1a12      	subs	r2, r2, r0
 80004d4:	0028      	movs	r0, r5
 80004d6:	40d0      	lsrs	r0, r2
 80004d8:	0002      	movs	r2, r0
 80004da:	0008      	movs	r0, r1
 80004dc:	301b      	adds	r0, #27
 80004de:	4085      	lsls	r5, r0
 80004e0:	0028      	movs	r0, r5
 80004e2:	1e45      	subs	r5, r0, #1
 80004e4:	41a8      	sbcs	r0, r5
 80004e6:	4302      	orrs	r2, r0
 80004e8:	0015      	movs	r5, r2
 80004ea:	e7de      	b.n	80004aa <__aeabi_i2f+0x4a>
 80004ec:	026d      	lsls	r5, r5, #9
 80004ee:	2096      	movs	r0, #150	@ 0x96
 80004f0:	0a6d      	lsrs	r5, r5, #9
 80004f2:	e7cf      	b.n	8000494 <__aeabi_i2f+0x34>
 80004f4:	fbffffff 	.word	0xfbffffff

080004f8 <__clzsi2>:
 80004f8:	211c      	movs	r1, #28
 80004fa:	2301      	movs	r3, #1
 80004fc:	041b      	lsls	r3, r3, #16
 80004fe:	4298      	cmp	r0, r3
 8000500:	d301      	bcc.n	8000506 <__clzsi2+0xe>
 8000502:	0c00      	lsrs	r0, r0, #16
 8000504:	3910      	subs	r1, #16
 8000506:	0a1b      	lsrs	r3, r3, #8
 8000508:	4298      	cmp	r0, r3
 800050a:	d301      	bcc.n	8000510 <__clzsi2+0x18>
 800050c:	0a00      	lsrs	r0, r0, #8
 800050e:	3908      	subs	r1, #8
 8000510:	091b      	lsrs	r3, r3, #4
 8000512:	4298      	cmp	r0, r3
 8000514:	d301      	bcc.n	800051a <__clzsi2+0x22>
 8000516:	0900      	lsrs	r0, r0, #4
 8000518:	3904      	subs	r1, #4
 800051a:	a202      	add	r2, pc, #8	@ (adr r2, 8000524 <__clzsi2+0x2c>)
 800051c:	5c10      	ldrb	r0, [r2, r0]
 800051e:	1840      	adds	r0, r0, r1
 8000520:	4770      	bx	lr
 8000522:	46c0      	nop			@ (mov r8, r8)
 8000524:	02020304 	.word	0x02020304
 8000528:	01010101 	.word	0x01010101
	...

08000534 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000538:	f000 f9c4 	bl	80008c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800053c:	f000 f814 	bl	8000568 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000540:	f000 f8a4 	bl	800068c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000544:	f000 f872 	bl	800062c <MX_USART1_UART_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//
	  	  DS18B20_SampleTemp();              	 // Convert (Sample) Temperature Now
 8000548:	f001 ffa8 	bl	800249c <DS18B20_SampleTemp>
	      DS18B20_Temp = DS18B20_ReadTemp(); 	 // Read The Conversion Result Temperature Value
 800054c:	f001 ffb3 	bl	80024b6 <DS18B20_ReadTemp>
 8000550:	1c02      	adds	r2, r0, #0
 8000552:	4b04      	ldr	r3, [pc, #16]	@ (8000564 <main+0x30>)
 8000554:	601a      	str	r2, [r3, #0]
	      HAL_Delay(1000);
 8000556:	23fa      	movs	r3, #250	@ 0xfa
 8000558:	009b      	lsls	r3, r3, #2
 800055a:	0018      	movs	r0, r3
 800055c:	f000 fa16 	bl	800098c <HAL_Delay>
	  	  DS18B20_SampleTemp();              	 // Convert (Sample) Temperature Now
 8000560:	46c0      	nop			@ (mov r8, r8)
 8000562:	e7f1      	b.n	8000548 <main+0x14>
 8000564:	200000b0 	.word	0x200000b0

08000568 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000568:	b590      	push	{r4, r7, lr}
 800056a:	b097      	sub	sp, #92	@ 0x5c
 800056c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800056e:	2428      	movs	r4, #40	@ 0x28
 8000570:	193b      	adds	r3, r7, r4
 8000572:	0018      	movs	r0, r3
 8000574:	2330      	movs	r3, #48	@ 0x30
 8000576:	001a      	movs	r2, r3
 8000578:	2100      	movs	r1, #0
 800057a:	f002 f803 	bl	8002584 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800057e:	2318      	movs	r3, #24
 8000580:	18fb      	adds	r3, r7, r3
 8000582:	0018      	movs	r0, r3
 8000584:	2310      	movs	r3, #16
 8000586:	001a      	movs	r2, r3
 8000588:	2100      	movs	r1, #0
 800058a:	f001 fffb 	bl	8002584 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800058e:	1d3b      	adds	r3, r7, #4
 8000590:	0018      	movs	r0, r3
 8000592:	2314      	movs	r3, #20
 8000594:	001a      	movs	r2, r3
 8000596:	2100      	movs	r1, #0
 8000598:	f001 fff4 	bl	8002584 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800059c:	0021      	movs	r1, r4
 800059e:	187b      	adds	r3, r7, r1
 80005a0:	2202      	movs	r2, #2
 80005a2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005a4:	187b      	adds	r3, r7, r1
 80005a6:	2201      	movs	r2, #1
 80005a8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005aa:	187b      	adds	r3, r7, r1
 80005ac:	2210      	movs	r2, #16
 80005ae:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005b0:	187b      	adds	r3, r7, r1
 80005b2:	2202      	movs	r2, #2
 80005b4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005b6:	187b      	adds	r3, r7, r1
 80005b8:	2200      	movs	r2, #0
 80005ba:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80005bc:	187b      	adds	r3, r7, r1
 80005be:	22a0      	movs	r2, #160	@ 0xa0
 80005c0:	0392      	lsls	r2, r2, #14
 80005c2:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80005c4:	187b      	adds	r3, r7, r1
 80005c6:	2200      	movs	r2, #0
 80005c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ca:	187b      	adds	r3, r7, r1
 80005cc:	0018      	movs	r0, r3
 80005ce:	f000 fc43 	bl	8000e58 <HAL_RCC_OscConfig>
 80005d2:	1e03      	subs	r3, r0, #0
 80005d4:	d001      	beq.n	80005da <SystemClock_Config+0x72>
  {
    Error_Handler();
 80005d6:	f000 f8b5 	bl	8000744 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005da:	2118      	movs	r1, #24
 80005dc:	187b      	adds	r3, r7, r1
 80005de:	2207      	movs	r2, #7
 80005e0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005e2:	187b      	adds	r3, r7, r1
 80005e4:	2202      	movs	r2, #2
 80005e6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005e8:	187b      	adds	r3, r7, r1
 80005ea:	2200      	movs	r2, #0
 80005ec:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005ee:	187b      	adds	r3, r7, r1
 80005f0:	2200      	movs	r2, #0
 80005f2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005f4:	187b      	adds	r3, r7, r1
 80005f6:	2101      	movs	r1, #1
 80005f8:	0018      	movs	r0, r3
 80005fa:	f000 ff47 	bl	800148c <HAL_RCC_ClockConfig>
 80005fe:	1e03      	subs	r3, r0, #0
 8000600:	d001      	beq.n	8000606 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000602:	f000 f89f 	bl	8000744 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000606:	1d3b      	adds	r3, r7, #4
 8000608:	2201      	movs	r2, #1
 800060a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800060c:	1d3b      	adds	r3, r7, #4
 800060e:	2200      	movs	r2, #0
 8000610:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000612:	1d3b      	adds	r3, r7, #4
 8000614:	0018      	movs	r0, r3
 8000616:	f001 f87d 	bl	8001714 <HAL_RCCEx_PeriphCLKConfig>
 800061a:	1e03      	subs	r3, r0, #0
 800061c:	d001      	beq.n	8000622 <SystemClock_Config+0xba>
  {
    Error_Handler();
 800061e:	f000 f891 	bl	8000744 <Error_Handler>
  }
}
 8000622:	46c0      	nop			@ (mov r8, r8)
 8000624:	46bd      	mov	sp, r7
 8000626:	b017      	add	sp, #92	@ 0x5c
 8000628:	bd90      	pop	{r4, r7, pc}
	...

0800062c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000630:	4b14      	ldr	r3, [pc, #80]	@ (8000684 <MX_USART1_UART_Init+0x58>)
 8000632:	4a15      	ldr	r2, [pc, #84]	@ (8000688 <MX_USART1_UART_Init+0x5c>)
 8000634:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000636:	4b13      	ldr	r3, [pc, #76]	@ (8000684 <MX_USART1_UART_Init+0x58>)
 8000638:	2296      	movs	r2, #150	@ 0x96
 800063a:	0192      	lsls	r2, r2, #6
 800063c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800063e:	4b11      	ldr	r3, [pc, #68]	@ (8000684 <MX_USART1_UART_Init+0x58>)
 8000640:	2200      	movs	r2, #0
 8000642:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000644:	4b0f      	ldr	r3, [pc, #60]	@ (8000684 <MX_USART1_UART_Init+0x58>)
 8000646:	2200      	movs	r2, #0
 8000648:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800064a:	4b0e      	ldr	r3, [pc, #56]	@ (8000684 <MX_USART1_UART_Init+0x58>)
 800064c:	2200      	movs	r2, #0
 800064e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000650:	4b0c      	ldr	r3, [pc, #48]	@ (8000684 <MX_USART1_UART_Init+0x58>)
 8000652:	220c      	movs	r2, #12
 8000654:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000656:	4b0b      	ldr	r3, [pc, #44]	@ (8000684 <MX_USART1_UART_Init+0x58>)
 8000658:	2200      	movs	r2, #0
 800065a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800065c:	4b09      	ldr	r3, [pc, #36]	@ (8000684 <MX_USART1_UART_Init+0x58>)
 800065e:	2200      	movs	r2, #0
 8000660:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000662:	4b08      	ldr	r3, [pc, #32]	@ (8000684 <MX_USART1_UART_Init+0x58>)
 8000664:	2200      	movs	r2, #0
 8000666:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000668:	4b06      	ldr	r3, [pc, #24]	@ (8000684 <MX_USART1_UART_Init+0x58>)
 800066a:	2200      	movs	r2, #0
 800066c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 800066e:	4b05      	ldr	r3, [pc, #20]	@ (8000684 <MX_USART1_UART_Init+0x58>)
 8000670:	0018      	movs	r0, r3
 8000672:	f001 f92d 	bl	80018d0 <HAL_HalfDuplex_Init>
 8000676:	1e03      	subs	r3, r0, #0
 8000678:	d001      	beq.n	800067e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800067a:	f000 f863 	bl	8000744 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800067e:	46c0      	nop			@ (mov r8, r8)
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}
 8000684:	20000028 	.word	0x20000028
 8000688:	40013800 	.word	0x40013800

0800068c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800068c:	b590      	push	{r4, r7, lr}
 800068e:	b089      	sub	sp, #36	@ 0x24
 8000690:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000692:	240c      	movs	r4, #12
 8000694:	193b      	adds	r3, r7, r4
 8000696:	0018      	movs	r0, r3
 8000698:	2314      	movs	r3, #20
 800069a:	001a      	movs	r2, r3
 800069c:	2100      	movs	r1, #0
 800069e:	f001 ff71 	bl	8002584 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006a2:	4b26      	ldr	r3, [pc, #152]	@ (800073c <MX_GPIO_Init+0xb0>)
 80006a4:	695a      	ldr	r2, [r3, #20]
 80006a6:	4b25      	ldr	r3, [pc, #148]	@ (800073c <MX_GPIO_Init+0xb0>)
 80006a8:	2180      	movs	r1, #128	@ 0x80
 80006aa:	0289      	lsls	r1, r1, #10
 80006ac:	430a      	orrs	r2, r1
 80006ae:	615a      	str	r2, [r3, #20]
 80006b0:	4b22      	ldr	r3, [pc, #136]	@ (800073c <MX_GPIO_Init+0xb0>)
 80006b2:	695a      	ldr	r2, [r3, #20]
 80006b4:	2380      	movs	r3, #128	@ 0x80
 80006b6:	029b      	lsls	r3, r3, #10
 80006b8:	4013      	ands	r3, r2
 80006ba:	60bb      	str	r3, [r7, #8]
 80006bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006be:	4b1f      	ldr	r3, [pc, #124]	@ (800073c <MX_GPIO_Init+0xb0>)
 80006c0:	695a      	ldr	r2, [r3, #20]
 80006c2:	4b1e      	ldr	r3, [pc, #120]	@ (800073c <MX_GPIO_Init+0xb0>)
 80006c4:	2180      	movs	r1, #128	@ 0x80
 80006c6:	0309      	lsls	r1, r1, #12
 80006c8:	430a      	orrs	r2, r1
 80006ca:	615a      	str	r2, [r3, #20]
 80006cc:	4b1b      	ldr	r3, [pc, #108]	@ (800073c <MX_GPIO_Init+0xb0>)
 80006ce:	695a      	ldr	r2, [r3, #20]
 80006d0:	2380      	movs	r3, #128	@ 0x80
 80006d2:	031b      	lsls	r3, r3, #12
 80006d4:	4013      	ands	r3, r2
 80006d6:	607b      	str	r3, [r7, #4]
 80006d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 80006da:	23c0      	movs	r3, #192	@ 0xc0
 80006dc:	009b      	lsls	r3, r3, #2
 80006de:	4818      	ldr	r0, [pc, #96]	@ (8000740 <MX_GPIO_Init+0xb4>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	0019      	movs	r1, r3
 80006e4:	f000 fb9a 	bl	8000e1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006e8:	193b      	adds	r3, r7, r4
 80006ea:	2201      	movs	r2, #1
 80006ec:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80006ee:	193b      	adds	r3, r7, r4
 80006f0:	2290      	movs	r2, #144	@ 0x90
 80006f2:	0352      	lsls	r2, r2, #13
 80006f4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f6:	193b      	adds	r3, r7, r4
 80006f8:	2200      	movs	r2, #0
 80006fa:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006fc:	193a      	adds	r2, r7, r4
 80006fe:	2390      	movs	r3, #144	@ 0x90
 8000700:	05db      	lsls	r3, r3, #23
 8000702:	0011      	movs	r1, r2
 8000704:	0018      	movs	r0, r3
 8000706:	f000 fa19 	bl	8000b3c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 800070a:	0021      	movs	r1, r4
 800070c:	187b      	adds	r3, r7, r1
 800070e:	22c0      	movs	r2, #192	@ 0xc0
 8000710:	0092      	lsls	r2, r2, #2
 8000712:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000714:	187b      	adds	r3, r7, r1
 8000716:	2201      	movs	r2, #1
 8000718:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071a:	187b      	adds	r3, r7, r1
 800071c:	2200      	movs	r2, #0
 800071e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000720:	187b      	adds	r3, r7, r1
 8000722:	2200      	movs	r2, #0
 8000724:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000726:	187b      	adds	r3, r7, r1
 8000728:	4a05      	ldr	r2, [pc, #20]	@ (8000740 <MX_GPIO_Init+0xb4>)
 800072a:	0019      	movs	r1, r3
 800072c:	0010      	movs	r0, r2
 800072e:	f000 fa05 	bl	8000b3c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000732:	46c0      	nop			@ (mov r8, r8)
 8000734:	46bd      	mov	sp, r7
 8000736:	b009      	add	sp, #36	@ 0x24
 8000738:	bd90      	pop	{r4, r7, pc}
 800073a:	46c0      	nop			@ (mov r8, r8)
 800073c:	40021000 	.word	0x40021000
 8000740:	48000800 	.word	0x48000800

08000744 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000748:	b672      	cpsid	i
}
 800074a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800074c:	46c0      	nop			@ (mov r8, r8)
 800074e:	e7fd      	b.n	800074c <Error_Handler+0x8>

08000750 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000756:	4b0f      	ldr	r3, [pc, #60]	@ (8000794 <HAL_MspInit+0x44>)
 8000758:	699a      	ldr	r2, [r3, #24]
 800075a:	4b0e      	ldr	r3, [pc, #56]	@ (8000794 <HAL_MspInit+0x44>)
 800075c:	2101      	movs	r1, #1
 800075e:	430a      	orrs	r2, r1
 8000760:	619a      	str	r2, [r3, #24]
 8000762:	4b0c      	ldr	r3, [pc, #48]	@ (8000794 <HAL_MspInit+0x44>)
 8000764:	699b      	ldr	r3, [r3, #24]
 8000766:	2201      	movs	r2, #1
 8000768:	4013      	ands	r3, r2
 800076a:	607b      	str	r3, [r7, #4]
 800076c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800076e:	4b09      	ldr	r3, [pc, #36]	@ (8000794 <HAL_MspInit+0x44>)
 8000770:	69da      	ldr	r2, [r3, #28]
 8000772:	4b08      	ldr	r3, [pc, #32]	@ (8000794 <HAL_MspInit+0x44>)
 8000774:	2180      	movs	r1, #128	@ 0x80
 8000776:	0549      	lsls	r1, r1, #21
 8000778:	430a      	orrs	r2, r1
 800077a:	61da      	str	r2, [r3, #28]
 800077c:	4b05      	ldr	r3, [pc, #20]	@ (8000794 <HAL_MspInit+0x44>)
 800077e:	69da      	ldr	r2, [r3, #28]
 8000780:	2380      	movs	r3, #128	@ 0x80
 8000782:	055b      	lsls	r3, r3, #21
 8000784:	4013      	ands	r3, r2
 8000786:	603b      	str	r3, [r7, #0]
 8000788:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800078a:	46c0      	nop			@ (mov r8, r8)
 800078c:	46bd      	mov	sp, r7
 800078e:	b002      	add	sp, #8
 8000790:	bd80      	pop	{r7, pc}
 8000792:	46c0      	nop			@ (mov r8, r8)
 8000794:	40021000 	.word	0x40021000

08000798 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000798:	b590      	push	{r4, r7, lr}
 800079a:	b08b      	sub	sp, #44	@ 0x2c
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a0:	2414      	movs	r4, #20
 80007a2:	193b      	adds	r3, r7, r4
 80007a4:	0018      	movs	r0, r3
 80007a6:	2314      	movs	r3, #20
 80007a8:	001a      	movs	r2, r3
 80007aa:	2100      	movs	r1, #0
 80007ac:	f001 feea 	bl	8002584 <memset>
  if(huart->Instance==USART1)
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	4a1d      	ldr	r2, [pc, #116]	@ (800082c <HAL_UART_MspInit+0x94>)
 80007b6:	4293      	cmp	r3, r2
 80007b8:	d133      	bne.n	8000822 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80007ba:	4b1d      	ldr	r3, [pc, #116]	@ (8000830 <HAL_UART_MspInit+0x98>)
 80007bc:	699a      	ldr	r2, [r3, #24]
 80007be:	4b1c      	ldr	r3, [pc, #112]	@ (8000830 <HAL_UART_MspInit+0x98>)
 80007c0:	2180      	movs	r1, #128	@ 0x80
 80007c2:	01c9      	lsls	r1, r1, #7
 80007c4:	430a      	orrs	r2, r1
 80007c6:	619a      	str	r2, [r3, #24]
 80007c8:	4b19      	ldr	r3, [pc, #100]	@ (8000830 <HAL_UART_MspInit+0x98>)
 80007ca:	699a      	ldr	r2, [r3, #24]
 80007cc:	2380      	movs	r3, #128	@ 0x80
 80007ce:	01db      	lsls	r3, r3, #7
 80007d0:	4013      	ands	r3, r2
 80007d2:	613b      	str	r3, [r7, #16]
 80007d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007d6:	4b16      	ldr	r3, [pc, #88]	@ (8000830 <HAL_UART_MspInit+0x98>)
 80007d8:	695a      	ldr	r2, [r3, #20]
 80007da:	4b15      	ldr	r3, [pc, #84]	@ (8000830 <HAL_UART_MspInit+0x98>)
 80007dc:	2180      	movs	r1, #128	@ 0x80
 80007de:	0289      	lsls	r1, r1, #10
 80007e0:	430a      	orrs	r2, r1
 80007e2:	615a      	str	r2, [r3, #20]
 80007e4:	4b12      	ldr	r3, [pc, #72]	@ (8000830 <HAL_UART_MspInit+0x98>)
 80007e6:	695a      	ldr	r2, [r3, #20]
 80007e8:	2380      	movs	r3, #128	@ 0x80
 80007ea:	029b      	lsls	r3, r3, #10
 80007ec:	4013      	ands	r3, r2
 80007ee:	60fb      	str	r3, [r7, #12]
 80007f0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80007f2:	193b      	adds	r3, r7, r4
 80007f4:	2280      	movs	r2, #128	@ 0x80
 80007f6:	0092      	lsls	r2, r2, #2
 80007f8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007fa:	0021      	movs	r1, r4
 80007fc:	187b      	adds	r3, r7, r1
 80007fe:	2212      	movs	r2, #18
 8000800:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000802:	187b      	adds	r3, r7, r1
 8000804:	2201      	movs	r2, #1
 8000806:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000808:	187b      	adds	r3, r7, r1
 800080a:	2203      	movs	r2, #3
 800080c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800080e:	187b      	adds	r3, r7, r1
 8000810:	2201      	movs	r2, #1
 8000812:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000814:	187a      	adds	r2, r7, r1
 8000816:	2390      	movs	r3, #144	@ 0x90
 8000818:	05db      	lsls	r3, r3, #23
 800081a:	0011      	movs	r1, r2
 800081c:	0018      	movs	r0, r3
 800081e:	f000 f98d 	bl	8000b3c <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000822:	46c0      	nop			@ (mov r8, r8)
 8000824:	46bd      	mov	sp, r7
 8000826:	b00b      	add	sp, #44	@ 0x2c
 8000828:	bd90      	pop	{r4, r7, pc}
 800082a:	46c0      	nop			@ (mov r8, r8)
 800082c:	40013800 	.word	0x40013800
 8000830:	40021000 	.word	0x40021000

08000834 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000838:	46c0      	nop			@ (mov r8, r8)
 800083a:	e7fd      	b.n	8000838 <NMI_Handler+0x4>

0800083c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000840:	46c0      	nop			@ (mov r8, r8)
 8000842:	e7fd      	b.n	8000840 <HardFault_Handler+0x4>

08000844 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000848:	46c0      	nop			@ (mov r8, r8)
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}

0800084e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800084e:	b580      	push	{r7, lr}
 8000850:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000852:	46c0      	nop			@ (mov r8, r8)
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}

08000858 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800085c:	f000 f87a 	bl	8000954 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000860:	46c0      	nop			@ (mov r8, r8)
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}

08000866 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000866:	b580      	push	{r7, lr}
 8000868:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800086a:	46c0      	nop			@ (mov r8, r8)
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}

08000870 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000870:	480d      	ldr	r0, [pc, #52]	@ (80008a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000872:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8000874:	f7ff fff7 	bl	8000866 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000878:	480c      	ldr	r0, [pc, #48]	@ (80008ac <LoopForever+0x6>)
  ldr r1, =_edata
 800087a:	490d      	ldr	r1, [pc, #52]	@ (80008b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800087c:	4a0d      	ldr	r2, [pc, #52]	@ (80008b4 <LoopForever+0xe>)
  movs r3, #0
 800087e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000880:	e002      	b.n	8000888 <LoopCopyDataInit>

08000882 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000882:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000884:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000886:	3304      	adds	r3, #4

08000888 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000888:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800088a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800088c:	d3f9      	bcc.n	8000882 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800088e:	4a0a      	ldr	r2, [pc, #40]	@ (80008b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000890:	4c0a      	ldr	r4, [pc, #40]	@ (80008bc <LoopForever+0x16>)
  movs r3, #0
 8000892:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000894:	e001      	b.n	800089a <LoopFillZerobss>

08000896 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000896:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000898:	3204      	adds	r2, #4

0800089a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800089a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800089c:	d3fb      	bcc.n	8000896 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800089e:	f001 fe79 	bl	8002594 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008a2:	f7ff fe47 	bl	8000534 <main>

080008a6 <LoopForever>:

LoopForever:
    b LoopForever
 80008a6:	e7fe      	b.n	80008a6 <LoopForever>
  ldr   r0, =_estack
 80008a8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80008ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008b0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80008b4:	080026b0 	.word	0x080026b0
  ldr r2, =_sbss
 80008b8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80008bc:	200000b8 	.word	0x200000b8

080008c0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008c0:	e7fe      	b.n	80008c0 <ADC1_COMP_IRQHandler>
	...

080008c4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008c8:	4b07      	ldr	r3, [pc, #28]	@ (80008e8 <HAL_Init+0x24>)
 80008ca:	681a      	ldr	r2, [r3, #0]
 80008cc:	4b06      	ldr	r3, [pc, #24]	@ (80008e8 <HAL_Init+0x24>)
 80008ce:	2110      	movs	r1, #16
 80008d0:	430a      	orrs	r2, r1
 80008d2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80008d4:	2000      	movs	r0, #0
 80008d6:	f000 f809 	bl	80008ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008da:	f7ff ff39 	bl	8000750 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008de:	2300      	movs	r3, #0
}
 80008e0:	0018      	movs	r0, r3
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	46c0      	nop			@ (mov r8, r8)
 80008e8:	40022000 	.word	0x40022000

080008ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008ec:	b590      	push	{r4, r7, lr}
 80008ee:	b083      	sub	sp, #12
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008f4:	4b14      	ldr	r3, [pc, #80]	@ (8000948 <HAL_InitTick+0x5c>)
 80008f6:	681c      	ldr	r4, [r3, #0]
 80008f8:	4b14      	ldr	r3, [pc, #80]	@ (800094c <HAL_InitTick+0x60>)
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	0019      	movs	r1, r3
 80008fe:	23fa      	movs	r3, #250	@ 0xfa
 8000900:	0098      	lsls	r0, r3, #2
 8000902:	f7ff fc01 	bl	8000108 <__udivsi3>
 8000906:	0003      	movs	r3, r0
 8000908:	0019      	movs	r1, r3
 800090a:	0020      	movs	r0, r4
 800090c:	f7ff fbfc 	bl	8000108 <__udivsi3>
 8000910:	0003      	movs	r3, r0
 8000912:	0018      	movs	r0, r3
 8000914:	f000 f905 	bl	8000b22 <HAL_SYSTICK_Config>
 8000918:	1e03      	subs	r3, r0, #0
 800091a:	d001      	beq.n	8000920 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800091c:	2301      	movs	r3, #1
 800091e:	e00f      	b.n	8000940 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	2b03      	cmp	r3, #3
 8000924:	d80b      	bhi.n	800093e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000926:	6879      	ldr	r1, [r7, #4]
 8000928:	2301      	movs	r3, #1
 800092a:	425b      	negs	r3, r3
 800092c:	2200      	movs	r2, #0
 800092e:	0018      	movs	r0, r3
 8000930:	f000 f8e2 	bl	8000af8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000934:	4b06      	ldr	r3, [pc, #24]	@ (8000950 <HAL_InitTick+0x64>)
 8000936:	687a      	ldr	r2, [r7, #4]
 8000938:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800093a:	2300      	movs	r3, #0
 800093c:	e000      	b.n	8000940 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800093e:	2301      	movs	r3, #1
}
 8000940:	0018      	movs	r0, r3
 8000942:	46bd      	mov	sp, r7
 8000944:	b003      	add	sp, #12
 8000946:	bd90      	pop	{r4, r7, pc}
 8000948:	20000000 	.word	0x20000000
 800094c:	20000008 	.word	0x20000008
 8000950:	20000004 	.word	0x20000004

08000954 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000958:	4b05      	ldr	r3, [pc, #20]	@ (8000970 <HAL_IncTick+0x1c>)
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	001a      	movs	r2, r3
 800095e:	4b05      	ldr	r3, [pc, #20]	@ (8000974 <HAL_IncTick+0x20>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	18d2      	adds	r2, r2, r3
 8000964:	4b03      	ldr	r3, [pc, #12]	@ (8000974 <HAL_IncTick+0x20>)
 8000966:	601a      	str	r2, [r3, #0]
}
 8000968:	46c0      	nop			@ (mov r8, r8)
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}
 800096e:	46c0      	nop			@ (mov r8, r8)
 8000970:	20000008 	.word	0x20000008
 8000974:	200000b4 	.word	0x200000b4

08000978 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	af00      	add	r7, sp, #0
  return uwTick;
 800097c:	4b02      	ldr	r3, [pc, #8]	@ (8000988 <HAL_GetTick+0x10>)
 800097e:	681b      	ldr	r3, [r3, #0]
}
 8000980:	0018      	movs	r0, r3
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
 8000986:	46c0      	nop			@ (mov r8, r8)
 8000988:	200000b4 	.word	0x200000b4

0800098c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b084      	sub	sp, #16
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000994:	f7ff fff0 	bl	8000978 <HAL_GetTick>
 8000998:	0003      	movs	r3, r0
 800099a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009a0:	68fb      	ldr	r3, [r7, #12]
 80009a2:	3301      	adds	r3, #1
 80009a4:	d005      	beq.n	80009b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009a6:	4b0a      	ldr	r3, [pc, #40]	@ (80009d0 <HAL_Delay+0x44>)
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	001a      	movs	r2, r3
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	189b      	adds	r3, r3, r2
 80009b0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80009b2:	46c0      	nop			@ (mov r8, r8)
 80009b4:	f7ff ffe0 	bl	8000978 <HAL_GetTick>
 80009b8:	0002      	movs	r2, r0
 80009ba:	68bb      	ldr	r3, [r7, #8]
 80009bc:	1ad3      	subs	r3, r2, r3
 80009be:	68fa      	ldr	r2, [r7, #12]
 80009c0:	429a      	cmp	r2, r3
 80009c2:	d8f7      	bhi.n	80009b4 <HAL_Delay+0x28>
  {
  }
}
 80009c4:	46c0      	nop			@ (mov r8, r8)
 80009c6:	46c0      	nop			@ (mov r8, r8)
 80009c8:	46bd      	mov	sp, r7
 80009ca:	b004      	add	sp, #16
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	46c0      	nop			@ (mov r8, r8)
 80009d0:	20000008 	.word	0x20000008

080009d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009d4:	b590      	push	{r4, r7, lr}
 80009d6:	b083      	sub	sp, #12
 80009d8:	af00      	add	r7, sp, #0
 80009da:	0002      	movs	r2, r0
 80009dc:	6039      	str	r1, [r7, #0]
 80009de:	1dfb      	adds	r3, r7, #7
 80009e0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80009e2:	1dfb      	adds	r3, r7, #7
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	2b7f      	cmp	r3, #127	@ 0x7f
 80009e8:	d828      	bhi.n	8000a3c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009ea:	4a2f      	ldr	r2, [pc, #188]	@ (8000aa8 <__NVIC_SetPriority+0xd4>)
 80009ec:	1dfb      	adds	r3, r7, #7
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	b25b      	sxtb	r3, r3
 80009f2:	089b      	lsrs	r3, r3, #2
 80009f4:	33c0      	adds	r3, #192	@ 0xc0
 80009f6:	009b      	lsls	r3, r3, #2
 80009f8:	589b      	ldr	r3, [r3, r2]
 80009fa:	1dfa      	adds	r2, r7, #7
 80009fc:	7812      	ldrb	r2, [r2, #0]
 80009fe:	0011      	movs	r1, r2
 8000a00:	2203      	movs	r2, #3
 8000a02:	400a      	ands	r2, r1
 8000a04:	00d2      	lsls	r2, r2, #3
 8000a06:	21ff      	movs	r1, #255	@ 0xff
 8000a08:	4091      	lsls	r1, r2
 8000a0a:	000a      	movs	r2, r1
 8000a0c:	43d2      	mvns	r2, r2
 8000a0e:	401a      	ands	r2, r3
 8000a10:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a12:	683b      	ldr	r3, [r7, #0]
 8000a14:	019b      	lsls	r3, r3, #6
 8000a16:	22ff      	movs	r2, #255	@ 0xff
 8000a18:	401a      	ands	r2, r3
 8000a1a:	1dfb      	adds	r3, r7, #7
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	0018      	movs	r0, r3
 8000a20:	2303      	movs	r3, #3
 8000a22:	4003      	ands	r3, r0
 8000a24:	00db      	lsls	r3, r3, #3
 8000a26:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a28:	481f      	ldr	r0, [pc, #124]	@ (8000aa8 <__NVIC_SetPriority+0xd4>)
 8000a2a:	1dfb      	adds	r3, r7, #7
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	b25b      	sxtb	r3, r3
 8000a30:	089b      	lsrs	r3, r3, #2
 8000a32:	430a      	orrs	r2, r1
 8000a34:	33c0      	adds	r3, #192	@ 0xc0
 8000a36:	009b      	lsls	r3, r3, #2
 8000a38:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000a3a:	e031      	b.n	8000aa0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a3c:	4a1b      	ldr	r2, [pc, #108]	@ (8000aac <__NVIC_SetPriority+0xd8>)
 8000a3e:	1dfb      	adds	r3, r7, #7
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	0019      	movs	r1, r3
 8000a44:	230f      	movs	r3, #15
 8000a46:	400b      	ands	r3, r1
 8000a48:	3b08      	subs	r3, #8
 8000a4a:	089b      	lsrs	r3, r3, #2
 8000a4c:	3306      	adds	r3, #6
 8000a4e:	009b      	lsls	r3, r3, #2
 8000a50:	18d3      	adds	r3, r2, r3
 8000a52:	3304      	adds	r3, #4
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	1dfa      	adds	r2, r7, #7
 8000a58:	7812      	ldrb	r2, [r2, #0]
 8000a5a:	0011      	movs	r1, r2
 8000a5c:	2203      	movs	r2, #3
 8000a5e:	400a      	ands	r2, r1
 8000a60:	00d2      	lsls	r2, r2, #3
 8000a62:	21ff      	movs	r1, #255	@ 0xff
 8000a64:	4091      	lsls	r1, r2
 8000a66:	000a      	movs	r2, r1
 8000a68:	43d2      	mvns	r2, r2
 8000a6a:	401a      	ands	r2, r3
 8000a6c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	019b      	lsls	r3, r3, #6
 8000a72:	22ff      	movs	r2, #255	@ 0xff
 8000a74:	401a      	ands	r2, r3
 8000a76:	1dfb      	adds	r3, r7, #7
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	2303      	movs	r3, #3
 8000a7e:	4003      	ands	r3, r0
 8000a80:	00db      	lsls	r3, r3, #3
 8000a82:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a84:	4809      	ldr	r0, [pc, #36]	@ (8000aac <__NVIC_SetPriority+0xd8>)
 8000a86:	1dfb      	adds	r3, r7, #7
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	001c      	movs	r4, r3
 8000a8c:	230f      	movs	r3, #15
 8000a8e:	4023      	ands	r3, r4
 8000a90:	3b08      	subs	r3, #8
 8000a92:	089b      	lsrs	r3, r3, #2
 8000a94:	430a      	orrs	r2, r1
 8000a96:	3306      	adds	r3, #6
 8000a98:	009b      	lsls	r3, r3, #2
 8000a9a:	18c3      	adds	r3, r0, r3
 8000a9c:	3304      	adds	r3, #4
 8000a9e:	601a      	str	r2, [r3, #0]
}
 8000aa0:	46c0      	nop			@ (mov r8, r8)
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	b003      	add	sp, #12
 8000aa6:	bd90      	pop	{r4, r7, pc}
 8000aa8:	e000e100 	.word	0xe000e100
 8000aac:	e000ed00 	.word	0xe000ed00

08000ab0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	1e5a      	subs	r2, r3, #1
 8000abc:	2380      	movs	r3, #128	@ 0x80
 8000abe:	045b      	lsls	r3, r3, #17
 8000ac0:	429a      	cmp	r2, r3
 8000ac2:	d301      	bcc.n	8000ac8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	e010      	b.n	8000aea <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ac8:	4b0a      	ldr	r3, [pc, #40]	@ (8000af4 <SysTick_Config+0x44>)
 8000aca:	687a      	ldr	r2, [r7, #4]
 8000acc:	3a01      	subs	r2, #1
 8000ace:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	425b      	negs	r3, r3
 8000ad4:	2103      	movs	r1, #3
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	f7ff ff7c 	bl	80009d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000adc:	4b05      	ldr	r3, [pc, #20]	@ (8000af4 <SysTick_Config+0x44>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ae2:	4b04      	ldr	r3, [pc, #16]	@ (8000af4 <SysTick_Config+0x44>)
 8000ae4:	2207      	movs	r2, #7
 8000ae6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ae8:	2300      	movs	r3, #0
}
 8000aea:	0018      	movs	r0, r3
 8000aec:	46bd      	mov	sp, r7
 8000aee:	b002      	add	sp, #8
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	46c0      	nop			@ (mov r8, r8)
 8000af4:	e000e010 	.word	0xe000e010

08000af8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b084      	sub	sp, #16
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	60b9      	str	r1, [r7, #8]
 8000b00:	607a      	str	r2, [r7, #4]
 8000b02:	210f      	movs	r1, #15
 8000b04:	187b      	adds	r3, r7, r1
 8000b06:	1c02      	adds	r2, r0, #0
 8000b08:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000b0a:	68ba      	ldr	r2, [r7, #8]
 8000b0c:	187b      	adds	r3, r7, r1
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	b25b      	sxtb	r3, r3
 8000b12:	0011      	movs	r1, r2
 8000b14:	0018      	movs	r0, r3
 8000b16:	f7ff ff5d 	bl	80009d4 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8000b1a:	46c0      	nop			@ (mov r8, r8)
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	b004      	add	sp, #16
 8000b20:	bd80      	pop	{r7, pc}

08000b22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b22:	b580      	push	{r7, lr}
 8000b24:	b082      	sub	sp, #8
 8000b26:	af00      	add	r7, sp, #0
 8000b28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	0018      	movs	r0, r3
 8000b2e:	f7ff ffbf 	bl	8000ab0 <SysTick_Config>
 8000b32:	0003      	movs	r3, r0
}
 8000b34:	0018      	movs	r0, r3
 8000b36:	46bd      	mov	sp, r7
 8000b38:	b002      	add	sp, #8
 8000b3a:	bd80      	pop	{r7, pc}

08000b3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b086      	sub	sp, #24
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
 8000b44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b46:	2300      	movs	r3, #0
 8000b48:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b4a:	e14f      	b.n	8000dec <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	2101      	movs	r1, #1
 8000b52:	697a      	ldr	r2, [r7, #20]
 8000b54:	4091      	lsls	r1, r2
 8000b56:	000a      	movs	r2, r1
 8000b58:	4013      	ands	r3, r2
 8000b5a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d100      	bne.n	8000b64 <HAL_GPIO_Init+0x28>
 8000b62:	e140      	b.n	8000de6 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000b64:	683b      	ldr	r3, [r7, #0]
 8000b66:	685b      	ldr	r3, [r3, #4]
 8000b68:	2203      	movs	r2, #3
 8000b6a:	4013      	ands	r3, r2
 8000b6c:	2b01      	cmp	r3, #1
 8000b6e:	d005      	beq.n	8000b7c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	685b      	ldr	r3, [r3, #4]
 8000b74:	2203      	movs	r2, #3
 8000b76:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000b78:	2b02      	cmp	r3, #2
 8000b7a:	d130      	bne.n	8000bde <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	689b      	ldr	r3, [r3, #8]
 8000b80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000b82:	697b      	ldr	r3, [r7, #20]
 8000b84:	005b      	lsls	r3, r3, #1
 8000b86:	2203      	movs	r2, #3
 8000b88:	409a      	lsls	r2, r3
 8000b8a:	0013      	movs	r3, r2
 8000b8c:	43da      	mvns	r2, r3
 8000b8e:	693b      	ldr	r3, [r7, #16]
 8000b90:	4013      	ands	r3, r2
 8000b92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	68da      	ldr	r2, [r3, #12]
 8000b98:	697b      	ldr	r3, [r7, #20]
 8000b9a:	005b      	lsls	r3, r3, #1
 8000b9c:	409a      	lsls	r2, r3
 8000b9e:	0013      	movs	r3, r2
 8000ba0:	693a      	ldr	r2, [r7, #16]
 8000ba2:	4313      	orrs	r3, r2
 8000ba4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	693a      	ldr	r2, [r7, #16]
 8000baa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	697b      	ldr	r3, [r7, #20]
 8000bb6:	409a      	lsls	r2, r3
 8000bb8:	0013      	movs	r3, r2
 8000bba:	43da      	mvns	r2, r3
 8000bbc:	693b      	ldr	r3, [r7, #16]
 8000bbe:	4013      	ands	r3, r2
 8000bc0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	685b      	ldr	r3, [r3, #4]
 8000bc6:	091b      	lsrs	r3, r3, #4
 8000bc8:	2201      	movs	r2, #1
 8000bca:	401a      	ands	r2, r3
 8000bcc:	697b      	ldr	r3, [r7, #20]
 8000bce:	409a      	lsls	r2, r3
 8000bd0:	0013      	movs	r3, r2
 8000bd2:	693a      	ldr	r2, [r7, #16]
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	693a      	ldr	r2, [r7, #16]
 8000bdc:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	685b      	ldr	r3, [r3, #4]
 8000be2:	2203      	movs	r2, #3
 8000be4:	4013      	ands	r3, r2
 8000be6:	2b03      	cmp	r3, #3
 8000be8:	d017      	beq.n	8000c1a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	68db      	ldr	r3, [r3, #12]
 8000bee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	005b      	lsls	r3, r3, #1
 8000bf4:	2203      	movs	r2, #3
 8000bf6:	409a      	lsls	r2, r3
 8000bf8:	0013      	movs	r3, r2
 8000bfa:	43da      	mvns	r2, r3
 8000bfc:	693b      	ldr	r3, [r7, #16]
 8000bfe:	4013      	ands	r3, r2
 8000c00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	689a      	ldr	r2, [r3, #8]
 8000c06:	697b      	ldr	r3, [r7, #20]
 8000c08:	005b      	lsls	r3, r3, #1
 8000c0a:	409a      	lsls	r2, r3
 8000c0c:	0013      	movs	r3, r2
 8000c0e:	693a      	ldr	r2, [r7, #16]
 8000c10:	4313      	orrs	r3, r2
 8000c12:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	693a      	ldr	r2, [r7, #16]
 8000c18:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	685b      	ldr	r3, [r3, #4]
 8000c1e:	2203      	movs	r2, #3
 8000c20:	4013      	ands	r3, r2
 8000c22:	2b02      	cmp	r3, #2
 8000c24:	d123      	bne.n	8000c6e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c26:	697b      	ldr	r3, [r7, #20]
 8000c28:	08da      	lsrs	r2, r3, #3
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	3208      	adds	r2, #8
 8000c2e:	0092      	lsls	r2, r2, #2
 8000c30:	58d3      	ldr	r3, [r2, r3]
 8000c32:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c34:	697b      	ldr	r3, [r7, #20]
 8000c36:	2207      	movs	r2, #7
 8000c38:	4013      	ands	r3, r2
 8000c3a:	009b      	lsls	r3, r3, #2
 8000c3c:	220f      	movs	r2, #15
 8000c3e:	409a      	lsls	r2, r3
 8000c40:	0013      	movs	r3, r2
 8000c42:	43da      	mvns	r2, r3
 8000c44:	693b      	ldr	r3, [r7, #16]
 8000c46:	4013      	ands	r3, r2
 8000c48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	691a      	ldr	r2, [r3, #16]
 8000c4e:	697b      	ldr	r3, [r7, #20]
 8000c50:	2107      	movs	r1, #7
 8000c52:	400b      	ands	r3, r1
 8000c54:	009b      	lsls	r3, r3, #2
 8000c56:	409a      	lsls	r2, r3
 8000c58:	0013      	movs	r3, r2
 8000c5a:	693a      	ldr	r2, [r7, #16]
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	08da      	lsrs	r2, r3, #3
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	3208      	adds	r2, #8
 8000c68:	0092      	lsls	r2, r2, #2
 8000c6a:	6939      	ldr	r1, [r7, #16]
 8000c6c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	005b      	lsls	r3, r3, #1
 8000c78:	2203      	movs	r2, #3
 8000c7a:	409a      	lsls	r2, r3
 8000c7c:	0013      	movs	r3, r2
 8000c7e:	43da      	mvns	r2, r3
 8000c80:	693b      	ldr	r3, [r7, #16]
 8000c82:	4013      	ands	r3, r2
 8000c84:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	2203      	movs	r2, #3
 8000c8c:	401a      	ands	r2, r3
 8000c8e:	697b      	ldr	r3, [r7, #20]
 8000c90:	005b      	lsls	r3, r3, #1
 8000c92:	409a      	lsls	r2, r3
 8000c94:	0013      	movs	r3, r2
 8000c96:	693a      	ldr	r2, [r7, #16]
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	693a      	ldr	r2, [r7, #16]
 8000ca0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	685a      	ldr	r2, [r3, #4]
 8000ca6:	23c0      	movs	r3, #192	@ 0xc0
 8000ca8:	029b      	lsls	r3, r3, #10
 8000caa:	4013      	ands	r3, r2
 8000cac:	d100      	bne.n	8000cb0 <HAL_GPIO_Init+0x174>
 8000cae:	e09a      	b.n	8000de6 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cb0:	4b54      	ldr	r3, [pc, #336]	@ (8000e04 <HAL_GPIO_Init+0x2c8>)
 8000cb2:	699a      	ldr	r2, [r3, #24]
 8000cb4:	4b53      	ldr	r3, [pc, #332]	@ (8000e04 <HAL_GPIO_Init+0x2c8>)
 8000cb6:	2101      	movs	r1, #1
 8000cb8:	430a      	orrs	r2, r1
 8000cba:	619a      	str	r2, [r3, #24]
 8000cbc:	4b51      	ldr	r3, [pc, #324]	@ (8000e04 <HAL_GPIO_Init+0x2c8>)
 8000cbe:	699b      	ldr	r3, [r3, #24]
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	60bb      	str	r3, [r7, #8]
 8000cc6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000cc8:	4a4f      	ldr	r2, [pc, #316]	@ (8000e08 <HAL_GPIO_Init+0x2cc>)
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	089b      	lsrs	r3, r3, #2
 8000cce:	3302      	adds	r3, #2
 8000cd0:	009b      	lsls	r3, r3, #2
 8000cd2:	589b      	ldr	r3, [r3, r2]
 8000cd4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000cd6:	697b      	ldr	r3, [r7, #20]
 8000cd8:	2203      	movs	r2, #3
 8000cda:	4013      	ands	r3, r2
 8000cdc:	009b      	lsls	r3, r3, #2
 8000cde:	220f      	movs	r2, #15
 8000ce0:	409a      	lsls	r2, r3
 8000ce2:	0013      	movs	r3, r2
 8000ce4:	43da      	mvns	r2, r3
 8000ce6:	693b      	ldr	r3, [r7, #16]
 8000ce8:	4013      	ands	r3, r2
 8000cea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000cec:	687a      	ldr	r2, [r7, #4]
 8000cee:	2390      	movs	r3, #144	@ 0x90
 8000cf0:	05db      	lsls	r3, r3, #23
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d013      	beq.n	8000d1e <HAL_GPIO_Init+0x1e2>
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	4a44      	ldr	r2, [pc, #272]	@ (8000e0c <HAL_GPIO_Init+0x2d0>)
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	d00d      	beq.n	8000d1a <HAL_GPIO_Init+0x1de>
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	4a43      	ldr	r2, [pc, #268]	@ (8000e10 <HAL_GPIO_Init+0x2d4>)
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d007      	beq.n	8000d16 <HAL_GPIO_Init+0x1da>
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	4a42      	ldr	r2, [pc, #264]	@ (8000e14 <HAL_GPIO_Init+0x2d8>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d101      	bne.n	8000d12 <HAL_GPIO_Init+0x1d6>
 8000d0e:	2303      	movs	r3, #3
 8000d10:	e006      	b.n	8000d20 <HAL_GPIO_Init+0x1e4>
 8000d12:	2305      	movs	r3, #5
 8000d14:	e004      	b.n	8000d20 <HAL_GPIO_Init+0x1e4>
 8000d16:	2302      	movs	r3, #2
 8000d18:	e002      	b.n	8000d20 <HAL_GPIO_Init+0x1e4>
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	e000      	b.n	8000d20 <HAL_GPIO_Init+0x1e4>
 8000d1e:	2300      	movs	r3, #0
 8000d20:	697a      	ldr	r2, [r7, #20]
 8000d22:	2103      	movs	r1, #3
 8000d24:	400a      	ands	r2, r1
 8000d26:	0092      	lsls	r2, r2, #2
 8000d28:	4093      	lsls	r3, r2
 8000d2a:	693a      	ldr	r2, [r7, #16]
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000d30:	4935      	ldr	r1, [pc, #212]	@ (8000e08 <HAL_GPIO_Init+0x2cc>)
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	089b      	lsrs	r3, r3, #2
 8000d36:	3302      	adds	r3, #2
 8000d38:	009b      	lsls	r3, r3, #2
 8000d3a:	693a      	ldr	r2, [r7, #16]
 8000d3c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d3e:	4b36      	ldr	r3, [pc, #216]	@ (8000e18 <HAL_GPIO_Init+0x2dc>)
 8000d40:	689b      	ldr	r3, [r3, #8]
 8000d42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	43da      	mvns	r2, r3
 8000d48:	693b      	ldr	r3, [r7, #16]
 8000d4a:	4013      	ands	r3, r2
 8000d4c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	685a      	ldr	r2, [r3, #4]
 8000d52:	2380      	movs	r3, #128	@ 0x80
 8000d54:	035b      	lsls	r3, r3, #13
 8000d56:	4013      	ands	r3, r2
 8000d58:	d003      	beq.n	8000d62 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000d5a:	693a      	ldr	r2, [r7, #16]
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	4313      	orrs	r3, r2
 8000d60:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000d62:	4b2d      	ldr	r3, [pc, #180]	@ (8000e18 <HAL_GPIO_Init+0x2dc>)
 8000d64:	693a      	ldr	r2, [r7, #16]
 8000d66:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000d68:	4b2b      	ldr	r3, [pc, #172]	@ (8000e18 <HAL_GPIO_Init+0x2dc>)
 8000d6a:	68db      	ldr	r3, [r3, #12]
 8000d6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	43da      	mvns	r2, r3
 8000d72:	693b      	ldr	r3, [r7, #16]
 8000d74:	4013      	ands	r3, r2
 8000d76:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	685a      	ldr	r2, [r3, #4]
 8000d7c:	2380      	movs	r3, #128	@ 0x80
 8000d7e:	039b      	lsls	r3, r3, #14
 8000d80:	4013      	ands	r3, r2
 8000d82:	d003      	beq.n	8000d8c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000d84:	693a      	ldr	r2, [r7, #16]
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	4313      	orrs	r3, r2
 8000d8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000d8c:	4b22      	ldr	r3, [pc, #136]	@ (8000e18 <HAL_GPIO_Init+0x2dc>)
 8000d8e:	693a      	ldr	r2, [r7, #16]
 8000d90:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000d92:	4b21      	ldr	r3, [pc, #132]	@ (8000e18 <HAL_GPIO_Init+0x2dc>)
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	43da      	mvns	r2, r3
 8000d9c:	693b      	ldr	r3, [r7, #16]
 8000d9e:	4013      	ands	r3, r2
 8000da0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	685a      	ldr	r2, [r3, #4]
 8000da6:	2380      	movs	r3, #128	@ 0x80
 8000da8:	029b      	lsls	r3, r3, #10
 8000daa:	4013      	ands	r3, r2
 8000dac:	d003      	beq.n	8000db6 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000dae:	693a      	ldr	r2, [r7, #16]
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	4313      	orrs	r3, r2
 8000db4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000db6:	4b18      	ldr	r3, [pc, #96]	@ (8000e18 <HAL_GPIO_Init+0x2dc>)
 8000db8:	693a      	ldr	r2, [r7, #16]
 8000dba:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000dbc:	4b16      	ldr	r3, [pc, #88]	@ (8000e18 <HAL_GPIO_Init+0x2dc>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	43da      	mvns	r2, r3
 8000dc6:	693b      	ldr	r3, [r7, #16]
 8000dc8:	4013      	ands	r3, r2
 8000dca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	685a      	ldr	r2, [r3, #4]
 8000dd0:	2380      	movs	r3, #128	@ 0x80
 8000dd2:	025b      	lsls	r3, r3, #9
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	d003      	beq.n	8000de0 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000dd8:	693a      	ldr	r2, [r7, #16]
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000de0:	4b0d      	ldr	r3, [pc, #52]	@ (8000e18 <HAL_GPIO_Init+0x2dc>)
 8000de2:	693a      	ldr	r2, [r7, #16]
 8000de4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000de6:	697b      	ldr	r3, [r7, #20]
 8000de8:	3301      	adds	r3, #1
 8000dea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	681a      	ldr	r2, [r3, #0]
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	40da      	lsrs	r2, r3
 8000df4:	1e13      	subs	r3, r2, #0
 8000df6:	d000      	beq.n	8000dfa <HAL_GPIO_Init+0x2be>
 8000df8:	e6a8      	b.n	8000b4c <HAL_GPIO_Init+0x10>
  } 
}
 8000dfa:	46c0      	nop			@ (mov r8, r8)
 8000dfc:	46c0      	nop			@ (mov r8, r8)
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	b006      	add	sp, #24
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	40021000 	.word	0x40021000
 8000e08:	40010000 	.word	0x40010000
 8000e0c:	48000400 	.word	0x48000400
 8000e10:	48000800 	.word	0x48000800
 8000e14:	48000c00 	.word	0x48000c00
 8000e18:	40010400 	.word	0x40010400

08000e1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
 8000e24:	0008      	movs	r0, r1
 8000e26:	0011      	movs	r1, r2
 8000e28:	1cbb      	adds	r3, r7, #2
 8000e2a:	1c02      	adds	r2, r0, #0
 8000e2c:	801a      	strh	r2, [r3, #0]
 8000e2e:	1c7b      	adds	r3, r7, #1
 8000e30:	1c0a      	adds	r2, r1, #0
 8000e32:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e34:	1c7b      	adds	r3, r7, #1
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d004      	beq.n	8000e46 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e3c:	1cbb      	adds	r3, r7, #2
 8000e3e:	881a      	ldrh	r2, [r3, #0]
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000e44:	e003      	b.n	8000e4e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e46:	1cbb      	adds	r3, r7, #2
 8000e48:	881a      	ldrh	r2, [r3, #0]
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000e4e:	46c0      	nop			@ (mov r8, r8)
 8000e50:	46bd      	mov	sp, r7
 8000e52:	b002      	add	sp, #8
 8000e54:	bd80      	pop	{r7, pc}
	...

08000e58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b088      	sub	sp, #32
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d101      	bne.n	8000e6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e66:	2301      	movs	r3, #1
 8000e68:	e301      	b.n	800146e <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	2201      	movs	r2, #1
 8000e70:	4013      	ands	r3, r2
 8000e72:	d100      	bne.n	8000e76 <HAL_RCC_OscConfig+0x1e>
 8000e74:	e08d      	b.n	8000f92 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000e76:	4bc3      	ldr	r3, [pc, #780]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	220c      	movs	r2, #12
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	2b04      	cmp	r3, #4
 8000e80:	d00e      	beq.n	8000ea0 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e82:	4bc0      	ldr	r3, [pc, #768]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	220c      	movs	r2, #12
 8000e88:	4013      	ands	r3, r2
 8000e8a:	2b08      	cmp	r3, #8
 8000e8c:	d116      	bne.n	8000ebc <HAL_RCC_OscConfig+0x64>
 8000e8e:	4bbd      	ldr	r3, [pc, #756]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000e90:	685a      	ldr	r2, [r3, #4]
 8000e92:	2380      	movs	r3, #128	@ 0x80
 8000e94:	025b      	lsls	r3, r3, #9
 8000e96:	401a      	ands	r2, r3
 8000e98:	2380      	movs	r3, #128	@ 0x80
 8000e9a:	025b      	lsls	r3, r3, #9
 8000e9c:	429a      	cmp	r2, r3
 8000e9e:	d10d      	bne.n	8000ebc <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ea0:	4bb8      	ldr	r3, [pc, #736]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000ea2:	681a      	ldr	r2, [r3, #0]
 8000ea4:	2380      	movs	r3, #128	@ 0x80
 8000ea6:	029b      	lsls	r3, r3, #10
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	d100      	bne.n	8000eae <HAL_RCC_OscConfig+0x56>
 8000eac:	e070      	b.n	8000f90 <HAL_RCC_OscConfig+0x138>
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d000      	beq.n	8000eb8 <HAL_RCC_OscConfig+0x60>
 8000eb6:	e06b      	b.n	8000f90 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000eb8:	2301      	movs	r3, #1
 8000eba:	e2d8      	b.n	800146e <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	d107      	bne.n	8000ed4 <HAL_RCC_OscConfig+0x7c>
 8000ec4:	4baf      	ldr	r3, [pc, #700]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000ec6:	681a      	ldr	r2, [r3, #0]
 8000ec8:	4bae      	ldr	r3, [pc, #696]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000eca:	2180      	movs	r1, #128	@ 0x80
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	430a      	orrs	r2, r1
 8000ed0:	601a      	str	r2, [r3, #0]
 8000ed2:	e02f      	b.n	8000f34 <HAL_RCC_OscConfig+0xdc>
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d10c      	bne.n	8000ef6 <HAL_RCC_OscConfig+0x9e>
 8000edc:	4ba9      	ldr	r3, [pc, #676]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000ede:	681a      	ldr	r2, [r3, #0]
 8000ee0:	4ba8      	ldr	r3, [pc, #672]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000ee2:	49a9      	ldr	r1, [pc, #676]	@ (8001188 <HAL_RCC_OscConfig+0x330>)
 8000ee4:	400a      	ands	r2, r1
 8000ee6:	601a      	str	r2, [r3, #0]
 8000ee8:	4ba6      	ldr	r3, [pc, #664]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000eea:	681a      	ldr	r2, [r3, #0]
 8000eec:	4ba5      	ldr	r3, [pc, #660]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000eee:	49a7      	ldr	r1, [pc, #668]	@ (800118c <HAL_RCC_OscConfig+0x334>)
 8000ef0:	400a      	ands	r2, r1
 8000ef2:	601a      	str	r2, [r3, #0]
 8000ef4:	e01e      	b.n	8000f34 <HAL_RCC_OscConfig+0xdc>
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	2b05      	cmp	r3, #5
 8000efc:	d10e      	bne.n	8000f1c <HAL_RCC_OscConfig+0xc4>
 8000efe:	4ba1      	ldr	r3, [pc, #644]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	4ba0      	ldr	r3, [pc, #640]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000f04:	2180      	movs	r1, #128	@ 0x80
 8000f06:	02c9      	lsls	r1, r1, #11
 8000f08:	430a      	orrs	r2, r1
 8000f0a:	601a      	str	r2, [r3, #0]
 8000f0c:	4b9d      	ldr	r3, [pc, #628]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	4b9c      	ldr	r3, [pc, #624]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000f12:	2180      	movs	r1, #128	@ 0x80
 8000f14:	0249      	lsls	r1, r1, #9
 8000f16:	430a      	orrs	r2, r1
 8000f18:	601a      	str	r2, [r3, #0]
 8000f1a:	e00b      	b.n	8000f34 <HAL_RCC_OscConfig+0xdc>
 8000f1c:	4b99      	ldr	r3, [pc, #612]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000f1e:	681a      	ldr	r2, [r3, #0]
 8000f20:	4b98      	ldr	r3, [pc, #608]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000f22:	4999      	ldr	r1, [pc, #612]	@ (8001188 <HAL_RCC_OscConfig+0x330>)
 8000f24:	400a      	ands	r2, r1
 8000f26:	601a      	str	r2, [r3, #0]
 8000f28:	4b96      	ldr	r3, [pc, #600]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000f2a:	681a      	ldr	r2, [r3, #0]
 8000f2c:	4b95      	ldr	r3, [pc, #596]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000f2e:	4997      	ldr	r1, [pc, #604]	@ (800118c <HAL_RCC_OscConfig+0x334>)
 8000f30:	400a      	ands	r2, r1
 8000f32:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d014      	beq.n	8000f66 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f3c:	f7ff fd1c 	bl	8000978 <HAL_GetTick>
 8000f40:	0003      	movs	r3, r0
 8000f42:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f44:	e008      	b.n	8000f58 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f46:	f7ff fd17 	bl	8000978 <HAL_GetTick>
 8000f4a:	0002      	movs	r2, r0
 8000f4c:	69bb      	ldr	r3, [r7, #24]
 8000f4e:	1ad3      	subs	r3, r2, r3
 8000f50:	2b64      	cmp	r3, #100	@ 0x64
 8000f52:	d901      	bls.n	8000f58 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000f54:	2303      	movs	r3, #3
 8000f56:	e28a      	b.n	800146e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f58:	4b8a      	ldr	r3, [pc, #552]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000f5a:	681a      	ldr	r2, [r3, #0]
 8000f5c:	2380      	movs	r3, #128	@ 0x80
 8000f5e:	029b      	lsls	r3, r3, #10
 8000f60:	4013      	ands	r3, r2
 8000f62:	d0f0      	beq.n	8000f46 <HAL_RCC_OscConfig+0xee>
 8000f64:	e015      	b.n	8000f92 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f66:	f7ff fd07 	bl	8000978 <HAL_GetTick>
 8000f6a:	0003      	movs	r3, r0
 8000f6c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f6e:	e008      	b.n	8000f82 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f70:	f7ff fd02 	bl	8000978 <HAL_GetTick>
 8000f74:	0002      	movs	r2, r0
 8000f76:	69bb      	ldr	r3, [r7, #24]
 8000f78:	1ad3      	subs	r3, r2, r3
 8000f7a:	2b64      	cmp	r3, #100	@ 0x64
 8000f7c:	d901      	bls.n	8000f82 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	e275      	b.n	800146e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f82:	4b80      	ldr	r3, [pc, #512]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	2380      	movs	r3, #128	@ 0x80
 8000f88:	029b      	lsls	r3, r3, #10
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	d1f0      	bne.n	8000f70 <HAL_RCC_OscConfig+0x118>
 8000f8e:	e000      	b.n	8000f92 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f90:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	2202      	movs	r2, #2
 8000f98:	4013      	ands	r3, r2
 8000f9a:	d100      	bne.n	8000f9e <HAL_RCC_OscConfig+0x146>
 8000f9c:	e069      	b.n	8001072 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000f9e:	4b79      	ldr	r3, [pc, #484]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	220c      	movs	r2, #12
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	d00b      	beq.n	8000fc0 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000fa8:	4b76      	ldr	r3, [pc, #472]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	220c      	movs	r2, #12
 8000fae:	4013      	ands	r3, r2
 8000fb0:	2b08      	cmp	r3, #8
 8000fb2:	d11c      	bne.n	8000fee <HAL_RCC_OscConfig+0x196>
 8000fb4:	4b73      	ldr	r3, [pc, #460]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000fb6:	685a      	ldr	r2, [r3, #4]
 8000fb8:	2380      	movs	r3, #128	@ 0x80
 8000fba:	025b      	lsls	r3, r3, #9
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	d116      	bne.n	8000fee <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fc0:	4b70      	ldr	r3, [pc, #448]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	2202      	movs	r2, #2
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	d005      	beq.n	8000fd6 <HAL_RCC_OscConfig+0x17e>
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	68db      	ldr	r3, [r3, #12]
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d001      	beq.n	8000fd6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e24b      	b.n	800146e <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fd6:	4b6b      	ldr	r3, [pc, #428]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	22f8      	movs	r2, #248	@ 0xf8
 8000fdc:	4393      	bics	r3, r2
 8000fde:	0019      	movs	r1, r3
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	691b      	ldr	r3, [r3, #16]
 8000fe4:	00da      	lsls	r2, r3, #3
 8000fe6:	4b67      	ldr	r3, [pc, #412]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000fe8:	430a      	orrs	r2, r1
 8000fea:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fec:	e041      	b.n	8001072 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	68db      	ldr	r3, [r3, #12]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d024      	beq.n	8001040 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ff6:	4b63      	ldr	r3, [pc, #396]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	4b62      	ldr	r3, [pc, #392]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8000ffc:	2101      	movs	r1, #1
 8000ffe:	430a      	orrs	r2, r1
 8001000:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001002:	f7ff fcb9 	bl	8000978 <HAL_GetTick>
 8001006:	0003      	movs	r3, r0
 8001008:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800100a:	e008      	b.n	800101e <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800100c:	f7ff fcb4 	bl	8000978 <HAL_GetTick>
 8001010:	0002      	movs	r2, r0
 8001012:	69bb      	ldr	r3, [r7, #24]
 8001014:	1ad3      	subs	r3, r2, r3
 8001016:	2b02      	cmp	r3, #2
 8001018:	d901      	bls.n	800101e <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800101a:	2303      	movs	r3, #3
 800101c:	e227      	b.n	800146e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800101e:	4b59      	ldr	r3, [pc, #356]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	2202      	movs	r2, #2
 8001024:	4013      	ands	r3, r2
 8001026:	d0f1      	beq.n	800100c <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001028:	4b56      	ldr	r3, [pc, #344]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	22f8      	movs	r2, #248	@ 0xf8
 800102e:	4393      	bics	r3, r2
 8001030:	0019      	movs	r1, r3
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	691b      	ldr	r3, [r3, #16]
 8001036:	00da      	lsls	r2, r3, #3
 8001038:	4b52      	ldr	r3, [pc, #328]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 800103a:	430a      	orrs	r2, r1
 800103c:	601a      	str	r2, [r3, #0]
 800103e:	e018      	b.n	8001072 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001040:	4b50      	ldr	r3, [pc, #320]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	4b4f      	ldr	r3, [pc, #316]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8001046:	2101      	movs	r1, #1
 8001048:	438a      	bics	r2, r1
 800104a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800104c:	f7ff fc94 	bl	8000978 <HAL_GetTick>
 8001050:	0003      	movs	r3, r0
 8001052:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001054:	e008      	b.n	8001068 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001056:	f7ff fc8f 	bl	8000978 <HAL_GetTick>
 800105a:	0002      	movs	r2, r0
 800105c:	69bb      	ldr	r3, [r7, #24]
 800105e:	1ad3      	subs	r3, r2, r3
 8001060:	2b02      	cmp	r3, #2
 8001062:	d901      	bls.n	8001068 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001064:	2303      	movs	r3, #3
 8001066:	e202      	b.n	800146e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001068:	4b46      	ldr	r3, [pc, #280]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	2202      	movs	r2, #2
 800106e:	4013      	ands	r3, r2
 8001070:	d1f1      	bne.n	8001056 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	2208      	movs	r2, #8
 8001078:	4013      	ands	r3, r2
 800107a:	d036      	beq.n	80010ea <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	69db      	ldr	r3, [r3, #28]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d019      	beq.n	80010b8 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001084:	4b3f      	ldr	r3, [pc, #252]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8001086:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001088:	4b3e      	ldr	r3, [pc, #248]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 800108a:	2101      	movs	r1, #1
 800108c:	430a      	orrs	r2, r1
 800108e:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001090:	f7ff fc72 	bl	8000978 <HAL_GetTick>
 8001094:	0003      	movs	r3, r0
 8001096:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001098:	e008      	b.n	80010ac <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800109a:	f7ff fc6d 	bl	8000978 <HAL_GetTick>
 800109e:	0002      	movs	r2, r0
 80010a0:	69bb      	ldr	r3, [r7, #24]
 80010a2:	1ad3      	subs	r3, r2, r3
 80010a4:	2b02      	cmp	r3, #2
 80010a6:	d901      	bls.n	80010ac <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80010a8:	2303      	movs	r3, #3
 80010aa:	e1e0      	b.n	800146e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010ac:	4b35      	ldr	r3, [pc, #212]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 80010ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010b0:	2202      	movs	r2, #2
 80010b2:	4013      	ands	r3, r2
 80010b4:	d0f1      	beq.n	800109a <HAL_RCC_OscConfig+0x242>
 80010b6:	e018      	b.n	80010ea <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010b8:	4b32      	ldr	r3, [pc, #200]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 80010ba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80010bc:	4b31      	ldr	r3, [pc, #196]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 80010be:	2101      	movs	r1, #1
 80010c0:	438a      	bics	r2, r1
 80010c2:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010c4:	f7ff fc58 	bl	8000978 <HAL_GetTick>
 80010c8:	0003      	movs	r3, r0
 80010ca:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010cc:	e008      	b.n	80010e0 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80010ce:	f7ff fc53 	bl	8000978 <HAL_GetTick>
 80010d2:	0002      	movs	r2, r0
 80010d4:	69bb      	ldr	r3, [r7, #24]
 80010d6:	1ad3      	subs	r3, r2, r3
 80010d8:	2b02      	cmp	r3, #2
 80010da:	d901      	bls.n	80010e0 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80010dc:	2303      	movs	r3, #3
 80010de:	e1c6      	b.n	800146e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010e0:	4b28      	ldr	r3, [pc, #160]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 80010e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010e4:	2202      	movs	r2, #2
 80010e6:	4013      	ands	r3, r2
 80010e8:	d1f1      	bne.n	80010ce <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	2204      	movs	r2, #4
 80010f0:	4013      	ands	r3, r2
 80010f2:	d100      	bne.n	80010f6 <HAL_RCC_OscConfig+0x29e>
 80010f4:	e0b4      	b.n	8001260 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010f6:	201f      	movs	r0, #31
 80010f8:	183b      	adds	r3, r7, r0
 80010fa:	2200      	movs	r2, #0
 80010fc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010fe:	4b21      	ldr	r3, [pc, #132]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8001100:	69da      	ldr	r2, [r3, #28]
 8001102:	2380      	movs	r3, #128	@ 0x80
 8001104:	055b      	lsls	r3, r3, #21
 8001106:	4013      	ands	r3, r2
 8001108:	d110      	bne.n	800112c <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800110a:	4b1e      	ldr	r3, [pc, #120]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 800110c:	69da      	ldr	r2, [r3, #28]
 800110e:	4b1d      	ldr	r3, [pc, #116]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8001110:	2180      	movs	r1, #128	@ 0x80
 8001112:	0549      	lsls	r1, r1, #21
 8001114:	430a      	orrs	r2, r1
 8001116:	61da      	str	r2, [r3, #28]
 8001118:	4b1a      	ldr	r3, [pc, #104]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 800111a:	69da      	ldr	r2, [r3, #28]
 800111c:	2380      	movs	r3, #128	@ 0x80
 800111e:	055b      	lsls	r3, r3, #21
 8001120:	4013      	ands	r3, r2
 8001122:	60fb      	str	r3, [r7, #12]
 8001124:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001126:	183b      	adds	r3, r7, r0
 8001128:	2201      	movs	r2, #1
 800112a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800112c:	4b18      	ldr	r3, [pc, #96]	@ (8001190 <HAL_RCC_OscConfig+0x338>)
 800112e:	681a      	ldr	r2, [r3, #0]
 8001130:	2380      	movs	r3, #128	@ 0x80
 8001132:	005b      	lsls	r3, r3, #1
 8001134:	4013      	ands	r3, r2
 8001136:	d11a      	bne.n	800116e <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001138:	4b15      	ldr	r3, [pc, #84]	@ (8001190 <HAL_RCC_OscConfig+0x338>)
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	4b14      	ldr	r3, [pc, #80]	@ (8001190 <HAL_RCC_OscConfig+0x338>)
 800113e:	2180      	movs	r1, #128	@ 0x80
 8001140:	0049      	lsls	r1, r1, #1
 8001142:	430a      	orrs	r2, r1
 8001144:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001146:	f7ff fc17 	bl	8000978 <HAL_GetTick>
 800114a:	0003      	movs	r3, r0
 800114c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800114e:	e008      	b.n	8001162 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001150:	f7ff fc12 	bl	8000978 <HAL_GetTick>
 8001154:	0002      	movs	r2, r0
 8001156:	69bb      	ldr	r3, [r7, #24]
 8001158:	1ad3      	subs	r3, r2, r3
 800115a:	2b64      	cmp	r3, #100	@ 0x64
 800115c:	d901      	bls.n	8001162 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800115e:	2303      	movs	r3, #3
 8001160:	e185      	b.n	800146e <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001162:	4b0b      	ldr	r3, [pc, #44]	@ (8001190 <HAL_RCC_OscConfig+0x338>)
 8001164:	681a      	ldr	r2, [r3, #0]
 8001166:	2380      	movs	r3, #128	@ 0x80
 8001168:	005b      	lsls	r3, r3, #1
 800116a:	4013      	ands	r3, r2
 800116c:	d0f0      	beq.n	8001150 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	689b      	ldr	r3, [r3, #8]
 8001172:	2b01      	cmp	r3, #1
 8001174:	d10e      	bne.n	8001194 <HAL_RCC_OscConfig+0x33c>
 8001176:	4b03      	ldr	r3, [pc, #12]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 8001178:	6a1a      	ldr	r2, [r3, #32]
 800117a:	4b02      	ldr	r3, [pc, #8]	@ (8001184 <HAL_RCC_OscConfig+0x32c>)
 800117c:	2101      	movs	r1, #1
 800117e:	430a      	orrs	r2, r1
 8001180:	621a      	str	r2, [r3, #32]
 8001182:	e035      	b.n	80011f0 <HAL_RCC_OscConfig+0x398>
 8001184:	40021000 	.word	0x40021000
 8001188:	fffeffff 	.word	0xfffeffff
 800118c:	fffbffff 	.word	0xfffbffff
 8001190:	40007000 	.word	0x40007000
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	689b      	ldr	r3, [r3, #8]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d10c      	bne.n	80011b6 <HAL_RCC_OscConfig+0x35e>
 800119c:	4bb6      	ldr	r3, [pc, #728]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 800119e:	6a1a      	ldr	r2, [r3, #32]
 80011a0:	4bb5      	ldr	r3, [pc, #724]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80011a2:	2101      	movs	r1, #1
 80011a4:	438a      	bics	r2, r1
 80011a6:	621a      	str	r2, [r3, #32]
 80011a8:	4bb3      	ldr	r3, [pc, #716]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80011aa:	6a1a      	ldr	r2, [r3, #32]
 80011ac:	4bb2      	ldr	r3, [pc, #712]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80011ae:	2104      	movs	r1, #4
 80011b0:	438a      	bics	r2, r1
 80011b2:	621a      	str	r2, [r3, #32]
 80011b4:	e01c      	b.n	80011f0 <HAL_RCC_OscConfig+0x398>
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	2b05      	cmp	r3, #5
 80011bc:	d10c      	bne.n	80011d8 <HAL_RCC_OscConfig+0x380>
 80011be:	4bae      	ldr	r3, [pc, #696]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80011c0:	6a1a      	ldr	r2, [r3, #32]
 80011c2:	4bad      	ldr	r3, [pc, #692]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80011c4:	2104      	movs	r1, #4
 80011c6:	430a      	orrs	r2, r1
 80011c8:	621a      	str	r2, [r3, #32]
 80011ca:	4bab      	ldr	r3, [pc, #684]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80011cc:	6a1a      	ldr	r2, [r3, #32]
 80011ce:	4baa      	ldr	r3, [pc, #680]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80011d0:	2101      	movs	r1, #1
 80011d2:	430a      	orrs	r2, r1
 80011d4:	621a      	str	r2, [r3, #32]
 80011d6:	e00b      	b.n	80011f0 <HAL_RCC_OscConfig+0x398>
 80011d8:	4ba7      	ldr	r3, [pc, #668]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80011da:	6a1a      	ldr	r2, [r3, #32]
 80011dc:	4ba6      	ldr	r3, [pc, #664]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80011de:	2101      	movs	r1, #1
 80011e0:	438a      	bics	r2, r1
 80011e2:	621a      	str	r2, [r3, #32]
 80011e4:	4ba4      	ldr	r3, [pc, #656]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80011e6:	6a1a      	ldr	r2, [r3, #32]
 80011e8:	4ba3      	ldr	r3, [pc, #652]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80011ea:	2104      	movs	r1, #4
 80011ec:	438a      	bics	r2, r1
 80011ee:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	689b      	ldr	r3, [r3, #8]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d014      	beq.n	8001222 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011f8:	f7ff fbbe 	bl	8000978 <HAL_GetTick>
 80011fc:	0003      	movs	r3, r0
 80011fe:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001200:	e009      	b.n	8001216 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001202:	f7ff fbb9 	bl	8000978 <HAL_GetTick>
 8001206:	0002      	movs	r2, r0
 8001208:	69bb      	ldr	r3, [r7, #24]
 800120a:	1ad3      	subs	r3, r2, r3
 800120c:	4a9b      	ldr	r2, [pc, #620]	@ (800147c <HAL_RCC_OscConfig+0x624>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d901      	bls.n	8001216 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001212:	2303      	movs	r3, #3
 8001214:	e12b      	b.n	800146e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001216:	4b98      	ldr	r3, [pc, #608]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 8001218:	6a1b      	ldr	r3, [r3, #32]
 800121a:	2202      	movs	r2, #2
 800121c:	4013      	ands	r3, r2
 800121e:	d0f0      	beq.n	8001202 <HAL_RCC_OscConfig+0x3aa>
 8001220:	e013      	b.n	800124a <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001222:	f7ff fba9 	bl	8000978 <HAL_GetTick>
 8001226:	0003      	movs	r3, r0
 8001228:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800122a:	e009      	b.n	8001240 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800122c:	f7ff fba4 	bl	8000978 <HAL_GetTick>
 8001230:	0002      	movs	r2, r0
 8001232:	69bb      	ldr	r3, [r7, #24]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	4a91      	ldr	r2, [pc, #580]	@ (800147c <HAL_RCC_OscConfig+0x624>)
 8001238:	4293      	cmp	r3, r2
 800123a:	d901      	bls.n	8001240 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 800123c:	2303      	movs	r3, #3
 800123e:	e116      	b.n	800146e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001240:	4b8d      	ldr	r3, [pc, #564]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 8001242:	6a1b      	ldr	r3, [r3, #32]
 8001244:	2202      	movs	r2, #2
 8001246:	4013      	ands	r3, r2
 8001248:	d1f0      	bne.n	800122c <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800124a:	231f      	movs	r3, #31
 800124c:	18fb      	adds	r3, r7, r3
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	2b01      	cmp	r3, #1
 8001252:	d105      	bne.n	8001260 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001254:	4b88      	ldr	r3, [pc, #544]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 8001256:	69da      	ldr	r2, [r3, #28]
 8001258:	4b87      	ldr	r3, [pc, #540]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 800125a:	4989      	ldr	r1, [pc, #548]	@ (8001480 <HAL_RCC_OscConfig+0x628>)
 800125c:	400a      	ands	r2, r1
 800125e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	2210      	movs	r2, #16
 8001266:	4013      	ands	r3, r2
 8001268:	d063      	beq.n	8001332 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	695b      	ldr	r3, [r3, #20]
 800126e:	2b01      	cmp	r3, #1
 8001270:	d12a      	bne.n	80012c8 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001272:	4b81      	ldr	r3, [pc, #516]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 8001274:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001276:	4b80      	ldr	r3, [pc, #512]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 8001278:	2104      	movs	r1, #4
 800127a:	430a      	orrs	r2, r1
 800127c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800127e:	4b7e      	ldr	r3, [pc, #504]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 8001280:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001282:	4b7d      	ldr	r3, [pc, #500]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 8001284:	2101      	movs	r1, #1
 8001286:	430a      	orrs	r2, r1
 8001288:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800128a:	f7ff fb75 	bl	8000978 <HAL_GetTick>
 800128e:	0003      	movs	r3, r0
 8001290:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001292:	e008      	b.n	80012a6 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001294:	f7ff fb70 	bl	8000978 <HAL_GetTick>
 8001298:	0002      	movs	r2, r0
 800129a:	69bb      	ldr	r3, [r7, #24]
 800129c:	1ad3      	subs	r3, r2, r3
 800129e:	2b02      	cmp	r3, #2
 80012a0:	d901      	bls.n	80012a6 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80012a2:	2303      	movs	r3, #3
 80012a4:	e0e3      	b.n	800146e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80012a6:	4b74      	ldr	r3, [pc, #464]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80012a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012aa:	2202      	movs	r2, #2
 80012ac:	4013      	ands	r3, r2
 80012ae:	d0f1      	beq.n	8001294 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80012b0:	4b71      	ldr	r3, [pc, #452]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80012b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012b4:	22f8      	movs	r2, #248	@ 0xf8
 80012b6:	4393      	bics	r3, r2
 80012b8:	0019      	movs	r1, r3
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	699b      	ldr	r3, [r3, #24]
 80012be:	00da      	lsls	r2, r3, #3
 80012c0:	4b6d      	ldr	r3, [pc, #436]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80012c2:	430a      	orrs	r2, r1
 80012c4:	635a      	str	r2, [r3, #52]	@ 0x34
 80012c6:	e034      	b.n	8001332 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	695b      	ldr	r3, [r3, #20]
 80012cc:	3305      	adds	r3, #5
 80012ce:	d111      	bne.n	80012f4 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80012d0:	4b69      	ldr	r3, [pc, #420]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80012d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012d4:	4b68      	ldr	r3, [pc, #416]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80012d6:	2104      	movs	r1, #4
 80012d8:	438a      	bics	r2, r1
 80012da:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80012dc:	4b66      	ldr	r3, [pc, #408]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80012de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012e0:	22f8      	movs	r2, #248	@ 0xf8
 80012e2:	4393      	bics	r3, r2
 80012e4:	0019      	movs	r1, r3
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	699b      	ldr	r3, [r3, #24]
 80012ea:	00da      	lsls	r2, r3, #3
 80012ec:	4b62      	ldr	r3, [pc, #392]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80012ee:	430a      	orrs	r2, r1
 80012f0:	635a      	str	r2, [r3, #52]	@ 0x34
 80012f2:	e01e      	b.n	8001332 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80012f4:	4b60      	ldr	r3, [pc, #384]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80012f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012f8:	4b5f      	ldr	r3, [pc, #380]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80012fa:	2104      	movs	r1, #4
 80012fc:	430a      	orrs	r2, r1
 80012fe:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001300:	4b5d      	ldr	r3, [pc, #372]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 8001302:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001304:	4b5c      	ldr	r3, [pc, #368]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 8001306:	2101      	movs	r1, #1
 8001308:	438a      	bics	r2, r1
 800130a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800130c:	f7ff fb34 	bl	8000978 <HAL_GetTick>
 8001310:	0003      	movs	r3, r0
 8001312:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001314:	e008      	b.n	8001328 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001316:	f7ff fb2f 	bl	8000978 <HAL_GetTick>
 800131a:	0002      	movs	r2, r0
 800131c:	69bb      	ldr	r3, [r7, #24]
 800131e:	1ad3      	subs	r3, r2, r3
 8001320:	2b02      	cmp	r3, #2
 8001322:	d901      	bls.n	8001328 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001324:	2303      	movs	r3, #3
 8001326:	e0a2      	b.n	800146e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001328:	4b53      	ldr	r3, [pc, #332]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 800132a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800132c:	2202      	movs	r2, #2
 800132e:	4013      	ands	r3, r2
 8001330:	d1f1      	bne.n	8001316 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6a1b      	ldr	r3, [r3, #32]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d100      	bne.n	800133c <HAL_RCC_OscConfig+0x4e4>
 800133a:	e097      	b.n	800146c <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800133c:	4b4e      	ldr	r3, [pc, #312]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	220c      	movs	r2, #12
 8001342:	4013      	ands	r3, r2
 8001344:	2b08      	cmp	r3, #8
 8001346:	d100      	bne.n	800134a <HAL_RCC_OscConfig+0x4f2>
 8001348:	e06b      	b.n	8001422 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6a1b      	ldr	r3, [r3, #32]
 800134e:	2b02      	cmp	r3, #2
 8001350:	d14c      	bne.n	80013ec <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001352:	4b49      	ldr	r3, [pc, #292]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	4b48      	ldr	r3, [pc, #288]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 8001358:	494a      	ldr	r1, [pc, #296]	@ (8001484 <HAL_RCC_OscConfig+0x62c>)
 800135a:	400a      	ands	r2, r1
 800135c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800135e:	f7ff fb0b 	bl	8000978 <HAL_GetTick>
 8001362:	0003      	movs	r3, r0
 8001364:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001366:	e008      	b.n	800137a <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001368:	f7ff fb06 	bl	8000978 <HAL_GetTick>
 800136c:	0002      	movs	r2, r0
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	2b02      	cmp	r3, #2
 8001374:	d901      	bls.n	800137a <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001376:	2303      	movs	r3, #3
 8001378:	e079      	b.n	800146e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800137a:	4b3f      	ldr	r3, [pc, #252]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	2380      	movs	r3, #128	@ 0x80
 8001380:	049b      	lsls	r3, r3, #18
 8001382:	4013      	ands	r3, r2
 8001384:	d1f0      	bne.n	8001368 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001386:	4b3c      	ldr	r3, [pc, #240]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 8001388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800138a:	220f      	movs	r2, #15
 800138c:	4393      	bics	r3, r2
 800138e:	0019      	movs	r1, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001394:	4b38      	ldr	r3, [pc, #224]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 8001396:	430a      	orrs	r2, r1
 8001398:	62da      	str	r2, [r3, #44]	@ 0x2c
 800139a:	4b37      	ldr	r3, [pc, #220]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	4a3a      	ldr	r2, [pc, #232]	@ (8001488 <HAL_RCC_OscConfig+0x630>)
 80013a0:	4013      	ands	r3, r2
 80013a2:	0019      	movs	r1, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013ac:	431a      	orrs	r2, r3
 80013ae:	4b32      	ldr	r3, [pc, #200]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80013b0:	430a      	orrs	r2, r1
 80013b2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013b4:	4b30      	ldr	r3, [pc, #192]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80013b6:	681a      	ldr	r2, [r3, #0]
 80013b8:	4b2f      	ldr	r3, [pc, #188]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80013ba:	2180      	movs	r1, #128	@ 0x80
 80013bc:	0449      	lsls	r1, r1, #17
 80013be:	430a      	orrs	r2, r1
 80013c0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013c2:	f7ff fad9 	bl	8000978 <HAL_GetTick>
 80013c6:	0003      	movs	r3, r0
 80013c8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013ca:	e008      	b.n	80013de <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013cc:	f7ff fad4 	bl	8000978 <HAL_GetTick>
 80013d0:	0002      	movs	r2, r0
 80013d2:	69bb      	ldr	r3, [r7, #24]
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	2b02      	cmp	r3, #2
 80013d8:	d901      	bls.n	80013de <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80013da:	2303      	movs	r3, #3
 80013dc:	e047      	b.n	800146e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013de:	4b26      	ldr	r3, [pc, #152]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80013e0:	681a      	ldr	r2, [r3, #0]
 80013e2:	2380      	movs	r3, #128	@ 0x80
 80013e4:	049b      	lsls	r3, r3, #18
 80013e6:	4013      	ands	r3, r2
 80013e8:	d0f0      	beq.n	80013cc <HAL_RCC_OscConfig+0x574>
 80013ea:	e03f      	b.n	800146c <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013ec:	4b22      	ldr	r3, [pc, #136]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	4b21      	ldr	r3, [pc, #132]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 80013f2:	4924      	ldr	r1, [pc, #144]	@ (8001484 <HAL_RCC_OscConfig+0x62c>)
 80013f4:	400a      	ands	r2, r1
 80013f6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013f8:	f7ff fabe 	bl	8000978 <HAL_GetTick>
 80013fc:	0003      	movs	r3, r0
 80013fe:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001400:	e008      	b.n	8001414 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001402:	f7ff fab9 	bl	8000978 <HAL_GetTick>
 8001406:	0002      	movs	r2, r0
 8001408:	69bb      	ldr	r3, [r7, #24]
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	2b02      	cmp	r3, #2
 800140e:	d901      	bls.n	8001414 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001410:	2303      	movs	r3, #3
 8001412:	e02c      	b.n	800146e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001414:	4b18      	ldr	r3, [pc, #96]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	2380      	movs	r3, #128	@ 0x80
 800141a:	049b      	lsls	r3, r3, #18
 800141c:	4013      	ands	r3, r2
 800141e:	d1f0      	bne.n	8001402 <HAL_RCC_OscConfig+0x5aa>
 8001420:	e024      	b.n	800146c <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6a1b      	ldr	r3, [r3, #32]
 8001426:	2b01      	cmp	r3, #1
 8001428:	d101      	bne.n	800142e <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	e01f      	b.n	800146e <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800142e:	4b12      	ldr	r3, [pc, #72]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001434:	4b10      	ldr	r3, [pc, #64]	@ (8001478 <HAL_RCC_OscConfig+0x620>)
 8001436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001438:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800143a:	697a      	ldr	r2, [r7, #20]
 800143c:	2380      	movs	r3, #128	@ 0x80
 800143e:	025b      	lsls	r3, r3, #9
 8001440:	401a      	ands	r2, r3
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001446:	429a      	cmp	r2, r3
 8001448:	d10e      	bne.n	8001468 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	220f      	movs	r2, #15
 800144e:	401a      	ands	r2, r3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001454:	429a      	cmp	r2, r3
 8001456:	d107      	bne.n	8001468 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001458:	697a      	ldr	r2, [r7, #20]
 800145a:	23f0      	movs	r3, #240	@ 0xf0
 800145c:	039b      	lsls	r3, r3, #14
 800145e:	401a      	ands	r2, r3
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001464:	429a      	cmp	r2, r3
 8001466:	d001      	beq.n	800146c <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001468:	2301      	movs	r3, #1
 800146a:	e000      	b.n	800146e <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 800146c:	2300      	movs	r3, #0
}
 800146e:	0018      	movs	r0, r3
 8001470:	46bd      	mov	sp, r7
 8001472:	b008      	add	sp, #32
 8001474:	bd80      	pop	{r7, pc}
 8001476:	46c0      	nop			@ (mov r8, r8)
 8001478:	40021000 	.word	0x40021000
 800147c:	00001388 	.word	0x00001388
 8001480:	efffffff 	.word	0xefffffff
 8001484:	feffffff 	.word	0xfeffffff
 8001488:	ffc2ffff 	.word	0xffc2ffff

0800148c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
 8001494:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d101      	bne.n	80014a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800149c:	2301      	movs	r3, #1
 800149e:	e0b3      	b.n	8001608 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80014a0:	4b5b      	ldr	r3, [pc, #364]	@ (8001610 <HAL_RCC_ClockConfig+0x184>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	2201      	movs	r2, #1
 80014a6:	4013      	ands	r3, r2
 80014a8:	683a      	ldr	r2, [r7, #0]
 80014aa:	429a      	cmp	r2, r3
 80014ac:	d911      	bls.n	80014d2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014ae:	4b58      	ldr	r3, [pc, #352]	@ (8001610 <HAL_RCC_ClockConfig+0x184>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	2201      	movs	r2, #1
 80014b4:	4393      	bics	r3, r2
 80014b6:	0019      	movs	r1, r3
 80014b8:	4b55      	ldr	r3, [pc, #340]	@ (8001610 <HAL_RCC_ClockConfig+0x184>)
 80014ba:	683a      	ldr	r2, [r7, #0]
 80014bc:	430a      	orrs	r2, r1
 80014be:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014c0:	4b53      	ldr	r3, [pc, #332]	@ (8001610 <HAL_RCC_ClockConfig+0x184>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	2201      	movs	r2, #1
 80014c6:	4013      	ands	r3, r2
 80014c8:	683a      	ldr	r2, [r7, #0]
 80014ca:	429a      	cmp	r2, r3
 80014cc:	d001      	beq.n	80014d2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80014ce:	2301      	movs	r3, #1
 80014d0:	e09a      	b.n	8001608 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	2202      	movs	r2, #2
 80014d8:	4013      	ands	r3, r2
 80014da:	d015      	beq.n	8001508 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2204      	movs	r2, #4
 80014e2:	4013      	ands	r3, r2
 80014e4:	d006      	beq.n	80014f4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80014e6:	4b4b      	ldr	r3, [pc, #300]	@ (8001614 <HAL_RCC_ClockConfig+0x188>)
 80014e8:	685a      	ldr	r2, [r3, #4]
 80014ea:	4b4a      	ldr	r3, [pc, #296]	@ (8001614 <HAL_RCC_ClockConfig+0x188>)
 80014ec:	21e0      	movs	r1, #224	@ 0xe0
 80014ee:	00c9      	lsls	r1, r1, #3
 80014f0:	430a      	orrs	r2, r1
 80014f2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014f4:	4b47      	ldr	r3, [pc, #284]	@ (8001614 <HAL_RCC_ClockConfig+0x188>)
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	22f0      	movs	r2, #240	@ 0xf0
 80014fa:	4393      	bics	r3, r2
 80014fc:	0019      	movs	r1, r3
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	689a      	ldr	r2, [r3, #8]
 8001502:	4b44      	ldr	r3, [pc, #272]	@ (8001614 <HAL_RCC_ClockConfig+0x188>)
 8001504:	430a      	orrs	r2, r1
 8001506:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	2201      	movs	r2, #1
 800150e:	4013      	ands	r3, r2
 8001510:	d040      	beq.n	8001594 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	2b01      	cmp	r3, #1
 8001518:	d107      	bne.n	800152a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800151a:	4b3e      	ldr	r3, [pc, #248]	@ (8001614 <HAL_RCC_ClockConfig+0x188>)
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	2380      	movs	r3, #128	@ 0x80
 8001520:	029b      	lsls	r3, r3, #10
 8001522:	4013      	ands	r3, r2
 8001524:	d114      	bne.n	8001550 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001526:	2301      	movs	r3, #1
 8001528:	e06e      	b.n	8001608 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	2b02      	cmp	r3, #2
 8001530:	d107      	bne.n	8001542 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001532:	4b38      	ldr	r3, [pc, #224]	@ (8001614 <HAL_RCC_ClockConfig+0x188>)
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	2380      	movs	r3, #128	@ 0x80
 8001538:	049b      	lsls	r3, r3, #18
 800153a:	4013      	ands	r3, r2
 800153c:	d108      	bne.n	8001550 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800153e:	2301      	movs	r3, #1
 8001540:	e062      	b.n	8001608 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001542:	4b34      	ldr	r3, [pc, #208]	@ (8001614 <HAL_RCC_ClockConfig+0x188>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	2202      	movs	r2, #2
 8001548:	4013      	ands	r3, r2
 800154a:	d101      	bne.n	8001550 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800154c:	2301      	movs	r3, #1
 800154e:	e05b      	b.n	8001608 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001550:	4b30      	ldr	r3, [pc, #192]	@ (8001614 <HAL_RCC_ClockConfig+0x188>)
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	2203      	movs	r2, #3
 8001556:	4393      	bics	r3, r2
 8001558:	0019      	movs	r1, r3
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	685a      	ldr	r2, [r3, #4]
 800155e:	4b2d      	ldr	r3, [pc, #180]	@ (8001614 <HAL_RCC_ClockConfig+0x188>)
 8001560:	430a      	orrs	r2, r1
 8001562:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001564:	f7ff fa08 	bl	8000978 <HAL_GetTick>
 8001568:	0003      	movs	r3, r0
 800156a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800156c:	e009      	b.n	8001582 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800156e:	f7ff fa03 	bl	8000978 <HAL_GetTick>
 8001572:	0002      	movs	r2, r0
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	1ad3      	subs	r3, r2, r3
 8001578:	4a27      	ldr	r2, [pc, #156]	@ (8001618 <HAL_RCC_ClockConfig+0x18c>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d901      	bls.n	8001582 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800157e:	2303      	movs	r3, #3
 8001580:	e042      	b.n	8001608 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001582:	4b24      	ldr	r3, [pc, #144]	@ (8001614 <HAL_RCC_ClockConfig+0x188>)
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	220c      	movs	r2, #12
 8001588:	401a      	ands	r2, r3
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	009b      	lsls	r3, r3, #2
 8001590:	429a      	cmp	r2, r3
 8001592:	d1ec      	bne.n	800156e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001594:	4b1e      	ldr	r3, [pc, #120]	@ (8001610 <HAL_RCC_ClockConfig+0x184>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	2201      	movs	r2, #1
 800159a:	4013      	ands	r3, r2
 800159c:	683a      	ldr	r2, [r7, #0]
 800159e:	429a      	cmp	r2, r3
 80015a0:	d211      	bcs.n	80015c6 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001610 <HAL_RCC_ClockConfig+0x184>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	2201      	movs	r2, #1
 80015a8:	4393      	bics	r3, r2
 80015aa:	0019      	movs	r1, r3
 80015ac:	4b18      	ldr	r3, [pc, #96]	@ (8001610 <HAL_RCC_ClockConfig+0x184>)
 80015ae:	683a      	ldr	r2, [r7, #0]
 80015b0:	430a      	orrs	r2, r1
 80015b2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015b4:	4b16      	ldr	r3, [pc, #88]	@ (8001610 <HAL_RCC_ClockConfig+0x184>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	2201      	movs	r2, #1
 80015ba:	4013      	ands	r3, r2
 80015bc:	683a      	ldr	r2, [r7, #0]
 80015be:	429a      	cmp	r2, r3
 80015c0:	d001      	beq.n	80015c6 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
 80015c4:	e020      	b.n	8001608 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	2204      	movs	r2, #4
 80015cc:	4013      	ands	r3, r2
 80015ce:	d009      	beq.n	80015e4 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80015d0:	4b10      	ldr	r3, [pc, #64]	@ (8001614 <HAL_RCC_ClockConfig+0x188>)
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	4a11      	ldr	r2, [pc, #68]	@ (800161c <HAL_RCC_ClockConfig+0x190>)
 80015d6:	4013      	ands	r3, r2
 80015d8:	0019      	movs	r1, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	68da      	ldr	r2, [r3, #12]
 80015de:	4b0d      	ldr	r3, [pc, #52]	@ (8001614 <HAL_RCC_ClockConfig+0x188>)
 80015e0:	430a      	orrs	r2, r1
 80015e2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80015e4:	f000 f820 	bl	8001628 <HAL_RCC_GetSysClockFreq>
 80015e8:	0001      	movs	r1, r0
 80015ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001614 <HAL_RCC_ClockConfig+0x188>)
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	091b      	lsrs	r3, r3, #4
 80015f0:	220f      	movs	r2, #15
 80015f2:	4013      	ands	r3, r2
 80015f4:	4a0a      	ldr	r2, [pc, #40]	@ (8001620 <HAL_RCC_ClockConfig+0x194>)
 80015f6:	5cd3      	ldrb	r3, [r2, r3]
 80015f8:	000a      	movs	r2, r1
 80015fa:	40da      	lsrs	r2, r3
 80015fc:	4b09      	ldr	r3, [pc, #36]	@ (8001624 <HAL_RCC_ClockConfig+0x198>)
 80015fe:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001600:	2000      	movs	r0, #0
 8001602:	f7ff f973 	bl	80008ec <HAL_InitTick>
  
  return HAL_OK;
 8001606:	2300      	movs	r3, #0
}
 8001608:	0018      	movs	r0, r3
 800160a:	46bd      	mov	sp, r7
 800160c:	b004      	add	sp, #16
 800160e:	bd80      	pop	{r7, pc}
 8001610:	40022000 	.word	0x40022000
 8001614:	40021000 	.word	0x40021000
 8001618:	00001388 	.word	0x00001388
 800161c:	fffff8ff 	.word	0xfffff8ff
 8001620:	08002670 	.word	0x08002670
 8001624:	20000000 	.word	0x20000000

08001628 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b086      	sub	sp, #24
 800162c:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800162e:	2300      	movs	r3, #0
 8001630:	60fb      	str	r3, [r7, #12]
 8001632:	2300      	movs	r3, #0
 8001634:	60bb      	str	r3, [r7, #8]
 8001636:	2300      	movs	r3, #0
 8001638:	617b      	str	r3, [r7, #20]
 800163a:	2300      	movs	r3, #0
 800163c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800163e:	2300      	movs	r3, #0
 8001640:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001642:	4b20      	ldr	r3, [pc, #128]	@ (80016c4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	220c      	movs	r2, #12
 800164c:	4013      	ands	r3, r2
 800164e:	2b04      	cmp	r3, #4
 8001650:	d002      	beq.n	8001658 <HAL_RCC_GetSysClockFreq+0x30>
 8001652:	2b08      	cmp	r3, #8
 8001654:	d003      	beq.n	800165e <HAL_RCC_GetSysClockFreq+0x36>
 8001656:	e02c      	b.n	80016b2 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001658:	4b1b      	ldr	r3, [pc, #108]	@ (80016c8 <HAL_RCC_GetSysClockFreq+0xa0>)
 800165a:	613b      	str	r3, [r7, #16]
      break;
 800165c:	e02c      	b.n	80016b8 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	0c9b      	lsrs	r3, r3, #18
 8001662:	220f      	movs	r2, #15
 8001664:	4013      	ands	r3, r2
 8001666:	4a19      	ldr	r2, [pc, #100]	@ (80016cc <HAL_RCC_GetSysClockFreq+0xa4>)
 8001668:	5cd3      	ldrb	r3, [r2, r3]
 800166a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800166c:	4b15      	ldr	r3, [pc, #84]	@ (80016c4 <HAL_RCC_GetSysClockFreq+0x9c>)
 800166e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001670:	220f      	movs	r2, #15
 8001672:	4013      	ands	r3, r2
 8001674:	4a16      	ldr	r2, [pc, #88]	@ (80016d0 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001676:	5cd3      	ldrb	r3, [r2, r3]
 8001678:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800167a:	68fa      	ldr	r2, [r7, #12]
 800167c:	2380      	movs	r3, #128	@ 0x80
 800167e:	025b      	lsls	r3, r3, #9
 8001680:	4013      	ands	r3, r2
 8001682:	d009      	beq.n	8001698 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001684:	68b9      	ldr	r1, [r7, #8]
 8001686:	4810      	ldr	r0, [pc, #64]	@ (80016c8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001688:	f7fe fd3e 	bl	8000108 <__udivsi3>
 800168c:	0003      	movs	r3, r0
 800168e:	001a      	movs	r2, r3
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	4353      	muls	r3, r2
 8001694:	617b      	str	r3, [r7, #20]
 8001696:	e009      	b.n	80016ac <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001698:	6879      	ldr	r1, [r7, #4]
 800169a:	000a      	movs	r2, r1
 800169c:	0152      	lsls	r2, r2, #5
 800169e:	1a52      	subs	r2, r2, r1
 80016a0:	0193      	lsls	r3, r2, #6
 80016a2:	1a9b      	subs	r3, r3, r2
 80016a4:	00db      	lsls	r3, r3, #3
 80016a6:	185b      	adds	r3, r3, r1
 80016a8:	021b      	lsls	r3, r3, #8
 80016aa:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	613b      	str	r3, [r7, #16]
      break;
 80016b0:	e002      	b.n	80016b8 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80016b2:	4b05      	ldr	r3, [pc, #20]	@ (80016c8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80016b4:	613b      	str	r3, [r7, #16]
      break;
 80016b6:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80016b8:	693b      	ldr	r3, [r7, #16]
}
 80016ba:	0018      	movs	r0, r3
 80016bc:	46bd      	mov	sp, r7
 80016be:	b006      	add	sp, #24
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	46c0      	nop			@ (mov r8, r8)
 80016c4:	40021000 	.word	0x40021000
 80016c8:	007a1200 	.word	0x007a1200
 80016cc:	08002688 	.word	0x08002688
 80016d0:	08002698 	.word	0x08002698

080016d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80016d8:	4b02      	ldr	r3, [pc, #8]	@ (80016e4 <HAL_RCC_GetHCLKFreq+0x10>)
 80016da:	681b      	ldr	r3, [r3, #0]
}
 80016dc:	0018      	movs	r0, r3
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	46c0      	nop			@ (mov r8, r8)
 80016e4:	20000000 	.word	0x20000000

080016e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80016ec:	f7ff fff2 	bl	80016d4 <HAL_RCC_GetHCLKFreq>
 80016f0:	0001      	movs	r1, r0
 80016f2:	4b06      	ldr	r3, [pc, #24]	@ (800170c <HAL_RCC_GetPCLK1Freq+0x24>)
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	0a1b      	lsrs	r3, r3, #8
 80016f8:	2207      	movs	r2, #7
 80016fa:	4013      	ands	r3, r2
 80016fc:	4a04      	ldr	r2, [pc, #16]	@ (8001710 <HAL_RCC_GetPCLK1Freq+0x28>)
 80016fe:	5cd3      	ldrb	r3, [r2, r3]
 8001700:	40d9      	lsrs	r1, r3
 8001702:	000b      	movs	r3, r1
}    
 8001704:	0018      	movs	r0, r3
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	46c0      	nop			@ (mov r8, r8)
 800170c:	40021000 	.word	0x40021000
 8001710:	08002680 	.word	0x08002680

08001714 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b086      	sub	sp, #24
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800171c:	2300      	movs	r3, #0
 800171e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001720:	2300      	movs	r3, #0
 8001722:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	2380      	movs	r3, #128	@ 0x80
 800172a:	025b      	lsls	r3, r3, #9
 800172c:	4013      	ands	r3, r2
 800172e:	d100      	bne.n	8001732 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001730:	e08e      	b.n	8001850 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001732:	2017      	movs	r0, #23
 8001734:	183b      	adds	r3, r7, r0
 8001736:	2200      	movs	r2, #0
 8001738:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800173a:	4b5f      	ldr	r3, [pc, #380]	@ (80018b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800173c:	69da      	ldr	r2, [r3, #28]
 800173e:	2380      	movs	r3, #128	@ 0x80
 8001740:	055b      	lsls	r3, r3, #21
 8001742:	4013      	ands	r3, r2
 8001744:	d110      	bne.n	8001768 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001746:	4b5c      	ldr	r3, [pc, #368]	@ (80018b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001748:	69da      	ldr	r2, [r3, #28]
 800174a:	4b5b      	ldr	r3, [pc, #364]	@ (80018b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800174c:	2180      	movs	r1, #128	@ 0x80
 800174e:	0549      	lsls	r1, r1, #21
 8001750:	430a      	orrs	r2, r1
 8001752:	61da      	str	r2, [r3, #28]
 8001754:	4b58      	ldr	r3, [pc, #352]	@ (80018b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001756:	69da      	ldr	r2, [r3, #28]
 8001758:	2380      	movs	r3, #128	@ 0x80
 800175a:	055b      	lsls	r3, r3, #21
 800175c:	4013      	ands	r3, r2
 800175e:	60bb      	str	r3, [r7, #8]
 8001760:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001762:	183b      	adds	r3, r7, r0
 8001764:	2201      	movs	r2, #1
 8001766:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001768:	4b54      	ldr	r3, [pc, #336]	@ (80018bc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	2380      	movs	r3, #128	@ 0x80
 800176e:	005b      	lsls	r3, r3, #1
 8001770:	4013      	ands	r3, r2
 8001772:	d11a      	bne.n	80017aa <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001774:	4b51      	ldr	r3, [pc, #324]	@ (80018bc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	4b50      	ldr	r3, [pc, #320]	@ (80018bc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800177a:	2180      	movs	r1, #128	@ 0x80
 800177c:	0049      	lsls	r1, r1, #1
 800177e:	430a      	orrs	r2, r1
 8001780:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001782:	f7ff f8f9 	bl	8000978 <HAL_GetTick>
 8001786:	0003      	movs	r3, r0
 8001788:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800178a:	e008      	b.n	800179e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800178c:	f7ff f8f4 	bl	8000978 <HAL_GetTick>
 8001790:	0002      	movs	r2, r0
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	2b64      	cmp	r3, #100	@ 0x64
 8001798:	d901      	bls.n	800179e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800179a:	2303      	movs	r3, #3
 800179c:	e087      	b.n	80018ae <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800179e:	4b47      	ldr	r3, [pc, #284]	@ (80018bc <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	2380      	movs	r3, #128	@ 0x80
 80017a4:	005b      	lsls	r3, r3, #1
 80017a6:	4013      	ands	r3, r2
 80017a8:	d0f0      	beq.n	800178c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80017aa:	4b43      	ldr	r3, [pc, #268]	@ (80018b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80017ac:	6a1a      	ldr	r2, [r3, #32]
 80017ae:	23c0      	movs	r3, #192	@ 0xc0
 80017b0:	009b      	lsls	r3, r3, #2
 80017b2:	4013      	ands	r3, r2
 80017b4:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d034      	beq.n	8001826 <HAL_RCCEx_PeriphCLKConfig+0x112>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	685a      	ldr	r2, [r3, #4]
 80017c0:	23c0      	movs	r3, #192	@ 0xc0
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	4013      	ands	r3, r2
 80017c6:	68fa      	ldr	r2, [r7, #12]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d02c      	beq.n	8001826 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80017cc:	4b3a      	ldr	r3, [pc, #232]	@ (80018b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80017ce:	6a1b      	ldr	r3, [r3, #32]
 80017d0:	4a3b      	ldr	r2, [pc, #236]	@ (80018c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80017d2:	4013      	ands	r3, r2
 80017d4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80017d6:	4b38      	ldr	r3, [pc, #224]	@ (80018b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80017d8:	6a1a      	ldr	r2, [r3, #32]
 80017da:	4b37      	ldr	r3, [pc, #220]	@ (80018b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80017dc:	2180      	movs	r1, #128	@ 0x80
 80017de:	0249      	lsls	r1, r1, #9
 80017e0:	430a      	orrs	r2, r1
 80017e2:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80017e4:	4b34      	ldr	r3, [pc, #208]	@ (80018b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80017e6:	6a1a      	ldr	r2, [r3, #32]
 80017e8:	4b33      	ldr	r3, [pc, #204]	@ (80018b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80017ea:	4936      	ldr	r1, [pc, #216]	@ (80018c4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80017ec:	400a      	ands	r2, r1
 80017ee:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80017f0:	4b31      	ldr	r3, [pc, #196]	@ (80018b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80017f2:	68fa      	ldr	r2, [r7, #12]
 80017f4:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	2201      	movs	r2, #1
 80017fa:	4013      	ands	r3, r2
 80017fc:	d013      	beq.n	8001826 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017fe:	f7ff f8bb 	bl	8000978 <HAL_GetTick>
 8001802:	0003      	movs	r3, r0
 8001804:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001806:	e009      	b.n	800181c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001808:	f7ff f8b6 	bl	8000978 <HAL_GetTick>
 800180c:	0002      	movs	r2, r0
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	4a2d      	ldr	r2, [pc, #180]	@ (80018c8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d901      	bls.n	800181c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001818:	2303      	movs	r3, #3
 800181a:	e048      	b.n	80018ae <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800181c:	4b26      	ldr	r3, [pc, #152]	@ (80018b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800181e:	6a1b      	ldr	r3, [r3, #32]
 8001820:	2202      	movs	r2, #2
 8001822:	4013      	ands	r3, r2
 8001824:	d0f0      	beq.n	8001808 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001826:	4b24      	ldr	r3, [pc, #144]	@ (80018b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001828:	6a1b      	ldr	r3, [r3, #32]
 800182a:	4a25      	ldr	r2, [pc, #148]	@ (80018c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800182c:	4013      	ands	r3, r2
 800182e:	0019      	movs	r1, r3
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	685a      	ldr	r2, [r3, #4]
 8001834:	4b20      	ldr	r3, [pc, #128]	@ (80018b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001836:	430a      	orrs	r2, r1
 8001838:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800183a:	2317      	movs	r3, #23
 800183c:	18fb      	adds	r3, r7, r3
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d105      	bne.n	8001850 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001844:	4b1c      	ldr	r3, [pc, #112]	@ (80018b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001846:	69da      	ldr	r2, [r3, #28]
 8001848:	4b1b      	ldr	r3, [pc, #108]	@ (80018b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800184a:	4920      	ldr	r1, [pc, #128]	@ (80018cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800184c:	400a      	ands	r2, r1
 800184e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2201      	movs	r2, #1
 8001856:	4013      	ands	r3, r2
 8001858:	d009      	beq.n	800186e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800185a:	4b17      	ldr	r3, [pc, #92]	@ (80018b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185e:	2203      	movs	r2, #3
 8001860:	4393      	bics	r3, r2
 8001862:	0019      	movs	r1, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	689a      	ldr	r2, [r3, #8]
 8001868:	4b13      	ldr	r3, [pc, #76]	@ (80018b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800186a:	430a      	orrs	r2, r1
 800186c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	2220      	movs	r2, #32
 8001874:	4013      	ands	r3, r2
 8001876:	d009      	beq.n	800188c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001878:	4b0f      	ldr	r3, [pc, #60]	@ (80018b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800187a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187c:	2210      	movs	r2, #16
 800187e:	4393      	bics	r3, r2
 8001880:	0019      	movs	r1, r3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	68da      	ldr	r2, [r3, #12]
 8001886:	4b0c      	ldr	r3, [pc, #48]	@ (80018b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001888:	430a      	orrs	r2, r1
 800188a:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	2380      	movs	r3, #128	@ 0x80
 8001892:	00db      	lsls	r3, r3, #3
 8001894:	4013      	ands	r3, r2
 8001896:	d009      	beq.n	80018ac <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001898:	4b07      	ldr	r3, [pc, #28]	@ (80018b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800189a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189c:	2240      	movs	r2, #64	@ 0x40
 800189e:	4393      	bics	r3, r2
 80018a0:	0019      	movs	r1, r3
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	691a      	ldr	r2, [r3, #16]
 80018a6:	4b04      	ldr	r3, [pc, #16]	@ (80018b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80018a8:	430a      	orrs	r2, r1
 80018aa:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80018ac:	2300      	movs	r3, #0
}
 80018ae:	0018      	movs	r0, r3
 80018b0:	46bd      	mov	sp, r7
 80018b2:	b006      	add	sp, #24
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	46c0      	nop			@ (mov r8, r8)
 80018b8:	40021000 	.word	0x40021000
 80018bc:	40007000 	.word	0x40007000
 80018c0:	fffffcff 	.word	0xfffffcff
 80018c4:	fffeffff 	.word	0xfffeffff
 80018c8:	00001388 	.word	0x00001388
 80018cc:	efffffff 	.word	0xefffffff

080018d0 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d101      	bne.n	80018e2 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e04c      	b.n	800197c <HAL_HalfDuplex_Init+0xac>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d107      	bne.n	80018fa <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2278      	movs	r2, #120	@ 0x78
 80018ee:	2100      	movs	r1, #0
 80018f0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	0018      	movs	r0, r3
 80018f6:	f7fe ff4f 	bl	8000798 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2224      	movs	r2, #36	@ 0x24
 80018fe:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	2101      	movs	r1, #1
 800190c:	438a      	bics	r2, r1
 800190e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001914:	2b00      	cmp	r3, #0
 8001916:	d003      	beq.n	8001920 <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	0018      	movs	r0, r3
 800191c:	f000 fae8 	bl	8001ef0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	0018      	movs	r0, r3
 8001924:	f000 f9a4 	bl	8001c70 <UART_SetConfig>
 8001928:	0003      	movs	r3, r0
 800192a:	2b01      	cmp	r3, #1
 800192c:	d101      	bne.n	8001932 <HAL_HalfDuplex_Init+0x62>
  {
    return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e024      	b.n	800197c <HAL_HalfDuplex_Init+0xac>

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported) and IREN (if IrDA is supported) bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	685a      	ldr	r2, [r3, #4]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4911      	ldr	r1, [pc, #68]	@ (8001984 <HAL_HalfDuplex_Init+0xb4>)
 800193e:	400a      	ands	r2, r1
 8001940:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	689a      	ldr	r2, [r3, #8]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2122      	movs	r1, #34	@ 0x22
 800194e:	438a      	bics	r2, r1
 8001950:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_IREN);
#endif /* USART_CR3_IREN */
#endif /* USART_CR3_SCEN */

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	689a      	ldr	r2, [r3, #8]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	2108      	movs	r1, #8
 800195e:	430a      	orrs	r2, r1
 8001960:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	2101      	movs	r1, #1
 800196e:	430a      	orrs	r2, r1
 8001970:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	0018      	movs	r0, r3
 8001976:	f000 fb6f 	bl	8002058 <UART_CheckIdleState>
 800197a:	0003      	movs	r3, r0
}
 800197c:	0018      	movs	r0, r3
 800197e:	46bd      	mov	sp, r7
 8001980:	b002      	add	sp, #8
 8001982:	bd80      	pop	{r7, pc}
 8001984:	ffffb7ff 	.word	0xffffb7ff

08001988 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b08a      	sub	sp, #40	@ 0x28
 800198c:	af02      	add	r7, sp, #8
 800198e:	60f8      	str	r0, [r7, #12]
 8001990:	60b9      	str	r1, [r7, #8]
 8001992:	603b      	str	r3, [r7, #0]
 8001994:	1dbb      	adds	r3, r7, #6
 8001996:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800199c:	2b20      	cmp	r3, #32
 800199e:	d000      	beq.n	80019a2 <HAL_UART_Transmit+0x1a>
 80019a0:	e08c      	b.n	8001abc <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 80019a2:	68bb      	ldr	r3, [r7, #8]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d003      	beq.n	80019b0 <HAL_UART_Transmit+0x28>
 80019a8:	1dbb      	adds	r3, r7, #6
 80019aa:	881b      	ldrh	r3, [r3, #0]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d101      	bne.n	80019b4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80019b0:	2301      	movs	r3, #1
 80019b2:	e084      	b.n	8001abe <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	689a      	ldr	r2, [r3, #8]
 80019b8:	2380      	movs	r3, #128	@ 0x80
 80019ba:	015b      	lsls	r3, r3, #5
 80019bc:	429a      	cmp	r2, r3
 80019be:	d109      	bne.n	80019d4 <HAL_UART_Transmit+0x4c>
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	691b      	ldr	r3, [r3, #16]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d105      	bne.n	80019d4 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	2201      	movs	r2, #1
 80019cc:	4013      	ands	r3, r2
 80019ce:	d001      	beq.n	80019d4 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80019d0:	2301      	movs	r3, #1
 80019d2:	e074      	b.n	8001abe <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	2284      	movs	r2, #132	@ 0x84
 80019d8:	2100      	movs	r1, #0
 80019da:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	2221      	movs	r2, #33	@ 0x21
 80019e0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80019e2:	f7fe ffc9 	bl	8000978 <HAL_GetTick>
 80019e6:	0003      	movs	r3, r0
 80019e8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	1dba      	adds	r2, r7, #6
 80019ee:	2150      	movs	r1, #80	@ 0x50
 80019f0:	8812      	ldrh	r2, [r2, #0]
 80019f2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	1dba      	adds	r2, r7, #6
 80019f8:	2152      	movs	r1, #82	@ 0x52
 80019fa:	8812      	ldrh	r2, [r2, #0]
 80019fc:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	689a      	ldr	r2, [r3, #8]
 8001a02:	2380      	movs	r3, #128	@ 0x80
 8001a04:	015b      	lsls	r3, r3, #5
 8001a06:	429a      	cmp	r2, r3
 8001a08:	d108      	bne.n	8001a1c <HAL_UART_Transmit+0x94>
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	691b      	ldr	r3, [r3, #16]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d104      	bne.n	8001a1c <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8001a12:	2300      	movs	r3, #0
 8001a14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	61bb      	str	r3, [r7, #24]
 8001a1a:	e003      	b.n	8001a24 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001a20:	2300      	movs	r3, #0
 8001a22:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001a24:	e02f      	b.n	8001a86 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001a26:	697a      	ldr	r2, [r7, #20]
 8001a28:	68f8      	ldr	r0, [r7, #12]
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	9300      	str	r3, [sp, #0]
 8001a2e:	0013      	movs	r3, r2
 8001a30:	2200      	movs	r2, #0
 8001a32:	2180      	movs	r1, #128	@ 0x80
 8001a34:	f000 fbb8 	bl	80021a8 <UART_WaitOnFlagUntilTimeout>
 8001a38:	1e03      	subs	r3, r0, #0
 8001a3a:	d004      	beq.n	8001a46 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	2220      	movs	r2, #32
 8001a40:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e03b      	b.n	8001abe <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8001a46:	69fb      	ldr	r3, [r7, #28]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d10b      	bne.n	8001a64 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001a4c:	69bb      	ldr	r3, [r7, #24]
 8001a4e:	881a      	ldrh	r2, [r3, #0]
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	05d2      	lsls	r2, r2, #23
 8001a56:	0dd2      	lsrs	r2, r2, #23
 8001a58:	b292      	uxth	r2, r2
 8001a5a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8001a5c:	69bb      	ldr	r3, [r7, #24]
 8001a5e:	3302      	adds	r3, #2
 8001a60:	61bb      	str	r3, [r7, #24]
 8001a62:	e007      	b.n	8001a74 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001a64:	69fb      	ldr	r3, [r7, #28]
 8001a66:	781a      	ldrb	r2, [r3, #0]
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8001a6e:	69fb      	ldr	r3, [r7, #28]
 8001a70:	3301      	adds	r3, #1
 8001a72:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	2252      	movs	r2, #82	@ 0x52
 8001a78:	5a9b      	ldrh	r3, [r3, r2]
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	3b01      	subs	r3, #1
 8001a7e:	b299      	uxth	r1, r3
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	2252      	movs	r2, #82	@ 0x52
 8001a84:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	2252      	movs	r2, #82	@ 0x52
 8001a8a:	5a9b      	ldrh	r3, [r3, r2]
 8001a8c:	b29b      	uxth	r3, r3
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d1c9      	bne.n	8001a26 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001a92:	697a      	ldr	r2, [r7, #20]
 8001a94:	68f8      	ldr	r0, [r7, #12]
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	9300      	str	r3, [sp, #0]
 8001a9a:	0013      	movs	r3, r2
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	2140      	movs	r1, #64	@ 0x40
 8001aa0:	f000 fb82 	bl	80021a8 <UART_WaitOnFlagUntilTimeout>
 8001aa4:	1e03      	subs	r3, r0, #0
 8001aa6:	d004      	beq.n	8001ab2 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	2220      	movs	r2, #32
 8001aac:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e005      	b.n	8001abe <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	2220      	movs	r2, #32
 8001ab6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	e000      	b.n	8001abe <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8001abc:	2302      	movs	r3, #2
  }
}
 8001abe:	0018      	movs	r0, r3
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	b008      	add	sp, #32
 8001ac4:	bd80      	pop	{r7, pc}
	...

08001ac8 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b08a      	sub	sp, #40	@ 0x28
 8001acc:	af02      	add	r7, sp, #8
 8001ace:	60f8      	str	r0, [r7, #12]
 8001ad0:	60b9      	str	r1, [r7, #8]
 8001ad2:	603b      	str	r3, [r7, #0]
 8001ad4:	1dbb      	adds	r3, r7, #6
 8001ad6:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	2280      	movs	r2, #128	@ 0x80
 8001adc:	589b      	ldr	r3, [r3, r2]
 8001ade:	2b20      	cmp	r3, #32
 8001ae0:	d000      	beq.n	8001ae4 <HAL_UART_Receive+0x1c>
 8001ae2:	e0bd      	b.n	8001c60 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d003      	beq.n	8001af2 <HAL_UART_Receive+0x2a>
 8001aea:	1dbb      	adds	r3, r7, #6
 8001aec:	881b      	ldrh	r3, [r3, #0]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d101      	bne.n	8001af6 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e0b5      	b.n	8001c62 <HAL_UART_Receive+0x19a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	689a      	ldr	r2, [r3, #8]
 8001afa:	2380      	movs	r3, #128	@ 0x80
 8001afc:	015b      	lsls	r3, r3, #5
 8001afe:	429a      	cmp	r2, r3
 8001b00:	d109      	bne.n	8001b16 <HAL_UART_Receive+0x4e>
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	691b      	ldr	r3, [r3, #16]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d105      	bne.n	8001b16 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001b0a:	68bb      	ldr	r3, [r7, #8]
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	4013      	ands	r3, r2
 8001b10:	d001      	beq.n	8001b16 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e0a5      	b.n	8001c62 <HAL_UART_Receive+0x19a>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	2284      	movs	r2, #132	@ 0x84
 8001b1a:	2100      	movs	r1, #0
 8001b1c:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	2280      	movs	r2, #128	@ 0x80
 8001b22:	2122      	movs	r1, #34	@ 0x22
 8001b24:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	2200      	movs	r2, #0
 8001b2a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001b2c:	f7fe ff24 	bl	8000978 <HAL_GetTick>
 8001b30:	0003      	movs	r3, r0
 8001b32:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	1dba      	adds	r2, r7, #6
 8001b38:	2158      	movs	r1, #88	@ 0x58
 8001b3a:	8812      	ldrh	r2, [r2, #0]
 8001b3c:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	1dba      	adds	r2, r7, #6
 8001b42:	215a      	movs	r1, #90	@ 0x5a
 8001b44:	8812      	ldrh	r2, [r2, #0]
 8001b46:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	689a      	ldr	r2, [r3, #8]
 8001b4c:	2380      	movs	r3, #128	@ 0x80
 8001b4e:	015b      	lsls	r3, r3, #5
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d10d      	bne.n	8001b70 <HAL_UART_Receive+0xa8>
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	691b      	ldr	r3, [r3, #16]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d104      	bne.n	8001b66 <HAL_UART_Receive+0x9e>
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	225c      	movs	r2, #92	@ 0x5c
 8001b60:	4942      	ldr	r1, [pc, #264]	@ (8001c6c <HAL_UART_Receive+0x1a4>)
 8001b62:	5299      	strh	r1, [r3, r2]
 8001b64:	e01a      	b.n	8001b9c <HAL_UART_Receive+0xd4>
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	225c      	movs	r2, #92	@ 0x5c
 8001b6a:	21ff      	movs	r1, #255	@ 0xff
 8001b6c:	5299      	strh	r1, [r3, r2]
 8001b6e:	e015      	b.n	8001b9c <HAL_UART_Receive+0xd4>
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d10d      	bne.n	8001b94 <HAL_UART_Receive+0xcc>
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	691b      	ldr	r3, [r3, #16]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d104      	bne.n	8001b8a <HAL_UART_Receive+0xc2>
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	225c      	movs	r2, #92	@ 0x5c
 8001b84:	21ff      	movs	r1, #255	@ 0xff
 8001b86:	5299      	strh	r1, [r3, r2]
 8001b88:	e008      	b.n	8001b9c <HAL_UART_Receive+0xd4>
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	225c      	movs	r2, #92	@ 0x5c
 8001b8e:	217f      	movs	r1, #127	@ 0x7f
 8001b90:	5299      	strh	r1, [r3, r2]
 8001b92:	e003      	b.n	8001b9c <HAL_UART_Receive+0xd4>
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	225c      	movs	r2, #92	@ 0x5c
 8001b98:	2100      	movs	r1, #0
 8001b9a:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8001b9c:	2312      	movs	r3, #18
 8001b9e:	18fb      	adds	r3, r7, r3
 8001ba0:	68fa      	ldr	r2, [r7, #12]
 8001ba2:	215c      	movs	r1, #92	@ 0x5c
 8001ba4:	5a52      	ldrh	r2, [r2, r1]
 8001ba6:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	689a      	ldr	r2, [r3, #8]
 8001bac:	2380      	movs	r3, #128	@ 0x80
 8001bae:	015b      	lsls	r3, r3, #5
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d108      	bne.n	8001bc6 <HAL_UART_Receive+0xfe>
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	691b      	ldr	r3, [r3, #16]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d104      	bne.n	8001bc6 <HAL_UART_Receive+0xfe>
    {
      pdata8bits  = NULL;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	61bb      	str	r3, [r7, #24]
 8001bc4:	e003      	b.n	8001bce <HAL_UART_Receive+0x106>
    }
    else
    {
      pdata8bits  = pData;
 8001bc6:	68bb      	ldr	r3, [r7, #8]
 8001bc8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8001bce:	e03b      	b.n	8001c48 <HAL_UART_Receive+0x180>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001bd0:	697a      	ldr	r2, [r7, #20]
 8001bd2:	68f8      	ldr	r0, [r7, #12]
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	9300      	str	r3, [sp, #0]
 8001bd8:	0013      	movs	r3, r2
 8001bda:	2200      	movs	r2, #0
 8001bdc:	2120      	movs	r1, #32
 8001bde:	f000 fae3 	bl	80021a8 <UART_WaitOnFlagUntilTimeout>
 8001be2:	1e03      	subs	r3, r0, #0
 8001be4:	d005      	beq.n	8001bf2 <HAL_UART_Receive+0x12a>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	2280      	movs	r2, #128	@ 0x80
 8001bea:	2120      	movs	r1, #32
 8001bec:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	e037      	b.n	8001c62 <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d10e      	bne.n	8001c16 <HAL_UART_Receive+0x14e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8001bfe:	b29b      	uxth	r3, r3
 8001c00:	2212      	movs	r2, #18
 8001c02:	18ba      	adds	r2, r7, r2
 8001c04:	8812      	ldrh	r2, [r2, #0]
 8001c06:	4013      	ands	r3, r2
 8001c08:	b29a      	uxth	r2, r3
 8001c0a:	69bb      	ldr	r3, [r7, #24]
 8001c0c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8001c0e:	69bb      	ldr	r3, [r7, #24]
 8001c10:	3302      	adds	r3, #2
 8001c12:	61bb      	str	r3, [r7, #24]
 8001c14:	e00f      	b.n	8001c36 <HAL_UART_Receive+0x16e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8001c1c:	b29b      	uxth	r3, r3
 8001c1e:	b2db      	uxtb	r3, r3
 8001c20:	2212      	movs	r2, #18
 8001c22:	18ba      	adds	r2, r7, r2
 8001c24:	8812      	ldrh	r2, [r2, #0]
 8001c26:	b2d2      	uxtb	r2, r2
 8001c28:	4013      	ands	r3, r2
 8001c2a:	b2da      	uxtb	r2, r3
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	3301      	adds	r3, #1
 8001c34:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	225a      	movs	r2, #90	@ 0x5a
 8001c3a:	5a9b      	ldrh	r3, [r3, r2]
 8001c3c:	b29b      	uxth	r3, r3
 8001c3e:	3b01      	subs	r3, #1
 8001c40:	b299      	uxth	r1, r3
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	225a      	movs	r2, #90	@ 0x5a
 8001c46:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	225a      	movs	r2, #90	@ 0x5a
 8001c4c:	5a9b      	ldrh	r3, [r3, r2]
 8001c4e:	b29b      	uxth	r3, r3
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d1bd      	bne.n	8001bd0 <HAL_UART_Receive+0x108>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	2280      	movs	r2, #128	@ 0x80
 8001c58:	2120      	movs	r1, #32
 8001c5a:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	e000      	b.n	8001c62 <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8001c60:	2302      	movs	r3, #2
  }
}
 8001c62:	0018      	movs	r0, r3
 8001c64:	46bd      	mov	sp, r7
 8001c66:	b008      	add	sp, #32
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	46c0      	nop			@ (mov r8, r8)
 8001c6c:	000001ff 	.word	0x000001ff

08001c70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b088      	sub	sp, #32
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001c78:	231e      	movs	r3, #30
 8001c7a:	18fb      	adds	r3, r7, r3
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	689a      	ldr	r2, [r3, #8]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	691b      	ldr	r3, [r3, #16]
 8001c88:	431a      	orrs	r2, r3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	695b      	ldr	r3, [r3, #20]
 8001c8e:	431a      	orrs	r2, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	69db      	ldr	r3, [r3, #28]
 8001c94:	4313      	orrs	r3, r2
 8001c96:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a8d      	ldr	r2, [pc, #564]	@ (8001ed4 <UART_SetConfig+0x264>)
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	0019      	movs	r1, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	697a      	ldr	r2, [r7, #20]
 8001caa:	430a      	orrs	r2, r1
 8001cac:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	4a88      	ldr	r2, [pc, #544]	@ (8001ed8 <UART_SetConfig+0x268>)
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	0019      	movs	r1, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	68da      	ldr	r2, [r3, #12]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	430a      	orrs	r2, r1
 8001cc4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	699b      	ldr	r3, [r3, #24]
 8001cca:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6a1b      	ldr	r3, [r3, #32]
 8001cd0:	697a      	ldr	r2, [r7, #20]
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	4a7f      	ldr	r2, [pc, #508]	@ (8001edc <UART_SetConfig+0x26c>)
 8001cde:	4013      	ands	r3, r2
 8001ce0:	0019      	movs	r1, r3
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	697a      	ldr	r2, [r7, #20]
 8001ce8:	430a      	orrs	r2, r1
 8001cea:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a7b      	ldr	r2, [pc, #492]	@ (8001ee0 <UART_SetConfig+0x270>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d127      	bne.n	8001d46 <UART_SetConfig+0xd6>
 8001cf6:	4b7b      	ldr	r3, [pc, #492]	@ (8001ee4 <UART_SetConfig+0x274>)
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfa:	2203      	movs	r2, #3
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	2b03      	cmp	r3, #3
 8001d00:	d00d      	beq.n	8001d1e <UART_SetConfig+0xae>
 8001d02:	d81b      	bhi.n	8001d3c <UART_SetConfig+0xcc>
 8001d04:	2b02      	cmp	r3, #2
 8001d06:	d014      	beq.n	8001d32 <UART_SetConfig+0xc2>
 8001d08:	d818      	bhi.n	8001d3c <UART_SetConfig+0xcc>
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d002      	beq.n	8001d14 <UART_SetConfig+0xa4>
 8001d0e:	2b01      	cmp	r3, #1
 8001d10:	d00a      	beq.n	8001d28 <UART_SetConfig+0xb8>
 8001d12:	e013      	b.n	8001d3c <UART_SetConfig+0xcc>
 8001d14:	231f      	movs	r3, #31
 8001d16:	18fb      	adds	r3, r7, r3
 8001d18:	2200      	movs	r2, #0
 8001d1a:	701a      	strb	r2, [r3, #0]
 8001d1c:	e021      	b.n	8001d62 <UART_SetConfig+0xf2>
 8001d1e:	231f      	movs	r3, #31
 8001d20:	18fb      	adds	r3, r7, r3
 8001d22:	2202      	movs	r2, #2
 8001d24:	701a      	strb	r2, [r3, #0]
 8001d26:	e01c      	b.n	8001d62 <UART_SetConfig+0xf2>
 8001d28:	231f      	movs	r3, #31
 8001d2a:	18fb      	adds	r3, r7, r3
 8001d2c:	2204      	movs	r2, #4
 8001d2e:	701a      	strb	r2, [r3, #0]
 8001d30:	e017      	b.n	8001d62 <UART_SetConfig+0xf2>
 8001d32:	231f      	movs	r3, #31
 8001d34:	18fb      	adds	r3, r7, r3
 8001d36:	2208      	movs	r2, #8
 8001d38:	701a      	strb	r2, [r3, #0]
 8001d3a:	e012      	b.n	8001d62 <UART_SetConfig+0xf2>
 8001d3c:	231f      	movs	r3, #31
 8001d3e:	18fb      	adds	r3, r7, r3
 8001d40:	2210      	movs	r2, #16
 8001d42:	701a      	strb	r2, [r3, #0]
 8001d44:	e00d      	b.n	8001d62 <UART_SetConfig+0xf2>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4a67      	ldr	r2, [pc, #412]	@ (8001ee8 <UART_SetConfig+0x278>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d104      	bne.n	8001d5a <UART_SetConfig+0xea>
 8001d50:	231f      	movs	r3, #31
 8001d52:	18fb      	adds	r3, r7, r3
 8001d54:	2200      	movs	r2, #0
 8001d56:	701a      	strb	r2, [r3, #0]
 8001d58:	e003      	b.n	8001d62 <UART_SetConfig+0xf2>
 8001d5a:	231f      	movs	r3, #31
 8001d5c:	18fb      	adds	r3, r7, r3
 8001d5e:	2210      	movs	r2, #16
 8001d60:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	69da      	ldr	r2, [r3, #28]
 8001d66:	2380      	movs	r3, #128	@ 0x80
 8001d68:	021b      	lsls	r3, r3, #8
 8001d6a:	429a      	cmp	r2, r3
 8001d6c:	d15c      	bne.n	8001e28 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8001d6e:	231f      	movs	r3, #31
 8001d70:	18fb      	adds	r3, r7, r3
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	2b08      	cmp	r3, #8
 8001d76:	d015      	beq.n	8001da4 <UART_SetConfig+0x134>
 8001d78:	dc18      	bgt.n	8001dac <UART_SetConfig+0x13c>
 8001d7a:	2b04      	cmp	r3, #4
 8001d7c:	d00d      	beq.n	8001d9a <UART_SetConfig+0x12a>
 8001d7e:	dc15      	bgt.n	8001dac <UART_SetConfig+0x13c>
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d002      	beq.n	8001d8a <UART_SetConfig+0x11a>
 8001d84:	2b02      	cmp	r3, #2
 8001d86:	d005      	beq.n	8001d94 <UART_SetConfig+0x124>
 8001d88:	e010      	b.n	8001dac <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001d8a:	f7ff fcad 	bl	80016e8 <HAL_RCC_GetPCLK1Freq>
 8001d8e:	0003      	movs	r3, r0
 8001d90:	61bb      	str	r3, [r7, #24]
        break;
 8001d92:	e012      	b.n	8001dba <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001d94:	4b55      	ldr	r3, [pc, #340]	@ (8001eec <UART_SetConfig+0x27c>)
 8001d96:	61bb      	str	r3, [r7, #24]
        break;
 8001d98:	e00f      	b.n	8001dba <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001d9a:	f7ff fc45 	bl	8001628 <HAL_RCC_GetSysClockFreq>
 8001d9e:	0003      	movs	r3, r0
 8001da0:	61bb      	str	r3, [r7, #24]
        break;
 8001da2:	e00a      	b.n	8001dba <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001da4:	2380      	movs	r3, #128	@ 0x80
 8001da6:	021b      	lsls	r3, r3, #8
 8001da8:	61bb      	str	r3, [r7, #24]
        break;
 8001daa:	e006      	b.n	8001dba <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8001dac:	2300      	movs	r3, #0
 8001dae:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001db0:	231e      	movs	r3, #30
 8001db2:	18fb      	adds	r3, r7, r3
 8001db4:	2201      	movs	r2, #1
 8001db6:	701a      	strb	r2, [r3, #0]
        break;
 8001db8:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001dba:	69bb      	ldr	r3, [r7, #24]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d100      	bne.n	8001dc2 <UART_SetConfig+0x152>
 8001dc0:	e07a      	b.n	8001eb8 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001dc2:	69bb      	ldr	r3, [r7, #24]
 8001dc4:	005a      	lsls	r2, r3, #1
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	085b      	lsrs	r3, r3, #1
 8001dcc:	18d2      	adds	r2, r2, r3
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	0019      	movs	r1, r3
 8001dd4:	0010      	movs	r0, r2
 8001dd6:	f7fe f997 	bl	8000108 <__udivsi3>
 8001dda:	0003      	movs	r3, r0
 8001ddc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	2b0f      	cmp	r3, #15
 8001de2:	d91c      	bls.n	8001e1e <UART_SetConfig+0x1ae>
 8001de4:	693a      	ldr	r2, [r7, #16]
 8001de6:	2380      	movs	r3, #128	@ 0x80
 8001de8:	025b      	lsls	r3, r3, #9
 8001dea:	429a      	cmp	r2, r3
 8001dec:	d217      	bcs.n	8001e1e <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001dee:	693b      	ldr	r3, [r7, #16]
 8001df0:	b29a      	uxth	r2, r3
 8001df2:	200e      	movs	r0, #14
 8001df4:	183b      	adds	r3, r7, r0
 8001df6:	210f      	movs	r1, #15
 8001df8:	438a      	bics	r2, r1
 8001dfa:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	085b      	lsrs	r3, r3, #1
 8001e00:	b29b      	uxth	r3, r3
 8001e02:	2207      	movs	r2, #7
 8001e04:	4013      	ands	r3, r2
 8001e06:	b299      	uxth	r1, r3
 8001e08:	183b      	adds	r3, r7, r0
 8001e0a:	183a      	adds	r2, r7, r0
 8001e0c:	8812      	ldrh	r2, [r2, #0]
 8001e0e:	430a      	orrs	r2, r1
 8001e10:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	183a      	adds	r2, r7, r0
 8001e18:	8812      	ldrh	r2, [r2, #0]
 8001e1a:	60da      	str	r2, [r3, #12]
 8001e1c:	e04c      	b.n	8001eb8 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8001e1e:	231e      	movs	r3, #30
 8001e20:	18fb      	adds	r3, r7, r3
 8001e22:	2201      	movs	r2, #1
 8001e24:	701a      	strb	r2, [r3, #0]
 8001e26:	e047      	b.n	8001eb8 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8001e28:	231f      	movs	r3, #31
 8001e2a:	18fb      	adds	r3, r7, r3
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	2b08      	cmp	r3, #8
 8001e30:	d015      	beq.n	8001e5e <UART_SetConfig+0x1ee>
 8001e32:	dc18      	bgt.n	8001e66 <UART_SetConfig+0x1f6>
 8001e34:	2b04      	cmp	r3, #4
 8001e36:	d00d      	beq.n	8001e54 <UART_SetConfig+0x1e4>
 8001e38:	dc15      	bgt.n	8001e66 <UART_SetConfig+0x1f6>
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d002      	beq.n	8001e44 <UART_SetConfig+0x1d4>
 8001e3e:	2b02      	cmp	r3, #2
 8001e40:	d005      	beq.n	8001e4e <UART_SetConfig+0x1de>
 8001e42:	e010      	b.n	8001e66 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001e44:	f7ff fc50 	bl	80016e8 <HAL_RCC_GetPCLK1Freq>
 8001e48:	0003      	movs	r3, r0
 8001e4a:	61bb      	str	r3, [r7, #24]
        break;
 8001e4c:	e012      	b.n	8001e74 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001e4e:	4b27      	ldr	r3, [pc, #156]	@ (8001eec <UART_SetConfig+0x27c>)
 8001e50:	61bb      	str	r3, [r7, #24]
        break;
 8001e52:	e00f      	b.n	8001e74 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001e54:	f7ff fbe8 	bl	8001628 <HAL_RCC_GetSysClockFreq>
 8001e58:	0003      	movs	r3, r0
 8001e5a:	61bb      	str	r3, [r7, #24]
        break;
 8001e5c:	e00a      	b.n	8001e74 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001e5e:	2380      	movs	r3, #128	@ 0x80
 8001e60:	021b      	lsls	r3, r3, #8
 8001e62:	61bb      	str	r3, [r7, #24]
        break;
 8001e64:	e006      	b.n	8001e74 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8001e66:	2300      	movs	r3, #0
 8001e68:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001e6a:	231e      	movs	r3, #30
 8001e6c:	18fb      	adds	r3, r7, r3
 8001e6e:	2201      	movs	r2, #1
 8001e70:	701a      	strb	r2, [r3, #0]
        break;
 8001e72:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8001e74:	69bb      	ldr	r3, [r7, #24]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d01e      	beq.n	8001eb8 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	085a      	lsrs	r2, r3, #1
 8001e80:	69bb      	ldr	r3, [r7, #24]
 8001e82:	18d2      	adds	r2, r2, r3
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	0019      	movs	r1, r3
 8001e8a:	0010      	movs	r0, r2
 8001e8c:	f7fe f93c 	bl	8000108 <__udivsi3>
 8001e90:	0003      	movs	r3, r0
 8001e92:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	2b0f      	cmp	r3, #15
 8001e98:	d90a      	bls.n	8001eb0 <UART_SetConfig+0x240>
 8001e9a:	693a      	ldr	r2, [r7, #16]
 8001e9c:	2380      	movs	r3, #128	@ 0x80
 8001e9e:	025b      	lsls	r3, r3, #9
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d205      	bcs.n	8001eb0 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	b29a      	uxth	r2, r3
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	60da      	str	r2, [r3, #12]
 8001eae:	e003      	b.n	8001eb8 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8001eb0:	231e      	movs	r3, #30
 8001eb2:	18fb      	adds	r3, r7, r3
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8001ec4:	231e      	movs	r3, #30
 8001ec6:	18fb      	adds	r3, r7, r3
 8001ec8:	781b      	ldrb	r3, [r3, #0]
}
 8001eca:	0018      	movs	r0, r3
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	b008      	add	sp, #32
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	46c0      	nop			@ (mov r8, r8)
 8001ed4:	ffff69f3 	.word	0xffff69f3
 8001ed8:	ffffcfff 	.word	0xffffcfff
 8001edc:	fffff4ff 	.word	0xfffff4ff
 8001ee0:	40013800 	.word	0x40013800
 8001ee4:	40021000 	.word	0x40021000
 8001ee8:	40004400 	.word	0x40004400
 8001eec:	007a1200 	.word	0x007a1200

08001ef0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001efc:	2208      	movs	r2, #8
 8001efe:	4013      	ands	r3, r2
 8001f00:	d00b      	beq.n	8001f1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	4a4a      	ldr	r2, [pc, #296]	@ (8002034 <UART_AdvFeatureConfig+0x144>)
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	0019      	movs	r1, r3
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	430a      	orrs	r2, r1
 8001f18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f1e:	2201      	movs	r2, #1
 8001f20:	4013      	ands	r3, r2
 8001f22:	d00b      	beq.n	8001f3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	4a43      	ldr	r2, [pc, #268]	@ (8002038 <UART_AdvFeatureConfig+0x148>)
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	0019      	movs	r1, r3
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	430a      	orrs	r2, r1
 8001f3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f40:	2202      	movs	r2, #2
 8001f42:	4013      	ands	r3, r2
 8001f44:	d00b      	beq.n	8001f5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	4a3b      	ldr	r2, [pc, #236]	@ (800203c <UART_AdvFeatureConfig+0x14c>)
 8001f4e:	4013      	ands	r3, r2
 8001f50:	0019      	movs	r1, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	430a      	orrs	r2, r1
 8001f5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f62:	2204      	movs	r2, #4
 8001f64:	4013      	ands	r3, r2
 8001f66:	d00b      	beq.n	8001f80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	4a34      	ldr	r2, [pc, #208]	@ (8002040 <UART_AdvFeatureConfig+0x150>)
 8001f70:	4013      	ands	r3, r2
 8001f72:	0019      	movs	r1, r3
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	430a      	orrs	r2, r1
 8001f7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f84:	2210      	movs	r2, #16
 8001f86:	4013      	ands	r3, r2
 8001f88:	d00b      	beq.n	8001fa2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	4a2c      	ldr	r2, [pc, #176]	@ (8002044 <UART_AdvFeatureConfig+0x154>)
 8001f92:	4013      	ands	r3, r2
 8001f94:	0019      	movs	r1, r3
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	430a      	orrs	r2, r1
 8001fa0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fa6:	2220      	movs	r2, #32
 8001fa8:	4013      	ands	r3, r2
 8001faa:	d00b      	beq.n	8001fc4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	4a25      	ldr	r2, [pc, #148]	@ (8002048 <UART_AdvFeatureConfig+0x158>)
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	0019      	movs	r1, r3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	430a      	orrs	r2, r1
 8001fc2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fc8:	2240      	movs	r2, #64	@ 0x40
 8001fca:	4013      	ands	r3, r2
 8001fcc:	d01d      	beq.n	800200a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	4a1d      	ldr	r2, [pc, #116]	@ (800204c <UART_AdvFeatureConfig+0x15c>)
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	0019      	movs	r1, r3
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	430a      	orrs	r2, r1
 8001fe4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001fea:	2380      	movs	r3, #128	@ 0x80
 8001fec:	035b      	lsls	r3, r3, #13
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d10b      	bne.n	800200a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	4a15      	ldr	r2, [pc, #84]	@ (8002050 <UART_AdvFeatureConfig+0x160>)
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	0019      	movs	r1, r3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	430a      	orrs	r2, r1
 8002008:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800200e:	2280      	movs	r2, #128	@ 0x80
 8002010:	4013      	ands	r3, r2
 8002012:	d00b      	beq.n	800202c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	4a0e      	ldr	r2, [pc, #56]	@ (8002054 <UART_AdvFeatureConfig+0x164>)
 800201c:	4013      	ands	r3, r2
 800201e:	0019      	movs	r1, r3
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	430a      	orrs	r2, r1
 800202a:	605a      	str	r2, [r3, #4]
  }
}
 800202c:	46c0      	nop			@ (mov r8, r8)
 800202e:	46bd      	mov	sp, r7
 8002030:	b002      	add	sp, #8
 8002032:	bd80      	pop	{r7, pc}
 8002034:	ffff7fff 	.word	0xffff7fff
 8002038:	fffdffff 	.word	0xfffdffff
 800203c:	fffeffff 	.word	0xfffeffff
 8002040:	fffbffff 	.word	0xfffbffff
 8002044:	ffffefff 	.word	0xffffefff
 8002048:	ffffdfff 	.word	0xffffdfff
 800204c:	ffefffff 	.word	0xffefffff
 8002050:	ff9fffff 	.word	0xff9fffff
 8002054:	fff7ffff 	.word	0xfff7ffff

08002058 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b092      	sub	sp, #72	@ 0x48
 800205c:	af02      	add	r7, sp, #8
 800205e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2284      	movs	r2, #132	@ 0x84
 8002064:	2100      	movs	r1, #0
 8002066:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002068:	f7fe fc86 	bl	8000978 <HAL_GetTick>
 800206c:	0003      	movs	r3, r0
 800206e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	2208      	movs	r2, #8
 8002078:	4013      	ands	r3, r2
 800207a:	2b08      	cmp	r3, #8
 800207c:	d12c      	bne.n	80020d8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800207e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002080:	2280      	movs	r2, #128	@ 0x80
 8002082:	0391      	lsls	r1, r2, #14
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	4a46      	ldr	r2, [pc, #280]	@ (80021a0 <UART_CheckIdleState+0x148>)
 8002088:	9200      	str	r2, [sp, #0]
 800208a:	2200      	movs	r2, #0
 800208c:	f000 f88c 	bl	80021a8 <UART_WaitOnFlagUntilTimeout>
 8002090:	1e03      	subs	r3, r0, #0
 8002092:	d021      	beq.n	80020d8 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002094:	f3ef 8310 	mrs	r3, PRIMASK
 8002098:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800209a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800209c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800209e:	2301      	movs	r3, #1
 80020a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020a4:	f383 8810 	msr	PRIMASK, r3
}
 80020a8:	46c0      	nop			@ (mov r8, r8)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	2180      	movs	r1, #128	@ 0x80
 80020b6:	438a      	bics	r2, r1
 80020b8:	601a      	str	r2, [r3, #0]
 80020ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020c0:	f383 8810 	msr	PRIMASK, r3
}
 80020c4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2220      	movs	r2, #32
 80020ca:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2278      	movs	r2, #120	@ 0x78
 80020d0:	2100      	movs	r1, #0
 80020d2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80020d4:	2303      	movs	r3, #3
 80020d6:	e05f      	b.n	8002198 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	2204      	movs	r2, #4
 80020e0:	4013      	ands	r3, r2
 80020e2:	2b04      	cmp	r3, #4
 80020e4:	d146      	bne.n	8002174 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80020e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80020e8:	2280      	movs	r2, #128	@ 0x80
 80020ea:	03d1      	lsls	r1, r2, #15
 80020ec:	6878      	ldr	r0, [r7, #4]
 80020ee:	4a2c      	ldr	r2, [pc, #176]	@ (80021a0 <UART_CheckIdleState+0x148>)
 80020f0:	9200      	str	r2, [sp, #0]
 80020f2:	2200      	movs	r2, #0
 80020f4:	f000 f858 	bl	80021a8 <UART_WaitOnFlagUntilTimeout>
 80020f8:	1e03      	subs	r3, r0, #0
 80020fa:	d03b      	beq.n	8002174 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80020fc:	f3ef 8310 	mrs	r3, PRIMASK
 8002100:	60fb      	str	r3, [r7, #12]
  return(result);
 8002102:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002104:	637b      	str	r3, [r7, #52]	@ 0x34
 8002106:	2301      	movs	r3, #1
 8002108:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	f383 8810 	msr	PRIMASK, r3
}
 8002110:	46c0      	nop			@ (mov r8, r8)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4921      	ldr	r1, [pc, #132]	@ (80021a4 <UART_CheckIdleState+0x14c>)
 800211e:	400a      	ands	r2, r1
 8002120:	601a      	str	r2, [r3, #0]
 8002122:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002124:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	f383 8810 	msr	PRIMASK, r3
}
 800212c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800212e:	f3ef 8310 	mrs	r3, PRIMASK
 8002132:	61bb      	str	r3, [r7, #24]
  return(result);
 8002134:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002136:	633b      	str	r3, [r7, #48]	@ 0x30
 8002138:	2301      	movs	r3, #1
 800213a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	f383 8810 	msr	PRIMASK, r3
}
 8002142:	46c0      	nop			@ (mov r8, r8)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	689a      	ldr	r2, [r3, #8]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2101      	movs	r1, #1
 8002150:	438a      	bics	r2, r1
 8002152:	609a      	str	r2, [r3, #8]
 8002154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002156:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002158:	6a3b      	ldr	r3, [r7, #32]
 800215a:	f383 8810 	msr	PRIMASK, r3
}
 800215e:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2280      	movs	r2, #128	@ 0x80
 8002164:	2120      	movs	r1, #32
 8002166:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2278      	movs	r2, #120	@ 0x78
 800216c:	2100      	movs	r1, #0
 800216e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002170:	2303      	movs	r3, #3
 8002172:	e011      	b.n	8002198 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2220      	movs	r2, #32
 8002178:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2280      	movs	r2, #128	@ 0x80
 800217e:	2120      	movs	r1, #32
 8002180:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2200      	movs	r2, #0
 8002186:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2200      	movs	r2, #0
 800218c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2278      	movs	r2, #120	@ 0x78
 8002192:	2100      	movs	r1, #0
 8002194:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002196:	2300      	movs	r3, #0
}
 8002198:	0018      	movs	r0, r3
 800219a:	46bd      	mov	sp, r7
 800219c:	b010      	add	sp, #64	@ 0x40
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	01ffffff 	.word	0x01ffffff
 80021a4:	fffffedf 	.word	0xfffffedf

080021a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b084      	sub	sp, #16
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	60f8      	str	r0, [r7, #12]
 80021b0:	60b9      	str	r1, [r7, #8]
 80021b2:	603b      	str	r3, [r7, #0]
 80021b4:	1dfb      	adds	r3, r7, #7
 80021b6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80021b8:	e051      	b.n	800225e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021ba:	69bb      	ldr	r3, [r7, #24]
 80021bc:	3301      	adds	r3, #1
 80021be:	d04e      	beq.n	800225e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021c0:	f7fe fbda 	bl	8000978 <HAL_GetTick>
 80021c4:	0002      	movs	r2, r0
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	1ad3      	subs	r3, r2, r3
 80021ca:	69ba      	ldr	r2, [r7, #24]
 80021cc:	429a      	cmp	r2, r3
 80021ce:	d302      	bcc.n	80021d6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80021d0:	69bb      	ldr	r3, [r7, #24]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d101      	bne.n	80021da <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e051      	b.n	800227e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	2204      	movs	r2, #4
 80021e2:	4013      	ands	r3, r2
 80021e4:	d03b      	beq.n	800225e <UART_WaitOnFlagUntilTimeout+0xb6>
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	2b80      	cmp	r3, #128	@ 0x80
 80021ea:	d038      	beq.n	800225e <UART_WaitOnFlagUntilTimeout+0xb6>
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	2b40      	cmp	r3, #64	@ 0x40
 80021f0:	d035      	beq.n	800225e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	69db      	ldr	r3, [r3, #28]
 80021f8:	2208      	movs	r2, #8
 80021fa:	4013      	ands	r3, r2
 80021fc:	2b08      	cmp	r3, #8
 80021fe:	d111      	bne.n	8002224 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2208      	movs	r2, #8
 8002206:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	0018      	movs	r0, r3
 800220c:	f000 f83c 	bl	8002288 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	2284      	movs	r2, #132	@ 0x84
 8002214:	2108      	movs	r1, #8
 8002216:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	2278      	movs	r2, #120	@ 0x78
 800221c:	2100      	movs	r1, #0
 800221e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	e02c      	b.n	800227e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	69da      	ldr	r2, [r3, #28]
 800222a:	2380      	movs	r3, #128	@ 0x80
 800222c:	011b      	lsls	r3, r3, #4
 800222e:	401a      	ands	r2, r3
 8002230:	2380      	movs	r3, #128	@ 0x80
 8002232:	011b      	lsls	r3, r3, #4
 8002234:	429a      	cmp	r2, r3
 8002236:	d112      	bne.n	800225e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	2280      	movs	r2, #128	@ 0x80
 800223e:	0112      	lsls	r2, r2, #4
 8002240:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	0018      	movs	r0, r3
 8002246:	f000 f81f 	bl	8002288 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	2284      	movs	r2, #132	@ 0x84
 800224e:	2120      	movs	r1, #32
 8002250:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	2278      	movs	r2, #120	@ 0x78
 8002256:	2100      	movs	r1, #0
 8002258:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800225a:	2303      	movs	r3, #3
 800225c:	e00f      	b.n	800227e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	69db      	ldr	r3, [r3, #28]
 8002264:	68ba      	ldr	r2, [r7, #8]
 8002266:	4013      	ands	r3, r2
 8002268:	68ba      	ldr	r2, [r7, #8]
 800226a:	1ad3      	subs	r3, r2, r3
 800226c:	425a      	negs	r2, r3
 800226e:	4153      	adcs	r3, r2
 8002270:	b2db      	uxtb	r3, r3
 8002272:	001a      	movs	r2, r3
 8002274:	1dfb      	adds	r3, r7, #7
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	429a      	cmp	r2, r3
 800227a:	d09e      	beq.n	80021ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800227c:	2300      	movs	r3, #0
}
 800227e:	0018      	movs	r0, r3
 8002280:	46bd      	mov	sp, r7
 8002282:	b004      	add	sp, #16
 8002284:	bd80      	pop	{r7, pc}
	...

08002288 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b08e      	sub	sp, #56	@ 0x38
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002290:	f3ef 8310 	mrs	r3, PRIMASK
 8002294:	617b      	str	r3, [r7, #20]
  return(result);
 8002296:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002298:	637b      	str	r3, [r7, #52]	@ 0x34
 800229a:	2301      	movs	r3, #1
 800229c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800229e:	69bb      	ldr	r3, [r7, #24]
 80022a0:	f383 8810 	msr	PRIMASK, r3
}
 80022a4:	46c0      	nop			@ (mov r8, r8)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4926      	ldr	r1, [pc, #152]	@ (800234c <UART_EndRxTransfer+0xc4>)
 80022b2:	400a      	ands	r2, r1
 80022b4:	601a      	str	r2, [r3, #0]
 80022b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022b8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	f383 8810 	msr	PRIMASK, r3
}
 80022c0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022c2:	f3ef 8310 	mrs	r3, PRIMASK
 80022c6:	623b      	str	r3, [r7, #32]
  return(result);
 80022c8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80022cc:	2301      	movs	r3, #1
 80022ce:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022d2:	f383 8810 	msr	PRIMASK, r3
}
 80022d6:	46c0      	nop			@ (mov r8, r8)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	689a      	ldr	r2, [r3, #8]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	2101      	movs	r1, #1
 80022e4:	438a      	bics	r2, r1
 80022e6:	609a      	str	r2, [r3, #8]
 80022e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022ee:	f383 8810 	msr	PRIMASK, r3
}
 80022f2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d118      	bne.n	800232e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022fc:	f3ef 8310 	mrs	r3, PRIMASK
 8002300:	60bb      	str	r3, [r7, #8]
  return(result);
 8002302:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002304:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002306:	2301      	movs	r3, #1
 8002308:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	f383 8810 	msr	PRIMASK, r3
}
 8002310:	46c0      	nop			@ (mov r8, r8)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2110      	movs	r1, #16
 800231e:	438a      	bics	r2, r1
 8002320:	601a      	str	r2, [r3, #0]
 8002322:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002324:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	f383 8810 	msr	PRIMASK, r3
}
 800232c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2280      	movs	r2, #128	@ 0x80
 8002332:	2120      	movs	r1, #32
 8002334:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2200      	movs	r2, #0
 800233a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2200      	movs	r2, #0
 8002340:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002342:	46c0      	nop			@ (mov r8, r8)
 8002344:	46bd      	mov	sp, r7
 8002346:	b00e      	add	sp, #56	@ 0x38
 8002348:	bd80      	pop	{r7, pc}
 800234a:	46c0      	nop			@ (mov r8, r8)
 800234c:	fffffedf 	.word	0xfffffedf

08002350 <DS18B20_Init>:
void uart_initt(uint32_t baud);



uint8_t DS18B20_Init(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
//    }
//
//        return 1; //  presence pulse detected


        uint8_t ResetByte = 0xF0, PresenceByte;
 8002356:	1dfb      	adds	r3, r7, #7
 8002358:	22f0      	movs	r2, #240	@ 0xf0
 800235a:	701a      	strb	r2, [r3, #0]
        uart_initt(9600);
 800235c:	2396      	movs	r3, #150	@ 0x96
 800235e:	019b      	lsls	r3, r3, #6
 8002360:	0018      	movs	r0, r3
 8002362:	f000 f8dd 	bl	8002520 <uart_initt>
           // Send reset pulse (0xF0)
           HAL_UART_Transmit(&huart1, &ResetByte, 1, 1);
 8002366:	1df9      	adds	r1, r7, #7
 8002368:	480e      	ldr	r0, [pc, #56]	@ (80023a4 <DS18B20_Init+0x54>)
 800236a:	2301      	movs	r3, #1
 800236c:	2201      	movs	r2, #1
 800236e:	f7ff fb0b 	bl	8001988 <HAL_UART_Transmit>
           // Wait for the presence pulse
           HAL_UART_Receive(&huart1, &PresenceByte, 1, 1);
 8002372:	1db9      	adds	r1, r7, #6
 8002374:	480b      	ldr	r0, [pc, #44]	@ (80023a4 <DS18B20_Init+0x54>)
 8002376:	2301      	movs	r3, #1
 8002378:	2201      	movs	r2, #1
 800237a:	f7ff fba5 	bl	8001ac8 <HAL_UART_Receive>
           uart_initt(115200);
 800237e:	23e1      	movs	r3, #225	@ 0xe1
 8002380:	025b      	lsls	r3, r3, #9
 8002382:	0018      	movs	r0, r3
 8002384:	f000 f8cc 	bl	8002520 <uart_initt>

           // Check presence pulse
           if (PresenceByte != ResetByte){
 8002388:	1dbb      	adds	r3, r7, #6
 800238a:	781a      	ldrb	r2, [r3, #0]
 800238c:	1dfb      	adds	r3, r7, #7
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	429a      	cmp	r2, r3
 8002392:	d001      	beq.n	8002398 <DS18B20_Init+0x48>
               return 1; // Presence pulse detected
 8002394:	2301      	movs	r3, #1
 8002396:	e000      	b.n	800239a <DS18B20_Init+0x4a>
           }
           else{
               return 0; // No presence pulse detected
 8002398:	2300      	movs	r3, #0
           }


}
 800239a:	0018      	movs	r0, r3
 800239c:	46bd      	mov	sp, r7
 800239e:	b002      	add	sp, #8
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	46c0      	nop			@ (mov r8, r8)
 80023a4:	20000028 	.word	0x20000028

080023a8 <DS18B20_ReadBit>:

 uint8_t DS18B20_ReadBit(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b082      	sub	sp, #8
 80023ac:	af00      	add	r7, sp, #0
    uint8_t ReadBitCMD = 0xFF;
 80023ae:	1dfb      	adds	r3, r7, #7
 80023b0:	22ff      	movs	r2, #255	@ 0xff
 80023b2:	701a      	strb	r2, [r3, #0]
    uint8_t RxBit;

    // Send Read Bit CMD
    HAL_UART_Transmit(&huart1, &ReadBitCMD, 1, 1);
 80023b4:	1df9      	adds	r1, r7, #7
 80023b6:	480a      	ldr	r0, [pc, #40]	@ (80023e0 <DS18B20_ReadBit+0x38>)
 80023b8:	2301      	movs	r3, #1
 80023ba:	2201      	movs	r2, #1
 80023bc:	f7ff fae4 	bl	8001988 <HAL_UART_Transmit>
    // Receive The Bit
    HAL_UART_Receive(&huart1, &RxBit, 1, 1);
 80023c0:	1db9      	adds	r1, r7, #6
 80023c2:	4807      	ldr	r0, [pc, #28]	@ (80023e0 <DS18B20_ReadBit+0x38>)
 80023c4:	2301      	movs	r3, #1
 80023c6:	2201      	movs	r2, #1
 80023c8:	f7ff fb7e 	bl	8001ac8 <HAL_UART_Receive>

    return (RxBit & 0x01);
 80023cc:	1dbb      	adds	r3, r7, #6
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	2201      	movs	r2, #1
 80023d2:	4013      	ands	r3, r2
 80023d4:	b2db      	uxtb	r3, r3
//
//      return (RxBit & 0x01);



}
 80023d6:	0018      	movs	r0, r3
 80023d8:	46bd      	mov	sp, r7
 80023da:	b002      	add	sp, #8
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	46c0      	nop			@ (mov r8, r8)
 80023e0:	20000028 	.word	0x20000028

080023e4 <DS18B20_ReadByte>:

 uint8_t DS18B20_ReadByte(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
    uint8_t RxByte = 0;
 80023ea:	1dfb      	adds	r3, r7, #7
 80023ec:	2200      	movs	r2, #0
 80023ee:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 8; i++)
 80023f0:	1dbb      	adds	r3, r7, #6
 80023f2:	2200      	movs	r2, #0
 80023f4:	701a      	strb	r2, [r3, #0]
 80023f6:	e014      	b.n	8002422 <DS18B20_ReadByte+0x3e>
    {
        RxByte >>= 1;
 80023f8:	1dfb      	adds	r3, r7, #7
 80023fa:	1dfa      	adds	r2, r7, #7
 80023fc:	7812      	ldrb	r2, [r2, #0]
 80023fe:	0852      	lsrs	r2, r2, #1
 8002400:	701a      	strb	r2, [r3, #0]
        if (DS18B20_ReadBit())
 8002402:	f7ff ffd1 	bl	80023a8 <DS18B20_ReadBit>
 8002406:	1e03      	subs	r3, r0, #0
 8002408:	d006      	beq.n	8002418 <DS18B20_ReadByte+0x34>
        {
            RxByte |= 0x80;
 800240a:	1dfb      	adds	r3, r7, #7
 800240c:	1dfa      	adds	r2, r7, #7
 800240e:	7812      	ldrb	r2, [r2, #0]
 8002410:	2180      	movs	r1, #128	@ 0x80
 8002412:	4249      	negs	r1, r1
 8002414:	430a      	orrs	r2, r1
 8002416:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 8; i++)
 8002418:	1dbb      	adds	r3, r7, #6
 800241a:	781a      	ldrb	r2, [r3, #0]
 800241c:	1dbb      	adds	r3, r7, #6
 800241e:	3201      	adds	r2, #1
 8002420:	701a      	strb	r2, [r3, #0]
 8002422:	1dbb      	adds	r3, r7, #6
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	2b07      	cmp	r3, #7
 8002428:	d9e6      	bls.n	80023f8 <DS18B20_ReadByte+0x14>
        }
    }
    return RxByte;
 800242a:	1dfb      	adds	r3, r7, #7
 800242c:	781b      	ldrb	r3, [r3, #0]
//    }
//    return RxByte;



}
 800242e:	0018      	movs	r0, r3
 8002430:	46bd      	mov	sp, r7
 8002432:	b002      	add	sp, #8
 8002434:	bd80      	pop	{r7, pc}
	...

08002438 <DS18B20_WriteByte>:

 void DS18B20_WriteByte(uint8_t data)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b086      	sub	sp, #24
 800243c:	af00      	add	r7, sp, #0
 800243e:	0002      	movs	r2, r0
 8002440:	1dfb      	adds	r3, r7, #7
 8002442:	701a      	strb	r2, [r3, #0]
    uint8_t TxBuffer[8];
    for (int i=0; i<8; i++)
 8002444:	2300      	movs	r3, #0
 8002446:	617b      	str	r3, [r7, #20]
 8002448:	e017      	b.n	800247a <DS18B20_WriteByte+0x42>
    {
      if ((data & (1<<i)) != 0){
 800244a:	1dfb      	adds	r3, r7, #7
 800244c:	781a      	ldrb	r2, [r3, #0]
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	411a      	asrs	r2, r3
 8002452:	0013      	movs	r3, r2
 8002454:	2201      	movs	r2, #1
 8002456:	4013      	ands	r3, r2
 8002458:	d006      	beq.n	8002468 <DS18B20_WriteByte+0x30>
          TxBuffer[i] = 0xFF;
 800245a:	230c      	movs	r3, #12
 800245c:	18fa      	adds	r2, r7, r3
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	18d3      	adds	r3, r2, r3
 8002462:	22ff      	movs	r2, #255	@ 0xff
 8002464:	701a      	strb	r2, [r3, #0]
 8002466:	e005      	b.n	8002474 <DS18B20_WriteByte+0x3c>
      }
      else{
          TxBuffer[i] = 0;
 8002468:	230c      	movs	r3, #12
 800246a:	18fa      	adds	r2, r7, r3
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	18d3      	adds	r3, r2, r3
 8002470:	2200      	movs	r2, #0
 8002472:	701a      	strb	r2, [r3, #0]
    for (int i=0; i<8; i++)
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	3301      	adds	r3, #1
 8002478:	617b      	str	r3, [r7, #20]
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	2b07      	cmp	r3, #7
 800247e:	dde4      	ble.n	800244a <DS18B20_WriteByte+0x12>
      }
    }
    HAL_UART_Transmit(&huart1, TxBuffer, 8, 10);
 8002480:	230c      	movs	r3, #12
 8002482:	18f9      	adds	r1, r7, r3
 8002484:	4804      	ldr	r0, [pc, #16]	@ (8002498 <DS18B20_WriteByte+0x60>)
 8002486:	230a      	movs	r3, #10
 8002488:	2208      	movs	r2, #8
 800248a:	f7ff fa7d 	bl	8001988 <HAL_UART_Transmit>
//          }
//        }
//        HAL_UART_Transmit(&huart1, TxBuffer, 8, 10);


}
 800248e:	46c0      	nop			@ (mov r8, r8)
 8002490:	46bd      	mov	sp, r7
 8002492:	b006      	add	sp, #24
 8002494:	bd80      	pop	{r7, pc}
 8002496:	46c0      	nop			@ (mov r8, r8)
 8002498:	20000028 	.word	0x20000028

0800249c <DS18B20_SampleTemp>:

void DS18B20_SampleTemp(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
	DS18B20_Init();
 80024a0:	f7ff ff56 	bl	8002350 <DS18B20_Init>
    DS18B20_WriteByte(skip_rom_command);  // Skip ROM   (ROM-CMD)
 80024a4:	20cc      	movs	r0, #204	@ 0xcc
 80024a6:	f7ff ffc7 	bl	8002438 <DS18B20_WriteByte>
     DS18B20_WriteByte(convert_temprature_value);  // Convert T  (F-CMD)
 80024aa:	2044      	movs	r0, #68	@ 0x44
 80024ac:	f7ff ffc4 	bl	8002438 <DS18B20_WriteByte>
//         DS18B20_Init();
//         DS18B20_WriteByte(0xCC);  // Skip ROM   (ROM-CMD)
//         DS18B20_WriteByte(0x44);  // Convert T  (F-CMD)


}
 80024b0:	46c0      	nop			@ (mov r8, r8)
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}

080024b6 <DS18B20_ReadTemp>:

float DS18B20_ReadTemp(void)
{
 80024b6:	b590      	push	{r4, r7, lr}
 80024b8:	b083      	sub	sp, #12
 80024ba:	af00      	add	r7, sp, #0
    uint8_t Temp_LSB, Temp_MSB;
    int16_t Temp = 0;
 80024bc:	1dbb      	adds	r3, r7, #6
 80024be:	2200      	movs	r2, #0
 80024c0:	801a      	strh	r2, [r3, #0]
    float Temperature;

    DS18B20_Init();
 80024c2:	f7ff ff45 	bl	8002350 <DS18B20_Init>
    DS18B20_WriteByte(skip_rom_command);  // Skip ROM         (ROM-CMD)
 80024c6:	20cc      	movs	r0, #204	@ 0xcc
 80024c8:	f7ff ffb6 	bl	8002438 <DS18B20_WriteByte>
    DS18B20_WriteByte(read_skratch_pad);  // Read Scratchpad  (F-CMD)
 80024cc:	20be      	movs	r0, #190	@ 0xbe
 80024ce:	f7ff ffb3 	bl	8002438 <DS18B20_WriteByte>
    Temp_LSB = DS18B20_ReadByte();
 80024d2:	1d7c      	adds	r4, r7, #5
 80024d4:	f7ff ff86 	bl	80023e4 <DS18B20_ReadByte>
 80024d8:	0003      	movs	r3, r0
 80024da:	7023      	strb	r3, [r4, #0]
    Temp_MSB = DS18B20_ReadByte();
 80024dc:	1d3c      	adds	r4, r7, #4
 80024de:	f7ff ff81 	bl	80023e4 <DS18B20_ReadByte>
 80024e2:	0003      	movs	r3, r0
 80024e4:	7023      	strb	r3, [r4, #0]
    Temp = ((Temp_MSB<<8))|Temp_LSB;
 80024e6:	1d3b      	adds	r3, r7, #4
 80024e8:	781b      	ldrb	r3, [r3, #0]
 80024ea:	021b      	lsls	r3, r3, #8
 80024ec:	b219      	sxth	r1, r3
 80024ee:	1d7b      	adds	r3, r7, #5
 80024f0:	781b      	ldrb	r3, [r3, #0]
 80024f2:	b21a      	sxth	r2, r3
 80024f4:	1dbb      	adds	r3, r7, #6
 80024f6:	430a      	orrs	r2, r1
 80024f8:	801a      	strh	r2, [r3, #0]
    Temperature = (float)Temp/16.0;
 80024fa:	1dbb      	adds	r3, r7, #6
 80024fc:	2200      	movs	r2, #0
 80024fe:	5e9b      	ldrsh	r3, [r3, r2]
 8002500:	0018      	movs	r0, r3
 8002502:	f7fd ffad 	bl	8000460 <__aeabi_i2f>
 8002506:	1c03      	adds	r3, r0, #0
 8002508:	2183      	movs	r1, #131	@ 0x83
 800250a:	05c9      	lsls	r1, r1, #23
 800250c:	1c18      	adds	r0, r3, #0
 800250e:	f7fd fe87 	bl	8000220 <__aeabi_fdiv>
 8002512:	1c03      	adds	r3, r0, #0
 8002514:	603b      	str	r3, [r7, #0]

    return Temperature;
 8002516:	683b      	ldr	r3, [r7, #0]





}
 8002518:	1c18      	adds	r0, r3, #0
 800251a:	46bd      	mov	sp, r7
 800251c:	b003      	add	sp, #12
 800251e:	bd90      	pop	{r4, r7, pc}

08002520 <uart_initt>:

void uart_initt(uint32_t baud)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b082      	sub	sp, #8
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]

	  huart1.Instance = USART1;
 8002528:	4b14      	ldr	r3, [pc, #80]	@ (800257c <uart_initt+0x5c>)
 800252a:	4a15      	ldr	r2, [pc, #84]	@ (8002580 <uart_initt+0x60>)
 800252c:	601a      	str	r2, [r3, #0]
	  huart1.Init.BaudRate = baud;
 800252e:	4b13      	ldr	r3, [pc, #76]	@ (800257c <uart_initt+0x5c>)
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	605a      	str	r2, [r3, #4]
	  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002534:	4b11      	ldr	r3, [pc, #68]	@ (800257c <uart_initt+0x5c>)
 8002536:	2200      	movs	r2, #0
 8002538:	609a      	str	r2, [r3, #8]
	  huart1.Init.StopBits = UART_STOPBITS_1;
 800253a:	4b10      	ldr	r3, [pc, #64]	@ (800257c <uart_initt+0x5c>)
 800253c:	2200      	movs	r2, #0
 800253e:	60da      	str	r2, [r3, #12]
	  huart1.Init.Parity = UART_PARITY_NONE;
 8002540:	4b0e      	ldr	r3, [pc, #56]	@ (800257c <uart_initt+0x5c>)
 8002542:	2200      	movs	r2, #0
 8002544:	611a      	str	r2, [r3, #16]
	  huart1.Init.Mode = UART_MODE_TX_RX;
 8002546:	4b0d      	ldr	r3, [pc, #52]	@ (800257c <uart_initt+0x5c>)
 8002548:	220c      	movs	r2, #12
 800254a:	615a      	str	r2, [r3, #20]
	  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800254c:	4b0b      	ldr	r3, [pc, #44]	@ (800257c <uart_initt+0x5c>)
 800254e:	2200      	movs	r2, #0
 8002550:	619a      	str	r2, [r3, #24]
	  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002552:	4b0a      	ldr	r3, [pc, #40]	@ (800257c <uart_initt+0x5c>)
 8002554:	2200      	movs	r2, #0
 8002556:	61da      	str	r2, [r3, #28]
	  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002558:	4b08      	ldr	r3, [pc, #32]	@ (800257c <uart_initt+0x5c>)
 800255a:	2200      	movs	r2, #0
 800255c:	621a      	str	r2, [r3, #32]
	  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800255e:	4b07      	ldr	r3, [pc, #28]	@ (800257c <uart_initt+0x5c>)
 8002560:	2200      	movs	r2, #0
 8002562:	625a      	str	r2, [r3, #36]	@ 0x24
	  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 8002564:	4b05      	ldr	r3, [pc, #20]	@ (800257c <uart_initt+0x5c>)
 8002566:	0018      	movs	r0, r3
 8002568:	f7ff f9b2 	bl	80018d0 <HAL_HalfDuplex_Init>
 800256c:	1e03      	subs	r3, r0, #0
 800256e:	d000      	beq.n	8002572 <uart_initt+0x52>
	  {

	   //  Error_Handler();
		  __asm__("NOP");
 8002570:	46c0      	nop			@ (mov r8, r8)
	  }

}
 8002572:	46c0      	nop			@ (mov r8, r8)
 8002574:	46bd      	mov	sp, r7
 8002576:	b002      	add	sp, #8
 8002578:	bd80      	pop	{r7, pc}
 800257a:	46c0      	nop			@ (mov r8, r8)
 800257c:	20000028 	.word	0x20000028
 8002580:	40013800 	.word	0x40013800

08002584 <memset>:
 8002584:	0003      	movs	r3, r0
 8002586:	1882      	adds	r2, r0, r2
 8002588:	4293      	cmp	r3, r2
 800258a:	d100      	bne.n	800258e <memset+0xa>
 800258c:	4770      	bx	lr
 800258e:	7019      	strb	r1, [r3, #0]
 8002590:	3301      	adds	r3, #1
 8002592:	e7f9      	b.n	8002588 <memset+0x4>

08002594 <__libc_init_array>:
 8002594:	b570      	push	{r4, r5, r6, lr}
 8002596:	2600      	movs	r6, #0
 8002598:	4c0c      	ldr	r4, [pc, #48]	@ (80025cc <__libc_init_array+0x38>)
 800259a:	4d0d      	ldr	r5, [pc, #52]	@ (80025d0 <__libc_init_array+0x3c>)
 800259c:	1b64      	subs	r4, r4, r5
 800259e:	10a4      	asrs	r4, r4, #2
 80025a0:	42a6      	cmp	r6, r4
 80025a2:	d109      	bne.n	80025b8 <__libc_init_array+0x24>
 80025a4:	2600      	movs	r6, #0
 80025a6:	f000 f819 	bl	80025dc <_init>
 80025aa:	4c0a      	ldr	r4, [pc, #40]	@ (80025d4 <__libc_init_array+0x40>)
 80025ac:	4d0a      	ldr	r5, [pc, #40]	@ (80025d8 <__libc_init_array+0x44>)
 80025ae:	1b64      	subs	r4, r4, r5
 80025b0:	10a4      	asrs	r4, r4, #2
 80025b2:	42a6      	cmp	r6, r4
 80025b4:	d105      	bne.n	80025c2 <__libc_init_array+0x2e>
 80025b6:	bd70      	pop	{r4, r5, r6, pc}
 80025b8:	00b3      	lsls	r3, r6, #2
 80025ba:	58eb      	ldr	r3, [r5, r3]
 80025bc:	4798      	blx	r3
 80025be:	3601      	adds	r6, #1
 80025c0:	e7ee      	b.n	80025a0 <__libc_init_array+0xc>
 80025c2:	00b3      	lsls	r3, r6, #2
 80025c4:	58eb      	ldr	r3, [r5, r3]
 80025c6:	4798      	blx	r3
 80025c8:	3601      	adds	r6, #1
 80025ca:	e7f2      	b.n	80025b2 <__libc_init_array+0x1e>
 80025cc:	080026a8 	.word	0x080026a8
 80025d0:	080026a8 	.word	0x080026a8
 80025d4:	080026ac 	.word	0x080026ac
 80025d8:	080026a8 	.word	0x080026a8

080025dc <_init>:
 80025dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025de:	46c0      	nop			@ (mov r8, r8)
 80025e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025e2:	bc08      	pop	{r3}
 80025e4:	469e      	mov	lr, r3
 80025e6:	4770      	bx	lr

080025e8 <_fini>:
 80025e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025ea:	46c0      	nop			@ (mov r8, r8)
 80025ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025ee:	bc08      	pop	{r3}
 80025f0:	469e      	mov	lr, r3
 80025f2:	4770      	bx	lr
