# Cache-Design-VERILOG
design of a memory sub system with cache memory

## Specifications
  1. Size                  - 512kB
  2. Mappping              - Direct Mapping
  3. Write Policy          - Write Through
  4. Cache Line Size       - 8 words
  5. No of Cache Lines     - 64
  6. Replacement Algorithm - None
  
