
odom_node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006528  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000524  08006634  08006634  00016634  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000104  08006b58  08006b58  00016b58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000188  08006c5c  08006c5c  00016c5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000008  08006de4  08006de4  00016de4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  08006dec  08006dec  00016dec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         0000051c  20000000  08006df0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          0000029c  2000051c  0800730c  0002051c  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  200007b8  0800730c  000207b8  2**0
                  ALLOC
 10 .ARM.attributes 00000029  00000000  00000000  0002051c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001b311  00000000  00000000  00020545  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000371c  00000000  00000000  0003b856  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00006c54  00000000  00000000  0003ef72  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b48  00000000  00000000  00045bc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000da0  00000000  00000000  00046710  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00006983  00000000  00000000  000474b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00005643  00000000  00000000  0004de33  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00053476  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000035cc  00000000  00000000  000534f4  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stab         0000003c  00000000  00000000  00056ac0  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stabstr      00000076  00000000  00000000  00056afc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000051c 	.word	0x2000051c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800661c 	.word	0x0800661c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000520 	.word	0x20000520
 8000148:	0800661c 	.word	0x0800661c

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	bf14      	ite	ne
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e720      	b.n	80002a4 <__adddf3+0x138>
 8000462:	bf00      	nop

08000464 <__aeabi_ul2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f04f 0500 	mov.w	r5, #0
 8000472:	e00a      	b.n	800048a <__aeabi_l2d+0x16>

08000474 <__aeabi_l2d>:
 8000474:	ea50 0201 	orrs.w	r2, r0, r1
 8000478:	bf08      	it	eq
 800047a:	4770      	bxeq	lr
 800047c:	b530      	push	{r4, r5, lr}
 800047e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000482:	d502      	bpl.n	800048a <__aeabi_l2d+0x16>
 8000484:	4240      	negs	r0, r0
 8000486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000496:	f43f aedc 	beq.w	8000252 <__adddf3+0xe6>
 800049a:	f04f 0203 	mov.w	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b2:	f1c2 0320 	rsb	r3, r2, #32
 80004b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ba:	fa20 f002 	lsr.w	r0, r0, r2
 80004be:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c2:	ea40 000e 	orr.w	r0, r0, lr
 80004c6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ca:	4414      	add	r4, r2
 80004cc:	e6c1      	b.n	8000252 <__adddf3+0xe6>
 80004ce:	bf00      	nop

080004d0 <__aeabi_dmul>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004de:	bf1d      	ittte	ne
 80004e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e4:	ea94 0f0c 	teqne	r4, ip
 80004e8:	ea95 0f0c 	teqne	r5, ip
 80004ec:	f000 f8de 	bleq	80006ac <__aeabi_dmul+0x1dc>
 80004f0:	442c      	add	r4, r5
 80004f2:	ea81 0603 	eor.w	r6, r1, r3
 80004f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000502:	bf18      	it	ne
 8000504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800050c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000510:	d038      	beq.n	8000584 <__aeabi_dmul+0xb4>
 8000512:	fba0 ce02 	umull	ip, lr, r0, r2
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800051e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000522:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000526:	f04f 0600 	mov.w	r6, #0
 800052a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800052e:	f09c 0f00 	teq	ip, #0
 8000532:	bf18      	it	ne
 8000534:	f04e 0e01 	orrne.w	lr, lr, #1
 8000538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800053c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000544:	d204      	bcs.n	8000550 <__aeabi_dmul+0x80>
 8000546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054a:	416d      	adcs	r5, r5
 800054c:	eb46 0606 	adc.w	r6, r6, r6
 8000550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800055c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000568:	bf88      	it	hi
 800056a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800056e:	d81e      	bhi.n	80005ae <__aeabi_dmul+0xde>
 8000570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	bd70      	pop	{r4, r5, r6, pc}
 8000584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000588:	ea46 0101 	orr.w	r1, r6, r1
 800058c:	ea40 0002 	orr.w	r0, r0, r2
 8000590:	ea81 0103 	eor.w	r1, r1, r3
 8000594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000598:	bfc2      	ittt	gt
 800059a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800059e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	popgt	{r4, r5, r6, pc}
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f04f 0e00 	mov.w	lr, #0
 80005ac:	3c01      	subs	r4, #1
 80005ae:	f300 80ab 	bgt.w	8000708 <__aeabi_dmul+0x238>
 80005b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005b6:	bfde      	ittt	le
 80005b8:	2000      	movle	r0, #0
 80005ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005be:	bd70      	pople	{r4, r5, r6, pc}
 80005c0:	f1c4 0400 	rsb	r4, r4, #0
 80005c4:	3c20      	subs	r4, #32
 80005c6:	da35      	bge.n	8000634 <__aeabi_dmul+0x164>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc1b      	bgt.n	8000604 <__aeabi_dmul+0x134>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0520 	rsb	r5, r4, #32
 80005d4:	fa00 f305 	lsl.w	r3, r0, r5
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f205 	lsl.w	r2, r1, r5
 80005e0:	ea40 0002 	orr.w	r0, r0, r2
 80005e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f0:	fa21 f604 	lsr.w	r6, r1, r4
 80005f4:	eb42 0106 	adc.w	r1, r2, r6
 80005f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005fc:	bf08      	it	eq
 80005fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f1c4 040c 	rsb	r4, r4, #12
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f304 	lsl.w	r3, r0, r4
 8000610:	fa20 f005 	lsr.w	r0, r0, r5
 8000614:	fa01 f204 	lsl.w	r2, r1, r4
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000624:	f141 0100 	adc.w	r1, r1, #0
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f205 	lsl.w	r2, r0, r5
 800063c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000640:	fa20 f304 	lsr.w	r3, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea43 0302 	orr.w	r3, r3, r2
 800064c:	fa21 f004 	lsr.w	r0, r1, r4
 8000650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000654:	fa21 f204 	lsr.w	r2, r1, r4
 8000658:	ea20 0002 	bic.w	r0, r0, r2
 800065c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f094 0f00 	teq	r4, #0
 8000670:	d10f      	bne.n	8000692 <__aeabi_dmul+0x1c2>
 8000672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000676:	0040      	lsls	r0, r0, #1
 8000678:	eb41 0101 	adc.w	r1, r1, r1
 800067c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000680:	bf08      	it	eq
 8000682:	3c01      	subeq	r4, #1
 8000684:	d0f7      	beq.n	8000676 <__aeabi_dmul+0x1a6>
 8000686:	ea41 0106 	orr.w	r1, r1, r6
 800068a:	f095 0f00 	teq	r5, #0
 800068e:	bf18      	it	ne
 8000690:	4770      	bxne	lr
 8000692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000696:	0052      	lsls	r2, r2, #1
 8000698:	eb43 0303 	adc.w	r3, r3, r3
 800069c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3d01      	subeq	r5, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1c6>
 80006a6:	ea43 0306 	orr.w	r3, r3, r6
 80006aa:	4770      	bx	lr
 80006ac:	ea94 0f0c 	teq	r4, ip
 80006b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b4:	bf18      	it	ne
 80006b6:	ea95 0f0c 	teqne	r5, ip
 80006ba:	d00c      	beq.n	80006d6 <__aeabi_dmul+0x206>
 80006bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c0:	bf18      	it	ne
 80006c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006c6:	d1d1      	bne.n	800066c <__aeabi_dmul+0x19c>
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd70      	pop	{r4, r5, r6, pc}
 80006d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006da:	bf06      	itte	eq
 80006dc:	4610      	moveq	r0, r2
 80006de:	4619      	moveq	r1, r3
 80006e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e4:	d019      	beq.n	800071a <__aeabi_dmul+0x24a>
 80006e6:	ea94 0f0c 	teq	r4, ip
 80006ea:	d102      	bne.n	80006f2 <__aeabi_dmul+0x222>
 80006ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f0:	d113      	bne.n	800071a <__aeabi_dmul+0x24a>
 80006f2:	ea95 0f0c 	teq	r5, ip
 80006f6:	d105      	bne.n	8000704 <__aeabi_dmul+0x234>
 80006f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006fc:	bf1c      	itt	ne
 80006fe:	4610      	movne	r0, r2
 8000700:	4619      	movne	r1, r3
 8000702:	d10a      	bne.n	800071a <__aeabi_dmul+0x24a>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000722:	bd70      	pop	{r4, r5, r6, pc}

08000724 <__aeabi_ddiv>:
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000732:	bf1d      	ittte	ne
 8000734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000738:	ea94 0f0c 	teqne	r4, ip
 800073c:	ea95 0f0c 	teqne	r5, ip
 8000740:	f000 f8a7 	bleq	8000892 <__aeabi_ddiv+0x16e>
 8000744:	eba4 0405 	sub.w	r4, r4, r5
 8000748:	ea81 0e03 	eor.w	lr, r1, r3
 800074c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000750:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000754:	f000 8088 	beq.w	8000868 <__aeabi_ddiv+0x144>
 8000758:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800075c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000768:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800076c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000774:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800077c:	429d      	cmp	r5, r3
 800077e:	bf08      	it	eq
 8000780:	4296      	cmpeq	r6, r2
 8000782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000786:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078a:	d202      	bcs.n	8000792 <__aeabi_ddiv+0x6e>
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	1ab6      	subs	r6, r6, r2
 8000794:	eb65 0503 	sbc.w	r5, r5, r3
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ae:	bf22      	ittt	cs
 80007b0:	1ab6      	subcs	r6, r6, r2
 80007b2:	4675      	movcs	r5, lr
 80007b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000800:	ea55 0e06 	orrs.w	lr, r5, r6
 8000804:	d018      	beq.n	8000838 <__aeabi_ddiv+0x114>
 8000806:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800080e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800081e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000822:	d1c0      	bne.n	80007a6 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	d10b      	bne.n	8000842 <__aeabi_ddiv+0x11e>
 800082a:	ea41 0100 	orr.w	r1, r1, r0
 800082e:	f04f 0000 	mov.w	r0, #0
 8000832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000836:	e7b6      	b.n	80007a6 <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	bf04      	itt	eq
 800083e:	4301      	orreq	r1, r0
 8000840:	2000      	moveq	r0, #0
 8000842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000846:	bf88      	it	hi
 8000848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800084c:	f63f aeaf 	bhi.w	80005ae <__aeabi_dmul+0xde>
 8000850:	ebb5 0c03 	subs.w	ip, r5, r3
 8000854:	bf04      	itt	eq
 8000856:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800085e:	f150 0000 	adcs.w	r0, r0, #0
 8000862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000866:	bd70      	pop	{r4, r5, r6, pc}
 8000868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800086c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000874:	bfc2      	ittt	gt
 8000876:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800087e:	bd70      	popgt	{r4, r5, r6, pc}
 8000880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000884:	f04f 0e00 	mov.w	lr, #0
 8000888:	3c01      	subs	r4, #1
 800088a:	e690      	b.n	80005ae <__aeabi_dmul+0xde>
 800088c:	ea45 0e06 	orr.w	lr, r5, r6
 8000890:	e68d      	b.n	80005ae <__aeabi_dmul+0xde>
 8000892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000896:	ea94 0f0c 	teq	r4, ip
 800089a:	bf08      	it	eq
 800089c:	ea95 0f0c 	teqeq	r5, ip
 80008a0:	f43f af3b 	beq.w	800071a <__aeabi_dmul+0x24a>
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	d10a      	bne.n	80008c0 <__aeabi_ddiv+0x19c>
 80008aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ae:	f47f af34 	bne.w	800071a <__aeabi_dmul+0x24a>
 80008b2:	ea95 0f0c 	teq	r5, ip
 80008b6:	f47f af25 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e72c      	b.n	800071a <__aeabi_dmul+0x24a>
 80008c0:	ea95 0f0c 	teq	r5, ip
 80008c4:	d106      	bne.n	80008d4 <__aeabi_ddiv+0x1b0>
 80008c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ca:	f43f aefd 	beq.w	80006c8 <__aeabi_dmul+0x1f8>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e722      	b.n	800071a <__aeabi_dmul+0x24a>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	f47f aec5 	bne.w	800066c <__aeabi_dmul+0x19c>
 80008e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008e6:	f47f af0d 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008ee:	f47f aeeb 	bne.w	80006c8 <__aeabi_dmul+0x1f8>
 80008f2:	e712      	b.n	800071a <__aeabi_dmul+0x24a>

080008f4 <__aeabi_d2f>:
 80008f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80008fc:	bf24      	itt	cs
 80008fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000902:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000906:	d90d      	bls.n	8000924 <__aeabi_d2f+0x30>
 8000908:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800090c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000910:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000914:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000918:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800091c:	bf08      	it	eq
 800091e:	f020 0001 	biceq.w	r0, r0, #1
 8000922:	4770      	bx	lr
 8000924:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000928:	d121      	bne.n	800096e <__aeabi_d2f+0x7a>
 800092a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800092e:	bfbc      	itt	lt
 8000930:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000934:	4770      	bxlt	lr
 8000936:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800093a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800093e:	f1c2 0218 	rsb	r2, r2, #24
 8000942:	f1c2 0c20 	rsb	ip, r2, #32
 8000946:	fa10 f30c 	lsls.w	r3, r0, ip
 800094a:	fa20 f002 	lsr.w	r0, r0, r2
 800094e:	bf18      	it	ne
 8000950:	f040 0001 	orrne.w	r0, r0, #1
 8000954:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000958:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800095c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000960:	ea40 000c 	orr.w	r0, r0, ip
 8000964:	fa23 f302 	lsr.w	r3, r3, r2
 8000968:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800096c:	e7cc      	b.n	8000908 <__aeabi_d2f+0x14>
 800096e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000972:	d107      	bne.n	8000984 <__aeabi_d2f+0x90>
 8000974:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000978:	bf1e      	ittt	ne
 800097a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800097e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000982:	4770      	bxne	lr
 8000984:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000988:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800098c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop

08000994 <__aeabi_frsub>:
 8000994:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000998:	e002      	b.n	80009a0 <__addsf3>
 800099a:	bf00      	nop

0800099c <__aeabi_fsub>:
 800099c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080009a0 <__addsf3>:
 80009a0:	0042      	lsls	r2, r0, #1
 80009a2:	bf1f      	itttt	ne
 80009a4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009a8:	ea92 0f03 	teqne	r2, r3
 80009ac:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009b0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009b4:	d06a      	beq.n	8000a8c <__addsf3+0xec>
 80009b6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009ba:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009be:	bfc1      	itttt	gt
 80009c0:	18d2      	addgt	r2, r2, r3
 80009c2:	4041      	eorgt	r1, r0
 80009c4:	4048      	eorgt	r0, r1
 80009c6:	4041      	eorgt	r1, r0
 80009c8:	bfb8      	it	lt
 80009ca:	425b      	neglt	r3, r3
 80009cc:	2b19      	cmp	r3, #25
 80009ce:	bf88      	it	hi
 80009d0:	4770      	bxhi	lr
 80009d2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009d6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009da:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009de:	bf18      	it	ne
 80009e0:	4240      	negne	r0, r0
 80009e2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009e6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009ea:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009ee:	bf18      	it	ne
 80009f0:	4249      	negne	r1, r1
 80009f2:	ea92 0f03 	teq	r2, r3
 80009f6:	d03f      	beq.n	8000a78 <__addsf3+0xd8>
 80009f8:	f1a2 0201 	sub.w	r2, r2, #1
 80009fc:	fa41 fc03 	asr.w	ip, r1, r3
 8000a00:	eb10 000c 	adds.w	r0, r0, ip
 8000a04:	f1c3 0320 	rsb	r3, r3, #32
 8000a08:	fa01 f103 	lsl.w	r1, r1, r3
 8000a0c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a10:	d502      	bpl.n	8000a18 <__addsf3+0x78>
 8000a12:	4249      	negs	r1, r1
 8000a14:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a18:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a1c:	d313      	bcc.n	8000a46 <__addsf3+0xa6>
 8000a1e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a22:	d306      	bcc.n	8000a32 <__addsf3+0x92>
 8000a24:	0840      	lsrs	r0, r0, #1
 8000a26:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a2a:	f102 0201 	add.w	r2, r2, #1
 8000a2e:	2afe      	cmp	r2, #254	; 0xfe
 8000a30:	d251      	bcs.n	8000ad6 <__addsf3+0x136>
 8000a32:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a36:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a3a:	bf08      	it	eq
 8000a3c:	f020 0001 	biceq.w	r0, r0, #1
 8000a40:	ea40 0003 	orr.w	r0, r0, r3
 8000a44:	4770      	bx	lr
 8000a46:	0049      	lsls	r1, r1, #1
 8000a48:	eb40 0000 	adc.w	r0, r0, r0
 8000a4c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000a50:	f1a2 0201 	sub.w	r2, r2, #1
 8000a54:	d1ed      	bne.n	8000a32 <__addsf3+0x92>
 8000a56:	fab0 fc80 	clz	ip, r0
 8000a5a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a5e:	ebb2 020c 	subs.w	r2, r2, ip
 8000a62:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a66:	bfaa      	itet	ge
 8000a68:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a6c:	4252      	neglt	r2, r2
 8000a6e:	4318      	orrge	r0, r3
 8000a70:	bfbc      	itt	lt
 8000a72:	40d0      	lsrlt	r0, r2
 8000a74:	4318      	orrlt	r0, r3
 8000a76:	4770      	bx	lr
 8000a78:	f092 0f00 	teq	r2, #0
 8000a7c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a80:	bf06      	itte	eq
 8000a82:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a86:	3201      	addeq	r2, #1
 8000a88:	3b01      	subne	r3, #1
 8000a8a:	e7b5      	b.n	80009f8 <__addsf3+0x58>
 8000a8c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a90:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a94:	bf18      	it	ne
 8000a96:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a9a:	d021      	beq.n	8000ae0 <__addsf3+0x140>
 8000a9c:	ea92 0f03 	teq	r2, r3
 8000aa0:	d004      	beq.n	8000aac <__addsf3+0x10c>
 8000aa2:	f092 0f00 	teq	r2, #0
 8000aa6:	bf08      	it	eq
 8000aa8:	4608      	moveq	r0, r1
 8000aaa:	4770      	bx	lr
 8000aac:	ea90 0f01 	teq	r0, r1
 8000ab0:	bf1c      	itt	ne
 8000ab2:	2000      	movne	r0, #0
 8000ab4:	4770      	bxne	lr
 8000ab6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000aba:	d104      	bne.n	8000ac6 <__addsf3+0x126>
 8000abc:	0040      	lsls	r0, r0, #1
 8000abe:	bf28      	it	cs
 8000ac0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000ac4:	4770      	bx	lr
 8000ac6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000aca:	bf3c      	itt	cc
 8000acc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ad0:	4770      	bxcc	lr
 8000ad2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ad6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ada:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ade:	4770      	bx	lr
 8000ae0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ae4:	bf16      	itet	ne
 8000ae6:	4608      	movne	r0, r1
 8000ae8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000aec:	4601      	movne	r1, r0
 8000aee:	0242      	lsls	r2, r0, #9
 8000af0:	bf06      	itte	eq
 8000af2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000af6:	ea90 0f01 	teqeq	r0, r1
 8000afa:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000afe:	4770      	bx	lr

08000b00 <__aeabi_ui2f>:
 8000b00:	f04f 0300 	mov.w	r3, #0
 8000b04:	e004      	b.n	8000b10 <__aeabi_i2f+0x8>
 8000b06:	bf00      	nop

08000b08 <__aeabi_i2f>:
 8000b08:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b0c:	bf48      	it	mi
 8000b0e:	4240      	negmi	r0, r0
 8000b10:	ea5f 0c00 	movs.w	ip, r0
 8000b14:	bf08      	it	eq
 8000b16:	4770      	bxeq	lr
 8000b18:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b1c:	4601      	mov	r1, r0
 8000b1e:	f04f 0000 	mov.w	r0, #0
 8000b22:	e01c      	b.n	8000b5e <__aeabi_l2f+0x2a>

08000b24 <__aeabi_ul2f>:
 8000b24:	ea50 0201 	orrs.w	r2, r0, r1
 8000b28:	bf08      	it	eq
 8000b2a:	4770      	bxeq	lr
 8000b2c:	f04f 0300 	mov.w	r3, #0
 8000b30:	e00a      	b.n	8000b48 <__aeabi_l2f+0x14>
 8000b32:	bf00      	nop

08000b34 <__aeabi_l2f>:
 8000b34:	ea50 0201 	orrs.w	r2, r0, r1
 8000b38:	bf08      	it	eq
 8000b3a:	4770      	bxeq	lr
 8000b3c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b40:	d502      	bpl.n	8000b48 <__aeabi_l2f+0x14>
 8000b42:	4240      	negs	r0, r0
 8000b44:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b48:	ea5f 0c01 	movs.w	ip, r1
 8000b4c:	bf02      	ittt	eq
 8000b4e:	4684      	moveq	ip, r0
 8000b50:	4601      	moveq	r1, r0
 8000b52:	2000      	moveq	r0, #0
 8000b54:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b58:	bf08      	it	eq
 8000b5a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b5e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b62:	fabc f28c 	clz	r2, ip
 8000b66:	3a08      	subs	r2, #8
 8000b68:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b6c:	db10      	blt.n	8000b90 <__aeabi_l2f+0x5c>
 8000b6e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b72:	4463      	add	r3, ip
 8000b74:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b78:	f1c2 0220 	rsb	r2, r2, #32
 8000b7c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b80:	fa20 f202 	lsr.w	r2, r0, r2
 8000b84:	eb43 0002 	adc.w	r0, r3, r2
 8000b88:	bf08      	it	eq
 8000b8a:	f020 0001 	biceq.w	r0, r0, #1
 8000b8e:	4770      	bx	lr
 8000b90:	f102 0220 	add.w	r2, r2, #32
 8000b94:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b98:	f1c2 0220 	rsb	r2, r2, #32
 8000b9c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ba0:	fa21 f202 	lsr.w	r2, r1, r2
 8000ba4:	eb43 0002 	adc.w	r0, r3, r2
 8000ba8:	bf08      	it	eq
 8000baa:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000bae:	4770      	bx	lr

08000bb0 <__aeabi_fmul>:
 8000bb0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000bb4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bb8:	bf1e      	ittt	ne
 8000bba:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bbe:	ea92 0f0c 	teqne	r2, ip
 8000bc2:	ea93 0f0c 	teqne	r3, ip
 8000bc6:	d06f      	beq.n	8000ca8 <__aeabi_fmul+0xf8>
 8000bc8:	441a      	add	r2, r3
 8000bca:	ea80 0c01 	eor.w	ip, r0, r1
 8000bce:	0240      	lsls	r0, r0, #9
 8000bd0:	bf18      	it	ne
 8000bd2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bd6:	d01e      	beq.n	8000c16 <__aeabi_fmul+0x66>
 8000bd8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000bdc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000be0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000be4:	fba0 3101 	umull	r3, r1, r0, r1
 8000be8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000bec:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000bf0:	bf3e      	ittt	cc
 8000bf2:	0049      	lslcc	r1, r1, #1
 8000bf4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000bf8:	005b      	lslcc	r3, r3, #1
 8000bfa:	ea40 0001 	orr.w	r0, r0, r1
 8000bfe:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000c02:	2afd      	cmp	r2, #253	; 0xfd
 8000c04:	d81d      	bhi.n	8000c42 <__aeabi_fmul+0x92>
 8000c06:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	4770      	bx	lr
 8000c16:	f090 0f00 	teq	r0, #0
 8000c1a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c1e:	bf08      	it	eq
 8000c20:	0249      	lsleq	r1, r1, #9
 8000c22:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c26:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c2a:	3a7f      	subs	r2, #127	; 0x7f
 8000c2c:	bfc2      	ittt	gt
 8000c2e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c32:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c36:	4770      	bxgt	lr
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3c:	f04f 0300 	mov.w	r3, #0
 8000c40:	3a01      	subs	r2, #1
 8000c42:	dc5d      	bgt.n	8000d00 <__aeabi_fmul+0x150>
 8000c44:	f112 0f19 	cmn.w	r2, #25
 8000c48:	bfdc      	itt	le
 8000c4a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c4e:	4770      	bxle	lr
 8000c50:	f1c2 0200 	rsb	r2, r2, #0
 8000c54:	0041      	lsls	r1, r0, #1
 8000c56:	fa21 f102 	lsr.w	r1, r1, r2
 8000c5a:	f1c2 0220 	rsb	r2, r2, #32
 8000c5e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c62:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c66:	f140 0000 	adc.w	r0, r0, #0
 8000c6a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c6e:	bf08      	it	eq
 8000c70:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c74:	4770      	bx	lr
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c7e:	bf02      	ittt	eq
 8000c80:	0040      	lsleq	r0, r0, #1
 8000c82:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c86:	3a01      	subeq	r2, #1
 8000c88:	d0f9      	beq.n	8000c7e <__aeabi_fmul+0xce>
 8000c8a:	ea40 000c 	orr.w	r0, r0, ip
 8000c8e:	f093 0f00 	teq	r3, #0
 8000c92:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c96:	bf02      	ittt	eq
 8000c98:	0049      	lsleq	r1, r1, #1
 8000c9a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c9e:	3b01      	subeq	r3, #1
 8000ca0:	d0f9      	beq.n	8000c96 <__aeabi_fmul+0xe6>
 8000ca2:	ea41 010c 	orr.w	r1, r1, ip
 8000ca6:	e78f      	b.n	8000bc8 <__aeabi_fmul+0x18>
 8000ca8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000cac:	ea92 0f0c 	teq	r2, ip
 8000cb0:	bf18      	it	ne
 8000cb2:	ea93 0f0c 	teqne	r3, ip
 8000cb6:	d00a      	beq.n	8000cce <__aeabi_fmul+0x11e>
 8000cb8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000cbc:	bf18      	it	ne
 8000cbe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000cc2:	d1d8      	bne.n	8000c76 <__aeabi_fmul+0xc6>
 8000cc4:	ea80 0001 	eor.w	r0, r0, r1
 8000cc8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ccc:	4770      	bx	lr
 8000cce:	f090 0f00 	teq	r0, #0
 8000cd2:	bf17      	itett	ne
 8000cd4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000cd8:	4608      	moveq	r0, r1
 8000cda:	f091 0f00 	teqne	r1, #0
 8000cde:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000ce2:	d014      	beq.n	8000d0e <__aeabi_fmul+0x15e>
 8000ce4:	ea92 0f0c 	teq	r2, ip
 8000ce8:	d101      	bne.n	8000cee <__aeabi_fmul+0x13e>
 8000cea:	0242      	lsls	r2, r0, #9
 8000cec:	d10f      	bne.n	8000d0e <__aeabi_fmul+0x15e>
 8000cee:	ea93 0f0c 	teq	r3, ip
 8000cf2:	d103      	bne.n	8000cfc <__aeabi_fmul+0x14c>
 8000cf4:	024b      	lsls	r3, r1, #9
 8000cf6:	bf18      	it	ne
 8000cf8:	4608      	movne	r0, r1
 8000cfa:	d108      	bne.n	8000d0e <__aeabi_fmul+0x15e>
 8000cfc:	ea80 0001 	eor.w	r0, r0, r1
 8000d00:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d04:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d08:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d0c:	4770      	bx	lr
 8000d0e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d12:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000d16:	4770      	bx	lr

08000d18 <__aeabi_fdiv>:
 8000d18:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d1c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d20:	bf1e      	ittt	ne
 8000d22:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d26:	ea92 0f0c 	teqne	r2, ip
 8000d2a:	ea93 0f0c 	teqne	r3, ip
 8000d2e:	d069      	beq.n	8000e04 <__aeabi_fdiv+0xec>
 8000d30:	eba2 0203 	sub.w	r2, r2, r3
 8000d34:	ea80 0c01 	eor.w	ip, r0, r1
 8000d38:	0249      	lsls	r1, r1, #9
 8000d3a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d3e:	d037      	beq.n	8000db0 <__aeabi_fdiv+0x98>
 8000d40:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d44:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d48:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d4c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d50:	428b      	cmp	r3, r1
 8000d52:	bf38      	it	cc
 8000d54:	005b      	lslcc	r3, r3, #1
 8000d56:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d5a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	bf24      	itt	cs
 8000d62:	1a5b      	subcs	r3, r3, r1
 8000d64:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d68:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d6c:	bf24      	itt	cs
 8000d6e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d72:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d76:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d7a:	bf24      	itt	cs
 8000d7c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d80:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d84:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d88:	bf24      	itt	cs
 8000d8a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d8e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d92:	011b      	lsls	r3, r3, #4
 8000d94:	bf18      	it	ne
 8000d96:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d9a:	d1e0      	bne.n	8000d5e <__aeabi_fdiv+0x46>
 8000d9c:	2afd      	cmp	r2, #253	; 0xfd
 8000d9e:	f63f af50 	bhi.w	8000c42 <__aeabi_fmul+0x92>
 8000da2:	428b      	cmp	r3, r1
 8000da4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da8:	bf08      	it	eq
 8000daa:	f020 0001 	biceq.w	r0, r0, #1
 8000dae:	4770      	bx	lr
 8000db0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000db8:	327f      	adds	r2, #127	; 0x7f
 8000dba:	bfc2      	ittt	gt
 8000dbc:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dc4:	4770      	bxgt	lr
 8000dc6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dca:	f04f 0300 	mov.w	r3, #0
 8000dce:	3a01      	subs	r2, #1
 8000dd0:	e737      	b.n	8000c42 <__aeabi_fmul+0x92>
 8000dd2:	f092 0f00 	teq	r2, #0
 8000dd6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dda:	bf02      	ittt	eq
 8000ddc:	0040      	lsleq	r0, r0, #1
 8000dde:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000de2:	3a01      	subeq	r2, #1
 8000de4:	d0f9      	beq.n	8000dda <__aeabi_fdiv+0xc2>
 8000de6:	ea40 000c 	orr.w	r0, r0, ip
 8000dea:	f093 0f00 	teq	r3, #0
 8000dee:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000df2:	bf02      	ittt	eq
 8000df4:	0049      	lsleq	r1, r1, #1
 8000df6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dfa:	3b01      	subeq	r3, #1
 8000dfc:	d0f9      	beq.n	8000df2 <__aeabi_fdiv+0xda>
 8000dfe:	ea41 010c 	orr.w	r1, r1, ip
 8000e02:	e795      	b.n	8000d30 <__aeabi_fdiv+0x18>
 8000e04:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e08:	ea92 0f0c 	teq	r2, ip
 8000e0c:	d108      	bne.n	8000e20 <__aeabi_fdiv+0x108>
 8000e0e:	0242      	lsls	r2, r0, #9
 8000e10:	f47f af7d 	bne.w	8000d0e <__aeabi_fmul+0x15e>
 8000e14:	ea93 0f0c 	teq	r3, ip
 8000e18:	f47f af70 	bne.w	8000cfc <__aeabi_fmul+0x14c>
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	e776      	b.n	8000d0e <__aeabi_fmul+0x15e>
 8000e20:	ea93 0f0c 	teq	r3, ip
 8000e24:	d104      	bne.n	8000e30 <__aeabi_fdiv+0x118>
 8000e26:	024b      	lsls	r3, r1, #9
 8000e28:	f43f af4c 	beq.w	8000cc4 <__aeabi_fmul+0x114>
 8000e2c:	4608      	mov	r0, r1
 8000e2e:	e76e      	b.n	8000d0e <__aeabi_fmul+0x15e>
 8000e30:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e34:	bf18      	it	ne
 8000e36:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e3a:	d1ca      	bne.n	8000dd2 <__aeabi_fdiv+0xba>
 8000e3c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000e40:	f47f af5c 	bne.w	8000cfc <__aeabi_fmul+0x14c>
 8000e44:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000e48:	f47f af3c 	bne.w	8000cc4 <__aeabi_fmul+0x114>
 8000e4c:	e75f      	b.n	8000d0e <__aeabi_fmul+0x15e>
 8000e4e:	bf00      	nop

08000e50 <__gesf2>:
 8000e50:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000e54:	e006      	b.n	8000e64 <__cmpsf2+0x4>
 8000e56:	bf00      	nop

08000e58 <__lesf2>:
 8000e58:	f04f 0c01 	mov.w	ip, #1
 8000e5c:	e002      	b.n	8000e64 <__cmpsf2+0x4>
 8000e5e:	bf00      	nop

08000e60 <__cmpsf2>:
 8000e60:	f04f 0c01 	mov.w	ip, #1
 8000e64:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e68:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e6c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e70:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e74:	bf18      	it	ne
 8000e76:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e7a:	d011      	beq.n	8000ea0 <__cmpsf2+0x40>
 8000e7c:	b001      	add	sp, #4
 8000e7e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e82:	bf18      	it	ne
 8000e84:	ea90 0f01 	teqne	r0, r1
 8000e88:	bf58      	it	pl
 8000e8a:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e8e:	bf88      	it	hi
 8000e90:	17c8      	asrhi	r0, r1, #31
 8000e92:	bf38      	it	cc
 8000e94:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e98:	bf18      	it	ne
 8000e9a:	f040 0001 	orrne.w	r0, r0, #1
 8000e9e:	4770      	bx	lr
 8000ea0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ea4:	d102      	bne.n	8000eac <__cmpsf2+0x4c>
 8000ea6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000eaa:	d105      	bne.n	8000eb8 <__cmpsf2+0x58>
 8000eac:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000eb0:	d1e4      	bne.n	8000e7c <__cmpsf2+0x1c>
 8000eb2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000eb6:	d0e1      	beq.n	8000e7c <__cmpsf2+0x1c>
 8000eb8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop

08000ec0 <__aeabi_cfrcmple>:
 8000ec0:	4684      	mov	ip, r0
 8000ec2:	4608      	mov	r0, r1
 8000ec4:	4661      	mov	r1, ip
 8000ec6:	e7ff      	b.n	8000ec8 <__aeabi_cfcmpeq>

08000ec8 <__aeabi_cfcmpeq>:
 8000ec8:	b50f      	push	{r0, r1, r2, r3, lr}
 8000eca:	f7ff ffc9 	bl	8000e60 <__cmpsf2>
 8000ece:	2800      	cmp	r0, #0
 8000ed0:	bf48      	it	mi
 8000ed2:	f110 0f00 	cmnmi.w	r0, #0
 8000ed6:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ed8 <__aeabi_fcmpeq>:
 8000ed8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000edc:	f7ff fff4 	bl	8000ec8 <__aeabi_cfcmpeq>
 8000ee0:	bf0c      	ite	eq
 8000ee2:	2001      	moveq	r0, #1
 8000ee4:	2000      	movne	r0, #0
 8000ee6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000eea:	bf00      	nop

08000eec <__aeabi_fcmplt>:
 8000eec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ef0:	f7ff ffea 	bl	8000ec8 <__aeabi_cfcmpeq>
 8000ef4:	bf34      	ite	cc
 8000ef6:	2001      	movcc	r0, #1
 8000ef8:	2000      	movcs	r0, #0
 8000efa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000efe:	bf00      	nop

08000f00 <__aeabi_fcmple>:
 8000f00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f04:	f7ff ffe0 	bl	8000ec8 <__aeabi_cfcmpeq>
 8000f08:	bf94      	ite	ls
 8000f0a:	2001      	movls	r0, #1
 8000f0c:	2000      	movhi	r0, #0
 8000f0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f12:	bf00      	nop

08000f14 <__aeabi_fcmpge>:
 8000f14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f18:	f7ff ffd2 	bl	8000ec0 <__aeabi_cfrcmple>
 8000f1c:	bf94      	ite	ls
 8000f1e:	2001      	movls	r0, #1
 8000f20:	2000      	movhi	r0, #0
 8000f22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f26:	bf00      	nop

08000f28 <__aeabi_fcmpgt>:
 8000f28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f2c:	f7ff ffc8 	bl	8000ec0 <__aeabi_cfrcmple>
 8000f30:	bf34      	ite	cc
 8000f32:	2001      	movcc	r0, #1
 8000f34:	2000      	movcs	r0, #0
 8000f36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f3a:	bf00      	nop

08000f3c <__aeabi_fcmpun>:
 8000f3c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f40:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f44:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f48:	d102      	bne.n	8000f50 <__aeabi_fcmpun+0x14>
 8000f4a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f4e:	d108      	bne.n	8000f62 <__aeabi_fcmpun+0x26>
 8000f50:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f54:	d102      	bne.n	8000f5c <__aeabi_fcmpun+0x20>
 8000f56:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f5a:	d102      	bne.n	8000f62 <__aeabi_fcmpun+0x26>
 8000f5c:	f04f 0000 	mov.w	r0, #0
 8000f60:	4770      	bx	lr
 8000f62:	f04f 0001 	mov.w	r0, #1
 8000f66:	4770      	bx	lr

08000f68 <__aeabi_f2iz>:
 8000f68:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f6c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f70:	d30f      	bcc.n	8000f92 <__aeabi_f2iz+0x2a>
 8000f72:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f76:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f7a:	d90d      	bls.n	8000f98 <__aeabi_f2iz+0x30>
 8000f7c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f80:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f84:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000f88:	fa23 f002 	lsr.w	r0, r3, r2
 8000f8c:	bf18      	it	ne
 8000f8e:	4240      	negne	r0, r0
 8000f90:	4770      	bx	lr
 8000f92:	f04f 0000 	mov.w	r0, #0
 8000f96:	4770      	bx	lr
 8000f98:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f9c:	d101      	bne.n	8000fa2 <__aeabi_f2iz+0x3a>
 8000f9e:	0242      	lsls	r2, r0, #9
 8000fa0:	d105      	bne.n	8000fae <__aeabi_f2iz+0x46>
 8000fa2:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000fa6:	bf08      	it	eq
 8000fa8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000fac:	4770      	bx	lr
 8000fae:	f04f 0000 	mov.w	r0, #0
 8000fb2:	4770      	bx	lr

08000fb4 <selfrel_offset31>:
 8000fb4:	6803      	ldr	r3, [r0, #0]
 8000fb6:	005a      	lsls	r2, r3, #1
 8000fb8:	bf4c      	ite	mi
 8000fba:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8000fbe:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 8000fc2:	4418      	add	r0, r3
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <search_EIT_table>:
 8000fc8:	b361      	cbz	r1, 8001024 <search_EIT_table+0x5c>
 8000fca:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000fce:	f101 3aff 	add.w	sl, r1, #4294967295	; 0xffffffff
 8000fd2:	4690      	mov	r8, r2
 8000fd4:	4606      	mov	r6, r0
 8000fd6:	46d1      	mov	r9, sl
 8000fd8:	2700      	movs	r7, #0
 8000fda:	eb07 0409 	add.w	r4, r7, r9
 8000fde:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 8000fe2:	1064      	asrs	r4, r4, #1
 8000fe4:	00e5      	lsls	r5, r4, #3
 8000fe6:	1971      	adds	r1, r6, r5
 8000fe8:	4608      	mov	r0, r1
 8000fea:	f7ff ffe3 	bl	8000fb4 <selfrel_offset31>
 8000fee:	45a2      	cmp	sl, r4
 8000ff0:	4683      	mov	fp, r0
 8000ff2:	f105 0008 	add.w	r0, r5, #8
 8000ff6:	4430      	add	r0, r6
 8000ff8:	d009      	beq.n	800100e <search_EIT_table+0x46>
 8000ffa:	f7ff ffdb 	bl	8000fb4 <selfrel_offset31>
 8000ffe:	45c3      	cmp	fp, r8
 8001000:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 8001004:	d805      	bhi.n	8001012 <search_EIT_table+0x4a>
 8001006:	4540      	cmp	r0, r8
 8001008:	d209      	bcs.n	800101e <search_EIT_table+0x56>
 800100a:	1c67      	adds	r7, r4, #1
 800100c:	e7e5      	b.n	8000fda <search_EIT_table+0x12>
 800100e:	45c3      	cmp	fp, r8
 8001010:	d905      	bls.n	800101e <search_EIT_table+0x56>
 8001012:	42a7      	cmp	r7, r4
 8001014:	d002      	beq.n	800101c <search_EIT_table+0x54>
 8001016:	f104 39ff 	add.w	r9, r4, #4294967295	; 0xffffffff
 800101a:	e7de      	b.n	8000fda <search_EIT_table+0x12>
 800101c:	2100      	movs	r1, #0
 800101e:	4608      	mov	r0, r1
 8001020:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001024:	4608      	mov	r0, r1
 8001026:	4770      	bx	lr

08001028 <__gnu_unwind_get_pr_addr>:
 8001028:	2801      	cmp	r0, #1
 800102a:	d007      	beq.n	800103c <__gnu_unwind_get_pr_addr+0x14>
 800102c:	2802      	cmp	r0, #2
 800102e:	d007      	beq.n	8001040 <__gnu_unwind_get_pr_addr+0x18>
 8001030:	4b04      	ldr	r3, [pc, #16]	; (8001044 <__gnu_unwind_get_pr_addr+0x1c>)
 8001032:	2800      	cmp	r0, #0
 8001034:	bf0c      	ite	eq
 8001036:	4618      	moveq	r0, r3
 8001038:	2000      	movne	r0, #0
 800103a:	4770      	bx	lr
 800103c:	4802      	ldr	r0, [pc, #8]	; (8001048 <__gnu_unwind_get_pr_addr+0x20>)
 800103e:	4770      	bx	lr
 8001040:	4802      	ldr	r0, [pc, #8]	; (800104c <__gnu_unwind_get_pr_addr+0x24>)
 8001042:	4770      	bx	lr
 8001044:	08001739 	.word	0x08001739
 8001048:	0800173d 	.word	0x0800173d
 800104c:	08001741 	.word	0x08001741

08001050 <get_eit_entry>:
 8001050:	b530      	push	{r4, r5, lr}
 8001052:	4b25      	ldr	r3, [pc, #148]	; (80010e8 <get_eit_entry+0x98>)
 8001054:	b083      	sub	sp, #12
 8001056:	4604      	mov	r4, r0
 8001058:	1e8d      	subs	r5, r1, #2
 800105a:	b373      	cbz	r3, 80010ba <get_eit_entry+0x6a>
 800105c:	a901      	add	r1, sp, #4
 800105e:	4628      	mov	r0, r5
 8001060:	f3af 8000 	nop.w
 8001064:	b318      	cbz	r0, 80010ae <get_eit_entry+0x5e>
 8001066:	9901      	ldr	r1, [sp, #4]
 8001068:	462a      	mov	r2, r5
 800106a:	f7ff ffad 	bl	8000fc8 <search_EIT_table>
 800106e:	4601      	mov	r1, r0
 8001070:	b1e8      	cbz	r0, 80010ae <get_eit_entry+0x5e>
 8001072:	f7ff ff9f 	bl	8000fb4 <selfrel_offset31>
 8001076:	684b      	ldr	r3, [r1, #4]
 8001078:	64a0      	str	r0, [r4, #72]	; 0x48
 800107a:	2b01      	cmp	r3, #1
 800107c:	d011      	beq.n	80010a2 <get_eit_entry+0x52>
 800107e:	2b00      	cmp	r3, #0
 8001080:	db22      	blt.n	80010c8 <get_eit_entry+0x78>
 8001082:	1d08      	adds	r0, r1, #4
 8001084:	f7ff ff96 	bl	8000fb4 <selfrel_offset31>
 8001088:	2300      	movs	r3, #0
 800108a:	64e0      	str	r0, [r4, #76]	; 0x4c
 800108c:	6523      	str	r3, [r4, #80]	; 0x50
 800108e:	6803      	ldr	r3, [r0, #0]
 8001090:	2b00      	cmp	r3, #0
 8001092:	db1e      	blt.n	80010d2 <get_eit_entry+0x82>
 8001094:	f7ff ff8e 	bl	8000fb4 <selfrel_offset31>
 8001098:	2300      	movs	r3, #0
 800109a:	6120      	str	r0, [r4, #16]
 800109c:	4618      	mov	r0, r3
 800109e:	b003      	add	sp, #12
 80010a0:	bd30      	pop	{r4, r5, pc}
 80010a2:	2305      	movs	r3, #5
 80010a4:	2200      	movs	r2, #0
 80010a6:	4618      	mov	r0, r3
 80010a8:	6122      	str	r2, [r4, #16]
 80010aa:	b003      	add	sp, #12
 80010ac:	bd30      	pop	{r4, r5, pc}
 80010ae:	2309      	movs	r3, #9
 80010b0:	2200      	movs	r2, #0
 80010b2:	4618      	mov	r0, r3
 80010b4:	6122      	str	r2, [r4, #16]
 80010b6:	b003      	add	sp, #12
 80010b8:	bd30      	pop	{r4, r5, pc}
 80010ba:	4b0c      	ldr	r3, [pc, #48]	; (80010ec <get_eit_entry+0x9c>)
 80010bc:	490c      	ldr	r1, [pc, #48]	; (80010f0 <get_eit_entry+0xa0>)
 80010be:	4618      	mov	r0, r3
 80010c0:	1ac9      	subs	r1, r1, r3
 80010c2:	10c9      	asrs	r1, r1, #3
 80010c4:	9101      	str	r1, [sp, #4]
 80010c6:	e7cf      	b.n	8001068 <get_eit_entry+0x18>
 80010c8:	2301      	movs	r3, #1
 80010ca:	1d08      	adds	r0, r1, #4
 80010cc:	64e0      	str	r0, [r4, #76]	; 0x4c
 80010ce:	6523      	str	r3, [r4, #80]	; 0x50
 80010d0:	e7dd      	b.n	800108e <get_eit_entry+0x3e>
 80010d2:	f3c3 6003 	ubfx	r0, r3, #24, #4
 80010d6:	f7ff ffa7 	bl	8001028 <__gnu_unwind_get_pr_addr>
 80010da:	2800      	cmp	r0, #0
 80010dc:	6120      	str	r0, [r4, #16]
 80010de:	bf14      	ite	ne
 80010e0:	2300      	movne	r3, #0
 80010e2:	2309      	moveq	r3, #9
 80010e4:	e7da      	b.n	800109c <get_eit_entry+0x4c>
 80010e6:	bf00      	nop
 80010e8:	00000000 	.word	0x00000000
 80010ec:	08006c5c 	.word	0x08006c5c
 80010f0:	08006de4 	.word	0x08006de4

080010f4 <restore_non_core_regs>:
 80010f4:	6803      	ldr	r3, [r0, #0]
 80010f6:	b510      	push	{r4, lr}
 80010f8:	07da      	lsls	r2, r3, #31
 80010fa:	4604      	mov	r4, r0
 80010fc:	d406      	bmi.n	800110c <restore_non_core_regs+0x18>
 80010fe:	079b      	lsls	r3, r3, #30
 8001100:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8001104:	d509      	bpl.n	800111a <restore_non_core_regs+0x26>
 8001106:	f000 fc57 	bl	80019b8 <__gnu_Unwind_Restore_VFP_D>
 800110a:	6823      	ldr	r3, [r4, #0]
 800110c:	0759      	lsls	r1, r3, #29
 800110e:	d509      	bpl.n	8001124 <restore_non_core_regs+0x30>
 8001110:	071a      	lsls	r2, r3, #28
 8001112:	d50e      	bpl.n	8001132 <restore_non_core_regs+0x3e>
 8001114:	06db      	lsls	r3, r3, #27
 8001116:	d513      	bpl.n	8001140 <restore_non_core_regs+0x4c>
 8001118:	bd10      	pop	{r4, pc}
 800111a:	f000 fc45 	bl	80019a8 <__gnu_Unwind_Restore_VFP>
 800111e:	6823      	ldr	r3, [r4, #0]
 8001120:	0759      	lsls	r1, r3, #29
 8001122:	d4f5      	bmi.n	8001110 <restore_non_core_regs+0x1c>
 8001124:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8001128:	f000 fc4e 	bl	80019c8 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 800112c:	6823      	ldr	r3, [r4, #0]
 800112e:	071a      	lsls	r2, r3, #28
 8001130:	d4f0      	bmi.n	8001114 <restore_non_core_regs+0x20>
 8001132:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8001136:	f000 fc4f 	bl	80019d8 <__gnu_Unwind_Restore_WMMXD>
 800113a:	6823      	ldr	r3, [r4, #0]
 800113c:	06db      	lsls	r3, r3, #27
 800113e:	d4eb      	bmi.n	8001118 <restore_non_core_regs+0x24>
 8001140:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8001144:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001148:	f000 bc8a 	b.w	8001a60 <__gnu_Unwind_Restore_WMMXC>

0800114c <_Unwind_decode_typeinfo_ptr.isra.0>:
 800114c:	6803      	ldr	r3, [r0, #0]
 800114e:	b103      	cbz	r3, 8001152 <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 8001150:	4403      	add	r3, r0
 8001152:	4618      	mov	r0, r3
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop

08001158 <__gnu_unwind_24bit.isra.1>:
 8001158:	2009      	movs	r0, #9
 800115a:	4770      	bx	lr

0800115c <_Unwind_DebugHook>:
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop

08001160 <unwind_phase2>:
 8001160:	b570      	push	{r4, r5, r6, lr}
 8001162:	4604      	mov	r4, r0
 8001164:	460d      	mov	r5, r1
 8001166:	e008      	b.n	800117a <unwind_phase2+0x1a>
 8001168:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 800116a:	6923      	ldr	r3, [r4, #16]
 800116c:	6162      	str	r2, [r4, #20]
 800116e:	4621      	mov	r1, r4
 8001170:	462a      	mov	r2, r5
 8001172:	2001      	movs	r0, #1
 8001174:	4798      	blx	r3
 8001176:	2808      	cmp	r0, #8
 8001178:	d108      	bne.n	800118c <unwind_phase2+0x2c>
 800117a:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800117c:	4620      	mov	r0, r4
 800117e:	f7ff ff67 	bl	8001050 <get_eit_entry>
 8001182:	4606      	mov	r6, r0
 8001184:	2800      	cmp	r0, #0
 8001186:	d0ef      	beq.n	8001168 <unwind_phase2+0x8>
 8001188:	f004 fe52 	bl	8005e30 <abort>
 800118c:	2807      	cmp	r0, #7
 800118e:	d1fb      	bne.n	8001188 <unwind_phase2+0x28>
 8001190:	4630      	mov	r0, r6
 8001192:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8001194:	f7ff ffe2 	bl	800115c <_Unwind_DebugHook>
 8001198:	1d28      	adds	r0, r5, #4
 800119a:	f000 fbf9 	bl	8001990 <__restore_core_regs>
 800119e:	bf00      	nop

080011a0 <unwind_phase2_forced>:
 80011a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80011a4:	4605      	mov	r5, r0
 80011a6:	2700      	movs	r7, #0
 80011a8:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 80011ac:	ac03      	add	r4, sp, #12
 80011ae:	1d0e      	adds	r6, r1, #4
 80011b0:	4692      	mov	sl, r2
 80011b2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80011b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011b6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80011b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011ba:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80011bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011be:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80011c2:	f8d5 800c 	ldr.w	r8, [r5, #12]
 80011c6:	f8d5 9018 	ldr.w	r9, [r5, #24]
 80011ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80011ce:	ac02      	add	r4, sp, #8
 80011d0:	4628      	mov	r0, r5
 80011d2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80011d4:	6027      	str	r7, [r4, #0]
 80011d6:	f7ff ff3b 	bl	8001050 <get_eit_entry>
 80011da:	f1ba 0f00 	cmp.w	sl, #0
 80011de:	4607      	mov	r7, r0
 80011e0:	bf14      	ite	ne
 80011e2:	260a      	movne	r6, #10
 80011e4:	2609      	moveq	r6, #9
 80011e6:	b17f      	cbz	r7, 8001208 <unwind_phase2_forced+0x68>
 80011e8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80011ea:	f046 0110 	orr.w	r1, r6, #16
 80011ee:	e88d 0210 	stmia.w	sp, {r4, r9}
 80011f2:	462a      	mov	r2, r5
 80011f4:	6463      	str	r3, [r4, #68]	; 0x44
 80011f6:	2001      	movs	r0, #1
 80011f8:	462b      	mov	r3, r5
 80011fa:	47c0      	blx	r8
 80011fc:	bb78      	cbnz	r0, 800125e <unwind_phase2_forced+0xbe>
 80011fe:	4638      	mov	r0, r7
 8001200:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8001204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001208:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800120a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800120e:	616b      	str	r3, [r5, #20]
 8001210:	4621      	mov	r1, r4
 8001212:	a87a      	add	r0, sp, #488	; 0x1e8
 8001214:	f005 f9d6 	bl	80065c4 <memcpy>
 8001218:	692b      	ldr	r3, [r5, #16]
 800121a:	aa7a      	add	r2, sp, #488	; 0x1e8
 800121c:	4629      	mov	r1, r5
 800121e:	4630      	mov	r0, r6
 8001220:	4798      	blx	r3
 8001222:	9b88      	ldr	r3, [sp, #544]	; 0x220
 8001224:	4682      	mov	sl, r0
 8001226:	e88d 0210 	stmia.w	sp, {r4, r9}
 800122a:	4631      	mov	r1, r6
 800122c:	6463      	str	r3, [r4, #68]	; 0x44
 800122e:	462a      	mov	r2, r5
 8001230:	462b      	mov	r3, r5
 8001232:	2001      	movs	r0, #1
 8001234:	47c0      	blx	r8
 8001236:	b990      	cbnz	r0, 800125e <unwind_phase2_forced+0xbe>
 8001238:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800123c:	a97a      	add	r1, sp, #488	; 0x1e8
 800123e:	4620      	mov	r0, r4
 8001240:	f005 f9c0 	bl	80065c4 <memcpy>
 8001244:	f1ba 0f08 	cmp.w	sl, #8
 8001248:	d106      	bne.n	8001258 <unwind_phase2_forced+0xb8>
 800124a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800124c:	4628      	mov	r0, r5
 800124e:	f7ff feff 	bl	8001050 <get_eit_entry>
 8001252:	2609      	movs	r6, #9
 8001254:	4607      	mov	r7, r0
 8001256:	e7c6      	b.n	80011e6 <unwind_phase2_forced+0x46>
 8001258:	f1ba 0f07 	cmp.w	sl, #7
 800125c:	d005      	beq.n	800126a <unwind_phase2_forced+0xca>
 800125e:	2709      	movs	r7, #9
 8001260:	4638      	mov	r0, r7
 8001262:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8001266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800126a:	4638      	mov	r0, r7
 800126c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800126e:	f7ff ff75 	bl	800115c <_Unwind_DebugHook>
 8001272:	a803      	add	r0, sp, #12
 8001274:	f000 fb8c 	bl	8001990 <__restore_core_regs>

08001278 <_Unwind_GetCFA>:
 8001278:	6c40      	ldr	r0, [r0, #68]	; 0x44
 800127a:	4770      	bx	lr

0800127c <__gnu_Unwind_RaiseException>:
 800127c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800127e:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8001282:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8001284:	b0f9      	sub	sp, #484	; 0x1e4
 8001286:	640b      	str	r3, [r1, #64]	; 0x40
 8001288:	1d0e      	adds	r6, r1, #4
 800128a:	ad01      	add	r5, sp, #4
 800128c:	460f      	mov	r7, r1
 800128e:	4604      	mov	r4, r0
 8001290:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001292:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001294:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001296:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001298:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800129a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800129c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80012a0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80012a4:	f8cd e000 	str.w	lr, [sp]
 80012a8:	e006      	b.n	80012b8 <__gnu_Unwind_RaiseException+0x3c>
 80012aa:	6923      	ldr	r3, [r4, #16]
 80012ac:	466a      	mov	r2, sp
 80012ae:	4621      	mov	r1, r4
 80012b0:	4798      	blx	r3
 80012b2:	2808      	cmp	r0, #8
 80012b4:	4605      	mov	r5, r0
 80012b6:	d108      	bne.n	80012ca <__gnu_Unwind_RaiseException+0x4e>
 80012b8:	9910      	ldr	r1, [sp, #64]	; 0x40
 80012ba:	4620      	mov	r0, r4
 80012bc:	f7ff fec8 	bl	8001050 <get_eit_entry>
 80012c0:	2800      	cmp	r0, #0
 80012c2:	d0f2      	beq.n	80012aa <__gnu_Unwind_RaiseException+0x2e>
 80012c4:	2009      	movs	r0, #9
 80012c6:	b079      	add	sp, #484	; 0x1e4
 80012c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012ca:	4668      	mov	r0, sp
 80012cc:	f7ff ff12 	bl	80010f4 <restore_non_core_regs>
 80012d0:	2d06      	cmp	r5, #6
 80012d2:	d1f7      	bne.n	80012c4 <__gnu_Unwind_RaiseException+0x48>
 80012d4:	4639      	mov	r1, r7
 80012d6:	4620      	mov	r0, r4
 80012d8:	f7ff ff42 	bl	8001160 <unwind_phase2>

080012dc <__gnu_Unwind_ForcedUnwind>:
 80012dc:	b430      	push	{r4, r5}
 80012de:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 80012e0:	60c1      	str	r1, [r0, #12]
 80012e2:	6182      	str	r2, [r0, #24]
 80012e4:	4619      	mov	r1, r3
 80012e6:	641d      	str	r5, [r3, #64]	; 0x40
 80012e8:	2200      	movs	r2, #0
 80012ea:	bc30      	pop	{r4, r5}
 80012ec:	e758      	b.n	80011a0 <unwind_phase2_forced>
 80012ee:	bf00      	nop

080012f0 <__gnu_Unwind_Resume>:
 80012f0:	b570      	push	{r4, r5, r6, lr}
 80012f2:	6943      	ldr	r3, [r0, #20]
 80012f4:	68c6      	ldr	r6, [r0, #12]
 80012f6:	640b      	str	r3, [r1, #64]	; 0x40
 80012f8:	b126      	cbz	r6, 8001304 <__gnu_Unwind_Resume+0x14>
 80012fa:	2201      	movs	r2, #1
 80012fc:	f7ff ff50 	bl	80011a0 <unwind_phase2_forced>
 8001300:	f004 fd96 	bl	8005e30 <abort>
 8001304:	6903      	ldr	r3, [r0, #16]
 8001306:	460a      	mov	r2, r1
 8001308:	4604      	mov	r4, r0
 800130a:	460d      	mov	r5, r1
 800130c:	4601      	mov	r1, r0
 800130e:	2002      	movs	r0, #2
 8001310:	4798      	blx	r3
 8001312:	2807      	cmp	r0, #7
 8001314:	d007      	beq.n	8001326 <__gnu_Unwind_Resume+0x36>
 8001316:	2808      	cmp	r0, #8
 8001318:	d103      	bne.n	8001322 <__gnu_Unwind_Resume+0x32>
 800131a:	4629      	mov	r1, r5
 800131c:	4620      	mov	r0, r4
 800131e:	f7ff ff1f 	bl	8001160 <unwind_phase2>
 8001322:	f004 fd85 	bl	8005e30 <abort>
 8001326:	4630      	mov	r0, r6
 8001328:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800132a:	f7ff ff17 	bl	800115c <_Unwind_DebugHook>
 800132e:	1d28      	adds	r0, r5, #4
 8001330:	f000 fb2e 	bl	8001990 <__restore_core_regs>

08001334 <__gnu_Unwind_Resume_or_Rethrow>:
 8001334:	68c2      	ldr	r2, [r0, #12]
 8001336:	b12a      	cbz	r2, 8001344 <__gnu_Unwind_Resume_or_Rethrow+0x10>
 8001338:	b410      	push	{r4}
 800133a:	6bcc      	ldr	r4, [r1, #60]	; 0x3c
 800133c:	2200      	movs	r2, #0
 800133e:	640c      	str	r4, [r1, #64]	; 0x40
 8001340:	bc10      	pop	{r4}
 8001342:	e72d      	b.n	80011a0 <unwind_phase2_forced>
 8001344:	e79a      	b.n	800127c <__gnu_Unwind_RaiseException>
 8001346:	bf00      	nop

08001348 <_Unwind_Complete>:
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop

0800134c <_Unwind_DeleteException>:
 800134c:	6883      	ldr	r3, [r0, #8]
 800134e:	b113      	cbz	r3, 8001356 <_Unwind_DeleteException+0xa>
 8001350:	4601      	mov	r1, r0
 8001352:	2001      	movs	r0, #1
 8001354:	4718      	bx	r3
 8001356:	4770      	bx	lr

08001358 <_Unwind_VRS_Get>:
 8001358:	b500      	push	{lr}
 800135a:	2904      	cmp	r1, #4
 800135c:	d807      	bhi.n	800136e <_Unwind_VRS_Get+0x16>
 800135e:	e8df f001 	tbb	[pc, r1]
 8001362:	0903      	.short	0x0903
 8001364:	0906      	.short	0x0906
 8001366:	09          	.byte	0x09
 8001367:	00          	.byte	0x00
 8001368:	b90b      	cbnz	r3, 800136e <_Unwind_VRS_Get+0x16>
 800136a:	2a0f      	cmp	r2, #15
 800136c:	d905      	bls.n	800137a <_Unwind_VRS_Get+0x22>
 800136e:	2002      	movs	r0, #2
 8001370:	f85d fb04 	ldr.w	pc, [sp], #4
 8001374:	2001      	movs	r0, #1
 8001376:	f85d fb04 	ldr.w	pc, [sp], #4
 800137a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800137e:	6852      	ldr	r2, [r2, #4]
 8001380:	4618      	mov	r0, r3
 8001382:	9b01      	ldr	r3, [sp, #4]
 8001384:	601a      	str	r2, [r3, #0]
 8001386:	f85d fb04 	ldr.w	pc, [sp], #4
 800138a:	bf00      	nop

0800138c <_Unwind_GetGR>:
 800138c:	2300      	movs	r3, #0
 800138e:	b510      	push	{r4, lr}
 8001390:	b084      	sub	sp, #16
 8001392:	ac03      	add	r4, sp, #12
 8001394:	460a      	mov	r2, r1
 8001396:	9400      	str	r4, [sp, #0]
 8001398:	4619      	mov	r1, r3
 800139a:	f7ff ffdd 	bl	8001358 <_Unwind_VRS_Get>
 800139e:	9803      	ldr	r0, [sp, #12]
 80013a0:	b004      	add	sp, #16
 80013a2:	bd10      	pop	{r4, pc}

080013a4 <_Unwind_VRS_Set>:
 80013a4:	b500      	push	{lr}
 80013a6:	2904      	cmp	r1, #4
 80013a8:	d807      	bhi.n	80013ba <_Unwind_VRS_Set+0x16>
 80013aa:	e8df f001 	tbb	[pc, r1]
 80013ae:	0903      	.short	0x0903
 80013b0:	0906      	.short	0x0906
 80013b2:	09          	.byte	0x09
 80013b3:	00          	.byte	0x00
 80013b4:	b90b      	cbnz	r3, 80013ba <_Unwind_VRS_Set+0x16>
 80013b6:	2a0f      	cmp	r2, #15
 80013b8:	d905      	bls.n	80013c6 <_Unwind_VRS_Set+0x22>
 80013ba:	2002      	movs	r0, #2
 80013bc:	f85d fb04 	ldr.w	pc, [sp], #4
 80013c0:	2001      	movs	r0, #1
 80013c2:	f85d fb04 	ldr.w	pc, [sp], #4
 80013c6:	9901      	ldr	r1, [sp, #4]
 80013c8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80013cc:	6809      	ldr	r1, [r1, #0]
 80013ce:	4618      	mov	r0, r3
 80013d0:	6051      	str	r1, [r2, #4]
 80013d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80013d6:	bf00      	nop

080013d8 <_Unwind_SetGR>:
 80013d8:	2300      	movs	r3, #0
 80013da:	b510      	push	{r4, lr}
 80013dc:	b084      	sub	sp, #16
 80013de:	ac04      	add	r4, sp, #16
 80013e0:	f844 2d04 	str.w	r2, [r4, #-4]!
 80013e4:	9400      	str	r4, [sp, #0]
 80013e6:	460a      	mov	r2, r1
 80013e8:	4619      	mov	r1, r3
 80013ea:	f7ff ffdb 	bl	80013a4 <_Unwind_VRS_Set>
 80013ee:	b004      	add	sp, #16
 80013f0:	bd10      	pop	{r4, pc}
 80013f2:	bf00      	nop

080013f4 <__gnu_Unwind_Backtrace>:
 80013f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013f6:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 80013fa:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80013fc:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 8001400:	6413      	str	r3, [r2, #64]	; 0x40
 8001402:	1d15      	adds	r5, r2, #4
 8001404:	ac17      	add	r4, sp, #92	; 0x5c
 8001406:	4607      	mov	r7, r0
 8001408:	460e      	mov	r6, r1
 800140a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800140c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800140e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001410:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001412:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001414:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001416:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800141a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800141e:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
 8001422:	e012      	b.n	800144a <__gnu_Unwind_Backtrace+0x56>
 8001424:	210c      	movs	r1, #12
 8001426:	a816      	add	r0, sp, #88	; 0x58
 8001428:	466a      	mov	r2, sp
 800142a:	f7ff ffd5 	bl	80013d8 <_Unwind_SetGR>
 800142e:	4631      	mov	r1, r6
 8001430:	a816      	add	r0, sp, #88	; 0x58
 8001432:	47b8      	blx	r7
 8001434:	b978      	cbnz	r0, 8001456 <__gnu_Unwind_Backtrace+0x62>
 8001436:	9b04      	ldr	r3, [sp, #16]
 8001438:	aa16      	add	r2, sp, #88	; 0x58
 800143a:	4669      	mov	r1, sp
 800143c:	2008      	movs	r0, #8
 800143e:	4798      	blx	r3
 8001440:	2805      	cmp	r0, #5
 8001442:	4604      	mov	r4, r0
 8001444:	d008      	beq.n	8001458 <__gnu_Unwind_Backtrace+0x64>
 8001446:	2809      	cmp	r0, #9
 8001448:	d005      	beq.n	8001456 <__gnu_Unwind_Backtrace+0x62>
 800144a:	9926      	ldr	r1, [sp, #152]	; 0x98
 800144c:	4668      	mov	r0, sp
 800144e:	f7ff fdff 	bl	8001050 <get_eit_entry>
 8001452:	2800      	cmp	r0, #0
 8001454:	d0e6      	beq.n	8001424 <__gnu_Unwind_Backtrace+0x30>
 8001456:	2409      	movs	r4, #9
 8001458:	a816      	add	r0, sp, #88	; 0x58
 800145a:	f7ff fe4b 	bl	80010f4 <restore_non_core_regs>
 800145e:	4620      	mov	r0, r4
 8001460:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8001464:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001466:	bf00      	nop

08001468 <__gnu_unwind_pr_common>:
 8001468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800146c:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 800146e:	4691      	mov	r9, r2
 8001470:	6822      	ldr	r2, [r4, #0]
 8001472:	b08b      	sub	sp, #44	; 0x2c
 8001474:	3404      	adds	r4, #4
 8001476:	460d      	mov	r5, r1
 8001478:	9207      	str	r2, [sp, #28]
 800147a:	9408      	str	r4, [sp, #32]
 800147c:	f000 0b03 	and.w	fp, r0, #3
 8001480:	461e      	mov	r6, r3
 8001482:	2b00      	cmp	r3, #0
 8001484:	d160      	bne.n	8001548 <__gnu_unwind_pr_common+0xe0>
 8001486:	2303      	movs	r3, #3
 8001488:	0212      	lsls	r2, r2, #8
 800148a:	9207      	str	r2, [sp, #28]
 800148c:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 8001490:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8001494:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8001496:	f1bb 0f02 	cmp.w	fp, #2
 800149a:	bf08      	it	eq
 800149c:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 800149e:	f013 0301 	ands.w	r3, r3, #1
 80014a2:	d140      	bne.n	8001526 <__gnu_unwind_pr_common+0xbe>
 80014a4:	9301      	str	r3, [sp, #4]
 80014a6:	f000 0308 	and.w	r3, r0, #8
 80014aa:	9303      	str	r3, [sp, #12]
 80014ac:	f8d4 8000 	ldr.w	r8, [r4]
 80014b0:	f1b8 0f00 	cmp.w	r8, #0
 80014b4:	d039      	beq.n	800152a <__gnu_unwind_pr_common+0xc2>
 80014b6:	2e02      	cmp	r6, #2
 80014b8:	d043      	beq.n	8001542 <__gnu_unwind_pr_common+0xda>
 80014ba:	f8b4 8000 	ldrh.w	r8, [r4]
 80014be:	8867      	ldrh	r7, [r4, #2]
 80014c0:	3404      	adds	r4, #4
 80014c2:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80014c4:	f027 0a01 	bic.w	sl, r7, #1
 80014c8:	210f      	movs	r1, #15
 80014ca:	4648      	mov	r0, r9
 80014cc:	449a      	add	sl, r3
 80014ce:	f7ff ff5d 	bl	800138c <_Unwind_GetGR>
 80014d2:	4582      	cmp	sl, r0
 80014d4:	d833      	bhi.n	800153e <__gnu_unwind_pr_common+0xd6>
 80014d6:	f028 0301 	bic.w	r3, r8, #1
 80014da:	449a      	add	sl, r3
 80014dc:	4550      	cmp	r0, sl
 80014de:	bf2c      	ite	cs
 80014e0:	2000      	movcs	r0, #0
 80014e2:	2001      	movcc	r0, #1
 80014e4:	007f      	lsls	r7, r7, #1
 80014e6:	f007 0702 	and.w	r7, r7, #2
 80014ea:	f008 0801 	and.w	r8, r8, #1
 80014ee:	ea47 0708 	orr.w	r7, r7, r8
 80014f2:	2f01      	cmp	r7, #1
 80014f4:	d03e      	beq.n	8001574 <__gnu_unwind_pr_common+0x10c>
 80014f6:	d335      	bcc.n	8001564 <__gnu_unwind_pr_common+0xfc>
 80014f8:	2f02      	cmp	r7, #2
 80014fa:	d11c      	bne.n	8001536 <__gnu_unwind_pr_common+0xce>
 80014fc:	6823      	ldr	r3, [r4, #0]
 80014fe:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001502:	9202      	str	r2, [sp, #8]
 8001504:	f1bb 0f00 	cmp.w	fp, #0
 8001508:	d176      	bne.n	80015f8 <__gnu_unwind_pr_common+0x190>
 800150a:	b128      	cbz	r0, 8001518 <__gnu_unwind_pr_common+0xb0>
 800150c:	9903      	ldr	r1, [sp, #12]
 800150e:	2900      	cmp	r1, #0
 8001510:	d07e      	beq.n	8001610 <__gnu_unwind_pr_common+0x1a8>
 8001512:	2a00      	cmp	r2, #0
 8001514:	f000 80a6 	beq.w	8001664 <__gnu_unwind_pr_common+0x1fc>
 8001518:	2b00      	cmp	r3, #0
 800151a:	db77      	blt.n	800160c <__gnu_unwind_pr_common+0x1a4>
 800151c:	9b02      	ldr	r3, [sp, #8]
 800151e:	3301      	adds	r3, #1
 8001520:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8001524:	e7c2      	b.n	80014ac <__gnu_unwind_pr_common+0x44>
 8001526:	2300      	movs	r3, #0
 8001528:	9301      	str	r3, [sp, #4]
 800152a:	2e02      	cmp	r6, #2
 800152c:	dd3e      	ble.n	80015ac <__gnu_unwind_pr_common+0x144>
 800152e:	f7ff fe13 	bl	8001158 <__gnu_unwind_24bit.isra.1>
 8001532:	2800      	cmp	r0, #0
 8001534:	d040      	beq.n	80015b8 <__gnu_unwind_pr_common+0x150>
 8001536:	2009      	movs	r0, #9
 8001538:	b00b      	add	sp, #44	; 0x2c
 800153a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800153e:	2000      	movs	r0, #0
 8001540:	e7d0      	b.n	80014e4 <__gnu_unwind_pr_common+0x7c>
 8001542:	6867      	ldr	r7, [r4, #4]
 8001544:	3408      	adds	r4, #8
 8001546:	e7bc      	b.n	80014c2 <__gnu_unwind_pr_common+0x5a>
 8001548:	2b02      	cmp	r3, #2
 800154a:	dca3      	bgt.n	8001494 <__gnu_unwind_pr_common+0x2c>
 800154c:	2102      	movs	r1, #2
 800154e:	0c13      	lsrs	r3, r2, #16
 8001550:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 8001554:	0412      	lsls	r2, r2, #16
 8001556:	b2db      	uxtb	r3, r3
 8001558:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800155c:	9207      	str	r2, [sp, #28]
 800155e:	f88d 1024 	strb.w	r1, [sp, #36]	; 0x24
 8001562:	e797      	b.n	8001494 <__gnu_unwind_pr_common+0x2c>
 8001564:	f1bb 0f00 	cmp.w	fp, #0
 8001568:	d002      	beq.n	8001570 <__gnu_unwind_pr_common+0x108>
 800156a:	2800      	cmp	r0, #0
 800156c:	f040 80bd 	bne.w	80016ea <__gnu_unwind_pr_common+0x282>
 8001570:	3404      	adds	r4, #4
 8001572:	e79b      	b.n	80014ac <__gnu_unwind_pr_common+0x44>
 8001574:	f1bb 0f00 	cmp.w	fp, #0
 8001578:	d125      	bne.n	80015c6 <__gnu_unwind_pr_common+0x15e>
 800157a:	b1a8      	cbz	r0, 80015a8 <__gnu_unwind_pr_common+0x140>
 800157c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001580:	1c99      	adds	r1, r3, #2
 8001582:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8001586:	d0d6      	beq.n	8001536 <__gnu_unwind_pr_common+0xce>
 8001588:	f105 0158 	add.w	r1, r5, #88	; 0x58
 800158c:	3301      	adds	r3, #1
 800158e:	9106      	str	r1, [sp, #24]
 8001590:	f000 80a3 	beq.w	80016da <__gnu_unwind_pr_common+0x272>
 8001594:	1d20      	adds	r0, r4, #4
 8001596:	f7ff fdd9 	bl	800114c <_Unwind_decode_typeinfo_ptr.isra.0>
 800159a:	ab06      	add	r3, sp, #24
 800159c:	4601      	mov	r1, r0
 800159e:	4628      	mov	r0, r5
 80015a0:	f003 f8ca 	bl	8004738 <__cxa_type_match>
 80015a4:	2800      	cmp	r0, #0
 80015a6:	d177      	bne.n	8001698 <__gnu_unwind_pr_common+0x230>
 80015a8:	3408      	adds	r4, #8
 80015aa:	e77f      	b.n	80014ac <__gnu_unwind_pr_common+0x44>
 80015ac:	a907      	add	r1, sp, #28
 80015ae:	4648      	mov	r0, r9
 80015b0:	f000 faf0 	bl	8001b94 <__gnu_unwind_execute>
 80015b4:	2800      	cmp	r0, #0
 80015b6:	d1be      	bne.n	8001536 <__gnu_unwind_pr_common+0xce>
 80015b8:	9b01      	ldr	r3, [sp, #4]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d15c      	bne.n	8001678 <__gnu_unwind_pr_common+0x210>
 80015be:	2008      	movs	r0, #8
 80015c0:	b00b      	add	sp, #44	; 0x2c
 80015c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80015c6:	210d      	movs	r1, #13
 80015c8:	4648      	mov	r0, r9
 80015ca:	6a2f      	ldr	r7, [r5, #32]
 80015cc:	f7ff fede 	bl	800138c <_Unwind_GetGR>
 80015d0:	4287      	cmp	r7, r0
 80015d2:	d1e9      	bne.n	80015a8 <__gnu_unwind_pr_common+0x140>
 80015d4:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80015d6:	429c      	cmp	r4, r3
 80015d8:	d1e6      	bne.n	80015a8 <__gnu_unwind_pr_common+0x140>
 80015da:	4620      	mov	r0, r4
 80015dc:	f7ff fcea 	bl	8000fb4 <selfrel_offset31>
 80015e0:	210f      	movs	r1, #15
 80015e2:	4602      	mov	r2, r0
 80015e4:	4648      	mov	r0, r9
 80015e6:	f7ff fef7 	bl	80013d8 <_Unwind_SetGR>
 80015ea:	4648      	mov	r0, r9
 80015ec:	462a      	mov	r2, r5
 80015ee:	2100      	movs	r1, #0
 80015f0:	f7ff fef2 	bl	80013d8 <_Unwind_SetGR>
 80015f4:	2007      	movs	r0, #7
 80015f6:	e79f      	b.n	8001538 <__gnu_unwind_pr_common+0xd0>
 80015f8:	210d      	movs	r1, #13
 80015fa:	4648      	mov	r0, r9
 80015fc:	6a2f      	ldr	r7, [r5, #32]
 80015fe:	f7ff fec5 	bl	800138c <_Unwind_GetGR>
 8001602:	4287      	cmp	r7, r0
 8001604:	d058      	beq.n	80016b8 <__gnu_unwind_pr_common+0x250>
 8001606:	6823      	ldr	r3, [r4, #0]
 8001608:	2b00      	cmp	r3, #0
 800160a:	da87      	bge.n	800151c <__gnu_unwind_pr_common+0xb4>
 800160c:	3404      	adds	r4, #4
 800160e:	e785      	b.n	800151c <__gnu_unwind_pr_common+0xb4>
 8001610:	9b02      	ldr	r3, [sp, #8]
 8001612:	b33b      	cbz	r3, 8001664 <__gnu_unwind_pr_common+0x1fc>
 8001614:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8001618:	1d27      	adds	r7, r4, #4
 800161a:	f8cd b010 	str.w	fp, [sp, #16]
 800161e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8001622:	46a3      	mov	fp, r4
 8001624:	f8dd a008 	ldr.w	sl, [sp, #8]
 8001628:	461c      	mov	r4, r3
 800162a:	9605      	str	r6, [sp, #20]
 800162c:	e002      	b.n	8001634 <__gnu_unwind_pr_common+0x1cc>
 800162e:	45b2      	cmp	sl, r6
 8001630:	46b0      	mov	r8, r6
 8001632:	d016      	beq.n	8001662 <__gnu_unwind_pr_common+0x1fa>
 8001634:	4638      	mov	r0, r7
 8001636:	9406      	str	r4, [sp, #24]
 8001638:	f7ff fd88 	bl	800114c <_Unwind_decode_typeinfo_ptr.isra.0>
 800163c:	ab06      	add	r3, sp, #24
 800163e:	4601      	mov	r1, r0
 8001640:	2200      	movs	r2, #0
 8001642:	4628      	mov	r0, r5
 8001644:	f003 f878 	bl	8004738 <__cxa_type_match>
 8001648:	f108 0601 	add.w	r6, r8, #1
 800164c:	3704      	adds	r7, #4
 800164e:	2800      	cmp	r0, #0
 8001650:	d0ed      	beq.n	800162e <__gnu_unwind_pr_common+0x1c6>
 8001652:	9b02      	ldr	r3, [sp, #8]
 8001654:	465c      	mov	r4, fp
 8001656:	4543      	cmp	r3, r8
 8001658:	f8dd b010 	ldr.w	fp, [sp, #16]
 800165c:	9e05      	ldr	r6, [sp, #20]
 800165e:	d1d2      	bne.n	8001606 <__gnu_unwind_pr_common+0x19e>
 8001660:	e000      	b.n	8001664 <__gnu_unwind_pr_common+0x1fc>
 8001662:	465c      	mov	r4, fp
 8001664:	4648      	mov	r0, r9
 8001666:	210d      	movs	r1, #13
 8001668:	f7ff fe90 	bl	800138c <_Unwind_GetGR>
 800166c:	9b06      	ldr	r3, [sp, #24]
 800166e:	6228      	str	r0, [r5, #32]
 8001670:	62ac      	str	r4, [r5, #40]	; 0x28
 8001672:	626b      	str	r3, [r5, #36]	; 0x24
 8001674:	2006      	movs	r0, #6
 8001676:	e75f      	b.n	8001538 <__gnu_unwind_pr_common+0xd0>
 8001678:	210f      	movs	r1, #15
 800167a:	4648      	mov	r0, r9
 800167c:	f7ff fe86 	bl	800138c <_Unwind_GetGR>
 8001680:	210e      	movs	r1, #14
 8001682:	4602      	mov	r2, r0
 8001684:	4648      	mov	r0, r9
 8001686:	f7ff fea7 	bl	80013d8 <_Unwind_SetGR>
 800168a:	4648      	mov	r0, r9
 800168c:	4a29      	ldr	r2, [pc, #164]	; (8001734 <__gnu_unwind_pr_common+0x2cc>)
 800168e:	210f      	movs	r1, #15
 8001690:	f7ff fea2 	bl	80013d8 <_Unwind_SetGR>
 8001694:	2007      	movs	r0, #7
 8001696:	e74f      	b.n	8001538 <__gnu_unwind_pr_common+0xd0>
 8001698:	4607      	mov	r7, r0
 800169a:	210d      	movs	r1, #13
 800169c:	4648      	mov	r0, r9
 800169e:	f7ff fe75 	bl	800138c <_Unwind_GetGR>
 80016a2:	2f02      	cmp	r7, #2
 80016a4:	6228      	str	r0, [r5, #32]
 80016a6:	d11d      	bne.n	80016e4 <__gnu_unwind_pr_common+0x27c>
 80016a8:	462b      	mov	r3, r5
 80016aa:	9a06      	ldr	r2, [sp, #24]
 80016ac:	f843 2f2c 	str.w	r2, [r3, #44]!
 80016b0:	626b      	str	r3, [r5, #36]	; 0x24
 80016b2:	62ac      	str	r4, [r5, #40]	; 0x28
 80016b4:	2006      	movs	r0, #6
 80016b6:	e73f      	b.n	8001538 <__gnu_unwind_pr_common+0xd0>
 80016b8:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80016ba:	429c      	cmp	r4, r3
 80016bc:	d1a3      	bne.n	8001606 <__gnu_unwind_pr_common+0x19e>
 80016be:	2204      	movs	r2, #4
 80016c0:	2700      	movs	r7, #0
 80016c2:	9902      	ldr	r1, [sp, #8]
 80016c4:	18a3      	adds	r3, r4, r2
 80016c6:	62a9      	str	r1, [r5, #40]	; 0x28
 80016c8:	62ef      	str	r7, [r5, #44]	; 0x2c
 80016ca:	632a      	str	r2, [r5, #48]	; 0x30
 80016cc:	636b      	str	r3, [r5, #52]	; 0x34
 80016ce:	6823      	ldr	r3, [r4, #0]
 80016d0:	42bb      	cmp	r3, r7
 80016d2:	db1d      	blt.n	8001710 <__gnu_unwind_pr_common+0x2a8>
 80016d4:	2301      	movs	r3, #1
 80016d6:	9301      	str	r3, [sp, #4]
 80016d8:	e720      	b.n	800151c <__gnu_unwind_pr_common+0xb4>
 80016da:	4648      	mov	r0, r9
 80016dc:	210d      	movs	r1, #13
 80016de:	f7ff fe55 	bl	800138c <_Unwind_GetGR>
 80016e2:	6228      	str	r0, [r5, #32]
 80016e4:	9b06      	ldr	r3, [sp, #24]
 80016e6:	626b      	str	r3, [r5, #36]	; 0x24
 80016e8:	e7e3      	b.n	80016b2 <__gnu_unwind_pr_common+0x24a>
 80016ea:	4620      	mov	r0, r4
 80016ec:	f7ff fc62 	bl	8000fb4 <selfrel_offset31>
 80016f0:	3404      	adds	r4, #4
 80016f2:	4606      	mov	r6, r0
 80016f4:	63ac      	str	r4, [r5, #56]	; 0x38
 80016f6:	4628      	mov	r0, r5
 80016f8:	f003 f87c 	bl	80047f4 <__cxa_begin_cleanup>
 80016fc:	2800      	cmp	r0, #0
 80016fe:	f43f af1a 	beq.w	8001536 <__gnu_unwind_pr_common+0xce>
 8001702:	4648      	mov	r0, r9
 8001704:	4632      	mov	r2, r6
 8001706:	210f      	movs	r1, #15
 8001708:	f7ff fe66 	bl	80013d8 <_Unwind_SetGR>
 800170c:	2007      	movs	r0, #7
 800170e:	e713      	b.n	8001538 <__gnu_unwind_pr_common+0xd0>
 8001710:	4608      	mov	r0, r1
 8001712:	3001      	adds	r0, #1
 8001714:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001718:	f7ff fc4c 	bl	8000fb4 <selfrel_offset31>
 800171c:	210f      	movs	r1, #15
 800171e:	4602      	mov	r2, r0
 8001720:	4648      	mov	r0, r9
 8001722:	f7ff fe59 	bl	80013d8 <_Unwind_SetGR>
 8001726:	4648      	mov	r0, r9
 8001728:	462a      	mov	r2, r5
 800172a:	4639      	mov	r1, r7
 800172c:	f7ff fe54 	bl	80013d8 <_Unwind_SetGR>
 8001730:	2007      	movs	r0, #7
 8001732:	e701      	b.n	8001538 <__gnu_unwind_pr_common+0xd0>
 8001734:	08004efb 	.word	0x08004efb

08001738 <__aeabi_unwind_cpp_pr0>:
 8001738:	2300      	movs	r3, #0
 800173a:	e695      	b.n	8001468 <__gnu_unwind_pr_common>

0800173c <__aeabi_unwind_cpp_pr1>:
 800173c:	2301      	movs	r3, #1
 800173e:	e693      	b.n	8001468 <__gnu_unwind_pr_common>

08001740 <__aeabi_unwind_cpp_pr2>:
 8001740:	2302      	movs	r3, #2
 8001742:	e691      	b.n	8001468 <__gnu_unwind_pr_common>

08001744 <_Unwind_VRS_Pop>:
 8001744:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001746:	4604      	mov	r4, r0
 8001748:	b0c5      	sub	sp, #276	; 0x114
 800174a:	2904      	cmp	r1, #4
 800174c:	d80d      	bhi.n	800176a <_Unwind_VRS_Pop+0x26>
 800174e:	e8df f001 	tbb	[pc, r1]
 8001752:	0355      	.short	0x0355
 8001754:	310c      	.short	0x310c
 8001756:	0f          	.byte	0x0f
 8001757:	00          	.byte	0x00
 8001758:	2b01      	cmp	r3, #1
 800175a:	ea4f 4612 	mov.w	r6, r2, lsr #16
 800175e:	b295      	uxth	r5, r2
 8001760:	d164      	bne.n	800182c <_Unwind_VRS_Pop+0xe8>
 8001762:	1972      	adds	r2, r6, r5
 8001764:	2a10      	cmp	r2, #16
 8001766:	f240 809d 	bls.w	80018a4 <_Unwind_VRS_Pop+0x160>
 800176a:	2002      	movs	r0, #2
 800176c:	b045      	add	sp, #276	; 0x114
 800176e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001770:	2b00      	cmp	r3, #0
 8001772:	d1fa      	bne.n	800176a <_Unwind_VRS_Pop+0x26>
 8001774:	2a10      	cmp	r2, #16
 8001776:	d8f8      	bhi.n	800176a <_Unwind_VRS_Pop+0x26>
 8001778:	6823      	ldr	r3, [r4, #0]
 800177a:	06d8      	lsls	r0, r3, #27
 800177c:	f100 80c8 	bmi.w	8001910 <_Unwind_VRS_Pop+0x1cc>
 8001780:	ae22      	add	r6, sp, #136	; 0x88
 8001782:	4630      	mov	r0, r6
 8001784:	9201      	str	r2, [sp, #4]
 8001786:	2501      	movs	r5, #1
 8001788:	f000 f974 	bl	8001a74 <__gnu_Unwind_Save_WMMXC>
 800178c:	2300      	movs	r3, #0
 800178e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001790:	9a01      	ldr	r2, [sp, #4]
 8001792:	fa05 f103 	lsl.w	r1, r5, r3
 8001796:	4211      	tst	r1, r2
 8001798:	d003      	beq.n	80017a2 <_Unwind_VRS_Pop+0x5e>
 800179a:	6801      	ldr	r1, [r0, #0]
 800179c:	3004      	adds	r0, #4
 800179e:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 80017a2:	3301      	adds	r3, #1
 80017a4:	2b04      	cmp	r3, #4
 80017a6:	d1f4      	bne.n	8001792 <_Unwind_VRS_Pop+0x4e>
 80017a8:	63a0      	str	r0, [r4, #56]	; 0x38
 80017aa:	4630      	mov	r0, r6
 80017ac:	f000 f958 	bl	8001a60 <__gnu_Unwind_Restore_WMMXC>
 80017b0:	2000      	movs	r0, #0
 80017b2:	e7db      	b.n	800176c <_Unwind_VRS_Pop+0x28>
 80017b4:	2b03      	cmp	r3, #3
 80017b6:	d1d8      	bne.n	800176a <_Unwind_VRS_Pop+0x26>
 80017b8:	0c15      	lsrs	r5, r2, #16
 80017ba:	b297      	uxth	r7, r2
 80017bc:	19eb      	adds	r3, r5, r7
 80017be:	2b10      	cmp	r3, #16
 80017c0:	d8d3      	bhi.n	800176a <_Unwind_VRS_Pop+0x26>
 80017c2:	6823      	ldr	r3, [r4, #0]
 80017c4:	071e      	lsls	r6, r3, #28
 80017c6:	f100 80b7 	bmi.w	8001938 <_Unwind_VRS_Pop+0x1f4>
 80017ca:	ae22      	add	r6, sp, #136	; 0x88
 80017cc:	4630      	mov	r0, r6
 80017ce:	f000 f925 	bl	8001a1c <__gnu_Unwind_Save_WMMXD>
 80017d2:	00ed      	lsls	r5, r5, #3
 80017d4:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80017d6:	b15f      	cbz	r7, 80017f0 <_Unwind_VRS_Pop+0xac>
 80017d8:	3d04      	subs	r5, #4
 80017da:	4603      	mov	r3, r0
 80017dc:	1971      	adds	r1, r6, r5
 80017de:	eb00 00c7 	add.w	r0, r0, r7, lsl #3
 80017e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80017e6:	4283      	cmp	r3, r0
 80017e8:	f841 2f04 	str.w	r2, [r1, #4]!
 80017ec:	d1f9      	bne.n	80017e2 <_Unwind_VRS_Pop+0x9e>
 80017ee:	4618      	mov	r0, r3
 80017f0:	63a0      	str	r0, [r4, #56]	; 0x38
 80017f2:	4630      	mov	r0, r6
 80017f4:	f000 f8f0 	bl	80019d8 <__gnu_Unwind_Restore_WMMXD>
 80017f8:	2000      	movs	r0, #0
 80017fa:	e7b7      	b.n	800176c <_Unwind_VRS_Pop+0x28>
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d1b4      	bne.n	800176a <_Unwind_VRS_Pop+0x26>
 8001800:	2701      	movs	r7, #1
 8001802:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8001804:	b296      	uxth	r6, r2
 8001806:	1d20      	adds	r0, r4, #4
 8001808:	fa07 f103 	lsl.w	r1, r7, r3
 800180c:	4231      	tst	r1, r6
 800180e:	f103 0301 	add.w	r3, r3, #1
 8001812:	d002      	beq.n	800181a <_Unwind_VRS_Pop+0xd6>
 8001814:	6829      	ldr	r1, [r5, #0]
 8001816:	3504      	adds	r5, #4
 8001818:	6001      	str	r1, [r0, #0]
 800181a:	2b10      	cmp	r3, #16
 800181c:	f100 0004 	add.w	r0, r0, #4
 8001820:	d1f2      	bne.n	8001808 <_Unwind_VRS_Pop+0xc4>
 8001822:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 8001826:	d13b      	bne.n	80018a0 <_Unwind_VRS_Pop+0x15c>
 8001828:	63a5      	str	r5, [r4, #56]	; 0x38
 800182a:	e79f      	b.n	800176c <_Unwind_VRS_Pop+0x28>
 800182c:	2b05      	cmp	r3, #5
 800182e:	d19c      	bne.n	800176a <_Unwind_VRS_Pop+0x26>
 8001830:	1977      	adds	r7, r6, r5
 8001832:	2f20      	cmp	r7, #32
 8001834:	d899      	bhi.n	800176a <_Unwind_VRS_Pop+0x26>
 8001836:	2e0f      	cmp	r6, #15
 8001838:	d966      	bls.n	8001908 <_Unwind_VRS_Pop+0x1c4>
 800183a:	462f      	mov	r7, r5
 800183c:	2d00      	cmp	r5, #0
 800183e:	d13a      	bne.n	80018b6 <_Unwind_VRS_Pop+0x172>
 8001840:	462a      	mov	r2, r5
 8001842:	2700      	movs	r7, #0
 8001844:	2a00      	cmp	r2, #0
 8001846:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001848:	dd72      	ble.n	8001930 <_Unwind_VRS_Pop+0x1ec>
 800184a:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 800184e:	4601      	mov	r1, r0
 8001850:	a844      	add	r0, sp, #272	; 0x110
 8001852:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 8001856:	388c      	subs	r0, #140	; 0x8c
 8001858:	f851 5b04 	ldr.w	r5, [r1], #4
 800185c:	4291      	cmp	r1, r2
 800185e:	f840 5f04 	str.w	r5, [r0, #4]!
 8001862:	d1f9      	bne.n	8001858 <_Unwind_VRS_Pop+0x114>
 8001864:	4608      	mov	r0, r1
 8001866:	b197      	cbz	r7, 800188e <_Unwind_VRS_Pop+0x14a>
 8001868:	2e10      	cmp	r6, #16
 800186a:	4632      	mov	r2, r6
 800186c:	bf38      	it	cc
 800186e:	2210      	movcc	r2, #16
 8001870:	a944      	add	r1, sp, #272	; 0x110
 8001872:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8001876:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 800187a:	0079      	lsls	r1, r7, #1
 800187c:	3a04      	subs	r2, #4
 800187e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8001882:	f850 5b04 	ldr.w	r5, [r0], #4
 8001886:	4288      	cmp	r0, r1
 8001888:	f842 5f04 	str.w	r5, [r2, #4]!
 800188c:	d1f9      	bne.n	8001882 <_Unwind_VRS_Pop+0x13e>
 800188e:	2b01      	cmp	r3, #1
 8001890:	d048      	beq.n	8001924 <_Unwind_VRS_Pop+0x1e0>
 8001892:	2e0f      	cmp	r6, #15
 8001894:	63a1      	str	r1, [r4, #56]	; 0x38
 8001896:	d933      	bls.n	8001900 <_Unwind_VRS_Pop+0x1bc>
 8001898:	b117      	cbz	r7, 80018a0 <_Unwind_VRS_Pop+0x15c>
 800189a:	a802      	add	r0, sp, #8
 800189c:	f000 f894 	bl	80019c8 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 80018a0:	2000      	movs	r0, #0
 80018a2:	e763      	b.n	800176c <_Unwind_VRS_Pop+0x28>
 80018a4:	2e0f      	cmp	r6, #15
 80018a6:	f63f af60 	bhi.w	800176a <_Unwind_VRS_Pop+0x26>
 80018aa:	2700      	movs	r7, #0
 80018ac:	6822      	ldr	r2, [r4, #0]
 80018ae:	07d1      	lsls	r1, r2, #31
 80018b0:	d417      	bmi.n	80018e2 <_Unwind_VRS_Pop+0x19e>
 80018b2:	2f00      	cmp	r7, #0
 80018b4:	d060      	beq.n	8001978 <_Unwind_VRS_Pop+0x234>
 80018b6:	6822      	ldr	r2, [r4, #0]
 80018b8:	0751      	lsls	r1, r2, #29
 80018ba:	d445      	bmi.n	8001948 <_Unwind_VRS_Pop+0x204>
 80018bc:	2b01      	cmp	r3, #1
 80018be:	d04d      	beq.n	800195c <_Unwind_VRS_Pop+0x218>
 80018c0:	2e0f      	cmp	r6, #15
 80018c2:	d806      	bhi.n	80018d2 <_Unwind_VRS_Pop+0x18e>
 80018c4:	a822      	add	r0, sp, #136	; 0x88
 80018c6:	9301      	str	r3, [sp, #4]
 80018c8:	f000 f87a 	bl	80019c0 <__gnu_Unwind_Save_VFP_D>
 80018cc:	9b01      	ldr	r3, [sp, #4]
 80018ce:	2f00      	cmp	r7, #0
 80018d0:	d0b6      	beq.n	8001840 <_Unwind_VRS_Pop+0xfc>
 80018d2:	a802      	add	r0, sp, #8
 80018d4:	9301      	str	r3, [sp, #4]
 80018d6:	f000 f87b 	bl	80019d0 <__gnu_Unwind_Save_VFP_D_16_to_31>
 80018da:	9b01      	ldr	r3, [sp, #4]
 80018dc:	f1c6 0210 	rsb	r2, r6, #16
 80018e0:	e7b0      	b.n	8001844 <_Unwind_VRS_Pop+0x100>
 80018e2:	f022 0101 	bic.w	r1, r2, #1
 80018e6:	2b05      	cmp	r3, #5
 80018e8:	6021      	str	r1, [r4, #0]
 80018ea:	9301      	str	r3, [sp, #4]
 80018ec:	4620      	mov	r0, r4
 80018ee:	d03b      	beq.n	8001968 <_Unwind_VRS_Pop+0x224>
 80018f0:	f022 0203 	bic.w	r2, r2, #3
 80018f4:	f840 2b48 	str.w	r2, [r0], #72
 80018f8:	f000 f85a 	bl	80019b0 <__gnu_Unwind_Save_VFP>
 80018fc:	9b01      	ldr	r3, [sp, #4]
 80018fe:	e7d8      	b.n	80018b2 <_Unwind_VRS_Pop+0x16e>
 8001900:	a822      	add	r0, sp, #136	; 0x88
 8001902:	f000 f859 	bl	80019b8 <__gnu_Unwind_Restore_VFP_D>
 8001906:	e7c7      	b.n	8001898 <_Unwind_VRS_Pop+0x154>
 8001908:	2f10      	cmp	r7, #16
 800190a:	d9ce      	bls.n	80018aa <_Unwind_VRS_Pop+0x166>
 800190c:	3f10      	subs	r7, #16
 800190e:	e7cd      	b.n	80018ac <_Unwind_VRS_Pop+0x168>
 8001910:	f023 0310 	bic.w	r3, r3, #16
 8001914:	6023      	str	r3, [r4, #0]
 8001916:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 800191a:	9201      	str	r2, [sp, #4]
 800191c:	f000 f8aa 	bl	8001a74 <__gnu_Unwind_Save_WMMXC>
 8001920:	9a01      	ldr	r2, [sp, #4]
 8001922:	e72d      	b.n	8001780 <_Unwind_VRS_Pop+0x3c>
 8001924:	3104      	adds	r1, #4
 8001926:	63a1      	str	r1, [r4, #56]	; 0x38
 8001928:	a822      	add	r0, sp, #136	; 0x88
 800192a:	f000 f83d 	bl	80019a8 <__gnu_Unwind_Restore_VFP>
 800192e:	e7b7      	b.n	80018a0 <_Unwind_VRS_Pop+0x15c>
 8001930:	2f00      	cmp	r7, #0
 8001932:	d199      	bne.n	8001868 <_Unwind_VRS_Pop+0x124>
 8001934:	4601      	mov	r1, r0
 8001936:	e7aa      	b.n	800188e <_Unwind_VRS_Pop+0x14a>
 8001938:	f023 0308 	bic.w	r3, r3, #8
 800193c:	6023      	str	r3, [r4, #0]
 800193e:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8001942:	f000 f86b 	bl	8001a1c <__gnu_Unwind_Save_WMMXD>
 8001946:	e740      	b.n	80017ca <_Unwind_VRS_Pop+0x86>
 8001948:	4620      	mov	r0, r4
 800194a:	f022 0204 	bic.w	r2, r2, #4
 800194e:	f840 2bd0 	str.w	r2, [r0], #208
 8001952:	9301      	str	r3, [sp, #4]
 8001954:	f000 f83c 	bl	80019d0 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8001958:	9b01      	ldr	r3, [sp, #4]
 800195a:	e7af      	b.n	80018bc <_Unwind_VRS_Pop+0x178>
 800195c:	a822      	add	r0, sp, #136	; 0x88
 800195e:	9301      	str	r3, [sp, #4]
 8001960:	f000 f826 	bl	80019b0 <__gnu_Unwind_Save_VFP>
 8001964:	9b01      	ldr	r3, [sp, #4]
 8001966:	e7b9      	b.n	80018dc <_Unwind_VRS_Pop+0x198>
 8001968:	f041 0102 	orr.w	r1, r1, #2
 800196c:	f840 1b48 	str.w	r1, [r0], #72
 8001970:	f000 f826 	bl	80019c0 <__gnu_Unwind_Save_VFP_D>
 8001974:	9b01      	ldr	r3, [sp, #4]
 8001976:	e79c      	b.n	80018b2 <_Unwind_VRS_Pop+0x16e>
 8001978:	2b01      	cmp	r3, #1
 800197a:	d003      	beq.n	8001984 <_Unwind_VRS_Pop+0x240>
 800197c:	2e0f      	cmp	r6, #15
 800197e:	f63f af5f 	bhi.w	8001840 <_Unwind_VRS_Pop+0xfc>
 8001982:	e79f      	b.n	80018c4 <_Unwind_VRS_Pop+0x180>
 8001984:	a822      	add	r0, sp, #136	; 0x88
 8001986:	9301      	str	r3, [sp, #4]
 8001988:	f000 f812 	bl	80019b0 <__gnu_Unwind_Save_VFP>
 800198c:	9b01      	ldr	r3, [sp, #4]
 800198e:	e757      	b.n	8001840 <_Unwind_VRS_Pop+0xfc>

08001990 <__restore_core_regs>:
 8001990:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8001994:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8001998:	469c      	mov	ip, r3
 800199a:	46a6      	mov	lr, r4
 800199c:	f84c 5d04 	str.w	r5, [ip, #-4]!
 80019a0:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 80019a4:	46e5      	mov	sp, ip
 80019a6:	bd00      	pop	{pc}

080019a8 <__gnu_Unwind_Restore_VFP>:
 80019a8:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop

080019b0 <__gnu_Unwind_Save_VFP>:
 80019b0:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop

080019b8 <__gnu_Unwind_Restore_VFP_D>:
 80019b8:	ec90 0b20 	vldmia	r0, {d0-d15}
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop

080019c0 <__gnu_Unwind_Save_VFP_D>:
 80019c0:	ec80 0b20 	vstmia	r0, {d0-d15}
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop

080019c8 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 80019c8:	ecd0 0b20 	vldmia	r0, {d16-d31}
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop

080019d0 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 80019d0:	ecc0 0b20 	vstmia	r0, {d16-d31}
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop

080019d8 <__gnu_Unwind_Restore_WMMXD>:
 80019d8:	ecf0 0102 	ldfe	f0, [r0], #8
 80019dc:	ecf0 1102 	ldfe	f1, [r0], #8
 80019e0:	ecf0 2102 	ldfe	f2, [r0], #8
 80019e4:	ecf0 3102 	ldfe	f3, [r0], #8
 80019e8:	ecf0 4102 	ldfe	f4, [r0], #8
 80019ec:	ecf0 5102 	ldfe	f5, [r0], #8
 80019f0:	ecf0 6102 	ldfe	f6, [r0], #8
 80019f4:	ecf0 7102 	ldfe	f7, [r0], #8
 80019f8:	ecf0 8102 	ldfp	f0, [r0], #8
 80019fc:	ecf0 9102 	ldfp	f1, [r0], #8
 8001a00:	ecf0 a102 	ldfp	f2, [r0], #8
 8001a04:	ecf0 b102 	ldfp	f3, [r0], #8
 8001a08:	ecf0 c102 	ldfp	f4, [r0], #8
 8001a0c:	ecf0 d102 	ldfp	f5, [r0], #8
 8001a10:	ecf0 e102 	ldfp	f6, [r0], #8
 8001a14:	ecf0 f102 	ldfp	f7, [r0], #8
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop

08001a1c <__gnu_Unwind_Save_WMMXD>:
 8001a1c:	ece0 0102 	stfe	f0, [r0], #8
 8001a20:	ece0 1102 	stfe	f1, [r0], #8
 8001a24:	ece0 2102 	stfe	f2, [r0], #8
 8001a28:	ece0 3102 	stfe	f3, [r0], #8
 8001a2c:	ece0 4102 	stfe	f4, [r0], #8
 8001a30:	ece0 5102 	stfe	f5, [r0], #8
 8001a34:	ece0 6102 	stfe	f6, [r0], #8
 8001a38:	ece0 7102 	stfe	f7, [r0], #8
 8001a3c:	ece0 8102 	stfp	f0, [r0], #8
 8001a40:	ece0 9102 	stfp	f1, [r0], #8
 8001a44:	ece0 a102 	stfp	f2, [r0], #8
 8001a48:	ece0 b102 	stfp	f3, [r0], #8
 8001a4c:	ece0 c102 	stfp	f4, [r0], #8
 8001a50:	ece0 d102 	stfp	f5, [r0], #8
 8001a54:	ece0 e102 	stfp	f6, [r0], #8
 8001a58:	ece0 f102 	stfp	f7, [r0], #8
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop

08001a60 <__gnu_Unwind_Restore_WMMXC>:
 8001a60:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8001a64:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8001a68:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8001a6c:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop

08001a74 <__gnu_Unwind_Save_WMMXC>:
 8001a74:	fca0 8101 	stc2	1, cr8, [r0], #4
 8001a78:	fca0 9101 	stc2	1, cr9, [r0], #4
 8001a7c:	fca0 a101 	stc2	1, cr10, [r0], #4
 8001a80:	fca0 b101 	stc2	1, cr11, [r0], #4
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop

08001a88 <_Unwind_RaiseException>:
 8001a88:	46ec      	mov	ip, sp
 8001a8a:	b500      	push	{lr}
 8001a8c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a90:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a94:	f04f 0300 	mov.w	r3, #0
 8001a98:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a9c:	a901      	add	r1, sp, #4
 8001a9e:	f7ff fbed 	bl	800127c <__gnu_Unwind_RaiseException>
 8001aa2:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001aa6:	b012      	add	sp, #72	; 0x48
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop

08001aac <_Unwind_Resume>:
 8001aac:	46ec      	mov	ip, sp
 8001aae:	b500      	push	{lr}
 8001ab0:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001ab4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001ab8:	f04f 0300 	mov.w	r3, #0
 8001abc:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001ac0:	a901      	add	r1, sp, #4
 8001ac2:	f7ff fc15 	bl	80012f0 <__gnu_Unwind_Resume>
 8001ac6:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001aca:	b012      	add	sp, #72	; 0x48
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop

08001ad0 <_Unwind_Resume_or_Rethrow>:
 8001ad0:	46ec      	mov	ip, sp
 8001ad2:	b500      	push	{lr}
 8001ad4:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001ad8:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001adc:	f04f 0300 	mov.w	r3, #0
 8001ae0:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001ae4:	a901      	add	r1, sp, #4
 8001ae6:	f7ff fc25 	bl	8001334 <__gnu_Unwind_Resume_or_Rethrow>
 8001aea:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001aee:	b012      	add	sp, #72	; 0x48
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop

08001af4 <_Unwind_ForcedUnwind>:
 8001af4:	46ec      	mov	ip, sp
 8001af6:	b500      	push	{lr}
 8001af8:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001afc:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001b00:	f04f 0300 	mov.w	r3, #0
 8001b04:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001b08:	ab01      	add	r3, sp, #4
 8001b0a:	f7ff fbe7 	bl	80012dc <__gnu_Unwind_ForcedUnwind>
 8001b0e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001b12:	b012      	add	sp, #72	; 0x48
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop

08001b18 <_Unwind_Backtrace>:
 8001b18:	46ec      	mov	ip, sp
 8001b1a:	b500      	push	{lr}
 8001b1c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001b20:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001b24:	f04f 0300 	mov.w	r3, #0
 8001b28:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001b2c:	aa01      	add	r2, sp, #4
 8001b2e:	f7ff fc61 	bl	80013f4 <__gnu_Unwind_Backtrace>
 8001b32:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001b36:	b012      	add	sp, #72	; 0x48
 8001b38:	4770      	bx	lr
 8001b3a:	bf00      	nop

08001b3c <next_unwind_byte>:
 8001b3c:	7a02      	ldrb	r2, [r0, #8]
 8001b3e:	b91a      	cbnz	r2, 8001b48 <next_unwind_byte+0xc>
 8001b40:	7a43      	ldrb	r3, [r0, #9]
 8001b42:	b943      	cbnz	r3, 8001b56 <next_unwind_byte+0x1a>
 8001b44:	20b0      	movs	r0, #176	; 0xb0
 8001b46:	4770      	bx	lr
 8001b48:	6803      	ldr	r3, [r0, #0]
 8001b4a:	3a01      	subs	r2, #1
 8001b4c:	7202      	strb	r2, [r0, #8]
 8001b4e:	021a      	lsls	r2, r3, #8
 8001b50:	6002      	str	r2, [r0, #0]
 8001b52:	0e18      	lsrs	r0, r3, #24
 8001b54:	4770      	bx	lr
 8001b56:	2103      	movs	r1, #3
 8001b58:	6842      	ldr	r2, [r0, #4]
 8001b5a:	3b01      	subs	r3, #1
 8001b5c:	b410      	push	{r4}
 8001b5e:	7243      	strb	r3, [r0, #9]
 8001b60:	6813      	ldr	r3, [r2, #0]
 8001b62:	1d14      	adds	r4, r2, #4
 8001b64:	7201      	strb	r1, [r0, #8]
 8001b66:	021a      	lsls	r2, r3, #8
 8001b68:	6044      	str	r4, [r0, #4]
 8001b6a:	6002      	str	r2, [r0, #0]
 8001b6c:	bc10      	pop	{r4}
 8001b6e:	0e18      	lsrs	r0, r3, #24
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop

08001b74 <_Unwind_GetGR.constprop.0>:
 8001b74:	2300      	movs	r3, #0
 8001b76:	b500      	push	{lr}
 8001b78:	b085      	sub	sp, #20
 8001b7a:	aa03      	add	r2, sp, #12
 8001b7c:	9200      	str	r2, [sp, #0]
 8001b7e:	4619      	mov	r1, r3
 8001b80:	220c      	movs	r2, #12
 8001b82:	f7ff fbe9 	bl	8001358 <_Unwind_VRS_Get>
 8001b86:	9803      	ldr	r0, [sp, #12]
 8001b88:	b005      	add	sp, #20
 8001b8a:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b8e:	bf00      	nop

08001b90 <unwind_UCB_from_context>:
 8001b90:	e7f0      	b.n	8001b74 <_Unwind_GetGR.constprop.0>
 8001b92:	bf00      	nop

08001b94 <__gnu_unwind_execute>:
 8001b94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b98:	4606      	mov	r6, r0
 8001b9a:	460f      	mov	r7, r1
 8001b9c:	f04f 0800 	mov.w	r8, #0
 8001ba0:	b085      	sub	sp, #20
 8001ba2:	4638      	mov	r0, r7
 8001ba4:	f7ff ffca 	bl	8001b3c <next_unwind_byte>
 8001ba8:	28b0      	cmp	r0, #176	; 0xb0
 8001baa:	4604      	mov	r4, r0
 8001bac:	d023      	beq.n	8001bf6 <__gnu_unwind_execute+0x62>
 8001bae:	0605      	lsls	r5, r0, #24
 8001bb0:	d427      	bmi.n	8001c02 <__gnu_unwind_execute+0x6e>
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	f10d 090c 	add.w	r9, sp, #12
 8001bb8:	4619      	mov	r1, r3
 8001bba:	0085      	lsls	r5, r0, #2
 8001bbc:	220d      	movs	r2, #13
 8001bbe:	f8cd 9000 	str.w	r9, [sp]
 8001bc2:	4630      	mov	r0, r6
 8001bc4:	f7ff fbc8 	bl	8001358 <_Unwind_VRS_Get>
 8001bc8:	b2ed      	uxtb	r5, r5
 8001bca:	9b03      	ldr	r3, [sp, #12]
 8001bcc:	0660      	lsls	r0, r4, #25
 8001bce:	f105 0504 	add.w	r5, r5, #4
 8001bd2:	bf4c      	ite	mi
 8001bd4:	1b5d      	submi	r5, r3, r5
 8001bd6:	18ed      	addpl	r5, r5, r3
 8001bd8:	2300      	movs	r3, #0
 8001bda:	220d      	movs	r2, #13
 8001bdc:	4619      	mov	r1, r3
 8001bde:	f8cd 9000 	str.w	r9, [sp]
 8001be2:	4630      	mov	r0, r6
 8001be4:	9503      	str	r5, [sp, #12]
 8001be6:	f7ff fbdd 	bl	80013a4 <_Unwind_VRS_Set>
 8001bea:	4638      	mov	r0, r7
 8001bec:	f7ff ffa6 	bl	8001b3c <next_unwind_byte>
 8001bf0:	28b0      	cmp	r0, #176	; 0xb0
 8001bf2:	4604      	mov	r4, r0
 8001bf4:	d1db      	bne.n	8001bae <__gnu_unwind_execute+0x1a>
 8001bf6:	f1b8 0f00 	cmp.w	r8, #0
 8001bfa:	f000 8094 	beq.w	8001d26 <__gnu_unwind_execute+0x192>
 8001bfe:	2000      	movs	r0, #0
 8001c00:	e01c      	b.n	8001c3c <__gnu_unwind_execute+0xa8>
 8001c02:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8001c06:	2b80      	cmp	r3, #128	; 0x80
 8001c08:	d05c      	beq.n	8001cc4 <__gnu_unwind_execute+0x130>
 8001c0a:	2b90      	cmp	r3, #144	; 0x90
 8001c0c:	d019      	beq.n	8001c42 <__gnu_unwind_execute+0xae>
 8001c0e:	2ba0      	cmp	r3, #160	; 0xa0
 8001c10:	d02c      	beq.n	8001c6c <__gnu_unwind_execute+0xd8>
 8001c12:	2bb0      	cmp	r3, #176	; 0xb0
 8001c14:	d03e      	beq.n	8001c94 <__gnu_unwind_execute+0x100>
 8001c16:	2bc0      	cmp	r3, #192	; 0xc0
 8001c18:	d06b      	beq.n	8001cf2 <__gnu_unwind_execute+0x15e>
 8001c1a:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001c1e:	2bd0      	cmp	r3, #208	; 0xd0
 8001c20:	d10b      	bne.n	8001c3a <__gnu_unwind_execute+0xa6>
 8001c22:	f000 0207 	and.w	r2, r0, #7
 8001c26:	3201      	adds	r2, #1
 8001c28:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001c2c:	2305      	movs	r3, #5
 8001c2e:	2101      	movs	r1, #1
 8001c30:	4630      	mov	r0, r6
 8001c32:	f7ff fd87 	bl	8001744 <_Unwind_VRS_Pop>
 8001c36:	2800      	cmp	r0, #0
 8001c38:	d0b3      	beq.n	8001ba2 <__gnu_unwind_execute+0xe>
 8001c3a:	2009      	movs	r0, #9
 8001c3c:	b005      	add	sp, #20
 8001c3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001c42:	f000 030d 	and.w	r3, r0, #13
 8001c46:	2b0d      	cmp	r3, #13
 8001c48:	d0f7      	beq.n	8001c3a <__gnu_unwind_execute+0xa6>
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	ad03      	add	r5, sp, #12
 8001c4e:	f000 020f 	and.w	r2, r0, #15
 8001c52:	4619      	mov	r1, r3
 8001c54:	9500      	str	r5, [sp, #0]
 8001c56:	4630      	mov	r0, r6
 8001c58:	f7ff fb7e 	bl	8001358 <_Unwind_VRS_Get>
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	9500      	str	r5, [sp, #0]
 8001c60:	4619      	mov	r1, r3
 8001c62:	220d      	movs	r2, #13
 8001c64:	4630      	mov	r0, r6
 8001c66:	f7ff fb9d 	bl	80013a4 <_Unwind_VRS_Set>
 8001c6a:	e79a      	b.n	8001ba2 <__gnu_unwind_execute+0xe>
 8001c6c:	43c3      	mvns	r3, r0
 8001c6e:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8001c72:	f003 0307 	and.w	r3, r3, #7
 8001c76:	411a      	asrs	r2, r3
 8001c78:	2300      	movs	r3, #0
 8001c7a:	0701      	lsls	r1, r0, #28
 8001c7c:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8001c80:	bf48      	it	mi
 8001c82:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8001c86:	4619      	mov	r1, r3
 8001c88:	4630      	mov	r0, r6
 8001c8a:	f7ff fd5b 	bl	8001744 <_Unwind_VRS_Pop>
 8001c8e:	2800      	cmp	r0, #0
 8001c90:	d1d3      	bne.n	8001c3a <__gnu_unwind_execute+0xa6>
 8001c92:	e786      	b.n	8001ba2 <__gnu_unwind_execute+0xe>
 8001c94:	28b1      	cmp	r0, #177	; 0xb1
 8001c96:	d057      	beq.n	8001d48 <__gnu_unwind_execute+0x1b4>
 8001c98:	28b2      	cmp	r0, #178	; 0xb2
 8001c9a:	d068      	beq.n	8001d6e <__gnu_unwind_execute+0x1da>
 8001c9c:	28b3      	cmp	r0, #179	; 0xb3
 8001c9e:	f000 8095 	beq.w	8001dcc <__gnu_unwind_execute+0x238>
 8001ca2:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8001ca6:	2bb4      	cmp	r3, #180	; 0xb4
 8001ca8:	d0c7      	beq.n	8001c3a <__gnu_unwind_execute+0xa6>
 8001caa:	2301      	movs	r3, #1
 8001cac:	f000 0207 	and.w	r2, r0, #7
 8001cb0:	441a      	add	r2, r3
 8001cb2:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	4630      	mov	r0, r6
 8001cba:	f7ff fd43 	bl	8001744 <_Unwind_VRS_Pop>
 8001cbe:	2800      	cmp	r0, #0
 8001cc0:	d1bb      	bne.n	8001c3a <__gnu_unwind_execute+0xa6>
 8001cc2:	e76e      	b.n	8001ba2 <__gnu_unwind_execute+0xe>
 8001cc4:	4638      	mov	r0, r7
 8001cc6:	f7ff ff39 	bl	8001b3c <next_unwind_byte>
 8001cca:	0224      	lsls	r4, r4, #8
 8001ccc:	4304      	orrs	r4, r0
 8001cce:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8001cd2:	d0b2      	beq.n	8001c3a <__gnu_unwind_execute+0xa6>
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	0124      	lsls	r4, r4, #4
 8001cd8:	b2a2      	uxth	r2, r4
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4630      	mov	r0, r6
 8001cde:	f7ff fd31 	bl	8001744 <_Unwind_VRS_Pop>
 8001ce2:	2800      	cmp	r0, #0
 8001ce4:	d1a9      	bne.n	8001c3a <__gnu_unwind_execute+0xa6>
 8001ce6:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8001cea:	bf18      	it	ne
 8001cec:	f04f 0801 	movne.w	r8, #1
 8001cf0:	e757      	b.n	8001ba2 <__gnu_unwind_execute+0xe>
 8001cf2:	28c6      	cmp	r0, #198	; 0xc6
 8001cf4:	d07d      	beq.n	8001df2 <__gnu_unwind_execute+0x25e>
 8001cf6:	28c7      	cmp	r0, #199	; 0xc7
 8001cf8:	f000 8086 	beq.w	8001e08 <__gnu_unwind_execute+0x274>
 8001cfc:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001d00:	2bc0      	cmp	r3, #192	; 0xc0
 8001d02:	f000 8094 	beq.w	8001e2e <__gnu_unwind_execute+0x29a>
 8001d06:	28c8      	cmp	r0, #200	; 0xc8
 8001d08:	f000 809f 	beq.w	8001e4a <__gnu_unwind_execute+0x2b6>
 8001d0c:	28c9      	cmp	r0, #201	; 0xc9
 8001d0e:	d194      	bne.n	8001c3a <__gnu_unwind_execute+0xa6>
 8001d10:	4638      	mov	r0, r7
 8001d12:	f7ff ff13 	bl	8001b3c <next_unwind_byte>
 8001d16:	0302      	lsls	r2, r0, #12
 8001d18:	f000 000f 	and.w	r0, r0, #15
 8001d1c:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8001d20:	3001      	adds	r0, #1
 8001d22:	4302      	orrs	r2, r0
 8001d24:	e782      	b.n	8001c2c <__gnu_unwind_execute+0x98>
 8001d26:	ac03      	add	r4, sp, #12
 8001d28:	4643      	mov	r3, r8
 8001d2a:	220e      	movs	r2, #14
 8001d2c:	4641      	mov	r1, r8
 8001d2e:	9400      	str	r4, [sp, #0]
 8001d30:	4630      	mov	r0, r6
 8001d32:	f7ff fb11 	bl	8001358 <_Unwind_VRS_Get>
 8001d36:	9400      	str	r4, [sp, #0]
 8001d38:	4630      	mov	r0, r6
 8001d3a:	4643      	mov	r3, r8
 8001d3c:	220f      	movs	r2, #15
 8001d3e:	4641      	mov	r1, r8
 8001d40:	f7ff fb30 	bl	80013a4 <_Unwind_VRS_Set>
 8001d44:	4640      	mov	r0, r8
 8001d46:	e779      	b.n	8001c3c <__gnu_unwind_execute+0xa8>
 8001d48:	4638      	mov	r0, r7
 8001d4a:	f7ff fef7 	bl	8001b3c <next_unwind_byte>
 8001d4e:	2800      	cmp	r0, #0
 8001d50:	f43f af73 	beq.w	8001c3a <__gnu_unwind_execute+0xa6>
 8001d54:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001d58:	f47f af6f 	bne.w	8001c3a <__gnu_unwind_execute+0xa6>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4630      	mov	r0, r6
 8001d62:	f7ff fcef 	bl	8001744 <_Unwind_VRS_Pop>
 8001d66:	2800      	cmp	r0, #0
 8001d68:	f47f af67 	bne.w	8001c3a <__gnu_unwind_execute+0xa6>
 8001d6c:	e719      	b.n	8001ba2 <__gnu_unwind_execute+0xe>
 8001d6e:	2300      	movs	r3, #0
 8001d70:	f10d 090c 	add.w	r9, sp, #12
 8001d74:	220d      	movs	r2, #13
 8001d76:	4619      	mov	r1, r3
 8001d78:	f8cd 9000 	str.w	r9, [sp]
 8001d7c:	4630      	mov	r0, r6
 8001d7e:	f7ff faeb 	bl	8001358 <_Unwind_VRS_Get>
 8001d82:	4638      	mov	r0, r7
 8001d84:	f7ff feda 	bl	8001b3c <next_unwind_byte>
 8001d88:	0602      	lsls	r2, r0, #24
 8001d8a:	f04f 0402 	mov.w	r4, #2
 8001d8e:	d50c      	bpl.n	8001daa <__gnu_unwind_execute+0x216>
 8001d90:	9b03      	ldr	r3, [sp, #12]
 8001d92:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8001d96:	40a0      	lsls	r0, r4
 8001d98:	4403      	add	r3, r0
 8001d9a:	4638      	mov	r0, r7
 8001d9c:	9303      	str	r3, [sp, #12]
 8001d9e:	f7ff fecd 	bl	8001b3c <next_unwind_byte>
 8001da2:	0603      	lsls	r3, r0, #24
 8001da4:	f104 0407 	add.w	r4, r4, #7
 8001da8:	d4f2      	bmi.n	8001d90 <__gnu_unwind_execute+0x1fc>
 8001daa:	2300      	movs	r3, #0
 8001dac:	9903      	ldr	r1, [sp, #12]
 8001dae:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8001db2:	40a2      	lsls	r2, r4
 8001db4:	f501 7101 	add.w	r1, r1, #516	; 0x204
 8001db8:	188c      	adds	r4, r1, r2
 8001dba:	f8cd 9000 	str.w	r9, [sp]
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	220d      	movs	r2, #13
 8001dc2:	4630      	mov	r0, r6
 8001dc4:	9403      	str	r4, [sp, #12]
 8001dc6:	f7ff faed 	bl	80013a4 <_Unwind_VRS_Set>
 8001dca:	e6ea      	b.n	8001ba2 <__gnu_unwind_execute+0xe>
 8001dcc:	4638      	mov	r0, r7
 8001dce:	f7ff feb5 	bl	8001b3c <next_unwind_byte>
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	0301      	lsls	r1, r0, #12
 8001dd6:	f000 000f 	and.w	r0, r0, #15
 8001dda:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001dde:	18c2      	adds	r2, r0, r3
 8001de0:	430a      	orrs	r2, r1
 8001de2:	4630      	mov	r0, r6
 8001de4:	4619      	mov	r1, r3
 8001de6:	f7ff fcad 	bl	8001744 <_Unwind_VRS_Pop>
 8001dea:	2800      	cmp	r0, #0
 8001dec:	f47f af25 	bne.w	8001c3a <__gnu_unwind_execute+0xa6>
 8001df0:	e6d7      	b.n	8001ba2 <__gnu_unwind_execute+0xe>
 8001df2:	4638      	mov	r0, r7
 8001df4:	f7ff fea2 	bl	8001b3c <next_unwind_byte>
 8001df8:	0301      	lsls	r1, r0, #12
 8001dfa:	f000 000f 	and.w	r0, r0, #15
 8001dfe:	2303      	movs	r3, #3
 8001e00:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001e04:	1c42      	adds	r2, r0, #1
 8001e06:	e7eb      	b.n	8001de0 <__gnu_unwind_execute+0x24c>
 8001e08:	4638      	mov	r0, r7
 8001e0a:	f7ff fe97 	bl	8001b3c <next_unwind_byte>
 8001e0e:	2800      	cmp	r0, #0
 8001e10:	f43f af13 	beq.w	8001c3a <__gnu_unwind_execute+0xa6>
 8001e14:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001e18:	f47f af0f 	bne.w	8001c3a <__gnu_unwind_execute+0xa6>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	2104      	movs	r1, #4
 8001e20:	4630      	mov	r0, r6
 8001e22:	f7ff fc8f 	bl	8001744 <_Unwind_VRS_Pop>
 8001e26:	2800      	cmp	r0, #0
 8001e28:	f47f af07 	bne.w	8001c3a <__gnu_unwind_execute+0xa6>
 8001e2c:	e6b9      	b.n	8001ba2 <__gnu_unwind_execute+0xe>
 8001e2e:	2303      	movs	r3, #3
 8001e30:	f000 020f 	and.w	r2, r0, #15
 8001e34:	3201      	adds	r2, #1
 8001e36:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	4630      	mov	r0, r6
 8001e3e:	f7ff fc81 	bl	8001744 <_Unwind_VRS_Pop>
 8001e42:	2800      	cmp	r0, #0
 8001e44:	f47f aef9 	bne.w	8001c3a <__gnu_unwind_execute+0xa6>
 8001e48:	e6ab      	b.n	8001ba2 <__gnu_unwind_execute+0xe>
 8001e4a:	4638      	mov	r0, r7
 8001e4c:	f7ff fe76 	bl	8001b3c <next_unwind_byte>
 8001e50:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001e54:	f000 030f 	and.w	r3, r0, #15
 8001e58:	3210      	adds	r2, #16
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8001e60:	e6e4      	b.n	8001c2c <__gnu_unwind_execute+0x98>
 8001e62:	bf00      	nop

08001e64 <__gnu_unwind_frame>:
 8001e64:	b530      	push	{r4, r5, lr}
 8001e66:	2403      	movs	r4, #3
 8001e68:	460d      	mov	r5, r1
 8001e6a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001e6c:	b085      	sub	sp, #20
 8001e6e:	685a      	ldr	r2, [r3, #4]
 8001e70:	f88d 400c 	strb.w	r4, [sp, #12]
 8001e74:	79dc      	ldrb	r4, [r3, #7]
 8001e76:	0212      	lsls	r2, r2, #8
 8001e78:	3308      	adds	r3, #8
 8001e7a:	a901      	add	r1, sp, #4
 8001e7c:	4628      	mov	r0, r5
 8001e7e:	9201      	str	r2, [sp, #4]
 8001e80:	f88d 400d 	strb.w	r4, [sp, #13]
 8001e84:	9302      	str	r3, [sp, #8]
 8001e86:	f7ff fe85 	bl	8001b94 <__gnu_unwind_execute>
 8001e8a:	b005      	add	sp, #20
 8001e8c:	bd30      	pop	{r4, r5, pc}
 8001e8e:	bf00      	nop

08001e90 <_Unwind_GetRegionStart>:
 8001e90:	b508      	push	{r3, lr}
 8001e92:	f7ff fe7d 	bl	8001b90 <unwind_UCB_from_context>
 8001e96:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001e98:	bd08      	pop	{r3, pc}
 8001e9a:	bf00      	nop

08001e9c <_Unwind_GetLanguageSpecificData>:
 8001e9c:	b508      	push	{r3, lr}
 8001e9e:	f7ff fe77 	bl	8001b90 <unwind_UCB_from_context>
 8001ea2:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8001ea4:	79c3      	ldrb	r3, [r0, #7]
 8001ea6:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8001eaa:	3008      	adds	r0, #8
 8001eac:	bd08      	pop	{r3, pc}
 8001eae:	bf00      	nop

08001eb0 <_Unwind_GetTextRelBase>:
 8001eb0:	b508      	push	{r3, lr}
 8001eb2:	f003 ffbd 	bl	8005e30 <abort>
 8001eb6:	bf00      	nop

08001eb8 <_Unwind_GetDataRelBase>:
 8001eb8:	b508      	push	{r3, lr}
 8001eba:	f7ff fff9 	bl	8001eb0 <_Unwind_GetTextRelBase>
 8001ebe:	bf00      	nop

08001ec0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ec0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ec2:	4b0e      	ldr	r3, [pc, #56]	; (8001efc <HAL_InitTick+0x3c>)
{
 8001ec4:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ec6:	7818      	ldrb	r0, [r3, #0]
 8001ec8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ecc:	fbb3 f3f0 	udiv	r3, r3, r0
 8001ed0:	4a0b      	ldr	r2, [pc, #44]	; (8001f00 <HAL_InitTick+0x40>)
 8001ed2:	6810      	ldr	r0, [r2, #0]
 8001ed4:	fbb0 f0f3 	udiv	r0, r0, r3
 8001ed8:	f000 fa10 	bl	80022fc <HAL_SYSTICK_Config>
 8001edc:	4604      	mov	r4, r0
 8001ede:	b958      	cbnz	r0, 8001ef8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ee0:	2d0f      	cmp	r5, #15
 8001ee2:	d809      	bhi.n	8001ef8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	4629      	mov	r1, r5
 8001ee8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001eec:	f000 f9c6 	bl	800227c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ef0:	4b04      	ldr	r3, [pc, #16]	; (8001f04 <HAL_InitTick+0x44>)
 8001ef2:	4620      	mov	r0, r4
 8001ef4:	601d      	str	r5, [r3, #0]
 8001ef6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001ef8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001efa:	bd38      	pop	{r3, r4, r5, pc}
 8001efc:	20000000 	.word	0x20000000
 8001f00:	20000008 	.word	0x20000008
 8001f04:	20000004 	.word	0x20000004

08001f08 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f08:	4a07      	ldr	r2, [pc, #28]	; (8001f28 <HAL_Init+0x20>)
{
 8001f0a:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f0c:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f0e:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f10:	f043 0310 	orr.w	r3, r3, #16
 8001f14:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f16:	f000 f99f 	bl	8002258 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f1a:	2000      	movs	r0, #0
 8001f1c:	f7ff ffd0 	bl	8001ec0 <HAL_InitTick>
  HAL_MspInit();
 8001f20:	f002 fa20 	bl	8004364 <HAL_MspInit>
}
 8001f24:	2000      	movs	r0, #0
 8001f26:	bd08      	pop	{r3, pc}
 8001f28:	40022000 	.word	0x40022000

08001f2c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001f2c:	4a03      	ldr	r2, [pc, #12]	; (8001f3c <HAL_IncTick+0x10>)
 8001f2e:	4b04      	ldr	r3, [pc, #16]	; (8001f40 <HAL_IncTick+0x14>)
 8001f30:	6811      	ldr	r1, [r2, #0]
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	440b      	add	r3, r1
 8001f36:	6013      	str	r3, [r2, #0]
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	200007a4 	.word	0x200007a4
 8001f40:	20000000 	.word	0x20000000

08001f44 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001f44:	4b01      	ldr	r3, [pc, #4]	; (8001f4c <HAL_GetTick+0x8>)
 8001f46:	6818      	ldr	r0, [r3, #0]
}
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	200007a4 	.word	0x200007a4

08001f50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f50:	b538      	push	{r3, r4, r5, lr}
 8001f52:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001f54:	f7ff fff6 	bl	8001f44 <HAL_GetTick>
 8001f58:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f5a:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8001f5c:	bf1e      	ittt	ne
 8001f5e:	4b04      	ldrne	r3, [pc, #16]	; (8001f70 <HAL_Delay+0x20>)
 8001f60:	781b      	ldrbne	r3, [r3, #0]
 8001f62:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f64:	f7ff ffee 	bl	8001f44 <HAL_GetTick>
 8001f68:	1b40      	subs	r0, r0, r5
 8001f6a:	4284      	cmp	r4, r0
 8001f6c:	d8fa      	bhi.n	8001f64 <HAL_Delay+0x14>
  {
  }
}
 8001f6e:	bd38      	pop	{r3, r4, r5, pc}
 8001f70:	20000000 	.word	0x20000000

08001f74 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001f74:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001f76:	4604      	mov	r4, r0
 8001f78:	2800      	cmp	r0, #0
 8001f7a:	d06e      	beq.n	800205a <HAL_CAN_Init+0xe6>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 8001f7c:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001f80:	b90b      	cbnz	r3, 8001f86 <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001f82:	f002 fa11 	bl	80043a8 <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001f86:	6822      	ldr	r2, [r4, #0]
 8001f88:	6813      	ldr	r3, [r2, #0]
 8001f8a:	f023 0302 	bic.w	r3, r3, #2
 8001f8e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f90:	f7ff ffd8 	bl	8001f44 <HAL_GetTick>
 8001f94:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001f96:	6823      	ldr	r3, [r4, #0]
 8001f98:	685a      	ldr	r2, [r3, #4]
 8001f9a:	0791      	lsls	r1, r2, #30
 8001f9c:	d451      	bmi.n	8002042 <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	f042 0201 	orr.w	r2, r2, #1
 8001fa4:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001fa6:	f7ff ffcd 	bl	8001f44 <HAL_GetTick>
 8001faa:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001fac:	6823      	ldr	r3, [r4, #0]
 8001fae:	685a      	ldr	r2, [r3, #4]
 8001fb0:	07d2      	lsls	r2, r2, #31
 8001fb2:	d554      	bpl.n	800205e <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001fb4:	7e22      	ldrb	r2, [r4, #24]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001fb6:	2000      	movs	r0, #0
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001fb8:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	bf0c      	ite	eq
 8001fbe:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001fc2:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8001fc6:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 8001fc8:	7e62      	ldrb	r2, [r4, #25]
 8001fca:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	bf0c      	ite	eq
 8001fd0:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001fd4:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 8001fd8:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001fda:	7ea2      	ldrb	r2, [r4, #26]
 8001fdc:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	bf0c      	ite	eq
 8001fe2:	f042 0220 	orreq.w	r2, r2, #32
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001fe6:	f022 0220 	bicne.w	r2, r2, #32
 8001fea:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001fec:	7ee2      	ldrb	r2, [r4, #27]
 8001fee:	2a01      	cmp	r2, #1
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	bf0c      	ite	eq
 8001ff4:	f022 0210 	biceq.w	r2, r2, #16
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001ff8:	f042 0210 	orrne.w	r2, r2, #16
 8001ffc:	601a      	str	r2, [r3, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001ffe:	7f22      	ldrb	r2, [r4, #28]
 8002000:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	bf0c      	ite	eq
 8002006:	f042 0208 	orreq.w	r2, r2, #8
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800200a:	f022 0208 	bicne.w	r2, r2, #8
 800200e:	601a      	str	r2, [r3, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002010:	7f62      	ldrb	r2, [r4, #29]
 8002012:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	bf0c      	ite	eq
 8002018:	f042 0204 	orreq.w	r2, r2, #4
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800201c:	f022 0204 	bicne.w	r2, r2, #4
 8002020:	601a      	str	r2, [r3, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002022:	68e1      	ldr	r1, [r4, #12]
 8002024:	68a2      	ldr	r2, [r4, #8]
 8002026:	430a      	orrs	r2, r1
 8002028:	6921      	ldr	r1, [r4, #16]
 800202a:	430a      	orrs	r2, r1
 800202c:	6961      	ldr	r1, [r4, #20]
 800202e:	430a      	orrs	r2, r1
 8002030:	6861      	ldr	r1, [r4, #4]
 8002032:	3901      	subs	r1, #1
 8002034:	430a      	orrs	r2, r1
 8002036:	61da      	str	r2, [r3, #28]

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002038:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800203a:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 800203c:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
 8002040:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002042:	f7ff ff7f 	bl	8001f44 <HAL_GetTick>
 8002046:	1b40      	subs	r0, r0, r5
 8002048:	280a      	cmp	r0, #10
 800204a:	d9a4      	bls.n	8001f96 <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800204c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800204e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002052:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8002054:	2305      	movs	r3, #5
 8002056:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 800205a:	2001      	movs	r0, #1
}
 800205c:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800205e:	f7ff ff71 	bl	8001f44 <HAL_GetTick>
 8002062:	1b40      	subs	r0, r0, r5
 8002064:	280a      	cmp	r0, #10
 8002066:	d9a1      	bls.n	8001fac <HAL_CAN_Init+0x38>
 8002068:	e7f0      	b.n	800204c <HAL_CAN_Init+0xd8>

0800206a <HAL_CAN_ConfigFilter>:
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 800206a:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 800206e:	b570      	push	{r4, r5, r6, lr}

  if ((state == HAL_CAN_STATE_READY) ||
 8002070:	3b01      	subs	r3, #1
 8002072:	2b01      	cmp	r3, #1
 8002074:	d85f      	bhi.n	8002136 <HAL_CAN_ConfigFilter+0xcc>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002076:	2401      	movs	r4, #1
  CAN_TypeDef *can_ip = hcan->Instance;
 8002078:	6803      	ldr	r3, [r0, #0]
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800207a:	6948      	ldr	r0, [r1, #20]
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800207c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002080:	f042 0201 	orr.w	r2, r2, #1
 8002084:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002088:	f000 021f 	and.w	r2, r0, #31
 800208c:	fa04 f202 	lsl.w	r2, r4, r2

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002090:	43d4      	mvns	r4, r2
 8002092:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
 8002096:	4025      	ands	r5, r4
 8002098:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800209c:	69cd      	ldr	r5, [r1, #28]
 800209e:	bb85      	cbnz	r5, 8002102 <HAL_CAN_ConfigFilter+0x98>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80020a0:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80020a4:	68ce      	ldr	r6, [r1, #12]
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80020a6:	4025      	ands	r5, r4
 80020a8:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80020ac:	888d      	ldrh	r5, [r1, #4]
 80020ae:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80020b2:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80020b6:	f8c0 5240 	str.w	r5, [r0, #576]	; 0x240

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80020ba:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80020bc:	880d      	ldrh	r5, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80020be:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80020c2:	f8c0 5244 	str.w	r5, [r0, #580]	; 0x244
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80020c6:	6988      	ldr	r0, [r1, #24]
 80020c8:	bb68      	cbnz	r0, 8002126 <HAL_CAN_ConfigFilter+0xbc>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80020ca:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 80020ce:	4020      	ands	r0, r4
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80020d0:	f8c3 0204 	str.w	r0, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80020d4:	6908      	ldr	r0, [r1, #16]
 80020d6:	bb50      	cbnz	r0, 800212e <HAL_CAN_ConfigFilter+0xc4>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80020d8:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 80020dc:	4020      	ands	r0, r4
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80020de:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80020e2:	6a09      	ldr	r1, [r1, #32]

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);

    /* Return function status */
    return HAL_OK;
 80020e4:	2000      	movs	r0, #0
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80020e6:	2901      	cmp	r1, #1
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80020e8:	bf02      	ittt	eq
 80020ea:	f8d3 121c 	ldreq.w	r1, [r3, #540]	; 0x21c
 80020ee:	430a      	orreq	r2, r1
 80020f0:	f8c3 221c 	streq.w	r2, [r3, #540]	; 0x21c
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80020f4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80020f8:	f022 0201 	bic.w	r2, r2, #1
 80020fc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    return HAL_OK;
 8002100:	bd70      	pop	{r4, r5, r6, pc}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002102:	2d01      	cmp	r5, #1
 8002104:	d1df      	bne.n	80020c6 <HAL_CAN_ConfigFilter+0x5c>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002106:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800210a:	680e      	ldr	r6, [r1, #0]
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800210c:	4315      	orrs	r5, r2
 800210e:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002112:	888d      	ldrh	r5, [r1, #4]
 8002114:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002118:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800211c:	f8c0 5240 	str.w	r5, [r0, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002120:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002122:	898d      	ldrh	r5, [r1, #12]
 8002124:	e7cb      	b.n	80020be <HAL_CAN_ConfigFilter+0x54>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002126:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 800212a:	4310      	orrs	r0, r2
 800212c:	e7d0      	b.n	80020d0 <HAL_CAN_ConfigFilter+0x66>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800212e:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 8002132:	4310      	orrs	r0, r2
 8002134:	e7d3      	b.n	80020de <HAL_CAN_ConfigFilter+0x74>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002136:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002138:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800213c:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800213e:	2001      	movs	r0, #1
  }
}
 8002140:	bd70      	pop	{r4, r5, r6, pc}

08002142 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002142:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002144:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 8002148:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 800214a:	2b01      	cmp	r3, #1
 800214c:	d11f      	bne.n	800218e <HAL_CAN_Start+0x4c>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800214e:	2302      	movs	r3, #2

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002150:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002152:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002156:	6813      	ldr	r3, [r2, #0]
 8002158:	f023 0301 	bic.w	r3, r3, #1
 800215c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800215e:	f7ff fef1 	bl	8001f44 <HAL_GetTick>
 8002162:	4605      	mov	r5, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002164:	6823      	ldr	r3, [r4, #0]
 8002166:	6858      	ldr	r0, [r3, #4]
 8002168:	f010 0001 	ands.w	r0, r0, #1
 800216c:	d101      	bne.n	8002172 <HAL_CAN_Start+0x30>
        return HAL_ERROR;
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800216e:	6260      	str	r0, [r4, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002170:	bd38      	pop	{r3, r4, r5, pc}
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002172:	f7ff fee7 	bl	8001f44 <HAL_GetTick>
 8002176:	1b40      	subs	r0, r0, r5
 8002178:	280a      	cmp	r0, #10
 800217a:	d9f3      	bls.n	8002164 <HAL_CAN_Start+0x22>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800217c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800217e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002182:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8002184:	2305      	movs	r3, #5
 8002186:	f884 3020 	strb.w	r3, [r4, #32]
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;

    return HAL_ERROR;
 800218a:	2001      	movs	r0, #1
  }
}
 800218c:	bd38      	pop	{r3, r4, r5, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800218e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002190:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002194:	6243      	str	r3, [r0, #36]	; 0x24
 8002196:	e7f8      	b.n	800218a <HAL_CAN_Start+0x48>

08002198 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002198:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800219a:	f890 5020 	ldrb.w	r5, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800219e:	6806      	ldr	r6, [r0, #0]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80021a0:	3d01      	subs	r5, #1
 80021a2:	2d01      	cmp	r5, #1
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80021a4:	68b4      	ldr	r4, [r6, #8]
  if ((state == HAL_CAN_STATE_READY) ||
 80021a6:	d841      	bhi.n	800222c <HAL_CAN_AddTxMessage+0x94>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80021a8:	f014 5fe0 	tst.w	r4, #469762048	; 0x1c000000
 80021ac:	d03a      	beq.n	8002224 <HAL_CAN_AddTxMessage+0x8c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80021ae:	f3c4 6401 	ubfx	r4, r4, #24, #2

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80021b2:	2c03      	cmp	r4, #3
 80021b4:	f04f 0501 	mov.w	r5, #1
 80021b8:	d105      	bne.n	80021c6 <HAL_CAN_AddTxMessage+0x2e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80021ba:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80021bc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80021c0:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80021c2:	2001      	movs	r0, #1
  }
}
 80021c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80021c6:	40a5      	lsls	r5, r4
 80021c8:	601d      	str	r5, [r3, #0]
      if (pHeader->IDE == CAN_ID_STD)
 80021ca:	6888      	ldr	r0, [r1, #8]
 80021cc:	68cf      	ldr	r7, [r1, #12]
 80021ce:	f104 0318 	add.w	r3, r4, #24
 80021d2:	bb10      	cbnz	r0, 800221a <HAL_CAN_AddTxMessage+0x82>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80021d4:	6808      	ldr	r0, [r1, #0]
 80021d6:	ea47 5040 	orr.w	r0, r7, r0, lsl #21
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80021da:	011b      	lsls	r3, r3, #4
 80021dc:	50f0      	str	r0, [r6, r3]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80021de:	6908      	ldr	r0, [r1, #16]
 80021e0:	0124      	lsls	r4, r4, #4
      if (pHeader->TransmitGlobalTime == ENABLE)
 80021e2:	7d09      	ldrb	r1, [r1, #20]
 80021e4:	1933      	adds	r3, r6, r4
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80021e6:	f8c3 0184 	str.w	r0, [r3, #388]	; 0x184
      if (pHeader->TransmitGlobalTime == ENABLE)
 80021ea:	2901      	cmp	r1, #1
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80021ec:	bf08      	it	eq
 80021ee:	f8d3 1184 	ldreq.w	r1, [r3, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80021f2:	4434      	add	r4, r6
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80021f4:	bf04      	itt	eq
 80021f6:	f441 7180 	orreq.w	r1, r1, #256	; 0x100
 80021fa:	f8c3 1184 	streq.w	r1, [r3, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80021fe:	6851      	ldr	r1, [r2, #4]
      return HAL_OK;
 8002200:	2000      	movs	r0, #0
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002202:	f8c4 118c 	str.w	r1, [r4, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002206:	6812      	ldr	r2, [r2, #0]
 8002208:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800220c:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 8002210:	f042 0201 	orr.w	r2, r2, #1
 8002214:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
      return HAL_OK;
 8002218:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800221a:	684d      	ldr	r5, [r1, #4]
                                                           pHeader->IDE |
 800221c:	4338      	orrs	r0, r7
 800221e:	ea40 00c5 	orr.w	r0, r0, r5, lsl #3
 8002222:	e7da      	b.n	80021da <HAL_CAN_AddTxMessage+0x42>
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002224:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002226:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800222a:	e7c9      	b.n	80021c0 <HAL_CAN_AddTxMessage+0x28>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800222c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800222e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002232:	e7c5      	b.n	80021c0 <HAL_CAN_AddTxMessage+0x28>

08002234 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8002234:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002238:	3b01      	subs	r3, #1
 800223a:	2b01      	cmp	r3, #1
 800223c:	d805      	bhi.n	800224a <HAL_CAN_ActivateNotification+0x16>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800223e:	6802      	ldr	r2, [r0, #0]

    /* Return function status */
    return HAL_OK;
 8002240:	2000      	movs	r0, #0
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002242:	6953      	ldr	r3, [r2, #20]
 8002244:	4319      	orrs	r1, r3
 8002246:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 8002248:	4770      	bx	lr
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800224a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800224c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002250:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8002252:	2001      	movs	r0, #1
  }
}
 8002254:	4770      	bx	lr
	...

08002258 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002258:	4a07      	ldr	r2, [pc, #28]	; (8002278 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800225a:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800225c:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800225e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002262:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002266:	041b      	lsls	r3, r3, #16
 8002268:	0c1b      	lsrs	r3, r3, #16
 800226a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800226e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8002272:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8002274:	60d3      	str	r3, [r2, #12]
 8002276:	4770      	bx	lr
 8002278:	e000ed00 	.word	0xe000ed00

0800227c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800227c:	4b17      	ldr	r3, [pc, #92]	; (80022dc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800227e:	b530      	push	{r4, r5, lr}
 8002280:	68dc      	ldr	r4, [r3, #12]
 8002282:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002286:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800228a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800228c:	2b04      	cmp	r3, #4
 800228e:	bf28      	it	cs
 8002290:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002292:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002294:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002298:	bf98      	it	ls
 800229a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800229c:	fa05 f303 	lsl.w	r3, r5, r3
 80022a0:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022a4:	bf88      	it	hi
 80022a6:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022a8:	4019      	ands	r1, r3
 80022aa:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022ac:	fa05 f404 	lsl.w	r4, r5, r4
 80022b0:	3c01      	subs	r4, #1
 80022b2:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80022b4:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022b6:	ea42 0201 	orr.w	r2, r2, r1
 80022ba:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022be:	bfaf      	iteee	ge
 80022c0:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022c4:	4b06      	ldrlt	r3, [pc, #24]	; (80022e0 <HAL_NVIC_SetPriority+0x64>)
 80022c6:	f000 000f 	andlt.w	r0, r0, #15
 80022ca:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022cc:	bfa5      	ittet	ge
 80022ce:	b2d2      	uxtbge	r2, r2
 80022d0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022d4:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022d6:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80022da:	bd30      	pop	{r4, r5, pc}
 80022dc:	e000ed00 	.word	0xe000ed00
 80022e0:	e000ed14 	.word	0xe000ed14

080022e4 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80022e4:	2301      	movs	r3, #1
 80022e6:	0942      	lsrs	r2, r0, #5
 80022e8:	f000 001f 	and.w	r0, r0, #31
 80022ec:	fa03 f000 	lsl.w	r0, r3, r0
 80022f0:	4b01      	ldr	r3, [pc, #4]	; (80022f8 <HAL_NVIC_EnableIRQ+0x14>)
 80022f2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80022f6:	4770      	bx	lr
 80022f8:	e000e100 	.word	0xe000e100

080022fc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022fc:	3801      	subs	r0, #1
 80022fe:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002302:	d20a      	bcs.n	800231a <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002304:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002306:	4b06      	ldr	r3, [pc, #24]	; (8002320 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002308:	4a06      	ldr	r2, [pc, #24]	; (8002324 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800230a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800230c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002310:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002312:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002314:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002316:	601a      	str	r2, [r3, #0]
 8002318:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800231a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	e000e010 	.word	0xe000e010
 8002324:	e000ed00 	.word	0xe000ed00

08002328 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002328:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 800232c:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800232e:	2b02      	cmp	r3, #2
 8002330:	d003      	beq.n	800233a <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002332:	2304      	movs	r3, #4
 8002334:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 8002336:	2001      	movs	r0, #1
 8002338:	bd10      	pop	{r4, pc}
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800233a:	6803      	ldr	r3, [r0, #0]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	f022 020e 	bic.w	r2, r2, #14
 8002342:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	f022 0201 	bic.w	r2, r2, #1
 800234a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800234c:	4a18      	ldr	r2, [pc, #96]	; (80023b0 <HAL_DMA_Abort_IT+0x88>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d01f      	beq.n	8002392 <HAL_DMA_Abort_IT+0x6a>
 8002352:	3214      	adds	r2, #20
 8002354:	4293      	cmp	r3, r2
 8002356:	d01e      	beq.n	8002396 <HAL_DMA_Abort_IT+0x6e>
 8002358:	3214      	adds	r2, #20
 800235a:	4293      	cmp	r3, r2
 800235c:	d01d      	beq.n	800239a <HAL_DMA_Abort_IT+0x72>
 800235e:	3214      	adds	r2, #20
 8002360:	4293      	cmp	r3, r2
 8002362:	d01d      	beq.n	80023a0 <HAL_DMA_Abort_IT+0x78>
 8002364:	3214      	adds	r2, #20
 8002366:	4293      	cmp	r3, r2
 8002368:	d01d      	beq.n	80023a6 <HAL_DMA_Abort_IT+0x7e>
 800236a:	3214      	adds	r2, #20
 800236c:	4293      	cmp	r3, r2
 800236e:	bf0c      	ite	eq
 8002370:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8002374:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8002378:	4a0e      	ldr	r2, [pc, #56]	; (80023b4 <HAL_DMA_Abort_IT+0x8c>)

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800237a:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800237c:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800237e:	2301      	movs	r3, #1
 8002380:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002384:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8002386:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 800238a:	b17b      	cbz	r3, 80023ac <HAL_DMA_Abort_IT+0x84>
    {
      hdma->XferAbortCallback(hdma);
 800238c:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800238e:	4620      	mov	r0, r4
 8002390:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002392:	2301      	movs	r3, #1
 8002394:	e7f0      	b.n	8002378 <HAL_DMA_Abort_IT+0x50>
 8002396:	2310      	movs	r3, #16
 8002398:	e7ee      	b.n	8002378 <HAL_DMA_Abort_IT+0x50>
 800239a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800239e:	e7eb      	b.n	8002378 <HAL_DMA_Abort_IT+0x50>
 80023a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023a4:	e7e8      	b.n	8002378 <HAL_DMA_Abort_IT+0x50>
 80023a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023aa:	e7e5      	b.n	8002378 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 80023ac:	4618      	mov	r0, r3
    } 
  }
  return status;
}
 80023ae:	bd10      	pop	{r4, pc}
 80023b0:	40020008 	.word	0x40020008
 80023b4:	40020000 	.word	0x40020000

080023b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 80023bc:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80023be:	4616      	mov	r6, r2
 80023c0:	4b65      	ldr	r3, [pc, #404]	; (8002558 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80023c2:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8002568 <HAL_GPIO_Init+0x1b0>
 80023c6:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 800256c <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 80023ca:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023ce:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 80023d0:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023d4:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 80023d8:	45a0      	cmp	r8, r4
 80023da:	d17f      	bne.n	80024dc <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 80023dc:	684d      	ldr	r5, [r1, #4]
 80023de:	2d12      	cmp	r5, #18
 80023e0:	f000 80af 	beq.w	8002542 <HAL_GPIO_Init+0x18a>
 80023e4:	f200 8088 	bhi.w	80024f8 <HAL_GPIO_Init+0x140>
 80023e8:	2d02      	cmp	r5, #2
 80023ea:	f000 80a7 	beq.w	800253c <HAL_GPIO_Init+0x184>
 80023ee:	d87c      	bhi.n	80024ea <HAL_GPIO_Init+0x132>
 80023f0:	2d00      	cmp	r5, #0
 80023f2:	f000 808e 	beq.w	8002512 <HAL_GPIO_Init+0x15a>
 80023f6:	2d01      	cmp	r5, #1
 80023f8:	f000 809e 	beq.w	8002538 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80023fc:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002400:	2cff      	cmp	r4, #255	; 0xff
 8002402:	bf93      	iteet	ls
 8002404:	4682      	movls	sl, r0
 8002406:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 800240a:	3d08      	subhi	r5, #8
 800240c:	f8d0 b000 	ldrls.w	fp, [r0]
 8002410:	bf92      	itee	ls
 8002412:	00b5      	lslls	r5, r6, #2
 8002414:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8002418:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800241a:	fa09 f805 	lsl.w	r8, r9, r5
 800241e:	ea2b 0808 	bic.w	r8, fp, r8
 8002422:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002426:	bf88      	it	hi
 8002428:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800242c:	ea48 0505 	orr.w	r5, r8, r5
 8002430:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002434:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8002438:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 800243c:	d04e      	beq.n	80024dc <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800243e:	4d47      	ldr	r5, [pc, #284]	; (800255c <HAL_GPIO_Init+0x1a4>)
 8002440:	4f46      	ldr	r7, [pc, #280]	; (800255c <HAL_GPIO_Init+0x1a4>)
 8002442:	69ad      	ldr	r5, [r5, #24]
 8002444:	f026 0803 	bic.w	r8, r6, #3
 8002448:	f045 0501 	orr.w	r5, r5, #1
 800244c:	61bd      	str	r5, [r7, #24]
 800244e:	69bd      	ldr	r5, [r7, #24]
 8002450:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8002454:	f005 0501 	and.w	r5, r5, #1
 8002458:	9501      	str	r5, [sp, #4]
 800245a:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800245e:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002462:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8002464:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8002468:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800246c:	fa09 f90b 	lsl.w	r9, r9, fp
 8002470:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002474:	4d3a      	ldr	r5, [pc, #232]	; (8002560 <HAL_GPIO_Init+0x1a8>)
 8002476:	42a8      	cmp	r0, r5
 8002478:	d068      	beq.n	800254c <HAL_GPIO_Init+0x194>
 800247a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800247e:	42a8      	cmp	r0, r5
 8002480:	d066      	beq.n	8002550 <HAL_GPIO_Init+0x198>
 8002482:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002486:	42a8      	cmp	r0, r5
 8002488:	d064      	beq.n	8002554 <HAL_GPIO_Init+0x19c>
 800248a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800248e:	42a8      	cmp	r0, r5
 8002490:	bf0c      	ite	eq
 8002492:	2503      	moveq	r5, #3
 8002494:	2504      	movne	r5, #4
 8002496:	fa05 f50b 	lsl.w	r5, r5, fp
 800249a:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 800249e:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80024a2:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80024a4:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80024a8:	bf14      	ite	ne
 80024aa:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80024ac:	43a5      	biceq	r5, r4
 80024ae:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80024b0:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80024b2:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80024b6:	bf14      	ite	ne
 80024b8:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80024ba:	43a5      	biceq	r5, r4
 80024bc:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80024be:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024c0:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80024c4:	bf14      	ite	ne
 80024c6:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80024c8:	43a5      	biceq	r5, r4
 80024ca:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80024cc:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024ce:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80024d2:	bf14      	ite	ne
 80024d4:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80024d6:	ea25 0404 	biceq.w	r4, r5, r4
 80024da:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80024dc:	3601      	adds	r6, #1
 80024de:	2e10      	cmp	r6, #16
 80024e0:	f47f af73 	bne.w	80023ca <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 80024e4:	b003      	add	sp, #12
 80024e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 80024ea:	2d03      	cmp	r5, #3
 80024ec:	d022      	beq.n	8002534 <HAL_GPIO_Init+0x17c>
 80024ee:	2d11      	cmp	r5, #17
 80024f0:	d184      	bne.n	80023fc <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80024f2:	68ca      	ldr	r2, [r1, #12]
 80024f4:	3204      	adds	r2, #4
          break;
 80024f6:	e781      	b.n	80023fc <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 80024f8:	4f1a      	ldr	r7, [pc, #104]	; (8002564 <HAL_GPIO_Init+0x1ac>)
 80024fa:	42bd      	cmp	r5, r7
 80024fc:	d009      	beq.n	8002512 <HAL_GPIO_Init+0x15a>
 80024fe:	d812      	bhi.n	8002526 <HAL_GPIO_Init+0x16e>
 8002500:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8002570 <HAL_GPIO_Init+0x1b8>
 8002504:	454d      	cmp	r5, r9
 8002506:	d004      	beq.n	8002512 <HAL_GPIO_Init+0x15a>
 8002508:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 800250c:	454d      	cmp	r5, r9
 800250e:	f47f af75 	bne.w	80023fc <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002512:	688a      	ldr	r2, [r1, #8]
 8002514:	b1c2      	cbz	r2, 8002548 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002516:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8002518:	bf0c      	ite	eq
 800251a:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 800251e:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002522:	2208      	movs	r2, #8
 8002524:	e76a      	b.n	80023fc <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8002526:	4575      	cmp	r5, lr
 8002528:	d0f3      	beq.n	8002512 <HAL_GPIO_Init+0x15a>
 800252a:	4565      	cmp	r5, ip
 800252c:	d0f1      	beq.n	8002512 <HAL_GPIO_Init+0x15a>
 800252e:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8002574 <HAL_GPIO_Init+0x1bc>
 8002532:	e7eb      	b.n	800250c <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002534:	2200      	movs	r2, #0
 8002536:	e761      	b.n	80023fc <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002538:	68ca      	ldr	r2, [r1, #12]
          break;
 800253a:	e75f      	b.n	80023fc <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800253c:	68ca      	ldr	r2, [r1, #12]
 800253e:	3208      	adds	r2, #8
          break;
 8002540:	e75c      	b.n	80023fc <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002542:	68ca      	ldr	r2, [r1, #12]
 8002544:	320c      	adds	r2, #12
          break;
 8002546:	e759      	b.n	80023fc <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002548:	2204      	movs	r2, #4
 800254a:	e757      	b.n	80023fc <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800254c:	2500      	movs	r5, #0
 800254e:	e7a2      	b.n	8002496 <HAL_GPIO_Init+0xde>
 8002550:	2501      	movs	r5, #1
 8002552:	e7a0      	b.n	8002496 <HAL_GPIO_Init+0xde>
 8002554:	2502      	movs	r5, #2
 8002556:	e79e      	b.n	8002496 <HAL_GPIO_Init+0xde>
 8002558:	40010400 	.word	0x40010400
 800255c:	40021000 	.word	0x40021000
 8002560:	40010800 	.word	0x40010800
 8002564:	10210000 	.word	0x10210000
 8002568:	10310000 	.word	0x10310000
 800256c:	10320000 	.word	0x10320000
 8002570:	10110000 	.word	0x10110000
 8002574:	10220000 	.word	0x10220000

08002578 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002578:	b10a      	cbz	r2, 800257e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800257a:	6101      	str	r1, [r0, #16]
 800257c:	4770      	bx	lr
 800257e:	0409      	lsls	r1, r1, #16
 8002580:	e7fb      	b.n	800257a <HAL_GPIO_WritePin+0x2>
	...

08002584 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002584:	6803      	ldr	r3, [r0, #0]
{
 8002586:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800258a:	07db      	lsls	r3, r3, #31
{
 800258c:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800258e:	d410      	bmi.n	80025b2 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002590:	682b      	ldr	r3, [r5, #0]
 8002592:	079f      	lsls	r7, r3, #30
 8002594:	d45e      	bmi.n	8002654 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002596:	682b      	ldr	r3, [r5, #0]
 8002598:	0719      	lsls	r1, r3, #28
 800259a:	f100 8095 	bmi.w	80026c8 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800259e:	682b      	ldr	r3, [r5, #0]
 80025a0:	075a      	lsls	r2, r3, #29
 80025a2:	f100 80bf 	bmi.w	8002724 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025a6:	69ea      	ldr	r2, [r5, #28]
 80025a8:	2a00      	cmp	r2, #0
 80025aa:	f040 812d 	bne.w	8002808 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80025ae:	2000      	movs	r0, #0
 80025b0:	e014      	b.n	80025dc <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80025b2:	4c90      	ldr	r4, [pc, #576]	; (80027f4 <HAL_RCC_OscConfig+0x270>)
 80025b4:	6863      	ldr	r3, [r4, #4]
 80025b6:	f003 030c 	and.w	r3, r3, #12
 80025ba:	2b04      	cmp	r3, #4
 80025bc:	d007      	beq.n	80025ce <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80025be:	6863      	ldr	r3, [r4, #4]
 80025c0:	f003 030c 	and.w	r3, r3, #12
 80025c4:	2b08      	cmp	r3, #8
 80025c6:	d10c      	bne.n	80025e2 <HAL_RCC_OscConfig+0x5e>
 80025c8:	6863      	ldr	r3, [r4, #4]
 80025ca:	03de      	lsls	r6, r3, #15
 80025cc:	d509      	bpl.n	80025e2 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025ce:	6823      	ldr	r3, [r4, #0]
 80025d0:	039c      	lsls	r4, r3, #14
 80025d2:	d5dd      	bpl.n	8002590 <HAL_RCC_OscConfig+0xc>
 80025d4:	686b      	ldr	r3, [r5, #4]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d1da      	bne.n	8002590 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80025da:	2001      	movs	r0, #1
}
 80025dc:	b002      	add	sp, #8
 80025de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025e2:	686b      	ldr	r3, [r5, #4]
 80025e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025e8:	d110      	bne.n	800260c <HAL_RCC_OscConfig+0x88>
 80025ea:	6823      	ldr	r3, [r4, #0]
 80025ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025f0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80025f2:	f7ff fca7 	bl	8001f44 <HAL_GetTick>
 80025f6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025f8:	6823      	ldr	r3, [r4, #0]
 80025fa:	0398      	lsls	r0, r3, #14
 80025fc:	d4c8      	bmi.n	8002590 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025fe:	f7ff fca1 	bl	8001f44 <HAL_GetTick>
 8002602:	1b80      	subs	r0, r0, r6
 8002604:	2864      	cmp	r0, #100	; 0x64
 8002606:	d9f7      	bls.n	80025f8 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8002608:	2003      	movs	r0, #3
 800260a:	e7e7      	b.n	80025dc <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800260c:	b99b      	cbnz	r3, 8002636 <HAL_RCC_OscConfig+0xb2>
 800260e:	6823      	ldr	r3, [r4, #0]
 8002610:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002614:	6023      	str	r3, [r4, #0]
 8002616:	6823      	ldr	r3, [r4, #0]
 8002618:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800261c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800261e:	f7ff fc91 	bl	8001f44 <HAL_GetTick>
 8002622:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002624:	6823      	ldr	r3, [r4, #0]
 8002626:	0399      	lsls	r1, r3, #14
 8002628:	d5b2      	bpl.n	8002590 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800262a:	f7ff fc8b 	bl	8001f44 <HAL_GetTick>
 800262e:	1b80      	subs	r0, r0, r6
 8002630:	2864      	cmp	r0, #100	; 0x64
 8002632:	d9f7      	bls.n	8002624 <HAL_RCC_OscConfig+0xa0>
 8002634:	e7e8      	b.n	8002608 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002636:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800263a:	6823      	ldr	r3, [r4, #0]
 800263c:	d103      	bne.n	8002646 <HAL_RCC_OscConfig+0xc2>
 800263e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002642:	6023      	str	r3, [r4, #0]
 8002644:	e7d1      	b.n	80025ea <HAL_RCC_OscConfig+0x66>
 8002646:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800264a:	6023      	str	r3, [r4, #0]
 800264c:	6823      	ldr	r3, [r4, #0]
 800264e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002652:	e7cd      	b.n	80025f0 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002654:	4c67      	ldr	r4, [pc, #412]	; (80027f4 <HAL_RCC_OscConfig+0x270>)
 8002656:	6863      	ldr	r3, [r4, #4]
 8002658:	f013 0f0c 	tst.w	r3, #12
 800265c:	d007      	beq.n	800266e <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800265e:	6863      	ldr	r3, [r4, #4]
 8002660:	f003 030c 	and.w	r3, r3, #12
 8002664:	2b08      	cmp	r3, #8
 8002666:	d110      	bne.n	800268a <HAL_RCC_OscConfig+0x106>
 8002668:	6863      	ldr	r3, [r4, #4]
 800266a:	03da      	lsls	r2, r3, #15
 800266c:	d40d      	bmi.n	800268a <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800266e:	6823      	ldr	r3, [r4, #0]
 8002670:	079b      	lsls	r3, r3, #30
 8002672:	d502      	bpl.n	800267a <HAL_RCC_OscConfig+0xf6>
 8002674:	692b      	ldr	r3, [r5, #16]
 8002676:	2b01      	cmp	r3, #1
 8002678:	d1af      	bne.n	80025da <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800267a:	6823      	ldr	r3, [r4, #0]
 800267c:	696a      	ldr	r2, [r5, #20]
 800267e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002682:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002686:	6023      	str	r3, [r4, #0]
 8002688:	e785      	b.n	8002596 <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800268a:	692a      	ldr	r2, [r5, #16]
 800268c:	4b5a      	ldr	r3, [pc, #360]	; (80027f8 <HAL_RCC_OscConfig+0x274>)
 800268e:	b16a      	cbz	r2, 80026ac <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8002690:	2201      	movs	r2, #1
 8002692:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002694:	f7ff fc56 	bl	8001f44 <HAL_GetTick>
 8002698:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800269a:	6823      	ldr	r3, [r4, #0]
 800269c:	079f      	lsls	r7, r3, #30
 800269e:	d4ec      	bmi.n	800267a <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026a0:	f7ff fc50 	bl	8001f44 <HAL_GetTick>
 80026a4:	1b80      	subs	r0, r0, r6
 80026a6:	2802      	cmp	r0, #2
 80026a8:	d9f7      	bls.n	800269a <HAL_RCC_OscConfig+0x116>
 80026aa:	e7ad      	b.n	8002608 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 80026ac:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80026ae:	f7ff fc49 	bl	8001f44 <HAL_GetTick>
 80026b2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026b4:	6823      	ldr	r3, [r4, #0]
 80026b6:	0798      	lsls	r0, r3, #30
 80026b8:	f57f af6d 	bpl.w	8002596 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026bc:	f7ff fc42 	bl	8001f44 <HAL_GetTick>
 80026c0:	1b80      	subs	r0, r0, r6
 80026c2:	2802      	cmp	r0, #2
 80026c4:	d9f6      	bls.n	80026b4 <HAL_RCC_OscConfig+0x130>
 80026c6:	e79f      	b.n	8002608 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026c8:	69aa      	ldr	r2, [r5, #24]
 80026ca:	4c4a      	ldr	r4, [pc, #296]	; (80027f4 <HAL_RCC_OscConfig+0x270>)
 80026cc:	4b4b      	ldr	r3, [pc, #300]	; (80027fc <HAL_RCC_OscConfig+0x278>)
 80026ce:	b1da      	cbz	r2, 8002708 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 80026d0:	2201      	movs	r2, #1
 80026d2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80026d4:	f7ff fc36 	bl	8001f44 <HAL_GetTick>
 80026d8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80026dc:	079b      	lsls	r3, r3, #30
 80026de:	d50d      	bpl.n	80026fc <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80026e0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80026e4:	4b46      	ldr	r3, [pc, #280]	; (8002800 <HAL_RCC_OscConfig+0x27c>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80026ec:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80026ee:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80026f0:	9b01      	ldr	r3, [sp, #4]
 80026f2:	1e5a      	subs	r2, r3, #1
 80026f4:	9201      	str	r2, [sp, #4]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d1f9      	bne.n	80026ee <HAL_RCC_OscConfig+0x16a>
 80026fa:	e750      	b.n	800259e <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026fc:	f7ff fc22 	bl	8001f44 <HAL_GetTick>
 8002700:	1b80      	subs	r0, r0, r6
 8002702:	2802      	cmp	r0, #2
 8002704:	d9e9      	bls.n	80026da <HAL_RCC_OscConfig+0x156>
 8002706:	e77f      	b.n	8002608 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8002708:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800270a:	f7ff fc1b 	bl	8001f44 <HAL_GetTick>
 800270e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002710:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002712:	079f      	lsls	r7, r3, #30
 8002714:	f57f af43 	bpl.w	800259e <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002718:	f7ff fc14 	bl	8001f44 <HAL_GetTick>
 800271c:	1b80      	subs	r0, r0, r6
 800271e:	2802      	cmp	r0, #2
 8002720:	d9f6      	bls.n	8002710 <HAL_RCC_OscConfig+0x18c>
 8002722:	e771      	b.n	8002608 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002724:	4c33      	ldr	r4, [pc, #204]	; (80027f4 <HAL_RCC_OscConfig+0x270>)
 8002726:	69e3      	ldr	r3, [r4, #28]
 8002728:	00d8      	lsls	r0, r3, #3
 800272a:	d424      	bmi.n	8002776 <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 800272c:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800272e:	69e3      	ldr	r3, [r4, #28]
 8002730:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002734:	61e3      	str	r3, [r4, #28]
 8002736:	69e3      	ldr	r3, [r4, #28]
 8002738:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800273c:	9300      	str	r3, [sp, #0]
 800273e:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002740:	4e30      	ldr	r6, [pc, #192]	; (8002804 <HAL_RCC_OscConfig+0x280>)
 8002742:	6833      	ldr	r3, [r6, #0]
 8002744:	05d9      	lsls	r1, r3, #23
 8002746:	d518      	bpl.n	800277a <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002748:	68eb      	ldr	r3, [r5, #12]
 800274a:	2b01      	cmp	r3, #1
 800274c:	d126      	bne.n	800279c <HAL_RCC_OscConfig+0x218>
 800274e:	6a23      	ldr	r3, [r4, #32]
 8002750:	f043 0301 	orr.w	r3, r3, #1
 8002754:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8002756:	f7ff fbf5 	bl	8001f44 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800275a:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800275e:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002760:	6a23      	ldr	r3, [r4, #32]
 8002762:	079b      	lsls	r3, r3, #30
 8002764:	d53f      	bpl.n	80027e6 <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8002766:	2f00      	cmp	r7, #0
 8002768:	f43f af1d 	beq.w	80025a6 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 800276c:	69e3      	ldr	r3, [r4, #28]
 800276e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002772:	61e3      	str	r3, [r4, #28]
 8002774:	e717      	b.n	80025a6 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8002776:	2700      	movs	r7, #0
 8002778:	e7e2      	b.n	8002740 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800277a:	6833      	ldr	r3, [r6, #0]
 800277c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002780:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002782:	f7ff fbdf 	bl	8001f44 <HAL_GetTick>
 8002786:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002788:	6833      	ldr	r3, [r6, #0]
 800278a:	05da      	lsls	r2, r3, #23
 800278c:	d4dc      	bmi.n	8002748 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800278e:	f7ff fbd9 	bl	8001f44 <HAL_GetTick>
 8002792:	eba0 0008 	sub.w	r0, r0, r8
 8002796:	2864      	cmp	r0, #100	; 0x64
 8002798:	d9f6      	bls.n	8002788 <HAL_RCC_OscConfig+0x204>
 800279a:	e735      	b.n	8002608 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800279c:	b9ab      	cbnz	r3, 80027ca <HAL_RCC_OscConfig+0x246>
 800279e:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027a0:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027a4:	f023 0301 	bic.w	r3, r3, #1
 80027a8:	6223      	str	r3, [r4, #32]
 80027aa:	6a23      	ldr	r3, [r4, #32]
 80027ac:	f023 0304 	bic.w	r3, r3, #4
 80027b0:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80027b2:	f7ff fbc7 	bl	8001f44 <HAL_GetTick>
 80027b6:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027b8:	6a23      	ldr	r3, [r4, #32]
 80027ba:	0798      	lsls	r0, r3, #30
 80027bc:	d5d3      	bpl.n	8002766 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027be:	f7ff fbc1 	bl	8001f44 <HAL_GetTick>
 80027c2:	1b80      	subs	r0, r0, r6
 80027c4:	4540      	cmp	r0, r8
 80027c6:	d9f7      	bls.n	80027b8 <HAL_RCC_OscConfig+0x234>
 80027c8:	e71e      	b.n	8002608 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027ca:	2b05      	cmp	r3, #5
 80027cc:	6a23      	ldr	r3, [r4, #32]
 80027ce:	d103      	bne.n	80027d8 <HAL_RCC_OscConfig+0x254>
 80027d0:	f043 0304 	orr.w	r3, r3, #4
 80027d4:	6223      	str	r3, [r4, #32]
 80027d6:	e7ba      	b.n	800274e <HAL_RCC_OscConfig+0x1ca>
 80027d8:	f023 0301 	bic.w	r3, r3, #1
 80027dc:	6223      	str	r3, [r4, #32]
 80027de:	6a23      	ldr	r3, [r4, #32]
 80027e0:	f023 0304 	bic.w	r3, r3, #4
 80027e4:	e7b6      	b.n	8002754 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027e6:	f7ff fbad 	bl	8001f44 <HAL_GetTick>
 80027ea:	eba0 0008 	sub.w	r0, r0, r8
 80027ee:	42b0      	cmp	r0, r6
 80027f0:	d9b6      	bls.n	8002760 <HAL_RCC_OscConfig+0x1dc>
 80027f2:	e709      	b.n	8002608 <HAL_RCC_OscConfig+0x84>
 80027f4:	40021000 	.word	0x40021000
 80027f8:	42420000 	.word	0x42420000
 80027fc:	42420480 	.word	0x42420480
 8002800:	20000008 	.word	0x20000008
 8002804:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002808:	4c22      	ldr	r4, [pc, #136]	; (8002894 <HAL_RCC_OscConfig+0x310>)
 800280a:	6863      	ldr	r3, [r4, #4]
 800280c:	f003 030c 	and.w	r3, r3, #12
 8002810:	2b08      	cmp	r3, #8
 8002812:	f43f aee2 	beq.w	80025da <HAL_RCC_OscConfig+0x56>
 8002816:	2300      	movs	r3, #0
 8002818:	4e1f      	ldr	r6, [pc, #124]	; (8002898 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800281a:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 800281c:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800281e:	d12b      	bne.n	8002878 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8002820:	f7ff fb90 	bl	8001f44 <HAL_GetTick>
 8002824:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002826:	6823      	ldr	r3, [r4, #0]
 8002828:	0199      	lsls	r1, r3, #6
 800282a:	d41f      	bmi.n	800286c <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800282c:	6a2b      	ldr	r3, [r5, #32]
 800282e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002832:	d105      	bne.n	8002840 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002834:	6862      	ldr	r2, [r4, #4]
 8002836:	68a9      	ldr	r1, [r5, #8]
 8002838:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800283c:	430a      	orrs	r2, r1
 800283e:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002840:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8002842:	6862      	ldr	r2, [r4, #4]
 8002844:	430b      	orrs	r3, r1
 8002846:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800284a:	4313      	orrs	r3, r2
 800284c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800284e:	2301      	movs	r3, #1
 8002850:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8002852:	f7ff fb77 	bl	8001f44 <HAL_GetTick>
 8002856:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002858:	6823      	ldr	r3, [r4, #0]
 800285a:	019a      	lsls	r2, r3, #6
 800285c:	f53f aea7 	bmi.w	80025ae <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002860:	f7ff fb70 	bl	8001f44 <HAL_GetTick>
 8002864:	1b40      	subs	r0, r0, r5
 8002866:	2802      	cmp	r0, #2
 8002868:	d9f6      	bls.n	8002858 <HAL_RCC_OscConfig+0x2d4>
 800286a:	e6cd      	b.n	8002608 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800286c:	f7ff fb6a 	bl	8001f44 <HAL_GetTick>
 8002870:	1bc0      	subs	r0, r0, r7
 8002872:	2802      	cmp	r0, #2
 8002874:	d9d7      	bls.n	8002826 <HAL_RCC_OscConfig+0x2a2>
 8002876:	e6c7      	b.n	8002608 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8002878:	f7ff fb64 	bl	8001f44 <HAL_GetTick>
 800287c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800287e:	6823      	ldr	r3, [r4, #0]
 8002880:	019b      	lsls	r3, r3, #6
 8002882:	f57f ae94 	bpl.w	80025ae <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002886:	f7ff fb5d 	bl	8001f44 <HAL_GetTick>
 800288a:	1b40      	subs	r0, r0, r5
 800288c:	2802      	cmp	r0, #2
 800288e:	d9f6      	bls.n	800287e <HAL_RCC_OscConfig+0x2fa>
 8002890:	e6ba      	b.n	8002608 <HAL_RCC_OscConfig+0x84>
 8002892:	bf00      	nop
 8002894:	40021000 	.word	0x40021000
 8002898:	42420060 	.word	0x42420060

0800289c <HAL_RCC_GetSysClockFreq>:
{
 800289c:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800289e:	4b19      	ldr	r3, [pc, #100]	; (8002904 <HAL_RCC_GetSysClockFreq+0x68>)
{
 80028a0:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80028a2:	ac02      	add	r4, sp, #8
 80028a4:	f103 0510 	add.w	r5, r3, #16
 80028a8:	4622      	mov	r2, r4
 80028aa:	6818      	ldr	r0, [r3, #0]
 80028ac:	6859      	ldr	r1, [r3, #4]
 80028ae:	3308      	adds	r3, #8
 80028b0:	c203      	stmia	r2!, {r0, r1}
 80028b2:	42ab      	cmp	r3, r5
 80028b4:	4614      	mov	r4, r2
 80028b6:	d1f7      	bne.n	80028a8 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80028b8:	2301      	movs	r3, #1
 80028ba:	f88d 3004 	strb.w	r3, [sp, #4]
 80028be:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 80028c0:	4911      	ldr	r1, [pc, #68]	; (8002908 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80028c2:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 80028c6:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80028c8:	f003 020c 	and.w	r2, r3, #12
 80028cc:	2a08      	cmp	r2, #8
 80028ce:	d117      	bne.n	8002900 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80028d0:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80028d4:	a806      	add	r0, sp, #24
 80028d6:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80028d8:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80028da:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80028de:	d50c      	bpl.n	80028fa <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80028e0:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80028e2:	480a      	ldr	r0, [pc, #40]	; (800290c <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80028e4:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80028e8:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80028ea:	aa06      	add	r2, sp, #24
 80028ec:	4413      	add	r3, r2
 80028ee:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80028f2:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80028f6:	b007      	add	sp, #28
 80028f8:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80028fa:	4805      	ldr	r0, [pc, #20]	; (8002910 <HAL_RCC_GetSysClockFreq+0x74>)
 80028fc:	4350      	muls	r0, r2
 80028fe:	e7fa      	b.n	80028f6 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8002900:	4802      	ldr	r0, [pc, #8]	; (800290c <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8002902:	e7f8      	b.n	80028f6 <HAL_RCC_GetSysClockFreq+0x5a>
 8002904:	08006634 	.word	0x08006634
 8002908:	40021000 	.word	0x40021000
 800290c:	007a1200 	.word	0x007a1200
 8002910:	003d0900 	.word	0x003d0900

08002914 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002914:	4a54      	ldr	r2, [pc, #336]	; (8002a68 <HAL_RCC_ClockConfig+0x154>)
{
 8002916:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800291a:	6813      	ldr	r3, [r2, #0]
{
 800291c:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800291e:	f003 0307 	and.w	r3, r3, #7
 8002922:	428b      	cmp	r3, r1
{
 8002924:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002926:	d32a      	bcc.n	800297e <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002928:	6829      	ldr	r1, [r5, #0]
 800292a:	078c      	lsls	r4, r1, #30
 800292c:	d434      	bmi.n	8002998 <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800292e:	07ca      	lsls	r2, r1, #31
 8002930:	d447      	bmi.n	80029c2 <HAL_RCC_ClockConfig+0xae>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002932:	4a4d      	ldr	r2, [pc, #308]	; (8002a68 <HAL_RCC_ClockConfig+0x154>)
 8002934:	6813      	ldr	r3, [r2, #0]
 8002936:	f003 0307 	and.w	r3, r3, #7
 800293a:	429e      	cmp	r6, r3
 800293c:	f0c0 8082 	bcc.w	8002a44 <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002940:	682a      	ldr	r2, [r5, #0]
 8002942:	4c4a      	ldr	r4, [pc, #296]	; (8002a6c <HAL_RCC_ClockConfig+0x158>)
 8002944:	f012 0f04 	tst.w	r2, #4
 8002948:	f040 8087 	bne.w	8002a5a <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800294c:	0713      	lsls	r3, r2, #28
 800294e:	d506      	bpl.n	800295e <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002950:	6863      	ldr	r3, [r4, #4]
 8002952:	692a      	ldr	r2, [r5, #16]
 8002954:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002958:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800295c:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800295e:	f7ff ff9d 	bl	800289c <HAL_RCC_GetSysClockFreq>
 8002962:	6863      	ldr	r3, [r4, #4]
 8002964:	4a42      	ldr	r2, [pc, #264]	; (8002a70 <HAL_RCC_ClockConfig+0x15c>)
 8002966:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800296a:	5cd3      	ldrb	r3, [r2, r3]
 800296c:	40d8      	lsrs	r0, r3
 800296e:	4b41      	ldr	r3, [pc, #260]	; (8002a74 <HAL_RCC_ClockConfig+0x160>)
 8002970:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002972:	2000      	movs	r0, #0
 8002974:	f7ff faa4 	bl	8001ec0 <HAL_InitTick>
  return HAL_OK;
 8002978:	2000      	movs	r0, #0
}
 800297a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800297e:	6813      	ldr	r3, [r2, #0]
 8002980:	f023 0307 	bic.w	r3, r3, #7
 8002984:	430b      	orrs	r3, r1
 8002986:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002988:	6813      	ldr	r3, [r2, #0]
 800298a:	f003 0307 	and.w	r3, r3, #7
 800298e:	4299      	cmp	r1, r3
 8002990:	d0ca      	beq.n	8002928 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8002992:	2001      	movs	r0, #1
 8002994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002998:	4b34      	ldr	r3, [pc, #208]	; (8002a6c <HAL_RCC_ClockConfig+0x158>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800299a:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800299e:	bf1e      	ittt	ne
 80029a0:	685a      	ldrne	r2, [r3, #4]
 80029a2:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 80029a6:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029a8:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029aa:	bf42      	ittt	mi
 80029ac:	685a      	ldrmi	r2, [r3, #4]
 80029ae:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 80029b2:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029b4:	685a      	ldr	r2, [r3, #4]
 80029b6:	68a8      	ldr	r0, [r5, #8]
 80029b8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80029bc:	4302      	orrs	r2, r0
 80029be:	605a      	str	r2, [r3, #4]
 80029c0:	e7b5      	b.n	800292e <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029c2:	686a      	ldr	r2, [r5, #4]
 80029c4:	4c29      	ldr	r4, [pc, #164]	; (8002a6c <HAL_RCC_ClockConfig+0x158>)
 80029c6:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029c8:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029ca:	d11c      	bne.n	8002a06 <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029cc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029d0:	d0df      	beq.n	8002992 <HAL_RCC_ClockConfig+0x7e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029d2:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029d4:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029d8:	f023 0303 	bic.w	r3, r3, #3
 80029dc:	4313      	orrs	r3, r2
 80029de:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80029e0:	f7ff fab0 	bl	8001f44 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029e4:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 80029e6:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d114      	bne.n	8002a16 <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80029ec:	6863      	ldr	r3, [r4, #4]
 80029ee:	f003 030c 	and.w	r3, r3, #12
 80029f2:	2b04      	cmp	r3, #4
 80029f4:	d09d      	beq.n	8002932 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029f6:	f7ff faa5 	bl	8001f44 <HAL_GetTick>
 80029fa:	1bc0      	subs	r0, r0, r7
 80029fc:	4540      	cmp	r0, r8
 80029fe:	d9f5      	bls.n	80029ec <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 8002a00:	2003      	movs	r0, #3
 8002a02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a06:	2a02      	cmp	r2, #2
 8002a08:	d102      	bne.n	8002a10 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a0a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002a0e:	e7df      	b.n	80029d0 <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a10:	f013 0f02 	tst.w	r3, #2
 8002a14:	e7dc      	b.n	80029d0 <HAL_RCC_ClockConfig+0xbc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a16:	2b02      	cmp	r3, #2
 8002a18:	d10f      	bne.n	8002a3a <HAL_RCC_ClockConfig+0x126>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a1a:	6863      	ldr	r3, [r4, #4]
 8002a1c:	f003 030c 	and.w	r3, r3, #12
 8002a20:	2b08      	cmp	r3, #8
 8002a22:	d086      	beq.n	8002932 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a24:	f7ff fa8e 	bl	8001f44 <HAL_GetTick>
 8002a28:	1bc0      	subs	r0, r0, r7
 8002a2a:	4540      	cmp	r0, r8
 8002a2c:	d9f5      	bls.n	8002a1a <HAL_RCC_ClockConfig+0x106>
 8002a2e:	e7e7      	b.n	8002a00 <HAL_RCC_ClockConfig+0xec>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a30:	f7ff fa88 	bl	8001f44 <HAL_GetTick>
 8002a34:	1bc0      	subs	r0, r0, r7
 8002a36:	4540      	cmp	r0, r8
 8002a38:	d8e2      	bhi.n	8002a00 <HAL_RCC_ClockConfig+0xec>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a3a:	6863      	ldr	r3, [r4, #4]
 8002a3c:	f013 0f0c 	tst.w	r3, #12
 8002a40:	d1f6      	bne.n	8002a30 <HAL_RCC_ClockConfig+0x11c>
 8002a42:	e776      	b.n	8002932 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a44:	6813      	ldr	r3, [r2, #0]
 8002a46:	f023 0307 	bic.w	r3, r3, #7
 8002a4a:	4333      	orrs	r3, r6
 8002a4c:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002a4e:	6813      	ldr	r3, [r2, #0]
 8002a50:	f003 0307 	and.w	r3, r3, #7
 8002a54:	429e      	cmp	r6, r3
 8002a56:	d19c      	bne.n	8002992 <HAL_RCC_ClockConfig+0x7e>
 8002a58:	e772      	b.n	8002940 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a5a:	6863      	ldr	r3, [r4, #4]
 8002a5c:	68e9      	ldr	r1, [r5, #12]
 8002a5e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002a62:	430b      	orrs	r3, r1
 8002a64:	6063      	str	r3, [r4, #4]
 8002a66:	e771      	b.n	800294c <HAL_RCC_ClockConfig+0x38>
 8002a68:	40022000 	.word	0x40022000
 8002a6c:	40021000 	.word	0x40021000
 8002a70:	08006644 	.word	0x08006644
 8002a74:	20000008 	.word	0x20000008

08002a78 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a78:	4b04      	ldr	r3, [pc, #16]	; (8002a8c <HAL_RCC_GetPCLK1Freq+0x14>)
 8002a7a:	4a05      	ldr	r2, [pc, #20]	; (8002a90 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002a82:	5cd3      	ldrb	r3, [r2, r3]
 8002a84:	4a03      	ldr	r2, [pc, #12]	; (8002a94 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002a86:	6810      	ldr	r0, [r2, #0]
}    
 8002a88:	40d8      	lsrs	r0, r3
 8002a8a:	4770      	bx	lr
 8002a8c:	40021000 	.word	0x40021000
 8002a90:	08006654 	.word	0x08006654
 8002a94:	20000008 	.word	0x20000008

08002a98 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a98:	4b04      	ldr	r3, [pc, #16]	; (8002aac <HAL_RCC_GetPCLK2Freq+0x14>)
 8002a9a:	4a05      	ldr	r2, [pc, #20]	; (8002ab0 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002aa2:	5cd3      	ldrb	r3, [r2, r3]
 8002aa4:	4a03      	ldr	r2, [pc, #12]	; (8002ab4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002aa6:	6810      	ldr	r0, [r2, #0]
} 
 8002aa8:	40d8      	lsrs	r0, r3
 8002aaa:	4770      	bx	lr
 8002aac:	40021000 	.word	0x40021000
 8002ab0:	08006654 	.word	0x08006654
 8002ab4:	20000008 	.word	0x20000008

08002ab8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002ab8:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8002aba:	4604      	mov	r4, r0
 8002abc:	2800      	cmp	r0, #0
 8002abe:	d034      	beq.n	8002b2a <HAL_SPI_Init+0x72>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8002ac4:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8002ac8:	b90b      	cbnz	r3, 8002ace <HAL_SPI_Init+0x16>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002aca:	f001 fcb1 	bl	8004430 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8002ace:	2302      	movs	r3, #2

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002ad0:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8002ad2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8002ad6:	680b      	ldr	r3, [r1, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002ad8:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 8002ada:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002ade:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002ae0:	6863      	ldr	r3, [r4, #4]
 8002ae2:	69a2      	ldr	r2, [r4, #24]
 8002ae4:	4303      	orrs	r3, r0
 8002ae6:	68e0      	ldr	r0, [r4, #12]
 8002ae8:	4303      	orrs	r3, r0
 8002aea:	6920      	ldr	r0, [r4, #16]
 8002aec:	4303      	orrs	r3, r0
 8002aee:	6960      	ldr	r0, [r4, #20]
 8002af0:	4303      	orrs	r3, r0
 8002af2:	69e0      	ldr	r0, [r4, #28]
 8002af4:	4303      	orrs	r3, r0
 8002af6:	6a20      	ldr	r0, [r4, #32]
 8002af8:	4303      	orrs	r3, r0
 8002afa:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002afc:	4303      	orrs	r3, r0
 8002afe:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8002b02:	4303      	orrs	r3, r0
 8002b04:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002b06:	0c12      	lsrs	r2, r2, #16
 8002b08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002b0a:	f002 0204 	and.w	r2, r2, #4
 8002b0e:	431a      	orrs	r2, r3

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8002b10:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002b12:	604a      	str	r2, [r1, #4]
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8002b14:	610b      	str	r3, [r1, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002b16:	69cb      	ldr	r3, [r1, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002b18:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002b1a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002b1e:	61cb      	str	r3, [r1, #28]
  hspi->State = HAL_SPI_STATE_READY;
 8002b20:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002b22:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8002b24:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  
  return HAL_OK;
 8002b28:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002b2a:	2001      	movs	r0, #1
}
 8002b2c:	bd10      	pop	{r4, pc}

08002b2e <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b2e:	6803      	ldr	r3, [r0, #0]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 8002b30:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b32:	68da      	ldr	r2, [r3, #12]
 8002b34:	f042 0201 	orr.w	r2, r2, #1
 8002b38:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	f042 0201 	orr.w	r2, r2, #1
 8002b40:	601a      	str	r2, [r3, #0]
}
 8002b42:	4770      	bx	lr

08002b44 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b44:	6803      	ldr	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8002b46:	b189      	cbz	r1, 8002b6c <HAL_TIM_Encoder_Start+0x28>
 8002b48:	2904      	cmp	r1, #4
 8002b4a:	d007      	beq.n	8002b5c <HAL_TIM_Encoder_Start+0x18>
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002b4c:	6a1a      	ldr	r2, [r3, #32]
 8002b4e:	f022 0201 	bic.w	r2, r2, #1
 8002b52:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8002b54:	6a1a      	ldr	r2, [r3, #32]
 8002b56:	f042 0201 	orr.w	r2, r2, #1
 8002b5a:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 8002b5c:	6a1a      	ldr	r2, [r3, #32]
 8002b5e:	f022 0210 	bic.w	r2, r2, #16
 8002b62:	621a      	str	r2, [r3, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8002b64:	6a1a      	ldr	r2, [r3, #32]
 8002b66:	f042 0210 	orr.w	r2, r2, #16
 8002b6a:	e006      	b.n	8002b7a <HAL_TIM_Encoder_Start+0x36>
  TIMx->CCER &= ~tmp;
 8002b6c:	6a1a      	ldr	r2, [r3, #32]
 8002b6e:	f022 0201 	bic.w	r2, r2, #1
 8002b72:	621a      	str	r2, [r3, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8002b74:	6a1a      	ldr	r2, [r3, #32]
 8002b76:	f042 0201 	orr.w	r2, r2, #1
 8002b7a:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 8002b7c:	681a      	ldr	r2, [r3, #0]
}
 8002b7e:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8002b80:	f042 0201 	orr.w	r2, r2, #1
 8002b84:	601a      	str	r2, [r3, #0]
}
 8002b86:	4770      	bx	lr

08002b88 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002b88:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002b8c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	f04f 0302 	mov.w	r3, #2
 8002b94:	d01c      	beq.n	8002bd0 <HAL_TIM_ConfigClockSource+0x48>
 8002b96:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8002b98:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002b9c:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8002b9e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002ba2:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ba4:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002ba8:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002bac:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8002bae:	680a      	ldr	r2, [r1, #0]
 8002bb0:	2a40      	cmp	r2, #64	; 0x40
 8002bb2:	d079      	beq.n	8002ca8 <HAL_TIM_ConfigClockSource+0x120>
 8002bb4:	d819      	bhi.n	8002bea <HAL_TIM_ConfigClockSource+0x62>
 8002bb6:	2a10      	cmp	r2, #16
 8002bb8:	f000 8093 	beq.w	8002ce2 <HAL_TIM_ConfigClockSource+0x15a>
 8002bbc:	d80a      	bhi.n	8002bd4 <HAL_TIM_ConfigClockSource+0x4c>
 8002bbe:	2a00      	cmp	r2, #0
 8002bc0:	f000 8089 	beq.w	8002cd6 <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002bca:	2300      	movs	r3, #0
 8002bcc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002bd0:	4618      	mov	r0, r3
}
 8002bd2:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8002bd4:	2a20      	cmp	r2, #32
 8002bd6:	f000 808a 	beq.w	8002cee <HAL_TIM_ConfigClockSource+0x166>
 8002bda:	2a30      	cmp	r2, #48	; 0x30
 8002bdc:	d1f2      	bne.n	8002bc4 <HAL_TIM_ConfigClockSource+0x3c>
   tmpsmcr = TIMx->SMCR;
 8002bde:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002be0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002be4:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8002be8:	e036      	b.n	8002c58 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8002bea:	2a70      	cmp	r2, #112	; 0x70
 8002bec:	d036      	beq.n	8002c5c <HAL_TIM_ConfigClockSource+0xd4>
 8002bee:	d81b      	bhi.n	8002c28 <HAL_TIM_ConfigClockSource+0xa0>
 8002bf0:	2a50      	cmp	r2, #80	; 0x50
 8002bf2:	d042      	beq.n	8002c7a <HAL_TIM_ConfigClockSource+0xf2>
 8002bf4:	2a60      	cmp	r2, #96	; 0x60
 8002bf6:	d1e5      	bne.n	8002bc4 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002bf8:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002bfa:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002bfc:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c00:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c02:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c04:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8002c06:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002c08:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002c0c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002c10:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002c14:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8002c18:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c1a:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8002c1c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002c1e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002c22:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8002c26:	e017      	b.n	8002c58 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8002c28:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002c2c:	d011      	beq.n	8002c52 <HAL_TIM_ConfigClockSource+0xca>
 8002c2e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002c32:	d1c7      	bne.n	8002bc4 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c34:	688a      	ldr	r2, [r1, #8]
 8002c36:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8002c38:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c3a:	68c9      	ldr	r1, [r1, #12]
 8002c3c:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c3e:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c42:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002c46:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8002c48:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002c4a:	689a      	ldr	r2, [r3, #8]
 8002c4c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c50:	e002      	b.n	8002c58 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002c52:	689a      	ldr	r2, [r3, #8]
 8002c54:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8002c58:	609a      	str	r2, [r3, #8]
 8002c5a:	e7b3      	b.n	8002bc4 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c5c:	688a      	ldr	r2, [r1, #8]
 8002c5e:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8002c60:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c62:	68c9      	ldr	r1, [r1, #12]
 8002c64:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c66:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c6a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002c6e:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8002c70:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8002c72:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c74:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8002c78:	e7ee      	b.n	8002c58 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c7a:	684c      	ldr	r4, [r1, #4]
 8002c7c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002c7e:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c80:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c82:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c86:	f025 0501 	bic.w	r5, r5, #1
 8002c8a:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c8c:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8002c8e:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c90:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c94:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8002c98:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c9a:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8002c9c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002c9e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002ca2:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8002ca6:	e7d7      	b.n	8002c58 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ca8:	684c      	ldr	r4, [r1, #4]
 8002caa:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002cac:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002cae:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002cb0:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002cb4:	f025 0501 	bic.w	r5, r5, #1
 8002cb8:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002cba:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8002cbc:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002cbe:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002cc2:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8002cc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cc8:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8002cca:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002ccc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002cd0:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8002cd4:	e7c0      	b.n	8002c58 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8002cd6:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002cd8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002cdc:	f042 0207 	orr.w	r2, r2, #7
 8002ce0:	e7ba      	b.n	8002c58 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8002ce2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002ce4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002ce8:	f042 0217 	orr.w	r2, r2, #23
 8002cec:	e7b4      	b.n	8002c58 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8002cee:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002cf0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002cf4:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8002cf8:	e7ae      	b.n	8002c58 <HAL_TIM_ConfigClockSource+0xd0>
	...

08002cfc <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002cfc:	4a1a      	ldr	r2, [pc, #104]	; (8002d68 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8002cfe:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d00:	4290      	cmp	r0, r2
 8002d02:	d00a      	beq.n	8002d1a <TIM_Base_SetConfig+0x1e>
 8002d04:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002d08:	d007      	beq.n	8002d1a <TIM_Base_SetConfig+0x1e>
 8002d0a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002d0e:	4290      	cmp	r0, r2
 8002d10:	d003      	beq.n	8002d1a <TIM_Base_SetConfig+0x1e>
 8002d12:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d16:	4290      	cmp	r0, r2
 8002d18:	d115      	bne.n	8002d46 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8002d1a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002d20:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d22:	4a11      	ldr	r2, [pc, #68]	; (8002d68 <TIM_Base_SetConfig+0x6c>)
 8002d24:	4290      	cmp	r0, r2
 8002d26:	d00a      	beq.n	8002d3e <TIM_Base_SetConfig+0x42>
 8002d28:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002d2c:	d007      	beq.n	8002d3e <TIM_Base_SetConfig+0x42>
 8002d2e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002d32:	4290      	cmp	r0, r2
 8002d34:	d003      	beq.n	8002d3e <TIM_Base_SetConfig+0x42>
 8002d36:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d3a:	4290      	cmp	r0, r2
 8002d3c:	d103      	bne.n	8002d46 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d3e:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d44:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8002d46:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8002d48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8002d4c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002d4e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d50:	688b      	ldr	r3, [r1, #8]
 8002d52:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002d54:	680b      	ldr	r3, [r1, #0]
 8002d56:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d58:	4b03      	ldr	r3, [pc, #12]	; (8002d68 <TIM_Base_SetConfig+0x6c>)
 8002d5a:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8002d5c:	bf04      	itt	eq
 8002d5e:	690b      	ldreq	r3, [r1, #16]
 8002d60:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002d62:	2301      	movs	r3, #1
 8002d64:	6143      	str	r3, [r0, #20]
 8002d66:	4770      	bx	lr
 8002d68:	40012c00 	.word	0x40012c00

08002d6c <HAL_TIM_Base_Init>:
{
 8002d6c:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002d6e:	4604      	mov	r4, r0
 8002d70:	b1a0      	cbz	r0, 8002d9c <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002d72:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002d76:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002d7a:	b91b      	cbnz	r3, 8002d84 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002d7c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002d80:	f001 fbee 	bl	8004560 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002d84:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d86:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8002d88:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d8c:	1d21      	adds	r1, r4, #4
 8002d8e:	f7ff ffb5 	bl	8002cfc <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002d92:	2301      	movs	r3, #1
  return HAL_OK;
 8002d94:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8002d96:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002d9a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002d9c:	2001      	movs	r0, #1
}
 8002d9e:	bd10      	pop	{r4, pc}

08002da0 <HAL_TIM_Encoder_Init>:
{
 8002da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002da2:	460c      	mov	r4, r1
  if(htim == NULL)
 8002da4:	4605      	mov	r5, r0
 8002da6:	2800      	cmp	r0, #0
 8002da8:	d041      	beq.n	8002e2e <HAL_TIM_Encoder_Init+0x8e>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002daa:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002dae:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002db2:	b91b      	cbnz	r3, 8002dbc <HAL_TIM_Encoder_Init+0x1c>
    htim->Lock = HAL_UNLOCKED;
 8002db4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8002db8:	f001 fb76 	bl	80044a8 <HAL_TIM_Encoder_MspInit>
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002dbc:	4629      	mov	r1, r5
  htim->State= HAL_TIM_STATE_BUSY;
 8002dbe:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002dc0:	f851 0b04 	ldr.w	r0, [r1], #4
  htim->State= HAL_TIM_STATE_BUSY;
 8002dc4:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002dc8:	6883      	ldr	r3, [r0, #8]
 8002dca:	f023 0307 	bic.w	r3, r3, #7
 8002dce:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002dd0:	f7ff ff94 	bl	8002cfc <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8002dd4:	6828      	ldr	r0, [r5, #0]
  tmpsmcr |= sConfig->EncoderMode;
 8002dd6:	6823      	ldr	r3, [r4, #0]
  tmpsmcr = htim->Instance->SMCR;
 8002dd8:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8002dda:	6982      	ldr	r2, [r0, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002ddc:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr |= sConfig->EncoderMode;
 8002dde:	431e      	orrs	r6, r3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002de0:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002de2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002de6:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002dea:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 8002dee:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002df0:	f423 427c 	bic.w	r2, r3, #64512	; 0xfc00
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002df4:	6923      	ldr	r3, [r4, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002df6:	69e1      	ldr	r1, [r4, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002df8:	011b      	lsls	r3, r3, #4
 8002dfa:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002dfe:	68e1      	ldr	r1, [r4, #12]
  tmpccer = htim->Instance->CCER;
 8002e00:	6a07      	ldr	r7, [r0, #32]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002e02:	430b      	orrs	r3, r1
 8002e04:	6a21      	ldr	r1, [r4, #32]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002e06:	f022 02fc 	bic.w	r2, r2, #252	; 0xfc
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002e0a:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8002e0e:	4313      	orrs	r3, r2
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002e10:	6961      	ldr	r1, [r4, #20]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002e12:	f027 02aa 	bic.w	r2, r7, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002e16:	6867      	ldr	r7, [r4, #4]
  htim->Instance->SMCR = tmpsmcr;
 8002e18:	6086      	str	r6, [r0, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 8002e1a:	6183      	str	r3, [r0, #24]
  htim->State= HAL_TIM_STATE_READY;
 8002e1c:	2301      	movs	r3, #1
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002e1e:	ea47 1701 	orr.w	r7, r7, r1, lsl #4
 8002e22:	4317      	orrs	r7, r2
  htim->Instance->CCER = tmpccer;
 8002e24:	6207      	str	r7, [r0, #32]
  htim->State= HAL_TIM_STATE_READY;
 8002e26:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  return HAL_OK;
 8002e2a:	2000      	movs	r0, #0
 8002e2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8002e2e:	2001      	movs	r0, #1
}
 8002e30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002e32 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8002e32:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002e36:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	f04f 0302 	mov.w	r3, #2
 8002e3e:	d018      	beq.n	8002e72 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8002e40:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002e44:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002e46:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002e48:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002e4a:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002e4c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002e50:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002e52:	685a      	ldr	r2, [r3, #4]
 8002e54:	4322      	orrs	r2, r4
 8002e56:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002e58:	689a      	ldr	r2, [r3, #8]
 8002e5a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e5e:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002e60:	689a      	ldr	r2, [r3, #8]
 8002e62:	430a      	orrs	r2, r1
 8002e64:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8002e66:	2301      	movs	r3, #1
 8002e68:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002e72:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002e74:	bd10      	pop	{r4, pc}

08002e76 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e76:	6803      	ldr	r3, [r0, #0]
 8002e78:	68da      	ldr	r2, [r3, #12]
 8002e7a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002e7e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e80:	695a      	ldr	r2, [r3, #20]
 8002e82:	f022 0201 	bic.w	r2, r2, #1
 8002e86:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e88:	2320      	movs	r3, #32
 8002e8a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8002e8e:	4770      	bx	lr

08002e90 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e94:	6805      	ldr	r5, [r0, #0]
 8002e96:	68c2      	ldr	r2, [r0, #12]
 8002e98:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002e9a:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e9c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002ea4:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 8002ea6:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002ea8:	430b      	orrs	r3, r1
 8002eaa:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8002eac:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8002eb0:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002eb4:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002eba:	696b      	ldr	r3, [r5, #20]
 8002ebc:	6982      	ldr	r2, [r0, #24]
 8002ebe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002ec6:	4b40      	ldr	r3, [pc, #256]	; (8002fc8 <UART_SetConfig+0x138>)
{
 8002ec8:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 8002eca:	429d      	cmp	r5, r3
 8002ecc:	f04f 0419 	mov.w	r4, #25
 8002ed0:	d146      	bne.n	8002f60 <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002ed2:	f7ff fde1 	bl	8002a98 <HAL_RCC_GetPCLK2Freq>
 8002ed6:	fb04 f300 	mul.w	r3, r4, r0
 8002eda:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8002ede:	f04f 0864 	mov.w	r8, #100	; 0x64
 8002ee2:	00b6      	lsls	r6, r6, #2
 8002ee4:	fbb3 f3f6 	udiv	r3, r3, r6
 8002ee8:	fbb3 f3f8 	udiv	r3, r3, r8
 8002eec:	011e      	lsls	r6, r3, #4
 8002eee:	f7ff fdd3 	bl	8002a98 <HAL_RCC_GetPCLK2Freq>
 8002ef2:	4360      	muls	r0, r4
 8002ef4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002ef8:	009b      	lsls	r3, r3, #2
 8002efa:	fbb0 f7f3 	udiv	r7, r0, r3
 8002efe:	f7ff fdcb 	bl	8002a98 <HAL_RCC_GetPCLK2Freq>
 8002f02:	4360      	muls	r0, r4
 8002f04:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002f08:	009b      	lsls	r3, r3, #2
 8002f0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f0e:	fbb3 f3f8 	udiv	r3, r3, r8
 8002f12:	fb08 7313 	mls	r3, r8, r3, r7
 8002f16:	011b      	lsls	r3, r3, #4
 8002f18:	3332      	adds	r3, #50	; 0x32
 8002f1a:	fbb3 f3f8 	udiv	r3, r3, r8
 8002f1e:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8002f22:	f7ff fdb9 	bl	8002a98 <HAL_RCC_GetPCLK2Freq>
 8002f26:	4360      	muls	r0, r4
 8002f28:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002f2c:	0092      	lsls	r2, r2, #2
 8002f2e:	fbb0 faf2 	udiv	sl, r0, r2
 8002f32:	f7ff fdb1 	bl	8002a98 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002f36:	4360      	muls	r0, r4
 8002f38:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002f3c:	009b      	lsls	r3, r3, #2
 8002f3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f42:	fbb3 f3f8 	udiv	r3, r3, r8
 8002f46:	fb08 a313 	mls	r3, r8, r3, sl
 8002f4a:	011b      	lsls	r3, r3, #4
 8002f4c:	3332      	adds	r3, #50	; 0x32
 8002f4e:	fbb3 f3f8 	udiv	r3, r3, r8
 8002f52:	f003 030f 	and.w	r3, r3, #15
 8002f56:	433b      	orrs	r3, r7
 8002f58:	4433      	add	r3, r6
 8002f5a:	60ab      	str	r3, [r5, #8]
 8002f5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f60:	f7ff fd8a 	bl	8002a78 <HAL_RCC_GetPCLK1Freq>
 8002f64:	fb04 f300 	mul.w	r3, r4, r0
 8002f68:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8002f6c:	f04f 0864 	mov.w	r8, #100	; 0x64
 8002f70:	00b6      	lsls	r6, r6, #2
 8002f72:	fbb3 f3f6 	udiv	r3, r3, r6
 8002f76:	fbb3 f3f8 	udiv	r3, r3, r8
 8002f7a:	011e      	lsls	r6, r3, #4
 8002f7c:	f7ff fd7c 	bl	8002a78 <HAL_RCC_GetPCLK1Freq>
 8002f80:	4360      	muls	r0, r4
 8002f82:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	fbb0 f7f3 	udiv	r7, r0, r3
 8002f8c:	f7ff fd74 	bl	8002a78 <HAL_RCC_GetPCLK1Freq>
 8002f90:	4360      	muls	r0, r4
 8002f92:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f9c:	fbb3 f3f8 	udiv	r3, r3, r8
 8002fa0:	fb08 7313 	mls	r3, r8, r3, r7
 8002fa4:	011b      	lsls	r3, r3, #4
 8002fa6:	3332      	adds	r3, #50	; 0x32
 8002fa8:	fbb3 f3f8 	udiv	r3, r3, r8
 8002fac:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8002fb0:	f7ff fd62 	bl	8002a78 <HAL_RCC_GetPCLK1Freq>
 8002fb4:	4360      	muls	r0, r4
 8002fb6:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002fba:	0092      	lsls	r2, r2, #2
 8002fbc:	fbb0 faf2 	udiv	sl, r0, r2
 8002fc0:	f7ff fd5a 	bl	8002a78 <HAL_RCC_GetPCLK1Freq>
 8002fc4:	e7b7      	b.n	8002f36 <UART_SetConfig+0xa6>
 8002fc6:	bf00      	nop
 8002fc8:	40013800 	.word	0x40013800

08002fcc <HAL_UART_Init>:
{
 8002fcc:	b510      	push	{r4, lr}
  if(huart == NULL)
 8002fce:	4604      	mov	r4, r0
 8002fd0:	b340      	cbz	r0, 8003024 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8002fd2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002fd6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002fda:	b91b      	cbnz	r3, 8002fe4 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002fdc:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002fe0:	f001 fad6 	bl	8004590 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8002fe4:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8002fe6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002fe8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002fec:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8002fee:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8002ff0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002ff4:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002ff6:	f7ff ff4b 	bl	8002e90 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ffa:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ffc:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ffe:	691a      	ldr	r2, [r3, #16]
 8003000:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003004:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003006:	695a      	ldr	r2, [r3, #20]
 8003008:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800300c:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800300e:	68da      	ldr	r2, [r3, #12]
 8003010:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003014:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8003016:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003018:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800301a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800301e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8003022:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003024:	2001      	movs	r0, #1
}
 8003026:	bd10      	pop	{r4, pc}

08003028 <HAL_UART_TxCpltCallback>:
 8003028:	4770      	bx	lr

0800302a <HAL_UART_RxCpltCallback>:
 800302a:	4770      	bx	lr

0800302c <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800302c:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8003030:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8003032:	2b22      	cmp	r3, #34	; 0x22
 8003034:	d136      	bne.n	80030a4 <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003036:	6883      	ldr	r3, [r0, #8]
 8003038:	6901      	ldr	r1, [r0, #16]
 800303a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800303e:	6802      	ldr	r2, [r0, #0]
 8003040:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003042:	d123      	bne.n	800308c <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003044:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003046:	b9e9      	cbnz	r1, 8003084 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003048:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800304c:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8003050:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8003052:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8003054:	3c01      	subs	r4, #1
 8003056:	b2a4      	uxth	r4, r4
 8003058:	85c4      	strh	r4, [r0, #46]	; 0x2e
 800305a:	b98c      	cbnz	r4, 8003080 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800305c:	6803      	ldr	r3, [r0, #0]
 800305e:	68da      	ldr	r2, [r3, #12]
 8003060:	f022 0220 	bic.w	r2, r2, #32
 8003064:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003066:	68da      	ldr	r2, [r3, #12]
 8003068:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800306c:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800306e:	695a      	ldr	r2, [r3, #20]
 8003070:	f022 0201 	bic.w	r2, r2, #1
 8003074:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8003076:	2320      	movs	r3, #32
 8003078:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 800307c:	f7ff ffd5 	bl	800302a <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8003080:	2000      	movs	r0, #0
}
 8003082:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003084:	b2d2      	uxtb	r2, r2
 8003086:	f823 2b01 	strh.w	r2, [r3], #1
 800308a:	e7e1      	b.n	8003050 <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 800308c:	b921      	cbnz	r1, 8003098 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800308e:	1c59      	adds	r1, r3, #1
 8003090:	6852      	ldr	r2, [r2, #4]
 8003092:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003094:	701a      	strb	r2, [r3, #0]
 8003096:	e7dc      	b.n	8003052 <UART_Receive_IT+0x26>
 8003098:	6852      	ldr	r2, [r2, #4]
 800309a:	1c59      	adds	r1, r3, #1
 800309c:	6281      	str	r1, [r0, #40]	; 0x28
 800309e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80030a2:	e7f7      	b.n	8003094 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 80030a4:	2002      	movs	r0, #2
 80030a6:	bd10      	pop	{r4, pc}

080030a8 <HAL_UART_ErrorCallback>:
 80030a8:	4770      	bx	lr
	...

080030ac <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80030ac:	6803      	ldr	r3, [r0, #0]
{
 80030ae:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80030b0:	681a      	ldr	r2, [r3, #0]
{
 80030b2:	4604      	mov	r4, r0
  if(errorflags == RESET)
 80030b4:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80030b6:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80030b8:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 80030ba:	d107      	bne.n	80030cc <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80030bc:	0696      	lsls	r6, r2, #26
 80030be:	d55a      	bpl.n	8003176 <HAL_UART_IRQHandler+0xca>
 80030c0:	068d      	lsls	r5, r1, #26
 80030c2:	d558      	bpl.n	8003176 <HAL_UART_IRQHandler+0xca>
}
 80030c4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80030c8:	f7ff bfb0 	b.w	800302c <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80030cc:	f015 0501 	ands.w	r5, r5, #1
 80030d0:	d102      	bne.n	80030d8 <HAL_UART_IRQHandler+0x2c>
 80030d2:	f411 7f90 	tst.w	r1, #288	; 0x120
 80030d6:	d04e      	beq.n	8003176 <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80030d8:	07d3      	lsls	r3, r2, #31
 80030da:	d505      	bpl.n	80030e8 <HAL_UART_IRQHandler+0x3c>
 80030dc:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80030de:	bf42      	ittt	mi
 80030e0:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80030e2:	f043 0301 	orrmi.w	r3, r3, #1
 80030e6:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80030e8:	0750      	lsls	r0, r2, #29
 80030ea:	d504      	bpl.n	80030f6 <HAL_UART_IRQHandler+0x4a>
 80030ec:	b11d      	cbz	r5, 80030f6 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80030ee:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80030f0:	f043 0302 	orr.w	r3, r3, #2
 80030f4:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80030f6:	0793      	lsls	r3, r2, #30
 80030f8:	d504      	bpl.n	8003104 <HAL_UART_IRQHandler+0x58>
 80030fa:	b11d      	cbz	r5, 8003104 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80030fc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80030fe:	f043 0304 	orr.w	r3, r3, #4
 8003102:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003104:	0716      	lsls	r6, r2, #28
 8003106:	d504      	bpl.n	8003112 <HAL_UART_IRQHandler+0x66>
 8003108:	b11d      	cbz	r5, 8003112 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800310a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800310c:	f043 0308 	orr.w	r3, r3, #8
 8003110:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003112:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003114:	2b00      	cmp	r3, #0
 8003116:	d066      	beq.n	80031e6 <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003118:	0695      	lsls	r5, r2, #26
 800311a:	d504      	bpl.n	8003126 <HAL_UART_IRQHandler+0x7a>
 800311c:	0688      	lsls	r0, r1, #26
 800311e:	d502      	bpl.n	8003126 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8003120:	4620      	mov	r0, r4
 8003122:	f7ff ff83 	bl	800302c <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003126:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8003128:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800312a:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800312c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800312e:	0711      	lsls	r1, r2, #28
 8003130:	d402      	bmi.n	8003138 <HAL_UART_IRQHandler+0x8c>
 8003132:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8003136:	d01a      	beq.n	800316e <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8003138:	f7ff fe9d 	bl	8002e76 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800313c:	6823      	ldr	r3, [r4, #0]
 800313e:	695a      	ldr	r2, [r3, #20]
 8003140:	0652      	lsls	r2, r2, #25
 8003142:	d510      	bpl.n	8003166 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003144:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8003146:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003148:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800314c:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 800314e:	b150      	cbz	r0, 8003166 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003150:	4b25      	ldr	r3, [pc, #148]	; (80031e8 <HAL_UART_IRQHandler+0x13c>)
 8003152:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003154:	f7ff f8e8 	bl	8002328 <HAL_DMA_Abort_IT>
 8003158:	2800      	cmp	r0, #0
 800315a:	d044      	beq.n	80031e6 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800315c:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 800315e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003162:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003164:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8003166:	4620      	mov	r0, r4
 8003168:	f7ff ff9e 	bl	80030a8 <HAL_UART_ErrorCallback>
 800316c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800316e:	f7ff ff9b 	bl	80030a8 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003172:	63e5      	str	r5, [r4, #60]	; 0x3c
 8003174:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003176:	0616      	lsls	r6, r2, #24
 8003178:	d527      	bpl.n	80031ca <HAL_UART_IRQHandler+0x11e>
 800317a:	060d      	lsls	r5, r1, #24
 800317c:	d525      	bpl.n	80031ca <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800317e:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8003182:	2a21      	cmp	r2, #33	; 0x21
 8003184:	d12f      	bne.n	80031e6 <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003186:	68a2      	ldr	r2, [r4, #8]
 8003188:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800318c:	6a22      	ldr	r2, [r4, #32]
 800318e:	d117      	bne.n	80031c0 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003190:	8811      	ldrh	r1, [r2, #0]
 8003192:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003196:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003198:	6921      	ldr	r1, [r4, #16]
 800319a:	b979      	cbnz	r1, 80031bc <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 800319c:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 800319e:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 80031a0:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80031a2:	3a01      	subs	r2, #1
 80031a4:	b292      	uxth	r2, r2
 80031a6:	84e2      	strh	r2, [r4, #38]	; 0x26
 80031a8:	b9ea      	cbnz	r2, 80031e6 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80031aa:	68da      	ldr	r2, [r3, #12]
 80031ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031b0:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80031b2:	68da      	ldr	r2, [r3, #12]
 80031b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80031b8:	60da      	str	r2, [r3, #12]
 80031ba:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 80031bc:	3201      	adds	r2, #1
 80031be:	e7ee      	b.n	800319e <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80031c0:	1c51      	adds	r1, r2, #1
 80031c2:	6221      	str	r1, [r4, #32]
 80031c4:	7812      	ldrb	r2, [r2, #0]
 80031c6:	605a      	str	r2, [r3, #4]
 80031c8:	e7ea      	b.n	80031a0 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80031ca:	0650      	lsls	r0, r2, #25
 80031cc:	d50b      	bpl.n	80031e6 <HAL_UART_IRQHandler+0x13a>
 80031ce:	064a      	lsls	r2, r1, #25
 80031d0:	d509      	bpl.n	80031e6 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80031d2:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 80031d4:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80031d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031da:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80031dc:	2320      	movs	r3, #32
 80031de:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80031e2:	f7ff ff21 	bl	8003028 <HAL_UART_TxCpltCallback>
 80031e6:	bd70      	pop	{r4, r5, r6, pc}
 80031e8:	080031ed 	.word	0x080031ed

080031ec <UART_DMAAbortOnError>:
{
 80031ec:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 80031ee:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80031f0:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 80031f2:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80031f4:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80031f6:	f7ff ff57 	bl	80030a8 <HAL_UART_ErrorCallback>
 80031fa:	bd08      	pop	{r3, pc}

080031fc <_ZN7MPU9250C1EP11SPI_TypeDefP12GPIO_TypeDefm>:
#include "MPU9250.h"
//#include "Global.h"
//#include "Timer.h"
//#include <exception>

MPU9250::MPU9250(SPI_TypeDef * const spi, GPIO_TypeDef * const ss_gpio, const uint32_t ss_pin)
 80031fc:	b480      	push	{r7}
 80031fe:	b085      	sub	sp, #20
 8003200:	af00      	add	r7, sp, #0
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	60b9      	str	r1, [r7, #8]
 8003206:	607a      	str	r2, [r7, #4]
 8003208:	603b      	str	r3, [r7, #0]
	: _spi(spi), _ss_gpio(ss_gpio), _ss_pin(ss_pin)
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	68ba      	ldr	r2, [r7, #8]
 800320e:	601a      	str	r2, [r3, #0]
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	605a      	str	r2, [r3, #4]
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	683a      	ldr	r2, [r7, #0]
 800321a:	609a      	str	r2, [r3, #8]
{
	this->_gyroZ_bias = 0.0;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f04f 0200 	mov.w	r2, #0
 8003222:	60da      	str	r2, [r3, #12]
}
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	4618      	mov	r0, r3
 8003228:	3714      	adds	r7, #20
 800322a:	46bd      	mov	sp, r7
 800322c:	bc80      	pop	{r7}
 800322e:	4770      	bx	lr

08003230 <_ZNK7MPU92509_spiWriteEh>:

uint8_t MPU9250::_spiWrite(const uint8_t data) const
{
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
 8003238:	460b      	mov	r3, r1
 800323a:	70fb      	strb	r3, [r7, #3]
	while(!(_spi->SR & SPI_SR_TXE)) ;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	f003 0302 	and.w	r3, r3, #2
 8003246:	2b00      	cmp	r3, #0
 8003248:	bf0c      	ite	eq
 800324a:	2301      	moveq	r3, #1
 800324c:	2300      	movne	r3, #0
 800324e:	b2db      	uxtb	r3, r3
 8003250:	2b00      	cmp	r3, #0
 8003252:	d000      	beq.n	8003256 <_ZNK7MPU92509_spiWriteEh+0x26>
 8003254:	e7f2      	b.n	800323c <_ZNK7MPU92509_spiWriteEh+0xc>
	_spi->DR = data;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	78fa      	ldrb	r2, [r7, #3]
 800325c:	60da      	str	r2, [r3, #12]
	while(!(_spi->SR & SPI_SR_RXNE)) ;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	f003 0301 	and.w	r3, r3, #1
 8003268:	2b00      	cmp	r3, #0
 800326a:	bf0c      	ite	eq
 800326c:	2301      	moveq	r3, #1
 800326e:	2300      	movne	r3, #0
 8003270:	b2db      	uxtb	r3, r3
 8003272:	2b00      	cmp	r3, #0
 8003274:	d000      	beq.n	8003278 <_ZNK7MPU92509_spiWriteEh+0x48>
 8003276:	e7f2      	b.n	800325e <_ZNK7MPU92509_spiWriteEh+0x2e>
	return (uint8_t)_spi->DR;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	68db      	ldr	r3, [r3, #12]
 800327e:	b2db      	uxtb	r3, r3
}
 8003280:	4618      	mov	r0, r3
 8003282:	370c      	adds	r7, #12
 8003284:	46bd      	mov	sp, r7
 8003286:	bc80      	pop	{r7}
 8003288:	4770      	bx	lr

0800328a <_ZNK7MPU925014_spiChipSelectEv>:

void MPU9250::_spiChipSelect(void) const
{
 800328a:	b480      	push	{r7}
 800328c:	b083      	sub	sp, #12
 800328e:	af00      	add	r7, sp, #0
 8003290:	6078      	str	r0, [r7, #4]
	_ss_gpio->BSRR = (_ss_pin << 16);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	6892      	ldr	r2, [r2, #8]
 800329a:	0412      	lsls	r2, r2, #16
 800329c:	611a      	str	r2, [r3, #16]
}
 800329e:	bf00      	nop
 80032a0:	370c      	adds	r7, #12
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bc80      	pop	{r7}
 80032a6:	4770      	bx	lr

080032a8 <_ZNK7MPU925016_spiChipDeselectEv>:

void MPU9250::_spiChipDeselect(void) const
{
 80032a8:	b480      	push	{r7}
 80032aa:	b083      	sub	sp, #12
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
	_ss_gpio->BSRR = _ss_pin;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	687a      	ldr	r2, [r7, #4]
 80032b6:	6892      	ldr	r2, [r2, #8]
 80032b8:	611a      	str	r2, [r3, #16]
}
 80032ba:	bf00      	nop
 80032bc:	370c      	adds	r7, #12
 80032be:	46bd      	mov	sp, r7
 80032c0:	bc80      	pop	{r7}
 80032c2:	4770      	bx	lr

080032c4 <_ZNK7MPU92509WriteByteEhh>:

uint8_t MPU9250::WriteByte(const uint8_t addr, const uint8_t data) const
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	460b      	mov	r3, r1
 80032ce:	70fb      	strb	r3, [r7, #3]
 80032d0:	4613      	mov	r3, r2
 80032d2:	70bb      	strb	r3, [r7, #2]
	volatile uint8_t result = 0x00;
 80032d4:	2300      	movs	r3, #0
 80032d6:	73fb      	strb	r3, [r7, #15]

	_spiChipSelect();
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	f7ff ffd6 	bl	800328a <_ZNK7MPU925014_spiChipSelectEv>

	_spiWrite(addr);
 80032de:	78fb      	ldrb	r3, [r7, #3]
 80032e0:	4619      	mov	r1, r3
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f7ff ffa4 	bl	8003230 <_ZNK7MPU92509_spiWriteEh>

	result = _spiWrite(data);
 80032e8:	78bb      	ldrb	r3, [r7, #2]
 80032ea:	4619      	mov	r1, r3
 80032ec:	6878      	ldr	r0, [r7, #4]
 80032ee:	f7ff ff9f 	bl	8003230 <_ZNK7MPU92509_spiWriteEh>
 80032f2:	4603      	mov	r3, r0
 80032f4:	73fb      	strb	r3, [r7, #15]

	_spiChipDeselect();
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f7ff ffd6 	bl	80032a8 <_ZNK7MPU925016_spiChipDeselectEv>

	return result;
 80032fc:	7bfb      	ldrb	r3, [r7, #15]
 80032fe:	b2db      	uxtb	r3, r3
}
 8003300:	4618      	mov	r0, r3
 8003302:	3710      	adds	r7, #16
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}

08003308 <_ZNK7MPU92509WriteWordEht>:

uint16_t MPU9250::WriteWord(const uint8_t addr, const uint16_t data) const
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b084      	sub	sp, #16
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	460b      	mov	r3, r1
 8003312:	70fb      	strb	r3, [r7, #3]
 8003314:	4613      	mov	r3, r2
 8003316:	803b      	strh	r3, [r7, #0]
	volatile uint16_t result = 0x00;
 8003318:	2300      	movs	r3, #0
 800331a:	81fb      	strh	r3, [r7, #14]

	_spiChipSelect();
 800331c:	6878      	ldr	r0, [r7, #4]
 800331e:	f7ff ffb4 	bl	800328a <_ZNK7MPU925014_spiChipSelectEv>

	_spiWrite(addr);
 8003322:	78fb      	ldrb	r3, [r7, #3]
 8003324:	4619      	mov	r1, r3
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f7ff ff82 	bl	8003230 <_ZNK7MPU92509_spiWriteEh>

	result = (uint16_t)(_spiWrite((uint8_t)((data >> 8) & 0xff)) << 8);
 800332c:	883b      	ldrh	r3, [r7, #0]
 800332e:	0a1b      	lsrs	r3, r3, #8
 8003330:	b29b      	uxth	r3, r3
 8003332:	b2db      	uxtb	r3, r3
 8003334:	4619      	mov	r1, r3
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f7ff ff7a 	bl	8003230 <_ZNK7MPU92509_spiWriteEh>
 800333c:	4603      	mov	r3, r0
 800333e:	b29b      	uxth	r3, r3
 8003340:	021b      	lsls	r3, r3, #8
 8003342:	b29b      	uxth	r3, r3
 8003344:	81fb      	strh	r3, [r7, #14]

	result = (uint16_t)(result | _spiWrite((uint8_t)(data & 0xff)));
 8003346:	883b      	ldrh	r3, [r7, #0]
 8003348:	b2db      	uxtb	r3, r3
 800334a:	4619      	mov	r1, r3
 800334c:	6878      	ldr	r0, [r7, #4]
 800334e:	f7ff ff6f 	bl	8003230 <_ZNK7MPU92509_spiWriteEh>
 8003352:	4603      	mov	r3, r0
 8003354:	b29a      	uxth	r2, r3
 8003356:	89fb      	ldrh	r3, [r7, #14]
 8003358:	b29b      	uxth	r3, r3
 800335a:	4313      	orrs	r3, r2
 800335c:	b29b      	uxth	r3, r3
 800335e:	81fb      	strh	r3, [r7, #14]

	_spiChipDeselect();
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	f7ff ffa1 	bl	80032a8 <_ZNK7MPU925016_spiChipDeselectEv>

	return result;
 8003366:	89fb      	ldrh	r3, [r7, #14]
 8003368:	b29b      	uxth	r3, r3
}
 800336a:	4618      	mov	r0, r3
 800336c:	3710      	adds	r7, #16
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
	...

08003374 <_ZN8OdometryC1Ev>:
//#include "stm32f10x_conf.h"
//#include "Timer.h"

#include <cmath>

Odometry::Odometry(void)
 8003374:	b590      	push	{r4, r7, lr}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2200      	movs	r2, #0
 8003380:	601a      	str	r2, [r3, #0]
{
	this->x = 0.0f;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	f04f 0200 	mov.w	r2, #0
 8003388:	609a      	str	r2, [r3, #8]
	this->y = 0.0f;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	f04f 0200 	mov.w	r2, #0
 8003390:	60da      	str	r2, [r3, #12]
	this->yaw = 0.0f;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	f04f 0200 	mov.w	r2, #0
 8003398:	611a      	str	r2, [r3, #16]

	this->movavg = 0;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	605a      	str	r2, [r3, #4]

	//this->mpu9250 = new MPU9250(SPI_MPU9250, GPIOC, GPIO_PIN_0);
	this->mpu9250 = new MPU9250(SPI_MPU9250, GPIO_MPU9250, PIN_MPU9250);
 80033a0:	2010      	movs	r0, #16
 80033a2:	f001 f994 	bl	80046ce <_Znwj>
 80033a6:	4603      	mov	r3, r0
 80033a8:	461c      	mov	r4, r3
 80033aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033ae:	4a09      	ldr	r2, [pc, #36]	; (80033d4 <_ZN8OdometryC1Ev+0x60>)
 80033b0:	4909      	ldr	r1, [pc, #36]	; (80033d8 <_ZN8OdometryC1Ev+0x64>)
 80033b2:	4620      	mov	r0, r4
 80033b4:	f7ff ff22 	bl	80031fc <_ZN7MPU9250C1EP11SPI_TypeDefP12GPIO_TypeDefm>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	601c      	str	r4, [r3, #0]
}
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	e005      	b.n	80033cc <_ZN8OdometryC1Ev+0x58>
	this->mpu9250 = new MPU9250(SPI_MPU9250, GPIO_MPU9250, PIN_MPU9250);
 80033c0:	2110      	movs	r1, #16
 80033c2:	4620      	mov	r0, r4
 80033c4:	f001 fcde 	bl	8004d84 <_ZdlPvj>
 80033c8:	f001 f992 	bl	80046f0 <__cxa_end_cleanup>
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	370c      	adds	r7, #12
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd90      	pop	{r4, r7, pc}
 80033d4:	40010c00 	.word	0x40010c00
 80033d8:	40003800 	.word	0x40003800

080033dc <_ZNK8Odometry11GetGyroBiasEPfS0_>:

void Odometry::GetGyroBias(float * const avg, float * const stdev) const
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b088      	sub	sp, #32
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	60f8      	str	r0, [r7, #12]
 80033e4:	60b9      	str	r1, [r7, #8]
 80033e6:	607a      	str	r2, [r7, #4]
	static constexpr int NumOfTrial = 256;

	float _avg = 0.0f;
 80033e8:	f04f 0300 	mov.w	r3, #0
 80033ec:	61fb      	str	r3, [r7, #28]
	float _stdev = 0.0f;
 80033ee:	f04f 0300 	mov.w	r3, #0
 80033f2:	61bb      	str	r3, [r7, #24]

	for(int i = 0; i < NumOfTrial; i++)
 80033f4:	2300      	movs	r3, #0
 80033f6:	617b      	str	r3, [r7, #20]
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	2bff      	cmp	r3, #255	; 0xff
 80033fc:	dc2f      	bgt.n	800345e <_ZNK8Odometry11GetGyroBiasEPfS0_+0x82>
	{
		float reading = (int16_t)mpu9250->WriteWord(READ_FLAG | MPUREG_GYRO_ZOUT_H, 0x0000) * 1000.0f / SensitivityScaleFactor;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	2200      	movs	r2, #0
 8003404:	21c7      	movs	r1, #199	; 0xc7
 8003406:	4618      	mov	r0, r3
 8003408:	f7ff ff7e 	bl	8003308 <_ZNK7MPU92509WriteWordEht>
 800340c:	4603      	mov	r3, r0
 800340e:	b21b      	sxth	r3, r3
 8003410:	4618      	mov	r0, r3
 8003412:	f7fd fb79 	bl	8000b08 <__aeabi_i2f>
 8003416:	4603      	mov	r3, r0
 8003418:	4927      	ldr	r1, [pc, #156]	; (80034b8 <_ZNK8Odometry11GetGyroBiasEPfS0_+0xdc>)
 800341a:	4618      	mov	r0, r3
 800341c:	f7fd fbc8 	bl	8000bb0 <__aeabi_fmul>
 8003420:	4603      	mov	r3, r0
 8003422:	4926      	ldr	r1, [pc, #152]	; (80034bc <_ZNK8Odometry11GetGyroBiasEPfS0_+0xe0>)
 8003424:	4618      	mov	r0, r3
 8003426:	f7fd fc77 	bl	8000d18 <__aeabi_fdiv>
 800342a:	4603      	mov	r3, r0
 800342c:	613b      	str	r3, [r7, #16]

		_avg += reading;
 800342e:	6939      	ldr	r1, [r7, #16]
 8003430:	69f8      	ldr	r0, [r7, #28]
 8003432:	f7fd fab5 	bl	80009a0 <__addsf3>
 8003436:	4603      	mov	r3, r0
 8003438:	61fb      	str	r3, [r7, #28]
		_stdev += reading * reading;
 800343a:	6939      	ldr	r1, [r7, #16]
 800343c:	6938      	ldr	r0, [r7, #16]
 800343e:	f7fd fbb7 	bl	8000bb0 <__aeabi_fmul>
 8003442:	4603      	mov	r3, r0
 8003444:	4619      	mov	r1, r3
 8003446:	69b8      	ldr	r0, [r7, #24]
 8003448:	f7fd faaa 	bl	80009a0 <__addsf3>
 800344c:	4603      	mov	r3, r0
 800344e:	61bb      	str	r3, [r7, #24]

		//Timer::sleep(5);
		HAL_Delay(5);
 8003450:	2005      	movs	r0, #5
 8003452:	f7fe fd7d 	bl	8001f50 <HAL_Delay>
	for(int i = 0; i < NumOfTrial; i++)
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	3301      	adds	r3, #1
 800345a:	617b      	str	r3, [r7, #20]
 800345c:	e7cc      	b.n	80033f8 <_ZNK8Odometry11GetGyroBiasEPfS0_+0x1c>
	}

	_avg /= NumOfTrial;
 800345e:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8003462:	69f8      	ldr	r0, [r7, #28]
 8003464:	f7fd fc58 	bl	8000d18 <__aeabi_fdiv>
 8003468:	4603      	mov	r3, r0
 800346a:	61fb      	str	r3, [r7, #28]

	_stdev -= NumOfTrial * _avg * _avg;
 800346c:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8003470:	69f8      	ldr	r0, [r7, #28]
 8003472:	f7fd fb9d 	bl	8000bb0 <__aeabi_fmul>
 8003476:	4603      	mov	r3, r0
 8003478:	69f9      	ldr	r1, [r7, #28]
 800347a:	4618      	mov	r0, r3
 800347c:	f7fd fb98 	bl	8000bb0 <__aeabi_fmul>
 8003480:	4603      	mov	r3, r0
 8003482:	4619      	mov	r1, r3
 8003484:	69b8      	ldr	r0, [r7, #24]
 8003486:	f7fd fa89 	bl	800099c <__aeabi_fsub>
 800348a:	4603      	mov	r3, r0
 800348c:	61bb      	str	r3, [r7, #24]
	_stdev /= NumOfTrial - 1;
 800348e:	490c      	ldr	r1, [pc, #48]	; (80034c0 <_ZNK8Odometry11GetGyroBiasEPfS0_+0xe4>)
 8003490:	69b8      	ldr	r0, [r7, #24]
 8003492:	f7fd fc41 	bl	8000d18 <__aeabi_fdiv>
 8003496:	4603      	mov	r3, r0
 8003498:	61bb      	str	r3, [r7, #24]
	_stdev = sqrtf(_stdev);
 800349a:	69b8      	ldr	r0, [r7, #24]
 800349c:	f001 fea4 	bl	80051e8 <sqrtf>
 80034a0:	4603      	mov	r3, r0
 80034a2:	61bb      	str	r3, [r7, #24]

	*avg = _avg;
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	69fa      	ldr	r2, [r7, #28]
 80034a8:	601a      	str	r2, [r3, #0]
	*stdev = _stdev;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	69ba      	ldr	r2, [r7, #24]
 80034ae:	601a      	str	r2, [r3, #0]
}
 80034b0:	bf00      	nop
 80034b2:	3720      	adds	r7, #32
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}
 80034b8:	447a0000 	.word	0x447a0000
 80034bc:	42033333 	.word	0x42033333
 80034c0:	437f0000 	.word	0x437f0000

080034c4 <_ZN8Odometry8InitGyroEv>:

bool Odometry::InitGyro(void)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b086      	sub	sp, #24
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
	uint8_t whoami = mpu9250->WriteByte(READ_FLAG | MPUREG_WHOAMI, 0x00);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	2200      	movs	r2, #0
 80034d2:	21f5      	movs	r1, #245	; 0xf5
 80034d4:	4618      	mov	r0, r3
 80034d6:	f7ff fef5 	bl	80032c4 <_ZNK7MPU92509WriteByteEhh>
 80034da:	4603      	mov	r3, r0
 80034dc:	74fb      	strb	r3, [r7, #19]

	if(whoami != 0x71)
 80034de:	7cfb      	ldrb	r3, [r7, #19]
 80034e0:	2b71      	cmp	r3, #113	; 0x71
 80034e2:	d007      	beq.n	80034f4 <_ZN8Odometry8InitGyroEv+0x30>
	{
		delete mpu9250;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	2110      	movs	r1, #16
 80034ea:	4618      	mov	r0, r3
 80034ec:	f001 fc4a 	bl	8004d84 <_ZdlPvj>
		return false;
 80034f0:	2300      	movs	r3, #0
 80034f2:	e046      	b.n	8003582 <_ZN8Odometry8InitGyroEv+0xbe>
	}

	 // get stable time source
	mpu9250->WriteByte(MPUREG_PWR_MGMT_1, 0x03);  // Set clock source to be PLL with z-axis gyroscope reference, bits 2:0 = 011
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	2203      	movs	r2, #3
 80034fa:	216b      	movs	r1, #107	; 0x6b
 80034fc:	4618      	mov	r0, r3
 80034fe:	f7ff fee1 	bl	80032c4 <_ZNK7MPU92509WriteByteEhh>
	 // Configure Gyro and Accelerometer
	 // Disable FSYNC and set accelerometer and gyro bandwidth to 4000 and 250 Hz, respectively;
	 // DLPF_CFG = bits 2:0 = 000; this sets the sample rate at 8 kHz for both
	 // Maximum delay is 0.97 ms which is just over a 1 kHz maximum rate
	//mpu9250->WriteByte(MPUREG_CONFIG, 0x00);
	mpu9250->WriteByte(MPUREG_CONFIG, 0x03);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	2203      	movs	r2, #3
 8003508:	211a      	movs	r1, #26
 800350a:	4618      	mov	r0, r3
 800350c:	f7ff feda 	bl	80032c4 <_ZNK7MPU92509WriteByteEhh>

	 // Set sample rate = gyroscope output rate/(1 + SMPLRT_DIV)
	//mpu9250->WriteByte(MPUREG_SMPLRT_DIV, 0x07);  // Use a 1 kHz rate; the same rate set in CONFIG above
	mpu9250->WriteByte(MPUREG_SMPLRT_DIV, 0x04);  // Use a 200 Hz rate; the same rate set in CONFIG above
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	2204      	movs	r2, #4
 8003516:	2119      	movs	r1, #25
 8003518:	4618      	mov	r0, r3
 800351a:	f7ff fed3 	bl	80032c4 <_ZNK7MPU92509WriteByteEhh>

	mpu9250->WriteByte(MPUREG_GYRO_CONFIG, BITS_FS_1000DPS);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	2210      	movs	r2, #16
 8003524:	211b      	movs	r1, #27
 8003526:	4618      	mov	r0, r3
 8003528:	f7ff fecc 	bl	80032c4 <_ZNK7MPU92509WriteByteEhh>

	//Timer::sleep(100);
	HAL_Delay(100);
 800352c:	2064      	movs	r0, #100	; 0x64
 800352e:	f7fe fd0f 	bl	8001f50 <HAL_Delay>

	float avg = 0.0f;
 8003532:	f04f 0300 	mov.w	r3, #0
 8003536:	60fb      	str	r3, [r7, #12]
	float stdev = 1000.0f;
 8003538:	4b14      	ldr	r3, [pc, #80]	; (800358c <_ZN8Odometry8InitGyroEv+0xc8>)
 800353a:	60bb      	str	r3, [r7, #8]

	for(int i = 0; i < 10; i++)
 800353c:	2300      	movs	r3, #0
 800353e:	617b      	str	r3, [r7, #20]
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	2b09      	cmp	r3, #9
 8003544:	dc1c      	bgt.n	8003580 <_ZN8Odometry8InitGyroEv+0xbc>
	{
		this->GetGyroBias(&avg, &stdev);
 8003546:	f107 0208 	add.w	r2, r7, #8
 800354a:	f107 030c 	add.w	r3, r7, #12
 800354e:	4619      	mov	r1, r3
 8003550:	6878      	ldr	r0, [r7, #4]
 8003552:	f7ff ff43 	bl	80033dc <_ZNK8Odometry11GetGyroBiasEPfS0_>

		if (stdev < 700)
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	490d      	ldr	r1, [pc, #52]	; (8003590 <_ZN8Odometry8InitGyroEv+0xcc>)
 800355a:	4618      	mov	r0, r3
 800355c:	f7fd fcc6 	bl	8000eec <__aeabi_fcmplt>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d008      	beq.n	8003578 <_ZN8Odometry8InitGyroEv+0xb4>
		{
			movavg = (int32_t)avg;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	4618      	mov	r0, r3
 800356a:	f7fd fcfd 	bl	8000f68 <__aeabi_f2iz>
 800356e:	4602      	mov	r2, r0
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	605a      	str	r2, [r3, #4]

			return true;
 8003574:	2301      	movs	r3, #1
 8003576:	e004      	b.n	8003582 <_ZN8Odometry8InitGyroEv+0xbe>
	for(int i = 0; i < 10; i++)
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	3301      	adds	r3, #1
 800357c:	617b      	str	r3, [r7, #20]
 800357e:	e7df      	b.n	8003540 <_ZN8Odometry8InitGyroEv+0x7c>
		}
	}

	// gyro unit is not in desirable state (not stabilized)
	return false;
 8003580:	2300      	movs	r3, #0
}
 8003582:	4618      	mov	r0, r3
 8003584:	3718      	adds	r7, #24
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	447a0000 	.word	0x447a0000
 8003590:	442f0000 	.word	0x442f0000

08003594 <_ZN8Odometry11ReadEncoderEv>:

void Odometry::ReadEncoder(void)
{
 8003594:	b590      	push	{r4, r7, lr}
 8003596:	b087      	sub	sp, #28
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
	volatile int16_t _p1 = static_cast<int16_t>(TIM3->CNT);//TIM3->CNT 
 800359c:	4b3d      	ldr	r3, [pc, #244]	; (8003694 <_ZN8Odometry11ReadEncoderEv+0x100>)
 800359e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a0:	b21b      	sxth	r3, r3
 80035a2:	817b      	strh	r3, [r7, #10]
	TIM3->CNT = 0;
 80035a4:	4b3b      	ldr	r3, [pc, #236]	; (8003694 <_ZN8Odometry11ReadEncoderEv+0x100>)
 80035a6:	2200      	movs	r2, #0
 80035a8:	625a      	str	r2, [r3, #36]	; 0x24

	volatile int16_t _p2 = static_cast<int16_t>(TIM4->CNT);//TIM4->CNT
 80035aa:	4b3b      	ldr	r3, [pc, #236]	; (8003698 <_ZN8Odometry11ReadEncoderEv+0x104>)
 80035ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ae:	b21b      	sxth	r3, r3
 80035b0:	813b      	strh	r3, [r7, #8]
	TIM4->CNT = 0;
 80035b2:	4b39      	ldr	r3, [pc, #228]	; (8003698 <_ZN8Odometry11ReadEncoderEv+0x104>)
 80035b4:	2200      	movs	r2, #0
 80035b6:	625a      	str	r2, [r3, #36]	; 0x24

	// just a simple rotation matrix
	// translate encoder rates to velocity on x-y plane
	float _yaw = yaw - ((float)M_PI / 4.0f); //
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	691b      	ldr	r3, [r3, #16]
 80035bc:	4937      	ldr	r1, [pc, #220]	; (800369c <_ZN8Odometry11ReadEncoderEv+0x108>)
 80035be:	4618      	mov	r0, r3
 80035c0:	f7fd f9ec 	bl	800099c <__aeabi_fsub>
 80035c4:	4603      	mov	r3, r0
 80035c6:	617b      	str	r3, [r7, #20]
	float _cos = cosf(_yaw);
 80035c8:	6978      	ldr	r0, [r7, #20]
 80035ca:	f001 fda3 	bl	8005114 <cosf>
 80035ce:	4603      	mov	r3, r0
 80035d0:	613b      	str	r3, [r7, #16]
	float _sin = sinf(_yaw);
 80035d2:	6978      	ldr	r0, [r7, #20]
 80035d4:	f001 fdd2 	bl	800517c <sinf>
 80035d8:	4603      	mov	r3, r0
 80035da:	60fb      	str	r3, [r7, #12]


	x += ((_p1 * _cos) - (_p2 * _sin)) * MPerPulse;
 80035dc:	897b      	ldrh	r3, [r7, #10]
 80035de:	b21b      	sxth	r3, r3
 80035e0:	4618      	mov	r0, r3
 80035e2:	f7fd fa91 	bl	8000b08 <__aeabi_i2f>
 80035e6:	4603      	mov	r3, r0
 80035e8:	6939      	ldr	r1, [r7, #16]
 80035ea:	4618      	mov	r0, r3
 80035ec:	f7fd fae0 	bl	8000bb0 <__aeabi_fmul>
 80035f0:	4603      	mov	r3, r0
 80035f2:	461c      	mov	r4, r3
 80035f4:	893b      	ldrh	r3, [r7, #8]
 80035f6:	b21b      	sxth	r3, r3
 80035f8:	4618      	mov	r0, r3
 80035fa:	f7fd fa85 	bl	8000b08 <__aeabi_i2f>
 80035fe:	4603      	mov	r3, r0
 8003600:	68f9      	ldr	r1, [r7, #12]
 8003602:	4618      	mov	r0, r3
 8003604:	f7fd fad4 	bl	8000bb0 <__aeabi_fmul>
 8003608:	4603      	mov	r3, r0
 800360a:	4619      	mov	r1, r3
 800360c:	4620      	mov	r0, r4
 800360e:	f7fd f9c5 	bl	800099c <__aeabi_fsub>
 8003612:	4603      	mov	r3, r0
 8003614:	4922      	ldr	r1, [pc, #136]	; (80036a0 <_ZN8Odometry11ReadEncoderEv+0x10c>)
 8003616:	4618      	mov	r0, r3
 8003618:	f7fd faca 	bl	8000bb0 <__aeabi_fmul>
 800361c:	4603      	mov	r3, r0
 800361e:	461a      	mov	r2, r3
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	4611      	mov	r1, r2
 8003626:	4618      	mov	r0, r3
 8003628:	f7fd f9ba 	bl	80009a0 <__addsf3>
 800362c:	4603      	mov	r3, r0
 800362e:	461a      	mov	r2, r3
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	609a      	str	r2, [r3, #8]
	y += ((_p1 * _sin) + (_p2 * _cos)) * MPerPulse;
 8003634:	897b      	ldrh	r3, [r7, #10]
 8003636:	b21b      	sxth	r3, r3
 8003638:	4618      	mov	r0, r3
 800363a:	f7fd fa65 	bl	8000b08 <__aeabi_i2f>
 800363e:	4603      	mov	r3, r0
 8003640:	68f9      	ldr	r1, [r7, #12]
 8003642:	4618      	mov	r0, r3
 8003644:	f7fd fab4 	bl	8000bb0 <__aeabi_fmul>
 8003648:	4603      	mov	r3, r0
 800364a:	461c      	mov	r4, r3
 800364c:	893b      	ldrh	r3, [r7, #8]
 800364e:	b21b      	sxth	r3, r3
 8003650:	4618      	mov	r0, r3
 8003652:	f7fd fa59 	bl	8000b08 <__aeabi_i2f>
 8003656:	4603      	mov	r3, r0
 8003658:	6939      	ldr	r1, [r7, #16]
 800365a:	4618      	mov	r0, r3
 800365c:	f7fd faa8 	bl	8000bb0 <__aeabi_fmul>
 8003660:	4603      	mov	r3, r0
 8003662:	4619      	mov	r1, r3
 8003664:	4620      	mov	r0, r4
 8003666:	f7fd f99b 	bl	80009a0 <__addsf3>
 800366a:	4603      	mov	r3, r0
 800366c:	490c      	ldr	r1, [pc, #48]	; (80036a0 <_ZN8Odometry11ReadEncoderEv+0x10c>)
 800366e:	4618      	mov	r0, r3
 8003670:	f7fd fa9e 	bl	8000bb0 <__aeabi_fmul>
 8003674:	4603      	mov	r3, r0
 8003676:	461a      	mov	r2, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	4611      	mov	r1, r2
 800367e:	4618      	mov	r0, r3
 8003680:	f7fd f98e 	bl	80009a0 <__addsf3>
 8003684:	4603      	mov	r3, r0
 8003686:	461a      	mov	r2, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	60da      	str	r2, [r3, #12]
}
 800368c:	bf00      	nop
 800368e:	371c      	adds	r7, #28
 8003690:	46bd      	mov	sp, r7
 8003692:	bd90      	pop	{r4, r7, pc}
 8003694:	40000400 	.word	0x40000400
 8003698:	40000800 	.word	0x40000800
 800369c:	3f490fdb 	.word	0x3f490fdb
 80036a0:	389e1f1d 	.word	0x389e1f1d

080036a4 <_ZN8Odometry8ReadGyroEv>:

void Odometry::ReadGyro(void)
{
 80036a4:	b590      	push	{r4, r7, lr}
 80036a6:	b085      	sub	sp, #20
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
	static constexpr float RadPerMilliDeg = M_PI / 180000.0;
	static constexpr float RadPerMilliDegPerSec = RadPerMilliDeg / SamplingFrequency;
	static constexpr float w = 0.01f;
	//static constexpr float halfPi = M_PI / 2.0;

	int dy_raw_mdps = (((int16_t)mpu9250->WriteWord(READ_FLAG | MPUREG_GYRO_ZOUT_H, 0x0000)) * 1000 / SensitivityScaleFactor) + 0.5f;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	2200      	movs	r2, #0
 80036b2:	21c7      	movs	r1, #199	; 0xc7
 80036b4:	4618      	mov	r0, r3
 80036b6:	f7ff fe27 	bl	8003308 <_ZNK7MPU92509WriteWordEht>
 80036ba:	4603      	mov	r3, r0
 80036bc:	b21b      	sxth	r3, r3
 80036be:	461a      	mov	r2, r3
 80036c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80036c4:	fb03 f302 	mul.w	r3, r3, r2
 80036c8:	4618      	mov	r0, r3
 80036ca:	f7fd fa1d 	bl	8000b08 <__aeabi_i2f>
 80036ce:	4603      	mov	r3, r0
 80036d0:	4940      	ldr	r1, [pc, #256]	; (80037d4 <_ZN8Odometry8ReadGyroEv+0x130>)
 80036d2:	4618      	mov	r0, r3
 80036d4:	f7fd fb20 	bl	8000d18 <__aeabi_fdiv>
 80036d8:	4603      	mov	r3, r0
 80036da:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80036de:	4618      	mov	r0, r3
 80036e0:	f7fd f95e 	bl	80009a0 <__addsf3>
 80036e4:	4603      	mov	r3, r0
 80036e6:	4618      	mov	r0, r3
 80036e8:	f7fd fc3e 	bl	8000f68 <__aeabi_f2iz>
 80036ec:	4603      	mov	r3, r0
 80036ee:	60fb      	str	r3, [r7, #12]
	//temp = mpu9250->WriteWord(READ_FLAG | MPUREG_TEMP_OUT_H, 0x0000);

	int dy_biased_mdps = dy_raw_mdps - movavg;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	68fa      	ldr	r2, [r7, #12]
 80036f6:	1ad3      	subs	r3, r2, r3
 80036f8:	60bb      	str	r3, [r7, #8]

	if(dy_biased_mdps < -movband || movband < dy_biased_mdps)
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	f113 0f64 	cmn.w	r3, #100	; 0x64
 8003700:	db02      	blt.n	8003708 <_ZN8Odometry8ReadGyroEv+0x64>
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	2b64      	cmp	r3, #100	; 0x64
 8003706:	dd3b      	ble.n	8003780 <_ZN8Odometry8ReadGyroEv+0xdc>
	{
		// yaw is in radian, so, convert from mdps to radian.
		yaw += (float)dy_biased_mdps * RadPerMilliDegPerSec;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	691c      	ldr	r4, [r3, #16]
 800370c:	68b8      	ldr	r0, [r7, #8]
 800370e:	f7fd f9fb 	bl	8000b08 <__aeabi_i2f>
 8003712:	4603      	mov	r3, r0
 8003714:	4930      	ldr	r1, [pc, #192]	; (80037d8 <_ZN8Odometry8ReadGyroEv+0x134>)
 8003716:	4618      	mov	r0, r3
 8003718:	f7fd fa4a 	bl	8000bb0 <__aeabi_fmul>
 800371c:	4603      	mov	r3, r0
 800371e:	4619      	mov	r1, r3
 8003720:	4620      	mov	r0, r4
 8003722:	f7fd f93d 	bl	80009a0 <__addsf3>
 8003726:	4603      	mov	r3, r0
 8003728:	461a      	mov	r2, r3
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	611a      	str	r2, [r3, #16]

		if(yaw > (float)M_PI)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	691b      	ldr	r3, [r3, #16]
 8003732:	492a      	ldr	r1, [pc, #168]	; (80037dc <_ZN8Odometry8ReadGyroEv+0x138>)
 8003734:	4618      	mov	r0, r3
 8003736:	f7fd fbf7 	bl	8000f28 <__aeabi_fcmpgt>
 800373a:	4603      	mov	r3, r0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d00a      	beq.n	8003756 <_ZN8Odometry8ReadGyroEv+0xb2>
		{
			yaw -= (2.0f * (float)M_PI);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	691b      	ldr	r3, [r3, #16]
 8003744:	4926      	ldr	r1, [pc, #152]	; (80037e0 <_ZN8Odometry8ReadGyroEv+0x13c>)
 8003746:	4618      	mov	r0, r3
 8003748:	f7fd f928 	bl	800099c <__aeabi_fsub>
 800374c:	4603      	mov	r3, r0
 800374e:	461a      	mov	r2, r3
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	611a      	str	r2, [r3, #16]
		if(yaw > (float)M_PI)
 8003754:	e03a      	b.n	80037cc <_ZN8Odometry8ReadGyroEv+0x128>
		}
		else if(yaw < -(float)M_PI)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	691b      	ldr	r3, [r3, #16]
 800375a:	4922      	ldr	r1, [pc, #136]	; (80037e4 <_ZN8Odometry8ReadGyroEv+0x140>)
 800375c:	4618      	mov	r0, r3
 800375e:	f7fd fbc5 	bl	8000eec <__aeabi_fcmplt>
 8003762:	4603      	mov	r3, r0
 8003764:	2b00      	cmp	r3, #0
 8003766:	d100      	bne.n	800376a <_ZN8Odometry8ReadGyroEv+0xc6>
		if(yaw > (float)M_PI)
 8003768:	e030      	b.n	80037cc <_ZN8Odometry8ReadGyroEv+0x128>
		{
			yaw += (2.0f * (float)M_PI);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	691b      	ldr	r3, [r3, #16]
 800376e:	491c      	ldr	r1, [pc, #112]	; (80037e0 <_ZN8Odometry8ReadGyroEv+0x13c>)
 8003770:	4618      	mov	r0, r3
 8003772:	f7fd f915 	bl	80009a0 <__addsf3>
 8003776:	4603      	mov	r3, r0
 8003778:	461a      	mov	r2, r3
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	611a      	str	r2, [r3, #16]
		if(yaw > (float)M_PI)
 800377e:	e025      	b.n	80037cc <_ZN8Odometry8ReadGyroEv+0x128>
		}
	}
	else
	{
		movavg = (int)((((float)movavg * (1 - w)) + ((float)dy_raw_mdps * w)) + 0.5f);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	4618      	mov	r0, r3
 8003786:	f7fd f9bf 	bl	8000b08 <__aeabi_i2f>
 800378a:	4603      	mov	r3, r0
 800378c:	4916      	ldr	r1, [pc, #88]	; (80037e8 <_ZN8Odometry8ReadGyroEv+0x144>)
 800378e:	4618      	mov	r0, r3
 8003790:	f7fd fa0e 	bl	8000bb0 <__aeabi_fmul>
 8003794:	4603      	mov	r3, r0
 8003796:	461c      	mov	r4, r3
 8003798:	68f8      	ldr	r0, [r7, #12]
 800379a:	f7fd f9b5 	bl	8000b08 <__aeabi_i2f>
 800379e:	4603      	mov	r3, r0
 80037a0:	4912      	ldr	r1, [pc, #72]	; (80037ec <_ZN8Odometry8ReadGyroEv+0x148>)
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7fd fa04 	bl	8000bb0 <__aeabi_fmul>
 80037a8:	4603      	mov	r3, r0
 80037aa:	4619      	mov	r1, r3
 80037ac:	4620      	mov	r0, r4
 80037ae:	f7fd f8f7 	bl	80009a0 <__addsf3>
 80037b2:	4603      	mov	r3, r0
 80037b4:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80037b8:	4618      	mov	r0, r3
 80037ba:	f7fd f8f1 	bl	80009a0 <__addsf3>
 80037be:	4603      	mov	r3, r0
 80037c0:	4618      	mov	r0, r3
 80037c2:	f7fd fbd1 	bl	8000f68 <__aeabi_f2iz>
 80037c6:	4602      	mov	r2, r0
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	605a      	str	r2, [r3, #4]
	}

}
 80037cc:	bf00      	nop
 80037ce:	3714      	adds	r7, #20
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd90      	pop	{r4, r7, pc}
 80037d4:	42033333 	.word	0x42033333
 80037d8:	33bb673f 	.word	0x33bb673f
 80037dc:	40490fdb 	.word	0x40490fdb
 80037e0:	40c90fdb 	.word	0x40c90fdb
 80037e4:	c0490fdb 	.word	0xc0490fdb
 80037e8:	3f7d70a4 	.word	0x3f7d70a4
 80037ec:	3c23d70a 	.word	0x3c23d70a

080037f0 <_ZN8Odometry10InitializeEv>:

bool Odometry::Initialize(void)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b082      	sub	sp, #8
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
	return this->InitGyro();
 80037f8:	6878      	ldr	r0, [r7, #4]
 80037fa:	f7ff fe63 	bl	80034c4 <_ZN8Odometry8InitGyroEv>
 80037fe:	4603      	mov	r3, r0
}
 8003800:	4618      	mov	r0, r3
 8003802:	3708      	adds	r7, #8
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}

08003808 <_ZN8Odometry6SampleEv>:

void Odometry::Sample(void)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b082      	sub	sp, #8
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
	this->ReadEncoder();
 8003810:	6878      	ldr	r0, [r7, #4]
 8003812:	f7ff febf 	bl	8003594 <_ZN8Odometry11ReadEncoderEv>
	this->ReadGyro();
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f7ff ff44 	bl	80036a4 <_ZN8Odometry8ReadGyroEv>
}
 800381c:	bf00      	nop
 800381e:	3708      	adds	r7, #8
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}

08003824 <can_init>:
CAN_FilterTypeDef filter;
uint32_t prescaler;
enum can_bus_state bus_state;

void can_init(void)
{
 8003824:	b480      	push	{r7}
 8003826:	af00      	add	r7, sp, #0
    // default to 125 kbit/s
    prescaler = 48;
 8003828:	4b06      	ldr	r3, [pc, #24]	; (8003844 <can_init+0x20>)
 800382a:	2230      	movs	r2, #48	; 0x30
 800382c:	601a      	str	r2, [r3, #0]
    hcan.Instance = CAN1;
 800382e:	4b06      	ldr	r3, [pc, #24]	; (8003848 <can_init+0x24>)
 8003830:	4a06      	ldr	r2, [pc, #24]	; (800384c <can_init+0x28>)
 8003832:	601a      	str	r2, [r3, #0]
    bus_state = OFF_BUS;
 8003834:	4b06      	ldr	r3, [pc, #24]	; (8003850 <can_init+0x2c>)
 8003836:	2200      	movs	r2, #0
 8003838:	701a      	strb	r2, [r3, #0]
}
 800383a:	bf00      	nop
 800383c:	46bd      	mov	sp, r7
 800383e:	bc80      	pop	{r7}
 8003840:	4770      	bx	lr
 8003842:	bf00      	nop
 8003844:	20000560 	.word	0x20000560
 8003848:	200006c0 	.word	0x200006c0
 800384c:	40006400 	.word	0x40006400
 8003850:	20000564 	.word	0x20000564

08003854 <can_set_filter>:

void can_set_filter(uint32_t id, uint32_t mask)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b082      	sub	sp, #8
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
 800385c:	6039      	str	r1, [r7, #0]
    // see page 825 of RM0091 for details on filters
    // set the standard ID part
    filter.FilterIdHigh = (id & 0x7FF) << 5;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	015b      	lsls	r3, r3, #5
 8003862:	b29b      	uxth	r3, r3
 8003864:	4a24      	ldr	r2, [pc, #144]	; (80038f8 <can_set_filter+0xa4>)
 8003866:	6013      	str	r3, [r2, #0]
    // add the top 5 bits of the extended ID
    filter.FilterIdHigh += (id >> 24) & 0xFFFF;
 8003868:	4b23      	ldr	r3, [pc, #140]	; (80038f8 <can_set_filter+0xa4>)
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	0e1b      	lsrs	r3, r3, #24
 8003870:	4413      	add	r3, r2
 8003872:	4a21      	ldr	r2, [pc, #132]	; (80038f8 <can_set_filter+0xa4>)
 8003874:	6013      	str	r3, [r2, #0]
    // set the low part to the remaining extended ID bits
    filter.FilterIdLow += ((id & 0x1FFFF800) << 3);
 8003876:	4b20      	ldr	r3, [pc, #128]	; (80038f8 <can_set_filter+0xa4>)
 8003878:	685a      	ldr	r2, [r3, #4]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	00db      	lsls	r3, r3, #3
 800387e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003882:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003886:	4413      	add	r3, r2
 8003888:	4a1b      	ldr	r2, [pc, #108]	; (80038f8 <can_set_filter+0xa4>)
 800388a:	6053      	str	r3, [r2, #4]

    // set the standard ID part
    filter.FilterMaskIdHigh = (mask & 0x7FF) << 5;
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	015b      	lsls	r3, r3, #5
 8003890:	b29b      	uxth	r3, r3
 8003892:	4a19      	ldr	r2, [pc, #100]	; (80038f8 <can_set_filter+0xa4>)
 8003894:	6093      	str	r3, [r2, #8]
    // add the top 5 bits of the extended ID
    filter.FilterMaskIdHigh += (mask >> 24) & 0xFFFF;
 8003896:	4b18      	ldr	r3, [pc, #96]	; (80038f8 <can_set_filter+0xa4>)
 8003898:	689a      	ldr	r2, [r3, #8]
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	0e1b      	lsrs	r3, r3, #24
 800389e:	4413      	add	r3, r2
 80038a0:	4a15      	ldr	r2, [pc, #84]	; (80038f8 <can_set_filter+0xa4>)
 80038a2:	6093      	str	r3, [r2, #8]
    // set the low part to the remaining extended ID bits
    filter.FilterMaskIdLow += ((mask & 0x1FFFF800) << 3);
 80038a4:	4b14      	ldr	r3, [pc, #80]	; (80038f8 <can_set_filter+0xa4>)
 80038a6:	68da      	ldr	r2, [r3, #12]
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	00db      	lsls	r3, r3, #3
 80038ac:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80038b0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80038b4:	4413      	add	r3, r2
 80038b6:	4a10      	ldr	r2, [pc, #64]	; (80038f8 <can_set_filter+0xa4>)
 80038b8:	60d3      	str	r3, [r2, #12]

    filter.FilterMode = CAN_FILTERMODE_IDMASK;
 80038ba:	4b0f      	ldr	r3, [pc, #60]	; (80038f8 <can_set_filter+0xa4>)
 80038bc:	2200      	movs	r2, #0
 80038be:	619a      	str	r2, [r3, #24]
    filter.FilterScale = CAN_FILTERSCALE_32BIT;
 80038c0:	4b0d      	ldr	r3, [pc, #52]	; (80038f8 <can_set_filter+0xa4>)
 80038c2:	2201      	movs	r2, #1
 80038c4:	61da      	str	r2, [r3, #28]
    filter.FilterBank = 0;
 80038c6:	4b0c      	ldr	r3, [pc, #48]	; (80038f8 <can_set_filter+0xa4>)
 80038c8:	2200      	movs	r2, #0
 80038ca:	615a      	str	r2, [r3, #20]
    filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80038cc:	4b0a      	ldr	r3, [pc, #40]	; (80038f8 <can_set_filter+0xa4>)
 80038ce:	2200      	movs	r2, #0
 80038d0:	611a      	str	r2, [r3, #16]
    filter.SlaveStartFilterBank = 0;
 80038d2:	4b09      	ldr	r3, [pc, #36]	; (80038f8 <can_set_filter+0xa4>)
 80038d4:	2200      	movs	r2, #0
 80038d6:	625a      	str	r2, [r3, #36]	; 0x24
    filter.FilterActivation = ENABLE;
 80038d8:	4b07      	ldr	r3, [pc, #28]	; (80038f8 <can_set_filter+0xa4>)
 80038da:	2201      	movs	r2, #1
 80038dc:	621a      	str	r2, [r3, #32]

    if (bus_state == ON_BUS)
 80038de:	4b07      	ldr	r3, [pc, #28]	; (80038fc <can_set_filter+0xa8>)
 80038e0:	781b      	ldrb	r3, [r3, #0]
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d103      	bne.n	80038ee <can_set_filter+0x9a>
    {
        HAL_CAN_ConfigFilter(&hcan, &filter);
 80038e6:	4904      	ldr	r1, [pc, #16]	; (80038f8 <can_set_filter+0xa4>)
 80038e8:	4805      	ldr	r0, [pc, #20]	; (8003900 <can_set_filter+0xac>)
 80038ea:	f7fe fbbe 	bl	800206a <HAL_CAN_ConfigFilter>
    }
}
 80038ee:	bf00      	nop
 80038f0:	3708      	adds	r7, #8
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	bf00      	nop
 80038f8:	20000538 	.word	0x20000538
 80038fc:	20000564 	.word	0x20000564
 8003900:	200006c0 	.word	0x200006c0

08003904 <can_enable>:

void can_enable(void)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	af00      	add	r7, sp, #0
    if (bus_state == OFF_BUS)
 8003908:	4b28      	ldr	r3, [pc, #160]	; (80039ac <can_enable+0xa8>)
 800390a:	781b      	ldrb	r3, [r3, #0]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d148      	bne.n	80039a2 <can_enable+0x9e>
    {
        hcan.Init.Prescaler = prescaler;
 8003910:	4b27      	ldr	r3, [pc, #156]	; (80039b0 <can_enable+0xac>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a27      	ldr	r2, [pc, #156]	; (80039b4 <can_enable+0xb0>)
 8003916:	6053      	str	r3, [r2, #4]
        hcan.Init.Mode = CAN_MODE_NORMAL;
 8003918:	4b26      	ldr	r3, [pc, #152]	; (80039b4 <can_enable+0xb0>)
 800391a:	2200      	movs	r2, #0
 800391c:	609a      	str	r2, [r3, #8]
        hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800391e:	4b25      	ldr	r3, [pc, #148]	; (80039b4 <can_enable+0xb0>)
 8003920:	2200      	movs	r2, #0
 8003922:	60da      	str	r2, [r3, #12]
        hcan.Init.TimeSeg1 = CAN_BS1_4TQ;
 8003924:	4b23      	ldr	r3, [pc, #140]	; (80039b4 <can_enable+0xb0>)
 8003926:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800392a:	611a      	str	r2, [r3, #16]
        hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 800392c:	4b21      	ldr	r3, [pc, #132]	; (80039b4 <can_enable+0xb0>)
 800392e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003932:	615a      	str	r2, [r3, #20]
        hcan.Init.TimeTriggeredMode = DISABLE;
 8003934:	4b1f      	ldr	r3, [pc, #124]	; (80039b4 <can_enable+0xb0>)
 8003936:	2200      	movs	r2, #0
 8003938:	761a      	strb	r2, [r3, #24]
        hcan.Init.AutoBusOff = DISABLE;
 800393a:	4b1e      	ldr	r3, [pc, #120]	; (80039b4 <can_enable+0xb0>)
 800393c:	2200      	movs	r2, #0
 800393e:	765a      	strb	r2, [r3, #25]
        hcan.Init.AutoWakeUp = DISABLE;
 8003940:	4b1c      	ldr	r3, [pc, #112]	; (80039b4 <can_enable+0xb0>)
 8003942:	2200      	movs	r2, #0
 8003944:	769a      	strb	r2, [r3, #26]
        hcan.Init.AutoRetransmission = ENABLE;
 8003946:	4b1b      	ldr	r3, [pc, #108]	; (80039b4 <can_enable+0xb0>)
 8003948:	2201      	movs	r2, #1
 800394a:	76da      	strb	r2, [r3, #27]
        hcan.Init.ReceiveFifoLocked = DISABLE;
 800394c:	4b19      	ldr	r3, [pc, #100]	; (80039b4 <can_enable+0xb0>)
 800394e:	2200      	movs	r2, #0
 8003950:	771a      	strb	r2, [r3, #28]
        hcan.Init.TransmitFifoPriority = DISABLE;
 8003952:	4b18      	ldr	r3, [pc, #96]	; (80039b4 <can_enable+0xb0>)
 8003954:	2200      	movs	r2, #0
 8003956:	775a      	strb	r2, [r3, #29]
        //hcan.pTxMsg = NULL;
        HAL_CAN_Init(&hcan);
 8003958:	4816      	ldr	r0, [pc, #88]	; (80039b4 <can_enable+0xb0>)
 800395a:	f7fe fb0b 	bl	8001f74 <HAL_CAN_Init>
        bus_state = ON_BUS;
 800395e:	4b13      	ldr	r3, [pc, #76]	; (80039ac <can_enable+0xa8>)
 8003960:	2201      	movs	r2, #1
 8003962:	701a      	strb	r2, [r3, #0]
        can_set_filter(0, 0);
 8003964:	2100      	movs	r1, #0
 8003966:	2000      	movs	r0, #0
 8003968:	f7ff ff74 	bl	8003854 <can_set_filter>



        /* Start the CAN peripheral */
        if (HAL_CAN_Start(&hcan) != HAL_OK)
 800396c:	4811      	ldr	r0, [pc, #68]	; (80039b4 <can_enable+0xb0>)
 800396e:	f7fe fbe8 	bl	8002142 <HAL_CAN_Start>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	bf14      	ite	ne
 8003978:	2301      	movne	r3, #1
 800397a:	2300      	moveq	r3, #0
 800397c:	b2db      	uxtb	r3, r3
 800397e:	2b00      	cmp	r3, #0
 8003980:	d001      	beq.n	8003986 <can_enable+0x82>
        {
          /* Start Error */
          Error_Handler();
 8003982:	f000 fc95 	bl	80042b0 <Error_Handler>
        }

        /* Activate CAN RX notification */
        if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8003986:	2102      	movs	r1, #2
 8003988:	480a      	ldr	r0, [pc, #40]	; (80039b4 <can_enable+0xb0>)
 800398a:	f7fe fc53 	bl	8002234 <HAL_CAN_ActivateNotification>
 800398e:	4603      	mov	r3, r0
 8003990:	2b00      	cmp	r3, #0
 8003992:	bf14      	ite	ne
 8003994:	2301      	movne	r3, #1
 8003996:	2300      	moveq	r3, #0
 8003998:	b2db      	uxtb	r3, r3
 800399a:	2b00      	cmp	r3, #0
 800399c:	d001      	beq.n	80039a2 <can_enable+0x9e>
        {
          /* Notification Error */
          Error_Handler();
 800399e:	f000 fc87 	bl	80042b0 <Error_Handler>
        }
    }

    GPIOB->BSRR = GPIO_BSRR_BS1;
 80039a2:	4b05      	ldr	r3, [pc, #20]	; (80039b8 <can_enable+0xb4>)
 80039a4:	2202      	movs	r2, #2
 80039a6:	611a      	str	r2, [r3, #16]
}
 80039a8:	bf00      	nop
 80039aa:	bd80      	pop	{r7, pc}
 80039ac:	20000564 	.word	0x20000564
 80039b0:	20000560 	.word	0x20000560
 80039b4:	200006c0 	.word	0x200006c0
 80039b8:	40010c00 	.word	0x40010c00

080039bc <can_set_bitrate>:
    GPIOB->BSRR = GPIO_BSRR_BR1;
    GPIOC->BSRR = GPIO_BSRR_BR13;
}

void can_set_bitrate(enum can_bitrate bitrate)
{
 80039bc:	b480      	push	{r7}
 80039be:	b083      	sub	sp, #12
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	4603      	mov	r3, r0
 80039c4:	71fb      	strb	r3, [r7, #7]
    if (bus_state == ON_BUS)
 80039c6:	4b24      	ldr	r3, [pc, #144]	; (8003a58 <can_set_bitrate+0x9c>)
 80039c8:	781b      	ldrb	r3, [r3, #0]
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d03e      	beq.n	8003a4c <can_set_bitrate+0x90>
    {
        // cannot set bitrate while on bus
        return;
    }

    switch (bitrate)
 80039ce:	79fb      	ldrb	r3, [r7, #7]
 80039d0:	2b08      	cmp	r3, #8
 80039d2:	d83c      	bhi.n	8003a4e <can_set_bitrate+0x92>
 80039d4:	a201      	add	r2, pc, #4	; (adr r2, 80039dc <can_set_bitrate+0x20>)
 80039d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039da:	bf00      	nop
 80039dc:	08003a01 	.word	0x08003a01
 80039e0:	08003a0b 	.word	0x08003a0b
 80039e4:	08003a13 	.word	0x08003a13
 80039e8:	08003a1b 	.word	0x08003a1b
 80039ec:	08003a23 	.word	0x08003a23
 80039f0:	08003a2b 	.word	0x08003a2b
 80039f4:	08003a33 	.word	0x08003a33
 80039f8:	08003a3b 	.word	0x08003a3b
 80039fc:	08003a43 	.word	0x08003a43
    {
        case CAN_BITRATE_10K:
            prescaler = 450;
 8003a00:	4b16      	ldr	r3, [pc, #88]	; (8003a5c <can_set_bitrate+0xa0>)
 8003a02:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
 8003a06:	601a      	str	r2, [r3, #0]
            break;
 8003a08:	e021      	b.n	8003a4e <can_set_bitrate+0x92>
        case CAN_BITRATE_20K:
            prescaler = 225;
 8003a0a:	4b14      	ldr	r3, [pc, #80]	; (8003a5c <can_set_bitrate+0xa0>)
 8003a0c:	22e1      	movs	r2, #225	; 0xe1
 8003a0e:	601a      	str	r2, [r3, #0]
            break;
 8003a10:	e01d      	b.n	8003a4e <can_set_bitrate+0x92>
        case CAN_BITRATE_50K:
            prescaler = 90;
 8003a12:	4b12      	ldr	r3, [pc, #72]	; (8003a5c <can_set_bitrate+0xa0>)
 8003a14:	225a      	movs	r2, #90	; 0x5a
 8003a16:	601a      	str	r2, [r3, #0]
            break;
 8003a18:	e019      	b.n	8003a4e <can_set_bitrate+0x92>
        case CAN_BITRATE_100K:
            prescaler = 45;
 8003a1a:	4b10      	ldr	r3, [pc, #64]	; (8003a5c <can_set_bitrate+0xa0>)
 8003a1c:	222d      	movs	r2, #45	; 0x2d
 8003a1e:	601a      	str	r2, [r3, #0]
            break;
 8003a20:	e015      	b.n	8003a4e <can_set_bitrate+0x92>
        case CAN_BITRATE_125K:
            prescaler = 36;
 8003a22:	4b0e      	ldr	r3, [pc, #56]	; (8003a5c <can_set_bitrate+0xa0>)
 8003a24:	2224      	movs	r2, #36	; 0x24
 8003a26:	601a      	str	r2, [r3, #0]
            break;
 8003a28:	e011      	b.n	8003a4e <can_set_bitrate+0x92>
        case CAN_BITRATE_250K:
            prescaler = 18;
 8003a2a:	4b0c      	ldr	r3, [pc, #48]	; (8003a5c <can_set_bitrate+0xa0>)
 8003a2c:	2212      	movs	r2, #18
 8003a2e:	601a      	str	r2, [r3, #0]
            break;
 8003a30:	e00d      	b.n	8003a4e <can_set_bitrate+0x92>
        case CAN_BITRATE_500K:
            prescaler = 9;
 8003a32:	4b0a      	ldr	r3, [pc, #40]	; (8003a5c <can_set_bitrate+0xa0>)
 8003a34:	2209      	movs	r2, #9
 8003a36:	601a      	str	r2, [r3, #0]
            break;
 8003a38:	e009      	b.n	8003a4e <can_set_bitrate+0x92>
        case CAN_BITRATE_750K:
            prescaler = 6;
 8003a3a:	4b08      	ldr	r3, [pc, #32]	; (8003a5c <can_set_bitrate+0xa0>)
 8003a3c:	2206      	movs	r2, #6
 8003a3e:	601a      	str	r2, [r3, #0]
            break;
 8003a40:	e005      	b.n	8003a4e <can_set_bitrate+0x92>
        case CAN_BITRATE_1000K:
            prescaler = 4;
 8003a42:	4b06      	ldr	r3, [pc, #24]	; (8003a5c <can_set_bitrate+0xa0>)
 8003a44:	2204      	movs	r2, #4
 8003a46:	601a      	str	r2, [r3, #0]
            break;
 8003a48:	bf00      	nop
 8003a4a:	e000      	b.n	8003a4e <can_set_bitrate+0x92>
        return;
 8003a4c:	bf00      	nop
    }
}
 8003a4e:	370c      	adds	r7, #12
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bc80      	pop	{r7}
 8003a54:	4770      	bx	lr
 8003a56:	bf00      	nop
 8003a58:	20000564 	.word	0x20000564
 8003a5c:	20000560 	.word	0x20000560

08003a60 <can_set_silent>:

void can_set_silent(uint8_t silent)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b083      	sub	sp, #12
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	4603      	mov	r3, r0
 8003a68:	71fb      	strb	r3, [r7, #7]
    if (bus_state == ON_BUS)
 8003a6a:	4b0a      	ldr	r3, [pc, #40]	; (8003a94 <can_set_silent+0x34>)
 8003a6c:	781b      	ldrb	r3, [r3, #0]
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	d00b      	beq.n	8003a8a <can_set_silent+0x2a>
    {
        // cannot set silent mode while on bus
        return;
    }
    if (silent)
 8003a72:	79fb      	ldrb	r3, [r7, #7]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d004      	beq.n	8003a82 <can_set_silent+0x22>
    {
        hcan.Init.Mode = CAN_MODE_SILENT;
 8003a78:	4b07      	ldr	r3, [pc, #28]	; (8003a98 <can_set_silent+0x38>)
 8003a7a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003a7e:	609a      	str	r2, [r3, #8]
 8003a80:	e004      	b.n	8003a8c <can_set_silent+0x2c>
    }
    else
    {
        hcan.Init.Mode = CAN_MODE_NORMAL;
 8003a82:	4b05      	ldr	r3, [pc, #20]	; (8003a98 <can_set_silent+0x38>)
 8003a84:	2200      	movs	r2, #0
 8003a86:	609a      	str	r2, [r3, #8]
 8003a88:	e000      	b.n	8003a8c <can_set_silent+0x2c>
        return;
 8003a8a:	bf00      	nop
    }
}
 8003a8c:	370c      	adds	r7, #12
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bc80      	pop	{r7}
 8003a92:	4770      	bx	lr
 8003a94:	20000564 	.word	0x20000564
 8003a98:	200006c0 	.word	0x200006c0

08003a9c <can_tx>:

uint32_t can_tx(CAN_TxHeaderTypeDef *tx_header, uint8_t (&buf)[CAN_MTU])
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b084      	sub	sp, #16
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
 8003aa4:	6039      	str	r1, [r7, #0]
    // transmit can frame
    //hcan.pTxMsg = tx_msg;
    //status = HAL_CAN_Transmit(&hcan, timeout);

    uint32_t tx_mailbox;
    status = HAL_CAN_AddTxMessage(&hcan, tx_header, buf, &tx_mailbox);
 8003aa6:	f107 0308 	add.w	r3, r7, #8
 8003aaa:	683a      	ldr	r2, [r7, #0]
 8003aac:	6879      	ldr	r1, [r7, #4]
 8003aae:	4806      	ldr	r0, [pc, #24]	; (8003ac8 <can_tx+0x2c>)
 8003ab0:	f7fe fb72 	bl	8002198 <HAL_CAN_AddTxMessage>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	60fb      	str	r3, [r7, #12]

//    GPIOC->BSRR=GPIO_BSRR_BS13;
//    GPIOC->BSRR=GPIO_BSRR_BR13;

    led_on();
 8003ab8:	f000 f808 	bl	8003acc <led_on>
    return status;
 8003abc:	68fb      	ldr	r3, [r7, #12]
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3710      	adds	r7, #16
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	200006c0 	.word	0x200006c0

08003acc <led_on>:
static uint32_t led_laston = 0;
static uint32_t led_lastoff = 0;

// Attempt to turn on status LED
void led_on(void)
{
 8003acc:	b510      	push	{r4, lr}
	// Make sure the LED has been off for at least LED_DURATION before turning on again
	// This prevents a solid status LED on a busy canbus
	if(led_laston == 0 && HAL_GetTick() - led_lastoff > LED_DURATION)
 8003ace:	4c09      	ldr	r4, [pc, #36]	; (8003af4 <led_on+0x28>)
 8003ad0:	6823      	ldr	r3, [r4, #0]
 8003ad2:	b96b      	cbnz	r3, 8003af0 <led_on+0x24>
 8003ad4:	f7fe fa36 	bl	8001f44 <HAL_GetTick>
 8003ad8:	4b07      	ldr	r3, [pc, #28]	; (8003af8 <led_on+0x2c>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	1ac0      	subs	r0, r0, r3
 8003ade:	280a      	cmp	r0, #10
 8003ae0:	d906      	bls.n	8003af0 <led_on+0x24>
	{
	    GPIOC->BSRR = GPIO_BSRR_BS13;
 8003ae2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003ae6:	4b05      	ldr	r3, [pc, #20]	; (8003afc <led_on+0x30>)
 8003ae8:	611a      	str	r2, [r3, #16]
		led_laston = HAL_GetTick();
 8003aea:	f7fe fa2b 	bl	8001f44 <HAL_GetTick>
 8003aee:	6020      	str	r0, [r4, #0]
 8003af0:	bd10      	pop	{r4, pc}
 8003af2:	bf00      	nop
 8003af4:	20000758 	.word	0x20000758
 8003af8:	20000754 	.word	0x20000754
 8003afc:	40011000 	.word	0x40011000

08003b00 <led_process>:
}


// Process time-based LED events
void led_process(void)
{
 8003b00:	b510      	push	{r4, lr}
	// If LED has been on for long enough, turn it off
	if(led_laston > 0 && HAL_GetTick() - led_laston > LED_DURATION)
 8003b02:	4c0a      	ldr	r4, [pc, #40]	; (8003b2c <led_process+0x2c>)
 8003b04:	6823      	ldr	r3, [r4, #0]
 8003b06:	b17b      	cbz	r3, 8003b28 <led_process+0x28>
 8003b08:	f7fe fa1c 	bl	8001f44 <HAL_GetTick>
 8003b0c:	6823      	ldr	r3, [r4, #0]
 8003b0e:	1ac0      	subs	r0, r0, r3
 8003b10:	280a      	cmp	r0, #10
 8003b12:	d909      	bls.n	8003b28 <led_process+0x28>
	{
        GPIOC->BSRR = GPIO_BSRR_BR13;
 8003b14:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8003b18:	4b05      	ldr	r3, [pc, #20]	; (8003b30 <led_process+0x30>)
 8003b1a:	611a      	str	r2, [r3, #16]
		led_laston = 0;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	6023      	str	r3, [r4, #0]
		led_lastoff = HAL_GetTick();
 8003b20:	f7fe fa10 	bl	8001f44 <HAL_GetTick>
 8003b24:	4b03      	ldr	r3, [pc, #12]	; (8003b34 <led_process+0x34>)
 8003b26:	6018      	str	r0, [r3, #0]
 8003b28:	bd10      	pop	{r4, pc}
 8003b2a:	bf00      	nop
 8003b2c:	20000758 	.word	0x20000758
 8003b30:	40011000 	.word	0x40011000
 8003b34:	20000754 	.word	0x20000754

08003b38 <NVIC_SetPriority>:
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b083      	sub	sp, #12
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	4603      	mov	r3, r0
 8003b40:	6039      	str	r1, [r7, #0]
 8003b42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8003b44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	da0c      	bge.n	8003b66 <NVIC_SetPriority+0x2e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b4c:	490e      	ldr	r1, [pc, #56]	; (8003b88 <NVIC_SetPriority+0x50>)
 8003b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b52:	f003 030f 	and.w	r3, r3, #15
 8003b56:	3b04      	subs	r3, #4
 8003b58:	683a      	ldr	r2, [r7, #0]
 8003b5a:	b2d2      	uxtb	r2, r2
 8003b5c:	0112      	lsls	r2, r2, #4
 8003b5e:	b2d2      	uxtb	r2, r2
 8003b60:	440b      	add	r3, r1
 8003b62:	761a      	strb	r2, [r3, #24]
}
 8003b64:	e00b      	b.n	8003b7e <NVIC_SetPriority+0x46>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b66:	4a09      	ldr	r2, [pc, #36]	; (8003b8c <NVIC_SetPriority+0x54>)
 8003b68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	011b      	lsls	r3, r3, #4
 8003b74:	b2d9      	uxtb	r1, r3
 8003b76:	1813      	adds	r3, r2, r0
 8003b78:	460a      	mov	r2, r1
 8003b7a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003b7e:	bf00      	nop
 8003b80:	370c      	adds	r7, #12
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bc80      	pop	{r7}
 8003b86:	4770      	bx	lr
 8003b88:	e000ed00 	.word	0xe000ed00
 8003b8c:	e000e100 	.word	0xe000e100

08003b90 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b082      	sub	sp, #8
 8003b94:	af00      	add	r7, sp, #0

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */

	HAL_Init();
 8003b96:	f7fe f9b7 	bl	8001f08 <HAL_Init>

	/* USER CODE BEGIN Init */
	MX_GPIO_Init();
 8003b9a:	f000 fb1b 	bl	80041d4 <_ZL12MX_GPIO_Initv>
	MX_TIM2_Init();
 8003b9e:	f000 fa8f 	bl	80040c0 <_ZL12MX_TIM2_Initv>
	MX_TIM3_Init();
 8003ba2:	f000 fa2f 	bl	8004004 <_ZL12MX_TIM3_Initv>
	MX_TIM4_Init();
 8003ba6:	f000 f9cf 	bl	8003f48 <_ZL12MX_TIM4_Initv>
	MX_CAN_Init(); //
 8003baa:	f000 f955 	bl	8003e58 <_ZL11MX_CAN_Initv>
	MX_SPI2_Init();
 8003bae:	f000 f98f 	bl	8003ed0 <_ZL12MX_SPI2_Initv>
	MX_USART1_UART_Init(); //
 8003bb2:	f000 fae1 	bl	8004178 <_ZL19MX_USART1_UART_Initv>
	// CAN
	can_init();
 8003bb6:	f7ff fe35 	bl	8003824 <can_init>

	/* USER CODE END Init */

	/* Configure the system clock */
	NVIC_SetPriority(SysTick_IRQn, 1); //HAL_Delaysystick
 8003bba:	2101      	movs	r1, #1
 8003bbc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003bc0:	f7ff ffba 	bl	8003b38 <NVIC_SetPriority>
	SystemClock_Config();
 8003bc4:	f000 f8f8 	bl	8003db8 <_Z18SystemClock_Configv>
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */

	/* USER CODE BEGIN 2 */
	SPI2->CR1 |= SPI_CR1_SPE;
 8003bc8:	4a1d      	ldr	r2, [pc, #116]	; (8003c40 <main+0xb0>)
 8003bca:	4b1d      	ldr	r3, [pc, #116]	; (8003c40 <main+0xb0>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003bd2:	6013      	str	r3, [r2, #0]
	HAL_TIM_Base_Start_IT(&htim2); //
 8003bd4:	481b      	ldr	r0, [pc, #108]	; (8003c44 <main+0xb4>)
 8003bd6:	f7fe ffaa 	bl	8002b2e <HAL_TIM_Base_Start_IT>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL); //
 8003bda:	2118      	movs	r1, #24
 8003bdc:	481a      	ldr	r0, [pc, #104]	; (8003c48 <main+0xb8>)
 8003bde:	f7fe ffb1 	bl	8002b44 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8003be2:	2118      	movs	r1, #24
 8003be4:	4819      	ldr	r0, [pc, #100]	; (8003c4c <main+0xbc>)
 8003be6:	f7fe ffad 	bl	8002b44 <HAL_TIM_Encoder_Start>

	//CAN
	can_set_bitrate(CAN_BITRATE_500K);
 8003bea:	2006      	movs	r0, #6
 8003bec:	f7ff fee6 	bl	80039bc <can_set_bitrate>
//	HAL_Delay(250);
//
//	GPIOC->BSRR = GPIO_BSRR_BR13;
//	GPIOB->BSRR = GPIO_BSRR_BS0 | GPIO_BSRR_BR1 | GPIO_BSRR_BR2;

	bool r = odom->Initialize(); //
 8003bf0:	4b17      	ldr	r3, [pc, #92]	; (8003c50 <main+0xc0>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f7ff fdfb 	bl	80037f0 <_ZN8Odometry10InitializeEv>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	71fb      	strb	r3, [r7, #7]
	if (!r) {
 8003bfe:	79fb      	ldrb	r3, [r7, #7]
 8003c00:	f083 0301 	eor.w	r3, r3, #1
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d00e      	beq.n	8003c28 <main+0x98>
		while (1) {
			HAL_Delay(100);
 8003c0a:	2064      	movs	r0, #100	; 0x64
 8003c0c:	f7fe f9a0 	bl	8001f50 <HAL_Delay>
			GPIOB->BSRR = GPIO_BSRR_BR9;
 8003c10:	4b10      	ldr	r3, [pc, #64]	; (8003c54 <main+0xc4>)
 8003c12:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003c16:	611a      	str	r2, [r3, #16]
			HAL_Delay(100);
 8003c18:	2064      	movs	r0, #100	; 0x64
 8003c1a:	f7fe f999 	bl	8001f50 <HAL_Delay>
			GPIOB->BSRR = GPIO_BSRR_BS9;
 8003c1e:	4b0d      	ldr	r3, [pc, #52]	; (8003c54 <main+0xc4>)
 8003c20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c24:	611a      	str	r2, [r3, #16]
			HAL_Delay(100);
 8003c26:	e7f0      	b.n	8003c0a <main+0x7a>
		}
	}

	can_enable(); //CAN
 8003c28:	f7ff fe6c 	bl	8003904 <can_enable>

	HAL_NVIC_EnableIRQ (TIM2_IRQn); // odom->Initialize 
 8003c2c:	201c      	movs	r0, #28
 8003c2e:	f7fe fb59 	bl	80022e4 <HAL_NVIC_EnableIRQ>

	CANtxinit();
 8003c32:	f000 f885 	bl	8003d40 <_ZL9CANtxinitv>
		 sprintf(kakudo,"%1.2f\n\r",odom->yaw);
		 HAL_UART_Transmit_IT(&huart1,(uint8_t *)kakudo,7);
		 HAL_Delay(100);
		 */

		can_set_silent(0); //
 8003c36:	2000      	movs	r0, #0
 8003c38:	f7ff ff12 	bl	8003a60 <can_set_silent>
 8003c3c:	e7fb      	b.n	8003c36 <main+0xa6>
 8003c3e:	bf00      	nop
 8003c40:	40003800 	.word	0x40003800
 8003c44:	200005c0 	.word	0x200005c0
 8003c48:	20000600 	.word	0x20000600
 8003c4c:	20000640 	.word	0x20000640
 8003c50:	20000730 	.word	0x20000730
 8003c54:	40010c00 	.word	0x40010c00

08003c58 <TIM2_IRQHandler>:
		/* USER CODE BEGIN 3 */
	}
}

extern "C" void TIM2_IRQHandler(void) //200
		{
 8003c58:	b598      	push	{r3, r4, r7, lr}
 8003c5a:	af00      	add	r7, sp, #0
	if (TIM2->SR & TIM_SR_UIF) {
 8003c5c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003c60:	691b      	ldr	r3, [r3, #16]
 8003c62:	f003 0301 	and.w	r3, r3, #1
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	bf14      	ite	ne
 8003c6a:	2301      	movne	r3, #1
 8003c6c:	2300      	moveq	r3, #0
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d00c      	beq.n	8003c8e <TIM2_IRQHandler+0x36>
		odom->Sample();
 8003c74:	4b2b      	ldr	r3, [pc, #172]	; (8003d24 <TIM2_IRQHandler+0xcc>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f7ff fdc5 	bl	8003808 <_ZN8Odometry6SampleEv>

		TIM2->SR &= ~TIM_SR_UIF;
 8003c7e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003c82:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003c86:	691b      	ldr	r3, [r3, #16]
 8003c88:	f023 0301 	bic.w	r3, r3, #1
 8003c8c:	6113      	str	r3, [r2, #16]
	}
	can_pack(tx_payload_x, (double) odom->x);
 8003c8e:	4b25      	ldr	r3, [pc, #148]	; (8003d24 <TIM2_IRQHandler+0xcc>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	4618      	mov	r0, r3
 8003c96:	f7fc fbc7 	bl	8000428 <__aeabi_f2d>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	460c      	mov	r4, r1
 8003c9e:	461a      	mov	r2, r3
 8003ca0:	4623      	mov	r3, r4
 8003ca2:	4821      	ldr	r0, [pc, #132]	; (8003d28 <TIM2_IRQHandler+0xd0>)
 8003ca4:	f000 fb0a 	bl	80042bc <_Z8can_packIdEvRA8_hT_>
	can_pack(tx_payload_y, (double) odom->y);
 8003ca8:	4b1e      	ldr	r3, [pc, #120]	; (8003d24 <TIM2_IRQHandler+0xcc>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	68db      	ldr	r3, [r3, #12]
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f7fc fbba 	bl	8000428 <__aeabi_f2d>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	460c      	mov	r4, r1
 8003cb8:	461a      	mov	r2, r3
 8003cba:	4623      	mov	r3, r4
 8003cbc:	481b      	ldr	r0, [pc, #108]	; (8003d2c <TIM2_IRQHandler+0xd4>)
 8003cbe:	f000 fafd 	bl	80042bc <_Z8can_packIdEvRA8_hT_>
	can_pack(tx_payload_yaw, (double) odom->yaw);
 8003cc2:	4b18      	ldr	r3, [pc, #96]	; (8003d24 <TIM2_IRQHandler+0xcc>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	691b      	ldr	r3, [r3, #16]
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f7fc fbad 	bl	8000428 <__aeabi_f2d>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	460c      	mov	r4, r1
 8003cd2:	461a      	mov	r2, r3
 8003cd4:	4623      	mov	r3, r4
 8003cd6:	4816      	ldr	r0, [pc, #88]	; (8003d30 <TIM2_IRQHandler+0xd8>)
 8003cd8:	f000 faf0 	bl	80042bc <_Z8can_packIdEvRA8_hT_>

	can_tx(&tx_header_x, tx_payload_x); //can pack  tx_payload //can_txled_onLED
 8003cdc:	4912      	ldr	r1, [pc, #72]	; (8003d28 <TIM2_IRQHandler+0xd0>)
 8003cde:	4815      	ldr	r0, [pc, #84]	; (8003d34 <TIM2_IRQHandler+0xdc>)
 8003ce0:	f7ff fedc 	bl	8003a9c <can_tx>
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 8003ce4:	bf00      	nop
 8003ce6:	bf00      	nop
 8003ce8:	bf00      	nop
 8003cea:	bf00      	nop
 8003cec:	bf00      	nop
 8003cee:	bf00      	nop
 8003cf0:	bf00      	nop
 8003cf2:	bf00      	nop
 8003cf4:	bf00      	nop
 8003cf6:	bf00      	nop
	can_tx(&tx_header_y, tx_payload_y);
 8003cf8:	490c      	ldr	r1, [pc, #48]	; (8003d2c <TIM2_IRQHandler+0xd4>)
 8003cfa:	480f      	ldr	r0, [pc, #60]	; (8003d38 <TIM2_IRQHandler+0xe0>)
 8003cfc:	f7ff fece 	bl	8003a9c <can_tx>
	asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");asm("NOP");
 8003d00:	bf00      	nop
 8003d02:	bf00      	nop
 8003d04:	bf00      	nop
 8003d06:	bf00      	nop
 8003d08:	bf00      	nop
 8003d0a:	bf00      	nop
 8003d0c:	bf00      	nop
 8003d0e:	bf00      	nop
 8003d10:	bf00      	nop
 8003d12:	bf00      	nop
	can_tx(&tx_header_yaw, tx_payload_yaw);
 8003d14:	4906      	ldr	r1, [pc, #24]	; (8003d30 <TIM2_IRQHandler+0xd8>)
 8003d16:	4809      	ldr	r0, [pc, #36]	; (8003d3c <TIM2_IRQHandler+0xe4>)
 8003d18:	f7ff fec0 	bl	8003a9c <can_tx>
	led_process();
 8003d1c:	f7ff fef0 	bl	8003b00 <led_process>
}
 8003d20:	bf00      	nop
 8003d22:	bd98      	pop	{r3, r4, r7, pc}
 8003d24:	20000730 	.word	0x20000730
 8003d28:	2000073c 	.word	0x2000073c
 8003d2c:	20000744 	.word	0x20000744
 8003d30:	2000074c 	.word	0x2000074c
 8003d34:	200006e8 	.word	0x200006e8
 8003d38:	20000700 	.word	0x20000700
 8003d3c:	20000718 	.word	0x20000718

08003d40 <_ZL9CANtxinitv>:

void CANtxinit (void) {
 8003d40:	b480      	push	{r7}
 8003d42:	af00      	add	r7, sp, #0

	tx_header_x.RTR = CAN_RTR_DATA;
 8003d44:	4b19      	ldr	r3, [pc, #100]	; (8003dac <_ZL9CANtxinitv+0x6c>)
 8003d46:	2200      	movs	r2, #0
 8003d48:	60da      	str	r2, [r3, #12]
	tx_header_x.IDE = CAN_ID_STD;
 8003d4a:	4b18      	ldr	r3, [pc, #96]	; (8003dac <_ZL9CANtxinitv+0x6c>)
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	609a      	str	r2, [r3, #8]
	tx_header_x.StdId = 0x205; //ID
 8003d50:	4b16      	ldr	r3, [pc, #88]	; (8003dac <_ZL9CANtxinitv+0x6c>)
 8003d52:	f240 2205 	movw	r2, #517	; 0x205
 8003d56:	601a      	str	r2, [r3, #0]
	tx_header_x.ExtId = 0; //0 
 8003d58:	4b14      	ldr	r3, [pc, #80]	; (8003dac <_ZL9CANtxinitv+0x6c>)
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	605a      	str	r2, [r3, #4]
	tx_header_x.DLC = 8;
 8003d5e:	4b13      	ldr	r3, [pc, #76]	; (8003dac <_ZL9CANtxinitv+0x6c>)
 8003d60:	2208      	movs	r2, #8
 8003d62:	611a      	str	r2, [r3, #16]
	tx_header_y.RTR = CAN_RTR_DATA;
 8003d64:	4b12      	ldr	r3, [pc, #72]	; (8003db0 <_ZL9CANtxinitv+0x70>)
 8003d66:	2200      	movs	r2, #0
 8003d68:	60da      	str	r2, [r3, #12]
	tx_header_y.IDE = CAN_ID_STD;
 8003d6a:	4b11      	ldr	r3, [pc, #68]	; (8003db0 <_ZL9CANtxinitv+0x70>)
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	609a      	str	r2, [r3, #8]
	tx_header_y.StdId = 0x206;
 8003d70:	4b0f      	ldr	r3, [pc, #60]	; (8003db0 <_ZL9CANtxinitv+0x70>)
 8003d72:	f240 2206 	movw	r2, #518	; 0x206
 8003d76:	601a      	str	r2, [r3, #0]
	tx_header_y.ExtId = 0;
 8003d78:	4b0d      	ldr	r3, [pc, #52]	; (8003db0 <_ZL9CANtxinitv+0x70>)
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	605a      	str	r2, [r3, #4]
	tx_header_y.DLC = 8;
 8003d7e:	4b0c      	ldr	r3, [pc, #48]	; (8003db0 <_ZL9CANtxinitv+0x70>)
 8003d80:	2208      	movs	r2, #8
 8003d82:	611a      	str	r2, [r3, #16]
	tx_header_yaw.RTR = CAN_RTR_DATA;
 8003d84:	4b0b      	ldr	r3, [pc, #44]	; (8003db4 <_ZL9CANtxinitv+0x74>)
 8003d86:	2200      	movs	r2, #0
 8003d88:	60da      	str	r2, [r3, #12]
	tx_header_yaw.IDE = CAN_ID_STD;
 8003d8a:	4b0a      	ldr	r3, [pc, #40]	; (8003db4 <_ZL9CANtxinitv+0x74>)
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	609a      	str	r2, [r3, #8]
	tx_header_yaw.StdId = 0x207;
 8003d90:	4b08      	ldr	r3, [pc, #32]	; (8003db4 <_ZL9CANtxinitv+0x74>)
 8003d92:	f240 2207 	movw	r2, #519	; 0x207
 8003d96:	601a      	str	r2, [r3, #0]
	tx_header_yaw.ExtId = 0;
 8003d98:	4b06      	ldr	r3, [pc, #24]	; (8003db4 <_ZL9CANtxinitv+0x74>)
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	605a      	str	r2, [r3, #4]
	tx_header_yaw.DLC = 8;
 8003d9e:	4b05      	ldr	r3, [pc, #20]	; (8003db4 <_ZL9CANtxinitv+0x74>)
 8003da0:	2208      	movs	r2, #8
 8003da2:	611a      	str	r2, [r3, #16]
}
 8003da4:	bf00      	nop
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bc80      	pop	{r7}
 8003daa:	4770      	bx	lr
 8003dac:	200006e8 	.word	0x200006e8
 8003db0:	20000700 	.word	0x20000700
 8003db4:	20000718 	.word	0x20000718

08003db8 <_Z18SystemClock_Configv>:
/* USER CODE END 3 */
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b090      	sub	sp, #64	; 0x40
 8003dbc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8003dbe:	f107 0318 	add.w	r3, r7, #24
 8003dc2:	2228      	movs	r2, #40	; 0x28
 8003dc4:	2100      	movs	r1, #0
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f002 fa80 	bl	80062cc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8003dcc:	1d3b      	adds	r3, r7, #4
 8003dce:	2200      	movs	r2, #0
 8003dd0:	601a      	str	r2, [r3, #0]
 8003dd2:	605a      	str	r2, [r3, #4]
 8003dd4:	609a      	str	r2, [r3, #8]
 8003dd6:	60da      	str	r2, [r3, #12]
 8003dd8:	611a      	str	r2, [r3, #16]

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003dde:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003de2:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003de4:	2300      	movs	r3, #0
 8003de6:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003de8:	2301      	movs	r3, #1
 8003dea:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003dec:	2302      	movs	r3, #2
 8003dee:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003df0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003df4:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003df6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8003dfa:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003dfc:	f107 0318 	add.w	r3, r7, #24
 8003e00:	4618      	mov	r0, r3
 8003e02:	f7fe fbbf 	bl	8002584 <HAL_RCC_OscConfig>
 8003e06:	4603      	mov	r3, r0
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	bf14      	ite	ne
 8003e0c:	2301      	movne	r3, #1
 8003e0e:	2300      	moveq	r3, #0
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d001      	beq.n	8003e1a <_Z18SystemClock_Configv+0x62>
		Error_Handler();
 8003e16:	f000 fa4b 	bl	80042b0 <Error_Handler>
	}
	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8003e1a:	230f      	movs	r3, #15
 8003e1c:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003e1e:	2302      	movs	r3, #2
 8003e20:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003e22:	2300      	movs	r3, #0
 8003e24:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003e26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e2a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8003e30:	1d3b      	adds	r3, r7, #4
 8003e32:	2102      	movs	r1, #2
 8003e34:	4618      	mov	r0, r3
 8003e36:	f7fe fd6d 	bl	8002914 <HAL_RCC_ClockConfig>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	bf14      	ite	ne
 8003e40:	2301      	movne	r3, #1
 8003e42:	2300      	moveq	r3, #0
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d001      	beq.n	8003e4e <_Z18SystemClock_Configv+0x96>
		Error_Handler();
 8003e4a:	f000 fa31 	bl	80042b0 <Error_Handler>
	}
}
 8003e4e:	bf00      	nop
 8003e50:	3740      	adds	r7, #64	; 0x40
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}
	...

08003e58 <_ZL11MX_CAN_Initv>:
/**
 * @brief CAN Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN_Init(void) {
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	af00      	add	r7, sp, #0
	/* USER CODE END CAN_Init 0 */

	/* USER CODE BEGIN CAN_Init 1 */

	/* USER CODE END CAN_Init 1 */
	hcan.Instance = CAN1;
 8003e5c:	4b1a      	ldr	r3, [pc, #104]	; (8003ec8 <_ZL11MX_CAN_Initv+0x70>)
 8003e5e:	4a1b      	ldr	r2, [pc, #108]	; (8003ecc <_ZL11MX_CAN_Initv+0x74>)
 8003e60:	601a      	str	r2, [r3, #0]
	hcan.Init.Prescaler = 48;
 8003e62:	4b19      	ldr	r3, [pc, #100]	; (8003ec8 <_ZL11MX_CAN_Initv+0x70>)
 8003e64:	2230      	movs	r2, #48	; 0x30
 8003e66:	605a      	str	r2, [r3, #4]
	hcan.Init.Mode = CAN_MODE_NORMAL;
 8003e68:	4b17      	ldr	r3, [pc, #92]	; (8003ec8 <_ZL11MX_CAN_Initv+0x70>)
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	609a      	str	r2, [r3, #8]
	hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003e6e:	4b16      	ldr	r3, [pc, #88]	; (8003ec8 <_ZL11MX_CAN_Initv+0x70>)
 8003e70:	2200      	movs	r2, #0
 8003e72:	60da      	str	r2, [r3, #12]
	hcan.Init.TimeSeg1 = CAN_BS1_4TQ; //1->4
 8003e74:	4b14      	ldr	r3, [pc, #80]	; (8003ec8 <_ZL11MX_CAN_Initv+0x70>)
 8003e76:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003e7a:	611a      	str	r2, [r3, #16]
	hcan.Init.TimeSeg2 = CAN_BS2_3TQ; //1->3
 8003e7c:	4b12      	ldr	r3, [pc, #72]	; (8003ec8 <_ZL11MX_CAN_Initv+0x70>)
 8003e7e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003e82:	615a      	str	r2, [r3, #20]
	hcan.Init.TimeTriggeredMode = DISABLE;
 8003e84:	4b10      	ldr	r3, [pc, #64]	; (8003ec8 <_ZL11MX_CAN_Initv+0x70>)
 8003e86:	2200      	movs	r2, #0
 8003e88:	761a      	strb	r2, [r3, #24]
	hcan.Init.AutoBusOff = DISABLE;
 8003e8a:	4b0f      	ldr	r3, [pc, #60]	; (8003ec8 <_ZL11MX_CAN_Initv+0x70>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	765a      	strb	r2, [r3, #25]
	hcan.Init.AutoWakeUp = DISABLE;
 8003e90:	4b0d      	ldr	r3, [pc, #52]	; (8003ec8 <_ZL11MX_CAN_Initv+0x70>)
 8003e92:	2200      	movs	r2, #0
 8003e94:	769a      	strb	r2, [r3, #26]
	hcan.Init.AutoRetransmission = ENABLE; //DISABLE->ENABLE
 8003e96:	4b0c      	ldr	r3, [pc, #48]	; (8003ec8 <_ZL11MX_CAN_Initv+0x70>)
 8003e98:	2201      	movs	r2, #1
 8003e9a:	76da      	strb	r2, [r3, #27]
	hcan.Init.ReceiveFifoLocked = DISABLE;
 8003e9c:	4b0a      	ldr	r3, [pc, #40]	; (8003ec8 <_ZL11MX_CAN_Initv+0x70>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	771a      	strb	r2, [r3, #28]
	hcan.Init.TransmitFifoPriority = DISABLE;
 8003ea2:	4b09      	ldr	r3, [pc, #36]	; (8003ec8 <_ZL11MX_CAN_Initv+0x70>)
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan) != HAL_OK) {
 8003ea8:	4807      	ldr	r0, [pc, #28]	; (8003ec8 <_ZL11MX_CAN_Initv+0x70>)
 8003eaa:	f7fe f863 	bl	8001f74 <HAL_CAN_Init>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	bf14      	ite	ne
 8003eb4:	2301      	movne	r3, #1
 8003eb6:	2300      	moveq	r3, #0
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d001      	beq.n	8003ec2 <_ZL11MX_CAN_Initv+0x6a>
		Error_Handler();
 8003ebe:	f000 f9f7 	bl	80042b0 <Error_Handler>
	}

}
 8003ec2:	bf00      	nop
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	bf00      	nop
 8003ec8:	200006c0 	.word	0x200006c0
 8003ecc:	40006400 	.word	0x40006400

08003ed0 <_ZL12MX_SPI2_Initv>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8003ed4:	4b1a      	ldr	r3, [pc, #104]	; (8003f40 <_ZL12MX_SPI2_Initv+0x70>)
 8003ed6:	4a1b      	ldr	r2, [pc, #108]	; (8003f44 <_ZL12MX_SPI2_Initv+0x74>)
 8003ed8:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8003eda:	4b19      	ldr	r3, [pc, #100]	; (8003f40 <_ZL12MX_SPI2_Initv+0x70>)
 8003edc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003ee0:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003ee2:	4b17      	ldr	r3, [pc, #92]	; (8003f40 <_ZL12MX_SPI2_Initv+0x70>)
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003ee8:	4b15      	ldr	r3, [pc, #84]	; (8003f40 <_ZL12MX_SPI2_Initv+0x70>)
 8003eea:	2200      	movs	r2, #0
 8003eec:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003eee:	4b14      	ldr	r3, [pc, #80]	; (8003f40 <_ZL12MX_SPI2_Initv+0x70>)
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003ef4:	4b12      	ldr	r3, [pc, #72]	; (8003f40 <_ZL12MX_SPI2_Initv+0x70>)
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8003efa:	4b11      	ldr	r3, [pc, #68]	; (8003f40 <_ZL12MX_SPI2_Initv+0x70>)
 8003efc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f00:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8003f02:	4b0f      	ldr	r3, [pc, #60]	; (8003f40 <_ZL12MX_SPI2_Initv+0x70>)
 8003f04:	2228      	movs	r2, #40	; 0x28
 8003f06:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003f08:	4b0d      	ldr	r3, [pc, #52]	; (8003f40 <_ZL12MX_SPI2_Initv+0x70>)
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003f0e:	4b0c      	ldr	r3, [pc, #48]	; (8003f40 <_ZL12MX_SPI2_Initv+0x70>)
 8003f10:	2200      	movs	r2, #0
 8003f12:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f14:	4b0a      	ldr	r3, [pc, #40]	; (8003f40 <_ZL12MX_SPI2_Initv+0x70>)
 8003f16:	2200      	movs	r2, #0
 8003f18:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 7;
 8003f1a:	4b09      	ldr	r3, [pc, #36]	; (8003f40 <_ZL12MX_SPI2_Initv+0x70>)
 8003f1c:	2207      	movs	r2, #7
 8003f1e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 8003f20:	4807      	ldr	r0, [pc, #28]	; (8003f40 <_ZL12MX_SPI2_Initv+0x70>)
 8003f22:	f7fe fdc9 	bl	8002ab8 <HAL_SPI_Init>
 8003f26:	4603      	mov	r3, r0
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	bf14      	ite	ne
 8003f2c:	2301      	movne	r3, #1
 8003f2e:	2300      	moveq	r3, #0
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d001      	beq.n	8003f3a <_ZL12MX_SPI2_Initv+0x6a>
		Error_Handler();
 8003f36:	f000 f9bb 	bl	80042b0 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8003f3a:	bf00      	nop
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	bf00      	nop
 8003f40:	20000568 	.word	0x20000568
 8003f44:	40003800 	.word	0x40003800

08003f48 <_ZL12MX_TIM4_Initv>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b08c      	sub	sp, #48	; 0x30
 8003f4c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8003f4e:	f107 030c 	add.w	r3, r7, #12
 8003f52:	2224      	movs	r2, #36	; 0x24
 8003f54:	2100      	movs	r1, #0
 8003f56:	4618      	mov	r0, r3
 8003f58:	f002 f9b8 	bl	80062cc <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8003f5c:	1d3b      	adds	r3, r7, #4
 8003f5e:	2200      	movs	r2, #0
 8003f60:	601a      	str	r2, [r3, #0]
 8003f62:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8003f64:	4b25      	ldr	r3, [pc, #148]	; (8003ffc <_ZL12MX_TIM4_Initv+0xb4>)
 8003f66:	4a26      	ldr	r2, [pc, #152]	; (8004000 <_ZL12MX_TIM4_Initv+0xb8>)
 8003f68:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 0;
 8003f6a:	4b24      	ldr	r3, [pc, #144]	; (8003ffc <_ZL12MX_TIM4_Initv+0xb4>)
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f70:	4b22      	ldr	r3, [pc, #136]	; (8003ffc <_ZL12MX_TIM4_Initv+0xb4>)
 8003f72:	2200      	movs	r2, #0
 8003f74:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 0xffff;
 8003f76:	4b21      	ldr	r3, [pc, #132]	; (8003ffc <_ZL12MX_TIM4_Initv+0xb4>)
 8003f78:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003f7c:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f7e:	4b1f      	ldr	r3, [pc, #124]	; (8003ffc <_ZL12MX_TIM4_Initv+0xb4>)
 8003f80:	2200      	movs	r2, #0
 8003f82:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f84:	4b1d      	ldr	r3, [pc, #116]	; (8003ffc <_ZL12MX_TIM4_Initv+0xb4>)
 8003f86:	2200      	movs	r2, #0
 8003f88:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003f92:	2301      	movs	r3, #1
 8003f94:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003f96:	2300      	movs	r3, #0
 8003f98:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8003faa:	2300      	movs	r3, #0
 8003fac:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK) {
 8003fae:	f107 030c 	add.w	r3, r7, #12
 8003fb2:	4619      	mov	r1, r3
 8003fb4:	4811      	ldr	r0, [pc, #68]	; (8003ffc <_ZL12MX_TIM4_Initv+0xb4>)
 8003fb6:	f7fe fef3 	bl	8002da0 <HAL_TIM_Encoder_Init>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	bf14      	ite	ne
 8003fc0:	2301      	movne	r3, #1
 8003fc2:	2300      	moveq	r3, #0
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d001      	beq.n	8003fce <_ZL12MX_TIM4_Initv+0x86>
		Error_Handler();
 8003fca:	f000 f971 	bl	80042b0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8003fd6:	1d3b      	adds	r3, r7, #4
 8003fd8:	4619      	mov	r1, r3
 8003fda:	4808      	ldr	r0, [pc, #32]	; (8003ffc <_ZL12MX_TIM4_Initv+0xb4>)
 8003fdc:	f7fe ff29 	bl	8002e32 <HAL_TIMEx_MasterConfigSynchronization>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	bf14      	ite	ne
 8003fe6:	2301      	movne	r3, #1
 8003fe8:	2300      	moveq	r3, #0
 8003fea:	b2db      	uxtb	r3, r3
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d001      	beq.n	8003ff4 <_ZL12MX_TIM4_Initv+0xac>
			!= HAL_OK) {
		Error_Handler();
 8003ff0:	f000 f95e 	bl	80042b0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */

}
 8003ff4:	bf00      	nop
 8003ff6:	3730      	adds	r7, #48	; 0x30
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	20000640 	.word	0x20000640
 8004000:	40000800 	.word	0x40000800

08004004 <_ZL12MX_TIM3_Initv>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8004004:	b580      	push	{r7, lr}
 8004006:	b08c      	sub	sp, #48	; 0x30
 8004008:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 800400a:	f107 030c 	add.w	r3, r7, #12
 800400e:	2224      	movs	r2, #36	; 0x24
 8004010:	2100      	movs	r1, #0
 8004012:	4618      	mov	r0, r3
 8004014:	f002 f95a 	bl	80062cc <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004018:	1d3b      	adds	r3, r7, #4
 800401a:	2200      	movs	r2, #0
 800401c:	601a      	str	r2, [r3, #0]
 800401e:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8004020:	4b25      	ldr	r3, [pc, #148]	; (80040b8 <_ZL12MX_TIM3_Initv+0xb4>)
 8004022:	4a26      	ldr	r2, [pc, #152]	; (80040bc <_ZL12MX_TIM3_Initv+0xb8>)
 8004024:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8004026:	4b24      	ldr	r3, [pc, #144]	; (80040b8 <_ZL12MX_TIM3_Initv+0xb4>)
 8004028:	2200      	movs	r2, #0
 800402a:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800402c:	4b22      	ldr	r3, [pc, #136]	; (80040b8 <_ZL12MX_TIM3_Initv+0xb4>)
 800402e:	2200      	movs	r2, #0
 8004030:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 0xffff;
 8004032:	4b21      	ldr	r3, [pc, #132]	; (80040b8 <_ZL12MX_TIM3_Initv+0xb4>)
 8004034:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004038:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800403a:	4b1f      	ldr	r3, [pc, #124]	; (80040b8 <_ZL12MX_TIM3_Initv+0xb4>)
 800403c:	2200      	movs	r2, #0
 800403e:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004040:	4b1d      	ldr	r3, [pc, #116]	; (80040b8 <_ZL12MX_TIM3_Initv+0xb4>)
 8004042:	2200      	movs	r2, #0
 8004044:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004046:	2303      	movs	r3, #3
 8004048:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800404a:	2300      	movs	r3, #0
 800404c:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800404e:	2301      	movs	r3, #1
 8004050:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004052:	2300      	movs	r3, #0
 8004054:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8004056:	2300      	movs	r3, #0
 8004058:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800405a:	2300      	movs	r3, #0
 800405c:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800405e:	2301      	movs	r3, #1
 8004060:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004062:	2300      	movs	r3, #0
 8004064:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8004066:	2300      	movs	r3, #0
 8004068:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK) {
 800406a:	f107 030c 	add.w	r3, r7, #12
 800406e:	4619      	mov	r1, r3
 8004070:	4811      	ldr	r0, [pc, #68]	; (80040b8 <_ZL12MX_TIM3_Initv+0xb4>)
 8004072:	f7fe fe95 	bl	8002da0 <HAL_TIM_Encoder_Init>
 8004076:	4603      	mov	r3, r0
 8004078:	2b00      	cmp	r3, #0
 800407a:	bf14      	ite	ne
 800407c:	2301      	movne	r3, #1
 800407e:	2300      	moveq	r3, #0
 8004080:	b2db      	uxtb	r3, r3
 8004082:	2b00      	cmp	r3, #0
 8004084:	d001      	beq.n	800408a <_ZL12MX_TIM3_Initv+0x86>
		Error_Handler();
 8004086:	f000 f913 	bl	80042b0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800408a:	2300      	movs	r3, #0
 800408c:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800408e:	2300      	movs	r3, #0
 8004090:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8004092:	1d3b      	adds	r3, r7, #4
 8004094:	4619      	mov	r1, r3
 8004096:	4808      	ldr	r0, [pc, #32]	; (80040b8 <_ZL12MX_TIM3_Initv+0xb4>)
 8004098:	f7fe fecb 	bl	8002e32 <HAL_TIMEx_MasterConfigSynchronization>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	bf14      	ite	ne
 80040a2:	2301      	movne	r3, #1
 80040a4:	2300      	moveq	r3, #0
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d001      	beq.n	80040b0 <_ZL12MX_TIM3_Initv+0xac>
			!= HAL_OK) {
		Error_Handler();
 80040ac:	f000 f900 	bl	80042b0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 80040b0:	bf00      	nop
 80040b2:	3730      	adds	r7, #48	; 0x30
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bd80      	pop	{r7, pc}
 80040b8:	20000600 	.word	0x20000600
 80040bc:	40000400 	.word	0x40000400

080040c0 <_ZL12MX_TIM2_Initv>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b086      	sub	sp, #24
 80040c4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80040c6:	f107 0308 	add.w	r3, r7, #8
 80040ca:	2200      	movs	r2, #0
 80040cc:	601a      	str	r2, [r3, #0]
 80040ce:	605a      	str	r2, [r3, #4]
 80040d0:	609a      	str	r2, [r3, #8]
 80040d2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80040d4:	463b      	mov	r3, r7
 80040d6:	2200      	movs	r2, #0
 80040d8:	601a      	str	r2, [r3, #0]
 80040da:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 80040dc:	4b25      	ldr	r3, [pc, #148]	; (8004174 <_ZL12MX_TIM2_Initv+0xb4>)
 80040de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80040e2:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 72 - 1;
 80040e4:	4b23      	ldr	r3, [pc, #140]	; (8004174 <_ZL12MX_TIM2_Initv+0xb4>)
 80040e6:	2247      	movs	r2, #71	; 0x47
 80040e8:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040ea:	4b22      	ldr	r3, [pc, #136]	; (8004174 <_ZL12MX_TIM2_Initv+0xb4>)
 80040ec:	2200      	movs	r2, #0
 80040ee:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 5000 - 1;
 80040f0:	4b20      	ldr	r3, [pc, #128]	; (8004174 <_ZL12MX_TIM2_Initv+0xb4>)
 80040f2:	f241 3287 	movw	r2, #4999	; 0x1387
 80040f6:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 80040f8:	4b1e      	ldr	r3, [pc, #120]	; (8004174 <_ZL12MX_TIM2_Initv+0xb4>)
 80040fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80040fe:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004100:	4b1c      	ldr	r3, [pc, #112]	; (8004174 <_ZL12MX_TIM2_Initv+0xb4>)
 8004102:	2200      	movs	r2, #0
 8004104:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8004106:	481b      	ldr	r0, [pc, #108]	; (8004174 <_ZL12MX_TIM2_Initv+0xb4>)
 8004108:	f7fe fe30 	bl	8002d6c <HAL_TIM_Base_Init>
 800410c:	4603      	mov	r3, r0
 800410e:	2b00      	cmp	r3, #0
 8004110:	bf14      	ite	ne
 8004112:	2301      	movne	r3, #1
 8004114:	2300      	moveq	r3, #0
 8004116:	b2db      	uxtb	r3, r3
 8004118:	2b00      	cmp	r3, #0
 800411a:	d001      	beq.n	8004120 <_ZL12MX_TIM2_Initv+0x60>
		Error_Handler();
 800411c:	f000 f8c8 	bl	80042b0 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004120:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004124:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8004126:	f107 0308 	add.w	r3, r7, #8
 800412a:	4619      	mov	r1, r3
 800412c:	4811      	ldr	r0, [pc, #68]	; (8004174 <_ZL12MX_TIM2_Initv+0xb4>)
 800412e:	f7fe fd2b 	bl	8002b88 <HAL_TIM_ConfigClockSource>
 8004132:	4603      	mov	r3, r0
 8004134:	2b00      	cmp	r3, #0
 8004136:	bf14      	ite	ne
 8004138:	2301      	movne	r3, #1
 800413a:	2300      	moveq	r3, #0
 800413c:	b2db      	uxtb	r3, r3
 800413e:	2b00      	cmp	r3, #0
 8004140:	d001      	beq.n	8004146 <_ZL12MX_TIM2_Initv+0x86>
		Error_Handler();
 8004142:	f000 f8b5 	bl	80042b0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004146:	2300      	movs	r3, #0
 8004148:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800414a:	2300      	movs	r3, #0
 800414c:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 800414e:	463b      	mov	r3, r7
 8004150:	4619      	mov	r1, r3
 8004152:	4808      	ldr	r0, [pc, #32]	; (8004174 <_ZL12MX_TIM2_Initv+0xb4>)
 8004154:	f7fe fe6d 	bl	8002e32 <HAL_TIMEx_MasterConfigSynchronization>
 8004158:	4603      	mov	r3, r0
 800415a:	2b00      	cmp	r3, #0
 800415c:	bf14      	ite	ne
 800415e:	2301      	movne	r3, #1
 8004160:	2300      	moveq	r3, #0
 8004162:	b2db      	uxtb	r3, r3
 8004164:	2b00      	cmp	r3, #0
 8004166:	d001      	beq.n	800416c <_ZL12MX_TIM2_Initv+0xac>
			!= HAL_OK) {
		Error_Handler();
 8004168:	f000 f8a2 	bl	80042b0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 800416c:	bf00      	nop
 800416e:	3718      	adds	r7, #24
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}
 8004174:	200005c0 	.word	0x200005c0

08004178 <_ZL19MX_USART1_UART_Initv>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8004178:	b580      	push	{r7, lr}
 800417a:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 800417c:	4b13      	ldr	r3, [pc, #76]	; (80041cc <_ZL19MX_USART1_UART_Initv+0x54>)
 800417e:	4a14      	ldr	r2, [pc, #80]	; (80041d0 <_ZL19MX_USART1_UART_Initv+0x58>)
 8004180:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200; //
 8004182:	4b12      	ldr	r3, [pc, #72]	; (80041cc <_ZL19MX_USART1_UART_Initv+0x54>)
 8004184:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004188:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800418a:	4b10      	ldr	r3, [pc, #64]	; (80041cc <_ZL19MX_USART1_UART_Initv+0x54>)
 800418c:	2200      	movs	r2, #0
 800418e:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8004190:	4b0e      	ldr	r3, [pc, #56]	; (80041cc <_ZL19MX_USART1_UART_Initv+0x54>)
 8004192:	2200      	movs	r2, #0
 8004194:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8004196:	4b0d      	ldr	r3, [pc, #52]	; (80041cc <_ZL19MX_USART1_UART_Initv+0x54>)
 8004198:	2200      	movs	r2, #0
 800419a:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 800419c:	4b0b      	ldr	r3, [pc, #44]	; (80041cc <_ZL19MX_USART1_UART_Initv+0x54>)
 800419e:	220c      	movs	r2, #12
 80041a0:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80041a2:	4b0a      	ldr	r3, [pc, #40]	; (80041cc <_ZL19MX_USART1_UART_Initv+0x54>)
 80041a4:	2200      	movs	r2, #0
 80041a6:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80041a8:	4b08      	ldr	r3, [pc, #32]	; (80041cc <_ZL19MX_USART1_UART_Initv+0x54>)
 80041aa:	2200      	movs	r2, #0
 80041ac:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 80041ae:	4807      	ldr	r0, [pc, #28]	; (80041cc <_ZL19MX_USART1_UART_Initv+0x54>)
 80041b0:	f7fe ff0c 	bl	8002fcc <HAL_UART_Init>
 80041b4:	4603      	mov	r3, r0
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	bf14      	ite	ne
 80041ba:	2301      	movne	r3, #1
 80041bc:	2300      	moveq	r3, #0
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d001      	beq.n	80041c8 <_ZL19MX_USART1_UART_Initv+0x50>
		Error_Handler();
 80041c4:	f000 f874 	bl	80042b0 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */
	/* USER CODE END USART1_Init 2 */

}
 80041c8:	bf00      	nop
 80041ca:	bd80      	pop	{r7, pc}
 80041cc:	20000680 	.word	0x20000680
 80041d0:	40013800 	.word	0x40013800

080041d4 <_ZL12MX_GPIO_Initv>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b088      	sub	sp, #32
 80041d8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80041da:	f107 0310 	add.w	r3, r7, #16
 80041de:	2200      	movs	r2, #0
 80041e0:	601a      	str	r2, [r3, #0]
 80041e2:	605a      	str	r2, [r3, #4]
 80041e4:	609a      	str	r2, [r3, #8]
 80041e6:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE()
 80041e8:	4a2e      	ldr	r2, [pc, #184]	; (80042a4 <_ZL12MX_GPIO_Initv+0xd0>)
 80041ea:	4b2e      	ldr	r3, [pc, #184]	; (80042a4 <_ZL12MX_GPIO_Initv+0xd0>)
 80041ec:	699b      	ldr	r3, [r3, #24]
 80041ee:	f043 0310 	orr.w	r3, r3, #16
 80041f2:	6193      	str	r3, [r2, #24]
 80041f4:	4b2b      	ldr	r3, [pc, #172]	; (80042a4 <_ZL12MX_GPIO_Initv+0xd0>)
 80041f6:	699b      	ldr	r3, [r3, #24]
 80041f8:	f003 0310 	and.w	r3, r3, #16
 80041fc:	60fb      	str	r3, [r7, #12]
 80041fe:	68fb      	ldr	r3, [r7, #12]
	;
	__HAL_RCC_GPIOD_CLK_ENABLE()
 8004200:	4a28      	ldr	r2, [pc, #160]	; (80042a4 <_ZL12MX_GPIO_Initv+0xd0>)
 8004202:	4b28      	ldr	r3, [pc, #160]	; (80042a4 <_ZL12MX_GPIO_Initv+0xd0>)
 8004204:	699b      	ldr	r3, [r3, #24]
 8004206:	f043 0320 	orr.w	r3, r3, #32
 800420a:	6193      	str	r3, [r2, #24]
 800420c:	4b25      	ldr	r3, [pc, #148]	; (80042a4 <_ZL12MX_GPIO_Initv+0xd0>)
 800420e:	699b      	ldr	r3, [r3, #24]
 8004210:	f003 0320 	and.w	r3, r3, #32
 8004214:	60bb      	str	r3, [r7, #8]
 8004216:	68bb      	ldr	r3, [r7, #8]
	;
	__HAL_RCC_GPIOA_CLK_ENABLE()
 8004218:	4a22      	ldr	r2, [pc, #136]	; (80042a4 <_ZL12MX_GPIO_Initv+0xd0>)
 800421a:	4b22      	ldr	r3, [pc, #136]	; (80042a4 <_ZL12MX_GPIO_Initv+0xd0>)
 800421c:	699b      	ldr	r3, [r3, #24]
 800421e:	f043 0304 	orr.w	r3, r3, #4
 8004222:	6193      	str	r3, [r2, #24]
 8004224:	4b1f      	ldr	r3, [pc, #124]	; (80042a4 <_ZL12MX_GPIO_Initv+0xd0>)
 8004226:	699b      	ldr	r3, [r3, #24]
 8004228:	f003 0304 	and.w	r3, r3, #4
 800422c:	607b      	str	r3, [r7, #4]
 800422e:	687b      	ldr	r3, [r7, #4]
	;
	__HAL_RCC_GPIOB_CLK_ENABLE()
 8004230:	4a1c      	ldr	r2, [pc, #112]	; (80042a4 <_ZL12MX_GPIO_Initv+0xd0>)
 8004232:	4b1c      	ldr	r3, [pc, #112]	; (80042a4 <_ZL12MX_GPIO_Initv+0xd0>)
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	f043 0308 	orr.w	r3, r3, #8
 800423a:	6193      	str	r3, [r2, #24]
 800423c:	4b19      	ldr	r3, [pc, #100]	; (80042a4 <_ZL12MX_GPIO_Initv+0xd0>)
 800423e:	699b      	ldr	r3, [r3, #24]
 8004240:	f003 0308 	and.w	r3, r3, #8
 8004244:	603b      	str	r3, [r7, #0]
 8004246:	683b      	ldr	r3, [r7, #0]
	;

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8004248:	2200      	movs	r2, #0
 800424a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800424e:	4816      	ldr	r0, [pc, #88]	; (80042a8 <_ZL12MX_GPIO_Initv+0xd4>)
 8004250:	f7fe f992 	bl	8002578 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
			GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_10 | GPIO_PIN_12
					| GPIO_PIN_9, GPIO_PIN_RESET);
 8004254:	2200      	movs	r2, #0
 8004256:	f241 6107 	movw	r1, #5639	; 0x1607
 800425a:	4814      	ldr	r0, [pc, #80]	; (80042ac <_ZL12MX_GPIO_Initv+0xd8>)
 800425c:	f7fe f98c 	bl	8002578 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8004260:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004264:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004266:	2301      	movs	r3, #1
 8004268:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800426a:	2300      	movs	r3, #0
 800426c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800426e:	2302      	movs	r3, #2
 8004270:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004272:	f107 0310 	add.w	r3, r7, #16
 8004276:	4619      	mov	r1, r3
 8004278:	480b      	ldr	r0, [pc, #44]	; (80042a8 <_ZL12MX_GPIO_Initv+0xd4>)
 800427a:	f7fe f89d 	bl	80023b8 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0 PB1 PB2 PB10
	 PB12 PB9 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_10
 800427e:	f241 6307 	movw	r3, #5639	; 0x1607
 8004282:	613b      	str	r3, [r7, #16]
			| GPIO_PIN_12 | GPIO_PIN_9;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004284:	2301      	movs	r3, #1
 8004286:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004288:	2300      	movs	r3, #0
 800428a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800428c:	2302      	movs	r3, #2
 800428e:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004290:	f107 0310 	add.w	r3, r7, #16
 8004294:	4619      	mov	r1, r3
 8004296:	4805      	ldr	r0, [pc, #20]	; (80042ac <_ZL12MX_GPIO_Initv+0xd8>)
 8004298:	f7fe f88e 	bl	80023b8 <HAL_GPIO_Init>

	//GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
	//GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
	//LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
}
 800429c:	bf00      	nop
 800429e:	3720      	adds	r7, #32
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}
 80042a4:	40021000 	.word	0x40021000
 80042a8:	40011000 	.word	0x40011000
 80042ac:	40010c00 	.word	0x40010c00

080042b0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80042b0:	b480      	push	{r7}
 80042b2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 80042b4:	bf00      	nop
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bc80      	pop	{r7}
 80042ba:	4770      	bx	lr

080042bc <_Z8can_packIdEvRA8_hT_>:
     data = _e.data;
 }

 // packs can payload
 template<typename T>
 void can_pack(uint8_t (&buf)[CAN_MTU], const T data) //
 80042bc:	b4b0      	push	{r4, r5, r7}
 80042be:	b089      	sub	sp, #36	; 0x24
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	60f8      	str	r0, [r7, #12]
 80042c4:	e9c7 2300 	strd	r2, r3, [r7]
 {
     _Encapsulator<T> _e;
     _e.data = data;
 80042c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80042cc:	e9c7 2304 	strd	r2, r3, [r7, #16]

     for (int i = sizeof(T); i > 0;)
 80042d0:	2308      	movs	r3, #8
 80042d2:	61fb      	str	r3, [r7, #28]
 80042d4:	69fb      	ldr	r3, [r7, #28]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	dd13      	ble.n	8004302 <_Z8can_packIdEvRA8_hT_+0x46>
     {
         i--;
 80042da:	69fb      	ldr	r3, [r7, #28]
 80042dc:	3b01      	subs	r3, #1
 80042de:	61fb      	str	r3, [r7, #28]
         buf[i] = _e.i & 0xff;
 80042e0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80042e4:	b2d1      	uxtb	r1, r2
 80042e6:	68fa      	ldr	r2, [r7, #12]
 80042e8:	69fb      	ldr	r3, [r7, #28]
 80042ea:	4413      	add	r3, r2
 80042ec:	460a      	mov	r2, r1
 80042ee:	701a      	strb	r2, [r3, #0]
         _e.i >>= 8;
 80042f0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80042f4:	0a14      	lsrs	r4, r2, #8
 80042f6:	ea44 6403 	orr.w	r4, r4, r3, lsl #24
 80042fa:	0a1d      	lsrs	r5, r3, #8
 80042fc:	e9c7 4504 	strd	r4, r5, [r7, #16]
     for (int i = sizeof(T); i > 0;)
 8004300:	e7e8      	b.n	80042d4 <_Z8can_packIdEvRA8_hT_+0x18>
     }
 }
 8004302:	bf00      	nop
 8004304:	3724      	adds	r7, #36	; 0x24
 8004306:	46bd      	mov	sp, r7
 8004308:	bcb0      	pop	{r4, r5, r7}
 800430a:	4770      	bx	lr

0800430c <_Z41__static_initialization_and_destruction_0ii>:
 800430c:	b590      	push	{r4, r7, lr}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
 8004314:	6039      	str	r1, [r7, #0]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2b01      	cmp	r3, #1
 800431a:	d115      	bne.n	8004348 <_Z41__static_initialization_and_destruction_0ii+0x3c>
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004322:	4293      	cmp	r3, r2
 8004324:	d110      	bne.n	8004348 <_Z41__static_initialization_and_destruction_0ii+0x3c>
Odometry *odom = new Odometry();
 8004326:	2014      	movs	r0, #20
 8004328:	f000 f9d1 	bl	80046ce <_Znwj>
 800432c:	4603      	mov	r3, r0
 800432e:	461c      	mov	r4, r3
 8004330:	4620      	mov	r0, r4
 8004332:	f7ff f81f 	bl	8003374 <_ZN8OdometryC1Ev>
 8004336:	4b06      	ldr	r3, [pc, #24]	; (8004350 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8004338:	601c      	str	r4, [r3, #0]
}
 800433a:	e005      	b.n	8004348 <_Z41__static_initialization_and_destruction_0ii+0x3c>
Odometry *odom = new Odometry();
 800433c:	2114      	movs	r1, #20
 800433e:	4620      	mov	r0, r4
 8004340:	f000 fd20 	bl	8004d84 <_ZdlPvj>
 8004344:	f000 f9d4 	bl	80046f0 <__cxa_end_cleanup>
}
 8004348:	370c      	adds	r7, #12
 800434a:	46bd      	mov	sp, r7
 800434c:	bd90      	pop	{r4, r7, pc}
 800434e:	bf00      	nop
 8004350:	20000730 	.word	0x20000730

08004354 <_GLOBAL__sub_I_hspi2>:
 8004354:	b580      	push	{r7, lr}
 8004356:	af00      	add	r7, sp, #0
 8004358:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800435c:	2001      	movs	r0, #1
 800435e:	f7ff ffd5 	bl	800430c <_Z41__static_initialization_and_destruction_0ii>
 8004362:	bd80      	pop	{r7, pc}

08004364 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004364:	4b0e      	ldr	r3, [pc, #56]	; (80043a0 <HAL_MspInit+0x3c>)
{
 8004366:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8004368:	699a      	ldr	r2, [r3, #24]
 800436a:	f042 0201 	orr.w	r2, r2, #1
 800436e:	619a      	str	r2, [r3, #24]
 8004370:	699a      	ldr	r2, [r3, #24]
 8004372:	f002 0201 	and.w	r2, r2, #1
 8004376:	9200      	str	r2, [sp, #0]
 8004378:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800437a:	69da      	ldr	r2, [r3, #28]
 800437c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004380:	61da      	str	r2, [r3, #28]
 8004382:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004384:	4a07      	ldr	r2, [pc, #28]	; (80043a4 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8004386:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800438a:	9301      	str	r3, [sp, #4]
 800438c:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800438e:	6853      	ldr	r3, [r2, #4]
 8004390:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004394:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004398:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800439a:	b002      	add	sp, #8
 800439c:	4770      	bx	lr
 800439e:	bf00      	nop
 80043a0:	40021000 	.word	0x40021000
 80043a4:	40010000 	.word	0x40010000

080043a8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80043a8:	b510      	push	{r4, lr}
 80043aa:	4604      	mov	r4, r0
 80043ac:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043ae:	2210      	movs	r2, #16
 80043b0:	2100      	movs	r1, #0
 80043b2:	a802      	add	r0, sp, #8
 80043b4:	f001 ff8a 	bl	80062cc <memset>
  if(hcan->Instance==CAN1)
 80043b8:	6822      	ldr	r2, [r4, #0]
 80043ba:	4b1a      	ldr	r3, [pc, #104]	; (8004424 <HAL_CAN_MspInit+0x7c>)
 80043bc:	429a      	cmp	r2, r3
 80043be:	d12e      	bne.n	800441e <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80043c0:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 80043c4:	69da      	ldr	r2, [r3, #28]
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043c6:	a902      	add	r1, sp, #8
    __HAL_RCC_CAN1_CLK_ENABLE();
 80043c8:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80043cc:	61da      	str	r2, [r3, #28]
 80043ce:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043d0:	4815      	ldr	r0, [pc, #84]	; (8004428 <HAL_CAN_MspInit+0x80>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 80043d2:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 80043d6:	9200      	str	r2, [sp, #0]
 80043d8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE(); //GPIOB
 80043da:	699a      	ldr	r2, [r3, #24]
 80043dc:	f042 0204 	orr.w	r2, r2, #4
 80043e0:	619a      	str	r2, [r3, #24]
 80043e2:	699b      	ldr	r3, [r3, #24]
 80043e4:	f003 0304 	and.w	r3, r3, #4
 80043e8:	9301      	str	r3, [sp, #4]
 80043ea:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80043ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80043f0:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043f2:	f7fd ffe1 	bl	80023b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80043f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80043fa:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043fc:	2302      	movs	r3, #2
 80043fe:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004400:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004402:	a902      	add	r1, sp, #8
 8004404:	4808      	ldr	r0, [pc, #32]	; (8004428 <HAL_CAN_MspInit+0x80>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004406:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004408:	f7fd ffd6 	bl	80023b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */
    __HAL_AFIO_REMAP_CAN1_2();
 800440c:	4a07      	ldr	r2, [pc, #28]	; (800442c <HAL_CAN_MspInit+0x84>)
 800440e:	6853      	ldr	r3, [r2, #4]
 8004410:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8004414:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004418:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800441c:	6053      	str	r3, [r2, #4]
  /* USER CODE END CAN1_MspInit 1 */
  }

}
 800441e:	b006      	add	sp, #24
 8004420:	bd10      	pop	{r4, pc}
 8004422:	bf00      	nop
 8004424:	40006400 	.word	0x40006400
 8004428:	40010c00 	.word	0x40010c00
 800442c:	40010000 	.word	0x40010000

08004430 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004430:	b510      	push	{r4, lr}
 8004432:	4604      	mov	r4, r0
 8004434:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004436:	2210      	movs	r2, #16
 8004438:	2100      	movs	r1, #0
 800443a:	a802      	add	r0, sp, #8
 800443c:	f001 ff46 	bl	80062cc <memset>
  if(hspi->Instance==SPI2)
 8004440:	6822      	ldr	r2, [r4, #0]
 8004442:	4b17      	ldr	r3, [pc, #92]	; (80044a0 <HAL_SPI_MspInit+0x70>)
 8004444:	429a      	cmp	r2, r3
 8004446:	d128      	bne.n	800449a <HAL_SPI_MspInit+0x6a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004448:	f503 33ec 	add.w	r3, r3, #120832	; 0x1d800
 800444c:	69da      	ldr	r2, [r3, #28]
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800444e:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004450:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004454:	61da      	str	r2, [r3, #28]
 8004456:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004458:	4812      	ldr	r0, [pc, #72]	; (80044a4 <HAL_SPI_MspInit+0x74>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 800445a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800445e:	9200      	str	r2, [sp, #0]
 8004460:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004462:	699a      	ldr	r2, [r3, #24]
 8004464:	f042 0208 	orr.w	r2, r2, #8
 8004468:	619a      	str	r2, [r3, #24]
 800446a:	699b      	ldr	r3, [r3, #24]
 800446c:	f003 0308 	and.w	r3, r3, #8
 8004470:	9301      	str	r3, [sp, #4]
 8004472:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8004474:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8004478:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800447a:	2302      	movs	r3, #2
 800447c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800447e:	2303      	movs	r3, #3
 8004480:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004482:	f7fd ff99 	bl	80023b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8004486:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800448a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800448c:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800448e:	a902      	add	r1, sp, #8
 8004490:	4804      	ldr	r0, [pc, #16]	; (80044a4 <HAL_SPI_MspInit+0x74>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004492:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004494:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004496:	f7fd ff8f 	bl	80023b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800449a:	b006      	add	sp, #24
 800449c:	bd10      	pop	{r4, pc}
 800449e:	bf00      	nop
 80044a0:	40003800 	.word	0x40003800
 80044a4:	40010c00 	.word	0x40010c00

080044a8 <HAL_TIM_Encoder_MspInit>:
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044a8:	2210      	movs	r2, #16
{
 80044aa:	b510      	push	{r4, lr}
 80044ac:	4604      	mov	r4, r0
 80044ae:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044b0:	eb0d 0002 	add.w	r0, sp, r2
 80044b4:	2100      	movs	r1, #0
 80044b6:	f001 ff09 	bl	80062cc <memset>
  if(htim_encoder->Instance==TIM3)
 80044ba:	6823      	ldr	r3, [r4, #0]
 80044bc:	4a23      	ldr	r2, [pc, #140]	; (800454c <HAL_TIM_Encoder_MspInit+0xa4>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d125      	bne.n	800450e <HAL_TIM_Encoder_MspInit+0x66>
    {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
      /* Peripheral clock enable */
      __HAL_RCC_TIM3_CLK_ENABLE();
 80044c2:	4b23      	ldr	r3, [pc, #140]	; (8004550 <HAL_TIM_Encoder_MspInit+0xa8>)
      PB5     ------> TIM3_CH2
      */
      GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
      GPIO_InitStruct.Pull = GPIO_PULLUP;
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044c4:	a904      	add	r1, sp, #16
      __HAL_RCC_TIM3_CLK_ENABLE();
 80044c6:	69da      	ldr	r2, [r3, #28]
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044c8:	4822      	ldr	r0, [pc, #136]	; (8004554 <HAL_TIM_Encoder_MspInit+0xac>)
      __HAL_RCC_TIM3_CLK_ENABLE();
 80044ca:	f042 0202 	orr.w	r2, r2, #2
 80044ce:	61da      	str	r2, [r3, #28]
 80044d0:	69da      	ldr	r2, [r3, #28]
 80044d2:	f002 0202 	and.w	r2, r2, #2
 80044d6:	9200      	str	r2, [sp, #0]
 80044d8:	9a00      	ldr	r2, [sp, #0]
      __HAL_RCC_GPIOB_CLK_ENABLE();
 80044da:	699a      	ldr	r2, [r3, #24]
 80044dc:	f042 0208 	orr.w	r2, r2, #8
 80044e0:	619a      	str	r2, [r3, #24]
 80044e2:	699b      	ldr	r3, [r3, #24]
 80044e4:	f003 0308 	and.w	r3, r3, #8
 80044e8:	9301      	str	r3, [sp, #4]
 80044ea:	9b01      	ldr	r3, [sp, #4]
      GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80044ec:	2330      	movs	r3, #48	; 0x30
 80044ee:	9304      	str	r3, [sp, #16]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 80044f0:	2301      	movs	r3, #1
 80044f2:	9306      	str	r3, [sp, #24]
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044f4:	f7fd ff60 	bl	80023b8 <HAL_GPIO_Init>

      __HAL_AFIO_REMAP_TIM3_PARTIAL();
 80044f8:	4a17      	ldr	r2, [pc, #92]	; (8004558 <HAL_TIM_Encoder_MspInit+0xb0>)
 80044fa:	6853      	ldr	r3, [r2, #4]
 80044fc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004500:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004504:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004508:	6053      	str	r3, [r2, #4]

  /* USER CODE END TIM4_MspInit 1 */
  }


}
 800450a:	b008      	add	sp, #32
 800450c:	bd10      	pop	{r4, pc}
  else if(htim_encoder->Instance==TIM4)
 800450e:	4a13      	ldr	r2, [pc, #76]	; (800455c <HAL_TIM_Encoder_MspInit+0xb4>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d1fa      	bne.n	800450a <HAL_TIM_Encoder_MspInit+0x62>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004514:	4b0e      	ldr	r3, [pc, #56]	; (8004550 <HAL_TIM_Encoder_MspInit+0xa8>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004516:	a904      	add	r1, sp, #16
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004518:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800451a:	480e      	ldr	r0, [pc, #56]	; (8004554 <HAL_TIM_Encoder_MspInit+0xac>)
    __HAL_RCC_TIM4_CLK_ENABLE();
 800451c:	f042 0204 	orr.w	r2, r2, #4
 8004520:	61da      	str	r2, [r3, #28]
 8004522:	69da      	ldr	r2, [r3, #28]
 8004524:	f002 0204 	and.w	r2, r2, #4
 8004528:	9202      	str	r2, [sp, #8]
 800452a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800452c:	699a      	ldr	r2, [r3, #24]
 800452e:	f042 0208 	orr.w	r2, r2, #8
 8004532:	619a      	str	r2, [r3, #24]
 8004534:	699b      	ldr	r3, [r3, #24]
 8004536:	f003 0308 	and.w	r3, r3, #8
 800453a:	9303      	str	r3, [sp, #12]
 800453c:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800453e:	23c0      	movs	r3, #192	; 0xc0
 8004540:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004542:	2301      	movs	r3, #1
 8004544:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004546:	f7fd ff37 	bl	80023b8 <HAL_GPIO_Init>
}
 800454a:	e7de      	b.n	800450a <HAL_TIM_Encoder_MspInit+0x62>
 800454c:	40000400 	.word	0x40000400
 8004550:	40021000 	.word	0x40021000
 8004554:	40010c00 	.word	0x40010c00
 8004558:	40010000 	.word	0x40010000
 800455c:	40000800 	.word	0x40000800

08004560 <HAL_TIM_Base_MspInit>:
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM2)
 8004560:	6803      	ldr	r3, [r0, #0]
{
 8004562:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM2)
 8004564:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004568:	d10f      	bne.n	800458a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800456a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800456e:	69da      	ldr	r2, [r3, #28]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004570:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004572:	f042 0201 	orr.w	r2, r2, #1
 8004576:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004578:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 800457a:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800457c:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 800457e:	f003 0301 	and.w	r3, r3, #1
 8004582:	9301      	str	r3, [sp, #4]
 8004584:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004586:	f7fd fe79 	bl	800227c <HAL_NVIC_SetPriority>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800458a:	b003      	add	sp, #12
 800458c:	f85d fb04 	ldr.w	pc, [sp], #4

08004590 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004590:	b510      	push	{r4, lr}
 8004592:	4604      	mov	r4, r0
 8004594:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004596:	2210      	movs	r2, #16
 8004598:	2100      	movs	r1, #0
 800459a:	a802      	add	r0, sp, #8
 800459c:	f001 fe96 	bl	80062cc <memset>
  if(huart->Instance==USART1)
 80045a0:	6822      	ldr	r2, [r4, #0]
 80045a2:	4b1b      	ldr	r3, [pc, #108]	; (8004610 <HAL_UART_MspInit+0x80>)
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d131      	bne.n	800460c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80045a8:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 80045ac:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045ae:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 80045b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045b4:	619a      	str	r2, [r3, #24]
 80045b6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045b8:	4816      	ldr	r0, [pc, #88]	; (8004614 <HAL_UART_MspInit+0x84>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80045ba:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80045be:	9200      	str	r2, [sp, #0]
 80045c0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045c2:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045c4:	2400      	movs	r4, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045c6:	f042 0204 	orr.w	r2, r2, #4
 80045ca:	619a      	str	r2, [r3, #24]
 80045cc:	699b      	ldr	r3, [r3, #24]
 80045ce:	f003 0304 	and.w	r3, r3, #4
 80045d2:	9301      	str	r3, [sp, #4]
 80045d4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80045d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80045da:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045dc:	2302      	movs	r3, #2
 80045de:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80045e0:	2303      	movs	r3, #3
 80045e2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045e4:	f7fd fee8 	bl	80023b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80045e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80045ec:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80045ee:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045f0:	a902      	add	r1, sp, #8
 80045f2:	4808      	ldr	r0, [pc, #32]	; (8004614 <HAL_UART_MspInit+0x84>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80045f4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045f6:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045f8:	f7fd fede 	bl	80023b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80045fc:	2025      	movs	r0, #37	; 0x25
 80045fe:	4622      	mov	r2, r4
 8004600:	4621      	mov	r1, r4
 8004602:	f7fd fe3b 	bl	800227c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004606:	2025      	movs	r0, #37	; 0x25
 8004608:	f7fd fe6c 	bl	80022e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE END USART1_MspInit 1 */
  }

}
 800460c:	b006      	add	sp, #24
 800460e:	bd10      	pop	{r4, pc}
 8004610:	40013800 	.word	0x40013800
 8004614:	40010800 	.word	0x40010800

08004618 <NMI_Handler>:
 8004618:	4770      	bx	lr

0800461a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800461a:	e7fe      	b.n	800461a <HardFault_Handler>

0800461c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800461c:	e7fe      	b.n	800461c <MemManage_Handler>

0800461e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800461e:	e7fe      	b.n	800461e <BusFault_Handler>

08004620 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004620:	e7fe      	b.n	8004620 <UsageFault_Handler>

08004622 <SVC_Handler>:
 8004622:	4770      	bx	lr

08004624 <DebugMon_Handler>:
 8004624:	4770      	bx	lr

08004626 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004626:	4770      	bx	lr

08004628 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004628:	f7fd bc80 	b.w	8001f2c <HAL_IncTick>

0800462c <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800462c:	4801      	ldr	r0, [pc, #4]	; (8004634 <USART1_IRQHandler+0x8>)
 800462e:	f7fe bd3d 	b.w	80030ac <HAL_UART_IRQHandler>
 8004632:	bf00      	nop
 8004634:	20000680 	.word	0x20000680

08004638 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8004638:	4b0f      	ldr	r3, [pc, #60]	; (8004678 <SystemInit+0x40>)
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	f042 0201 	orr.w	r2, r2, #1
 8004640:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8004642:	6859      	ldr	r1, [r3, #4]
 8004644:	4a0d      	ldr	r2, [pc, #52]	; (800467c <SystemInit+0x44>)
 8004646:	400a      	ands	r2, r1
 8004648:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800464a:	681a      	ldr	r2, [r3, #0]
 800464c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8004650:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004654:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800465c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800465e:	685a      	ldr	r2, [r3, #4]
 8004660:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8004664:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8004666:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800466a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800466c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004670:	4b03      	ldr	r3, [pc, #12]	; (8004680 <SystemInit+0x48>)
 8004672:	609a      	str	r2, [r3, #8]
 8004674:	4770      	bx	lr
 8004676:	bf00      	nop
 8004678:	40021000 	.word	0x40021000
 800467c:	f8ff0000 	.word	0xf8ff0000
 8004680:	e000ed00 	.word	0xe000ed00

08004684 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004684:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004686:	e003      	b.n	8004690 <LoopCopyDataInit>

08004688 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004688:	4b0b      	ldr	r3, [pc, #44]	; (80046b8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800468a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800468c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800468e:	3104      	adds	r1, #4

08004690 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004690:	480a      	ldr	r0, [pc, #40]	; (80046bc <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8004692:	4b0b      	ldr	r3, [pc, #44]	; (80046c0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8004694:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004696:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004698:	d3f6      	bcc.n	8004688 <CopyDataInit>
  ldr r2, =_sbss
 800469a:	4a0a      	ldr	r2, [pc, #40]	; (80046c4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800469c:	e002      	b.n	80046a4 <LoopFillZerobss>

0800469e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800469e:	2300      	movs	r3, #0
  str r3, [r2], #4
 80046a0:	f842 3b04 	str.w	r3, [r2], #4

080046a4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80046a4:	4b08      	ldr	r3, [pc, #32]	; (80046c8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80046a6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80046a8:	d3f9      	bcc.n	800469e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80046aa:	f7ff ffc5 	bl	8004638 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80046ae:	f001 fbcd 	bl	8005e4c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80046b2:	f7ff fa6d 	bl	8003b90 <main>
  bx lr
 80046b6:	4770      	bx	lr
  ldr r3, =_sidata
 80046b8:	08006df0 	.word	0x08006df0
  ldr r0, =_sdata
 80046bc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80046c0:	2000051c 	.word	0x2000051c
  ldr r2, =_sbss
 80046c4:	2000051c 	.word	0x2000051c
  ldr r3, = _ebss
 80046c8:	200007b8 	.word	0x200007b8

080046cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80046cc:	e7fe      	b.n	80046cc <ADC1_2_IRQHandler>

080046ce <_Znwj>:
 80046ce:	b510      	push	{r4, lr}
 80046d0:	2800      	cmp	r0, #0
 80046d2:	bf14      	ite	ne
 80046d4:	4604      	movne	r4, r0
 80046d6:	2401      	moveq	r4, #1
 80046d8:	4620      	mov	r0, r4
 80046da:	f001 fbdb 	bl	8005e94 <malloc>
 80046de:	b930      	cbnz	r0, 80046ee <_Znwj+0x20>
 80046e0:	f000 fb52 	bl	8004d88 <_ZSt15get_new_handlerv>
 80046e4:	b908      	cbnz	r0, 80046ea <_Znwj+0x1c>
 80046e6:	f001 fba3 	bl	8005e30 <abort>
 80046ea:	4780      	blx	r0
 80046ec:	e7f4      	b.n	80046d8 <_Znwj+0xa>
 80046ee:	bd10      	pop	{r4, pc}

080046f0 <__cxa_end_cleanup>:
 80046f0:	b41e      	push	{r1, r2, r3, r4}
 80046f2:	f000 f89c 	bl	800482e <__gnu_end_cleanup>
 80046f6:	bc1e      	pop	{r1, r2, r3, r4}
 80046f8:	f7fd f9d8 	bl	8001aac <_Unwind_Resume>

080046fc <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>:
 80046fc:	7803      	ldrb	r3, [r0, #0]
 80046fe:	2b47      	cmp	r3, #71	; 0x47
 8004700:	d117      	bne.n	8004732 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004702:	7843      	ldrb	r3, [r0, #1]
 8004704:	2b4e      	cmp	r3, #78	; 0x4e
 8004706:	d114      	bne.n	8004732 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004708:	7883      	ldrb	r3, [r0, #2]
 800470a:	2b55      	cmp	r3, #85	; 0x55
 800470c:	d111      	bne.n	8004732 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 800470e:	78c3      	ldrb	r3, [r0, #3]
 8004710:	2b43      	cmp	r3, #67	; 0x43
 8004712:	d10e      	bne.n	8004732 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004714:	7903      	ldrb	r3, [r0, #4]
 8004716:	2b43      	cmp	r3, #67	; 0x43
 8004718:	d10b      	bne.n	8004732 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 800471a:	7943      	ldrb	r3, [r0, #5]
 800471c:	2b2b      	cmp	r3, #43	; 0x2b
 800471e:	d108      	bne.n	8004732 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004720:	7983      	ldrb	r3, [r0, #6]
 8004722:	2b2b      	cmp	r3, #43	; 0x2b
 8004724:	d105      	bne.n	8004732 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004726:	79c0      	ldrb	r0, [r0, #7]
 8004728:	2801      	cmp	r0, #1
 800472a:	bf8c      	ite	hi
 800472c:	2000      	movhi	r0, #0
 800472e:	2001      	movls	r0, #1
 8004730:	4770      	bx	lr
 8004732:	2000      	movs	r0, #0
 8004734:	4770      	bx	lr
	...

08004738 <__cxa_type_match>:
 8004738:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800473c:	461e      	mov	r6, r3
 800473e:	7803      	ldrb	r3, [r0, #0]
 8004740:	460d      	mov	r5, r1
 8004742:	2b47      	cmp	r3, #71	; 0x47
 8004744:	4602      	mov	r2, r0
 8004746:	79c1      	ldrb	r1, [r0, #7]
 8004748:	d147      	bne.n	80047da <__cxa_type_match+0xa2>
 800474a:	7843      	ldrb	r3, [r0, #1]
 800474c:	2b4e      	cmp	r3, #78	; 0x4e
 800474e:	d144      	bne.n	80047da <__cxa_type_match+0xa2>
 8004750:	7883      	ldrb	r3, [r0, #2]
 8004752:	2b55      	cmp	r3, #85	; 0x55
 8004754:	d141      	bne.n	80047da <__cxa_type_match+0xa2>
 8004756:	78c3      	ldrb	r3, [r0, #3]
 8004758:	2b43      	cmp	r3, #67	; 0x43
 800475a:	d13e      	bne.n	80047da <__cxa_type_match+0xa2>
 800475c:	7903      	ldrb	r3, [r0, #4]
 800475e:	2b46      	cmp	r3, #70	; 0x46
 8004760:	d13b      	bne.n	80047da <__cxa_type_match+0xa2>
 8004762:	7943      	ldrb	r3, [r0, #5]
 8004764:	2b4f      	cmp	r3, #79	; 0x4f
 8004766:	d138      	bne.n	80047da <__cxa_type_match+0xa2>
 8004768:	7983      	ldrb	r3, [r0, #6]
 800476a:	2b52      	cmp	r3, #82	; 0x52
 800476c:	d135      	bne.n	80047da <__cxa_type_match+0xa2>
 800476e:	2900      	cmp	r1, #0
 8004770:	d133      	bne.n	80047da <__cxa_type_match+0xa2>
 8004772:	2301      	movs	r3, #1
 8004774:	4608      	mov	r0, r1
 8004776:	2400      	movs	r4, #0
 8004778:	9401      	str	r4, [sp, #4]
 800477a:	bb33      	cbnz	r3, 80047ca <__cxa_type_match+0x92>
 800477c:	bb38      	cbnz	r0, 80047ce <__cxa_type_match+0x96>
 800477e:	2901      	cmp	r1, #1
 8004780:	bf0a      	itet	eq
 8004782:	f852 3c20 	ldreq.w	r3, [r2, #-32]
 8004786:	f1a2 0320 	subne.w	r3, r2, #32
 800478a:	3b78      	subeq	r3, #120	; 0x78
 800478c:	2901      	cmp	r1, #1
 800478e:	bf0c      	ite	eq
 8004790:	f852 2c20 	ldreq.w	r2, [r2, #-32]
 8004794:	3258      	addne	r2, #88	; 0x58
 8004796:	681c      	ldr	r4, [r3, #0]
 8004798:	9201      	str	r2, [sp, #4]
 800479a:	6823      	ldr	r3, [r4, #0]
 800479c:	4620      	mov	r0, r4
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	4798      	blx	r3
 80047a2:	b1b0      	cbz	r0, 80047d2 <__cxa_type_match+0x9a>
 80047a4:	2702      	movs	r7, #2
 80047a6:	9b01      	ldr	r3, [sp, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	9301      	str	r3, [sp, #4]
 80047ac:	682b      	ldr	r3, [r5, #0]
 80047ae:	aa01      	add	r2, sp, #4
 80047b0:	f8d3 8010 	ldr.w	r8, [r3, #16]
 80047b4:	4621      	mov	r1, r4
 80047b6:	2301      	movs	r3, #1
 80047b8:	4628      	mov	r0, r5
 80047ba:	47c0      	blx	r8
 80047bc:	b158      	cbz	r0, 80047d6 <__cxa_type_match+0x9e>
 80047be:	9b01      	ldr	r3, [sp, #4]
 80047c0:	6033      	str	r3, [r6, #0]
 80047c2:	4638      	mov	r0, r7
 80047c4:	b002      	add	sp, #8
 80047c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047ca:	4c08      	ldr	r4, [pc, #32]	; (80047ec <__cxa_type_match+0xb4>)
 80047cc:	e7e5      	b.n	800479a <__cxa_type_match+0x62>
 80047ce:	4c08      	ldr	r4, [pc, #32]	; (80047f0 <__cxa_type_match+0xb8>)
 80047d0:	e7e3      	b.n	800479a <__cxa_type_match+0x62>
 80047d2:	2701      	movs	r7, #1
 80047d4:	e7ea      	b.n	80047ac <__cxa_type_match+0x74>
 80047d6:	4607      	mov	r7, r0
 80047d8:	e7f3      	b.n	80047c2 <__cxa_type_match+0x8a>
 80047da:	4610      	mov	r0, r2
 80047dc:	f7ff ff8e 	bl	80046fc <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 80047e0:	f080 0001 	eor.w	r0, r0, #1
 80047e4:	b2c0      	uxtb	r0, r0
 80047e6:	2300      	movs	r3, #0
 80047e8:	e7c5      	b.n	8004776 <__cxa_type_match+0x3e>
 80047ea:	bf00      	nop
 80047ec:	0800665c 	.word	0x0800665c
 80047f0:	08006664 	.word	0x08006664

080047f4 <__cxa_begin_cleanup>:
 80047f4:	b510      	push	{r4, lr}
 80047f6:	4604      	mov	r4, r0
 80047f8:	f000 fbfe 	bl	8004ff8 <__cxa_get_globals>
 80047fc:	4602      	mov	r2, r0
 80047fe:	4620      	mov	r0, r4
 8004800:	f1a4 0120 	sub.w	r1, r4, #32
 8004804:	f7ff ff7a 	bl	80046fc <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8004808:	b160      	cbz	r0, 8004824 <__cxa_begin_cleanup+0x30>
 800480a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800480e:	3301      	adds	r3, #1
 8004810:	2b01      	cmp	r3, #1
 8004812:	f844 3c04 	str.w	r3, [r4, #-4]
 8004816:	d103      	bne.n	8004820 <__cxa_begin_cleanup+0x2c>
 8004818:	6893      	ldr	r3, [r2, #8]
 800481a:	f844 3c08 	str.w	r3, [r4, #-8]
 800481e:	6091      	str	r1, [r2, #8]
 8004820:	2001      	movs	r0, #1
 8004822:	bd10      	pop	{r4, pc}
 8004824:	6893      	ldr	r3, [r2, #8]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d0f9      	beq.n	800481e <__cxa_begin_cleanup+0x2a>
 800482a:	f000 fbcd 	bl	8004fc8 <_ZSt9terminatev>

0800482e <__gnu_end_cleanup>:
 800482e:	b510      	push	{r4, lr}
 8004830:	f000 fbe2 	bl	8004ff8 <__cxa_get_globals>
 8004834:	6882      	ldr	r2, [r0, #8]
 8004836:	4601      	mov	r1, r0
 8004838:	b90a      	cbnz	r2, 800483e <__gnu_end_cleanup+0x10>
 800483a:	f000 fbc5 	bl	8004fc8 <_ZSt9terminatev>
 800483e:	f102 0420 	add.w	r4, r2, #32
 8004842:	4620      	mov	r0, r4
 8004844:	f7ff ff5a 	bl	80046fc <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8004848:	b140      	cbz	r0, 800485c <__gnu_end_cleanup+0x2e>
 800484a:	69d3      	ldr	r3, [r2, #28]
 800484c:	3b01      	subs	r3, #1
 800484e:	61d3      	str	r3, [r2, #28]
 8004850:	b913      	cbnz	r3, 8004858 <__gnu_end_cleanup+0x2a>
 8004852:	6990      	ldr	r0, [r2, #24]
 8004854:	6088      	str	r0, [r1, #8]
 8004856:	6193      	str	r3, [r2, #24]
 8004858:	4620      	mov	r0, r4
 800485a:	bd10      	pop	{r4, pc}
 800485c:	6088      	str	r0, [r1, #8]
 800485e:	e7fb      	b.n	8004858 <__gnu_end_cleanup+0x2a>

08004860 <_ZL12read_uleb128PKhPm>:
 8004860:	2300      	movs	r3, #0
 8004862:	b570      	push	{r4, r5, r6, lr}
 8004864:	eba0 06c0 	sub.w	r6, r0, r0, lsl #3
 8004868:	ebc0 02c0 	rsb	r2, r0, r0, lsl #3
 800486c:	f810 5b01 	ldrb.w	r5, [r0], #1
 8004870:	1994      	adds	r4, r2, r6
 8004872:	f005 027f 	and.w	r2, r5, #127	; 0x7f
 8004876:	40a2      	lsls	r2, r4
 8004878:	4313      	orrs	r3, r2
 800487a:	062a      	lsls	r2, r5, #24
 800487c:	d4f4      	bmi.n	8004868 <_ZL12read_uleb128PKhPm+0x8>
 800487e:	600b      	str	r3, [r1, #0]
 8004880:	bd70      	pop	{r4, r5, r6, pc}

08004882 <_ZL12read_sleb128PKhPl>:
 8004882:	2300      	movs	r3, #0
 8004884:	461a      	mov	r2, r3
 8004886:	b530      	push	{r4, r5, lr}
 8004888:	f810 4b01 	ldrb.w	r4, [r0], #1
 800488c:	f004 057f 	and.w	r5, r4, #127	; 0x7f
 8004890:	4095      	lsls	r5, r2
 8004892:	432b      	orrs	r3, r5
 8004894:	0625      	lsls	r5, r4, #24
 8004896:	f102 0207 	add.w	r2, r2, #7
 800489a:	d4f5      	bmi.n	8004888 <_ZL12read_sleb128PKhPl+0x6>
 800489c:	2a1f      	cmp	r2, #31
 800489e:	d806      	bhi.n	80048ae <_ZL12read_sleb128PKhPl+0x2c>
 80048a0:	0664      	lsls	r4, r4, #25
 80048a2:	bf42      	ittt	mi
 80048a4:	f04f 34ff 	movmi.w	r4, #4294967295	; 0xffffffff
 80048a8:	fa04 f202 	lslmi.w	r2, r4, r2
 80048ac:	4313      	orrmi	r3, r2
 80048ae:	600b      	str	r3, [r1, #0]
 80048b0:	bd30      	pop	{r4, r5, pc}

080048b2 <_ZL28read_encoded_value_with_basehjPKhPj>:
 80048b2:	2850      	cmp	r0, #80	; 0x50
 80048b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048b6:	4605      	mov	r5, r0
 80048b8:	460e      	mov	r6, r1
 80048ba:	4614      	mov	r4, r2
 80048bc:	461f      	mov	r7, r3
 80048be:	d107      	bne.n	80048d0 <_ZL28read_encoded_value_with_basehjPKhPj+0x1e>
 80048c0:	1cd0      	adds	r0, r2, #3
 80048c2:	f020 0003 	bic.w	r0, r0, #3
 80048c6:	f850 3b04 	ldr.w	r3, [r0], #4
 80048ca:	603b      	str	r3, [r7, #0]
 80048cc:	b003      	add	sp, #12
 80048ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048d0:	f000 030f 	and.w	r3, r0, #15
 80048d4:	2b0c      	cmp	r3, #12
 80048d6:	d82e      	bhi.n	8004936 <_ZL28read_encoded_value_with_basehjPKhPj+0x84>
 80048d8:	e8df f003 	tbb	[pc, r3]
 80048dc:	251d0725 	.word	0x251d0725
 80048e0:	2d2d2d29 	.word	0x2d2d2d29
 80048e4:	2521182d 	.word	0x2521182d
 80048e8:	29          	.byte	0x29
 80048e9:	00          	.byte	0x00
 80048ea:	a901      	add	r1, sp, #4
 80048ec:	4620      	mov	r0, r4
 80048ee:	f7ff ffb7 	bl	8004860 <_ZL12read_uleb128PKhPm>
 80048f2:	9b01      	ldr	r3, [sp, #4]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d0e8      	beq.n	80048ca <_ZL28read_encoded_value_with_basehjPKhPj+0x18>
 80048f8:	f005 0270 	and.w	r2, r5, #112	; 0x70
 80048fc:	2a10      	cmp	r2, #16
 80048fe:	bf08      	it	eq
 8004900:	4626      	moveq	r6, r4
 8004902:	062a      	lsls	r2, r5, #24
 8004904:	4433      	add	r3, r6
 8004906:	bf48      	it	mi
 8004908:	681b      	ldrmi	r3, [r3, #0]
 800490a:	e7de      	b.n	80048ca <_ZL28read_encoded_value_with_basehjPKhPj+0x18>
 800490c:	a901      	add	r1, sp, #4
 800490e:	4620      	mov	r0, r4
 8004910:	f7ff ffb7 	bl	8004882 <_ZL12read_sleb128PKhPl>
 8004914:	e7ed      	b.n	80048f2 <_ZL28read_encoded_value_with_basehjPKhPj+0x40>
 8004916:	4620      	mov	r0, r4
 8004918:	f830 3b02 	ldrh.w	r3, [r0], #2
 800491c:	e7ea      	b.n	80048f4 <_ZL28read_encoded_value_with_basehjPKhPj+0x42>
 800491e:	4620      	mov	r0, r4
 8004920:	f930 3b02 	ldrsh.w	r3, [r0], #2
 8004924:	e7e6      	b.n	80048f4 <_ZL28read_encoded_value_with_basehjPKhPj+0x42>
 8004926:	4620      	mov	r0, r4
 8004928:	f850 3b04 	ldr.w	r3, [r0], #4
 800492c:	e7e2      	b.n	80048f4 <_ZL28read_encoded_value_with_basehjPKhPj+0x42>
 800492e:	4620      	mov	r0, r4
 8004930:	f850 3b08 	ldr.w	r3, [r0], #8
 8004934:	e7de      	b.n	80048f4 <_ZL28read_encoded_value_with_basehjPKhPj+0x42>
 8004936:	f001 fa7b 	bl	8005e30 <abort>

0800493a <_ZL21base_of_encoded_valuehP15_Unwind_Context>:
 800493a:	b508      	push	{r3, lr}
 800493c:	4603      	mov	r3, r0
 800493e:	2bff      	cmp	r3, #255	; 0xff
 8004940:	4608      	mov	r0, r1
 8004942:	d007      	beq.n	8004954 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x1a>
 8004944:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004948:	2b20      	cmp	r3, #32
 800494a:	d00d      	beq.n	8004968 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x2e>
 800494c:	d804      	bhi.n	8004958 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x1e>
 800494e:	b10b      	cbz	r3, 8004954 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x1a>
 8004950:	2b10      	cmp	r3, #16
 8004952:	d107      	bne.n	8004964 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x2a>
 8004954:	2000      	movs	r0, #0
 8004956:	bd08      	pop	{r3, pc}
 8004958:	2b40      	cmp	r3, #64	; 0x40
 800495a:	d00d      	beq.n	8004978 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x3e>
 800495c:	2b50      	cmp	r3, #80	; 0x50
 800495e:	d0f9      	beq.n	8004954 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x1a>
 8004960:	2b30      	cmp	r3, #48	; 0x30
 8004962:	d005      	beq.n	8004970 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x36>
 8004964:	f001 fa64 	bl	8005e30 <abort>
 8004968:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800496c:	f7fd baa0 	b.w	8001eb0 <_Unwind_GetTextRelBase>
 8004970:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8004974:	f7fd baa0 	b.w	8001eb8 <_Unwind_GetDataRelBase>
 8004978:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800497c:	f7fd ba88 	b.w	8001e90 <_Unwind_GetRegionStart>

08004980 <_ZL18read_encoded_valueP15_Unwind_ContexthPKhPj>:
 8004980:	b570      	push	{r4, r5, r6, lr}
 8004982:	460c      	mov	r4, r1
 8004984:	4601      	mov	r1, r0
 8004986:	4620      	mov	r0, r4
 8004988:	4615      	mov	r5, r2
 800498a:	461e      	mov	r6, r3
 800498c:	f7ff ffd5 	bl	800493a <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 8004990:	4633      	mov	r3, r6
 8004992:	462a      	mov	r2, r5
 8004994:	4601      	mov	r1, r0
 8004996:	4620      	mov	r0, r4
 8004998:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800499c:	f7ff bf89 	b.w	80048b2 <_ZL28read_encoded_value_with_basehjPKhPj>

080049a0 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>:
 80049a0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80049a2:	460e      	mov	r6, r1
 80049a4:	4614      	mov	r4, r2
 80049a6:	4605      	mov	r5, r0
 80049a8:	b318      	cbz	r0, 80049f2 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x52>
 80049aa:	f7fd fa71 	bl	8001e90 <_Unwind_GetRegionStart>
 80049ae:	6020      	str	r0, [r4, #0]
 80049b0:	7831      	ldrb	r1, [r6, #0]
 80049b2:	1c72      	adds	r2, r6, #1
 80049b4:	29ff      	cmp	r1, #255	; 0xff
 80049b6:	d01d      	beq.n	80049f4 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x54>
 80049b8:	1d23      	adds	r3, r4, #4
 80049ba:	4628      	mov	r0, r5
 80049bc:	f7ff ffe0 	bl	8004980 <_ZL18read_encoded_valueP15_Unwind_ContexthPKhPj>
 80049c0:	4602      	mov	r2, r0
 80049c2:	7813      	ldrb	r3, [r2, #0]
 80049c4:	1c50      	adds	r0, r2, #1
 80049c6:	2bff      	cmp	r3, #255	; 0xff
 80049c8:	7523      	strb	r3, [r4, #20]
 80049ca:	d015      	beq.n	80049f8 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x58>
 80049cc:	2310      	movs	r3, #16
 80049ce:	a901      	add	r1, sp, #4
 80049d0:	7523      	strb	r3, [r4, #20]
 80049d2:	f7ff ff45 	bl	8004860 <_ZL12read_uleb128PKhPm>
 80049d6:	9b01      	ldr	r3, [sp, #4]
 80049d8:	4403      	add	r3, r0
 80049da:	60e3      	str	r3, [r4, #12]
 80049dc:	7803      	ldrb	r3, [r0, #0]
 80049de:	a901      	add	r1, sp, #4
 80049e0:	7563      	strb	r3, [r4, #21]
 80049e2:	3001      	adds	r0, #1
 80049e4:	f7ff ff3c 	bl	8004860 <_ZL12read_uleb128PKhPm>
 80049e8:	9b01      	ldr	r3, [sp, #4]
 80049ea:	4403      	add	r3, r0
 80049ec:	6123      	str	r3, [r4, #16]
 80049ee:	b002      	add	sp, #8
 80049f0:	bd70      	pop	{r4, r5, r6, pc}
 80049f2:	e7dc      	b.n	80049ae <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0xe>
 80049f4:	6060      	str	r0, [r4, #4]
 80049f6:	e7e4      	b.n	80049c2 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x22>
 80049f8:	2300      	movs	r3, #0
 80049fa:	e7ee      	b.n	80049da <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x3a>

080049fc <_Unwind_GetGR>:
 80049fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80049fe:	ab03      	add	r3, sp, #12
 8004a00:	9300      	str	r3, [sp, #0]
 8004a02:	2300      	movs	r3, #0
 8004a04:	460a      	mov	r2, r1
 8004a06:	4619      	mov	r1, r3
 8004a08:	f7fc fca6 	bl	8001358 <_Unwind_VRS_Get>
 8004a0c:	9803      	ldr	r0, [sp, #12]
 8004a0e:	b005      	add	sp, #20
 8004a10:	f85d fb04 	ldr.w	pc, [sp], #4

08004a14 <__gxx_personality_v0>:
 8004a14:	2300      	movs	r3, #0
 8004a16:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a1a:	b091      	sub	sp, #68	; 0x44
 8004a1c:	9304      	str	r3, [sp, #16]
 8004a1e:	f000 0303 	and.w	r3, r0, #3
 8004a22:	2b01      	cmp	r3, #1
 8004a24:	4607      	mov	r7, r0
 8004a26:	460c      	mov	r4, r1
 8004a28:	4616      	mov	r6, r2
 8004a2a:	d011      	beq.n	8004a50 <__gxx_personality_v0+0x3c>
 8004a2c:	d303      	bcc.n	8004a36 <__gxx_personality_v0+0x22>
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d003      	beq.n	8004a3a <__gxx_personality_v0+0x26>
 8004a32:	f001 f9fd 	bl	8005e30 <abort>
 8004a36:	0702      	lsls	r2, r0, #28
 8004a38:	d51a      	bpl.n	8004a70 <__gxx_personality_v0+0x5c>
 8004a3a:	4631      	mov	r1, r6
 8004a3c:	4620      	mov	r0, r4
 8004a3e:	f7fd fa11 	bl	8001e64 <__gnu_unwind_frame>
 8004a42:	b118      	cbz	r0, 8004a4c <__gxx_personality_v0+0x38>
 8004a44:	2009      	movs	r0, #9
 8004a46:	b011      	add	sp, #68	; 0x44
 8004a48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a4c:	2008      	movs	r0, #8
 8004a4e:	e7fa      	b.n	8004a46 <__gxx_personality_v0+0x32>
 8004a50:	f000 0508 	and.w	r5, r0, #8
 8004a54:	f005 08ff 	and.w	r8, r5, #255	; 0xff
 8004a58:	bb85      	cbnz	r5, 8004abc <__gxx_personality_v0+0xa8>
 8004a5a:	f8d1 9020 	ldr.w	r9, [r1, #32]
 8004a5e:	4610      	mov	r0, r2
 8004a60:	210d      	movs	r1, #13
 8004a62:	f7ff ffcb 	bl	80049fc <_Unwind_GetGR>
 8004a66:	4581      	cmp	r9, r0
 8004a68:	f040 8140 	bne.w	8004cec <__gxx_personality_v0+0x2d8>
 8004a6c:	2506      	movs	r5, #6
 8004a6e:	e000      	b.n	8004a72 <__gxx_personality_v0+0x5e>
 8004a70:	2501      	movs	r5, #1
 8004a72:	ab10      	add	r3, sp, #64	; 0x40
 8004a74:	f843 4d2c 	str.w	r4, [r3, #-44]!
 8004a78:	9300      	str	r3, [sp, #0]
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	f007 0708 	and.w	r7, r7, #8
 8004a80:	433d      	orrs	r5, r7
 8004a82:	220c      	movs	r2, #12
 8004a84:	4619      	mov	r1, r3
 8004a86:	4630      	mov	r0, r6
 8004a88:	f7fc fc8c 	bl	80013a4 <_Unwind_VRS_Set>
 8004a8c:	2d06      	cmp	r5, #6
 8004a8e:	f040 8139 	bne.w	8004d04 <__gxx_personality_v0+0x2f0>
 8004a92:	f8d4 8030 	ldr.w	r8, [r4, #48]	; 0x30
 8004a96:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8004a98:	f1b8 0f00 	cmp.w	r8, #0
 8004a9c:	bf0c      	ite	eq
 8004a9e:	f04f 0a01 	moveq.w	sl, #1
 8004aa2:	f04f 0a03 	movne.w	sl, #3
 8004aa6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004aa8:	f015 0508 	ands.w	r5, r5, #8
 8004aac:	f000 80ce 	beq.w	8004c4c <__gxx_personality_v0+0x238>
 8004ab0:	f1ba 0f01 	cmp.w	sl, #1
 8004ab4:	f040 80c6 	bne.w	8004c44 <__gxx_personality_v0+0x230>
 8004ab8:	f000 fa86 	bl	8004fc8 <_ZSt9terminatev>
 8004abc:	2502      	movs	r5, #2
 8004abe:	e7d8      	b.n	8004a72 <__gxx_personality_v0+0x5e>
 8004ac0:	9a07      	ldr	r2, [sp, #28]
 8004ac2:	4413      	add	r3, r2
 8004ac4:	429f      	cmp	r7, r3
 8004ac6:	f080 8137 	bcs.w	8004d38 <__gxx_personality_v0+0x324>
 8004aca:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004ace:	f1b8 0f00 	cmp.w	r8, #0
 8004ad2:	d001      	beq.n	8004ad8 <__gxx_personality_v0+0xc4>
 8004ad4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ad6:	4498      	add	r8, r3
 8004ad8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8004ada:	b117      	cbz	r7, 8004ae2 <__gxx_personality_v0+0xce>
 8004adc:	1e78      	subs	r0, r7, #1
 8004ade:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8004ae0:	4407      	add	r7, r0
 8004ae2:	f1b8 0f00 	cmp.w	r8, #0
 8004ae6:	d0a8      	beq.n	8004a3a <__gxx_personality_v0+0x26>
 8004ae8:	2f00      	cmp	r7, #0
 8004aea:	f000 80a1 	beq.w	8004c30 <__gxx_personality_v0+0x21c>
 8004aee:	f015 0308 	ands.w	r3, r5, #8
 8004af2:	9302      	str	r3, [sp, #8]
 8004af4:	d036      	beq.n	8004b64 <__gxx_personality_v0+0x150>
 8004af6:	2347      	movs	r3, #71	; 0x47
 8004af8:	7023      	strb	r3, [r4, #0]
 8004afa:	234e      	movs	r3, #78	; 0x4e
 8004afc:	7063      	strb	r3, [r4, #1]
 8004afe:	2355      	movs	r3, #85	; 0x55
 8004b00:	70a3      	strb	r3, [r4, #2]
 8004b02:	2343      	movs	r3, #67	; 0x43
 8004b04:	70e3      	strb	r3, [r4, #3]
 8004b06:	2346      	movs	r3, #70	; 0x46
 8004b08:	7123      	strb	r3, [r4, #4]
 8004b0a:	234f      	movs	r3, #79	; 0x4f
 8004b0c:	7163      	strb	r3, [r4, #5]
 8004b0e:	2352      	movs	r3, #82	; 0x52
 8004b10:	71a3      	strb	r3, [r4, #6]
 8004b12:	2300      	movs	r3, #0
 8004b14:	71e3      	strb	r3, [r4, #7]
 8004b16:	f04f 0a00 	mov.w	sl, #0
 8004b1a:	f06f 0b03 	mvn.w	fp, #3
 8004b1e:	a907      	add	r1, sp, #28
 8004b20:	4638      	mov	r0, r7
 8004b22:	f7ff feae 	bl	8004882 <_ZL12read_sleb128PKhPl>
 8004b26:	a908      	add	r1, sp, #32
 8004b28:	9003      	str	r0, [sp, #12]
 8004b2a:	f7ff feaa 	bl	8004882 <_ZL12read_sleb128PKhPl>
 8004b2e:	9a07      	ldr	r2, [sp, #28]
 8004b30:	2a00      	cmp	r2, #0
 8004b32:	d076      	beq.n	8004c22 <__gxx_personality_v0+0x20e>
 8004b34:	dd3d      	ble.n	8004bb2 <__gxx_personality_v0+0x19e>
 8004b36:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 8004b3a:	28ff      	cmp	r0, #255	; 0xff
 8004b3c:	d035      	beq.n	8004baa <__gxx_personality_v0+0x196>
 8004b3e:	f000 0307 	and.w	r3, r0, #7
 8004b42:	2b04      	cmp	r3, #4
 8004b44:	f63f af75 	bhi.w	8004a32 <__gxx_personality_v0+0x1e>
 8004b48:	a101      	add	r1, pc, #4	; (adr r1, 8004b50 <__gxx_personality_v0+0x13c>)
 8004b4a:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004b4e:	bf00      	nop
 8004b50:	08004baf 	.word	0x08004baf
 8004b54:	08004a33 	.word	0x08004a33
 8004b58:	08004b77 	.word	0x08004b77
 8004b5c:	08004baf 	.word	0x08004baf
 8004b60:	08004ba7 	.word	0x08004ba7
 8004b64:	79e3      	ldrb	r3, [r4, #7]
 8004b66:	2b01      	cmp	r3, #1
 8004b68:	bf0c      	ite	eq
 8004b6a:	f854 3c20 	ldreq.w	r3, [r4, #-32]
 8004b6e:	f104 0358 	addne.w	r3, r4, #88	; 0x58
 8004b72:	9304      	str	r3, [sp, #16]
 8004b74:	e7cf      	b.n	8004b16 <__gxx_personality_v0+0x102>
 8004b76:	2702      	movs	r7, #2
 8004b78:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004b7a:	ab09      	add	r3, sp, #36	; 0x24
 8004b7c:	fb07 1212 	mls	r2, r7, r2, r1
 8004b80:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004b82:	f7ff fe96 	bl	80048b2 <_ZL28read_encoded_value_with_basehjPKhPj>
 8004b86:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004b88:	b369      	cbz	r1, 8004be6 <__gxx_personality_v0+0x1d2>
 8004b8a:	b12c      	cbz	r4, 8004b98 <__gxx_personality_v0+0x184>
 8004b8c:	ab04      	add	r3, sp, #16
 8004b8e:	2200      	movs	r2, #0
 8004b90:	4620      	mov	r0, r4
 8004b92:	f7ff fdd1 	bl	8004738 <__cxa_type_match>
 8004b96:	bb30      	cbnz	r0, 8004be6 <__gxx_personality_v0+0x1d2>
 8004b98:	9f08      	ldr	r7, [sp, #32]
 8004b9a:	2f00      	cmp	r7, #0
 8004b9c:	d044      	beq.n	8004c28 <__gxx_personality_v0+0x214>
 8004b9e:	9b03      	ldr	r3, [sp, #12]
 8004ba0:	443b      	add	r3, r7
 8004ba2:	461f      	mov	r7, r3
 8004ba4:	e7bb      	b.n	8004b1e <__gxx_personality_v0+0x10a>
 8004ba6:	2708      	movs	r7, #8
 8004ba8:	e7e6      	b.n	8004b78 <__gxx_personality_v0+0x164>
 8004baa:	2700      	movs	r7, #0
 8004bac:	e7e4      	b.n	8004b78 <__gxx_personality_v0+0x164>
 8004bae:	2704      	movs	r7, #4
 8004bb0:	e7e2      	b.n	8004b78 <__gxx_personality_v0+0x164>
 8004bb2:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8004bb4:	3201      	adds	r2, #1
 8004bb6:	b36c      	cbz	r4, 8004c14 <__gxx_personality_v0+0x200>
 8004bb8:	9b02      	ldr	r3, [sp, #8]
 8004bba:	bb5b      	cbnz	r3, 8004c14 <__gxx_personality_v0+0x200>
 8004bbc:	fb0b 7202 	mla	r2, fp, r2, r7
 8004bc0:	9b04      	ldr	r3, [sp, #16]
 8004bc2:	1f17      	subs	r7, r2, #4
 8004bc4:	9306      	str	r3, [sp, #24]
 8004bc6:	f857 1f04 	ldr.w	r1, [r7, #4]!
 8004bca:	b141      	cbz	r1, 8004bde <__gxx_personality_v0+0x1ca>
 8004bcc:	ab06      	add	r3, sp, #24
 8004bce:	2200      	movs	r2, #0
 8004bd0:	4439      	add	r1, r7
 8004bd2:	4620      	mov	r0, r4
 8004bd4:	f7ff fdb0 	bl	8004738 <__cxa_type_match>
 8004bd8:	2800      	cmp	r0, #0
 8004bda:	d0f4      	beq.n	8004bc6 <__gxx_personality_v0+0x1b2>
 8004bdc:	2101      	movs	r1, #1
 8004bde:	f081 0101 	eor.w	r1, r1, #1
 8004be2:	2900      	cmp	r1, #0
 8004be4:	d0d8      	beq.n	8004b98 <__gxx_personality_v0+0x184>
 8004be6:	f04f 0a03 	mov.w	sl, #3
 8004bea:	9f07      	ldr	r7, [sp, #28]
 8004bec:	07eb      	lsls	r3, r5, #31
 8004bee:	d527      	bpl.n	8004c40 <__gxx_personality_v0+0x22c>
 8004bf0:	f1ba 0f02 	cmp.w	sl, #2
 8004bf4:	f43f af21 	beq.w	8004a3a <__gxx_personality_v0+0x26>
 8004bf8:	210d      	movs	r1, #13
 8004bfa:	4630      	mov	r0, r6
 8004bfc:	9d04      	ldr	r5, [sp, #16]
 8004bfe:	f7ff fefd 	bl	80049fc <_Unwind_GetGR>
 8004c02:	6265      	str	r5, [r4, #36]	; 0x24
 8004c04:	6220      	str	r0, [r4, #32]
 8004c06:	62a7      	str	r7, [r4, #40]	; 0x28
 8004c08:	f8c4 902c 	str.w	r9, [r4, #44]	; 0x2c
 8004c0c:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
 8004c10:	2006      	movs	r0, #6
 8004c12:	e718      	b.n	8004a46 <__gxx_personality_v0+0x32>
 8004c14:	fb0b f202 	mul.w	r2, fp, r2
 8004c18:	58b9      	ldr	r1, [r7, r2]
 8004c1a:	fab1 f181 	clz	r1, r1
 8004c1e:	0949      	lsrs	r1, r1, #5
 8004c20:	e7df      	b.n	8004be2 <__gxx_personality_v0+0x1ce>
 8004c22:	f04f 0a01 	mov.w	sl, #1
 8004c26:	e7b7      	b.n	8004b98 <__gxx_personality_v0+0x184>
 8004c28:	f1ba 0f00 	cmp.w	sl, #0
 8004c2c:	f43f af05 	beq.w	8004a3a <__gxx_personality_v0+0x26>
 8004c30:	f04f 0a02 	mov.w	sl, #2
 8004c34:	e7da      	b.n	8004bec <__gxx_personality_v0+0x1d8>
 8004c36:	2700      	movs	r7, #0
 8004c38:	f04f 0a01 	mov.w	sl, #1
 8004c3c:	46b8      	mov	r8, r7
 8004c3e:	e7d5      	b.n	8004bec <__gxx_personality_v0+0x1d8>
 8004c40:	4649      	mov	r1, r9
 8004c42:	e731      	b.n	8004aa8 <__gxx_personality_v0+0x94>
 8004c44:	2f00      	cmp	r7, #0
 8004c46:	da23      	bge.n	8004c90 <__gxx_personality_v0+0x27c>
 8004c48:	f000 f9d0 	bl	8004fec <_ZSt10unexpectedv>
 8004c4c:	f1ba 0f01 	cmp.w	sl, #1
 8004c50:	d102      	bne.n	8004c58 <__gxx_personality_v0+0x244>
 8004c52:	4620      	mov	r0, r4
 8004c54:	f000 f942 	bl	8004edc <__cxa_call_terminate>
 8004c58:	2f00      	cmp	r7, #0
 8004c5a:	da19      	bge.n	8004c90 <__gxx_personality_v0+0x27c>
 8004c5c:	aa0a      	add	r2, sp, #40	; 0x28
 8004c5e:	4630      	mov	r0, r6
 8004c60:	f7ff fe9e 	bl	80049a0 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>
 8004c64:	4631      	mov	r1, r6
 8004c66:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 8004c6a:	f7ff fe66 	bl	800493a <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 8004c6e:	f06f 0303 	mvn.w	r3, #3
 8004c72:	fb07 3203 	mla	r2, r7, r3, r3
 8004c76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004c78:	900c      	str	r0, [sp, #48]	; 0x30
 8004c7a:	4413      	add	r3, r2
 8004c7c:	f853 2025 	ldr.w	r2, [r3, r5, lsl #2]
 8004c80:	b10a      	cbz	r2, 8004c86 <__gxx_personality_v0+0x272>
 8004c82:	3501      	adds	r5, #1
 8004c84:	e7fa      	b.n	8004c7c <__gxx_personality_v0+0x268>
 8004c86:	2204      	movs	r2, #4
 8004c88:	62a5      	str	r5, [r4, #40]	; 0x28
 8004c8a:	62e0      	str	r0, [r4, #44]	; 0x2c
 8004c8c:	6322      	str	r2, [r4, #48]	; 0x30
 8004c8e:	6363      	str	r3, [r4, #52]	; 0x34
 8004c90:	ab10      	add	r3, sp, #64	; 0x40
 8004c92:	f843 4d1c 	str.w	r4, [r3, #-28]!
 8004c96:	9300      	str	r3, [sp, #0]
 8004c98:	2300      	movs	r3, #0
 8004c9a:	4630      	mov	r0, r6
 8004c9c:	461a      	mov	r2, r3
 8004c9e:	4619      	mov	r1, r3
 8004ca0:	f7fc fb80 	bl	80013a4 <_Unwind_VRS_Set>
 8004ca4:	ab10      	add	r3, sp, #64	; 0x40
 8004ca6:	f843 7d20 	str.w	r7, [r3, #-32]!
 8004caa:	9300      	str	r3, [sp, #0]
 8004cac:	2300      	movs	r3, #0
 8004cae:	2201      	movs	r2, #1
 8004cb0:	4619      	mov	r1, r3
 8004cb2:	4630      	mov	r0, r6
 8004cb4:	f7fc fb76 	bl	80013a4 <_Unwind_VRS_Set>
 8004cb8:	210f      	movs	r1, #15
 8004cba:	4630      	mov	r0, r6
 8004cbc:	f7ff fe9e 	bl	80049fc <_Unwind_GetGR>
 8004cc0:	f000 0001 	and.w	r0, r0, #1
 8004cc4:	ab10      	add	r3, sp, #64	; 0x40
 8004cc6:	ea40 0008 	orr.w	r0, r0, r8
 8004cca:	f843 0d24 	str.w	r0, [r3, #-36]!
 8004cce:	9300      	str	r3, [sp, #0]
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	220f      	movs	r2, #15
 8004cd4:	4619      	mov	r1, r3
 8004cd6:	4630      	mov	r0, r6
 8004cd8:	f7fc fb64 	bl	80013a4 <_Unwind_VRS_Set>
 8004cdc:	f1ba 0f02 	cmp.w	sl, #2
 8004ce0:	d102      	bne.n	8004ce8 <__gxx_personality_v0+0x2d4>
 8004ce2:	4620      	mov	r0, r4
 8004ce4:	f7ff fd86 	bl	80047f4 <__cxa_begin_cleanup>
 8004ce8:	2007      	movs	r0, #7
 8004cea:	e6ac      	b.n	8004a46 <__gxx_personality_v0+0x32>
 8004cec:	aa10      	add	r2, sp, #64	; 0x40
 8004cee:	f842 4d2c 	str.w	r4, [r2, #-44]!
 8004cf2:	9200      	str	r2, [sp, #0]
 8004cf4:	4643      	mov	r3, r8
 8004cf6:	220c      	movs	r2, #12
 8004cf8:	4641      	mov	r1, r8
 8004cfa:	4630      	mov	r0, r6
 8004cfc:	f045 0502 	orr.w	r5, r5, #2
 8004d00:	f7fc fb50 	bl	80013a4 <_Unwind_VRS_Set>
 8004d04:	4630      	mov	r0, r6
 8004d06:	f7fd f8c9 	bl	8001e9c <_Unwind_GetLanguageSpecificData>
 8004d0a:	4681      	mov	r9, r0
 8004d0c:	2800      	cmp	r0, #0
 8004d0e:	f43f ae94 	beq.w	8004a3a <__gxx_personality_v0+0x26>
 8004d12:	aa0a      	add	r2, sp, #40	; 0x28
 8004d14:	4601      	mov	r1, r0
 8004d16:	4630      	mov	r0, r6
 8004d18:	f7ff fe42 	bl	80049a0 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>
 8004d1c:	4631      	mov	r1, r6
 8004d1e:	4680      	mov	r8, r0
 8004d20:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 8004d24:	f7ff fe09 	bl	800493a <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 8004d28:	210f      	movs	r1, #15
 8004d2a:	900c      	str	r0, [sp, #48]	; 0x30
 8004d2c:	4630      	mov	r0, r6
 8004d2e:	f7ff fe65 	bl	80049fc <_Unwind_GetGR>
 8004d32:	f020 0001 	bic.w	r0, r0, #1
 8004d36:	1e47      	subs	r7, r0, #1
 8004d38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d3a:	4598      	cmp	r8, r3
 8004d3c:	f4bf af7b 	bcs.w	8004c36 <__gxx_personality_v0+0x222>
 8004d40:	4642      	mov	r2, r8
 8004d42:	ab06      	add	r3, sp, #24
 8004d44:	f89d 103d 	ldrb.w	r1, [sp, #61]	; 0x3d
 8004d48:	2000      	movs	r0, #0
 8004d4a:	f7ff fe19 	bl	8004980 <_ZL18read_encoded_valueP15_Unwind_ContexthPKhPj>
 8004d4e:	ab07      	add	r3, sp, #28
 8004d50:	4602      	mov	r2, r0
 8004d52:	f89d 103d 	ldrb.w	r1, [sp, #61]	; 0x3d
 8004d56:	2000      	movs	r0, #0
 8004d58:	f7ff fe12 	bl	8004980 <_ZL18read_encoded_valueP15_Unwind_ContexthPKhPj>
 8004d5c:	ab08      	add	r3, sp, #32
 8004d5e:	4602      	mov	r2, r0
 8004d60:	f89d 103d 	ldrb.w	r1, [sp, #61]	; 0x3d
 8004d64:	2000      	movs	r0, #0
 8004d66:	f7ff fe0b 	bl	8004980 <_ZL18read_encoded_valueP15_Unwind_ContexthPKhPj>
 8004d6a:	a909      	add	r1, sp, #36	; 0x24
 8004d6c:	f7ff fd78 	bl	8004860 <_ZL12read_uleb128PKhPm>
 8004d70:	9a06      	ldr	r2, [sp, #24]
 8004d72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d74:	4680      	mov	r8, r0
 8004d76:	4413      	add	r3, r2
 8004d78:	429f      	cmp	r7, r3
 8004d7a:	f4bf aea1 	bcs.w	8004ac0 <__gxx_personality_v0+0xac>
 8004d7e:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 8004d82:	e7d9      	b.n	8004d38 <__gxx_personality_v0+0x324>

08004d84 <_ZdlPvj>:
 8004d84:	f000 b88b 	b.w	8004e9e <_ZdlPv>

08004d88 <_ZSt15get_new_handlerv>:
 8004d88:	4b02      	ldr	r3, [pc, #8]	; (8004d94 <_ZSt15get_new_handlerv+0xc>)
 8004d8a:	6818      	ldr	r0, [r3, #0]
 8004d8c:	f3bf 8f5b 	dmb	ish
 8004d90:	4770      	bx	lr
 8004d92:	bf00      	nop
 8004d94:	2000075c 	.word	0x2000075c

08004d98 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>:
 8004d98:	b510      	push	{r4, lr}
 8004d9a:	4604      	mov	r4, r0
 8004d9c:	4b02      	ldr	r3, [pc, #8]	; (8004da8 <_ZN10__cxxabiv120__si_class_type_infoD1Ev+0x10>)
 8004d9e:	6003      	str	r3, [r0, #0]
 8004da0:	f000 f94e 	bl	8005040 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8004da4:	4620      	mov	r0, r4
 8004da6:	bd10      	pop	{r4, pc}
 8004da8:	080066ec 	.word	0x080066ec

08004dac <_ZN10__cxxabiv120__si_class_type_infoD0Ev>:
 8004dac:	b510      	push	{r4, lr}
 8004dae:	4604      	mov	r4, r0
 8004db0:	f7ff fff2 	bl	8004d98 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>
 8004db4:	4620      	mov	r0, r4
 8004db6:	210c      	movs	r1, #12
 8004db8:	f7ff ffe4 	bl	8004d84 <_ZdlPvj>
 8004dbc:	4620      	mov	r0, r4
 8004dbe:	bd10      	pop	{r4, pc}

08004dc0 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 8004dc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dc4:	9e06      	ldr	r6, [sp, #24]
 8004dc6:	4680      	mov	r8, r0
 8004dc8:	4296      	cmp	r6, r2
 8004dca:	460f      	mov	r7, r1
 8004dcc:	4614      	mov	r4, r2
 8004dce:	461d      	mov	r5, r3
 8004dd0:	d103      	bne.n	8004dda <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x1a>
 8004dd2:	4619      	mov	r1, r3
 8004dd4:	f000 f988 	bl	80050e8 <_ZNKSt9type_infoeqERKS_>
 8004dd8:	b958      	cbnz	r0, 8004df2 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x32>
 8004dda:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8004dde:	4622      	mov	r2, r4
 8004de0:	6803      	ldr	r3, [r0, #0]
 8004de2:	9606      	str	r6, [sp, #24]
 8004de4:	6a1e      	ldr	r6, [r3, #32]
 8004de6:	4639      	mov	r1, r7
 8004de8:	462b      	mov	r3, r5
 8004dea:	46b4      	mov	ip, r6
 8004dec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004df0:	4760      	bx	ip
 8004df2:	2006      	movs	r0, #6
 8004df4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004df8 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 8004df8:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dfc:	460e      	mov	r6, r1
 8004dfe:	4619      	mov	r1, r3
 8004e00:	4683      	mov	fp, r0
 8004e02:	4617      	mov	r7, r2
 8004e04:	4699      	mov	r9, r3
 8004e06:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004e08:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 8004e0c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8004e10:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8004e12:	f000 f969 	bl	80050e8 <_ZNKSt9type_infoeqERKS_>
 8004e16:	b190      	cbz	r0, 8004e3e <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x46>
 8004e18:	2e00      	cmp	r6, #0
 8004e1a:	602c      	str	r4, [r5, #0]
 8004e1c:	712f      	strb	r7, [r5, #4]
 8004e1e:	db09      	blt.n	8004e34 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x3c>
 8004e20:	4434      	add	r4, r6
 8004e22:	45a0      	cmp	r8, r4
 8004e24:	bf0c      	ite	eq
 8004e26:	2406      	moveq	r4, #6
 8004e28:	2401      	movne	r4, #1
 8004e2a:	71ac      	strb	r4, [r5, #6]
 8004e2c:	2000      	movs	r0, #0
 8004e2e:	b001      	add	sp, #4
 8004e30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e34:	3602      	adds	r6, #2
 8004e36:	d1f9      	bne.n	8004e2c <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x34>
 8004e38:	2301      	movs	r3, #1
 8004e3a:	71ab      	strb	r3, [r5, #6]
 8004e3c:	e7f6      	b.n	8004e2c <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x34>
 8004e3e:	4544      	cmp	r4, r8
 8004e40:	d104      	bne.n	8004e4c <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x54>
 8004e42:	4651      	mov	r1, sl
 8004e44:	4658      	mov	r0, fp
 8004e46:	f000 f94f 	bl	80050e8 <_ZNKSt9type_infoeqERKS_>
 8004e4a:	b988      	cbnz	r0, 8004e70 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x78>
 8004e4c:	f8db 0008 	ldr.w	r0, [fp, #8]
 8004e50:	463a      	mov	r2, r7
 8004e52:	6803      	ldr	r3, [r0, #0]
 8004e54:	950d      	str	r5, [sp, #52]	; 0x34
 8004e56:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8004e5a:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 8004e5e:	940a      	str	r4, [sp, #40]	; 0x28
 8004e60:	69dc      	ldr	r4, [r3, #28]
 8004e62:	4631      	mov	r1, r6
 8004e64:	464b      	mov	r3, r9
 8004e66:	46a4      	mov	ip, r4
 8004e68:	b001      	add	sp, #4
 8004e6a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e6e:	4760      	bx	ip
 8004e70:	716f      	strb	r7, [r5, #5]
 8004e72:	e7db      	b.n	8004e2c <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x34>

08004e74 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 8004e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e78:	4604      	mov	r4, r0
 8004e7a:	460d      	mov	r5, r1
 8004e7c:	4616      	mov	r6, r2
 8004e7e:	461f      	mov	r7, r3
 8004e80:	f000 f8f2 	bl	8005068 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 8004e84:	b948      	cbnz	r0, 8004e9a <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x26>
 8004e86:	68a0      	ldr	r0, [r4, #8]
 8004e88:	4632      	mov	r2, r6
 8004e8a:	6803      	ldr	r3, [r0, #0]
 8004e8c:	4629      	mov	r1, r5
 8004e8e:	699c      	ldr	r4, [r3, #24]
 8004e90:	463b      	mov	r3, r7
 8004e92:	46a4      	mov	ip, r4
 8004e94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004e98:	4760      	bx	ip
 8004e9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004e9e <_ZdlPv>:
 8004e9e:	f001 b801 	b.w	8005ea4 <free>

08004ea2 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>:
 8004ea2:	7803      	ldrb	r3, [r0, #0]
 8004ea4:	2b47      	cmp	r3, #71	; 0x47
 8004ea6:	d117      	bne.n	8004ed8 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004ea8:	7843      	ldrb	r3, [r0, #1]
 8004eaa:	2b4e      	cmp	r3, #78	; 0x4e
 8004eac:	d114      	bne.n	8004ed8 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004eae:	7883      	ldrb	r3, [r0, #2]
 8004eb0:	2b55      	cmp	r3, #85	; 0x55
 8004eb2:	d111      	bne.n	8004ed8 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004eb4:	78c3      	ldrb	r3, [r0, #3]
 8004eb6:	2b43      	cmp	r3, #67	; 0x43
 8004eb8:	d10e      	bne.n	8004ed8 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004eba:	7903      	ldrb	r3, [r0, #4]
 8004ebc:	2b43      	cmp	r3, #67	; 0x43
 8004ebe:	d10b      	bne.n	8004ed8 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004ec0:	7943      	ldrb	r3, [r0, #5]
 8004ec2:	2b2b      	cmp	r3, #43	; 0x2b
 8004ec4:	d108      	bne.n	8004ed8 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004ec6:	7983      	ldrb	r3, [r0, #6]
 8004ec8:	2b2b      	cmp	r3, #43	; 0x2b
 8004eca:	d105      	bne.n	8004ed8 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004ecc:	79c0      	ldrb	r0, [r0, #7]
 8004ece:	2801      	cmp	r0, #1
 8004ed0:	bf8c      	ite	hi
 8004ed2:	2000      	movhi	r0, #0
 8004ed4:	2001      	movls	r0, #1
 8004ed6:	4770      	bx	lr
 8004ed8:	2000      	movs	r0, #0
 8004eda:	4770      	bx	lr

08004edc <__cxa_call_terminate>:
 8004edc:	b510      	push	{r4, lr}
 8004ede:	4604      	mov	r4, r0
 8004ee0:	b148      	cbz	r0, 8004ef6 <__cxa_call_terminate+0x1a>
 8004ee2:	f000 f83b 	bl	8004f5c <__cxa_begin_catch>
 8004ee6:	4620      	mov	r0, r4
 8004ee8:	f7ff ffdb 	bl	8004ea2 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8004eec:	b118      	cbz	r0, 8004ef6 <__cxa_call_terminate+0x1a>
 8004eee:	f854 0c14 	ldr.w	r0, [r4, #-20]
 8004ef2:	f000 f85d 	bl	8004fb0 <_ZN10__cxxabiv111__terminateEPFvvE>
 8004ef6:	f000 f867 	bl	8004fc8 <_ZSt9terminatev>

08004efa <__cxa_call_unexpected>:
 8004efa:	b538      	push	{r3, r4, r5, lr}
 8004efc:	4602      	mov	r2, r0
 8004efe:	f7ff ffd0 	bl	8004ea2 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8004f02:	b140      	cbz	r0, 8004f16 <__cxa_call_unexpected+0x1c>
 8004f04:	2500      	movs	r5, #0
 8004f06:	f852 4c18 	ldr.w	r4, [r2, #-24]
 8004f0a:	4610      	mov	r0, r2
 8004f0c:	f000 f826 	bl	8004f5c <__cxa_begin_catch>
 8004f10:	b125      	cbz	r5, 8004f1c <__cxa_call_unexpected+0x22>
 8004f12:	f000 f86b 	bl	8004fec <_ZSt10unexpectedv>
 8004f16:	4604      	mov	r4, r0
 8004f18:	2501      	movs	r5, #1
 8004f1a:	e7f6      	b.n	8004f0a <__cxa_call_unexpected+0x10>
 8004f1c:	4620      	mov	r0, r4
 8004f1e:	f000 f858 	bl	8004fd2 <_ZN10__cxxabiv112__unexpectedEPFvvE>

08004f22 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>:
 8004f22:	7803      	ldrb	r3, [r0, #0]
 8004f24:	2b47      	cmp	r3, #71	; 0x47
 8004f26:	d117      	bne.n	8004f58 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004f28:	7843      	ldrb	r3, [r0, #1]
 8004f2a:	2b4e      	cmp	r3, #78	; 0x4e
 8004f2c:	d114      	bne.n	8004f58 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004f2e:	7883      	ldrb	r3, [r0, #2]
 8004f30:	2b55      	cmp	r3, #85	; 0x55
 8004f32:	d111      	bne.n	8004f58 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004f34:	78c3      	ldrb	r3, [r0, #3]
 8004f36:	2b43      	cmp	r3, #67	; 0x43
 8004f38:	d10e      	bne.n	8004f58 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004f3a:	7903      	ldrb	r3, [r0, #4]
 8004f3c:	2b43      	cmp	r3, #67	; 0x43
 8004f3e:	d10b      	bne.n	8004f58 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004f40:	7943      	ldrb	r3, [r0, #5]
 8004f42:	2b2b      	cmp	r3, #43	; 0x2b
 8004f44:	d108      	bne.n	8004f58 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004f46:	7983      	ldrb	r3, [r0, #6]
 8004f48:	2b2b      	cmp	r3, #43	; 0x2b
 8004f4a:	d105      	bne.n	8004f58 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x36>
 8004f4c:	79c0      	ldrb	r0, [r0, #7]
 8004f4e:	2801      	cmp	r0, #1
 8004f50:	bf8c      	ite	hi
 8004f52:	2000      	movhi	r0, #0
 8004f54:	2001      	movls	r0, #1
 8004f56:	4770      	bx	lr
 8004f58:	2000      	movs	r0, #0
 8004f5a:	4770      	bx	lr

08004f5c <__cxa_begin_catch>:
 8004f5c:	b538      	push	{r3, r4, r5, lr}
 8004f5e:	4605      	mov	r5, r0
 8004f60:	f000 f84a 	bl	8004ff8 <__cxa_get_globals>
 8004f64:	4601      	mov	r1, r0
 8004f66:	6802      	ldr	r2, [r0, #0]
 8004f68:	4628      	mov	r0, r5
 8004f6a:	f1a5 0420 	sub.w	r4, r5, #32
 8004f6e:	f7ff ffd8 	bl	8004f22 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8004f72:	b930      	cbnz	r0, 8004f82 <__cxa_begin_catch+0x26>
 8004f74:	b10a      	cbz	r2, 8004f7a <__cxa_begin_catch+0x1e>
 8004f76:	f000 f827 	bl	8004fc8 <_ZSt9terminatev>
 8004f7a:	600c      	str	r4, [r1, #0]
 8004f7c:	4614      	mov	r4, r2
 8004f7e:	4620      	mov	r0, r4
 8004f80:	bd38      	pop	{r3, r4, r5, pc}
 8004f82:	f855 3c0c 	ldr.w	r3, [r5, #-12]
 8004f86:	4628      	mov	r0, r5
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	bfb4      	ite	lt
 8004f8c:	f1c3 0301 	rsblt	r3, r3, #1
 8004f90:	3301      	addge	r3, #1
 8004f92:	f845 3c0c 	str.w	r3, [r5, #-12]
 8004f96:	684b      	ldr	r3, [r1, #4]
 8004f98:	42a2      	cmp	r2, r4
 8004f9a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8004f9e:	604b      	str	r3, [r1, #4]
 8004fa0:	bf1c      	itt	ne
 8004fa2:	f845 2c10 	strne.w	r2, [r5, #-16]
 8004fa6:	600c      	strne	r4, [r1, #0]
 8004fa8:	6a6c      	ldr	r4, [r5, #36]	; 0x24
 8004faa:	f7fc f9cd 	bl	8001348 <_Unwind_Complete>
 8004fae:	e7e6      	b.n	8004f7e <__cxa_begin_catch+0x22>

08004fb0 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8004fb0:	b508      	push	{r3, lr}
 8004fb2:	4780      	blx	r0
 8004fb4:	f000 ff3c 	bl	8005e30 <abort>

08004fb8 <_ZSt13get_terminatev>:
 8004fb8:	4b02      	ldr	r3, [pc, #8]	; (8004fc4 <_ZSt13get_terminatev+0xc>)
 8004fba:	6818      	ldr	r0, [r3, #0]
 8004fbc:	f3bf 8f5b 	dmb	ish
 8004fc0:	4770      	bx	lr
 8004fc2:	bf00      	nop
 8004fc4:	2000000c 	.word	0x2000000c

08004fc8 <_ZSt9terminatev>:
 8004fc8:	b508      	push	{r3, lr}
 8004fca:	f7ff fff5 	bl	8004fb8 <_ZSt13get_terminatev>
 8004fce:	f7ff ffef 	bl	8004fb0 <_ZN10__cxxabiv111__terminateEPFvvE>

08004fd2 <_ZN10__cxxabiv112__unexpectedEPFvvE>:
 8004fd2:	b508      	push	{r3, lr}
 8004fd4:	4780      	blx	r0
 8004fd6:	f7ff fff7 	bl	8004fc8 <_ZSt9terminatev>
	...

08004fdc <_ZSt14get_unexpectedv>:
 8004fdc:	4b02      	ldr	r3, [pc, #8]	; (8004fe8 <_ZSt14get_unexpectedv+0xc>)
 8004fde:	6818      	ldr	r0, [r3, #0]
 8004fe0:	f3bf 8f5b 	dmb	ish
 8004fe4:	4770      	bx	lr
 8004fe6:	bf00      	nop
 8004fe8:	20000010 	.word	0x20000010

08004fec <_ZSt10unexpectedv>:
 8004fec:	b508      	push	{r3, lr}
 8004fee:	f7ff fff5 	bl	8004fdc <_ZSt14get_unexpectedv>
 8004ff2:	f7ff ffee 	bl	8004fd2 <_ZN10__cxxabiv112__unexpectedEPFvvE>
	...

08004ff8 <__cxa_get_globals>:
 8004ff8:	4800      	ldr	r0, [pc, #0]	; (8004ffc <__cxa_get_globals+0x4>)
 8004ffa:	4770      	bx	lr
 8004ffc:	20000760 	.word	0x20000760

08005000 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PPv>:
 8005000:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8005002:	2310      	movs	r3, #16
 8005004:	2400      	movs	r4, #0
 8005006:	9302      	str	r3, [sp, #8]
 8005008:	6803      	ldr	r3, [r0, #0]
 800500a:	4615      	mov	r5, r2
 800500c:	699e      	ldr	r6, [r3, #24]
 800500e:	9400      	str	r4, [sp, #0]
 8005010:	466b      	mov	r3, sp
 8005012:	f88d 4004 	strb.w	r4, [sp, #4]
 8005016:	9403      	str	r4, [sp, #12]
 8005018:	6812      	ldr	r2, [r2, #0]
 800501a:	47b0      	blx	r6
 800501c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8005020:	f003 0306 	and.w	r3, r3, #6
 8005024:	2b06      	cmp	r3, #6
 8005026:	bf09      	itett	eq
 8005028:	2001      	moveq	r0, #1
 800502a:	4620      	movne	r0, r4
 800502c:	9b00      	ldreq	r3, [sp, #0]
 800502e:	602b      	streq	r3, [r5, #0]
 8005030:	b004      	add	sp, #16
 8005032:	bd70      	pop	{r4, r5, r6, pc}

08005034 <_ZNK10__cxxabiv117__class_type_info20__do_find_public_srcEiPKvPKS0_S2_>:
 8005034:	9800      	ldr	r0, [sp, #0]
 8005036:	4290      	cmp	r0, r2
 8005038:	bf0c      	ite	eq
 800503a:	2006      	moveq	r0, #6
 800503c:	2001      	movne	r0, #1
 800503e:	4770      	bx	lr

08005040 <_ZN10__cxxabiv117__class_type_infoD1Ev>:
 8005040:	b510      	push	{r4, lr}
 8005042:	4604      	mov	r4, r0
 8005044:	4b02      	ldr	r3, [pc, #8]	; (8005050 <_ZN10__cxxabiv117__class_type_infoD1Ev+0x10>)
 8005046:	6003      	str	r3, [r0, #0]
 8005048:	f000 f84b 	bl	80050e2 <_ZNSt9type_infoD1Ev>
 800504c:	4620      	mov	r0, r4
 800504e:	bd10      	pop	{r4, pc}
 8005050:	08006748 	.word	0x08006748

08005054 <_ZN10__cxxabiv117__class_type_infoD0Ev>:
 8005054:	b510      	push	{r4, lr}
 8005056:	4604      	mov	r4, r0
 8005058:	f7ff fff2 	bl	8005040 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 800505c:	4620      	mov	r0, r4
 800505e:	2108      	movs	r1, #8
 8005060:	f7ff fe90 	bl	8004d84 <_ZdlPvj>
 8005064:	4620      	mov	r0, r4
 8005066:	bd10      	pop	{r4, pc}

08005068 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>:
 8005068:	b538      	push	{r3, r4, r5, lr}
 800506a:	4615      	mov	r5, r2
 800506c:	461c      	mov	r4, r3
 800506e:	f000 f83b 	bl	80050e8 <_ZNKSt9type_infoeqERKS_>
 8005072:	b120      	cbz	r0, 800507e <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE+0x16>
 8005074:	2308      	movs	r3, #8
 8005076:	60e3      	str	r3, [r4, #12]
 8005078:	2306      	movs	r3, #6
 800507a:	6025      	str	r5, [r4, #0]
 800507c:	7123      	strb	r3, [r4, #4]
 800507e:	bd38      	pop	{r3, r4, r5, pc}

08005080 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj>:
 8005080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005084:	4605      	mov	r5, r0
 8005086:	460c      	mov	r4, r1
 8005088:	4616      	mov	r6, r2
 800508a:	461f      	mov	r7, r3
 800508c:	f000 f82c 	bl	80050e8 <_ZNKSt9type_infoeqERKS_>
 8005090:	b948      	cbnz	r0, 80050a6 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 8005092:	2f03      	cmp	r7, #3
 8005094:	d807      	bhi.n	80050a6 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 8005096:	6823      	ldr	r3, [r4, #0]
 8005098:	4632      	mov	r2, r6
 800509a:	4629      	mov	r1, r5
 800509c:	4620      	mov	r0, r4
 800509e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80050a2:	695b      	ldr	r3, [r3, #20]
 80050a4:	4718      	bx	r3
 80050a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080050aa <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE>:
 80050aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050ae:	9e06      	ldr	r6, [sp, #24]
 80050b0:	4698      	mov	r8, r3
 80050b2:	9b08      	ldr	r3, [sp, #32]
 80050b4:	4607      	mov	r7, r0
 80050b6:	429e      	cmp	r6, r3
 80050b8:	4615      	mov	r5, r2
 80050ba:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80050bc:	d103      	bne.n	80050c6 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x1c>
 80050be:	9907      	ldr	r1, [sp, #28]
 80050c0:	f000 f812 	bl	80050e8 <_ZNKSt9type_infoeqERKS_>
 80050c4:	b958      	cbnz	r0, 80050de <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x34>
 80050c6:	4641      	mov	r1, r8
 80050c8:	4638      	mov	r0, r7
 80050ca:	f000 f80d 	bl	80050e8 <_ZNKSt9type_infoeqERKS_>
 80050ce:	b118      	cbz	r0, 80050d8 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x2e>
 80050d0:	2301      	movs	r3, #1
 80050d2:	6026      	str	r6, [r4, #0]
 80050d4:	7125      	strb	r5, [r4, #4]
 80050d6:	71a3      	strb	r3, [r4, #6]
 80050d8:	2000      	movs	r0, #0
 80050da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050de:	7165      	strb	r5, [r4, #5]
 80050e0:	e7fa      	b.n	80050d8 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x2e>

080050e2 <_ZNSt9type_infoD1Ev>:
 80050e2:	4770      	bx	lr

080050e4 <_ZNKSt9type_info14__is_pointer_pEv>:
 80050e4:	2000      	movs	r0, #0
 80050e6:	4770      	bx	lr

080050e8 <_ZNKSt9type_infoeqERKS_>:
 80050e8:	4281      	cmp	r1, r0
 80050ea:	b508      	push	{r3, lr}
 80050ec:	d00e      	beq.n	800510c <_ZNKSt9type_infoeqERKS_+0x24>
 80050ee:	6840      	ldr	r0, [r0, #4]
 80050f0:	7803      	ldrb	r3, [r0, #0]
 80050f2:	2b2a      	cmp	r3, #42	; 0x2a
 80050f4:	d00c      	beq.n	8005110 <_ZNKSt9type_infoeqERKS_+0x28>
 80050f6:	6849      	ldr	r1, [r1, #4]
 80050f8:	780b      	ldrb	r3, [r1, #0]
 80050fa:	2b2a      	cmp	r3, #42	; 0x2a
 80050fc:	bf08      	it	eq
 80050fe:	3101      	addeq	r1, #1
 8005100:	f7fb f824 	bl	800014c <strcmp>
 8005104:	fab0 f080 	clz	r0, r0
 8005108:	0940      	lsrs	r0, r0, #5
 800510a:	bd08      	pop	{r3, pc}
 800510c:	2001      	movs	r0, #1
 800510e:	bd08      	pop	{r3, pc}
 8005110:	2000      	movs	r0, #0
 8005112:	bd08      	pop	{r3, pc}

08005114 <cosf>:
 8005114:	b507      	push	{r0, r1, r2, lr}
 8005116:	4a18      	ldr	r2, [pc, #96]	; (8005178 <cosf+0x64>)
 8005118:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800511c:	4293      	cmp	r3, r2
 800511e:	4601      	mov	r1, r0
 8005120:	dc03      	bgt.n	800512a <cosf+0x16>
 8005122:	2100      	movs	r1, #0
 8005124:	f000 fa54 	bl	80055d0 <__kernel_cosf>
 8005128:	e004      	b.n	8005134 <cosf+0x20>
 800512a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800512e:	db04      	blt.n	800513a <cosf+0x26>
 8005130:	f7fb fc34 	bl	800099c <__aeabi_fsub>
 8005134:	b003      	add	sp, #12
 8005136:	f85d fb04 	ldr.w	pc, [sp], #4
 800513a:	4669      	mov	r1, sp
 800513c:	f000 f89e 	bl	800527c <__ieee754_rem_pio2f>
 8005140:	f000 0203 	and.w	r2, r0, #3
 8005144:	2a01      	cmp	r2, #1
 8005146:	d005      	beq.n	8005154 <cosf+0x40>
 8005148:	2a02      	cmp	r2, #2
 800514a:	d00a      	beq.n	8005162 <cosf+0x4e>
 800514c:	b972      	cbnz	r2, 800516c <cosf+0x58>
 800514e:	9901      	ldr	r1, [sp, #4]
 8005150:	9800      	ldr	r0, [sp, #0]
 8005152:	e7e7      	b.n	8005124 <cosf+0x10>
 8005154:	9901      	ldr	r1, [sp, #4]
 8005156:	9800      	ldr	r0, [sp, #0]
 8005158:	f000 fd5c 	bl	8005c14 <__kernel_sinf>
 800515c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8005160:	e7e8      	b.n	8005134 <cosf+0x20>
 8005162:	9901      	ldr	r1, [sp, #4]
 8005164:	9800      	ldr	r0, [sp, #0]
 8005166:	f000 fa33 	bl	80055d0 <__kernel_cosf>
 800516a:	e7f7      	b.n	800515c <cosf+0x48>
 800516c:	2201      	movs	r2, #1
 800516e:	9901      	ldr	r1, [sp, #4]
 8005170:	9800      	ldr	r0, [sp, #0]
 8005172:	f000 fd4f 	bl	8005c14 <__kernel_sinf>
 8005176:	e7dd      	b.n	8005134 <cosf+0x20>
 8005178:	3f490fd8 	.word	0x3f490fd8

0800517c <sinf>:
 800517c:	b507      	push	{r0, r1, r2, lr}
 800517e:	4a19      	ldr	r2, [pc, #100]	; (80051e4 <sinf+0x68>)
 8005180:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8005184:	4293      	cmp	r3, r2
 8005186:	4601      	mov	r1, r0
 8005188:	dc04      	bgt.n	8005194 <sinf+0x18>
 800518a:	2200      	movs	r2, #0
 800518c:	2100      	movs	r1, #0
 800518e:	f000 fd41 	bl	8005c14 <__kernel_sinf>
 8005192:	e004      	b.n	800519e <sinf+0x22>
 8005194:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8005198:	db04      	blt.n	80051a4 <sinf+0x28>
 800519a:	f7fb fbff 	bl	800099c <__aeabi_fsub>
 800519e:	b003      	add	sp, #12
 80051a0:	f85d fb04 	ldr.w	pc, [sp], #4
 80051a4:	4669      	mov	r1, sp
 80051a6:	f000 f869 	bl	800527c <__ieee754_rem_pio2f>
 80051aa:	f000 0003 	and.w	r0, r0, #3
 80051ae:	2801      	cmp	r0, #1
 80051b0:	d006      	beq.n	80051c0 <sinf+0x44>
 80051b2:	2802      	cmp	r0, #2
 80051b4:	d009      	beq.n	80051ca <sinf+0x4e>
 80051b6:	b980      	cbnz	r0, 80051da <sinf+0x5e>
 80051b8:	2201      	movs	r2, #1
 80051ba:	9901      	ldr	r1, [sp, #4]
 80051bc:	9800      	ldr	r0, [sp, #0]
 80051be:	e7e6      	b.n	800518e <sinf+0x12>
 80051c0:	9901      	ldr	r1, [sp, #4]
 80051c2:	9800      	ldr	r0, [sp, #0]
 80051c4:	f000 fa04 	bl	80055d0 <__kernel_cosf>
 80051c8:	e7e9      	b.n	800519e <sinf+0x22>
 80051ca:	2201      	movs	r2, #1
 80051cc:	9901      	ldr	r1, [sp, #4]
 80051ce:	9800      	ldr	r0, [sp, #0]
 80051d0:	f000 fd20 	bl	8005c14 <__kernel_sinf>
 80051d4:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80051d8:	e7e1      	b.n	800519e <sinf+0x22>
 80051da:	9901      	ldr	r1, [sp, #4]
 80051dc:	9800      	ldr	r0, [sp, #0]
 80051de:	f000 f9f7 	bl	80055d0 <__kernel_cosf>
 80051e2:	e7f7      	b.n	80051d4 <sinf+0x58>
 80051e4:	3f490fd8 	.word	0x3f490fd8

080051e8 <sqrtf>:
 80051e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051ea:	b08b      	sub	sp, #44	; 0x2c
 80051ec:	4604      	mov	r4, r0
 80051ee:	f000 f99d 	bl	800552c <__ieee754_sqrtf>
 80051f2:	4b20      	ldr	r3, [pc, #128]	; (8005274 <sqrtf+0x8c>)
 80051f4:	4606      	mov	r6, r0
 80051f6:	f993 5000 	ldrsb.w	r5, [r3]
 80051fa:	1c6b      	adds	r3, r5, #1
 80051fc:	d02a      	beq.n	8005254 <sqrtf+0x6c>
 80051fe:	4621      	mov	r1, r4
 8005200:	4620      	mov	r0, r4
 8005202:	f7fb fe9b 	bl	8000f3c <__aeabi_fcmpun>
 8005206:	4607      	mov	r7, r0
 8005208:	bb20      	cbnz	r0, 8005254 <sqrtf+0x6c>
 800520a:	2100      	movs	r1, #0
 800520c:	4620      	mov	r0, r4
 800520e:	f7fb fe6d 	bl	8000eec <__aeabi_fcmplt>
 8005212:	b1f8      	cbz	r0, 8005254 <sqrtf+0x6c>
 8005214:	2301      	movs	r3, #1
 8005216:	9300      	str	r3, [sp, #0]
 8005218:	4b17      	ldr	r3, [pc, #92]	; (8005278 <sqrtf+0x90>)
 800521a:	4620      	mov	r0, r4
 800521c:	9301      	str	r3, [sp, #4]
 800521e:	9708      	str	r7, [sp, #32]
 8005220:	f7fb f902 	bl	8000428 <__aeabi_f2d>
 8005224:	2200      	movs	r2, #0
 8005226:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800522a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800522e:	2300      	movs	r3, #0
 8005230:	b99d      	cbnz	r5, 800525a <sqrtf+0x72>
 8005232:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005236:	4668      	mov	r0, sp
 8005238:	f000 fd62 	bl	8005d00 <matherr>
 800523c:	b1a8      	cbz	r0, 800526a <sqrtf+0x82>
 800523e:	9b08      	ldr	r3, [sp, #32]
 8005240:	b11b      	cbz	r3, 800524a <sqrtf+0x62>
 8005242:	f000 fdfd 	bl	8005e40 <__errno>
 8005246:	9b08      	ldr	r3, [sp, #32]
 8005248:	6003      	str	r3, [r0, #0]
 800524a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800524e:	f7fb fb51 	bl	80008f4 <__aeabi_d2f>
 8005252:	4606      	mov	r6, r0
 8005254:	4630      	mov	r0, r6
 8005256:	b00b      	add	sp, #44	; 0x2c
 8005258:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800525a:	4610      	mov	r0, r2
 800525c:	4619      	mov	r1, r3
 800525e:	f7fb fa61 	bl	8000724 <__aeabi_ddiv>
 8005262:	2d02      	cmp	r5, #2
 8005264:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005268:	d1e5      	bne.n	8005236 <sqrtf+0x4e>
 800526a:	f000 fde9 	bl	8005e40 <__errno>
 800526e:	2321      	movs	r3, #33	; 0x21
 8005270:	6003      	str	r3, [r0, #0]
 8005272:	e7e4      	b.n	800523e <sqrtf+0x56>
 8005274:	20000014 	.word	0x20000014
 8005278:	08006781 	.word	0x08006781

0800527c <__ieee754_rem_pio2f>:
 800527c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005280:	4a9d      	ldr	r2, [pc, #628]	; (80054f8 <__ieee754_rem_pio2f+0x27c>)
 8005282:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 8005286:	4295      	cmp	r5, r2
 8005288:	b087      	sub	sp, #28
 800528a:	460c      	mov	r4, r1
 800528c:	4607      	mov	r7, r0
 800528e:	dc04      	bgt.n	800529a <__ieee754_rem_pio2f+0x1e>
 8005290:	2300      	movs	r3, #0
 8005292:	6020      	str	r0, [r4, #0]
 8005294:	604b      	str	r3, [r1, #4]
 8005296:	2600      	movs	r6, #0
 8005298:	e01a      	b.n	80052d0 <__ieee754_rem_pio2f+0x54>
 800529a:	4a98      	ldr	r2, [pc, #608]	; (80054fc <__ieee754_rem_pio2f+0x280>)
 800529c:	4295      	cmp	r5, r2
 800529e:	dc4b      	bgt.n	8005338 <__ieee754_rem_pio2f+0xbc>
 80052a0:	2800      	cmp	r0, #0
 80052a2:	4997      	ldr	r1, [pc, #604]	; (8005500 <__ieee754_rem_pio2f+0x284>)
 80052a4:	f025 050f 	bic.w	r5, r5, #15
 80052a8:	4e96      	ldr	r6, [pc, #600]	; (8005504 <__ieee754_rem_pio2f+0x288>)
 80052aa:	dd23      	ble.n	80052f4 <__ieee754_rem_pio2f+0x78>
 80052ac:	f7fb fb76 	bl	800099c <__aeabi_fsub>
 80052b0:	42b5      	cmp	r5, r6
 80052b2:	4607      	mov	r7, r0
 80052b4:	d010      	beq.n	80052d8 <__ieee754_rem_pio2f+0x5c>
 80052b6:	4994      	ldr	r1, [pc, #592]	; (8005508 <__ieee754_rem_pio2f+0x28c>)
 80052b8:	f7fb fb70 	bl	800099c <__aeabi_fsub>
 80052bc:	4601      	mov	r1, r0
 80052be:	6020      	str	r0, [r4, #0]
 80052c0:	4638      	mov	r0, r7
 80052c2:	f7fb fb6b 	bl	800099c <__aeabi_fsub>
 80052c6:	4990      	ldr	r1, [pc, #576]	; (8005508 <__ieee754_rem_pio2f+0x28c>)
 80052c8:	f7fb fb68 	bl	800099c <__aeabi_fsub>
 80052cc:	2601      	movs	r6, #1
 80052ce:	6060      	str	r0, [r4, #4]
 80052d0:	4630      	mov	r0, r6
 80052d2:	b007      	add	sp, #28
 80052d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052d8:	498c      	ldr	r1, [pc, #560]	; (800550c <__ieee754_rem_pio2f+0x290>)
 80052da:	f7fb fb5f 	bl	800099c <__aeabi_fsub>
 80052de:	498c      	ldr	r1, [pc, #560]	; (8005510 <__ieee754_rem_pio2f+0x294>)
 80052e0:	4605      	mov	r5, r0
 80052e2:	f7fb fb5b 	bl	800099c <__aeabi_fsub>
 80052e6:	4601      	mov	r1, r0
 80052e8:	6020      	str	r0, [r4, #0]
 80052ea:	4628      	mov	r0, r5
 80052ec:	f7fb fb56 	bl	800099c <__aeabi_fsub>
 80052f0:	4987      	ldr	r1, [pc, #540]	; (8005510 <__ieee754_rem_pio2f+0x294>)
 80052f2:	e7e9      	b.n	80052c8 <__ieee754_rem_pio2f+0x4c>
 80052f4:	f7fb fb54 	bl	80009a0 <__addsf3>
 80052f8:	42b5      	cmp	r5, r6
 80052fa:	4607      	mov	r7, r0
 80052fc:	d00e      	beq.n	800531c <__ieee754_rem_pio2f+0xa0>
 80052fe:	4982      	ldr	r1, [pc, #520]	; (8005508 <__ieee754_rem_pio2f+0x28c>)
 8005300:	f7fb fb4e 	bl	80009a0 <__addsf3>
 8005304:	4601      	mov	r1, r0
 8005306:	6020      	str	r0, [r4, #0]
 8005308:	4638      	mov	r0, r7
 800530a:	f7fb fb47 	bl	800099c <__aeabi_fsub>
 800530e:	497e      	ldr	r1, [pc, #504]	; (8005508 <__ieee754_rem_pio2f+0x28c>)
 8005310:	f7fb fb46 	bl	80009a0 <__addsf3>
 8005314:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8005318:	6060      	str	r0, [r4, #4]
 800531a:	e7d9      	b.n	80052d0 <__ieee754_rem_pio2f+0x54>
 800531c:	497b      	ldr	r1, [pc, #492]	; (800550c <__ieee754_rem_pio2f+0x290>)
 800531e:	f7fb fb3f 	bl	80009a0 <__addsf3>
 8005322:	497b      	ldr	r1, [pc, #492]	; (8005510 <__ieee754_rem_pio2f+0x294>)
 8005324:	4605      	mov	r5, r0
 8005326:	f7fb fb3b 	bl	80009a0 <__addsf3>
 800532a:	4601      	mov	r1, r0
 800532c:	6020      	str	r0, [r4, #0]
 800532e:	4628      	mov	r0, r5
 8005330:	f7fb fb34 	bl	800099c <__aeabi_fsub>
 8005334:	4976      	ldr	r1, [pc, #472]	; (8005510 <__ieee754_rem_pio2f+0x294>)
 8005336:	e7eb      	b.n	8005310 <__ieee754_rem_pio2f+0x94>
 8005338:	4a76      	ldr	r2, [pc, #472]	; (8005514 <__ieee754_rem_pio2f+0x298>)
 800533a:	4295      	cmp	r5, r2
 800533c:	f300 808c 	bgt.w	8005458 <__ieee754_rem_pio2f+0x1dc>
 8005340:	f000 fce0 	bl	8005d04 <fabsf>
 8005344:	4974      	ldr	r1, [pc, #464]	; (8005518 <__ieee754_rem_pio2f+0x29c>)
 8005346:	4680      	mov	r8, r0
 8005348:	f7fb fc32 	bl	8000bb0 <__aeabi_fmul>
 800534c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005350:	f7fb fb26 	bl	80009a0 <__addsf3>
 8005354:	f7fb fe08 	bl	8000f68 <__aeabi_f2iz>
 8005358:	4606      	mov	r6, r0
 800535a:	f7fb fbd5 	bl	8000b08 <__aeabi_i2f>
 800535e:	4968      	ldr	r1, [pc, #416]	; (8005500 <__ieee754_rem_pio2f+0x284>)
 8005360:	4682      	mov	sl, r0
 8005362:	f7fb fc25 	bl	8000bb0 <__aeabi_fmul>
 8005366:	4601      	mov	r1, r0
 8005368:	4640      	mov	r0, r8
 800536a:	f7fb fb17 	bl	800099c <__aeabi_fsub>
 800536e:	4966      	ldr	r1, [pc, #408]	; (8005508 <__ieee754_rem_pio2f+0x28c>)
 8005370:	4680      	mov	r8, r0
 8005372:	4650      	mov	r0, sl
 8005374:	f7fb fc1c 	bl	8000bb0 <__aeabi_fmul>
 8005378:	2e1f      	cmp	r6, #31
 800537a:	4681      	mov	r9, r0
 800537c:	dc0c      	bgt.n	8005398 <__ieee754_rem_pio2f+0x11c>
 800537e:	4a67      	ldr	r2, [pc, #412]	; (800551c <__ieee754_rem_pio2f+0x2a0>)
 8005380:	1e71      	subs	r1, r6, #1
 8005382:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8005386:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800538a:	4293      	cmp	r3, r2
 800538c:	d004      	beq.n	8005398 <__ieee754_rem_pio2f+0x11c>
 800538e:	4649      	mov	r1, r9
 8005390:	4640      	mov	r0, r8
 8005392:	f7fb fb03 	bl	800099c <__aeabi_fsub>
 8005396:	e009      	b.n	80053ac <__ieee754_rem_pio2f+0x130>
 8005398:	4649      	mov	r1, r9
 800539a:	4640      	mov	r0, r8
 800539c:	f7fb fafe 	bl	800099c <__aeabi_fsub>
 80053a0:	15ed      	asrs	r5, r5, #23
 80053a2:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80053a6:	1aeb      	subs	r3, r5, r3
 80053a8:	2b08      	cmp	r3, #8
 80053aa:	dc01      	bgt.n	80053b0 <__ieee754_rem_pio2f+0x134>
 80053ac:	6020      	str	r0, [r4, #0]
 80053ae:	e024      	b.n	80053fa <__ieee754_rem_pio2f+0x17e>
 80053b0:	4956      	ldr	r1, [pc, #344]	; (800550c <__ieee754_rem_pio2f+0x290>)
 80053b2:	4650      	mov	r0, sl
 80053b4:	f7fb fbfc 	bl	8000bb0 <__aeabi_fmul>
 80053b8:	4681      	mov	r9, r0
 80053ba:	4601      	mov	r1, r0
 80053bc:	4640      	mov	r0, r8
 80053be:	f7fb faed 	bl	800099c <__aeabi_fsub>
 80053c2:	4601      	mov	r1, r0
 80053c4:	4683      	mov	fp, r0
 80053c6:	4640      	mov	r0, r8
 80053c8:	f7fb fae8 	bl	800099c <__aeabi_fsub>
 80053cc:	4649      	mov	r1, r9
 80053ce:	f7fb fae5 	bl	800099c <__aeabi_fsub>
 80053d2:	4680      	mov	r8, r0
 80053d4:	494e      	ldr	r1, [pc, #312]	; (8005510 <__ieee754_rem_pio2f+0x294>)
 80053d6:	4650      	mov	r0, sl
 80053d8:	f7fb fbea 	bl	8000bb0 <__aeabi_fmul>
 80053dc:	4641      	mov	r1, r8
 80053de:	f7fb fadd 	bl	800099c <__aeabi_fsub>
 80053e2:	4601      	mov	r1, r0
 80053e4:	4681      	mov	r9, r0
 80053e6:	4658      	mov	r0, fp
 80053e8:	f7fb fad8 	bl	800099c <__aeabi_fsub>
 80053ec:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80053f0:	1aed      	subs	r5, r5, r3
 80053f2:	2d19      	cmp	r5, #25
 80053f4:	dc15      	bgt.n	8005422 <__ieee754_rem_pio2f+0x1a6>
 80053f6:	46d8      	mov	r8, fp
 80053f8:	6020      	str	r0, [r4, #0]
 80053fa:	6825      	ldr	r5, [r4, #0]
 80053fc:	4640      	mov	r0, r8
 80053fe:	4629      	mov	r1, r5
 8005400:	f7fb facc 	bl	800099c <__aeabi_fsub>
 8005404:	4649      	mov	r1, r9
 8005406:	f7fb fac9 	bl	800099c <__aeabi_fsub>
 800540a:	2f00      	cmp	r7, #0
 800540c:	6060      	str	r0, [r4, #4]
 800540e:	f6bf af5f 	bge.w	80052d0 <__ieee754_rem_pio2f+0x54>
 8005412:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 8005416:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800541a:	6025      	str	r5, [r4, #0]
 800541c:	6060      	str	r0, [r4, #4]
 800541e:	4276      	negs	r6, r6
 8005420:	e756      	b.n	80052d0 <__ieee754_rem_pio2f+0x54>
 8005422:	493f      	ldr	r1, [pc, #252]	; (8005520 <__ieee754_rem_pio2f+0x2a4>)
 8005424:	4650      	mov	r0, sl
 8005426:	f7fb fbc3 	bl	8000bb0 <__aeabi_fmul>
 800542a:	4605      	mov	r5, r0
 800542c:	4601      	mov	r1, r0
 800542e:	4658      	mov	r0, fp
 8005430:	f7fb fab4 	bl	800099c <__aeabi_fsub>
 8005434:	4601      	mov	r1, r0
 8005436:	4680      	mov	r8, r0
 8005438:	4658      	mov	r0, fp
 800543a:	f7fb faaf 	bl	800099c <__aeabi_fsub>
 800543e:	4629      	mov	r1, r5
 8005440:	f7fb faac 	bl	800099c <__aeabi_fsub>
 8005444:	4605      	mov	r5, r0
 8005446:	4937      	ldr	r1, [pc, #220]	; (8005524 <__ieee754_rem_pio2f+0x2a8>)
 8005448:	4650      	mov	r0, sl
 800544a:	f7fb fbb1 	bl	8000bb0 <__aeabi_fmul>
 800544e:	4629      	mov	r1, r5
 8005450:	f7fb faa4 	bl	800099c <__aeabi_fsub>
 8005454:	4681      	mov	r9, r0
 8005456:	e79a      	b.n	800538e <__ieee754_rem_pio2f+0x112>
 8005458:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800545c:	db05      	blt.n	800546a <__ieee754_rem_pio2f+0x1ee>
 800545e:	4601      	mov	r1, r0
 8005460:	f7fb fa9c 	bl	800099c <__aeabi_fsub>
 8005464:	6060      	str	r0, [r4, #4]
 8005466:	6020      	str	r0, [r4, #0]
 8005468:	e715      	b.n	8005296 <__ieee754_rem_pio2f+0x1a>
 800546a:	15ee      	asrs	r6, r5, #23
 800546c:	3e86      	subs	r6, #134	; 0x86
 800546e:	eba5 55c6 	sub.w	r5, r5, r6, lsl #23
 8005472:	4628      	mov	r0, r5
 8005474:	f7fb fd78 	bl	8000f68 <__aeabi_f2iz>
 8005478:	f7fb fb46 	bl	8000b08 <__aeabi_i2f>
 800547c:	4601      	mov	r1, r0
 800547e:	9003      	str	r0, [sp, #12]
 8005480:	4628      	mov	r0, r5
 8005482:	f7fb fa8b 	bl	800099c <__aeabi_fsub>
 8005486:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800548a:	f7fb fb91 	bl	8000bb0 <__aeabi_fmul>
 800548e:	4680      	mov	r8, r0
 8005490:	f7fb fd6a 	bl	8000f68 <__aeabi_f2iz>
 8005494:	f7fb fb38 	bl	8000b08 <__aeabi_i2f>
 8005498:	4601      	mov	r1, r0
 800549a:	9004      	str	r0, [sp, #16]
 800549c:	4605      	mov	r5, r0
 800549e:	4640      	mov	r0, r8
 80054a0:	f7fb fa7c 	bl	800099c <__aeabi_fsub>
 80054a4:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80054a8:	f7fb fb82 	bl	8000bb0 <__aeabi_fmul>
 80054ac:	2100      	movs	r1, #0
 80054ae:	9005      	str	r0, [sp, #20]
 80054b0:	f7fb fd12 	bl	8000ed8 <__aeabi_fcmpeq>
 80054b4:	b1e8      	cbz	r0, 80054f2 <__ieee754_rem_pio2f+0x276>
 80054b6:	2100      	movs	r1, #0
 80054b8:	4628      	mov	r0, r5
 80054ba:	f7fb fd0d 	bl	8000ed8 <__aeabi_fcmpeq>
 80054be:	2800      	cmp	r0, #0
 80054c0:	bf14      	ite	ne
 80054c2:	2301      	movne	r3, #1
 80054c4:	2302      	moveq	r3, #2
 80054c6:	4a18      	ldr	r2, [pc, #96]	; (8005528 <__ieee754_rem_pio2f+0x2ac>)
 80054c8:	4621      	mov	r1, r4
 80054ca:	9201      	str	r2, [sp, #4]
 80054cc:	2202      	movs	r2, #2
 80054ce:	a803      	add	r0, sp, #12
 80054d0:	9200      	str	r2, [sp, #0]
 80054d2:	4632      	mov	r2, r6
 80054d4:	f000 f910 	bl	80056f8 <__kernel_rem_pio2f>
 80054d8:	2f00      	cmp	r7, #0
 80054da:	4606      	mov	r6, r0
 80054dc:	f6bf aef8 	bge.w	80052d0 <__ieee754_rem_pio2f+0x54>
 80054e0:	6823      	ldr	r3, [r4, #0]
 80054e2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80054e6:	6023      	str	r3, [r4, #0]
 80054e8:	6863      	ldr	r3, [r4, #4]
 80054ea:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80054ee:	6063      	str	r3, [r4, #4]
 80054f0:	e795      	b.n	800541e <__ieee754_rem_pio2f+0x1a2>
 80054f2:	2303      	movs	r3, #3
 80054f4:	e7e7      	b.n	80054c6 <__ieee754_rem_pio2f+0x24a>
 80054f6:	bf00      	nop
 80054f8:	3f490fd8 	.word	0x3f490fd8
 80054fc:	4016cbe3 	.word	0x4016cbe3
 8005500:	3fc90f80 	.word	0x3fc90f80
 8005504:	3fc90fd0 	.word	0x3fc90fd0
 8005508:	37354443 	.word	0x37354443
 800550c:	37354400 	.word	0x37354400
 8005510:	2e85a308 	.word	0x2e85a308
 8005514:	43490f80 	.word	0x43490f80
 8005518:	3f22f984 	.word	0x3f22f984
 800551c:	08006788 	.word	0x08006788
 8005520:	2e85a300 	.word	0x2e85a300
 8005524:	248d3132 	.word	0x248d3132
 8005528:	08006808 	.word	0x08006808

0800552c <__ieee754_sqrtf>:
 800552c:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8005530:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8005534:	b570      	push	{r4, r5, r6, lr}
 8005536:	4603      	mov	r3, r0
 8005538:	4604      	mov	r4, r0
 800553a:	d309      	bcc.n	8005550 <__ieee754_sqrtf+0x24>
 800553c:	4601      	mov	r1, r0
 800553e:	f7fb fb37 	bl	8000bb0 <__aeabi_fmul>
 8005542:	4601      	mov	r1, r0
 8005544:	4620      	mov	r0, r4
 8005546:	f7fb fa2b 	bl	80009a0 <__addsf3>
 800554a:	4604      	mov	r4, r0
 800554c:	4620      	mov	r0, r4
 800554e:	bd70      	pop	{r4, r5, r6, pc}
 8005550:	2a00      	cmp	r2, #0
 8005552:	d0fb      	beq.n	800554c <__ieee754_sqrtf+0x20>
 8005554:	2800      	cmp	r0, #0
 8005556:	da06      	bge.n	8005566 <__ieee754_sqrtf+0x3a>
 8005558:	4601      	mov	r1, r0
 800555a:	f7fb fa1f 	bl	800099c <__aeabi_fsub>
 800555e:	4601      	mov	r1, r0
 8005560:	f7fb fbda 	bl	8000d18 <__aeabi_fdiv>
 8005564:	e7f1      	b.n	800554a <__ieee754_sqrtf+0x1e>
 8005566:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 800556a:	ea4f 54e0 	mov.w	r4, r0, asr #23
 800556e:	d204      	bcs.n	800557a <__ieee754_sqrtf+0x4e>
 8005570:	2200      	movs	r2, #0
 8005572:	0219      	lsls	r1, r3, #8
 8005574:	d529      	bpl.n	80055ca <__ieee754_sqrtf+0x9e>
 8005576:	3a01      	subs	r2, #1
 8005578:	1aa4      	subs	r4, r4, r2
 800557a:	3c7f      	subs	r4, #127	; 0x7f
 800557c:	07e2      	lsls	r2, r4, #31
 800557e:	f04f 0200 	mov.w	r2, #0
 8005582:	ea4f 0164 	mov.w	r1, r4, asr #1
 8005586:	4616      	mov	r6, r2
 8005588:	f04f 0419 	mov.w	r4, #25
 800558c:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8005590:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8005594:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005598:	bf48      	it	mi
 800559a:	005b      	lslmi	r3, r3, #1
 800559c:	005b      	lsls	r3, r3, #1
 800559e:	1835      	adds	r5, r6, r0
 80055a0:	429d      	cmp	r5, r3
 80055a2:	bfde      	ittt	le
 80055a4:	182e      	addle	r6, r5, r0
 80055a6:	1b5b      	suble	r3, r3, r5
 80055a8:	1812      	addle	r2, r2, r0
 80055aa:	3c01      	subs	r4, #1
 80055ac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80055b0:	ea4f 0050 	mov.w	r0, r0, lsr #1
 80055b4:	d1f3      	bne.n	800559e <__ieee754_sqrtf+0x72>
 80055b6:	b113      	cbz	r3, 80055be <__ieee754_sqrtf+0x92>
 80055b8:	3201      	adds	r2, #1
 80055ba:	f022 0201 	bic.w	r2, r2, #1
 80055be:	1054      	asrs	r4, r2, #1
 80055c0:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 80055c4:	eb04 54c1 	add.w	r4, r4, r1, lsl #23
 80055c8:	e7c0      	b.n	800554c <__ieee754_sqrtf+0x20>
 80055ca:	005b      	lsls	r3, r3, #1
 80055cc:	3201      	adds	r2, #1
 80055ce:	e7d0      	b.n	8005572 <__ieee754_sqrtf+0x46>

080055d0 <__kernel_cosf>:
 80055d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80055d4:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 80055d8:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 80055dc:	4606      	mov	r6, r0
 80055de:	460f      	mov	r7, r1
 80055e0:	da03      	bge.n	80055ea <__kernel_cosf+0x1a>
 80055e2:	f7fb fcc1 	bl	8000f68 <__aeabi_f2iz>
 80055e6:	2800      	cmp	r0, #0
 80055e8:	d070      	beq.n	80056cc <__kernel_cosf+0xfc>
 80055ea:	4631      	mov	r1, r6
 80055ec:	4630      	mov	r0, r6
 80055ee:	f7fb fadf 	bl	8000bb0 <__aeabi_fmul>
 80055f2:	4605      	mov	r5, r0
 80055f4:	4937      	ldr	r1, [pc, #220]	; (80056d4 <__kernel_cosf+0x104>)
 80055f6:	f7fb fadb 	bl	8000bb0 <__aeabi_fmul>
 80055fa:	4937      	ldr	r1, [pc, #220]	; (80056d8 <__kernel_cosf+0x108>)
 80055fc:	f7fb f9d0 	bl	80009a0 <__addsf3>
 8005600:	4629      	mov	r1, r5
 8005602:	f7fb fad5 	bl	8000bb0 <__aeabi_fmul>
 8005606:	4935      	ldr	r1, [pc, #212]	; (80056dc <__kernel_cosf+0x10c>)
 8005608:	f7fb f9c8 	bl	800099c <__aeabi_fsub>
 800560c:	4629      	mov	r1, r5
 800560e:	f7fb facf 	bl	8000bb0 <__aeabi_fmul>
 8005612:	4933      	ldr	r1, [pc, #204]	; (80056e0 <__kernel_cosf+0x110>)
 8005614:	f7fb f9c4 	bl	80009a0 <__addsf3>
 8005618:	4629      	mov	r1, r5
 800561a:	f7fb fac9 	bl	8000bb0 <__aeabi_fmul>
 800561e:	4931      	ldr	r1, [pc, #196]	; (80056e4 <__kernel_cosf+0x114>)
 8005620:	f7fb f9bc 	bl	800099c <__aeabi_fsub>
 8005624:	4629      	mov	r1, r5
 8005626:	f7fb fac3 	bl	8000bb0 <__aeabi_fmul>
 800562a:	492f      	ldr	r1, [pc, #188]	; (80056e8 <__kernel_cosf+0x118>)
 800562c:	f7fb f9b8 	bl	80009a0 <__addsf3>
 8005630:	4629      	mov	r1, r5
 8005632:	f7fb fabd 	bl	8000bb0 <__aeabi_fmul>
 8005636:	4b2d      	ldr	r3, [pc, #180]	; (80056ec <__kernel_cosf+0x11c>)
 8005638:	4680      	mov	r8, r0
 800563a:	429c      	cmp	r4, r3
 800563c:	dc1d      	bgt.n	800567a <__kernel_cosf+0xaa>
 800563e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005642:	4628      	mov	r0, r5
 8005644:	f7fb fab4 	bl	8000bb0 <__aeabi_fmul>
 8005648:	4641      	mov	r1, r8
 800564a:	4604      	mov	r4, r0
 800564c:	4628      	mov	r0, r5
 800564e:	f7fb faaf 	bl	8000bb0 <__aeabi_fmul>
 8005652:	4639      	mov	r1, r7
 8005654:	4605      	mov	r5, r0
 8005656:	4630      	mov	r0, r6
 8005658:	f7fb faaa 	bl	8000bb0 <__aeabi_fmul>
 800565c:	4601      	mov	r1, r0
 800565e:	4628      	mov	r0, r5
 8005660:	f7fb f99c 	bl	800099c <__aeabi_fsub>
 8005664:	4601      	mov	r1, r0
 8005666:	4620      	mov	r0, r4
 8005668:	f7fb f998 	bl	800099c <__aeabi_fsub>
 800566c:	4601      	mov	r1, r0
 800566e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8005672:	f7fb f993 	bl	800099c <__aeabi_fsub>
 8005676:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800567a:	4b1d      	ldr	r3, [pc, #116]	; (80056f0 <__kernel_cosf+0x120>)
 800567c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8005680:	429c      	cmp	r4, r3
 8005682:	bfcc      	ite	gt
 8005684:	4c1b      	ldrgt	r4, [pc, #108]	; (80056f4 <__kernel_cosf+0x124>)
 8005686:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 800568a:	4621      	mov	r1, r4
 800568c:	f7fb f986 	bl	800099c <__aeabi_fsub>
 8005690:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005694:	4681      	mov	r9, r0
 8005696:	4628      	mov	r0, r5
 8005698:	f7fb fa8a 	bl	8000bb0 <__aeabi_fmul>
 800569c:	4621      	mov	r1, r4
 800569e:	f7fb f97d 	bl	800099c <__aeabi_fsub>
 80056a2:	4641      	mov	r1, r8
 80056a4:	4604      	mov	r4, r0
 80056a6:	4628      	mov	r0, r5
 80056a8:	f7fb fa82 	bl	8000bb0 <__aeabi_fmul>
 80056ac:	4639      	mov	r1, r7
 80056ae:	4605      	mov	r5, r0
 80056b0:	4630      	mov	r0, r6
 80056b2:	f7fb fa7d 	bl	8000bb0 <__aeabi_fmul>
 80056b6:	4601      	mov	r1, r0
 80056b8:	4628      	mov	r0, r5
 80056ba:	f7fb f96f 	bl	800099c <__aeabi_fsub>
 80056be:	4601      	mov	r1, r0
 80056c0:	4620      	mov	r0, r4
 80056c2:	f7fb f96b 	bl	800099c <__aeabi_fsub>
 80056c6:	4601      	mov	r1, r0
 80056c8:	4648      	mov	r0, r9
 80056ca:	e7d2      	b.n	8005672 <__kernel_cosf+0xa2>
 80056cc:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80056d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056d4:	ad47d74e 	.word	0xad47d74e
 80056d8:	310f74f6 	.word	0x310f74f6
 80056dc:	3493f27c 	.word	0x3493f27c
 80056e0:	37d00d01 	.word	0x37d00d01
 80056e4:	3ab60b61 	.word	0x3ab60b61
 80056e8:	3d2aaaab 	.word	0x3d2aaaab
 80056ec:	3e999999 	.word	0x3e999999
 80056f0:	3f480000 	.word	0x3f480000
 80056f4:	3e900000 	.word	0x3e900000

080056f8 <__kernel_rem_pio2f>:
 80056f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056fc:	b0d9      	sub	sp, #356	; 0x164
 80056fe:	9304      	str	r3, [sp, #16]
 8005700:	9101      	str	r1, [sp, #4]
 8005702:	4bb4      	ldr	r3, [pc, #720]	; (80059d4 <__kernel_rem_pio2f+0x2dc>)
 8005704:	9962      	ldr	r1, [sp, #392]	; 0x188
 8005706:	1ed4      	subs	r4, r2, #3
 8005708:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800570c:	2500      	movs	r5, #0
 800570e:	9302      	str	r3, [sp, #8]
 8005710:	9b04      	ldr	r3, [sp, #16]
 8005712:	f04f 0b00 	mov.w	fp, #0
 8005716:	3b01      	subs	r3, #1
 8005718:	9303      	str	r3, [sp, #12]
 800571a:	2308      	movs	r3, #8
 800571c:	fb94 f4f3 	sdiv	r4, r4, r3
 8005720:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8005724:	1c66      	adds	r6, r4, #1
 8005726:	9b02      	ldr	r3, [sp, #8]
 8005728:	eba2 06c6 	sub.w	r6, r2, r6, lsl #3
 800572c:	9a03      	ldr	r2, [sp, #12]
 800572e:	9005      	str	r0, [sp, #20]
 8005730:	eb03 0802 	add.w	r8, r3, r2
 8005734:	9b63      	ldr	r3, [sp, #396]	; 0x18c
 8005736:	1aa7      	subs	r7, r4, r2
 8005738:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800573c:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
 8005740:	4545      	cmp	r5, r8
 8005742:	dd10      	ble.n	8005766 <__kernel_rem_pio2f+0x6e>
 8005744:	2500      	movs	r5, #0
 8005746:	f04f 0b00 	mov.w	fp, #0
 800574a:	f50d 7a88 	add.w	sl, sp, #272	; 0x110
 800574e:	9b02      	ldr	r3, [sp, #8]
 8005750:	429d      	cmp	r5, r3
 8005752:	dc28      	bgt.n	80057a6 <__kernel_rem_pio2f+0xae>
 8005754:	9b04      	ldr	r3, [sp, #16]
 8005756:	46d9      	mov	r9, fp
 8005758:	eb03 0805 	add.w	r8, r3, r5
 800575c:	ab1c      	add	r3, sp, #112	; 0x70
 800575e:	eb03 0888 	add.w	r8, r3, r8, lsl #2
 8005762:	2700      	movs	r7, #0
 8005764:	e018      	b.n	8005798 <__kernel_rem_pio2f+0xa0>
 8005766:	42ef      	cmn	r7, r5
 8005768:	d407      	bmi.n	800577a <__kernel_rem_pio2f+0x82>
 800576a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800576e:	f7fb f9cb 	bl	8000b08 <__aeabi_i2f>
 8005772:	f84a 0025 	str.w	r0, [sl, r5, lsl #2]
 8005776:	3501      	adds	r5, #1
 8005778:	e7e2      	b.n	8005740 <__kernel_rem_pio2f+0x48>
 800577a:	4658      	mov	r0, fp
 800577c:	e7f9      	b.n	8005772 <__kernel_rem_pio2f+0x7a>
 800577e:	9b05      	ldr	r3, [sp, #20]
 8005780:	f858 1d04 	ldr.w	r1, [r8, #-4]!
 8005784:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8005788:	f7fb fa12 	bl	8000bb0 <__aeabi_fmul>
 800578c:	4601      	mov	r1, r0
 800578e:	4648      	mov	r0, r9
 8005790:	f7fb f906 	bl	80009a0 <__addsf3>
 8005794:	4681      	mov	r9, r0
 8005796:	3701      	adds	r7, #1
 8005798:	9b03      	ldr	r3, [sp, #12]
 800579a:	429f      	cmp	r7, r3
 800579c:	ddef      	ble.n	800577e <__kernel_rem_pio2f+0x86>
 800579e:	f84a 9025 	str.w	r9, [sl, r5, lsl #2]
 80057a2:	3501      	adds	r5, #1
 80057a4:	e7d3      	b.n	800574e <__kernel_rem_pio2f+0x56>
 80057a6:	9b02      	ldr	r3, [sp, #8]
 80057a8:	aa08      	add	r2, sp, #32
 80057aa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80057ae:	9307      	str	r3, [sp, #28]
 80057b0:	9b63      	ldr	r3, [sp, #396]	; 0x18c
 80057b2:	9f02      	ldr	r7, [sp, #8]
 80057b4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80057b8:	9306      	str	r3, [sp, #24]
 80057ba:	46ba      	mov	sl, r7
 80057bc:	f04f 4887 	mov.w	r8, #1132462080	; 0x43800000
 80057c0:	ab58      	add	r3, sp, #352	; 0x160
 80057c2:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 80057c6:	f853 4c50 	ldr.w	r4, [r3, #-80]
 80057ca:	ad07      	add	r5, sp, #28
 80057cc:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 80057d0:	f1ba 0f00 	cmp.w	sl, #0
 80057d4:	dc57      	bgt.n	8005886 <__kernel_rem_pio2f+0x18e>
 80057d6:	4631      	mov	r1, r6
 80057d8:	4620      	mov	r0, r4
 80057da:	f000 fad7 	bl	8005d8c <scalbnf>
 80057de:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 80057e2:	4604      	mov	r4, r0
 80057e4:	f7fb f9e4 	bl	8000bb0 <__aeabi_fmul>
 80057e8:	f000 fa90 	bl	8005d0c <floorf>
 80057ec:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 80057f0:	f7fb f9de 	bl	8000bb0 <__aeabi_fmul>
 80057f4:	4601      	mov	r1, r0
 80057f6:	4620      	mov	r0, r4
 80057f8:	f7fb f8d0 	bl	800099c <__aeabi_fsub>
 80057fc:	4604      	mov	r4, r0
 80057fe:	f7fb fbb3 	bl	8000f68 <__aeabi_f2iz>
 8005802:	4680      	mov	r8, r0
 8005804:	f7fb f980 	bl	8000b08 <__aeabi_i2f>
 8005808:	4601      	mov	r1, r0
 800580a:	4620      	mov	r0, r4
 800580c:	f7fb f8c6 	bl	800099c <__aeabi_fsub>
 8005810:	2e00      	cmp	r6, #0
 8005812:	4604      	mov	r4, r0
 8005814:	dd55      	ble.n	80058c2 <__kernel_rem_pio2f+0x1ca>
 8005816:	1e7b      	subs	r3, r7, #1
 8005818:	aa08      	add	r2, sp, #32
 800581a:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 800581e:	f1c6 0208 	rsb	r2, r6, #8
 8005822:	fa45 f002 	asr.w	r0, r5, r2
 8005826:	4480      	add	r8, r0
 8005828:	4090      	lsls	r0, r2
 800582a:	1a2d      	subs	r5, r5, r0
 800582c:	aa08      	add	r2, sp, #32
 800582e:	f1c6 0007 	rsb	r0, r6, #7
 8005832:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
 8005836:	4105      	asrs	r5, r0
 8005838:	2d00      	cmp	r5, #0
 800583a:	dd50      	ble.n	80058de <__kernel_rem_pio2f+0x1e6>
 800583c:	2200      	movs	r2, #0
 800583e:	4691      	mov	r9, r2
 8005840:	f108 0801 	add.w	r8, r8, #1
 8005844:	4297      	cmp	r7, r2
 8005846:	f300 8085 	bgt.w	8005954 <__kernel_rem_pio2f+0x25c>
 800584a:	2e00      	cmp	r6, #0
 800584c:	dd05      	ble.n	800585a <__kernel_rem_pio2f+0x162>
 800584e:	2e01      	cmp	r6, #1
 8005850:	f000 8097 	beq.w	8005982 <__kernel_rem_pio2f+0x28a>
 8005854:	2e02      	cmp	r6, #2
 8005856:	f000 809e 	beq.w	8005996 <__kernel_rem_pio2f+0x29e>
 800585a:	2d02      	cmp	r5, #2
 800585c:	d13f      	bne.n	80058de <__kernel_rem_pio2f+0x1e6>
 800585e:	4621      	mov	r1, r4
 8005860:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8005864:	f7fb f89a 	bl	800099c <__aeabi_fsub>
 8005868:	4604      	mov	r4, r0
 800586a:	f1b9 0f00 	cmp.w	r9, #0
 800586e:	d036      	beq.n	80058de <__kernel_rem_pio2f+0x1e6>
 8005870:	4631      	mov	r1, r6
 8005872:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8005876:	f000 fa89 	bl	8005d8c <scalbnf>
 800587a:	4601      	mov	r1, r0
 800587c:	4620      	mov	r0, r4
 800587e:	f7fb f88d 	bl	800099c <__aeabi_fsub>
 8005882:	4604      	mov	r4, r0
 8005884:	e02b      	b.n	80058de <__kernel_rem_pio2f+0x1e6>
 8005886:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800588a:	4620      	mov	r0, r4
 800588c:	f7fb f990 	bl	8000bb0 <__aeabi_fmul>
 8005890:	f7fb fb6a 	bl	8000f68 <__aeabi_f2iz>
 8005894:	f7fb f938 	bl	8000b08 <__aeabi_i2f>
 8005898:	4641      	mov	r1, r8
 800589a:	4683      	mov	fp, r0
 800589c:	f7fb f988 	bl	8000bb0 <__aeabi_fmul>
 80058a0:	4601      	mov	r1, r0
 80058a2:	4620      	mov	r0, r4
 80058a4:	f7fb f87a 	bl	800099c <__aeabi_fsub>
 80058a8:	f7fb fb5e 	bl	8000f68 <__aeabi_f2iz>
 80058ac:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80058b0:	f845 0f04 	str.w	r0, [r5, #4]!
 80058b4:	f859 102a 	ldr.w	r1, [r9, sl, lsl #2]
 80058b8:	4658      	mov	r0, fp
 80058ba:	f7fb f871 	bl	80009a0 <__addsf3>
 80058be:	4604      	mov	r4, r0
 80058c0:	e786      	b.n	80057d0 <__kernel_rem_pio2f+0xd8>
 80058c2:	d105      	bne.n	80058d0 <__kernel_rem_pio2f+0x1d8>
 80058c4:	1e7b      	subs	r3, r7, #1
 80058c6:	aa08      	add	r2, sp, #32
 80058c8:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 80058cc:	122d      	asrs	r5, r5, #8
 80058ce:	e7b3      	b.n	8005838 <__kernel_rem_pio2f+0x140>
 80058d0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80058d4:	f7fb fb1e 	bl	8000f14 <__aeabi_fcmpge>
 80058d8:	2800      	cmp	r0, #0
 80058da:	d139      	bne.n	8005950 <__kernel_rem_pio2f+0x258>
 80058dc:	4605      	mov	r5, r0
 80058de:	2100      	movs	r1, #0
 80058e0:	4620      	mov	r0, r4
 80058e2:	f7fb faf9 	bl	8000ed8 <__aeabi_fcmpeq>
 80058e6:	2800      	cmp	r0, #0
 80058e8:	f000 8098 	beq.w	8005a1c <__kernel_rem_pio2f+0x324>
 80058ec:	1e7c      	subs	r4, r7, #1
 80058ee:	4623      	mov	r3, r4
 80058f0:	2200      	movs	r2, #0
 80058f2:	9902      	ldr	r1, [sp, #8]
 80058f4:	428b      	cmp	r3, r1
 80058f6:	da55      	bge.n	80059a4 <__kernel_rem_pio2f+0x2ac>
 80058f8:	2a00      	cmp	r2, #0
 80058fa:	d16e      	bne.n	80059da <__kernel_rem_pio2f+0x2e2>
 80058fc:	2301      	movs	r3, #1
 80058fe:	f06f 0103 	mvn.w	r1, #3
 8005902:	fb01 f203 	mul.w	r2, r1, r3
 8005906:	9807      	ldr	r0, [sp, #28]
 8005908:	5882      	ldr	r2, [r0, r2]
 800590a:	2a00      	cmp	r2, #0
 800590c:	d050      	beq.n	80059b0 <__kernel_rem_pio2f+0x2b8>
 800590e:	f06f 0803 	mvn.w	r8, #3
 8005912:	9a04      	ldr	r2, [sp, #16]
 8005914:	1c7d      	adds	r5, r7, #1
 8005916:	19d4      	adds	r4, r2, r7
 8005918:	aa58      	add	r2, sp, #352	; 0x160
 800591a:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800591e:	3cf4      	subs	r4, #244	; 0xf4
 8005920:	441f      	add	r7, r3
 8005922:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 8005926:	42bd      	cmp	r5, r7
 8005928:	f73f af47 	bgt.w	80057ba <__kernel_rem_pio2f+0xc2>
 800592c:	9b06      	ldr	r3, [sp, #24]
 800592e:	f04f 0a00 	mov.w	sl, #0
 8005932:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005936:	f7fb f8e7 	bl	8000b08 <__aeabi_i2f>
 800593a:	f04f 0b00 	mov.w	fp, #0
 800593e:	f844 0f04 	str.w	r0, [r4, #4]!
 8005942:	9b03      	ldr	r3, [sp, #12]
 8005944:	459a      	cmp	sl, r3
 8005946:	dd35      	ble.n	80059b4 <__kernel_rem_pio2f+0x2bc>
 8005948:	f849 b025 	str.w	fp, [r9, r5, lsl #2]
 800594c:	3501      	adds	r5, #1
 800594e:	e7ea      	b.n	8005926 <__kernel_rem_pio2f+0x22e>
 8005950:	2502      	movs	r5, #2
 8005952:	e773      	b.n	800583c <__kernel_rem_pio2f+0x144>
 8005954:	ab08      	add	r3, sp, #32
 8005956:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800595a:	f1b9 0f00 	cmp.w	r9, #0
 800595e:	d109      	bne.n	8005974 <__kernel_rem_pio2f+0x27c>
 8005960:	b12b      	cbz	r3, 800596e <__kernel_rem_pio2f+0x276>
 8005962:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8005966:	a908      	add	r1, sp, #32
 8005968:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800596c:	2301      	movs	r3, #1
 800596e:	3201      	adds	r2, #1
 8005970:	4699      	mov	r9, r3
 8005972:	e767      	b.n	8005844 <__kernel_rem_pio2f+0x14c>
 8005974:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8005978:	a908      	add	r1, sp, #32
 800597a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800597e:	464b      	mov	r3, r9
 8005980:	e7f5      	b.n	800596e <__kernel_rem_pio2f+0x276>
 8005982:	1e7a      	subs	r2, r7, #1
 8005984:	ab08      	add	r3, sp, #32
 8005986:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800598a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800598e:	a908      	add	r1, sp, #32
 8005990:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8005994:	e761      	b.n	800585a <__kernel_rem_pio2f+0x162>
 8005996:	1e7a      	subs	r2, r7, #1
 8005998:	ab08      	add	r3, sp, #32
 800599a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800599e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80059a2:	e7f4      	b.n	800598e <__kernel_rem_pio2f+0x296>
 80059a4:	a908      	add	r1, sp, #32
 80059a6:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80059aa:	3b01      	subs	r3, #1
 80059ac:	430a      	orrs	r2, r1
 80059ae:	e7a0      	b.n	80058f2 <__kernel_rem_pio2f+0x1fa>
 80059b0:	3301      	adds	r3, #1
 80059b2:	e7a6      	b.n	8005902 <__kernel_rem_pio2f+0x20a>
 80059b4:	fb08 f30a 	mul.w	r3, r8, sl
 80059b8:	9a05      	ldr	r2, [sp, #20]
 80059ba:	58e0      	ldr	r0, [r4, r3]
 80059bc:	f852 102a 	ldr.w	r1, [r2, sl, lsl #2]
 80059c0:	f7fb f8f6 	bl	8000bb0 <__aeabi_fmul>
 80059c4:	4601      	mov	r1, r0
 80059c6:	4658      	mov	r0, fp
 80059c8:	f7fa ffea 	bl	80009a0 <__addsf3>
 80059cc:	f10a 0a01 	add.w	sl, sl, #1
 80059d0:	4683      	mov	fp, r0
 80059d2:	e7b6      	b.n	8005942 <__kernel_rem_pio2f+0x24a>
 80059d4:	08006b4c 	.word	0x08006b4c
 80059d8:	3c01      	subs	r4, #1
 80059da:	ab08      	add	r3, sp, #32
 80059dc:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80059e0:	3e08      	subs	r6, #8
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d0f8      	beq.n	80059d8 <__kernel_rem_pio2f+0x2e0>
 80059e6:	4631      	mov	r1, r6
 80059e8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80059ec:	f000 f9ce 	bl	8005d8c <scalbnf>
 80059f0:	46a1      	mov	r9, r4
 80059f2:	4682      	mov	sl, r0
 80059f4:	f04f 576e 	mov.w	r7, #998244352	; 0x3b800000
 80059f8:	ae44      	add	r6, sp, #272	; 0x110
 80059fa:	f1b9 0f00 	cmp.w	r9, #0
 80059fe:	da3f      	bge.n	8005a80 <__kernel_rem_pio2f+0x388>
 8005a00:	2700      	movs	r7, #0
 8005a02:	f04f 0b00 	mov.w	fp, #0
 8005a06:	4b82      	ldr	r3, [pc, #520]	; (8005c10 <__kernel_rem_pio2f+0x518>)
 8005a08:	aa30      	add	r2, sp, #192	; 0xc0
 8005a0a:	ebb4 0a07 	subs.w	sl, r4, r7
 8005a0e:	d462      	bmi.n	8005ad6 <__kernel_rem_pio2f+0x3de>
 8005a10:	a944      	add	r1, sp, #272	; 0x110
 8005a12:	eb01 0a8a 	add.w	sl, r1, sl, lsl #2
 8005a16:	46d9      	mov	r9, fp
 8005a18:	2600      	movs	r6, #0
 8005a1a:	e053      	b.n	8005ac4 <__kernel_rem_pio2f+0x3cc>
 8005a1c:	4271      	negs	r1, r6
 8005a1e:	4620      	mov	r0, r4
 8005a20:	f000 f9b4 	bl	8005d8c <scalbnf>
 8005a24:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8005a28:	4604      	mov	r4, r0
 8005a2a:	f7fb fa73 	bl	8000f14 <__aeabi_fcmpge>
 8005a2e:	b1f8      	cbz	r0, 8005a70 <__kernel_rem_pio2f+0x378>
 8005a30:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 8005a34:	4620      	mov	r0, r4
 8005a36:	f7fb f8bb 	bl	8000bb0 <__aeabi_fmul>
 8005a3a:	f7fb fa95 	bl	8000f68 <__aeabi_f2iz>
 8005a3e:	f7fb f863 	bl	8000b08 <__aeabi_i2f>
 8005a42:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8005a46:	4681      	mov	r9, r0
 8005a48:	f7fb f8b2 	bl	8000bb0 <__aeabi_fmul>
 8005a4c:	4601      	mov	r1, r0
 8005a4e:	4620      	mov	r0, r4
 8005a50:	f7fa ffa4 	bl	800099c <__aeabi_fsub>
 8005a54:	f7fb fa88 	bl	8000f68 <__aeabi_f2iz>
 8005a58:	ab08      	add	r3, sp, #32
 8005a5a:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8005a5e:	4648      	mov	r0, r9
 8005a60:	f7fb fa82 	bl	8000f68 <__aeabi_f2iz>
 8005a64:	1c7c      	adds	r4, r7, #1
 8005a66:	ab08      	add	r3, sp, #32
 8005a68:	3608      	adds	r6, #8
 8005a6a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005a6e:	e7ba      	b.n	80059e6 <__kernel_rem_pio2f+0x2ee>
 8005a70:	4620      	mov	r0, r4
 8005a72:	f7fb fa79 	bl	8000f68 <__aeabi_f2iz>
 8005a76:	ab08      	add	r3, sp, #32
 8005a78:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8005a7c:	463c      	mov	r4, r7
 8005a7e:	e7b2      	b.n	80059e6 <__kernel_rem_pio2f+0x2ee>
 8005a80:	ab08      	add	r3, sp, #32
 8005a82:	f853 0029 	ldr.w	r0, [r3, r9, lsl #2]
 8005a86:	f7fb f83f 	bl	8000b08 <__aeabi_i2f>
 8005a8a:	4651      	mov	r1, sl
 8005a8c:	f7fb f890 	bl	8000bb0 <__aeabi_fmul>
 8005a90:	4639      	mov	r1, r7
 8005a92:	f846 0029 	str.w	r0, [r6, r9, lsl #2]
 8005a96:	4650      	mov	r0, sl
 8005a98:	f7fb f88a 	bl	8000bb0 <__aeabi_fmul>
 8005a9c:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8005aa0:	4682      	mov	sl, r0
 8005aa2:	e7aa      	b.n	80059fa <__kernel_rem_pio2f+0x302>
 8005aa4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005aa8:	f85a 1026 	ldr.w	r1, [sl, r6, lsl #2]
 8005aac:	9204      	str	r2, [sp, #16]
 8005aae:	9303      	str	r3, [sp, #12]
 8005ab0:	f7fb f87e 	bl	8000bb0 <__aeabi_fmul>
 8005ab4:	4601      	mov	r1, r0
 8005ab6:	4648      	mov	r0, r9
 8005ab8:	f7fa ff72 	bl	80009a0 <__addsf3>
 8005abc:	4681      	mov	r9, r0
 8005abe:	9a04      	ldr	r2, [sp, #16]
 8005ac0:	9b03      	ldr	r3, [sp, #12]
 8005ac2:	3601      	adds	r6, #1
 8005ac4:	9902      	ldr	r1, [sp, #8]
 8005ac6:	428e      	cmp	r6, r1
 8005ac8:	dc01      	bgt.n	8005ace <__kernel_rem_pio2f+0x3d6>
 8005aca:	42be      	cmp	r6, r7
 8005acc:	ddea      	ble.n	8005aa4 <__kernel_rem_pio2f+0x3ac>
 8005ace:	f842 9027 	str.w	r9, [r2, r7, lsl #2]
 8005ad2:	3701      	adds	r7, #1
 8005ad4:	e799      	b.n	8005a0a <__kernel_rem_pio2f+0x312>
 8005ad6:	9b62      	ldr	r3, [sp, #392]	; 0x188
 8005ad8:	2b03      	cmp	r3, #3
 8005ada:	d826      	bhi.n	8005b2a <__kernel_rem_pio2f+0x432>
 8005adc:	e8df f003 	tbb	[pc, r3]
 8005ae0:	2a02021c 	.word	0x2a02021c
 8005ae4:	4626      	mov	r6, r4
 8005ae6:	2000      	movs	r0, #0
 8005ae8:	af30      	add	r7, sp, #192	; 0xc0
 8005aea:	2e00      	cmp	r6, #0
 8005aec:	da40      	bge.n	8005b70 <__kernel_rem_pio2f+0x478>
 8005aee:	2d00      	cmp	r5, #0
 8005af0:	d044      	beq.n	8005b7c <__kernel_rem_pio2f+0x484>
 8005af2:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 8005af6:	9a01      	ldr	r2, [sp, #4]
 8005af8:	af58      	add	r7, sp, #352	; 0x160
 8005afa:	4601      	mov	r1, r0
 8005afc:	6013      	str	r3, [r2, #0]
 8005afe:	f857 0da0 	ldr.w	r0, [r7, #-160]!
 8005b02:	f7fa ff4b 	bl	800099c <__aeabi_fsub>
 8005b06:	2601      	movs	r6, #1
 8005b08:	42b4      	cmp	r4, r6
 8005b0a:	da39      	bge.n	8005b80 <__kernel_rem_pio2f+0x488>
 8005b0c:	b10d      	cbz	r5, 8005b12 <__kernel_rem_pio2f+0x41a>
 8005b0e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8005b12:	9b01      	ldr	r3, [sp, #4]
 8005b14:	6058      	str	r0, [r3, #4]
 8005b16:	e008      	b.n	8005b2a <__kernel_rem_pio2f+0x432>
 8005b18:	2000      	movs	r0, #0
 8005b1a:	ae30      	add	r6, sp, #192	; 0xc0
 8005b1c:	2c00      	cmp	r4, #0
 8005b1e:	da21      	bge.n	8005b64 <__kernel_rem_pio2f+0x46c>
 8005b20:	b10d      	cbz	r5, 8005b26 <__kernel_rem_pio2f+0x42e>
 8005b22:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8005b26:	9b01      	ldr	r3, [sp, #4]
 8005b28:	6018      	str	r0, [r3, #0]
 8005b2a:	f008 0007 	and.w	r0, r8, #7
 8005b2e:	b059      	add	sp, #356	; 0x164
 8005b30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b34:	f10d 0ac0 	add.w	sl, sp, #192	; 0xc0
 8005b38:	eb0a 0684 	add.w	r6, sl, r4, lsl #2
 8005b3c:	4637      	mov	r7, r6
 8005b3e:	46a1      	mov	r9, r4
 8005b40:	f1b9 0f00 	cmp.w	r9, #0
 8005b44:	dc22      	bgt.n	8005b8c <__kernel_rem_pio2f+0x494>
 8005b46:	4627      	mov	r7, r4
 8005b48:	2f01      	cmp	r7, #1
 8005b4a:	dc38      	bgt.n	8005bbe <__kernel_rem_pio2f+0x4c6>
 8005b4c:	2000      	movs	r0, #0
 8005b4e:	2c01      	cmp	r4, #1
 8005b50:	dc4c      	bgt.n	8005bec <__kernel_rem_pio2f+0x4f4>
 8005b52:	2d00      	cmp	r5, #0
 8005b54:	d150      	bne.n	8005bf8 <__kernel_rem_pio2f+0x500>
 8005b56:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8005b58:	9a01      	ldr	r2, [sp, #4]
 8005b5a:	6013      	str	r3, [r2, #0]
 8005b5c:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8005b5e:	6053      	str	r3, [r2, #4]
 8005b60:	6090      	str	r0, [r2, #8]
 8005b62:	e7e2      	b.n	8005b2a <__kernel_rem_pio2f+0x432>
 8005b64:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
 8005b68:	f7fa ff1a 	bl	80009a0 <__addsf3>
 8005b6c:	3c01      	subs	r4, #1
 8005b6e:	e7d5      	b.n	8005b1c <__kernel_rem_pio2f+0x424>
 8005b70:	f857 1026 	ldr.w	r1, [r7, r6, lsl #2]
 8005b74:	f7fa ff14 	bl	80009a0 <__addsf3>
 8005b78:	3e01      	subs	r6, #1
 8005b7a:	e7b6      	b.n	8005aea <__kernel_rem_pio2f+0x3f2>
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	e7ba      	b.n	8005af6 <__kernel_rem_pio2f+0x3fe>
 8005b80:	f857 1026 	ldr.w	r1, [r7, r6, lsl #2]
 8005b84:	f7fa ff0c 	bl	80009a0 <__addsf3>
 8005b88:	3601      	adds	r6, #1
 8005b8a:	e7bd      	b.n	8005b08 <__kernel_rem_pio2f+0x410>
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8005b92:	4619      	mov	r1, r3
 8005b94:	4610      	mov	r0, r2
 8005b96:	9303      	str	r3, [sp, #12]
 8005b98:	9202      	str	r2, [sp, #8]
 8005b9a:	f7fa ff01 	bl	80009a0 <__addsf3>
 8005b9e:	9a02      	ldr	r2, [sp, #8]
 8005ba0:	4601      	mov	r1, r0
 8005ba2:	4683      	mov	fp, r0
 8005ba4:	4610      	mov	r0, r2
 8005ba6:	f7fa fef9 	bl	800099c <__aeabi_fsub>
 8005baa:	9b03      	ldr	r3, [sp, #12]
 8005bac:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8005bb0:	4619      	mov	r1, r3
 8005bb2:	f7fa fef5 	bl	80009a0 <__addsf3>
 8005bb6:	6038      	str	r0, [r7, #0]
 8005bb8:	f847 bd04 	str.w	fp, [r7, #-4]!
 8005bbc:	e7c0      	b.n	8005b40 <__kernel_rem_pio2f+0x448>
 8005bbe:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8005bc2:	f8d6 b000 	ldr.w	fp, [r6]
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	4659      	mov	r1, fp
 8005bca:	9302      	str	r3, [sp, #8]
 8005bcc:	f7fa fee8 	bl	80009a0 <__addsf3>
 8005bd0:	9b02      	ldr	r3, [sp, #8]
 8005bd2:	4601      	mov	r1, r0
 8005bd4:	4681      	mov	r9, r0
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	f7fa fee0 	bl	800099c <__aeabi_fsub>
 8005bdc:	4659      	mov	r1, fp
 8005bde:	f7fa fedf 	bl	80009a0 <__addsf3>
 8005be2:	3f01      	subs	r7, #1
 8005be4:	6030      	str	r0, [r6, #0]
 8005be6:	f846 9d04 	str.w	r9, [r6, #-4]!
 8005bea:	e7ad      	b.n	8005b48 <__kernel_rem_pio2f+0x450>
 8005bec:	f85a 1024 	ldr.w	r1, [sl, r4, lsl #2]
 8005bf0:	f7fa fed6 	bl	80009a0 <__addsf3>
 8005bf4:	3c01      	subs	r4, #1
 8005bf6:	e7aa      	b.n	8005b4e <__kernel_rem_pio2f+0x456>
 8005bf8:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8005bfa:	9a01      	ldr	r2, [sp, #4]
 8005bfc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005c00:	6013      	str	r3, [r2, #0]
 8005c02:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8005c04:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8005c08:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005c0c:	6053      	str	r3, [r2, #4]
 8005c0e:	e7a7      	b.n	8005b60 <__kernel_rem_pio2f+0x468>
 8005c10:	08006b20 	.word	0x08006b20

08005c14 <__kernel_sinf>:
 8005c14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c18:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8005c1c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8005c20:	4604      	mov	r4, r0
 8005c22:	460f      	mov	r7, r1
 8005c24:	4691      	mov	r9, r2
 8005c26:	da03      	bge.n	8005c30 <__kernel_sinf+0x1c>
 8005c28:	f7fb f99e 	bl	8000f68 <__aeabi_f2iz>
 8005c2c:	2800      	cmp	r0, #0
 8005c2e:	d035      	beq.n	8005c9c <__kernel_sinf+0x88>
 8005c30:	4621      	mov	r1, r4
 8005c32:	4620      	mov	r0, r4
 8005c34:	f7fa ffbc 	bl	8000bb0 <__aeabi_fmul>
 8005c38:	4605      	mov	r5, r0
 8005c3a:	4601      	mov	r1, r0
 8005c3c:	4620      	mov	r0, r4
 8005c3e:	f7fa ffb7 	bl	8000bb0 <__aeabi_fmul>
 8005c42:	4929      	ldr	r1, [pc, #164]	; (8005ce8 <__kernel_sinf+0xd4>)
 8005c44:	4606      	mov	r6, r0
 8005c46:	4628      	mov	r0, r5
 8005c48:	f7fa ffb2 	bl	8000bb0 <__aeabi_fmul>
 8005c4c:	4927      	ldr	r1, [pc, #156]	; (8005cec <__kernel_sinf+0xd8>)
 8005c4e:	f7fa fea5 	bl	800099c <__aeabi_fsub>
 8005c52:	4629      	mov	r1, r5
 8005c54:	f7fa ffac 	bl	8000bb0 <__aeabi_fmul>
 8005c58:	4925      	ldr	r1, [pc, #148]	; (8005cf0 <__kernel_sinf+0xdc>)
 8005c5a:	f7fa fea1 	bl	80009a0 <__addsf3>
 8005c5e:	4629      	mov	r1, r5
 8005c60:	f7fa ffa6 	bl	8000bb0 <__aeabi_fmul>
 8005c64:	4923      	ldr	r1, [pc, #140]	; (8005cf4 <__kernel_sinf+0xe0>)
 8005c66:	f7fa fe99 	bl	800099c <__aeabi_fsub>
 8005c6a:	4629      	mov	r1, r5
 8005c6c:	f7fa ffa0 	bl	8000bb0 <__aeabi_fmul>
 8005c70:	4921      	ldr	r1, [pc, #132]	; (8005cf8 <__kernel_sinf+0xe4>)
 8005c72:	f7fa fe95 	bl	80009a0 <__addsf3>
 8005c76:	4680      	mov	r8, r0
 8005c78:	f1b9 0f00 	cmp.w	r9, #0
 8005c7c:	d111      	bne.n	8005ca2 <__kernel_sinf+0x8e>
 8005c7e:	4601      	mov	r1, r0
 8005c80:	4628      	mov	r0, r5
 8005c82:	f7fa ff95 	bl	8000bb0 <__aeabi_fmul>
 8005c86:	491d      	ldr	r1, [pc, #116]	; (8005cfc <__kernel_sinf+0xe8>)
 8005c88:	f7fa fe88 	bl	800099c <__aeabi_fsub>
 8005c8c:	4631      	mov	r1, r6
 8005c8e:	f7fa ff8f 	bl	8000bb0 <__aeabi_fmul>
 8005c92:	4601      	mov	r1, r0
 8005c94:	4620      	mov	r0, r4
 8005c96:	f7fa fe83 	bl	80009a0 <__addsf3>
 8005c9a:	4604      	mov	r4, r0
 8005c9c:	4620      	mov	r0, r4
 8005c9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ca2:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005ca6:	4638      	mov	r0, r7
 8005ca8:	f7fa ff82 	bl	8000bb0 <__aeabi_fmul>
 8005cac:	4641      	mov	r1, r8
 8005cae:	4681      	mov	r9, r0
 8005cb0:	4630      	mov	r0, r6
 8005cb2:	f7fa ff7d 	bl	8000bb0 <__aeabi_fmul>
 8005cb6:	4601      	mov	r1, r0
 8005cb8:	4648      	mov	r0, r9
 8005cba:	f7fa fe6f 	bl	800099c <__aeabi_fsub>
 8005cbe:	4629      	mov	r1, r5
 8005cc0:	f7fa ff76 	bl	8000bb0 <__aeabi_fmul>
 8005cc4:	4639      	mov	r1, r7
 8005cc6:	f7fa fe69 	bl	800099c <__aeabi_fsub>
 8005cca:	490c      	ldr	r1, [pc, #48]	; (8005cfc <__kernel_sinf+0xe8>)
 8005ccc:	4605      	mov	r5, r0
 8005cce:	4630      	mov	r0, r6
 8005cd0:	f7fa ff6e 	bl	8000bb0 <__aeabi_fmul>
 8005cd4:	4601      	mov	r1, r0
 8005cd6:	4628      	mov	r0, r5
 8005cd8:	f7fa fe62 	bl	80009a0 <__addsf3>
 8005cdc:	4601      	mov	r1, r0
 8005cde:	4620      	mov	r0, r4
 8005ce0:	f7fa fe5c 	bl	800099c <__aeabi_fsub>
 8005ce4:	e7d9      	b.n	8005c9a <__kernel_sinf+0x86>
 8005ce6:	bf00      	nop
 8005ce8:	2f2ec9d3 	.word	0x2f2ec9d3
 8005cec:	32d72f34 	.word	0x32d72f34
 8005cf0:	3638ef1b 	.word	0x3638ef1b
 8005cf4:	39500d01 	.word	0x39500d01
 8005cf8:	3c088889 	.word	0x3c088889
 8005cfc:	3e2aaaab 	.word	0x3e2aaaab

08005d00 <matherr>:
 8005d00:	2000      	movs	r0, #0
 8005d02:	4770      	bx	lr

08005d04 <fabsf>:
 8005d04:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005d08:	4770      	bx	lr
	...

08005d0c <floorf>:
 8005d0c:	b570      	push	{r4, r5, r6, lr}
 8005d0e:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8005d12:	0df5      	lsrs	r5, r6, #23
 8005d14:	3d7f      	subs	r5, #127	; 0x7f
 8005d16:	2d16      	cmp	r5, #22
 8005d18:	4601      	mov	r1, r0
 8005d1a:	4604      	mov	r4, r0
 8005d1c:	dc26      	bgt.n	8005d6c <floorf+0x60>
 8005d1e:	2d00      	cmp	r5, #0
 8005d20:	da0e      	bge.n	8005d40 <floorf+0x34>
 8005d22:	4917      	ldr	r1, [pc, #92]	; (8005d80 <floorf+0x74>)
 8005d24:	f7fa fe3c 	bl	80009a0 <__addsf3>
 8005d28:	2100      	movs	r1, #0
 8005d2a:	f7fb f8fd 	bl	8000f28 <__aeabi_fcmpgt>
 8005d2e:	b128      	cbz	r0, 8005d3c <floorf+0x30>
 8005d30:	2c00      	cmp	r4, #0
 8005d32:	da23      	bge.n	8005d7c <floorf+0x70>
 8005d34:	4b13      	ldr	r3, [pc, #76]	; (8005d84 <floorf+0x78>)
 8005d36:	2e00      	cmp	r6, #0
 8005d38:	bf18      	it	ne
 8005d3a:	461c      	movne	r4, r3
 8005d3c:	4621      	mov	r1, r4
 8005d3e:	e01b      	b.n	8005d78 <floorf+0x6c>
 8005d40:	4e11      	ldr	r6, [pc, #68]	; (8005d88 <floorf+0x7c>)
 8005d42:	412e      	asrs	r6, r5
 8005d44:	4230      	tst	r0, r6
 8005d46:	d017      	beq.n	8005d78 <floorf+0x6c>
 8005d48:	490d      	ldr	r1, [pc, #52]	; (8005d80 <floorf+0x74>)
 8005d4a:	f7fa fe29 	bl	80009a0 <__addsf3>
 8005d4e:	2100      	movs	r1, #0
 8005d50:	f7fb f8ea 	bl	8000f28 <__aeabi_fcmpgt>
 8005d54:	2800      	cmp	r0, #0
 8005d56:	d0f1      	beq.n	8005d3c <floorf+0x30>
 8005d58:	2c00      	cmp	r4, #0
 8005d5a:	bfbe      	ittt	lt
 8005d5c:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 8005d60:	fa43 f505 	asrlt.w	r5, r3, r5
 8005d64:	1964      	addlt	r4, r4, r5
 8005d66:	ea24 0406 	bic.w	r4, r4, r6
 8005d6a:	e7e7      	b.n	8005d3c <floorf+0x30>
 8005d6c:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8005d70:	d302      	bcc.n	8005d78 <floorf+0x6c>
 8005d72:	f7fa fe15 	bl	80009a0 <__addsf3>
 8005d76:	4601      	mov	r1, r0
 8005d78:	4608      	mov	r0, r1
 8005d7a:	bd70      	pop	{r4, r5, r6, pc}
 8005d7c:	2400      	movs	r4, #0
 8005d7e:	e7dd      	b.n	8005d3c <floorf+0x30>
 8005d80:	7149f2ca 	.word	0x7149f2ca
 8005d84:	bf800000 	.word	0xbf800000
 8005d88:	007fffff 	.word	0x007fffff

08005d8c <scalbnf>:
 8005d8c:	f030 4300 	bics.w	r3, r0, #2147483648	; 0x80000000
 8005d90:	b510      	push	{r4, lr}
 8005d92:	4602      	mov	r2, r0
 8005d94:	460c      	mov	r4, r1
 8005d96:	d028      	beq.n	8005dea <scalbnf+0x5e>
 8005d98:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8005d9c:	d304      	bcc.n	8005da8 <scalbnf+0x1c>
 8005d9e:	4601      	mov	r1, r0
 8005da0:	f7fa fdfe 	bl	80009a0 <__addsf3>
 8005da4:	4602      	mov	r2, r0
 8005da6:	e020      	b.n	8005dea <scalbnf+0x5e>
 8005da8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005dac:	d215      	bcs.n	8005dda <scalbnf+0x4e>
 8005dae:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 8005db2:	f7fa fefd 	bl	8000bb0 <__aeabi_fmul>
 8005db6:	4b18      	ldr	r3, [pc, #96]	; (8005e18 <scalbnf+0x8c>)
 8005db8:	4602      	mov	r2, r0
 8005dba:	429c      	cmp	r4, r3
 8005dbc:	db22      	blt.n	8005e04 <scalbnf+0x78>
 8005dbe:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8005dc2:	3b19      	subs	r3, #25
 8005dc4:	4423      	add	r3, r4
 8005dc6:	2bfe      	cmp	r3, #254	; 0xfe
 8005dc8:	dd09      	ble.n	8005dde <scalbnf+0x52>
 8005dca:	4611      	mov	r1, r2
 8005dcc:	4813      	ldr	r0, [pc, #76]	; (8005e1c <scalbnf+0x90>)
 8005dce:	f000 f829 	bl	8005e24 <copysignf>
 8005dd2:	4912      	ldr	r1, [pc, #72]	; (8005e1c <scalbnf+0x90>)
 8005dd4:	f7fa feec 	bl	8000bb0 <__aeabi_fmul>
 8005dd8:	e7e4      	b.n	8005da4 <scalbnf+0x18>
 8005dda:	0ddb      	lsrs	r3, r3, #23
 8005ddc:	e7f2      	b.n	8005dc4 <scalbnf+0x38>
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	dd05      	ble.n	8005dee <scalbnf+0x62>
 8005de2:	f020 40ff 	bic.w	r0, r0, #2139095040	; 0x7f800000
 8005de6:	ea40 52c3 	orr.w	r2, r0, r3, lsl #23
 8005dea:	4610      	mov	r0, r2
 8005dec:	bd10      	pop	{r4, pc}
 8005dee:	f113 0f16 	cmn.w	r3, #22
 8005df2:	da09      	bge.n	8005e08 <scalbnf+0x7c>
 8005df4:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005df8:	429c      	cmp	r4, r3
 8005dfa:	4611      	mov	r1, r2
 8005dfc:	dce6      	bgt.n	8005dcc <scalbnf+0x40>
 8005dfe:	4808      	ldr	r0, [pc, #32]	; (8005e20 <scalbnf+0x94>)
 8005e00:	f000 f810 	bl	8005e24 <copysignf>
 8005e04:	4906      	ldr	r1, [pc, #24]	; (8005e20 <scalbnf+0x94>)
 8005e06:	e7e5      	b.n	8005dd4 <scalbnf+0x48>
 8005e08:	3319      	adds	r3, #25
 8005e0a:	f020 40ff 	bic.w	r0, r0, #2139095040	; 0x7f800000
 8005e0e:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 8005e12:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 8005e16:	e7dd      	b.n	8005dd4 <scalbnf+0x48>
 8005e18:	ffff3cb0 	.word	0xffff3cb0
 8005e1c:	7149f2ca 	.word	0x7149f2ca
 8005e20:	0da24260 	.word	0x0da24260

08005e24 <copysignf>:
 8005e24:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8005e28:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005e2c:	4308      	orrs	r0, r1
 8005e2e:	4770      	bx	lr

08005e30 <abort>:
 8005e30:	b508      	push	{r3, lr}
 8005e32:	2006      	movs	r0, #6
 8005e34:	f000 fa96 	bl	8006364 <raise>
 8005e38:	2001      	movs	r0, #1
 8005e3a:	f000 fbed 	bl	8006618 <_exit>
	...

08005e40 <__errno>:
 8005e40:	4b01      	ldr	r3, [pc, #4]	; (8005e48 <__errno+0x8>)
 8005e42:	6818      	ldr	r0, [r3, #0]
 8005e44:	4770      	bx	lr
 8005e46:	bf00      	nop
 8005e48:	20000018 	.word	0x20000018

08005e4c <__libc_init_array>:
 8005e4c:	b570      	push	{r4, r5, r6, lr}
 8005e4e:	2500      	movs	r5, #0
 8005e50:	4e0c      	ldr	r6, [pc, #48]	; (8005e84 <__libc_init_array+0x38>)
 8005e52:	4c0d      	ldr	r4, [pc, #52]	; (8005e88 <__libc_init_array+0x3c>)
 8005e54:	1ba4      	subs	r4, r4, r6
 8005e56:	10a4      	asrs	r4, r4, #2
 8005e58:	42a5      	cmp	r5, r4
 8005e5a:	d109      	bne.n	8005e70 <__libc_init_array+0x24>
 8005e5c:	f000 fbde 	bl	800661c <_init>
 8005e60:	2500      	movs	r5, #0
 8005e62:	4e0a      	ldr	r6, [pc, #40]	; (8005e8c <__libc_init_array+0x40>)
 8005e64:	4c0a      	ldr	r4, [pc, #40]	; (8005e90 <__libc_init_array+0x44>)
 8005e66:	1ba4      	subs	r4, r4, r6
 8005e68:	10a4      	asrs	r4, r4, #2
 8005e6a:	42a5      	cmp	r5, r4
 8005e6c:	d105      	bne.n	8005e7a <__libc_init_array+0x2e>
 8005e6e:	bd70      	pop	{r4, r5, r6, pc}
 8005e70:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005e74:	4798      	blx	r3
 8005e76:	3501      	adds	r5, #1
 8005e78:	e7ee      	b.n	8005e58 <__libc_init_array+0xc>
 8005e7a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005e7e:	4798      	blx	r3
 8005e80:	3501      	adds	r5, #1
 8005e82:	e7f2      	b.n	8005e6a <__libc_init_array+0x1e>
 8005e84:	08006de4 	.word	0x08006de4
 8005e88:	08006de4 	.word	0x08006de4
 8005e8c:	08006de4 	.word	0x08006de4
 8005e90:	08006dec 	.word	0x08006dec

08005e94 <malloc>:
 8005e94:	4b02      	ldr	r3, [pc, #8]	; (8005ea0 <malloc+0xc>)
 8005e96:	4601      	mov	r1, r0
 8005e98:	6818      	ldr	r0, [r3, #0]
 8005e9a:	f000 b80b 	b.w	8005eb4 <_malloc_r>
 8005e9e:	bf00      	nop
 8005ea0:	20000018 	.word	0x20000018

08005ea4 <free>:
 8005ea4:	4b02      	ldr	r3, [pc, #8]	; (8005eb0 <free+0xc>)
 8005ea6:	4601      	mov	r1, r0
 8005ea8:	6818      	ldr	r0, [r3, #0]
 8005eaa:	f000 bacd 	b.w	8006448 <_free_r>
 8005eae:	bf00      	nop
 8005eb0:	20000018 	.word	0x20000018

08005eb4 <_malloc_r>:
 8005eb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005eb8:	f101 040b 	add.w	r4, r1, #11
 8005ebc:	2c16      	cmp	r4, #22
 8005ebe:	4681      	mov	r9, r0
 8005ec0:	d907      	bls.n	8005ed2 <_malloc_r+0x1e>
 8005ec2:	f034 0407 	bics.w	r4, r4, #7
 8005ec6:	d505      	bpl.n	8005ed4 <_malloc_r+0x20>
 8005ec8:	230c      	movs	r3, #12
 8005eca:	f8c9 3000 	str.w	r3, [r9]
 8005ece:	2600      	movs	r6, #0
 8005ed0:	e131      	b.n	8006136 <_malloc_r+0x282>
 8005ed2:	2410      	movs	r4, #16
 8005ed4:	428c      	cmp	r4, r1
 8005ed6:	d3f7      	bcc.n	8005ec8 <_malloc_r+0x14>
 8005ed8:	4648      	mov	r0, r9
 8005eda:	f000 f9ff 	bl	80062dc <__malloc_lock>
 8005ede:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8005ee2:	4d9b      	ldr	r5, [pc, #620]	; (8006150 <_malloc_r+0x29c>)
 8005ee4:	d236      	bcs.n	8005f54 <_malloc_r+0xa0>
 8005ee6:	f104 0208 	add.w	r2, r4, #8
 8005eea:	442a      	add	r2, r5
 8005eec:	6856      	ldr	r6, [r2, #4]
 8005eee:	f1a2 0108 	sub.w	r1, r2, #8
 8005ef2:	428e      	cmp	r6, r1
 8005ef4:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8005ef8:	d102      	bne.n	8005f00 <_malloc_r+0x4c>
 8005efa:	68d6      	ldr	r6, [r2, #12]
 8005efc:	42b2      	cmp	r2, r6
 8005efe:	d010      	beq.n	8005f22 <_malloc_r+0x6e>
 8005f00:	6873      	ldr	r3, [r6, #4]
 8005f02:	68f2      	ldr	r2, [r6, #12]
 8005f04:	68b1      	ldr	r1, [r6, #8]
 8005f06:	f023 0303 	bic.w	r3, r3, #3
 8005f0a:	60ca      	str	r2, [r1, #12]
 8005f0c:	4433      	add	r3, r6
 8005f0e:	6091      	str	r1, [r2, #8]
 8005f10:	685a      	ldr	r2, [r3, #4]
 8005f12:	f042 0201 	orr.w	r2, r2, #1
 8005f16:	605a      	str	r2, [r3, #4]
 8005f18:	4648      	mov	r0, r9
 8005f1a:	f000 f9e5 	bl	80062e8 <__malloc_unlock>
 8005f1e:	3608      	adds	r6, #8
 8005f20:	e109      	b.n	8006136 <_malloc_r+0x282>
 8005f22:	3302      	adds	r3, #2
 8005f24:	4a8b      	ldr	r2, [pc, #556]	; (8006154 <_malloc_r+0x2a0>)
 8005f26:	692e      	ldr	r6, [r5, #16]
 8005f28:	4611      	mov	r1, r2
 8005f2a:	4296      	cmp	r6, r2
 8005f2c:	d06d      	beq.n	800600a <_malloc_r+0x156>
 8005f2e:	6870      	ldr	r0, [r6, #4]
 8005f30:	f020 0003 	bic.w	r0, r0, #3
 8005f34:	1b07      	subs	r7, r0, r4
 8005f36:	2f0f      	cmp	r7, #15
 8005f38:	dd47      	ble.n	8005fca <_malloc_r+0x116>
 8005f3a:	1933      	adds	r3, r6, r4
 8005f3c:	f044 0401 	orr.w	r4, r4, #1
 8005f40:	6074      	str	r4, [r6, #4]
 8005f42:	616b      	str	r3, [r5, #20]
 8005f44:	612b      	str	r3, [r5, #16]
 8005f46:	60da      	str	r2, [r3, #12]
 8005f48:	609a      	str	r2, [r3, #8]
 8005f4a:	f047 0201 	orr.w	r2, r7, #1
 8005f4e:	605a      	str	r2, [r3, #4]
 8005f50:	5037      	str	r7, [r6, r0]
 8005f52:	e7e1      	b.n	8005f18 <_malloc_r+0x64>
 8005f54:	0a63      	lsrs	r3, r4, #9
 8005f56:	d02a      	beq.n	8005fae <_malloc_r+0xfa>
 8005f58:	2b04      	cmp	r3, #4
 8005f5a:	d812      	bhi.n	8005f82 <_malloc_r+0xce>
 8005f5c:	09a3      	lsrs	r3, r4, #6
 8005f5e:	3338      	adds	r3, #56	; 0x38
 8005f60:	1c5a      	adds	r2, r3, #1
 8005f62:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8005f66:	6856      	ldr	r6, [r2, #4]
 8005f68:	f1a2 0008 	sub.w	r0, r2, #8
 8005f6c:	4286      	cmp	r6, r0
 8005f6e:	d006      	beq.n	8005f7e <_malloc_r+0xca>
 8005f70:	6872      	ldr	r2, [r6, #4]
 8005f72:	f022 0203 	bic.w	r2, r2, #3
 8005f76:	1b11      	subs	r1, r2, r4
 8005f78:	290f      	cmp	r1, #15
 8005f7a:	dd1c      	ble.n	8005fb6 <_malloc_r+0x102>
 8005f7c:	3b01      	subs	r3, #1
 8005f7e:	3301      	adds	r3, #1
 8005f80:	e7d0      	b.n	8005f24 <_malloc_r+0x70>
 8005f82:	2b14      	cmp	r3, #20
 8005f84:	d801      	bhi.n	8005f8a <_malloc_r+0xd6>
 8005f86:	335b      	adds	r3, #91	; 0x5b
 8005f88:	e7ea      	b.n	8005f60 <_malloc_r+0xac>
 8005f8a:	2b54      	cmp	r3, #84	; 0x54
 8005f8c:	d802      	bhi.n	8005f94 <_malloc_r+0xe0>
 8005f8e:	0b23      	lsrs	r3, r4, #12
 8005f90:	336e      	adds	r3, #110	; 0x6e
 8005f92:	e7e5      	b.n	8005f60 <_malloc_r+0xac>
 8005f94:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8005f98:	d802      	bhi.n	8005fa0 <_malloc_r+0xec>
 8005f9a:	0be3      	lsrs	r3, r4, #15
 8005f9c:	3377      	adds	r3, #119	; 0x77
 8005f9e:	e7df      	b.n	8005f60 <_malloc_r+0xac>
 8005fa0:	f240 5254 	movw	r2, #1364	; 0x554
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d804      	bhi.n	8005fb2 <_malloc_r+0xfe>
 8005fa8:	0ca3      	lsrs	r3, r4, #18
 8005faa:	337c      	adds	r3, #124	; 0x7c
 8005fac:	e7d8      	b.n	8005f60 <_malloc_r+0xac>
 8005fae:	233f      	movs	r3, #63	; 0x3f
 8005fb0:	e7d6      	b.n	8005f60 <_malloc_r+0xac>
 8005fb2:	237e      	movs	r3, #126	; 0x7e
 8005fb4:	e7d4      	b.n	8005f60 <_malloc_r+0xac>
 8005fb6:	2900      	cmp	r1, #0
 8005fb8:	68f1      	ldr	r1, [r6, #12]
 8005fba:	db04      	blt.n	8005fc6 <_malloc_r+0x112>
 8005fbc:	68b3      	ldr	r3, [r6, #8]
 8005fbe:	60d9      	str	r1, [r3, #12]
 8005fc0:	608b      	str	r3, [r1, #8]
 8005fc2:	18b3      	adds	r3, r6, r2
 8005fc4:	e7a4      	b.n	8005f10 <_malloc_r+0x5c>
 8005fc6:	460e      	mov	r6, r1
 8005fc8:	e7d0      	b.n	8005f6c <_malloc_r+0xb8>
 8005fca:	2f00      	cmp	r7, #0
 8005fcc:	616a      	str	r2, [r5, #20]
 8005fce:	612a      	str	r2, [r5, #16]
 8005fd0:	db05      	blt.n	8005fde <_malloc_r+0x12a>
 8005fd2:	4430      	add	r0, r6
 8005fd4:	6843      	ldr	r3, [r0, #4]
 8005fd6:	f043 0301 	orr.w	r3, r3, #1
 8005fda:	6043      	str	r3, [r0, #4]
 8005fdc:	e79c      	b.n	8005f18 <_malloc_r+0x64>
 8005fde:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8005fe2:	d244      	bcs.n	800606e <_malloc_r+0x1ba>
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	08c0      	lsrs	r0, r0, #3
 8005fe8:	1087      	asrs	r7, r0, #2
 8005fea:	fa02 f707 	lsl.w	r7, r2, r7
 8005fee:	686a      	ldr	r2, [r5, #4]
 8005ff0:	3001      	adds	r0, #1
 8005ff2:	433a      	orrs	r2, r7
 8005ff4:	606a      	str	r2, [r5, #4]
 8005ff6:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8005ffa:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8005ffe:	3a08      	subs	r2, #8
 8006000:	60f2      	str	r2, [r6, #12]
 8006002:	60b7      	str	r7, [r6, #8]
 8006004:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8006008:	60fe      	str	r6, [r7, #12]
 800600a:	2001      	movs	r0, #1
 800600c:	109a      	asrs	r2, r3, #2
 800600e:	fa00 f202 	lsl.w	r2, r0, r2
 8006012:	6868      	ldr	r0, [r5, #4]
 8006014:	4282      	cmp	r2, r0
 8006016:	f200 809f 	bhi.w	8006158 <_malloc_r+0x2a4>
 800601a:	4202      	tst	r2, r0
 800601c:	d106      	bne.n	800602c <_malloc_r+0x178>
 800601e:	f023 0303 	bic.w	r3, r3, #3
 8006022:	0052      	lsls	r2, r2, #1
 8006024:	4202      	tst	r2, r0
 8006026:	f103 0304 	add.w	r3, r3, #4
 800602a:	d0fa      	beq.n	8006022 <_malloc_r+0x16e>
 800602c:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8006030:	46e0      	mov	r8, ip
 8006032:	469e      	mov	lr, r3
 8006034:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8006038:	4546      	cmp	r6, r8
 800603a:	d153      	bne.n	80060e4 <_malloc_r+0x230>
 800603c:	f10e 0e01 	add.w	lr, lr, #1
 8006040:	f01e 0f03 	tst.w	lr, #3
 8006044:	f108 0808 	add.w	r8, r8, #8
 8006048:	d1f4      	bne.n	8006034 <_malloc_r+0x180>
 800604a:	0798      	lsls	r0, r3, #30
 800604c:	d179      	bne.n	8006142 <_malloc_r+0x28e>
 800604e:	686b      	ldr	r3, [r5, #4]
 8006050:	ea23 0302 	bic.w	r3, r3, r2
 8006054:	606b      	str	r3, [r5, #4]
 8006056:	6868      	ldr	r0, [r5, #4]
 8006058:	0052      	lsls	r2, r2, #1
 800605a:	4282      	cmp	r2, r0
 800605c:	d87c      	bhi.n	8006158 <_malloc_r+0x2a4>
 800605e:	2a00      	cmp	r2, #0
 8006060:	d07a      	beq.n	8006158 <_malloc_r+0x2a4>
 8006062:	4673      	mov	r3, lr
 8006064:	4202      	tst	r2, r0
 8006066:	d1e1      	bne.n	800602c <_malloc_r+0x178>
 8006068:	3304      	adds	r3, #4
 800606a:	0052      	lsls	r2, r2, #1
 800606c:	e7fa      	b.n	8006064 <_malloc_r+0x1b0>
 800606e:	0a42      	lsrs	r2, r0, #9
 8006070:	2a04      	cmp	r2, #4
 8006072:	d815      	bhi.n	80060a0 <_malloc_r+0x1ec>
 8006074:	0982      	lsrs	r2, r0, #6
 8006076:	3238      	adds	r2, #56	; 0x38
 8006078:	1c57      	adds	r7, r2, #1
 800607a:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 800607e:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8006082:	45be      	cmp	lr, r7
 8006084:	d126      	bne.n	80060d4 <_malloc_r+0x220>
 8006086:	2001      	movs	r0, #1
 8006088:	1092      	asrs	r2, r2, #2
 800608a:	fa00 f202 	lsl.w	r2, r0, r2
 800608e:	6868      	ldr	r0, [r5, #4]
 8006090:	4310      	orrs	r0, r2
 8006092:	6068      	str	r0, [r5, #4]
 8006094:	f8c6 e00c 	str.w	lr, [r6, #12]
 8006098:	60b7      	str	r7, [r6, #8]
 800609a:	f8ce 6008 	str.w	r6, [lr, #8]
 800609e:	e7b3      	b.n	8006008 <_malloc_r+0x154>
 80060a0:	2a14      	cmp	r2, #20
 80060a2:	d801      	bhi.n	80060a8 <_malloc_r+0x1f4>
 80060a4:	325b      	adds	r2, #91	; 0x5b
 80060a6:	e7e7      	b.n	8006078 <_malloc_r+0x1c4>
 80060a8:	2a54      	cmp	r2, #84	; 0x54
 80060aa:	d802      	bhi.n	80060b2 <_malloc_r+0x1fe>
 80060ac:	0b02      	lsrs	r2, r0, #12
 80060ae:	326e      	adds	r2, #110	; 0x6e
 80060b0:	e7e2      	b.n	8006078 <_malloc_r+0x1c4>
 80060b2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80060b6:	d802      	bhi.n	80060be <_malloc_r+0x20a>
 80060b8:	0bc2      	lsrs	r2, r0, #15
 80060ba:	3277      	adds	r2, #119	; 0x77
 80060bc:	e7dc      	b.n	8006078 <_malloc_r+0x1c4>
 80060be:	f240 5754 	movw	r7, #1364	; 0x554
 80060c2:	42ba      	cmp	r2, r7
 80060c4:	bf9a      	itte	ls
 80060c6:	0c82      	lsrls	r2, r0, #18
 80060c8:	327c      	addls	r2, #124	; 0x7c
 80060ca:	227e      	movhi	r2, #126	; 0x7e
 80060cc:	e7d4      	b.n	8006078 <_malloc_r+0x1c4>
 80060ce:	68bf      	ldr	r7, [r7, #8]
 80060d0:	45be      	cmp	lr, r7
 80060d2:	d004      	beq.n	80060de <_malloc_r+0x22a>
 80060d4:	687a      	ldr	r2, [r7, #4]
 80060d6:	f022 0203 	bic.w	r2, r2, #3
 80060da:	4290      	cmp	r0, r2
 80060dc:	d3f7      	bcc.n	80060ce <_malloc_r+0x21a>
 80060de:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 80060e2:	e7d7      	b.n	8006094 <_malloc_r+0x1e0>
 80060e4:	6870      	ldr	r0, [r6, #4]
 80060e6:	68f7      	ldr	r7, [r6, #12]
 80060e8:	f020 0003 	bic.w	r0, r0, #3
 80060ec:	eba0 0a04 	sub.w	sl, r0, r4
 80060f0:	f1ba 0f0f 	cmp.w	sl, #15
 80060f4:	dd10      	ble.n	8006118 <_malloc_r+0x264>
 80060f6:	68b2      	ldr	r2, [r6, #8]
 80060f8:	1933      	adds	r3, r6, r4
 80060fa:	f044 0401 	orr.w	r4, r4, #1
 80060fe:	6074      	str	r4, [r6, #4]
 8006100:	60d7      	str	r7, [r2, #12]
 8006102:	60ba      	str	r2, [r7, #8]
 8006104:	f04a 0201 	orr.w	r2, sl, #1
 8006108:	616b      	str	r3, [r5, #20]
 800610a:	612b      	str	r3, [r5, #16]
 800610c:	60d9      	str	r1, [r3, #12]
 800610e:	6099      	str	r1, [r3, #8]
 8006110:	605a      	str	r2, [r3, #4]
 8006112:	f846 a000 	str.w	sl, [r6, r0]
 8006116:	e6ff      	b.n	8005f18 <_malloc_r+0x64>
 8006118:	f1ba 0f00 	cmp.w	sl, #0
 800611c:	db0f      	blt.n	800613e <_malloc_r+0x28a>
 800611e:	4430      	add	r0, r6
 8006120:	6843      	ldr	r3, [r0, #4]
 8006122:	f043 0301 	orr.w	r3, r3, #1
 8006126:	6043      	str	r3, [r0, #4]
 8006128:	f856 3f08 	ldr.w	r3, [r6, #8]!
 800612c:	4648      	mov	r0, r9
 800612e:	60df      	str	r7, [r3, #12]
 8006130:	60bb      	str	r3, [r7, #8]
 8006132:	f000 f8d9 	bl	80062e8 <__malloc_unlock>
 8006136:	4630      	mov	r0, r6
 8006138:	b003      	add	sp, #12
 800613a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800613e:	463e      	mov	r6, r7
 8006140:	e77a      	b.n	8006038 <_malloc_r+0x184>
 8006142:	f85c 0908 	ldr.w	r0, [ip], #-8
 8006146:	3b01      	subs	r3, #1
 8006148:	4584      	cmp	ip, r0
 800614a:	f43f af7e 	beq.w	800604a <_malloc_r+0x196>
 800614e:	e782      	b.n	8006056 <_malloc_r+0x1a2>
 8006150:	2000010c 	.word	0x2000010c
 8006154:	20000114 	.word	0x20000114
 8006158:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800615c:	f8db 6004 	ldr.w	r6, [fp, #4]
 8006160:	f026 0603 	bic.w	r6, r6, #3
 8006164:	42b4      	cmp	r4, r6
 8006166:	d803      	bhi.n	8006170 <_malloc_r+0x2bc>
 8006168:	1b33      	subs	r3, r6, r4
 800616a:	2b0f      	cmp	r3, #15
 800616c:	f300 8095 	bgt.w	800629a <_malloc_r+0x3e6>
 8006170:	4a4f      	ldr	r2, [pc, #316]	; (80062b0 <_malloc_r+0x3fc>)
 8006172:	eb0b 0306 	add.w	r3, fp, r6
 8006176:	6817      	ldr	r7, [r2, #0]
 8006178:	4a4e      	ldr	r2, [pc, #312]	; (80062b4 <_malloc_r+0x400>)
 800617a:	3710      	adds	r7, #16
 800617c:	6811      	ldr	r1, [r2, #0]
 800617e:	4427      	add	r7, r4
 8006180:	3101      	adds	r1, #1
 8006182:	d005      	beq.n	8006190 <_malloc_r+0x2dc>
 8006184:	494c      	ldr	r1, [pc, #304]	; (80062b8 <_malloc_r+0x404>)
 8006186:	3901      	subs	r1, #1
 8006188:	440f      	add	r7, r1
 800618a:	3101      	adds	r1, #1
 800618c:	4249      	negs	r1, r1
 800618e:	400f      	ands	r7, r1
 8006190:	4639      	mov	r1, r7
 8006192:	4648      	mov	r0, r9
 8006194:	9201      	str	r2, [sp, #4]
 8006196:	9300      	str	r3, [sp, #0]
 8006198:	f000 f8ac 	bl	80062f4 <_sbrk_r>
 800619c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80061a0:	4680      	mov	r8, r0
 80061a2:	d055      	beq.n	8006250 <_malloc_r+0x39c>
 80061a4:	9b00      	ldr	r3, [sp, #0]
 80061a6:	9a01      	ldr	r2, [sp, #4]
 80061a8:	4283      	cmp	r3, r0
 80061aa:	d901      	bls.n	80061b0 <_malloc_r+0x2fc>
 80061ac:	45ab      	cmp	fp, r5
 80061ae:	d14f      	bne.n	8006250 <_malloc_r+0x39c>
 80061b0:	4842      	ldr	r0, [pc, #264]	; (80062bc <_malloc_r+0x408>)
 80061b2:	4543      	cmp	r3, r8
 80061b4:	6801      	ldr	r1, [r0, #0]
 80061b6:	4682      	mov	sl, r0
 80061b8:	eb07 0e01 	add.w	lr, r7, r1
 80061bc:	f8c0 e000 	str.w	lr, [r0]
 80061c0:	493f      	ldr	r1, [pc, #252]	; (80062c0 <_malloc_r+0x40c>)
 80061c2:	d113      	bne.n	80061ec <_malloc_r+0x338>
 80061c4:	420b      	tst	r3, r1
 80061c6:	d111      	bne.n	80061ec <_malloc_r+0x338>
 80061c8:	68ab      	ldr	r3, [r5, #8]
 80061ca:	443e      	add	r6, r7
 80061cc:	f046 0601 	orr.w	r6, r6, #1
 80061d0:	605e      	str	r6, [r3, #4]
 80061d2:	4a3c      	ldr	r2, [pc, #240]	; (80062c4 <_malloc_r+0x410>)
 80061d4:	f8da 3000 	ldr.w	r3, [sl]
 80061d8:	6811      	ldr	r1, [r2, #0]
 80061da:	428b      	cmp	r3, r1
 80061dc:	bf88      	it	hi
 80061de:	6013      	strhi	r3, [r2, #0]
 80061e0:	4a39      	ldr	r2, [pc, #228]	; (80062c8 <_malloc_r+0x414>)
 80061e2:	6811      	ldr	r1, [r2, #0]
 80061e4:	428b      	cmp	r3, r1
 80061e6:	bf88      	it	hi
 80061e8:	6013      	strhi	r3, [r2, #0]
 80061ea:	e031      	b.n	8006250 <_malloc_r+0x39c>
 80061ec:	6810      	ldr	r0, [r2, #0]
 80061ee:	3001      	adds	r0, #1
 80061f0:	bf1b      	ittet	ne
 80061f2:	eba8 0303 	subne.w	r3, r8, r3
 80061f6:	4473      	addne	r3, lr
 80061f8:	f8c2 8000 	streq.w	r8, [r2]
 80061fc:	f8ca 3000 	strne.w	r3, [sl]
 8006200:	f018 0007 	ands.w	r0, r8, #7
 8006204:	bf1c      	itt	ne
 8006206:	f1c0 0008 	rsbne	r0, r0, #8
 800620a:	4480      	addne	r8, r0
 800620c:	4b2a      	ldr	r3, [pc, #168]	; (80062b8 <_malloc_r+0x404>)
 800620e:	4447      	add	r7, r8
 8006210:	4418      	add	r0, r3
 8006212:	400f      	ands	r7, r1
 8006214:	1bc7      	subs	r7, r0, r7
 8006216:	4639      	mov	r1, r7
 8006218:	4648      	mov	r0, r9
 800621a:	f000 f86b 	bl	80062f4 <_sbrk_r>
 800621e:	1c43      	adds	r3, r0, #1
 8006220:	bf04      	itt	eq
 8006222:	4640      	moveq	r0, r8
 8006224:	2700      	moveq	r7, #0
 8006226:	f8da 3000 	ldr.w	r3, [sl]
 800622a:	eba0 0008 	sub.w	r0, r0, r8
 800622e:	443b      	add	r3, r7
 8006230:	4407      	add	r7, r0
 8006232:	f047 0701 	orr.w	r7, r7, #1
 8006236:	45ab      	cmp	fp, r5
 8006238:	f8c5 8008 	str.w	r8, [r5, #8]
 800623c:	f8ca 3000 	str.w	r3, [sl]
 8006240:	f8c8 7004 	str.w	r7, [r8, #4]
 8006244:	d0c5      	beq.n	80061d2 <_malloc_r+0x31e>
 8006246:	2e0f      	cmp	r6, #15
 8006248:	d810      	bhi.n	800626c <_malloc_r+0x3b8>
 800624a:	2301      	movs	r3, #1
 800624c:	f8c8 3004 	str.w	r3, [r8, #4]
 8006250:	68ab      	ldr	r3, [r5, #8]
 8006252:	685a      	ldr	r2, [r3, #4]
 8006254:	f022 0203 	bic.w	r2, r2, #3
 8006258:	4294      	cmp	r4, r2
 800625a:	eba2 0304 	sub.w	r3, r2, r4
 800625e:	d801      	bhi.n	8006264 <_malloc_r+0x3b0>
 8006260:	2b0f      	cmp	r3, #15
 8006262:	dc1a      	bgt.n	800629a <_malloc_r+0x3e6>
 8006264:	4648      	mov	r0, r9
 8006266:	f000 f83f 	bl	80062e8 <__malloc_unlock>
 800626a:	e630      	b.n	8005ece <_malloc_r+0x1a>
 800626c:	2205      	movs	r2, #5
 800626e:	f8db 3004 	ldr.w	r3, [fp, #4]
 8006272:	3e0c      	subs	r6, #12
 8006274:	f026 0607 	bic.w	r6, r6, #7
 8006278:	f003 0301 	and.w	r3, r3, #1
 800627c:	4333      	orrs	r3, r6
 800627e:	f8cb 3004 	str.w	r3, [fp, #4]
 8006282:	2e0f      	cmp	r6, #15
 8006284:	eb0b 0306 	add.w	r3, fp, r6
 8006288:	605a      	str	r2, [r3, #4]
 800628a:	609a      	str	r2, [r3, #8]
 800628c:	d9a1      	bls.n	80061d2 <_malloc_r+0x31e>
 800628e:	f10b 0108 	add.w	r1, fp, #8
 8006292:	4648      	mov	r0, r9
 8006294:	f000 f8d8 	bl	8006448 <_free_r>
 8006298:	e79b      	b.n	80061d2 <_malloc_r+0x31e>
 800629a:	68ae      	ldr	r6, [r5, #8]
 800629c:	f044 0201 	orr.w	r2, r4, #1
 80062a0:	f043 0301 	orr.w	r3, r3, #1
 80062a4:	4434      	add	r4, r6
 80062a6:	6072      	str	r2, [r6, #4]
 80062a8:	60ac      	str	r4, [r5, #8]
 80062aa:	6063      	str	r3, [r4, #4]
 80062ac:	e634      	b.n	8005f18 <_malloc_r+0x64>
 80062ae:	bf00      	nop
 80062b0:	2000079c 	.word	0x2000079c
 80062b4:	20000514 	.word	0x20000514
 80062b8:	00001000 	.word	0x00001000
 80062bc:	2000076c 	.word	0x2000076c
 80062c0:	00000fff 	.word	0x00000fff
 80062c4:	20000794 	.word	0x20000794
 80062c8:	20000798 	.word	0x20000798

080062cc <memset>:
 80062cc:	4603      	mov	r3, r0
 80062ce:	4402      	add	r2, r0
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d100      	bne.n	80062d6 <memset+0xa>
 80062d4:	4770      	bx	lr
 80062d6:	f803 1b01 	strb.w	r1, [r3], #1
 80062da:	e7f9      	b.n	80062d0 <memset+0x4>

080062dc <__malloc_lock>:
 80062dc:	4801      	ldr	r0, [pc, #4]	; (80062e4 <__malloc_lock+0x8>)
 80062de:	f000 b96f 	b.w	80065c0 <__retarget_lock_acquire_recursive>
 80062e2:	bf00      	nop
 80062e4:	200007ac 	.word	0x200007ac

080062e8 <__malloc_unlock>:
 80062e8:	4801      	ldr	r0, [pc, #4]	; (80062f0 <__malloc_unlock+0x8>)
 80062ea:	f000 b96a 	b.w	80065c2 <__retarget_lock_release_recursive>
 80062ee:	bf00      	nop
 80062f0:	200007ac 	.word	0x200007ac

080062f4 <_sbrk_r>:
 80062f4:	b538      	push	{r3, r4, r5, lr}
 80062f6:	2300      	movs	r3, #0
 80062f8:	4c05      	ldr	r4, [pc, #20]	; (8006310 <_sbrk_r+0x1c>)
 80062fa:	4605      	mov	r5, r0
 80062fc:	4608      	mov	r0, r1
 80062fe:	6023      	str	r3, [r4, #0]
 8006300:	f000 f97c 	bl	80065fc <_sbrk>
 8006304:	1c43      	adds	r3, r0, #1
 8006306:	d102      	bne.n	800630e <_sbrk_r+0x1a>
 8006308:	6823      	ldr	r3, [r4, #0]
 800630a:	b103      	cbz	r3, 800630e <_sbrk_r+0x1a>
 800630c:	602b      	str	r3, [r5, #0]
 800630e:	bd38      	pop	{r3, r4, r5, pc}
 8006310:	200007b4 	.word	0x200007b4

08006314 <_raise_r>:
 8006314:	291f      	cmp	r1, #31
 8006316:	b538      	push	{r3, r4, r5, lr}
 8006318:	4604      	mov	r4, r0
 800631a:	460d      	mov	r5, r1
 800631c:	d904      	bls.n	8006328 <_raise_r+0x14>
 800631e:	2316      	movs	r3, #22
 8006320:	6003      	str	r3, [r0, #0]
 8006322:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006326:	bd38      	pop	{r3, r4, r5, pc}
 8006328:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800632a:	b112      	cbz	r2, 8006332 <_raise_r+0x1e>
 800632c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006330:	b94b      	cbnz	r3, 8006346 <_raise_r+0x32>
 8006332:	4620      	mov	r0, r4
 8006334:	f000 f830 	bl	8006398 <_getpid_r>
 8006338:	462a      	mov	r2, r5
 800633a:	4601      	mov	r1, r0
 800633c:	4620      	mov	r0, r4
 800633e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006342:	f000 b817 	b.w	8006374 <_kill_r>
 8006346:	2b01      	cmp	r3, #1
 8006348:	d00a      	beq.n	8006360 <_raise_r+0x4c>
 800634a:	1c59      	adds	r1, r3, #1
 800634c:	d103      	bne.n	8006356 <_raise_r+0x42>
 800634e:	2316      	movs	r3, #22
 8006350:	6003      	str	r3, [r0, #0]
 8006352:	2001      	movs	r0, #1
 8006354:	bd38      	pop	{r3, r4, r5, pc}
 8006356:	2400      	movs	r4, #0
 8006358:	4628      	mov	r0, r5
 800635a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800635e:	4798      	blx	r3
 8006360:	2000      	movs	r0, #0
 8006362:	bd38      	pop	{r3, r4, r5, pc}

08006364 <raise>:
 8006364:	4b02      	ldr	r3, [pc, #8]	; (8006370 <raise+0xc>)
 8006366:	4601      	mov	r1, r0
 8006368:	6818      	ldr	r0, [r3, #0]
 800636a:	f7ff bfd3 	b.w	8006314 <_raise_r>
 800636e:	bf00      	nop
 8006370:	20000018 	.word	0x20000018

08006374 <_kill_r>:
 8006374:	b538      	push	{r3, r4, r5, lr}
 8006376:	2300      	movs	r3, #0
 8006378:	4c06      	ldr	r4, [pc, #24]	; (8006394 <_kill_r+0x20>)
 800637a:	4605      	mov	r5, r0
 800637c:	4608      	mov	r0, r1
 800637e:	4611      	mov	r1, r2
 8006380:	6023      	str	r3, [r4, #0]
 8006382:	f000 f933 	bl	80065ec <_kill>
 8006386:	1c43      	adds	r3, r0, #1
 8006388:	d102      	bne.n	8006390 <_kill_r+0x1c>
 800638a:	6823      	ldr	r3, [r4, #0]
 800638c:	b103      	cbz	r3, 8006390 <_kill_r+0x1c>
 800638e:	602b      	str	r3, [r5, #0]
 8006390:	bd38      	pop	{r3, r4, r5, pc}
 8006392:	bf00      	nop
 8006394:	200007b4 	.word	0x200007b4

08006398 <_getpid_r>:
 8006398:	f000 b920 	b.w	80065dc <_getpid>

0800639c <_malloc_trim_r>:
 800639c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063a0:	4689      	mov	r9, r1
 80063a2:	4f25      	ldr	r7, [pc, #148]	; (8006438 <_malloc_trim_r+0x9c>)
 80063a4:	4606      	mov	r6, r0
 80063a6:	f7ff ff99 	bl	80062dc <__malloc_lock>
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8006444 <_malloc_trim_r+0xa8>
 80063b0:	685d      	ldr	r5, [r3, #4]
 80063b2:	f1a8 0411 	sub.w	r4, r8, #17
 80063b6:	f025 0503 	bic.w	r5, r5, #3
 80063ba:	eba4 0409 	sub.w	r4, r4, r9
 80063be:	442c      	add	r4, r5
 80063c0:	fbb4 f4f8 	udiv	r4, r4, r8
 80063c4:	3c01      	subs	r4, #1
 80063c6:	fb08 f404 	mul.w	r4, r8, r4
 80063ca:	4544      	cmp	r4, r8
 80063cc:	da05      	bge.n	80063da <_malloc_trim_r+0x3e>
 80063ce:	4630      	mov	r0, r6
 80063d0:	f7ff ff8a 	bl	80062e8 <__malloc_unlock>
 80063d4:	2000      	movs	r0, #0
 80063d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063da:	2100      	movs	r1, #0
 80063dc:	4630      	mov	r0, r6
 80063de:	f7ff ff89 	bl	80062f4 <_sbrk_r>
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	442b      	add	r3, r5
 80063e6:	4298      	cmp	r0, r3
 80063e8:	d1f1      	bne.n	80063ce <_malloc_trim_r+0x32>
 80063ea:	4261      	negs	r1, r4
 80063ec:	4630      	mov	r0, r6
 80063ee:	f7ff ff81 	bl	80062f4 <_sbrk_r>
 80063f2:	3001      	adds	r0, #1
 80063f4:	d110      	bne.n	8006418 <_malloc_trim_r+0x7c>
 80063f6:	2100      	movs	r1, #0
 80063f8:	4630      	mov	r0, r6
 80063fa:	f7ff ff7b 	bl	80062f4 <_sbrk_r>
 80063fe:	68ba      	ldr	r2, [r7, #8]
 8006400:	1a83      	subs	r3, r0, r2
 8006402:	2b0f      	cmp	r3, #15
 8006404:	dde3      	ble.n	80063ce <_malloc_trim_r+0x32>
 8006406:	490d      	ldr	r1, [pc, #52]	; (800643c <_malloc_trim_r+0xa0>)
 8006408:	f043 0301 	orr.w	r3, r3, #1
 800640c:	6809      	ldr	r1, [r1, #0]
 800640e:	6053      	str	r3, [r2, #4]
 8006410:	1a40      	subs	r0, r0, r1
 8006412:	490b      	ldr	r1, [pc, #44]	; (8006440 <_malloc_trim_r+0xa4>)
 8006414:	6008      	str	r0, [r1, #0]
 8006416:	e7da      	b.n	80063ce <_malloc_trim_r+0x32>
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	4a09      	ldr	r2, [pc, #36]	; (8006440 <_malloc_trim_r+0xa4>)
 800641c:	1b2d      	subs	r5, r5, r4
 800641e:	f045 0501 	orr.w	r5, r5, #1
 8006422:	605d      	str	r5, [r3, #4]
 8006424:	6813      	ldr	r3, [r2, #0]
 8006426:	4630      	mov	r0, r6
 8006428:	1b1c      	subs	r4, r3, r4
 800642a:	6014      	str	r4, [r2, #0]
 800642c:	f7ff ff5c 	bl	80062e8 <__malloc_unlock>
 8006430:	2001      	movs	r0, #1
 8006432:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006436:	bf00      	nop
 8006438:	2000010c 	.word	0x2000010c
 800643c:	20000514 	.word	0x20000514
 8006440:	2000076c 	.word	0x2000076c
 8006444:	00001000 	.word	0x00001000

08006448 <_free_r>:
 8006448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800644c:	4604      	mov	r4, r0
 800644e:	4688      	mov	r8, r1
 8006450:	2900      	cmp	r1, #0
 8006452:	f000 80ab 	beq.w	80065ac <_free_r+0x164>
 8006456:	f7ff ff41 	bl	80062dc <__malloc_lock>
 800645a:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800645e:	4d54      	ldr	r5, [pc, #336]	; (80065b0 <_free_r+0x168>)
 8006460:	f022 0001 	bic.w	r0, r2, #1
 8006464:	f1a8 0308 	sub.w	r3, r8, #8
 8006468:	181f      	adds	r7, r3, r0
 800646a:	68a9      	ldr	r1, [r5, #8]
 800646c:	687e      	ldr	r6, [r7, #4]
 800646e:	428f      	cmp	r7, r1
 8006470:	f026 0603 	bic.w	r6, r6, #3
 8006474:	f002 0201 	and.w	r2, r2, #1
 8006478:	d11b      	bne.n	80064b2 <_free_r+0x6a>
 800647a:	4430      	add	r0, r6
 800647c:	b93a      	cbnz	r2, 800648e <_free_r+0x46>
 800647e:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8006482:	1a9b      	subs	r3, r3, r2
 8006484:	6899      	ldr	r1, [r3, #8]
 8006486:	4410      	add	r0, r2
 8006488:	68da      	ldr	r2, [r3, #12]
 800648a:	60ca      	str	r2, [r1, #12]
 800648c:	6091      	str	r1, [r2, #8]
 800648e:	f040 0201 	orr.w	r2, r0, #1
 8006492:	605a      	str	r2, [r3, #4]
 8006494:	60ab      	str	r3, [r5, #8]
 8006496:	4b47      	ldr	r3, [pc, #284]	; (80065b4 <_free_r+0x16c>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4298      	cmp	r0, r3
 800649c:	d304      	bcc.n	80064a8 <_free_r+0x60>
 800649e:	4b46      	ldr	r3, [pc, #280]	; (80065b8 <_free_r+0x170>)
 80064a0:	4620      	mov	r0, r4
 80064a2:	6819      	ldr	r1, [r3, #0]
 80064a4:	f7ff ff7a 	bl	800639c <_malloc_trim_r>
 80064a8:	4620      	mov	r0, r4
 80064aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80064ae:	f7ff bf1b 	b.w	80062e8 <__malloc_unlock>
 80064b2:	607e      	str	r6, [r7, #4]
 80064b4:	2a00      	cmp	r2, #0
 80064b6:	d139      	bne.n	800652c <_free_r+0xe4>
 80064b8:	f858 1c08 	ldr.w	r1, [r8, #-8]
 80064bc:	f105 0e08 	add.w	lr, r5, #8
 80064c0:	1a5b      	subs	r3, r3, r1
 80064c2:	4408      	add	r0, r1
 80064c4:	6899      	ldr	r1, [r3, #8]
 80064c6:	4571      	cmp	r1, lr
 80064c8:	d032      	beq.n	8006530 <_free_r+0xe8>
 80064ca:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 80064ce:	f8c1 e00c 	str.w	lr, [r1, #12]
 80064d2:	f8ce 1008 	str.w	r1, [lr, #8]
 80064d6:	19b9      	adds	r1, r7, r6
 80064d8:	6849      	ldr	r1, [r1, #4]
 80064da:	07c9      	lsls	r1, r1, #31
 80064dc:	d40a      	bmi.n	80064f4 <_free_r+0xac>
 80064de:	4430      	add	r0, r6
 80064e0:	68b9      	ldr	r1, [r7, #8]
 80064e2:	bb3a      	cbnz	r2, 8006534 <_free_r+0xec>
 80064e4:	4e35      	ldr	r6, [pc, #212]	; (80065bc <_free_r+0x174>)
 80064e6:	42b1      	cmp	r1, r6
 80064e8:	d124      	bne.n	8006534 <_free_r+0xec>
 80064ea:	2201      	movs	r2, #1
 80064ec:	616b      	str	r3, [r5, #20]
 80064ee:	612b      	str	r3, [r5, #16]
 80064f0:	60d9      	str	r1, [r3, #12]
 80064f2:	6099      	str	r1, [r3, #8]
 80064f4:	f040 0101 	orr.w	r1, r0, #1
 80064f8:	6059      	str	r1, [r3, #4]
 80064fa:	5018      	str	r0, [r3, r0]
 80064fc:	2a00      	cmp	r2, #0
 80064fe:	d1d3      	bne.n	80064a8 <_free_r+0x60>
 8006500:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8006504:	d21a      	bcs.n	800653c <_free_r+0xf4>
 8006506:	2201      	movs	r2, #1
 8006508:	08c0      	lsrs	r0, r0, #3
 800650a:	1081      	asrs	r1, r0, #2
 800650c:	408a      	lsls	r2, r1
 800650e:	6869      	ldr	r1, [r5, #4]
 8006510:	3001      	adds	r0, #1
 8006512:	430a      	orrs	r2, r1
 8006514:	606a      	str	r2, [r5, #4]
 8006516:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 800651a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800651e:	3a08      	subs	r2, #8
 8006520:	60da      	str	r2, [r3, #12]
 8006522:	6099      	str	r1, [r3, #8]
 8006524:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8006528:	60cb      	str	r3, [r1, #12]
 800652a:	e7bd      	b.n	80064a8 <_free_r+0x60>
 800652c:	2200      	movs	r2, #0
 800652e:	e7d2      	b.n	80064d6 <_free_r+0x8e>
 8006530:	2201      	movs	r2, #1
 8006532:	e7d0      	b.n	80064d6 <_free_r+0x8e>
 8006534:	68fe      	ldr	r6, [r7, #12]
 8006536:	60ce      	str	r6, [r1, #12]
 8006538:	60b1      	str	r1, [r6, #8]
 800653a:	e7db      	b.n	80064f4 <_free_r+0xac>
 800653c:	0a42      	lsrs	r2, r0, #9
 800653e:	2a04      	cmp	r2, #4
 8006540:	d813      	bhi.n	800656a <_free_r+0x122>
 8006542:	0982      	lsrs	r2, r0, #6
 8006544:	3238      	adds	r2, #56	; 0x38
 8006546:	1c51      	adds	r1, r2, #1
 8006548:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800654c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8006550:	428e      	cmp	r6, r1
 8006552:	d124      	bne.n	800659e <_free_r+0x156>
 8006554:	2001      	movs	r0, #1
 8006556:	1092      	asrs	r2, r2, #2
 8006558:	fa00 f202 	lsl.w	r2, r0, r2
 800655c:	6868      	ldr	r0, [r5, #4]
 800655e:	4302      	orrs	r2, r0
 8006560:	606a      	str	r2, [r5, #4]
 8006562:	60de      	str	r6, [r3, #12]
 8006564:	6099      	str	r1, [r3, #8]
 8006566:	60b3      	str	r3, [r6, #8]
 8006568:	e7de      	b.n	8006528 <_free_r+0xe0>
 800656a:	2a14      	cmp	r2, #20
 800656c:	d801      	bhi.n	8006572 <_free_r+0x12a>
 800656e:	325b      	adds	r2, #91	; 0x5b
 8006570:	e7e9      	b.n	8006546 <_free_r+0xfe>
 8006572:	2a54      	cmp	r2, #84	; 0x54
 8006574:	d802      	bhi.n	800657c <_free_r+0x134>
 8006576:	0b02      	lsrs	r2, r0, #12
 8006578:	326e      	adds	r2, #110	; 0x6e
 800657a:	e7e4      	b.n	8006546 <_free_r+0xfe>
 800657c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8006580:	d802      	bhi.n	8006588 <_free_r+0x140>
 8006582:	0bc2      	lsrs	r2, r0, #15
 8006584:	3277      	adds	r2, #119	; 0x77
 8006586:	e7de      	b.n	8006546 <_free_r+0xfe>
 8006588:	f240 5154 	movw	r1, #1364	; 0x554
 800658c:	428a      	cmp	r2, r1
 800658e:	bf9a      	itte	ls
 8006590:	0c82      	lsrls	r2, r0, #18
 8006592:	327c      	addls	r2, #124	; 0x7c
 8006594:	227e      	movhi	r2, #126	; 0x7e
 8006596:	e7d6      	b.n	8006546 <_free_r+0xfe>
 8006598:	6889      	ldr	r1, [r1, #8]
 800659a:	428e      	cmp	r6, r1
 800659c:	d004      	beq.n	80065a8 <_free_r+0x160>
 800659e:	684a      	ldr	r2, [r1, #4]
 80065a0:	f022 0203 	bic.w	r2, r2, #3
 80065a4:	4290      	cmp	r0, r2
 80065a6:	d3f7      	bcc.n	8006598 <_free_r+0x150>
 80065a8:	68ce      	ldr	r6, [r1, #12]
 80065aa:	e7da      	b.n	8006562 <_free_r+0x11a>
 80065ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065b0:	2000010c 	.word	0x2000010c
 80065b4:	20000518 	.word	0x20000518
 80065b8:	2000079c 	.word	0x2000079c
 80065bc:	20000114 	.word	0x20000114

080065c0 <__retarget_lock_acquire_recursive>:
 80065c0:	4770      	bx	lr

080065c2 <__retarget_lock_release_recursive>:
 80065c2:	4770      	bx	lr

080065c4 <memcpy>:
 80065c4:	b510      	push	{r4, lr}
 80065c6:	1e43      	subs	r3, r0, #1
 80065c8:	440a      	add	r2, r1
 80065ca:	4291      	cmp	r1, r2
 80065cc:	d100      	bne.n	80065d0 <memcpy+0xc>
 80065ce:	bd10      	pop	{r4, pc}
 80065d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80065d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80065d8:	e7f7      	b.n	80065ca <memcpy+0x6>
	...

080065dc <_getpid>:
 80065dc:	2258      	movs	r2, #88	; 0x58
 80065de:	4b02      	ldr	r3, [pc, #8]	; (80065e8 <_getpid+0xc>)
 80065e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80065e4:	601a      	str	r2, [r3, #0]
 80065e6:	4770      	bx	lr
 80065e8:	200007b4 	.word	0x200007b4

080065ec <_kill>:
 80065ec:	2258      	movs	r2, #88	; 0x58
 80065ee:	4b02      	ldr	r3, [pc, #8]	; (80065f8 <_kill+0xc>)
 80065f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80065f4:	601a      	str	r2, [r3, #0]
 80065f6:	4770      	bx	lr
 80065f8:	200007b4 	.word	0x200007b4

080065fc <_sbrk>:
 80065fc:	4b04      	ldr	r3, [pc, #16]	; (8006610 <_sbrk+0x14>)
 80065fe:	4602      	mov	r2, r0
 8006600:	6819      	ldr	r1, [r3, #0]
 8006602:	b909      	cbnz	r1, 8006608 <_sbrk+0xc>
 8006604:	4903      	ldr	r1, [pc, #12]	; (8006614 <_sbrk+0x18>)
 8006606:	6019      	str	r1, [r3, #0]
 8006608:	6818      	ldr	r0, [r3, #0]
 800660a:	4402      	add	r2, r0
 800660c:	601a      	str	r2, [r3, #0]
 800660e:	4770      	bx	lr
 8006610:	200007a0 	.word	0x200007a0
 8006614:	200007b8 	.word	0x200007b8

08006618 <_exit>:
 8006618:	e7fe      	b.n	8006618 <_exit>
	...

0800661c <_init>:
 800661c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800661e:	bf00      	nop
 8006620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006622:	bc08      	pop	{r3}
 8006624:	469e      	mov	lr, r3
 8006626:	4770      	bx	lr

08006628 <_fini>:
 8006628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800662a:	bf00      	nop
 800662c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800662e:	bc08      	pop	{r3}
 8006630:	469e      	mov	lr, r3
 8006632:	4770      	bx	lr
