TimeQuest Timing Analyzer report for Uni_Projektas
Thu Apr 27 15:16:52 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Hold: 'CLK'
 14. Slow Model Minimum Pulse Width: 'CLK'
 15. Slow Model Minimum Pulse Width: 'ADC_DCLKA'
 16. Slow Model Minimum Pulse Width: 'ADC_CLK'
 17. Slow Model Minimum Pulse Width: 'MRAM_WRITE_DATA_CLK2'
 18. Slow Model Minimum Pulse Width: 'MRAM_WRITE_DATA_CLK4'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Output Enable Times
 24. Minimum Output Enable Times
 25. Output Disable Times
 26. Minimum Output Disable Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'CLK'
 33. Fast Model Hold: 'CLK'
 34. Fast Model Minimum Pulse Width: 'CLK'
 35. Fast Model Minimum Pulse Width: 'ADC_DCLKA'
 36. Fast Model Minimum Pulse Width: 'ADC_CLK'
 37. Fast Model Minimum Pulse Width: 'MRAM_WRITE_DATA_CLK2'
 38. Fast Model Minimum Pulse Width: 'MRAM_WRITE_DATA_CLK4'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Output Enable Times
 44. Minimum Output Enable Times
 45. Output Disable Times
 46. Minimum Output Disable Times
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Setup Transfers
 53. Hold Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Uni_Projektas.sdc ; OK     ; Thu Apr 27 15:16:52 2023 ;
+-------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                              ;
+----------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------+
; Clock Name           ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                          ;
+----------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------+
; ADC_CLK              ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_CLK }                                      ;
; ADC_DCLKA            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_DCLKA }                                    ;
; CLK                  ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                          ;
; MRAM_WRITE_DATA_CLK1 ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { this_read_adc_manager|MRAM_WRITE_DATA|sclr }   ;
; MRAM_WRITE_DATA_CLK2 ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { this_read_adc_manager|MRAM_WRITE_DATA|clk }    ;
; MRAM_WRITE_DATA_CLK3 ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { this_read_adc_manager|MRAM_WRITE_DATA|datain } ;
; MRAM_WRITE_DATA_CLK4 ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { this_read_adc_manager|MRAM_WRITE_DATA|regout } ;
+----------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------+


+------------------------------------------------+
; Slow Model Fmax Summary                        ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 89.6 MHz ; 89.6 MHz        ; CLK        ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------+
; Slow Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.250 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.499 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------+
; Slow Model Minimum Pulse Width Summary        ;
+----------------------+--------+---------------+
; Clock                ; Slack  ; End Point TNS ;
+----------------------+--------+---------------+
; CLK                  ; 6.933  ; 0.000         ;
; ADC_DCLKA            ; 10.000 ; 0.000         ;
; ADC_CLK              ; 16.000 ; 0.000         ;
; MRAM_WRITE_DATA_CLK2 ; 48.758 ; 0.000         ;
; MRAM_WRITE_DATA_CLK4 ; 50.000 ; 0.000         ;
+----------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                              ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; 0.250  ; this_read_adc_manager|MRAM_WRITE_DATA|regout                             ; MRAM_Controller:this_mram_controller|curr_state.idle                 ; MRAM_WRITE_DATA_CLK4 ; CLK         ; 10.000       ; 5.087      ; 14.877     ;
; 0.336  ; this_read_adc_manager|MRAM_WRITE_DATA|regout                             ; MRAM_Controller:this_mram_controller|curr_state.writing              ; MRAM_WRITE_DATA_CLK4 ; CLK         ; 10.000       ; 5.088      ; 14.792     ;
; 0.364  ; this_read_adc_manager|MRAM_WRITE_DATA|regout                             ; MRAM_Controller:this_mram_controller|curr_state.reading              ; MRAM_WRITE_DATA_CLK4 ; CLK         ; 10.000       ; 5.087      ; 14.763     ;
; 5.432  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|read_counter[0]               ; ADC_DCLKA            ; CLK         ; 10.000       ; 0.087      ; 4.695      ;
; 5.874  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|last_state                    ; ADC_DCLKA            ; CLK         ; 10.000       ; 0.087      ; 4.253      ;
; 5.875  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|read_counter[1]               ; ADC_DCLKA            ; CLK         ; 10.000       ; 0.087      ; 4.252      ;
; 5.876  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|read_counter[2]               ; ADC_DCLKA            ; CLK         ; 10.000       ; 0.087      ; 4.251      ;
; 6.168  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[0]            ; ADC_DCLKA            ; CLK         ; 10.000       ; 0.087      ; 3.959      ;
; 6.168  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[1]            ; ADC_DCLKA            ; CLK         ; 10.000       ; 0.087      ; 3.959      ;
; 6.168  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[2]            ; ADC_DCLKA            ; CLK         ; 10.000       ; 0.087      ; 3.959      ;
; 6.168  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[3]            ; ADC_DCLKA            ; CLK         ; 10.000       ; 0.087      ; 3.959      ;
; 6.168  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[4]            ; ADC_DCLKA            ; CLK         ; 10.000       ; 0.087      ; 3.959      ;
; 6.168  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[5]            ; ADC_DCLKA            ; CLK         ; 10.000       ; 0.087      ; 3.959      ;
; 6.168  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[6]            ; ADC_DCLKA            ; CLK         ; 10.000       ; 0.087      ; 3.959      ;
; 6.168  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[7]            ; ADC_DCLKA            ; CLK         ; 10.000       ; 0.087      ; 3.959      ;
; 6.168  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[8]            ; ADC_DCLKA            ; CLK         ; 10.000       ; 0.087      ; 3.959      ;
; 6.168  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|address_counter[9]            ; ADC_DCLKA            ; CLK         ; 10.000       ; 0.087      ; 3.959      ;
; 6.322  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]              ; ADC_DCLKA            ; CLK         ; 10.000       ; 0.087      ; 3.805      ;
; 6.322  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]              ; ADC_DCLKA            ; CLK         ; 10.000       ; 0.087      ; 3.805      ;
; 6.322  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]              ; ADC_DCLKA            ; CLK         ; 10.000       ; 0.087      ; 3.805      ;
; 6.322  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]              ; ADC_DCLKA            ; CLK         ; 10.000       ; 0.087      ; 3.805      ;
; 6.322  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]              ; ADC_DCLKA            ; CLK         ; 10.000       ; 0.087      ; 3.805      ;
; 6.322  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]              ; ADC_DCLKA            ; CLK         ; 10.000       ; 0.087      ; 3.805      ;
; 6.322  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]              ; ADC_DCLKA            ; CLK         ; 10.000       ; 0.087      ; 3.805      ;
; 6.322  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]              ; ADC_DCLKA            ; CLK         ; 10.000       ; 0.087      ; 3.805      ;
; 6.322  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]              ; ADC_DCLKA            ; CLK         ; 10.000       ; 0.087      ; 3.805      ;
; 6.322  ; ADC_DCLKA                                                                ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]              ; ADC_DCLKA            ; CLK         ; 10.000       ; 0.087      ; 3.805      ;
; 8.839  ; MRAM_Controller:this_mram_controller|counter[2]                          ; MRAM_Controller:this_mram_controller|curr_state.idle                 ; CLK                  ; CLK         ; 20.000       ; -0.002     ; 11.199     ;
; 9.113  ; MRAM_Controller:this_mram_controller|counter[1]                          ; MRAM_Controller:this_mram_controller|curr_state.idle                 ; CLK                  ; CLK         ; 20.000       ; -0.002     ; 10.925     ;
; 9.367  ; MRAM_Controller:this_mram_controller|counter[3]                          ; MRAM_Controller:this_mram_controller|curr_state.idle                 ; CLK                  ; CLK         ; 20.000       ; -0.002     ; 10.671     ;
; 9.817  ; MRAM_Controller:this_mram_controller|curr_state.writing                  ; MRAM_Controller:this_mram_controller|curr_state.idle                 ; CLK                  ; CLK         ; 20.000       ; -0.001     ; 10.222     ;
; 10.078 ; Write_out_mram_manager:this_write_out_mram_manager|MRAM_READ_DATA        ; MRAM_Controller:this_mram_controller|curr_state.idle                 ; CLK                  ; CLK         ; 20.000       ; -0.001     ; 9.961      ;
; 10.227 ; MRAM_Controller:this_mram_controller|counter[0]                          ; MRAM_Controller:this_mram_controller|curr_state.idle                 ; CLK                  ; CLK         ; 20.000       ; 0.000      ; 9.813      ;
; 10.250 ; this_read_adc_manager|MRAM_WRITE_DATA|regout                             ; MRAM_Controller:this_mram_controller|curr_state.idle                 ; MRAM_WRITE_DATA_CLK4 ; CLK         ; 20.000       ; 5.087      ; 14.877     ;
; 10.336 ; this_read_adc_manager|MRAM_WRITE_DATA|regout                             ; MRAM_Controller:this_mram_controller|curr_state.writing              ; MRAM_WRITE_DATA_CLK4 ; CLK         ; 20.000       ; 5.088      ; 14.792     ;
; 10.364 ; this_read_adc_manager|MRAM_WRITE_DATA|regout                             ; MRAM_Controller:this_mram_controller|curr_state.reading              ; MRAM_WRITE_DATA_CLK4 ; CLK         ; 20.000       ; 5.087      ; 14.763     ;
; 10.872 ; MRAM_Controller:this_mram_controller|curr_state.idle                     ; MRAM_Controller:this_mram_controller|curr_state.idle                 ; CLK                  ; CLK         ; 20.000       ; 0.000      ; 9.168      ;
; 11.020 ; MRAM_Controller:this_mram_controller|curr_state.reading                  ; MRAM_Controller:this_mram_controller|curr_state.idle                 ; CLK                  ; CLK         ; 20.000       ; 0.000      ; 9.020      ;
; 13.474 ; Setup_manager:this_setup_manager|config_command_counter[5]               ; Setup_manager:this_setup_manager|SPI_send_data[4]                    ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.570      ;
; 13.475 ; Setup_manager:this_setup_manager|config_command_counter[5]               ; Setup_manager:this_setup_manager|SPI_send_data[0]                    ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.569      ;
; 13.476 ; Setup_manager:this_setup_manager|config_command_counter[10]              ; Setup_manager:this_setup_manager|SPI_send_data[4]                    ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.568      ;
; 13.477 ; Setup_manager:this_setup_manager|config_command_counter[10]              ; Setup_manager:this_setup_manager|SPI_send_data[0]                    ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.567      ;
; 13.537 ; Setup_manager:this_setup_manager|config_command_counter[13]              ; Setup_manager:this_setup_manager|SPI_send_data[4]                    ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.507      ;
; 13.538 ; Setup_manager:this_setup_manager|config_command_counter[13]              ; Setup_manager:this_setup_manager|SPI_send_data[0]                    ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.506      ;
; 13.625 ; Setup_manager:this_setup_manager|config_command_counter[8]               ; Setup_manager:this_setup_manager|SPI_send_data[4]                    ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.419      ;
; 13.626 ; Setup_manager:this_setup_manager|config_command_counter[8]               ; Setup_manager:this_setup_manager|SPI_send_data[0]                    ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.418      ;
; 13.665 ; Setup_manager:this_setup_manager|config_command_counter[4]               ; Setup_manager:this_setup_manager|SPI_send_data[4]                    ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.379      ;
; 13.666 ; Setup_manager:this_setup_manager|config_command_counter[4]               ; Setup_manager:this_setup_manager|SPI_send_data[0]                    ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.378      ;
; 13.685 ; Read_adc_manager:this_read_adc_manager|address_counter[0]                ; STATE_MANAGER:this_state_manager|curr_state.read_adc                 ; CLK                  ; CLK         ; 20.000       ; 0.000      ; 6.355      ;
; 13.738 ; Setup_manager:this_setup_manager|config_command_counter[6]               ; Setup_manager:this_setup_manager|SPI_send_data[4]                    ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.306      ;
; 13.739 ; Setup_manager:this_setup_manager|config_command_counter[6]               ; Setup_manager:this_setup_manager|SPI_send_data[0]                    ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.305      ;
; 13.791 ; Setup_manager:this_setup_manager|config_command_counter[9]               ; Setup_manager:this_setup_manager|SPI_send_data[4]                    ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.253      ;
; 13.792 ; Setup_manager:this_setup_manager|config_command_counter[9]               ; Setup_manager:this_setup_manager|SPI_send_data[0]                    ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.252      ;
; 13.801 ; Read_adc_manager:this_read_adc_manager|address_counter[7]                ; STATE_MANAGER:this_state_manager|curr_state.read_adc                 ; CLK                  ; CLK         ; 20.000       ; 0.000      ; 6.239      ;
; 13.846 ; Setup_manager:this_setup_manager|config_command_counter[7]               ; Setup_manager:this_setup_manager|SPI_send_data[4]                    ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.198      ;
; 13.847 ; Setup_manager:this_setup_manager|config_command_counter[7]               ; Setup_manager:this_setup_manager|SPI_send_data[0]                    ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.197      ;
; 13.873 ; Setup_manager:this_setup_manager|config_command_counter[14]              ; Setup_manager:this_setup_manager|SPI_send_data[4]                    ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.171      ;
; 13.874 ; Setup_manager:this_setup_manager|config_command_counter[14]              ; Setup_manager:this_setup_manager|SPI_send_data[0]                    ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.170      ;
; 13.898 ; Setup_manager:this_setup_manager|config_command_counter[5]               ; Setup_manager:this_setup_manager|SPI_send_data[11]                   ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.146      ;
; 13.900 ; Setup_manager:this_setup_manager|config_command_counter[5]               ; Setup_manager:this_setup_manager|SPI_send_data[10]                   ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.144      ;
; 13.900 ; Setup_manager:this_setup_manager|config_command_counter[10]              ; Setup_manager:this_setup_manager|SPI_send_data[11]                   ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.144      ;
; 13.902 ; Setup_manager:this_setup_manager|config_command_counter[10]              ; Setup_manager:this_setup_manager|SPI_send_data[10]                   ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.142      ;
; 13.930 ; Read_adc_manager:this_read_adc_manager|address_counter[2]                ; STATE_MANAGER:this_state_manager|curr_state.read_adc                 ; CLK                  ; CLK         ; 20.000       ; 0.000      ; 6.110      ;
; 13.949 ; Read_adc_manager:this_read_adc_manager|address_counter[4]                ; STATE_MANAGER:this_state_manager|curr_state.read_adc                 ; CLK                  ; CLK         ; 20.000       ; 0.000      ; 6.091      ;
; 13.950 ; Setup_manager:this_setup_manager|config_command_counter[11]              ; Setup_manager:this_setup_manager|SPI_send_data[4]                    ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.094      ;
; 13.951 ; Setup_manager:this_setup_manager|config_command_counter[11]              ; Setup_manager:this_setup_manager|SPI_send_data[0]                    ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.093      ;
; 13.961 ; Setup_manager:this_setup_manager|config_command_counter[13]              ; Setup_manager:this_setup_manager|SPI_send_data[11]                   ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.083      ;
; 13.963 ; Setup_manager:this_setup_manager|config_command_counter[13]              ; Setup_manager:this_setup_manager|SPI_send_data[10]                   ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 6.081      ;
; 14.049 ; Setup_manager:this_setup_manager|config_command_counter[8]               ; Setup_manager:this_setup_manager|SPI_send_data[11]                   ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 5.995      ;
; 14.051 ; Setup_manager:this_setup_manager|config_command_counter[8]               ; Setup_manager:this_setup_manager|SPI_send_data[10]                   ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 5.993      ;
; 14.067 ; Read_adc_manager:this_read_adc_manager|address_counter[5]                ; STATE_MANAGER:this_state_manager|curr_state.read_adc                 ; CLK                  ; CLK         ; 20.000       ; 0.000      ; 5.973      ;
; 14.084 ; Read_adc_manager:this_read_adc_manager|address_counter[1]                ; STATE_MANAGER:this_state_manager|curr_state.read_adc                 ; CLK                  ; CLK         ; 20.000       ; 0.000      ; 5.956      ;
; 14.089 ; Setup_manager:this_setup_manager|config_command_counter[4]               ; Setup_manager:this_setup_manager|SPI_send_data[11]                   ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 5.955      ;
; 14.091 ; Setup_manager:this_setup_manager|config_command_counter[4]               ; Setup_manager:this_setup_manager|SPI_send_data[10]                   ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 5.953      ;
; 14.115 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]  ; CLK                  ; CLK         ; 20.000       ; 0.008      ; 5.933      ;
; 14.115 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]  ; CLK                  ; CLK         ; 20.000       ; 0.008      ; 5.933      ;
; 14.115 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]  ; CLK                  ; CLK         ; 20.000       ; 0.008      ; 5.933      ;
; 14.115 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]  ; CLK                  ; CLK         ; 20.000       ; 0.008      ; 5.933      ;
; 14.115 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]  ; CLK                  ; CLK         ; 20.000       ; 0.008      ; 5.933      ;
; 14.115 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]  ; CLK                  ; CLK         ; 20.000       ; 0.008      ; 5.933      ;
; 14.115 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]  ; CLK                  ; CLK         ; 20.000       ; 0.008      ; 5.933      ;
; 14.115 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]  ; CLK                  ; CLK         ; 20.000       ; 0.008      ; 5.933      ;
; 14.115 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]  ; CLK                  ; CLK         ; 20.000       ; 0.008      ; 5.933      ;
; 14.115 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]  ; CLK                  ; CLK         ; 20.000       ; 0.008      ; 5.933      ;
; 14.115 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10] ; CLK                  ; CLK         ; 20.000       ; 0.008      ; 5.933      ;
; 14.115 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11] ; CLK                  ; CLK         ; 20.000       ; 0.008      ; 5.933      ;
; 14.115 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12] ; CLK                  ; CLK         ; 20.000       ; 0.008      ; 5.933      ;
; 14.115 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13] ; CLK                  ; CLK         ; 20.000       ; 0.008      ; 5.933      ;
; 14.115 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14] ; CLK                  ; CLK         ; 20.000       ; 0.008      ; 5.933      ;
; 14.115 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1] ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15] ; CLK                  ; CLK         ; 20.000       ; 0.008      ; 5.933      ;
; 14.120 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|SPI_send_data[4]                    ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 5.924      ;
; 14.121 ; Setup_manager:this_setup_manager|config_command_counter[12]              ; Setup_manager:this_setup_manager|SPI_send_data[0]                    ; CLK                  ; CLK         ; 20.000       ; 0.004      ; 5.923      ;
; 14.157 ; MRAM_Controller:this_mram_controller|counter[0]                          ; MRAM_Controller:this_mram_controller|MRAM_D[7]~reg0                  ; CLK                  ; CLK         ; 20.000       ; 0.020      ; 5.903      ;
; 14.157 ; MRAM_Controller:this_mram_controller|counter[0]                          ; MRAM_Controller:this_mram_controller|MRAM_D[7]~en                    ; CLK                  ; CLK         ; 20.000       ; 0.020      ; 5.903      ;
; 14.157 ; MRAM_Controller:this_mram_controller|counter[0]                          ; MRAM_Controller:this_mram_controller|MRAM_D[6]~reg0                  ; CLK                  ; CLK         ; 20.000       ; 0.020      ; 5.903      ;
; 14.157 ; MRAM_Controller:this_mram_controller|counter[0]                          ; MRAM_Controller:this_mram_controller|MRAM_D[6]~en                    ; CLK                  ; CLK         ; 20.000       ; 0.020      ; 5.903      ;
; 14.157 ; MRAM_Controller:this_mram_controller|counter[0]                          ; MRAM_Controller:this_mram_controller|MRAM_D[5]~reg0                  ; CLK                  ; CLK         ; 20.000       ; 0.020      ; 5.903      ;
; 14.157 ; MRAM_Controller:this_mram_controller|counter[0]                          ; MRAM_Controller:this_mram_controller|MRAM_D[5]~en                    ; CLK                  ; CLK         ; 20.000       ; 0.020      ; 5.903      ;
; 14.157 ; MRAM_Controller:this_mram_controller|counter[0]                          ; MRAM_Controller:this_mram_controller|MRAM_D[4]~reg0                  ; CLK                  ; CLK         ; 20.000       ; 0.020      ; 5.903      ;
; 14.157 ; MRAM_Controller:this_mram_controller|counter[0]                          ; MRAM_Controller:this_mram_controller|MRAM_D[4]~en                    ; CLK                  ; CLK         ; 20.000       ; 0.020      ; 5.903      ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                          ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                     ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|msb                                                                                                                                              ; Write_out_mram_manager:this_write_out_mram_manager|msb                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                       ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                        ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                       ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                           ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                        ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                  ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                  ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                   ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.743 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[8]~reg0                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.049      ;
; 0.745 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[0]~reg0                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.051      ;
; 0.746 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.052      ;
; 0.748 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.055      ;
; 0.752 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.058      ;
; 0.752 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.058      ;
; 0.753 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                        ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.754 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.060      ;
; 0.755 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.061      ;
; 0.759 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.065      ;
; 0.772 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[9]                                                                                                                               ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[9]                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.078      ;
; 0.775 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.081      ;
; 0.782 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.088      ;
; 0.789 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SPI_MOSI~en                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.095      ;
; 0.793 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.099      ;
; 0.845 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.151      ;
; 0.863 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.169      ;
; 0.925 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.231      ;
; 0.940 ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                                ; Read_adc_manager:this_read_adc_manager|last_state                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.246      ;
; 0.951 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|UART_DATA_IRQ                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.257      ;
; 0.975 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.140      ; 1.382      ;
; 0.975 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.140      ; 1.382      ;
; 0.983 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.140      ; 1.390      ;
; 0.992 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.297      ;
; 0.993 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.140      ; 1.400      ;
; 0.993 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.298      ;
; 0.998 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_A[7]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.304      ;
; 0.998 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_A[8]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.304      ;
; 0.999 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_A[3]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.305      ;
; 1.001 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_A[6]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.307      ;
; 1.004 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_A[5]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.310      ;
; 1.006 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.097      ; 1.370      ;
; 1.008 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                                      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.097      ; 1.372      ;
; 1.008 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                                      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.097      ; 1.372      ;
; 1.028 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                                      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.097      ; 1.392      ;
; 1.049 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[1]                                                                                                                               ; MRAM_Controller:this_mram_controller|MRAM_A[1]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.355      ;
; 1.052 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[5]                                                                                                                               ; MRAM_Controller:this_mram_controller|MRAM_A[5]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.358      ;
; 1.053 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[8]                                                                                                                               ; MRAM_Controller:this_mram_controller|MRAM_A[8]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.359      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_DCLKA'                                                                                          ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; ADC_DCLKA|combout                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; ADC_DCLKA|combout                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Fall       ; this_read_adc_manager|MRAM_WRITE_DATA|datain    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Fall       ; this_read_adc_manager|MRAM_WRITE_DATA|datain    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Fall       ; this_read_adc_manager|MRAM_WRITE_DATA~0|combout ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Fall       ; this_read_adc_manager|MRAM_WRITE_DATA~0|combout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Fall       ; this_read_adc_manager|MRAM_WRITE_DATA~0|datab   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Fall       ; this_read_adc_manager|MRAM_WRITE_DATA~0|datab   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Fall       ; this_read_adc_manager|process_0~0|combout       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Fall       ; this_read_adc_manager|process_0~0|combout       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|process_0~0|datab         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|process_0~0|datab         ;
; 17.223 ; 20.000       ; 2.777          ; Port Rate        ; ADC_DCLKA ; Rise       ; ADC_DCLKA                                       ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'MRAM_WRITE_DATA_CLK2'                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------------+----------------------+------------+--------------------------------------------------------+
; 48.758 ; 50.000       ; 1.242          ; High Pulse Width ; MRAM_WRITE_DATA_CLK2 ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA ;
; 48.758 ; 50.000       ; 1.242          ; Low Pulse Width  ; MRAM_WRITE_DATA_CLK2 ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA ;
+--------+--------------+----------------+------------------+----------------------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'MRAM_WRITE_DATA_CLK4'                                                                                          ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------------------------+
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; MRAM_WRITE_DATA_CLK4 ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA|datain    ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; MRAM_WRITE_DATA_CLK4 ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA|datain    ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; MRAM_WRITE_DATA_CLK4 ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA~0|combout ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; MRAM_WRITE_DATA_CLK4 ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA~0|combout ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; MRAM_WRITE_DATA_CLK4 ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA~0|datac   ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; MRAM_WRITE_DATA_CLK4 ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA~0|datac   ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 7.524 ; 7.524 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; 7.295 ; 7.295 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; 7.307 ; 7.307 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 7.524 ; 7.524 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 7.284 ; 7.284 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 7.251 ; 7.251 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 7.259 ; 7.259 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 7.342 ; 7.342 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 7.013 ; 7.013 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 6.889 ; 6.889 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 6.886 ; 6.886 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 4.568 ; 4.568 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 8.393 ; 8.393 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 7.227 ; 7.227 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 7.223 ; 7.223 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 7.174 ; 7.174 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 7.536 ; 7.536 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 7.564 ; 7.564 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 7.835 ; 7.835 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 8.075 ; 8.075 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 7.877 ; 7.877 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 8.141 ; 8.141 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 8.094 ; 8.094 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; 8.393 ; 8.393 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; 7.445 ; 7.445 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; 8.219 ; 8.219 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; 7.252 ; 7.252 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; 7.448 ; 7.448 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; 7.424 ; 7.424 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -6.620 ; -6.620 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; -7.029 ; -7.029 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; -7.041 ; -7.041 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -7.258 ; -7.258 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -7.018 ; -7.018 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -6.985 ; -6.985 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -6.993 ; -6.993 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -7.076 ; -7.076 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -6.747 ; -6.747 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -6.623 ; -6.623 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -6.620 ; -6.620 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -3.412 ; -3.412 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -6.908 ; -6.908 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -6.961 ; -6.961 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -6.957 ; -6.957 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -6.908 ; -6.908 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -7.270 ; -7.270 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -7.298 ; -7.298 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -7.569 ; -7.569 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -7.809 ; -7.809 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -7.611 ; -7.611 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -7.875 ; -7.875 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -7.828 ; -7.828 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; -8.127 ; -8.127 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; -7.179 ; -7.179 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; -7.953 ; -7.953 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; -6.986 ; -6.986 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; -7.182 ; -7.182 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; -7.158 ; -7.158 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 5.458 ; 5.458 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 6.075 ; 6.075 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 5.296 ; 5.296 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 5.656 ; 5.656 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 7.287 ; 7.287 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 5.380 ; 5.380 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 5.360 ; 5.360 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 5.028 ; 5.028 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 5.022 ; 5.022 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 5.419 ; 5.419 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 6.882 ; 6.882 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 6.721 ; 6.721 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 7.195 ; 7.195 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 7.287 ; 7.287 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 7.101 ; 7.101 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 7.039 ; 7.039 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 5.824 ; 5.824 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 5.797 ; 5.797 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 4.654 ; 4.654 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 5.000 ; 5.000 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 4.991 ; 4.991 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 5.360 ; 5.360 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 5.755 ; 5.755 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 5.754 ; 5.754 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 6.186 ; 6.186 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 6.341 ; 6.341 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 6.392 ; 6.392 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 4.400 ; 4.400 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 7.039 ; 7.039 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 4.574 ; 4.574 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 4.564 ; 4.564 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 4.516 ; 4.516 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 5.422 ; 5.422 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 5.077 ; 5.077 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 4.906 ; 4.906 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 5.077 ; 5.077 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 6.095 ; 6.095 ; Rise       ; CLK             ;
; SPI_CS         ; CLK        ; 8.524 ; 8.524 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 6.610 ; 6.610 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 5.458 ; 5.458 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 6.075 ; 6.075 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 5.296 ; 5.296 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 5.656 ; 5.656 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 5.022 ; 5.022 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 5.380 ; 5.380 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 5.360 ; 5.360 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 5.028 ; 5.028 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 5.022 ; 5.022 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 5.419 ; 5.419 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 6.882 ; 6.882 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 6.721 ; 6.721 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 7.195 ; 7.195 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 7.287 ; 7.287 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 7.101 ; 7.101 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 4.400 ; 4.400 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 5.824 ; 5.824 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 5.797 ; 5.797 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 4.654 ; 4.654 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 5.000 ; 5.000 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 4.991 ; 4.991 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 5.360 ; 5.360 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 5.755 ; 5.755 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 5.754 ; 5.754 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 6.186 ; 6.186 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 6.341 ; 6.341 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 6.392 ; 6.392 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 4.400 ; 4.400 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 7.039 ; 7.039 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 4.574 ; 4.574 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 4.564 ; 4.564 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 4.516 ; 4.516 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 5.422 ; 5.422 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 5.077 ; 5.077 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 4.906 ; 4.906 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 5.077 ; 5.077 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 6.095 ; 6.095 ; Rise       ; CLK             ;
; SPI_CS         ; CLK        ; 7.166 ; 7.166 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 6.610 ; 6.610 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 4.729 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.580 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.582 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.580 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.589 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.967 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.930 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 5.330 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.694 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.700 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 6.555 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 6.049 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 4.729 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.580 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.582 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.580 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.589 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.967 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.930 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 5.330 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.694 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.700 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 6.555 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 6.049 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 4.729     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.580     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.582     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.580     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.589     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.967     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.930     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 5.330     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.694     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.700     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 6.555     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 6.049     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 4.729     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.580     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.582     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.580     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.589     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.967     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.930     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 5.330     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.694     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.700     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 6.555     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 6.049     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+-------------------------------+
; Fast Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 8.216 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -0.463 ; -1.125        ;
+-------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------+
; Fast Model Minimum Pulse Width Summary        ;
+----------------------+--------+---------------+
; Clock                ; Slack  ; End Point TNS ;
+----------------------+--------+---------------+
; CLK                  ; 7.873  ; 0.000         ;
; ADC_DCLKA            ; 10.000 ; 0.000         ;
; ADC_CLK              ; 17.223 ; 0.000         ;
; MRAM_WRITE_DATA_CLK2 ; 49.000 ; 0.000         ;
; MRAM_WRITE_DATA_CLK4 ; 50.000 ; 0.000         ;
+----------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; 8.216  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                                                      ; ADC_DCLKA            ; CLK         ; 10.000       ; -0.135     ; 1.681      ;
; 8.303  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|last_state                                                                                                                                                                           ; ADC_DCLKA            ; CLK         ; 10.000       ; -0.135     ; 1.594      ;
; 8.310  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                                                      ; ADC_DCLKA            ; CLK         ; 10.000       ; -0.135     ; 1.587      ;
; 8.311  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                                                      ; ADC_DCLKA            ; CLK         ; 10.000       ; -0.135     ; 1.586      ;
; 8.343  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[0]                                                                                                                                                                   ; ADC_DCLKA            ; CLK         ; 10.000       ; -0.135     ; 1.554      ;
; 8.343  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[1]                                                                                                                                                                   ; ADC_DCLKA            ; CLK         ; 10.000       ; -0.135     ; 1.554      ;
; 8.343  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[2]                                                                                                                                                                   ; ADC_DCLKA            ; CLK         ; 10.000       ; -0.135     ; 1.554      ;
; 8.343  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[3]                                                                                                                                                                   ; ADC_DCLKA            ; CLK         ; 10.000       ; -0.135     ; 1.554      ;
; 8.343  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[4]                                                                                                                                                                   ; ADC_DCLKA            ; CLK         ; 10.000       ; -0.135     ; 1.554      ;
; 8.343  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[5]                                                                                                                                                                   ; ADC_DCLKA            ; CLK         ; 10.000       ; -0.135     ; 1.554      ;
; 8.343  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[6]                                                                                                                                                                   ; ADC_DCLKA            ; CLK         ; 10.000       ; -0.135     ; 1.554      ;
; 8.343  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[7]                                                                                                                                                                   ; ADC_DCLKA            ; CLK         ; 10.000       ; -0.135     ; 1.554      ;
; 8.343  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[8]                                                                                                                                                                   ; ADC_DCLKA            ; CLK         ; 10.000       ; -0.135     ; 1.554      ;
; 8.343  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[9]                                                                                                                                                                   ; ADC_DCLKA            ; CLK         ; 10.000       ; -0.135     ; 1.554      ;
; 8.357  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]                                                                                                                                                                     ; ADC_DCLKA            ; CLK         ; 10.000       ; -0.135     ; 1.540      ;
; 8.357  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]                                                                                                                                                                     ; ADC_DCLKA            ; CLK         ; 10.000       ; -0.135     ; 1.540      ;
; 8.357  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]                                                                                                                                                                     ; ADC_DCLKA            ; CLK         ; 10.000       ; -0.135     ; 1.540      ;
; 8.357  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]                                                                                                                                                                     ; ADC_DCLKA            ; CLK         ; 10.000       ; -0.135     ; 1.540      ;
; 8.357  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]                                                                                                                                                                     ; ADC_DCLKA            ; CLK         ; 10.000       ; -0.135     ; 1.540      ;
; 8.357  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                                                                                     ; ADC_DCLKA            ; CLK         ; 10.000       ; -0.135     ; 1.540      ;
; 8.357  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]                                                                                                                                                                     ; ADC_DCLKA            ; CLK         ; 10.000       ; -0.135     ; 1.540      ;
; 8.357  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]                                                                                                                                                                     ; ADC_DCLKA            ; CLK         ; 10.000       ; -0.135     ; 1.540      ;
; 8.357  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]                                                                                                                                                                     ; ADC_DCLKA            ; CLK         ; 10.000       ; -0.135     ; 1.540      ;
; 8.357  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]                                                                                                                                                                     ; ADC_DCLKA            ; CLK         ; 10.000       ; -0.135     ; 1.540      ;
; 10.142 ; this_read_adc_manager|MRAM_WRITE_DATA|regout                                                                                                                                                                                ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; MRAM_WRITE_DATA_CLK4 ; CLK         ; 10.000       ; 4.865      ; 4.755      ;
; 10.280 ; this_read_adc_manager|MRAM_WRITE_DATA|regout                                                                                                                                                                                ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                                                     ; MRAM_WRITE_DATA_CLK4 ; CLK         ; 10.000       ; 4.865      ; 4.617      ;
; 10.343 ; this_read_adc_manager|MRAM_WRITE_DATA|regout                                                                                                                                                                                ; MRAM_Controller:this_mram_controller|curr_state.reading                                                                                                                                                                     ; MRAM_WRITE_DATA_CLK4 ; CLK         ; 10.000       ; 4.865      ; 4.554      ;
; 16.432 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; CLK                  ; CLK         ; 20.000       ; 0.001      ; 3.601      ;
; 16.488 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; CLK                  ; CLK         ; 20.000       ; 0.001      ; 3.545      ;
; 16.573 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; CLK                  ; CLK         ; 20.000       ; 0.001      ; 3.460      ;
; 16.730 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                                                     ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; CLK                  ; CLK         ; 20.000       ; 0.000      ; 3.302      ;
; 16.828 ; Write_out_mram_manager:this_write_out_mram_manager|MRAM_READ_DATA                                                                                                                                                           ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; CLK                  ; CLK         ; 20.000       ; 0.001      ; 3.205      ;
; 16.875 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; CLK                  ; CLK         ; 20.000       ; 0.000      ; 3.157      ;
; 17.049 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; CLK                  ; CLK         ; 20.000       ; 0.000      ; 2.983      ;
; 17.097 ; MRAM_Controller:this_mram_controller|curr_state.reading                                                                                                                                                                     ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; CLK                  ; CLK         ; 20.000       ; 0.000      ; 2.935      ;
; 17.511 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]                                                                                                                                                        ; CLK                  ; CLK         ; 20.000       ; -0.063     ; 2.458      ;
; 17.511 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                                                        ; CLK                  ; CLK         ; 20.000       ; -0.063     ; 2.458      ;
; 17.511 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]                                                                                                                                                        ; CLK                  ; CLK         ; 20.000       ; -0.063     ; 2.458      ;
; 17.511 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]                                                                                                                                                        ; CLK                  ; CLK         ; 20.000       ; -0.063     ; 2.458      ;
; 17.511 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]                                                                                                                                                        ; CLK                  ; CLK         ; 20.000       ; -0.063     ; 2.458      ;
; 17.511 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                                                        ; CLK                  ; CLK         ; 20.000       ; -0.063     ; 2.458      ;
; 17.511 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                                                        ; CLK                  ; CLK         ; 20.000       ; -0.063     ; 2.458      ;
; 17.511 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                                                        ; CLK                  ; CLK         ; 20.000       ; -0.063     ; 2.458      ;
; 17.514 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                                                        ; CLK                  ; CLK         ; 20.000       ; -0.063     ; 2.455      ;
; 17.514 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                                                        ; CLK                  ; CLK         ; 20.000       ; -0.063     ; 2.455      ;
; 17.514 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                                                        ; CLK                  ; CLK         ; 20.000       ; -0.063     ; 2.455      ;
; 17.514 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                                                        ; CLK                  ; CLK         ; 20.000       ; -0.063     ; 2.455      ;
; 17.517 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]                                                                                                                                                         ; CLK                  ; CLK         ; 20.000       ; -0.063     ; 2.452      ;
; 17.517 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]                                                                                                                                                         ; CLK                  ; CLK         ; 20.000       ; -0.063     ; 2.452      ;
; 17.517 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]                                                                                                                                                         ; CLK                  ; CLK         ; 20.000       ; -0.063     ; 2.452      ;
; 17.517 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]                                                                                                                                                         ; CLK                  ; CLK         ; 20.000       ; -0.063     ; 2.452      ;
; 17.524 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                         ; CLK                  ; CLK         ; 20.000       ; -0.063     ; 2.445      ;
; 17.524 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                         ; CLK                  ; CLK         ; 20.000       ; -0.063     ; 2.445      ;
; 17.524 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                         ; CLK                  ; CLK         ; 20.000       ; -0.063     ; 2.445      ;
; 17.524 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                         ; CLK                  ; CLK         ; 20.000       ; -0.063     ; 2.445      ;
; 17.526 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                                         ; CLK                  ; CLK         ; 20.000       ; -0.063     ; 2.443      ;
; 17.526 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                                         ; CLK                  ; CLK         ; 20.000       ; -0.063     ; 2.443      ;
; 17.526 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                                         ; CLK                  ; CLK         ; 20.000       ; -0.063     ; 2.443      ;
; 17.526 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                                         ; CLK                  ; CLK         ; 20.000       ; -0.063     ; 2.443      ;
; 17.536 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK                  ; CLK         ; 20.000       ; -0.068     ; 2.428      ;
; 17.536 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK                  ; CLK         ; 20.000       ; -0.068     ; 2.428      ;
; 17.536 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK                  ; CLK         ; 20.000       ; -0.068     ; 2.428      ;
; 17.536 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK                  ; CLK         ; 20.000       ; -0.068     ; 2.428      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0          ; CLK                  ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0          ; CLK                  ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0          ; CLK                  ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0          ; CLK                  ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0          ; CLK                  ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0          ; CLK                  ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0          ; CLK                  ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0          ; CLK                  ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ; CLK                  ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ; CLK                  ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ; CLK                  ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ; CLK                  ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ; CLK                  ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ; CLK                  ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ; CLK                  ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ; CLK                  ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ; CLK                  ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ; CLK                  ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ; CLK                  ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ; CLK                  ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ; CLK                  ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ; CLK                  ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ; CLK                  ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ; CLK                  ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.550 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK                  ; CLK         ; 20.000       ; -0.066     ; 2.416      ;
; 17.550 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK                  ; CLK         ; 20.000       ; -0.066     ; 2.416      ;
; 17.550 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK                  ; CLK         ; 20.000       ; -0.066     ; 2.416      ;
; 17.550 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK                  ; CLK         ; 20.000       ; -0.066     ; 2.416      ;
; 17.552 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK                  ; CLK         ; 20.000       ; -0.066     ; 2.414      ;
; 17.552 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK                  ; CLK         ; 20.000       ; -0.066     ; 2.414      ;
; 17.552 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK                  ; CLK         ; 20.000       ; -0.066     ; 2.414      ;
; 17.552 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK                  ; CLK         ; 20.000       ; -0.066     ; 2.414      ;
; 17.570 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK                  ; CLK         ; 20.000       ; -0.066     ; 2.396      ;
; 17.570 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK                  ; CLK         ; 20.000       ; -0.066     ; 2.396      ;
; 17.570 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK                  ; CLK         ; 20.000       ; -0.066     ; 2.396      ;
; 17.570 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK                  ; CLK         ; 20.000       ; -0.066     ; 2.396      ;
; 17.603 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK                  ; CLK         ; 20.000       ; -0.066     ; 2.363      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                             ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; -0.463 ; this_read_adc_manager|MRAM_WRITE_DATA|regout                                                                                                                                                        ; MRAM_Controller:this_mram_controller|curr_state.reading                                                                                                                                                             ; MRAM_WRITE_DATA_CLK4 ; CLK         ; 0.000        ; 4.865      ; 4.554      ;
; -0.400 ; this_read_adc_manager|MRAM_WRITE_DATA|regout                                                                                                                                                        ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                                             ; MRAM_WRITE_DATA_CLK4 ; CLK         ; 0.000        ; 4.865      ; 4.617      ;
; -0.262 ; this_read_adc_manager|MRAM_WRITE_DATA|regout                                                                                                                                                        ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                ; MRAM_WRITE_DATA_CLK4 ; CLK         ; 0.000        ; 4.865      ; 4.755      ;
; 0.215  ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                          ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                                          ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                                   ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                                              ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                                              ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                     ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                     ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                     ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                     ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                     ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                     ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                                        ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                                             ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                                              ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Write_out_mram_manager:this_write_out_mram_manager|msb                                                                                                                                              ; Write_out_mram_manager:this_write_out_mram_manager|msb                                                                                                                                                              ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                                  ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                          ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                                   ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                              ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                            ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                          ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                          ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                   ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                             ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                                      ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                              ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                              ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                                              ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                              ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                              ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                 ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                       ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                                       ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                        ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                        ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                         ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                    ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                   ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                            ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                  ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                       ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                       ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                                  ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                                  ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                                  ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                                   ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                                   ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                           ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                                           ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                            ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                                 ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                        ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                                        ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                  ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                                  ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                  ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                                  ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                   ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                   ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.240  ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[8]~reg0                                                                                                                                                                 ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[0]~reg0                                                                                                                                                                 ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                              ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                 ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                                 ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                         ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                        ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                                        ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]                                                                                                                                                 ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                        ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                                          ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                                          ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                                                ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.247  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                                            ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.247  ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                                           ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.252  ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[9]                                                                                                                               ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[9]                                                                                                                                               ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.404      ;
; 0.254  ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.406      ;
; 0.258  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                 ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.410      ;
; 0.263  ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.415      ;
; 0.280  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SPI_MOSI~en                                                                                                                                               ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.432      ;
; 0.285  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3 ; CLK                  ; CLK         ; 0.000        ; 0.058      ; 0.481      ;
; 0.286  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                                      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1 ; CLK                  ; CLK         ; 0.000        ; 0.058      ; 0.482      ;
; 0.286  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                                      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0 ; CLK                  ; CLK         ; 0.000        ; 0.058      ; 0.482      ;
; 0.286  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; CLK                  ; CLK         ; 0.000        ; 0.062      ; 0.486      ;
; 0.286  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; CLK                  ; CLK         ; 0.000        ; 0.062      ; 0.486      ;
; 0.288  ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                     ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.440      ;
; 0.291  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; CLK                  ; CLK         ; 0.000        ; 0.062      ; 0.491      ;
; 0.295  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; CLK                  ; CLK         ; 0.000        ; 0.062      ; 0.495      ;
; 0.296  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                                      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2 ; CLK                  ; CLK         ; 0.000        ; 0.058      ; 0.492      ;
; 0.296  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]                                                                                                                                                ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.448      ;
; 0.299  ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                     ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.451      ;
; 0.321  ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[5]                                                                                                                               ; MRAM_Controller:this_mram_controller|MRAM_A[5]                                                                                                                                                                      ; CLK                  ; CLK         ; 0.000        ; 0.001      ; 0.474      ;
; 0.323  ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[8]                                                                                                                               ; MRAM_Controller:this_mram_controller|MRAM_A[8]                                                                                                                                                                      ; CLK                  ; CLK         ; 0.000        ; 0.001      ; 0.476      ;
; 0.325  ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                       ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.477      ;
; 0.326  ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[6]                                                                                                                               ; MRAM_Controller:this_mram_controller|MRAM_A[6]                                                                                                                                                                      ; CLK                  ; CLK         ; 0.000        ; 0.001      ; 0.479      ;
; 0.326  ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                            ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.478      ;
; 0.327  ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                                ; Read_adc_manager:this_read_adc_manager|last_state                                                                                                                                                                   ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.479      ;
; 0.327  ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[7]                                                                                                                               ; MRAM_Controller:this_mram_controller|MRAM_A[7]                                                                                                                                                                      ; CLK                  ; CLK         ; 0.000        ; 0.001      ; 0.480      ;
; 0.327  ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                                              ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.479      ;
; 0.331  ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|UART_DATA_IRQ                                                                                                                                                    ; CLK                  ; CLK         ; 0.000        ; 0.000      ; 0.483      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_DCLKA'                                                                                          ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; ADC_DCLKA|combout                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; ADC_DCLKA|combout                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Fall       ; this_read_adc_manager|MRAM_WRITE_DATA|datain    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Fall       ; this_read_adc_manager|MRAM_WRITE_DATA|datain    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Fall       ; this_read_adc_manager|MRAM_WRITE_DATA~0|combout ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Fall       ; this_read_adc_manager|MRAM_WRITE_DATA~0|combout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Fall       ; this_read_adc_manager|MRAM_WRITE_DATA~0|datab   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Fall       ; this_read_adc_manager|MRAM_WRITE_DATA~0|datab   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Fall       ; this_read_adc_manager|process_0~0|combout       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Fall       ; this_read_adc_manager|process_0~0|combout       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|process_0~0|datab         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|process_0~0|datab         ;
; 17.778 ; 20.000       ; 2.222          ; Port Rate        ; ADC_DCLKA ; Rise       ; ADC_DCLKA                                       ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'MRAM_WRITE_DATA_CLK2'                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------------+----------------------+------------+--------------------------------------------------------+
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; MRAM_WRITE_DATA_CLK2 ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; MRAM_WRITE_DATA_CLK2 ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA ;
+--------+--------------+----------------+------------------+----------------------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'MRAM_WRITE_DATA_CLK4'                                                                                          ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------------------------+
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; MRAM_WRITE_DATA_CLK4 ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA|datain    ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; MRAM_WRITE_DATA_CLK4 ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA|datain    ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; MRAM_WRITE_DATA_CLK4 ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA~0|combout ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; MRAM_WRITE_DATA_CLK4 ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA~0|combout ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; MRAM_WRITE_DATA_CLK4 ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA~0|datac   ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; MRAM_WRITE_DATA_CLK4 ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA~0|datac   ;
+--------+--------------+----------------+------------------+----------------------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 3.790 ; 3.790 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; 3.676 ; 3.676 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; 3.684 ; 3.684 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 3.790 ; 3.790 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 3.674 ; 3.674 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 3.684 ; 3.684 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 3.693 ; 3.693 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 3.741 ; 3.741 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 3.643 ; 3.643 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 3.596 ; 3.596 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 3.567 ; 3.567 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 1.784 ; 1.784 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 4.121 ; 4.121 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 3.628 ; 3.628 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 3.624 ; 3.624 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 3.603 ; 3.603 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 3.705 ; 3.705 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 3.719 ; 3.719 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 3.832 ; 3.832 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 3.978 ; 3.978 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 3.915 ; 3.915 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 4.031 ; 4.031 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 4.005 ; 4.005 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; 4.121 ; 4.121 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; 3.765 ; 3.765 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; 4.101 ; 4.101 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; 3.672 ; 3.672 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; 3.767 ; 3.767 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; 3.744 ; 3.744 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -3.447 ; -3.447 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; -3.556 ; -3.556 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; -3.564 ; -3.564 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -3.670 ; -3.670 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -3.554 ; -3.554 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -3.564 ; -3.564 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -3.573 ; -3.573 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -3.621 ; -3.621 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -3.523 ; -3.523 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -3.476 ; -3.476 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -3.447 ; -3.447 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -1.523 ; -1.523 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -3.483 ; -3.483 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -3.508 ; -3.508 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -3.504 ; -3.504 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -3.483 ; -3.483 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -3.585 ; -3.585 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -3.599 ; -3.599 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -3.712 ; -3.712 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -3.858 ; -3.858 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -3.795 ; -3.795 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -3.911 ; -3.911 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -3.885 ; -3.885 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; -4.001 ; -4.001 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; -3.645 ; -3.645 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; -3.981 ; -3.981 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; -3.552 ; -3.552 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; -3.647 ; -3.647 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; -3.624 ; -3.624 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 2.116 ; 2.116 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 2.294 ; 2.294 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 2.038 ; 2.038 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 2.284 ; 2.284 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 2.738 ; 2.738 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 2.140 ; 2.140 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 2.126 ; 2.126 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 2.033 ; 2.033 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 2.030 ; 2.030 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 2.161 ; 2.161 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 2.607 ; 2.607 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 2.589 ; 2.589 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 2.689 ; 2.689 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 2.738 ; 2.738 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 2.702 ; 2.702 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 2.626 ; 2.626 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 2.300 ; 2.300 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 2.283 ; 2.283 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 1.924 ; 1.924 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 2.021 ; 2.021 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 2.016 ; 2.016 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 2.128 ; 2.128 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 2.261 ; 2.261 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 2.262 ; 2.262 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 2.471 ; 2.471 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 2.568 ; 2.568 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 2.458 ; 2.458 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 1.733 ; 1.733 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 2.626 ; 2.626 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 1.821 ; 1.821 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 1.811 ; 1.811 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 1.785 ; 1.785 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 2.155 ; 2.155 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 2.038 ; 2.038 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 1.922 ; 1.922 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 2.038 ; 2.038 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 2.432 ; 2.432 ; Rise       ; CLK             ;
; SPI_CS         ; CLK        ; 3.121 ; 3.121 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 2.484 ; 2.484 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 2.116 ; 2.116 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 2.294 ; 2.294 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 2.038 ; 2.038 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 2.284 ; 2.284 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 2.030 ; 2.030 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 2.140 ; 2.140 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 2.126 ; 2.126 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 2.033 ; 2.033 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 2.030 ; 2.030 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 2.161 ; 2.161 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 2.607 ; 2.607 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 2.589 ; 2.589 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 2.689 ; 2.689 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 2.738 ; 2.738 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 2.702 ; 2.702 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 1.733 ; 1.733 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 2.300 ; 2.300 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 2.283 ; 2.283 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 1.924 ; 1.924 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 2.021 ; 2.021 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 2.016 ; 2.016 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 2.128 ; 2.128 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 2.261 ; 2.261 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 2.262 ; 2.262 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 2.471 ; 2.471 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 2.568 ; 2.568 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 2.458 ; 2.458 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 1.733 ; 1.733 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 2.626 ; 2.626 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 1.821 ; 1.821 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 1.811 ; 1.811 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 1.785 ; 1.785 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 2.155 ; 2.155 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 2.038 ; 2.038 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 1.922 ; 1.922 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 2.038 ; 2.038 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 2.432 ; 2.432 ; Rise       ; CLK             ;
; SPI_CS         ; CLK        ; 2.778 ; 2.778 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 2.484 ; 2.484 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 1.820 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.890 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.891 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.890 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.894 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 2.007 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.987 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 2.118 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.233 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.236 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.507 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.345 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 1.820 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.890 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.891 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.890 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.894 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 2.007 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.987 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 2.118 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.233 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.236 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.507 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.345 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 1.820     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.890     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.891     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.890     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.894     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 2.007     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.987     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 2.118     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.233     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.236     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.507     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.345     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 1.820     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.890     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.891     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.890     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.894     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 2.007     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.987     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 2.118     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.233     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.236     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.507     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.345     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+-----------------------+-------+--------+----------+---------+---------------------+
; Clock                 ; Setup ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------+-------+--------+----------+---------+---------------------+
; Worst-case Slack      ; 0.250 ; -0.463 ; N/A      ; N/A     ; 6.933               ;
;  ADC_CLK              ; N/A   ; N/A    ; N/A      ; N/A     ; 16.000              ;
;  ADC_DCLKA            ; N/A   ; N/A    ; N/A      ; N/A     ; 10.000              ;
;  CLK                  ; 0.250 ; -0.463 ; N/A      ; N/A     ; 6.933               ;
;  MRAM_WRITE_DATA_CLK2 ; N/A   ; N/A    ; N/A      ; N/A     ; 48.758              ;
;  MRAM_WRITE_DATA_CLK4 ; N/A   ; N/A    ; N/A      ; N/A     ; 50.000              ;
; Design-wide TNS       ; 0.0   ; -1.125 ; 0.0      ; 0.0     ; 0.0                 ;
;  ADC_CLK              ; N/A   ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  ADC_DCLKA            ; N/A   ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  CLK                  ; 0.000 ; -1.125 ; N/A      ; N/A     ; 0.000               ;
;  MRAM_WRITE_DATA_CLK2 ; N/A   ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  MRAM_WRITE_DATA_CLK4 ; N/A   ; N/A    ; N/A      ; N/A     ; 0.000               ;
+-----------------------+-------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 7.524 ; 7.524 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; 7.295 ; 7.295 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; 7.307 ; 7.307 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 7.524 ; 7.524 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 7.284 ; 7.284 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 7.251 ; 7.251 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 7.259 ; 7.259 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 7.342 ; 7.342 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 7.013 ; 7.013 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 6.889 ; 6.889 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 6.886 ; 6.886 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 4.568 ; 4.568 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 8.393 ; 8.393 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 7.227 ; 7.227 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 7.223 ; 7.223 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 7.174 ; 7.174 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 7.536 ; 7.536 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 7.564 ; 7.564 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 7.835 ; 7.835 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 8.075 ; 8.075 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 7.877 ; 7.877 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 8.141 ; 8.141 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 8.094 ; 8.094 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; 8.393 ; 8.393 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; 7.445 ; 7.445 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; 8.219 ; 8.219 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; 7.252 ; 7.252 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; 7.448 ; 7.448 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; 7.424 ; 7.424 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -3.447 ; -3.447 ; Rise       ; CLK             ;
;  ADC_BIT_A[0] ; CLK        ; -3.556 ; -3.556 ; Rise       ; CLK             ;
;  ADC_BIT_A[1] ; CLK        ; -3.564 ; -3.564 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -3.670 ; -3.670 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -3.554 ; -3.554 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -3.564 ; -3.564 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -3.573 ; -3.573 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -3.621 ; -3.621 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -3.523 ; -3.523 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -3.476 ; -3.476 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -3.447 ; -3.447 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -1.523 ; -1.523 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -3.483 ; -3.483 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -3.508 ; -3.508 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -3.504 ; -3.504 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -3.483 ; -3.483 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -3.585 ; -3.585 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -3.599 ; -3.599 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -3.712 ; -3.712 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -3.858 ; -3.858 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -3.795 ; -3.795 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -3.911 ; -3.911 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -3.885 ; -3.885 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; -4.001 ; -4.001 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; -3.645 ; -3.645 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; -3.981 ; -3.981 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; -3.552 ; -3.552 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; -3.647 ; -3.647 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; -3.624 ; -3.624 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 5.458 ; 5.458 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 6.075 ; 6.075 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 5.296 ; 5.296 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 5.656 ; 5.656 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 7.287 ; 7.287 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 5.380 ; 5.380 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 5.360 ; 5.360 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 5.028 ; 5.028 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 5.022 ; 5.022 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 5.419 ; 5.419 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 6.882 ; 6.882 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 6.721 ; 6.721 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 7.195 ; 7.195 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 7.287 ; 7.287 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 7.101 ; 7.101 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 7.039 ; 7.039 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 5.824 ; 5.824 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 5.797 ; 5.797 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 4.654 ; 4.654 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 5.000 ; 5.000 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 4.991 ; 4.991 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 5.360 ; 5.360 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 5.755 ; 5.755 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 5.754 ; 5.754 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 6.186 ; 6.186 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 6.341 ; 6.341 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 6.392 ; 6.392 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 4.400 ; 4.400 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 7.039 ; 7.039 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 4.574 ; 4.574 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 4.564 ; 4.564 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 4.516 ; 4.516 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 5.422 ; 5.422 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 5.077 ; 5.077 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 4.906 ; 4.906 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 5.077 ; 5.077 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 6.095 ; 6.095 ; Rise       ; CLK             ;
; SPI_CS         ; CLK        ; 8.524 ; 8.524 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 6.610 ; 6.610 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 2.116 ; 2.116 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 2.294 ; 2.294 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 2.038 ; 2.038 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 2.284 ; 2.284 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 2.030 ; 2.030 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 2.140 ; 2.140 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 2.126 ; 2.126 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 2.033 ; 2.033 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 2.030 ; 2.030 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 2.161 ; 2.161 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 2.607 ; 2.607 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 2.589 ; 2.589 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 2.689 ; 2.689 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 2.738 ; 2.738 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 2.702 ; 2.702 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 1.733 ; 1.733 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 2.300 ; 2.300 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 2.283 ; 2.283 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 1.924 ; 1.924 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 2.021 ; 2.021 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 2.016 ; 2.016 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 2.128 ; 2.128 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 2.261 ; 2.261 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 2.262 ; 2.262 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 2.471 ; 2.471 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 2.568 ; 2.568 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 2.458 ; 2.458 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 1.733 ; 1.733 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 2.626 ; 2.626 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 1.821 ; 1.821 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 1.811 ; 1.811 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 1.785 ; 1.785 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 2.155 ; 2.155 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 2.038 ; 2.038 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 1.922 ; 1.922 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 2.038 ; 2.038 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 2.432 ; 2.432 ; Rise       ; CLK             ;
; SPI_CS         ; CLK        ; 2.778 ; 2.778 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 2.484 ; 2.484 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Setup Transfers                                                             ;
+----------------------+----------+----------+----------+----------+----------+
; From Clock           ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------+----------+----------+----------+----------+----------+
; ADC_DCLKA            ; CLK      ; 24       ; 24       ; 0        ; 0        ;
; CLK                  ; CLK      ; 4091     ; 0        ; 0        ; 0        ;
; MRAM_WRITE_DATA_CLK4 ; CLK      ; 3        ; 3        ; 0        ; 0        ;
+----------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Hold Transfers                                                              ;
+----------------------+----------+----------+----------+----------+----------+
; From Clock           ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------+----------+----------+----------+----------+----------+
; ADC_DCLKA            ; CLK      ; 24       ; 24       ; 0        ; 0        ;
; CLK                  ; CLK      ; 4091     ; 0        ; 0        ; 0        ;
; MRAM_WRITE_DATA_CLK4 ; CLK      ; 3        ; 3        ; 0        ; 0        ;
+----------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 27    ; 27   ;
; Unconstrained Input Port Paths  ; 27    ; 27   ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 56    ; 56   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Apr 27 15:16:51 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332174): Ignored filter at Uni_Projektas.sdc(5): Corr_Main_1|corr_buffer_update|clk could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(5): Argument <targets> is an empty collection
    Info (332050): create_clock -name PLL_CLK0 -period 6.666 [get_pins {Corr_Main_1|corr_buffer_update|clk}]
Warning (332174): Ignored filter at Uni_Projektas.sdc(6): Corr_Main_1|corr_buffer_update|datain could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(6): Argument <targets> is an empty collection
    Info (332050): create_clock -name PLL_CLK1 -period 6.666 [get_pins {Corr_Main_1|corr_buffer_update|datain}]
Warning (332174): Ignored filter at Uni_Projektas.sdc(7): Corr_Main_1|corr_buffer_update|regout could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(7): Argument <targets> is an empty collection
    Info (332050): create_clock -name PLL_CLK2 -period 6.666 [get_pins {Corr_Main_1|corr_buffer_update|regout}]
Warning (332174): Ignored filter at Uni_Projektas.sdc(8): Corr_Main_1|corr_buffer_update~clkctrl|outclk could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(8): Argument <targets> is an empty collection
    Info (332050): create_clock -name CORR_BUFFER_UPDATE_CLK0 -period 6.666 [get_pins {Corr_Main_1|corr_buffer_update~clkctrl|outclk}]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: this_read_adc_manager|MRAM_WRITE_DATA~0  from: datab  to: combout
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pl|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 0.250
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.250         0.000 CLK 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 CLK 
    Info (332119):    10.000         0.000 ADC_DCLKA 
    Info (332119):    16.000         0.000 ADC_CLK 
    Info (332119):    48.758         0.000 MRAM_WRITE_DATA_CLK2 
    Info (332119):    50.000         0.000 MRAM_WRITE_DATA_CLK4 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: this_read_adc_manager|MRAM_WRITE_DATA~0  from: datab  to: combout
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pl|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 8.216
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.216         0.000 CLK 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -0.463
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.463        -1.125 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 CLK 
    Info (332119):    10.000         0.000 ADC_DCLKA 
    Info (332119):    17.223         0.000 ADC_CLK 
    Info (332119):    49.000         0.000 MRAM_WRITE_DATA_CLK2 
    Info (332119):    50.000         0.000 MRAM_WRITE_DATA_CLK4 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4554 megabytes
    Info: Processing ended: Thu Apr 27 15:16:52 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


