lsl r0, r1, r1 
and r2, r3, r0, ror #8 
mvn r1, r2 
add r0, r3, r1 
bic r2, r0, #1 
