
                                 Formality (R)

               Version L-2016.03-SP1 for linux64 - Apr 13, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

  ** Highlights of Formality (R) Version L-2016.03 **
   - New alternate verification strategies for resolving inconclusive verifications
   - Automation for deploying alternate strategies
   - New command to export the mapping of reference to implementation registers
   - New capability to combine PG and low power information from db libraries with Verilog functional models

   * Please refer to the Formality Release Notes for details and additional enhancements

Build: 4031317
Hostname: IC (RHEL64)
Current time: Thu Oct  6 21:50:31 2022

Loading db file '/opt/Synopsys/Formality2016/libraries/syn/gtech.db'
#Owner : Mohamed Ayman Elsayed
#Description : Formal Verification using Tcl 
#Date : 6 Oct 2022
############################## Formality Setup File ##############################
set TTLIB "/home/IC/System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
/home/IC/System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set SSLIB "/home/IC/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
/home/IC/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set FFLIB "/home/IC/System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
/home/IC/System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
set synopsys_auto_setup true
true
set_svf "/home/IC/System/syn/SYS_TOP.svf"
Error: Invalid SVF, contents ignored (FM-339)
0
## Read Reference Design Files
read_db -container Ref [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Created container 'Ref'
Current container set to 'Ref'
Loading db file '/home/IC/System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
read_verilog -container Ref "/home/IC/System/rtl/ALU.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/ALU.v'
1
read_verilog -container Ref "/home/IC/System/rtl/BIT_SYNC.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/BIT_SYNC.v'
1
read_verilog -container Ref "/home/IC/System/rtl/ClkDiv.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/ClkDiv.v'
1
read_verilog -container Ref "/home/IC/System/rtl/Clock_Gating.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/Clock_Gating.v'
1
read_verilog -container Ref "/home/IC/System/rtl/Multi_Flip_Flop.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/Multi_Flip_Flop.v'
1
read_verilog -container Ref "/home/IC/System/rtl/DATA_SYNC.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/DATA_SYNC.v'
1
read_verilog -container Ref "/home/IC/System/rtl/RegFile.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/RegFile.v'
1
read_verilog -container Ref "/home/IC/System/rtl/RST_SYNC.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/RST_SYNC.v'
1
read_verilog -container Ref "/home/IC/System/rtl/SYS_CTRL_RX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/SYS_CTRL_RX.v'
1
read_verilog -container Ref "/home/IC/System/rtl/SYS_CTRL_TX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/SYS_CTRL_TX.v'
1
read_verilog -container Ref "/home/IC/System/rtl/SYS_CTRL.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/SYS_CTRL.v'
1
read_verilog -container Ref "/home/IC/System/rtl/data_sampling.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/data_sampling.v'
1
read_verilog -container Ref "/home/IC/System/rtl/deserializer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/deserializer.v'
1
read_verilog -container Ref "/home/IC/System/rtl/edge_bit_counter.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/edge_bit_counter.v'
1
read_verilog -container Ref "/home/IC/System/rtl/parity_check.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/parity_check.v'
1
read_verilog -container Ref "/home/IC/System/rtl/RX_FSM.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/RX_FSM.v'
1
read_verilog -container Ref "/home/IC/System/rtl/stop_check.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/stop_check.v'
1
read_verilog -container Ref "/home/IC/System/rtl/strt_check.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/strt_check.v'
1
read_verilog -container Ref "/home/IC/System/rtl/UART_RX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/UART_RX.v'
1
read_verilog -container Ref "/home/IC/System/rtl/FSM.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/FSM.v'
1
read_verilog -container Ref "/home/IC/System/rtl/MUX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/MUX.v'
1
read_verilog -container Ref "/home/IC/System/rtl/Parity_Calc.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/Parity_Calc.v'
1
read_verilog -container Ref "/home/IC/System/rtl/serializer.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/serializer.v'
1
read_verilog -container Ref "/home/IC/System/rtl/UART_TX.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/UART_TX.v'
1
read_verilog -container Ref "/home/IC/System/rtl/UART.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/UART.v'
1
read_verilog -container Ref "/home/IC/System/rtl/SYS_TOP.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/rtl/SYS_TOP.v'
1
## set the top Reference Design 
set_reference_design SYS_TOP
Reference design set to 'Ref:/WORK/SYS_TOP'
1
set_top SYS_TOP
Setting top design to 'Ref:/WORK/SYS_TOP'
Status:   Elaborating design SYS_TOP   ...  
Status:   Elaborating design RegFile  WIDTH=8, DEPTH=16 ...  
Information: Created design named 'RegFile_WIDTH8_DEPTH16'. (FE-LINK-13)
Status:   Elaborating design ClkDiv  ratio_width=4 ...  
Information: Created design named 'ClkDiv_ratio_width4'. (FE-LINK-13)
Status:   Elaborating design Clock_Gating   ...  
Status:   Elaborating design BIT_SYNC  NUM_STAGES=2, BUS_WIDTH=1 ...  
Information: Created design named 'BIT_SYNC_NUM_STAGES2_BUS_WIDTH1'. (FE-LINK-13)
Status:   Elaborating design DATA_SYNC  NUM_STAGES=2, BUS_WIDTH=8 ...  
Information: Created design named 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design Multi_Flip_Flop  NUM_STAGES=2, BUS_WIDTH=1 ...  
Information: Created design named 'Multi_Flip_Flop_NUM_STAGES2_BUS_WIDTH1'. (FE-LINK-13)
Status:   Elaborating design RST_SYNC  NUM_STAGES=2 ...  
Information: Created design named 'RST_SYNC_NUM_STAGES2'. (FE-LINK-13)
Status:   Elaborating design SYS_CTRL  Data_width=8, OPERAND_WIDTH=8, ALU_OUT_WIDTH=16, NUM_OF_OPERATIONS=16, DEPTH=16 ...  
Information: Created design named 'SYS_CTRL_Data_width8_OPERAND_WIDTH8_ALU_OUT_WIDTH16_NUM_OF_OPERATIONS16_DEPTH16'. (FE-LINK-13)
Status:   Elaborating design SYS_CTRL_RX  Data_width=8, OPERAND_WIDTH=8, ALU_OUT_WIDTH=16, NUM_OF_OPERATIONS=16, DEPTH=16 ...  
Information: Created design named 'SYS_CTRL_RX_Data_width8_OPERAND_WIDTH8_ALU_OUT_WIDTH16_NUM_OF_OPERATIONS16_DEPTH16'. (FE-LINK-13)
Status:   Elaborating design SYS_CTRL_TX  Data_width=8, OPERAND_WIDTH=8, ALU_OUT_WIDTH=16 ...  
Information: Created design named 'SYS_CTRL_TX_Data_width8_OPERAND_WIDTH8_ALU_OUT_WIDTH16'. (FE-LINK-13)
Status:   Elaborating design ALU  OPERAND_WIDTH=8, RESULT_WIDTH=16, NUM_OF_OPERATIONS=16 ...  
Information: Created design named 'ALU_OPERAND_WIDTH8_RESULT_WIDTH16_NUM_OF_OPERATIONS16'. (FE-LINK-13)
Status:   Elaborating design UART  Data_width=8, Prescale_width=5 ...  
Information: Created design named 'UART_Data_width8_Prescale_width5'. (FE-LINK-13)
Status:   Elaborating design UART_RX  Data_width=8, Prescale_width=5 ...  
Information: Created design named 'UART_RX_Data_width8_Prescale_width5'. (FE-LINK-13)
Status:   Elaborating design deserializer  Data_width=8 ...  
Information: Created design named 'deserializer_Data_width8'. (FE-LINK-13)
Status:   Elaborating design strt_check   ...  
Status:   Elaborating design parity_check  Data_width=8 ...  
Information: Created design named 'parity_check_Data_width8'. (FE-LINK-13)
Status:   Elaborating design stop_check   ...  
Status:   Elaborating design data_sampling  Prescale_width=5 ...  
Information: Created design named 'data_sampling_Prescale_width5'. (FE-LINK-13)
Status:   Elaborating design edge_bit_counter   ...  
Status:   Elaborating design RX_FSM   ...  
Status:   Elaborating design UART_TX  Data_width=8 ...  
Information: Created design named 'UART_TX_Data_width8'. (FE-LINK-13)
Status:   Elaborating design serializer  Data_width=8 ...  
Information: Created design named 'serializer_Data_width8'. (FE-LINK-13)
Status:   Elaborating design FSM   ...  
Status:   Elaborating design MUX   ...  
Status:   Elaborating design Parity_Calc  Data_width=8 ...  
Information: Created design named 'Parity_Calc_Data_width8'. (FE-LINK-13)
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Ref:/WORK/SYS_TOP'
Reference design set to 'Ref:/WORK/SYS_TOP'
1
## Read Implementation technology libraries
read_db -container Imp [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Created container 'Imp'
Current container set to 'Imp'
Loading db file '/home/IC/System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
## Read Implementation Design Files
read_verilog -container Imp -netlist "/home/IC/System/syn/SYS_TOP.v"
No target library specified, default is WORK
Loading verilog file '/home/IC/System/syn/SYS_TOP.v'
1
## set the top Implementation Design
set_implementation_design SYS_TOP
Implementation design set to 'Imp:/WORK/SYS_TOP'
1
set_top SYS_TOP
Setting top design to 'Imp:/WORK/SYS_TOP'
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Imp:/WORK/SYS_TOP'
Implementation design set to 'Imp:/WORK/SYS_TOP'
1
## matching Compare points
match
Reference design is 'Ref:/WORK/SYS_TOP'
Implementation design is 'Imp:/WORK/SYS_TOP'
Status:  Checking designs...
    Warning: 0 (12) undriven nets found in reference (implementation) design; see formality.log for list (FM-399)
Status:  Building verification models...
Status:  Matching...
    
*********************************** Matching Results ***********************************    
 255 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
****************************************************************************************

1
## verify
set successful [verify]
Reference design is 'Ref:/WORK/SYS_TOP'
Implementation design is 'Imp:/WORK/SYS_TOP'
    
*********************************** Matching Results ***********************************    
 255 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 4 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
****************************************************************************************

Status:  Verifying...

***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   For details see report_dont_verify_points and report_constants


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
----------------------------------------------------------
 Reference design: Ref:/WORK/SYS_TOP
 Implementation design: Imp:/WORK/SYS_TOP
 255 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0       3     251       1     255
Failing (not equivalent)       0       0       0       0       0       0       0       0
****************************************************************************************
1
if {!$successful} {
diagnose
analyze_points -failing
}
#Reports
report_passing_points > "passing_points.rpt"
report_failing_points > "failing_points.rpt"
report_aborted_points > "aborted_points.rpt"
report_unverified_points > "unverified_points.rpt"
start_gui
     1  source -echo -verbose fm_script.tcl
1
1
fm_shell (verify)> 