{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448943921257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448943921262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 23:25:21 2015 " "Processing started: Mon Nov 30 23:25:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448943921262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448943921262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448943921262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1448943921605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/ramcontrol2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/ramcontrol2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramControl2-COMBINED " "Found design unit 1: ramControl2-COMBINED" {  } { { "../ramControl2.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/ramControl2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936835 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramControl2 " "Found entity 1: ramControl2" {  } { { "../ramControl2.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/ramControl2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/modelsim/pipe4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/modelsim/pipe4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe4-STR " "Found design unit 1: pipe4-STR" {  } { { "../Modelsim/pipe4.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Modelsim/pipe4.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936835 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe4 " "Found entity 1: pipe4" {  } { { "../Modelsim/pipe4.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Modelsim/pipe4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/modelsim/pipe3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/modelsim/pipe3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe3-STR " "Found design unit 1: pipe3-STR" {  } { { "../Modelsim/pipe3.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Modelsim/pipe3.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936835 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe3 " "Found entity 1: pipe3" {  } { { "../Modelsim/pipe3.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Modelsim/pipe3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/modelsim/pipe2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/modelsim/pipe2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe2-STR " "Found design unit 1: pipe2-STR" {  } { { "../Modelsim/pipe2.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Modelsim/pipe2.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936835 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe2 " "Found entity 1: pipe2" {  } { { "../Modelsim/pipe2.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Modelsim/pipe2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/modelsim/pipe1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/modelsim/pipe1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe1-STR " "Found design unit 1: pipe1-STR" {  } { { "../Modelsim/pipe1.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Modelsim/pipe1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936851 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe1 " "Found entity 1: pipe1" {  } { { "../Modelsim/pipe1.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Modelsim/pipe1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/modelsim/hazardunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/modelsim/hazardunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazardUnit-BHV " "Found design unit 1: hazardUnit-BHV" {  } { { "../Modelsim/hazardUnit.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Modelsim/hazardUnit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936851 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazardUnit " "Found entity 1: hazardUnit" {  } { { "../Modelsim/hazardUnit.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Modelsim/hazardUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/modelsim/forwardunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/modelsim/forwardunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwardUnit-BHV " "Found design unit 1: forwardUnit-BHV" {  } { { "../Modelsim/forwardUnit.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Modelsim/forwardUnit.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936851 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwardUnit " "Found entity 1: forwardUnit" {  } { { "../Modelsim/forwardUnit.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Modelsim/forwardUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/zeroext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/zeroext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zeroext-BHV " "Found design unit 1: zeroext-BHV" {  } { { "../zeroext.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/zeroext.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936851 ""} { "Info" "ISGN_ENTITY_NAME" "1 zeroext " "Found entity 1: zeroext" {  } { { "../zeroext.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/zeroext.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/tplvl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/tplvl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tplvl-STR " "Found design unit 1: tplvl-STR" {  } { { "../tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/tplvl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936851 ""} { "Info" "ISGN_ENTITY_NAME" "1 tplvl " "Found entity 1: tplvl" {  } { { "../tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/tplvl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/sll2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/sll2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLL2-BHV " "Found design unit 1: SLL2-BHV" {  } { { "../SLL2.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/SLL2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936851 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLL2 " "Found entity 1: SLL2" {  } { { "../SLL2.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/SLL2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/signext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/signext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signext-BHV " "Found design unit 1: signext-BHV" {  } { { "../signext.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/signext.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936867 ""} { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "../signext.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/signext.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-STR " "Found design unit 1: registerFile-STR" {  } { { "../registerFile.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/registerFile.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936867 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../registerFile.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/registerFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/reg1_reset1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/reg1_reset1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1_RESET1-BHV " "Found design unit 1: reg1_RESET1-BHV" {  } { { "../reg1_RESET1.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/reg1_RESET1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936867 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1_RESET1 " "Found entity 1: reg1_RESET1" {  } { { "../reg1_RESET1.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/reg1_RESET1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/reg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/reg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1-BHV " "Found design unit 1: reg1-BHV" {  } { { "../reg1.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/reg1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936867 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1 " "Found entity 1: reg1" {  } { { "../reg1.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/reg1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-BHV " "Found design unit 1: reg-BHV" {  } { { "../reg.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936867 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../reg.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/ramcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/ramcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramControl-BHV " "Found design unit 1: ramControl-BHV" {  } { { "../ramControl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/ramControl.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936867 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramControl " "Found entity 1: ramControl" {  } { { "../ramControl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/ramControl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/ram_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/ram_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_ctrl-STR " "Found design unit 1: ram_ctrl-STR" {  } { { "../ram_ctrl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/ram_ctrl.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936867 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_ctrl " "Found entity 1: ram_ctrl" {  } { { "../ram_ctrl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/ram_ctrl.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/pipectrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/pipectrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeCtrl-BHV " "Found design unit 1: pipeCtrl-BHV" {  } { { "../pipeCtrl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/pipeCtrl.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936867 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeCtrl " "Found entity 1: pipeCtrl" {  } { { "../pipeCtrl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/pipeCtrl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/pcreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/pcreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcReg-BHV " "Found design unit 1: pcReg-BHV" {  } { { "../pcReg.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/pcReg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936882 ""} { "Info" "ISGN_ENTITY_NAME" "1 pcReg " "Found entity 1: pcReg" {  } { { "../pcReg.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/pcReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/mux32_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/mux32_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32_1-BHV " "Found design unit 1: mux32_1-BHV" {  } { { "../mux32_1.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/mux32_1.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936882 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "../mux32_1.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/mux32_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/mux4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/mux4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_1-BHV " "Found design unit 1: mux4_1-BHV" {  } { { "../mux4_1.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/mux4_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936882 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "../mux4_1.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/mux4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-BHV " "Found design unit 1: mux2_1-BHV" {  } { { "../mux2_1.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/mux2_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936882 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "../mux2_1.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/mipslib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/mipslib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mipsLib " "Found design unit 1: mipsLib" {  } { { "../mipsLib.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/mipsLib.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender-STR " "Found design unit 1: extender-STR" {  } { { "../extender.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/extender.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936898 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "../extender.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/extender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-BHV " "Found design unit 1: decoder-BHV" {  } { { "../decoder.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936898 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../decoder.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-BHV " "Found design unit 1: comparator-BHV" {  } { { "../comparator.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/comparator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936898 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../comparator.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/alu32control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/alu32control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu32control-BHV " "Found design unit 1: alu32control-BHV" {  } { { "../alu32control.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/alu32control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936898 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu32control " "Found entity 1: alu32control" {  } { { "../alu32control.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/alu32control.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/alu32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/alu32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu32-BHV " "Found design unit 1: alu32-BHV" {  } { { "../alu32.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/alu32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936914 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "../alu32.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/alu32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/alu_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/alu_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ctrl-STR " "Found design unit 1: alu_ctrl-STR" {  } { { "../alu_ctrl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/alu_ctrl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936919 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_ctrl " "Found entity 1: alu_ctrl" {  } { { "../alu_ctrl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/alu_ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/adder_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/adder_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_gen-BHV " "Found design unit 1: adder_gen-BHV" {  } { { "../adder_gen.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/adder_gen.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936922 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_gen " "Found entity 1: adder_gen" {  } { { "../adder_gen.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/adder_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab5/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab5/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-BHV " "Found design unit 1: adder-BHV" {  } { { "../adder.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936926 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../adder.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramblock-SYN " "Found design unit 1: ramblock-SYN" {  } { { "ramBlock.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/ramBlock.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936928 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramBlock " "Found entity 1: ramBlock" {  } { { "ramBlock.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/ramBlock.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romblock-SYN " "Found design unit 1: romblock-SYN" {  } { { "romBlock.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/romBlock.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936930 ""} { "Info" "ISGN_ENTITY_NAME" "1 romBlock " "Found entity 1: romBlock" {  } { { "romBlock.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/romBlock.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448943936930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448943936930 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipe3 " "Elaborating entity \"pipe3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1448943936991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:U_WB_REG " "Elaborating entity \"reg\" for hierarchy \"reg:U_WB_REG\"" {  } { { "../Modelsim/pipe3.vhd" "U_WB_REG" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Modelsim/pipe3.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448943937022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:U_MEM_REG " "Elaborating entity \"reg\" for hierarchy \"reg:U_MEM_REG\"" {  } { { "../Modelsim/pipe3.vhd" "U_MEM_REG" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Modelsim/pipe3.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448943937038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:U_ALUREG_REG " "Elaborating entity \"reg\" for hierarchy \"reg:U_ALUREG_REG\"" {  } { { "../Modelsim/pipe3.vhd" "U_ALUREG_REG" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Modelsim/pipe3.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448943937053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:U_DST_REG " "Elaborating entity \"reg\" for hierarchy \"reg:U_DST_REG\"" {  } { { "../Modelsim/pipe3.vhd" "U_DST_REG" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Modelsim/pipe3.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448943937069 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1448943937754 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1448943938440 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448943938440 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "242 " "Implemented 242 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "82 " "Implemented 82 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1448943938533 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1448943938533 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1448943938533 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1448943938533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448943938589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 23:25:38 2015 " "Processing ended: Mon Nov 30 23:25:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448943938589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448943938589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448943938589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448943938589 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448943941140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448943941140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 23:25:40 2015 " "Processing started: Mon Nov 30 23:25:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448943941140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1448943941140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1448943941140 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1448943941278 ""}
{ "Info" "0" "" "Project  = Lab5" {  } {  } 0 0 "Project  = Lab5" 0 0 "Fitter" 0 0 1448943941279 ""}
{ "Info" "0" "" "Revision = Lab5" {  } {  } 0 0 "Revision = Lab5" 0 0 "Fitter" 0 0 1448943941279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1448943941354 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Lab5 EP4CE15F23C6 " "Automatically selected device EP4CE15F23C6 for design Lab5" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1448943943637 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1448943943637 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1448943943709 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1448943943710 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1448943943883 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1448943943883 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C6 " "Device EP4CE40F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1448943943990 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C6 " "Device EP4CE30F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1448943943990 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C6 " "Device EP4CE55F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1448943943990 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C6 " "Device EP4CE75F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1448943943990 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1448943943990 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/" { { 0 { 0 ""} 0 433 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1448943943990 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/" { { 0 { 0 ""} 0 435 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1448943943990 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/" { { 0 { 0 ""} 0 437 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1448943943990 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/" { { 0 { 0 ""} 0 439 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1448943943990 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/" { { 0 { 0 ""} 0 441 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1448943943990 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1448943943990 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1448943944005 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "162 162 " "No exact pin location assignment(s) for 162 pins of 162 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1448943944474 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab5.sdc " "Synopsys Design Constraints File file not found: 'Lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1448943944792 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1448943944792 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1448943944807 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1448943944807 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1448943944807 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1448943944870 ""}  } { { "../Modelsim/pipe3.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Modelsim/pipe3.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/" { { 0 { 0 ""} 0 348 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1448943944870 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1448943944870 ""}  } { { "../Modelsim/pipe3.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Modelsim/pipe3.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/" { { 0 { 0 ""} 0 349 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1448943944870 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1448943945272 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1448943945272 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1448943945272 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1448943945272 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1448943945288 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1448943945288 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1448943945288 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1448943945288 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1448943945303 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1448943945303 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1448943945303 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "160 unused 2.5V 80 80 0 " "Number of I/O pins in group: 160 (unused VREF, 2.5V VCCIO, 80 input, 80 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1448943945319 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1448943945319 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1448943945319 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 27 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1448943945319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 46 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1448943945319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1448943945319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1448943945319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 45 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1448943945319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1448943945319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1448943945319 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1448943945319 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1448943945319 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1448943945319 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448943945631 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1448943945637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1448943946674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448943946723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1448943946738 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1448943947668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448943947668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1448943948155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X31_Y0 X41_Y9 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X31_Y0 to location X41_Y9" {  } { { "loc" "" { Generic "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X31_Y0 to location X41_Y9"} { { 12 { 0 ""} 31 0 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1448943948895 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1448943948895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448943948926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1448943948926 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1448943948926 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1448943948926 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1448943948941 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1448943949020 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1448943949293 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1448943949357 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1448943949811 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448943950333 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/output_files/Lab5.fit.smsg " "Generated suppressed messages file C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/output_files/Lab5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1448943950917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1255 " "Peak virtual memory: 1255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448943951439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 23:25:51 2015 " "Processing ended: Mon Nov 30 23:25:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448943951439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448943951439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448943951439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1448943951439 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1448943953977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448943953977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 23:25:53 2015 " "Processing started: Mon Nov 30 23:25:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448943953977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1448943953977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1448943953977 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1448943954940 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1448943954989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "631 " "Peak virtual memory: 631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448943955338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 23:25:55 2015 " "Processing ended: Mon Nov 30 23:25:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448943955338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448943955338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448943955338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1448943955338 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1448943956009 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1448943957991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448943957991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 23:25:57 2015 " "Processing started: Mon Nov 30 23:25:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448943957991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448943957991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab5 -c Lab5 " "Command: quartus_sta Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448943957991 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1448943958144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1448943958342 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1448943958408 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1448943958408 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab5.sdc " "Synopsys Design Constraints File file not found: 'Lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1448943958728 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1448943958729 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1448943958730 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1448943958730 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1448943958733 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1448943958733 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1448943958736 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1448943958755 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448943958761 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448943958761 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448943958776 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448943958776 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448943958776 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1448943958776 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1448943958776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448943958792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448943958792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -83.000 clk  " "   -3.000             -83.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448943958792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1448943958792 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1448943958872 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1448943958910 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1448943959524 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1448943959570 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448943959572 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448943959578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448943959595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448943959602 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448943959609 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1448943959609 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1448943959609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448943959616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448943959616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -83.000 clk  " "   -3.000             -83.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448943959616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1448943959616 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1448943959659 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1448943959885 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448943959893 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448943959894 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448943959894 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448943959910 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1448943959910 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1448943959910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448943959910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448943959910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -87.500 clk  " "   -3.000             -87.500 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448943959910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1448943959910 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1448943960472 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1448943960472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448943960611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 23:26:00 2015 " "Processing ended: Mon Nov 30 23:26:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448943960611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448943960611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448943960611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448943960611 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448943963076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448943963076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 23:26:02 2015 " "Processing started: Mon Nov 30 23:26:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448943963076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448943963076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448943963076 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab5_6_1200mv_85c_slow.vho C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/simulation/modelsim/ simulation " "Generated file Lab5_6_1200mv_85c_slow.vho in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1448943963728 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab5_6_1200mv_0c_slow.vho C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/simulation/modelsim/ simulation " "Generated file Lab5_6_1200mv_0c_slow.vho in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1448943963775 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab5_min_1200mv_0c_fast.vho C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/simulation/modelsim/ simulation " "Generated file Lab5_min_1200mv_0c_fast.vho in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1448943963830 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab5.vho C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/simulation/modelsim/ simulation " "Generated file Lab5.vho in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1448943963877 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab5_6_1200mv_85c_vhd_slow.sdo C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/simulation/modelsim/ simulation " "Generated file Lab5_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1448943963925 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab5_6_1200mv_0c_vhd_slow.sdo C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/simulation/modelsim/ simulation " "Generated file Lab5_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1448943963979 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab5_min_1200mv_0c_vhd_fast.sdo C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/simulation/modelsim/ simulation " "Generated file Lab5_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1448943964028 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab5_vhd.sdo C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/simulation/modelsim/ simulation " "Generated file Lab5_vhd.sdo in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab5/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1448943964078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "612 " "Peak virtual memory: 612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448943964157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 23:26:04 2015 " "Processing ended: Mon Nov 30 23:26:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448943964157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448943964157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448943964157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448943964157 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448943964810 ""}
