[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3677639 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3677639 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3677639 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12902745 heartbeat IPC: 1.084 cumulative IPC: 1.084 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 23164255 heartbeat IPC: 0.9745 cumulative IPC: 1.026 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 34439843 heartbeat IPC: 0.8869 cumulative IPC: 0.9752 (Simulation time: 00 hr 03 min 13 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 39813372 cumulative IPC: 1.005 (Simulation time: 00 hr 04 min 02 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 39813372 cumulative IPC: 1.005 (Simulation time: 00 hr 04 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.005 instructions: 40000000 cycles: 39813372
CPU 0 Branch Prediction Accuracy: 95.74% MPKI: 11.89 Average ROB Occupancy at Mispredict: 36.42
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 7.35
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457668 HIT:     419943 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457668 HIT:     419943 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 308.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685225 HIT:     466985 MISS:     218240 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359598 HIT:     291606 MISS:      67992 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96910 HIT:       6402 MISS:      90508 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142859 HIT:     142534 MISS:        325 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85858 HIT:      26443 MISS:      59415 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 142.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5511931 HIT:    5427588 MISS:      84343 MSHR_MERGE:      27208
cpu0->cpu0_L1I LOAD         ACCESS:    5511931 HIT:    5427588 MISS:      84343 MSHR_MERGE:      27208
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.46 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13248925 HIT:   12235895 MISS:    1013030 MSHR_MERGE:     527792
cpu0->cpu0_L1D LOAD         ACCESS:    8160188 HIT:    7630393 MISS:     529795 MSHR_MERGE:     227328
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4995069 HIT:    4599243 MISS:     395826 MSHR_MERGE:     298913
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93668 HIT:       6259 MISS:      87409 MSHR_MERGE:       1551
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.61 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4801548 HIT:    4690186 MISS:     111362 MSHR_MERGE:      50189
cpu0->cpu0_ITLB LOAD         ACCESS:    4801548 HIT:    4690186 MISS:     111362 MSHR_MERGE:      50189
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.448 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12558455 HIT:   11837374 MISS:     721081 MSHR_MERGE:     324586
cpu0->cpu0_DTLB LOAD         ACCESS:   12558455 HIT:   11837374 MISS:     721081 MSHR_MERGE:     324586
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.08 cycles
cpu0->LLC TOTAL        ACCESS:     335921 HIT:     194626 MISS:     141295 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67992 HIT:      36804 MISS:      31188 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90508 HIT:      10952 MISS:      79556 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118006 HIT:     117925 MISS:         81 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59415 HIT:      28945 MISS:      30470 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 196.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1357
  ROW_BUFFER_MISS:     139849
  AVG DBUS CONGESTED CYCLE: 11.48
Channel 0 WQ ROW_BUFFER_HIT:      12006
  ROW_BUFFER_MISS:      72812
  FULL:          0
Channel 0 REFRESHES ISSUED:       3318
