---
layout: default
title: ç¬¬1ç« ï¼šã¯ã˜ã‚ã« â€” AIåŠå°ä½“ã®é‡è¦æ€§ã¨å…¨ä½“åƒ
---

---

# ç¬¬1ç« ï¼šã¯ã˜ã‚ã« â€” AIåŠå°ä½“ã®é‡è¦æ€§ã¨å…¨ä½“åƒ  
**Chapter 1: Introduction â€” Importance and Overview of AI Semiconductors**

---

## 1.1 ãªãœä»Šã€AIæ™‚ä»£ã®åŠå°ä½“ãŒæ³¨ç›®ã•ã‚Œã¦ã„ã‚‹ã®ã‹  
**Why Are AI-Era Semiconductors in the Spotlight Now?**

è¿‘å¹´ã€ç”ŸæˆAIã‚„å¤§è¦æ¨¡è¨€èªãƒ¢ãƒ‡ãƒ«ï¼ˆLLMï¼‰ã®æ€¥é€Ÿãªé€²åŒ–ã«ã‚ˆã‚Šã€  
ã“ã‚Œã‚‰ã‚’æ”¯ãˆã‚‹ **è¨ˆç®—ã‚¤ãƒ³ãƒ•ãƒ©ã¨ã—ã¦ã®åŠå°ä½“** ã«ä¸–ç•Œçš„ãªæ³¨ç›®ãŒé›†ã¾ã£ã¦ã„ã¾ã™ã€‚

Recently, the rapid evolution of Generative AI and Large Language Models (LLMs)  
has drawn global attention to **semiconductors as the computing infrastructure** that supports them.

å¾“æ¥ã®æ±ç”¨CPUã§ã¯å‡¦ç†ã—ãã‚Œãªã„ã€  
**æ¥µã‚ã¦å¤§è¦æ¨¡ã‹ã¤é«˜å¯†åº¦ãªè¨ˆç®—å‡¦ç†** ãŒæ±‚ã‚ã‚‰ã‚Œã‚‹ãŸã‚ã€  
AIç”¨é€”ã«ç‰¹åŒ–ã—ãŸæ–°ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã®åŠå°ä½“ãŒç¶šã€…ã¨ç™»å ´ã—ã¦ã„ã¾ã™ã€‚

Since traditional CPUs cannot handle the required **extremely large-scale, high-density computations**,  
new semiconductor architectures specialized for AI applications are emerging rapidly.

---

### ğŸ” AIè¨ˆç®—ã®ç‰¹å¾´ã¨è¦ä»¶ / Characteristics & Requirements of AI Computation

- **è†¨å¤§ãªè¡Œåˆ—æ¼”ç®— / Massive Matrix Operations**  
  ãƒ‡ã‚£ãƒ¼ãƒ—ãƒ©ãƒ¼ãƒ‹ãƒ³ã‚°ã®ä¸­å¿ƒã¯å¤šæ¬¡å…ƒãƒ†ãƒ³ã‚½ãƒ«ã‚’ç”¨ã„ãŸè¡Œåˆ—æ¼”ç®—ã€‚  
  Deep learning relies heavily on multi-dimensional tensor-based matrix operations.

- **å¤§è¦æ¨¡ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿å‡¦ç† / Large-Scale Parameter Handling**  
  LLMã§ã¯æ•°åå„„ã€œæ•°åƒå„„ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ã‚’åŒæ™‚ã«å‡¦ç†ã€‚  
  LLMs process billions to hundreds of billions of parameters simultaneously.

- **ä½ãƒ¬ã‚¤ãƒ†ãƒ³ã‚·ãƒ»é«˜ã‚¹ãƒ«ãƒ¼ãƒ—ãƒƒãƒˆ / Low Latency & High Throughput**  
  ãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ å¿œç­”ã‚„ä¸¦åˆ—å‡¦ç†ãŒå¿…é ˆè¦ä»¶ã€‚  
  Real-time responsiveness and parallelism are essential.

---

### ğŸ§© åŠå°ä½“æŠ€è¡“ã¨ã®ã‚·ãƒŠã‚¸ãƒ¼ / Synergy with Semiconductor Technology

- **å¾®ç´°åŠ å·¥ã®é€²åŒ– / Advanced Process Scaling**  
  ä¾‹ï¼š5nm, 3nmãƒãƒ¼ãƒ‰ãŒAIãƒãƒƒãƒ—ã®æ¼”ç®—å¯†åº¦ã‚’é£›èºçš„ã«å‘ä¸Šã€‚  
  e.g., 5nm and 3nm nodes dramatically increase AI chip compute density.

- **3Dç©å±¤ãƒ»ChipletæŠ€è¡“ / 3D Stacking & Chiplet Integration**  
  å¸¯åŸŸå¹…ãƒ»é›»åŠ›åŠ¹ç‡ã®åˆ¶ç´„ã‚’ç·©å’Œã€‚  
  Mitigates bandwidth and power-efficiency bottlenecks.

- **å°‚ç”¨ã‚¢ã‚¯ã‚»ãƒ©ãƒ¬ãƒ¼ã‚¿è¨­è¨ˆ / Dedicated Accelerator Design**  
  æ±ç”¨æ€§ã‚ˆã‚Šã‚‚æ€§èƒ½æœ€é©åŒ–ã‚’å„ªå…ˆã€‚  
  Prioritizes performance optimization over general-purpose flexibility.

> **JP:** AIã®è¦æ±‚ç‰¹æ€§ã¨åŠå°ä½“è¨­è¨ˆã®é€²åŒ–ã¯è¡¨è£ä¸€ä½“ã§ã€äº’ã„ã®ç™ºå±•ã‚’åŠ é€Ÿã•ã›ã‚‹ã€‚  
> **EN:** AIâ€™s requirements and semiconductor design advances are inseparable, driving each otherâ€™s growth.

---

## 1.2 AIã¨åŠå°ä½“ã®ç›¸äº’é–¢ä¿‚ï¼šã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã®å¤šæ§˜åŒ–  
**Mutual Relationship Between AI and Semiconductors: Architectural Diversification**

AIè¨ˆç®—ã¯ã€ã€Œã‚¢ãƒ«ã‚´ãƒªã‚ºãƒ ã€ã¨ã€Œãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢ã€ã®ä¸¡è¼ªã§æˆç«‹ã—ã¾ã™ã€‚  
ç‰¹ã«ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢ã¯ç”¨é€”ã‚„æ€§èƒ½è¦ä»¶ã«å¿œã˜ã€å¤šæ§˜ãªã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ãŒé¸æŠã•ã‚Œã¦ã„ã¾ã™ã€‚

AI computation is sustained by both "algorithms" and "hardware."  
In particular, hardware choices are diversifying according to application and performance needs.

| ãƒãƒƒãƒ—ç¨®åˆ¥ / Type | ä¸»ãªç”¨é€” / Main Use | ç‰¹å¾´ / Characteristics |
|------------------|--------------------|------------------------|
| **GPU** | æ±ç”¨AIå­¦ç¿’ãƒ»æ¨è«– / General AI training & inference | é«˜ä¸¦åˆ—å‡¦ç†ï¼ˆSIMDï¼‰ã€æŸ”è»Ÿæ€§ãƒ»æ™®åŠæ€§ãŒé«˜ã„ / Highly parallel (SIMD), flexible, widely adopted |
| **TPU** | Googleè£½AIæ¨è«– / Google AI inference | Systolic Arrayã«ã‚ˆã‚‹ç‰¹åŒ–è¨­è¨ˆã€é«˜åŠ¹ç‡æ¨è«– / Specialized Systolic Array, high inference efficiency |
| **NPU** | ã‚¨ãƒƒã‚¸ãƒ‡ãƒã‚¤ã‚¹ï¼ˆã‚¹ãƒãƒ›ç­‰ï¼‰/ Edge devices (e.g., smartphones) | MACæ¼”ç®—ç‰¹åŒ–ã€çœé›»åŠ›ãƒ»å°å‹åŒ– / MAC-focused, low power, compact |
| **ASIC** | ç‰¹å®šç”¨é€”AIå‡¦ç† / Application-specific AI processing | ã‚«ã‚¹ã‚¿ãƒ æœ€é©åŒ–ã€é«˜æ€§èƒ½ãƒ»é«˜åŠ¹ç‡ / Custom-optimized, high performance & efficiency |

ã“ã®**ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã®å¤šæ§˜åŒ–**ã¯ã€ã‚¯ãƒ©ã‚¦ãƒ‰ã‹ã‚‰ã‚¨ãƒƒã‚¸ã€å­¦ç¿’ã‹ã‚‰æ¨è«–ã¾ã§ã€  
ã‚ã‚‰ã‚†ã‚‹AIæ´»ç”¨ã‚·ãƒ¼ãƒ³ã‚’æ”¯ãˆã‚‹åŸºç›¤ã§ã™ã€‚

This **architectural diversity** underpins all AI usage scenariosâ€”from cloud to edge, from training to inference.

---

## âœ… æœ¬ç« ã®ã¾ã¨ã‚ / Chapter Summary

- **JP:** AIã®é€²å±•ã¯ã€æ–°ãŸãªåŠå°ä½“è¨­è¨ˆã‚’ä¸å¯æ¬ ã«ã—ã€GPUã‚’ä¸­å¿ƒã«å¤šæ§˜ãªã‚¢ã‚¯ã‚»ãƒ©ãƒ¬ãƒ¼ã‚¿ãŒç™ºå±•ã—ã¦ã„ã‚‹ã€‚  
- **EN:** AIâ€™s advancement makes new semiconductor designs essential, with diverse acceleratorsâ€”especially GPUsâ€”supporting its growth.  

- **JP:** AIã¨åŠå°ä½“ã¯æŠ€è¡“ãƒ»æˆ¦ç•¥ä¸¡é¢ã§å¯†æ¥ã«çµã³ã¤ãã€ç¤¾ä¼šå¤‰é©ã®ä¸­å¿ƒã‚’æ‹…ã†ã€‚  
- **EN:** AI and semiconductors are tightly linked both technically and strategically, playing a central role in societal transformation.

---

## ğŸ”™ å‰å¾Œãƒªãƒ³ã‚¯ / Navigation

- **â—€ å‰ç¯€ / Previous:** [Edusemi-Plus ãƒˆãƒƒãƒ—ã¸æˆ»ã‚‹](../README.md)  
- **â–¶ æ¬¡ç¯€ / Next:** [ç¬¬2ç« ï¼šAIã®æ­´å²ã¨ãƒ–ãƒ¼ãƒ ã®æ§‹é€ ](02_history_trend.md)  
- **ğŸ“„ æœ¬ã‚·ãƒªãƒ¼ã‚ºREADME:** [ai-semiconductor README](../README.md)
