// Seed: 1541819123
module module_0 (
    input id_0,
    input wor id_1,
    input logic id_2,
    output uwire id_3,
    output wire id_4,
    input logic id_5,
    input id_6
);
  logic id_7 = id_5 & 1;
  assign id_4[1&1] = id_1[1];
  assign id_3 = id_1;
  logic id_8;
  type_0 id_9 (
      .id_0 (1),
      .id_1 (1),
      .id_2 (1),
      .id_3 (id_0),
      .id_4 (id_1),
      .id_5 (),
      .id_6 (1),
      .id_7 (id_1),
      .id_8 (id_1),
      .id_9 (id_1[1'h0]),
      .id_10(id_4)
  );
  logic id_10;
endmodule
