// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "filt.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const int filt::C_S_AXI_DATA_WIDTH = "100000";
const int filt::C_S_AXI_WSTRB_WIDTH = "100";
const int filt::C_S_AXI_ADDR_WIDTH = "100000";
const sc_logic filt::ap_const_logic_1 = sc_dt::Log_1;
const sc_lv<32> filt::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<4> filt::ap_const_lv4_0 = "0000";
const sc_lv<1> filt::ap_const_lv1_0 = "0";
const sc_logic filt::ap_const_logic_0 = sc_dt::Log_0;
const bool filt::ap_true = true;

filt::filt(sc_module_name name) : sc_module(name), mVcdFile(0) {
    filt_CONTROL_BUS_s_axi_U = new filt_CONTROL_BUS_s_axi<C_S_AXI_CONTROL_BUS_ADDR_WIDTH,C_S_AXI_CONTROL_BUS_DATA_WIDTH>("filt_CONTROL_BUS_s_axi_U");
    filt_CONTROL_BUS_s_axi_U->AWVALID(s_axi_CONTROL_BUS_AWVALID);
    filt_CONTROL_BUS_s_axi_U->AWREADY(s_axi_CONTROL_BUS_AWREADY);
    filt_CONTROL_BUS_s_axi_U->AWADDR(s_axi_CONTROL_BUS_AWADDR);
    filt_CONTROL_BUS_s_axi_U->WVALID(s_axi_CONTROL_BUS_WVALID);
    filt_CONTROL_BUS_s_axi_U->WREADY(s_axi_CONTROL_BUS_WREADY);
    filt_CONTROL_BUS_s_axi_U->WDATA(s_axi_CONTROL_BUS_WDATA);
    filt_CONTROL_BUS_s_axi_U->WSTRB(s_axi_CONTROL_BUS_WSTRB);
    filt_CONTROL_BUS_s_axi_U->ARVALID(s_axi_CONTROL_BUS_ARVALID);
    filt_CONTROL_BUS_s_axi_U->ARREADY(s_axi_CONTROL_BUS_ARREADY);
    filt_CONTROL_BUS_s_axi_U->ARADDR(s_axi_CONTROL_BUS_ARADDR);
    filt_CONTROL_BUS_s_axi_U->RVALID(s_axi_CONTROL_BUS_RVALID);
    filt_CONTROL_BUS_s_axi_U->RREADY(s_axi_CONTROL_BUS_RREADY);
    filt_CONTROL_BUS_s_axi_U->RDATA(s_axi_CONTROL_BUS_RDATA);
    filt_CONTROL_BUS_s_axi_U->RRESP(s_axi_CONTROL_BUS_RRESP);
    filt_CONTROL_BUS_s_axi_U->BVALID(s_axi_CONTROL_BUS_BVALID);
    filt_CONTROL_BUS_s_axi_U->BREADY(s_axi_CONTROL_BUS_BREADY);
    filt_CONTROL_BUS_s_axi_U->BRESP(s_axi_CONTROL_BUS_BRESP);
    filt_CONTROL_BUS_s_axi_U->ACLK(ap_clk);
    filt_CONTROL_BUS_s_axi_U->ARESET(ap_rst_n_inv);
    filt_CONTROL_BUS_s_axi_U->ACLK_EN(ap_var_for_const0);
    filt_CONTROL_BUS_s_axi_U->ap_start(ap_start);
    filt_CONTROL_BUS_s_axi_U->interrupt(interrupt);
    filt_CONTROL_BUS_s_axi_U->ap_ready(ap_ready);
    filt_CONTROL_BUS_s_axi_U->ap_done(ap_done);
    filt_CONTROL_BUS_s_axi_U->ap_idle(ap_idle);
    filt_Block_codeRepl42_proc_U0 = new filt_Block_codeRepl42_proc("filt_Block_codeRepl42_proc_U0");
    filt_Block_codeRepl42_proc_U0->ap_clk(ap_clk);
    filt_Block_codeRepl42_proc_U0->ap_rst(ap_rst_n_inv);
    filt_Block_codeRepl42_proc_U0->ap_start(filt_Block_codeRepl42_proc_U0_ap_start);
    filt_Block_codeRepl42_proc_U0->ap_done(filt_Block_codeRepl42_proc_U0_ap_done);
    filt_Block_codeRepl42_proc_U0->ap_continue(filt_Block_codeRepl42_proc_U0_ap_continue);
    filt_Block_codeRepl42_proc_U0->ap_idle(filt_Block_codeRepl42_proc_U0_ap_idle);
    filt_Block_codeRepl42_proc_U0->ap_ready(filt_Block_codeRepl42_proc_U0_ap_ready);
    filt_Block_codeRepl42_proc_U0->src_mat_rows_V_out_din(filt_Block_codeRepl42_proc_U0_src_mat_rows_V_out_din);
    filt_Block_codeRepl42_proc_U0->src_mat_rows_V_out_full_n(src_mat_rows_V_channel_full_n);
    filt_Block_codeRepl42_proc_U0->src_mat_rows_V_out_write(filt_Block_codeRepl42_proc_U0_src_mat_rows_V_out_write);
    filt_Block_codeRepl42_proc_U0->src_mat_cols_V_out_din(filt_Block_codeRepl42_proc_U0_src_mat_cols_V_out_din);
    filt_Block_codeRepl42_proc_U0->src_mat_cols_V_out_full_n(src_mat_cols_V_channel_full_n);
    filt_Block_codeRepl42_proc_U0->src_mat_cols_V_out_write(filt_Block_codeRepl42_proc_U0_src_mat_cols_V_out_write);
    filt_Block_codeRepl42_proc_U0->dst_mat_rows_V_out_din(filt_Block_codeRepl42_proc_U0_dst_mat_rows_V_out_din);
    filt_Block_codeRepl42_proc_U0->dst_mat_rows_V_out_full_n(dst_mat_rows_V_channel_full_n);
    filt_Block_codeRepl42_proc_U0->dst_mat_rows_V_out_write(filt_Block_codeRepl42_proc_U0_dst_mat_rows_V_out_write);
    filt_Block_codeRepl42_proc_U0->dst_mat_cols_V_out_din(filt_Block_codeRepl42_proc_U0_dst_mat_cols_V_out_din);
    filt_Block_codeRepl42_proc_U0->dst_mat_cols_V_out_full_n(dst_mat_cols_V_channel_full_n);
    filt_Block_codeRepl42_proc_U0->dst_mat_cols_V_out_write(filt_Block_codeRepl42_proc_U0_dst_mat_cols_V_out_write);
    filt_AXIvideo2Mat_U0 = new filt_AXIvideo2Mat("filt_AXIvideo2Mat_U0");
    filt_AXIvideo2Mat_U0->ap_clk(ap_clk);
    filt_AXIvideo2Mat_U0->ap_rst(ap_rst_n_inv);
    filt_AXIvideo2Mat_U0->ap_start(filt_AXIvideo2Mat_U0_ap_start);
    filt_AXIvideo2Mat_U0->ap_done(filt_AXIvideo2Mat_U0_ap_done);
    filt_AXIvideo2Mat_U0->ap_continue(filt_AXIvideo2Mat_U0_ap_continue);
    filt_AXIvideo2Mat_U0->ap_idle(filt_AXIvideo2Mat_U0_ap_idle);
    filt_AXIvideo2Mat_U0->ap_ready(filt_AXIvideo2Mat_U0_ap_ready);
    filt_AXIvideo2Mat_U0->src_axi_TDATA(src_axi_TDATA);
    filt_AXIvideo2Mat_U0->src_axi_TVALID(src_axi_TVALID);
    filt_AXIvideo2Mat_U0->src_axi_TREADY(filt_AXIvideo2Mat_U0_src_axi_TREADY);
    filt_AXIvideo2Mat_U0->src_axi_TKEEP(src_axi_TKEEP);
    filt_AXIvideo2Mat_U0->src_axi_TSTRB(src_axi_TSTRB);
    filt_AXIvideo2Mat_U0->src_axi_TUSER(src_axi_TUSER);
    filt_AXIvideo2Mat_U0->src_axi_TLAST(src_axi_TLAST);
    filt_AXIvideo2Mat_U0->src_axi_TID(src_axi_TID);
    filt_AXIvideo2Mat_U0->src_axi_TDEST(src_axi_TDEST);
    filt_AXIvideo2Mat_U0->img_rows_V_dout(src_mat_rows_V_channel_dout);
    filt_AXIvideo2Mat_U0->img_rows_V_empty_n(src_mat_rows_V_channel_empty_n);
    filt_AXIvideo2Mat_U0->img_rows_V_read(filt_AXIvideo2Mat_U0_img_rows_V_read);
    filt_AXIvideo2Mat_U0->img_cols_V_dout(src_mat_cols_V_channel_dout);
    filt_AXIvideo2Mat_U0->img_cols_V_empty_n(src_mat_cols_V_channel_empty_n);
    filt_AXIvideo2Mat_U0->img_cols_V_read(filt_AXIvideo2Mat_U0_img_cols_V_read);
    filt_AXIvideo2Mat_U0->img_data_stream_0_V_din(filt_AXIvideo2Mat_U0_img_data_stream_0_V_din);
    filt_AXIvideo2Mat_U0->img_data_stream_0_V_full_n(src_mat_data_stream_0_V_full_n);
    filt_AXIvideo2Mat_U0->img_data_stream_0_V_write(filt_AXIvideo2Mat_U0_img_data_stream_0_V_write);
    filt_AXIvideo2Mat_U0->img_data_stream_1_V_din(filt_AXIvideo2Mat_U0_img_data_stream_1_V_din);
    filt_AXIvideo2Mat_U0->img_data_stream_1_V_full_n(src_mat_data_stream_1_V_full_n);
    filt_AXIvideo2Mat_U0->img_data_stream_1_V_write(filt_AXIvideo2Mat_U0_img_data_stream_1_V_write);
    filt_AXIvideo2Mat_U0->img_data_stream_2_V_din(filt_AXIvideo2Mat_U0_img_data_stream_2_V_din);
    filt_AXIvideo2Mat_U0->img_data_stream_2_V_full_n(src_mat_data_stream_2_V_full_n);
    filt_AXIvideo2Mat_U0->img_data_stream_2_V_write(filt_AXIvideo2Mat_U0_img_data_stream_2_V_write);
    filt_AXIvideo2Mat_U0->img_data_stream_3_V_din(filt_AXIvideo2Mat_U0_img_data_stream_3_V_din);
    filt_AXIvideo2Mat_U0->img_data_stream_3_V_full_n(src_mat_data_stream_3_V_full_n);
    filt_AXIvideo2Mat_U0->img_data_stream_3_V_write(filt_AXIvideo2Mat_U0_img_data_stream_3_V_write);
    filt_AXIvideo2Mat_U0->img_rows_V_out_din(filt_AXIvideo2Mat_U0_img_rows_V_out_din);
    filt_AXIvideo2Mat_U0->img_rows_V_out_full_n(src_mat_rows_V_channel61_full_n);
    filt_AXIvideo2Mat_U0->img_rows_V_out_write(filt_AXIvideo2Mat_U0_img_rows_V_out_write);
    filt_AXIvideo2Mat_U0->img_cols_V_out_din(filt_AXIvideo2Mat_U0_img_cols_V_out_din);
    filt_AXIvideo2Mat_U0->img_cols_V_out_full_n(src_mat_cols_V_channel62_full_n);
    filt_AXIvideo2Mat_U0->img_cols_V_out_write(filt_AXIvideo2Mat_U0_img_cols_V_out_write);
    filt_Split_240_320_6144_0_U0 = new filt_Split_240_320_6144_0_s("filt_Split_240_320_6144_0_U0");
    filt_Split_240_320_6144_0_U0->ap_clk(ap_clk);
    filt_Split_240_320_6144_0_U0->ap_rst(ap_rst_n_inv);
    filt_Split_240_320_6144_0_U0->ap_start(filt_Split_240_320_6144_0_U0_ap_start);
    filt_Split_240_320_6144_0_U0->ap_done(filt_Split_240_320_6144_0_U0_ap_done);
    filt_Split_240_320_6144_0_U0->ap_continue(filt_Split_240_320_6144_0_U0_ap_continue);
    filt_Split_240_320_6144_0_U0->ap_idle(filt_Split_240_320_6144_0_U0_ap_idle);
    filt_Split_240_320_6144_0_U0->ap_ready(filt_Split_240_320_6144_0_U0_ap_ready);
    filt_Split_240_320_6144_0_U0->src_rows_V_dout(src_mat_rows_V_channel61_dout);
    filt_Split_240_320_6144_0_U0->src_rows_V_empty_n(src_mat_rows_V_channel61_empty_n);
    filt_Split_240_320_6144_0_U0->src_rows_V_read(filt_Split_240_320_6144_0_U0_src_rows_V_read);
    filt_Split_240_320_6144_0_U0->src_cols_V_dout(src_mat_cols_V_channel62_dout);
    filt_Split_240_320_6144_0_U0->src_cols_V_empty_n(src_mat_cols_V_channel62_empty_n);
    filt_Split_240_320_6144_0_U0->src_cols_V_read(filt_Split_240_320_6144_0_U0_src_cols_V_read);
    filt_Split_240_320_6144_0_U0->src_data_stream_0_V_dout(src_mat_data_stream_0_V_dout);
    filt_Split_240_320_6144_0_U0->src_data_stream_0_V_empty_n(src_mat_data_stream_0_V_empty_n);
    filt_Split_240_320_6144_0_U0->src_data_stream_0_V_read(filt_Split_240_320_6144_0_U0_src_data_stream_0_V_read);
    filt_Split_240_320_6144_0_U0->src_data_stream_1_V_dout(src_mat_data_stream_1_V_dout);
    filt_Split_240_320_6144_0_U0->src_data_stream_1_V_empty_n(src_mat_data_stream_1_V_empty_n);
    filt_Split_240_320_6144_0_U0->src_data_stream_1_V_read(filt_Split_240_320_6144_0_U0_src_data_stream_1_V_read);
    filt_Split_240_320_6144_0_U0->src_data_stream_2_V_dout(src_mat_data_stream_2_V_dout);
    filt_Split_240_320_6144_0_U0->src_data_stream_2_V_empty_n(src_mat_data_stream_2_V_empty_n);
    filt_Split_240_320_6144_0_U0->src_data_stream_2_V_read(filt_Split_240_320_6144_0_U0_src_data_stream_2_V_read);
    filt_Split_240_320_6144_0_U0->src_data_stream_3_V_dout(src_mat_data_stream_3_V_dout);
    filt_Split_240_320_6144_0_U0->src_data_stream_3_V_empty_n(src_mat_data_stream_3_V_empty_n);
    filt_Split_240_320_6144_0_U0->src_data_stream_3_V_read(filt_Split_240_320_6144_0_U0_src_data_stream_3_V_read);
    filt_Split_240_320_6144_0_U0->dst0_data_stream_V_din(filt_Split_240_320_6144_0_U0_dst0_data_stream_V_din);
    filt_Split_240_320_6144_0_U0->dst0_data_stream_V_full_n(src_chs_0_data_stream_0_V_full_n);
    filt_Split_240_320_6144_0_U0->dst0_data_stream_V_write(filt_Split_240_320_6144_0_U0_dst0_data_stream_V_write);
    filt_Split_240_320_6144_0_U0->dst1_data_stream_V_din(filt_Split_240_320_6144_0_U0_dst1_data_stream_V_din);
    filt_Split_240_320_6144_0_U0->dst1_data_stream_V_full_n(src_chs_1_data_stream_0_V_full_n);
    filt_Split_240_320_6144_0_U0->dst1_data_stream_V_write(filt_Split_240_320_6144_0_U0_dst1_data_stream_V_write);
    filt_Split_240_320_6144_0_U0->dst2_data_stream_V_din(filt_Split_240_320_6144_0_U0_dst2_data_stream_V_din);
    filt_Split_240_320_6144_0_U0->dst2_data_stream_V_full_n(src_chs_2_data_stream_0_V_full_n);
    filt_Split_240_320_6144_0_U0->dst2_data_stream_V_write(filt_Split_240_320_6144_0_U0_dst2_data_stream_V_write);
    filt_Split_240_320_6144_0_U0->dst3_data_stream_V_din(filt_Split_240_320_6144_0_U0_dst3_data_stream_V_din);
    filt_Split_240_320_6144_0_U0->dst3_data_stream_V_full_n(src_chs_3_data_stream_0_V_full_n);
    filt_Split_240_320_6144_0_U0->dst3_data_stream_V_write(filt_Split_240_320_6144_0_U0_dst3_data_stream_V_write);
    filt_Merge_240_320_0_4096_U0 = new filt_Merge_240_320_0_4096_s("filt_Merge_240_320_0_4096_U0");
    filt_Merge_240_320_0_4096_U0->ap_clk(ap_clk);
    filt_Merge_240_320_0_4096_U0->ap_rst(ap_rst_n_inv);
    filt_Merge_240_320_0_4096_U0->ap_start(filt_Merge_240_320_0_4096_U0_ap_start);
    filt_Merge_240_320_0_4096_U0->ap_done(filt_Merge_240_320_0_4096_U0_ap_done);
    filt_Merge_240_320_0_4096_U0->ap_continue(filt_Merge_240_320_0_4096_U0_ap_continue);
    filt_Merge_240_320_0_4096_U0->ap_idle(filt_Merge_240_320_0_4096_U0_ap_idle);
    filt_Merge_240_320_0_4096_U0->ap_ready(filt_Merge_240_320_0_4096_U0_ap_ready);
    filt_Merge_240_320_0_4096_U0->src0_data_stream_V_dout(src_chs_0_data_stream_0_V_dout);
    filt_Merge_240_320_0_4096_U0->src0_data_stream_V_empty_n(src_chs_0_data_stream_0_V_empty_n);
    filt_Merge_240_320_0_4096_U0->src0_data_stream_V_read(filt_Merge_240_320_0_4096_U0_src0_data_stream_V_read);
    filt_Merge_240_320_0_4096_U0->src1_data_stream_V_dout(src_chs_1_data_stream_0_V_dout);
    filt_Merge_240_320_0_4096_U0->src1_data_stream_V_empty_n(src_chs_1_data_stream_0_V_empty_n);
    filt_Merge_240_320_0_4096_U0->src1_data_stream_V_read(filt_Merge_240_320_0_4096_U0_src1_data_stream_V_read);
    filt_Merge_240_320_0_4096_U0->src2_data_stream_V_dout(src_chs_2_data_stream_0_V_dout);
    filt_Merge_240_320_0_4096_U0->src2_data_stream_V_empty_n(src_chs_2_data_stream_0_V_empty_n);
    filt_Merge_240_320_0_4096_U0->src2_data_stream_V_read(filt_Merge_240_320_0_4096_U0_src2_data_stream_V_read);
    filt_Merge_240_320_0_4096_U0->dst_data_stream_0_V_din(filt_Merge_240_320_0_4096_U0_dst_data_stream_0_V_din);
    filt_Merge_240_320_0_4096_U0->dst_data_stream_0_V_full_n(wrk_src_mat_data_stream_0_V_full_n);
    filt_Merge_240_320_0_4096_U0->dst_data_stream_0_V_write(filt_Merge_240_320_0_4096_U0_dst_data_stream_0_V_write);
    filt_Merge_240_320_0_4096_U0->dst_data_stream_1_V_din(filt_Merge_240_320_0_4096_U0_dst_data_stream_1_V_din);
    filt_Merge_240_320_0_4096_U0->dst_data_stream_1_V_full_n(wrk_src_mat_data_stream_1_V_full_n);
    filt_Merge_240_320_0_4096_U0->dst_data_stream_1_V_write(filt_Merge_240_320_0_4096_U0_dst_data_stream_1_V_write);
    filt_Merge_240_320_0_4096_U0->dst_data_stream_2_V_din(filt_Merge_240_320_0_4096_U0_dst_data_stream_2_V_din);
    filt_Merge_240_320_0_4096_U0->dst_data_stream_2_V_full_n(wrk_src_mat_data_stream_2_V_full_n);
    filt_Merge_240_320_0_4096_U0->dst_data_stream_2_V_write(filt_Merge_240_320_0_4096_U0_dst_data_stream_2_V_write);
    filt_AddS_U0 = new filt_AddS("filt_AddS_U0");
    filt_AddS_U0->ap_clk(ap_clk);
    filt_AddS_U0->ap_rst(ap_rst_n_inv);
    filt_AddS_U0->ap_start(filt_AddS_U0_ap_start);
    filt_AddS_U0->ap_done(filt_AddS_U0_ap_done);
    filt_AddS_U0->ap_continue(filt_AddS_U0_ap_continue);
    filt_AddS_U0->ap_idle(filt_AddS_U0_ap_idle);
    filt_AddS_U0->ap_ready(filt_AddS_U0_ap_ready);
    filt_AddS_U0->src_data_stream_0_V_dout(wrk_src_mat_data_stream_0_V_dout);
    filt_AddS_U0->src_data_stream_0_V_empty_n(wrk_src_mat_data_stream_0_V_empty_n);
    filt_AddS_U0->src_data_stream_0_V_read(filt_AddS_U0_src_data_stream_0_V_read);
    filt_AddS_U0->src_data_stream_1_V_dout(wrk_src_mat_data_stream_1_V_dout);
    filt_AddS_U0->src_data_stream_1_V_empty_n(wrk_src_mat_data_stream_1_V_empty_n);
    filt_AddS_U0->src_data_stream_1_V_read(filt_AddS_U0_src_data_stream_1_V_read);
    filt_AddS_U0->src_data_stream_2_V_dout(wrk_src_mat_data_stream_2_V_dout);
    filt_AddS_U0->src_data_stream_2_V_empty_n(wrk_src_mat_data_stream_2_V_empty_n);
    filt_AddS_U0->src_data_stream_2_V_read(filt_AddS_U0_src_data_stream_2_V_read);
    filt_AddS_U0->dst_data_stream_0_V_din(filt_AddS_U0_dst_data_stream_0_V_din);
    filt_AddS_U0->dst_data_stream_0_V_full_n(wrk_dst_mat_data_stream_0_V_full_n);
    filt_AddS_U0->dst_data_stream_0_V_write(filt_AddS_U0_dst_data_stream_0_V_write);
    filt_AddS_U0->dst_data_stream_1_V_din(filt_AddS_U0_dst_data_stream_1_V_din);
    filt_AddS_U0->dst_data_stream_1_V_full_n(wrk_dst_mat_data_stream_1_V_full_n);
    filt_AddS_U0->dst_data_stream_1_V_write(filt_AddS_U0_dst_data_stream_1_V_write);
    filt_AddS_U0->dst_data_stream_2_V_din(filt_AddS_U0_dst_data_stream_2_V_din);
    filt_AddS_U0->dst_data_stream_2_V_full_n(wrk_dst_mat_data_stream_2_V_full_n);
    filt_AddS_U0->dst_data_stream_2_V_write(filt_AddS_U0_dst_data_stream_2_V_write);
    filt_Split_240_320_4096_0_U0 = new filt_Split_240_320_4096_0_s("filt_Split_240_320_4096_0_U0");
    filt_Split_240_320_4096_0_U0->ap_clk(ap_clk);
    filt_Split_240_320_4096_0_U0->ap_rst(ap_rst_n_inv);
    filt_Split_240_320_4096_0_U0->ap_start(filt_Split_240_320_4096_0_U0_ap_start);
    filt_Split_240_320_4096_0_U0->ap_done(filt_Split_240_320_4096_0_U0_ap_done);
    filt_Split_240_320_4096_0_U0->ap_continue(filt_Split_240_320_4096_0_U0_ap_continue);
    filt_Split_240_320_4096_0_U0->ap_idle(filt_Split_240_320_4096_0_U0_ap_idle);
    filt_Split_240_320_4096_0_U0->ap_ready(filt_Split_240_320_4096_0_U0_ap_ready);
    filt_Split_240_320_4096_0_U0->src_data_stream_0_V_dout(wrk_dst_mat_data_stream_0_V_dout);
    filt_Split_240_320_4096_0_U0->src_data_stream_0_V_empty_n(wrk_dst_mat_data_stream_0_V_empty_n);
    filt_Split_240_320_4096_0_U0->src_data_stream_0_V_read(filt_Split_240_320_4096_0_U0_src_data_stream_0_V_read);
    filt_Split_240_320_4096_0_U0->src_data_stream_1_V_dout(wrk_dst_mat_data_stream_1_V_dout);
    filt_Split_240_320_4096_0_U0->src_data_stream_1_V_empty_n(wrk_dst_mat_data_stream_1_V_empty_n);
    filt_Split_240_320_4096_0_U0->src_data_stream_1_V_read(filt_Split_240_320_4096_0_U0_src_data_stream_1_V_read);
    filt_Split_240_320_4096_0_U0->src_data_stream_2_V_dout(wrk_dst_mat_data_stream_2_V_dout);
    filt_Split_240_320_4096_0_U0->src_data_stream_2_V_empty_n(wrk_dst_mat_data_stream_2_V_empty_n);
    filt_Split_240_320_4096_0_U0->src_data_stream_2_V_read(filt_Split_240_320_4096_0_U0_src_data_stream_2_V_read);
    filt_Split_240_320_4096_0_U0->dst0_data_stream_V_din(filt_Split_240_320_4096_0_U0_dst0_data_stream_V_din);
    filt_Split_240_320_4096_0_U0->dst0_data_stream_V_full_n(dst_chs_0_data_stream_0_V_full_n);
    filt_Split_240_320_4096_0_U0->dst0_data_stream_V_write(filt_Split_240_320_4096_0_U0_dst0_data_stream_V_write);
    filt_Split_240_320_4096_0_U0->dst1_data_stream_V_din(filt_Split_240_320_4096_0_U0_dst1_data_stream_V_din);
    filt_Split_240_320_4096_0_U0->dst1_data_stream_V_full_n(dst_chs_1_data_stream_0_V_full_n);
    filt_Split_240_320_4096_0_U0->dst1_data_stream_V_write(filt_Split_240_320_4096_0_U0_dst1_data_stream_V_write);
    filt_Split_240_320_4096_0_U0->dst2_data_stream_V_din(filt_Split_240_320_4096_0_U0_dst2_data_stream_V_din);
    filt_Split_240_320_4096_0_U0->dst2_data_stream_V_full_n(dst_chs_2_data_stream_0_V_full_n);
    filt_Split_240_320_4096_0_U0->dst2_data_stream_V_write(filt_Split_240_320_4096_0_U0_dst2_data_stream_V_write);
    filt_Merge_240_320_0_6144_U0 = new filt_Merge_240_320_0_6144_s("filt_Merge_240_320_0_6144_U0");
    filt_Merge_240_320_0_6144_U0->ap_clk(ap_clk);
    filt_Merge_240_320_0_6144_U0->ap_rst(ap_rst_n_inv);
    filt_Merge_240_320_0_6144_U0->ap_start(filt_Merge_240_320_0_6144_U0_ap_start);
    filt_Merge_240_320_0_6144_U0->ap_done(filt_Merge_240_320_0_6144_U0_ap_done);
    filt_Merge_240_320_0_6144_U0->ap_continue(filt_Merge_240_320_0_6144_U0_ap_continue);
    filt_Merge_240_320_0_6144_U0->ap_idle(filt_Merge_240_320_0_6144_U0_ap_idle);
    filt_Merge_240_320_0_6144_U0->ap_ready(filt_Merge_240_320_0_6144_U0_ap_ready);
    filt_Merge_240_320_0_6144_U0->src0_data_stream_V_dout(dst_chs_0_data_stream_0_V_dout);
    filt_Merge_240_320_0_6144_U0->src0_data_stream_V_empty_n(dst_chs_0_data_stream_0_V_empty_n);
    filt_Merge_240_320_0_6144_U0->src0_data_stream_V_read(filt_Merge_240_320_0_6144_U0_src0_data_stream_V_read);
    filt_Merge_240_320_0_6144_U0->src1_data_stream_V_dout(dst_chs_1_data_stream_0_V_dout);
    filt_Merge_240_320_0_6144_U0->src1_data_stream_V_empty_n(dst_chs_1_data_stream_0_V_empty_n);
    filt_Merge_240_320_0_6144_U0->src1_data_stream_V_read(filt_Merge_240_320_0_6144_U0_src1_data_stream_V_read);
    filt_Merge_240_320_0_6144_U0->src2_data_stream_V_dout(dst_chs_2_data_stream_0_V_dout);
    filt_Merge_240_320_0_6144_U0->src2_data_stream_V_empty_n(dst_chs_2_data_stream_0_V_empty_n);
    filt_Merge_240_320_0_6144_U0->src2_data_stream_V_read(filt_Merge_240_320_0_6144_U0_src2_data_stream_V_read);
    filt_Merge_240_320_0_6144_U0->src3_data_stream_V_dout(src_chs_3_data_stream_0_V_dout);
    filt_Merge_240_320_0_6144_U0->src3_data_stream_V_empty_n(src_chs_3_data_stream_0_V_empty_n);
    filt_Merge_240_320_0_6144_U0->src3_data_stream_V_read(filt_Merge_240_320_0_6144_U0_src3_data_stream_V_read);
    filt_Merge_240_320_0_6144_U0->dst_data_stream_0_V_din(filt_Merge_240_320_0_6144_U0_dst_data_stream_0_V_din);
    filt_Merge_240_320_0_6144_U0->dst_data_stream_0_V_full_n(fin_mat_data_stream_0_V_full_n);
    filt_Merge_240_320_0_6144_U0->dst_data_stream_0_V_write(filt_Merge_240_320_0_6144_U0_dst_data_stream_0_V_write);
    filt_Merge_240_320_0_6144_U0->dst_data_stream_1_V_din(filt_Merge_240_320_0_6144_U0_dst_data_stream_1_V_din);
    filt_Merge_240_320_0_6144_U0->dst_data_stream_1_V_full_n(fin_mat_data_stream_1_V_full_n);
    filt_Merge_240_320_0_6144_U0->dst_data_stream_1_V_write(filt_Merge_240_320_0_6144_U0_dst_data_stream_1_V_write);
    filt_Merge_240_320_0_6144_U0->dst_data_stream_2_V_din(filt_Merge_240_320_0_6144_U0_dst_data_stream_2_V_din);
    filt_Merge_240_320_0_6144_U0->dst_data_stream_2_V_full_n(fin_mat_data_stream_2_V_full_n);
    filt_Merge_240_320_0_6144_U0->dst_data_stream_2_V_write(filt_Merge_240_320_0_6144_U0_dst_data_stream_2_V_write);
    filt_Merge_240_320_0_6144_U0->dst_data_stream_3_V_din(filt_Merge_240_320_0_6144_U0_dst_data_stream_3_V_din);
    filt_Merge_240_320_0_6144_U0->dst_data_stream_3_V_full_n(fin_mat_data_stream_3_V_full_n);
    filt_Merge_240_320_0_6144_U0->dst_data_stream_3_V_write(filt_Merge_240_320_0_6144_U0_dst_data_stream_3_V_write);
    filt_Resize_U0 = new filt_Resize("filt_Resize_U0");
    filt_Resize_U0->ap_clk(ap_clk);
    filt_Resize_U0->ap_rst(ap_rst_n_inv);
    filt_Resize_U0->ap_start(filt_Resize_U0_ap_start);
    filt_Resize_U0->ap_done(filt_Resize_U0_ap_done);
    filt_Resize_U0->ap_continue(filt_Resize_U0_ap_continue);
    filt_Resize_U0->ap_idle(filt_Resize_U0_ap_idle);
    filt_Resize_U0->ap_ready(filt_Resize_U0_ap_ready);
    filt_Resize_U0->p_src_data_stream_0_V_dout(fin_mat_data_stream_0_V_dout);
    filt_Resize_U0->p_src_data_stream_0_V_empty_n(fin_mat_data_stream_0_V_empty_n);
    filt_Resize_U0->p_src_data_stream_0_V_read(filt_Resize_U0_p_src_data_stream_0_V_read);
    filt_Resize_U0->p_src_data_stream_1_V_dout(fin_mat_data_stream_1_V_dout);
    filt_Resize_U0->p_src_data_stream_1_V_empty_n(fin_mat_data_stream_1_V_empty_n);
    filt_Resize_U0->p_src_data_stream_1_V_read(filt_Resize_U0_p_src_data_stream_1_V_read);
    filt_Resize_U0->p_src_data_stream_2_V_dout(fin_mat_data_stream_2_V_dout);
    filt_Resize_U0->p_src_data_stream_2_V_empty_n(fin_mat_data_stream_2_V_empty_n);
    filt_Resize_U0->p_src_data_stream_2_V_read(filt_Resize_U0_p_src_data_stream_2_V_read);
    filt_Resize_U0->p_src_data_stream_3_V_dout(fin_mat_data_stream_3_V_dout);
    filt_Resize_U0->p_src_data_stream_3_V_empty_n(fin_mat_data_stream_3_V_empty_n);
    filt_Resize_U0->p_src_data_stream_3_V_read(filt_Resize_U0_p_src_data_stream_3_V_read);
    filt_Resize_U0->p_dst_rows_V_dout(dst_mat_rows_V_channel_dout);
    filt_Resize_U0->p_dst_rows_V_empty_n(dst_mat_rows_V_channel_empty_n);
    filt_Resize_U0->p_dst_rows_V_read(filt_Resize_U0_p_dst_rows_V_read);
    filt_Resize_U0->p_dst_cols_V_dout(dst_mat_cols_V_channel_dout);
    filt_Resize_U0->p_dst_cols_V_empty_n(dst_mat_cols_V_channel_empty_n);
    filt_Resize_U0->p_dst_cols_V_read(filt_Resize_U0_p_dst_cols_V_read);
    filt_Resize_U0->p_dst_data_stream_0_V_din(filt_Resize_U0_p_dst_data_stream_0_V_din);
    filt_Resize_U0->p_dst_data_stream_0_V_full_n(dst_mat_data_stream_0_V_full_n);
    filt_Resize_U0->p_dst_data_stream_0_V_write(filt_Resize_U0_p_dst_data_stream_0_V_write);
    filt_Resize_U0->p_dst_data_stream_1_V_din(filt_Resize_U0_p_dst_data_stream_1_V_din);
    filt_Resize_U0->p_dst_data_stream_1_V_full_n(dst_mat_data_stream_1_V_full_n);
    filt_Resize_U0->p_dst_data_stream_1_V_write(filt_Resize_U0_p_dst_data_stream_1_V_write);
    filt_Resize_U0->p_dst_data_stream_2_V_din(filt_Resize_U0_p_dst_data_stream_2_V_din);
    filt_Resize_U0->p_dst_data_stream_2_V_full_n(dst_mat_data_stream_2_V_full_n);
    filt_Resize_U0->p_dst_data_stream_2_V_write(filt_Resize_U0_p_dst_data_stream_2_V_write);
    filt_Resize_U0->p_dst_data_stream_3_V_din(filt_Resize_U0_p_dst_data_stream_3_V_din);
    filt_Resize_U0->p_dst_data_stream_3_V_full_n(dst_mat_data_stream_3_V_full_n);
    filt_Resize_U0->p_dst_data_stream_3_V_write(filt_Resize_U0_p_dst_data_stream_3_V_write);
    filt_Resize_U0->p_dst_rows_V_out_din(filt_Resize_U0_p_dst_rows_V_out_din);
    filt_Resize_U0->p_dst_rows_V_out_full_n(dst_mat_rows_V_channel63_full_n);
    filt_Resize_U0->p_dst_rows_V_out_write(filt_Resize_U0_p_dst_rows_V_out_write);
    filt_Resize_U0->p_dst_cols_V_out_din(filt_Resize_U0_p_dst_cols_V_out_din);
    filt_Resize_U0->p_dst_cols_V_out_full_n(dst_mat_cols_V_channel64_full_n);
    filt_Resize_U0->p_dst_cols_V_out_write(filt_Resize_U0_p_dst_cols_V_out_write);
    filt_Mat2AXIvideo_U0 = new filt_Mat2AXIvideo("filt_Mat2AXIvideo_U0");
    filt_Mat2AXIvideo_U0->ap_clk(ap_clk);
    filt_Mat2AXIvideo_U0->ap_rst(ap_rst_n_inv);
    filt_Mat2AXIvideo_U0->ap_start(filt_Mat2AXIvideo_U0_ap_start);
    filt_Mat2AXIvideo_U0->ap_done(filt_Mat2AXIvideo_U0_ap_done);
    filt_Mat2AXIvideo_U0->ap_continue(filt_Mat2AXIvideo_U0_ap_continue);
    filt_Mat2AXIvideo_U0->ap_idle(filt_Mat2AXIvideo_U0_ap_idle);
    filt_Mat2AXIvideo_U0->ap_ready(filt_Mat2AXIvideo_U0_ap_ready);
    filt_Mat2AXIvideo_U0->img_rows_V_dout(dst_mat_rows_V_channel63_dout);
    filt_Mat2AXIvideo_U0->img_rows_V_empty_n(dst_mat_rows_V_channel63_empty_n);
    filt_Mat2AXIvideo_U0->img_rows_V_read(filt_Mat2AXIvideo_U0_img_rows_V_read);
    filt_Mat2AXIvideo_U0->img_cols_V_dout(dst_mat_cols_V_channel64_dout);
    filt_Mat2AXIvideo_U0->img_cols_V_empty_n(dst_mat_cols_V_channel64_empty_n);
    filt_Mat2AXIvideo_U0->img_cols_V_read(filt_Mat2AXIvideo_U0_img_cols_V_read);
    filt_Mat2AXIvideo_U0->img_data_stream_0_V_dout(dst_mat_data_stream_0_V_dout);
    filt_Mat2AXIvideo_U0->img_data_stream_0_V_empty_n(dst_mat_data_stream_0_V_empty_n);
    filt_Mat2AXIvideo_U0->img_data_stream_0_V_read(filt_Mat2AXIvideo_U0_img_data_stream_0_V_read);
    filt_Mat2AXIvideo_U0->img_data_stream_1_V_dout(dst_mat_data_stream_1_V_dout);
    filt_Mat2AXIvideo_U0->img_data_stream_1_V_empty_n(dst_mat_data_stream_1_V_empty_n);
    filt_Mat2AXIvideo_U0->img_data_stream_1_V_read(filt_Mat2AXIvideo_U0_img_data_stream_1_V_read);
    filt_Mat2AXIvideo_U0->img_data_stream_2_V_dout(dst_mat_data_stream_2_V_dout);
    filt_Mat2AXIvideo_U0->img_data_stream_2_V_empty_n(dst_mat_data_stream_2_V_empty_n);
    filt_Mat2AXIvideo_U0->img_data_stream_2_V_read(filt_Mat2AXIvideo_U0_img_data_stream_2_V_read);
    filt_Mat2AXIvideo_U0->img_data_stream_3_V_dout(dst_mat_data_stream_3_V_dout);
    filt_Mat2AXIvideo_U0->img_data_stream_3_V_empty_n(dst_mat_data_stream_3_V_empty_n);
    filt_Mat2AXIvideo_U0->img_data_stream_3_V_read(filt_Mat2AXIvideo_U0_img_data_stream_3_V_read);
    filt_Mat2AXIvideo_U0->dst_axi_TDATA(filt_Mat2AXIvideo_U0_dst_axi_TDATA);
    filt_Mat2AXIvideo_U0->dst_axi_TVALID(filt_Mat2AXIvideo_U0_dst_axi_TVALID);
    filt_Mat2AXIvideo_U0->dst_axi_TREADY(dst_axi_TREADY);
    filt_Mat2AXIvideo_U0->dst_axi_TKEEP(filt_Mat2AXIvideo_U0_dst_axi_TKEEP);
    filt_Mat2AXIvideo_U0->dst_axi_TSTRB(filt_Mat2AXIvideo_U0_dst_axi_TSTRB);
    filt_Mat2AXIvideo_U0->dst_axi_TUSER(filt_Mat2AXIvideo_U0_dst_axi_TUSER);
    filt_Mat2AXIvideo_U0->dst_axi_TLAST(filt_Mat2AXIvideo_U0_dst_axi_TLAST);
    filt_Mat2AXIvideo_U0->dst_axi_TID(filt_Mat2AXIvideo_U0_dst_axi_TID);
    filt_Mat2AXIvideo_U0->dst_axi_TDEST(filt_Mat2AXIvideo_U0_dst_axi_TDEST);
    src_mat_rows_V_channel_U = new FIFO_filt_src_mat_rows_V_channel("src_mat_rows_V_channel_U");
    src_mat_rows_V_channel_U->clk(ap_clk);
    src_mat_rows_V_channel_U->reset(ap_rst_n_inv);
    src_mat_rows_V_channel_U->if_read_ce(ap_var_for_const0);
    src_mat_rows_V_channel_U->if_write_ce(ap_var_for_const0);
    src_mat_rows_V_channel_U->if_din(filt_Block_codeRepl42_proc_U0_src_mat_rows_V_out_din);
    src_mat_rows_V_channel_U->if_full_n(src_mat_rows_V_channel_full_n);
    src_mat_rows_V_channel_U->if_write(filt_Block_codeRepl42_proc_U0_src_mat_rows_V_out_write);
    src_mat_rows_V_channel_U->if_dout(src_mat_rows_V_channel_dout);
    src_mat_rows_V_channel_U->if_empty_n(src_mat_rows_V_channel_empty_n);
    src_mat_rows_V_channel_U->if_read(filt_AXIvideo2Mat_U0_img_rows_V_read);
    src_mat_cols_V_channel_U = new FIFO_filt_src_mat_cols_V_channel("src_mat_cols_V_channel_U");
    src_mat_cols_V_channel_U->clk(ap_clk);
    src_mat_cols_V_channel_U->reset(ap_rst_n_inv);
    src_mat_cols_V_channel_U->if_read_ce(ap_var_for_const0);
    src_mat_cols_V_channel_U->if_write_ce(ap_var_for_const0);
    src_mat_cols_V_channel_U->if_din(filt_Block_codeRepl42_proc_U0_src_mat_cols_V_out_din);
    src_mat_cols_V_channel_U->if_full_n(src_mat_cols_V_channel_full_n);
    src_mat_cols_V_channel_U->if_write(filt_Block_codeRepl42_proc_U0_src_mat_cols_V_out_write);
    src_mat_cols_V_channel_U->if_dout(src_mat_cols_V_channel_dout);
    src_mat_cols_V_channel_U->if_empty_n(src_mat_cols_V_channel_empty_n);
    src_mat_cols_V_channel_U->if_read(filt_AXIvideo2Mat_U0_img_cols_V_read);
    dst_mat_rows_V_channel_U = new FIFO_filt_dst_mat_rows_V_channel("dst_mat_rows_V_channel_U");
    dst_mat_rows_V_channel_U->clk(ap_clk);
    dst_mat_rows_V_channel_U->reset(ap_rst_n_inv);
    dst_mat_rows_V_channel_U->if_read_ce(ap_var_for_const0);
    dst_mat_rows_V_channel_U->if_write_ce(ap_var_for_const0);
    dst_mat_rows_V_channel_U->if_din(filt_Block_codeRepl42_proc_U0_dst_mat_rows_V_out_din);
    dst_mat_rows_V_channel_U->if_full_n(dst_mat_rows_V_channel_full_n);
    dst_mat_rows_V_channel_U->if_write(filt_Block_codeRepl42_proc_U0_dst_mat_rows_V_out_write);
    dst_mat_rows_V_channel_U->if_dout(dst_mat_rows_V_channel_dout);
    dst_mat_rows_V_channel_U->if_empty_n(dst_mat_rows_V_channel_empty_n);
    dst_mat_rows_V_channel_U->if_read(filt_Resize_U0_p_dst_rows_V_read);
    dst_mat_cols_V_channel_U = new FIFO_filt_dst_mat_cols_V_channel("dst_mat_cols_V_channel_U");
    dst_mat_cols_V_channel_U->clk(ap_clk);
    dst_mat_cols_V_channel_U->reset(ap_rst_n_inv);
    dst_mat_cols_V_channel_U->if_read_ce(ap_var_for_const0);
    dst_mat_cols_V_channel_U->if_write_ce(ap_var_for_const0);
    dst_mat_cols_V_channel_U->if_din(filt_Block_codeRepl42_proc_U0_dst_mat_cols_V_out_din);
    dst_mat_cols_V_channel_U->if_full_n(dst_mat_cols_V_channel_full_n);
    dst_mat_cols_V_channel_U->if_write(filt_Block_codeRepl42_proc_U0_dst_mat_cols_V_out_write);
    dst_mat_cols_V_channel_U->if_dout(dst_mat_cols_V_channel_dout);
    dst_mat_cols_V_channel_U->if_empty_n(dst_mat_cols_V_channel_empty_n);
    dst_mat_cols_V_channel_U->if_read(filt_Resize_U0_p_dst_cols_V_read);
    src_mat_data_stream_0_V_U = new FIFO_filt_src_mat_data_stream_0_V("src_mat_data_stream_0_V_U");
    src_mat_data_stream_0_V_U->clk(ap_clk);
    src_mat_data_stream_0_V_U->reset(ap_rst_n_inv);
    src_mat_data_stream_0_V_U->if_read_ce(ap_var_for_const0);
    src_mat_data_stream_0_V_U->if_write_ce(ap_var_for_const0);
    src_mat_data_stream_0_V_U->if_din(filt_AXIvideo2Mat_U0_img_data_stream_0_V_din);
    src_mat_data_stream_0_V_U->if_full_n(src_mat_data_stream_0_V_full_n);
    src_mat_data_stream_0_V_U->if_write(filt_AXIvideo2Mat_U0_img_data_stream_0_V_write);
    src_mat_data_stream_0_V_U->if_dout(src_mat_data_stream_0_V_dout);
    src_mat_data_stream_0_V_U->if_empty_n(src_mat_data_stream_0_V_empty_n);
    src_mat_data_stream_0_V_U->if_read(filt_Split_240_320_6144_0_U0_src_data_stream_0_V_read);
    src_mat_data_stream_1_V_U = new FIFO_filt_src_mat_data_stream_1_V("src_mat_data_stream_1_V_U");
    src_mat_data_stream_1_V_U->clk(ap_clk);
    src_mat_data_stream_1_V_U->reset(ap_rst_n_inv);
    src_mat_data_stream_1_V_U->if_read_ce(ap_var_for_const0);
    src_mat_data_stream_1_V_U->if_write_ce(ap_var_for_const0);
    src_mat_data_stream_1_V_U->if_din(filt_AXIvideo2Mat_U0_img_data_stream_1_V_din);
    src_mat_data_stream_1_V_U->if_full_n(src_mat_data_stream_1_V_full_n);
    src_mat_data_stream_1_V_U->if_write(filt_AXIvideo2Mat_U0_img_data_stream_1_V_write);
    src_mat_data_stream_1_V_U->if_dout(src_mat_data_stream_1_V_dout);
    src_mat_data_stream_1_V_U->if_empty_n(src_mat_data_stream_1_V_empty_n);
    src_mat_data_stream_1_V_U->if_read(filt_Split_240_320_6144_0_U0_src_data_stream_1_V_read);
    src_mat_data_stream_2_V_U = new FIFO_filt_src_mat_data_stream_2_V("src_mat_data_stream_2_V_U");
    src_mat_data_stream_2_V_U->clk(ap_clk);
    src_mat_data_stream_2_V_U->reset(ap_rst_n_inv);
    src_mat_data_stream_2_V_U->if_read_ce(ap_var_for_const0);
    src_mat_data_stream_2_V_U->if_write_ce(ap_var_for_const0);
    src_mat_data_stream_2_V_U->if_din(filt_AXIvideo2Mat_U0_img_data_stream_2_V_din);
    src_mat_data_stream_2_V_U->if_full_n(src_mat_data_stream_2_V_full_n);
    src_mat_data_stream_2_V_U->if_write(filt_AXIvideo2Mat_U0_img_data_stream_2_V_write);
    src_mat_data_stream_2_V_U->if_dout(src_mat_data_stream_2_V_dout);
    src_mat_data_stream_2_V_U->if_empty_n(src_mat_data_stream_2_V_empty_n);
    src_mat_data_stream_2_V_U->if_read(filt_Split_240_320_6144_0_U0_src_data_stream_2_V_read);
    src_mat_data_stream_3_V_U = new FIFO_filt_src_mat_data_stream_3_V("src_mat_data_stream_3_V_U");
    src_mat_data_stream_3_V_U->clk(ap_clk);
    src_mat_data_stream_3_V_U->reset(ap_rst_n_inv);
    src_mat_data_stream_3_V_U->if_read_ce(ap_var_for_const0);
    src_mat_data_stream_3_V_U->if_write_ce(ap_var_for_const0);
    src_mat_data_stream_3_V_U->if_din(filt_AXIvideo2Mat_U0_img_data_stream_3_V_din);
    src_mat_data_stream_3_V_U->if_full_n(src_mat_data_stream_3_V_full_n);
    src_mat_data_stream_3_V_U->if_write(filt_AXIvideo2Mat_U0_img_data_stream_3_V_write);
    src_mat_data_stream_3_V_U->if_dout(src_mat_data_stream_3_V_dout);
    src_mat_data_stream_3_V_U->if_empty_n(src_mat_data_stream_3_V_empty_n);
    src_mat_data_stream_3_V_U->if_read(filt_Split_240_320_6144_0_U0_src_data_stream_3_V_read);
    src_mat_rows_V_channel61_U = new FIFO_filt_src_mat_rows_V_channel61("src_mat_rows_V_channel61_U");
    src_mat_rows_V_channel61_U->clk(ap_clk);
    src_mat_rows_V_channel61_U->reset(ap_rst_n_inv);
    src_mat_rows_V_channel61_U->if_read_ce(ap_var_for_const0);
    src_mat_rows_V_channel61_U->if_write_ce(ap_var_for_const0);
    src_mat_rows_V_channel61_U->if_din(filt_AXIvideo2Mat_U0_img_rows_V_out_din);
    src_mat_rows_V_channel61_U->if_full_n(src_mat_rows_V_channel61_full_n);
    src_mat_rows_V_channel61_U->if_write(filt_AXIvideo2Mat_U0_img_rows_V_out_write);
    src_mat_rows_V_channel61_U->if_dout(src_mat_rows_V_channel61_dout);
    src_mat_rows_V_channel61_U->if_empty_n(src_mat_rows_V_channel61_empty_n);
    src_mat_rows_V_channel61_U->if_read(filt_Split_240_320_6144_0_U0_src_rows_V_read);
    src_mat_cols_V_channel62_U = new FIFO_filt_src_mat_cols_V_channel62("src_mat_cols_V_channel62_U");
    src_mat_cols_V_channel62_U->clk(ap_clk);
    src_mat_cols_V_channel62_U->reset(ap_rst_n_inv);
    src_mat_cols_V_channel62_U->if_read_ce(ap_var_for_const0);
    src_mat_cols_V_channel62_U->if_write_ce(ap_var_for_const0);
    src_mat_cols_V_channel62_U->if_din(filt_AXIvideo2Mat_U0_img_cols_V_out_din);
    src_mat_cols_V_channel62_U->if_full_n(src_mat_cols_V_channel62_full_n);
    src_mat_cols_V_channel62_U->if_write(filt_AXIvideo2Mat_U0_img_cols_V_out_write);
    src_mat_cols_V_channel62_U->if_dout(src_mat_cols_V_channel62_dout);
    src_mat_cols_V_channel62_U->if_empty_n(src_mat_cols_V_channel62_empty_n);
    src_mat_cols_V_channel62_U->if_read(filt_Split_240_320_6144_0_U0_src_cols_V_read);
    src_chs_0_data_stream_0_V_U = new FIFO_filt_src_chs_0_data_stream_0_V("src_chs_0_data_stream_0_V_U");
    src_chs_0_data_stream_0_V_U->clk(ap_clk);
    src_chs_0_data_stream_0_V_U->reset(ap_rst_n_inv);
    src_chs_0_data_stream_0_V_U->if_read_ce(ap_var_for_const0);
    src_chs_0_data_stream_0_V_U->if_write_ce(ap_var_for_const0);
    src_chs_0_data_stream_0_V_U->if_din(filt_Split_240_320_6144_0_U0_dst0_data_stream_V_din);
    src_chs_0_data_stream_0_V_U->if_full_n(src_chs_0_data_stream_0_V_full_n);
    src_chs_0_data_stream_0_V_U->if_write(filt_Split_240_320_6144_0_U0_dst0_data_stream_V_write);
    src_chs_0_data_stream_0_V_U->if_dout(src_chs_0_data_stream_0_V_dout);
    src_chs_0_data_stream_0_V_U->if_empty_n(src_chs_0_data_stream_0_V_empty_n);
    src_chs_0_data_stream_0_V_U->if_read(filt_Merge_240_320_0_4096_U0_src0_data_stream_V_read);
    src_chs_1_data_stream_0_V_U = new FIFO_filt_src_chs_1_data_stream_0_V("src_chs_1_data_stream_0_V_U");
    src_chs_1_data_stream_0_V_U->clk(ap_clk);
    src_chs_1_data_stream_0_V_U->reset(ap_rst_n_inv);
    src_chs_1_data_stream_0_V_U->if_read_ce(ap_var_for_const0);
    src_chs_1_data_stream_0_V_U->if_write_ce(ap_var_for_const0);
    src_chs_1_data_stream_0_V_U->if_din(filt_Split_240_320_6144_0_U0_dst1_data_stream_V_din);
    src_chs_1_data_stream_0_V_U->if_full_n(src_chs_1_data_stream_0_V_full_n);
    src_chs_1_data_stream_0_V_U->if_write(filt_Split_240_320_6144_0_U0_dst1_data_stream_V_write);
    src_chs_1_data_stream_0_V_U->if_dout(src_chs_1_data_stream_0_V_dout);
    src_chs_1_data_stream_0_V_U->if_empty_n(src_chs_1_data_stream_0_V_empty_n);
    src_chs_1_data_stream_0_V_U->if_read(filt_Merge_240_320_0_4096_U0_src1_data_stream_V_read);
    src_chs_2_data_stream_0_V_U = new FIFO_filt_src_chs_2_data_stream_0_V("src_chs_2_data_stream_0_V_U");
    src_chs_2_data_stream_0_V_U->clk(ap_clk);
    src_chs_2_data_stream_0_V_U->reset(ap_rst_n_inv);
    src_chs_2_data_stream_0_V_U->if_read_ce(ap_var_for_const0);
    src_chs_2_data_stream_0_V_U->if_write_ce(ap_var_for_const0);
    src_chs_2_data_stream_0_V_U->if_din(filt_Split_240_320_6144_0_U0_dst2_data_stream_V_din);
    src_chs_2_data_stream_0_V_U->if_full_n(src_chs_2_data_stream_0_V_full_n);
    src_chs_2_data_stream_0_V_U->if_write(filt_Split_240_320_6144_0_U0_dst2_data_stream_V_write);
    src_chs_2_data_stream_0_V_U->if_dout(src_chs_2_data_stream_0_V_dout);
    src_chs_2_data_stream_0_V_U->if_empty_n(src_chs_2_data_stream_0_V_empty_n);
    src_chs_2_data_stream_0_V_U->if_read(filt_Merge_240_320_0_4096_U0_src2_data_stream_V_read);
    src_chs_3_data_stream_0_V_U = new FIFO_filt_src_chs_3_data_stream_0_V("src_chs_3_data_stream_0_V_U");
    src_chs_3_data_stream_0_V_U->clk(ap_clk);
    src_chs_3_data_stream_0_V_U->reset(ap_rst_n_inv);
    src_chs_3_data_stream_0_V_U->if_read_ce(ap_var_for_const0);
    src_chs_3_data_stream_0_V_U->if_write_ce(ap_var_for_const0);
    src_chs_3_data_stream_0_V_U->if_din(filt_Split_240_320_6144_0_U0_dst3_data_stream_V_din);
    src_chs_3_data_stream_0_V_U->if_full_n(src_chs_3_data_stream_0_V_full_n);
    src_chs_3_data_stream_0_V_U->if_write(filt_Split_240_320_6144_0_U0_dst3_data_stream_V_write);
    src_chs_3_data_stream_0_V_U->if_dout(src_chs_3_data_stream_0_V_dout);
    src_chs_3_data_stream_0_V_U->if_empty_n(src_chs_3_data_stream_0_V_empty_n);
    src_chs_3_data_stream_0_V_U->if_read(filt_Merge_240_320_0_6144_U0_src3_data_stream_V_read);
    wrk_src_mat_data_stream_0_V_U = new FIFO_filt_wrk_src_mat_data_stream_0_V("wrk_src_mat_data_stream_0_V_U");
    wrk_src_mat_data_stream_0_V_U->clk(ap_clk);
    wrk_src_mat_data_stream_0_V_U->reset(ap_rst_n_inv);
    wrk_src_mat_data_stream_0_V_U->if_read_ce(ap_var_for_const0);
    wrk_src_mat_data_stream_0_V_U->if_write_ce(ap_var_for_const0);
    wrk_src_mat_data_stream_0_V_U->if_din(filt_Merge_240_320_0_4096_U0_dst_data_stream_0_V_din);
    wrk_src_mat_data_stream_0_V_U->if_full_n(wrk_src_mat_data_stream_0_V_full_n);
    wrk_src_mat_data_stream_0_V_U->if_write(filt_Merge_240_320_0_4096_U0_dst_data_stream_0_V_write);
    wrk_src_mat_data_stream_0_V_U->if_dout(wrk_src_mat_data_stream_0_V_dout);
    wrk_src_mat_data_stream_0_V_U->if_empty_n(wrk_src_mat_data_stream_0_V_empty_n);
    wrk_src_mat_data_stream_0_V_U->if_read(filt_AddS_U0_src_data_stream_0_V_read);
    wrk_src_mat_data_stream_1_V_U = new FIFO_filt_wrk_src_mat_data_stream_1_V("wrk_src_mat_data_stream_1_V_U");
    wrk_src_mat_data_stream_1_V_U->clk(ap_clk);
    wrk_src_mat_data_stream_1_V_U->reset(ap_rst_n_inv);
    wrk_src_mat_data_stream_1_V_U->if_read_ce(ap_var_for_const0);
    wrk_src_mat_data_stream_1_V_U->if_write_ce(ap_var_for_const0);
    wrk_src_mat_data_stream_1_V_U->if_din(filt_Merge_240_320_0_4096_U0_dst_data_stream_1_V_din);
    wrk_src_mat_data_stream_1_V_U->if_full_n(wrk_src_mat_data_stream_1_V_full_n);
    wrk_src_mat_data_stream_1_V_U->if_write(filt_Merge_240_320_0_4096_U0_dst_data_stream_1_V_write);
    wrk_src_mat_data_stream_1_V_U->if_dout(wrk_src_mat_data_stream_1_V_dout);
    wrk_src_mat_data_stream_1_V_U->if_empty_n(wrk_src_mat_data_stream_1_V_empty_n);
    wrk_src_mat_data_stream_1_V_U->if_read(filt_AddS_U0_src_data_stream_1_V_read);
    wrk_src_mat_data_stream_2_V_U = new FIFO_filt_wrk_src_mat_data_stream_2_V("wrk_src_mat_data_stream_2_V_U");
    wrk_src_mat_data_stream_2_V_U->clk(ap_clk);
    wrk_src_mat_data_stream_2_V_U->reset(ap_rst_n_inv);
    wrk_src_mat_data_stream_2_V_U->if_read_ce(ap_var_for_const0);
    wrk_src_mat_data_stream_2_V_U->if_write_ce(ap_var_for_const0);
    wrk_src_mat_data_stream_2_V_U->if_din(filt_Merge_240_320_0_4096_U0_dst_data_stream_2_V_din);
    wrk_src_mat_data_stream_2_V_U->if_full_n(wrk_src_mat_data_stream_2_V_full_n);
    wrk_src_mat_data_stream_2_V_U->if_write(filt_Merge_240_320_0_4096_U0_dst_data_stream_2_V_write);
    wrk_src_mat_data_stream_2_V_U->if_dout(wrk_src_mat_data_stream_2_V_dout);
    wrk_src_mat_data_stream_2_V_U->if_empty_n(wrk_src_mat_data_stream_2_V_empty_n);
    wrk_src_mat_data_stream_2_V_U->if_read(filt_AddS_U0_src_data_stream_2_V_read);
    wrk_dst_mat_data_stream_0_V_U = new FIFO_filt_wrk_dst_mat_data_stream_0_V("wrk_dst_mat_data_stream_0_V_U");
    wrk_dst_mat_data_stream_0_V_U->clk(ap_clk);
    wrk_dst_mat_data_stream_0_V_U->reset(ap_rst_n_inv);
    wrk_dst_mat_data_stream_0_V_U->if_read_ce(ap_var_for_const0);
    wrk_dst_mat_data_stream_0_V_U->if_write_ce(ap_var_for_const0);
    wrk_dst_mat_data_stream_0_V_U->if_din(filt_AddS_U0_dst_data_stream_0_V_din);
    wrk_dst_mat_data_stream_0_V_U->if_full_n(wrk_dst_mat_data_stream_0_V_full_n);
    wrk_dst_mat_data_stream_0_V_U->if_write(filt_AddS_U0_dst_data_stream_0_V_write);
    wrk_dst_mat_data_stream_0_V_U->if_dout(wrk_dst_mat_data_stream_0_V_dout);
    wrk_dst_mat_data_stream_0_V_U->if_empty_n(wrk_dst_mat_data_stream_0_V_empty_n);
    wrk_dst_mat_data_stream_0_V_U->if_read(filt_Split_240_320_4096_0_U0_src_data_stream_0_V_read);
    wrk_dst_mat_data_stream_1_V_U = new FIFO_filt_wrk_dst_mat_data_stream_1_V("wrk_dst_mat_data_stream_1_V_U");
    wrk_dst_mat_data_stream_1_V_U->clk(ap_clk);
    wrk_dst_mat_data_stream_1_V_U->reset(ap_rst_n_inv);
    wrk_dst_mat_data_stream_1_V_U->if_read_ce(ap_var_for_const0);
    wrk_dst_mat_data_stream_1_V_U->if_write_ce(ap_var_for_const0);
    wrk_dst_mat_data_stream_1_V_U->if_din(filt_AddS_U0_dst_data_stream_1_V_din);
    wrk_dst_mat_data_stream_1_V_U->if_full_n(wrk_dst_mat_data_stream_1_V_full_n);
    wrk_dst_mat_data_stream_1_V_U->if_write(filt_AddS_U0_dst_data_stream_1_V_write);
    wrk_dst_mat_data_stream_1_V_U->if_dout(wrk_dst_mat_data_stream_1_V_dout);
    wrk_dst_mat_data_stream_1_V_U->if_empty_n(wrk_dst_mat_data_stream_1_V_empty_n);
    wrk_dst_mat_data_stream_1_V_U->if_read(filt_Split_240_320_4096_0_U0_src_data_stream_1_V_read);
    wrk_dst_mat_data_stream_2_V_U = new FIFO_filt_wrk_dst_mat_data_stream_2_V("wrk_dst_mat_data_stream_2_V_U");
    wrk_dst_mat_data_stream_2_V_U->clk(ap_clk);
    wrk_dst_mat_data_stream_2_V_U->reset(ap_rst_n_inv);
    wrk_dst_mat_data_stream_2_V_U->if_read_ce(ap_var_for_const0);
    wrk_dst_mat_data_stream_2_V_U->if_write_ce(ap_var_for_const0);
    wrk_dst_mat_data_stream_2_V_U->if_din(filt_AddS_U0_dst_data_stream_2_V_din);
    wrk_dst_mat_data_stream_2_V_U->if_full_n(wrk_dst_mat_data_stream_2_V_full_n);
    wrk_dst_mat_data_stream_2_V_U->if_write(filt_AddS_U0_dst_data_stream_2_V_write);
    wrk_dst_mat_data_stream_2_V_U->if_dout(wrk_dst_mat_data_stream_2_V_dout);
    wrk_dst_mat_data_stream_2_V_U->if_empty_n(wrk_dst_mat_data_stream_2_V_empty_n);
    wrk_dst_mat_data_stream_2_V_U->if_read(filt_Split_240_320_4096_0_U0_src_data_stream_2_V_read);
    dst_chs_0_data_stream_0_V_U = new FIFO_filt_dst_chs_0_data_stream_0_V("dst_chs_0_data_stream_0_V_U");
    dst_chs_0_data_stream_0_V_U->clk(ap_clk);
    dst_chs_0_data_stream_0_V_U->reset(ap_rst_n_inv);
    dst_chs_0_data_stream_0_V_U->if_read_ce(ap_var_for_const0);
    dst_chs_0_data_stream_0_V_U->if_write_ce(ap_var_for_const0);
    dst_chs_0_data_stream_0_V_U->if_din(filt_Split_240_320_4096_0_U0_dst0_data_stream_V_din);
    dst_chs_0_data_stream_0_V_U->if_full_n(dst_chs_0_data_stream_0_V_full_n);
    dst_chs_0_data_stream_0_V_U->if_write(filt_Split_240_320_4096_0_U0_dst0_data_stream_V_write);
    dst_chs_0_data_stream_0_V_U->if_dout(dst_chs_0_data_stream_0_V_dout);
    dst_chs_0_data_stream_0_V_U->if_empty_n(dst_chs_0_data_stream_0_V_empty_n);
    dst_chs_0_data_stream_0_V_U->if_read(filt_Merge_240_320_0_6144_U0_src0_data_stream_V_read);
    dst_chs_1_data_stream_0_V_U = new FIFO_filt_dst_chs_1_data_stream_0_V("dst_chs_1_data_stream_0_V_U");
    dst_chs_1_data_stream_0_V_U->clk(ap_clk);
    dst_chs_1_data_stream_0_V_U->reset(ap_rst_n_inv);
    dst_chs_1_data_stream_0_V_U->if_read_ce(ap_var_for_const0);
    dst_chs_1_data_stream_0_V_U->if_write_ce(ap_var_for_const0);
    dst_chs_1_data_stream_0_V_U->if_din(filt_Split_240_320_4096_0_U0_dst1_data_stream_V_din);
    dst_chs_1_data_stream_0_V_U->if_full_n(dst_chs_1_data_stream_0_V_full_n);
    dst_chs_1_data_stream_0_V_U->if_write(filt_Split_240_320_4096_0_U0_dst1_data_stream_V_write);
    dst_chs_1_data_stream_0_V_U->if_dout(dst_chs_1_data_stream_0_V_dout);
    dst_chs_1_data_stream_0_V_U->if_empty_n(dst_chs_1_data_stream_0_V_empty_n);
    dst_chs_1_data_stream_0_V_U->if_read(filt_Merge_240_320_0_6144_U0_src1_data_stream_V_read);
    dst_chs_2_data_stream_0_V_U = new FIFO_filt_dst_chs_2_data_stream_0_V("dst_chs_2_data_stream_0_V_U");
    dst_chs_2_data_stream_0_V_U->clk(ap_clk);
    dst_chs_2_data_stream_0_V_U->reset(ap_rst_n_inv);
    dst_chs_2_data_stream_0_V_U->if_read_ce(ap_var_for_const0);
    dst_chs_2_data_stream_0_V_U->if_write_ce(ap_var_for_const0);
    dst_chs_2_data_stream_0_V_U->if_din(filt_Split_240_320_4096_0_U0_dst2_data_stream_V_din);
    dst_chs_2_data_stream_0_V_U->if_full_n(dst_chs_2_data_stream_0_V_full_n);
    dst_chs_2_data_stream_0_V_U->if_write(filt_Split_240_320_4096_0_U0_dst2_data_stream_V_write);
    dst_chs_2_data_stream_0_V_U->if_dout(dst_chs_2_data_stream_0_V_dout);
    dst_chs_2_data_stream_0_V_U->if_empty_n(dst_chs_2_data_stream_0_V_empty_n);
    dst_chs_2_data_stream_0_V_U->if_read(filt_Merge_240_320_0_6144_U0_src2_data_stream_V_read);
    fin_mat_data_stream_0_V_U = new FIFO_filt_fin_mat_data_stream_0_V("fin_mat_data_stream_0_V_U");
    fin_mat_data_stream_0_V_U->clk(ap_clk);
    fin_mat_data_stream_0_V_U->reset(ap_rst_n_inv);
    fin_mat_data_stream_0_V_U->if_read_ce(ap_var_for_const0);
    fin_mat_data_stream_0_V_U->if_write_ce(ap_var_for_const0);
    fin_mat_data_stream_0_V_U->if_din(filt_Merge_240_320_0_6144_U0_dst_data_stream_0_V_din);
    fin_mat_data_stream_0_V_U->if_full_n(fin_mat_data_stream_0_V_full_n);
    fin_mat_data_stream_0_V_U->if_write(filt_Merge_240_320_0_6144_U0_dst_data_stream_0_V_write);
    fin_mat_data_stream_0_V_U->if_dout(fin_mat_data_stream_0_V_dout);
    fin_mat_data_stream_0_V_U->if_empty_n(fin_mat_data_stream_0_V_empty_n);
    fin_mat_data_stream_0_V_U->if_read(filt_Resize_U0_p_src_data_stream_0_V_read);
    fin_mat_data_stream_1_V_U = new FIFO_filt_fin_mat_data_stream_1_V("fin_mat_data_stream_1_V_U");
    fin_mat_data_stream_1_V_U->clk(ap_clk);
    fin_mat_data_stream_1_V_U->reset(ap_rst_n_inv);
    fin_mat_data_stream_1_V_U->if_read_ce(ap_var_for_const0);
    fin_mat_data_stream_1_V_U->if_write_ce(ap_var_for_const0);
    fin_mat_data_stream_1_V_U->if_din(filt_Merge_240_320_0_6144_U0_dst_data_stream_1_V_din);
    fin_mat_data_stream_1_V_U->if_full_n(fin_mat_data_stream_1_V_full_n);
    fin_mat_data_stream_1_V_U->if_write(filt_Merge_240_320_0_6144_U0_dst_data_stream_1_V_write);
    fin_mat_data_stream_1_V_U->if_dout(fin_mat_data_stream_1_V_dout);
    fin_mat_data_stream_1_V_U->if_empty_n(fin_mat_data_stream_1_V_empty_n);
    fin_mat_data_stream_1_V_U->if_read(filt_Resize_U0_p_src_data_stream_1_V_read);
    fin_mat_data_stream_2_V_U = new FIFO_filt_fin_mat_data_stream_2_V("fin_mat_data_stream_2_V_U");
    fin_mat_data_stream_2_V_U->clk(ap_clk);
    fin_mat_data_stream_2_V_U->reset(ap_rst_n_inv);
    fin_mat_data_stream_2_V_U->if_read_ce(ap_var_for_const0);
    fin_mat_data_stream_2_V_U->if_write_ce(ap_var_for_const0);
    fin_mat_data_stream_2_V_U->if_din(filt_Merge_240_320_0_6144_U0_dst_data_stream_2_V_din);
    fin_mat_data_stream_2_V_U->if_full_n(fin_mat_data_stream_2_V_full_n);
    fin_mat_data_stream_2_V_U->if_write(filt_Merge_240_320_0_6144_U0_dst_data_stream_2_V_write);
    fin_mat_data_stream_2_V_U->if_dout(fin_mat_data_stream_2_V_dout);
    fin_mat_data_stream_2_V_U->if_empty_n(fin_mat_data_stream_2_V_empty_n);
    fin_mat_data_stream_2_V_U->if_read(filt_Resize_U0_p_src_data_stream_2_V_read);
    fin_mat_data_stream_3_V_U = new FIFO_filt_fin_mat_data_stream_3_V("fin_mat_data_stream_3_V_U");
    fin_mat_data_stream_3_V_U->clk(ap_clk);
    fin_mat_data_stream_3_V_U->reset(ap_rst_n_inv);
    fin_mat_data_stream_3_V_U->if_read_ce(ap_var_for_const0);
    fin_mat_data_stream_3_V_U->if_write_ce(ap_var_for_const0);
    fin_mat_data_stream_3_V_U->if_din(filt_Merge_240_320_0_6144_U0_dst_data_stream_3_V_din);
    fin_mat_data_stream_3_V_U->if_full_n(fin_mat_data_stream_3_V_full_n);
    fin_mat_data_stream_3_V_U->if_write(filt_Merge_240_320_0_6144_U0_dst_data_stream_3_V_write);
    fin_mat_data_stream_3_V_U->if_dout(fin_mat_data_stream_3_V_dout);
    fin_mat_data_stream_3_V_U->if_empty_n(fin_mat_data_stream_3_V_empty_n);
    fin_mat_data_stream_3_V_U->if_read(filt_Resize_U0_p_src_data_stream_3_V_read);
    dst_mat_data_stream_0_V_U = new FIFO_filt_dst_mat_data_stream_0_V("dst_mat_data_stream_0_V_U");
    dst_mat_data_stream_0_V_U->clk(ap_clk);
    dst_mat_data_stream_0_V_U->reset(ap_rst_n_inv);
    dst_mat_data_stream_0_V_U->if_read_ce(ap_var_for_const0);
    dst_mat_data_stream_0_V_U->if_write_ce(ap_var_for_const0);
    dst_mat_data_stream_0_V_U->if_din(filt_Resize_U0_p_dst_data_stream_0_V_din);
    dst_mat_data_stream_0_V_U->if_full_n(dst_mat_data_stream_0_V_full_n);
    dst_mat_data_stream_0_V_U->if_write(filt_Resize_U0_p_dst_data_stream_0_V_write);
    dst_mat_data_stream_0_V_U->if_dout(dst_mat_data_stream_0_V_dout);
    dst_mat_data_stream_0_V_U->if_empty_n(dst_mat_data_stream_0_V_empty_n);
    dst_mat_data_stream_0_V_U->if_read(filt_Mat2AXIvideo_U0_img_data_stream_0_V_read);
    dst_mat_data_stream_1_V_U = new FIFO_filt_dst_mat_data_stream_1_V("dst_mat_data_stream_1_V_U");
    dst_mat_data_stream_1_V_U->clk(ap_clk);
    dst_mat_data_stream_1_V_U->reset(ap_rst_n_inv);
    dst_mat_data_stream_1_V_U->if_read_ce(ap_var_for_const0);
    dst_mat_data_stream_1_V_U->if_write_ce(ap_var_for_const0);
    dst_mat_data_stream_1_V_U->if_din(filt_Resize_U0_p_dst_data_stream_1_V_din);
    dst_mat_data_stream_1_V_U->if_full_n(dst_mat_data_stream_1_V_full_n);
    dst_mat_data_stream_1_V_U->if_write(filt_Resize_U0_p_dst_data_stream_1_V_write);
    dst_mat_data_stream_1_V_U->if_dout(dst_mat_data_stream_1_V_dout);
    dst_mat_data_stream_1_V_U->if_empty_n(dst_mat_data_stream_1_V_empty_n);
    dst_mat_data_stream_1_V_U->if_read(filt_Mat2AXIvideo_U0_img_data_stream_1_V_read);
    dst_mat_data_stream_2_V_U = new FIFO_filt_dst_mat_data_stream_2_V("dst_mat_data_stream_2_V_U");
    dst_mat_data_stream_2_V_U->clk(ap_clk);
    dst_mat_data_stream_2_V_U->reset(ap_rst_n_inv);
    dst_mat_data_stream_2_V_U->if_read_ce(ap_var_for_const0);
    dst_mat_data_stream_2_V_U->if_write_ce(ap_var_for_const0);
    dst_mat_data_stream_2_V_U->if_din(filt_Resize_U0_p_dst_data_stream_2_V_din);
    dst_mat_data_stream_2_V_U->if_full_n(dst_mat_data_stream_2_V_full_n);
    dst_mat_data_stream_2_V_U->if_write(filt_Resize_U0_p_dst_data_stream_2_V_write);
    dst_mat_data_stream_2_V_U->if_dout(dst_mat_data_stream_2_V_dout);
    dst_mat_data_stream_2_V_U->if_empty_n(dst_mat_data_stream_2_V_empty_n);
    dst_mat_data_stream_2_V_U->if_read(filt_Mat2AXIvideo_U0_img_data_stream_2_V_read);
    dst_mat_data_stream_3_V_U = new FIFO_filt_dst_mat_data_stream_3_V("dst_mat_data_stream_3_V_U");
    dst_mat_data_stream_3_V_U->clk(ap_clk);
    dst_mat_data_stream_3_V_U->reset(ap_rst_n_inv);
    dst_mat_data_stream_3_V_U->if_read_ce(ap_var_for_const0);
    dst_mat_data_stream_3_V_U->if_write_ce(ap_var_for_const0);
    dst_mat_data_stream_3_V_U->if_din(filt_Resize_U0_p_dst_data_stream_3_V_din);
    dst_mat_data_stream_3_V_U->if_full_n(dst_mat_data_stream_3_V_full_n);
    dst_mat_data_stream_3_V_U->if_write(filt_Resize_U0_p_dst_data_stream_3_V_write);
    dst_mat_data_stream_3_V_U->if_dout(dst_mat_data_stream_3_V_dout);
    dst_mat_data_stream_3_V_U->if_empty_n(dst_mat_data_stream_3_V_empty_n);
    dst_mat_data_stream_3_V_U->if_read(filt_Mat2AXIvideo_U0_img_data_stream_3_V_read);
    dst_mat_rows_V_channel63_U = new FIFO_filt_dst_mat_rows_V_channel63("dst_mat_rows_V_channel63_U");
    dst_mat_rows_V_channel63_U->clk(ap_clk);
    dst_mat_rows_V_channel63_U->reset(ap_rst_n_inv);
    dst_mat_rows_V_channel63_U->if_read_ce(ap_var_for_const0);
    dst_mat_rows_V_channel63_U->if_write_ce(ap_var_for_const0);
    dst_mat_rows_V_channel63_U->if_din(filt_Resize_U0_p_dst_rows_V_out_din);
    dst_mat_rows_V_channel63_U->if_full_n(dst_mat_rows_V_channel63_full_n);
    dst_mat_rows_V_channel63_U->if_write(filt_Resize_U0_p_dst_rows_V_out_write);
    dst_mat_rows_V_channel63_U->if_dout(dst_mat_rows_V_channel63_dout);
    dst_mat_rows_V_channel63_U->if_empty_n(dst_mat_rows_V_channel63_empty_n);
    dst_mat_rows_V_channel63_U->if_read(filt_Mat2AXIvideo_U0_img_rows_V_read);
    dst_mat_cols_V_channel64_U = new FIFO_filt_dst_mat_cols_V_channel64("dst_mat_cols_V_channel64_U");
    dst_mat_cols_V_channel64_U->clk(ap_clk);
    dst_mat_cols_V_channel64_U->reset(ap_rst_n_inv);
    dst_mat_cols_V_channel64_U->if_read_ce(ap_var_for_const0);
    dst_mat_cols_V_channel64_U->if_write_ce(ap_var_for_const0);
    dst_mat_cols_V_channel64_U->if_din(filt_Resize_U0_p_dst_cols_V_out_din);
    dst_mat_cols_V_channel64_U->if_full_n(dst_mat_cols_V_channel64_full_n);
    dst_mat_cols_V_channel64_U->if_write(filt_Resize_U0_p_dst_cols_V_out_write);
    dst_mat_cols_V_channel64_U->if_dout(dst_mat_cols_V_channel64_dout);
    dst_mat_cols_V_channel64_U->if_empty_n(dst_mat_cols_V_channel64_empty_n);
    dst_mat_cols_V_channel64_U->if_read(filt_Mat2AXIvideo_U0_img_cols_V_read);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_sig_hs_done );

    SC_METHOD(thread_ap_idle);
    sensitive << ( filt_Block_codeRepl42_proc_U0_ap_idle );
    sensitive << ( filt_AXIvideo2Mat_U0_ap_idle );
    sensitive << ( filt_Split_240_320_6144_0_U0_ap_idle );
    sensitive << ( filt_Merge_240_320_0_4096_U0_ap_idle );
    sensitive << ( filt_AddS_U0_ap_idle );
    sensitive << ( filt_Split_240_320_4096_0_U0_ap_idle );
    sensitive << ( filt_Merge_240_320_0_6144_U0_ap_idle );
    sensitive << ( filt_Resize_U0_ap_idle );
    sensitive << ( filt_Mat2AXIvideo_U0_ap_idle );

    SC_METHOD(thread_ap_ready);
    sensitive << ( filt_AXIvideo2Mat_U0_ap_ready );

    SC_METHOD(thread_ap_rst_n_inv);
    sensitive << ( ap_rst_n );

    SC_METHOD(thread_ap_sig_hs_continue);

    SC_METHOD(thread_ap_sig_hs_done);
    sensitive << ( filt_Mat2AXIvideo_U0_ap_done );

    SC_METHOD(thread_ap_sig_hs_ready);
    sensitive << ( filt_AXIvideo2Mat_U0_ap_ready );

    SC_METHOD(thread_dst_axi_TDATA);
    sensitive << ( filt_Mat2AXIvideo_U0_dst_axi_TDATA );

    SC_METHOD(thread_dst_axi_TDEST);
    sensitive << ( filt_Mat2AXIvideo_U0_dst_axi_TDEST );

    SC_METHOD(thread_dst_axi_TID);
    sensitive << ( filt_Mat2AXIvideo_U0_dst_axi_TID );

    SC_METHOD(thread_dst_axi_TKEEP);
    sensitive << ( filt_Mat2AXIvideo_U0_dst_axi_TKEEP );

    SC_METHOD(thread_dst_axi_TLAST);
    sensitive << ( filt_Mat2AXIvideo_U0_dst_axi_TLAST );

    SC_METHOD(thread_dst_axi_TSTRB);
    sensitive << ( filt_Mat2AXIvideo_U0_dst_axi_TSTRB );

    SC_METHOD(thread_dst_axi_TUSER);
    sensitive << ( filt_Mat2AXIvideo_U0_dst_axi_TUSER );

    SC_METHOD(thread_dst_axi_TVALID);
    sensitive << ( filt_Mat2AXIvideo_U0_dst_axi_TVALID );

    SC_METHOD(thread_filt_AXIvideo2Mat_U0_ap_continue);

    SC_METHOD(thread_filt_AXIvideo2Mat_U0_ap_start);
    sensitive << ( ap_start );

    SC_METHOD(thread_filt_AddS_U0_ap_continue);

    SC_METHOD(thread_filt_Block_codeRepl42_proc_U0_ap_continue);

    SC_METHOD(thread_filt_Block_codeRepl42_proc_U0_ap_start);
    sensitive << ( ap_start );

    SC_METHOD(thread_filt_Mat2AXIvideo_U0_ap_continue);

    SC_METHOD(thread_filt_Merge_240_320_0_4096_U0_ap_continue);

    SC_METHOD(thread_filt_Merge_240_320_0_6144_U0_ap_continue);

    SC_METHOD(thread_filt_Resize_U0_ap_continue);

    SC_METHOD(thread_filt_Split_240_320_4096_0_U0_ap_continue);

    SC_METHOD(thread_filt_Split_240_320_6144_0_U0_ap_continue);

    SC_METHOD(thread_src_axi_TREADY);
    sensitive << ( filt_AXIvideo2Mat_U0_src_axi_TREADY );

    SC_THREAD(thread_hdltv_gen);
    sensitive << ( ap_clk.pos() );

    SC_THREAD(thread_ap_var_for_const0);

    filt_Split_240_320_6144_0_U0_ap_start = SC_LOGIC_0;
    filt_Merge_240_320_0_4096_U0_ap_start = SC_LOGIC_0;
    filt_AddS_U0_ap_start = SC_LOGIC_0;
    filt_Split_240_320_4096_0_U0_ap_start = SC_LOGIC_0;
    filt_Merge_240_320_0_6144_U0_ap_start = SC_LOGIC_0;
    filt_Resize_U0_ap_start = SC_LOGIC_0;
    filt_Mat2AXIvideo_U0_ap_start = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "filt_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT__
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_AWVALID, "(port)s_axi_CONTROL_BUS_AWVALID");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_AWREADY, "(port)s_axi_CONTROL_BUS_AWREADY");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_AWADDR, "(port)s_axi_CONTROL_BUS_AWADDR");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_WVALID, "(port)s_axi_CONTROL_BUS_WVALID");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_WREADY, "(port)s_axi_CONTROL_BUS_WREADY");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_WDATA, "(port)s_axi_CONTROL_BUS_WDATA");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_WSTRB, "(port)s_axi_CONTROL_BUS_WSTRB");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_ARVALID, "(port)s_axi_CONTROL_BUS_ARVALID");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_ARREADY, "(port)s_axi_CONTROL_BUS_ARREADY");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_ARADDR, "(port)s_axi_CONTROL_BUS_ARADDR");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_RVALID, "(port)s_axi_CONTROL_BUS_RVALID");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_RREADY, "(port)s_axi_CONTROL_BUS_RREADY");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_RDATA, "(port)s_axi_CONTROL_BUS_RDATA");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_RRESP, "(port)s_axi_CONTROL_BUS_RRESP");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_BVALID, "(port)s_axi_CONTROL_BUS_BVALID");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_BREADY, "(port)s_axi_CONTROL_BUS_BREADY");
    sc_trace(mVcdFile, s_axi_CONTROL_BUS_BRESP, "(port)s_axi_CONTROL_BUS_BRESP");
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst_n, "(port)ap_rst_n");
    sc_trace(mVcdFile, interrupt, "(port)interrupt");
    sc_trace(mVcdFile, src_axi_TDATA, "(port)src_axi_TDATA");
    sc_trace(mVcdFile, src_axi_TKEEP, "(port)src_axi_TKEEP");
    sc_trace(mVcdFile, src_axi_TSTRB, "(port)src_axi_TSTRB");
    sc_trace(mVcdFile, src_axi_TUSER, "(port)src_axi_TUSER");
    sc_trace(mVcdFile, src_axi_TLAST, "(port)src_axi_TLAST");
    sc_trace(mVcdFile, src_axi_TID, "(port)src_axi_TID");
    sc_trace(mVcdFile, src_axi_TDEST, "(port)src_axi_TDEST");
    sc_trace(mVcdFile, dst_axi_TDATA, "(port)dst_axi_TDATA");
    sc_trace(mVcdFile, dst_axi_TKEEP, "(port)dst_axi_TKEEP");
    sc_trace(mVcdFile, dst_axi_TSTRB, "(port)dst_axi_TSTRB");
    sc_trace(mVcdFile, dst_axi_TUSER, "(port)dst_axi_TUSER");
    sc_trace(mVcdFile, dst_axi_TLAST, "(port)dst_axi_TLAST");
    sc_trace(mVcdFile, dst_axi_TID, "(port)dst_axi_TID");
    sc_trace(mVcdFile, dst_axi_TDEST, "(port)dst_axi_TDEST");
    sc_trace(mVcdFile, src_axi_TVALID, "(port)src_axi_TVALID");
    sc_trace(mVcdFile, src_axi_TREADY, "(port)src_axi_TREADY");
    sc_trace(mVcdFile, dst_axi_TVALID, "(port)dst_axi_TVALID");
    sc_trace(mVcdFile, dst_axi_TREADY, "(port)dst_axi_TREADY");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_rst_n_inv, "ap_rst_n_inv");
    sc_trace(mVcdFile, ap_start, "ap_start");
    sc_trace(mVcdFile, ap_ready, "ap_ready");
    sc_trace(mVcdFile, ap_done, "ap_done");
    sc_trace(mVcdFile, ap_idle, "ap_idle");
    sc_trace(mVcdFile, filt_Block_codeRepl42_proc_U0_ap_start, "filt_Block_codeRepl42_proc_U0_ap_start");
    sc_trace(mVcdFile, filt_Block_codeRepl42_proc_U0_ap_done, "filt_Block_codeRepl42_proc_U0_ap_done");
    sc_trace(mVcdFile, filt_Block_codeRepl42_proc_U0_ap_continue, "filt_Block_codeRepl42_proc_U0_ap_continue");
    sc_trace(mVcdFile, filt_Block_codeRepl42_proc_U0_ap_idle, "filt_Block_codeRepl42_proc_U0_ap_idle");
    sc_trace(mVcdFile, filt_Block_codeRepl42_proc_U0_ap_ready, "filt_Block_codeRepl42_proc_U0_ap_ready");
    sc_trace(mVcdFile, filt_Block_codeRepl42_proc_U0_src_mat_rows_V_out_din, "filt_Block_codeRepl42_proc_U0_src_mat_rows_V_out_din");
    sc_trace(mVcdFile, filt_Block_codeRepl42_proc_U0_src_mat_rows_V_out_write, "filt_Block_codeRepl42_proc_U0_src_mat_rows_V_out_write");
    sc_trace(mVcdFile, filt_Block_codeRepl42_proc_U0_src_mat_cols_V_out_din, "filt_Block_codeRepl42_proc_U0_src_mat_cols_V_out_din");
    sc_trace(mVcdFile, filt_Block_codeRepl42_proc_U0_src_mat_cols_V_out_write, "filt_Block_codeRepl42_proc_U0_src_mat_cols_V_out_write");
    sc_trace(mVcdFile, filt_Block_codeRepl42_proc_U0_dst_mat_rows_V_out_din, "filt_Block_codeRepl42_proc_U0_dst_mat_rows_V_out_din");
    sc_trace(mVcdFile, filt_Block_codeRepl42_proc_U0_dst_mat_rows_V_out_write, "filt_Block_codeRepl42_proc_U0_dst_mat_rows_V_out_write");
    sc_trace(mVcdFile, filt_Block_codeRepl42_proc_U0_dst_mat_cols_V_out_din, "filt_Block_codeRepl42_proc_U0_dst_mat_cols_V_out_din");
    sc_trace(mVcdFile, filt_Block_codeRepl42_proc_U0_dst_mat_cols_V_out_write, "filt_Block_codeRepl42_proc_U0_dst_mat_cols_V_out_write");
    sc_trace(mVcdFile, filt_AXIvideo2Mat_U0_ap_start, "filt_AXIvideo2Mat_U0_ap_start");
    sc_trace(mVcdFile, filt_AXIvideo2Mat_U0_ap_done, "filt_AXIvideo2Mat_U0_ap_done");
    sc_trace(mVcdFile, filt_AXIvideo2Mat_U0_ap_continue, "filt_AXIvideo2Mat_U0_ap_continue");
    sc_trace(mVcdFile, filt_AXIvideo2Mat_U0_ap_idle, "filt_AXIvideo2Mat_U0_ap_idle");
    sc_trace(mVcdFile, filt_AXIvideo2Mat_U0_ap_ready, "filt_AXIvideo2Mat_U0_ap_ready");
    sc_trace(mVcdFile, filt_AXIvideo2Mat_U0_src_axi_TREADY, "filt_AXIvideo2Mat_U0_src_axi_TREADY");
    sc_trace(mVcdFile, filt_AXIvideo2Mat_U0_img_rows_V_read, "filt_AXIvideo2Mat_U0_img_rows_V_read");
    sc_trace(mVcdFile, filt_AXIvideo2Mat_U0_img_cols_V_read, "filt_AXIvideo2Mat_U0_img_cols_V_read");
    sc_trace(mVcdFile, filt_AXIvideo2Mat_U0_img_data_stream_0_V_din, "filt_AXIvideo2Mat_U0_img_data_stream_0_V_din");
    sc_trace(mVcdFile, filt_AXIvideo2Mat_U0_img_data_stream_0_V_write, "filt_AXIvideo2Mat_U0_img_data_stream_0_V_write");
    sc_trace(mVcdFile, filt_AXIvideo2Mat_U0_img_data_stream_1_V_din, "filt_AXIvideo2Mat_U0_img_data_stream_1_V_din");
    sc_trace(mVcdFile, filt_AXIvideo2Mat_U0_img_data_stream_1_V_write, "filt_AXIvideo2Mat_U0_img_data_stream_1_V_write");
    sc_trace(mVcdFile, filt_AXIvideo2Mat_U0_img_data_stream_2_V_din, "filt_AXIvideo2Mat_U0_img_data_stream_2_V_din");
    sc_trace(mVcdFile, filt_AXIvideo2Mat_U0_img_data_stream_2_V_write, "filt_AXIvideo2Mat_U0_img_data_stream_2_V_write");
    sc_trace(mVcdFile, filt_AXIvideo2Mat_U0_img_data_stream_3_V_din, "filt_AXIvideo2Mat_U0_img_data_stream_3_V_din");
    sc_trace(mVcdFile, filt_AXIvideo2Mat_U0_img_data_stream_3_V_write, "filt_AXIvideo2Mat_U0_img_data_stream_3_V_write");
    sc_trace(mVcdFile, filt_AXIvideo2Mat_U0_img_rows_V_out_din, "filt_AXIvideo2Mat_U0_img_rows_V_out_din");
    sc_trace(mVcdFile, filt_AXIvideo2Mat_U0_img_rows_V_out_write, "filt_AXIvideo2Mat_U0_img_rows_V_out_write");
    sc_trace(mVcdFile, filt_AXIvideo2Mat_U0_img_cols_V_out_din, "filt_AXIvideo2Mat_U0_img_cols_V_out_din");
    sc_trace(mVcdFile, filt_AXIvideo2Mat_U0_img_cols_V_out_write, "filt_AXIvideo2Mat_U0_img_cols_V_out_write");
    sc_trace(mVcdFile, filt_Split_240_320_6144_0_U0_ap_start, "filt_Split_240_320_6144_0_U0_ap_start");
    sc_trace(mVcdFile, filt_Split_240_320_6144_0_U0_ap_done, "filt_Split_240_320_6144_0_U0_ap_done");
    sc_trace(mVcdFile, filt_Split_240_320_6144_0_U0_ap_continue, "filt_Split_240_320_6144_0_U0_ap_continue");
    sc_trace(mVcdFile, filt_Split_240_320_6144_0_U0_ap_idle, "filt_Split_240_320_6144_0_U0_ap_idle");
    sc_trace(mVcdFile, filt_Split_240_320_6144_0_U0_ap_ready, "filt_Split_240_320_6144_0_U0_ap_ready");
    sc_trace(mVcdFile, filt_Split_240_320_6144_0_U0_src_rows_V_read, "filt_Split_240_320_6144_0_U0_src_rows_V_read");
    sc_trace(mVcdFile, filt_Split_240_320_6144_0_U0_src_cols_V_read, "filt_Split_240_320_6144_0_U0_src_cols_V_read");
    sc_trace(mVcdFile, filt_Split_240_320_6144_0_U0_src_data_stream_0_V_read, "filt_Split_240_320_6144_0_U0_src_data_stream_0_V_read");
    sc_trace(mVcdFile, filt_Split_240_320_6144_0_U0_src_data_stream_1_V_read, "filt_Split_240_320_6144_0_U0_src_data_stream_1_V_read");
    sc_trace(mVcdFile, filt_Split_240_320_6144_0_U0_src_data_stream_2_V_read, "filt_Split_240_320_6144_0_U0_src_data_stream_2_V_read");
    sc_trace(mVcdFile, filt_Split_240_320_6144_0_U0_src_data_stream_3_V_read, "filt_Split_240_320_6144_0_U0_src_data_stream_3_V_read");
    sc_trace(mVcdFile, filt_Split_240_320_6144_0_U0_dst0_data_stream_V_din, "filt_Split_240_320_6144_0_U0_dst0_data_stream_V_din");
    sc_trace(mVcdFile, filt_Split_240_320_6144_0_U0_dst0_data_stream_V_write, "filt_Split_240_320_6144_0_U0_dst0_data_stream_V_write");
    sc_trace(mVcdFile, filt_Split_240_320_6144_0_U0_dst1_data_stream_V_din, "filt_Split_240_320_6144_0_U0_dst1_data_stream_V_din");
    sc_trace(mVcdFile, filt_Split_240_320_6144_0_U0_dst1_data_stream_V_write, "filt_Split_240_320_6144_0_U0_dst1_data_stream_V_write");
    sc_trace(mVcdFile, filt_Split_240_320_6144_0_U0_dst2_data_stream_V_din, "filt_Split_240_320_6144_0_U0_dst2_data_stream_V_din");
    sc_trace(mVcdFile, filt_Split_240_320_6144_0_U0_dst2_data_stream_V_write, "filt_Split_240_320_6144_0_U0_dst2_data_stream_V_write");
    sc_trace(mVcdFile, filt_Split_240_320_6144_0_U0_dst3_data_stream_V_din, "filt_Split_240_320_6144_0_U0_dst3_data_stream_V_din");
    sc_trace(mVcdFile, filt_Split_240_320_6144_0_U0_dst3_data_stream_V_write, "filt_Split_240_320_6144_0_U0_dst3_data_stream_V_write");
    sc_trace(mVcdFile, filt_Merge_240_320_0_4096_U0_ap_start, "filt_Merge_240_320_0_4096_U0_ap_start");
    sc_trace(mVcdFile, filt_Merge_240_320_0_4096_U0_ap_done, "filt_Merge_240_320_0_4096_U0_ap_done");
    sc_trace(mVcdFile, filt_Merge_240_320_0_4096_U0_ap_continue, "filt_Merge_240_320_0_4096_U0_ap_continue");
    sc_trace(mVcdFile, filt_Merge_240_320_0_4096_U0_ap_idle, "filt_Merge_240_320_0_4096_U0_ap_idle");
    sc_trace(mVcdFile, filt_Merge_240_320_0_4096_U0_ap_ready, "filt_Merge_240_320_0_4096_U0_ap_ready");
    sc_trace(mVcdFile, filt_Merge_240_320_0_4096_U0_src0_data_stream_V_read, "filt_Merge_240_320_0_4096_U0_src0_data_stream_V_read");
    sc_trace(mVcdFile, filt_Merge_240_320_0_4096_U0_src1_data_stream_V_read, "filt_Merge_240_320_0_4096_U0_src1_data_stream_V_read");
    sc_trace(mVcdFile, filt_Merge_240_320_0_4096_U0_src2_data_stream_V_read, "filt_Merge_240_320_0_4096_U0_src2_data_stream_V_read");
    sc_trace(mVcdFile, filt_Merge_240_320_0_4096_U0_dst_data_stream_0_V_din, "filt_Merge_240_320_0_4096_U0_dst_data_stream_0_V_din");
    sc_trace(mVcdFile, filt_Merge_240_320_0_4096_U0_dst_data_stream_0_V_write, "filt_Merge_240_320_0_4096_U0_dst_data_stream_0_V_write");
    sc_trace(mVcdFile, filt_Merge_240_320_0_4096_U0_dst_data_stream_1_V_din, "filt_Merge_240_320_0_4096_U0_dst_data_stream_1_V_din");
    sc_trace(mVcdFile, filt_Merge_240_320_0_4096_U0_dst_data_stream_1_V_write, "filt_Merge_240_320_0_4096_U0_dst_data_stream_1_V_write");
    sc_trace(mVcdFile, filt_Merge_240_320_0_4096_U0_dst_data_stream_2_V_din, "filt_Merge_240_320_0_4096_U0_dst_data_stream_2_V_din");
    sc_trace(mVcdFile, filt_Merge_240_320_0_4096_U0_dst_data_stream_2_V_write, "filt_Merge_240_320_0_4096_U0_dst_data_stream_2_V_write");
    sc_trace(mVcdFile, filt_AddS_U0_ap_start, "filt_AddS_U0_ap_start");
    sc_trace(mVcdFile, filt_AddS_U0_ap_done, "filt_AddS_U0_ap_done");
    sc_trace(mVcdFile, filt_AddS_U0_ap_continue, "filt_AddS_U0_ap_continue");
    sc_trace(mVcdFile, filt_AddS_U0_ap_idle, "filt_AddS_U0_ap_idle");
    sc_trace(mVcdFile, filt_AddS_U0_ap_ready, "filt_AddS_U0_ap_ready");
    sc_trace(mVcdFile, filt_AddS_U0_src_data_stream_0_V_read, "filt_AddS_U0_src_data_stream_0_V_read");
    sc_trace(mVcdFile, filt_AddS_U0_src_data_stream_1_V_read, "filt_AddS_U0_src_data_stream_1_V_read");
    sc_trace(mVcdFile, filt_AddS_U0_src_data_stream_2_V_read, "filt_AddS_U0_src_data_stream_2_V_read");
    sc_trace(mVcdFile, filt_AddS_U0_dst_data_stream_0_V_din, "filt_AddS_U0_dst_data_stream_0_V_din");
    sc_trace(mVcdFile, filt_AddS_U0_dst_data_stream_0_V_write, "filt_AddS_U0_dst_data_stream_0_V_write");
    sc_trace(mVcdFile, filt_AddS_U0_dst_data_stream_1_V_din, "filt_AddS_U0_dst_data_stream_1_V_din");
    sc_trace(mVcdFile, filt_AddS_U0_dst_data_stream_1_V_write, "filt_AddS_U0_dst_data_stream_1_V_write");
    sc_trace(mVcdFile, filt_AddS_U0_dst_data_stream_2_V_din, "filt_AddS_U0_dst_data_stream_2_V_din");
    sc_trace(mVcdFile, filt_AddS_U0_dst_data_stream_2_V_write, "filt_AddS_U0_dst_data_stream_2_V_write");
    sc_trace(mVcdFile, filt_Split_240_320_4096_0_U0_ap_start, "filt_Split_240_320_4096_0_U0_ap_start");
    sc_trace(mVcdFile, filt_Split_240_320_4096_0_U0_ap_done, "filt_Split_240_320_4096_0_U0_ap_done");
    sc_trace(mVcdFile, filt_Split_240_320_4096_0_U0_ap_continue, "filt_Split_240_320_4096_0_U0_ap_continue");
    sc_trace(mVcdFile, filt_Split_240_320_4096_0_U0_ap_idle, "filt_Split_240_320_4096_0_U0_ap_idle");
    sc_trace(mVcdFile, filt_Split_240_320_4096_0_U0_ap_ready, "filt_Split_240_320_4096_0_U0_ap_ready");
    sc_trace(mVcdFile, filt_Split_240_320_4096_0_U0_src_data_stream_0_V_read, "filt_Split_240_320_4096_0_U0_src_data_stream_0_V_read");
    sc_trace(mVcdFile, filt_Split_240_320_4096_0_U0_src_data_stream_1_V_read, "filt_Split_240_320_4096_0_U0_src_data_stream_1_V_read");
    sc_trace(mVcdFile, filt_Split_240_320_4096_0_U0_src_data_stream_2_V_read, "filt_Split_240_320_4096_0_U0_src_data_stream_2_V_read");
    sc_trace(mVcdFile, filt_Split_240_320_4096_0_U0_dst0_data_stream_V_din, "filt_Split_240_320_4096_0_U0_dst0_data_stream_V_din");
    sc_trace(mVcdFile, filt_Split_240_320_4096_0_U0_dst0_data_stream_V_write, "filt_Split_240_320_4096_0_U0_dst0_data_stream_V_write");
    sc_trace(mVcdFile, filt_Split_240_320_4096_0_U0_dst1_data_stream_V_din, "filt_Split_240_320_4096_0_U0_dst1_data_stream_V_din");
    sc_trace(mVcdFile, filt_Split_240_320_4096_0_U0_dst1_data_stream_V_write, "filt_Split_240_320_4096_0_U0_dst1_data_stream_V_write");
    sc_trace(mVcdFile, filt_Split_240_320_4096_0_U0_dst2_data_stream_V_din, "filt_Split_240_320_4096_0_U0_dst2_data_stream_V_din");
    sc_trace(mVcdFile, filt_Split_240_320_4096_0_U0_dst2_data_stream_V_write, "filt_Split_240_320_4096_0_U0_dst2_data_stream_V_write");
    sc_trace(mVcdFile, filt_Merge_240_320_0_6144_U0_ap_start, "filt_Merge_240_320_0_6144_U0_ap_start");
    sc_trace(mVcdFile, filt_Merge_240_320_0_6144_U0_ap_done, "filt_Merge_240_320_0_6144_U0_ap_done");
    sc_trace(mVcdFile, filt_Merge_240_320_0_6144_U0_ap_continue, "filt_Merge_240_320_0_6144_U0_ap_continue");
    sc_trace(mVcdFile, filt_Merge_240_320_0_6144_U0_ap_idle, "filt_Merge_240_320_0_6144_U0_ap_idle");
    sc_trace(mVcdFile, filt_Merge_240_320_0_6144_U0_ap_ready, "filt_Merge_240_320_0_6144_U0_ap_ready");
    sc_trace(mVcdFile, filt_Merge_240_320_0_6144_U0_src0_data_stream_V_read, "filt_Merge_240_320_0_6144_U0_src0_data_stream_V_read");
    sc_trace(mVcdFile, filt_Merge_240_320_0_6144_U0_src1_data_stream_V_read, "filt_Merge_240_320_0_6144_U0_src1_data_stream_V_read");
    sc_trace(mVcdFile, filt_Merge_240_320_0_6144_U0_src2_data_stream_V_read, "filt_Merge_240_320_0_6144_U0_src2_data_stream_V_read");
    sc_trace(mVcdFile, filt_Merge_240_320_0_6144_U0_src3_data_stream_V_read, "filt_Merge_240_320_0_6144_U0_src3_data_stream_V_read");
    sc_trace(mVcdFile, filt_Merge_240_320_0_6144_U0_dst_data_stream_0_V_din, "filt_Merge_240_320_0_6144_U0_dst_data_stream_0_V_din");
    sc_trace(mVcdFile, filt_Merge_240_320_0_6144_U0_dst_data_stream_0_V_write, "filt_Merge_240_320_0_6144_U0_dst_data_stream_0_V_write");
    sc_trace(mVcdFile, filt_Merge_240_320_0_6144_U0_dst_data_stream_1_V_din, "filt_Merge_240_320_0_6144_U0_dst_data_stream_1_V_din");
    sc_trace(mVcdFile, filt_Merge_240_320_0_6144_U0_dst_data_stream_1_V_write, "filt_Merge_240_320_0_6144_U0_dst_data_stream_1_V_write");
    sc_trace(mVcdFile, filt_Merge_240_320_0_6144_U0_dst_data_stream_2_V_din, "filt_Merge_240_320_0_6144_U0_dst_data_stream_2_V_din");
    sc_trace(mVcdFile, filt_Merge_240_320_0_6144_U0_dst_data_stream_2_V_write, "filt_Merge_240_320_0_6144_U0_dst_data_stream_2_V_write");
    sc_trace(mVcdFile, filt_Merge_240_320_0_6144_U0_dst_data_stream_3_V_din, "filt_Merge_240_320_0_6144_U0_dst_data_stream_3_V_din");
    sc_trace(mVcdFile, filt_Merge_240_320_0_6144_U0_dst_data_stream_3_V_write, "filt_Merge_240_320_0_6144_U0_dst_data_stream_3_V_write");
    sc_trace(mVcdFile, filt_Resize_U0_ap_start, "filt_Resize_U0_ap_start");
    sc_trace(mVcdFile, filt_Resize_U0_ap_done, "filt_Resize_U0_ap_done");
    sc_trace(mVcdFile, filt_Resize_U0_ap_continue, "filt_Resize_U0_ap_continue");
    sc_trace(mVcdFile, filt_Resize_U0_ap_idle, "filt_Resize_U0_ap_idle");
    sc_trace(mVcdFile, filt_Resize_U0_ap_ready, "filt_Resize_U0_ap_ready");
    sc_trace(mVcdFile, filt_Resize_U0_p_src_data_stream_0_V_read, "filt_Resize_U0_p_src_data_stream_0_V_read");
    sc_trace(mVcdFile, filt_Resize_U0_p_src_data_stream_1_V_read, "filt_Resize_U0_p_src_data_stream_1_V_read");
    sc_trace(mVcdFile, filt_Resize_U0_p_src_data_stream_2_V_read, "filt_Resize_U0_p_src_data_stream_2_V_read");
    sc_trace(mVcdFile, filt_Resize_U0_p_src_data_stream_3_V_read, "filt_Resize_U0_p_src_data_stream_3_V_read");
    sc_trace(mVcdFile, filt_Resize_U0_p_dst_rows_V_read, "filt_Resize_U0_p_dst_rows_V_read");
    sc_trace(mVcdFile, filt_Resize_U0_p_dst_cols_V_read, "filt_Resize_U0_p_dst_cols_V_read");
    sc_trace(mVcdFile, filt_Resize_U0_p_dst_data_stream_0_V_din, "filt_Resize_U0_p_dst_data_stream_0_V_din");
    sc_trace(mVcdFile, filt_Resize_U0_p_dst_data_stream_0_V_write, "filt_Resize_U0_p_dst_data_stream_0_V_write");
    sc_trace(mVcdFile, filt_Resize_U0_p_dst_data_stream_1_V_din, "filt_Resize_U0_p_dst_data_stream_1_V_din");
    sc_trace(mVcdFile, filt_Resize_U0_p_dst_data_stream_1_V_write, "filt_Resize_U0_p_dst_data_stream_1_V_write");
    sc_trace(mVcdFile, filt_Resize_U0_p_dst_data_stream_2_V_din, "filt_Resize_U0_p_dst_data_stream_2_V_din");
    sc_trace(mVcdFile, filt_Resize_U0_p_dst_data_stream_2_V_write, "filt_Resize_U0_p_dst_data_stream_2_V_write");
    sc_trace(mVcdFile, filt_Resize_U0_p_dst_data_stream_3_V_din, "filt_Resize_U0_p_dst_data_stream_3_V_din");
    sc_trace(mVcdFile, filt_Resize_U0_p_dst_data_stream_3_V_write, "filt_Resize_U0_p_dst_data_stream_3_V_write");
    sc_trace(mVcdFile, filt_Resize_U0_p_dst_rows_V_out_din, "filt_Resize_U0_p_dst_rows_V_out_din");
    sc_trace(mVcdFile, filt_Resize_U0_p_dst_rows_V_out_write, "filt_Resize_U0_p_dst_rows_V_out_write");
    sc_trace(mVcdFile, filt_Resize_U0_p_dst_cols_V_out_din, "filt_Resize_U0_p_dst_cols_V_out_din");
    sc_trace(mVcdFile, filt_Resize_U0_p_dst_cols_V_out_write, "filt_Resize_U0_p_dst_cols_V_out_write");
    sc_trace(mVcdFile, filt_Mat2AXIvideo_U0_ap_start, "filt_Mat2AXIvideo_U0_ap_start");
    sc_trace(mVcdFile, filt_Mat2AXIvideo_U0_ap_done, "filt_Mat2AXIvideo_U0_ap_done");
    sc_trace(mVcdFile, filt_Mat2AXIvideo_U0_ap_continue, "filt_Mat2AXIvideo_U0_ap_continue");
    sc_trace(mVcdFile, filt_Mat2AXIvideo_U0_ap_idle, "filt_Mat2AXIvideo_U0_ap_idle");
    sc_trace(mVcdFile, filt_Mat2AXIvideo_U0_ap_ready, "filt_Mat2AXIvideo_U0_ap_ready");
    sc_trace(mVcdFile, filt_Mat2AXIvideo_U0_img_rows_V_read, "filt_Mat2AXIvideo_U0_img_rows_V_read");
    sc_trace(mVcdFile, filt_Mat2AXIvideo_U0_img_cols_V_read, "filt_Mat2AXIvideo_U0_img_cols_V_read");
    sc_trace(mVcdFile, filt_Mat2AXIvideo_U0_img_data_stream_0_V_read, "filt_Mat2AXIvideo_U0_img_data_stream_0_V_read");
    sc_trace(mVcdFile, filt_Mat2AXIvideo_U0_img_data_stream_1_V_read, "filt_Mat2AXIvideo_U0_img_data_stream_1_V_read");
    sc_trace(mVcdFile, filt_Mat2AXIvideo_U0_img_data_stream_2_V_read, "filt_Mat2AXIvideo_U0_img_data_stream_2_V_read");
    sc_trace(mVcdFile, filt_Mat2AXIvideo_U0_img_data_stream_3_V_read, "filt_Mat2AXIvideo_U0_img_data_stream_3_V_read");
    sc_trace(mVcdFile, filt_Mat2AXIvideo_U0_dst_axi_TDATA, "filt_Mat2AXIvideo_U0_dst_axi_TDATA");
    sc_trace(mVcdFile, filt_Mat2AXIvideo_U0_dst_axi_TVALID, "filt_Mat2AXIvideo_U0_dst_axi_TVALID");
    sc_trace(mVcdFile, filt_Mat2AXIvideo_U0_dst_axi_TKEEP, "filt_Mat2AXIvideo_U0_dst_axi_TKEEP");
    sc_trace(mVcdFile, filt_Mat2AXIvideo_U0_dst_axi_TSTRB, "filt_Mat2AXIvideo_U0_dst_axi_TSTRB");
    sc_trace(mVcdFile, filt_Mat2AXIvideo_U0_dst_axi_TUSER, "filt_Mat2AXIvideo_U0_dst_axi_TUSER");
    sc_trace(mVcdFile, filt_Mat2AXIvideo_U0_dst_axi_TLAST, "filt_Mat2AXIvideo_U0_dst_axi_TLAST");
    sc_trace(mVcdFile, filt_Mat2AXIvideo_U0_dst_axi_TID, "filt_Mat2AXIvideo_U0_dst_axi_TID");
    sc_trace(mVcdFile, filt_Mat2AXIvideo_U0_dst_axi_TDEST, "filt_Mat2AXIvideo_U0_dst_axi_TDEST");
    sc_trace(mVcdFile, ap_sig_hs_continue, "ap_sig_hs_continue");
    sc_trace(mVcdFile, src_mat_rows_V_channel_full_n, "src_mat_rows_V_channel_full_n");
    sc_trace(mVcdFile, src_mat_rows_V_channel_dout, "src_mat_rows_V_channel_dout");
    sc_trace(mVcdFile, src_mat_rows_V_channel_empty_n, "src_mat_rows_V_channel_empty_n");
    sc_trace(mVcdFile, src_mat_cols_V_channel_full_n, "src_mat_cols_V_channel_full_n");
    sc_trace(mVcdFile, src_mat_cols_V_channel_dout, "src_mat_cols_V_channel_dout");
    sc_trace(mVcdFile, src_mat_cols_V_channel_empty_n, "src_mat_cols_V_channel_empty_n");
    sc_trace(mVcdFile, dst_mat_rows_V_channel_full_n, "dst_mat_rows_V_channel_full_n");
    sc_trace(mVcdFile, dst_mat_rows_V_channel_dout, "dst_mat_rows_V_channel_dout");
    sc_trace(mVcdFile, dst_mat_rows_V_channel_empty_n, "dst_mat_rows_V_channel_empty_n");
    sc_trace(mVcdFile, dst_mat_cols_V_channel_full_n, "dst_mat_cols_V_channel_full_n");
    sc_trace(mVcdFile, dst_mat_cols_V_channel_dout, "dst_mat_cols_V_channel_dout");
    sc_trace(mVcdFile, dst_mat_cols_V_channel_empty_n, "dst_mat_cols_V_channel_empty_n");
    sc_trace(mVcdFile, src_mat_data_stream_0_V_full_n, "src_mat_data_stream_0_V_full_n");
    sc_trace(mVcdFile, src_mat_data_stream_0_V_dout, "src_mat_data_stream_0_V_dout");
    sc_trace(mVcdFile, src_mat_data_stream_0_V_empty_n, "src_mat_data_stream_0_V_empty_n");
    sc_trace(mVcdFile, src_mat_data_stream_1_V_full_n, "src_mat_data_stream_1_V_full_n");
    sc_trace(mVcdFile, src_mat_data_stream_1_V_dout, "src_mat_data_stream_1_V_dout");
    sc_trace(mVcdFile, src_mat_data_stream_1_V_empty_n, "src_mat_data_stream_1_V_empty_n");
    sc_trace(mVcdFile, src_mat_data_stream_2_V_full_n, "src_mat_data_stream_2_V_full_n");
    sc_trace(mVcdFile, src_mat_data_stream_2_V_dout, "src_mat_data_stream_2_V_dout");
    sc_trace(mVcdFile, src_mat_data_stream_2_V_empty_n, "src_mat_data_stream_2_V_empty_n");
    sc_trace(mVcdFile, src_mat_data_stream_3_V_full_n, "src_mat_data_stream_3_V_full_n");
    sc_trace(mVcdFile, src_mat_data_stream_3_V_dout, "src_mat_data_stream_3_V_dout");
    sc_trace(mVcdFile, src_mat_data_stream_3_V_empty_n, "src_mat_data_stream_3_V_empty_n");
    sc_trace(mVcdFile, src_mat_rows_V_channel61_full_n, "src_mat_rows_V_channel61_full_n");
    sc_trace(mVcdFile, src_mat_rows_V_channel61_dout, "src_mat_rows_V_channel61_dout");
    sc_trace(mVcdFile, src_mat_rows_V_channel61_empty_n, "src_mat_rows_V_channel61_empty_n");
    sc_trace(mVcdFile, src_mat_cols_V_channel62_full_n, "src_mat_cols_V_channel62_full_n");
    sc_trace(mVcdFile, src_mat_cols_V_channel62_dout, "src_mat_cols_V_channel62_dout");
    sc_trace(mVcdFile, src_mat_cols_V_channel62_empty_n, "src_mat_cols_V_channel62_empty_n");
    sc_trace(mVcdFile, src_chs_0_data_stream_0_V_full_n, "src_chs_0_data_stream_0_V_full_n");
    sc_trace(mVcdFile, src_chs_0_data_stream_0_V_dout, "src_chs_0_data_stream_0_V_dout");
    sc_trace(mVcdFile, src_chs_0_data_stream_0_V_empty_n, "src_chs_0_data_stream_0_V_empty_n");
    sc_trace(mVcdFile, src_chs_1_data_stream_0_V_full_n, "src_chs_1_data_stream_0_V_full_n");
    sc_trace(mVcdFile, src_chs_1_data_stream_0_V_dout, "src_chs_1_data_stream_0_V_dout");
    sc_trace(mVcdFile, src_chs_1_data_stream_0_V_empty_n, "src_chs_1_data_stream_0_V_empty_n");
    sc_trace(mVcdFile, src_chs_2_data_stream_0_V_full_n, "src_chs_2_data_stream_0_V_full_n");
    sc_trace(mVcdFile, src_chs_2_data_stream_0_V_dout, "src_chs_2_data_stream_0_V_dout");
    sc_trace(mVcdFile, src_chs_2_data_stream_0_V_empty_n, "src_chs_2_data_stream_0_V_empty_n");
    sc_trace(mVcdFile, src_chs_3_data_stream_0_V_full_n, "src_chs_3_data_stream_0_V_full_n");
    sc_trace(mVcdFile, src_chs_3_data_stream_0_V_dout, "src_chs_3_data_stream_0_V_dout");
    sc_trace(mVcdFile, src_chs_3_data_stream_0_V_empty_n, "src_chs_3_data_stream_0_V_empty_n");
    sc_trace(mVcdFile, wrk_src_mat_data_stream_0_V_full_n, "wrk_src_mat_data_stream_0_V_full_n");
    sc_trace(mVcdFile, wrk_src_mat_data_stream_0_V_dout, "wrk_src_mat_data_stream_0_V_dout");
    sc_trace(mVcdFile, wrk_src_mat_data_stream_0_V_empty_n, "wrk_src_mat_data_stream_0_V_empty_n");
    sc_trace(mVcdFile, wrk_src_mat_data_stream_1_V_full_n, "wrk_src_mat_data_stream_1_V_full_n");
    sc_trace(mVcdFile, wrk_src_mat_data_stream_1_V_dout, "wrk_src_mat_data_stream_1_V_dout");
    sc_trace(mVcdFile, wrk_src_mat_data_stream_1_V_empty_n, "wrk_src_mat_data_stream_1_V_empty_n");
    sc_trace(mVcdFile, wrk_src_mat_data_stream_2_V_full_n, "wrk_src_mat_data_stream_2_V_full_n");
    sc_trace(mVcdFile, wrk_src_mat_data_stream_2_V_dout, "wrk_src_mat_data_stream_2_V_dout");
    sc_trace(mVcdFile, wrk_src_mat_data_stream_2_V_empty_n, "wrk_src_mat_data_stream_2_V_empty_n");
    sc_trace(mVcdFile, wrk_dst_mat_data_stream_0_V_full_n, "wrk_dst_mat_data_stream_0_V_full_n");
    sc_trace(mVcdFile, wrk_dst_mat_data_stream_0_V_dout, "wrk_dst_mat_data_stream_0_V_dout");
    sc_trace(mVcdFile, wrk_dst_mat_data_stream_0_V_empty_n, "wrk_dst_mat_data_stream_0_V_empty_n");
    sc_trace(mVcdFile, wrk_dst_mat_data_stream_1_V_full_n, "wrk_dst_mat_data_stream_1_V_full_n");
    sc_trace(mVcdFile, wrk_dst_mat_data_stream_1_V_dout, "wrk_dst_mat_data_stream_1_V_dout");
    sc_trace(mVcdFile, wrk_dst_mat_data_stream_1_V_empty_n, "wrk_dst_mat_data_stream_1_V_empty_n");
    sc_trace(mVcdFile, wrk_dst_mat_data_stream_2_V_full_n, "wrk_dst_mat_data_stream_2_V_full_n");
    sc_trace(mVcdFile, wrk_dst_mat_data_stream_2_V_dout, "wrk_dst_mat_data_stream_2_V_dout");
    sc_trace(mVcdFile, wrk_dst_mat_data_stream_2_V_empty_n, "wrk_dst_mat_data_stream_2_V_empty_n");
    sc_trace(mVcdFile, dst_chs_0_data_stream_0_V_full_n, "dst_chs_0_data_stream_0_V_full_n");
    sc_trace(mVcdFile, dst_chs_0_data_stream_0_V_dout, "dst_chs_0_data_stream_0_V_dout");
    sc_trace(mVcdFile, dst_chs_0_data_stream_0_V_empty_n, "dst_chs_0_data_stream_0_V_empty_n");
    sc_trace(mVcdFile, dst_chs_1_data_stream_0_V_full_n, "dst_chs_1_data_stream_0_V_full_n");
    sc_trace(mVcdFile, dst_chs_1_data_stream_0_V_dout, "dst_chs_1_data_stream_0_V_dout");
    sc_trace(mVcdFile, dst_chs_1_data_stream_0_V_empty_n, "dst_chs_1_data_stream_0_V_empty_n");
    sc_trace(mVcdFile, dst_chs_2_data_stream_0_V_full_n, "dst_chs_2_data_stream_0_V_full_n");
    sc_trace(mVcdFile, dst_chs_2_data_stream_0_V_dout, "dst_chs_2_data_stream_0_V_dout");
    sc_trace(mVcdFile, dst_chs_2_data_stream_0_V_empty_n, "dst_chs_2_data_stream_0_V_empty_n");
    sc_trace(mVcdFile, fin_mat_data_stream_0_V_full_n, "fin_mat_data_stream_0_V_full_n");
    sc_trace(mVcdFile, fin_mat_data_stream_0_V_dout, "fin_mat_data_stream_0_V_dout");
    sc_trace(mVcdFile, fin_mat_data_stream_0_V_empty_n, "fin_mat_data_stream_0_V_empty_n");
    sc_trace(mVcdFile, fin_mat_data_stream_1_V_full_n, "fin_mat_data_stream_1_V_full_n");
    sc_trace(mVcdFile, fin_mat_data_stream_1_V_dout, "fin_mat_data_stream_1_V_dout");
    sc_trace(mVcdFile, fin_mat_data_stream_1_V_empty_n, "fin_mat_data_stream_1_V_empty_n");
    sc_trace(mVcdFile, fin_mat_data_stream_2_V_full_n, "fin_mat_data_stream_2_V_full_n");
    sc_trace(mVcdFile, fin_mat_data_stream_2_V_dout, "fin_mat_data_stream_2_V_dout");
    sc_trace(mVcdFile, fin_mat_data_stream_2_V_empty_n, "fin_mat_data_stream_2_V_empty_n");
    sc_trace(mVcdFile, fin_mat_data_stream_3_V_full_n, "fin_mat_data_stream_3_V_full_n");
    sc_trace(mVcdFile, fin_mat_data_stream_3_V_dout, "fin_mat_data_stream_3_V_dout");
    sc_trace(mVcdFile, fin_mat_data_stream_3_V_empty_n, "fin_mat_data_stream_3_V_empty_n");
    sc_trace(mVcdFile, dst_mat_data_stream_0_V_full_n, "dst_mat_data_stream_0_V_full_n");
    sc_trace(mVcdFile, dst_mat_data_stream_0_V_dout, "dst_mat_data_stream_0_V_dout");
    sc_trace(mVcdFile, dst_mat_data_stream_0_V_empty_n, "dst_mat_data_stream_0_V_empty_n");
    sc_trace(mVcdFile, dst_mat_data_stream_1_V_full_n, "dst_mat_data_stream_1_V_full_n");
    sc_trace(mVcdFile, dst_mat_data_stream_1_V_dout, "dst_mat_data_stream_1_V_dout");
    sc_trace(mVcdFile, dst_mat_data_stream_1_V_empty_n, "dst_mat_data_stream_1_V_empty_n");
    sc_trace(mVcdFile, dst_mat_data_stream_2_V_full_n, "dst_mat_data_stream_2_V_full_n");
    sc_trace(mVcdFile, dst_mat_data_stream_2_V_dout, "dst_mat_data_stream_2_V_dout");
    sc_trace(mVcdFile, dst_mat_data_stream_2_V_empty_n, "dst_mat_data_stream_2_V_empty_n");
    sc_trace(mVcdFile, dst_mat_data_stream_3_V_full_n, "dst_mat_data_stream_3_V_full_n");
    sc_trace(mVcdFile, dst_mat_data_stream_3_V_dout, "dst_mat_data_stream_3_V_dout");
    sc_trace(mVcdFile, dst_mat_data_stream_3_V_empty_n, "dst_mat_data_stream_3_V_empty_n");
    sc_trace(mVcdFile, dst_mat_rows_V_channel63_full_n, "dst_mat_rows_V_channel63_full_n");
    sc_trace(mVcdFile, dst_mat_rows_V_channel63_dout, "dst_mat_rows_V_channel63_dout");
    sc_trace(mVcdFile, dst_mat_rows_V_channel63_empty_n, "dst_mat_rows_V_channel63_empty_n");
    sc_trace(mVcdFile, dst_mat_cols_V_channel64_full_n, "dst_mat_cols_V_channel64_full_n");
    sc_trace(mVcdFile, dst_mat_cols_V_channel64_dout, "dst_mat_cols_V_channel64_dout");
    sc_trace(mVcdFile, dst_mat_cols_V_channel64_empty_n, "dst_mat_cols_V_channel64_empty_n");
    sc_trace(mVcdFile, ap_sig_hs_done, "ap_sig_hs_done");
    sc_trace(mVcdFile, ap_sig_hs_ready, "ap_sig_hs_ready");
#endif

    }
    mHdltvinHandle.open("filt.hdltvin.dat");
    mHdltvoutHandle.open("filt.hdltvout.dat");
}

filt::~filt() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    mHdltvinHandle << "] " << endl;
    mHdltvoutHandle << "] " << endl;
    mHdltvinHandle.close();
    mHdltvoutHandle.close();
    delete filt_CONTROL_BUS_s_axi_U;
    delete filt_Block_codeRepl42_proc_U0;
    delete filt_AXIvideo2Mat_U0;
    delete filt_Split_240_320_6144_0_U0;
    delete filt_Merge_240_320_0_4096_U0;
    delete filt_AddS_U0;
    delete filt_Split_240_320_4096_0_U0;
    delete filt_Merge_240_320_0_6144_U0;
    delete filt_Resize_U0;
    delete filt_Mat2AXIvideo_U0;
    delete src_mat_rows_V_channel_U;
    delete src_mat_cols_V_channel_U;
    delete dst_mat_rows_V_channel_U;
    delete dst_mat_cols_V_channel_U;
    delete src_mat_data_stream_0_V_U;
    delete src_mat_data_stream_1_V_U;
    delete src_mat_data_stream_2_V_U;
    delete src_mat_data_stream_3_V_U;
    delete src_mat_rows_V_channel61_U;
    delete src_mat_cols_V_channel62_U;
    delete src_chs_0_data_stream_0_V_U;
    delete src_chs_1_data_stream_0_V_U;
    delete src_chs_2_data_stream_0_V_U;
    delete src_chs_3_data_stream_0_V_U;
    delete wrk_src_mat_data_stream_0_V_U;
    delete wrk_src_mat_data_stream_1_V_U;
    delete wrk_src_mat_data_stream_2_V_U;
    delete wrk_dst_mat_data_stream_0_V_U;
    delete wrk_dst_mat_data_stream_1_V_U;
    delete wrk_dst_mat_data_stream_2_V_U;
    delete dst_chs_0_data_stream_0_V_U;
    delete dst_chs_1_data_stream_0_V_U;
    delete dst_chs_2_data_stream_0_V_U;
    delete fin_mat_data_stream_0_V_U;
    delete fin_mat_data_stream_1_V_U;
    delete fin_mat_data_stream_2_V_U;
    delete fin_mat_data_stream_3_V_U;
    delete dst_mat_data_stream_0_V_U;
    delete dst_mat_data_stream_1_V_U;
    delete dst_mat_data_stream_2_V_U;
    delete dst_mat_data_stream_3_V_U;
    delete dst_mat_rows_V_channel63_U;
    delete dst_mat_cols_V_channel64_U;
}

void filt::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void filt::thread_ap_clk_no_reset_() {
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        filt_AddS_U0_ap_start = ap_const_logic_0;
    } else {
        filt_AddS_U0_ap_start = ap_const_logic_1;
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        filt_Mat2AXIvideo_U0_ap_start = ap_const_logic_0;
    } else {
        filt_Mat2AXIvideo_U0_ap_start = ap_const_logic_1;
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        filt_Merge_240_320_0_4096_U0_ap_start = ap_const_logic_0;
    } else {
        filt_Merge_240_320_0_4096_U0_ap_start = ap_const_logic_1;
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        filt_Merge_240_320_0_6144_U0_ap_start = ap_const_logic_0;
    } else {
        filt_Merge_240_320_0_6144_U0_ap_start = ap_const_logic_1;
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        filt_Resize_U0_ap_start = ap_const_logic_0;
    } else {
        filt_Resize_U0_ap_start = ap_const_logic_1;
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        filt_Split_240_320_4096_0_U0_ap_start = ap_const_logic_0;
    } else {
        filt_Split_240_320_4096_0_U0_ap_start = ap_const_logic_1;
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        filt_Split_240_320_6144_0_U0_ap_start = ap_const_logic_0;
    } else {
        filt_Split_240_320_6144_0_U0_ap_start = ap_const_logic_1;
    }
}

void filt::thread_ap_done() {
    ap_done = ap_sig_hs_done.read();
}

void filt::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, filt_Block_codeRepl42_proc_U0_ap_idle.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, filt_AXIvideo2Mat_U0_ap_idle.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, filt_Split_240_320_6144_0_U0_ap_idle.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, filt_Merge_240_320_0_4096_U0_ap_idle.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, filt_AddS_U0_ap_idle.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, filt_Split_240_320_4096_0_U0_ap_idle.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, filt_Merge_240_320_0_6144_U0_ap_idle.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, filt_Resize_U0_ap_idle.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, filt_Mat2AXIvideo_U0_ap_idle.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void filt::thread_ap_ready() {
    ap_ready = filt_AXIvideo2Mat_U0_ap_ready.read();
}

void filt::thread_ap_rst_n_inv() {
    ap_rst_n_inv =  (sc_logic) (~ap_rst_n.read());
}

void filt::thread_ap_sig_hs_continue() {
    ap_sig_hs_continue = ap_const_logic_1;
}

void filt::thread_ap_sig_hs_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, filt_Mat2AXIvideo_U0_ap_done.read())) {
        ap_sig_hs_done = ap_const_logic_1;
    } else {
        ap_sig_hs_done = ap_const_logic_0;
    }
}

void filt::thread_ap_sig_hs_ready() {
    ap_sig_hs_ready = filt_AXIvideo2Mat_U0_ap_ready.read();
}

void filt::thread_dst_axi_TDATA() {
    dst_axi_TDATA = filt_Mat2AXIvideo_U0_dst_axi_TDATA.read();
}

void filt::thread_dst_axi_TDEST() {
    dst_axi_TDEST = filt_Mat2AXIvideo_U0_dst_axi_TDEST.read();
}

void filt::thread_dst_axi_TID() {
    dst_axi_TID = filt_Mat2AXIvideo_U0_dst_axi_TID.read();
}

void filt::thread_dst_axi_TKEEP() {
    dst_axi_TKEEP = filt_Mat2AXIvideo_U0_dst_axi_TKEEP.read();
}

void filt::thread_dst_axi_TLAST() {
    dst_axi_TLAST = filt_Mat2AXIvideo_U0_dst_axi_TLAST.read();
}

void filt::thread_dst_axi_TSTRB() {
    dst_axi_TSTRB = filt_Mat2AXIvideo_U0_dst_axi_TSTRB.read();
}

void filt::thread_dst_axi_TUSER() {
    dst_axi_TUSER = filt_Mat2AXIvideo_U0_dst_axi_TUSER.read();
}

void filt::thread_dst_axi_TVALID() {
    dst_axi_TVALID = filt_Mat2AXIvideo_U0_dst_axi_TVALID.read();
}

void filt::thread_filt_AXIvideo2Mat_U0_ap_continue() {
    filt_AXIvideo2Mat_U0_ap_continue = ap_const_logic_1;
}

void filt::thread_filt_AXIvideo2Mat_U0_ap_start() {
    filt_AXIvideo2Mat_U0_ap_start = ap_start.read();
}

void filt::thread_filt_AddS_U0_ap_continue() {
    filt_AddS_U0_ap_continue = ap_const_logic_1;
}

void filt::thread_filt_Block_codeRepl42_proc_U0_ap_continue() {
    filt_Block_codeRepl42_proc_U0_ap_continue = ap_const_logic_1;
}

void filt::thread_filt_Block_codeRepl42_proc_U0_ap_start() {
    filt_Block_codeRepl42_proc_U0_ap_start = ap_start.read();
}

void filt::thread_filt_Mat2AXIvideo_U0_ap_continue() {
    filt_Mat2AXIvideo_U0_ap_continue = ap_const_logic_1;
}

void filt::thread_filt_Merge_240_320_0_4096_U0_ap_continue() {
    filt_Merge_240_320_0_4096_U0_ap_continue = ap_const_logic_1;
}

void filt::thread_filt_Merge_240_320_0_6144_U0_ap_continue() {
    filt_Merge_240_320_0_6144_U0_ap_continue = ap_const_logic_1;
}

void filt::thread_filt_Resize_U0_ap_continue() {
    filt_Resize_U0_ap_continue = ap_const_logic_1;
}

void filt::thread_filt_Split_240_320_4096_0_U0_ap_continue() {
    filt_Split_240_320_4096_0_U0_ap_continue = ap_const_logic_1;
}

void filt::thread_filt_Split_240_320_6144_0_U0_ap_continue() {
    filt_Split_240_320_6144_0_U0_ap_continue = ap_const_logic_1;
}

void filt::thread_src_axi_TREADY() {
    src_axi_TREADY = filt_AXIvideo2Mat_U0_src_axi_TREADY.read();
}

void filt::thread_hdltv_gen() {
    const char* dump_tv = std::getenv("AP_WRITE_TV");
    if (!(dump_tv && string(dump_tv) == "on")) return;

    wait();

    mHdltvinHandle << "[ " << endl;
    mHdltvoutHandle << "[ " << endl;
    int ap_cycleNo = 0;
    while (1) {
        wait();
        const char* mComma = ap_cycleNo == 0 ? " " : ", " ;
        mHdltvinHandle << mComma << "{"  <<  " \"s_axi_CONTROL_BUS_AWVALID\" :  \"" << s_axi_CONTROL_BUS_AWVALID.read() << "\" ";
        mHdltvoutHandle << mComma << "{"  <<  " \"s_axi_CONTROL_BUS_AWREADY\" :  \"" << s_axi_CONTROL_BUS_AWREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_CONTROL_BUS_AWADDR\" :  \"" << s_axi_CONTROL_BUS_AWADDR.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_CONTROL_BUS_WVALID\" :  \"" << s_axi_CONTROL_BUS_WVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_CONTROL_BUS_WREADY\" :  \"" << s_axi_CONTROL_BUS_WREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_CONTROL_BUS_WDATA\" :  \"" << s_axi_CONTROL_BUS_WDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_CONTROL_BUS_WSTRB\" :  \"" << s_axi_CONTROL_BUS_WSTRB.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_CONTROL_BUS_ARVALID\" :  \"" << s_axi_CONTROL_BUS_ARVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_CONTROL_BUS_ARREADY\" :  \"" << s_axi_CONTROL_BUS_ARREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_CONTROL_BUS_ARADDR\" :  \"" << s_axi_CONTROL_BUS_ARADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_CONTROL_BUS_RVALID\" :  \"" << s_axi_CONTROL_BUS_RVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_CONTROL_BUS_RREADY\" :  \"" << s_axi_CONTROL_BUS_RREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_CONTROL_BUS_RDATA\" :  \"" << s_axi_CONTROL_BUS_RDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_CONTROL_BUS_RRESP\" :  \"" << s_axi_CONTROL_BUS_RRESP.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_CONTROL_BUS_BVALID\" :  \"" << s_axi_CONTROL_BUS_BVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_CONTROL_BUS_BREADY\" :  \"" << s_axi_CONTROL_BUS_BREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_CONTROL_BUS_BRESP\" :  \"" << s_axi_CONTROL_BUS_BRESP.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"ap_rst_n\" :  \"" << ap_rst_n.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"interrupt\" :  \"" << interrupt.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"src_axi_TDATA\" :  \"" << src_axi_TDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"src_axi_TKEEP\" :  \"" << src_axi_TKEEP.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"src_axi_TSTRB\" :  \"" << src_axi_TSTRB.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"src_axi_TUSER\" :  \"" << src_axi_TUSER.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"src_axi_TLAST\" :  \"" << src_axi_TLAST.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"src_axi_TID\" :  \"" << src_axi_TID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"src_axi_TDEST\" :  \"" << src_axi_TDEST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"dst_axi_TDATA\" :  \"" << dst_axi_TDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"dst_axi_TKEEP\" :  \"" << dst_axi_TKEEP.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"dst_axi_TSTRB\" :  \"" << dst_axi_TSTRB.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"dst_axi_TUSER\" :  \"" << dst_axi_TUSER.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"dst_axi_TLAST\" :  \"" << dst_axi_TLAST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"dst_axi_TID\" :  \"" << dst_axi_TID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"dst_axi_TDEST\" :  \"" << dst_axi_TDEST.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"src_axi_TVALID\" :  \"" << src_axi_TVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"src_axi_TREADY\" :  \"" << src_axi_TREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"dst_axi_TVALID\" :  \"" << dst_axi_TVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"dst_axi_TREADY\" :  \"" << dst_axi_TREADY.read() << "\" ";
        mHdltvinHandle << "}" << std::endl;
        mHdltvoutHandle << "}" << std::endl;
        ap_cycleNo++;
    }
}

}

