// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "08/26/2024 11:36:04"

// 
// Device: Altera EP2C35F672C8 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module timer (
	clk,
	nRst,
	seg_s_dezena,
	seg_s_unidade,
	seg_m_dezena,
	seg_m_unidade,
	seg_h_dezena,
	seg_h_unidade);
input 	clk;
input 	nRst;
output 	[6:0] seg_s_dezena;
output 	[6:0] seg_s_unidade;
output 	[6:0] seg_m_dezena;
output 	[6:0] seg_m_unidade;
output 	[6:0] seg_h_dezena;
output 	[6:0] seg_h_unidade;

// Design Ports Information
// seg_s_dezena[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_s_dezena[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_s_dezena[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_s_dezena[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_s_dezena[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_s_dezena[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_s_dezena[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_s_unidade[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_s_unidade[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_s_unidade[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_s_unidade[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_s_unidade[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_s_unidade[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_s_unidade[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_m_dezena[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_m_dezena[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_m_dezena[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_m_dezena[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_m_dezena[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_m_dezena[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_m_dezena[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_m_unidade[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_m_unidade[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_m_unidade[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_m_unidade[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_m_unidade[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_m_unidade[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_m_unidade[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_h_dezena[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_h_dezena[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_h_dezena[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_h_dezena[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_h_dezena[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_h_dezena[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_h_dezena[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_h_unidade[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_h_unidade[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_h_unidade[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_h_unidade[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_h_unidade[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_h_unidade[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg_h_unidade[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// nRst	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("timer_v.sdo");
// synopsys translate_on

wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Add3~4_combout ;
wire \Add3~18_combout ;
wire \Add3~40_combout ;
wire \Add3~44_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~17_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~19_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~21_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[15]~23_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~25_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[21]~27_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[20]~29_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[21]~25_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[20]~26_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[19]~28_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~31_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[24]~37_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[18]~16_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[17]~19_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[16]~21_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[15]~22_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[23]~24_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[21]~27_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[20]~29_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[21]~25_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[20]~27_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[19]~28_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[18]~31_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[27]~33_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[24]~38_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[18]~1_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[17]~3_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[15]~7_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[15]~1_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[18]~3_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[17]~4_combout ;
wire \Equal0~3_combout ;
wire \Equal2~1_combout ;
wire \ticks~19_combout ;
wire \ticks~21_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[23]~30_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[27]~43_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[22]~31_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[28]~42_combout ;
wire \clk~combout ;
wire \nRst~combout ;
wire \clk~clkctrl_outclk ;
wire \Add2~0_combout ;
wire \nRst~clk_delay_ctrl_clkout ;
wire \nRst~clkctrl_outclk ;
wire \Add3~0_combout ;
wire \Add3~1 ;
wire \Add3~2_combout ;
wire \Add3~3 ;
wire \Add3~5 ;
wire \Add3~7 ;
wire \Add3~8_combout ;
wire \Add3~9 ;
wire \Add3~10_combout ;
wire \Add3~6_combout ;
wire \Equal0~6_combout ;
wire \Add3~11 ;
wire \Add3~12_combout ;
wire \Add3~13 ;
wire \Add3~14_combout ;
wire \Add3~15 ;
wire \Add3~16_combout ;
wire \Add3~17 ;
wire \Add3~19 ;
wire \Add3~20_combout ;
wire \Add3~21 ;
wire \Add3~22_combout ;
wire \Add3~23 ;
wire \Add3~24_combout ;
wire \ticks~15_combout ;
wire \Add3~25 ;
wire \Add3~26_combout ;
wire \ticks~14_combout ;
wire \Add3~27 ;
wire \Add3~28_combout ;
wire \ticks~13_combout ;
wire \Add3~29 ;
wire \Add3~30_combout ;
wire \ticks~12_combout ;
wire \Add3~31 ;
wire \Add3~33 ;
wire \Add3~34_combout ;
wire \ticks~11_combout ;
wire \Add3~32_combout ;
wire \Equal0~2_combout ;
wire \Add3~35 ;
wire \Add3~37 ;
wire \Add3~38_combout ;
wire \ticks~10_combout ;
wire \Add3~39 ;
wire \Add3~41 ;
wire \Add3~42_combout ;
wire \ticks~20_combout ;
wire \Add3~36_combout ;
wire \Equal0~1_combout ;
wire \Add3~43 ;
wire \Add3~45 ;
wire \Add3~46_combout ;
wire \ticks~18_combout ;
wire \Add3~47 ;
wire \Add3~48_combout ;
wire \Add3~49 ;
wire \Add3~50_combout ;
wire \ticks~17_combout ;
wire \Equal0~0_combout ;
wire \Equal0~4_combout ;
wire \ticks~16_combout ;
wire \Equal0~5_combout ;
wire \Equal0~7_combout ;
wire \Equal0~8_combout ;
wire \Add2~1 ;
wire \Add2~3 ;
wire \Add2~5 ;
wire \Add2~6_combout ;
wire \Add2~2_combout ;
wire \s~2_combout ;
wire \Add2~7 ;
wire \Add2~8_combout ;
wire \Add2~9 ;
wire \Add2~10_combout ;
wire \s~0_combout ;
wire \Equal1~0_combout ;
wire \s~1_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~18_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~20_combout ;
wire \Add2~4_combout ;
wire \s~3_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[15]~22_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~16_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[23]~24_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~31_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[21]~26_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[20]~28_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \Mux6~0_combout ;
wire \Mux5~0_combout ;
wire \Mux4~0_combout ;
wire \Mux3~0_combout ;
wire \Mux2~0_combout ;
wire \Mux1~0_combout ;
wire \Mux0~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[21]~24_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[20]~27_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[19]~29_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~30_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[26]~44_combout ;
wire \Mux13~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[24]~38_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[25]~36_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \Mux13~9_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[28]~42_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[27]~33_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ;
wire \Mux13~11_combout ;
wire \Mux13~10_combout ;
wire \Mux12~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[26]~34_combout ;
wire \Mux12~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[25]~35_combout ;
wire \Mux12~1_combout ;
wire \Mux12~3_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[31]~39_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[33]~41_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[32]~40_combout ;
wire \Mux11~0_combout ;
wire \Mux10~0_combout ;
wire \Mux9~3_combout ;
wire \Mux9~5_combout ;
wire \Mux9~2_combout ;
wire \Mux9~4_combout ;
wire \Mux8~0_combout ;
wire \Mux7~0_combout ;
wire \Add1~0_combout ;
wire \Equal1~1_combout ;
wire \m[5]~1_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \m~0_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \m~4_combout ;
wire \Equal2~0_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \m~3_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \m~2_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[18]~17_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[17]~18_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[16]~20_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[15]~23_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[23]~30_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[22]~25_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[21]~26_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[20]~28_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \Mux20~0_combout ;
wire \Mux19~0_combout ;
wire \Mux18~0_combout ;
wire \Mux17~0_combout ;
wire \Mux16~0_combout ;
wire \Mux15~0_combout ;
wire \Mux14~0_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[21]~24_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[20]~26_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[19]~29_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[18]~30_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Mux27~11_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[28]~32_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[27]~43_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[26]~44_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[25]~35_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[24]~37_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \Mux27~9_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[26]~34_combout ;
wire \Mux27~8_combout ;
wire \Mux27~10_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[25]~36_combout ;
wire \Mux26~1_combout ;
wire \Mux26~2_combout ;
wire \Mux26~0_combout ;
wire \Mux26~3_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[31]~39_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[32]~40_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[33]~41_combout ;
wire \Mux25~0_combout ;
wire \Mux24~0_combout ;
wire \Mux23~3_combout ;
wire \Mux23~5_combout ;
wire \Mux23~2_combout ;
wire \Mux23~4_combout ;
wire \Mux22~0_combout ;
wire \Mux21~0_combout ;
wire \Add0~0_combout ;
wire \h[4]~1_combout ;
wire \Add0~1 ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \h~2_combout ;
wire \Add0~2_combout ;
wire \Equal3~0_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \h~0_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[18]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[17]~2_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[15]~6_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Mux34~0_combout ;
wire \Mux32~0_combout ;
wire \Mux29~0_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[18]~2_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[17]~5_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[16]~6_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[15]~0_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[21]~8_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[16]~7_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[22]~9_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[23]~10_combout ;
wire \Mux41~0_combout ;
wire \Mux40~0_combout ;
wire \Mux39~0_combout ;
wire \Mux38~0_combout ;
wire \Mux37~0_combout ;
wire \Mux36~0_combout ;
wire \Mux35~0_combout ;
wire [4:0] h;
wire [5:0] s;
wire [5:0] m;
wire [25:0] ticks;


// Location: LCCOMB_X45_Y7_N18
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (s[4] & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!s[4] & (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!s[4] & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(vcc),
	.datab(s[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N20
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (s[5] & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!s[5] & (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((s[5] & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(s[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N4
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Div0|auto_generated|divider|divider|StageOut[15]~23_combout ) # (\Div0|auto_generated|divider|divider|StageOut[15]~22_combout )))
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Div0|auto_generated|divider|divider|StageOut[15]~23_combout ) # (\Div0|auto_generated|divider|divider|StageOut[15]~22_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[15]~23_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[15]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N6
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Div0|auto_generated|divider|divider|StageOut[16]~21_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[16]~20_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Div0|auto_generated|divider|divider|StageOut[16]~21_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[16]~20_combout )))
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[16]~21_combout  & (!\Div0|auto_generated|divider|divider|StageOut[16]~20_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[16]~21_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[16]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = s[3] $ (VCC)
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(s[3])

	.dataa(vcc),
	.datab(s[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  & (((\Mod0|auto_generated|divider|divider|StageOut[21]~25_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[21]~24_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  & (!\Mod0|auto_generated|divider|divider|StageOut[21]~25_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[21]~24_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[21]~25_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[21]~24_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[21]~25_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[21]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[26]~34_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[26]~44_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[26]~34_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[26]~44_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[26]~34_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[26]~44_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[26]~34_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[26]~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N24
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = m[3] $ (VCC)
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(m[3])

	.dataa(vcc),
	.datab(m[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N8
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Div1|auto_generated|divider|divider|StageOut[15]~22_combout ) # (\Div1|auto_generated|divider|divider|StageOut[15]~23_combout )))
// \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Div1|auto_generated|divider|divider|StageOut[15]~22_combout ) # (\Div1|auto_generated|divider|divider|StageOut[15]~23_combout ))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[15]~22_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[15]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N10
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Div1|auto_generated|divider|divider|StageOut[16]~21_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[16]~20_combout )))) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Div1|auto_generated|divider|divider|StageOut[16]~21_combout  & 
// (!\Div1|auto_generated|divider|divider|StageOut[16]~20_combout )))
// \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[16]~21_combout  & (!\Div1|auto_generated|divider|divider|StageOut[16]~20_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[16]~21_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[16]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N12
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Div1|auto_generated|divider|divider|StageOut[17]~19_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[17]~18_combout )))) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Div1|auto_generated|divider|divider|StageOut[17]~19_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[17]~18_combout )))))
// \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Div1|auto_generated|divider|divider|StageOut[17]~19_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[17]~18_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[17]~19_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y18_N6
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (m[5] & (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!m[5] & (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((m[5] & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(m[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y18_N18
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Mod1|auto_generated|divider|divider|StageOut[20]~27_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[20]~26_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Mod1|auto_generated|divider|divider|StageOut[20]~27_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[20]~26_combout )))))
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Mod1|auto_generated|divider|divider|StageOut[20]~27_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[20]~26_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[20]~27_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[20]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N18
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (h[3] & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!h[3] & (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!h[3] & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(vcc),
	.datab(h[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N20
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (h[4] & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!h[4] & (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((h[4] & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(vcc),
	.datab(h[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N6
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (h[4] & (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!h[4] & (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((h[4] & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(vcc),
	.datab(h[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N10
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Mod2|auto_generated|divider|divider|StageOut[15]~1_combout ) # (\Mod2|auto_generated|divider|divider|StageOut[15]~0_combout )))
// \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Mod2|auto_generated|divider|divider|StageOut[15]~1_combout ) # (\Mod2|auto_generated|divider|divider|StageOut[15]~0_combout ))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[15]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N12
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Mod2|auto_generated|divider|divider|StageOut[16]~7_combout ) # 
// (\Mod2|auto_generated|divider|divider|StageOut[16]~6_combout )))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Mod2|auto_generated|divider|divider|StageOut[16]~7_combout  & 
// (!\Mod2|auto_generated|divider|divider|StageOut[16]~6_combout )))
// \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[16]~7_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[16]~6_combout  & 
// !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N10
cycloneii_lcell_comb \Add3~4 (
// Equation(s):
// \Add3~4_combout  = (ticks[2] & (\Add3~3  $ (GND))) # (!ticks[2] & (!\Add3~3  & VCC))
// \Add3~5  = CARRY((ticks[2] & !\Add3~3 ))

	.dataa(ticks[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~3 ),
	.combout(\Add3~4_combout ),
	.cout(\Add3~5 ));
// synopsys translate_off
defparam \Add3~4 .lut_mask = 16'hA50A;
defparam \Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N24
cycloneii_lcell_comb \Add3~18 (
// Equation(s):
// \Add3~18_combout  = (ticks[9] & (!\Add3~17 )) # (!ticks[9] & ((\Add3~17 ) # (GND)))
// \Add3~19  = CARRY((!\Add3~17 ) # (!ticks[9]))

	.dataa(ticks[9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~17 ),
	.combout(\Add3~18_combout ),
	.cout(\Add3~19 ));
// synopsys translate_off
defparam \Add3~18 .lut_mask = 16'h5A5F;
defparam \Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N14
cycloneii_lcell_comb \Add3~40 (
// Equation(s):
// \Add3~40_combout  = (ticks[20] & (\Add3~39  $ (GND))) # (!ticks[20] & (!\Add3~39  & VCC))
// \Add3~41  = CARRY((ticks[20] & !\Add3~39 ))

	.dataa(ticks[20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~39 ),
	.combout(\Add3~40_combout ),
	.cout(\Add3~41 ));
// synopsys translate_off
defparam \Add3~40 .lut_mask = 16'hA50A;
defparam \Add3~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N18
cycloneii_lcell_comb \Add3~44 (
// Equation(s):
// \Add3~44_combout  = (ticks[22] & (\Add3~43  $ (GND))) # (!ticks[22] & (!\Add3~43  & VCC))
// \Add3~45  = CARRY((ticks[22] & !\Add3~43 ))

	.dataa(ticks[22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~43 ),
	.combout(\Add3~44_combout ),
	.cout(\Add3~45 ));
// synopsys translate_off
defparam \Add3~44 .lut_mask = 16'hA50A;
defparam \Add3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N10
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~17_combout  = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~17 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N2
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[17]~19 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~19_combout  = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~19 .lut_mask = 16'h00CC;
defparam \Div0|auto_generated|divider|divider|StageOut[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N6
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~21_combout  = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~21 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N14
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[15]~23 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[15]~23_combout  = (s[2] & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(s[2]),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[15]~23 .lut_mask = 16'h00CC;
defparam \Div0|auto_generated|divider|divider|StageOut[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N16
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[22]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~25_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~25 .lut_mask = 16'h00AA;
defparam \Div0|auto_generated|divider|divider|StageOut[22]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N2
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[21]~27 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[21]~27_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[21]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[21]~27 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[21]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N26
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[20]~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[20]~29_combout  = (s[1] & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(s[1]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[20]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[20]~29 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[20]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[21]~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[21]~25_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[21]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~25 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[20]~26 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[20]~26_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & s[4])

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(s[4]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[20]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~26 .lut_mask = 16'hAA00;
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[19]~28 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[19]~28_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & s[3])

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(s[3]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[19]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[19]~28 .lut_mask = 16'hAA00;
defparam \Mod0|auto_generated|divider|divider|StageOut[19]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[18]~31 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~31_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & s[2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(s[2]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~31 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[28]~32 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[28]~32_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout  & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~32 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[24]~37 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[24]~37_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & s[1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(s[1]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[24]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[24]~37 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[24]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N20
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[18]~16 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[18]~16_combout  = (m[5] & \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(m[5]),
	.datad(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[18]~16 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N6
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[17]~19 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[17]~19_combout  = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(vcc),
	.datad(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[17]~19 .lut_mask = 16'h00CC;
defparam \Div1|auto_generated|divider|divider|StageOut[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y17_N0
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[16]~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[16]~21_combout  = (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(vcc),
	.datad(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[16]~21 .lut_mask = 16'h3300;
defparam \Div1|auto_generated|divider|divider|StageOut[16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y17_N14
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[15]~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[15]~22_combout  = (m[2] & \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(m[2]),
	.datad(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[15]~22 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N12
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[23]~24 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[23]~24_combout  = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[23]~24 .lut_mask = 16'h00AA;
defparam \Div1|auto_generated|divider|divider|StageOut[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N6
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[21]~27 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[21]~27_combout  = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[21]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[21]~27 .lut_mask = 16'h00AA;
defparam \Div1|auto_generated|divider|divider|StageOut[21]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N10
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[20]~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[20]~29_combout  = (m[1] & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(m[1]),
	.datad(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[20]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[20]~29 .lut_mask = 16'h00F0;
defparam \Div1|auto_generated|divider|divider|StageOut[20]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y18_N10
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[21]~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[21]~25_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[21]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~25 .lut_mask = 16'h0F00;
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N12
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[20]~27 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[20]~27_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[20]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~27 .lut_mask = 16'h0F00;
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y18_N12
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[19]~28 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[19]~28_combout  = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & m[3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(m[3]),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[19]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[19]~28 .lut_mask = 16'hF000;
defparam \Mod1|auto_generated|divider|divider|StageOut[19]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N30
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[18]~31 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[18]~31_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & m[2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(m[2]),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[18]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~31 .lut_mask = 16'h0F00;
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N6
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[27]~33 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[27]~33_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[27]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~33 .lut_mask = 16'h00CC;
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N8
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[24]~38 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[24]~38_combout  = (m[1] & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(m[1]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[24]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[24]~38 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[24]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N2
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[18]~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[18]~1_combout  = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[18]~1 .lut_mask = 16'h00F0;
defparam \Div2|auto_generated|divider|divider|StageOut[18]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N6
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[17]~3 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[17]~3_combout  = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(vcc),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[17]~3 .lut_mask = 16'h00CC;
defparam \Div2|auto_generated|divider|divider|StageOut[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N4
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[16]~4_combout  = (h[2] & \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(h[2]),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = 16'hF000;
defparam \Div2|auto_generated|divider|divider|StageOut[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N26
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[15]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[15]~7_combout  = (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & h[1])

	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(vcc),
	.datad(h[1]),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[15]~7 .lut_mask = 16'h3300;
defparam \Div2|auto_generated|divider|divider|StageOut[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N6
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[15]~1 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[15]~1_combout  = (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & h[1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(h[1]),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[15]~1 .lut_mask = 16'h0F00;
defparam \Mod2|auto_generated|divider|divider|StageOut[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N24
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[18]~3 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[18]~3_combout  = (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[18]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~3 .lut_mask = 16'h0F00;
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N26
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[17]~4 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[17]~4_combout  = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & h[3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(h[3]),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~4 .lut_mask = 16'hF000;
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N13
cycloneii_lcell_ff \ticks[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ticks~19_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[22]));

// Location: LCFF_X44_Y19_N7
cycloneii_lcell_ff \ticks[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ticks~21_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[20]));

// Location: LCCOMB_X44_Y19_N10
cycloneii_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (ticks[12] & (!ticks[11] & (!ticks[10] & ticks[13])))

	.dataa(ticks[12]),
	.datab(ticks[11]),
	.datac(ticks[10]),
	.datad(ticks[13]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0200;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N25
cycloneii_lcell_ff \ticks[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add3~18_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[9]));

// Location: LCFF_X45_Y19_N11
cycloneii_lcell_ff \ticks[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add3~4_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[2]));

// Location: LCCOMB_X46_Y19_N2
cycloneii_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (m[0] & (m[1] & \Equal2~0_combout ))

	.dataa(vcc),
	.datab(m[0]),
	.datac(m[1]),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'hC000;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N12
cycloneii_lcell_comb \ticks~19 (
// Equation(s):
// \ticks~19_combout  = (\Add3~44_combout  & ((!\Equal0~7_combout ) # (!\Equal0~4_combout )))

	.dataa(\Equal0~4_combout ),
	.datab(vcc),
	.datac(\Add3~44_combout ),
	.datad(\Equal0~7_combout ),
	.cin(gnd),
	.combout(\ticks~19_combout ),
	.cout());
// synopsys translate_off
defparam \ticks~19 .lut_mask = 16'h50F0;
defparam \ticks~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N6
cycloneii_lcell_comb \ticks~21 (
// Equation(s):
// \ticks~21_combout  = (\Add3~40_combout  & ((!\Equal0~7_combout ) # (!\Equal0~4_combout )))

	.dataa(\Equal0~4_combout ),
	.datab(vcc),
	.datac(\Equal0~7_combout ),
	.datad(\Add3~40_combout ),
	.cin(gnd),
	.combout(\ticks~21_combout ),
	.cout());
// synopsys translate_off
defparam \ticks~21 .lut_mask = 16'h5F00;
defparam \ticks~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N4
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[23]~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[23]~30_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((s[4]))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(s[4]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[23]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[23]~30 .lut_mask = 16'hA088;
defparam \Div0|auto_generated|divider|divider|StageOut[23]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[27]~43 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[27]~43_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((s[4]))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(s[4]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[27]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~43 .lut_mask = 16'hE040;
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N2
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[22]~31 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[22]~31_combout  = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (m[3])) # 
// (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(m[3]),
	.datac(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[22]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[22]~31 .lut_mask = 16'h88A0;
defparam \Div1|auto_generated|divider|divider|StageOut[22]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y18_N30
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[28]~42 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[28]~42_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (m[5])) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout )))))

	.dataa(m[5]),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[28]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[28]~42 .lut_mask = 16'h8C80;
defparam \Mod1|auto_generated|divider|divider|StageOut[28]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \nRst~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\nRst~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nRst));
// synopsys translate_off
defparam \nRst~I .input_async_reset = "none";
defparam \nRst~I .input_power_up = "low";
defparam \nRst~I .input_register_mode = "none";
defparam \nRst~I .input_sync_reset = "none";
defparam \nRst~I .oe_async_reset = "none";
defparam \nRst~I .oe_power_up = "low";
defparam \nRst~I .oe_register_mode = "none";
defparam \nRst~I .oe_sync_reset = "none";
defparam \nRst~I .operation_mode = "input";
defparam \nRst~I .output_async_reset = "none";
defparam \nRst~I .output_power_up = "low";
defparam \nRst~I .output_register_mode = "none";
defparam \nRst~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N10
cycloneii_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = s[0] $ (VCC)
// \Add2~1  = CARRY(s[0])

	.dataa(s[0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h55AA;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKDELAYCTRL_G4
cycloneii_clk_delay_ctrl \nRst~clk_delay_ctrl (
	.clk(\nRst~combout ),
	.pllcalibrateclkdelayedin(gnd),
	.disablecalibration(vcc),
	.delayctrlin(6'b000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.clkout(\nRst~clk_delay_ctrl_clkout ));
// synopsys translate_off
defparam \nRst~clk_delay_ctrl .delay_chain_mode = "none";
defparam \nRst~clk_delay_ctrl .use_new_style_dq_detection = "false";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \nRst~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\nRst~clk_delay_ctrl_clkout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\nRst~clkctrl_outclk ));
// synopsys translate_off
defparam \nRst~clkctrl .clock_type = "global clock";
defparam \nRst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N6
cycloneii_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = ticks[0] $ (VCC)
// \Add3~1  = CARRY(ticks[0])

	.dataa(ticks[0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout(\Add3~1 ));
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h55AA;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N7
cycloneii_lcell_ff \ticks[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add3~0_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[0]));

// Location: LCCOMB_X45_Y19_N8
cycloneii_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = (ticks[1] & (!\Add3~1 )) # (!ticks[1] & ((\Add3~1 ) # (GND)))
// \Add3~3  = CARRY((!\Add3~1 ) # (!ticks[1]))

	.dataa(vcc),
	.datab(ticks[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~1 ),
	.combout(\Add3~2_combout ),
	.cout(\Add3~3 ));
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'h3C3F;
defparam \Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y19_N9
cycloneii_lcell_ff \ticks[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add3~2_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[1]));

// Location: LCCOMB_X45_Y19_N12
cycloneii_lcell_comb \Add3~6 (
// Equation(s):
// \Add3~6_combout  = (ticks[3] & (!\Add3~5 )) # (!ticks[3] & ((\Add3~5 ) # (GND)))
// \Add3~7  = CARRY((!\Add3~5 ) # (!ticks[3]))

	.dataa(ticks[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~5 ),
	.combout(\Add3~6_combout ),
	.cout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~6 .lut_mask = 16'h5A5F;
defparam \Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N14
cycloneii_lcell_comb \Add3~8 (
// Equation(s):
// \Add3~8_combout  = (ticks[4] & (\Add3~7  $ (GND))) # (!ticks[4] & (!\Add3~7  & VCC))
// \Add3~9  = CARRY((ticks[4] & !\Add3~7 ))

	.dataa(vcc),
	.datab(ticks[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~7 ),
	.combout(\Add3~8_combout ),
	.cout(\Add3~9 ));
// synopsys translate_off
defparam \Add3~8 .lut_mask = 16'hC30C;
defparam \Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y19_N15
cycloneii_lcell_ff \ticks[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add3~8_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[4]));

// Location: LCCOMB_X45_Y19_N16
cycloneii_lcell_comb \Add3~10 (
// Equation(s):
// \Add3~10_combout  = (ticks[5] & (!\Add3~9 )) # (!ticks[5] & ((\Add3~9 ) # (GND)))
// \Add3~11  = CARRY((!\Add3~9 ) # (!ticks[5]))

	.dataa(ticks[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~9 ),
	.combout(\Add3~10_combout ),
	.cout(\Add3~11 ));
// synopsys translate_off
defparam \Add3~10 .lut_mask = 16'h5A5F;
defparam \Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y19_N17
cycloneii_lcell_ff \ticks[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add3~10_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[5]));

// Location: LCFF_X45_Y19_N13
cycloneii_lcell_ff \ticks[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add3~6_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[3]));

// Location: LCCOMB_X45_Y19_N4
cycloneii_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (ticks[2] & (ticks[4] & (ticks[5] & ticks[3])))

	.dataa(ticks[2]),
	.datab(ticks[4]),
	.datac(ticks[5]),
	.datad(ticks[3]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h8000;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N18
cycloneii_lcell_comb \Add3~12 (
// Equation(s):
// \Add3~12_combout  = (ticks[6] & (\Add3~11  $ (GND))) # (!ticks[6] & (!\Add3~11  & VCC))
// \Add3~13  = CARRY((ticks[6] & !\Add3~11 ))

	.dataa(vcc),
	.datab(ticks[6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~11 ),
	.combout(\Add3~12_combout ),
	.cout(\Add3~13 ));
// synopsys translate_off
defparam \Add3~12 .lut_mask = 16'hC30C;
defparam \Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y19_N19
cycloneii_lcell_ff \ticks[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add3~12_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[6]));

// Location: LCCOMB_X45_Y19_N20
cycloneii_lcell_comb \Add3~14 (
// Equation(s):
// \Add3~14_combout  = (ticks[7] & (!\Add3~13 )) # (!ticks[7] & ((\Add3~13 ) # (GND)))
// \Add3~15  = CARRY((!\Add3~13 ) # (!ticks[7]))

	.dataa(vcc),
	.datab(ticks[7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~13 ),
	.combout(\Add3~14_combout ),
	.cout(\Add3~15 ));
// synopsys translate_off
defparam \Add3~14 .lut_mask = 16'h3C3F;
defparam \Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N22
cycloneii_lcell_comb \Add3~16 (
// Equation(s):
// \Add3~16_combout  = (ticks[8] & (\Add3~15  $ (GND))) # (!ticks[8] & (!\Add3~15  & VCC))
// \Add3~17  = CARRY((ticks[8] & !\Add3~15 ))

	.dataa(vcc),
	.datab(ticks[8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~15 ),
	.combout(\Add3~16_combout ),
	.cout(\Add3~17 ));
// synopsys translate_off
defparam \Add3~16 .lut_mask = 16'hC30C;
defparam \Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y19_N23
cycloneii_lcell_ff \ticks[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add3~16_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[8]));

// Location: LCCOMB_X45_Y19_N26
cycloneii_lcell_comb \Add3~20 (
// Equation(s):
// \Add3~20_combout  = (ticks[10] & (\Add3~19  $ (GND))) # (!ticks[10] & (!\Add3~19  & VCC))
// \Add3~21  = CARRY((ticks[10] & !\Add3~19 ))

	.dataa(vcc),
	.datab(ticks[10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~19 ),
	.combout(\Add3~20_combout ),
	.cout(\Add3~21 ));
// synopsys translate_off
defparam \Add3~20 .lut_mask = 16'hC30C;
defparam \Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y19_N27
cycloneii_lcell_ff \ticks[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add3~20_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[10]));

// Location: LCCOMB_X45_Y19_N28
cycloneii_lcell_comb \Add3~22 (
// Equation(s):
// \Add3~22_combout  = (ticks[11] & (!\Add3~21 )) # (!ticks[11] & ((\Add3~21 ) # (GND)))
// \Add3~23  = CARRY((!\Add3~21 ) # (!ticks[11]))

	.dataa(vcc),
	.datab(ticks[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~21 ),
	.combout(\Add3~22_combout ),
	.cout(\Add3~23 ));
// synopsys translate_off
defparam \Add3~22 .lut_mask = 16'h3C3F;
defparam \Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y19_N29
cycloneii_lcell_ff \ticks[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add3~22_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[11]));

// Location: LCCOMB_X45_Y19_N30
cycloneii_lcell_comb \Add3~24 (
// Equation(s):
// \Add3~24_combout  = (ticks[12] & (\Add3~23  $ (GND))) # (!ticks[12] & (!\Add3~23  & VCC))
// \Add3~25  = CARRY((ticks[12] & !\Add3~23 ))

	.dataa(vcc),
	.datab(ticks[12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~23 ),
	.combout(\Add3~24_combout ),
	.cout(\Add3~25 ));
// synopsys translate_off
defparam \Add3~24 .lut_mask = 16'hC30C;
defparam \Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N24
cycloneii_lcell_comb \ticks~15 (
// Equation(s):
// \ticks~15_combout  = (\Add3~24_combout  & ((!\Equal0~7_combout ) # (!\Equal0~4_combout )))

	.dataa(vcc),
	.datab(\Add3~24_combout ),
	.datac(\Equal0~4_combout ),
	.datad(\Equal0~7_combout ),
	.cin(gnd),
	.combout(\ticks~15_combout ),
	.cout());
// synopsys translate_off
defparam \ticks~15 .lut_mask = 16'h0CCC;
defparam \ticks~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N25
cycloneii_lcell_ff \ticks[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ticks~15_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[12]));

// Location: LCCOMB_X45_Y18_N0
cycloneii_lcell_comb \Add3~26 (
// Equation(s):
// \Add3~26_combout  = (ticks[13] & (!\Add3~25 )) # (!ticks[13] & ((\Add3~25 ) # (GND)))
// \Add3~27  = CARRY((!\Add3~25 ) # (!ticks[13]))

	.dataa(vcc),
	.datab(ticks[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~25 ),
	.combout(\Add3~26_combout ),
	.cout(\Add3~27 ));
// synopsys translate_off
defparam \Add3~26 .lut_mask = 16'h3C3F;
defparam \Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N26
cycloneii_lcell_comb \ticks~14 (
// Equation(s):
// \ticks~14_combout  = (\Add3~26_combout  & ((!\Equal0~4_combout ) # (!\Equal0~7_combout )))

	.dataa(vcc),
	.datab(\Add3~26_combout ),
	.datac(\Equal0~7_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\ticks~14_combout ),
	.cout());
// synopsys translate_off
defparam \ticks~14 .lut_mask = 16'h0CCC;
defparam \ticks~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N27
cycloneii_lcell_ff \ticks[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ticks~14_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[13]));

// Location: LCCOMB_X45_Y18_N2
cycloneii_lcell_comb \Add3~28 (
// Equation(s):
// \Add3~28_combout  = (ticks[14] & (\Add3~27  $ (GND))) # (!ticks[14] & (!\Add3~27  & VCC))
// \Add3~29  = CARRY((ticks[14] & !\Add3~27 ))

	.dataa(vcc),
	.datab(ticks[14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~27 ),
	.combout(\Add3~28_combout ),
	.cout(\Add3~29 ));
// synopsys translate_off
defparam \Add3~28 .lut_mask = 16'hC30C;
defparam \Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N16
cycloneii_lcell_comb \ticks~13 (
// Equation(s):
// \ticks~13_combout  = (\Add3~28_combout  & ((!\Equal0~4_combout ) # (!\Equal0~7_combout )))

	.dataa(\Equal0~7_combout ),
	.datab(vcc),
	.datac(\Equal0~4_combout ),
	.datad(\Add3~28_combout ),
	.cin(gnd),
	.combout(\ticks~13_combout ),
	.cout());
// synopsys translate_off
defparam \ticks~13 .lut_mask = 16'h5F00;
defparam \ticks~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N17
cycloneii_lcell_ff \ticks[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ticks~13_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[14]));

// Location: LCCOMB_X45_Y18_N4
cycloneii_lcell_comb \Add3~30 (
// Equation(s):
// \Add3~30_combout  = (ticks[15] & (!\Add3~29 )) # (!ticks[15] & ((\Add3~29 ) # (GND)))
// \Add3~31  = CARRY((!\Add3~29 ) # (!ticks[15]))

	.dataa(vcc),
	.datab(ticks[15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~29 ),
	.combout(\Add3~30_combout ),
	.cout(\Add3~31 ));
// synopsys translate_off
defparam \Add3~30 .lut_mask = 16'h3C3F;
defparam \Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N22
cycloneii_lcell_comb \ticks~12 (
// Equation(s):
// \ticks~12_combout  = (\Add3~30_combout  & ((!\Equal0~4_combout ) # (!\Equal0~7_combout )))

	.dataa(\Equal0~7_combout ),
	.datab(vcc),
	.datac(\Equal0~4_combout ),
	.datad(\Add3~30_combout ),
	.cin(gnd),
	.combout(\ticks~12_combout ),
	.cout());
// synopsys translate_off
defparam \ticks~12 .lut_mask = 16'h5F00;
defparam \ticks~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N23
cycloneii_lcell_ff \ticks[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ticks~12_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[15]));

// Location: LCCOMB_X45_Y18_N6
cycloneii_lcell_comb \Add3~32 (
// Equation(s):
// \Add3~32_combout  = (ticks[16] & (\Add3~31  $ (GND))) # (!ticks[16] & (!\Add3~31  & VCC))
// \Add3~33  = CARRY((ticks[16] & !\Add3~31 ))

	.dataa(ticks[16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~31 ),
	.combout(\Add3~32_combout ),
	.cout(\Add3~33 ));
// synopsys translate_off
defparam \Add3~32 .lut_mask = 16'hA50A;
defparam \Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N8
cycloneii_lcell_comb \Add3~34 (
// Equation(s):
// \Add3~34_combout  = (ticks[17] & (!\Add3~33 )) # (!ticks[17] & ((\Add3~33 ) # (GND)))
// \Add3~35  = CARRY((!\Add3~33 ) # (!ticks[17]))

	.dataa(ticks[17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~33 ),
	.combout(\Add3~34_combout ),
	.cout(\Add3~35 ));
// synopsys translate_off
defparam \Add3~34 .lut_mask = 16'h5A5F;
defparam \Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N8
cycloneii_lcell_comb \ticks~11 (
// Equation(s):
// \ticks~11_combout  = (\Add3~34_combout  & ((!\Equal0~4_combout ) # (!\Equal0~7_combout )))

	.dataa(\Equal0~7_combout ),
	.datab(vcc),
	.datac(\Equal0~4_combout ),
	.datad(\Add3~34_combout ),
	.cin(gnd),
	.combout(\ticks~11_combout ),
	.cout());
// synopsys translate_off
defparam \ticks~11 .lut_mask = 16'h5F00;
defparam \ticks~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N9
cycloneii_lcell_ff \ticks[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ticks~11_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[17]));

// Location: LCFF_X45_Y18_N7
cycloneii_lcell_ff \ticks[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add3~32_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[16]));

// Location: LCCOMB_X44_Y19_N30
cycloneii_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (ticks[14] & (ticks[15] & (ticks[17] & !ticks[16])))

	.dataa(ticks[14]),
	.datab(ticks[15]),
	.datac(ticks[17]),
	.datad(ticks[16]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0080;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N10
cycloneii_lcell_comb \Add3~36 (
// Equation(s):
// \Add3~36_combout  = (ticks[18] & (\Add3~35  $ (GND))) # (!ticks[18] & (!\Add3~35  & VCC))
// \Add3~37  = CARRY((ticks[18] & !\Add3~35 ))

	.dataa(ticks[18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~35 ),
	.combout(\Add3~36_combout ),
	.cout(\Add3~37 ));
// synopsys translate_off
defparam \Add3~36 .lut_mask = 16'hA50A;
defparam \Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N12
cycloneii_lcell_comb \Add3~38 (
// Equation(s):
// \Add3~38_combout  = (ticks[19] & (!\Add3~37 )) # (!ticks[19] & ((\Add3~37 ) # (GND)))
// \Add3~39  = CARRY((!\Add3~37 ) # (!ticks[19]))

	.dataa(vcc),
	.datab(ticks[19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~37 ),
	.combout(\Add3~38_combout ),
	.cout(\Add3~39 ));
// synopsys translate_off
defparam \Add3~38 .lut_mask = 16'h3C3F;
defparam \Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N0
cycloneii_lcell_comb \ticks~10 (
// Equation(s):
// \ticks~10_combout  = (\Add3~38_combout  & ((!\Equal0~7_combout ) # (!\Equal0~4_combout )))

	.dataa(\Equal0~4_combout ),
	.datab(vcc),
	.datac(\Add3~38_combout ),
	.datad(\Equal0~7_combout ),
	.cin(gnd),
	.combout(\ticks~10_combout ),
	.cout());
// synopsys translate_off
defparam \ticks~10 .lut_mask = 16'h50F0;
defparam \ticks~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N1
cycloneii_lcell_ff \ticks[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ticks~10_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[19]));

// Location: LCCOMB_X45_Y18_N16
cycloneii_lcell_comb \Add3~42 (
// Equation(s):
// \Add3~42_combout  = (ticks[21] & (!\Add3~41 )) # (!ticks[21] & ((\Add3~41 ) # (GND)))
// \Add3~43  = CARRY((!\Add3~41 ) # (!ticks[21]))

	.dataa(ticks[21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~41 ),
	.combout(\Add3~42_combout ),
	.cout(\Add3~43 ));
// synopsys translate_off
defparam \Add3~42 .lut_mask = 16'h5A5F;
defparam \Add3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N28
cycloneii_lcell_comb \ticks~20 (
// Equation(s):
// \ticks~20_combout  = (\Add3~42_combout  & ((!\Equal0~7_combout ) # (!\Equal0~4_combout )))

	.dataa(\Equal0~4_combout ),
	.datab(vcc),
	.datac(\Add3~42_combout ),
	.datad(\Equal0~7_combout ),
	.cin(gnd),
	.combout(\ticks~20_combout ),
	.cout());
// synopsys translate_off
defparam \ticks~20 .lut_mask = 16'h50F0;
defparam \ticks~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N29
cycloneii_lcell_ff \ticks[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ticks~20_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[21]));

// Location: LCFF_X45_Y18_N11
cycloneii_lcell_ff \ticks[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add3~36_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[18]));

// Location: LCCOMB_X44_Y19_N14
cycloneii_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (ticks[20] & (ticks[21] & (ticks[19] & !ticks[18])))

	.dataa(ticks[20]),
	.datab(ticks[21]),
	.datac(ticks[19]),
	.datad(ticks[18]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0080;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N20
cycloneii_lcell_comb \Add3~46 (
// Equation(s):
// \Add3~46_combout  = (ticks[23] & (!\Add3~45 )) # (!ticks[23] & ((\Add3~45 ) # (GND)))
// \Add3~47  = CARRY((!\Add3~45 ) # (!ticks[23]))

	.dataa(vcc),
	.datab(ticks[23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~45 ),
	.combout(\Add3~46_combout ),
	.cout(\Add3~47 ));
// synopsys translate_off
defparam \Add3~46 .lut_mask = 16'h3C3F;
defparam \Add3~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N28
cycloneii_lcell_comb \ticks~18 (
// Equation(s):
// \ticks~18_combout  = (\Add3~46_combout  & ((!\Equal0~4_combout ) # (!\Equal0~7_combout )))

	.dataa(vcc),
	.datab(\Equal0~7_combout ),
	.datac(\Add3~46_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\ticks~18_combout ),
	.cout());
// synopsys translate_off
defparam \ticks~18 .lut_mask = 16'h30F0;
defparam \ticks~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N29
cycloneii_lcell_ff \ticks[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ticks~18_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[23]));

// Location: LCCOMB_X45_Y18_N22
cycloneii_lcell_comb \Add3~48 (
// Equation(s):
// \Add3~48_combout  = (ticks[24] & (\Add3~47  $ (GND))) # (!ticks[24] & (!\Add3~47  & VCC))
// \Add3~49  = CARRY((ticks[24] & !\Add3~47 ))

	.dataa(vcc),
	.datab(ticks[24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~47 ),
	.combout(\Add3~48_combout ),
	.cout(\Add3~49 ));
// synopsys translate_off
defparam \Add3~48 .lut_mask = 16'hC30C;
defparam \Add3~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y18_N23
cycloneii_lcell_ff \ticks[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add3~48_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[24]));

// Location: LCCOMB_X45_Y18_N24
cycloneii_lcell_comb \Add3~50 (
// Equation(s):
// \Add3~50_combout  = \Add3~49  $ (ticks[25])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(ticks[25]),
	.cin(\Add3~49 ),
	.combout(\Add3~50_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~50 .lut_mask = 16'h0FF0;
defparam \Add3~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N30
cycloneii_lcell_comb \ticks~17 (
// Equation(s):
// \ticks~17_combout  = (\Add3~50_combout  & ((!\Equal0~4_combout ) # (!\Equal0~7_combout )))

	.dataa(vcc),
	.datab(\Equal0~7_combout ),
	.datac(\Add3~50_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\ticks~17_combout ),
	.cout());
// synopsys translate_off
defparam \ticks~17 .lut_mask = 16'h30F0;
defparam \ticks~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y18_N31
cycloneii_lcell_ff \ticks[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ticks~17_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[25]));

// Location: LCCOMB_X44_Y19_N26
cycloneii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (ticks[22] & (!ticks[24] & (ticks[25] & ticks[23])))

	.dataa(ticks[22]),
	.datab(ticks[24]),
	.datac(ticks[25]),
	.datad(ticks[23]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h2000;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N20
cycloneii_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~3_combout  & (\Equal0~2_combout  & (\Equal0~1_combout  & \Equal0~0_combout )))

	.dataa(\Equal0~3_combout ),
	.datab(\Equal0~2_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N0
cycloneii_lcell_comb \ticks~16 (
// Equation(s):
// \ticks~16_combout  = (\Add3~14_combout  & ((!\Equal0~4_combout ) # (!\Equal0~7_combout )))

	.dataa(vcc),
	.datab(\Equal0~7_combout ),
	.datac(\Add3~14_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\ticks~16_combout ),
	.cout());
// synopsys translate_off
defparam \ticks~16 .lut_mask = 16'h30F0;
defparam \ticks~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y19_N1
cycloneii_lcell_ff \ticks[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ticks~16_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ticks[7]));

// Location: LCCOMB_X45_Y19_N2
cycloneii_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!ticks[9] & (!ticks[7] & (ticks[6] & !ticks[8])))

	.dataa(ticks[9]),
	.datab(ticks[7]),
	.datac(ticks[6]),
	.datad(ticks[8]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0010;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N12
cycloneii_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (ticks[1] & (ticks[0] & (\Equal0~6_combout  & \Equal0~5_combout )))

	.dataa(ticks[1]),
	.datab(ticks[0]),
	.datac(\Equal0~6_combout ),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h8000;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N2
cycloneii_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (\Equal0~7_combout  & \Equal0~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal0~7_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'hF000;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y19_N11
cycloneii_lcell_ff \s[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add2~0_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(s[0]));

// Location: LCCOMB_X43_Y19_N12
cycloneii_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (s[1] & (!\Add2~1 )) # (!s[1] & ((\Add2~1 ) # (GND)))
// \Add2~3  = CARRY((!\Add2~1 ) # (!s[1]))

	.dataa(s[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h5A5F;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N14
cycloneii_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = (s[2] & (\Add2~3  $ (GND))) # (!s[2] & (!\Add2~3  & VCC))
// \Add2~5  = CARRY((s[2] & !\Add2~3 ))

	.dataa(s[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'hA50A;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N16
cycloneii_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (s[3] & (!\Add2~5 )) # (!s[3] & ((\Add2~5 ) # (GND)))
// \Add2~7  = CARRY((!\Add2~5 ) # (!s[3]))

	.dataa(vcc),
	.datab(s[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h3C3F;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X43_Y19_N13
cycloneii_lcell_ff \s[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add2~2_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(s[1]));

// Location: LCCOMB_X43_Y19_N4
cycloneii_lcell_comb \s~2 (
// Equation(s):
// \s~2_combout  = (\Add2~6_combout  & (((!s[1]) # (!s[0])) # (!\Equal1~0_combout )))

	.dataa(\Equal1~0_combout ),
	.datab(s[0]),
	.datac(\Add2~6_combout ),
	.datad(s[1]),
	.cin(gnd),
	.combout(\s~2_combout ),
	.cout());
// synopsys translate_off
defparam \s~2 .lut_mask = 16'h70F0;
defparam \s~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y19_N5
cycloneii_lcell_ff \s[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\s~2_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(s[3]));

// Location: LCCOMB_X43_Y19_N18
cycloneii_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = (s[4] & (\Add2~7  $ (GND))) # (!s[4] & (!\Add2~7  & VCC))
// \Add2~9  = CARRY((s[4] & !\Add2~7 ))

	.dataa(vcc),
	.datab(s[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'hC30C;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N20
cycloneii_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = \Add2~9  $ (s[5])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(s[5]),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'h0FF0;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N28
cycloneii_lcell_comb \s~0 (
// Equation(s):
// \s~0_combout  = (\Add2~10_combout  & (((!s[1]) # (!s[0])) # (!\Equal1~0_combout )))

	.dataa(\Equal1~0_combout ),
	.datab(s[0]),
	.datac(\Add2~10_combout ),
	.datad(s[1]),
	.cin(gnd),
	.combout(\s~0_combout ),
	.cout());
// synopsys translate_off
defparam \s~0 .lut_mask = 16'h70F0;
defparam \s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y19_N29
cycloneii_lcell_ff \s[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\s~0_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(s[5]));

// Location: LCCOMB_X43_Y19_N24
cycloneii_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!s[2] & (s[5] & (s[3] & s[4])))

	.dataa(s[2]),
	.datab(s[5]),
	.datac(s[3]),
	.datad(s[4]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h4000;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N26
cycloneii_lcell_comb \s~1 (
// Equation(s):
// \s~1_combout  = (\Add2~8_combout  & (((!s[0]) # (!\Equal1~0_combout )) # (!s[1])))

	.dataa(s[1]),
	.datab(\Add2~8_combout ),
	.datac(\Equal1~0_combout ),
	.datad(s[0]),
	.cin(gnd),
	.combout(\s~1_combout ),
	.cout());
// synopsys translate_off
defparam \s~1 .lut_mask = 16'h4CCC;
defparam \s~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y19_N27
cycloneii_lcell_ff \s[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\s~1_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(s[4]));

// Location: LCCOMB_X45_Y7_N16
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = s[3] $ (VCC)
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(s[3])

	.dataa(vcc),
	.datab(s[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N22
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N24
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[17]~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~18_combout  = (s[4] & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(s[4]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~18 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N8
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~20_combout  = (s[3] & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(s[3]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~20 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N6
cycloneii_lcell_comb \s~3 (
// Equation(s):
// \s~3_combout  = (\Add2~4_combout  & (((!s[0]) # (!\Equal1~0_combout )) # (!s[1])))

	.dataa(s[1]),
	.datab(\Add2~4_combout ),
	.datac(\Equal1~0_combout ),
	.datad(s[0]),
	.cin(gnd),
	.combout(\s~3_combout ),
	.cout());
// synopsys translate_off
defparam \s~3 .lut_mask = 16'h4CCC;
defparam \s~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y19_N7
cycloneii_lcell_ff \s[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\s~3_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(s[2]));

// Location: LCCOMB_X44_Y7_N28
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[15]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[15]~22_combout  = (s[2] & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(s[2]),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[15]~22 .lut_mask = 16'hCC00;
defparam \Div0|auto_generated|divider|divider|StageOut[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N8
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Div0|auto_generated|divider|divider|StageOut[17]~19_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[17]~18_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Div0|auto_generated|divider|divider|StageOut[17]~19_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[17]~18_combout )))))
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Div0|auto_generated|divider|divider|StageOut[17]~19_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[17]~18_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[17]~19_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N0
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~16 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~16_combout  = (s[5] & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(s[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~16 .lut_mask = 16'hAA00;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N10
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[18]~17_combout  & (!\Div0|auto_generated|divider|divider|StageOut[18]~16_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[18]~17_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[18]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N12
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N30
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[23]~24 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[23]~24_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[23]~24 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N14
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[22]~31 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~31_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (s[3])) # 
// (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(s[3]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~31 .lut_mask = 16'h88A0;
defparam \Div0|auto_generated|divider|divider|StageOut[22]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N0
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[21]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[21]~26_combout  = (s[2] & \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(s[2]),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[21]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[21]~26 .lut_mask = 16'hCC00;
defparam \Div0|auto_generated|divider|divider|StageOut[21]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y7_N12
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[20]~28 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[20]~28_combout  = (s[1] & \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(s[1]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[20]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[20]~28 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[20]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N18
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout  = CARRY((\Div0|auto_generated|divider|divider|StageOut[20]~29_combout ) # (\Div0|auto_generated|divider|divider|StageOut[20]~28_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[20]~29_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[20]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N20
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[21]~27_combout  & (!\Div0|auto_generated|divider|divider|StageOut[21]~26_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[21]~27_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[21]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N22
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout  & ((\Div0|auto_generated|divider|divider|StageOut[22]~25_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[22]~31_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[22]~25_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[22]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 .lut_mask = 16'h000E;
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N24
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[23]~30_combout  & (!\Div0|auto_generated|divider|divider|StageOut[23]~24_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[23]~30_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[23]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y7_N26
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N16
cycloneii_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )))

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'h30C0;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N22
cycloneii_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )))

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'h003C;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N12
cycloneii_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'h0C00;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N14
cycloneii_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )) # 
// (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  $ (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )))

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'h30C3;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N0
cycloneii_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'h33F3;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N2
cycloneii_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )) # 
// (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )))

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'h3F03;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N24
cycloneii_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ) # (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )))

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'h0FFC;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[21]~24 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[21]~24_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & s[5])

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(s[5]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[21]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~24 .lut_mask = 16'hAA00;
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (s[4] & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!s[4] & (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!s[4] & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(s[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (s[5] & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!s[5] & (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((s[5] & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(s[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[20]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[20]~27_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[20]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~27 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[19]~29 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[19]~29_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[19]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[19]~29 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[19]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[18]~30 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~30_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & s[2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(s[2]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~30 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[18]~31_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[18]~30_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[18]~31_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[18]~30_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[18]~31_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[18]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[19]~28_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[19]~29_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[19]~28_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[19]~29_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[19]~28_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[19]~29_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[19]~28_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[19]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[20]~26_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[20]~27_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[20]~26_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[20]~27_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[20]~26_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[20]~27_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[20]~26_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[20]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[26]~44 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[26]~44_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((s[3]))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datab(s[3]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[26]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~44 .lut_mask = 16'hC0A0;
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N12
cycloneii_lcell_comb \Mux13~8 (
// Equation(s):
// \Mux13~8_combout  = (\Mod0|auto_generated|divider|divider|StageOut[26]~34_combout  & (s[1])) # (!\Mod0|auto_generated|divider|divider|StageOut[26]~34_combout  & ((s[1] & ((\Mod0|auto_generated|divider|divider|StageOut[26]~44_combout ))) # (!s[1] & (s[0] & 
// !\Mod0|auto_generated|divider|divider|StageOut[26]~44_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[26]~34_combout ),
	.datab(s[1]),
	.datac(s[0]),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[26]~44_combout ),
	.cin(gnd),
	.combout(\Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~8 .lut_mask = 16'hCC98;
defparam \Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[24]~38 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[24]~38_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & s[1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(s[1]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[24]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[24]~38 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[24]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[24]~37_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[24]~38_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[24]~37_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[24]~38_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[24]~37_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[24]~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[25]~36 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[25]~36_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[25]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~36 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[25]~35_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[25]~36_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[25]~35_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[25]~36_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[25]~35_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[25]~36_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[25]~35_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[25]~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N26
cycloneii_lcell_comb \Mux13~9 (
// Equation(s):
// \Mux13~9_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout )) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  $ (((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & s[0])))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(s[0]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~9 .lut_mask = 16'hAB98;
defparam \Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y3_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[28]~42 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[28]~42_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (s[5])) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout )))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(s[5]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[28]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~42 .lut_mask = 16'hD080;
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[27]~33 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[27]~33_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[27]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~33 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[27]~43_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[27]~33_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[27]~43_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[27]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[28]~42_combout ) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[28]~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9 .lut_mask = 16'h00EF;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  = !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N30
cycloneii_lcell_comb \Mux13~11 (
// Equation(s):
// \Mux13~11_combout  = (!s[1] & ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((s[2]))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ))))

	.dataa(s[1]),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(s[2]),
	.cin(gnd),
	.combout(\Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~11 .lut_mask = 16'h5404;
defparam \Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N24
cycloneii_lcell_comb \Mux13~10 (
// Equation(s):
// \Mux13~10_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (\Mux13~8_combout  $ (((\Mux13~11_combout ))))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (((\Mux13~9_combout ))))

	.dataa(\Mux13~8_combout ),
	.datab(\Mux13~9_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datad(\Mux13~11_combout ),
	.cin(gnd),
	.combout(\Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~10 .lut_mask = 16'h5CAC;
defparam \Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N10
cycloneii_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & ((s[1]))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(s[1]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'hF0CC;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[26]~34 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[26]~34_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[26]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~34 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N28
cycloneii_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[26]~34_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[26]~44_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[26]~34_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[26]~44_combout ),
	.cin(gnd),
	.combout(\Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~2 .lut_mask = 16'hEEE2;
defparam \Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[25]~35 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[25]~35_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & s[2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(s[2]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[25]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~35 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N2
cycloneii_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[25]~36_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[25]~35_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[25]~36_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[25]~35_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'hEFE0;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N2
cycloneii_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = (\Mux12~2_combout  & ((\Mux12~0_combout ) # ((\Mux12~1_combout )))) # (!\Mux12~2_combout  & (\Mux12~1_combout  & (\Mux12~0_combout  $ (s[0]))))

	.dataa(\Mux12~0_combout ),
	.datab(\Mux12~2_combout ),
	.datac(s[0]),
	.datad(\Mux12~1_combout ),
	.cin(gnd),
	.combout(\Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~3 .lut_mask = 16'hDE88;
defparam \Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[31]~39 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[31]~39_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & ((s[1]))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(s[1]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[31]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~39 .lut_mask = 16'hF0CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[33]~41 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[33]~41_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[26]~34_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[26]~44_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[26]~34_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[26]~44_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[33]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~41 .lut_mask = 16'hEEE2;
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[32]~40 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[32]~40_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[25]~36_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[25]~35_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[25]~36_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[25]~35_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[32]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~40 .lut_mask = 16'hEFE0;
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N16
cycloneii_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (\Mod0|auto_generated|divider|divider|StageOut[32]~40_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[33]~41_combout )))) # (!\Mod0|auto_generated|divider|divider|StageOut[32]~40_combout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[31]~39_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[33]~41_combout ) # (!s[0]))))

	.dataa(s[0]),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[31]~39_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[33]~41_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[32]~40_combout ),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'hF0C4;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N18
cycloneii_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (\Mod0|auto_generated|divider|divider|StageOut[31]~39_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[33]~41_combout ) # ((s[0] & \Mod0|auto_generated|divider|divider|StageOut[32]~40_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[31]~39_combout  & (\Mod0|auto_generated|divider|divider|StageOut[32]~40_combout  $ (((s[0] & !\Mod0|auto_generated|divider|divider|StageOut[33]~41_combout )))))

	.dataa(s[0]),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[31]~39_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[33]~41_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[32]~40_combout ),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'hF9C2;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N26
cycloneii_lcell_comb \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = (s[1] & (((\Mod0|auto_generated|divider|divider|StageOut[26]~44_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[26]~34_combout )))) # (!s[1] & (\Mod0|auto_generated|divider|divider|StageOut[25]~36_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[25]~36_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[26]~44_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[26]~34_combout ),
	.datad(s[1]),
	.cin(gnd),
	.combout(\Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~3 .lut_mask = 16'hFCAA;
defparam \Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N0
cycloneii_lcell_comb \Mux9~5 (
// Equation(s):
// \Mux9~5_combout  = (\Mux9~3_combout ) # ((!s[1] & (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & s[2])))

	.dataa(s[1]),
	.datab(\Mux9~3_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(s[2]),
	.cin(gnd),
	.combout(\Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~5 .lut_mask = 16'hDCCC;
defparam \Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N0
cycloneii_lcell_comb \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout )) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & 
// ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout )))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~2 .lut_mask = 16'hAFA0;
defparam \Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N22
cycloneii_lcell_comb \Mux9~4 (
// Equation(s):
// \Mux9~4_combout  = (s[0]) # ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (\Mux9~5_combout )) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & ((\Mux9~2_combout ))))

	.dataa(s[0]),
	.datab(\Mux9~5_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datad(\Mux9~2_combout ),
	.cin(gnd),
	.combout(\Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~4 .lut_mask = 16'hEFEA;
defparam \Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N20
cycloneii_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (s[0] & ((\Mod0|auto_generated|divider|divider|StageOut[31]~39_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[33]~41_combout  $ (!\Mod0|auto_generated|divider|divider|StageOut[32]~40_combout )))) # (!s[0] & 
// ((\Mod0|auto_generated|divider|divider|StageOut[32]~40_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[33]~41_combout ))) # (!\Mod0|auto_generated|divider|divider|StageOut[32]~40_combout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[31]~39_combout ))))

	.dataa(s[0]),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[31]~39_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[33]~41_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[32]~40_combout ),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hF8CE;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N30
cycloneii_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\Mod0|auto_generated|divider|divider|StageOut[31]~39_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[33]~41_combout  & ((!\Mod0|auto_generated|divider|divider|StageOut[32]~40_combout ) # (!s[0])))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[31]~39_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[33]~41_combout  $ (\Mod0|auto_generated|divider|divider|StageOut[32]~40_combout ))))

	.dataa(s[0]),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[31]~39_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[33]~41_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[32]~40_combout ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'h073C;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N18
cycloneii_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = m[0] $ (VCC)
// \Add1~1  = CARRY(m[0])

	.dataa(vcc),
	.datab(m[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h33CC;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N0
cycloneii_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (s[1] & (\Equal1~0_combout  & s[0]))

	.dataa(s[1]),
	.datab(vcc),
	.datac(\Equal1~0_combout ),
	.datad(s[0]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'hA000;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N16
cycloneii_lcell_comb \m[5]~1 (
// Equation(s):
// \m[5]~1_combout  = (\Equal0~7_combout  & (\Equal1~1_combout  & \Equal0~4_combout ))

	.dataa(\Equal0~7_combout ),
	.datab(vcc),
	.datac(\Equal1~1_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\m[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \m[5]~1 .lut_mask = 16'hA000;
defparam \m[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N19
cycloneii_lcell_ff \m[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add1~0_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(m[0]));

// Location: LCCOMB_X46_Y19_N20
cycloneii_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (m[1] & (!\Add1~1 )) # (!m[1] & ((\Add1~1 ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1 ) # (!m[1]))

	.dataa(m[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h5A5F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X46_Y19_N21
cycloneii_lcell_ff \m[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add1~2_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(m[1]));

// Location: LCCOMB_X46_Y19_N26
cycloneii_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (m[4] & (\Add1~7  $ (GND))) # (!m[4] & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((m[4] & !\Add1~7 ))

	.dataa(m[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hA50A;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N28
cycloneii_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = \Add1~9  $ (m[5])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(m[5]),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h0FF0;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N0
cycloneii_lcell_comb \m~0 (
// Equation(s):
// \m~0_combout  = (\Add1~10_combout  & (((!m[1]) # (!m[0])) # (!\Equal2~0_combout )))

	.dataa(\Equal2~0_combout ),
	.datab(m[0]),
	.datac(m[1]),
	.datad(\Add1~10_combout ),
	.cin(gnd),
	.combout(\m~0_combout ),
	.cout());
// synopsys translate_off
defparam \m~0 .lut_mask = 16'h7F00;
defparam \m~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N1
cycloneii_lcell_ff \m[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\m~0_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(m[5]));

// Location: LCCOMB_X46_Y19_N22
cycloneii_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (m[2] & (\Add1~3  $ (GND))) # (!m[2] & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((m[2] & !\Add1~3 ))

	.dataa(m[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hA50A;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N10
cycloneii_lcell_comb \m~4 (
// Equation(s):
// \m~4_combout  = (\Add1~4_combout  & (((!m[1]) # (!m[0])) # (!\Equal2~0_combout )))

	.dataa(\Equal2~0_combout ),
	.datab(m[0]),
	.datac(m[1]),
	.datad(\Add1~4_combout ),
	.cin(gnd),
	.combout(\m~4_combout ),
	.cout());
// synopsys translate_off
defparam \m~4 .lut_mask = 16'h7F00;
defparam \m~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N11
cycloneii_lcell_ff \m[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\m~4_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(m[2]));

// Location: LCCOMB_X46_Y19_N30
cycloneii_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (m[4] & (m[5] & (m[3] & !m[2])))

	.dataa(m[4]),
	.datab(m[5]),
	.datac(m[3]),
	.datad(m[2]),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h0080;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N24
cycloneii_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (m[3] & (!\Add1~5 )) # (!m[3] & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!m[3]))

	.dataa(vcc),
	.datab(m[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h3C3F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N4
cycloneii_lcell_comb \m~3 (
// Equation(s):
// \m~3_combout  = (\Add1~6_combout  & (((!m[0]) # (!\Equal2~0_combout )) # (!m[1])))

	.dataa(m[1]),
	.datab(\Equal2~0_combout ),
	.datac(\Add1~6_combout ),
	.datad(m[0]),
	.cin(gnd),
	.combout(\m~3_combout ),
	.cout());
// synopsys translate_off
defparam \m~3 .lut_mask = 16'h70F0;
defparam \m~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N5
cycloneii_lcell_ff \m[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\m~3_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(m[3]));

// Location: LCCOMB_X46_Y19_N6
cycloneii_lcell_comb \m~2 (
// Equation(s):
// \m~2_combout  = (\Add1~8_combout  & (((!m[1]) # (!m[0])) # (!\Equal2~0_combout )))

	.dataa(\Equal2~0_combout ),
	.datab(m[0]),
	.datac(m[1]),
	.datad(\Add1~8_combout ),
	.cin(gnd),
	.combout(\m~2_combout ),
	.cout());
// synopsys translate_off
defparam \m~2 .lut_mask = 16'h7F00;
defparam \m~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y19_N7
cycloneii_lcell_ff \m[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\m~2_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(m[4]));

// Location: LCCOMB_X55_Y17_N26
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (m[4] & (\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!m[4] & (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!m[4] & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(vcc),
	.datab(m[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N28
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (m[5] & (\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!m[5] & (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((m[5] & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(m[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N30
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N18
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[18]~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[18]~17_combout  = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[18]~17 .lut_mask = 16'h00CC;
defparam \Div1|auto_generated|divider|divider|StageOut[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N0
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[17]~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[17]~18_combout  = (m[4] & \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(m[4]),
	.datac(vcc),
	.datad(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[17]~18 .lut_mask = 16'hCC00;
defparam \Div1|auto_generated|divider|divider|StageOut[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N22
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[16]~20 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[16]~20_combout  = (m[3] & \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(m[3]),
	.datac(vcc),
	.datad(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[16]~20 .lut_mask = 16'hCC00;
defparam \Div1|auto_generated|divider|divider|StageOut[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y17_N16
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[15]~23 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[15]~23_combout  = (m[2] & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(m[2]),
	.datad(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[15]~23 .lut_mask = 16'h00F0;
defparam \Div1|auto_generated|divider|divider|StageOut[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N14
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[18]~16_combout  & (!\Div1|auto_generated|divider|divider|StageOut[18]~17_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[18]~16_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[18]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N16
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y17_N4
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[23]~30 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[23]~30_combout  = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (m[4])) # 
// (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(m[4]),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[23]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[23]~30 .lut_mask = 16'hA0C0;
defparam \Div1|auto_generated|divider|divider|StageOut[23]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N14
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[22]~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[22]~25_combout  = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[22]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[22]~25 .lut_mask = 16'h00AA;
defparam \Div1|auto_generated|divider|divider|StageOut[22]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N0
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[21]~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[21]~26_combout  = (m[2] & \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(m[2]),
	.datad(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[21]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[21]~26 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[21]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N4
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[20]~28 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[20]~28_combout  = (m[1] & \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(m[1]),
	.datad(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[20]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[20]~28 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[20]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N20
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout  = CARRY((\Div1|auto_generated|divider|divider|StageOut[20]~29_combout ) # (\Div1|auto_generated|divider|divider|StageOut[20]~28_combout ))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[20]~29_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[20]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N22
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[21]~27_combout  & (!\Div1|auto_generated|divider|divider|StageOut[21]~26_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[21]~27_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[21]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N24
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout  & ((\Div1|auto_generated|divider|divider|StageOut[22]~31_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[22]~25_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[22]~31_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[22]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 .lut_mask = 16'h000E;
defparam \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N26
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[23]~24_combout  & (!\Div1|auto_generated|divider|divider|StageOut[23]~30_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[23]~24_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[23]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N28
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N16
cycloneii_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  $ (\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )))

	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~0 .lut_mask = 16'h30C0;
defparam \Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N14
cycloneii_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  $ (\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )))

	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = 16'h0330;
defparam \Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N0
cycloneii_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))

	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'h0C00;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N30
cycloneii_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )) # 
// (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  $ (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )))

	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = 16'h30C3;
defparam \Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N24
cycloneii_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = ((!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = 16'h30FF;
defparam \Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N2
cycloneii_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))) # 
// (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))

	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'h0CCF;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N12
cycloneii_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )) # (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ) # (\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )))

	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'h3F3C;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y18_N2
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = m[3] $ (VCC)
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(m[3])

	.dataa(vcc),
	.datab(m[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y18_N4
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (m[4] & (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!m[4] & (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!m[4] & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(vcc),
	.datab(m[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y18_N8
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y18_N28
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[21]~24 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[21]~24_combout  = (m[5] & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(m[5]),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[21]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~24 .lut_mask = 16'hA0A0;
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y18_N0
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[20]~26 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[20]~26_combout  = (m[4] & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(m[4]),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[20]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~26 .lut_mask = 16'hC0C0;
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N18
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[19]~29 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[19]~29_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[19]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[19]~29 .lut_mask = 16'h0F00;
defparam \Mod1|auto_generated|divider|divider|StageOut[19]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y18_N16
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[18]~30 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[18]~30_combout  = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & m[2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(m[2]),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[18]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~30 .lut_mask = 16'hF000;
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y18_N14
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Mod1|auto_generated|divider|divider|StageOut[18]~31_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[18]~30_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[18]~31_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[18]~30_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[18]~31_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[18]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y18_N16
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Mod1|auto_generated|divider|divider|StageOut[19]~28_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[19]~29_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Mod1|auto_generated|divider|divider|StageOut[19]~28_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[19]~29_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[19]~28_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[19]~29_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[19]~28_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[19]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y18_N20
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5  & (((\Mod1|auto_generated|divider|divider|StageOut[21]~25_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[21]~24_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5  & (!\Mod1|auto_generated|divider|divider|StageOut[21]~25_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[21]~24_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[21]~25_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[21]~24_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[21]~25_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[21]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y18_N22
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N2
cycloneii_lcell_comb \Mux27~11 (
// Equation(s):
// \Mux27~11_combout  = (!m[1] & ((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (m[2])) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(m[2]),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(m[1]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~11 .lut_mask = 16'h0B08;
defparam \Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N4
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[28]~32 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[28]~32_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout  & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[28]~32 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[28]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y18_N24
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[27]~43 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[27]~43_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (m[4])) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(m[4]),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[27]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~43 .lut_mask = 16'hB800;
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y18_N26
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[26]~44 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[26]~44_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((m[3]))) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datab(m[3]),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[26]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~44 .lut_mask = 16'hCA00;
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N14
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[25]~35 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[25]~35_combout  = (m[2] & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(m[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[25]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~35 .lut_mask = 16'hAA00;
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N30
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[24]~37 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[24]~37_combout  = (m[1] & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(m[1]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[24]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[24]~37 .lut_mask = 16'hF000;
defparam \Mod1|auto_generated|divider|divider|StageOut[24]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N18
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\Mod1|auto_generated|divider|divider|StageOut[24]~38_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[24]~37_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[24]~38_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[24]~37_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[24]~38_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[24]~37_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N20
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\Mod1|auto_generated|divider|divider|StageOut[25]~36_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[25]~35_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\Mod1|auto_generated|divider|divider|StageOut[25]~36_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[25]~35_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[25]~36_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[25]~35_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[25]~36_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[25]~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N22
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\Mod1|auto_generated|divider|divider|StageOut[26]~34_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[26]~44_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\Mod1|auto_generated|divider|divider|StageOut[26]~34_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[26]~44_combout )))))
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\Mod1|auto_generated|divider|divider|StageOut[26]~34_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[26]~44_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[26]~34_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[26]~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N24
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[27]~33_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[27]~43_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[27]~33_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[27]~43_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N26
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[28]~42_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[28]~32_combout ) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[28]~42_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[28]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9 .lut_mask = 16'h00EF;
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N28
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  = !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N14
cycloneii_lcell_comb \Mux27~9 (
// Equation(s):
// \Mux27~9_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & (((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & 
// (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  $ (((!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & m[0])))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datac(m[0]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~9 .lut_mask = 16'hCC9A;
defparam \Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N12
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[26]~34 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[26]~34_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[26]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~34 .lut_mask = 16'h00CC;
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N28
cycloneii_lcell_comb \Mux27~8 (
// Equation(s):
// \Mux27~8_combout  = (m[1] & (((\Mod1|auto_generated|divider|divider|StageOut[26]~44_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[26]~34_combout )))) # (!m[1] & (m[0] & (!\Mod1|auto_generated|divider|divider|StageOut[26]~44_combout  & 
// !\Mod1|auto_generated|divider|divider|StageOut[26]~34_combout )))

	.dataa(m[1]),
	.datab(m[0]),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[26]~44_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[26]~34_combout ),
	.cin(gnd),
	.combout(\Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~8 .lut_mask = 16'hAAA4;
defparam \Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N16
cycloneii_lcell_comb \Mux27~10 (
// Equation(s):
// \Mux27~10_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (\Mux27~11_combout  $ (((\Mux27~8_combout ))))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (((\Mux27~9_combout ))))

	.dataa(\Mux27~11_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datac(\Mux27~9_combout ),
	.datad(\Mux27~8_combout ),
	.cin(gnd),
	.combout(\Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~10 .lut_mask = 16'h74B8;
defparam \Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N16
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[25]~36 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[25]~36_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[25]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~36 .lut_mask = 16'h00AA;
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N20
cycloneii_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[25]~35_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[25]~36_combout )))) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[25]~35_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[25]~36_combout ),
	.cin(gnd),
	.combout(\Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~1 .lut_mask = 16'hFCB8;
defparam \Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N26
cycloneii_lcell_comb \Mux26~2 (
// Equation(s):
// \Mux26~2_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[26]~34_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[26]~44_combout )))) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[26]~34_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[26]~44_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~2 .lut_mask = 16'hFBC8;
defparam \Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N10
cycloneii_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (m[1])) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout 
// )))

	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datac(m[1]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~0 .lut_mask = 16'hF3C0;
defparam \Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N24
cycloneii_lcell_comb \Mux26~3 (
// Equation(s):
// \Mux26~3_combout  = (\Mux26~1_combout  & ((\Mux26~2_combout ) # (m[0] $ (\Mux26~0_combout )))) # (!\Mux26~1_combout  & (\Mux26~2_combout  & ((\Mux26~0_combout ))))

	.dataa(\Mux26~1_combout ),
	.datab(\Mux26~2_combout ),
	.datac(m[0]),
	.datad(\Mux26~0_combout ),
	.cin(gnd),
	.combout(\Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~3 .lut_mask = 16'hCEA8;
defparam \Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N6
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[31]~39 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[31]~39_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (m[1])) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & 
// ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))

	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datac(m[1]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[31]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~39 .lut_mask = 16'hF3C0;
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N8
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[32]~40 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[32]~40_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[25]~35_combout ) # 
// ((\Mod1|auto_generated|divider|divider|StageOut[25]~36_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[25]~35_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[25]~36_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[32]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~40 .lut_mask = 16'hFCB8;
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N30
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[33]~41 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[33]~41_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[26]~34_combout ) # 
// ((\Mod1|auto_generated|divider|divider|StageOut[26]~44_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[26]~34_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[26]~44_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[33]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~41 .lut_mask = 16'hFBC8;
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N12
cycloneii_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[32]~40_combout  & (((\Mod1|auto_generated|divider|divider|StageOut[33]~41_combout )))) # (!\Mod1|auto_generated|divider|divider|StageOut[32]~40_combout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[31]~39_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[33]~41_combout ) # (!m[0]))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[31]~39_combout ),
	.datab(m[0]),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[32]~40_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[33]~41_combout ),
	.cin(gnd),
	.combout(\Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = 16'hFA02;
defparam \Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N18
cycloneii_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[31]~39_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[33]~41_combout ) # ((m[0] & \Mod1|auto_generated|divider|divider|StageOut[32]~40_combout )))) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[31]~39_combout  & (\Mod1|auto_generated|divider|divider|StageOut[32]~40_combout  $ (((m[0] & !\Mod1|auto_generated|divider|divider|StageOut[33]~41_combout )))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[31]~39_combout ),
	.datab(m[0]),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[32]~40_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[33]~41_combout ),
	.cin(gnd),
	.combout(\Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~0 .lut_mask = 16'hFA94;
defparam \Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N10
cycloneii_lcell_comb \Mux23~3 (
// Equation(s):
// \Mux23~3_combout  = (m[1] & ((\Mod1|auto_generated|divider|divider|StageOut[26]~44_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[26]~34_combout )))) # (!m[1] & (((\Mod1|auto_generated|divider|divider|StageOut[25]~36_combout ))))

	.dataa(m[1]),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[26]~44_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[25]~36_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[26]~34_combout ),
	.cin(gnd),
	.combout(\Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~3 .lut_mask = 16'hFAD8;
defparam \Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y18_N0
cycloneii_lcell_comb \Mux23~5 (
// Equation(s):
// \Mux23~5_combout  = (\Mux23~3_combout ) # ((m[2] & (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !m[1])))

	.dataa(m[2]),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(m[1]),
	.datad(\Mux23~3_combout ),
	.cin(gnd),
	.combout(\Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~5 .lut_mask = 16'hFF08;
defparam \Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N0
cycloneii_lcell_comb \Mux23~2 (
// Equation(s):
// \Mux23~2_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout )) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & 
// ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout )))

	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~2 .lut_mask = 16'hCCF0;
defparam \Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N22
cycloneii_lcell_comb \Mux23~4 (
// Equation(s):
// \Mux23~4_combout  = (m[0]) # ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (\Mux23~5_combout )) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & ((\Mux23~2_combout ))))

	.dataa(\Mux23~5_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datac(m[0]),
	.datad(\Mux23~2_combout ),
	.cin(gnd),
	.combout(\Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~4 .lut_mask = 16'hFBF8;
defparam \Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N4
cycloneii_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = (m[0] & ((\Mod1|auto_generated|divider|divider|StageOut[31]~39_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[32]~40_combout  $ (!\Mod1|auto_generated|divider|divider|StageOut[33]~41_combout )))) # (!m[0] & 
// ((\Mod1|auto_generated|divider|divider|StageOut[32]~40_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[33]~41_combout ))) # (!\Mod1|auto_generated|divider|divider|StageOut[32]~40_combout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[31]~39_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[31]~39_combout ),
	.datab(m[0]),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[32]~40_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[33]~41_combout ),
	.cin(gnd),
	.combout(\Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~0 .lut_mask = 16'hFA8E;
defparam \Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y18_N2
cycloneii_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[31]~39_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[33]~41_combout  & ((!\Mod1|auto_generated|divider|divider|StageOut[32]~40_combout ) # (!m[0])))) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[31]~39_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[32]~40_combout  $ (\Mod1|auto_generated|divider|divider|StageOut[33]~41_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[31]~39_combout ),
	.datab(m[0]),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[32]~40_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[33]~41_combout ),
	.cin(gnd),
	.combout(\Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = 16'h057A;
defparam \Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N18
cycloneii_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = h[0] $ (VCC)
// \Add0~1  = CARRY(h[0])

	.dataa(vcc),
	.datab(h[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N14
cycloneii_lcell_comb \h[4]~1 (
// Equation(s):
// \h[4]~1_combout  = (\Equal2~1_combout  & (\Equal1~1_combout  & (\Equal0~7_combout  & \Equal0~4_combout )))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal1~1_combout ),
	.datac(\Equal0~7_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\h[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \h[4]~1 .lut_mask = 16'h8000;
defparam \h[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N19
cycloneii_lcell_ff \h[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add0~0_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(h[0]));

// Location: LCCOMB_X42_Y19_N20
cycloneii_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (h[1] & (!\Add0~1 )) # (!h[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!h[1]))

	.dataa(h[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h5A5F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N22
cycloneii_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (h[2] & (\Add0~3  $ (GND))) # (!h[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((h[2] & !\Add0~3 ))

	.dataa(vcc),
	.datab(h[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y19_N23
cycloneii_lcell_ff \h[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add0~4_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(h[2]));

// Location: LCCOMB_X42_Y19_N24
cycloneii_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (h[3] & (!\Add0~5 )) # (!h[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!h[3]))

	.dataa(vcc),
	.datab(h[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h3C3F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N30
cycloneii_lcell_comb \h~2 (
// Equation(s):
// \h~2_combout  = (\Add0~6_combout  & ((!h[0]) # (!\Equal3~0_combout )))

	.dataa(vcc),
	.datab(\Equal3~0_combout ),
	.datac(\Add0~6_combout ),
	.datad(h[0]),
	.cin(gnd),
	.combout(\h~2_combout ),
	.cout());
// synopsys translate_off
defparam \h~2 .lut_mask = 16'h30F0;
defparam \h~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N31
cycloneii_lcell_ff \h[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\h~2_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(h[3]));

// Location: LCFF_X42_Y19_N21
cycloneii_lcell_ff \h[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Add0~2_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(h[1]));

// Location: LCCOMB_X42_Y19_N0
cycloneii_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (h[2] & (!h[3] & (h[1] & h[4])))

	.dataa(h[2]),
	.datab(h[3]),
	.datac(h[1]),
	.datad(h[4]),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h2000;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N26
cycloneii_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = \Add0~7  $ (!h[4])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(h[4]),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hF00F;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N28
cycloneii_lcell_comb \h~0 (
// Equation(s):
// \h~0_combout  = (\Add0~8_combout  & ((!h[0]) # (!\Equal3~0_combout )))

	.dataa(vcc),
	.datab(\Equal3~0_combout ),
	.datac(h[0]),
	.datad(\Add0~8_combout ),
	.cin(gnd),
	.combout(\h~0_combout ),
	.cout());
// synopsys translate_off
defparam \h~0 .lut_mask = 16'h3F00;
defparam \h~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N29
cycloneii_lcell_ff \h[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\h~0_combout ),
	.sdata(gnd),
	.aclr(!\nRst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\h[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(h[4]));

// Location: LCCOMB_X37_Y16_N16
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = h[2] $ (VCC)
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(h[2])

	.dataa(h[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N22
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N0
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[18]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[18]~0_combout  = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & h[4])

	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(vcc),
	.datad(h[4]),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[18]~0 .lut_mask = 16'hCC00;
defparam \Div2|auto_generated|divider|divider|StageOut[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N12
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[17]~2 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[17]~2_combout  = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & h[3])

	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(h[3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[17]~2 .lut_mask = 16'hC0C0;
defparam \Div2|auto_generated|divider|divider|StageOut[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N14
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[16]~5_combout  = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = 16'h00F0;
defparam \Div2|auto_generated|divider|divider|StageOut[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N24
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|StageOut[15]~6 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[15]~6_combout  = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & h[1])

	.dataa(vcc),
	.datab(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(vcc),
	.datad(h[1]),
	.cin(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[15]~6 .lut_mask = 16'hCC00;
defparam \Div2|auto_generated|divider|divider|StageOut[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N12
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout  = CARRY((\Div2|auto_generated|divider|divider|StageOut[15]~7_combout ) # (\Div2|auto_generated|divider|divider|StageOut[15]~6_combout ))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[15]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N14
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[16]~4_combout  & (!\Div2|auto_generated|divider|divider|StageOut[16]~5_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout )))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout ),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 .lut_mask = 16'h0001;
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N16
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout  = CARRY((!\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout  & ((\Div2|auto_generated|divider|divider|StageOut[17]~3_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[17]~2_combout ))))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout ),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 .lut_mask = 16'h000E;
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N18
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\Div2|auto_generated|divider|divider|StageOut[18]~1_combout  & (!\Div2|auto_generated|divider|divider|StageOut[18]~0_combout  & 
// !\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout )))

	.dataa(\Div2|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datab(\Div2|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout ),
	.combout(),
	.cout(\Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N20
cycloneii_lcell_comb \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N16
cycloneii_lcell_comb \Mux34~0 (
// Equation(s):
// \Mux34~0_combout  = (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux34~0 .lut_mask = 16'h0F00;
defparam \Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N10
cycloneii_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~0 .lut_mask = 16'h00F0;
defparam \Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N20
cycloneii_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ) # (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~0 .lut_mask = 16'h0FFF;
defparam \Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N2
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = h[2] $ (VCC)
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(h[2])

	.dataa(vcc),
	.datab(h[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N4
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (h[3] & (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!h[3] & (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!h[3] & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(vcc),
	.datab(h[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N8
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N0
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[18]~2 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[18]~2_combout  = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & h[4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(h[4]),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[18]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~2 .lut_mask = 16'hF000;
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N24
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[17]~5 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[17]~5_combout  = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[17]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~5 .lut_mask = 16'h0C0C;
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N30
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[16]~6 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[16]~6_combout  = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & h[2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(h[2]),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~6 .lut_mask = 16'hF000;
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N0
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[15]~0 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[15]~0_combout  = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & h[1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(h[1]),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[15]~0 .lut_mask = 16'hF000;
defparam \Mod2|auto_generated|divider|divider|StageOut[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N14
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Mod2|auto_generated|divider|divider|StageOut[17]~4_combout ) # 
// (\Mod2|auto_generated|divider|divider|StageOut[17]~5_combout )))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Mod2|auto_generated|divider|divider|StageOut[17]~4_combout ) # 
// (\Mod2|auto_generated|divider|divider|StageOut[17]~5_combout )))))
// \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Mod2|auto_generated|divider|divider|StageOut[17]~4_combout ) # 
// (\Mod2|auto_generated|divider|divider|StageOut[17]~5_combout ))))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[17]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N16
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[18]~3_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[18]~2_combout  & 
// !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[18]~3_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[18]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N18
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N28
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[21]~8 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[21]~8_combout  = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((h[1]))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ))

	.dataa(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(h[1]),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~8 .lut_mask = 16'hEE22;
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N22
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[16]~7 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[16]~7_combout  = (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~7 .lut_mask = 16'h0F00;
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N4
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[22]~9 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[22]~9_combout  = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (((\Mod2|auto_generated|divider|divider|StageOut[16]~7_combout ) # 
// (\Mod2|auto_generated|divider|divider|StageOut[16]~6_combout )))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))

	.dataa(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Mod2|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.datad(\Mod2|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~9 .lut_mask = 16'hEEE2;
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N26
cycloneii_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[23]~10 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[23]~10_combout  = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod2|auto_generated|divider|divider|StageOut[17]~4_combout ) # 
// ((\Mod2|auto_generated|divider|divider|StageOut[17]~5_combout )))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ))))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[17]~4_combout ),
	.datab(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\Mod2|auto_generated|divider|divider|StageOut[17]~5_combout ),
	.cin(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[23]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~10 .lut_mask = 16'hFCB8;
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N12
cycloneii_lcell_comb \Mux41~0 (
// Equation(s):
// \Mux41~0_combout  = (\Mod2|auto_generated|divider|divider|StageOut[21]~8_combout  & (((\Mod2|auto_generated|divider|divider|StageOut[23]~10_combout )))) # (!\Mod2|auto_generated|divider|divider|StageOut[21]~8_combout  & 
// (\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout  $ (((!\Mod2|auto_generated|divider|divider|StageOut[23]~10_combout  & h[0])))))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.datac(\Mod2|auto_generated|divider|divider|StageOut[23]~10_combout ),
	.datad(h[0]),
	.cin(gnd),
	.combout(\Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux41~0 .lut_mask = 16'hE1E4;
defparam \Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N18
cycloneii_lcell_comb \Mux40~0 (
// Equation(s):
// \Mux40~0_combout  = (\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout  & ((\Mod2|auto_generated|divider|divider|StageOut[23]~10_combout ) # (\Mod2|auto_generated|divider|divider|StageOut[21]~8_combout  $ (h[0])))) # 
// (!\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout  & (\Mod2|auto_generated|divider|divider|StageOut[21]~8_combout  & (\Mod2|auto_generated|divider|divider|StageOut[23]~10_combout )))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.datac(\Mod2|auto_generated|divider|divider|StageOut[23]~10_combout ),
	.datad(h[0]),
	.cin(gnd),
	.combout(\Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux40~0 .lut_mask = 16'hE4E8;
defparam \Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N16
cycloneii_lcell_comb \Mux39~0 (
// Equation(s):
// \Mux39~0_combout  = (\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout  & (((\Mod2|auto_generated|divider|divider|StageOut[23]~10_combout )))) # (!\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout  & 
// (\Mod2|auto_generated|divider|divider|StageOut[21]~8_combout  & ((\Mod2|auto_generated|divider|divider|StageOut[23]~10_combout ) # (!h[0]))))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.datac(\Mod2|auto_generated|divider|divider|StageOut[23]~10_combout ),
	.datad(h[0]),
	.cin(gnd),
	.combout(\Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux39~0 .lut_mask = 16'hE0E2;
defparam \Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N10
cycloneii_lcell_comb \Mux38~0 (
// Equation(s):
// \Mux38~0_combout  = (\Mod2|auto_generated|divider|divider|StageOut[21]~8_combout  & ((\Mod2|auto_generated|divider|divider|StageOut[23]~10_combout ) # ((\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout  & h[0])))) # 
// (!\Mod2|auto_generated|divider|divider|StageOut[21]~8_combout  & (\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout  $ (((!\Mod2|auto_generated|divider|divider|StageOut[23]~10_combout  & h[0])))))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.datac(\Mod2|auto_generated|divider|divider|StageOut[23]~10_combout ),
	.datad(h[0]),
	.cin(gnd),
	.combout(\Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux38~0 .lut_mask = 16'hE9E4;
defparam \Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N28
cycloneii_lcell_comb \Mux37~0 (
// Equation(s):
// \Mux37~0_combout  = (h[0]) # ((\Mod2|auto_generated|divider|divider|StageOut[21]~8_combout  & ((\Mod2|auto_generated|divider|divider|StageOut[23]~10_combout ))) # (!\Mod2|auto_generated|divider|divider|StageOut[21]~8_combout  & 
// (\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout )))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.datac(\Mod2|auto_generated|divider|divider|StageOut[23]~10_combout ),
	.datad(h[0]),
	.cin(gnd),
	.combout(\Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux37~0 .lut_mask = 16'hFFE4;
defparam \Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N22
cycloneii_lcell_comb \Mux36~0 (
// Equation(s):
// \Mux36~0_combout  = (\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout  & ((\Mod2|auto_generated|divider|divider|StageOut[23]~10_combout ) # ((\Mod2|auto_generated|divider|divider|StageOut[21]~8_combout  & h[0])))) # 
// (!\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout  & ((\Mod2|auto_generated|divider|divider|StageOut[21]~8_combout ) # ((!\Mod2|auto_generated|divider|divider|StageOut[23]~10_combout  & h[0]))))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.datac(\Mod2|auto_generated|divider|divider|StageOut[23]~10_combout ),
	.datad(h[0]),
	.cin(gnd),
	.combout(\Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux36~0 .lut_mask = 16'hEBE2;
defparam \Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N0
cycloneii_lcell_comb \Mux35~0 (
// Equation(s):
// \Mux35~0_combout  = (\Mod2|auto_generated|divider|divider|StageOut[21]~8_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[23]~10_combout  & ((!h[0]) # (!\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout )))) # 
// (!\Mod2|auto_generated|divider|divider|StageOut[21]~8_combout  & (\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout  $ ((\Mod2|auto_generated|divider|divider|StageOut[23]~10_combout ))))

	.dataa(\Mod2|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.datab(\Mod2|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.datac(\Mod2|auto_generated|divider|divider|StageOut[23]~10_combout ),
	.datad(h[0]),
	.cin(gnd),
	.combout(\Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux35~0 .lut_mask = 16'h161E;
defparam \Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_s_dezena[0]~I (
	.datain(\Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_s_dezena[0]));
// synopsys translate_off
defparam \seg_s_dezena[0]~I .input_async_reset = "none";
defparam \seg_s_dezena[0]~I .input_power_up = "low";
defparam \seg_s_dezena[0]~I .input_register_mode = "none";
defparam \seg_s_dezena[0]~I .input_sync_reset = "none";
defparam \seg_s_dezena[0]~I .oe_async_reset = "none";
defparam \seg_s_dezena[0]~I .oe_power_up = "low";
defparam \seg_s_dezena[0]~I .oe_register_mode = "none";
defparam \seg_s_dezena[0]~I .oe_sync_reset = "none";
defparam \seg_s_dezena[0]~I .operation_mode = "output";
defparam \seg_s_dezena[0]~I .output_async_reset = "none";
defparam \seg_s_dezena[0]~I .output_power_up = "low";
defparam \seg_s_dezena[0]~I .output_register_mode = "none";
defparam \seg_s_dezena[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_s_dezena[1]~I (
	.datain(\Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_s_dezena[1]));
// synopsys translate_off
defparam \seg_s_dezena[1]~I .input_async_reset = "none";
defparam \seg_s_dezena[1]~I .input_power_up = "low";
defparam \seg_s_dezena[1]~I .input_register_mode = "none";
defparam \seg_s_dezena[1]~I .input_sync_reset = "none";
defparam \seg_s_dezena[1]~I .oe_async_reset = "none";
defparam \seg_s_dezena[1]~I .oe_power_up = "low";
defparam \seg_s_dezena[1]~I .oe_register_mode = "none";
defparam \seg_s_dezena[1]~I .oe_sync_reset = "none";
defparam \seg_s_dezena[1]~I .operation_mode = "output";
defparam \seg_s_dezena[1]~I .output_async_reset = "none";
defparam \seg_s_dezena[1]~I .output_power_up = "low";
defparam \seg_s_dezena[1]~I .output_register_mode = "none";
defparam \seg_s_dezena[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_s_dezena[2]~I (
	.datain(\Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_s_dezena[2]));
// synopsys translate_off
defparam \seg_s_dezena[2]~I .input_async_reset = "none";
defparam \seg_s_dezena[2]~I .input_power_up = "low";
defparam \seg_s_dezena[2]~I .input_register_mode = "none";
defparam \seg_s_dezena[2]~I .input_sync_reset = "none";
defparam \seg_s_dezena[2]~I .oe_async_reset = "none";
defparam \seg_s_dezena[2]~I .oe_power_up = "low";
defparam \seg_s_dezena[2]~I .oe_register_mode = "none";
defparam \seg_s_dezena[2]~I .oe_sync_reset = "none";
defparam \seg_s_dezena[2]~I .operation_mode = "output";
defparam \seg_s_dezena[2]~I .output_async_reset = "none";
defparam \seg_s_dezena[2]~I .output_power_up = "low";
defparam \seg_s_dezena[2]~I .output_register_mode = "none";
defparam \seg_s_dezena[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_s_dezena[3]~I (
	.datain(\Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_s_dezena[3]));
// synopsys translate_off
defparam \seg_s_dezena[3]~I .input_async_reset = "none";
defparam \seg_s_dezena[3]~I .input_power_up = "low";
defparam \seg_s_dezena[3]~I .input_register_mode = "none";
defparam \seg_s_dezena[3]~I .input_sync_reset = "none";
defparam \seg_s_dezena[3]~I .oe_async_reset = "none";
defparam \seg_s_dezena[3]~I .oe_power_up = "low";
defparam \seg_s_dezena[3]~I .oe_register_mode = "none";
defparam \seg_s_dezena[3]~I .oe_sync_reset = "none";
defparam \seg_s_dezena[3]~I .operation_mode = "output";
defparam \seg_s_dezena[3]~I .output_async_reset = "none";
defparam \seg_s_dezena[3]~I .output_power_up = "low";
defparam \seg_s_dezena[3]~I .output_register_mode = "none";
defparam \seg_s_dezena[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_s_dezena[4]~I (
	.datain(\Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_s_dezena[4]));
// synopsys translate_off
defparam \seg_s_dezena[4]~I .input_async_reset = "none";
defparam \seg_s_dezena[4]~I .input_power_up = "low";
defparam \seg_s_dezena[4]~I .input_register_mode = "none";
defparam \seg_s_dezena[4]~I .input_sync_reset = "none";
defparam \seg_s_dezena[4]~I .oe_async_reset = "none";
defparam \seg_s_dezena[4]~I .oe_power_up = "low";
defparam \seg_s_dezena[4]~I .oe_register_mode = "none";
defparam \seg_s_dezena[4]~I .oe_sync_reset = "none";
defparam \seg_s_dezena[4]~I .operation_mode = "output";
defparam \seg_s_dezena[4]~I .output_async_reset = "none";
defparam \seg_s_dezena[4]~I .output_power_up = "low";
defparam \seg_s_dezena[4]~I .output_register_mode = "none";
defparam \seg_s_dezena[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_s_dezena[5]~I (
	.datain(\Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_s_dezena[5]));
// synopsys translate_off
defparam \seg_s_dezena[5]~I .input_async_reset = "none";
defparam \seg_s_dezena[5]~I .input_power_up = "low";
defparam \seg_s_dezena[5]~I .input_register_mode = "none";
defparam \seg_s_dezena[5]~I .input_sync_reset = "none";
defparam \seg_s_dezena[5]~I .oe_async_reset = "none";
defparam \seg_s_dezena[5]~I .oe_power_up = "low";
defparam \seg_s_dezena[5]~I .oe_register_mode = "none";
defparam \seg_s_dezena[5]~I .oe_sync_reset = "none";
defparam \seg_s_dezena[5]~I .operation_mode = "output";
defparam \seg_s_dezena[5]~I .output_async_reset = "none";
defparam \seg_s_dezena[5]~I .output_power_up = "low";
defparam \seg_s_dezena[5]~I .output_register_mode = "none";
defparam \seg_s_dezena[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_s_dezena[6]~I (
	.datain(!\Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_s_dezena[6]));
// synopsys translate_off
defparam \seg_s_dezena[6]~I .input_async_reset = "none";
defparam \seg_s_dezena[6]~I .input_power_up = "low";
defparam \seg_s_dezena[6]~I .input_register_mode = "none";
defparam \seg_s_dezena[6]~I .input_sync_reset = "none";
defparam \seg_s_dezena[6]~I .oe_async_reset = "none";
defparam \seg_s_dezena[6]~I .oe_power_up = "low";
defparam \seg_s_dezena[6]~I .oe_register_mode = "none";
defparam \seg_s_dezena[6]~I .oe_sync_reset = "none";
defparam \seg_s_dezena[6]~I .operation_mode = "output";
defparam \seg_s_dezena[6]~I .output_async_reset = "none";
defparam \seg_s_dezena[6]~I .output_power_up = "low";
defparam \seg_s_dezena[6]~I .output_register_mode = "none";
defparam \seg_s_dezena[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_s_unidade[0]~I (
	.datain(\Mux13~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_s_unidade[0]));
// synopsys translate_off
defparam \seg_s_unidade[0]~I .input_async_reset = "none";
defparam \seg_s_unidade[0]~I .input_power_up = "low";
defparam \seg_s_unidade[0]~I .input_register_mode = "none";
defparam \seg_s_unidade[0]~I .input_sync_reset = "none";
defparam \seg_s_unidade[0]~I .oe_async_reset = "none";
defparam \seg_s_unidade[0]~I .oe_power_up = "low";
defparam \seg_s_unidade[0]~I .oe_register_mode = "none";
defparam \seg_s_unidade[0]~I .oe_sync_reset = "none";
defparam \seg_s_unidade[0]~I .operation_mode = "output";
defparam \seg_s_unidade[0]~I .output_async_reset = "none";
defparam \seg_s_unidade[0]~I .output_power_up = "low";
defparam \seg_s_unidade[0]~I .output_register_mode = "none";
defparam \seg_s_unidade[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_s_unidade[1]~I (
	.datain(\Mux12~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_s_unidade[1]));
// synopsys translate_off
defparam \seg_s_unidade[1]~I .input_async_reset = "none";
defparam \seg_s_unidade[1]~I .input_power_up = "low";
defparam \seg_s_unidade[1]~I .input_register_mode = "none";
defparam \seg_s_unidade[1]~I .input_sync_reset = "none";
defparam \seg_s_unidade[1]~I .oe_async_reset = "none";
defparam \seg_s_unidade[1]~I .oe_power_up = "low";
defparam \seg_s_unidade[1]~I .oe_register_mode = "none";
defparam \seg_s_unidade[1]~I .oe_sync_reset = "none";
defparam \seg_s_unidade[1]~I .operation_mode = "output";
defparam \seg_s_unidade[1]~I .output_async_reset = "none";
defparam \seg_s_unidade[1]~I .output_power_up = "low";
defparam \seg_s_unidade[1]~I .output_register_mode = "none";
defparam \seg_s_unidade[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_s_unidade[2]~I (
	.datain(\Mux11~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_s_unidade[2]));
// synopsys translate_off
defparam \seg_s_unidade[2]~I .input_async_reset = "none";
defparam \seg_s_unidade[2]~I .input_power_up = "low";
defparam \seg_s_unidade[2]~I .input_register_mode = "none";
defparam \seg_s_unidade[2]~I .input_sync_reset = "none";
defparam \seg_s_unidade[2]~I .oe_async_reset = "none";
defparam \seg_s_unidade[2]~I .oe_power_up = "low";
defparam \seg_s_unidade[2]~I .oe_register_mode = "none";
defparam \seg_s_unidade[2]~I .oe_sync_reset = "none";
defparam \seg_s_unidade[2]~I .operation_mode = "output";
defparam \seg_s_unidade[2]~I .output_async_reset = "none";
defparam \seg_s_unidade[2]~I .output_power_up = "low";
defparam \seg_s_unidade[2]~I .output_register_mode = "none";
defparam \seg_s_unidade[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_s_unidade[3]~I (
	.datain(\Mux10~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_s_unidade[3]));
// synopsys translate_off
defparam \seg_s_unidade[3]~I .input_async_reset = "none";
defparam \seg_s_unidade[3]~I .input_power_up = "low";
defparam \seg_s_unidade[3]~I .input_register_mode = "none";
defparam \seg_s_unidade[3]~I .input_sync_reset = "none";
defparam \seg_s_unidade[3]~I .oe_async_reset = "none";
defparam \seg_s_unidade[3]~I .oe_power_up = "low";
defparam \seg_s_unidade[3]~I .oe_register_mode = "none";
defparam \seg_s_unidade[3]~I .oe_sync_reset = "none";
defparam \seg_s_unidade[3]~I .operation_mode = "output";
defparam \seg_s_unidade[3]~I .output_async_reset = "none";
defparam \seg_s_unidade[3]~I .output_power_up = "low";
defparam \seg_s_unidade[3]~I .output_register_mode = "none";
defparam \seg_s_unidade[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_s_unidade[4]~I (
	.datain(\Mux9~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_s_unidade[4]));
// synopsys translate_off
defparam \seg_s_unidade[4]~I .input_async_reset = "none";
defparam \seg_s_unidade[4]~I .input_power_up = "low";
defparam \seg_s_unidade[4]~I .input_register_mode = "none";
defparam \seg_s_unidade[4]~I .input_sync_reset = "none";
defparam \seg_s_unidade[4]~I .oe_async_reset = "none";
defparam \seg_s_unidade[4]~I .oe_power_up = "low";
defparam \seg_s_unidade[4]~I .oe_register_mode = "none";
defparam \seg_s_unidade[4]~I .oe_sync_reset = "none";
defparam \seg_s_unidade[4]~I .operation_mode = "output";
defparam \seg_s_unidade[4]~I .output_async_reset = "none";
defparam \seg_s_unidade[4]~I .output_power_up = "low";
defparam \seg_s_unidade[4]~I .output_register_mode = "none";
defparam \seg_s_unidade[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_s_unidade[5]~I (
	.datain(\Mux8~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_s_unidade[5]));
// synopsys translate_off
defparam \seg_s_unidade[5]~I .input_async_reset = "none";
defparam \seg_s_unidade[5]~I .input_power_up = "low";
defparam \seg_s_unidade[5]~I .input_register_mode = "none";
defparam \seg_s_unidade[5]~I .input_sync_reset = "none";
defparam \seg_s_unidade[5]~I .oe_async_reset = "none";
defparam \seg_s_unidade[5]~I .oe_power_up = "low";
defparam \seg_s_unidade[5]~I .oe_register_mode = "none";
defparam \seg_s_unidade[5]~I .oe_sync_reset = "none";
defparam \seg_s_unidade[5]~I .operation_mode = "output";
defparam \seg_s_unidade[5]~I .output_async_reset = "none";
defparam \seg_s_unidade[5]~I .output_power_up = "low";
defparam \seg_s_unidade[5]~I .output_register_mode = "none";
defparam \seg_s_unidade[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_s_unidade[6]~I (
	.datain(!\Mux7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_s_unidade[6]));
// synopsys translate_off
defparam \seg_s_unidade[6]~I .input_async_reset = "none";
defparam \seg_s_unidade[6]~I .input_power_up = "low";
defparam \seg_s_unidade[6]~I .input_register_mode = "none";
defparam \seg_s_unidade[6]~I .input_sync_reset = "none";
defparam \seg_s_unidade[6]~I .oe_async_reset = "none";
defparam \seg_s_unidade[6]~I .oe_power_up = "low";
defparam \seg_s_unidade[6]~I .oe_register_mode = "none";
defparam \seg_s_unidade[6]~I .oe_sync_reset = "none";
defparam \seg_s_unidade[6]~I .operation_mode = "output";
defparam \seg_s_unidade[6]~I .output_async_reset = "none";
defparam \seg_s_unidade[6]~I .output_power_up = "low";
defparam \seg_s_unidade[6]~I .output_register_mode = "none";
defparam \seg_s_unidade[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_m_dezena[0]~I (
	.datain(\Mux20~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_m_dezena[0]));
// synopsys translate_off
defparam \seg_m_dezena[0]~I .input_async_reset = "none";
defparam \seg_m_dezena[0]~I .input_power_up = "low";
defparam \seg_m_dezena[0]~I .input_register_mode = "none";
defparam \seg_m_dezena[0]~I .input_sync_reset = "none";
defparam \seg_m_dezena[0]~I .oe_async_reset = "none";
defparam \seg_m_dezena[0]~I .oe_power_up = "low";
defparam \seg_m_dezena[0]~I .oe_register_mode = "none";
defparam \seg_m_dezena[0]~I .oe_sync_reset = "none";
defparam \seg_m_dezena[0]~I .operation_mode = "output";
defparam \seg_m_dezena[0]~I .output_async_reset = "none";
defparam \seg_m_dezena[0]~I .output_power_up = "low";
defparam \seg_m_dezena[0]~I .output_register_mode = "none";
defparam \seg_m_dezena[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_m_dezena[1]~I (
	.datain(\Mux19~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_m_dezena[1]));
// synopsys translate_off
defparam \seg_m_dezena[1]~I .input_async_reset = "none";
defparam \seg_m_dezena[1]~I .input_power_up = "low";
defparam \seg_m_dezena[1]~I .input_register_mode = "none";
defparam \seg_m_dezena[1]~I .input_sync_reset = "none";
defparam \seg_m_dezena[1]~I .oe_async_reset = "none";
defparam \seg_m_dezena[1]~I .oe_power_up = "low";
defparam \seg_m_dezena[1]~I .oe_register_mode = "none";
defparam \seg_m_dezena[1]~I .oe_sync_reset = "none";
defparam \seg_m_dezena[1]~I .operation_mode = "output";
defparam \seg_m_dezena[1]~I .output_async_reset = "none";
defparam \seg_m_dezena[1]~I .output_power_up = "low";
defparam \seg_m_dezena[1]~I .output_register_mode = "none";
defparam \seg_m_dezena[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_m_dezena[2]~I (
	.datain(\Mux18~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_m_dezena[2]));
// synopsys translate_off
defparam \seg_m_dezena[2]~I .input_async_reset = "none";
defparam \seg_m_dezena[2]~I .input_power_up = "low";
defparam \seg_m_dezena[2]~I .input_register_mode = "none";
defparam \seg_m_dezena[2]~I .input_sync_reset = "none";
defparam \seg_m_dezena[2]~I .oe_async_reset = "none";
defparam \seg_m_dezena[2]~I .oe_power_up = "low";
defparam \seg_m_dezena[2]~I .oe_register_mode = "none";
defparam \seg_m_dezena[2]~I .oe_sync_reset = "none";
defparam \seg_m_dezena[2]~I .operation_mode = "output";
defparam \seg_m_dezena[2]~I .output_async_reset = "none";
defparam \seg_m_dezena[2]~I .output_power_up = "low";
defparam \seg_m_dezena[2]~I .output_register_mode = "none";
defparam \seg_m_dezena[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_m_dezena[3]~I (
	.datain(\Mux17~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_m_dezena[3]));
// synopsys translate_off
defparam \seg_m_dezena[3]~I .input_async_reset = "none";
defparam \seg_m_dezena[3]~I .input_power_up = "low";
defparam \seg_m_dezena[3]~I .input_register_mode = "none";
defparam \seg_m_dezena[3]~I .input_sync_reset = "none";
defparam \seg_m_dezena[3]~I .oe_async_reset = "none";
defparam \seg_m_dezena[3]~I .oe_power_up = "low";
defparam \seg_m_dezena[3]~I .oe_register_mode = "none";
defparam \seg_m_dezena[3]~I .oe_sync_reset = "none";
defparam \seg_m_dezena[3]~I .operation_mode = "output";
defparam \seg_m_dezena[3]~I .output_async_reset = "none";
defparam \seg_m_dezena[3]~I .output_power_up = "low";
defparam \seg_m_dezena[3]~I .output_register_mode = "none";
defparam \seg_m_dezena[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_m_dezena[4]~I (
	.datain(\Mux16~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_m_dezena[4]));
// synopsys translate_off
defparam \seg_m_dezena[4]~I .input_async_reset = "none";
defparam \seg_m_dezena[4]~I .input_power_up = "low";
defparam \seg_m_dezena[4]~I .input_register_mode = "none";
defparam \seg_m_dezena[4]~I .input_sync_reset = "none";
defparam \seg_m_dezena[4]~I .oe_async_reset = "none";
defparam \seg_m_dezena[4]~I .oe_power_up = "low";
defparam \seg_m_dezena[4]~I .oe_register_mode = "none";
defparam \seg_m_dezena[4]~I .oe_sync_reset = "none";
defparam \seg_m_dezena[4]~I .operation_mode = "output";
defparam \seg_m_dezena[4]~I .output_async_reset = "none";
defparam \seg_m_dezena[4]~I .output_power_up = "low";
defparam \seg_m_dezena[4]~I .output_register_mode = "none";
defparam \seg_m_dezena[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_m_dezena[5]~I (
	.datain(\Mux15~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_m_dezena[5]));
// synopsys translate_off
defparam \seg_m_dezena[5]~I .input_async_reset = "none";
defparam \seg_m_dezena[5]~I .input_power_up = "low";
defparam \seg_m_dezena[5]~I .input_register_mode = "none";
defparam \seg_m_dezena[5]~I .input_sync_reset = "none";
defparam \seg_m_dezena[5]~I .oe_async_reset = "none";
defparam \seg_m_dezena[5]~I .oe_power_up = "low";
defparam \seg_m_dezena[5]~I .oe_register_mode = "none";
defparam \seg_m_dezena[5]~I .oe_sync_reset = "none";
defparam \seg_m_dezena[5]~I .operation_mode = "output";
defparam \seg_m_dezena[5]~I .output_async_reset = "none";
defparam \seg_m_dezena[5]~I .output_power_up = "low";
defparam \seg_m_dezena[5]~I .output_register_mode = "none";
defparam \seg_m_dezena[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_m_dezena[6]~I (
	.datain(!\Mux14~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_m_dezena[6]));
// synopsys translate_off
defparam \seg_m_dezena[6]~I .input_async_reset = "none";
defparam \seg_m_dezena[6]~I .input_power_up = "low";
defparam \seg_m_dezena[6]~I .input_register_mode = "none";
defparam \seg_m_dezena[6]~I .input_sync_reset = "none";
defparam \seg_m_dezena[6]~I .oe_async_reset = "none";
defparam \seg_m_dezena[6]~I .oe_power_up = "low";
defparam \seg_m_dezena[6]~I .oe_register_mode = "none";
defparam \seg_m_dezena[6]~I .oe_sync_reset = "none";
defparam \seg_m_dezena[6]~I .operation_mode = "output";
defparam \seg_m_dezena[6]~I .output_async_reset = "none";
defparam \seg_m_dezena[6]~I .output_power_up = "low";
defparam \seg_m_dezena[6]~I .output_register_mode = "none";
defparam \seg_m_dezena[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_m_unidade[0]~I (
	.datain(\Mux27~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_m_unidade[0]));
// synopsys translate_off
defparam \seg_m_unidade[0]~I .input_async_reset = "none";
defparam \seg_m_unidade[0]~I .input_power_up = "low";
defparam \seg_m_unidade[0]~I .input_register_mode = "none";
defparam \seg_m_unidade[0]~I .input_sync_reset = "none";
defparam \seg_m_unidade[0]~I .oe_async_reset = "none";
defparam \seg_m_unidade[0]~I .oe_power_up = "low";
defparam \seg_m_unidade[0]~I .oe_register_mode = "none";
defparam \seg_m_unidade[0]~I .oe_sync_reset = "none";
defparam \seg_m_unidade[0]~I .operation_mode = "output";
defparam \seg_m_unidade[0]~I .output_async_reset = "none";
defparam \seg_m_unidade[0]~I .output_power_up = "low";
defparam \seg_m_unidade[0]~I .output_register_mode = "none";
defparam \seg_m_unidade[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_m_unidade[1]~I (
	.datain(\Mux26~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_m_unidade[1]));
// synopsys translate_off
defparam \seg_m_unidade[1]~I .input_async_reset = "none";
defparam \seg_m_unidade[1]~I .input_power_up = "low";
defparam \seg_m_unidade[1]~I .input_register_mode = "none";
defparam \seg_m_unidade[1]~I .input_sync_reset = "none";
defparam \seg_m_unidade[1]~I .oe_async_reset = "none";
defparam \seg_m_unidade[1]~I .oe_power_up = "low";
defparam \seg_m_unidade[1]~I .oe_register_mode = "none";
defparam \seg_m_unidade[1]~I .oe_sync_reset = "none";
defparam \seg_m_unidade[1]~I .operation_mode = "output";
defparam \seg_m_unidade[1]~I .output_async_reset = "none";
defparam \seg_m_unidade[1]~I .output_power_up = "low";
defparam \seg_m_unidade[1]~I .output_register_mode = "none";
defparam \seg_m_unidade[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_m_unidade[2]~I (
	.datain(\Mux25~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_m_unidade[2]));
// synopsys translate_off
defparam \seg_m_unidade[2]~I .input_async_reset = "none";
defparam \seg_m_unidade[2]~I .input_power_up = "low";
defparam \seg_m_unidade[2]~I .input_register_mode = "none";
defparam \seg_m_unidade[2]~I .input_sync_reset = "none";
defparam \seg_m_unidade[2]~I .oe_async_reset = "none";
defparam \seg_m_unidade[2]~I .oe_power_up = "low";
defparam \seg_m_unidade[2]~I .oe_register_mode = "none";
defparam \seg_m_unidade[2]~I .oe_sync_reset = "none";
defparam \seg_m_unidade[2]~I .operation_mode = "output";
defparam \seg_m_unidade[2]~I .output_async_reset = "none";
defparam \seg_m_unidade[2]~I .output_power_up = "low";
defparam \seg_m_unidade[2]~I .output_register_mode = "none";
defparam \seg_m_unidade[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_m_unidade[3]~I (
	.datain(\Mux24~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_m_unidade[3]));
// synopsys translate_off
defparam \seg_m_unidade[3]~I .input_async_reset = "none";
defparam \seg_m_unidade[3]~I .input_power_up = "low";
defparam \seg_m_unidade[3]~I .input_register_mode = "none";
defparam \seg_m_unidade[3]~I .input_sync_reset = "none";
defparam \seg_m_unidade[3]~I .oe_async_reset = "none";
defparam \seg_m_unidade[3]~I .oe_power_up = "low";
defparam \seg_m_unidade[3]~I .oe_register_mode = "none";
defparam \seg_m_unidade[3]~I .oe_sync_reset = "none";
defparam \seg_m_unidade[3]~I .operation_mode = "output";
defparam \seg_m_unidade[3]~I .output_async_reset = "none";
defparam \seg_m_unidade[3]~I .output_power_up = "low";
defparam \seg_m_unidade[3]~I .output_register_mode = "none";
defparam \seg_m_unidade[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_m_unidade[4]~I (
	.datain(\Mux23~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_m_unidade[4]));
// synopsys translate_off
defparam \seg_m_unidade[4]~I .input_async_reset = "none";
defparam \seg_m_unidade[4]~I .input_power_up = "low";
defparam \seg_m_unidade[4]~I .input_register_mode = "none";
defparam \seg_m_unidade[4]~I .input_sync_reset = "none";
defparam \seg_m_unidade[4]~I .oe_async_reset = "none";
defparam \seg_m_unidade[4]~I .oe_power_up = "low";
defparam \seg_m_unidade[4]~I .oe_register_mode = "none";
defparam \seg_m_unidade[4]~I .oe_sync_reset = "none";
defparam \seg_m_unidade[4]~I .operation_mode = "output";
defparam \seg_m_unidade[4]~I .output_async_reset = "none";
defparam \seg_m_unidade[4]~I .output_power_up = "low";
defparam \seg_m_unidade[4]~I .output_register_mode = "none";
defparam \seg_m_unidade[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_m_unidade[5]~I (
	.datain(\Mux22~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_m_unidade[5]));
// synopsys translate_off
defparam \seg_m_unidade[5]~I .input_async_reset = "none";
defparam \seg_m_unidade[5]~I .input_power_up = "low";
defparam \seg_m_unidade[5]~I .input_register_mode = "none";
defparam \seg_m_unidade[5]~I .input_sync_reset = "none";
defparam \seg_m_unidade[5]~I .oe_async_reset = "none";
defparam \seg_m_unidade[5]~I .oe_power_up = "low";
defparam \seg_m_unidade[5]~I .oe_register_mode = "none";
defparam \seg_m_unidade[5]~I .oe_sync_reset = "none";
defparam \seg_m_unidade[5]~I .operation_mode = "output";
defparam \seg_m_unidade[5]~I .output_async_reset = "none";
defparam \seg_m_unidade[5]~I .output_power_up = "low";
defparam \seg_m_unidade[5]~I .output_register_mode = "none";
defparam \seg_m_unidade[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_m_unidade[6]~I (
	.datain(!\Mux21~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_m_unidade[6]));
// synopsys translate_off
defparam \seg_m_unidade[6]~I .input_async_reset = "none";
defparam \seg_m_unidade[6]~I .input_power_up = "low";
defparam \seg_m_unidade[6]~I .input_register_mode = "none";
defparam \seg_m_unidade[6]~I .input_sync_reset = "none";
defparam \seg_m_unidade[6]~I .oe_async_reset = "none";
defparam \seg_m_unidade[6]~I .oe_power_up = "low";
defparam \seg_m_unidade[6]~I .oe_register_mode = "none";
defparam \seg_m_unidade[6]~I .oe_sync_reset = "none";
defparam \seg_m_unidade[6]~I .operation_mode = "output";
defparam \seg_m_unidade[6]~I .output_async_reset = "none";
defparam \seg_m_unidade[6]~I .output_power_up = "low";
defparam \seg_m_unidade[6]~I .output_register_mode = "none";
defparam \seg_m_unidade[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_h_dezena[0]~I (
	.datain(\Mux34~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_h_dezena[0]));
// synopsys translate_off
defparam \seg_h_dezena[0]~I .input_async_reset = "none";
defparam \seg_h_dezena[0]~I .input_power_up = "low";
defparam \seg_h_dezena[0]~I .input_register_mode = "none";
defparam \seg_h_dezena[0]~I .input_sync_reset = "none";
defparam \seg_h_dezena[0]~I .oe_async_reset = "none";
defparam \seg_h_dezena[0]~I .oe_power_up = "low";
defparam \seg_h_dezena[0]~I .oe_register_mode = "none";
defparam \seg_h_dezena[0]~I .oe_sync_reset = "none";
defparam \seg_h_dezena[0]~I .operation_mode = "output";
defparam \seg_h_dezena[0]~I .output_async_reset = "none";
defparam \seg_h_dezena[0]~I .output_power_up = "low";
defparam \seg_h_dezena[0]~I .output_register_mode = "none";
defparam \seg_h_dezena[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_h_dezena[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_h_dezena[1]));
// synopsys translate_off
defparam \seg_h_dezena[1]~I .input_async_reset = "none";
defparam \seg_h_dezena[1]~I .input_power_up = "low";
defparam \seg_h_dezena[1]~I .input_register_mode = "none";
defparam \seg_h_dezena[1]~I .input_sync_reset = "none";
defparam \seg_h_dezena[1]~I .oe_async_reset = "none";
defparam \seg_h_dezena[1]~I .oe_power_up = "low";
defparam \seg_h_dezena[1]~I .oe_register_mode = "none";
defparam \seg_h_dezena[1]~I .oe_sync_reset = "none";
defparam \seg_h_dezena[1]~I .operation_mode = "output";
defparam \seg_h_dezena[1]~I .output_async_reset = "none";
defparam \seg_h_dezena[1]~I .output_power_up = "low";
defparam \seg_h_dezena[1]~I .output_register_mode = "none";
defparam \seg_h_dezena[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_h_dezena[2]~I (
	.datain(\Mux32~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_h_dezena[2]));
// synopsys translate_off
defparam \seg_h_dezena[2]~I .input_async_reset = "none";
defparam \seg_h_dezena[2]~I .input_power_up = "low";
defparam \seg_h_dezena[2]~I .input_register_mode = "none";
defparam \seg_h_dezena[2]~I .input_sync_reset = "none";
defparam \seg_h_dezena[2]~I .oe_async_reset = "none";
defparam \seg_h_dezena[2]~I .oe_power_up = "low";
defparam \seg_h_dezena[2]~I .oe_register_mode = "none";
defparam \seg_h_dezena[2]~I .oe_sync_reset = "none";
defparam \seg_h_dezena[2]~I .operation_mode = "output";
defparam \seg_h_dezena[2]~I .output_async_reset = "none";
defparam \seg_h_dezena[2]~I .output_power_up = "low";
defparam \seg_h_dezena[2]~I .output_register_mode = "none";
defparam \seg_h_dezena[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_h_dezena[3]~I (
	.datain(\Mux34~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_h_dezena[3]));
// synopsys translate_off
defparam \seg_h_dezena[3]~I .input_async_reset = "none";
defparam \seg_h_dezena[3]~I .input_power_up = "low";
defparam \seg_h_dezena[3]~I .input_register_mode = "none";
defparam \seg_h_dezena[3]~I .input_sync_reset = "none";
defparam \seg_h_dezena[3]~I .oe_async_reset = "none";
defparam \seg_h_dezena[3]~I .oe_power_up = "low";
defparam \seg_h_dezena[3]~I .oe_register_mode = "none";
defparam \seg_h_dezena[3]~I .oe_sync_reset = "none";
defparam \seg_h_dezena[3]~I .operation_mode = "output";
defparam \seg_h_dezena[3]~I .output_async_reset = "none";
defparam \seg_h_dezena[3]~I .output_power_up = "low";
defparam \seg_h_dezena[3]~I .output_register_mode = "none";
defparam \seg_h_dezena[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_h_dezena[4]~I (
	.datain(!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_h_dezena[4]));
// synopsys translate_off
defparam \seg_h_dezena[4]~I .input_async_reset = "none";
defparam \seg_h_dezena[4]~I .input_power_up = "low";
defparam \seg_h_dezena[4]~I .input_register_mode = "none";
defparam \seg_h_dezena[4]~I .input_sync_reset = "none";
defparam \seg_h_dezena[4]~I .oe_async_reset = "none";
defparam \seg_h_dezena[4]~I .oe_power_up = "low";
defparam \seg_h_dezena[4]~I .oe_register_mode = "none";
defparam \seg_h_dezena[4]~I .oe_sync_reset = "none";
defparam \seg_h_dezena[4]~I .operation_mode = "output";
defparam \seg_h_dezena[4]~I .output_async_reset = "none";
defparam \seg_h_dezena[4]~I .output_power_up = "low";
defparam \seg_h_dezena[4]~I .output_register_mode = "none";
defparam \seg_h_dezena[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_h_dezena[5]~I (
	.datain(\Mux29~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_h_dezena[5]));
// synopsys translate_off
defparam \seg_h_dezena[5]~I .input_async_reset = "none";
defparam \seg_h_dezena[5]~I .input_power_up = "low";
defparam \seg_h_dezena[5]~I .input_register_mode = "none";
defparam \seg_h_dezena[5]~I .input_sync_reset = "none";
defparam \seg_h_dezena[5]~I .oe_async_reset = "none";
defparam \seg_h_dezena[5]~I .oe_power_up = "low";
defparam \seg_h_dezena[5]~I .oe_register_mode = "none";
defparam \seg_h_dezena[5]~I .oe_sync_reset = "none";
defparam \seg_h_dezena[5]~I .operation_mode = "output";
defparam \seg_h_dezena[5]~I .output_async_reset = "none";
defparam \seg_h_dezena[5]~I .output_power_up = "low";
defparam \seg_h_dezena[5]~I .output_register_mode = "none";
defparam \seg_h_dezena[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_h_dezena[6]~I (
	.datain(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_h_dezena[6]));
// synopsys translate_off
defparam \seg_h_dezena[6]~I .input_async_reset = "none";
defparam \seg_h_dezena[6]~I .input_power_up = "low";
defparam \seg_h_dezena[6]~I .input_register_mode = "none";
defparam \seg_h_dezena[6]~I .input_sync_reset = "none";
defparam \seg_h_dezena[6]~I .oe_async_reset = "none";
defparam \seg_h_dezena[6]~I .oe_power_up = "low";
defparam \seg_h_dezena[6]~I .oe_register_mode = "none";
defparam \seg_h_dezena[6]~I .oe_sync_reset = "none";
defparam \seg_h_dezena[6]~I .operation_mode = "output";
defparam \seg_h_dezena[6]~I .output_async_reset = "none";
defparam \seg_h_dezena[6]~I .output_power_up = "low";
defparam \seg_h_dezena[6]~I .output_register_mode = "none";
defparam \seg_h_dezena[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_h_unidade[0]~I (
	.datain(\Mux41~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_h_unidade[0]));
// synopsys translate_off
defparam \seg_h_unidade[0]~I .input_async_reset = "none";
defparam \seg_h_unidade[0]~I .input_power_up = "low";
defparam \seg_h_unidade[0]~I .input_register_mode = "none";
defparam \seg_h_unidade[0]~I .input_sync_reset = "none";
defparam \seg_h_unidade[0]~I .oe_async_reset = "none";
defparam \seg_h_unidade[0]~I .oe_power_up = "low";
defparam \seg_h_unidade[0]~I .oe_register_mode = "none";
defparam \seg_h_unidade[0]~I .oe_sync_reset = "none";
defparam \seg_h_unidade[0]~I .operation_mode = "output";
defparam \seg_h_unidade[0]~I .output_async_reset = "none";
defparam \seg_h_unidade[0]~I .output_power_up = "low";
defparam \seg_h_unidade[0]~I .output_register_mode = "none";
defparam \seg_h_unidade[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_h_unidade[1]~I (
	.datain(\Mux40~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_h_unidade[1]));
// synopsys translate_off
defparam \seg_h_unidade[1]~I .input_async_reset = "none";
defparam \seg_h_unidade[1]~I .input_power_up = "low";
defparam \seg_h_unidade[1]~I .input_register_mode = "none";
defparam \seg_h_unidade[1]~I .input_sync_reset = "none";
defparam \seg_h_unidade[1]~I .oe_async_reset = "none";
defparam \seg_h_unidade[1]~I .oe_power_up = "low";
defparam \seg_h_unidade[1]~I .oe_register_mode = "none";
defparam \seg_h_unidade[1]~I .oe_sync_reset = "none";
defparam \seg_h_unidade[1]~I .operation_mode = "output";
defparam \seg_h_unidade[1]~I .output_async_reset = "none";
defparam \seg_h_unidade[1]~I .output_power_up = "low";
defparam \seg_h_unidade[1]~I .output_register_mode = "none";
defparam \seg_h_unidade[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_h_unidade[2]~I (
	.datain(\Mux39~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_h_unidade[2]));
// synopsys translate_off
defparam \seg_h_unidade[2]~I .input_async_reset = "none";
defparam \seg_h_unidade[2]~I .input_power_up = "low";
defparam \seg_h_unidade[2]~I .input_register_mode = "none";
defparam \seg_h_unidade[2]~I .input_sync_reset = "none";
defparam \seg_h_unidade[2]~I .oe_async_reset = "none";
defparam \seg_h_unidade[2]~I .oe_power_up = "low";
defparam \seg_h_unidade[2]~I .oe_register_mode = "none";
defparam \seg_h_unidade[2]~I .oe_sync_reset = "none";
defparam \seg_h_unidade[2]~I .operation_mode = "output";
defparam \seg_h_unidade[2]~I .output_async_reset = "none";
defparam \seg_h_unidade[2]~I .output_power_up = "low";
defparam \seg_h_unidade[2]~I .output_register_mode = "none";
defparam \seg_h_unidade[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_h_unidade[3]~I (
	.datain(\Mux38~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_h_unidade[3]));
// synopsys translate_off
defparam \seg_h_unidade[3]~I .input_async_reset = "none";
defparam \seg_h_unidade[3]~I .input_power_up = "low";
defparam \seg_h_unidade[3]~I .input_register_mode = "none";
defparam \seg_h_unidade[3]~I .input_sync_reset = "none";
defparam \seg_h_unidade[3]~I .oe_async_reset = "none";
defparam \seg_h_unidade[3]~I .oe_power_up = "low";
defparam \seg_h_unidade[3]~I .oe_register_mode = "none";
defparam \seg_h_unidade[3]~I .oe_sync_reset = "none";
defparam \seg_h_unidade[3]~I .operation_mode = "output";
defparam \seg_h_unidade[3]~I .output_async_reset = "none";
defparam \seg_h_unidade[3]~I .output_power_up = "low";
defparam \seg_h_unidade[3]~I .output_register_mode = "none";
defparam \seg_h_unidade[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_h_unidade[4]~I (
	.datain(\Mux37~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_h_unidade[4]));
// synopsys translate_off
defparam \seg_h_unidade[4]~I .input_async_reset = "none";
defparam \seg_h_unidade[4]~I .input_power_up = "low";
defparam \seg_h_unidade[4]~I .input_register_mode = "none";
defparam \seg_h_unidade[4]~I .input_sync_reset = "none";
defparam \seg_h_unidade[4]~I .oe_async_reset = "none";
defparam \seg_h_unidade[4]~I .oe_power_up = "low";
defparam \seg_h_unidade[4]~I .oe_register_mode = "none";
defparam \seg_h_unidade[4]~I .oe_sync_reset = "none";
defparam \seg_h_unidade[4]~I .operation_mode = "output";
defparam \seg_h_unidade[4]~I .output_async_reset = "none";
defparam \seg_h_unidade[4]~I .output_power_up = "low";
defparam \seg_h_unidade[4]~I .output_register_mode = "none";
defparam \seg_h_unidade[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_h_unidade[5]~I (
	.datain(\Mux36~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_h_unidade[5]));
// synopsys translate_off
defparam \seg_h_unidade[5]~I .input_async_reset = "none";
defparam \seg_h_unidade[5]~I .input_power_up = "low";
defparam \seg_h_unidade[5]~I .input_register_mode = "none";
defparam \seg_h_unidade[5]~I .input_sync_reset = "none";
defparam \seg_h_unidade[5]~I .oe_async_reset = "none";
defparam \seg_h_unidade[5]~I .oe_power_up = "low";
defparam \seg_h_unidade[5]~I .oe_register_mode = "none";
defparam \seg_h_unidade[5]~I .oe_sync_reset = "none";
defparam \seg_h_unidade[5]~I .operation_mode = "output";
defparam \seg_h_unidade[5]~I .output_async_reset = "none";
defparam \seg_h_unidade[5]~I .output_power_up = "low";
defparam \seg_h_unidade[5]~I .output_register_mode = "none";
defparam \seg_h_unidade[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg_h_unidade[6]~I (
	.datain(!\Mux35~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg_h_unidade[6]));
// synopsys translate_off
defparam \seg_h_unidade[6]~I .input_async_reset = "none";
defparam \seg_h_unidade[6]~I .input_power_up = "low";
defparam \seg_h_unidade[6]~I .input_register_mode = "none";
defparam \seg_h_unidade[6]~I .input_sync_reset = "none";
defparam \seg_h_unidade[6]~I .oe_async_reset = "none";
defparam \seg_h_unidade[6]~I .oe_power_up = "low";
defparam \seg_h_unidade[6]~I .oe_register_mode = "none";
defparam \seg_h_unidade[6]~I .oe_sync_reset = "none";
defparam \seg_h_unidade[6]~I .operation_mode = "output";
defparam \seg_h_unidade[6]~I .output_async_reset = "none";
defparam \seg_h_unidade[6]~I .output_power_up = "low";
defparam \seg_h_unidade[6]~I .output_register_mode = "none";
defparam \seg_h_unidade[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
