// Seed: 172807746
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  assign module_1.id_5 = 0;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = id_9;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input wand id_7,
    output uwire id_8
    , id_11, id_12,
    input wor id_9
);
  uwire \id_13 = 1 < id_9;
  wire  id_14 = ~id_2;
  module_0 modCall_1 (
      \id_13 ,
      id_12,
      id_12,
      id_12,
      id_14,
      id_11,
      id_14,
      id_14,
      id_11,
      \id_13
  );
endmodule
