
../Release/ps_app.elf:     file format elf32-littlearm

SYMBOL TABLE:
01000000 l    d  .text	00000000 .text
01016304 l    d  .init	00000000 .init
01016310 l    d  .fini	00000000 .fini
01016320 l    d  .rodata	00000000 .rodata
01059330 l    d  .data	00000000 .data
0105a168 l    d  .eh_frame	00000000 .eh_frame
0105c000 l    d  .mmu_tbl	00000000 .mmu_tbl
01060000 l    d  .ARM.exidx	00000000 .ARM.exidx
01060008 l    d  .init_array	00000000 .init_array
0106000c l    d  .fini_array	00000000 .fini_array
01060010 l    d  .ARM.attributes	00000000 .ARM.attributes
01060020 l    d  .bss	00000000 .bss
0116a4d4 l    d  .heap	00000000 .heap
00000000 l    d  .stack	00000000 .stack
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 asm_vectors.o
010000a0 l       .text	00000000 Undefined
010000bc l       .text	00000000 SVCHandler
01000100 l       .text	00000000 PrefetchAbortHandler
010000e0 l       .text	00000000 DataAbortHandler
01000020 l       .text	00000000 IRQHandler
01000060 l       .text	00000000 FIQHandler
0100007c l       .text	00000000 FIQLoop
00000000 l    df *ABS*	00000000 boot.o
f8f02000 l       *ABS*	00000000 PSS_L2CC_BASE_ADDR
f8000000 l       *ABS*	00000000 PSS_SLCR_BASE_ADDR
0fffff00 l       *ABS*	00000000 RESERVED
fe00000f l       *ABS*	00000000 LRemap
f8f0277c l       *ABS*	00000000 L2CCWay
f8f02730 l       *ABS*	00000000 L2CCSync
f8f02100 l       *ABS*	00000000 L2CCCrtl
f8f02104 l       *ABS*	00000000 L2CCAuxCrtl
f8f02108 l       *ABS*	00000000 L2CCTAGLatReg
f8f0210c l       *ABS*	00000000 L2CCDataLatReg
f8f02220 l       *ABS*	00000000 L2CCIntClear
f8f0221c l       *ABS*	00000000 L2CCIntRaw
f8000004 l       *ABS*	00000000 SLCRlockReg
f8000008 l       *ABS*	00000000 SLCRUnlockReg
f8000a1c l       *ABS*	00000000 SLCRL2cRamReg
f8000244 l       *ABS*	00000000 SLCRCPURSTReg
f800d010 l       *ABS*	00000000 EFUSEStaus
00001005 l       *ABS*	00000000 CRValMmuCac
00002000 l       *ABS*	00000000 CRValHiVectorAddr
72360000 l       *ABS*	00000000 L2CCAuxControl
00000001 l       *ABS*	00000000 L2CCControl
00000111 l       *ABS*	00000000 L2CCTAGLatency
00000121 l       *ABS*	00000000 L2CCDataLatency
0000767b l       *ABS*	00000000 SLCRlockKey
0000df0d l       *ABS*	00000000 SLCRUnlockKey
00020202 l       *ABS*	00000000 SLCRL2cRamConfig
40000000 l       *ABS*	00000000 FPEXC_EN
01000144 l       .text	00000000 CheckEFUSE
0100013c l       .text	00000000 EndlessLoop0
0100017c l       .text	00000000 OKToRun
010003c8 l       .text	00000000 invalidate_dcache
01000324 l       .text	00000000 Sync
01000444 l       .text	00000000 finished
010003dc l       .text	00000000 loop1
01000438 l       .text	00000000 skip
01000418 l       .text	00000000 loop2
0100041c l       .text	00000000 loop3
00000000 l    df *ABS*	00000000 g:/xilinx/vitis/2019.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/../lib/gcc/arm-none-eabi/8.2.0/thumb/v7-a+fp/hard/crti.o
00000000 l    df *ABS*	00000000 crtstuff.c
0105a168 l     O .eh_frame	00000000 
010004dc l     F .text	00000000 deregister_tm_clones
01000500 l     F .text	00000000 register_tm_clones
0100052c l     F .text	00000000 __do_global_dtors_aux
01060020 l       .bss	00000001 completed.10177
0106000c l     O .fini_array	00000000 __do_global_dtors_aux_fini_array_entry
0100055c l     F .text	00000000 frame_dummy
01060024 l       .bss	00000018 object.10182
01060008 l     O .init_array	00000000 __frame_dummy_init_array_entry
00000000 l    df *ABS*	00000000 acq_hacks.c
00000000 l    df *ABS*	00000000 acquire.c
00000000 l    df *ABS*	00000000 clkwiz_interface.c
00000000 l    df *ABS*	00000000 demo_norway.c
00000000 l    df *ABS*	00000000 fabric_config.c
00000000 l    df *ABS*	00000000 hal.c
0100318c l     F .text	0000012c d_printf.constprop.5
010032b8 l     F .text	0000000c d_printf.constprop.6
010032c4 l     F .text	0000012c d_printf.constprop.7
010033f0 l     F .text	00000038 d_read_timing.part.3
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 mipi_csi_hacks.c
00000000 l    df *ABS*	00000000 platform.c
00000000 l    df *ABS*	00000000 trigger.c
00000000 l    df *ABS*	00000000 xaxidma.c
00000000 l    df *ABS*	00000000 xaxidma_sinit.c
00000000 l    df *ABS*	00000000 xaxidma_bdring.c
00000000 l    df *ABS*	00000000 xaxidma_g.c
00000000 l    df *ABS*	00000000 xclk_wiz.c
0100615c l     F .text	00000028 StubErrCallBack
00000000 l    df *ABS*	00000000 xclk_wiz_sinit.c
00000000 l    df *ABS*	00000000 xgpiops.c
00000000 l    df *ABS*	00000000 xgpiops_sinit.c
00000000 l    df *ABS*	00000000 xgpiops_intr.c
00000000 l    df *ABS*	00000000 xgpiops_g.c
00000000 l    df *ABS*	00000000 xscugic_intr.c
00000000 l    df *ABS*	00000000 xscugic.c
01007e08 l     F .text	00000050 StubHandler
01060040 l     O .bss	00000004 CpuId
00000000 l    df *ABS*	00000000 xscugic_sinit.c
00000000 l    df *ABS*	00000000 xscugic_selftest.c
00000000 l    df *ABS*	00000000 xscutimer.c
00000000 l    df *ABS*	00000000 xscutimer_selftest.c
00000000 l    df *ABS*	00000000 xscutimer_sinit.c
00000000 l    df *ABS*	00000000 xscutimer_g.c
00000000 l    df *ABS*	00000000 xil_assert.c
01060044 l     O .bss	00000004 Xil_AssertCallbackRoutine
00000000 l    df *ABS*	00000000 print.c
00000000 l    df *ABS*	00000000 xil_cache.c
01009568 l     F .text	00000058 Xil_L2CacheEnable.part.0
00000000 l    df *ABS*	00000000 outbyte.c
00000000 l    df *ABS*	00000000 xplatform_info.c
00000000 l    df *ABS*	00000000 xil_printf.c
01009798 l     F .text	0000009c getnum
01009834 l     F .text	00000034 padding.part.0
01009868 l     F .text	00000164 outnum
00000000 l    df *ABS*	00000000 xil_exception.c
01009e58 l     F .text	00000004 Xil_ExceptionNullHandler
00000000 l    df *ABS*	00000000 xuartps_hw.c
00000000 l    df *ABS*	00000000 xclk_wiz_g.c
00000000 l    df *ABS*	00000000 xscugic_g.c
00000000 l    df *ABS*	00000000 vectors.c
00000000 l    df *ABS*	00000000 xil-crt0.S
00000000 l    df *ABS*	00000000 translation_table.o
00000000 l       *ABS*	00000000 SECT
00100000 l       *ABS*	00000000 DDR_START
0fffffff l       *ABS*	00000000 DDR_END
0ff00000 l       *ABS*	00000000 DDR_SIZE
000000ff l       *ABS*	00000000 DDR_REG
00000300 l       *ABS*	00000000 UNDEF_REG
00000000 l    df *ABS*	00000000 cpu_init.o
00000000 l    df *ABS*	00000000 xtime_l.c
00000000 l    df *ABS*	00000000 _udivsi3.o
0100a140 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l       *ABS*	00000000 shift
00000000 l    df *ABS*	00000000 _divsi3.o
0100a3be l       .text	00000000 .divsi3_skip_div0_test
00000000 l       *ABS*	00000000 shift
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_addsubsf3.o
00000000 l    df *ABS*	00000000 _aeabi_ldivmod.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 fini.c
00000000 l    df *ABS*	00000000 impure.c
010597a0 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 locale.c
0100af08 l     F .text	0000006c currentlocale
0105633c l     O .rodata	0000001c categories
01060048 l     O .bss	000000e7 global_locale_string
01060130 l     O .bss	000000e0 new_categories.6704
01060210 l     O .bss	000000e0 saved_categories.6705
00000000 l    df *ABS*	00000000 malign.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mbtowc_r.c
010564c4 l     O .rodata	00000048 JIS_state_table
0105650c l     O .rodata	00000048 JIS_action_table
00000000 l    df *ABS*	00000000 lib_a-memcpy.o
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 snprintf.c
00000000 l    df *ABS*	00000000 strcasecmp.c
00000000 l    df *ABS*	00000000 strcat.c
00000000 l    df *ABS*	00000000 strchr.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 strcpy.c
00000000 l    df *ABS*	00000000 strlcpy.c
00000000 l    df *ABS*	00000000 lib_a-strlen.o
00000000 l    df *ABS*	00000000 strncasecmp.c
00000000 l    df *ABS*	00000000 strncmp.c
00000000 l    df *ABS*	00000000 strncpy.c
00000000 l    df *ABS*	00000000 strtol.c
0100d49c l     F .text	00000120 _strtol_l.isra.0
00000000 l    df *ABS*	00000000 vfprintf.c
01056554 l     O .rodata	00000010 blanks.8644
01056564 l     O .rodata	00000010 zeroes.8645
00000000 l    df *ABS*	00000000 vfprintf.c
01010d44 l     F .text	0000006a __sbprintf
01056574 l     O .rodata	00000010 blanks.8659
01056584 l     O .rodata	00000010 zeroes.8660
00000000 l    df *ABS*	00000000 vsnprintf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wcsrtombs.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 dtoa.c
01011308 l     F .text	00000148 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
01012304 l     F .text	00000004 __fp_lock
01012314 l     F .text	000000e4 __sinit.part.0
010123f8 l     F .text	00000004 __fp_unlock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 getenv_r.c
00000000 l    df *ABS*	00000000 localeconv.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
01056698 l     O .rodata	0000000c p05.7430
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 s_frexp.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 vfprintf.c
010567c0 l     O .rodata	00000010 blanks.8623
010567d0 l     O .rodata	00000010 zeroes.8624
00000000 l    df *ABS*	00000000 vfprintf.c
01014b78 l     F .text	00000074 __sprint_r.part.0
01015b98 l     F .text	0000006a __sbprintf
010567e0 l     O .rodata	00000010 blanks.8637
010567f0 l     O .rodata	00000010 zeroes.8638
00000000 l    df *ABS*	00000000 wcsnrtombs.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 environ.c
01060328 l     O .bss	00000004 initial_env
00000000 l    df *ABS*	00000000 envlock.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 _sbrk.c
0106032c l     O .bss	00000004 heap.5714
00000000 l    df *ABS*	00000000 lseek.c
00000000 l    df *ABS*	00000000 write.c
010161b4 l     F .text	0000006c write.localalias.0
00000000 l    df *ABS*	00000000 read.c
01016224 l     F .text	0000005c read.localalias.0
00000000 l    df *ABS*	00000000 fstat.c
00000000 l    df *ABS*	00000000 errno.c
00000000 l    df *ABS*	00000000 _exit.c
00000000 l    df *ABS*	00000000 isatty.c
00000000 l    df *ABS*	00000000 inbyte.c
00000000 l    df *ABS*	00000000 close.c
00000000 l    df *ABS*	00000000 crtstuff.c
0105a168 l     O .eh_frame	00000000 __FRAME_END__
00000000 l    df *ABS*	00000000 g:/xilinx/vitis/2019.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/../lib/gcc/arm-none-eabi/8.2.0/thumb/v7-a+fp/hard/crtn.o
010136f0 g     F .text	00000028 _mprec_log10
00010400 g       .stack	00000000 _supervisor_stack_end
01013760 g     F .text	0000005a __any_on
01016000 g     F .text	00000026 _isatty_r
01005e8c g     F .text	00000218 XAxiDma_BdRingCheck
01056770 g     O .rodata	00000028 __mprec_tinytens
010093b0 g     F .text	00000048 Xil_L1ICacheInvalidateRange
01059438 g     O .data	00000058 XClk_Wiz_ConfigTable
0100d11c g     F .text	000000c2 strcpy
01013b30 g     F .text	0000001a cleanup_glue
0100590c g     F .text	000000d8 XAxiDma_BdRingUnAlloc
0100cb14 g     F .text	00000068 _puts_r
01016028 g     F .text	0000002c _lseek_r
01000000 g       .text	00000000 _vector_table
010093f8 g     F .text	00000074 Xil_L2CacheDisable
0105a16c g       .eh_frame	00000000 __eh_framehdr_start
0105a168 g       .data	00000000 ___CTORS_LIST___
010045d8 g     F .text	000001a4 trig_dump_state
01009044 g     F .text	00000058 Xil_ICacheInvalidateRange
0100925c g     F .text	00000018 Xil_L1DCacheDisable
00000400 g       *ABS*	00000000 _ABORT_STACK_SIZE
01008dec g     F .text	00000028 print
0100a988 g     F .text	0000005a .hidden __floatdidf
0100cae8 g     F .text	0000002a printf
01010e3c g     F .text	00000054 _wcrtomb_r
01013cc0 g     F .text	00000020 __sseek
010124cc g     F .text	00000008 __sinit
010022c0 g     F .text	00000068 acq_get_ll_pointer
01005dd8 g     F .text	000000b4 XAxiDma_BdRingFree
01016080 g     F .text	000000b0 __swbuf_r
01006184 g     F .text	000000c8 XClk_Wiz_CfgInitialize
01009e8c g     F .text	00000030 Xil_PrefetchAbortHandler
01161d60 g     O .bss	00000004 mipi_dma_config
010069a4 g     F .text	000000e4 XGpioPs_ReadPin
0100b648 g     F .text	00000244 _setlocale_r
010123fc g     F .text	0000002e __sfmoreglue
0100962c g     F .text	00000014 Xil_L2CacheInvalidateLine
0100cac4 g     F .text	00000002 __malloc_unlock
010067b0 g     F .text	000000b8 XGpioPs_GetOutputEnable
0100477c g     F .text	00000090 trig_init
01008b94 g     F .text	00000088 XScuTimer_SetPrescaler
01008d7c g     F .text	0000005c Xil_Assert
0100889c g     F .text	00000050 XScuGic_SetCpuID
01008728 g     F .text	00000174 XScuGic_CfgInitialize
010112f4 g     F .text	0000000e __set_ctype
010042a8 g     F .text	00000004 enable_caches
01000588 g     F .text	00000004 acq_hacks_init
01012df0 g     F .text	000000ce memmove
010124b4 g     F .text	00000016 _cleanup
00010c00 g       .stack	00000000 __supervisor_stack
0100cc38 g     F .text	00000090 snprintf
0100b8b4 g     F .text	00000020 __locale_ctype_ptr
01001120 g     F .text	000003e0 acq_prepare_triggered
01012ec0 g     F .text	0000004c _Balloc
01004f2c g     F .text	00000028 XAxiDma_SelectKeyHole
01060008 g       .ARM.exidx	00000000 __exidx_end
01006b88 g     F .text	00000124 XGpioPs_SetDirectionPin
01009f3c g     F .text	00000018 XUartPs_SendByte
010027b0 g     F .text	000000d4 clkwiz_init
01008214 g     F .text	0000012c XScuGic_GetPriorityTriggerType
00011400 g       .stack	00000000 _undef_stack_end
01016294  w    F .text	00000010 __errno
01009edc g     F .text	00000004 Xil_ExceptionInit
01004428 g     F .text	00000038 trig_configure_always
01012c0c g     F .text	00000004 __localeconv_l
01003440 g     F .text	000001a8 bogo_calibrate
01011008 g     F .text	00000054 __sjis_wctomb
01060010 g       .ARM.attributes	00000000 __sbss_start
01015fd4 g     F .text	0000002a _fstat_r
0116a4d0 g     O .bss	00000004 errno
01013c7c g     F .text	00000004 __seofread
0100a028 g     F .text	00000014 PrefetchAbortInterrupt
01009f54 g     F .text	0000001c XUartPs_RecvByte
0100a9f0 g     F .text	00000160 .hidden __aeabi_fadd
0100a9ec g     F .text	00000164 .hidden __subsf3
0105a168 g       .data	00000000 __fixup_start
01009790 g     F .text	00000008 XGetPlatform_Info
01009274 g     F .text	0000005c Xil_DCacheFlush
0100012c g       .text	00000000 _boot
01009518 g     F .text	00000020 Xil_DCacheInvalidate
010080dc g     F .text	00000138 XScuGic_SetPriorityTriggerType
01007470 g     F .text	000000b8 XGpioPs_IntrGetStatus
0101105c g     F .text	00000070 __eucjp_wctomb
01000a18 g     F .text	00000170 _acq_irq_fifo_gen_rst
010593f4 g     O .data	00000008 XScuTimer_ConfigTable
0105a168 g       .data	00000000 __fixup_end
01161d64 g     O .bss	00000750 mipi_dma
01005188 g     F .text	00000184 XAxiDma_UpdateBdRingCDesc
0100c440 g     F .text	000005e0 memcpy
01006444 g     F .text	000000b4 XGpioPs_Read
0105a168 g     O .data	00000000 .hidden __TMC_END__
01012308 g     F .text	0000000c _cleanup_r
0100d638 g     F .text	00001b4c _svfprintf_r
0100a910 g     F .text	00000022 .hidden __floatsidf
01009ebc g     F .text	00000020 Xil_UndefinedExceptionHandler
0105c000 g       .mmu_tbl	00000000 __mmu_tbl_start
01060010 g       .ARM.attributes	00000000 __sdata_start
0105a168 g       .data	00000000 __DTOR_END__
01002220 g     F .text	000000a0 acq_debug_dump_waveraw
0100aca0 g     F .text	00000000 .hidden __aeabi_uldivmod
01009538 g     F .text	00000030 Xil_ICacheInvalidate
0100cb7c g     F .text	00000010 puts
010042b4 g     F .text	00000004 init_platform
00011000 g       .stack	00000000 __abort_stack
01060010 g       .fini_array	00000000 __fini_array_end
01059330 g       .rodata	00000000 __rodata_end
01013690 g     F .text	00000060 __ratio
01009640 g     F .text	00000068 Xil_L2CacheInvalidateRange
01002b74 g     F .text	00000278 clkwiz_dump_state
0100b9f0 g     F .text	00000010 malloc
0100cac8 g     F .text	00000020 _printf_r
0100a140 g     F .text	0000025c .hidden __udivsi3
010162a8  w    F .text	00000008 isatty
01016284  w    F .text	00000010 _fstat
0105a168 g       .data	00000000 __data1_start
0100ab58 g     F .text	0000001c .hidden __aeabi_i2f
010566a8 g     O .rodata	000000c8 __mprec_tens
01059330 g       .data	00000000 __sbss2_end
010042bc g     F .text	0000002c trig_zero_levels
01010e1c g     F .text	0000001e vsnprintf
0116a4c4 g     O .bss	00000004 UndefinedExceptionAddr
01003fd8 g     F .text	00000010 d_dump_timing_ex
010602f4 g     O .bss	00000004 __malloc_top_pad
01003680 g     F .text	000001d8 d_printf
0106003c g     O .bss	00000004 test_sizeptr
01059330 g     O .data	00000000 .hidden __dso_handle
0100a8f0 g     F .text	0000001e .hidden __aeabi_ui2d
00010400 g       .stack	00000000 __irq_stack
01012c10 g     F .text	0000001e _localeconv_r
010130e4 g     F .text	00000012 __i2b
010127b0 g     F .text	0000032c __sfvwrite_r
01008f34 g     F .text	0000004c Xil_DCacheFlushLine
010042b0 g     F .text	00000004 init_uart
0100ad50 g     F .text	00000116 .hidden __udivmoddi4
0100a66c g     F .text	00000000 .hidden __aeabi_drsub
0100cb8c g     F .text	00000026 _sbrk_r
01007d68 g     F .text	00000028 StubHandler
0100a0b4 g       .text	00000000 __cpu_init
01059490 g     O .data	00000304 XScuGic_ConfigTable
01003da4 g     F .text	00000028 d_read_global_timer
01016054 g     F .text	0000002c _read_r
01005850 g     F .text	0000001c XAxiDma_BdRingGetCoalesce
01015e20 g     F .text	00000088 _fclose_r
010095c0 g     F .text	00000018 Xil_L2CacheEnable
010122dc g     F .text	00000028 fflush
01060320 g     O .bss	00000004 __malloc_max_sbrked_mem
01004f54 g     F .text	00000028 XAxiDma_SelectCyclicMode
010088ec g     F .text	00000010 XScuGic_GetCpuID
0100a934 g     F .text	00000042 .hidden __extendsfdf2
0100a678 g     F .text	00000276 .hidden __adddf3
01004124 g     F .text	0000008c csi_hack_start_frame
01003dcc g     F .text	00000070 d_start_timing
00000800 g       *ABS*	00000000 _SUPERVISOR_STACK_SIZE
0d16a4e0 g       .heap	00000000 _heap_end
0101352c g     F .text	000000ae __b2d
01060000 g       .ARM.exidx	00000000 __exidx_start
01016184  w    F .text	00000018 lseek
010162b0  w    F .text	00000008 _isatty
01009fd8 g     F .text	00000014 IRQInterrupt
01004ba8 g     F .text	000000b0 XAxiDma_Pause
01056338 g     O .rodata	00000004 _global_impure_ptr
010137bc g     F .text	00000372 _realloc_r
0100d31c g     F .text	0000005a strncasecmp
0100aeb8 g     F .text	00000050 __libc_init_array
0116a4d4 g       .bss	00000000 __bss_end
0100456c g     F .text	0000006c trig_configure_holdoff
0100d5e4 g     F .text	0000001e strtol_l
01015d28 g     F .text	00000036 wcsnrtombs
01059330 g       .data	00000000 __rodata1_start
010064f8 g     F .text	000000a8 XGpioPs_Write
01015f68 g     F .text	00000026 _fputwc_r
01056798 g     O .rodata	00000028 __mprec_bigtens
01061a19 g       .ARM.attributes	00000000 __ARM.attributes_end
01012fb0 g     F .text	00000098 __s2b
0100a000 g     F .text	00000014 SWInterrupt
0100a8f0 g     F .text	0000001e .hidden __floatunsidf
01016144  w    F .text	00000040 _sbrk
01013398 g     F .text	0000003a __mcmp
01060010 g       .ARM.attributes	00000000 __tbss_start
01000ee4 g     F .text	000000b8 acq_get_next_alloc
01059364 g     O .data	00000088 XAxiDma_ConfigTable
010124e4 g     F .text	00000016 __fp_lock_all
010088fc g     F .text	0000001c XScuGic_LookupConfig
01016304 g     F .init	00000000 _init
0100364c g     F .text	00000034 gpio_led_write
01001634 g     F .text	00000068 acq_force_stop
010096a8 g     F .text	00000044 Xil_L2CacheFlush
0100d604 g     F .text	00000030 strtol
01008f80 g     F .text	00000054 Xil_DCacheFlushRange
0100169c g     F .text	0000063c acq_debug_dump
0100ad10 g     F .text	00000040 .hidden __aeabi_d2ulz
0100a9ec g     F .text	00000164 .hidden __aeabi_fsub
0100ae88 g     F .text	00000030 __libc_fini_array
010110cc g     F .text	00000082 __jis_wctomb
0100779c g     F .text	000000c8 XGpioPs_SetIntrType
0100864c g     F .text	000000dc XScuGic_Stop
01008488 g     F .text	00000074 XScuGic_InterruptUnmapFromCpu
01013b4c g     F .text	00000088 _reclaim_reent
00011400 g       .stack	00000000 __fiq_stack
01013048 g     F .text	0000003e __hi0bits
01009ee0 g     F .text	00000018 Xil_ExceptionRegisterHandler
01056320 g     O .rodata	00000018 fabcfg_dummy_tests
010593fc g     O .data	00000004 Xil_AssertWait
0116a4e0 g       .heap	00000000 _heap_start
01006d94 g     F .text	00000124 XGpioPs_SetOutputEnablePin
00000400 g       *ABS*	00000000 _IRQ_STACK_SIZE
0100ab84 g     F .text	0000007c .hidden __floatdisf
01060010 g       .ARM.attributes	00000000 __sbss_end
01009170 g     F .text	00000018 Xil_L1DCacheInvalidateLine
010071f0 g     F .text	000000dc XGpioPs_IntrDisablePin
010092d0 g     F .text	00000018 Xil_L1DCacheFlushLine
00000400 g       *ABS*	00000000 _FIQ_STACK_SIZE
010161b4  w    F .text	0000006c write
0100012c g       .text	00000000 _prestart
01007610 g     F .text	000000ac XGpioPs_IntrClear
01000f9c g     F .text	00000138 acq_append_next_alloc
0105a164 g     O .data	00000004 environ
0100530c g     F .text	00000218 XAxiDma_BdRingCreate
0100a678 g     F .text	00000276 .hidden __aeabi_dadd
01008de8 g     F .text	00000004 XNullHandler
0100cd0c g     F .text	00000040 strcat
010099cc g     F .text	0000048c xil_printf
0100acd0 g     F .text	00000040 .hidden __aeabi_f2ulz
01013238 g     F .text	000000a2 __pow5mult
0100a978 g     F .text	0000006a .hidden __aeabi_ul2d
00011800 g       .stack	00000000 __undef_stack
01000b88 g     F .text	0000003c _acq_irq_error_dma
0100624c g     F .text	00000060 XClk_Wiz_GetInterruptSettings
0100a3b8 g     F .text	00000000 .hidden __aeabi_idiv
01003d64 g     F .text	00000020 d_iskeypress
01008b0c g     F .text	00000088 XScuTimer_Stop
01016320 g     O .rodata	00040000 norway_512x512_grey
01056358 g     O .rodata	0000016c __C_locale
01007ad8 g     F .text	0000010c XGpioPs_GetIntrTypePin
01008ca4 g     F .text	000000bc XScuTimer_SelfTest
01003e3c g     F .text	00000080 d_stop_timing
0116a4c8 g     O .bss	00000004 PrefetchAbortAddr
01004f10 g     F .text	0000001c XAxiDma_Busy
01007f2c g     F .text	000000cc XScuGic_Disconnect
0105a168 g       .data	00000000 __CTOR_LIST__
0105c000 g       .mmu_tbl	00000000 MMUTable
0100cbb4 g     F .text	00000084 _snprintf_r
01059330 g       .data	00000000 __sbss2_start
0100b5f4 g     F .text	00000054 __get_locale_env
01009398 g     F .text	00000018 Xil_L1ICacheInvalidateLine
010124d4 g     F .text	00000002 __sfp_lock_acquire
01012d50 g     F .text	00000000 memchr
010125c0 g     F .text	000001f0 _free_r
0100b88c g     F .text	00000020 __locale_mb_cur_max
01010ee8 g     F .text	00000016 _wcsrtombs_r
01009348 g     F .text	0000001c Xil_L1ICacheEnable
0100058c g     F .text	0000048c acq_hacks_run
01000c14 g     F .text	00000014 _acq_wait_for_ndone
01011218 g     F .text	000000dc __call_exitprocs
01160340 g     O .bss	00000fa0 test_sizes
0100a674 g     F .text	0000027a .hidden __aeabi_dsub
01059d34 g     O .data	00000020 __default_locale
0105a15c g     O .data	00000004 __malloc_sbrk_base
0100a050 g       .text	00000064 _start
01008e4c g     F .text	000000e8 Xil_DCacheInvalidateRange
0100a978 g     F .text	0000006a .hidden __floatundidf
0101619c  w    F .text	00000018 _lseek
01009364 g     F .text	0000001c Xil_L1ICacheDisable
01016320 g       .rodata	00000000 __rodata_start
0105934c g     O .data	00000018 acq_substate_to_str
010132dc g     F .text	000000ba __lshift
01016224  w    F .text	0000005c read
01006eb8 g     F .text	000000e8 XGpioPs_GetOutputEnablePin
0100ab58 g     F .text	0000001c .hidden __floatsisf
01013ce8 g     F .text	000000f8 __ssprint_r
01060010 g       *ABS*	00000000 _SDA_BASE_
01060340 g     O .bss	00100000 buffer
0100c1c8 g     F .text	00000082 __sjis_mbtowc
0100d1e0 g     F .text	00000056 strlcpy
0100d378 g     F .text	000000a2 strncmp
0100900c g     F .text	00000038 Xil_ICacheInvalidateLine
01010f00 g     F .text	00000022 wcsrtombs
0105a168 g       .data	00000000 __data_end
01007864 g     F .text	000000d4 XGpioPs_GetIntrType
010065a0 g     F .text	000000ac XGpioPs_SetDirection
010130f8 g     F .text	0000013e __multiply
01003f58 g     F .text	00000080 d_dump_timing
01006868 g     F .text	0000013c XGpioPs_GetBankPin
0116a4e0 g       .heap	00000000 HeapBase
0100d41c g     F .text	0000007e strncpy
010602f8 g     O .bss	00000028 __malloc_current_mallinfo
010135dc g     F .text	000000b2 __d2b
0100ccc8 g     F .text	00000044 strcasecmp
010084fc g     F .text	000000d4 XScuGic_Disable
01003ee0 g     F .text	00000078 d_read_timing_us
01000c68 g     F .text	000000b4 acq_write_training
01015df0 g     F .text	00000026 _close_r
01009fec g     F .text	00000014 UndefinedException
0116a4cc g     O .bss	00000004 DataAbortAddr
0100a910 g     F .text	00000022 .hidden __aeabi_i2d
010062ac g     F .text	0000001c XClk_Wiz_LookupConfig
01008918 g     F .text	000000b4 XScuGic_SelfTest
01009488 g     F .text	00000024 Xil_ICacheDisable
0100946c g     F .text	0000001c Xil_DCacheDisable
00010000 g       .stack	00000000 _irq_stack_end
0100ab74 g     F .text	0000008c .hidden __floatundisf
01011150 g     F .text	000000c6 __swsetup_r
0100a668  w    F .text	00000002 .hidden __aeabi_ldiv0
011612e0 g     O .bss	00000880 g_acq_state
0101242c g     F .text	00000086 __sfp
01013718 g     F .text	00000046 __copybits
01059d54 g     O .data	00000408 __malloc_av_
0100ab50 g     F .text	00000024 .hidden __aeabi_ui2f
010124e0 g     F .text	00000002 __sinit_lock_release
01010db0 g     F .text	0000006a _vsnprintf_r
0105a16c g       .eh_frame	00000000 __eh_framehdr_end
01013c58 g     F .text	00000022 __sread
01009780 g     F .text	00000010 outbyte
01002884 g     F .text	000002f0 clkwiz_change_mipi_freq
0100cac0 g     F .text	00000002 __malloc_lock
0106000c g       .fini_array	00000000 __fini_array_start
010122a8 g     F .text	00000032 _fflush_r
0100bfc0 g     F .text	00000208 __utf8_mbtowc
01015d8c g     F .text	00000062 _calloc_r
01009150 g     F .text	00000020 Xil_L1DCacheEnable
011624c0 g     O .bss	00008000 src_buffer
010059e4 g     F .text	000002a0 XAxiDma_BdRingToHw
01005524 g     F .text	00000138 XAxiDma_BdRingClone
010060a4 g     F .text	000000b8 XAxiDma_BdRingDumpRegs
01002600 g     F .text	000001ac acq_copy_slow_mipi
01060020 g       .bss	00000000 __bss_start
00010000 g       *ABS*	00000000 _STACK_SIZE
01060010 g       .ARM.attributes	00000000 __tdata_start
01060010 g       .ARM.attributes	00000000 __tdata_end
0100ca20 g     F .text	000000a0 memset
010162cc g     F .text	00000038 main
01004f7c g     F .text	000001ac XAxiDma_SimpleTransfer
01003d58 g     F .text	0000000c d_waitkey
01060324 g     O .bss	00000004 __malloc_max_total_mem
0c000000 g       *ABS*	00000000 _HEAP_SIZE
0100ab84 g     F .text	0000007c .hidden __aeabi_l2f
01016130 g     F .text	00000012 __swbuf
0100c24c g     F .text	000000b6 __eucjp_mbtowc
0100a140 g     F .text	00000000 .hidden __aeabi_uidiv
010089cc g     F .text	000000b0 XScuTimer_CfgInitialize
01013ce0 g     F .text	00000008 __sclose
01008a7c g     F .text	00000090 XScuTimer_Start
01015ea8 g     F .text	00000010 fclose
01001618 g     F .text	0000001c acq_is_done
0100d5bc g     F .text	00000028 _strtol_r
01012b74 g     F .text	00000088 _findenv_r
0106000c g       .init_array	00000000 __init_array_end
010042ac g     F .text	00000004 disable_caches
01011450 g     F .text	00000d0c _dtoa_r
0100ba10 g     F .text	00000564 _malloc_r
0100909c g     F .text	000000b4 Xil_L1DCacheInvalidate
01010f4c g     F .text	00000018 __ascii_wctomb
0100a988 g     F .text	0000005a .hidden __aeabi_l2d
01010f64 g     F .text	000000a4 __utf8_wctomb
01007068 g     F .text	000000dc XGpioPs_IntrEnablePin
01006a88 g     F .text	00000100 XGpioPs_WritePin
01007144 g     F .text	000000ac XGpioPs_IntrDisable
01015e1c g     F .text	00000002 __env_unlock
01012adc g     F .text	00000048 _fwalk
00000000 g       .stack	00000000 _stack_end
0116a4c0 g     O .bss	00000004 Xil_AssertStatus
01000c28 g     F .text	00000040 _acq_core_dma_start
0100bf74 g     F .text	00000026 _mbtowc_r
0100ab74 g     F .text	0000008c .hidden __aeabi_ul2f
0100acd0 g     F .text	00000040 .hidden __fixunssfdi
01005788 g     F .text	00000054 XAxiDma_BdRingStart
0105a168 g       .data	00000000 ___DTORS_END___
0100a3b8 g     F .text	00000294 .hidden __divsi3
010092e8 g     F .text	00000048 Xil_L1DCacheFlushRange
0100a0f0 g     F .text	00000024 XTime_SetTime
01060010 g       .ARM.attributes	00000000 __sdata_end
01012514 g     F .text	000000aa _malloc_trim_r
01015c04 g     F .text	000000f4 _wcsnrtombs_l
01059330 g       .data	00000000 __sdata2_start
0105a168 g       .data	00000000 __CTOR_END__
0105a168 g       .data	00000000 ___DTORS_LIST___
0100300c g     F .text	0000015c fabcfg_init
0100ce48 g     F .text	000002dc strcmp
01009330 g     F .text	00000018 Xil_L1DCacheStoreLine
01003ebc g     F .text	00000024 d_read_timing
01008d60 g     F .text	0000001c XScuTimer_LookupConfig
010057dc g     F .text	00000074 XAxiDma_BdRingSetCoalesce
0105a168 g       .data	00000000 __DTOR_LIST__
01015b7c g     F .text	0000001a vfiprintf
0100496c g     F .text	0000023c XAxiDma_CfgInitialize
0100ad10 g     F .text	00000040 .hidden __fixunsdfdi
01016310 g     F .fini	00000000 _fini
010095fc g     F .text	00000030 Xil_ICacheEnable
0100b8e8 g     F .text	00000012 memalign
01004c58 g     F .text	000002b8 XAxiDma_Resume
0100976c g     F .text	00000014 Xil_L2CacheStoreLine
010602f0 g     O .bss	00000004 _PathLocale
00010c00 g       .stack	00000000 _abort_stack_end
01015cf8 g     F .text	00000030 _wcsnrtombs_r
01015d60 g     F .text	0000002c _write_r
01001cd8 g     F .text	00000548 _acq_irq_rx_handler
01003168 g     F .text	00000024 irq_xscutimer
0100b8d4 g     F .text	00000012 setlocale
0100480c g     F .text	00000114 XAxiDma_Reset
0100420c g     F .text	0000009c csi_hack_send_line_data
0100a9e4 g     F .text	0000016c .hidden __aeabi_frsub
01003fe8 g     F .text	0000013c csi_hack_init
01059798 g     O .data	00000004 _impure_ptr
0101215c g     F .text	0000014a __sflush_r
01060008 g       .init_array	00000000 __preinit_array_end
01013de0 g     F .text	00000d96 _svfiprintf_r
0100af74 g     F .text	00000680 __loadlocale
01059334 g     O .data	00000018 acq_state_to_str
01059330 g       .data	00000000 __sdata2_end
0100bf9c g     F .text	00000024 __ascii_mbtowc
010134dc g     F .text	00000050 __ulp
010124fc g     F .text	00000016 __fp_unlock_all
01006704 g     F .text	000000ac XGpioPs_SetOutputEnable
01002328 g     F .text	000002d8 acq_debug_dump_wave
010162b8 g     F .text	0000000c inbyte
01002e80 g     F .text	0000018c fabcfg_dump_state
010083b4 g     F .text	000000d4 XScuGic_Enable
01059400 g     O .data	00000038 XExc_VectorTable
01006fa0 g     F .text	0000001c XGpioPs_LookupConfig
01012c30 g     F .text	0000001e localeconv
0105a168 g       .data	00000000 ___CTORS_END___
01012c50 g     F .text	0000005c __swhatbuf_r
00010000 g       .stack	00000000 __stack
0100a39c g     F .text	0000001a .hidden __aeabi_uidivmod
01009f18 g     F .text	00000024 Xil_ExceptionRemoveHandler
0d16a4e0 g       .heap	00000000 HeapLimit
010041b0 g     F .text	0000005c csi_hack_stop_frame
01016220  w    F .text	00000004 _write
01000bec g     F .text	00000028 _acq_reset_trigger
00011800 g       .stack	00000000 _end
01009f70 g     F .text	00000054 XUartPs_ResetHw
010593ec g     O .data	00000008 XGpioPs_ConfigTable
01059330 g       .data	00000000 __rodata1_end
010042b8 g     F .text	00000004 cleanup_platform
01015eb8 g     F .text	000000ae __fputwc
01007be4 g     F .text	000000a0 XGpioPs_SetCallbackHandler
0105a168 g       .data	00000000 __data1_end
0100a014 g     F .text	00000014 DataAbortInterrupt
0100586c g     F .text	000000a0 XAxiDma_BdRingAlloc
01007c84 g     F .text	000000e4 XGpioPs_IntrHandler
01006cac g     F .text	000000e8 XGpioPs_GetDirectionPin
01013c80 g     F .text	0000003e __swrite
010042e8 g     F .text	00000140 trig_write_levels
0105a160 g     O .data	00000004 __malloc_trim_threshold
0116a4e0 g       .heap	00000000 _heap
0100ae68 g     F .text	00000020 exit
01014c00 g     F .text	00000f7c _vfiprintf_r
01161b60 g     O .bss	000001f8 g_hal
01012b24 g     F .text	00000050 _fwalk_reent
0100c304 g     F .text	00000126 __jis_mbtowc
0100ab50 g     F .text	00000024 .hidden __floatunsisf
010133d4 g     F .text	00000106 __mdiff
010076bc g     F .text	000000e0 XGpioPs_IntrClearPin
0100b8fc g     F .text	000000f4 _memalign_r
010085d0 g     F .text	0000007c XScuGic_UnmapAllInterruptsFromCpu
01060010 g       .ARM.attributes	00000000 __tbss_end
010124d8 g     F .text	00000002 __sfp_lock_release
01000bc4 g     F .text	00000028 _acq_reset_PL_fifo
010035e8 g     F .text	00000064 bogo_delay
01056594 g     O .rodata	00000101 _ctype_
01016280  w    F .text	00000004 _read
0100a668  w    F .text	00000002 .hidden __aeabi_idiv0
01060008 g       .init_array	00000000 __init_array_start
010062c8 g     F .text	0000017c XGpioPs_CfgInitialize
01008c1c g     F .text	00000088 XScuTimer_GetPrescaler
01007938 g     F .text	000001a0 XGpioPs_SetIntrTypePin
01005c84 g     F .text	00000154 XAxiDma_BdRingFromHw
010162a4  w    F .text	00000004 _exit
01008e14 g     F .text	00000038 Xil_DCacheInvalidateLine
01005128 g     F .text	00000030 XAxiDma_LookupConfig
01012cac g     F .text	0000009a __smakebuf_r
01009fc4 g     F .text	00000014 FIQInterrupt
01007ff8 g     F .text	000000e4 XScuGic_SoftwareIntr
0100d240 g     F .text	000000dc strlen
01002dec g     F .text	00000094 clkwiz_commit
0100b8ac g     F .text	00000006 __locale_ctype_ptr_l
00010000 g       .stack	00000000 _stack
01004920 g     F .text	0000004c XAxiDma_ResetIsDone
0100664c g     F .text	000000b8 XGpioPs_GetDirection
01014bec g     F .text	00000012 __sprint_r
0100cd4c g     F .text	000000e4 strchr
01008dd8 g     F .text	00000010 Xil_AssertSetCallback
0100a934 g     F .text	00000042 .hidden __aeabi_f2d
01007d90 g     F .text	00000078 XScuGic_InterruptHandler
01059330 g       .data	00000000 __data_start
01009704 g     F .text	00000068 Xil_L2CacheFlushRange
01007e58 g     F .text	000000d4 XScuGic_Connect
01008fd4 g     F .text	00000038 Xil_DCacheStoreLine
0100565c g     F .text	0000012c XAxiDma_StartBdRingHw
010094ac g     F .text	0000006c Xil_L2CacheInvalidate
01010f24 g     F .text	00000026 _wctomb_r
01015e18 g     F .text	00000002 __env_lock
00011000 g       .stack	00000000 _fiq_stack_end
01003d84 g     F .text	00000020 d_getkey
0100a674 g     F .text	0000027a .hidden __subdf3
0100f188 g     F .text	00001ba0 _vfprintf_r
010091d0 g     F .text	0000008c Xil_L1DCacheFlush
01060008 g       .init_array	00000000 __preinit_array_start
00000400 g       *ABS*	00000000 _UNDEF_STACK_SIZE
01007528 g     F .text	000000e8 XGpioPs_IntrGetStatusPin
01009380 g     F .text	00000018 Xil_L1ICacheInvalidate
01013088 g     F .text	0000005c __lo0bits
0100a64c g     F .text	0000001a .hidden __aeabi_idivmod
01000d1c g     F .text	000001c8 acq_init
0100ac00 g     F .text	00000000 .hidden __aeabi_ldivmod
01008340 g     F .text	00000074 XScuGic_InterruptMaptoCpu
010096ec g     F .text	00000018 Xil_L2CacheFlushLine
01005158 g     F .text	00000030 XAxiDma_LookupConfigBaseAddr
01009e5c g     F .text	00000030 Xil_DataAbortHandler
01059330 g       *ABS*	00000000 _SDA2_BASE_
0100a114 g     F .text	00000028 XTime_GetTime
01010e90 g     F .text	00000056 wcrtomb
010010d4 g     F .text	0000004c acq_free_all_alloc
01001500 g     F .text	00000118 acq_start
01009ef8 g     F .text	00000020 Xil_GetExceptionRegisterHandler
01003428 g     F .text	00000018 d_xilinx_assert
01013bd8 g     F .text	00000080 frexp
01006fbc g     F .text	000000ac XGpioPs_IntrEnable
0100a9f0 g     F .text	00000160 .hidden __addsf3
01007388 g     F .text	000000e8 XGpioPs_IntrGetEnabledPin
01060000 g       .mmu_tbl	00000000 __mmu_tbl_end
01004460 g     F .text	0000010c trig_configure_edge
01059bc8 g     O .data	0000016c __global_locale
010072cc g     F .text	000000bc XGpioPs_IntrGetEnabled
010095d8 g     F .text	00000024 Xil_DCacheEnable
01003858 g     F .text	00000500 hal_init
01060010 g       .ARM.attributes	00000000 __ARM.attributes_start
01010d28 g     F .text	0000001a vfprintf
01009188 g     F .text	00000048 Xil_L1DCacheInvalidateRange
01015f90 g     F .text	00000042 fputwc
010162c4  w    F .text	00000008 _close
0100ba00 g     F .text	00000010 free
010124dc g     F .text	00000002 __sinit_lock_acquire
01012f20 g     F .text	00000090 __multadd
01012f0c g     F .text	00000012 _Bfree
01012bfc g     F .text	00000010 _getenv_r



Disassembly of section .text:

01000000 <_vector_table>:

.globl _vector_table

.section .vectors
_vector_table:
	B	_boot
 1000000:	ea000049 	b	100012c <_boot>
	B	Undefined
 1000004:	ea000025 	b	10000a0 <Undefined>
	B	SVCHandler
 1000008:	ea00002b 	b	10000bc <SVCHandler>
	B	PrefetchAbortHandler
 100000c:	ea00003b 	b	1000100 <PrefetchAbortHandler>
	B	DataAbortHandler
 1000010:	ea000032 	b	10000e0 <DataAbortHandler>
	NOP	/* Placeholder for address exception vector*/
 1000014:	e320f000 	nop	{0}
	B	IRQHandler
 1000018:	ea000000 	b	1000020 <IRQHandler>
	B	FIQHandler
 100001c:	ea00000f 	b	1000060 <FIQHandler>

01000020 <IRQHandler>:


IRQHandler:					/* IRQ vector handler */

	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code*/
 1000020:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
#if FPU_HARD_FLOAT_ABI_ENABLED
	vpush {d0-d7}
 1000024:	ed2d0b10 	vpush	{d0-d7}
	vpush {d16-d31}
 1000028:	ed6d0b20 	vpush	{d16-d31}
	vmrs r1, FPSCR
 100002c:	eef11a10 	vmrs	r1, fpscr
	push {r1}
 1000030:	e52d1004 	push	{r1}		; (str r1, [sp, #-4]!)
	vmrs r1, FPEXC
 1000034:	eef81a10 	vmrs	r1, fpexc
	push {r1}
 1000038:	e52d1004 	push	{r1}		; (str r1, [sp, #-4]!)
	ldr	r2, =prof_pc
	subs	r3, lr, #0
	str	r3, [r2]
#endif

	bl	IRQInterrupt			/* IRQ vector */
 100003c:	eb0027e5 	bl	1009fd8 <IRQInterrupt>

#if FPU_HARD_FLOAT_ABI_ENABLED
	pop 	{r1}
 1000040:	e49d1004 	pop	{r1}		; (ldr r1, [sp], #4)
	vmsr    FPEXC, r1
 1000044:	eee81a10 	vmsr	fpexc, r1
	pop 	{r1}
 1000048:	e49d1004 	pop	{r1}		; (ldr r1, [sp], #4)
	vmsr    FPSCR, r1
 100004c:	eee11a10 	vmsr	fpscr, r1
	vpop    {d16-d31}
 1000050:	ecfd0b20 	vpop	{d16-d31}
	vpop    {d0-d7}
 1000054:	ecbd0b10 	vpop	{d0-d7}
#endif
	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 1000058:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}


	subs	pc, lr, #4			/* adjust return */
 100005c:	e25ef004 	subs	pc, lr, #4

01000060 <FIQHandler>:


FIQHandler:					/* FIQ vector handler */
	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code */
 1000060:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
#if FPU_HARD_FLOAT_ABI_ENABLED
	vpush {d0-d7}
 1000064:	ed2d0b10 	vpush	{d0-d7}
	vpush {d16-d31}
 1000068:	ed6d0b20 	vpush	{d16-d31}
	vmrs r1, FPSCR
 100006c:	eef11a10 	vmrs	r1, fpscr
	push {r1}
 1000070:	e52d1004 	push	{r1}		; (str r1, [sp, #-4]!)
	vmrs r1, FPEXC
 1000074:	eef81a10 	vmrs	r1, fpexc
	push {r1}
 1000078:	e52d1004 	push	{r1}		; (str r1, [sp, #-4]!)

0100007c <FIQLoop>:
#endif

FIQLoop:
	bl	FIQInterrupt			/* FIQ vector */
 100007c:	eb0027d0 	bl	1009fc4 <FIQInterrupt>

#if FPU_HARD_FLOAT_ABI_ENABLED
	pop 	{r1}
 1000080:	e49d1004 	pop	{r1}		; (ldr r1, [sp], #4)
	vmsr    FPEXC, r1
 1000084:	eee81a10 	vmsr	fpexc, r1
	pop 	{r1}
 1000088:	e49d1004 	pop	{r1}		; (ldr r1, [sp], #4)
	vmsr    FPSCR, r1
 100008c:	eee11a10 	vmsr	fpscr, r1
	vpop    {d16-d31}
 1000090:	ecfd0b20 	vpop	{d16-d31}
	vpop    {d0-d7}
 1000094:	ecbd0b10 	vpop	{d0-d7}
#endif
	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 1000098:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4			/* adjust return */
 100009c:	e25ef004 	subs	pc, lr, #4

010000a0 <Undefined>:


Undefined:					/* Undefined handler */
	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code */
 10000a0:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	ldr     r0, =UndefinedExceptionAddr
 10000a4:	e59f0074 	ldr	r0, [pc, #116]	; 1000120 <PrefetchAbortHandler+0x20>
	sub     r1, lr, #4
 10000a8:	e24e1004 	sub	r1, lr, #4
	str     r1, [r0]            		/* Store address of instruction causing undefined exception */
 10000ac:	e5801000 	str	r1, [r0]

	bl	UndefinedException		/* UndefinedException: call C function here */
 10000b0:	eb0027cd 	bl	1009fec <UndefinedException>
	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 10000b4:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	movs	pc, lr
 10000b8:	e1b0f00e 	movs	pc, lr

010000bc <SVCHandler>:

SVCHandler:					/* SWI handler */
	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code */
 10000bc:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}

	tst	r0, #0x20			/* check the T bit */
 10000c0:	e3100020 	tst	r0, #32
	ldrneh	r0, [lr,#-2]			/* Thumb mode */
 10000c4:	115e00b2 	ldrhne	r0, [lr, #-2]
	bicne	r0, r0, #0xff00			/* Thumb mode */
 10000c8:	13c00cff 	bicne	r0, r0, #65280	; 0xff00
	ldreq	r0, [lr,#-4]			/* ARM mode */
 10000cc:	051e0004 	ldreq	r0, [lr, #-4]
	biceq	r0, r0, #0xff000000		/* ARM mode */
 10000d0:	03c004ff 	biceq	r0, r0, #-16777216	; 0xff000000

	bl	SWInterrupt			/* SWInterrupt: call C function here */
 10000d4:	eb0027c9 	bl	100a000 <SWInterrupt>

	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 10000d8:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}

	movs	pc, lr		/*return to the next instruction after the SWI instruction */
 10000dc:	e1b0f00e 	movs	pc, lr

010000e0 <DataAbortHandler>:


DataAbortHandler:				/* Data Abort handler */
#ifdef CONFIG_ARM_ERRATA_775420
	dsb
 10000e0:	f57ff04f 	dsb	sy
#endif
	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code */
 10000e4:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	ldr     r0, =DataAbortAddr
 10000e8:	e59f0034 	ldr	r0, [pc, #52]	; 1000124 <PrefetchAbortHandler+0x24>
	sub     r1, lr, #8
 10000ec:	e24e1008 	sub	r1, lr, #8
	str     r1, [r0]            		/* Stores instruction causing data abort */
 10000f0:	e5801000 	str	r1, [r0]

	bl	DataAbortInterrupt		/*DataAbortInterrupt :call C function here */
 10000f4:	eb0027c6 	bl	100a014 <DataAbortInterrupt>

	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 10000f8:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}

	subs	pc, lr, #8			/* points to the instruction that caused the Data Abort exception */
 10000fc:	e25ef008 	subs	pc, lr, #8

01000100 <PrefetchAbortHandler>:

PrefetchAbortHandler:				/* Prefetch Abort handler */
#ifdef CONFIG_ARM_ERRATA_775420
	dsb
 1000100:	f57ff04f 	dsb	sy
#endif
	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code */
 1000104:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	ldr     r0, =PrefetchAbortAddr
 1000108:	e59f0018 	ldr	r0, [pc, #24]	; 1000128 <PrefetchAbortHandler+0x28>
	sub     r1, lr, #4
 100010c:	e24e1004 	sub	r1, lr, #4
	str     r1, [r0]            		/* Stores instruction causing prefetch abort */
 1000110:	e5801000 	str	r1, [r0]

	bl	PrefetchAbortInterrupt		/* PrefetchAbortInterrupt: call C function here */
 1000114:	eb0027c3 	bl	100a028 <PrefetchAbortInterrupt>

	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 1000118:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}

	subs	pc, lr, #4			/* points to the instruction that caused the Prefetch Abort exception */
 100011c:	e25ef004 	subs	pc, lr, #4
	ldr     r0, =UndefinedExceptionAddr
 1000120:	0116a4c4 	.word	0x0116a4c4
	ldr     r0, =DataAbortAddr
 1000124:	0116a4cc 	.word	0x0116a4cc
	ldr     r0, =PrefetchAbortAddr
 1000128:	0116a4c8 	.word	0x0116a4c8

0100012c <_boot>:
_prestart:
_boot:

#if XPAR_CPU_ID==0
        /* only allow cpu0 through */
	mrc	p15,0,r1,c0,c0,5
 100012c:	ee101fb0 	mrc	15, 0, r1, cr0, cr0, {5}
	and	r1, r1, #0xf
 1000130:	e201100f 	and	r1, r1, #15
        cmp	r1, #0
 1000134:	e3510000 	cmp	r1, #0
	beq	CheckEFUSE
 1000138:	0a000001 	beq	1000144 <CheckEFUSE>

0100013c <EndlessLoop0>:
	EndlessLoop0:
		wfe
 100013c:	e320f002 	wfe
	b	EndlessLoop0
 1000140:	eafffffd 	b	100013c <EndlessLoop0>

01000144 <CheckEFUSE>:

CheckEFUSE:
        ldr r0,=EFUSEStaus
 1000144:	e59f030c 	ldr	r0, [pc, #780]	; 1000458 <finished+0x14>
        ldr r1,[r0]                             /* Read eFuse setting */
 1000148:	e5901000 	ldr	r1, [r0]
        ands r1,r1,#0x80                        /* Check whether device is having single core */
 100014c:	e2111080 	ands	r1, r1, #128	; 0x80
	beq OKToRun
 1000150:	0a000009 	beq	100017c <OKToRun>

 /* single core device, reset cpu1 */
        ldr     r0,=SLCRUnlockReg               /* Load SLCR base address base + unlock register */
 1000154:	e59f0300 	ldr	r0, [pc, #768]	; 100045c <finished+0x18>
        ldr     r1,=SLCRUnlockKey               /* set unlock key */
 1000158:	e59f1300 	ldr	r1, [pc, #768]	; 1000460 <finished+0x1c>
        str     r1, [r0]                        /* Unlock SLCR */
 100015c:	e5801000 	str	r1, [r0]

	ldr r0,=SLCRCPURSTReg
 1000160:	e59f02fc 	ldr	r0, [pc, #764]	; 1000464 <finished+0x20>
	ldr r1,[r0]                             /* Read CPU Software Reset Control register */
 1000164:	e5901000 	ldr	r1, [r0]
	orr r1,r1,#0x22
 1000168:	e3811022 	orr	r1, r1, #34	; 0x22
        str r1,[r0]                             /* Reset CPU1 */
 100016c:	e5801000 	str	r1, [r0]

        ldr	r0,=SLCRlockReg         	/* Load SLCR base address base + lock register */
 1000170:	e59f02f0 	ldr	r0, [pc, #752]	; 1000468 <finished+0x24>
	ldr	r1,=SLCRlockKey	        	/* set lock key */
 1000174:	e59f12f0 	ldr	r1, [pc, #752]	; 100046c <finished+0x28>
	str	r1, [r0]	        	/* lock SLCR */
 1000178:	e5801000 	str	r1, [r0]

0100017c <OKToRun>:
	        wfe
	b	EndlessLoop1
#endif

OKToRun:
	mrc     p15, 0, r0, c0, c0, 0		/* Get the revision */
 100017c:	ee100f10 	mrc	15, 0, r0, cr0, cr0, {0}
	and     r5, r0, #0x00f00000
 1000180:	e200560f 	and	r5, r0, #15728640	; 0xf00000
	and     r6, r0, #0x0000000f
 1000184:	e200600f 	and	r6, r0, #15
	orr     r6, r6, r5, lsr #20-4
 1000188:	e1866825 	orr	r6, r6, r5, lsr #16

#ifdef CONFIG_ARM_ERRATA_742230
        cmp     r6, #0x22                       /* only present up to r2p2 */
 100018c:	e3560022 	cmp	r6, #34	; 0x22
        mrcle   p15, 0, r10, c15, c0, 1         /* read diagnostic register */
 1000190:	de1faf30 	mrcle	15, 0, sl, cr15, cr0, {1}
        orrle   r10, r10, #1 << 4               /* set bit #4 */
 1000194:	d38aa010 	orrle	sl, sl, #16
        mcrle   p15, 0, r10, c15, c0, 1         /* write diagnostic register */
 1000198:	de0faf30 	mcrle	15, 0, sl, cr15, cr0, {1}
#endif

#ifdef CONFIG_ARM_ERRATA_743622
	teq     r5, #0x00200000                 /* only present in r2p* */
 100019c:	e3350602 	teq	r5, #2097152	; 0x200000
	mrceq   p15, 0, r10, c15, c0, 1         /* read diagnostic register */
 10001a0:	0e1faf30 	mrceq	15, 0, sl, cr15, cr0, {1}
	orreq   r10, r10, #1 << 6               /* set bit #6 */
 10001a4:	038aa040 	orreq	sl, sl, #64	; 0x40
	mcreq   p15, 0, r10, c15, c0, 1         /* write diagnostic register */
 10001a8:	0e0faf30 	mcreq	15, 0, sl, cr15, cr0, {1}
#endif

	/* set VBAR to the _vector_table address in linker script */
	ldr	r0, =vector_base
 10001ac:	e59f02bc 	ldr	r0, [pc, #700]	; 1000470 <finished+0x2c>
	mcr	p15, 0, r0, c12, c0, 0
 10001b0:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}

	/*invalidate scu*/
	ldr	r7, =0xf8f0000c
 10001b4:	e59f72b8 	ldr	r7, [pc, #696]	; 1000474 <finished+0x30>
	ldr	r6, =0xffff
 10001b8:	e59f62b8 	ldr	r6, [pc, #696]	; 1000478 <finished+0x34>
	str	r6, [r7]
 10001bc:	e5876000 	str	r6, [r7]

	/* Invalidate caches and TLBs */
	mov	r0,#0				/* r0 = 0  */
 10001c0:	e3a00000 	mov	r0, #0
	mcr	p15, 0, r0, c8, c7, 0		/* invalidate TLBs */
 10001c4:	ee080f17 	mcr	15, 0, r0, cr8, cr7, {0}
	mcr	p15, 0, r0, c7, c5, 0		/* invalidate icache */
 10001c8:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
	mcr	p15, 0, r0, c7, c5, 6		/* Invalidate branch predictor array */
 10001cc:	ee070fd5 	mcr	15, 0, r0, cr7, cr5, {6}
	bl	invalidate_dcache		/* invalidate dcache */
 10001d0:	eb00007c 	bl	10003c8 <invalidate_dcache>

	/* Disable MMU, if enabled */
	mrc	p15, 0, r0, c1, c0, 0		/* read CP15 register 1 */
 10001d4:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
	bic	r0, r0, #0x1			/* clear bit 0 */
 10001d8:	e3c00001 	bic	r0, r0, #1
	mcr	p15, 0, r0, c1, c0, 0		/* write value back */
 10001dc:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
	add	r2, r2, #0x100000		/* next section */
	subs	r3, r3, #1
	bge	shareable_loop			/* loop till 1G is covered */
#endif

	mrs	r0, cpsr			/* get the current PSR */
 10001e0:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the irq stack pointer */
 10001e4:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 10001e8:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x12			/* IRQ mode */
 10001ec:	e3822012 	orr	r2, r2, #18
	msr	cpsr, r2
 10001f0:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=IRQ_stack			/* IRQ stack pointer */
 10001f4:	e59fd280 	ldr	sp, [pc, #640]	; 100047c <finished+0x38>
	bic r2, r2, #(0x1 << 9)    		 /* Set EE bit to little-endian */
 10001f8:	e3c22c02 	bic	r2, r2, #512	; 0x200
	msr spsr_fsxc,r2
 10001fc:	e16ff002 	msr	SPSR_fsxc, r2

	mrs	r0, cpsr			/* get the current PSR */
 1000200:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the supervisor stack pointer */
 1000204:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 1000208:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x13			/* supervisor mode */
 100020c:	e3822013 	orr	r2, r2, #19
	msr	cpsr, r2
 1000210:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=SPV_stack			/* Supervisor stack pointer */
 1000214:	e59fd264 	ldr	sp, [pc, #612]	; 1000480 <finished+0x3c>
	bic r2, r2, #(0x1 << 9)     		/* Set EE bit to little-endian */
 1000218:	e3c22c02 	bic	r2, r2, #512	; 0x200
	msr spsr_fsxc,r2
 100021c:	e16ff002 	msr	SPSR_fsxc, r2

	mrs	r0, cpsr			/* get the current PSR */
 1000220:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the Abort  stack pointer */
 1000224:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 1000228:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x17			/* Abort mode */
 100022c:	e3822017 	orr	r2, r2, #23
	msr	cpsr, r2
 1000230:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=Abort_stack		/* Abort stack pointer */
 1000234:	e59fd248 	ldr	sp, [pc, #584]	; 1000484 <finished+0x40>
	bic r2, r2, #(0x1 << 9)     		/* Set EE bit to little-endian */
 1000238:	e3c22c02 	bic	r2, r2, #512	; 0x200
	msr spsr_fsxc,r2
 100023c:	e16ff002 	msr	SPSR_fsxc, r2

	mrs	r0, cpsr			/* get the current PSR */
 1000240:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the FIQ stack pointer */
 1000244:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 1000248:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x11			/* FIQ mode */
 100024c:	e3822011 	orr	r2, r2, #17
	msr	cpsr, r2
 1000250:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=FIQ_stack			/* FIQ stack pointer */
 1000254:	e59fd22c 	ldr	sp, [pc, #556]	; 1000488 <finished+0x44>
	bic r2, r2, #(0x1 << 9)    		/* Set EE bit to little-endian */
 1000258:	e3c22c02 	bic	r2, r2, #512	; 0x200
	msr spsr_fsxc,r2
 100025c:	e16ff002 	msr	SPSR_fsxc, r2

	mrs	r0, cpsr			/* get the current PSR */
 1000260:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the Undefine stack pointer */
 1000264:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 1000268:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x1b			/* Undefine mode */
 100026c:	e382201b 	orr	r2, r2, #27
	msr	cpsr, r2
 1000270:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=Undef_stack		/* Undefine stack pointer */
 1000274:	e59fd210 	ldr	sp, [pc, #528]	; 100048c <finished+0x48>
	bic r2, r2, #(0x1 << 9)     		/* Set EE bit to little-endian */
 1000278:	e3c22c02 	bic	r2, r2, #512	; 0x200
	msr spsr_fsxc,r2
 100027c:	e16ff002 	msr	SPSR_fsxc, r2

	mrs	r0, cpsr			/* get the current PSR */
 1000280:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the system stack pointer */
 1000284:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 1000288:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x1F			/* SYS mode */
 100028c:	e382201f 	orr	r2, r2, #31
	msr	cpsr, r2
 1000290:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=SYS_stack			/* SYS stack pointer */
 1000294:	e59fd1f4 	ldr	sp, [pc, #500]	; 1000490 <finished+0x4c>

	/*set scu enable bit in scu*/
	ldr	r7, =0xf8f00000
 1000298:	e59f71f4 	ldr	r7, [pc, #500]	; 1000494 <finished+0x50>
	ldr	r0, [r7]
 100029c:	e5970000 	ldr	r0, [r7]
	orr	r0, r0, #0x1
 10002a0:	e3800001 	orr	r0, r0, #1
	str	r0, [r7]
 10002a4:	e5870000 	str	r0, [r7]

	/* enable MMU and cache */

	ldr	r0,=TblBase			/* Load MMU translation table base */
 10002a8:	e59f01e8 	ldr	r0, [pc, #488]	; 1000498 <finished+0x54>
	orr	r0, r0, #0x5B			/* Outer-cacheable, WB */
 10002ac:	e380005b 	orr	r0, r0, #91	; 0x5b
	mcr	15, 0, r0, c2, c0, 0		/* TTB0 */
 10002b0:	ee020f10 	mcr	15, 0, r0, cr2, cr0, {0}

	mvn	r0,#0				/* Load MMU domains -- all ones=manager */
 10002b4:	e3e00000 	mvn	r0, #0
	mcr	p15,0,r0,c3,c0,0
 10002b8:	ee030f10 	mcr	15, 0, r0, cr3, cr0, {0}

	/* Enable mmu, icahce and dcache */
	ldr	r0,=CRValMmuCac
 10002bc:	e59f01d8 	ldr	r0, [pc, #472]	; 100049c <finished+0x58>
	mcr	p15,0,r0,c1,c0,0		/* Enable cache and MMU */
 10002c0:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
	dsb					/* dsb	allow the MMU to start up */
 10002c4:	f57ff04f 	dsb	sy
	isb					/* isb	flush prefetch buffer */
 10002c8:	f57ff06f 	isb	sy

	/* Write to ACTLR */
	mrc	p15, 0, r0, c1, c0, 1		/* Read ACTLR*/
 10002cc:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
	orr	r0, r0, #(0x01 << 6)		/* set SMP bit */
 10002d0:	e3800040 	orr	r0, r0, #64	; 0x40
	orr	r0, r0, #(0x01 )		/* Cache/TLB maintenance broadcast */
 10002d4:	e3800001 	orr	r0, r0, #1
	mcr	p15, 0, r0, c1, c0, 1		/* Write ACTLR*/
 10002d8:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}

/* Invalidate L2 Cache and enable L2 Cache*/
/* For AMP, assume running on CPU1. Don't initialize L2 Cache (up to Linux) */
#if USE_AMP!=1
	ldr	r0,=L2CCCrtl			/* Load L2CC base address base + control register */
 10002dc:	e59f01bc 	ldr	r0, [pc, #444]	; 10004a0 <finished+0x5c>
	mov	r1, #0				/* force the disable bit */
 10002e0:	e3a01000 	mov	r1, #0
	str	r1, [r0]			/* disable the L2 Caches */
 10002e4:	e5801000 	str	r1, [r0]

	ldr	r0,=L2CCAuxCrtl			/* Load L2CC base address base + Aux control register */
 10002e8:	e59f01b4 	ldr	r0, [pc, #436]	; 10004a4 <finished+0x60>
	ldr	r1,[r0]				/* read the register */
 10002ec:	e5901000 	ldr	r1, [r0]
	ldr	r2,=L2CCAuxControl		/* set the default bits */
 10002f0:	e59f21b0 	ldr	r2, [pc, #432]	; 10004a8 <finished+0x64>
	orr	r1,r1,r2
 10002f4:	e1811002 	orr	r1, r1, r2
	str	r1, [r0]			/* store the Aux Control Register */
 10002f8:	e5801000 	str	r1, [r0]

	ldr	r0,=L2CCTAGLatReg		/* Load L2CC base address base + TAG Latency address */
 10002fc:	e59f01a8 	ldr	r0, [pc, #424]	; 10004ac <finished+0x68>
	ldr	r1,=L2CCTAGLatency		/* set the latencies for the TAG*/
 1000300:	e59f11a8 	ldr	r1, [pc, #424]	; 10004b0 <finished+0x6c>
	str	r1, [r0]			/* store the TAG Latency register Register */
 1000304:	e5801000 	str	r1, [r0]

	ldr	r0,=L2CCDataLatReg		/* Load L2CC base address base + Data Latency address */
 1000308:	e59f01a4 	ldr	r0, [pc, #420]	; 10004b4 <finished+0x70>
	ldr	r1,=L2CCDataLatency		/* set the latencies for the Data*/
 100030c:	e59f11a4 	ldr	r1, [pc, #420]	; 10004b8 <finished+0x74>
	str	r1, [r0]			/* store the Data Latency register Register */
 1000310:	e5801000 	str	r1, [r0]

	ldr	r0,=L2CCWay			/* Load L2CC base address base + way register*/
 1000314:	e59f01a0 	ldr	r0, [pc, #416]	; 10004bc <finished+0x78>
	ldr	r2, =0xFFFF
 1000318:	e59f2158 	ldr	r2, [pc, #344]	; 1000478 <finished+0x34>
	str	r2, [r0]			/* force invalidate */
 100031c:	e5802000 	str	r2, [r0]

	ldr	r0,=L2CCSync			/* need to poll 0x730, PSS_L2CC_CACHE_SYNC_OFFSET */
 1000320:	e59f0198 	ldr	r0, [pc, #408]	; 10004c0 <finished+0x7c>

01000324 <Sync>:
						/* Load L2CC base address base + sync register*/
	/* poll for completion */
Sync:	ldr	r1, [r0]
 1000324:	e5901000 	ldr	r1, [r0]
	cmp	r1, #0
 1000328:	e3510000 	cmp	r1, #0
	bne	Sync
 100032c:	1afffffc 	bne	1000324 <Sync>

	ldr	r0,=L2CCIntRaw			/* clear pending interrupts */
 1000330:	e59f018c 	ldr	r0, [pc, #396]	; 10004c4 <finished+0x80>
	ldr	r1,[r0]
 1000334:	e5901000 	ldr	r1, [r0]
	ldr	r0,=L2CCIntClear
 1000338:	e59f0188 	ldr	r0, [pc, #392]	; 10004c8 <finished+0x84>
	str	r1,[r0]
 100033c:	e5801000 	str	r1, [r0]

	ldr	r0,=SLCRUnlockReg		/* Load SLCR base address base + unlock register */
 1000340:	e59f0114 	ldr	r0, [pc, #276]	; 100045c <finished+0x18>
	ldr	r1,=SLCRUnlockKey	    	/* set unlock key */
 1000344:	e59f1114 	ldr	r1, [pc, #276]	; 1000460 <finished+0x1c>
	str	r1, [r0]		    	/* Unlock SLCR */
 1000348:	e5801000 	str	r1, [r0]

	ldr	r0,=SLCRL2cRamReg		/* Load SLCR base address base + l2c Ram Control register */
 100034c:	e59f0178 	ldr	r0, [pc, #376]	; 10004cc <finished+0x88>
	ldr	r1,=SLCRL2cRamConfig        	/* set the configuration value */
 1000350:	e59f1178 	ldr	r1, [pc, #376]	; 10004d0 <finished+0x8c>
	str	r1, [r0]	        	/* store the L2c Ram Control Register */
 1000354:	e5801000 	str	r1, [r0]

	ldr	r0,=SLCRlockReg         	/* Load SLCR base address base + lock register */
 1000358:	e59f0108 	ldr	r0, [pc, #264]	; 1000468 <finished+0x24>
	ldr	r1,=SLCRlockKey	        	/* set lock key */
 100035c:	e59f1108 	ldr	r1, [pc, #264]	; 100046c <finished+0x28>
	str	r1, [r0]	        	/* lock SLCR */
 1000360:	e5801000 	str	r1, [r0]

	ldr	r0,=L2CCCrtl			/* Load L2CC base address base + control register */
 1000364:	e59f0134 	ldr	r0, [pc, #308]	; 10004a0 <finished+0x5c>
	ldr	r1,[r0]				/* read the register */
 1000368:	e5901000 	ldr	r1, [r0]
	mov	r2, #L2CCControl		/* set the enable bit */
 100036c:	e3a02001 	mov	r2, #1
	orr	r1,r1,r2
 1000370:	e1811002 	orr	r1, r1, r2
	str	r1, [r0]			/* enable the L2 Caches */
 1000374:	e5801000 	str	r1, [r0]
#endif

	mov	r0, r0
 1000378:	e1a00000 	nop			; (mov r0, r0)
	mrc	p15, 0, r1, c1, c0, 2		/* read cp access control register (CACR) into r1 */
 100037c:	ee111f50 	mrc	15, 0, r1, cr1, cr0, {2}
	orr	r1, r1, #(0xf << 20)		/* enable full access for p10 & p11 */
 1000380:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
	mcr	p15, 0, r1, c1, c0, 2		/* write back into CACR */
 1000384:	ee011f50 	mcr	15, 0, r1, cr1, cr0, {2}

	/* enable vfp */
	fmrx	r1, FPEXC			/* read the exception register */
 1000388:	eef81a10 	vmrs	r1, fpexc
	orr	r1,r1, #FPEXC_EN		/* set VFP enable bit, leave the others in orig state */
 100038c:	e3811101 	orr	r1, r1, #1073741824	; 0x40000000
	fmxr	FPEXC, r1			/* write back the exception register */
 1000390:	eee81a10 	vmsr	fpexc, r1

	mrc	p15,0,r0,c1,c0,0		/* flow prediction enable */
 1000394:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
	orr	r0, r0, #(0x01 << 11)		/* #0x8000 */
 1000398:	e3800b02 	orr	r0, r0, #2048	; 0x800
	mcr	p15,0,r0,c1,c0,0
 100039c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}

	mrc	p15,0,r0,c1,c0,1		/* read Auxiliary Control Register */
 10003a0:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
	orr	r0, r0, #(0x1 << 2)		/* enable Dside prefetch */
 10003a4:	e3800004 	orr	r0, r0, #4
	orr	r0, r0, #(0x1 << 1)		/* enable L2 Prefetch hint */
 10003a8:	e3800002 	orr	r0, r0, #2
	mcr	p15,0,r0,c1,c0,1		/* write Auxiliary Control Register */
 10003ac:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}

	mrs	r0, cpsr			/* get the current PSR */
 10003b0:	e10f0000 	mrs	r0, CPSR
	bic	r0, r0, #0x100			/* enable asynchronous abort exception */
 10003b4:	e3c00c01 	bic	r0, r0, #256	; 0x100
	msr	cpsr_xsf, r0
 10003b8:	e12ef000 	msr	CPSR_fsx, r0


	b	_start				/* jump to C startup code */
 10003bc:	ea002723 	b	100a050 <_start>
	and	r0, r0, r0			/* no op */
 10003c0:	e0000000 	and	r0, r0, r0

.Ldone:	b	.Ldone				/* Paranoia: we should never get here */
 10003c4:	eafffffe 	b	10003c4 <Sync+0xa0>

010003c8 <invalidate_dcache>:
 * the whole D-cache. Need to invalidate each line.
 *
 *************************************************************************
 */
invalidate_dcache:
	mrc	p15, 1, r0, c0, c0, 1		/* read CLIDR */
 10003c8:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
	ands	r3, r0, #0x7000000
 10003cc:	e2103407 	ands	r3, r0, #117440512	; 0x7000000
	mov	r3, r3, lsr #23			/* cache level value (naturally aligned) */
 10003d0:	e1a03ba3 	lsr	r3, r3, #23
	beq	finished
 10003d4:	0a00001a 	beq	1000444 <finished>
	mov	r10, #0				/* start with level 0 */
 10003d8:	e3a0a000 	mov	sl, #0

010003dc <loop1>:
loop1:
	add	r2, r10, r10, lsr #1		/* work out 3xcachelevel */
 10003dc:	e08a20aa 	add	r2, sl, sl, lsr #1
	mov	r1, r0, lsr r2			/* bottom 3 bits are the Cache type for this level */
 10003e0:	e1a01230 	lsr	r1, r0, r2
	and	r1, r1, #7			/* get those 3 bits alone */
 10003e4:	e2011007 	and	r1, r1, #7
	cmp	r1, #2
 10003e8:	e3510002 	cmp	r1, #2
	blt	skip				/* no cache or only instruction cache at this level */
 10003ec:	ba000011 	blt	1000438 <skip>
	mcr	p15, 2, r10, c0, c0, 0		/* write the Cache Size selection register */
 10003f0:	ee40af10 	mcr	15, 2, sl, cr0, cr0, {0}
	isb					/* isb to sync the change to the CacheSizeID reg */
 10003f4:	f57ff06f 	isb	sy
	mrc	p15, 1, r1, c0, c0, 0		/* reads current Cache Size ID register */
 10003f8:	ee301f10 	mrc	15, 1, r1, cr0, cr0, {0}
	and	r2, r1, #7			/* extract the line length field */
 10003fc:	e2012007 	and	r2, r1, #7
	add	r2, r2, #4			/* add 4 for the line length offset (log2 16 bytes) */
 1000400:	e2822004 	add	r2, r2, #4
	ldr	r4, =0x3ff
 1000404:	e59f40c8 	ldr	r4, [pc, #200]	; 10004d4 <finished+0x90>
	ands	r4, r4, r1, lsr #3		/* r4 is the max number on the way size (right aligned) */
 1000408:	e01441a1 	ands	r4, r4, r1, lsr #3
	clz	r5, r4				/* r5 is the bit position of the way size increment */
 100040c:	e16f5f14 	clz	r5, r4
	ldr	r7, =0x7fff
 1000410:	e59f70c0 	ldr	r7, [pc, #192]	; 10004d8 <finished+0x94>
	ands	r7, r7, r1, lsr #13		/* r7 is the max number of the index size (right aligned) */
 1000414:	e01776a1 	ands	r7, r7, r1, lsr #13

01000418 <loop2>:
loop2:
	mov	r9, r4				/* r9 working copy of the max way size (right aligned) */
 1000418:	e1a09004 	mov	r9, r4

0100041c <loop3>:
loop3:
	orr	r11, r10, r9, lsl r5		/* factor in the way number and cache number into r11 */
 100041c:	e18ab519 	orr	fp, sl, r9, lsl r5
	orr	r11, r11, r7, lsl r2		/* factor in the index number */
 1000420:	e18bb217 	orr	fp, fp, r7, lsl r2
	mcr	p15, 0, r11, c7, c6, 2		/* invalidate by set/way */
 1000424:	ee07bf56 	mcr	15, 0, fp, cr7, cr6, {2}
	subs	r9, r9, #1			/* decrement the way number */
 1000428:	e2599001 	subs	r9, r9, #1
	bge	loop3
 100042c:	aafffffa 	bge	100041c <loop3>
	subs	r7, r7, #1			/* decrement the index */
 1000430:	e2577001 	subs	r7, r7, #1
	bge	loop2
 1000434:	aafffff7 	bge	1000418 <loop2>

01000438 <skip>:
skip:
	add	r10, r10, #2			/* increment the cache number */
 1000438:	e28aa002 	add	sl, sl, #2
	cmp	r3, r10
 100043c:	e153000a 	cmp	r3, sl
	bgt	loop1
 1000440:	caffffe5 	bgt	10003dc <loop1>

01000444 <finished>:

finished:
	mov	r10, #0				/* switch back to cache level 0 */
 1000444:	e3a0a000 	mov	sl, #0
	mcr	p15, 2, r10, c0, c0, 0		/* select current cache level in cssr */
 1000448:	ee40af10 	mcr	15, 2, sl, cr0, cr0, {0}
	dsb
 100044c:	f57ff04f 	dsb	sy
	isb
 1000450:	f57ff06f 	isb	sy

	bx	lr
 1000454:	e12fff1e 	bx	lr
        ldr r0,=EFUSEStaus
 1000458:	f800d010 	.word	0xf800d010
        ldr     r0,=SLCRUnlockReg               /* Load SLCR base address base + unlock register */
 100045c:	f8000008 	.word	0xf8000008
        ldr     r1,=SLCRUnlockKey               /* set unlock key */
 1000460:	0000df0d 	.word	0x0000df0d
	ldr r0,=SLCRCPURSTReg
 1000464:	f8000244 	.word	0xf8000244
        ldr	r0,=SLCRlockReg         	/* Load SLCR base address base + lock register */
 1000468:	f8000004 	.word	0xf8000004
	ldr	r1,=SLCRlockKey	        	/* set lock key */
 100046c:	0000767b 	.word	0x0000767b
	ldr	r0, =vector_base
 1000470:	01000000 	.word	0x01000000
	ldr	r7, =0xf8f0000c
 1000474:	f8f0000c 	.word	0xf8f0000c
	ldr	r6, =0xffff
 1000478:	0000ffff 	.word	0x0000ffff
	ldr	r13,=IRQ_stack			/* IRQ stack pointer */
 100047c:	00010400 	.word	0x00010400
	ldr	r13,=SPV_stack			/* Supervisor stack pointer */
 1000480:	00010c00 	.word	0x00010c00
	ldr	r13,=Abort_stack		/* Abort stack pointer */
 1000484:	00011000 	.word	0x00011000
	ldr	r13,=FIQ_stack			/* FIQ stack pointer */
 1000488:	00011400 	.word	0x00011400
	ldr	r13,=Undef_stack		/* Undefine stack pointer */
 100048c:	00011800 	.word	0x00011800
	ldr	r13,=SYS_stack			/* SYS stack pointer */
 1000490:	00010000 	.word	0x00010000
	ldr	r7, =0xf8f00000
 1000494:	f8f00000 	.word	0xf8f00000
	ldr	r0,=TblBase			/* Load MMU translation table base */
 1000498:	0105c000 	.word	0x0105c000
	ldr	r0,=CRValMmuCac
 100049c:	00001005 	.word	0x00001005
	ldr	r0,=L2CCCrtl			/* Load L2CC base address base + control register */
 10004a0:	f8f02100 	.word	0xf8f02100
	ldr	r0,=L2CCAuxCrtl			/* Load L2CC base address base + Aux control register */
 10004a4:	f8f02104 	.word	0xf8f02104
	ldr	r2,=L2CCAuxControl		/* set the default bits */
 10004a8:	72360000 	.word	0x72360000
	ldr	r0,=L2CCTAGLatReg		/* Load L2CC base address base + TAG Latency address */
 10004ac:	f8f02108 	.word	0xf8f02108
	ldr	r1,=L2CCTAGLatency		/* set the latencies for the TAG*/
 10004b0:	00000111 	.word	0x00000111
	ldr	r0,=L2CCDataLatReg		/* Load L2CC base address base + Data Latency address */
 10004b4:	f8f0210c 	.word	0xf8f0210c
	ldr	r1,=L2CCDataLatency		/* set the latencies for the Data*/
 10004b8:	00000121 	.word	0x00000121
	ldr	r0,=L2CCWay			/* Load L2CC base address base + way register*/
 10004bc:	f8f0277c 	.word	0xf8f0277c
	ldr	r0,=L2CCSync			/* need to poll 0x730, PSS_L2CC_CACHE_SYNC_OFFSET */
 10004c0:	f8f02730 	.word	0xf8f02730
	ldr	r0,=L2CCIntRaw			/* clear pending interrupts */
 10004c4:	f8f0221c 	.word	0xf8f0221c
	ldr	r0,=L2CCIntClear
 10004c8:	f8f02220 	.word	0xf8f02220
	ldr	r0,=SLCRL2cRamReg		/* Load SLCR base address base + l2c Ram Control register */
 10004cc:	f8000a1c 	.word	0xf8000a1c
	ldr	r1,=SLCRL2cRamConfig        	/* set the configuration value */
 10004d0:	00020202 	.word	0x00020202
	ldr	r4, =0x3ff
 10004d4:	000003ff 	.word	0x000003ff
	ldr	r7, =0x7fff
 10004d8:	00007fff 	.word	0x00007fff

010004dc <deregister_tm_clones>:
 10004dc:	f24a 1068 	movw	r0, #41320	; 0xa168
 10004e0:	f2c0 1005 	movt	r0, #261	; 0x105
 10004e4:	f24a 1368 	movw	r3, #41320	; 0xa168
 10004e8:	f2c0 1305 	movt	r3, #261	; 0x105
 10004ec:	4283      	cmp	r3, r0
 10004ee:	d005      	beq.n	10004fc <deregister_tm_clones+0x20>
 10004f0:	f240 0300 	movw	r3, #0
 10004f4:	f2c0 0300 	movt	r3, #0
 10004f8:	b103      	cbz	r3, 10004fc <deregister_tm_clones+0x20>
 10004fa:	4718      	bx	r3
 10004fc:	4770      	bx	lr
 10004fe:	bf00      	nop

01000500 <register_tm_clones>:
 1000500:	f24a 1068 	movw	r0, #41320	; 0xa168
 1000504:	f2c0 1005 	movt	r0, #261	; 0x105
 1000508:	f24a 1168 	movw	r1, #41320	; 0xa168
 100050c:	f2c0 1105 	movt	r1, #261	; 0x105
 1000510:	1a09      	subs	r1, r1, r0
 1000512:	1089      	asrs	r1, r1, #2
 1000514:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 1000518:	1049      	asrs	r1, r1, #1
 100051a:	d005      	beq.n	1000528 <register_tm_clones+0x28>
 100051c:	f240 0300 	movw	r3, #0
 1000520:	f2c0 0300 	movt	r3, #0
 1000524:	b103      	cbz	r3, 1000528 <register_tm_clones+0x28>
 1000526:	4718      	bx	r3
 1000528:	4770      	bx	lr
 100052a:	bf00      	nop

0100052c <__do_global_dtors_aux>:
 100052c:	b510      	push	{r4, lr}
 100052e:	f240 0420 	movw	r4, #32
 1000532:	f2c0 1406 	movt	r4, #262	; 0x106
 1000536:	7823      	ldrb	r3, [r4, #0]
 1000538:	b973      	cbnz	r3, 1000558 <__do_global_dtors_aux+0x2c>
 100053a:	f7ff ffcf 	bl	10004dc <deregister_tm_clones>
 100053e:	f240 0300 	movw	r3, #0
 1000542:	f2c0 0300 	movt	r3, #0
 1000546:	b12b      	cbz	r3, 1000554 <__do_global_dtors_aux+0x28>
 1000548:	f24a 1068 	movw	r0, #41320	; 0xa168
 100054c:	f2c0 1005 	movt	r0, #261	; 0x105
 1000550:	f3af 8000 	nop.w
 1000554:	2301      	movs	r3, #1
 1000556:	7023      	strb	r3, [r4, #0]
 1000558:	bd10      	pop	{r4, pc}
 100055a:	bf00      	nop

0100055c <frame_dummy>:
 100055c:	b508      	push	{r3, lr}
 100055e:	f240 0300 	movw	r3, #0
 1000562:	f2c0 0300 	movt	r3, #0
 1000566:	b14b      	cbz	r3, 100057c <frame_dummy+0x20>
 1000568:	f240 0124 	movw	r1, #36	; 0x24
 100056c:	f24a 1068 	movw	r0, #41320	; 0xa168
 1000570:	f2c0 1106 	movt	r1, #262	; 0x106
 1000574:	f2c0 1005 	movt	r0, #261	; 0x105
 1000578:	f3af 8000 	nop.w
 100057c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 1000580:	e7be      	b.n	1000500 <register_tm_clones>
 1000582:	bf00      	nop
 1000584:	0000      	movs	r0, r0
	...

01000588 <acq_hacks_init>:
 */
uint8_t buffer[BUFFER_SIZE] __attribute__((aligned(32)));

void acq_hacks_init()
{
}
 1000588:	e12fff1e 	bx	lr

0100058c <acq_hacks_run>:

void acq_hacks_run()
{
 100058c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int acqd_waves = 0;
	float microsec, last_frame_time = 1e6, wave_time = 0, wave_raw_time = 0;
	int trig_level = 0x80;
	int trig_hyst = 0x04;
	int trig_edge = TRIG_EDGE_RISING;
	int64_t trig_holdoff = 0;
 1000590:	e3a06000 	mov	r6, #0
{
 1000594:	ed2d8b0c 	vpush	{d8-d13}
 1000598:	e24dd034 	sub	sp, sp, #52	; 0x34
	int64_t trig_holdoff = 0;
 100059c:	e3a07000 	mov	r7, #0
	int trig_edge = TRIG_EDGE_RISING;
 10005a0:	e3a09002 	mov	r9, #2

	wave_size_bytes = N_WAVESIZE;
	wave_size_counts = wave_size_bytes / 8;
	n_waves = N_WAVES;

	csi_hack_init();
 10005a4:	eb000e8f 	bl	1003fe8 <csi_hack_init>
	memset(buffer, 0, 32);
 10005a8:	e3000340 	movw	r0, #832	; 0x340
 10005ac:	e3a02020 	mov	r2, #32
 10005b0:	e3a01000 	mov	r1, #0
 10005b4:	e3400106 	movt	r0, #262	; 0x106
 10005b8:	fa003118 	blx	100ca20 <memset>
	for(i = 0; i < (sizeof(buffer) - 32); i++) {
		buffer[i + 30] = norway_512x512_grey[i];
	}
	*/

	clkwiz_change_mipi_freq(&g_hal.clkwiz_mipi, 450);
 10005bc:	ed9f0afb 	vldr	s0, [pc, #1004]	; 10009b0 <acq_hacks_run+0x424>
	int trig_hyst = 0x04;
 10005c0:	e3a08004 	mov	r8, #4
	clkwiz_change_mipi_freq(&g_hal.clkwiz_mipi, 450);
 10005c4:	e59f03f8 	ldr	r0, [pc, #1016]	; 10009c4 <acq_hacks_run+0x438>
	int trig_level = 0x80;
 10005c8:	e3a05080 	mov	r5, #128	; 0x80
	clkwiz_change_mipi_freq(&g_hal.clkwiz_mipi, 450);
 10005cc:	eb0008ac 	bl	1002884 <clkwiz_change_mipi_freq>

	d_printf(D_WARN, "starting trigger engine...");
 10005d0:	e3061800 	movw	r1, #26624	; 0x6800
 10005d4:	e3a00003 	mov	r0, #3
 10005d8:	e3401105 	movt	r1, #261	; 0x105
	float microsec, last_frame_time = 1e6, wave_time = 0, wave_raw_time = 0;
 10005dc:	eddfcaf4 	vldr	s25, [pc, #976]	; 10009b4 <acq_hacks_run+0x428>
	d_printf(D_WARN, "starting trigger engine...");
 10005e0:	eb000c26 	bl	1003680 <d_printf>
	trig_init();
 10005e4:	eb001064 	bl	100477c <trig_init>

	d_printf(D_WARN, "starting acquisition hacks...");
 10005e8:	e306181c 	movw	r1, #26652	; 0x681c
	int acqd_waves = 0;
 10005ec:	e3a03000 	mov	r3, #0
	d_printf(D_WARN, "starting acquisition hacks...");
 10005f0:	e3a00003 	mov	r0, #3
 10005f4:	e3401105 	movt	r1, #261	; 0x105
		acqd_waves += g_acq_state.num_acq_made;

		//d_printf(D_INFO, "Done sending %d waves (%d KB) -- took %.4f microseconds", n_waves, bytes / 1024, microsec);
		d_printf(D_INFO, "%.4f MB/s (%.4f fps, %d stalls, %d waves, %.1f waves/sec (%.1f waves/sec raw), %.4f%% stall rate)", \
				bytes / microsec, 1e6 / last_frame_time, (uint32_t)g_acq_state.stats.num_fifo_stall_total, acqd_waves, \
				(g_acq_state.num_acq_made * 1e6) / wave_time, (g_acq_state.num_acq_made * 1e6) / wave_raw_time, \
 10005f8:	ed9f9be8 	vldr	d9, [pc, #928]	; 10009a0 <acq_hacks_run+0x414>
		microsec += d_read_timing_us(2);
 10005fc:	ed9fcaed 	vldr	s24, [pc, #948]	; 10009b8 <acq_hacks_run+0x42c>
				bytes / microsec, 1e6 / last_frame_time, (uint32_t)g_acq_state.stats.num_fifo_stall_total, acqd_waves, \
 1000600:	eddfbaed 	vldr	s23, [pc, #948]	; 10009bc <acq_hacks_run+0x430>
				((float)(g_acq_state.stats.num_fifo_stall_total) / acqd_waves) * 100);
 1000604:	ed9fbaed 	vldr	s22, [pc, #948]	; 10009c0 <acq_hacks_run+0x434>
	int acqd_waves = 0;
 1000608:	e58d302c 	str	r3, [sp, #44]	; 0x2c
	d_printf(D_WARN, "starting acquisition hacks...");
 100060c:	eb000c1b 	bl	1003680 <d_printf>
		d_start_timing(7);
 1000610:	e3a00007 	mov	r0, #7
 1000614:	eb000dec 	bl	1003dcc <d_start_timing>
		d_start_timing(5);
 1000618:	e3a00005 	mov	r0, #5
 100061c:	eb000dea 	bl	1003dcc <d_start_timing>
		acq_free_all_alloc();
 1000620:	eb0002ab 	bl	10010d4 <acq_free_all_alloc>
		res = acq_prepare_triggered(ACQ_MODE_8BIT | ACQ_MODE_1CH, 0, wave_size_counts, n_waves);
 1000624:	e3a03080 	mov	r3, #128	; 0x80
 1000628:	e3a02b01 	mov	r2, #1024	; 0x400
 100062c:	e3a01000 	mov	r1, #0
 1000630:	e3a00021 	mov	r0, #33	; 0x21
 1000634:	eb0002b9 	bl	1001120 <acq_prepare_triggered>
		if(res != ACQRES_OK) {
 1000638:	e3500000 	cmp	r0, #0
 100063c:	1a0000cf 	bne	1000980 <acq_hacks_run+0x3f4>
		d_start_timing(4);
 1000640:	e3a00004 	mov	r0, #4
 1000644:	eb000de0 	bl	1003dcc <d_start_timing>
		res = acq_start(1);
 1000648:	e3a00001 	mov	r0, #1
 100064c:	eb0003ab 	bl	1001500 <acq_start>
		if(res != ACQRES_OK) {
 1000650:	e2504000 	subs	r4, r0, #0
 1000654:	1a0000db 	bne	10009c8 <acq_hacks_run+0x43c>
		trig_configure_edge(TRIG_ADCSRC1, trig_level, trig_hyst, trig_edge);
 1000658:	e6ff1075 	uxth	r1, r5
 100065c:	e1a03009 	mov	r3, r9
 1000660:	e6ff2078 	uxth	r2, r8
				d_printf(D_INFO, "level:0x%02x, hyst:0x%02x, edge:0x%02x, hold:0x%08x (%d us)", \
 1000664:	e306b870 	movw	fp, #26736	; 0x6870
 1000668:	e340b105 	movt	fp, #261	; 0x105
		trig_configure_edge(TRIG_ADCSRC1, trig_level, trig_hyst, trig_edge);
 100066c:	eb000f7b 	bl	1004460 <trig_configure_edge>
		trig_configure_holdoff(trig_holdoff);
 1000670:	e1a00006 	mov	r0, r6
 1000674:	e1a01007 	mov	r1, r7
 1000678:	eb000fbb 	bl	100456c <trig_configure_holdoff>
			switch(toupper(d_getkey())) {
 100067c:	eb000dc0 	bl	1003d84 <d_getkey>
 1000680:	e1a0a000 	mov	sl, r0
 1000684:	fa002c8a 	blx	100b8b4 <__locale_ctype_ptr>
 1000688:	e080000a 	add	r0, r0, sl
 100068c:	e5d03001 	ldrb	r3, [r0, #1]
 1000690:	e2033003 	and	r3, r3, #3
 1000694:	e3530002 	cmp	r3, #2
 1000698:	024aa020 	subeq	sl, sl, #32
 100069c:	e24aa045 	sub	sl, sl, #69	; 0x45
 10006a0:	e35a0014 	cmp	sl, #20
 10006a4:	979ff10a 	ldrls	pc, [pc, sl, lsl #2]
 10006a8:	ea0000ab 	b	100095c <acq_hacks_run+0x3d0>
 10006ac:	010009e4 	.word	0x010009e4
 10006b0:	0100091c 	.word	0x0100091c
 10006b4:	01000954 	.word	0x01000954
 10006b8:	0100094c 	.word	0x0100094c
 10006bc:	0100095c 	.word	0x0100095c
 10006c0:	0100095c 	.word	0x0100095c
 10006c4:	0100095c 	.word	0x0100095c
 10006c8:	0100095c 	.word	0x0100095c
 10006cc:	0100095c 	.word	0x0100095c
 10006d0:	0100095c 	.word	0x0100095c
 10006d4:	01000940 	.word	0x01000940
 10006d8:	01000924 	.word	0x01000924
 10006dc:	0100095c 	.word	0x0100095c
 10006e0:	01000700 	.word	0x01000700
 10006e4:	0100095c 	.word	0x0100095c
 10006e8:	01000938 	.word	0x01000938
 10006ec:	0100095c 	.word	0x0100095c
 10006f0:	0100095c 	.word	0x0100095c
 10006f4:	0100095c 	.word	0x0100095c
 10006f8:	0100095c 	.word	0x0100095c
 10006fc:	01000930 	.word	0x01000930
				case 'R': trig_edge = TRIG_EDGE_RISING; break;
 1000700:	e3a09002 	mov	r9, #2
			if(trig_level > 255) {
 1000704:	e28f3fa7 	add	r3, pc, #668	; 0x29c
 1000708:	e1c320d0 	ldrd	r2, [r3]
 100070c:	e6e85015 	usat	r5, #8, r5
			if(trig_hyst > 63) {
 1000710:	e6e68018 	usat	r8, #6, r8
			if(trig_holdoff < 0L) {
 1000714:	e1520006 	cmp	r2, r6
 1000718:	e0d33007 	sbcs	r3, r3, r7
 100071c:	b28f7fa1 	addlt	r7, pc, #644	; 0x284
 1000720:	b1c760d0 	ldrdlt	r6, [r7]
 1000724:	e3560000 	cmp	r6, #0
 1000728:	e2d73000 	sbcs	r3, r7, #0
 100072c:	b3a06000 	movlt	r6, #0
 1000730:	b3a07000 	movlt	r7, #0
				trig_configure_edge(TRIG_ADCSRC1, trig_level, trig_hyst, trig_edge);
 1000734:	e1a03009 	mov	r3, r9
 1000738:	e6ff2078 	uxth	r2, r8
 100073c:	e6ff1075 	uxth	r1, r5
 1000740:	e3a00000 	mov	r0, #0
 1000744:	eb000f45 	bl	1004460 <trig_configure_edge>
				trig_configure_holdoff(trig_holdoff);
 1000748:	e1a00006 	mov	r0, r6
 100074c:	e1a01007 	mov	r1, r7
 1000750:	eb000f85 	bl	100456c <trig_configure_holdoff>

	reg &= FAB_CFG_ADDR_MASK;

	// Wrapped in dsb to ensure synchronous read
	//dsb();
	res = _FAB_CFG_ACCESS(reg);
 1000754:	e3a01101 	mov	r1, #1073741824	; 0x40000000
						(int32_t)(trig_holdoff / 1000L));
 1000758:	e3a02ffa 	mov	r2, #1000	; 0x3e8
 100075c:	e591a0c0 	ldr	sl, [r1, #192]	; 0xc0
 1000760:	e3a03000 	mov	r3, #0
 1000764:	e1a00006 	mov	r0, r6
 1000768:	e1a01007 	mov	r1, r7
 100076c:	fa002923 	blx	100ac00 <__aeabi_ldivmod>
				d_printf(D_INFO, "level:0x%02x, hyst:0x%02x, edge:0x%02x, hold:0x%08x (%d us)", \
 1000770:	e58d9000 	str	r9, [sp]
 1000774:	e1a03008 	mov	r3, r8
 1000778:	e58d0008 	str	r0, [sp, #8]
 100077c:	e1a02005 	mov	r2, r5
 1000780:	e58da004 	str	sl, [sp, #4]
 1000784:	e1a0100b 	mov	r1, fp
 1000788:	e3a00002 	mov	r0, #2
 100078c:	eb000bbb 	bl	1003680 <d_printf>
		} while(!acq_is_done());
 1000790:	eb0003a0 	bl	1001618 <acq_is_done>
 1000794:	e3500000 	cmp	r0, #0
 1000798:	0affffb7 	beq	100067c <acq_hacks_run+0xf0>
		d_stop_timing(4);
 100079c:	e3a00004 	mov	r0, #4
 10007a0:	eb000da5 	bl	1003e3c <d_stop_timing>
		wave_raw_time = d_read_timing_us(4);
 10007a4:	e3a00004 	mov	r0, #4
 10007a8:	eb000dcc 	bl	1003ee0 <d_read_timing_us>
		Xil_DCacheInvalidateRange(buffer, sizeof(buffer));
 10007ac:	e3000340 	movw	r0, #832	; 0x340
 10007b0:	e3a01601 	mov	r1, #1048576	; 0x100000
 10007b4:	e3400106 	movt	r0, #262	; 0x106
		wave_raw_time = d_read_timing_us(4);
 10007b8:	eef0da40 	vmov.f32	s27, s0
		Xil_DCacheInvalidateRange(buffer, sizeof(buffer));
 10007bc:	eb0021a2 	bl	1008e4c <Xil_DCacheInvalidateRange>
		dsb();
 10007c0:	f57ff04f 	dsb	sy
		d_start_timing(3);
 10007c4:	e300a340 	movw	sl, #832	; 0x340
 10007c8:	e3a00003 	mov	r0, #3
 10007cc:	e340a106 	movt	sl, #262	; 0x106
 10007d0:	e28ab601 	add	fp, sl, #1048576	; 0x100000
 10007d4:	eb000d7c 	bl	1003dcc <d_start_timing>
			acq_copy_slow_mipi(i, (uint8_t*)(buffer + (wave_size_bytes * i)));
 10007d8:	e1a0100a 	mov	r1, sl
 10007dc:	e1a00004 	mov	r0, r4
 10007e0:	e28aaa02 	add	sl, sl, #8192	; 0x2000
		for(i = 0; i < n_waves; i++) {
 10007e4:	e2844001 	add	r4, r4, #1
			acq_copy_slow_mipi(i, (uint8_t*)(buffer + (wave_size_bytes * i)));
 10007e8:	eb000784 	bl	1002600 <acq_copy_slow_mipi>
		for(i = 0; i < n_waves; i++) {
 10007ec:	e15b000a 	cmp	fp, sl
 10007f0:	1afffff8 	bne	10007d8 <acq_hacks_run+0x24c>
		Xil_DCacheFlushRange(buffer, sizeof(buffer));
 10007f4:	e3000340 	movw	r0, #832	; 0x340
 10007f8:	e3a01601 	mov	r1, #1048576	; 0x100000
 10007fc:	e3400106 	movt	r0, #262	; 0x106
 1000800:	eb0021de 	bl	1008f80 <Xil_DCacheFlushRange>
		dsb();
 1000804:	f57ff04f 	dsb	sy
		d_stop_timing(3);
 1000808:	e3a00003 	mov	r0, #3
 100080c:	eb000d8a 	bl	1003e3c <d_stop_timing>
 */
static inline void fabcfg_write(uint32_t reg, uint32_t data)
{
	reg &= FAB_CFG_ADDR_MASK;
	//dsb();
	_FAB_CFG_ACCESS(reg) = data;
 1000810:	e3a03101 	mov	r3, #1073741824	; 0x40000000
 1000814:	e3002ffe 	movw	r2, #4094	; 0xffe
 1000818:	e5832104 	str	r2, [r3, #260]	; 0x104
		d_start_timing(2);
 100081c:	e3a00002 	mov	r0, #2
 1000820:	eb000d69 	bl	1003dcc <d_start_timing>
		csi_hack_start_frame(N_CSI_LINES - 1);
 1000824:	e3a000ff 	mov	r0, #255	; 0xff
 1000828:	eb000e3d 	bl	1004124 <csi_hack_start_frame>
		csi_hack_send_line_data(buffer, BUFFER_SIZE);
 100082c:	e3000340 	movw	r0, #832	; 0x340
 1000830:	e3a01601 	mov	r1, #1048576	; 0x100000
 1000834:	e3400106 	movt	r0, #262	; 0x106
 1000838:	eb000e73 	bl	100420c <csi_hack_send_line_data>
		csi_hack_stop_frame();
 100083c:	eb000e5b 	bl	10041b0 <csi_hack_stop_frame>
		d_stop_timing(2);
 1000840:	e3a00002 	mov	r0, #2
 1000844:	eb000d7c 	bl	1003e3c <d_stop_timing>
		d_stop_timing(7);
 1000848:	e3a00007 	mov	r0, #7
 100084c:	eb000d7a 	bl	1003e3c <d_stop_timing>
		wave_time = d_read_timing_us(7);
 1000850:	e3a00007 	mov	r0, #7
 1000854:	eb000da1 	bl	1003ee0 <d_read_timing_us>
		microsec += d_read_timing_us(2);
 1000858:	e3a00002 	mov	r0, #2
		wave_time = d_read_timing_us(7);
 100085c:	eeb0da40 	vmov.f32	s26, s0
		microsec += d_read_timing_us(2);
 1000860:	eb000d9e 	bl	1003ee0 <d_read_timing_us>
		acqd_waves += g_acq_state.num_acq_made;
 1000864:	e30132e0 	movw	r3, #4832	; 0x12e0
		microsec += d_read_timing_us(2);
 1000868:	ee300a0c 	vadd.f32	s0, s0, s24
		acqd_waves += g_acq_state.num_acq_made;
 100086c:	e3403116 	movt	r3, #278	; 0x116
 1000870:	e5932774 	ldr	r2, [r3, #1908]	; 0x774
				((float)(g_acq_state.stats.num_fifo_stall_total) / acqd_waves) * 100);
 1000874:	e59317c4 	ldr	r1, [r3, #1988]	; 0x7c4
				bytes / microsec, 1e6 / last_frame_time, (uint32_t)g_acq_state.stats.num_fifo_stall_total, acqd_waves, \
 1000878:	e59347c0 	ldr	r4, [r3, #1984]	; 0x7c0
		acqd_waves += g_acq_state.num_acq_made;
 100087c:	e59d302c 	ldr	r3, [sp, #44]	; 0x2c
				(g_acq_state.num_acq_made * 1e6) / wave_time, (g_acq_state.num_acq_made * 1e6) / wave_raw_time, \
 1000880:	ee072a90 	vmov	s15, r2
 1000884:	eeb88b67 	vcvt.f64.u32	d8, s15
				((float)(g_acq_state.stats.num_fifo_stall_total) / acqd_waves) * 100);
 1000888:	e1a00004 	mov	r0, r4
		acqd_waves += g_acq_state.num_acq_made;
 100088c:	e083a002 	add	sl, r3, r2
				bytes / microsec, 1e6 / last_frame_time, (uint32_t)g_acq_state.stats.num_fifo_stall_total, acqd_waves, \
 1000890:	ee8baa80 	vdiv.f32	s20, s23, s0
		acqd_waves += g_acq_state.num_acq_made;
 1000894:	e58da02c 	str	sl, [sp, #44]	; 0x2c
				((float)(g_acq_state.stats.num_fifo_stall_total) / acqd_waves) * 100);
 1000898:	fa0028b5 	blx	100ab74 <__aeabi_ul2f>
		d_printf(D_INFO, "%.4f MB/s (%.4f fps, %d stalls, %d waves, %.1f waves/sec (%.1f waves/sec raw), %.4f%% stall rate)", \
 100089c:	eef71aed 	vcvt.f64.f32	d17, s27
 10008a0:	e30618ac 	movw	r1, #26796	; 0x68ac
				(g_acq_state.num_acq_made * 1e6) / wave_time, (g_acq_state.num_acq_made * 1e6) / wave_raw_time, \
 10008a4:	ee288b09 	vmul.f64	d8, d8, d9
		d_printf(D_INFO, "%.4f MB/s (%.4f fps, %d stalls, %d waves, %.1f waves/sec (%.1f waves/sec raw), %.4f%% stall rate)", \
 10008a8:	e3401105 	movt	r1, #261	; 0x105
 10008ac:	eef74aec 	vcvt.f64.f32	d20, s25
 10008b0:	eeb7dacd 	vcvt.f64.f32	d13, s26
				((float)(g_acq_state.stats.num_fifo_stall_total) / acqd_waves) * 100);
 10008b4:	ee07aa90 	vmov	s15, sl
 10008b8:	eeb87ae7 	vcvt.f32.s32	s14, s15
		d_printf(D_INFO, "%.4f MB/s (%.4f fps, %d stalls, %d waves, %.1f waves/sec (%.1f waves/sec raw), %.4f%% stall rate)", \
 10008bc:	eec83b21 	vdiv.f64	d19, d8, d17
 10008c0:	eec82b0d 	vdiv.f64	d18, d8, d13
 10008c4:	eec91b24 	vdiv.f64	d17, d9, d20
				((float)(g_acq_state.stats.num_fifo_stall_total) / acqd_waves) * 100);
 10008c8:	ee070a90 	vmov	s15, r0
		d_printf(D_INFO, "%.4f MB/s (%.4f fps, %d stalls, %d waves, %.1f waves/sec (%.1f waves/sec raw), %.4f%% stall rate)", \
 10008cc:	e3a00002 	mov	r0, #2
 10008d0:	e59d302c 	ldr	r3, [sp, #44]	; 0x2c
				((float)(g_acq_state.stats.num_fifo_stall_total) / acqd_waves) * 100);
 10008d4:	eec77a87 	vdiv.f32	s15, s15, s14
		d_printf(D_INFO, "%.4f MB/s (%.4f fps, %d stalls, %d waves, %.1f waves/sec (%.1f waves/sec raw), %.4f%% stall rate)", \
 10008d8:	eeb7aaca 	vcvt.f64.f32	d10, s20
 10008dc:	e58d300c 	str	r3, [sp, #12]
 10008e0:	e58d4008 	str	r4, [sp, #8]
 10008e4:	ec532b1a 	vmov	r2, r3, d10
				((float)(g_acq_state.stats.num_fifo_stall_total) / acqd_waves) * 100);
 10008e8:	ee677a8b 	vmul.f32	s15, s15, s22
		d_printf(D_INFO, "%.4f MB/s (%.4f fps, %d stalls, %d waves, %.1f waves/sec (%.1f waves/sec raw), %.4f%% stall rate)", \
 10008ec:	eef70ae7 	vcvt.f64.f32	d16, s15
 10008f0:	edcd3b06 	vstr	d19, [sp, #24]
 10008f4:	edcd2b04 	vstr	d18, [sp, #16]
 10008f8:	edcd1b00 	vstr	d17, [sp]
 10008fc:	edcd0b08 	vstr	d16, [sp, #32]
 1000900:	eb000b5e 	bl	1003680 <d_printf>

		//bogo_delay(10000);

		d_stop_timing(5);
 1000904:	e3a00005 	mov	r0, #5
 1000908:	eb000d4b 	bl	1003e3c <d_stop_timing>
		last_frame_time = d_read_timing_us(5);
 100090c:	e3a00005 	mov	r0, #5
 1000910:	eb000d72 	bl	1003ee0 <d_read_timing_us>
 1000914:	eef0ca40 	vmov.f32	s25, s0
		d_start_timing(7);
 1000918:	eaffff3c 	b	1000610 <acq_hacks_run+0x84>
				case 'F': trig_edge = TRIG_EDGE_FALLING; break;
 100091c:	e3a09001 	mov	r9, #1
 1000920:	eaffff77 	b	1000704 <acq_hacks_run+0x178>
				case 'P': trig_holdoff -= 1000L; break;  // Remove 1ums holdoff
 1000924:	e2566ffa 	subs	r6, r6, #1000	; 0x3e8
 1000928:	e2c77000 	sbc	r7, r7, #0
 100092c:	eaffff74 	b	1000704 <acq_hacks_run+0x178>
				case 'Y': trig_hyst += 1; break;
 1000930:	e2888001 	add	r8, r8, #1
 1000934:	eaffff72 	b	1000704 <acq_hacks_run+0x178>
				case 'T': trig_level += 1; break;
 1000938:	e2855001 	add	r5, r5, #1
 100093c:	eaffff70 	b	1000704 <acq_hacks_run+0x178>
				case 'O': trig_holdoff += 1000L; break;  // Add 1us holdoff
 1000940:	e2966ffa 	adds	r6, r6, #1000	; 0x3e8
 1000944:	e2a77000 	adc	r7, r7, #0
 1000948:	eaffff6d 	b	1000704 <acq_hacks_run+0x178>
				case 'H': trig_hyst -= 1; break;
 100094c:	e2488001 	sub	r8, r8, #1
 1000950:	eaffff6b 	b	1000704 <acq_hacks_run+0x178>
				case 'G': trig_level -= 1; break;
 1000954:	e2455001 	sub	r5, r5, #1
 1000958:	eaffff69 	b	1000704 <acq_hacks_run+0x178>
			if(trig_level > 255) {
 100095c:	e28f3044 	add	r3, pc, #68	; 0x44
 1000960:	e1c320d0 	ldrd	r2, [r3]
 1000964:	e6e85015 	usat	r5, #8, r5
			if(trig_hyst > 63) {
 1000968:	e6e68018 	usat	r8, #6, r8
			if(trig_holdoff < 0L) {
 100096c:	e1520006 	cmp	r2, r6
 1000970:	e0d33007 	sbcs	r3, r3, r7
 1000974:	b28f702c 	addlt	r7, pc, #44	; 0x2c
 1000978:	b1c760d0 	ldrdlt	r6, [r7]
			if(!no_key) {
 100097c:	eaffff83 	b	1000790 <acq_hacks_run+0x204>
			d_printf(D_ERROR, "acq_prepare_triggered error: %d", res);
 1000980:	e306183c 	movw	r1, #26684	; 0x683c
 1000984:	e1a02000 	mov	r2, r0
 1000988:	e3401105 	movt	r1, #261	; 0x105
 100098c:	e3a00004 	mov	r0, #4
 1000990:	eb000b3a 	bl	1003680 <d_printf>
			exit(-1);
 1000994:	e3e00000 	mvn	r0, #0
 1000998:	fa002932 	blx	100ae68 <exit>
 100099c:	e320f000 	nop	{0}
 10009a0:	00000000 	.word	0x00000000
 10009a4:	412e8480 	.word	0x412e8480
 10009a8:	fc23ac00 	.word	0xfc23ac00
 10009ac:	00000006 	.word	0x00000006
 10009b0:	43e10000 	.word	0x43e10000
 10009b4:	49742400 	.word	0x49742400
 10009b8:	00000000 	.word	0x00000000
 10009bc:	49800000 	.word	0x49800000
 10009c0:	42c80000 	.word	0x42c80000
 10009c4:	01161cc0 	.word	0x01161cc0
			d_printf(D_ERROR, "acq_start error: %d", res);
 10009c8:	e306185c 	movw	r1, #26716	; 0x685c
 10009cc:	e3a00004 	mov	r0, #4
 10009d0:	e1a02004 	mov	r2, r4
 10009d4:	e3401105 	movt	r1, #261	; 0x105
 10009d8:	eb000b28 	bl	1003680 <d_printf>
			exit(-1);
 10009dc:	e3e00000 	mvn	r0, #0
 10009e0:	fa002920 	blx	100ae68 <exit>
			if(trig_level > 255) {
 10009e4:	e28f3024 	add	r3, pc, #36	; 0x24
 10009e8:	e1c320d0 	ldrd	r2, [r3]
 10009ec:	e6e85015 	usat	r5, #8, r5
			if(trig_hyst > 63) {
 10009f0:	e6e68018 	usat	r8, #6, r8
				case 'E': trig_edge = TRIG_EDGE_BOTH; break;
 10009f4:	e3a09003 	mov	r9, #3
 10009f8:	e1520006 	cmp	r2, r6
 10009fc:	e0d33007 	sbcs	r3, r3, r7
 1000a00:	b28f7008 	addlt	r7, pc, #8
 1000a04:	b1c760d0 	ldrdlt	r6, [r7]
			if(!no_key) {
 1000a08:	eaffff49 	b	1000734 <acq_hacks_run+0x1a8>
 1000a0c:	e320f000 	nop	{0}
 1000a10:	fc23ac00 	.word	0xfc23ac00
 1000a14:	00000006 	.word	0x00000006

01000a18 <_acq_irq_fifo_gen_rst>:
	res = _FAB_CFG_ACCESS(reg);
 1000a18:	e3a0c101 	mov	ip, #1073741824	; 0x40000000
 1000a1c:	e59c3058 	ldr	r3, [ip, #88]	; 0x58
	volatile uint32_t stat_a, stat_b;
	int i;

	//d_printf(D_ERROR, "acquire: FIFO stall, recovering");

	if(fabcfg_test(FAB_CFG_ACQ_STATUS_A, ACQ_STATUS_A_RG_FIFO_STALL)) {
 1000a20:	e3130010 	tst	r3, #16
 1000a24:	0a000048 	beq	1000b4c <_acq_irq_fifo_gen_rst+0x134>
{
 1000a28:	e92d4070 	push	{r4, r5, r6, lr}
	fabcfg_write(FAB_CFG_ACQ_CTRL_A, g_acq_state.acq_ctrl_a);
}

static inline void _acq_clear_and_set_ctrl_a(uint32_t bitmask_clear, uint32_t bitmask_set)
{
	g_acq_state.acq_ctrl_a &= ~bitmask_clear;
 1000a2c:	e30142e0 	movw	r4, #4832	; 0x12e0
 1000a30:	e3404116 	movt	r4, #278	; 0x116

		//fabcfg_clear(FAB_CFG_ACQ_CTRL_A, ACQ_CTRL_A_RUN | ACQ_CTRL_A_AXI_RUN);
		//fabcfg_set(FAB_CFG_ACQ_CTRL_A, ACQ_CTRL_A_FIFO_RESET | ACQ_CTRL_A_TRIG_RST | ACQ_CTRL_A_ABORT);

		// Wait until both FIFO level readouts report 0x0000
		while(((fabcfg_read_no_dsb(FAB_CFG_ACQ_STATUS_A) & ACQ_STATUS_A_FIFO_MASK) != 0) && \
 1000a34:	e3a03000 	mov	r3, #0
{
 1000a38:	e24dd008 	sub	sp, sp, #8
		while(((fabcfg_read_no_dsb(FAB_CFG_ACQ_STATUS_A) & ACQ_STATUS_A_FIFO_MASK) != 0) && \
 1000a3c:	e34f3fff 	movt	r3, #65535	; 0xffff
 1000a40:	e5940778 	ldr	r0, [r4, #1912]	; 0x778
	res = _FAB_CFG_ACCESS(reg);
 1000a44:	e1a0200c 	mov	r2, ip
 1000a48:	e3c01003 	bic	r1, r0, #3
	g_acq_state.acq_ctrl_a |= bitmask_set;
 1000a4c:	e3811068 	orr	r1, r1, #104	; 0x68
 1000a50:	e5841778 	str	r1, [r4, #1912]	; 0x778
	_FAB_CFG_ACCESS(reg) = data;
 1000a54:	e58c1050 	str	r1, [ip, #80]	; 0x50
 1000a58:	ea000002 	b	1000a68 <_acq_irq_fifo_gen_rst+0x50>
	res = _FAB_CFG_ACCESS(reg);
 1000a5c:	e592105c 	ldr	r1, [r2, #92]	; 0x5c
 1000a60:	e1110003 	tst	r1, r3
 1000a64:	0a000002 	beq	1000a74 <_acq_irq_fifo_gen_rst+0x5c>
 1000a68:	e5921058 	ldr	r1, [r2, #88]	; 0x58
 1000a6c:	e1110003 	tst	r1, r3
 1000a70:	1afffff9 	bne	1000a5c <_acq_irq_fifo_gen_rst+0x44>

		_acq_clear_ctrl_a(ACQ_CTRL_A_FIFO_RESET | ACQ_CTRL_A_TRIG_RST | ACQ_CTRL_A_ABORT);
		//fabcfg_clear(FAB_CFG_ACQ_CTRL_A, ACQ_CTRL_A_FIFO_RESET | ACQ_CTRL_A_TRIG_RST | ACQ_CTRL_A_ABORT);

		// Reset the current acquisition and try again.  Set a tracking flag for diagnostics/debug.
		g_acq_state.acq_current->flags |= ACQBUF_FLAG_NOTE_FIFOSTALL;
 1000a74:	e5942874 	ldr	r2, [r4, #2164]	; 0x874
 1000a78:	e3c0306b 	bic	r3, r0, #107	; 0x6b
 1000a7c:	e59f6100 	ldr	r6, [pc, #256]	; 1000b84 <_acq_irq_fifo_gen_rst+0x16c>
		g_acq_state.acq_current->trigger_at = 0;
 1000a80:	e3a00000 	mov	r0, #0
	_FAB_CFG_ACCESS(reg) = data;
 1000a84:	e3a0c101 	mov	ip, #1073741824	; 0x40000000
	g_acq_state.acq_ctrl_a &= ~bitmask;
 1000a88:	e5843778 	str	r3, [r4, #1912]	; 0x778
		g_acq_state.acq_current->flags |= ACQBUF_FLAG_NOTE_FIFOSTALL;
 1000a8c:	e1d211b0 	ldrh	r1, [r2, #16]
 1000a90:	e58c3050 	str	r3, [ip, #80]	; 0x50
		g_acq_state.state = ACQSTATE_WAIT_TRIG; // TODO: maybe need another state here
		g_acq_state.sub_state = ACQSUBST_PRE_TRIG_FILL; // TODO: maybe need another state here

		XAxiDma_Reset(&g_acq_state.dma);
		while(!XAxiDma_ResetIsDone(&g_acq_state.dma));
 1000a94:	e1a05006 	mov	r5, r6
		g_acq_state.acq_current->trigger_at = 0;
 1000a98:	e582000c 	str	r0, [r2, #12]
		g_acq_state.state = ACQSTATE_WAIT_TRIG; // TODO: maybe need another state here
 1000a9c:	e3a00003 	mov	r0, #3
		g_acq_state.acq_current->flags |= ACQBUF_FLAG_NOTE_FIFOSTALL;
 1000aa0:	e3813004 	orr	r3, r1, #4
		g_acq_state.state = ACQSTATE_WAIT_TRIG; // TODO: maybe need another state here
 1000aa4:	e5840000 	str	r0, [r4]
		g_acq_state.acq_current->flags |= ACQBUF_FLAG_NOTE_FIFOSTALL;
 1000aa8:	e1c231b0 	strh	r3, [r2, #16]
		XAxiDma_Reset(&g_acq_state.dma);
 1000aac:	e1a00006 	mov	r0, r6
		g_acq_state.sub_state = ACQSUBST_PRE_TRIG_FILL; // TODO: maybe need another state here
 1000ab0:	e3a03001 	mov	r3, #1
 1000ab4:	e5843004 	str	r3, [r4, #4]
		XAxiDma_Reset(&g_acq_state.dma);
 1000ab8:	eb000f53 	bl	100480c <XAxiDma_Reset>
		while(!XAxiDma_ResetIsDone(&g_acq_state.dma));
 1000abc:	e1a00005 	mov	r0, r5
 1000ac0:	eb000f96 	bl	1004920 <XAxiDma_ResetIsDone>
 1000ac4:	e3500000 	cmp	r0, #0
 1000ac8:	0afffffb 	beq	1000abc <_acq_irq_fifo_gen_rst+0xa4>
		XAxiDma_IntrEnable(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DEVICE_TO_DMA);
 1000acc:	e5940008 	ldr	r0, [r4, #8]
 */
int _acq_core_dma_start(uint32_t *buff_ptr, uint32_t buff_sz)
{
	int error;

	error = XAxiDma_SimpleTransfer(&g_acq_state.dma, (uint32_t)buff_ptr, buff_sz, XAXIDMA_DEVICE_TO_DMA);
 1000ad0:	e3a03001 	mov	r3, #1
		if(_acq_core_dma_start(g_acq_state.acq_current->buff_acq, g_acq_state.pre_buffsz) != ACQRES_OK) {
 1000ad4:	e5941874 	ldr	r1, [r4, #2164]	; 0x874
* @return	The 32 bit Value read from the specified input address.
*
******************************************************************************/
static INLINE u32 Xil_In32(UINTPTR Addr)
{
	return *(volatile u32 *) Addr;
 1000ad8:	e5902030 	ldr	r2, [r0, #48]	; 0x30
	error = XAxiDma_SimpleTransfer(&g_acq_state.dma, (uint32_t)buff_ptr, buff_sz, XAXIDMA_DEVICE_TO_DMA);
 1000adc:	e5911008 	ldr	r1, [r1, #8]
		XAxiDma_IntrEnable(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DEVICE_TO_DMA);
 1000ae0:	e3822a07 	orr	r2, r2, #28672	; 0x7000
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 1000ae4:	e5802030 	str	r2, [r0, #48]	; 0x30
	error = XAxiDma_SimpleTransfer(&g_acq_state.dma, (uint32_t)buff_ptr, buff_sz, XAXIDMA_DEVICE_TO_DMA);
 1000ae8:	e59f0094 	ldr	r0, [pc, #148]	; 1000b84 <_acq_irq_fifo_gen_rst+0x16c>
 1000aec:	e5962758 	ldr	r2, [r6, #1880]	; 0x758
 1000af0:	eb001121 	bl	1004f7c <XAxiDma_SimpleTransfer>

	if(error != XST_SUCCESS) {
 1000af4:	e2502000 	subs	r2, r0, #0
 1000af8:	1a000017 	bne	1000b5c <_acq_irq_fifo_gen_rst+0x144>
	g_acq_state.acq_ctrl_a &= ~bitmask_clear;
 1000afc:	e5943778 	ldr	r3, [r4, #1912]	; 0x778
	res = _FAB_CFG_ACCESS(reg);
 1000b00:	e3a0c101 	mov	ip, #1073741824	; 0x40000000
 1000b04:	e59ce058 	ldr	lr, [ip, #88]	; 0x58
		g_acq_state.stats.num_fifo_stall_total++;
 1000b08:	e59427c0 	ldr	r2, [r4, #1984]	; 0x7c0
 1000b0c:	e59407c4 	ldr	r0, [r4, #1988]	; 0x7c4
 1000b10:	e3c33802 	bic	r3, r3, #131072	; 0x20000
		stat_a = fabcfg_read(FAB_CFG_ACQ_STATUS_A);
 1000b14:	e58de000 	str	lr, [sp]
 1000b18:	e3c33010 	bic	r3, r3, #16
 1000b1c:	e59ce05c 	ldr	lr, [ip, #92]	; 0x5c
		g_acq_state.stats.num_fifo_stall_total++;
 1000b20:	e2922001 	adds	r2, r2, #1
	g_acq_state.acq_ctrl_a |= bitmask_set;
 1000b24:	e3833f41 	orr	r3, r3, #260	; 0x104
 1000b28:	e2a00000 	adc	r0, r0, #0
 1000b2c:	e3833003 	orr	r3, r3, #3
 1000b30:	e5843778 	str	r3, [r4, #1912]	; 0x778
		stat_b = fabcfg_read(FAB_CFG_ACQ_STATUS_B);
 1000b34:	e58de004 	str	lr, [sp, #4]
	_FAB_CFG_ACCESS(reg) = data;
 1000b38:	e58c3050 	str	r3, [ip, #80]	; 0x50
		g_acq_state.stats.num_fifo_stall_total++;
 1000b3c:	e58427c0 	str	r2, [r4, #1984]	; 0x7c0
 1000b40:	e58407c4 	str	r0, [r4, #1988]	; 0x7c4
}
 1000b44:	e28dd008 	add	sp, sp, #8
 1000b48:	e8bd8070 	pop	{r4, r5, r6, pc}
		d_printf(D_ERROR, "acquire: FIFO stall interrupt without FIFO stall signal!");
 1000b4c:	e3061960 	movw	r1, #26976	; 0x6960
 1000b50:	e3a00004 	mov	r0, #4
 1000b54:	e3401105 	movt	r1, #261	; 0x105
 1000b58:	ea000ac8 	b	1003680 <d_printf>
		d_printf(D_ERROR, "acquire: unable to start transfer, error %d", error);
 1000b5c:	e3061910 	movw	r1, #26896	; 0x6910
 1000b60:	e3a00004 	mov	r0, #4
 1000b64:	e3401105 	movt	r1, #261	; 0x105
 1000b68:	eb000ac4 	bl	1003680 <d_printf>
			d_printf(D_ERROR, "acquire: FIFO stall not recovered");
 1000b6c:	e306193c 	movw	r1, #26940	; 0x693c
 1000b70:	e3a00004 	mov	r0, #4
 1000b74:	e3401105 	movt	r1, #261	; 0x105
}
 1000b78:	e28dd008 	add	sp, sp, #8
 1000b7c:	e8bd4070 	pop	{r4, r5, r6, lr}
			d_printf(D_ERROR, "acquire: FIFO stall not recovered");
 1000b80:	ea000abe 	b	1003680 <d_printf>
 1000b84:	011612e8 	.word	0x011612e8

01000b88 <_acq_irq_error_dma>:
	g_acq_state.stats.num_err_total++;
 1000b88:	e30102e0 	movw	r0, #4832	; 0x12e0
{
 1000b8c:	e92d0030 	push	{r4, r5}
	g_acq_state.stats.num_err_total++;
 1000b90:	e3400116 	movt	r0, #278	; 0x116
	g_acq_state.state = ACQSTATE_UNINIT;
 1000b94:	e3a04000 	mov	r4, #0
 1000b98:	e3a05000 	mov	r5, #0
	g_acq_state.stats.num_err_total++;
 1000b9c:	e2802d1f 	add	r2, r0, #1984	; 0x7c0
 1000ba0:	e59037b8 	ldr	r3, [r0, #1976]	; 0x7b8
 1000ba4:	e59017bc 	ldr	r1, [r0, #1980]	; 0x7bc
	g_acq_state.state = ACQSTATE_UNINIT;
 1000ba8:	e0c040f8 	strd	r4, [r0], #8
	g_acq_state.stats.num_err_total++;
 1000bac:	e2933001 	adds	r3, r3, #1
}
 1000bb0:	e8bd0030 	pop	{r4, r5}
	g_acq_state.stats.num_err_total++;
 1000bb4:	e2a11000 	adc	r1, r1, #0
 1000bb8:	e5023008 	str	r3, [r2, #-8]
 1000bbc:	e5021004 	str	r1, [r2, #-4]
	XAxiDma_Reset(&g_acq_state.dma);
 1000bc0:	ea000f11 	b	100480c <XAxiDma_Reset>

01000bc4 <_acq_reset_PL_fifo>:
	g_acq_state.acq_ctrl_a |= bitmask;
 1000bc4:	e30122e0 	movw	r2, #4832	; 0x12e0
 1000bc8:	e3a01101 	mov	r1, #1073741824	; 0x40000000
 1000bcc:	e3402116 	movt	r2, #278	; 0x116
 1000bd0:	e5923778 	ldr	r3, [r2, #1912]	; 0x778
 1000bd4:	e3830020 	orr	r0, r3, #32
 1000bd8:	e3c33020 	bic	r3, r3, #32
 1000bdc:	e5810050 	str	r0, [r1, #80]	; 0x50
	g_acq_state.acq_ctrl_a &= ~bitmask;
 1000be0:	e5823778 	str	r3, [r2, #1912]	; 0x778
 1000be4:	e5813050 	str	r3, [r1, #80]	; 0x50
}
 1000be8:	e12fff1e 	bx	lr

01000bec <_acq_reset_trigger>:
	g_acq_state.acq_ctrl_a |= bitmask;
 1000bec:	e30122e0 	movw	r2, #4832	; 0x12e0
 1000bf0:	e3a01101 	mov	r1, #1073741824	; 0x40000000
 1000bf4:	e3402116 	movt	r2, #278	; 0x116
 1000bf8:	e5923778 	ldr	r3, [r2, #1912]	; 0x778
 1000bfc:	e3830008 	orr	r0, r3, #8
 1000c00:	e3c33008 	bic	r3, r3, #8
 1000c04:	e5810050 	str	r0, [r1, #80]	; 0x50
	g_acq_state.acq_ctrl_a &= ~bitmask;
 1000c08:	e5823778 	str	r3, [r2, #1912]	; 0x778
 1000c0c:	e5813050 	str	r3, [r1, #80]	; 0x50
}
 1000c10:	e12fff1e 	bx	lr

01000c14 <_acq_wait_for_ndone>:
	res = _FAB_CFG_ACCESS(reg);
 1000c14:	e3a02101 	mov	r2, #1073741824	; 0x40000000
 1000c18:	e5923058 	ldr	r3, [r2, #88]	; 0x58
	while(fabcfg_test(FAB_CFG_ACQ_STATUS_A, ACQ_STATUS_A_DONE)) ;
 1000c1c:	e3130001 	tst	r3, #1
 1000c20:	1afffffc 	bne	1000c18 <_acq_wait_for_ndone+0x4>
 1000c24:	e12fff1e 	bx	lr

01000c28 <_acq_core_dma_start>:
{
 1000c28:	e92d4010 	push	{r4, lr}
	error = XAxiDma_SimpleTransfer(&g_acq_state.dma, (uint32_t)buff_ptr, buff_sz, XAXIDMA_DEVICE_TO_DMA);
 1000c2c:	e1a02001 	mov	r2, r1
 1000c30:	e3a03001 	mov	r3, #1
 1000c34:	e1a01000 	mov	r1, r0
 1000c38:	e59f0024 	ldr	r0, [pc, #36]	; 1000c64 <_acq_core_dma_start+0x3c>
 1000c3c:	eb0010ce 	bl	1004f7c <XAxiDma_SimpleTransfer>
	if(error != XST_SUCCESS) {
 1000c40:	e3500000 	cmp	r0, #0
 1000c44:	08bd8010 	popeq	{r4, pc}
		d_printf(D_ERROR, "acquire: unable to start transfer, error %d", error);
 1000c48:	e3061910 	movw	r1, #26896	; 0x6910
 1000c4c:	e1a02000 	mov	r2, r0
 1000c50:	e3401105 	movt	r1, #261	; 0x105
 1000c54:	e3a00004 	mov	r0, #4
 1000c58:	eb000a88 	bl	1003680 <d_printf>
		return ACQRES_DMA_FAIL;
 1000c5c:	e3e00004 	mvn	r0, #4
	}

	return ACQRES_OK;
}
 1000c60:	e8bd8010 	pop	{r4, pc}
 1000c64:	011612e8 	.word	0x011612e8

01000c68 <acq_write_training>:
void acq_write_training()
{
	int i;
	uint32_t train_regA = 0, train_regB = 0;

	d_printf(D_INFO, "acquire: start loading train values");
 1000c68:	e306199c 	movw	r1, #27036	; 0x699c
{
 1000c6c:	e92d4070 	push	{r4, r5, r6, lr}
	d_printf(D_INFO, "acquire: start loading train values");
 1000c70:	e3a00002 	mov	r0, #2
 1000c74:	e3401105 	movt	r1, #261	; 0x105
 1000c78:	eb000a80 	bl	1003680 <d_printf>

	// 5 LSBs from each line train value are stored into A and B registers
	for(i = 0; i < 4; i++) {
		train_regA |= (g_acq_state.line_train[i + 0] & 31) << (3 + (8 * i));
 1000c7c:	e301c2e0 	movw	ip, #4832	; 0x12e0
	_FAB_CFG_ACCESS(reg) = data;
 1000c80:	e3a00101 	mov	r0, #1073741824	; 0x40000000
 1000c84:	e340c116 	movt	ip, #278	; 0x116
	res = _FAB_CFG_ACCESS(reg);
 1000c88:	e1a02000 	mov	r2, r0
 1000c8c:	e5dc3879 	ldrb	r3, [ip, #2169]	; 0x879
	}

	for(i = 0; i < 4; i++) {
		train_regB |= (g_acq_state.line_train[i + 4] & 31) << (3 + (8 * i));
 1000c90:	e5dc187d 	ldrb	r1, [ip, #2173]	; 0x87d
		train_regA |= (g_acq_state.line_train[i + 0] & 31) << (3 + (8 * i));
 1000c94:	e5dc4878 	ldrb	r4, [ip, #2168]	; 0x878
		train_regB |= (g_acq_state.line_train[i + 4] & 31) << (3 + (8 * i));
 1000c98:	e5dce87c 	ldrb	lr, [ip, #2172]	; 0x87c
		train_regA |= (g_acq_state.line_train[i + 0] & 31) << (3 + (8 * i));
 1000c9c:	e203301f 	and	r3, r3, #31
 1000ca0:	e1a03583 	lsl	r3, r3, #11
		train_regB |= (g_acq_state.line_train[i + 4] & 31) << (3 + (8 * i));
 1000ca4:	e201101f 	and	r1, r1, #31
		train_regA |= (g_acq_state.line_train[i + 0] & 31) << (3 + (8 * i));
 1000ca8:	e5dc687b 	ldrb	r6, [ip, #2171]	; 0x87b
 1000cac:	e204401f 	and	r4, r4, #31
		train_regB |= (g_acq_state.line_train[i + 4] & 31) << (3 + (8 * i));
 1000cb0:	e1a01581 	lsl	r1, r1, #11
		train_regA |= (g_acq_state.line_train[i + 0] & 31) << (3 + (8 * i));
 1000cb4:	e1833184 	orr	r3, r3, r4, lsl #3
		train_regB |= (g_acq_state.line_train[i + 4] & 31) << (3 + (8 * i));
 1000cb8:	e5dc487e 	ldrb	r4, [ip, #2174]	; 0x87e
 1000cbc:	e20ee01f 	and	lr, lr, #31
 1000cc0:	e5dc587f 	ldrb	r5, [ip, #2175]	; 0x87f
 1000cc4:	e181118e 	orr	r1, r1, lr, lsl #3
		train_regA |= (g_acq_state.line_train[i + 0] & 31) << (3 + (8 * i));
 1000cc8:	e5dce87a 	ldrb	lr, [ip, #2170]	; 0x87a
 1000ccc:	e1833d86 	orr	r3, r3, r6, lsl #27
		train_regB |= (g_acq_state.line_train[i + 4] & 31) << (3 + (8 * i));
 1000cd0:	e204401f 	and	r4, r4, #31
 1000cd4:	e1811984 	orr	r1, r1, r4, lsl #19
		train_regA |= (g_acq_state.line_train[i + 0] & 31) << (3 + (8 * i));
 1000cd8:	e20ec01f 	and	ip, lr, #31
 1000cdc:	e183398c 	orr	r3, r3, ip, lsl #19
		train_regB |= (g_acq_state.line_train[i + 4] & 31) << (3 + (8 * i));
 1000ce0:	e1811d85 	orr	r1, r1, r5, lsl #27
	}

	fabcfg_write(FAB_CFG_ACQ_TRAIN_A, train_regA | ACQ_TRAIN_A_LOAD);
 1000ce4:	e3833001 	orr	r3, r3, #1
	_FAB_CFG_ACCESS(reg) = data;
 1000ce8:	e5803064 	str	r3, [r0, #100]	; 0x64
 1000cec:	e5801068 	str	r1, [r0, #104]	; 0x68
	res = _FAB_CFG_ACCESS(reg);
 1000cf0:	e5923060 	ldr	r3, [r2, #96]	; 0x60
	fabcfg_write(FAB_CFG_ACQ_TRAIN_B, train_regB);

	// Verify "DL" bit is clear
	while(fabcfg_test(FAB_CFG_ACQ_STATUS_C, ACQ_STATUS_C_DELAY_LOADED)) ;
 1000cf4:	e3130a02 	tst	r3, #8192	; 0x2000
 1000cf8:	1afffffc 	bne	1000cf0 <acq_write_training+0x88>
 */
static inline void fabcfg_clear(uint32_t reg, uint32_t data)
{
	reg &= FAB_CFG_ADDR_MASK;
	//dsb();
	_FAB_CFG_ACCESS(reg) &= ~data;
 1000cfc:	e5923064 	ldr	r3, [r2, #100]	; 0x64
	while(!fabcfg_test(FAB_CFG_ACQ_STATUS_C, ACQ_STATUS_C_DELAY_LOADED)) {
		//outbyte('C');
	}
#endif

	d_printf(D_INFO, "acquire: training values loaded");
 1000d00:	e30619c0 	movw	r1, #27072	; 0x69c0
 1000d04:	e3401105 	movt	r1, #261	; 0x105
 1000d08:	e3a00002 	mov	r0, #2
}
 1000d0c:	e8bd4070 	pop	{r4, r5, r6, lr}
 1000d10:	e3c33001 	bic	r3, r3, #1
 1000d14:	e5823064 	str	r3, [r2, #100]	; 0x64
	d_printf(D_INFO, "acquire: training values loaded");
 1000d18:	ea000a58 	b	1003680 <d_printf>

01000d1c <acq_init>:
{
 1000d1c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	g_acq_state.state = ACQSTATE_UNINIT;
 1000d20:	e30142e0 	movw	r4, #4832	; 0x12e0
 1000d24:	e3404116 	movt	r4, #278	; 0x116
 1000d28:	e3a02000 	mov	r2, #0
 1000d2c:	e1a03004 	mov	r3, r4
	g_acq_state.acq_first = NULL;
 1000d30:	e3a06000 	mov	r6, #0
 1000d34:	e3a07000 	mov	r7, #0
	g_acq_state.state = ACQSTATE_UNINIT;
 1000d38:	e4832870 	str	r2, [r3], #2160	; 0x870
	g_acq_state.dma_config = XAxiDma_LookupConfig(ACQ_DMA_ENGINE);
 1000d3c:	e1a00002 	mov	r0, r2
	g_acq_state.acq_first = NULL;
 1000d40:	e1c360f0 	strd	r6, [r3]
	g_acq_state.last_debug_timer = 0;
 1000d44:	e2842b02 	add	r2, r4, #2048	; 0x800
	error = XAxiDma_CfgInitialize(&g_acq_state.dma, g_acq_state.dma_config);
 1000d48:	e2845008 	add	r5, r4, #8
	g_acq_state.last_debug_timer = 0;
 1000d4c:	e1c260f0 	strd	r6, [r2]
	g_acq_state.dma_config = XAxiDma_LookupConfig(ACQ_DMA_ENGINE);
 1000d50:	eb0010f4 	bl	1005128 <XAxiDma_LookupConfig>
 1000d54:	e1a03000 	mov	r3, r0
	error = XAxiDma_CfgInitialize(&g_acq_state.dma, g_acq_state.dma_config);
 1000d58:	e1a00005 	mov	r0, r5
 1000d5c:	e1a01003 	mov	r1, r3
	g_acq_state.dma_config = XAxiDma_LookupConfig(ACQ_DMA_ENGINE);
 1000d60:	e5843758 	str	r3, [r4, #1880]	; 0x758
	error = XAxiDma_CfgInitialize(&g_acq_state.dma, g_acq_state.dma_config);
 1000d64:	eb000f00 	bl	100496c <XAxiDma_CfgInitialize>
	if(error != XST_SUCCESS) {
 1000d68:	e3500000 	cmp	r0, #0
 1000d6c:	1a000046 	bne	1000e8c <acq_init+0x170>
	d_printf(D_INFO, "acquire: DMA initialised @ 0x%08x", g_acq_state.dma_config->BaseAddr);
 1000d70:	e5943758 	ldr	r3, [r4, #1880]	; 0x758
 1000d74:	e3061a1c 	movw	r1, #27164	; 0x6a1c
 1000d78:	e3a00002 	mov	r0, #2
 1000d7c:	e3401105 	movt	r1, #261	; 0x105
	while(!XAxiDma_ResetIsDone(&g_acq_state.dma)) ;
 1000d80:	e1a04005 	mov	r4, r5
	d_printf(D_INFO, "acquire: DMA initialised @ 0x%08x", g_acq_state.dma_config->BaseAddr);
 1000d84:	e5932004 	ldr	r2, [r3, #4]
 1000d88:	eb000a3c 	bl	1003680 <d_printf>
	XAxiDma_Reset(&g_acq_state.dma);
 1000d8c:	e1a00005 	mov	r0, r5
 1000d90:	eb000e9d 	bl	100480c <XAxiDma_Reset>
	while(!XAxiDma_ResetIsDone(&g_acq_state.dma)) ;
 1000d94:	e1a00004 	mov	r0, r4
 1000d98:	eb000ee0 	bl	1004920 <XAxiDma_ResetIsDone>
 1000d9c:	e3500000 	cmp	r0, #0
 1000da0:	0afffffb 	beq	1000d94 <acq_init+0x78>
	d_printf(D_INFO, "acquire: DMA reset OK");
 1000da4:	e3061a40 	movw	r1, #27200	; 0x6a40
 1000da8:	e3a00002 	mov	r0, #2
 1000dac:	e3401105 	movt	r1, #261	; 0x105
 1000db0:	eb000a32 	bl	1003680 <d_printf>
	XScuGic_SetPriorityTriggerType(&g_hal.xscu_gic, ACQ_DMA_RX_IRQ, ACQ_DMA_RX_IRQ_PRIO, ACQ_DMA_RX_IRQ_TRIG);
 1000db4:	e3010b60 	movw	r0, #7008	; 0x1b60
 1000db8:	e3a03003 	mov	r3, #3
 1000dbc:	e3400116 	movt	r0, #278	; 0x116
 1000dc0:	e3a02040 	mov	r2, #64	; 0x40
 1000dc4:	e3a0103d 	mov	r1, #61	; 0x3d
 1000dc8:	eb001cc3 	bl	10080dc <XScuGic_SetPriorityTriggerType>
	error = XScuGic_Connect(&g_hal.xscu_gic, ACQ_DMA_RX_IRQ, \
 1000dcc:	e3012cd8 	movw	r2, #7384	; 0x1cd8
 1000dd0:	e3010b60 	movw	r0, #7008	; 0x1b60
 1000dd4:	e3402100 	movt	r2, #256	; 0x100
 1000dd8:	e3400116 	movt	r0, #278	; 0x116
 1000ddc:	e59f30fc 	ldr	r3, [pc, #252]	; 1000ee0 <acq_init+0x1c4>
 1000de0:	e3a0103d 	mov	r1, #61	; 0x3d
 1000de4:	eb001c1b 	bl	1007e58 <XScuGic_Connect>
	if(error != XST_SUCCESS) {
 1000de8:	e2504000 	subs	r4, r0, #0
 1000dec:	1a000034 	bne	1000ec4 <acq_init+0x1a8>
	d_printf(D_INFO, "acquire: SCUGIC connected for DMA IRQ");
 1000df0:	e3061a98 	movw	r1, #27288	; 0x6a98
 1000df4:	e3a00002 	mov	r0, #2
 1000df8:	e3401105 	movt	r1, #261	; 0x105
 1000dfc:	eb000a1f 	bl	1003680 <d_printf>
	XScuGic_SetPriorityTriggerType(&g_hal.xscu_gic, ACQ_FIFO_STALL_IRQ, ACQ_FIFO_STALL_IRQ_PRIO, \
 1000e00:	e3010b60 	movw	r0, #7008	; 0x1b60
 1000e04:	e3a03003 	mov	r3, #3
 1000e08:	e3400116 	movt	r0, #278	; 0x116
 1000e0c:	e3a02060 	mov	r2, #96	; 0x60
 1000e10:	e3a0103e 	mov	r1, #62	; 0x3e
 1000e14:	eb001cb0 	bl	10080dc <XScuGic_SetPriorityTriggerType>
	error = XScuGic_Connect(&g_hal.xscu_gic, ACQ_FIFO_STALL_IRQ, \
 1000e18:	e3002a18 	movw	r2, #2584	; 0xa18
 1000e1c:	e3010b60 	movw	r0, #7008	; 0x1b60
 1000e20:	e1a03004 	mov	r3, r4
 1000e24:	e3402100 	movt	r2, #256	; 0x100
 1000e28:	e3400116 	movt	r0, #278	; 0x116
 1000e2c:	e3a0103e 	mov	r1, #62	; 0x3e
 1000e30:	eb001c08 	bl	1007e58 <XScuGic_Connect>
	if(error != XST_SUCCESS) {
 1000e34:	e2504000 	subs	r4, r0, #0
 1000e38:	1a00001a 	bne	1000ea8 <acq_init+0x18c>
	d_printf(D_INFO, "acquire: SCUGIC connected for FIFO stall IRQ");
 1000e3c:	e3061b00 	movw	r1, #27392	; 0x6b00
 1000e40:	e3a00002 	mov	r0, #2
 1000e44:	e3401105 	movt	r1, #261	; 0x105
 1000e48:	eb000a0c 	bl	1003680 <d_printf>
	XScuGic_Enable(&g_hal.xscu_gic, ACQ_DMA_RX_IRQ);
 1000e4c:	e3010b60 	movw	r0, #7008	; 0x1b60
 1000e50:	e3a0103d 	mov	r1, #61	; 0x3d
 1000e54:	e3400116 	movt	r0, #278	; 0x116
 1000e58:	eb001d55 	bl	10083b4 <XScuGic_Enable>
	XScuGic_Enable(&g_hal.xscu_gic, ACQ_FIFO_STALL_IRQ);
 1000e5c:	e3010b60 	movw	r0, #7008	; 0x1b60
 1000e60:	e3a0103e 	mov	r1, #62	; 0x3e
 1000e64:	e3400116 	movt	r0, #278	; 0x116
 1000e68:	eb001d51 	bl	10083b4 <XScuGic_Enable>
	d_printf(D_INFO, "acquire: SCUGIC configured");
 1000e6c:	e3061b30 	movw	r1, #27440	; 0x6b30
 1000e70:	e3a00002 	mov	r0, #2
 1000e74:	e3401105 	movt	r1, #261	; 0x105
 1000e78:	eb000a00 	bl	1003680 <d_printf>
	for(i = 0; i < 8; i++) {
 1000e7c:	e5854870 	str	r4, [r5, #2160]	; 0x870
 1000e80:	e5854874 	str	r4, [r5, #2164]	; 0x874
}
 1000e84:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
	acq_write_training();
 1000e88:	eaffff76 	b	1000c68 <acq_write_training>
		d_printf(D_ERROR, "acquire: fatal: unable to initialise DMA engine! (error=%d)", error);
 1000e8c:	e30619e0 	movw	r1, #27104	; 0x69e0
 1000e90:	e1a02000 	mov	r2, r0
 1000e94:	e3401105 	movt	r1, #261	; 0x105
 1000e98:	e3a00004 	mov	r0, #4
 1000e9c:	eb0009f7 	bl	1003680 <d_printf>
		exit(-1);
 1000ea0:	e3e00000 	mvn	r0, #0
 1000ea4:	fa0027ef 	blx	100ae68 <exit>
		d_printf(D_ERROR, "acquire: fatal: unable to initialise FIFO stall IRQ! (error=%d)", error);
 1000ea8:	e3061ac0 	movw	r1, #27328	; 0x6ac0
 1000eac:	e3a00004 	mov	r0, #4
 1000eb0:	e1a02004 	mov	r2, r4
 1000eb4:	e3401105 	movt	r1, #261	; 0x105
 1000eb8:	eb0009f0 	bl	1003680 <d_printf>
		exit(-1);
 1000ebc:	e3e00000 	mvn	r0, #0
 1000ec0:	fa0027e8 	blx	100ae68 <exit>
		d_printf(D_ERROR, "acquire: fatal: unable to initialise DMA-IRQ engine! (error=%d)", error);
 1000ec4:	e3061a58 	movw	r1, #27224	; 0x6a58
 1000ec8:	e3a00004 	mov	r0, #4
 1000ecc:	e1a02004 	mov	r2, r4
 1000ed0:	e3401105 	movt	r1, #261	; 0x105
 1000ed4:	eb0009e9 	bl	1003680 <d_printf>
		exit(-1);
 1000ed8:	e3e00000 	mvn	r0, #0
 1000edc:	fa0027e1 	blx	100ae68 <exit>
 1000ee0:	01161368 	.word	0x01161368

01000ee4 <acq_get_next_alloc>:
 *
 * If this fails (e.g. no memory) ACQRES_MALLOC_FAIL is returned and values in `next`
 * are left unchanged; otherwise ACQRES_OK is returned.
 */
int acq_get_next_alloc(struct acq_buffer_t *next)
{
 1000ee4:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	uint32_t *work;
	uint32_t buf_sz;

	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 1000ee8:	e30152e0 	movw	r5, #4832	; 0x12e0
 1000eec:	e3405116 	movt	r5, #278	; 0x116
{
 1000ef0:	e1a04000 	mov	r4, r0
	work = memalign(ACQ_BUFFER_ALIGN, buf_sz);
 1000ef4:	e3a00020 	mov	r0, #32
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 1000ef8:	e5956768 	ldr	r6, [r5, #1896]	; 0x768
 1000efc:	e0866000 	add	r6, r6, r0
 1000f00:	e3c6601f 	bic	r6, r6, #31
	work = memalign(ACQ_BUFFER_ALIGN, buf_sz);
 1000f04:	e1a01006 	mov	r1, r6
 1000f08:	fa002a76 	blx	100b8e8 <memalign>

	if(work == NULL) {
 1000f0c:	e250e000 	subs	lr, r0, #0
 1000f10:	0a000013 	beq	1000f64 <acq_get_next_alloc+0x80>
	// Both blocks allocated aligned, so both pointers are identical.  TODO: once tested buff_alloc
	// may be removed entirely.
	next->buff_alloc = work;
	next->buff_acq = work;

	g_acq_state.stats.num_alloc_total++;
 1000f14:	e59537e0 	ldr	r3, [r5, #2016]	; 0x7e0
	next->idx = 0;
 1000f18:	e3a01000 	mov	r1, #0
	g_acq_state.stats.num_alloc_total++;
 1000f1c:	e595c7e4 	ldr	ip, [r5, #2020]	; 0x7e4

	return ACQRES_OK;
 1000f20:	e1a00001 	mov	r0, r1
	next->pre_sz = g_acq_state.pre_buffsz;
 1000f24:	e5956760 	ldr	r6, [r5, #1888]	; 0x760
	next->flags = ACQBUF_FLAG_ALLOC;
 1000f28:	e3a07080 	mov	r7, #128	; 0x80
	g_acq_state.stats.num_alloc_total++;
 1000f2c:	e2933001 	adds	r3, r3, #1
	next->idx = 0;
 1000f30:	e5841000 	str	r1, [r4]
	next->trigger_at = 0;
 1000f34:	e584100c 	str	r1, [r4, #12]
	g_acq_state.stats.num_alloc_total++;
 1000f38:	e0acc001 	adc	ip, ip, r1
	next->next = NULL;
 1000f3c:	e584101c 	str	r1, [r4, #28]
	next->post_sz = g_acq_state.post_buffsz;
 1000f40:	e5951764 	ldr	r1, [r5, #1892]	; 0x764
	next->flags = ACQBUF_FLAG_ALLOC;
 1000f44:	e1c471b0 	strh	r7, [r4, #16]
	next->pre_sz = g_acq_state.pre_buffsz;
 1000f48:	e5846014 	str	r6, [r4, #20]
	next->post_sz = g_acq_state.post_buffsz;
 1000f4c:	e5841018 	str	r1, [r4, #24]
	next->buff_alloc = work;
 1000f50:	e584e004 	str	lr, [r4, #4]
	next->buff_acq = work;
 1000f54:	e584e008 	str	lr, [r4, #8]
	g_acq_state.stats.num_alloc_total++;
 1000f58:	e58537e0 	str	r3, [r5, #2016]	; 0x7e0
 1000f5c:	e585c7e4 	str	ip, [r5, #2020]	; 0x7e4
}
 1000f60:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		d_printf(D_ERROR, "acquire: failed to allocate %d bytes for allocbuffer", buf_sz);
 1000f64:	e3061b4c 	movw	r1, #27468	; 0x6b4c
 1000f68:	e1a02006 	mov	r2, r6
 1000f6c:	e3401105 	movt	r1, #261	; 0x105
 1000f70:	e3a00004 	mov	r0, #4
 1000f74:	eb0009c1 	bl	1003680 <d_printf>
		g_acq_state.stats.num_alloc_err_total++;
 1000f78:	e59537d8 	ldr	r3, [r5, #2008]	; 0x7d8
		return ACQRES_MALLOC_FAIL;
 1000f7c:	e3e00000 	mvn	r0, #0
		g_acq_state.stats.num_alloc_err_total++;
 1000f80:	e59527dc 	ldr	r2, [r5, #2012]	; 0x7dc
 1000f84:	e2855e7e 	add	r5, r5, #2016	; 0x7e0
 1000f88:	e2933001 	adds	r3, r3, #1
 1000f8c:	e2a22000 	adc	r2, r2, #0
 1000f90:	e5053008 	str	r3, [r5, #-8]
 1000f94:	e5052004 	str	r2, [r5, #-4]
		return ACQRES_MALLOC_FAIL;
 1000f98:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01000f9c <acq_append_next_alloc>:
/*
 * Append a new acquisition buffer to the linked list and set the current pointer to reference
 * this acquisition pointer.
 */
int acq_append_next_alloc()
{
 1000f9c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	struct acq_buffer_t *next;
	int res;

	next = malloc(sizeof(struct acq_buffer_t));
 1000fa0:	e3a00020 	mov	r0, #32
 1000fa4:	fa002a91 	blx	100b9f0 <malloc>

	/*
	 * Allocate the struct that stores the buffer info first.  This is
	 * just a few bytes, but could fail if we are near the memory limit.
	 */
	if(next == 0) {
 1000fa8:	e2504000 	subs	r4, r0, #0
 1000fac:	0a000039 	beq	1001098 <acq_append_next_alloc+0xfc>
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 1000fb0:	e30152e0 	movw	r5, #4832	; 0x12e0
	work = memalign(ACQ_BUFFER_ALIGN, buf_sz);
 1000fb4:	e3a00020 	mov	r0, #32
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 1000fb8:	e3405116 	movt	r5, #278	; 0x116
		g_acq_state.stats.num_alloc_err_total++;
		return ACQRES_MALLOC_FAIL;
	}

	// ?
	next->next = NULL;
 1000fbc:	e3a06000 	mov	r6, #0
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 1000fc0:	e5957768 	ldr	r7, [r5, #1896]	; 0x768
	next->flags = ACQBUF_FLAG_ALLOC;
 1000fc4:	e3a08080 	mov	r8, #128	; 0x80
	next->next = NULL;
 1000fc8:	e584601c 	str	r6, [r4, #28]
	next->trigger_at = 0;
 1000fcc:	e584600c 	str	r6, [r4, #12]
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 1000fd0:	e0877000 	add	r7, r7, r0
	next->flags = ACQBUF_FLAG_ALLOC;
 1000fd4:	e1c481b0 	strh	r8, [r4, #16]
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 1000fd8:	e3c7701f 	bic	r7, r7, #31
	work = memalign(ACQ_BUFFER_ALIGN, buf_sz);
 1000fdc:	e1a01007 	mov	r1, r7
 1000fe0:	fa002a40 	blx	100b8e8 <memalign>
	if(work == NULL) {
 1000fe4:	e250e000 	subs	lr, r0, #0
 1000fe8:	0a000017 	beq	100104c <acq_append_next_alloc+0xb0>
	/*
	 * Set current acquisition next pointer to this structure, increase the index
	 * to be one higher than the last index then move the current pointer to reference
	 * this structure.
	 */
	g_acq_state.acq_current->next = next;
 1000fec:	e5957874 	ldr	r7, [r5, #2164]	; 0x874
	g_acq_state.acq_current->next->idx = g_acq_state.acq_current->idx + 1;
	g_acq_state.acq_current = next;
	g_acq_state.stats.num_alloc_total++;

	return ACQRES_OK;
 1000ff0:	e1a00006 	mov	r0, r6
	g_acq_state.stats.num_alloc_total++;
 1000ff4:	e59517e0 	ldr	r1, [r5, #2016]	; 0x7e0
	next->idx = 0;
 1000ff8:	e5846000 	str	r6, [r4]
	g_acq_state.stats.num_alloc_total++;
 1000ffc:	e59527e4 	ldr	r2, [r5, #2020]	; 0x7e4
	g_acq_state.acq_current->next->idx = g_acq_state.acq_current->idx + 1;
 1001000:	e5973000 	ldr	r3, [r7]
	g_acq_state.stats.num_alloc_total++;
 1001004:	e2911002 	adds	r1, r1, #2
	next->trigger_at = 0;
 1001008:	e584600c 	str	r6, [r4, #12]
	next->flags = ACQBUF_FLAG_ALLOC;
 100100c:	e1c481b0 	strh	r8, [r4, #16]
	g_acq_state.stats.num_alloc_total++;
 1001010:	e2a22000 	adc	r2, r2, #0
	next->pre_sz = g_acq_state.pre_buffsz;
 1001014:	e5958760 	ldr	r8, [r5, #1888]	; 0x760
	g_acq_state.acq_current->next->idx = g_acq_state.acq_current->idx + 1;
 1001018:	e2833001 	add	r3, r3, #1
	next->next = NULL;
 100101c:	e584601c 	str	r6, [r4, #28]
	next->post_sz = g_acq_state.post_buffsz;
 1001020:	e5956764 	ldr	r6, [r5, #1892]	; 0x764
	next->buff_alloc = work;
 1001024:	e584e004 	str	lr, [r4, #4]
	next->buff_acq = work;
 1001028:	e584e008 	str	lr, [r4, #8]
	next->pre_sz = g_acq_state.pre_buffsz;
 100102c:	e5848014 	str	r8, [r4, #20]
	next->post_sz = g_acq_state.post_buffsz;
 1001030:	e5846018 	str	r6, [r4, #24]
	g_acq_state.acq_current->next = next;
 1001034:	e587401c 	str	r4, [r7, #28]
	g_acq_state.stats.num_alloc_total++;
 1001038:	e58517e0 	str	r1, [r5, #2016]	; 0x7e0
 100103c:	e58527e4 	str	r2, [r5, #2020]	; 0x7e4
	g_acq_state.acq_current->next->idx = g_acq_state.acq_current->idx + 1;
 1001040:	e5843000 	str	r3, [r4]
	g_acq_state.acq_current = next;
 1001044:	e5854874 	str	r4, [r5, #2164]	; 0x874
}
 1001048:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		d_printf(D_ERROR, "acquire: failed to allocate %d bytes for allocbuffer", buf_sz);
 100104c:	e3061b4c 	movw	r1, #27468	; 0x6b4c
 1001050:	e1a02007 	mov	r2, r7
 1001054:	e3401105 	movt	r1, #261	; 0x105
 1001058:	e3a00004 	mov	r0, #4
 100105c:	eb000987 	bl	1003680 <d_printf>
		g_acq_state.stats.num_alloc_err_total++;
 1001060:	e59537d8 	ldr	r3, [r5, #2008]	; 0x7d8
		d_printf(D_ERROR, "acq_append_next_alloc: acq_get_next_alloc failed: %d", res);
 1001064:	e3061bc0 	movw	r1, #27584	; 0x6bc0
		g_acq_state.stats.num_alloc_err_total++;
 1001068:	e595c7dc 	ldr	ip, [r5, #2012]	; 0x7dc
		d_printf(D_ERROR, "acq_append_next_alloc: acq_get_next_alloc failed: %d", res);
 100106c:	e3401105 	movt	r1, #261	; 0x105
 1001070:	e3e02000 	mvn	r2, #0
 1001074:	e3a00004 	mov	r0, #4
		g_acq_state.stats.num_alloc_err_total++;
 1001078:	e2933001 	adds	r3, r3, #1
 100107c:	e2855e7e 	add	r5, r5, #2016	; 0x7e0
 1001080:	e0acc006 	adc	ip, ip, r6
 1001084:	e5053008 	str	r3, [r5, #-8]
 1001088:	e505c004 	str	ip, [r5, #-4]
		d_printf(D_ERROR, "acq_append_next_alloc: acq_get_next_alloc failed: %d", res);
 100108c:	eb00097b 	bl	1003680 <d_printf>
		return ACQRES_MALLOC_FAIL;
 1001090:	e3e00000 	mvn	r0, #0
		return res;
 1001094:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		d_printf(D_ERROR, "acquire: failed to allocate %d bytes for alloc structure", sizeof(struct acq_buffer_t));
 1001098:	e3061b84 	movw	r1, #27524	; 0x6b84
 100109c:	e3a02020 	mov	r2, #32
 10010a0:	e3401105 	movt	r1, #261	; 0x105
 10010a4:	e3a00004 	mov	r0, #4
 10010a8:	eb000974 	bl	1003680 <d_printf>
		g_acq_state.stats.num_alloc_err_total++;
 10010ac:	e59f201c 	ldr	r2, [pc, #28]	; 10010d0 <acq_append_next_alloc+0x134>
 10010b0:	e3e00000 	mvn	r0, #0
 10010b4:	e5123008 	ldr	r3, [r2, #-8]
 10010b8:	e5121004 	ldr	r1, [r2, #-4]
 10010bc:	e2933001 	adds	r3, r3, #1
 10010c0:	e2a11000 	adc	r1, r1, #0
 10010c4:	e5023008 	str	r3, [r2, #-8]
 10010c8:	e5021004 	str	r1, [r2, #-4]
		return ACQRES_MALLOC_FAIL;
 10010cc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 10010d0:	01161ac0 	.word	0x01161ac0

010010d4 <acq_free_all_alloc>:
/*
 * Free all acquisition buffers safely.
 */
void acq_free_all_alloc()
{
	struct acq_buffer_t *next = g_acq_state.acq_first;
 10010d4:	e30132e0 	movw	r3, #4832	; 0x12e0
{
 10010d8:	e92d4070 	push	{r4, r5, r6, lr}
	struct acq_buffer_t *next = g_acq_state.acq_first;
 10010dc:	e3403116 	movt	r3, #278	; 0x116
 10010e0:	e5934870 	ldr	r4, [r3, #2160]	; 0x870
	/*
	 * Iterate through the list of allocations starting at the first allocation,
	 * copy the next pointer, free the current allocation and repeat until we reach
	 * a NULL next pointer.
	 */
	while(next != NULL) {
 10010e4:	e3540000 	cmp	r4, #0
 10010e8:	0a000006 	beq	1001108 <acq_free_all_alloc+0x34>
		next_next = next->next;
 10010ec:	e594501c 	ldr	r5, [r4, #28]

		// Free the buffer *and* the acquisition structure
		free(next->buff_alloc);
 10010f0:	e5940004 	ldr	r0, [r4, #4]
 10010f4:	fa002a41 	blx	100ba00 <free>
		free(next);
 10010f8:	e1a00004 	mov	r0, r4
 10010fc:	fa002a3f 	blx	100ba00 <free>
	while(next != NULL) {
 1001100:	e2554000 	subs	r4, r5, #0
 1001104:	1afffff8 	bne	10010ec <acq_free_all_alloc+0x18>

		next = next_next;
	}

	g_acq_state.acq_first = NULL;
 1001108:	e59f300c 	ldr	r3, [pc, #12]	; 100111c <acq_free_all_alloc+0x48>
 100110c:	e3a00000 	mov	r0, #0
 1001110:	e3a01000 	mov	r1, #0
 1001114:	e1c300f0 	strd	r0, [r3]
	g_acq_state.acq_current = NULL;
}
 1001118:	e8bd8070 	pop	{r4, r5, r6, pc}
 100111c:	01161b50 	.word	0x01161b50

01001120 <acq_prepare_triggered>:
	uint32_t align_mask;
	uint32_t demux;
	int i, error = 0;

	// How can we acquire an empty buffer of no waveforms?
	if(num_acq == 0 || total_sz == 0) {
 1001120:	e16fcf12 	clz	ip, r2
 1001124:	e3530000 	cmp	r3, #0
 1001128:	e1a0c2ac 	lsr	ip, ip, #5
 100112c:	03a0c001 	moveq	ip, #1
{
 1001130:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
	if(num_acq == 0 || total_sz == 0) {
 1001134:	e35c0000 	cmp	ip, #0
{
 1001138:	e24dd010 	sub	sp, sp, #16
	if(num_acq == 0 || total_sz == 0) {
 100113c:	1a0000e3 	bne	10014d0 <acq_prepare_triggered+0x3b0>
		return ACQRES_PARAM_FAIL;
	}

	// Must have at least one of 8-bit, 12-bit or 14-bit set
	if(!(mode_flags & (ACQ_MODE_8BIT | ACQ_MODE_12BIT | ACQ_MODE_14BIT))) {
 1001140:	e3100007 	tst	r0, #7
 1001144:	e1a08000 	mov	r8, r0
 1001148:	0a0000e0 	beq	10014d0 <acq_prepare_triggered+0x3b0>
		return ACQRES_PARAM_FAIL;
	}

	// Must have at least one of 1ch, 2ch or 4ch set
	if(!(mode_flags & (ACQ_MODE_1CH | ACQ_MODE_2CH | ACQ_MODE_4CH))) {
 100114c:	e31000e0 	tst	r0, #224	; 0xe0
 1001150:	0a0000de 	beq	10014d0 <acq_prepare_triggered+0x3b0>
		return ACQRES_PARAM_FAIL;
	}

	// Must not have "CONTINUOUS" or "TRIGGERED" set
	if(mode_flags & (ACQ_MODE_TRIGGERED | ACQ_MODE_CONTINUOUS)) {
 1001154:	e3100c03 	tst	r0, #768	; 0x300
 1001158:	1a0000dc 	bne	10014d0 <acq_prepare_triggered+0x3b0>

	/*
	 * Compute the pre and post trigger buffer sizes, and verify that everything is
	 * lined up nicely along the required sample boundaries.
	 */
	if(bias_point == 0) {
 100115c:	e3510000 	cmp	r1, #0
 1001160:	e1a00002 	mov	r0, r2
		pre_sz = total_sz / 2;
 1001164:	01a020a2 	lsreq	r2, r2, #1
 1001168:	e1a07003 	mov	r7, r3
		post_sz = total_sz / 2;
 100116c:	01a03002 	moveq	r3, r2
	if(bias_point == 0) {
 1001170:	0a000003 	beq	1001184 <acq_prepare_triggered+0x64>
	} else if(bias_point < 0) {
 1001174:	e1a03001 	mov	r3, r1
		pre_sz = -bias_point;
 1001178:	b2612000 	rsblt	r2, r1, #0
		post_sz = total_sz - pre_sz;
 100117c:	b0813000 	addlt	r3, r1, r0
	} else if(bias_point > 0) {
		post_sz = bias_point;
		pre_sz = total_sz - post_sz;
 1001180:	a0402003 	subge	r2, r0, r3
	}

	error = 0;

	if(mode_flags & ACQ_MODE_8BIT) {
 1001184:	e2189001 	ands	r9, r8, #1
 1001188:	1a000069 	bne	1001334 <acq_prepare_triggered+0x214>
		if(pre_sz & ACQ_SAMPLES_ALIGN_8B_AMOD) {
			error = 1;
		}
	}

	if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 100118c:	e3180006 	tst	r8, #6
	error = 0;
 1001190:	e1a01009 	mov	r1, r9
	if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 1001194:	1a00006d 	bne	1001350 <acq_prepare_triggered+0x230>
		if(pre_sz & ACQ_SAMPLES_ALIGN_PR_AMOD) {
			error = 1;
		}
	}

	if(pre_sz < ACQ_MIN_PREPOST_SIZE || post_sz < ACQ_MIN_PREPOST_SIZE) {
 1001198:	e353001f 	cmp	r3, #31
 100119c:	8352001f 	cmphi	r2, #31
 10011a0:	93a01001 	movls	r1, #1
 10011a4:	83a01000 	movhi	r1, #0
		error = 1;
	}

	if(error) {
 10011a8:	e19c1001 	orrs	r1, ip, r1
 10011ac:	1a0000a8 	bne	1001454 <acq_prepare_triggered+0x334>
		total_sz *= 4;
		pre_sampct = pre_sz;
		post_sampct = post_sz;
		post_sz *= 4;
		pre_sz *= 4;
	} else if(mode_flags & (ACQ_MODE_8BIT)) {
 10011b0:	e3590000 	cmp	r9, #0
		// 8 samples per readout (64-bit)
		total_sz *= 8;
 10011b4:	11a00180 	lslne	r0, r0, #3
		pre_sampct = pre_sz;
		post_sampct = post_sz;
		post_sz *= 8;
 10011b8:	11a0c183 	lslne	ip, r3, #3
		pre_sz *= 8;
 10011bc:	11a0e182 	lslne	lr, r2, #3
 10011c0:	01a0c003 	moveq	ip, r3
 10011c4:	01a0e002 	moveq	lr, r2
	uint32_t pre_sz = 0, post_sz = 0, pre_sampct = 0, post_sampct = 0;
 10011c8:	01a03009 	moveq	r3, r9
 10011cc:	01a02009 	moveq	r2, r9
	/*
	 * Ensure that the total acquisition size doesn't exceed the available memory.  If
	 * that's OK, then free any existing buffers and allocate the memory blocks.  Include an
	 * allocation penalty in our size calculation.
	 */
	total_acq_sz = (total_sz + ACQ_BUFFER_ALIGN) * num_acq;
 10011d0:	e2801020 	add	r1, r0, #32
	g_acq_state.pre_buffsz = pre_sz;
 10011d4:	e30162e0 	movw	r6, #4832	; 0x12e0
	total_acq_sz = (total_sz + ACQ_BUFFER_ALIGN) * num_acq;
 10011d8:	e0010197 	mul	r1, r7, r1
	g_acq_state.pre_buffsz = pre_sz;
 10011dc:	e3406116 	movt	r6, #278	; 0x116
 10011e0:	e586e760 	str	lr, [r6, #1888]	; 0x760
	g_acq_state.post_buffsz = post_sz;
 10011e4:	e586c764 	str	ip, [r6, #1892]	; 0x764
	g_acq_state.pre_sampct = pre_sampct;
 10011e8:	e586277c 	str	r2, [r6, #1916]	; 0x77c

	if(total_acq_sz > ACQ_TOTAL_MEMORY_AVAIL) {
 10011ec:	e3510303 	cmp	r1, #201326592	; 0xc000000
	g_acq_state.post_sampct = post_sampct;
 10011f0:	e5863780 	str	r3, [r6, #1920]	; 0x780
	g_acq_state.total_buffsz = total_sz;
 10011f4:	e5860768 	str	r0, [r6, #1896]	; 0x768
	if(total_acq_sz > ACQ_TOTAL_MEMORY_AVAIL) {
 10011f8:	8a0000b6 	bhi	10014d8 <acq_prepare_triggered+0x3b8>
	struct acq_buffer_t *next = g_acq_state.acq_first;
 10011fc:	e5964870 	ldr	r4, [r6, #2160]	; 0x870
		return ACQRES_TOTAL_MALLOC_FAIL;
	}

	g_acq_state.state = ACQSTATE_UNINIT;
 1001200:	e3a03000 	mov	r3, #0
 1001204:	e5863000 	str	r3, [r6]
	while(next != NULL) {
 1001208:	e1540003 	cmp	r4, r3
 100120c:	0a000006 	beq	100122c <acq_prepare_triggered+0x10c>
		next_next = next->next;
 1001210:	e594501c 	ldr	r5, [r4, #28]
		free(next->buff_alloc);
 1001214:	e5940004 	ldr	r0, [r4, #4]
 1001218:	fa0029f8 	blx	100ba00 <free>
		free(next);
 100121c:	e1a00004 	mov	r0, r4
 1001220:	fa0029f6 	blx	100ba00 <free>
	while(next != NULL) {
 1001224:	e2554000 	subs	r4, r5, #0
 1001228:	1afffff8 	bne	1001210 <acq_prepare_triggered+0xf0>
	g_acq_state.acq_first = NULL;
 100122c:	e59fa2c8 	ldr	sl, [pc, #712]	; 10014fc <acq_prepare_triggered+0x3dc>
 1001230:	e3a02000 	mov	r2, #0
 1001234:	e3a03000 	mov	r3, #0
	acq_free_all_alloc();

	first = malloc(sizeof(struct acq_buffer_t));
 1001238:	e3a00020 	mov	r0, #32
	g_acq_state.acq_first = NULL;
 100123c:	e1ca20f0 	strd	r2, [sl]
	first = malloc(sizeof(struct acq_buffer_t));
 1001240:	fa0029ea 	blx	100b9f0 <malloc>

	if(first == NULL) {
 1001244:	e2505000 	subs	r5, r0, #0
 1001248:	0a0000a4 	beq	10014e0 <acq_prepare_triggered+0x3c0>
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 100124c:	e5964768 	ldr	r4, [r6, #1896]	; 0x768
	work = memalign(ACQ_BUFFER_ALIGN, buf_sz);
 1001250:	e3a00020 	mov	r0, #32
	buf_sz = (g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD);
 1001254:	e0844000 	add	r4, r4, r0
 1001258:	e3c4401f 	bic	r4, r4, #31
	work = memalign(ACQ_BUFFER_ALIGN, buf_sz);
 100125c:	e1a01004 	mov	r1, r4
 1001260:	fa0029a0 	blx	100b8e8 <memalign>
	if(work == NULL) {
 1001264:	e2503000 	subs	r3, r0, #0
 1001268:	0a000080 	beq	1001470 <acq_prepare_triggered+0x350>
	g_acq_state.stats.num_alloc_total++;
 100126c:	e1a0c00a 	mov	ip, sl
	next->idx = 0;
 1001270:	e3a02000 	mov	r2, #0
	g_acq_state.stats.num_alloc_total++;
 1001274:	e16c09d0 	ldrd	r0, [ip, #-144]!	; 0xffffff70
	 * Allocate all subsequent blocks on start up.  We can't allocate these in the IRQ. Then set
	 * the current pointer back to the first so that we start acquiring from that wave buffer.
	 *
	 * If at any point this fails, bail out and free memory.
	 */
	for(i = 0; i < num_acq; i++) {
 1001278:	e1a04002 	mov	r4, r2
	next->buff_alloc = work;
 100127c:	e5853004 	str	r3, [r5, #4]
	next->buff_acq = work;
 1001280:	e5853008 	str	r3, [r5, #8]
	g_acq_state.stats.num_alloc_total++;
 1001284:	e2903001 	adds	r3, r0, #1
	next->pre_sz = g_acq_state.pre_buffsz;
 1001288:	e596e760 	ldr	lr, [r6, #1888]	; 0x760
	g_acq_state.stats.num_alloc_total++;
 100128c:	e0a11002 	adc	r1, r1, r2
 1001290:	e58c3000 	str	r3, [ip]
 1001294:	e58c1004 	str	r1, [ip, #4]
	next->flags = ACQBUF_FLAG_ALLOC;
 1001298:	e3a03080 	mov	r3, #128	; 0x80
	next->post_sz = g_acq_state.post_buffsz;
 100129c:	e5961764 	ldr	r1, [r6, #1892]	; 0x764
	g_acq_state.acq_first = first;
 10012a0:	e5865870 	str	r5, [r6, #2160]	; 0x870
 10012a4:	e5865874 	str	r5, [r6, #2164]	; 0x874
	next->idx = 0;
 10012a8:	e5852000 	str	r2, [r5]
	next->trigger_at = 0;
 10012ac:	e585200c 	str	r2, [r5, #12]
	next->next = NULL;
 10012b0:	e585201c 	str	r2, [r5, #28]
	next->pre_sz = g_acq_state.pre_buffsz;
 10012b4:	e585e014 	str	lr, [r5, #20]
	next->post_sz = g_acq_state.post_buffsz;
 10012b8:	e5851018 	str	r1, [r5, #24]
	next->flags = ACQBUF_FLAG_ALLOC;
 10012bc:	e1c531b0 	strh	r3, [r5, #16]
	for(i = 0; i < num_acq; i++) {
 10012c0:	ea000002 	b	10012d0 <acq_prepare_triggered+0x1b0>
 10012c4:	e2844001 	add	r4, r4, #1
 10012c8:	e1570004 	cmp	r7, r4
 10012cc:	9a000033 	bls	10013a0 <acq_prepare_triggered+0x280>
		// d_printf(D_EXINFO, "acq_current: 0x%08x", g_acq_state.acq_current);

		error = acq_append_next_alloc();
 10012d0:	ebffff31 	bl	1000f9c <acq_append_next_alloc>
		if(error != ACQRES_OK) {
 10012d4:	e2505000 	subs	r5, r0, #0
 10012d8:	0afffff9 	beq	10012c4 <acq_prepare_triggered+0x1a4>
			d_printf(D_ERROR, "acquire: error %d while allocating buffer #%d, aborting allocation", error, i);
 10012dc:	e3061d04 	movw	r1, #27908	; 0x6d04
 10012e0:	e1a03004 	mov	r3, r4
 10012e4:	e3401105 	movt	r1, #261	; 0x105
 10012e8:	e1a02005 	mov	r2, r5
 10012ec:	e3a00004 	mov	r0, #4
 10012f0:	eb0008e2 	bl	1003680 <d_printf>
	struct acq_buffer_t *next = g_acq_state.acq_first;
 10012f4:	e5964870 	ldr	r4, [r6, #2160]	; 0x870
	while(next != NULL) {
 10012f8:	e3540000 	cmp	r4, #0
 10012fc:	0a000006 	beq	100131c <acq_prepare_triggered+0x1fc>
		next_next = next->next;
 1001300:	e594601c 	ldr	r6, [r4, #28]
		free(next->buff_alloc);
 1001304:	e5940004 	ldr	r0, [r4, #4]
 1001308:	fa0029bc 	blx	100ba00 <free>
		free(next);
 100130c:	e1a00004 	mov	r0, r4
 1001310:	fa0029ba 	blx	100ba00 <free>
	while(next != NULL) {
 1001314:	e2564000 	subs	r4, r6, #0
 1001318:	1afffff8 	bne	1001300 <acq_prepare_triggered+0x1e0>
	g_acq_state.acq_first = NULL;
 100131c:	e3a02000 	mov	r2, #0
 1001320:	e3a03000 	mov	r3, #0
 1001324:	e1ca20f0 	strd	r2, [sl]

	g_acq_state.demux_reg = demux;
	//fabcfg_write(FAB_CFG_ACQ_DEMUX_MODE, demux);

	return ACQRES_OK;
}
 1001328:	e1a00005 	mov	r0, r5
 100132c:	e28dd010 	add	sp, sp, #16
 1001330:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
		if(pre_sz & ACQ_SAMPLES_ALIGN_8B_AMOD) {
 1001334:	e3120007 	tst	r2, #7
 1001338:	1a000042 	bne	1001448 <acq_prepare_triggered+0x328>
		if(post_sz & ACQ_SAMPLES_ALIGN_8B_AMOD) {
 100133c:	e213c007 	ands	ip, r3, #7
 1001340:	13a0c001 	movne	ip, #1
	if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 1001344:	e3180006 	tst	r8, #6
			error = 1;
 1001348:	e1a0100c 	mov	r1, ip
	if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 100134c:	0affff91 	beq	1001198 <acq_prepare_triggered+0x78>
		if(post_sz & ACQ_SAMPLES_ALIGN_PR_AMOD) {
 1001350:	e3130003 	tst	r3, #3
 1001354:	1a000008 	bne	100137c <acq_prepare_triggered+0x25c>
		if(pre_sz & ACQ_SAMPLES_ALIGN_PR_AMOD) {
 1001358:	e202c003 	and	ip, r2, #3
 100135c:	e19c1001 	orrs	r1, ip, r1
 1001360:	1a000005 	bne	100137c <acq_prepare_triggered+0x25c>
	if(error) {
 1001364:	e352001f 	cmp	r2, #31
 1001368:	8353001f 	cmphi	r3, #31
		total_sz *= 4;
 100136c:	81a00100 	lslhi	r0, r0, #2
		post_sz *= 4;
 1001370:	81a0c103 	lslhi	ip, r3, #2
		pre_sz *= 4;
 1001374:	81a0e102 	lslhi	lr, r2, #2
	if(error) {
 1001378:	8affff94 	bhi	10011d0 <acq_prepare_triggered+0xb0>
		align_mask = ACQ_SAMPLES_ALIGN_PR_AMOD;
 100137c:	e3a0c003 	mov	ip, #3
		d_printf(D_ERROR, "acquire: pre or post buffers not aligned to required sample boundary or too small (pre=%d post=%d total_sz=%d req_align_mask=0x%08x test=0x%08x)", \
 1001380:	e203e007 	and	lr, r3, #7
 1001384:	e3061bf8 	movw	r1, #27640	; 0x6bf8
 1001388:	e88d5001 	stm	sp, {r0, ip, lr}
 100138c:	e3401105 	movt	r1, #261	; 0x105
 1001390:	e3a00004 	mov	r0, #4
		return ACQRES_ALIGN_FAIL;
 1001394:	e3e05001 	mvn	r5, #1
		d_printf(D_ERROR, "acquire: pre or post buffers not aligned to required sample boundary or too small (pre=%d post=%d total_sz=%d req_align_mask=0x%08x test=0x%08x)", \
 1001398:	eb0008b8 	bl	1003680 <d_printf>
		return ACQRES_ALIGN_FAIL;
 100139c:	eaffffe1 	b	1001328 <acq_prepare_triggered+0x208>
	g_acq_state.acq_current = g_acq_state.acq_first;
 10013a0:	e5961870 	ldr	r1, [r6, #2160]	; 0x870
	_FAB_CFG_ACCESS(reg) = data;
 10013a4:	e3a02101 	mov	r2, #1073741824	; 0x40000000
	fabcfg_write(FAB_CFG_ACQ_SIZE_A, g_acq_state.pre_sampct - 1);
 10013a8:	e596377c 	ldr	r3, [r6, #1916]	; 0x77c
	g_acq_state.acq_mode_flags = mode_flags | ACQ_MODE_TRIGGERED;
 10013ac:	e388cc01 	orr	ip, r8, #256	; 0x100
	g_acq_state.state = ACQSTATE_STOPPED;
 10013b0:	e3a00001 	mov	r0, #1
	g_acq_state.num_acq_request = num_acq;
 10013b4:	e5867770 	str	r7, [r6, #1904]	; 0x770
	g_acq_state.acq_current = g_acq_state.acq_first;
 10013b8:	e5861874 	str	r1, [r6, #2164]	; 0x874
	g_acq_state.state = ACQSTATE_STOPPED;
 10013bc:	e3a01000 	mov	r1, #0
	fabcfg_write(FAB_CFG_ACQ_SIZE_A, g_acq_state.pre_sampct - 1);
 10013c0:	e2433001 	sub	r3, r3, #1
	g_acq_state.num_acq_made = 0;
 10013c4:	e5865774 	str	r5, [r6, #1908]	; 0x774
	g_acq_state.acq_mode_flags = mode_flags | ACQ_MODE_TRIGGERED;
 10013c8:	e586c75c 	str	ip, [r6, #1884]	; 0x75c
	if(mode_flags & ACQ_MODE_8BIT) {
 10013cc:	e3590000 	cmp	r9, #0
	g_acq_state.state = ACQSTATE_STOPPED;
 10013d0:	e1c600f0 	strd	r0, [r6]
 10013d4:	e5823040 	str	r3, [r2, #64]	; 0x40
	fabcfg_write(FAB_CFG_ACQ_SIZE_B, g_acq_state.post_sampct - 1);
 10013d8:	e5963780 	ldr	r3, [r6, #1920]	; 0x780
 10013dc:	e2433001 	sub	r3, r3, #1
 10013e0:	e5823044 	str	r3, [r2, #68]	; 0x44
	if(mode_flags & ACQ_MODE_8BIT) {
 10013e4:	1a00001c 	bne	100145c <acq_prepare_triggered+0x33c>
	} else if(mode_flags & ACQ_MODE_12BIT) {
 10013e8:	e3180002 	tst	r8, #2
 10013ec:	1a000032 	bne	10014bc <acq_prepare_triggered+0x39c>
	} else if(mode_flags & ACQ_MODE_14BIT) {
 10013f0:	e2083004 	and	r3, r8, #4
 10013f4:	e3530000 	cmp	r3, #0
 10013f8:	03a01004 	moveq	r1, #4
 10013fc:	13a01024 	movne	r1, #36	; 0x24
 1001400:	03a02002 	moveq	r2, #2
 1001404:	13a02022 	movne	r2, #34	; 0x22
 1001408:	03a03001 	moveq	r3, #1
 100140c:	13a03021 	movne	r3, #33	; 0x21
 1001410:	03a00000 	moveq	r0, #0
 1001414:	13a00020 	movne	r0, #32
	if(mode_flags & ACQ_MODE_1CH) {
 1001418:	e3180020 	tst	r8, #32
 100141c:	1a000005 	bne	1001438 <acq_prepare_triggered+0x318>
	} else if(mode_flags & ACQ_MODE_2CH) {
 1001420:	e3180040 	tst	r8, #64	; 0x40
		demux |= ADCDEMUX_2CH;
 1001424:	11a03002 	movne	r3, r2
	} else if(mode_flags & ACQ_MODE_2CH) {
 1001428:	1a000002 	bne	1001438 <acq_prepare_triggered+0x318>
		demux |= ADCDEMUX_4CH;
 100142c:	e3180080 	tst	r8, #128	; 0x80
 1001430:	01a03000 	moveq	r3, r0
 1001434:	11a03001 	movne	r3, r1
}
 1001438:	e1a00005 	mov	r0, r5
	g_acq_state.demux_reg = demux;
 100143c:	e5863784 	str	r3, [r6, #1924]	; 0x784
}
 1001440:	e28dd010 	add	sp, sp, #16
 1001444:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
	if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 1001448:	e3180006 	tst	r8, #6
			error = 1;
 100144c:	13a01001 	movne	r1, #1
	if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 1001450:	1affffbe 	bne	1001350 <acq_prepare_triggered+0x230>
	if(error) {
 1001454:	e3a0c007 	mov	ip, #7
 1001458:	eaffffc8 	b	1001380 <acq_prepare_triggered+0x260>
 100145c:	e3a0100c 	mov	r1, #12
 1001460:	e3a0200a 	mov	r2, #10
 1001464:	e3a03009 	mov	r3, #9
		demux |= ADCDEMUX_8BIT;
 1001468:	e3a00008 	mov	r0, #8
 100146c:	eaffffe9 	b	1001418 <acq_prepare_triggered+0x2f8>
		d_printf(D_ERROR, "acquire: failed to allocate %d bytes for allocbuffer", buf_sz);
 1001470:	e3061b4c 	movw	r1, #27468	; 0x6b4c
 1001474:	e1a02004 	mov	r2, r4
 1001478:	e3401105 	movt	r1, #261	; 0x105
 100147c:	e3a00004 	mov	r0, #4
 1001480:	eb00087e 	bl	1003680 <d_printf>
		g_acq_state.stats.num_alloc_err_total++;
 1001484:	e51a3098 	ldr	r3, [sl, #-152]	; 0xffffff68
		d_printf(D_ERROR, "acquire: unable to get allocation for first buffer");
 1001488:	e3061cd0 	movw	r1, #27856	; 0x6cd0
		g_acq_state.stats.num_alloc_err_total++;
 100148c:	e51a2094 	ldr	r2, [sl, #-148]	; 0xffffff6c
		d_printf(D_ERROR, "acquire: unable to get allocation for first buffer");
 1001490:	e3401105 	movt	r1, #261	; 0x105
 1001494:	e3a00004 	mov	r0, #4
		return ACQRES_MALLOC_FAIL;
 1001498:	e3e05000 	mvn	r5, #0
		g_acq_state.stats.num_alloc_err_total++;
 100149c:	e2933001 	adds	r3, r3, #1
 10014a0:	e2a22000 	adc	r2, r2, #0
 10014a4:	e50a3098 	str	r3, [sl, #-152]	; 0xffffff68
 10014a8:	e50a2094 	str	r2, [sl, #-148]	; 0xffffff6c
		d_printf(D_ERROR, "acquire: unable to get allocation for first buffer");
 10014ac:	eb000873 	bl	1003680 <d_printf>
}
 10014b0:	e1a00005 	mov	r0, r5
 10014b4:	e28dd010 	add	sp, sp, #16
 10014b8:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
 10014bc:	e3a01014 	mov	r1, #20
 10014c0:	e3a02012 	mov	r2, #18
 10014c4:	e3a03011 	mov	r3, #17
		demux |= ADCDEMUX_12BIT;
 10014c8:	e3a00010 	mov	r0, #16
 10014cc:	eaffffd1 	b	1001418 <acq_prepare_triggered+0x2f8>
		return ACQRES_PARAM_FAIL;
 10014d0:	e3e05002 	mvn	r5, #2
 10014d4:	eaffff93 	b	1001328 <acq_prepare_triggered+0x208>
		return ACQRES_TOTAL_MALLOC_FAIL;
 10014d8:	e3e05003 	mvn	r5, #3
 10014dc:	eaffff91 	b	1001328 <acq_prepare_triggered+0x208>
		d_printf(D_ERROR, "acquire: unable to allocate %d bytes for first entry in acquisition", sizeof(struct acq_buffer_t));
 10014e0:	e3061c8c 	movw	r1, #27788	; 0x6c8c
 10014e4:	e3a02020 	mov	r2, #32
 10014e8:	e3401105 	movt	r1, #261	; 0x105
 10014ec:	e3a00004 	mov	r0, #4
 10014f0:	eb000862 	bl	1003680 <d_printf>
		return ACQRES_MALLOC_FAIL;
 10014f4:	e3e05000 	mvn	r5, #0
 10014f8:	eaffff8a 	b	1001328 <acq_prepare_triggered+0x208>
 10014fc:	01161b50 	.word	0x01161b50

01001500 <acq_start>:
 * 			ACQRES_NOT_IMPLEMENTED if the mode is not presently supported;
 * 			ACQRES_DMA_FAIL if DMA task could not be started;
 * 			ACQRES_OK if acquisition task started successfully.
 */
int acq_start(int reset_fifo)
{
 1001500:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	int error;

	//d_printf(D_ERROR, "acquire: starts");

	if(g_acq_state.state == ACQSTATE_UNINIT) {
 1001504:	e30142e0 	movw	r4, #4832	; 0x12e0
 1001508:	e3404116 	movt	r4, #278	; 0x116
 100150c:	e5943000 	ldr	r3, [r4]
 1001510:	e3530000 	cmp	r3, #0
 1001514:	0a000036 	beq	10015f4 <acq_start+0xf4>
	if(!(g_acq_state.state == ACQSTATE_STOPPED || g_acq_state.state == ACQSTATE_DONE)) {
		return ACQRES_NOT_STOPPED;
	}
#endif

	if(g_acq_state.acq_mode_flags & ACQ_MODE_TRIGGERED) {
 1001518:	e594375c 	ldr	r3, [r4, #1884]	; 0x75c
 100151c:	e3130c01 	tst	r3, #256	; 0x100
 1001520:	0a000031 	beq	10015ec <acq_start+0xec>
		XAxiDma_IntrEnable(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DEVICE_TO_DMA);
 1001524:	e5942008 	ldr	r2, [r4, #8]
 1001528:	e1a05000 	mov	r5, r0

		Xil_DCacheFlushRange((INTPTR)g_acq_state.acq_current->buff_acq, g_acq_state.total_buffsz);
 100152c:	e5941874 	ldr	r1, [r4, #2164]	; 0x874
	return *(volatile u32 *) Addr;
 1001530:	e5923030 	ldr	r3, [r2, #48]	; 0x30
 1001534:	e5910008 	ldr	r0, [r1, #8]
		XAxiDma_IntrEnable(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DEVICE_TO_DMA);
 1001538:	e3833a07 	orr	r3, r3, #28672	; 0x7000
	*LocalAddr = Value;
 100153c:	e5823030 	str	r3, [r2, #48]	; 0x30
		Xil_DCacheFlushRange((INTPTR)g_acq_state.acq_current->buff_acq, g_acq_state.total_buffsz);
 1001540:	e5941768 	ldr	r1, [r4, #1896]	; 0x768
 1001544:	eb001e8d 	bl	1008f80 <Xil_DCacheFlushRange>
		dsb();
 1001548:	f57ff04f 	dsb	sy

		error = XAxiDma_SimpleTransfer(&g_acq_state.dma, (uint32_t)g_acq_state.acq_current->buff_acq, \
 100154c:	e5941874 	ldr	r1, [r4, #2164]	; 0x874
 1001550:	e2840008 	add	r0, r4, #8
 1001554:	e5942760 	ldr	r2, [r4, #1888]	; 0x760
 1001558:	e3a03001 	mov	r3, #1
 100155c:	e5911008 	ldr	r1, [r1, #8]
 1001560:	eb000e85 	bl	1004f7c <XAxiDma_SimpleTransfer>
				g_acq_state.pre_buffsz, XAXIDMA_DEVICE_TO_DMA);

		if(error != XST_SUCCESS) {
 1001564:	e3500000 	cmp	r0, #0
 1001568:	1a000023 	bne	10015fc <acq_start+0xfc>
			return ACQRES_DMA_FAIL;
		}

		// Ensure we clear the overrun flag as this is a new packet.  If this is not cleared
		// we cannot recover from overrun.
		g_acq_state.acq_current->flags &= ~ACQBUF_FLAG_PKT_OVERRUN;
 100156c:	e5942874 	ldr	r2, [r4, #2164]	; 0x874

		// Start on 'A' mux: pre-trigger
		_acq_clear_ctrl_a(ACQ_CTRL_A_DEPTH_MUX | ACQ_CTRL_A_ABORT | ACQ_CTRL_A_POST_TRIG_MODE);
		//fabcfg_clear(FAB_CFG_ACQ_CTRL_A, ACQ_CTRL_A_DEPTH_MUX);

		if(reset_fifo) {
 1001570:	e3550000 	cmp	r5, #0
 1001574:	e5941778 	ldr	r1, [r4, #1912]	; 0x778
		g_acq_state.state = ACQSTATE_PREP;
 1001578:	e3a06002 	mov	r6, #2
 100157c:	e3a07001 	mov	r7, #1
 1001580:	e3a0e101 	mov	lr, #1073741824	; 0x40000000
		g_acq_state.acq_current->flags &= ~ACQBUF_FLAG_PKT_OVERRUN;
 1001584:	e1d2c1b0 	ldrh	ip, [r2, #16]
 1001588:	e3c13802 	bic	r3, r1, #131072	; 0x20000
		g_acq_state.state = ACQSTATE_PREP;
 100158c:	e1c460f0 	strd	r6, [r4]
 1001590:	e3c33050 	bic	r3, r3, #80	; 0x50
		g_acq_state.acq_current->flags &= ~ACQBUF_FLAG_PKT_OVERRUN;
 1001594:	e3ccc002 	bic	ip, ip, #2
 1001598:	e1c2c1b0 	strh	ip, [r2, #16]
 100159c:	e5843778 	str	r3, [r4, #1912]	; 0x778
 10015a0:	e58e3050 	str	r3, [lr, #80]	; 0x50
		if(reset_fifo) {
 10015a4:	0a000005 	beq	10015c0 <acq_start+0xc0>
	g_acq_state.acq_ctrl_a |= bitmask;
 10015a8:	e3c11802 	bic	r1, r1, #131072	; 0x20000
 10015ac:	e3833020 	orr	r3, r3, #32
 10015b0:	e3c11070 	bic	r1, r1, #112	; 0x70
 10015b4:	e58e3050 	str	r3, [lr, #80]	; 0x50
	g_acq_state.acq_ctrl_a &= ~bitmask;
 10015b8:	e5841778 	str	r1, [r4, #1912]	; 0x778
 10015bc:	e58e1050 	str	r1, [lr, #80]	; 0x50
	g_acq_state.acq_ctrl_a |= bitmask;
 10015c0:	e5943778 	ldr	r3, [r4, #1912]	; 0x778
 10015c4:	e3a0c101 	mov	ip, #1073741824	; 0x40000000
 10015c8:	e3c3e008 	bic	lr, r3, #8
 10015cc:	e3831008 	orr	r1, r3, #8
 10015d0:	e38e3f41 	orr	r3, lr, #260	; 0x104
 10015d4:	e58c1050 	str	r1, [ip, #80]	; 0x50
 10015d8:	e3833003 	orr	r3, r3, #3
 10015dc:	e58ce050 	str	lr, [ip, #80]	; 0x50
 10015e0:	e5843778 	str	r3, [r4, #1912]	; 0x778
 10015e4:	e58c3050 	str	r3, [ip, #80]	; 0x50
		// Start the transaction: initially with triggers masked and not in POST_TRIG mode
		//fabcfg_clear(FAB_CFG_ACQ_CTRL_A, ACQ_CTRL_A_ABORT | ACQ_CTRL_A_POST_TRIG_MODE);
		//fabcfg_set(FAB_CFG_ACQ_CTRL_A, ACQ_CTRL_A_DATA_VALID | ACQ_CTRL_A_RUN | ACQ_CTRL_A_TRIG_MASK | ACQ_CTRL_A_AXI_RUN);
		_acq_set_ctrl_a(ACQ_CTRL_A_DATA_VALID | ACQ_CTRL_A_RUN | ACQ_CTRL_A_TRIG_MASK | ACQ_CTRL_A_AXI_RUN);

		return ACQRES_OK;
 10015e8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	} else {
		return ACQRES_NOT_IMPLEMENTED;
 10015ec:	e3e00006 	mvn	r0, #6
	}
}
 10015f0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		return ACQRES_NOT_INITIALISED;
 10015f4:	e3e00005 	mvn	r0, #5
 10015f8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
			d_printf(D_ERROR, "acquire: unable to start transfer, error %d", error);
 10015fc:	e3061910 	movw	r1, #26896	; 0x6910
 1001600:	e1a02000 	mov	r2, r0
 1001604:	e3401105 	movt	r1, #261	; 0x105
 1001608:	e3a00004 	mov	r0, #4
 100160c:	eb00081b 	bl	1003680 <d_printf>
			return ACQRES_DMA_FAIL;
 1001610:	e3e00004 	mvn	r0, #4
 1001614:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01001618 <acq_is_done>:
/*
 * Returns TRUE if the requested acquisition is complete.
 */
bool acq_is_done()
{
	return (g_acq_state.state == ACQSTATE_DONE);
 1001618:	e30132e0 	movw	r3, #4832	; 0x12e0
 100161c:	e3403116 	movt	r3, #278	; 0x116
 1001620:	e5930000 	ldr	r0, [r3]
}
 1001624:	e2400005 	sub	r0, r0, #5
 1001628:	e16f0f10 	clz	r0, r0
 100162c:	e1a002a0 	lsr	r0, r0, #5
 1001630:	e12fff1e 	bx	lr

01001634 <acq_force_stop>:
 *
 * @return	ACQRES_DMA_FAIL if DMA task could not be stopped;
 * 			ACQRES_SUCCESS if stop signal sent.
 */
int acq_force_stop()
{
 1001634:	e92d4010 	push	{r4, lr}
	int error;

	error = XAxiDma_Pause(&g_acq_state.dma);
 1001638:	e59f4058 	ldr	r4, [pc, #88]	; 1001698 <acq_force_stop+0x64>
 100163c:	e1a00004 	mov	r0, r4
 1001640:	eb000d58 	bl	1004ba8 <XAxiDma_Pause>
	g_acq_state.acq_ctrl_a &= ~bitmask;
 1001644:	e2441008 	sub	r1, r4, #8
 1001648:	e5913778 	ldr	r3, [r1, #1912]	; 0x778
	//fabcfg_clear(FAB_CFG_ACQ_CTRL_A, ACQ_CTRL_A_AXI_RUN);
	_acq_clear_ctrl_a(ACQ_CTRL_A_AXI_RUN);

	if(error != XST_SUCCESS) {
 100164c:	e3500000 	cmp	r0, #0
 1001650:	e3a0c101 	mov	ip, #1073741824	; 0x40000000
 1001654:	e3c33002 	bic	r3, r3, #2
 1001658:	e5813778 	str	r3, [r1, #1912]	; 0x778
 100165c:	e58c3050 	str	r3, [ip, #80]	; 0x50
 1001660:	1a000005 	bne	100167c <acq_force_stop+0x48>
	g_acq_state.acq_ctrl_a |= bitmask;
 1001664:	e3833040 	orr	r3, r3, #64	; 0x40
	}

	_acq_set_ctrl_a(ACQ_CTRL_A_ABORT);
	//XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_ABORT, 1);

	g_acq_state.state = ACQSTATE_STOPPED;
 1001668:	e3a02001 	mov	r2, #1
 100166c:	e58c3050 	str	r3, [ip, #80]	; 0x50
 1001670:	e5813778 	str	r3, [r1, #1912]	; 0x778
 1001674:	e5042008 	str	r2, [r4, #-8]

	return ACQRES_OK;
}
 1001678:	e8bd8010 	pop	{r4, pc}
		d_printf(D_ERROR, "acquire: unable to pause transfer, error %d", error);
 100167c:	e3061d48 	movw	r1, #27976	; 0x6d48
 1001680:	e1a02000 	mov	r2, r0
 1001684:	e3401105 	movt	r1, #261	; 0x105
 1001688:	e3a00004 	mov	r0, #4
 100168c:	eb0007fb 	bl	1003680 <d_printf>
		return ACQRES_DMA_FAIL;
 1001690:	e3e00004 	mvn	r0, #4
 1001694:	e8bd8010 	pop	{r4, pc}
 1001698:	011612e8 	.word	0x011612e8

0100169c <acq_debug_dump>:

/*
 * Dump state of acquire engine for debugging purposes.
 */
void acq_debug_dump()
{
 100169c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint64_t sample_delta;
	uint32_t msb, lsb;
	float time_delta_us, acq_rate = NAN, sample_rate = NAN;

	// Calculate acquisition rate if last debug timer is set
	if(g_acq_state.last_debug_timer != 0) {
 10016a0:	e30142e0 	movw	r4, #4832	; 0x12e0
 10016a4:	e3404116 	movt	r4, #278	; 0x116
{
 10016a8:	ed2d8b02 	vpush	{d8}
	if(g_acq_state.last_debug_timer != 0) {
 10016ac:	e2846b02 	add	r6, r4, #2048	; 0x800
{
 10016b0:	e24dde77 	sub	sp, sp, #1904	; 0x770
	if(g_acq_state.last_debug_timer != 0) {
 10016b4:	e1c620d0 	ldrd	r2, [r6]
{
 10016b8:	e24dd00c 	sub	sp, sp, #12
	void *sp = NULL;  // approximately the stack
 10016bc:	e3a05000 	mov	r5, #0
 10016c0:	e58d576c 	str	r5, [sp, #1900]	; 0x76c
	if(g_acq_state.last_debug_timer != 0) {
 10016c4:	e1923003 	orrs	r3, r2, r3
 10016c8:	1a00011e 	bne	1001b48 <acq_debug_dump+0x4ac>
 10016cc:	e284ae7a 	add	sl, r4, #1952	; 0x7a0
 10016d0:	e2849e7d 	add	r9, r4, #2000	; 0x7d0
 10016d4:	e58d5748 	str	r5, [sp, #1864]	; 0x748
 10016d8:	e58d5754 	str	r5, [sp, #1876]	; 0x754
				sample_rate = ((float)sample_delta / time_delta_us) * 1e3;
			}
		}
	}

	d_printf(D_INFO, "** Acquisition State (g_acq_state: 0x%08x) **   ", &g_acq_state);
 10016dc:	e30122e0 	movw	r2, #4832	; 0x12e0
 10016e0:	e3061d74 	movw	r1, #28020	; 0x6d74
 10016e4:	e3402116 	movt	r2, #278	; 0x116
 10016e8:	e3401105 	movt	r1, #261	; 0x105
 10016ec:	e3a00002 	mov	r0, #2
	d_printf(D_INFO, "                                                ");
	d_printf(D_INFO, "I think the stack is at 0x%08x or thereabouts   ", (void*)&sp);
	d_printf(D_INFO, "                                                ");
	d_printf(D_INFO, "acq_mode_flags        = 0x%08x                  ", g_acq_state.acq_mode_flags);
	d_printf(D_INFO, "state                 = %d [%s]                 ", g_acq_state.state, acq_state_to_str[g_acq_state.state]);
 10016f0:	e3095334 	movw	r5, #37684	; 0x9334
	d_printf(D_INFO, "** Acquisition State (g_acq_state: 0x%08x) **   ", &g_acq_state);
 10016f4:	eb0007e1 	bl	1003680 <d_printf>
	d_printf(D_INFO, "                                                ");
 10016f8:	e3061da8 	movw	r1, #28072	; 0x6da8
 10016fc:	e3a00002 	mov	r0, #2
 1001700:	e3401105 	movt	r1, #261	; 0x105
	d_printf(D_INFO, "state                 = %d [%s]                 ", g_acq_state.state, acq_state_to_str[g_acq_state.state]);
 1001704:	e3405105 	movt	r5, #261	; 0x105
	d_printf(D_INFO, "                                                ");
 1001708:	eb0007dc 	bl	1003680 <d_printf>
	d_printf(D_INFO, "I think the stack is at 0x%08x or thereabouts   ", (void*)&sp);
 100170c:	e28d2e76 	add	r2, sp, #1888	; 0x760
 1001710:	e3061ddc 	movw	r1, #28124	; 0x6ddc
 1001714:	e282200c 	add	r2, r2, #12
 1001718:	e3401105 	movt	r1, #261	; 0x105
 100171c:	e3a00002 	mov	r0, #2
	d_printf(D_INFO, "sub_state             = %d [%s]                 ", g_acq_state.sub_state, acq_substate_to_str[g_acq_state.sub_state]);
	d_printf(D_INFO, "acq_current           = 0x%08x                  ", g_acq_state.acq_current);
	d_printf(D_INFO, "acq_first             = 0x%08x                  ", g_acq_state.acq_first);
	d_printf(D_INFO, "dma                   = 0x%08x                  ", g_acq_state.dma);
 1001720:	e59f75a8 	ldr	r7, [pc, #1448]	; 1001cd0 <acq_debug_dump+0x634>
	d_printf(D_INFO, "I think the stack is at 0x%08x or thereabouts   ", (void*)&sp);
 1001724:	eb0007d5 	bl	1003680 <d_printf>
	d_printf(D_INFO, "                                                ");
 1001728:	e3061da8 	movw	r1, #28072	; 0x6da8
 100172c:	e3a00002 	mov	r0, #2
 1001730:	e3401105 	movt	r1, #261	; 0x105
	res = _FAB_CFG_ACCESS(reg);
 1001734:	e3a08101 	mov	r8, #1073741824	; 0x40000000
 1001738:	eb0007d0 	bl	1003680 <d_printf>
	d_printf(D_INFO, "acq_mode_flags        = 0x%08x                  ", g_acq_state.acq_mode_flags);
 100173c:	e3061e10 	movw	r1, #28176	; 0x6e10
 1001740:	e594275c 	ldr	r2, [r4, #1884]	; 0x75c
 1001744:	e3401105 	movt	r1, #261	; 0x105
 1001748:	e3a00002 	mov	r0, #2
 100174c:	eb0007cb 	bl	1003680 <d_printf>
	d_printf(D_INFO, "state                 = %d [%s]                 ", g_acq_state.state, acq_state_to_str[g_acq_state.state]);
 1001750:	e5942000 	ldr	r2, [r4]
 1001754:	e3061e44 	movw	r1, #28228	; 0x6e44
 1001758:	e3401105 	movt	r1, #261	; 0x105
 100175c:	e3a00002 	mov	r0, #2
	d_printf(D_INFO, "                                                ");
	d_printf(D_INFO, "acq_current->flags    = 0x%04x                  ", g_acq_state.acq_current->flags);
	d_printf(D_INFO, "acq_current->trig_at  = %d (0x%08x)             ", g_acq_state.acq_current->trigger_at, g_acq_state.acq_current->trigger_at);
	d_printf(D_INFO, "                                                ");
	d_printf(D_INFO, "s.num_acq_total       = %llu                    ", g_acq_state.stats.num_acq_total);
	d_printf(D_INFO, "s.num_alloc_err_total = %llu                    ", g_acq_state.stats.num_alloc_err_total);
 1001760:	e59fb56c 	ldr	fp, [pc, #1388]	; 1001cd4 <acq_debug_dump+0x638>
	d_printf(D_INFO, "state                 = %d [%s]                 ", g_acq_state.state, acq_state_to_str[g_acq_state.state]);
 1001764:	e7953102 	ldr	r3, [r5, r2, lsl #2]
 1001768:	eb0007c4 	bl	1003680 <d_printf>
	d_printf(D_INFO, "sub_state             = %d [%s]                 ", g_acq_state.sub_state, acq_substate_to_str[g_acq_state.sub_state]);
 100176c:	e5942004 	ldr	r2, [r4, #4]
 1001770:	e3a00002 	mov	r0, #2
 1001774:	e3061e78 	movw	r1, #28280	; 0x6e78
 1001778:	e3401105 	movt	r1, #261	; 0x105
 100177c:	e0855012 	add	r5, r5, r2, lsl r0
 1001780:	e5953018 	ldr	r3, [r5, #24]
 1001784:	eb0007bd 	bl	1003680 <d_printf>
	d_printf(D_INFO, "acq_current           = 0x%08x                  ", g_acq_state.acq_current);
 1001788:	e3061eac 	movw	r1, #28332	; 0x6eac
 100178c:	e5942874 	ldr	r2, [r4, #2164]	; 0x874
 1001790:	e3401105 	movt	r1, #261	; 0x105
 1001794:	e3a00002 	mov	r0, #2
 1001798:	eb0007b8 	bl	1003680 <d_printf>
	d_printf(D_INFO, "acq_first             = 0x%08x                  ", g_acq_state.acq_first);
 100179c:	e3061ee0 	movw	r1, #28384	; 0x6ee0
 10017a0:	e5942870 	ldr	r2, [r4, #2160]	; 0x870
 10017a4:	e3401105 	movt	r1, #261	; 0x105
 10017a8:	e3a00002 	mov	r0, #2
 10017ac:	eb0007b3 	bl	1003680 <d_printf>
	d_printf(D_INFO, "dma                   = 0x%08x                  ", g_acq_state.dma);
 10017b0:	e2871008 	add	r1, r7, #8
 10017b4:	e3002748 	movw	r2, #1864	; 0x748
 10017b8:	e1a0000d 	mov	r0, sp
 10017bc:	eb002b1f 	bl	100c440 <memcpy>
 10017c0:	e3061f14 	movw	r1, #28436	; 0x6f14
 10017c4:	e897000c 	ldm	r7, {r2, r3}
 10017c8:	e3401105 	movt	r1, #261	; 0x105
 10017cc:	e3a00002 	mov	r0, #2
 10017d0:	eb0007aa 	bl	1003680 <d_printf>
	d_printf(D_INFO, "dma_config            = 0x%08x                  ", g_acq_state.dma_config);
 10017d4:	e3061f48 	movw	r1, #28488	; 0x6f48
 10017d8:	e5942758 	ldr	r2, [r4, #1880]	; 0x758
 10017dc:	e3401105 	movt	r1, #261	; 0x105
 10017e0:	e3a00002 	mov	r0, #2
 10017e4:	eb0007a5 	bl	1003680 <d_printf>
	d_printf(D_INFO, "demux_reg             = 0x%02x                  ", g_acq_state.demux_reg);
 10017e8:	e3061f7c 	movw	r1, #28540	; 0x6f7c
 10017ec:	e5942784 	ldr	r2, [r4, #1924]	; 0x784
 10017f0:	e3401105 	movt	r1, #261	; 0x105
 10017f4:	e3a00002 	mov	r0, #2
 10017f8:	eb0007a0 	bl	1003680 <d_printf>
	d_printf(D_INFO, "                                                ");
 10017fc:	e3061da8 	movw	r1, #28072	; 0x6da8
 1001800:	e3a00002 	mov	r0, #2
 1001804:	e3401105 	movt	r1, #261	; 0x105
 1001808:	eb00079c 	bl	1003680 <d_printf>
	d_printf(D_INFO, "R_acq_ctrl_a          = 0x%08x (last_isr:0x%08x)", fabcfg_read(FAB_CFG_ACQ_CTRL_A), g_acq_state.dbg_isr_acq_ctrl_a);
 100180c:	e3061fb0 	movw	r1, #28592	; 0x6fb0
 1001810:	e5982050 	ldr	r2, [r8, #80]	; 0x50
 1001814:	e5943788 	ldr	r3, [r4, #1928]	; 0x788
 1001818:	e3401105 	movt	r1, #261	; 0x105
 100181c:	e3a00002 	mov	r0, #2
 1001820:	eb000796 	bl	1003680 <d_printf>
	d_printf(D_INFO, "R_acq_status_a        = 0x%08x (last_isr:0x%08x)", fabcfg_read(FAB_CFG_ACQ_STATUS_A), g_acq_state.dbg_isr_acq_status_a);
 1001824:	e3061fe4 	movw	r1, #28644	; 0x6fe4
 1001828:	e5982058 	ldr	r2, [r8, #88]	; 0x58
 100182c:	e594378c 	ldr	r3, [r4, #1932]	; 0x78c
 1001830:	e3401105 	movt	r1, #261	; 0x105
 1001834:	e3a00002 	mov	r0, #2
 1001838:	eb000790 	bl	1003680 <d_printf>
	d_printf(D_INFO, "R_acq_status_b        = 0x%08x (last_isr:0x%08x)", fabcfg_read(FAB_CFG_ACQ_STATUS_B), g_acq_state.dbg_isr_acq_status_b);
 100183c:	e3071018 	movw	r1, #28696	; 0x7018
 1001840:	e598205c 	ldr	r2, [r8, #92]	; 0x5c
 1001844:	e5943790 	ldr	r3, [r4, #1936]	; 0x790
 1001848:	e3401105 	movt	r1, #261	; 0x105
 100184c:	e3a00002 	mov	r0, #2
 1001850:	eb00078a 	bl	1003680 <d_printf>
	d_printf(D_INFO, "R_acq_trigger_ptr     = 0x%08x (last_isr:0x%08x)", fabcfg_read(FAB_CFG_ACQ_TRIGGER_PTR), g_acq_state.dbg_isr_acq_trig_ptr);
 1001854:	e307104c 	movw	r1, #28748	; 0x704c
 1001858:	e5982048 	ldr	r2, [r8, #72]	; 0x48
 100185c:	e5943794 	ldr	r3, [r4, #1940]	; 0x794
 1001860:	e3401105 	movt	r1, #261	; 0x105
 1001864:	e3a00002 	mov	r0, #2
 1001868:	eb000784 	bl	1003680 <d_printf>
	d_printf(D_INFO, "                                                ");
 100186c:	e3061da8 	movw	r1, #28072	; 0x6da8
 1001870:	e3a00002 	mov	r0, #2
 1001874:	e3401105 	movt	r1, #261	; 0x105
 1001878:	eb000780 	bl	1003680 <d_printf>
	d_printf(D_INFO, "pre_buffsz            = %d bytes (0x%08x)       ", g_acq_state.pre_buffsz, g_acq_state.pre_buffsz);
 100187c:	e5943760 	ldr	r3, [r4, #1888]	; 0x760
 1001880:	e3071080 	movw	r1, #28800	; 0x7080
 1001884:	e3401105 	movt	r1, #261	; 0x105
 1001888:	e3a00002 	mov	r0, #2
 100188c:	e1a02003 	mov	r2, r3
 1001890:	eb00077a 	bl	1003680 <d_printf>
	d_printf(D_INFO, "post_buffsz           = %d bytes (0x%08x)       ", g_acq_state.post_buffsz, g_acq_state.post_buffsz);
 1001894:	e5943764 	ldr	r3, [r4, #1892]	; 0x764
 1001898:	e30710b4 	movw	r1, #28852	; 0x70b4
 100189c:	e3401105 	movt	r1, #261	; 0x105
 10018a0:	e3a00002 	mov	r0, #2
 10018a4:	e1a02003 	mov	r2, r3
 10018a8:	eb000774 	bl	1003680 <d_printf>
	d_printf(D_INFO, "total_buffsz          = %d bytes (0x%08x)       ", g_acq_state.total_buffsz, g_acq_state.total_buffsz);
 10018ac:	e5943768 	ldr	r3, [r4, #1896]	; 0x768
 10018b0:	e30710e8 	movw	r1, #28904	; 0x70e8
 10018b4:	e3401105 	movt	r1, #261	; 0x105
 10018b8:	e3a00002 	mov	r0, #2
 10018bc:	e1a02003 	mov	r2, r3
 10018c0:	eb00076e 	bl	1003680 <d_printf>
	d_printf(D_INFO, "pre_sampct            = %d wavewords            ", g_acq_state.pre_sampct);
 10018c4:	e307111c 	movw	r1, #28956	; 0x711c
 10018c8:	e594277c 	ldr	r2, [r4, #1916]	; 0x77c
 10018cc:	e3401105 	movt	r1, #261	; 0x105
 10018d0:	e3a00002 	mov	r0, #2
 10018d4:	eb000769 	bl	1003680 <d_printf>
	d_printf(D_INFO, "post_sampct           = %d wavewords            ", g_acq_state.post_sampct);
 10018d8:	e3071150 	movw	r1, #29008	; 0x7150
 10018dc:	e5942780 	ldr	r2, [r4, #1920]	; 0x780
 10018e0:	e3401105 	movt	r1, #261	; 0x105
 10018e4:	e3a00002 	mov	r0, #2
 10018e8:	eb000764 	bl	1003680 <d_printf>
	d_printf(D_INFO, "num_acq_request       = %d waves                ", g_acq_state.num_acq_request);
 10018ec:	e3071184 	movw	r1, #29060	; 0x7184
 10018f0:	e5942770 	ldr	r2, [r4, #1904]	; 0x770
 10018f4:	e3401105 	movt	r1, #261	; 0x105
 10018f8:	e3a00002 	mov	r0, #2
 10018fc:	eb00075f 	bl	1003680 <d_printf>
	d_printf(D_INFO, "num_acq_made          = %d waves                ", g_acq_state.num_acq_made);
 1001900:	e30711b8 	movw	r1, #29112	; 0x71b8
 1001904:	e5942774 	ldr	r2, [r4, #1908]	; 0x774
 1001908:	e3401105 	movt	r1, #261	; 0x105
 100190c:	e3a00002 	mov	r0, #2
 1001910:	eb00075a 	bl	1003680 <d_printf>
	d_printf(D_INFO, "                                                ");
 1001914:	e3061da8 	movw	r1, #28072	; 0x6da8
 1001918:	e3a00002 	mov	r0, #2
 100191c:	e3401105 	movt	r1, #261	; 0x105
 1001920:	eb000756 	bl	1003680 <d_printf>
	d_printf(D_INFO, "acq_current->flags    = 0x%04x                  ", g_acq_state.acq_current->flags);
 1001924:	e5943874 	ldr	r3, [r4, #2164]	; 0x874
 1001928:	e30711ec 	movw	r1, #29164	; 0x71ec
 100192c:	e3401105 	movt	r1, #261	; 0x105
 1001930:	e3a00002 	mov	r0, #2
 1001934:	e1d321b0 	ldrh	r2, [r3, #16]
 1001938:	eb000750 	bl	1003680 <d_printf>
	d_printf(D_INFO, "acq_current->trig_at  = %d (0x%08x)             ", g_acq_state.acq_current->trigger_at, g_acq_state.acq_current->trigger_at);
 100193c:	e5943874 	ldr	r3, [r4, #2164]	; 0x874
 1001940:	e3071220 	movw	r1, #29216	; 0x7220
 1001944:	e3401105 	movt	r1, #261	; 0x105
 1001948:	e3a00002 	mov	r0, #2
 100194c:	e593300c 	ldr	r3, [r3, #12]
 1001950:	e1a02003 	mov	r2, r3
 1001954:	eb000749 	bl	1003680 <d_printf>
	d_printf(D_INFO, "                                                ");
 1001958:	e3061da8 	movw	r1, #28072	; 0x6da8
 100195c:	e3a00002 	mov	r0, #2
 1001960:	e3401105 	movt	r1, #261	; 0x105
 1001964:	eb000745 	bl	1003680 <d_printf>
	d_printf(D_INFO, "s.num_acq_total       = %llu                    ", g_acq_state.stats.num_acq_total);
 1001968:	e3071254 	movw	r1, #29268	; 0x7254
 100196c:	e14a20d8 	ldrd	r2, [sl, #-8]
 1001970:	e3401105 	movt	r1, #261	; 0x105
 1001974:	e3a00002 	mov	r0, #2
 1001978:	eb000740 	bl	1003680 <d_printf>
	d_printf(D_INFO, "s.num_alloc_err_total = %llu                    ", g_acq_state.stats.num_alloc_err_total);
 100197c:	e3071288 	movw	r1, #29320	; 0x7288
 1001980:	e14b20d8 	ldrd	r2, [fp, #-8]
 1001984:	e3401105 	movt	r1, #261	; 0x105
 1001988:	e3a00002 	mov	r0, #2
 100198c:	eb00073b 	bl	1003680 <d_printf>
	d_printf(D_INFO, "s.num_alloc_total     = %llu                    ", g_acq_state.stats.num_alloc_total);
 1001990:	e30712bc 	movw	r1, #29372	; 0x72bc
 1001994:	e1cb20d0 	ldrd	r2, [fp]
 1001998:	e3401105 	movt	r1, #261	; 0x105
 100199c:	e3a00002 	mov	r0, #2
 10019a0:	eb000736 	bl	1003680 <d_printf>
	d_printf(D_INFO, "s.num_err_total       = %llu                    ", g_acq_state.stats.num_err_total);
 10019a4:	e30712f0 	movw	r1, #29424	; 0x72f0
 10019a8:	e14b22d8 	ldrd	r2, [fp, #-40]	; 0xffffffd8
 10019ac:	e3401105 	movt	r1, #261	; 0x105
 10019b0:	e3a00002 	mov	r0, #2
 10019b4:	eb000731 	bl	1003680 <d_printf>
	d_printf(D_INFO, "s.num_post_total      = %llu                    ", g_acq_state.stats.num_post_total);
 10019b8:	e3071324 	movw	r1, #29476	; 0x7324
 10019bc:	e14b23d0 	ldrd	r2, [fp, #-48]	; 0xffffffd0
 10019c0:	e3401105 	movt	r1, #261	; 0x105
 10019c4:	e3a00002 	mov	r0, #2
 10019c8:	eb00072c 	bl	1003680 <d_printf>
	d_printf(D_INFO, "s.num_pre_total       = %llu                    ", g_acq_state.stats.num_pre_total);
 10019cc:	e3071358 	movw	r1, #29528	; 0x7358
 10019d0:	e1ca20d0 	ldrd	r2, [sl]
 10019d4:	e3401105 	movt	r1, #261	; 0x105
 10019d8:	e3a00002 	mov	r0, #2
 10019dc:	eb000727 	bl	1003680 <d_printf>
	d_printf(D_INFO, "s.num_pre_fill_total  = %llu                    ", g_acq_state.stats.num_pre_fill_total);
 10019e0:	e307138c 	movw	r1, #29580	; 0x738c
 10019e4:	e14b23d8 	ldrd	r2, [fp, #-56]	; 0xffffffc8
 10019e8:	e3401105 	movt	r1, #261	; 0x105
 10019ec:	e3a00002 	mov	r0, #2
 10019f0:	eb000722 	bl	1003680 <d_printf>
	d_printf(D_INFO, "s.num_samples         = %llu                    ", g_acq_state.stats.num_samples);
 10019f4:	e30713c0 	movw	r1, #29632	; 0x73c0
 10019f8:	e14920d8 	ldrd	r2, [r9, #-8]
 10019fc:	e3401105 	movt	r1, #261	; 0x105
 1001a00:	e3a00002 	mov	r0, #2
 1001a04:	eb00071d 	bl	1003680 <d_printf>
	d_printf(D_INFO, "s.num_samples_raw     = %llu                    ", g_acq_state.stats.num_samples_raw);
 1001a08:	e30713f4 	movw	r1, #29684	; 0x73f4
 1001a0c:	e1c920d0 	ldrd	r2, [r9]
 1001a10:	e3401105 	movt	r1, #261	; 0x105
 1001a14:	e3a00002 	mov	r0, #2
 1001a18:	eb000718 	bl	1003680 <d_printf>
	d_printf(D_INFO, "s.num_irqs            = %llu                    ", g_acq_state.stats.num_irqs);
 1001a1c:	e3071428 	movw	r1, #29736	; 0x7428
 1001a20:	e1cb20d8 	ldrd	r2, [fp, #8]
 1001a24:	e3401105 	movt	r1, #261	; 0x105
 1001a28:	e3a00002 	mov	r0, #2
 1001a2c:	eb000713 	bl	1003680 <d_printf>
	d_printf(D_INFO, "s.num_fifo_full       = %llu                    ", g_acq_state.stats.num_fifo_full);
 1001a30:	e307145c 	movw	r1, #29788	; 0x745c
 1001a34:	e1cb21d0 	ldrd	r2, [fp, #16]
 1001a38:	e3401105 	movt	r1, #261	; 0x105
 1001a3c:	e3a00002 	mov	r0, #2
 1001a40:	eb00070e 	bl	1003680 <d_printf>
	d_printf(D_INFO, "s.num_fifo_pkt_dscd   = %llu                    ", g_acq_state.stats.num_fifo_pkt_dscd);
 1001a44:	e3071490 	movw	r1, #29840	; 0x7490
 1001a48:	e14620d8 	ldrd	r2, [r6, #-8]
 1001a4c:	e3401105 	movt	r1, #261	; 0x105
 1001a50:	e3a00002 	mov	r0, #2
 1001a54:	eb000709 	bl	1003680 <d_printf>
	d_printf(D_INFO, "                                                ");
 1001a58:	e3061da8 	movw	r1, #28072	; 0x6da8
 1001a5c:	e3a00002 	mov	r0, #2
 1001a60:	e3401105 	movt	r1, #261	; 0x105
 1001a64:	eb000705 	bl	1003680 <d_printf>
	d_printf(D_INFO, "Approx acq. rate      = %d acq/s                ", (int)acq_rate);
 1001a68:	e30714c4 	movw	r1, #29892	; 0x74c4
 1001a6c:	e59d2754 	ldr	r2, [sp, #1876]	; 0x754
 1001a70:	e3401105 	movt	r1, #261	; 0x105
 1001a74:	e3a00002 	mov	r0, #2
 1001a78:	eb000700 	bl	1003680 <d_printf>
	d_printf(D_INFO, "Approx sample rate    = %d Ksa/s                ", (int)sample_rate);
 1001a7c:	e30714f8 	movw	r1, #29944	; 0x74f8
 1001a80:	e59d2748 	ldr	r2, [sp, #1864]	; 0x748
 1001a84:	e3401105 	movt	r1, #261	; 0x105
 1001a88:	e3a00002 	mov	r0, #2
 1001a8c:	eb0006fb 	bl	1003680 <d_printf>
	d_printf(D_INFO, "Debug delta           = %d us                   ", (int)time_delta_us);
 1001a90:	eefd7ac8 	vcvt.s32.f32	s15, s16
 1001a94:	e307152c 	movw	r1, #29996	; 0x752c
 1001a98:	e3401105 	movt	r1, #261	; 0x105
 1001a9c:	e3a00002 	mov	r0, #2
 1001aa0:	ee172a90 	vmov	r2, s15
 1001aa4:	eb0006f5 	bl	1003680 <d_printf>
	d_printf(D_INFO, "                                                ");
 1001aa8:	e3061da8 	movw	r1, #28072	; 0x6da8
 1001aac:	e3a00002 	mov	r0, #2
 1001ab0:	e3401105 	movt	r1, #261	; 0x105
 1001ab4:	eb0006f1 	bl	1003680 <d_printf>
	d_printf(D_INFO, "** End **                                       ");
 1001ab8:	e3071560 	movw	r1, #30048	; 0x7560
 1001abc:	e3a00002 	mov	r0, #2
 1001ac0:	e3401105 	movt	r1, #261	; 0x105
 1001ac4:	eb0006ed 	bl	1003680 <d_printf>
	d_printf(D_INFO, "                                                ");
 1001ac8:	e3061da8 	movw	r1, #28072	; 0x6da8
 1001acc:	e3a00002 	mov	r0, #2
 1001ad0:	e3401105 	movt	r1, #261	; 0x105
 1001ad4:	eb0006e9 	bl	1003680 <d_printf>
	d_printf(D_INFO, "                                                ");
 1001ad8:	e3061da8 	movw	r1, #28072	; 0x6da8
 1001adc:	e3a00002 	mov	r0, #2
 1001ae0:	e3401105 	movt	r1, #261	; 0x105
 1001ae4:	eb0006e5 	bl	1003680 <d_printf>
	d_printf(D_INFO, "                                                ");
 1001ae8:	e3061da8 	movw	r1, #28072	; 0x6da8
 1001aec:	e3a00002 	mov	r0, #2
 1001af0:	e3401105 	movt	r1, #261	; 0x105
 1001af4:	eb0006e1 	bl	1003680 <d_printf>
	d_printf(D_INFO, "                                                ");
 1001af8:	e3061da8 	movw	r1, #28072	; 0x6da8
 1001afc:	e3a00002 	mov	r0, #2
 1001b00:	e3401105 	movt	r1, #261	; 0x105
 1001b04:	eb0006dd 	bl	1003680 <d_printf>
	d_printf(D_INFO, "                                                ");
 1001b08:	e3061da8 	movw	r1, #28072	; 0x6da8
 1001b0c:	e3a00002 	mov	r0, #2
 1001b10:	e3401105 	movt	r1, #261	; 0x105
 1001b14:	eb0006d9 	bl	1003680 <d_printf>

	// Save last state...
	g_acq_state.stat_last = g_acq_state.stats;
 1001b18:	e2871e79 	add	r1, r7, #1936	; 0x790
 1001b1c:	e2870b02 	add	r0, r7, #2048	; 0x800
 1001b20:	e3a02068 	mov	r2, #104	; 0x68
 1001b24:	eb002a45 	bl	100c440 <memcpy>
	g_acq_state.last_debug_timer = timer_value;
 1001b28:	e59d3758 	ldr	r3, [sp, #1880]	; 0x758
 1001b2c:	e5863000 	str	r3, [r6]
 1001b30:	e59d375c 	ldr	r3, [sp, #1884]	; 0x75c
 1001b34:	e5863004 	str	r3, [r6, #4]
}
 1001b38:	e28dde77 	add	sp, sp, #1904	; 0x770
 1001b3c:	e28dd00c 	add	sp, sp, #12
 1001b40:	ecbd8b02 	vpop	{d8}
 1001b44:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
		d_read_global_timer(&lsb, &msb);
 1001b48:	e28d0e77 	add	r0, sp, #1904	; 0x770
 1001b4c:	e28d1e77 	add	r1, sp, #1904	; 0x770
 1001b50:	e2800004 	add	r0, r0, #4
		acq_delta = g_acq_state.stats.num_acq_total - g_acq_state.stat_last.num_acq_total;
 1001b54:	e284ae7a 	add	sl, r4, #1952	; 0x7a0
		d_read_global_timer(&lsb, &msb);
 1001b58:	eb000891 	bl	1003da4 <d_read_global_timer>
		timer_value = (((uint64_t)msb) << 32) | lsb;
 1001b5c:	e59d3774 	ldr	r3, [sp, #1908]	; 0x774
 1001b60:	e2849e7d 	add	r9, r4, #2000	; 0x7d0
		time_delta = timer_value - g_acq_state.last_debug_timer;
 1001b64:	e5960000 	ldr	r0, [r6]
		timer_value = (((uint64_t)msb) << 32) | lsb;
 1001b68:	e59d2770 	ldr	r2, [sp, #1904]	; 0x770
		time_delta = timer_value - g_acq_state.last_debug_timer;
 1001b6c:	e5961004 	ldr	r1, [r6, #4]
		time_delta_us = time_delta * XSCUTIMER_TICKS_TO_US;
 1001b70:	e0530000 	subs	r0, r3, r0
		timer_value = (((uint64_t)msb) << 32) | lsb;
 1001b74:	e58d3758 	str	r3, [sp, #1880]	; 0x758
 1001b78:	e58d275c 	str	r2, [sp, #1884]	; 0x75c
		time_delta_us = time_delta * XSCUTIMER_TICKS_TO_US;
 1001b7c:	e0c21001 	sbc	r1, r2, r1
 1001b80:	fa00237c 	blx	100a978 <__aeabi_ul2d>
		acq_delta = g_acq_state.stats.num_acq_total - g_acq_state.stat_last.num_acq_total;
 1001b84:	e51ac008 	ldr	ip, [sl, #-8]
 1001b88:	e5943808 	ldr	r3, [r4, #2056]	; 0x808
 1001b8c:	e594280c 	ldr	r2, [r4, #2060]	; 0x80c
		time_delta_us = time_delta * XSCUTIMER_TICKS_TO_US;
 1001b90:	ec410b31 	vmov	d17, r0, r1
		acq_delta = g_acq_state.stats.num_acq_total - g_acq_state.stat_last.num_acq_total;
 1001b94:	e51a1004 	ldr	r1, [sl, #-4]
 1001b98:	e05c3003 	subs	r3, ip, r3
		time_delta_us = time_delta * XSCUTIMER_TICKS_TO_US;
 1001b9c:	eddf0b47 	vldr	d16, [pc, #284]	; 1001cc0 <acq_debug_dump+0x624>
		acq_delta = g_acq_state.stats.num_acq_total - g_acq_state.stat_last.num_acq_total;
 1001ba0:	e58d3748 	str	r3, [sp, #1864]	; 0x748
 1001ba4:	e0c13002 	sbc	r3, r1, r2
 1001ba8:	e58d374c 	str	r3, [sp, #1868]	; 0x74c
		if(acq_delta > 0) {
 1001bac:	e28d3d1d 	add	r3, sp, #1856	; 0x740
 1001bb0:	e2833008 	add	r3, r3, #8
		time_delta_us = time_delta * XSCUTIMER_TICKS_TO_US;
 1001bb4:	ee610ba0 	vmul.f64	d16, d17, d16
		if(acq_delta > 0) {
 1001bb8:	e1c320d0 	ldrd	r2, [r3]
 1001bbc:	e1923003 	orrs	r3, r2, r3
		time_delta_us = time_delta * XSCUTIMER_TICKS_TO_US;
 1001bc0:	eeb78be0 	vcvt.f32.f64	s16, d16
		if(acq_delta > 0) {
 1001bc4:	1a00001d 	bne	1001c40 <acq_debug_dump+0x5a4>
 1001bc8:	e5992000 	ldr	r2, [r9]
 1001bcc:	e5943840 	ldr	r3, [r4, #2112]	; 0x840
 1001bd0:	e5941844 	ldr	r1, [r4, #2116]	; 0x844
 1001bd4:	e5990004 	ldr	r0, [r9, #4]
 1001bd8:	e0523003 	subs	r3, r2, r3
 1001bdc:	e58d3760 	str	r3, [sp, #1888]	; 0x760
 1001be0:	e0c03001 	sbc	r3, r0, r1
 1001be4:	e58d3764 	str	r3, [sp, #1892]	; 0x764
		if(sample_delta > 0) {
 1001be8:	e28d3e76 	add	r3, sp, #1888	; 0x760
 1001bec:	e1c320d0 	ldrd	r2, [r3]
 1001bf0:	e1923003 	orrs	r3, r2, r3
 1001bf4:	0a00002d 	beq	1001cb0 <acq_debug_dump+0x614>
			if(time_delta_us > 0) {
 1001bf8:	eeb58ac0 	vcmpe.f32	s16, #0.0
 1001bfc:	e3a03000 	mov	r3, #0
 1001c00:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 1001c04:	d58d3748 	strle	r3, [sp, #1864]	; 0x748
 1001c08:	d58d3754 	strle	r3, [sp, #1876]	; 0x754
 1001c0c:	dafffeb2 	ble	10016dc <acq_debug_dump+0x40>
 1001c10:	e58d3754 	str	r3, [sp, #1876]	; 0x754
				sample_rate = ((float)sample_delta / time_delta_us) * 1e3;
 1001c14:	e28d3e76 	add	r3, sp, #1888	; 0x760
 1001c18:	e1c300d0 	ldrd	r0, [r3]
 1001c1c:	fa0023d4 	blx	100ab74 <__aeabi_ul2f>
 1001c20:	ee070a90 	vmov	s15, r0
 1001c24:	ed9f7a27 	vldr	s14, [pc, #156]	; 1001cc8 <acq_debug_dump+0x62c>
 1001c28:	eec77a88 	vdiv.f32	s15, s15, s16
 1001c2c:	ee677a87 	vmul.f32	s15, s15, s14
 1001c30:	eefd7ae7 	vcvt.s32.f32	s15, s15
 1001c34:	ee173a90 	vmov	r3, s15
 1001c38:	e58d3748 	str	r3, [sp, #1864]	; 0x748
 1001c3c:	eafffea6 	b	10016dc <acq_debug_dump+0x40>
			if(time_delta_us > 0) {
 1001c40:	e5990000 	ldr	r0, [r9]
 1001c44:	e5943840 	ldr	r3, [r4, #2112]	; 0x840
 1001c48:	e5942844 	ldr	r2, [r4, #2116]	; 0x844
 1001c4c:	e5991004 	ldr	r1, [r9, #4]
 1001c50:	e0503003 	subs	r3, r0, r3
 1001c54:	eeb58ac0 	vcmpe.f32	s16, #0.0
 1001c58:	e58d3760 	str	r3, [sp, #1888]	; 0x760
 1001c5c:	e0c13002 	sbc	r3, r1, r2
 1001c60:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 1001c64:	e58d3764 	str	r3, [sp, #1892]	; 0x764
 1001c68:	daffffde 	ble	1001be8 <acq_debug_dump+0x54c>
				acq_rate = ((float)acq_delta / time_delta_us) * 1e6;
 1001c6c:	e28d3d1d 	add	r3, sp, #1856	; 0x740
 1001c70:	e2833008 	add	r3, r3, #8
 1001c74:	e1c300d0 	ldrd	r0, [r3]
 1001c78:	fa0023bd 	blx	100ab74 <__aeabi_ul2f>
 1001c7c:	ee070a90 	vmov	s15, r0
		if(sample_delta > 0) {
 1001c80:	e28d3e76 	add	r3, sp, #1888	; 0x760
				acq_rate = ((float)acq_delta / time_delta_us) * 1e6;
 1001c84:	ed9f7a10 	vldr	s14, [pc, #64]	; 1001ccc <acq_debug_dump+0x630>
 1001c88:	eec77a88 	vdiv.f32	s15, s15, s16
		if(sample_delta > 0) {
 1001c8c:	e1c320d0 	ldrd	r2, [r3]
 1001c90:	e1923003 	orrs	r3, r2, r3
 1001c94:	058d5748 	streq	r5, [sp, #1864]	; 0x748
				acq_rate = ((float)acq_delta / time_delta_us) * 1e6;
 1001c98:	ee677a87 	vmul.f32	s15, s15, s14
 1001c9c:	eefd7ae7 	vcvt.s32.f32	s15, s15
 1001ca0:	ee173a90 	vmov	r3, s15
 1001ca4:	e58d3754 	str	r3, [sp, #1876]	; 0x754
		if(sample_delta > 0) {
 1001ca8:	1affffd9 	bne	1001c14 <acq_debug_dump+0x578>
 1001cac:	eafffe8a 	b	10016dc <acq_debug_dump+0x40>
 1001cb0:	e3a03000 	mov	r3, #0
 1001cb4:	e58d3748 	str	r3, [sp, #1864]	; 0x748
 1001cb8:	e58d3754 	str	r3, [sp, #1876]	; 0x754
 1001cbc:	eafffe86 	b	10016dc <acq_debug_dump+0x40>
 1001cc0:	a17f0000 	.word	0xa17f0000
 1001cc4:	3f689374 	.word	0x3f689374
 1001cc8:	447a0000 	.word	0x447a0000
 1001ccc:	49742400 	.word	0x49742400
 1001cd0:	011612e8 	.word	0x011612e8
 1001cd4:	01161ac0 	.word	0x01161ac0

01001cd8 <_acq_irq_rx_handler>:
	status = XAxiDma_BdRingGetIrq(bd_ring);
 1001cd8:	e5902000 	ldr	r2, [r0]
 1001cdc:	e3a00a07 	mov	r0, #28672	; 0x7000
{
 1001ce0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	XAxiDma_IntrAckIrq(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DMA_TO_DEVICE);
 1001ce4:	e30142e0 	movw	r4, #4832	; 0x12e0
 1001ce8:	e3404116 	movt	r4, #278	; 0x116
	return *(volatile u32 *) Addr;
 1001cec:	e5923004 	ldr	r3, [r2, #4]
 1001cf0:	e5941008 	ldr	r1, [r4, #8]
	if(status & XAXIDMA_IRQ_ERROR_MASK) {
 1001cf4:	e3130901 	tst	r3, #16384	; 0x4000
	*LocalAddr = Value;
 1001cf8:	e5810004 	str	r0, [r1, #4]
	status = XAxiDma_BdRingGetIrq(bd_ring);
 1001cfc:	e0031000 	and	r1, r3, r0
 1001d00:	e5821004 	str	r1, [r2, #4]
	if(status & XAXIDMA_IRQ_ERROR_MASK) {
 1001d04:	1a000076 	bne	1001ee4 <_acq_irq_rx_handler+0x20c>
	if(status & XAXIDMA_IRQ_IOC_MASK) {
 1001d08:	e3130a01 	tst	r3, #4096	; 0x1000
 1001d0c:	08bd81f0 	popeq	{r4, r5, r6, r7, r8, pc}
		switch(g_acq_state.sub_state) {
 1001d10:	e5945004 	ldr	r5, [r4, #4]
 1001d14:	e3550002 	cmp	r5, #2
 1001d18:	0a00007e 	beq	1001f18 <_acq_irq_rx_handler+0x240>
 1001d1c:	e3550003 	cmp	r5, #3
 1001d20:	0a00003b 	beq	1001e14 <_acq_irq_rx_handler+0x13c>
 1001d24:	e3550001 	cmp	r5, #1
 1001d28:	18bd81f0 	popne	{r4, r5, r6, r7, r8, pc}
	g_acq_state.acq_ctrl_a &= ~bitmask;
 1001d2c:	e5942778 	ldr	r2, [r4, #1912]	; 0x778
	_FAB_CFG_ACCESS(reg) = data;
 1001d30:	e3a06101 	mov	r6, #1073741824	; 0x40000000
				error = XAxiDma_SimpleTransfer(&g_acq_state.dma, (uint32_t)g_acq_state.acq_current->buff_acq, \
 1001d34:	e5941874 	ldr	r1, [r4, #2164]	; 0x874
 1001d38:	e1a03005 	mov	r3, r5
 1001d3c:	e2840008 	add	r0, r4, #8
 1001d40:	e3c22802 	bic	r2, r2, #131072	; 0x20000
 1001d44:	e3c22012 	bic	r2, r2, #18
 1001d48:	e5911008 	ldr	r1, [r1, #8]
 1001d4c:	e5842778 	str	r2, [r4, #1912]	; 0x778
 1001d50:	e5862050 	str	r2, [r6, #80]	; 0x50
 1001d54:	e5942760 	ldr	r2, [r4, #1888]	; 0x760
 1001d58:	eb000c87 	bl	1004f7c <XAxiDma_SimpleTransfer>
				if(error != XST_SUCCESS) {
 1001d5c:	e2507000 	subs	r7, r0, #0
 1001d60:	1a000103 	bne	1002174 <_acq_irq_rx_handler+0x49c>
	res = _FAB_CFG_ACCESS(reg);
 1001d64:	e5962058 	ldr	r2, [r6, #88]	; 0x58
	return res & mask;
 1001d68:	e5943778 	ldr	r3, [r4, #1912]	; 0x778
				if(fabcfg_test(FAB_CFG_ACQ_STATUS_A, ACQ_STATUS_A_DATA_LOSS)) {
 1001d6c:	e3120004 	tst	r2, #4
 1001d70:	1a0000d2 	bne	10020c0 <_acq_irq_rx_handler+0x3e8>
					g_acq_state.state = ACQSTATE_WAIT_TRIG;
 1001d74:	e3a00003 	mov	r0, #3
 1001d78:	e3a01002 	mov	r1, #2
 1001d7c:	e1c400f0 	strd	r0, [r4]
	g_acq_state.acq_ctrl_a &= ~bitmask_clear;
 1001d80:	e3c32004 	bic	r2, r3, #4
				g_acq_state.stats.num_samples += g_acq_state.pre_buffsz;
 1001d84:	e59f3480 	ldr	r3, [pc, #1152]	; 100220c <_acq_irq_rx_handler+0x534>
	g_acq_state.acq_ctrl_a |= bitmask_set;
 1001d88:	e3822002 	orr	r2, r2, #2
	_FAB_CFG_ACCESS(reg) = data;
 1001d8c:	e3a01101 	mov	r1, #1073741824	; 0x40000000
 1001d90:	e5842778 	str	r2, [r4, #1912]	; 0x778
 1001d94:	e3a05000 	mov	r5, #0
 1001d98:	e5812050 	str	r2, [r1, #80]	; 0x50
 1001d9c:	e9134001 	ldmdb	r3, {r0, lr}
 1001da0:	e5942760 	ldr	r2, [r4, #1888]	; 0x760
				g_acq_state.stats.num_samples_raw += g_acq_state.pre_buffsz;
 1001da4:	e5931000 	ldr	r1, [r3]
 1001da8:	e593c004 	ldr	ip, [r3, #4]
				g_acq_state.stats.num_samples += g_acq_state.pre_buffsz;
 1001dac:	e0900002 	adds	r0, r0, r2
 1001db0:	e0aee005 	adc	lr, lr, r5
				g_acq_state.stats.num_samples_raw += g_acq_state.pre_buffsz;
 1001db4:	e0912002 	adds	r2, r1, r2
				g_acq_state.stats.num_samples += g_acq_state.pre_buffsz;
 1001db8:	e5030008 	str	r0, [r3, #-8]
				g_acq_state.stats.num_samples_raw += g_acq_state.pre_buffsz;
 1001dbc:	e1a00002 	mov	r0, r2
 1001dc0:	e0ac2005 	adc	r2, ip, r5
				g_acq_state.stats.num_samples += g_acq_state.pre_buffsz;
 1001dc4:	e503e004 	str	lr, [r3, #-4]
				g_acq_state.stats.num_samples_raw += g_acq_state.pre_buffsz;
 1001dc8:	e1a01002 	mov	r1, r2
				g_acq_state.stats.num_pre_fill_total++;
 1001dcc:	e243c020 	sub	ip, r3, #32
				g_acq_state.stats.num_samples_raw += g_acq_state.pre_buffsz;
 1001dd0:	e04303f0 	strd	r0, [r3], #-48	; 0xffffffd0
				g_acq_state.stats.num_acq_total++;
 1001dd4:	e9130024 	ldmdb	r3, {r2, r5}
				g_acq_state.stats.num_pre_total++;
 1001dd8:	e8930012 	ldm	r3, {r1, r4}
				g_acq_state.stats.num_pre_fill_total++;
 1001ddc:	e51ce004 	ldr	lr, [ip, #-4]
				g_acq_state.stats.num_acq_total++;
 1001de0:	e2920001 	adds	r0, r2, #1
				g_acq_state.stats.num_pre_fill_total++;
 1001de4:	e51c2008 	ldr	r2, [ip, #-8]
				g_acq_state.stats.num_acq_total++;
 1001de8:	e2a55000 	adc	r5, r5, #0
				g_acq_state.stats.num_pre_total++;
 1001dec:	e2911001 	adds	r1, r1, #1
 1001df0:	e2a44000 	adc	r4, r4, #0
				g_acq_state.stats.num_acq_total++;
 1001df4:	e5030008 	str	r0, [r3, #-8]
				g_acq_state.stats.num_pre_fill_total++;
 1001df8:	e2922001 	adds	r2, r2, #1
				g_acq_state.stats.num_acq_total++;
 1001dfc:	e5035004 	str	r5, [r3, #-4]
				g_acq_state.stats.num_pre_fill_total++;
 1001e00:	e2ae0000 	adc	r0, lr, #0
				g_acq_state.stats.num_pre_total++;
 1001e04:	e8830012 	stm	r3, {r1, r4}
				g_acq_state.stats.num_pre_fill_total++;
 1001e08:	e50c2008 	str	r2, [ip, #-8]
 1001e0c:	e50c0004 	str	r0, [ip, #-4]
				break;
 1001e10:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	res = _FAB_CFG_ACCESS(reg);
 1001e14:	e3a00101 	mov	r0, #1073741824	; 0x40000000
 1001e18:	e5903058 	ldr	r3, [r0, #88]	; 0x58
				if(!fabcfg_test(FAB_CFG_ACQ_STATUS_A, ACQ_STATUS_A_DONE)) {
 1001e1c:	e3130001 	tst	r3, #1
 1001e20:	0a0000ce 	beq	1002160 <_acq_irq_rx_handler+0x488>
	g_acq_state.acq_ctrl_a &= ~bitmask_clear;
 1001e24:	e5943778 	ldr	r3, [r4, #1912]	; 0x778
				g_acq_state.stats.num_samples_raw += g_acq_state.post_buffsz;
 1001e28:	e2841e7d 	add	r1, r4, #2000	; 0x7d0
				g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_DONE;
 1001e2c:	e594c874 	ldr	ip, [r4, #2164]	; 0x874
				g_acq_state.stats.num_samples_raw += g_acq_state.post_buffsz;
 1001e30:	e3a0e000 	mov	lr, #0
 1001e34:	e5912000 	ldr	r2, [r1]
				g_acq_state.sub_state = ACQSUBST_DONE_WAVE;
 1001e38:	e3a05004 	mov	r5, #4
 1001e3c:	e3c33802 	bic	r3, r3, #131072	; 0x20000
				g_acq_state.stats.num_samples_raw += g_acq_state.post_buffsz;
 1001e40:	e5916004 	ldr	r6, [r1, #4]
 1001e44:	e3c33003 	bic	r3, r3, #3
	g_acq_state.acq_ctrl_a |= bitmask_set;
 1001e48:	e3833004 	orr	r3, r3, #4
 1001e4c:	e5843778 	str	r3, [r4, #1912]	; 0x778
	_FAB_CFG_ACCESS(reg) = data;
 1001e50:	e5803050 	str	r3, [r0, #80]	; 0x50
 1001e54:	e5943764 	ldr	r3, [r4, #1892]	; 0x764
				g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_DONE;
 1001e58:	e1dc01b0 	ldrh	r0, [ip, #16]
				g_acq_state.sub_state = ACQSUBST_DONE_WAVE;
 1001e5c:	e5845004 	str	r5, [r4, #4]
				g_acq_state.stats.num_samples_raw += g_acq_state.post_buffsz;
 1001e60:	e0922003 	adds	r2, r2, r3
				g_acq_state.state = ACQSTATE_RUNNING;
 1001e64:	e5845000 	str	r5, [r4]
				g_acq_state.stats.num_samples_raw += g_acq_state.post_buffsz;
 1001e68:	e0a6600e 	adc	r6, r6, lr
				if(g_acq_state.acq_current->flags & ACQBUF_FLAG_PKT_OVERRUN) {
 1001e6c:	e3100002 	tst	r0, #2
				g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_DONE;
 1001e70:	e3800001 	orr	r0, r0, #1
				g_acq_state.stats.num_samples_raw += g_acq_state.post_buffsz;
 1001e74:	e5812000 	str	r2, [r1]
 1001e78:	e5816004 	str	r6, [r1, #4]
				g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_DONE;
 1001e7c:	e1cc01b0 	strh	r0, [ip, #16]
				if(g_acq_state.acq_current->flags & ACQBUF_FLAG_PKT_OVERRUN) {
 1001e80:	1a0000a8 	bne	1002128 <_acq_irq_rx_handler+0x450>
					g_acq_state.stats.num_samples += g_acq_state.post_buffsz;
 1001e84:	e5112008 	ldr	r2, [r1, #-8]
					g_acq_state.num_acq_made++;
 1001e88:	e5946774 	ldr	r6, [r4, #1908]	; 0x774
					g_acq_state.stats.num_samples += g_acq_state.post_buffsz;
 1001e8c:	e5117004 	ldr	r7, [r1, #-4]
 1001e90:	e0920003 	adds	r0, r2, r3
					if(g_acq_state.num_acq_made >= g_acq_state.num_acq_request) {
 1001e94:	e5943770 	ldr	r3, [r4, #1904]	; 0x770
					g_acq_state.num_acq_made++;
 1001e98:	e2862001 	add	r2, r6, #1
					g_acq_state.stats.num_samples += g_acq_state.post_buffsz;
 1001e9c:	e5010008 	str	r0, [r1, #-8]
 1001ea0:	e0a7e00e 	adc	lr, r7, lr
					g_acq_state.num_acq_made++;
 1001ea4:	e5842774 	str	r2, [r4, #1908]	; 0x774
					if(g_acq_state.num_acq_made >= g_acq_state.num_acq_request) {
 1001ea8:	e1520003 	cmp	r2, r3
					g_acq_state.stats.num_samples += g_acq_state.post_buffsz;
 1001eac:	e501e004 	str	lr, [r1, #-4]
					if(g_acq_state.num_acq_made >= g_acq_state.num_acq_request) {
 1001eb0:	2a000091 	bcs	10020fc <_acq_irq_rx_handler+0x424>
						if(g_acq_state.acq_current->next != NULL) {
 1001eb4:	e59c101c 	ldr	r1, [ip, #28]
 1001eb8:	e3510000 	cmp	r1, #0
 1001ebc:	0a0000cc 	beq	10021f4 <_acq_irq_rx_handler+0x51c>
							error = acq_start(1);
 1001ec0:	e3a00001 	mov	r0, #1
							g_acq_state.acq_current = g_acq_state.acq_current->next;
 1001ec4:	e5841874 	str	r1, [r4, #2164]	; 0x874
							error = acq_start(1);
 1001ec8:	ebfffd8c 	bl	1001500 <acq_start>
							if(error != ACQRES_OK) {
 1001ecc:	e2502000 	subs	r2, r0, #0
 1001ed0:	0a00008c 	beq	1002108 <_acq_irq_rx_handler+0x430>
								d_printf(D_ERROR, "acquire: unable to start next transfer, error %d", error);
 1001ed4:	e3071638 	movw	r1, #30264	; 0x7638
 1001ed8:	e1a00005 	mov	r0, r5
 1001edc:	e3401105 	movt	r1, #261	; 0x105
 1001ee0:	eb0005e6 	bl	1003680 <d_printf>
	g_acq_state.stats.num_err_total++;
 1001ee4:	e2842d1f 	add	r2, r4, #1984	; 0x7c0
 1001ee8:	e5123008 	ldr	r3, [r2, #-8]
 1001eec:	e5121004 	ldr	r1, [r2, #-4]
	g_acq_state.state = ACQSTATE_UNINIT;
 1001ef0:	e1a00004 	mov	r0, r4
 1001ef4:	e3a05000 	mov	r5, #0
 1001ef8:	e3a04000 	mov	r4, #0
	g_acq_state.stats.num_err_total++;
 1001efc:	e2933001 	adds	r3, r3, #1
	g_acq_state.state = ACQSTATE_UNINIT;
 1001f00:	e0c040f8 	strd	r4, [r0], #8
	g_acq_state.stats.num_err_total++;
 1001f04:	e2a11000 	adc	r1, r1, #0
}
 1001f08:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
	g_acq_state.stats.num_err_total++;
 1001f0c:	e5023008 	str	r3, [r2, #-8]
 1001f10:	e5021004 	str	r1, [r2, #-4]
	XAxiDma_Reset(&g_acq_state.dma);
 1001f14:	ea000a3c 	b	100480c <XAxiDma_Reset>
	res = _FAB_CFG_ACCESS(reg);
 1001f18:	e3a02101 	mov	r2, #1073741824	; 0x40000000
 1001f1c:	e5941778 	ldr	r1, [r4, #1912]	; 0x778
 1001f20:	e592c058 	ldr	ip, [r2, #88]	; 0x58
	return res & mask;
 1001f24:	e5940874 	ldr	r0, [r4, #2164]	; 0x874
 1001f28:	e3c13002 	bic	r3, r1, #2
				if(fabcfg_test(FAB_CFG_ACQ_STATUS_A, ACQ_STATUS_A_HAVE_TRIG)) {
 1001f2c:	e31c0002 	tst	ip, #2
 1001f30:	1a000031 	bne	1001ffc <_acq_irq_rx_handler+0x324>
	g_acq_state.acq_ctrl_a &= ~bitmask;
 1001f34:	e5843778 	str	r3, [r4, #1912]	; 0x778
	_FAB_CFG_ACCESS(reg) = data;
 1001f38:	e5823050 	str	r3, [r2, #80]	; 0x50
	res = _FAB_CFG_ACCESS(reg);
 1001f3c:	e592c058 	ldr	ip, [r2, #88]	; 0x58
					if(fabcfg_test(FAB_CFG_ACQ_STATUS_A, ACQ_STATUS_A_DATA_LOSS)) {
 1001f40:	e31c0004 	tst	ip, #4
 1001f44:	0a00000d 	beq	1001f80 <_acq_irq_rx_handler+0x2a8>
						g_acq_state.stats.num_fifo_full++;
 1001f48:	e594c7f0 	ldr	ip, [r4, #2032]	; 0x7f0
	g_acq_state.acq_ctrl_a |= bitmask;
 1001f4c:	e3833020 	orr	r3, r3, #32
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 1001f50:	e1d051b0 	ldrh	r5, [r0, #16]
 1001f54:	e3c11022 	bic	r1, r1, #34	; 0x22
	_FAB_CFG_ACCESS(reg) = data;
 1001f58:	e5823050 	str	r3, [r2, #80]	; 0x50
						g_acq_state.stats.num_fifo_full++;
 1001f5c:	e59437f4 	ldr	r3, [r4, #2036]	; 0x7f4
 1001f60:	e29cc001 	adds	ip, ip, #1
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 1001f64:	e3855002 	orr	r5, r5, #2
	g_acq_state.acq_ctrl_a &= ~bitmask;
 1001f68:	e5841778 	str	r1, [r4, #1912]	; 0x778
 1001f6c:	e5821050 	str	r1, [r2, #80]	; 0x50
						g_acq_state.stats.num_fifo_full++;
 1001f70:	e2a33000 	adc	r3, r3, #0
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 1001f74:	e1c051b0 	strh	r5, [r0, #16]
						g_acq_state.stats.num_fifo_full++;
 1001f78:	e584c7f0 	str	ip, [r4, #2032]	; 0x7f0
 1001f7c:	e58437f4 	str	r3, [r4, #2036]	; 0x7f4
					error = XAxiDma_SimpleTransfer(&g_acq_state.dma, g_acq_state.acq_current->buff_acq, \
 1001f80:	e5901008 	ldr	r1, [r0, #8]
 1001f84:	e3a03001 	mov	r3, #1
 1001f88:	e5942760 	ldr	r2, [r4, #1888]	; 0x760
 1001f8c:	e59f027c 	ldr	r0, [pc, #636]	; 1002210 <_acq_irq_rx_handler+0x538>
 1001f90:	eb000bf9 	bl	1004f7c <XAxiDma_SimpleTransfer>
					if(error != XST_SUCCESS) {
 1001f94:	e2505000 	subs	r5, r0, #0
 1001f98:	1a000087 	bne	10021bc <_acq_irq_rx_handler+0x4e4>
	g_acq_state.acq_ctrl_a |= bitmask;
 1001f9c:	e5943778 	ldr	r3, [r4, #1912]	; 0x778
 1001fa0:	e3a02101 	mov	r2, #1073741824	; 0x40000000
					g_acq_state.stats.num_samples_raw += g_acq_state.pre_buffsz;
 1001fa4:	e59f1260 	ldr	r1, [pc, #608]	; 100220c <_acq_irq_rx_handler+0x534>
 1001fa8:	e3833002 	orr	r3, r3, #2
 1001fac:	e5843778 	str	r3, [r4, #1912]	; 0x778
 1001fb0:	e5823050 	str	r3, [r2, #80]	; 0x50
 1001fb4:	e1c120d0 	ldrd	r2, [r1]
 1001fb8:	e5940760 	ldr	r0, [r4, #1888]	; 0x760
 1001fbc:	e0924000 	adds	r4, r2, r0
 1001fc0:	e2a35000 	adc	r5, r3, #0
 1001fc4:	e1c140f0 	strd	r4, [r1]
				g_acq_state.stats.num_acq_total++;
 1001fc8:	e59f3244 	ldr	r3, [pc, #580]	; 1002214 <_acq_irq_rx_handler+0x53c>
 1001fcc:	e9131002 	ldmdb	r3, {r1, ip}
				g_acq_state.stats.num_pre_total++;
 1001fd0:	e5932000 	ldr	r2, [r3]
 1001fd4:	e5930004 	ldr	r0, [r3, #4]
				g_acq_state.stats.num_acq_total++;
 1001fd8:	e2911001 	adds	r1, r1, #1
 1001fdc:	e2acc000 	adc	ip, ip, #0
				g_acq_state.stats.num_pre_total++;
 1001fe0:	e2922001 	adds	r2, r2, #1
				g_acq_state.stats.num_acq_total++;
 1001fe4:	e5031008 	str	r1, [r3, #-8]
				g_acq_state.stats.num_pre_total++;
 1001fe8:	e2a01000 	adc	r1, r0, #0
				g_acq_state.stats.num_acq_total++;
 1001fec:	e503c004 	str	ip, [r3, #-4]
				g_acq_state.stats.num_pre_total++;
 1001ff0:	e5832000 	str	r2, [r3]
 1001ff4:	e5831004 	str	r1, [r3, #4]
				break;
 1001ff8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	g_acq_state.acq_ctrl_a |= bitmask_set;
 1001ffc:	e3833010 	orr	r3, r3, #16
 1002000:	e5843778 	str	r3, [r4, #1912]	; 0x778
 1002004:	e5823050 	str	r3, [r2, #80]	; 0x50
	res = _FAB_CFG_ACCESS(reg);
 1002008:	e5923058 	ldr	r3, [r2, #88]	; 0x58
					if(fabcfg_test(FAB_CFG_ACQ_STATUS_A, ACQ_STATUS_A_DATA_LOSS)) {
 100200c:	e3130004 	tst	r3, #4
 1002010:	0a000008 	beq	1002038 <_acq_irq_rx_handler+0x360>
						g_acq_state.stats.num_fifo_full++;
 1002014:	e59437f0 	ldr	r3, [r4, #2032]	; 0x7f0
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 1002018:	e1d0c1b0 	ldrh	ip, [r0, #16]
						g_acq_state.stats.num_fifo_full++;
 100201c:	e59417f4 	ldr	r1, [r4, #2036]	; 0x7f4
 1002020:	e2933001 	adds	r3, r3, #1
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 1002024:	e38cc002 	orr	ip, ip, #2
						g_acq_state.stats.num_fifo_full++;
 1002028:	e2a11000 	adc	r1, r1, #0
						g_acq_state.acq_current->flags |= ACQBUF_FLAG_PKT_OVERRUN;
 100202c:	e1c0c1b0 	strh	ip, [r0, #16]
						g_acq_state.stats.num_fifo_full++;
 1002030:	e58437f0 	str	r3, [r4, #2032]	; 0x7f0
 1002034:	e58417f4 	str	r1, [r4, #2036]	; 0x7f4
					addr = ((uint32_t)g_acq_state.acq_current->buff_acq) + g_acq_state.pre_buffsz;
 1002038:	e590c008 	ldr	ip, [r0, #8]
					error = XAxiDma_SimpleTransfer(&g_acq_state.dma, addr, \
 100203c:	e3a03001 	mov	r3, #1
					addr = ((uint32_t)g_acq_state.acq_current->buff_acq) + g_acq_state.pre_buffsz;
 1002040:	e5941760 	ldr	r1, [r4, #1888]	; 0x760
					error = XAxiDma_SimpleTransfer(&g_acq_state.dma, addr, \
 1002044:	e5942764 	ldr	r2, [r4, #1892]	; 0x764
 1002048:	e59f01c0 	ldr	r0, [pc, #448]	; 1002210 <_acq_irq_rx_handler+0x538>
 100204c:	e08c1001 	add	r1, ip, r1
 1002050:	eb000bc9 	bl	1004f7c <XAxiDma_SimpleTransfer>
					if(error != XST_SUCCESS) {
 1002054:	e2505000 	subs	r5, r0, #0
 1002058:	1a000057 	bne	10021bc <_acq_irq_rx_handler+0x4e4>
	g_acq_state.acq_ctrl_a |= bitmask;
 100205c:	e5942778 	ldr	r2, [r4, #1912]	; 0x778
	res = _FAB_CFG_ACCESS(reg);
 1002060:	e3a00101 	mov	r0, #1073741824	; 0x40000000
 1002064:	e590c048 	ldr	ip, [r0, #72]	; 0x48
					g_acq_state.stats.num_samples_raw += g_acq_state.acq_current->trigger_at;
 1002068:	e3a05000 	mov	r5, #0
 100206c:	e59f3198 	ldr	r3, [pc, #408]	; 100220c <_acq_irq_rx_handler+0x534>
					g_acq_state.acq_current->trigger_at = fabcfg_read(FAB_CFG_ACQ_TRIGGER_PTR);
 1002070:	e5941874 	ldr	r1, [r4, #2164]	; 0x874
 1002074:	e3822802 	orr	r2, r2, #131072	; 0x20000
 1002078:	e3822006 	orr	r2, r2, #6
 100207c:	e581c00c 	str	ip, [r1, #12]
					g_acq_state.sub_state = ACQSUBST_POST_TRIG;
 1002080:	e3a0c003 	mov	ip, #3
 1002084:	e5842778 	str	r2, [r4, #1912]	; 0x778
	_FAB_CFG_ACCESS(reg) = data;
 1002088:	e5802050 	str	r2, [r0, #80]	; 0x50
					g_acq_state.stats.num_samples_raw += g_acq_state.acq_current->trigger_at;
 100208c:	e8934001 	ldm	r3, {r0, lr}
 1002090:	e591200c 	ldr	r2, [r1, #12]
					g_acq_state.stats.num_samples += g_acq_state.acq_current->trigger_at;
 1002094:	e5131008 	ldr	r1, [r3, #-8]
					g_acq_state.sub_state = ACQSUBST_POST_TRIG;
 1002098:	e584c004 	str	ip, [r4, #4]
					g_acq_state.stats.num_samples += g_acq_state.acq_current->trigger_at;
 100209c:	e513c004 	ldr	ip, [r3, #-4]
					g_acq_state.stats.num_samples_raw += g_acq_state.acq_current->trigger_at;
 10020a0:	e0900002 	adds	r0, r0, r2
 10020a4:	e0aee005 	adc	lr, lr, r5
					g_acq_state.stats.num_samples += g_acq_state.acq_current->trigger_at;
 10020a8:	e0912002 	adds	r2, r1, r2
					g_acq_state.stats.num_samples_raw += g_acq_state.acq_current->trigger_at;
 10020ac:	e8834001 	stm	r3, {r0, lr}
					g_acq_state.stats.num_samples += g_acq_state.acq_current->trigger_at;
 10020b0:	e0ac1005 	adc	r1, ip, r5
 10020b4:	e5032008 	str	r2, [r3, #-8]
 10020b8:	e5031004 	str	r1, [r3, #-4]
 10020bc:	eaffffc1 	b	1001fc8 <_acq_irq_rx_handler+0x2f0>
 10020c0:	e3832020 	orr	r2, r3, #32
					g_acq_state.state = ACQSTATE_PREP;
 10020c4:	e3a01002 	mov	r1, #2
 10020c8:	e5862050 	str	r2, [r6, #80]	; 0x50
	fabcfg_write(FAB_CFG_ACQ_CTRL_A, g_acq_state.acq_ctrl_a);
 10020cc:	e3c33020 	bic	r3, r3, #32
 10020d0:	e1a02004 	mov	r2, r4
 10020d4:	e5863050 	str	r3, [r6, #80]	; 0x50
 10020d8:	e48217f0 	str	r1, [r2], #2032	; 0x7f0
					g_acq_state.stats.num_fifo_full++;
 10020dc:	e5921000 	ldr	r1, [r2]
 10020e0:	e5920004 	ldr	r0, [r2, #4]
					g_acq_state.sub_state = ACQSUBST_PRE_TRIG_FILL;
 10020e4:	e5845004 	str	r5, [r4, #4]
					g_acq_state.stats.num_fifo_full++;
 10020e8:	e2911001 	adds	r1, r1, #1
 10020ec:	e2a00000 	adc	r0, r0, #0
 10020f0:	e5821000 	str	r1, [r2]
 10020f4:	e5820004 	str	r0, [r2, #4]
 10020f8:	eaffff20 	b	1001d80 <_acq_irq_rx_handler+0xa8>
						g_acq_state.state = ACQSTATE_DONE;
 10020fc:	e3a02005 	mov	r2, #5
 1002100:	e3a03005 	mov	r3, #5
 1002104:	e1c420f0 	strd	r2, [r4]
				g_acq_state.stats.num_post_total++;
 1002108:	e59f2108 	ldr	r2, [pc, #264]	; 1002218 <_acq_irq_rx_handler+0x540>
 100210c:	e5923000 	ldr	r3, [r2]
 1002110:	e5921004 	ldr	r1, [r2, #4]
 1002114:	e2933001 	adds	r3, r3, #1
 1002118:	e2a11000 	adc	r1, r1, #0
 100211c:	e5823000 	str	r3, [r2]
 1002120:	e5821004 	str	r1, [r2, #4]
}
 1002124:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
					g_acq_state.stats.num_fifo_pkt_dscd++;
 1002128:	e59437f8 	ldr	r3, [r4, #2040]	; 0x7f8
					error = acq_start(1);
 100212c:	e3a00001 	mov	r0, #1
					g_acq_state.stats.num_fifo_pkt_dscd++;
 1002130:	e59417fc 	ldr	r1, [r4, #2044]	; 0x7fc
 1002134:	e0933000 	adds	r3, r3, r0
 1002138:	e0a1100e 	adc	r1, r1, lr
 100213c:	e58437f8 	str	r3, [r4, #2040]	; 0x7f8
 1002140:	e58417fc 	str	r1, [r4, #2044]	; 0x7fc
					error = acq_start(1);
 1002144:	ebfffced 	bl	1001500 <acq_start>
					if(error != ACQRES_OK) {
 1002148:	e2502000 	subs	r2, r0, #0
						d_printf(D_ERROR, "acquire: unable to reset current transfer, error %d", error);
 100214c:	13071604 	movwne	r1, #30212	; 0x7604
 1002150:	11a00005 	movne	r0, r5
 1002154:	13401105 	movtne	r1, #261	; 0x105
					if(error != ACQRES_OK) {
 1002158:	0affffea 	beq	1002108 <_acq_irq_rx_handler+0x430>
 100215c:	eaffff5f 	b	1001ee0 <_acq_irq_rx_handler+0x208>
					d_printf(D_ERROR, "acquire: PL reports not done, but DMA complete! (0x%08x)", fabcfg_read(FAB_CFG_ACQ_STATUS_A));
 1002160:	e30715c8 	movw	r1, #30152	; 0x75c8
	res = _FAB_CFG_ACCESS(reg);
 1002164:	e5902058 	ldr	r2, [r0, #88]	; 0x58
 1002168:	e3401105 	movt	r1, #261	; 0x105
 100216c:	e3a00004 	mov	r0, #4
 1002170:	eaffff5a 	b	1001ee0 <_acq_irq_rx_handler+0x208>
	g_acq_state.stats.num_err_total++;
 1002174:	e2842d1f 	add	r2, r4, #1984	; 0x7c0
 1002178:	e59437b8 	ldr	r3, [r4, #1976]	; 0x7b8
 100217c:	e5121004 	ldr	r1, [r2, #-4]
	g_acq_state.state = ACQSTATE_UNINIT;
 1002180:	e1a00004 	mov	r0, r4
 1002184:	e3a05000 	mov	r5, #0
 1002188:	e3a04000 	mov	r4, #0
	g_acq_state.stats.num_err_total++;
 100218c:	e2933001 	adds	r3, r3, #1
	g_acq_state.state = ACQSTATE_UNINIT;
 1002190:	e0c040f8 	strd	r4, [r0], #8
	g_acq_state.stats.num_err_total++;
 1002194:	e2a11000 	adc	r1, r1, #0
 1002198:	e5023008 	str	r3, [r2, #-8]
 100219c:	e5021004 	str	r1, [r2, #-4]
	XAxiDma_Reset(&g_acq_state.dma);
 10021a0:	eb000999 	bl	100480c <XAxiDma_Reset>
					d_printf(D_ERROR, "acquire: unable to start transfer in IRQ, error %d", error);
 10021a4:	e1a02007 	mov	r2, r7
						d_printf(D_ERROR, "acquire: unable to start transfer in IRQ, error %d", error);
 10021a8:	e3071594 	movw	r1, #30100	; 0x7594
 10021ac:	e3a00004 	mov	r0, #4
 10021b0:	e3401105 	movt	r1, #261	; 0x105
}
 10021b4:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
						d_printf(D_ERROR, "acquire: unable to start transfer in IRQ, error %d", error);
 10021b8:	ea000530 	b	1003680 <d_printf>
	g_acq_state.stats.num_err_total++;
 10021bc:	e59f2058 	ldr	r2, [pc, #88]	; 100221c <_acq_irq_rx_handler+0x544>
	g_acq_state.state = ACQSTATE_UNINIT;
 10021c0:	e3a00000 	mov	r0, #0
 10021c4:	e3a01000 	mov	r1, #0
 10021c8:	e1c400f0 	strd	r0, [r4]
	g_acq_state.stats.num_err_total++;
 10021cc:	e5123008 	ldr	r3, [r2, #-8]
 10021d0:	e5121004 	ldr	r1, [r2, #-4]
	XAxiDma_Reset(&g_acq_state.dma);
 10021d4:	e59f0034 	ldr	r0, [pc, #52]	; 1002210 <_acq_irq_rx_handler+0x538>
	g_acq_state.stats.num_err_total++;
 10021d8:	e2933001 	adds	r3, r3, #1
 10021dc:	e2a11000 	adc	r1, r1, #0
 10021e0:	e5023008 	str	r3, [r2, #-8]
 10021e4:	e5021004 	str	r1, [r2, #-4]
	XAxiDma_Reset(&g_acq_state.dma);
 10021e8:	eb000987 	bl	100480c <XAxiDma_Reset>
						d_printf(D_ERROR, "acquire: unable to start transfer in IRQ, error %d", error);
 10021ec:	e1a02005 	mov	r2, r5
 10021f0:	eaffffec 	b	10021a8 <_acq_irq_rx_handler+0x4d0>
							d_printf(D_ERROR, "acquire: NULL deref trying to move to next wavebuffer; something's wrong! (%d acq made, %d requested)", \
 10021f4:	e307166c 	movw	r1, #30316	; 0x766c
 10021f8:	e1a00005 	mov	r0, r5
 10021fc:	e3401105 	movt	r1, #261	; 0x105
 1002200:	eb00051e 	bl	1003680 <d_printf>
							acq_debug_dump();
 1002204:	ebfffd24 	bl	100169c <acq_debug_dump>
 1002208:	eaffffbe 	b	1002108 <_acq_irq_rx_handler+0x430>
 100220c:	01161ab0 	.word	0x01161ab0
 1002210:	011612e8 	.word	0x011612e8
 1002214:	01161a80 	.word	0x01161a80
 1002218:	01161a90 	.word	0x01161a90
 100221c:	01161aa0 	.word	0x01161aa0

01002220 <acq_debug_dump_waveraw>:

/*
 * Dump raw contents of buffer in active acquisition.
 */
void acq_debug_dump_waveraw()
{
 1002220:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	uint32_t sz;
	uint32_t i;

	if(g_acq_state.sub_state == ACQSUBST_PRE_TRIG_FILL || g_acq_state.sub_state == ACQSUBST_PRE_TRIG_WAIT) {
		sz = g_acq_state.pre_buffsz;
 1002224:	e30152e0 	movw	r5, #4832	; 0x12e0
 1002228:	e3405116 	movt	r5, #278	; 0x116
	}

	sz /= 4;

	for(i = 0; i <= sz; i += 2) {
		d_printf(D_INFO, "0x%08x: 0x%08x 0x%08x", i * 4, *(g_acq_state.acq_current->buff_acq + i), *(g_acq_state.acq_current->buff_acq + i + 1));
 100222c:	e3077734 	movw	r7, #30516	; 0x7734
 1002230:	e3407105 	movt	r7, #261	; 0x105
		sz = g_acq_state.pre_buffsz;
 1002234:	e3a04000 	mov	r4, #0
	if(g_acq_state.sub_state == ACQSUBST_PRE_TRIG_FILL || g_acq_state.sub_state == ACQSUBST_PRE_TRIG_WAIT) {
 1002238:	e5953004 	ldr	r3, [r5, #4]
{
 100223c:	e24dd00c 	sub	sp, sp, #12
		sz = g_acq_state.pre_buffsz;
 1002240:	e5952760 	ldr	r2, [r5, #1888]	; 0x760
	if(g_acq_state.sub_state == ACQSUBST_PRE_TRIG_FILL || g_acq_state.sub_state == ACQSUBST_PRE_TRIG_WAIT) {
 1002244:	e2433001 	sub	r3, r3, #1
 1002248:	e3530001 	cmp	r3, #1
		sz = g_acq_state.post_buffsz;
 100224c:	85956764 	ldrhi	r6, [r5, #1892]	; 0x764
		sz = g_acq_state.pre_buffsz;
 1002250:	91a06002 	movls	r6, r2
		d_printf(D_INFO, "** Waveform Data (Pre-Trigger) -- %d bytes **", g_acq_state.pre_buffsz);
 1002254:	930716d4 	movwls	r1, #30420	; 0x76d4
		d_printf(D_INFO, "** Waveform Data (Post-Trigger) -- %d bytes **", g_acq_state.pre_buffsz);
 1002258:	83071704 	movwhi	r1, #30468	; 0x7704
		d_printf(D_INFO, "** Waveform Data (Pre-Trigger) -- %d bytes **", g_acq_state.pre_buffsz);
 100225c:	93401105 	movtls	r1, #261	; 0x105
 1002260:	93a00002 	movls	r0, #2
 1002264:	e3c66007 	bic	r6, r6, #7
		d_printf(D_INFO, "** Waveform Data (Post-Trigger) -- %d bytes **", g_acq_state.pre_buffsz);
 1002268:	83401105 	movthi	r1, #261	; 0x105
 100226c:	e2866008 	add	r6, r6, #8
 1002270:	83a00002 	movhi	r0, #2
 1002274:	eb000501 	bl	1003680 <d_printf>
		d_printf(D_INFO, "0x%08x: 0x%08x 0x%08x", i * 4, *(g_acq_state.acq_current->buff_acq + i), *(g_acq_state.acq_current->buff_acq + i + 1));
 1002278:	e5953874 	ldr	r3, [r5, #2164]	; 0x874
 100227c:	e1a02004 	mov	r2, r4
 1002280:	e1a01007 	mov	r1, r7
 1002284:	e3a00002 	mov	r0, #2
 1002288:	e593c008 	ldr	ip, [r3, #8]
 100228c:	e7bc3004 	ldr	r3, [ip, r4]!
 1002290:	e2844008 	add	r4, r4, #8
 1002294:	e59cc004 	ldr	ip, [ip, #4]
 1002298:	e58dc000 	str	ip, [sp]
 100229c:	eb0004f7 	bl	1003680 <d_printf>
	for(i = 0; i <= sz; i += 2) {
 10022a0:	e1560004 	cmp	r6, r4
 10022a4:	1afffff3 	bne	1002278 <acq_debug_dump_waveraw+0x58>
	}

	d_printf(D_INFO, "** End of Waveform Data **");
 10022a8:	e307174c 	movw	r1, #30540	; 0x774c
 10022ac:	e3a00002 	mov	r0, #2
 10022b0:	e3401105 	movt	r1, #261	; 0x105
}
 10022b4:	e28dd00c 	add	sp, sp, #12
 10022b8:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
	d_printf(D_INFO, "** End of Waveform Data **");
 10022bc:	ea0004ef 	b	1003680 <d_printf>

010022c0 <acq_get_ll_pointer>:
 * @return	ACQRES_OK if waveform found (trigger state disregarded)
 * 			ACQRES_WAVE_NOT_FOUND if... well... the waveform wasn't found
 */
int acq_get_ll_pointer(int index, struct acq_buffer_t **buff)
{
	struct acq_buffer_t *wave = g_acq_state.acq_first;
 10022c0:	e30132e0 	movw	r3, #4832	; 0x12e0
 10022c4:	e3403116 	movt	r3, #278	; 0x116
 10022c8:	e5933870 	ldr	r3, [r3, #2160]	; 0x870

	while(wave != NULL) {
 10022cc:	e3530000 	cmp	r3, #0
 10022d0:	0a000009 	beq	10022fc <acq_get_ll_pointer+0x3c>
		//d_printf(D_EXINFO, "explore: 0x%08x (%d) (buff_acq:0x%08x, trigger_at:0x%08x %d)", \
				wave, wave->idx, wave->buff_acq, wave->trigger_at, wave->trigger_at);

		if(wave->idx == index)
 10022d4:	e5932000 	ldr	r2, [r3]
 10022d8:	e1500002 	cmp	r0, r2
 10022dc:	1a000003 	bne	10022f0 <acq_get_ll_pointer+0x30>
 10022e0:	ea00000d 	b	100231c <acq_get_ll_pointer+0x5c>
 10022e4:	e5932000 	ldr	r2, [r3]
 10022e8:	e1520000 	cmp	r2, r0
 10022ec:	0a00000a 	beq	100231c <acq_get_ll_pointer+0x5c>
			break;

		wave = wave->next;
 10022f0:	e593301c 	ldr	r3, [r3, #28]
	while(wave != NULL) {
 10022f4:	e3530000 	cmp	r3, #0
 10022f8:	1afffff9 	bne	10022e4 <acq_get_ll_pointer+0x24>
	}

	if(wave == NULL) {
		d_printf(D_ERROR, "Unable to find waveindex %d", index);
 10022fc:	e3071768 	movw	r1, #30568	; 0x7768
 1002300:	e1a02000 	mov	r2, r0
{
 1002304:	e92d4010 	push	{r4, lr}
		d_printf(D_ERROR, "Unable to find waveindex %d", index);
 1002308:	e3401105 	movt	r1, #261	; 0x105
 100230c:	e3a00004 	mov	r0, #4
 1002310:	eb0004da 	bl	1003680 <d_printf>
 1002314:	e3e00008 	mvn	r0, #8
		return ACQRES_WAVE_NOT_FOUND;
	}

	*buff = wave;
	return ACQRES_OK;
}
 1002318:	e8bd8010 	pop	{r4, pc}
	return ACQRES_OK;
 100231c:	e3a00000 	mov	r0, #0
	*buff = wave;
 1002320:	e5813000 	str	r3, [r1]
}
 1002324:	e12fff1e 	bx	lr

01002328 <acq_debug_dump_wave>:
 * Dump information from a wave N.
 *
 * @param	index	Index of wave to dump. Function will explore LL to find the waveform.
 */
void acq_debug_dump_wave(int index)
{
 1002328:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
	struct acq_buffer_t *wave = g_acq_state.acq_first;
 100232c:	e30162e0 	movw	r6, #4832	; 0x12e0
 1002330:	e3406116 	movt	r6, #278	; 0x116
{
 1002334:	e24dd008 	sub	sp, sp, #8
 1002338:	e1a05000 	mov	r5, r0
	struct acq_buffer_t *wave = g_acq_state.acq_first;
 100233c:	e5964870 	ldr	r4, [r6, #2160]	; 0x870
	while(wave != NULL) {
 1002340:	e3540000 	cmp	r4, #0
 1002344:	0a000009 	beq	1002370 <acq_debug_dump_wave+0x48>
		if(wave->idx == index)
 1002348:	e5943000 	ldr	r3, [r4]
 100234c:	e1530000 	cmp	r3, r0
 1002350:	1a000003 	bne	1002364 <acq_debug_dump_wave+0x3c>
 1002354:	ea000011 	b	10023a0 <acq_debug_dump_wave+0x78>
 1002358:	e5943000 	ldr	r3, [r4]
 100235c:	e1550003 	cmp	r5, r3
 1002360:	0a00000e 	beq	10023a0 <acq_debug_dump_wave+0x78>
		wave = wave->next;
 1002364:	e594401c 	ldr	r4, [r4, #28]
	while(wave != NULL) {
 1002368:	e3540000 	cmp	r4, #0
 100236c:	1afffff9 	bne	1002358 <acq_debug_dump_wave+0x30>
		d_printf(D_ERROR, "Unable to find waveindex %d", index);
 1002370:	e3071768 	movw	r1, #30568	; 0x7768
 1002374:	e1a02005 	mov	r2, r5
 1002378:	e3401105 	movt	r1, #261	; 0x105
 100237c:	e3a00004 	mov	r0, #4
 1002380:	eb0004be 	bl	1003680 <d_printf>
	uint32_t *addr2;
	uint32_t *deref;
	int first, i;

	if(acq_get_ll_pointer(index, &wave) != ACQRES_OK) {
		d_printf(D_ERROR, "Unable to dump for waveindex %d: couldn't find wave", index);
 1002384:	e3071838 	movw	r1, #30776	; 0x7838
 1002388:	e1a02005 	mov	r2, r5
 100238c:	e3401105 	movt	r1, #261	; 0x105
 1002390:	e3a00004 	mov	r0, #4
	} else {
		d_printf(D_ERROR, "Trigger invalid for waveindex %d or wave not done", index);
	}

	d_printf(D_INFO, "");
}
 1002394:	e28dd008 	add	sp, sp, #8
 1002398:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
		d_printf(D_ERROR, "Unable to dump for waveindex %d: couldn't find wave", index);
 100239c:	ea0004b7 	b	1003680 <d_printf>
	d_printf(D_INFO, "");
 10023a0:	e3081fe4 	movw	r1, #36836	; 0x8fe4
 10023a4:	e3a00002 	mov	r0, #2
 10023a8:	e3401105 	movt	r1, #261	; 0x105
 10023ac:	eb0004b3 	bl	1003680 <d_printf>
	d_printf(D_INFO, "** Waveinfo for index %d **", index);
 10023b0:	e307186c 	movw	r1, #30828	; 0x786c
 10023b4:	e1a02005 	mov	r2, r5
 10023b8:	e3401105 	movt	r1, #261	; 0x105
 10023bc:	e3a00002 	mov	r0, #2
 10023c0:	eb0004ae 	bl	1003680 <d_printf>
	d_printf(D_INFO, "");
 10023c4:	e3081fe4 	movw	r1, #36836	; 0x8fe4
 10023c8:	e3a00002 	mov	r0, #2
 10023cc:	e3401105 	movt	r1, #261	; 0x105
 10023d0:	eb0004aa 	bl	1003680 <d_printf>
	d_printf(D_INFO, "buff_acq address      = 0x%08x", wave->buff_acq);
 10023d4:	e3071888 	movw	r1, #30856	; 0x7888
 10023d8:	e5942008 	ldr	r2, [r4, #8]
 10023dc:	e3401105 	movt	r1, #261	; 0x105
 10023e0:	e3a00002 	mov	r0, #2
 10023e4:	eb0004a5 	bl	1003680 <d_printf>
	d_printf(D_INFO, "buff_alloc address    = 0x%08x", wave->buff_alloc);
 10023e8:	e30718a8 	movw	r1, #30888	; 0x78a8
 10023ec:	e5942004 	ldr	r2, [r4, #4]
 10023f0:	e3401105 	movt	r1, #261	; 0x105
 10023f4:	e3a00002 	mov	r0, #2
 10023f8:	eb0004a0 	bl	1003680 <d_printf>
	d_printf(D_INFO, "");
 10023fc:	e3081fe4 	movw	r1, #36836	; 0x8fe4
 1002400:	e3a00002 	mov	r0, #2
 1002404:	e3401105 	movt	r1, #261	; 0x105
 1002408:	eb00049c 	bl	1003680 <d_printf>
	d_printf(D_INFO, "idx                   = %d", wave->idx);
 100240c:	e30718c8 	movw	r1, #30920	; 0x78c8
 1002410:	e5942000 	ldr	r2, [r4]
 1002414:	e3401105 	movt	r1, #261	; 0x105
 1002418:	e3a00002 	mov	r0, #2
 100241c:	eb000497 	bl	1003680 <d_printf>
	d_printf(D_INFO, "flags                 = 0x%04x", wave->flags);
 1002420:	e30718e4 	movw	r1, #30948	; 0x78e4
 1002424:	e1d421b0 	ldrh	r2, [r4, #16]
 1002428:	e3401105 	movt	r1, #261	; 0x105
 100242c:	e3a00002 	mov	r0, #2
 1002430:	eb000492 	bl	1003680 <d_printf>
	d_printf(D_INFO, "trigger_at            = 0x%08x", wave->trigger_at);
 1002434:	e3071904 	movw	r1, #30980	; 0x7904
 1002438:	e594200c 	ldr	r2, [r4, #12]
 100243c:	e3401105 	movt	r1, #261	; 0x105
 1002440:	e3a00002 	mov	r0, #2
 1002444:	eb00048d 	bl	1003680 <d_printf>
	d_printf(D_INFO, "trigger_at(div8)      = 0x%08x (%d)", wave->trigger_at >> 3, wave->trigger_at >> 3);
 1002448:	e594300c 	ldr	r3, [r4, #12]
 100244c:	e3071924 	movw	r1, #31012	; 0x7924
 1002450:	e3401105 	movt	r1, #261	; 0x105
 1002454:	e3a00002 	mov	r0, #2
 1002458:	e1a031a3 	lsr	r3, r3, #3
 100245c:	e1a02003 	mov	r2, r3
 1002460:	eb000486 	bl	1003680 <d_printf>
	d_printf(D_INFO, "trigger_at(div16)     = 0x%08x (%d)", wave->trigger_at >> 4, wave->trigger_at >> 4);
 1002464:	e594300c 	ldr	r3, [r4, #12]
 1002468:	e3071948 	movw	r1, #31048	; 0x7948
 100246c:	e3401105 	movt	r1, #261	; 0x105
 1002470:	e3a00002 	mov	r0, #2
 1002474:	e1a03223 	lsr	r3, r3, #4
 1002478:	e1a02003 	mov	r2, r3
 100247c:	eb00047f 	bl	1003680 <d_printf>
	d_printf(D_INFO, "");
 1002480:	e3081fe4 	movw	r1, #36836	; 0x8fe4
 1002484:	e3a00002 	mov	r0, #2
 1002488:	e3401105 	movt	r1, #261	; 0x105
 100248c:	eb00047b 	bl	1003680 <d_printf>
	if(!(wave->trigger_at & TRIGGER_INVALID_MASK) && (wave->flags & ACQBUF_FLAG_PKT_DONE)) {
 1002490:	e594300c 	ldr	r3, [r4, #12]
 1002494:	e3530000 	cmp	r3, #0
 1002498:	ba000002 	blt	10024a8 <acq_debug_dump_wave+0x180>
 100249c:	e1d431b0 	ldrh	r3, [r4, #16]
 10024a0:	e3130001 	tst	r3, #1
 10024a4:	1a00000a 	bne	10024d4 <acq_debug_dump_wave+0x1ac>
		d_printf(D_ERROR, "Trigger invalid for waveindex %d or wave not done", index);
 10024a8:	e3071804 	movw	r1, #30724	; 0x7804
 10024ac:	e1a02005 	mov	r2, r5
 10024b0:	e3401105 	movt	r1, #261	; 0x105
 10024b4:	e3a00004 	mov	r0, #4
 10024b8:	eb000470 	bl	1003680 <d_printf>
	d_printf(D_INFO, "");
 10024bc:	e3081fe4 	movw	r1, #36836	; 0x8fe4
 10024c0:	e3a00002 	mov	r0, #2
 10024c4:	e3401105 	movt	r1, #261	; 0x105
}
 10024c8:	e28dd008 	add	sp, sp, #8
 10024cc:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
	d_printf(D_INFO, "");
 10024d0:	ea00046a 	b	1003680 <d_printf>
		Xil_DCacheInvalidateRange((INTPTR)wave->buff_acq, g_acq_state.total_buffsz);
 10024d4:	e5961768 	ldr	r1, [r6, #1896]	; 0x768
 10024d8:	e5940008 	ldr	r0, [r4, #8]
 10024dc:	eb001a5a 	bl	1008e4c <Xil_DCacheInvalidateRange>
		dmb();
 10024e0:	f57ff05f 	dmb	sy
		start = (((wave->trigger_at >> 3) + 1) * 2);
 10024e4:	e594700c 	ldr	r7, [r4, #12]
		d_printf(D_INFO, "sz=%d, start=%d, end_post=%d", end, start, end_post);
 10024e8:	e3a03000 	mov	r3, #0
		end = g_acq_state.pre_sampct * 2;
 10024ec:	e596977c 	ldr	r9, [r6, #1916]	; 0x77c
		d_printf(D_INFO, "sz=%d, start=%d, end_post=%d", end, start, end_post);
 10024f0:	e3071784 	movw	r1, #30596	; 0x7784
 10024f4:	e58d3000 	str	r3, [sp]
 10024f8:	e3401105 	movt	r1, #261	; 0x105
 10024fc:	e3a00002 	mov	r0, #2
		start = (((wave->trigger_at >> 3) + 1) * 2);
 1002500:	e1a071a7 	lsr	r7, r7, #3
		end = g_acq_state.pre_sampct * 2;
 1002504:	e1a09089 	lsl	r9, r9, #1
		start = (((wave->trigger_at >> 3) + 1) * 2);
 1002508:	e2877001 	add	r7, r7, #1
 100250c:	e1a08087 	lsl	r8, r7, #1
		d_printf(D_INFO, "sz=%d, start=%d, end_post=%d", end, start, end_post);
 1002510:	e1a02009 	mov	r2, r9
 1002514:	e1a03008 	mov	r3, r8
		for(i = start; i < end; i += 2) {
 1002518:	e1a05008 	mov	r5, r8
		d_printf(D_INFO, "sz=%d, start=%d, end_post=%d", end, start, end_post);
 100251c:	eb000457 	bl	1003680 <d_printf>
		for(i = start; i < end; i += 2) {
 1002520:	e1580009 	cmp	r8, r9
			d_printf(D_RAW, "\033[96m%8d 0x%08x 0x%08x\033[0m\r\n", i, wave->buff_acq[i], wave->buff_acq[i + 1]);
 1002524:	3307a7a4 	movwcc	sl, #30628	; 0x77a4
 1002528:	31a07187 	lslcc	r7, r7, #3
 100252c:	3340a105 	movtcc	sl, #261	; 0x105
		for(i = start; i < end; i += 2) {
 1002530:	2a00000b 	bcs	1002564 <acq_debug_dump_wave+0x23c>
			d_printf(D_RAW, "\033[96m%8d 0x%08x 0x%08x\033[0m\r\n", i, wave->buff_acq[i], wave->buff_acq[i + 1]);
 1002534:	e594c008 	ldr	ip, [r4, #8]
 1002538:	e1a02005 	mov	r2, r5
 100253c:	e1a0100a 	mov	r1, sl
		for(i = start; i < end; i += 2) {
 1002540:	e2855002 	add	r5, r5, #2
			d_printf(D_RAW, "\033[96m%8d 0x%08x 0x%08x\033[0m\r\n", i, wave->buff_acq[i], wave->buff_acq[i + 1]);
 1002544:	e3a00000 	mov	r0, #0
 1002548:	e7bc3007 	ldr	r3, [ip, r7]!
 100254c:	e2877008 	add	r7, r7, #8
 1002550:	e59cc004 	ldr	ip, [ip, #4]
 1002554:	e58dc000 	str	ip, [sp]
 1002558:	eb000448 	bl	1003680 <d_printf>
		for(i = start; i < end; i += 2) {
 100255c:	e1590005 	cmp	r9, r5
 1002560:	8afffff3 	bhi	1002534 <acq_debug_dump_wave+0x20c>
{
 1002564:	e3a07000 	mov	r7, #0
			d_printf(D_RAW, "\033[95m%8d 0x%08x 0x%08x\033[0m\r\n", i, wave->buff_acq[i], wave->buff_acq[i + 1]);
 1002568:	e30797c4 	movw	r9, #30660	; 0x77c4
		for(i = 0; i < start; i += 2) {
 100256c:	e1a05007 	mov	r5, r7
			d_printf(D_RAW, "\033[95m%8d 0x%08x 0x%08x\033[0m\r\n", i, wave->buff_acq[i], wave->buff_acq[i + 1]);
 1002570:	e3409105 	movt	r9, #261	; 0x105
 1002574:	e594c008 	ldr	ip, [r4, #8]
 1002578:	e1a02005 	mov	r2, r5
 100257c:	e1a01009 	mov	r1, r9
		for(i = 0; i < start; i += 2) {
 1002580:	e2855002 	add	r5, r5, #2
			d_printf(D_RAW, "\033[95m%8d 0x%08x 0x%08x\033[0m\r\n", i, wave->buff_acq[i], wave->buff_acq[i + 1]);
 1002584:	e3a00000 	mov	r0, #0
 1002588:	e7bc3007 	ldr	r3, [ip, r7]!
 100258c:	e2877008 	add	r7, r7, #8
 1002590:	e59cc004 	ldr	ip, [ip, #4]
 1002594:	e58dc000 	str	ip, [sp]
 1002598:	eb000438 	bl	1003680 <d_printf>
		for(i = 0; i < start; i += 2) {
 100259c:	e1580005 	cmp	r8, r5
 10025a0:	8afffff3 	bhi	1002574 <acq_debug_dump_wave+0x24c>
		start = g_acq_state.pre_sampct * 2;
 10025a4:	e596377c 	ldr	r3, [r6, #1916]	; 0x77c
		end = (g_acq_state.pre_sampct + g_acq_state.post_sampct) * 2;
 10025a8:	e5967780 	ldr	r7, [r6, #1920]	; 0x780
 10025ac:	e0837007 	add	r7, r3, r7
		for(i = start; i < end; i += 2) {
 10025b0:	e1a05083 	lsl	r5, r3, #1
		end = (g_acq_state.pre_sampct + g_acq_state.post_sampct) * 2;
 10025b4:	e1a07087 	lsl	r7, r7, #1
		for(i = start; i < end; i += 2) {
 10025b8:	e1550007 	cmp	r5, r7
 10025bc:	2affffbe 	bcs	10024bc <acq_debug_dump_wave+0x194>
			d_printf(D_RAW, "\033[97m%8d 0x%08x 0x%08x\033[0m\r\n", i, wave->buff_acq[i], wave->buff_acq[i + 1]);
 10025c0:	e30787e4 	movw	r8, #30692	; 0x77e4
 10025c4:	e1a06183 	lsl	r6, r3, #3
 10025c8:	e3408105 	movt	r8, #261	; 0x105
 10025cc:	e594c008 	ldr	ip, [r4, #8]
 10025d0:	e1a02005 	mov	r2, r5
 10025d4:	e1a01008 	mov	r1, r8
		for(i = start; i < end; i += 2) {
 10025d8:	e2855002 	add	r5, r5, #2
			d_printf(D_RAW, "\033[97m%8d 0x%08x 0x%08x\033[0m\r\n", i, wave->buff_acq[i], wave->buff_acq[i + 1]);
 10025dc:	e3a00000 	mov	r0, #0
 10025e0:	e7bc3006 	ldr	r3, [ip, r6]!
 10025e4:	e2866008 	add	r6, r6, #8
 10025e8:	e59cc004 	ldr	ip, [ip, #4]
 10025ec:	e58dc000 	str	ip, [sp]
 10025f0:	eb000422 	bl	1003680 <d_printf>
		for(i = start; i < end; i += 2) {
 10025f4:	e1570005 	cmp	r7, r5
 10025f8:	8afffff3 	bhi	10025cc <acq_debug_dump_wave+0x2a4>
 10025fc:	eaffffae 	b	10024bc <acq_debug_dump_wave+0x194>

01002600 <acq_copy_slow_mipi>:
 * @param	index	Index of wave to dump. Function will explore LL to find the waveform.
 * @param	buffer	Buffer to place assembled waveform.  The buffer must be at least as large as the
 * 					total_buffsz parameter or buffer overflow could occur.
 */
int acq_copy_slow_mipi(int index, uint32_t *buffer)
{
 1002600:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
	struct acq_buffer_t *wave = g_acq_state.acq_first;
 1002604:	e30152e0 	movw	r5, #4832	; 0x12e0
 1002608:	e3405116 	movt	r5, #278	; 0x116
{
 100260c:	e24dd00c 	sub	sp, sp, #12
 1002610:	e1a06000 	mov	r6, r0
	struct acq_buffer_t *wave = g_acq_state.acq_first;
 1002614:	e5954870 	ldr	r4, [r5, #2160]	; 0x870
	while(wave != NULL) {
 1002618:	e3540000 	cmp	r4, #0
 100261c:	0a00000a 	beq	100264c <acq_copy_slow_mipi+0x4c>
		if(wave->idx == index)
 1002620:	e5943000 	ldr	r3, [r4]
 1002624:	e1a07001 	mov	r7, r1
 1002628:	e1530000 	cmp	r3, r0
 100262c:	1a000003 	bne	1002640 <acq_copy_slow_mipi+0x40>
 1002630:	ea000012 	b	1002680 <acq_copy_slow_mipi+0x80>
 1002634:	e5943000 	ldr	r3, [r4]
 1002638:	e1560003 	cmp	r6, r3
 100263c:	0a00000f 	beq	1002680 <acq_copy_slow_mipi+0x80>
		wave = wave->next;
 1002640:	e594401c 	ldr	r4, [r4, #28]
	while(wave != NULL) {
 1002644:	e3540000 	cmp	r4, #0
 1002648:	1afffff9 	bne	1002634 <acq_copy_slow_mipi+0x34>
		d_printf(D_ERROR, "Unable to find waveindex %d", index);
 100264c:	e3071768 	movw	r1, #30568	; 0x7768
 1002650:	e1a02006 	mov	r2, r6
 1002654:	e3401105 	movt	r1, #261	; 0x105
 1002658:	e3a00004 	mov	r0, #4
 100265c:	eb000407 	bl	1003680 <d_printf>

	// Find the LL pointer to this waveindex
	res = acq_get_ll_pointer(index, &wave);

	if(res != ACQRES_OK) {
		d_printf(D_ERROR, "Unable to dump for waveindex %d: couldn't find wave", index);
 1002660:	e3071838 	movw	r1, #30776	; 0x7838
 1002664:	e1a02006 	mov	r2, r6
 1002668:	e3401105 	movt	r1, #261	; 0x105
 100266c:	e3a00004 	mov	r0, #4
 1002670:	eb000402 	bl	1003680 <d_printf>
		return res;
 1002674:	e3e00008 	mvn	r0, #8
		memcpy(buffer, wave->buff_acq + start, (end - start) * 4);
		buffer += start;
	} else {
		return ACQRES_WAVE_NOT_READY;
	}
}
 1002678:	e28dd00c 	add	sp, sp, #12
 100267c:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
	if(!(wave->trigger_at & TRIGGER_INVALID_MASK) && (wave->flags & ACQBUF_FLAG_PKT_DONE)) {
 1002680:	e594300c 	ldr	r3, [r4, #12]
 1002684:	e3530000 	cmp	r3, #0
 1002688:	ba000002 	blt	1002698 <acq_copy_slow_mipi+0x98>
 100268c:	e1d431b0 	ldrh	r3, [r4, #16]
 1002690:	e3130001 	tst	r3, #1
 1002694:	1a000002 	bne	10026a4 <acq_copy_slow_mipi+0xa4>
		return ACQRES_WAVE_NOT_READY;
 1002698:	e3e00009 	mvn	r0, #9
}
 100269c:	e28dd00c 	add	sp, sp, #12
 10026a0:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
		Xil_DCacheInvalidateRange((INTPTR)wave->buff_acq, g_acq_state.total_buffsz);
 10026a4:	e5951768 	ldr	r1, [r5, #1896]	; 0x768
 10026a8:	e5940008 	ldr	r0, [r4, #8]
 10026ac:	eb0019e6 	bl	1008e4c <Xil_DCacheInvalidateRange>
		dmb();
 10026b0:	f57ff05f 	dmb	sy
		start = (((wave->trigger_at >> 3) + 1) * 2);
 10026b4:	e594600c 	ldr	r6, [r4, #12]
		d_printf(D_EXINFO, "X. pointer: 0x%08x", wave->buff_acq);
 10026b8:	e3a00001 	mov	r0, #1
		end = g_acq_state.pre_sampct * 2;
 10026bc:	e595977c 	ldr	r9, [r5, #1916]	; 0x77c
		d_printf(D_EXINFO, "X. pointer: 0x%08x", wave->buff_acq);
 10026c0:	e307196c 	movw	r1, #31084	; 0x796c
 10026c4:	e5942008 	ldr	r2, [r4, #8]
 10026c8:	e3401105 	movt	r1, #261	; 0x105
		start = (((wave->trigger_at >> 3) + 1) * 2);
 10026cc:	e1a061a6 	lsr	r6, r6, #3
 10026d0:	e0866000 	add	r6, r6, r0
		d_printf(D_EXINFO, "0. pointer: 0x%08x, start: %6d, bytes: %6d, end: %6d", wave->buff_acq + start, start * 4, (end - start) * 4, ((start * 4) + ((end - start) * 4)));
 10026d4:	e0498006 	sub	r8, r9, r6
 10026d8:	e1a06186 	lsl	r6, r6, #3
 10026dc:	e1a08188 	lsl	r8, r8, #3
 10026e0:	e1a09189 	lsl	r9, r9, #3
		d_printf(D_EXINFO, "X. pointer: 0x%08x", wave->buff_acq);
 10026e4:	eb0003e5 	bl	1003680 <d_printf>
		d_printf(D_EXINFO, "0. pointer: 0x%08x, start: %6d, bytes: %6d, end: %6d", wave->buff_acq + start, start * 4, (end - start) * 4, ((start * 4) + ((end - start) * 4)));
 10026e8:	e5942008 	ldr	r2, [r4, #8]
 10026ec:	e3071980 	movw	r1, #31104	; 0x7980
 10026f0:	e1a03006 	mov	r3, r6
 10026f4:	e1cd80f0 	strd	r8, [sp]
 10026f8:	e3401105 	movt	r1, #261	; 0x105
 10026fc:	e3a00001 	mov	r0, #1
 1002700:	e0822006 	add	r2, r2, r6
		buffer += (end - start);
 1002704:	e0879008 	add	r9, r7, r8
		d_printf(D_EXINFO, "0. pointer: 0x%08x, start: %6d, bytes: %6d, end: %6d", wave->buff_acq + start, start * 4, (end - start) * 4, ((start * 4) + ((end - start) * 4)));
 1002708:	eb0003dc 	bl	1003680 <d_printf>
		memcpy(buffer, wave->buff_acq + start, (end - start) * 4);
 100270c:	e5941008 	ldr	r1, [r4, #8]
 1002710:	e1a02008 	mov	r2, r8
 1002714:	e1a00007 	mov	r0, r7
		buffer += start;
 1002718:	e0897006 	add	r7, r9, r6
		memcpy(buffer, wave->buff_acq + start, (end - start) * 4);
 100271c:	e0811006 	add	r1, r1, r6
 1002720:	eb002746 	bl	100c440 <memcpy>
		d_printf(D_EXINFO, "1. pointer: 0x%08x, start: %6d, bytes: %6d, end: %6d", wave->buff_acq, 0, start * 4, start * 4);
 1002724:	e30719b8 	movw	r1, #31160	; 0x79b8
 1002728:	e5942008 	ldr	r2, [r4, #8]
 100272c:	e3a03000 	mov	r3, #0
 1002730:	e58d6004 	str	r6, [sp, #4]
 1002734:	e58d6000 	str	r6, [sp]
 1002738:	e3401105 	movt	r1, #261	; 0x105
 100273c:	e3a00001 	mov	r0, #1
 1002740:	eb0003ce 	bl	1003680 <d_printf>
		memcpy(buffer, wave->buff_acq, start * 4);
 1002744:	e1a02006 	mov	r2, r6
 1002748:	e5941008 	ldr	r1, [r4, #8]
 100274c:	e1a00009 	mov	r0, r9
 1002750:	eb00273a 	bl	100c440 <memcpy>
		start = g_acq_state.pre_sampct * 2;
 1002754:	e595c77c 	ldr	ip, [r5, #1916]	; 0x77c
		d_printf(D_EXINFO, "2. pointer: 0x%08x, start: %6d, bytes: %6d, end: %6d", wave->buff_acq + start, start * 4, (end - start) * 4, ((start * 4) + ((end - start) * 4)));
 1002758:	e30719f0 	movw	r1, #31216	; 0x79f0
		end = (g_acq_state.pre_sampct + g_acq_state.post_sampct) * 2;
 100275c:	e5956780 	ldr	r6, [r5, #1920]	; 0x780
		d_printf(D_EXINFO, "2. pointer: 0x%08x, start: %6d, bytes: %6d, end: %6d", wave->buff_acq + start, start * 4, (end - start) * 4, ((start * 4) + ((end - start) * 4)));
 1002760:	e3401105 	movt	r1, #261	; 0x105
 1002764:	e5942008 	ldr	r2, [r4, #8]
 1002768:	e3a00001 	mov	r0, #1
		end = (g_acq_state.pre_sampct + g_acq_state.post_sampct) * 2;
 100276c:	e08c3006 	add	r3, ip, r6
		d_printf(D_EXINFO, "2. pointer: 0x%08x, start: %6d, bytes: %6d, end: %6d", wave->buff_acq + start, start * 4, (end - start) * 4, ((start * 4) + ((end - start) * 4)));
 1002770:	e1a0518c 	lsl	r5, ip, #3
 1002774:	e1a06186 	lsl	r6, r6, #3
 1002778:	e1a03183 	lsl	r3, r3, #3
 100277c:	e0822005 	add	r2, r2, r5
 1002780:	e58d3004 	str	r3, [sp, #4]
 1002784:	e58d6000 	str	r6, [sp]
 1002788:	e1a03005 	mov	r3, r5
 100278c:	eb0003bb 	bl	1003680 <d_printf>
		memcpy(buffer, wave->buff_acq + start, (end - start) * 4);
 1002790:	e5941008 	ldr	r1, [r4, #8]
 1002794:	e1a00007 	mov	r0, r7
 1002798:	e1a02006 	mov	r2, r6
 100279c:	e0811005 	add	r1, r1, r5
}
 10027a0:	e28dd00c 	add	sp, sp, #12
 10027a4:	e8bd43f0 	pop	{r4, r5, r6, r7, r8, r9, lr}
		memcpy(buffer, wave->buff_acq + start, (end - start) * 4);
 10027a8:	ea002724 	b	100c440 <memcpy>
 10027ac:	00000000 	andeq	r0, r0, r0

010027b0 <clkwiz_init>:
 * an empty `struct clkwiz_interface_t`. For reasons unknown to me,
 * the refclk frequency stored in the ClkWiz is invalid, so an external
 * refclk must be specified as `refclk_freq`.
 */
void clkwiz_init(struct clkwiz_interface_t *ifc, uint32_t device_id, float refclk_freq)
{
 10027b0:	e92d4010 	push	{r4, lr}
 10027b4:	e1a04000 	mov	r4, r0
 10027b8:	ed2d8b02 	vpush	{d8}
	int i;
	XClk_Wiz_Config *clkcfg = XClk_Wiz_LookupConfig(device_id);
 10027bc:	e1a00001 	mov	r0, r1
{
 10027c0:	e24dd008 	sub	sp, sp, #8
 10027c4:	eeb08a40 	vmov.f32	s16, s0
	XClk_Wiz_Config *clkcfg = XClk_Wiz_LookupConfig(device_id);
 10027c8:	eb000eb7 	bl	10062ac <XClk_Wiz_LookupConfig>

	D_ASSERT(clkcfg != NULL);
 10027cc:	e2503000 	subs	r3, r0, #0
 10027d0:	0a000022 	beq	1002860 <clkwiz_init+0xb0>
	D_ASSERT(refclk_freq > 1.0f && refclk_freq < 800.0f);  // Basic sanity check on refclk
 10027d4:	eef77a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 10027d8:	eeb48ae7 	vcmpe.f32	s16, s15
 10027dc:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 10027e0:	da000012 	ble	1002830 <clkwiz_init+0x80>
 10027e4:	eddf7a25 	vldr	s15, [pc, #148]	; 1002880 <clkwiz_init+0xd0>
 10027e8:	eeb48ae7 	vcmpe.f32	s16, s15
 10027ec:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 10027f0:	5a00000e 	bpl	1002830 <clkwiz_init+0x80>

	ifc->wiz_cfg = clkcfg;
 10027f4:	e5843000 	str	r3, [r4]
	ifc->refclk_freq = refclk_freq;

	XClk_Wiz_CfgInitialize(&ifc->wiz, ifc->wiz_cfg, ifc->wiz_cfg->BaseAddr);
 10027f8:	e1a01003 	mov	r1, r3
 10027fc:	e5932004 	ldr	r2, [r3, #4]
 1002800:	e2840008 	add	r0, r4, #8
	ifc->refclk_freq = refclk_freq;
 1002804:	ed848a24 	vstr	s16, [r4, #144]	; 0x90
	XClk_Wiz_CfgInitialize(&ifc->wiz, ifc->wiz_cfg, ifc->wiz_cfg->BaseAddr);
 1002808:	eb000e5d 	bl	1006184 <XClk_Wiz_CfgInitialize>

	d_printf(D_INFO, "clkwiz: initialised configuration @ 0x%08x", ifc->wiz_cfg->BaseAddr);
 100280c:	e5943000 	ldr	r3, [r4]
 1002810:	e3071b94 	movw	r1, #31636	; 0x7b94
 1002814:	e3401105 	movt	r1, #261	; 0x105
 1002818:	e3a00002 	mov	r0, #2
 100281c:	e5932004 	ldr	r2, [r3, #4]
}
 1002820:	e28dd008 	add	sp, sp, #8
 1002824:	ecbd8b02 	vpop	{d8}
 1002828:	e8bd4010 	pop	{r4, lr}
	d_printf(D_INFO, "clkwiz: initialised configuration @ 0x%08x", ifc->wiz_cfg->BaseAddr);
 100282c:	ea000393 	b	1003680 <d_printf>
	D_ASSERT(refclk_freq > 1.0f && refclk_freq < 800.0f);  // Basic sanity check on refclk
 1002830:	e3073b10 	movw	r3, #31504	; 0x7b10
 1002834:	e3072b68 	movw	r2, #31592	; 0x7b68
 1002838:	e3071b3c 	movw	r1, #31548	; 0x7b3c
 100283c:	e3403105 	movt	r3, #261	; 0x105
 1002840:	e3402105 	movt	r2, #261	; 0x105
 1002844:	e3a00020 	mov	r0, #32
 1002848:	e58d0000 	str	r0, [sp]
 100284c:	e3a00004 	mov	r0, #4
 1002850:	e3401105 	movt	r1, #261	; 0x105
 1002854:	eb000389 	bl	1003680 <d_printf>
 1002858:	e3e00062 	mvn	r0, #98	; 0x62
 100285c:	fa002181 	blx	100ae68 <exit>
	D_ASSERT(clkcfg != NULL);
 1002860:	e3a0001f 	mov	r0, #31
 1002864:	e3073b10 	movw	r3, #31504	; 0x7b10
 1002868:	e3072b2c 	movw	r2, #31532	; 0x7b2c
 100286c:	e3071b3c 	movw	r1, #31548	; 0x7b3c
 1002870:	e58d0000 	str	r0, [sp]
 1002874:	e3403105 	movt	r3, #261	; 0x105
 1002878:	e3402105 	movt	r2, #261	; 0x105
 100287c:	eafffff2 	b	100284c <clkwiz_init+0x9c>
 1002880:	44480000 	.word	0x44480000

01002884 <clkwiz_change_mipi_freq>:
	float fbout_freq = 800.0f, best_fbout_freq = 0.0f;
	float freq = 0.0f, best_error = 1e10f, error = 0.0f, best_freq = 0;
	int solved = 0, solver_iters = 0;
	uint32_t ccfg_0, clkout_div;

	D_ASSERT(new_freq > 0.0f && new_freq < 800.0f);
 1002884:	eeb50ac0 	vcmpe.f32	s0, #0.0
 1002888:	eef1fa10 	vmrs	APSR_nzcv, fpscr
{
 100288c:	e92d40f0 	push	{r4, r5, r6, r7, lr}
 1002890:	e24dd02c 	sub	sp, sp, #44	; 0x2c
	D_ASSERT(new_freq > 0.0f && new_freq < 800.0f);
 1002894:	da00009e 	ble	1002b14 <clkwiz_change_mipi_freq+0x290>
 1002898:	ed9f7aae 	vldr	s14, [pc, #696]	; 1002b58 <clkwiz_change_mipi_freq+0x2d4>
 100289c:	eeb40ac7 	vcmpe.f32	s0, s14
 10028a0:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 10028a4:	5a00009a 	bpl	1002b14 <clkwiz_change_mipi_freq+0x290>

	// Compute the closest divider assuming an 800MHz FBOUT.
	// Above 600MHz divider is forced to 1.
	if(new_freq >= 600) {
 10028a8:	eddf7aab 	vldr	s15, [pc, #684]	; 1002b5c <clkwiz_change_mipi_freq+0x2d8>
 10028ac:	e1a06000 	mov	r6, r0
 10028b0:	eeb40ae7 	vcmpe.f32	s0, s15
 10028b4:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 10028b8:	ba000075 	blt	1002a94 <clkwiz_change_mipi_freq+0x210>
 10028bc:	eeb73a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 10028c0:	e3a05001 	mov	r5, #1
	float freq = 0.0f, best_error = 1e10f, error = 0.0f, best_freq = 0;
 10028c4:	eddf6aa5 	vldr	s13, [pc, #660]	; 1002b60 <clkwiz_change_mipi_freq+0x2dc>
	int solved = 0, solver_iters = 0;
 10028c8:	e3a00000 	mov	r0, #0
	 * with minimal error, though the search algorithm could be substantially improved
	 * with e.g. a binary search.
	 */
	for(fb_mult = 0; fb_mult < 8; fb_mult++) {
		for(fb_frac = 0; fb_frac < 1000; fb_frac++) {
			fbout_freq = ifc->refclk_freq * (fb_mult + (fb_frac / 1000.0f));
 10028cc:	edd64a24 	vldr	s9, [r6, #144]	; 0x90
	int solved = 0, solver_iters = 0;
 10028d0:	e1a0e000 	mov	lr, r0
	float freq = 0.0f, best_error = 1e10f, error = 0.0f, best_freq = 0;
 10028d4:	ed9f7aa2 	vldr	s14, [pc, #648]	; 1002b64 <clkwiz_change_mipi_freq+0x2e0>
	int best_fb_mult = 0, best_fb_frac = 0;
 10028d8:	e1a04000 	mov	r4, r0
			fbout_freq = ifc->refclk_freq * (fb_mult + (fb_frac / 1000.0f));
 10028dc:	ed9f5aa1 	vldr	s10, [pc, #644]	; 1002b68 <clkwiz_change_mipi_freq+0x2e4>
	int best_fb_mult = 0, best_fb_frac = 0;
 10028e0:	e1a07000 	mov	r7, r0

			// Skip invalid frequencies.
			if(fbout_freq < FBOUT_MIN_FREQ || fbout_freq > FBOUT_MAX_FREQ) {
 10028e4:	eddf5a9c 	vldr	s11, [pc, #624]	; 1002b5c <clkwiz_change_mipi_freq+0x2d8>
	for(fb_mult = 0; fb_mult < 8; fb_mult++) {
 10028e8:	e1a03000 	mov	r3, r0
			if(fbout_freq < FBOUT_MIN_FREQ || fbout_freq > FBOUT_MAX_FREQ) {
 10028ec:	eddf3a9e 	vldr	s7, [pc, #632]	; 1002b6c <clkwiz_change_mipi_freq+0x2e8>
				best_fb_mult = fb_mult;
				best_fb_frac = fb_frac;
				best_fbout_freq = fbout_freq;

				// If < 10Hz error, end
				if(best_error < 1e-5) {
 10028f0:	eddf1b94 	vldr	d17, [pc, #592]	; 1002b48 <clkwiz_change_mipi_freq+0x2c4>
	float fbout_freq = 800.0f, best_fbout_freq = 0.0f;
 10028f4:	eef07a66 	vmov.f32	s15, s13
 10028f8:	eeb04a47 	vmov.f32	s8, s14
 10028fc:	e1a0c004 	mov	ip, r4
 1002900:	ee073a10 	vmov	s14, r3
		for(fb_frac = 0; fb_frac < 1000; fb_frac++) {
 1002904:	e3a04000 	mov	r4, #0
 1002908:	eeb86ac7 	vcvt.f32.s32	s12, s14
 100290c:	ee161a90 	vmov	r1, s13
 1002910:	ee172a90 	vmov	r2, s15
 1002914:	ea000007 	b	1002938 <clkwiz_change_mipi_freq+0xb4>
				best_error = error;
 1002918:	eeb04a47 	vmov.f32	s8, s14
 100291c:	e1a0c004 	mov	ip, r4
				best_freq = freq;
 1002920:	ee161a90 	vmov	r1, s13
 1002924:	e1a07003 	mov	r7, r3
				best_fbout_freq = fbout_freq;
 1002928:	ee172a90 	vmov	r2, s15
		for(fb_frac = 0; fb_frac < 1000; fb_frac++) {
 100292c:	e2844001 	add	r4, r4, #1
 1002930:	e3540ffa 	cmp	r4, #1000	; 0x3e8
 1002934:	0a000062 	beq	1002ac4 <clkwiz_change_mipi_freq+0x240>
			fbout_freq = ifc->refclk_freq * (fb_mult + (fb_frac / 1000.0f));
 1002938:	ee074a90 	vmov	s15, r4
 100293c:	eeb87ae7 	vcvt.f32.s32	s14, s15
 1002940:	eec77a05 	vdiv.f32	s15, s14, s10
 1002944:	ee777a86 	vadd.f32	s15, s15, s12
 1002948:	ee677aa4 	vmul.f32	s15, s15, s9
			if(fbout_freq < FBOUT_MIN_FREQ || fbout_freq > FBOUT_MAX_FREQ) {
 100294c:	eef47ae5 	vcmpe.f32	s15, s11
 1002950:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 1002954:	4afffff4 	bmi	100292c <clkwiz_change_mipi_freq+0xa8>
 1002958:	eef47ae3 	vcmpe.f32	s15, s7
 100295c:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 1002960:	cafffff1 	bgt	100292c <clkwiz_change_mipi_freq+0xa8>
			freq = fbout_freq / div;
 1002964:	eec76a83 	vdiv.f32	s13, s15, s6
			solver_iters++;
 1002968:	e2800001 	add	r0, r0, #1
			error = fabs(new_freq - freq);
 100296c:	ee307a66 	vsub.f32	s14, s0, s13
 1002970:	eeb07ac7 	vabs.f32	s14, s14
			if(error < best_error) {
 1002974:	eeb47ac4 	vcmpe.f32	s14, s8
 1002978:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 100297c:	5affffea 	bpl	100292c <clkwiz_change_mipi_freq+0xa8>
				if(best_error < 1e-5) {
 1002980:	eef70ac7 	vcvt.f64.f32	d16, s14
 1002984:	eef40be1 	vcmpe.f64	d16, d17
 1002988:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 100298c:	5affffe1 	bpl	1002918 <clkwiz_change_mipi_freq+0x94>
 1002990:	e1a07003 	mov	r7, r3
					solved = 1;
 1002994:	e3a0e001 	mov	lr, #1
	for(fb_mult = 0; fb_mult < 8; fb_mult++) {
 1002998:	e2833001 	add	r3, r3, #1
 100299c:	e3530008 	cmp	r3, #8
 10029a0:	1affffd4 	bne	10028f8 <clkwiz_change_mipi_freq+0x74>
			}
		}
	}

	d_printf(D_INFO, "Mult=%4d, Frac=%4d, fbout_freq=%7.2f MHz, mipi_freq=%7.2f MHz, target=%7.2f MHz, best_error=%6d Hz, iters=%d, solved=%c", \
			best_fb_mult, best_fb_frac, best_fbout_freq, best_freq, new_freq, (int)(best_error * 1e6), solver_iters, (solved) ? 'Y' : 'N');
 10029a4:	eef71ac7 	vcvt.f64.f32	d17, s14
	d_printf(D_INFO, "Mult=%4d, Frac=%4d, fbout_freq=%7.2f MHz, mipi_freq=%7.2f MHz, target=%7.2f MHz, best_error=%6d Hz, iters=%d, solved=%c", \
 10029a8:	e35e0000 	cmp	lr, #0
			best_fb_mult, best_fb_frac, best_fbout_freq, best_freq, new_freq, (int)(best_error * 1e6), solver_iters, (solved) ? 'Y' : 'N');
 10029ac:	eddf3b67 	vldr	d19, [pc, #412]	; 1002b50 <clkwiz_change_mipi_freq+0x2cc>
	d_printf(D_INFO, "Mult=%4d, Frac=%4d, fbout_freq=%7.2f MHz, mipi_freq=%7.2f MHz, target=%7.2f MHz, best_error=%6d Hz, iters=%d, solved=%c", \
 10029b0:	13a0c059 	movne	ip, #89	; 0x59
 10029b4:	eef70ae7 	vcvt.f64.f32	d16, s15
 10029b8:	03a0c04e 	moveq	ip, #78	; 0x4e
 10029bc:	eef72ae6 	vcvt.f64.f32	d18, s13
 10029c0:	e3071be8 	movw	r1, #31720	; 0x7be8
 10029c4:	eeb70ac0 	vcvt.f64.f32	d0, s0
 10029c8:	e3401105 	movt	r1, #261	; 0x105
			best_fb_mult, best_fb_frac, best_fbout_freq, best_freq, new_freq, (int)(best_error * 1e6), solver_iters, (solved) ? 'Y' : 'N');
 10029cc:	ee611ba3 	vmul.f64	d17, d17, d19
	d_printf(D_INFO, "Mult=%4d, Frac=%4d, fbout_freq=%7.2f MHz, mipi_freq=%7.2f MHz, target=%7.2f MHz, best_error=%6d Hz, iters=%d, solved=%c", \
 10029d0:	e1a03004 	mov	r3, r4
 10029d4:	e1a02007 	mov	r2, r7
 10029d8:	e58d001c 	str	r0, [sp, #28]
 10029dc:	e58dc020 	str	ip, [sp, #32]
 10029e0:	e3a00002 	mov	r0, #2
 10029e4:	edcd0b00 	vstr	d16, [sp]
 10029e8:	edcd2b02 	vstr	d18, [sp, #8]
 10029ec:	eefd7be1 	vcvt.s32.f64	s15, d17
 10029f0:	ed8d0b04 	vstr	d0, [sp, #16]
 10029f4:	edcd7a06 	vstr	s15, [sp, #24]
 10029f8:	eb000320 	bl	1003680 <d_printf>

	// Write the settings to the registers and commit the clock change.
	ccfg_0 = 0x04000001 | ((best_fb_mult & 0xff) << 8) | ((best_fb_frac & 0x3ff) << 16);
	XClk_Wiz_WriteReg(ifc->wiz_cfg->BaseAddr, 0x200, ccfg_0);
 10029fc:	e5962000 	ldr	r2, [r6]
	ccfg_0 = 0x04000001 | ((best_fb_mult & 0xff) << 8) | ((best_fb_frac & 0x3ff) << 16);
 1002a00:	e1a03804 	lsl	r3, r4, #16
 1002a04:	e3a01000 	mov	r1, #0
 1002a08:	e1833407 	orr	r3, r3, r7, lsl #8
 1002a0c:	e30c0350 	movw	r0, #50000	; 0xc350
	XClk_Wiz_WriteReg(ifc->wiz_cfg->BaseAddr, 0x200, ccfg_0);
 1002a10:	e5922004 	ldr	r2, [r2, #4]
	ccfg_0 = 0x04000001 | ((best_fb_mult & 0xff) << 8) | ((best_fb_frac & 0x3ff) << 16);
 1002a14:	e3833341 	orr	r3, r3, #67108865	; 0x4000001
 1002a18:	e5823200 	str	r3, [r2, #512]	; 0x200
 1002a1c:	e5821204 	str	r1, [r2, #516]	; 0x204
 1002a20:	e5825208 	str	r5, [r2, #520]	; 0x208
 1002a24:	e582120c 	str	r1, [r2, #524]	; 0x20c
 1002a28:	e5820210 	str	r0, [r2, #528]	; 0x210
 1002a2c:	e5825214 	str	r5, [r2, #532]	; 0x214
 1002a30:	e5821218 	str	r1, [r2, #536]	; 0x218
 1002a34:	e582021c 	str	r0, [r2, #540]	; 0x21c
	return *(volatile u32 *) Addr;
 1002a38:	e5923004 	ldr	r3, [r2, #4]
void clkwiz_commit(struct clkwiz_interface_t *ifc)
{
	int timeout = 100000;

	// Check that MMCM is locked already
	if(!(XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, 0x04) & 1)) {
 1002a3c:	e3130001 	tst	r3, #1
 1002a40:	0a00002a 	beq	1002af0 <clkwiz_change_mipi_freq+0x26c>
	*LocalAddr = Value;
 1002a44:	e3a03003 	mov	r3, #3
 1002a48:	e582325c 	str	r3, [r2, #604]	; 0x25c
		d_printf(D_ERROR, "MMCM not locked. Unable to change clock frequency.");
	}

	XClk_Wiz_WriteReg(ifc->wiz_cfg->BaseAddr, 0x25c, 0x03);	// Load and SEN set
	asm("nop");
 1002a4c:	e320f000 	nop	{0}
	XClk_Wiz_WriteReg(ifc->wiz_cfg->BaseAddr, 0x25c, 0x00);	// Load and SEN cleared
 1002a50:	e5962000 	ldr	r2, [r6]
	int timeout = 100000;
 1002a54:	e30836a0 	movw	r3, #34464	; 0x86a0
 1002a58:	e3a00000 	mov	r0, #0
 1002a5c:	e3403001 	movt	r3, #1
	XClk_Wiz_WriteReg(ifc->wiz_cfg->BaseAddr, 0x25c, 0x00);	// Load and SEN cleared
 1002a60:	e5922004 	ldr	r2, [r2, #4]
 1002a64:	e2821004 	add	r1, r2, #4
 1002a68:	e582025c 	str	r0, [r2, #604]	; 0x25c
 1002a6c:	ea000001 	b	1002a78 <clkwiz_change_mipi_freq+0x1f4>

	// Wait for re-lock
	while(!(XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, 0x04) & 1) && (timeout-- > 0)) ;
 1002a70:	e2533001 	subs	r3, r3, #1
 1002a74:	3a000004 	bcc	1002a8c <clkwiz_change_mipi_freq+0x208>
	return *(volatile u32 *) Addr;
 1002a78:	e5912000 	ldr	r2, [r1]
 1002a7c:	e3120001 	tst	r2, #1
 1002a80:	0afffffa 	beq	1002a70 <clkwiz_change_mipi_freq+0x1ec>

	if(timeout == 0) {
 1002a84:	e3530000 	cmp	r3, #0
 1002a88:	0a000012 	beq	1002ad8 <clkwiz_change_mipi_freq+0x254>
}
 1002a8c:	e28dd02c 	add	sp, sp, #44	; 0x2c
 1002a90:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
		for(div = 1; div < 106; div++) {
 1002a94:	e3a05001 	mov	r5, #1
 1002a98:	ea000002 	b	1002aa8 <clkwiz_change_mipi_freq+0x224>
 1002a9c:	e2855001 	add	r5, r5, #1
 1002aa0:	e355006a 	cmp	r5, #106	; 0x6a
 1002aa4:	0a000018 	beq	1002b0c <clkwiz_change_mipi_freq+0x288>
			freq = fbout_freq / div;
 1002aa8:	ee075a90 	vmov	s15, r5
 1002aac:	eeb83ae7 	vcvt.f32.s32	s6, s15
 1002ab0:	eec77a03 	vdiv.f32	s15, s14, s6
			if(freq <= new_freq) {
 1002ab4:	eeb40ae7 	vcmpe.f32	s0, s15
 1002ab8:	eef1fa10 	vmrs	APSR_nzcv, fpscr
 1002abc:	bafffff6 	blt	1002a9c <clkwiz_change_mipi_freq+0x218>
 1002ac0:	eaffff7f 	b	10028c4 <clkwiz_change_mipi_freq+0x40>
 1002ac4:	eeb07a44 	vmov.f32	s14, s8
 1002ac8:	e1a0400c 	mov	r4, ip
 1002acc:	ee061a90 	vmov	s13, r1
 1002ad0:	ee072a90 	vmov	s15, r2
 1002ad4:	eaffffaf 	b	1002998 <clkwiz_change_mipi_freq+0x114>
		d_printf(D_ERROR, "Timeout waiting for MMCM to lock onto new configuration.");
 1002ad8:	e3071c94 	movw	r1, #31892	; 0x7c94
 1002adc:	e3a00004 	mov	r0, #4
 1002ae0:	e3401105 	movt	r1, #261	; 0x105
}
 1002ae4:	e28dd02c 	add	sp, sp, #44	; 0x2c
 1002ae8:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
		d_printf(D_ERROR, "Timeout waiting for MMCM to lock onto new configuration.");
 1002aec:	ea0002e3 	b	1003680 <d_printf>
		d_printf(D_ERROR, "MMCM not locked. Unable to change clock frequency.");
 1002af0:	e3071c60 	movw	r1, #31840	; 0x7c60
 1002af4:	e3a00004 	mov	r0, #4
 1002af8:	e3401105 	movt	r1, #261	; 0x105
 1002afc:	eb0002df 	bl	1003680 <d_printf>
 1002b00:	e5963000 	ldr	r3, [r6]
 1002b04:	e5932004 	ldr	r2, [r3, #4]
 1002b08:	eaffffcd 	b	1002a44 <clkwiz_change_mipi_freq+0x1c0>
 1002b0c:	ed9f3a17 	vldr	s6, [pc, #92]	; 1002b70 <clkwiz_change_mipi_freq+0x2ec>
 1002b10:	eaffff6b 	b	10028c4 <clkwiz_change_mipi_freq+0x40>
	D_ASSERT(new_freq > 0.0f && new_freq < 800.0f);
 1002b14:	e3a00039 	mov	r0, #57	; 0x39
 1002b18:	e3073b10 	movw	r3, #31504	; 0x7b10
 1002b1c:	e3072bc0 	movw	r2, #31680	; 0x7bc0
 1002b20:	e3071b3c 	movw	r1, #31548	; 0x7b3c
 1002b24:	e58d0000 	str	r0, [sp]
 1002b28:	e3403105 	movt	r3, #261	; 0x105
 1002b2c:	e3a00004 	mov	r0, #4
 1002b30:	e3402105 	movt	r2, #261	; 0x105
 1002b34:	e3401105 	movt	r1, #261	; 0x105
 1002b38:	eb0002d0 	bl	1003680 <d_printf>
 1002b3c:	e3e00062 	mvn	r0, #98	; 0x62
 1002b40:	fa0020c8 	blx	100ae68 <exit>
 1002b44:	e320f000 	nop	{0}
 1002b48:	88e368f1 	.word	0x88e368f1
 1002b4c:	3ee4f8b5 	.word	0x3ee4f8b5
 1002b50:	00000000 	.word	0x00000000
 1002b54:	412e8480 	.word	0x412e8480
 1002b58:	44480000 	.word	0x44480000
 1002b5c:	44160000 	.word	0x44160000
 1002b60:	00000000 	.word	0x00000000
 1002b64:	501502f9 	.word	0x501502f9
 1002b68:	447a0000 	.word	0x447a0000
 1002b6c:	44960000 	.word	0x44960000
 1002b70:	42d40000 	.word	0x42d40000

01002b74 <clkwiz_dump_state>:
	ccfg_0 = XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, 0x200);
 1002b74:	e5903000 	ldr	r3, [r0]
	d_printf(D_INFO, "** ClkWiz debug dump for ifc @ 0x%08x **", ifc);
 1002b78:	e3071cd0 	movw	r1, #31952	; 0x7cd0
{
 1002b7c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	d_printf(D_INFO, "** ClkWiz debug dump for ifc @ 0x%08x **", ifc);
 1002b80:	e1a02000 	mov	r2, r0
{
 1002b84:	ed2d8b04 	vpush	{d8-d9}
 1002b88:	e1a08000 	mov	r8, r0
 1002b8c:	e24dd02c 	sub	sp, sp, #44	; 0x2c
	d_printf(D_INFO, "** ClkWiz debug dump for ifc @ 0x%08x **", ifc);
 1002b90:	e3401105 	movt	r1, #261	; 0x105
	ccfg_0 = XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, 0x200);
 1002b94:	e5933004 	ldr	r3, [r3, #4]
	uint32_t base_addr = 0x208;
 1002b98:	e3a04f82 	mov	r4, #520	; 0x208
	fbout_freq = ifc->refclk_freq * (clkfbout_mult + (clkfbout_frac / 1000.0f));
 1002b9c:	eddf7a91 	vldr	s15, [pc, #580]	; 1002de8 <clkwiz_dump_state+0x274>
	for(i = 1; i < CLKWIZ_MAX_CLOCKS; i++) {
 1002ba0:	e3a05001 	mov	r5, #1
	fbout_freq = ifc->refclk_freq * (clkfbout_mult + (clkfbout_frac / 1000.0f));
 1002ba4:	ed909a24 	vldr	s18, [r0, #144]	; 0x90
	d_printf(D_INFO, "** ClkWiz debug dump for ifc @ 0x%08x **", ifc);
 1002ba8:	e3a00002 	mov	r0, #2
 1002bac:	e5936200 	ldr	r6, [r3, #512]	; 0x200
 1002bb0:	e3a09000 	mov	r9, #0
 1002bb4:	e593b204 	ldr	fp, [r3, #516]	; 0x204
	clkfbout_mult    =   (ccfg_0 & 0x0000ff00) >> 8;
 1002bb8:	eeb08a67 	vmov.f32	s16, s15
	clkfbout_frac    =   (ccfg_0 & 0x03ff0000) >> 16;
 1002bbc:	e7e93856 	ubfx	r3, r6, #16, #10
	clkfbout_mult    =   (ccfg_0 & 0x0000ff00) >> 8;
 1002bc0:	e7e7a456 	ubfx	sl, r6, #8, #8
	d_printf(D_INFO, "Overall divide:         %d", clk_divide);
 1002bc4:	e6ef7076 	uxtb	r7, r6
	clkfbout_frac    =   (ccfg_0 & 0x03ff0000) >> 16;
 1002bc8:	ee083a90 	vmov	s17, r3
	fbout_freq = ifc->refclk_freq * (clkfbout_mult + (clkfbout_frac / 1000.0f));
 1002bcc:	eef86ae8 	vcvt.f32.s32	s13, s17
 1002bd0:	ee07aa10 	vmov	s14, sl
 1002bd4:	eeb87ac7 	vcvt.f32.s32	s14, s14
 1002bd8:	eec69aa7 	vdiv.f32	s19, s13, s15
 1002bdc:	ee799a87 	vadd.f32	s19, s19, s14
	d_printf(D_INFO, "** ClkWiz debug dump for ifc @ 0x%08x **", ifc);
 1002be0:	eb0002a6 	bl	1003680 <d_printf>
	d_printf(D_INFO, "");
 1002be4:	e3081fe4 	movw	r1, #36836	; 0x8fe4
 1002be8:	e3a00002 	mov	r0, #2
 1002bec:	e3401105 	movt	r1, #261	; 0x105
 1002bf0:	eb0002a2 	bl	1003680 <d_printf>
	d_printf(D_INFO, "Register base:          0x%08x", ifc->wiz_cfg->BaseAddr);
 1002bf4:	e5983000 	ldr	r3, [r8]
 1002bf8:	e3071cfc 	movw	r1, #31996	; 0x7cfc
 1002bfc:	e3401105 	movt	r1, #261	; 0x105
 1002c00:	e3a00002 	mov	r0, #2
	fbout_freq = ifc->refclk_freq * (clkfbout_mult + (clkfbout_frac / 1000.0f));
 1002c04:	ee299a89 	vmul.f32	s18, s19, s18
	d_printf(D_INFO, "Register base:          0x%08x", ifc->wiz_cfg->BaseAddr);
 1002c08:	e5932004 	ldr	r2, [r3, #4]
 1002c0c:	eb00029b 	bl	1003680 <d_printf>
	d_printf(D_INFO, "Configured refclk freq: %2.5f MHz", ifc->refclk_freq);
 1002c10:	edd87a24 	vldr	s15, [r8, #144]	; 0x90
 1002c14:	e3071d1c 	movw	r1, #32028	; 0x7d1c
 1002c18:	e3401105 	movt	r1, #261	; 0x105
 1002c1c:	e3a00002 	mov	r0, #2
 1002c20:	eef70ae7 	vcvt.f64.f32	d16, s15
 1002c24:	ec532b30 	vmov	r2, r3, d16
 1002c28:	eb000294 	bl	1003680 <d_printf>
	d_printf(D_INFO, "CLKCFG0 register:       0x%08x", ccfg_0);
 1002c2c:	e3071d40 	movw	r1, #32064	; 0x7d40
 1002c30:	e1a02006 	mov	r2, r6
 1002c34:	e3401105 	movt	r1, #261	; 0x105
 1002c38:	e3a00002 	mov	r0, #2
 1002c3c:	eb00028f 	bl	1003680 <d_printf>
	d_printf(D_INFO, "CLKFBOUT register:      0x%08x", clkfbout_phase);
 1002c40:	e3071d60 	movw	r1, #32096	; 0x7d60
 1002c44:	e1a0200b 	mov	r2, fp
 1002c48:	e3401105 	movt	r1, #261	; 0x105
 1002c4c:	e3a00002 	mov	r0, #2
 1002c50:	eb00028a 	bl	1003680 <d_printf>
	d_printf(D_INFO, "");
 1002c54:	e3081fe4 	movw	r1, #36836	; 0x8fe4
 1002c58:	e3a00002 	mov	r0, #2
 1002c5c:	e3401105 	movt	r1, #261	; 0x105
	clkfbout_frac_en = !!(ccfg_0 & (1 << 26));
 1002c60:	e7e06d56 	ubfx	r6, r6, #26, #1
	d_printf(D_INFO, "");
 1002c64:	eb000285 	bl	1003680 <d_printf>
	d_printf(D_INFO, "Overall divide:         %d", clk_divide);
 1002c68:	e3071d80 	movw	r1, #32128	; 0x7d80
 1002c6c:	e1a02007 	mov	r2, r7
 1002c70:	e3401105 	movt	r1, #261	; 0x105
 1002c74:	e3a00002 	mov	r0, #2
 1002c78:	eb000280 	bl	1003680 <d_printf>
	d_printf(D_INFO, "CLKFBOUT multiplier:    %2.5f (MULT=%d, FRAC=%d, FRAC_EN=%d)", \
 1002c7c:	eef70ae9 	vcvt.f64.f32	d16, s19
 1002c80:	e3071d9c 	movw	r1, #32156	; 0x7d9c
 1002c84:	edcd8a01 	vstr	s17, [sp, #4]
 1002c88:	e3401105 	movt	r1, #261	; 0x105
 1002c8c:	e3a00002 	mov	r0, #2
 1002c90:	e58da000 	str	sl, [sp]
 1002c94:	e58d6008 	str	r6, [sp, #8]
 1002c98:	ec532b30 	vmov	r2, r3, d16
 1002c9c:	eb000277 	bl	1003680 <d_printf>
	d_printf(D_INFO, "FBOUT frequency:        %2.5f MHz", fbout_freq);
 1002ca0:	eef70ac9 	vcvt.f64.f32	d16, s18
 1002ca4:	e3071ddc 	movw	r1, #32220	; 0x7ddc
 1002ca8:	e3401105 	movt	r1, #261	; 0x105
 1002cac:	e3a00002 	mov	r0, #2
 1002cb0:	ec532b30 	vmov	r2, r3, d16
 1002cb4:	eb000271 	bl	1003680 <d_printf>
	d_printf(D_INFO, "");
 1002cb8:	e3081fe4 	movw	r1, #36836	; 0x8fe4
 1002cbc:	e3a00002 	mov	r0, #2
 1002cc0:	e3401105 	movt	r1, #261	; 0x105
 1002cc4:	eb00026d 	bl	1003680 <d_printf>
	for(i = 1; i < CLKWIZ_MAX_CLOCKS; i++) {
 1002cc8:	ee077a90 	vmov	s15, r7
 1002ccc:	eef88ae7 	vcvt.f32.s32	s17, s15
		reg_divfrac = XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, base_addr);
 1002cd0:	e5983000 	ldr	r3, [r8]
		if(i > 1) {
 1002cd4:	e3550001 	cmp	r5, #1
 1002cd8:	ee079a10 	vmov	s14, r9
			clk_frac = 0;
 1002cdc:	e3a00000 	mov	r0, #0
		reg_divfrac = XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, base_addr);
 1002ce0:	e5933004 	ldr	r3, [r3, #4]
 1002ce4:	e793c004 	ldr	ip, [r3, r4]
* @note		C-style signature:
* 		u32 XClk_Wiz_ReadReg(UINTPTR BaseAddress, u32 RegOffset)
*
******************************************************************************/
static inline u32 XClk_Wiz_ReadReg(UINTPTR BaseAddress, u32 RegOffset)  {
			return (Xil_In32((BaseAddress) + (u32)(RegOffset)));
 1002ce8:	e2832004 	add	r2, r3, #4
 1002cec:	e2833008 	add	r3, r3, #8
 1002cf0:	e7927004 	ldr	r7, [r2, r4]
 1002cf4:	e7936004 	ldr	r6, [r3, r4]
		clk_frac_en = !!(reg_divfrac & 0x00040000);
 1002cf8:	e7e0395c 	ubfx	r3, ip, #18, #1
		clk_div     =   (reg_divfrac & 0x000000ff);
 1002cfc:	e6ef207c 	uxtb	r2, ip
		if(i > 1) {
 1002d00:	0a000031 	beq	1002dcc <clkwiz_dump_state+0x258>
		clk_freq    = (fbout_freq / (clk_div + (clk_frac / 1000.0f))) / clk_divide;
 1002d04:	ee072a90 	vmov	s15, r2
		d_printf(D_INFO, "Clock #%d: BaseAddr=0x%04x DivFrac=0x%08x Phase=0x%08x Duty=0x%08x Int=%4d Frac=%4d Div=%2.5f FracEn=%d", \
 1002d08:	e3071e00 	movw	r1, #32256	; 0x7e00
 1002d0c:	e58dc000 	str	ip, [sp]
 1002d10:	e3401105 	movt	r1, #261	; 0x105
		clk_freq    = (fbout_freq / (clk_div + (clk_frac / 1000.0f))) / clk_divide;
 1002d14:	eef87ae7 	vcvt.f32.s32	s15, s15
		d_printf(D_INFO, "Clock #%d: BaseAddr=0x%04x DivFrac=0x%08x Phase=0x%08x Duty=0x%08x Int=%4d Frac=%4d Div=%2.5f FracEn=%d", \
 1002d18:	e58d3020 	str	r3, [sp, #32]
 1002d1c:	e1a03004 	mov	r3, r4
 1002d20:	e58d0010 	str	r0, [sp, #16]
 1002d24:	e3a00002 	mov	r0, #2
 1002d28:	e58d200c 	str	r2, [sp, #12]
 1002d2c:	e1a02005 	mov	r2, r5
		clk_freq    = (fbout_freq / (clk_div + (clk_frac / 1000.0f))) / clk_divide;
 1002d30:	ee777a87 	vadd.f32	s15, s15, s14
	for(i = 1; i < CLKWIZ_MAX_CLOCKS; i++) {
 1002d34:	e2855001 	add	r5, r5, #1
		d_printf(D_INFO, "Clock #%d: BaseAddr=0x%04x DivFrac=0x%08x Phase=0x%08x Duty=0x%08x Int=%4d Frac=%4d Div=%2.5f FracEn=%d", \
 1002d38:	e58d6008 	str	r6, [sp, #8]
		base_addr += 12;
 1002d3c:	e284400c 	add	r4, r4, #12
		d_printf(D_INFO, "Clock #%d: BaseAddr=0x%04x DivFrac=0x%08x Phase=0x%08x Duty=0x%08x Int=%4d Frac=%4d Div=%2.5f FracEn=%d", \
 1002d40:	e58d7004 	str	r7, [sp, #4]
		clk_freq    = (fbout_freq / (clk_div + (clk_frac / 1000.0f))) / clk_divide;
 1002d44:	ee897a27 	vdiv.f32	s14, s18, s15
		d_printf(D_INFO, "Clock #%d: BaseAddr=0x%04x DivFrac=0x%08x Phase=0x%08x Duty=0x%08x Int=%4d Frac=%4d Div=%2.5f FracEn=%d", \
 1002d48:	eef70ae7 	vcvt.f64.f32	d16, s15
 1002d4c:	edcd0b06 	vstr	d16, [sp, #24]
		clk_freq    = (fbout_freq / (clk_div + (clk_frac / 1000.0f))) / clk_divide;
 1002d50:	eec79a28 	vdiv.f32	s19, s14, s17
		d_printf(D_INFO, "Clock #%d: BaseAddr=0x%04x DivFrac=0x%08x Phase=0x%08x Duty=0x%08x Int=%4d Frac=%4d Div=%2.5f FracEn=%d", \
 1002d54:	eb000249 	bl	1003680 <d_printf>
				clk_freq, reg_duty / 1000.0f, reg_phase / 1000.0f);
 1002d58:	ee077a90 	vmov	s15, r7
		d_printf(D_INFO, "          OutputFreq=%2.5f MHz, OutputDuty=%2.3f%%, OutputPhase=%2.2f deg", \
 1002d5c:	e3071e68 	movw	r1, #32360	; 0x7e68
				clk_freq, reg_duty / 1000.0f, reg_phase / 1000.0f);
 1002d60:	eeb87a67 	vcvt.f32.u32	s14, s15
		d_printf(D_INFO, "          OutputFreq=%2.5f MHz, OutputDuty=%2.3f%%, OutputPhase=%2.2f deg", \
 1002d64:	e3401105 	movt	r1, #261	; 0x105
				clk_freq, reg_duty / 1000.0f, reg_phase / 1000.0f);
 1002d68:	ee076a90 	vmov	s15, r6
		d_printf(D_INFO, "          OutputFreq=%2.5f MHz, OutputDuty=%2.3f%%, OutputPhase=%2.2f deg", \
 1002d6c:	e3a00002 	mov	r0, #2
				clk_freq, reg_duty / 1000.0f, reg_phase / 1000.0f);
 1002d70:	eef87a67 	vcvt.f32.u32	s15, s15
 1002d74:	eec76a08 	vdiv.f32	s13, s14, s16
 1002d78:	ee877a88 	vdiv.f32	s14, s15, s16
		d_printf(D_INFO, "          OutputFreq=%2.5f MHz, OutputDuty=%2.3f%%, OutputPhase=%2.2f deg", \
 1002d7c:	eef70ae9 	vcvt.f64.f32	d16, s19
 1002d80:	ec532b30 	vmov	r2, r3, d16
 1002d84:	eef71ae6 	vcvt.f64.f32	d17, s13
 1002d88:	eeb77ac7 	vcvt.f64.f32	d7, s14
 1002d8c:	edcd1b02 	vstr	d17, [sp, #8]
 1002d90:	ed8d7b00 	vstr	d7, [sp]
 1002d94:	eb000239 	bl	1003680 <d_printf>
		d_printf(D_INFO, "");
 1002d98:	e3081fe4 	movw	r1, #36836	; 0x8fe4
 1002d9c:	e3a00002 	mov	r0, #2
 1002da0:	e3401105 	movt	r1, #261	; 0x105
 1002da4:	eb000235 	bl	1003680 <d_printf>
	for(i = 1; i < CLKWIZ_MAX_CLOCKS; i++) {
 1002da8:	e3550007 	cmp	r5, #7
 1002dac:	1affffc7 	bne	1002cd0 <clkwiz_dump_state+0x15c>
	d_printf(D_INFO, "");
 1002db0:	e3081fe4 	movw	r1, #36836	; 0x8fe4
 1002db4:	e3a00002 	mov	r0, #2
 1002db8:	e3401105 	movt	r1, #261	; 0x105
}
 1002dbc:	e28dd02c 	add	sp, sp, #44	; 0x2c
 1002dc0:	ecbd8b04 	vpop	{d8-d9}
 1002dc4:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	d_printf(D_INFO, "");
 1002dc8:	ea00022c 	b	1003680 <d_printf>
		clk_frac    =   (reg_divfrac & 0x0003ff00);
 1002dcc:	e3a00cff 	mov	r0, #65280	; 0xff00
 1002dd0:	e3400003 	movt	r0, #3
 1002dd4:	e000000c 	and	r0, r0, ip
 1002dd8:	ee070a90 	vmov	s15, r0
 1002ddc:	eef87ae7 	vcvt.f32.s32	s15, s15
 1002de0:	ee877a88 	vdiv.f32	s14, s15, s16
 1002de4:	eaffffc6 	b	1002d04 <clkwiz_dump_state+0x190>
 1002de8:	447a0000 	.word	0x447a0000

01002dec <clkwiz_commit>:
	if(!(XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, 0x04) & 1)) {
 1002dec:	e5903000 	ldr	r3, [r0]
{
 1002df0:	e92d4010 	push	{r4, lr}
 1002df4:	e1a04000 	mov	r4, r0
	if(!(XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, 0x04) & 1)) {
 1002df8:	e5933004 	ldr	r3, [r3, #4]
 1002dfc:	e5932004 	ldr	r2, [r3, #4]
 1002e00:	e3120001 	tst	r2, #1
 1002e04:	0a000016 	beq	1002e64 <clkwiz_commit+0x78>
	*LocalAddr = Value;
 1002e08:	e3a02003 	mov	r2, #3
 1002e0c:	e583225c 	str	r2, [r3, #604]	; 0x25c
	asm("nop");
 1002e10:	e320f000 	nop	{0}
	XClk_Wiz_WriteReg(ifc->wiz_cfg->BaseAddr, 0x25c, 0x00);	// Load and SEN cleared
 1002e14:	e5942000 	ldr	r2, [r4]
	int timeout = 100000;
 1002e18:	e30836a0 	movw	r3, #34464	; 0x86a0
 1002e1c:	e3a00000 	mov	r0, #0
 1002e20:	e3403001 	movt	r3, #1
	XClk_Wiz_WriteReg(ifc->wiz_cfg->BaseAddr, 0x25c, 0x00);	// Load and SEN cleared
 1002e24:	e5922004 	ldr	r2, [r2, #4]
 1002e28:	e2821004 	add	r1, r2, #4
 1002e2c:	e582025c 	str	r0, [r2, #604]	; 0x25c
 1002e30:	ea000001 	b	1002e3c <clkwiz_commit+0x50>
	while(!(XClk_Wiz_ReadReg(ifc->wiz_cfg->BaseAddr, 0x04) & 1) && (timeout-- > 0)) ;
 1002e34:	e2533001 	subs	r3, r3, #1
 1002e38:	38bd8010 	popcc	{r4, pc}
	return *(volatile u32 *) Addr;
 1002e3c:	e5912000 	ldr	r2, [r1]
 1002e40:	e3120001 	tst	r2, #1
 1002e44:	0afffffa 	beq	1002e34 <clkwiz_commit+0x48>
	if(timeout == 0) {
 1002e48:	e3530000 	cmp	r3, #0
 1002e4c:	18bd8010 	popne	{r4, pc}
		d_printf(D_ERROR, "Timeout waiting for MMCM to lock onto new configuration.");
 1002e50:	e3071c94 	movw	r1, #31892	; 0x7c94
 1002e54:	e3a00004 	mov	r0, #4
 1002e58:	e3401105 	movt	r1, #261	; 0x105
	}
}
 1002e5c:	e8bd4010 	pop	{r4, lr}
		d_printf(D_ERROR, "Timeout waiting for MMCM to lock onto new configuration.");
 1002e60:	ea000206 	b	1003680 <d_printf>
		d_printf(D_ERROR, "MMCM not locked. Unable to change clock frequency.");
 1002e64:	e3071c60 	movw	r1, #31840	; 0x7c60
 1002e68:	e3a00004 	mov	r0, #4
 1002e6c:	e3401105 	movt	r1, #261	; 0x105
 1002e70:	eb000202 	bl	1003680 <d_printf>
 1002e74:	e5943000 	ldr	r3, [r4]
 1002e78:	e5933004 	ldr	r3, [r3, #4]
 1002e7c:	eaffffe1 	b	1002e08 <clkwiz_commit+0x1c>

01002e80 <fabcfg_dump_state>:
 */
void fabcfg_dump_state()
{
	int i;

	d_printf(D_INFO, "");
 1002e80:	e3081fe4 	movw	r1, #36836	; 0x8fe4
{
 1002e84:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	d_printf(D_INFO, "");
 1002e88:	e3a00002 	mov	r0, #2
{
 1002e8c:	e24dd014 	sub	sp, sp, #20
	d_printf(D_INFO, "");
 1002e90:	e3401105 	movt	r1, #261	; 0x105
	d_printf(D_INFO, "FabCfg: Memory map (including unimplemented registers)");
	d_printf(D_INFO, "                 0          4          8          c");

	for(i = 0; i < 1023; i += 16) {
		d_printf(D_INFO, "0x%04x: 0x%08x 0x%08x 0x%08x 0x%08x", i, \
 1002e94:	e3075f20 	movw	r5, #32544	; 0x7f20
	d_printf(D_INFO, "");
 1002e98:	eb0001f8 	bl	1003680 <d_printf>
	d_printf(D_INFO, "FabCfg: Memory map (including unimplemented registers)");
 1002e9c:	e3071eb4 	movw	r1, #32436	; 0x7eb4
 1002ea0:	e3a00002 	mov	r0, #2
 1002ea4:	e3401105 	movt	r1, #261	; 0x105
		d_printf(D_INFO, "0x%04x: 0x%08x 0x%08x 0x%08x 0x%08x", i, \
 1002ea8:	e3405105 	movt	r5, #261	; 0x105
	d_printf(D_INFO, "FabCfg: Memory map (including unimplemented registers)");
 1002eac:	eb0001f3 	bl	1003680 <d_printf>
	d_printf(D_INFO, "                 0          4          8          c");
 1002eb0:	e3071eec 	movw	r1, #32492	; 0x7eec
 1002eb4:	e3a00002 	mov	r0, #2
 1002eb8:	e3401105 	movt	r1, #261	; 0x105
 1002ebc:	e3a06040 	mov	r6, #64	; 0x40
	for(i = 0; i < 1023; i += 16) {
 1002ec0:	e3a04000 	mov	r4, #0
	d_printf(D_INFO, "                 0          4          8          c");
 1002ec4:	eb0001ed 	bl	1003680 <d_printf>
	reg &= FAB_CFG_ADDR_MASK;
 1002ec8:	e2840004 	add	r0, r4, #4
 1002ecc:	e2841008 	add	r1, r4, #8
 1002ed0:	e284200c 	add	r2, r4, #12
 1002ed4:	e2000fff 	and	r0, r0, #1020	; 0x3fc
 1002ed8:	e2011fff 	and	r1, r1, #1020	; 0x3fc
 1002edc:	e2022fff 	and	r2, r2, #1020	; 0x3fc
 1002ee0:	e284c101 	add	ip, r4, #1073741824	; 0x40000000
	res = _FAB_CFG_ACCESS(reg);
 1002ee4:	e2800101 	add	r0, r0, #1073741824	; 0x40000000
 1002ee8:	e2811101 	add	r1, r1, #1073741824	; 0x40000000
 1002eec:	e2822101 	add	r2, r2, #1073741824	; 0x40000000
 1002ef0:	e59c3000 	ldr	r3, [ip]
 1002ef4:	e2466002 	sub	r6, r6, #2
 1002ef8:	e5907000 	ldr	r7, [r0]
 1002efc:	e591e000 	ldr	lr, [r1]
		d_printf(D_INFO, "0x%04x: 0x%08x 0x%08x 0x%08x 0x%08x", i, \
 1002f00:	e1a01005 	mov	r1, r5
 1002f04:	e5920000 	ldr	r0, [r2]
 1002f08:	e1a02004 	mov	r2, r4
 1002f0c:	f5dcf060 	pld	[ip, #96]	; 0x60
 1002f10:	e58de004 	str	lr, [sp, #4]
 1002f14:	e58d0008 	str	r0, [sp, #8]
 1002f18:	e3a00002 	mov	r0, #2
 1002f1c:	e58d7000 	str	r7, [sp]
 1002f20:	eb0001d6 	bl	1003680 <d_printf>
	reg &= FAB_CFG_ADDR_MASK;
 1002f24:	e284c014 	add	ip, r4, #20
 1002f28:	e2840018 	add	r0, r4, #24
 1002f2c:	e284101c 	add	r1, r4, #28
 1002f30:	e20ccfff 	and	ip, ip, #1020	; 0x3fc
 1002f34:	e2000fff 	and	r0, r0, #1020	; 0x3fc
 1002f38:	e2011fff 	and	r1, r1, #1020	; 0x3fc
	res = _FAB_CFG_ACCESS(reg);
 1002f3c:	e28cc101 	add	ip, ip, #1073741824	; 0x40000000
 1002f40:	e2843141 	add	r3, r4, #1073741840	; 0x40000010
 1002f44:	e2811101 	add	r1, r1, #1073741824	; 0x40000000
 1002f48:	e2800101 	add	r0, r0, #1073741824	; 0x40000000
 1002f4c:	e5933000 	ldr	r3, [r3]
 1002f50:	e2842010 	add	r2, r4, #16
 1002f54:	e59ce000 	ldr	lr, [ip]
 1002f58:	e2844020 	add	r4, r4, #32
 1002f5c:	e5900000 	ldr	r0, [r0]
 1002f60:	e591c000 	ldr	ip, [r1]
 1002f64:	e1a01005 	mov	r1, r5
 1002f68:	e58de000 	str	lr, [sp]
 1002f6c:	e58d0004 	str	r0, [sp, #4]
 1002f70:	e3a00002 	mov	r0, #2
 1002f74:	e58dc008 	str	ip, [sp, #8]
 1002f78:	eb0001c0 	bl	1003680 <d_printf>
 1002f7c:	e3540e3e 	cmp	r4, #992	; 0x3e0
 1002f80:	1affffd0 	bne	1002ec8 <fabcfg_dump_state+0x48>
 1002f84:	e1a05206 	lsl	r5, r6, #4
 1002f88:	e3076f20 	movw	r6, #32544	; 0x7f20
 1002f8c:	e3406105 	movt	r6, #261	; 0x105
 1002f90:	e2855e3e 	add	r5, r5, #992	; 0x3e0
	reg &= FAB_CFG_ADDR_MASK;
 1002f94:	e284c004 	add	ip, r4, #4
 1002f98:	e2841008 	add	r1, r4, #8
 1002f9c:	e284000c 	add	r0, r4, #12
 1002fa0:	e20ccfff 	and	ip, ip, #1020	; 0x3fc
 1002fa4:	e2011fff 	and	r1, r1, #1020	; 0x3fc
 1002fa8:	e2000fff 	and	r0, r0, #1020	; 0x3fc
	res = _FAB_CFG_ACCESS(reg);
 1002fac:	e28cc101 	add	ip, ip, #1073741824	; 0x40000000
 1002fb0:	e2843101 	add	r3, r4, #1073741824	; 0x40000000
 1002fb4:	e2811101 	add	r1, r1, #1073741824	; 0x40000000
 1002fb8:	e2800101 	add	r0, r0, #1073741824	; 0x40000000
 1002fbc:	e5933000 	ldr	r3, [r3]
 1002fc0:	e1a02004 	mov	r2, r4
 1002fc4:	e59c7000 	ldr	r7, [ip]
	for(i = 0; i < 1023; i += 16) {
 1002fc8:	e2844010 	add	r4, r4, #16
 1002fcc:	e591e000 	ldr	lr, [r1]
		d_printf(D_INFO, "0x%04x: 0x%08x 0x%08x 0x%08x 0x%08x", i, \
 1002fd0:	e1a01006 	mov	r1, r6
 1002fd4:	e590c000 	ldr	ip, [r0]
 1002fd8:	e3a00002 	mov	r0, #2
 1002fdc:	e58d7000 	str	r7, [sp]
 1002fe0:	e58de004 	str	lr, [sp, #4]
 1002fe4:	e58dc008 	str	ip, [sp, #8]
 1002fe8:	eb0001a4 	bl	1003680 <d_printf>
	for(i = 0; i < 1023; i += 16) {
 1002fec:	e1540005 	cmp	r4, r5
 1002ff0:	1affffe7 	bne	1002f94 <fabcfg_dump_state+0x114>
				fabcfg_read(i), fabcfg_read(i + 4), fabcfg_read(i + 8), fabcfg_read(i + 12));
	}

	d_printf(D_INFO, "");
 1002ff4:	e3081fe4 	movw	r1, #36836	; 0x8fe4
 1002ff8:	e3a00002 	mov	r0, #2
 1002ffc:	e3401105 	movt	r1, #261	; 0x105
}
 1003000:	e28dd014 	add	sp, sp, #20
 1003004:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
	d_printf(D_INFO, "");
 1003008:	ea00019c 	b	1003680 <d_printf>

0100300c <fabcfg_init>:
	d_printf(D_INFO, "FabCfg: Initialising @ 0x%08x", FAB_CFG_BASE_ADDRESS);
 100300c:	e3a02101 	mov	r2, #1073741824	; 0x40000000
 1003010:	e3071f44 	movw	r1, #32580	; 0x7f44
{
 1003014:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
	d_printf(D_INFO, "FabCfg: Initialising @ 0x%08x", FAB_CFG_BASE_ADDRESS);
 1003018:	e3401105 	movt	r1, #261	; 0x105
 100301c:	e1a04002 	mov	r4, r2
{
 1003020:	e24dd00c 	sub	sp, sp, #12
	d_printf(D_INFO, "FabCfg: Initialising @ 0x%08x", FAB_CFG_BASE_ADDRESS);
 1003024:	e3a00002 	mov	r0, #2
 1003028:	eb000194 	bl	1003680 <d_printf>
 100302c:	e5942008 	ldr	r2, [r4, #8]
	if(magic == FAB_CFG_MAGIC_VALUE) {
 1003030:	e3073670 	movw	r3, #30320	; 0x7670
 1003034:	e345336d 	movt	r3, #21357	; 0x536d
 1003038:	e1520003 	cmp	r2, r3
 100303c:	1a000043 	bne	1003150 <fabcfg_init+0x144>
		d_printf(D_INFO, "FabCfg: Magic value: 0x%08x - OK", magic);
 1003040:	e3071f64 	movw	r1, #32612	; 0x7f64
 1003044:	e3066320 	movw	r6, #25376	; 0x6320
 1003048:	e3401105 	movt	r1, #261	; 0x105
 100304c:	e3a00002 	mov	r0, #2
 1003050:	e3406105 	movt	r6, #261	; 0x105
	_FAB_CFG_ACCESS(reg) = data;
 1003054:	e3058678 	movw	r8, #22136	; 0x5678
 1003058:	e3047321 	movw	r7, #17185	; 0x4321
 100305c:	e2869018 	add	r9, r6, #24
 1003060:	eb000186 	bl	1003680 <d_printf>
 1003064:	e3418234 	movt	r8, #4660	; 0x1234
	d_printf(D_INFO, "FabCfg: Running %d test patterns of register interface", FBCFG_NUM_TEST_PATTERNS);
 1003068:	e3071f88 	movw	r1, #32648	; 0x7f88
 100306c:	e3487765 	movt	r7, #34661	; 0x8765
 1003070:	e3401105 	movt	r1, #261	; 0x105
 1003074:	e3a02006 	mov	r2, #6
 1003078:	e3a00002 	mov	r0, #2
 100307c:	eb00017f 	bl	1003680 <d_printf>
		fabcfg_write(FAB_CFG_DUMMY1, fabcfg_dummy_tests[i]);
 1003080:	e4965004 	ldr	r5, [r6], #4
 1003084:	e5845000 	str	r5, [r4]
	res = _FAB_CFG_ACCESS(reg);
 1003088:	e5942000 	ldr	r2, [r4]
		if(test == fabcfg_dummy_tests[i]) {
 100308c:	e1550002 	cmp	r5, r2
 1003090:	0a000028 	beq	1003138 <fabcfg_init+0x12c>
			d_printf(D_ERROR, "FabCfg: DummyTest1 value: 0x%08x - Not OK, Expect 0x%08x", test, fabcfg_dummy_tests[i]);
 1003094:	e308101c 	movw	r1, #32796	; 0x801c
 1003098:	e5163004 	ldr	r3, [r6, #-4]
 100309c:	e3401105 	movt	r1, #261	; 0x105
 10030a0:	e3a00004 	mov	r0, #4
 10030a4:	eb000175 	bl	1003680 <d_printf>
 10030a8:	e5942004 	ldr	r2, [r4, #4]
		if(test == fabcfg_dummy_tests[i]) {
 10030ac:	e1550002 	cmp	r5, r2
 10030b0:	0a00001b 	beq	1003124 <fabcfg_init+0x118>
			d_printf(D_ERROR, "FabCfg: DummyTest2 value: 0x%08x - Not OK, Expect 0x%08x", test, fabcfg_dummy_tests[i]);
 10030b4:	e3081058 	movw	r1, #32856	; 0x8058
 10030b8:	e1a03005 	mov	r3, r5
 10030bc:	e3401105 	movt	r1, #261	; 0x105
 10030c0:	e3a00004 	mov	r0, #4
 10030c4:	eb00016d 	bl	1003680 <d_printf>
	for(i = 0; i < FBCFG_NUM_TEST_PATTERNS; i++) {
 10030c8:	e1590006 	cmp	r9, r6
	_FAB_CFG_ACCESS(reg) = data;
 10030cc:	e5848000 	str	r8, [r4]
 10030d0:	e5847004 	str	r7, [r4, #4]
 10030d4:	1affffe9 	bne	1003080 <fabcfg_init+0x74>
	d_printf(D_INFO, "FabCfg: All tests passed");
 10030d8:	e3081094 	movw	r1, #32916	; 0x8094
 10030dc:	e3a00002 	mov	r0, #2
 10030e0:	e3401105 	movt	r1, #261	; 0x105
 10030e4:	eb000165 	bl	1003680 <d_printf>
	res = _FAB_CFG_ACCESS(reg);
 10030e8:	e3a02101 	mov	r2, #1073741824	; 0x40000000
	d_printf(D_INFO, "FabCfg: Bitstream version %d.%02d, code 0x%04x, userid 0x%08x", \
 10030ec:	e30810b0 	movw	r1, #32944	; 0x80b0
 10030f0:	e592300c 	ldr	r3, [r2, #12]
 10030f4:	e3401105 	movt	r1, #261	; 0x105
 10030f8:	e592e010 	ldr	lr, [r2, #16]
 10030fc:	e3a00002 	mov	r0, #2
 1003100:	e7e72453 	ubfx	r2, r3, #8, #8
	ver_uh = (version & 0xffff0000) >> 16;
 1003104:	e1a0c823 	lsr	ip, r3, #16
	d_printf(D_INFO, "FabCfg: Bitstream version %d.%02d, code 0x%04x, userid 0x%08x", \
 1003108:	e58de004 	str	lr, [sp, #4]
 100310c:	e6ef3073 	uxtb	r3, r3
 1003110:	e58dc000 	str	ip, [sp]
 1003114:	eb000159 	bl	1003680 <d_printf>
}
 1003118:	e28dd00c 	add	sp, sp, #12
 100311c:	e8bd43f0 	pop	{r4, r5, r6, r7, r8, r9, lr}
	fabcfg_dump_state();
 1003120:	eaffff56 	b	1002e80 <fabcfg_dump_state>
	for(i = 0; i < FBCFG_NUM_TEST_PATTERNS; i++) {
 1003124:	e1590006 	cmp	r9, r6
	_FAB_CFG_ACCESS(reg) = data;
 1003128:	e5848000 	str	r8, [r4]
 100312c:	e5847004 	str	r7, [r4, #4]
 1003130:	1affffd2 	bne	1003080 <fabcfg_init+0x74>
 1003134:	eaffffe7 	b	10030d8 <fabcfg_init+0xcc>
			d_printf(D_EXINFO, "FabCfg: DummyTest1 value: 0x%08x - OK", test);
 1003138:	e3071ff4 	movw	r1, #32756	; 0x7ff4
 100313c:	e1a02005 	mov	r2, r5
 1003140:	e3401105 	movt	r1, #261	; 0x105
 1003144:	e3a00001 	mov	r0, #1
 1003148:	eb00014c 	bl	1003680 <d_printf>
 100314c:	eaffffd5 	b	10030a8 <fabcfg_init+0x9c>
		d_printf(D_ERROR, "FabCfg: Magic value: 0x%08x - Not OK, Expect 0x%08x", magic, FAB_CFG_MAGIC_VALUE);
 1003150:	e3071fc0 	movw	r1, #32704	; 0x7fc0
 1003154:	e3a00004 	mov	r0, #4
 1003158:	e3401105 	movt	r1, #261	; 0x105
 100315c:	eb000147 	bl	1003680 <d_printf>
		exit(-1);
 1003160:	e3e00000 	mvn	r0, #0
 1003164:	fa001f3f 	blx	100ae68 <exit>

01003168 <irq_xscutimer>:
 */
volatile void irq_xscutimer(void *callback)
{
	XScuTimer *timer = (XScuTimer *) callback;

	if(XScuTimer_IsExpired(timer)) {
 1003168:	e5903004 	ldr	r3, [r0, #4]
 100316c:	e593300c 	ldr	r3, [r3, #12]
 1003170:	e3130001 	tst	r3, #1
		g_hal.g_timer_overflow++;
 1003174:	13013b60 	movwne	r3, #7008	; 0x1b60
 1003178:	13403116 	movtne	r3, #278	; 0x116
 100317c:	1593204c 	ldrne	r2, [r3, #76]	; 0x4c
 1003180:	12822001 	addne	r2, r2, #1
 1003184:	1583204c 	strne	r2, [r3, #76]	; 0x4c
	}
}
 1003188:	e12fff1e 	bx	lr

0100318c <d_printf.constprop.5>:
 * @param	...			Varadic args
 *
 * @note	For formats besides D_RAW, this function appends \r\n to all outputs and prints info/warn/error code and
 * 			optionally prints the system timer.
 */
void d_printf(int debug_code, char *fmt, ...)
 100318c:	e92d000e 	push	{r1, r2, r3}
			case D_EXINFO:
				print("[--] ");							// dull white text (default)
				break;

			case D_INFO:
				print("\033[0;97m[ii] "); 				// bright white text
 1003190:	e30800f0 	movw	r0, #33008	; 0x80f0
void d_printf(int debug_code, char *fmt, ...)
 1003194:	e92d40d0 	push	{r4, r6, r7, lr}
 1003198:	e24dda01 	sub	sp, sp, #4096	; 0x1000
 100319c:	e24dd01c 	sub	sp, sp, #28
				print("\033[0;97m[ii] "); 				// bright white text
 10031a0:	e3400105 	movt	r0, #261	; 0x105
 10031a4:	eb001710 	bl	1008dec <print>
				print("\033[97;41m[EE]\033[0;91m ");	// red text
				break;
		}

#if DBG_PRINT_TIMES == 1
		if(g_hal.g_timer_have_init) {
 10031a8:	e3013b60 	movw	r3, #7008	; 0x1b60
 10031ac:	e3403116 	movt	r3, #278	; 0x116
 10031b0:	e5934050 	ldr	r4, [r3, #80]	; 0x50
 10031b4:	e3540000 	cmp	r4, #0
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
			sec = total_usec / 1000000;
			usec = total_usec % 1000000;
		} else {
			sec = 0;
			usec = 0;
 10031b8:	01a03004 	moveq	r3, r4
		if(g_hal.g_timer_have_init) {
 10031bc:	0a00001b 	beq	1003230 <d_printf.constprop.5+0xa4>
			timer = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 10031c0:	e5932014 	ldr	r2, [r3, #20]
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 10031c4:	eddf3b37 	vldr	d19, [pc, #220]	; 10032a8 <d_printf.constprop.5+0x11c>
 10031c8:	eddf2b38 	vldr	d18, [pc, #224]	; 10032b0 <d_printf.constprop.5+0x124>
 10031cc:	e5922004 	ldr	r2, [r2, #4]
 10031d0:	e593304c 	ldr	r3, [r3, #76]	; 0x4c
 10031d4:	e1e02002 	mvn	r2, r2
 10031d8:	ee073a90 	vmov	s15, r3
 10031dc:	eef80b67 	vcvt.f64.u32	d16, s15
 10031e0:	ee072a90 	vmov	s15, r2
 10031e4:	eef81b67 	vcvt.f64.u32	d17, s15
 10031e8:	ee600ba3 	vmul.f64	d16, d16, d19
 10031ec:	ee410ba2 	vmla.f64	d16, d17, d18
 10031f0:	ec510b30 	vmov	r0, r1, d16
 10031f4:	fa001ec5 	blx	100ad10 <__aeabi_d2ulz>
			sec = total_usec / 1000000;
 10031f8:	e3042240 	movw	r2, #16960	; 0x4240
 10031fc:	e3a03000 	mov	r3, #0
 1003200:	e340200f 	movt	r2, #15
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 1003204:	e1a06000 	mov	r6, r0
 1003208:	e1a07001 	mov	r7, r1
			sec = total_usec / 1000000;
 100320c:	fa001ea3 	blx	100aca0 <__aeabi_uldivmod>
			usec = total_usec % 1000000;
 1003210:	e3042240 	movw	r2, #16960	; 0x4240
			sec = total_usec / 1000000;
 1003214:	e1a04000 	mov	r4, r0
			usec = total_usec % 1000000;
 1003218:	e340200f 	movt	r2, #15
 100321c:	e3a03000 	mov	r3, #0
 1003220:	e1a00006 	mov	r0, r6
 1003224:	e1a01007 	mov	r1, r7
 1003228:	fa001e9c 	blx	100aca0 <__aeabi_uldivmod>
 100322c:	e1a03002 	mov	r3, r2
		}

		if(debug_code != D_RAW) {
			snprintf(time_buffer, DBG_BUFFSIZE, "[%3u.%06u] ", (unsigned int)sec, (unsigned int)usec);
 1003230:	e3082100 	movw	r2, #33024	; 0x8100
 1003234:	e58d3000 	str	r3, [sp]
 1003238:	e3402105 	movt	r2, #261	; 0x105
 100323c:	e1a03004 	mov	r3, r4
 1003240:	e3a01a01 	mov	r1, #4096	; 0x1000
 1003244:	e28d000c 	add	r0, sp, #12
 1003248:	fa00267a 	blx	100cc38 <snprintf>
			print(time_buffer);
 100324c:	e28d000c 	add	r0, sp, #12
 1003250:	eb0016e5 	bl	1008dec <print>
		}
#endif

		va_list args;
		va_start(args, fmt);
 1003254:	e28dca01 	add	ip, sp, #4096	; 0x1000

		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1003258:	e28d2a01 	add	r2, sp, #4096	; 0x1000
		va_start(args, fmt);
 100325c:	e28cc030 	add	ip, ip, #48	; 0x30
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1003260:	e282202c 	add	r2, r2, #44	; 0x2c
 1003264:	e1a0300c 	mov	r3, ip
 1003268:	e5922000 	ldr	r2, [r2]
 100326c:	e3a01a01 	mov	r1, #4096	; 0x1000
 1003270:	e28d0018 	add	r0, sp, #24
		va_start(args, fmt);
 1003274:	e58dc008 	str	ip, [sp, #8]
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1003278:	fa0036e7 	blx	1010e1c <vsnprintf>
		print(buffer);
 100327c:	e28d0018 	add	r0, sp, #24
 1003280:	eb0016d9 	bl	1008dec <print>

		if(debug_code != D_RAW) {
			print("\033[m\r\n");
 1003284:	e308010c 	movw	r0, #33036	; 0x810c
 1003288:	e3400105 	movt	r0, #261	; 0x105
 100328c:	eb0016d6 	bl	1008dec <print>
		}

		va_end(args);
	}
}
 1003290:	e28dda01 	add	sp, sp, #4096	; 0x1000
 1003294:	e28dd01c 	add	sp, sp, #28
 1003298:	e8bd40d0 	pop	{r4, r6, r7, lr}
 100329c:	e28dd00c 	add	sp, sp, #12
 10032a0:	e12fff1e 	bx	lr
 10032a4:	e320f000 	nop	{0}
 10032a8:	a17f0000 	.word	0xa17f0000
 10032ac:	41689374 	.word	0x41689374
 10032b0:	a17f0000 	.word	0xa17f0000
 10032b4:	3f689374 	.word	0x3f689374

010032b8 <d_printf.constprop.6>:
void d_printf(int debug_code, char *fmt, ...)
 10032b8:	e92d000e 	push	{r1, r2, r3}
}
 10032bc:	e28dd00c 	add	sp, sp, #12
 10032c0:	e12fff1e 	bx	lr

010032c4 <d_printf.constprop.7>:
void d_printf(int debug_code, char *fmt, ...)
 10032c4:	e92d000e 	push	{r1, r2, r3}
				print("\033[97;41m[EE]\033[0;91m ");	// red text
 10032c8:	e3080114 	movw	r0, #33044	; 0x8114
void d_printf(int debug_code, char *fmt, ...)
 10032cc:	e92d40d0 	push	{r4, r6, r7, lr}
 10032d0:	e24dda01 	sub	sp, sp, #4096	; 0x1000
 10032d4:	e24dd01c 	sub	sp, sp, #28
				print("\033[97;41m[EE]\033[0;91m ");	// red text
 10032d8:	e3400105 	movt	r0, #261	; 0x105
 10032dc:	eb0016c2 	bl	1008dec <print>
		if(g_hal.g_timer_have_init) {
 10032e0:	e3013b60 	movw	r3, #7008	; 0x1b60
 10032e4:	e3403116 	movt	r3, #278	; 0x116
 10032e8:	e5934050 	ldr	r4, [r3, #80]	; 0x50
 10032ec:	e3540000 	cmp	r4, #0
			usec = 0;
 10032f0:	01a03004 	moveq	r3, r4
		if(g_hal.g_timer_have_init) {
 10032f4:	0a00001b 	beq	1003368 <d_printf.constprop.7+0xa4>
			timer = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 10032f8:	e5932014 	ldr	r2, [r3, #20]
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 10032fc:	eddf3b37 	vldr	d19, [pc, #220]	; 10033e0 <d_printf.constprop.7+0x11c>
 1003300:	eddf2b38 	vldr	d18, [pc, #224]	; 10033e8 <d_printf.constprop.7+0x124>
 1003304:	e5922004 	ldr	r2, [r2, #4]
 1003308:	e593304c 	ldr	r3, [r3, #76]	; 0x4c
 100330c:	e1e02002 	mvn	r2, r2
 1003310:	ee073a90 	vmov	s15, r3
 1003314:	eef80b67 	vcvt.f64.u32	d16, s15
 1003318:	ee072a90 	vmov	s15, r2
 100331c:	eef81b67 	vcvt.f64.u32	d17, s15
 1003320:	ee600ba3 	vmul.f64	d16, d16, d19
 1003324:	ee410ba2 	vmla.f64	d16, d17, d18
 1003328:	ec510b30 	vmov	r0, r1, d16
 100332c:	fa001e77 	blx	100ad10 <__aeabi_d2ulz>
			sec = total_usec / 1000000;
 1003330:	e3042240 	movw	r2, #16960	; 0x4240
 1003334:	e3a03000 	mov	r3, #0
 1003338:	e340200f 	movt	r2, #15
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 100333c:	e1a06000 	mov	r6, r0
 1003340:	e1a07001 	mov	r7, r1
			sec = total_usec / 1000000;
 1003344:	fa001e55 	blx	100aca0 <__aeabi_uldivmod>
			usec = total_usec % 1000000;
 1003348:	e3042240 	movw	r2, #16960	; 0x4240
			sec = total_usec / 1000000;
 100334c:	e1a04000 	mov	r4, r0
			usec = total_usec % 1000000;
 1003350:	e340200f 	movt	r2, #15
 1003354:	e3a03000 	mov	r3, #0
 1003358:	e1a00006 	mov	r0, r6
 100335c:	e1a01007 	mov	r1, r7
 1003360:	fa001e4e 	blx	100aca0 <__aeabi_uldivmod>
 1003364:	e1a03002 	mov	r3, r2
			snprintf(time_buffer, DBG_BUFFSIZE, "[%3u.%06u] ", (unsigned int)sec, (unsigned int)usec);
 1003368:	e3082100 	movw	r2, #33024	; 0x8100
 100336c:	e58d3000 	str	r3, [sp]
 1003370:	e3402105 	movt	r2, #261	; 0x105
 1003374:	e1a03004 	mov	r3, r4
 1003378:	e3a01a01 	mov	r1, #4096	; 0x1000
 100337c:	e28d000c 	add	r0, sp, #12
 1003380:	fa00262c 	blx	100cc38 <snprintf>
			print(time_buffer);
 1003384:	e28d000c 	add	r0, sp, #12
 1003388:	eb001697 	bl	1008dec <print>
		va_start(args, fmt);
 100338c:	e28dca01 	add	ip, sp, #4096	; 0x1000
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1003390:	e28d2a01 	add	r2, sp, #4096	; 0x1000
		va_start(args, fmt);
 1003394:	e28cc030 	add	ip, ip, #48	; 0x30
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1003398:	e282202c 	add	r2, r2, #44	; 0x2c
 100339c:	e1a0300c 	mov	r3, ip
 10033a0:	e5922000 	ldr	r2, [r2]
 10033a4:	e3a01a01 	mov	r1, #4096	; 0x1000
 10033a8:	e28d0018 	add	r0, sp, #24
		va_start(args, fmt);
 10033ac:	e58dc008 	str	ip, [sp, #8]
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 10033b0:	fa003699 	blx	1010e1c <vsnprintf>
		print(buffer);
 10033b4:	e28d0018 	add	r0, sp, #24
 10033b8:	eb00168b 	bl	1008dec <print>
			print("\033[m\r\n");
 10033bc:	e308010c 	movw	r0, #33036	; 0x810c
 10033c0:	e3400105 	movt	r0, #261	; 0x105
 10033c4:	eb001688 	bl	1008dec <print>
}
 10033c8:	e28dda01 	add	sp, sp, #4096	; 0x1000
 10033cc:	e28dd01c 	add	sp, sp, #28
 10033d0:	e8bd40d0 	pop	{r4, r6, r7, lr}
 10033d4:	e28dd00c 	add	sp, sp, #12
 10033d8:	e12fff1e 	bx	lr
 10033dc:	e320f000 	nop	{0}
 10033e0:	a17f0000 	.word	0xa17f0000
 10033e4:	41689374 	.word	0x41689374
 10033e8:	a17f0000 	.word	0xa17f0000
 10033ec:	3f689374 	.word	0x3f689374

010033f0 <d_read_timing.part.3>:
 *
 * @param	Timer index (0-15)
 *
 * @return	64-bit counter value
 */
uint64_t d_read_timing(int index)
 10033f0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
{
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10033f4:	e30001de 	movw	r0, #478	; 0x1de
uint64_t d_read_timing(int index)
 10033f8:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10033fc:	e308312c 	movw	r3, #33068	; 0x812c
 1003400:	e308213c 	movw	r2, #33084	; 0x813c
 1003404:	e3071b3c 	movw	r1, #31548	; 0x7b3c
 1003408:	e58d0000 	str	r0, [sp]
 100340c:	e3403105 	movt	r3, #261	; 0x105
 1003410:	e3a00004 	mov	r0, #4
 1003414:	e3402105 	movt	r2, #261	; 0x105
 1003418:	e3401105 	movt	r1, #261	; 0x105
 100341c:	ebffffa8 	bl	10032c4 <d_printf.constprop.7>
 1003420:	e3e00062 	mvn	r0, #98	; 0x62
 1003424:	fa001e8f 	blx	100ae68 <exit>

01003428 <d_xilinx_assert>:
/**
 * Xilinx assert handler.
 */
void d_xilinx_assert(const char8 *file, s32 line)
{
	d_printf(D_ERROR, "Assert failed at line %d of file `%s'\r\n", line, file);
 1003428:	e1a02001 	mov	r2, r1
 100342c:	e3081158 	movw	r1, #33112	; 0x8158
 1003430:	e1a03000 	mov	r3, r0
 1003434:	e3401105 	movt	r1, #261	; 0x105
 1003438:	e3a00004 	mov	r0, #4
 100343c:	eaffffa0 	b	10032c4 <d_printf.constprop.7>

01003440 <bogo_calibrate>:
{
 1003440:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	g_hal.bogo_cal = 2.5f; // Ensure some FPU operation still happens
 1003444:	e3016b60 	movw	r6, #7008	; 0x1b60
 1003448:	e3406116 	movt	r6, #278	; 0x116
 100344c:	e3a03000 	mov	r3, #0
 1003450:	e3443020 	movt	r3, #16416	; 0x4020
 1003454:	e3a02002 	mov	r2, #2
 1003458:	e596a014 	ldr	sl, [r6, #20]
	uint64_t timing_total = 0;
 100345c:	e3a0b000 	mov	fp, #0
{
 1003460:	ed2d8b02 	vpush	{d8}
 1003464:	e24dd024 	sub	sp, sp, #36	; 0x24
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 1003468:	ed9f8a5c 	vldr	s16, [pc, #368]	; 10035e0 <bogo_calibrate+0x1a0>
	while(iters--) {
 100346c:	e3e08000 	mvn	r8, #0
	g_hal.bogo_cal = 2.5f; // Ensure some FPU operation still happens
 1003470:	e58d2010 	str	r2, [sp, #16]
	while(iters--) {
 1003474:	e3e09000 	mvn	r9, #0
	g_hal.bogo_cal = 2.5f; // Ensure some FPU operation still happens
 1003478:	ee073a90 	vmov	s15, r3
	uint64_t timing_total = 0;
 100347c:	e1a0200b 	mov	r2, fp
 1003480:	e28aa004 	add	sl, sl, #4
	g_hal.bogo_cal = 2.5f; // Ensure some FPU operation still happens
 1003484:	e5863158 	str	r3, [r6, #344]	; 0x158
 1003488:	e59a7000 	ldr	r7, [sl]
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 100348c:	ee687a27 	vmul.f32	s15, s16, s15
 1003490:	e58d2018 	str	r2, [sp, #24]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 1003494:	e3770c01 	cmn	r7, #256	; 0x100
	timer_value = (((uint64_t)msb) << 32) | lsb;
 1003498:	e1e07007 	mvn	r7, r7
		msb = g_hal.g_timer_overflow;
 100349c:	9596304c 	ldrls	r3, [r6, #76]	; 0x4c
	g_hal.timers[index] = timer_value;
 10034a0:	e5867058 	str	r7, [r6, #88]	; 0x58
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 10034a4:	ee170a90 	vmov	r0, s15
		msb = g_hal.g_timer_overflow;
 10034a8:	958d301c 	strls	r3, [sp, #28]
	timer_value = (((uint64_t)msb) << 32) | lsb;
 10034ac:	e59d301c 	ldr	r3, [sp, #28]
	g_hal.timers[index] = timer_value;
 10034b0:	e586305c 	str	r3, [r6, #92]	; 0x5c
 10034b4:	e58d3014 	str	r3, [sp, #20]
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 10034b8:	fa001e04 	blx	100acd0 <__aeabi_f2ulz>
	while(iters--) {
 10034bc:	e2504001 	subs	r4, r0, #1
 10034c0:	e59d2018 	ldr	r2, [sp, #24]
 10034c4:	e2c15000 	sbc	r5, r1, #0
 10034c8:	e1903001 	orrs	r3, r0, r1
 10034cc:	e59d3014 	ldr	r3, [sp, #20]
 10034d0:	0a000009 	beq	10034fc <bogo_calibrate+0xbc>
		__asm__("nop");
 10034d4:	e320f000 	nop	{0}
	while(iters--) {
 10034d8:	e2544001 	subs	r4, r4, #1
 10034dc:	e2c55000 	sbc	r5, r5, #0
 10034e0:	e1550009 	cmp	r5, r9
 10034e4:	01540008 	cmpeq	r4, r8
 10034e8:	1afffff9 	bne	10034d4 <bogo_calibrate+0x94>
 10034ec:	e596a014 	ldr	sl, [r6, #20]
 10034f0:	e5967058 	ldr	r7, [r6, #88]	; 0x58
 10034f4:	e596305c 	ldr	r3, [r6, #92]	; 0x5c
 10034f8:	e28aa004 	add	sl, sl, #4
 10034fc:	e59a1000 	ldr	r1, [sl]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 1003500:	e3710c01 	cmn	r1, #256	; 0x100
 1003504:	8a00000e 	bhi	1003544 <bogo_calibrate+0x104>
	timer_value = (((uint64_t)msb) << 32) | lsb;
 1003508:	e1e01001 	mvn	r1, r1
		msb = g_hal.g_timer_overflow;
 100350c:	e596004c 	ldr	r0, [r6, #76]	; 0x4c
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1003510:	e0517007 	subs	r7, r1, r7
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 1003514:	e59d1010 	ldr	r1, [sp, #16]
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1003518:	e58670d8 	str	r7, [r6, #216]	; 0xd8
 100351c:	e0c03003 	sbc	r3, r0, r3
		timing_total += d_read_timing(0);
 1003520:	e09bb007 	adds	fp, fp, r7
 1003524:	e0a22003 	adc	r2, r2, r3
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 1003528:	e3510001 	cmp	r1, #1
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 100352c:	e58630dc 	str	r3, [r6, #220]	; 0xdc
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 1003530:	0a00000e 	beq	1003570 <bogo_calibrate+0x130>
 1003534:	e3a03001 	mov	r3, #1
 1003538:	edd67a56 	vldr	s15, [r6, #344]	; 0x158
 100353c:	e58d3010 	str	r3, [sp, #16]
 1003540:	eaffffd0 	b	1003488 <bogo_calibrate+0x48>
	timer_value = (((uint64_t)msb) << 32) | lsb;
 1003544:	e1e01001 	mvn	r1, r1
 1003548:	e3a00000 	mov	r0, #0
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 100354c:	e0517007 	subs	r7, r1, r7
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 1003550:	e59d1010 	ldr	r1, [sp, #16]
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1003554:	e0c03003 	sbc	r3, r0, r3
		timing_total += d_read_timing(0);
 1003558:	e09bb007 	adds	fp, fp, r7
 100355c:	e0a22003 	adc	r2, r2, r3
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1003560:	e58670d8 	str	r7, [r6, #216]	; 0xd8
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 1003564:	e3510001 	cmp	r1, #1
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1003568:	e58630dc 	str	r3, [r6, #220]	; 0xdc
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 100356c:	1afffff0 	bne	1003534 <bogo_calibrate+0xf4>
	us_total = timing_total * XSCUTIMER_TICKS_TO_US;
 1003570:	e1a0000b 	mov	r0, fp
 1003574:	e1a01002 	mov	r1, r2
 1003578:	fa001cfe 	blx	100a978 <__aeabi_ul2d>
 100357c:	eddf0b15 	vldr	d16, [pc, #84]	; 10035d8 <bogo_calibrate+0x198>
 1003580:	ec410b31 	vmov	d17, r0, r1
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 1003584:	e3081180 	movw	r1, #33152	; 0x8180
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 1003588:	ed9f6a15 	vldr	s12, [pc, #84]	; 10035e4 <bogo_calibrate+0x1a4>
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 100358c:	e3401105 	movt	r1, #261	; 0x105
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 1003590:	eeb07a04 	vmov.f32	s14, #4	; 0x40200000  2.5
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 1003594:	e3a00002 	mov	r0, #2
	us_total = timing_total * XSCUTIMER_TICKS_TO_US;
 1003598:	ee610ba0 	vmul.f64	d16, d17, d16
 100359c:	eef77be0 	vcvt.f32.f64	s15, d16
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 10035a0:	eec66a27 	vdiv.f32	s13, s12, s15
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 10035a4:	eef70ae7 	vcvt.f64.f32	d16, s15
 10035a8:	edcd0b00 	vstr	d16, [sp]
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 10035ac:	ee667a87 	vmul.f32	s15, s13, s14
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 10035b0:	eef70ae6 	vcvt.f64.f32	d16, s13
 10035b4:	eef71ae7 	vcvt.f64.f32	d17, s15
 10035b8:	edcd0b02 	vstr	d16, [sp, #8]
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 10035bc:	edc67a56 	vstr	s15, [r6, #344]	; 0x158
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 10035c0:	ec532b31 	vmov	r2, r3, d17
 10035c4:	ebfffef0 	bl	100318c <d_printf.constprop.5>
}
 10035c8:	e28dd024 	add	sp, sp, #36	; 0x24
 10035cc:	ecbd8b02 	vpop	{d8}
 10035d0:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10035d4:	e320f000 	nop	{0}
 10035d8:	a17f0000 	.word	0xa17f0000
 10035dc:	3f689374 	.word	0x3f689374
 10035e0:	47c35000 	.word	0x47c35000
 10035e4:	48435000 	.word	0x48435000

010035e8 <bogo_delay>:
{
 10035e8:	e92d4030 	push	{r4, r5, lr}
 10035ec:	e24dd00c 	sub	sp, sp, #12
 10035f0:	e58d0004 	str	r0, [sp, #4]
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 10035f4:	e3013b60 	movw	r3, #7008	; 0x1b60
 10035f8:	e3403116 	movt	r3, #278	; 0x116
 10035fc:	eddd7a01 	vldr	s15, [sp, #4]
 1003600:	ed937a56 	vldr	s14, [r3, #344]	; 0x158
 1003604:	eef87a67 	vcvt.f32.u32	s15, s15
 1003608:	ee677a87 	vmul.f32	s15, s15, s14
 100360c:	ee170a90 	vmov	r0, s15
 1003610:	fa001dae 	blx	100acd0 <__aeabi_f2ulz>
	while(iters--) {
 1003614:	e2504001 	subs	r4, r0, #1
 1003618:	e2c15000 	sbc	r5, r1, #0
 100361c:	e1903001 	orrs	r3, r0, r1
 1003620:	0a000007 	beq	1003644 <bogo_delay+0x5c>
 1003624:	e3e02000 	mvn	r2, #0
 1003628:	e3e03000 	mvn	r3, #0
		__asm__("nop");
 100362c:	e320f000 	nop	{0}
	while(iters--) {
 1003630:	e2544001 	subs	r4, r4, #1
 1003634:	e2c55000 	sbc	r5, r5, #0
 1003638:	e1550003 	cmp	r5, r3
 100363c:	01540002 	cmpeq	r4, r2
 1003640:	1afffff9 	bne	100362c <bogo_delay+0x44>
}
 1003644:	e28dd00c 	add	sp, sp, #12
 1003648:	e8bd8030 	pop	{r4, r5, pc}

0100364c <gpio_led_write>:
	enable = !!(enable);
 100364c:	e2912000 	adds	r2, r1, #0
 1003650:	13a02001 	movne	r2, #1
	switch(index) {
 1003654:	e3500000 	cmp	r0, #0
 1003658:	0a000004 	beq	1003670 <gpio_led_write+0x24>
 100365c:	e3500001 	cmp	r0, #1
 1003660:	112fff1e 	bxne	lr
			XGpioPs_WritePin(&g_hal.xgpio_ps, GPIO_PS_LED_1_PIN, enable);
 1003664:	e3a01025 	mov	r1, #37	; 0x25
 1003668:	e59f000c 	ldr	r0, [pc, #12]	; 100367c <gpio_led_write+0x30>
 100366c:	ea000d05 	b	1006a88 <XGpioPs_WritePin>
			XGpioPs_WritePin(&g_hal.xgpio_ps, GPIO_PS_LED_0_PIN, enable);
 1003670:	e3a01009 	mov	r1, #9
 1003674:	e59f0000 	ldr	r0, [pc]	; 100367c <gpio_led_write+0x30>
 1003678:	ea000d02 	b	1006a88 <XGpioPs_WritePin>
 100367c:	01161b84 	.word	0x01161b84

01003680 <d_printf>:
	if(debug_code == D_RAW || debug_code >= DBG_LEVEL) {
 1003680:	e3500001 	cmp	r0, #1
{
 1003684:	e92d000e 	push	{r1, r2, r3}
	if(debug_code == D_RAW || debug_code >= DBG_LEVEL) {
 1003688:	d3a03000 	movle	r3, #0
 100368c:	c3a03001 	movgt	r3, #1
 1003690:	e3500000 	cmp	r0, #0
 1003694:	03a03001 	moveq	r3, #1
{
 1003698:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	if(debug_code == D_RAW || debug_code >= DBG_LEVEL) {
 100369c:	e3530000 	cmp	r3, #0
{
 10036a0:	e24dda01 	sub	sp, sp, #4096	; 0x1000
 10036a4:	e24dd018 	sub	sp, sp, #24
	if(debug_code == D_RAW || debug_code >= DBG_LEVEL) {
 10036a8:	0a00003b 	beq	100379c <d_printf+0x11c>
		switch(debug_code) {
 10036ac:	e2403001 	sub	r3, r0, #1
 10036b0:	e1a04000 	mov	r4, r0
 10036b4:	e3530003 	cmp	r3, #3
 10036b8:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
 10036bc:	ea000006 	b	10036dc <d_printf+0x5c>
 10036c0:	010037b0 	.word	0x010037b0
 10036c4:	010037c0 	.word	0x010037c0
 10036c8:	010037d0 	.word	0x010037d0
 10036cc:	010036d0 	.word	0x010036d0
				print("\033[97;41m[EE]\033[0;91m ");	// red text
 10036d0:	e3080114 	movw	r0, #33044	; 0x8114
 10036d4:	e3400105 	movt	r0, #261	; 0x105
 10036d8:	eb0015c3 	bl	1008dec <print>
		if(g_hal.g_timer_have_init) {
 10036dc:	e3013b60 	movw	r3, #7008	; 0x1b60
 10036e0:	e3403116 	movt	r3, #278	; 0x116
 10036e4:	e5935050 	ldr	r5, [r3, #80]	; 0x50
 10036e8:	e3550000 	cmp	r5, #0
			usec = 0;
 10036ec:	01a03005 	moveq	r3, r5
		if(g_hal.g_timer_have_init) {
 10036f0:	0a00001b 	beq	1003764 <d_printf+0xe4>
			timer = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 10036f4:	e5932014 	ldr	r2, [r3, #20]
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 10036f8:	eddf3b52 	vldr	d19, [pc, #328]	; 1003848 <d_printf+0x1c8>
 10036fc:	eddf2b53 	vldr	d18, [pc, #332]	; 1003850 <d_printf+0x1d0>
 1003700:	e5922004 	ldr	r2, [r2, #4]
 1003704:	e593304c 	ldr	r3, [r3, #76]	; 0x4c
 1003708:	e1e02002 	mvn	r2, r2
 100370c:	ee073a90 	vmov	s15, r3
 1003710:	eef80b67 	vcvt.f64.u32	d16, s15
 1003714:	ee072a90 	vmov	s15, r2
 1003718:	eef81b67 	vcvt.f64.u32	d17, s15
 100371c:	ee600ba3 	vmul.f64	d16, d16, d19
 1003720:	ee410ba2 	vmla.f64	d16, d17, d18
 1003724:	ec510b30 	vmov	r0, r1, d16
 1003728:	fa001d78 	blx	100ad10 <__aeabi_d2ulz>
			sec = total_usec / 1000000;
 100372c:	e3042240 	movw	r2, #16960	; 0x4240
 1003730:	e3a03000 	mov	r3, #0
 1003734:	e340200f 	movt	r2, #15
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 1003738:	e1a06000 	mov	r6, r0
 100373c:	e1a07001 	mov	r7, r1
			sec = total_usec / 1000000;
 1003740:	fa001d56 	blx	100aca0 <__aeabi_uldivmod>
			usec = total_usec % 1000000;
 1003744:	e3042240 	movw	r2, #16960	; 0x4240
			sec = total_usec / 1000000;
 1003748:	e1a05000 	mov	r5, r0
			usec = total_usec % 1000000;
 100374c:	e340200f 	movt	r2, #15
 1003750:	e3a03000 	mov	r3, #0
 1003754:	e1a00006 	mov	r0, r6
 1003758:	e1a01007 	mov	r1, r7
 100375c:	fa001d4f 	blx	100aca0 <__aeabi_uldivmod>
 1003760:	e1a03002 	mov	r3, r2
		if(debug_code != D_RAW) {
 1003764:	e3540000 	cmp	r4, #0
 1003768:	1a00001c 	bne	10037e0 <d_printf+0x160>
		va_start(args, fmt);
 100376c:	e28dca01 	add	ip, sp, #4096	; 0x1000
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1003770:	e28d2a01 	add	r2, sp, #4096	; 0x1000
		va_start(args, fmt);
 1003774:	e28cc030 	add	ip, ip, #48	; 0x30
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1003778:	e282202c 	add	r2, r2, #44	; 0x2c
 100377c:	e1a0300c 	mov	r3, ip
 1003780:	e28d0018 	add	r0, sp, #24
 1003784:	e5922000 	ldr	r2, [r2]
 1003788:	e3a01a01 	mov	r1, #4096	; 0x1000
		va_start(args, fmt);
 100378c:	e58dc008 	str	ip, [sp, #8]
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1003790:	fa0035a1 	blx	1010e1c <vsnprintf>
		print(buffer);
 1003794:	e28d0018 	add	r0, sp, #24
 1003798:	eb001593 	bl	1008dec <print>
}
 100379c:	e28dda01 	add	sp, sp, #4096	; 0x1000
 10037a0:	e28dd018 	add	sp, sp, #24
 10037a4:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
 10037a8:	e28dd00c 	add	sp, sp, #12
 10037ac:	e12fff1e 	bx	lr
				print("[--] ");							// dull white text (default)
 10037b0:	e30801d4 	movw	r0, #33236	; 0x81d4
 10037b4:	e3400105 	movt	r0, #261	; 0x105
 10037b8:	eb00158b 	bl	1008dec <print>
				break;
 10037bc:	eaffffc6 	b	10036dc <d_printf+0x5c>
				print("\033[0;97m[ii] "); 				// bright white text
 10037c0:	e30800f0 	movw	r0, #33008	; 0x80f0
 10037c4:	e3400105 	movt	r0, #261	; 0x105
 10037c8:	eb001587 	bl	1008dec <print>
				break;
 10037cc:	eaffffc2 	b	10036dc <d_printf+0x5c>
				print("\033[30;103m[WW]\033[0;93m ");	// yellow text
 10037d0:	e30801dc 	movw	r0, #33244	; 0x81dc
 10037d4:	e3400105 	movt	r0, #261	; 0x105
 10037d8:	eb001583 	bl	1008dec <print>
				break;
 10037dc:	eaffffbe 	b	10036dc <d_printf+0x5c>
			snprintf(time_buffer, DBG_BUFFSIZE, "[%3u.%06u] ", (unsigned int)sec, (unsigned int)usec);
 10037e0:	e3082100 	movw	r2, #33024	; 0x8100
 10037e4:	e58d3000 	str	r3, [sp]
 10037e8:	e3402105 	movt	r2, #261	; 0x105
 10037ec:	e1a03005 	mov	r3, r5
 10037f0:	e3a01a01 	mov	r1, #4096	; 0x1000
 10037f4:	e28d000c 	add	r0, sp, #12
 10037f8:	fa00250e 	blx	100cc38 <snprintf>
			print(time_buffer);
 10037fc:	e28d000c 	add	r0, sp, #12
 1003800:	eb001579 	bl	1008dec <print>
		va_start(args, fmt);
 1003804:	e28dca01 	add	ip, sp, #4096	; 0x1000
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1003808:	e28d2a01 	add	r2, sp, #4096	; 0x1000
		va_start(args, fmt);
 100380c:	e28cc030 	add	ip, ip, #48	; 0x30
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1003810:	e282202c 	add	r2, r2, #44	; 0x2c
 1003814:	e1a0300c 	mov	r3, ip
 1003818:	e5922000 	ldr	r2, [r2]
 100381c:	e3a01a01 	mov	r1, #4096	; 0x1000
 1003820:	e28d0018 	add	r0, sp, #24
		va_start(args, fmt);
 1003824:	e58dc008 	str	ip, [sp, #8]
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1003828:	fa00357b 	blx	1010e1c <vsnprintf>
		print(buffer);
 100382c:	e28d0018 	add	r0, sp, #24
 1003830:	eb00156d 	bl	1008dec <print>
			print("\033[m\r\n");
 1003834:	e308010c 	movw	r0, #33036	; 0x810c
 1003838:	e3400105 	movt	r0, #261	; 0x105
 100383c:	eb00156a 	bl	1008dec <print>
}
 1003840:	eaffffd5 	b	100379c <d_printf+0x11c>
 1003844:	e320f000 	nop	{0}
 1003848:	a17f0000 	.word	0xa17f0000
 100384c:	41689374 	.word	0x41689374
 1003850:	a17f0000 	.word	0xa17f0000
 1003854:	3f689374 	.word	0x3f689374

01003858 <hal_init>:
{
 1003858:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
	g_hal.bogo_cal = 1.0f;
 100385c:	e3016b60 	movw	r6, #7008	; 0x1b60
{
 1003860:	e24dd010 	sub	sp, sp, #16
	g_hal.bogo_cal = 1.0f;
 1003864:	e3a035fe 	mov	r3, #1065353216	; 0x3f800000
 1003868:	e3406116 	movt	r6, #278	; 0x116
 100386c:	e5863158 	str	r3, [r6, #344]	; 0x158
	init_platform();
 1003870:	eb00028f 	bl	10042b4 <init_platform>
	Xil_AssertSetCallback(&d_xilinx_assert);
 1003874:	e3030428 	movw	r0, #13352	; 0x3428
 1003878:	e3400100 	movt	r0, #256	; 0x100
 100387c:	eb001555 	bl	1008dd8 <Xil_AssertSetCallback>
	d_printf(D_RAW, "\r\n\r\n\033[2J\033[0m\r\n");
 1003880:	e30811f4 	movw	r1, #33268	; 0x81f4
 1003884:	e3a00000 	mov	r0, #0
 1003888:	e3401105 	movt	r1, #261	; 0x105
 100388c:	ebffff7b 	bl	1003680 <d_printf>
	d_printf(D_INFO, "ps_app: Zynq application for YAOS Oscilloscope Project (%s)", PS_APP_VERSION_TAG);
 1003890:	e3082204 	movw	r2, #33284	; 0x8204
 1003894:	e3081214 	movw	r1, #33300	; 0x8214
 1003898:	e3402105 	movt	r2, #261	; 0x105
 100389c:	e3401105 	movt	r1, #261	; 0x105
 10038a0:	e3a00002 	mov	r0, #2
 10038a4:	ebfffe38 	bl	100318c <d_printf.constprop.5>
	d_printf(D_INFO, "Built %s %s", __DATE__, __TIME__);
 10038a8:	e3083250 	movw	r3, #33360	; 0x8250
 10038ac:	e308225c 	movw	r2, #33372	; 0x825c
 10038b0:	e3081268 	movw	r1, #33384	; 0x8268
 10038b4:	e3403105 	movt	r3, #261	; 0x105
 10038b8:	e3402105 	movt	r2, #261	; 0x105
 10038bc:	e3401105 	movt	r1, #261	; 0x105
 10038c0:	e3a00002 	mov	r0, #2
 10038c4:	ebfffe30 	bl	100318c <d_printf.constprop.5>
	d_printf(D_INFO, "");
 10038c8:	e3081fe4 	movw	r1, #36836	; 0x8fe4
 10038cc:	e3a00002 	mov	r0, #2
 10038d0:	e3401105 	movt	r1, #261	; 0x105
 10038d4:	ebfffe2c 	bl	100318c <d_printf.constprop.5>
	d_printf(D_INFO, "Application (C) 2020 Tomato Engineering Ltd.");
 10038d8:	e3081274 	movw	r1, #33396	; 0x8274
 10038dc:	e3a00002 	mov	r0, #2
 10038e0:	e3401105 	movt	r1, #261	; 0x105
 10038e4:	ebfffe28 	bl	100318c <d_printf.constprop.5>
	d_printf(D_INFO, "Parts       (C) 2005 - 2015 Xilinx, Inc.");
 10038e8:	e30812a4 	movw	r1, #33444	; 0x82a4
 10038ec:	e3a00002 	mov	r0, #2
 10038f0:	e3401105 	movt	r1, #261	; 0x105
 10038f4:	ebfffe24 	bl	100318c <d_printf.constprop.5>
	d_printf(D_INFO, "");
 10038f8:	e3081fe4 	movw	r1, #36836	; 0x8fe4
 10038fc:	e3a00002 	mov	r0, #2
 1003900:	e3401105 	movt	r1, #261	; 0x105
 1003904:	ebfffe20 	bl	100318c <d_printf.constprop.5>
	d_printf(D_INFO, "Application is licenced under the MIT Licence");
 1003908:	e30812d0 	movw	r1, #33488	; 0x82d0
 100390c:	e3a00002 	mov	r0, #2
 1003910:	e3401105 	movt	r1, #261	; 0x105
 1003914:	ebfffe1c 	bl	100318c <d_printf.constprop.5>
	d_printf(D_INFO, "For information see LICENCE in the Git repository");
 1003918:	e3081300 	movw	r1, #33536	; 0x8300
 100391c:	e3a00002 	mov	r0, #2
 1003920:	e3401105 	movt	r1, #261	; 0x105
 1003924:	ebfffe18 	bl	100318c <d_printf.constprop.5>
	d_printf(D_INFO, "");
 1003928:	e3081fe4 	movw	r1, #36836	; 0x8fe4
 100392c:	e3a00002 	mov	r0, #2
 1003930:	e3401105 	movt	r1, #261	; 0x105
 1003934:	ebfffe14 	bl	100318c <d_printf.constprop.5>
	Xil_ICacheEnable();
 1003938:	eb00172f 	bl	10095fc <Xil_ICacheEnable>
	Xil_DCacheDisable();
 100393c:	eb0016ca 	bl	100946c <Xil_DCacheDisable>
	d_printf(D_INFO, "boot: enabled D- and I-cache");
 1003940:	e3081334 	movw	r1, #33588	; 0x8334
 1003944:	e3a00002 	mov	r0, #2
 1003948:	e3401105 	movt	r1, #261	; 0x105
 100394c:	ebfffe0e 	bl	100318c <d_printf.constprop.5>
	g_hal.xscu_gic_cfg = XScuGic_LookupConfig(XPAR_SCUGIC_SINGLE_DEVICE_ID);
 1003950:	e3a00000 	mov	r0, #0
 1003954:	eb0013e8 	bl	10088fc <XScuGic_LookupConfig>
	if(g_hal.xscu_gic_cfg == NULL) {
 1003958:	e3500000 	cmp	r0, #0
	g_hal.xscu_gic_cfg = XScuGic_LookupConfig(XPAR_SCUGIC_SINGLE_DEVICE_ID);
 100395c:	e586000c 	str	r0, [r6, #12]
	if(g_hal.xscu_gic_cfg == NULL) {
 1003960:	0a0000c5 	beq	1003c7c <hal_init+0x424>
	error = XScuGic_CfgInitialize(&g_hal.xscu_gic, g_hal.xscu_gic_cfg, g_hal.xscu_gic_cfg->CpuBaseAddress);
 1003964:	e1a01000 	mov	r1, r0
 1003968:	e5902004 	ldr	r2, [r0, #4]
 100396c:	e1a00006 	mov	r0, r6
 1003970:	eb00136c 	bl	1008728 <XScuGic_CfgInitialize>
	if(error != XST_SUCCESS) {
 1003974:	e3500000 	cmp	r0, #0
 1003978:	1a0000e8 	bne	1003d20 <hal_init+0x4c8>
	error = XScuGic_SelfTest(&g_hal.xscu_gic);
 100397c:	e1a00006 	mov	r0, r6
 1003980:	eb0013e4 	bl	1008918 <XScuGic_SelfTest>
	if(error != XST_SUCCESS) {
 1003984:	e2508000 	subs	r8, r0, #0
 1003988:	1a0000dd 	bne	1003d04 <hal_init+0x4ac>
	Xil_ExceptionInit();
 100398c:	eb001952 	bl	1009edc <Xil_ExceptionInit>
	Xil_ExceptionRegisterHandler(XIL_EXCEPTION_ID_IRQ_INT, (Xil_ExceptionHandler)XScuGic_InterruptHandler, &g_hal.xscu_gic);
 1003990:	e3071d90 	movw	r1, #32144	; 0x7d90
 1003994:	e1a02006 	mov	r2, r6
 1003998:	e3401100 	movt	r1, #256	; 0x100
 100399c:	e3a00005 	mov	r0, #5
 10039a0:	eb00194e 	bl	1009ee0 <Xil_ExceptionRegisterHandler>
	Xil_ExceptionEnable();
 10039a4:	e10f3000 	mrs	r3, CPSR
 10039a8:	e3c33080 	bic	r3, r3, #128	; 0x80
 10039ac:	e129f003 	msr	CPSR_fc, r3
	d_printf(D_INFO, "XScuGic: interrupt controller ready");
 10039b0:	e30813d4 	movw	r1, #33748	; 0x83d4
 10039b4:	e3a00002 	mov	r0, #2
 10039b8:	e3401105 	movt	r1, #261	; 0x105
 10039bc:	ebfffdf2 	bl	100318c <d_printf.constprop.5>
	g_hal.xscu_timer_cfg = XScuTimer_LookupConfig(XPAR_PS7_SCUTIMER_0_DEVICE_ID);
 10039c0:	e1a00008 	mov	r0, r8
 10039c4:	eb0014e5 	bl	1008d60 <XScuTimer_LookupConfig>
 10039c8:	e1a03000 	mov	r3, r0
	error = XScuTimer_CfgInitialize(&g_hal.xscu_timer, g_hal.xscu_timer_cfg, g_hal.xscu_timer_cfg->BaseAddr);
 10039cc:	e2860010 	add	r0, r6, #16
 10039d0:	e5932004 	ldr	r2, [r3, #4]
 10039d4:	e1a01003 	mov	r1, r3
	g_hal.xscu_timer_cfg = XScuTimer_LookupConfig(XPAR_PS7_SCUTIMER_0_DEVICE_ID);
 10039d8:	e5863020 	str	r3, [r6, #32]
	error = XScuTimer_CfgInitialize(&g_hal.xscu_timer, g_hal.xscu_timer_cfg, g_hal.xscu_timer_cfg->BaseAddr);
 10039dc:	eb0013fa 	bl	10089cc <XScuTimer_CfgInitialize>
	if (error != XST_SUCCESS) {
 10039e0:	e3500000 	cmp	r0, #0
 10039e4:	1a0000bf 	bne	1003ce8 <hal_init+0x490>
	error = XScuTimer_SelfTest(&g_hal.xscu_timer);
 10039e8:	e2860010 	add	r0, r6, #16
 10039ec:	eb0014ac 	bl	1008ca4 <XScuTimer_SelfTest>
	if (error != XST_SUCCESS) {
 10039f0:	e3500000 	cmp	r0, #0
 10039f4:	1a0000b4 	bne	1003ccc <hal_init+0x474>
	d_printf(D_INFO, "XScuTimer: ready");
 10039f8:	e3081458 	movw	r1, #33880	; 0x8458
 10039fc:	e3a00002 	mov	r0, #2
 1003a00:	e3401105 	movt	r1, #261	; 0x105
 1003a04:	ebfffde0 	bl	100318c <d_printf.constprop.5>
	error = XScuGic_Connect(&g_hal.xscu_gic, XPAR_SCUTIMER_INTR, (Xil_ExceptionHandler)irq_xscutimer, (void *)&g_hal.xscu_timer);
 1003a08:	e3032168 	movw	r2, #12648	; 0x3168
 1003a0c:	e2863010 	add	r3, r6, #16
 1003a10:	e3402100 	movt	r2, #256	; 0x100
 1003a14:	e3a0101d 	mov	r1, #29
 1003a18:	e1a00006 	mov	r0, r6
 1003a1c:	eb00110d 	bl	1007e58 <XScuGic_Connect>
	if (error != XST_SUCCESS) {
 1003a20:	e3500000 	cmp	r0, #0
 1003a24:	1a0000a1 	bne	1003cb0 <hal_init+0x458>
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 1003a28:	e5963014 	ldr	r3, [r6, #20]
	*LocalAddr = Value;
 1003a2c:	e3e02000 	mvn	r2, #0
	g_hal.g_timer_overflow = 0;
 1003a30:	e586004c 	str	r0, [r6, #76]	; 0x4c
	XScuGic_Enable(&g_hal.xscu_gic, XPAR_SCUTIMER_INTR);
 1003a34:	e3a0101d 	mov	r1, #29
 1003a38:	e1a00006 	mov	r0, r6
 1003a3c:	e5832000 	str	r2, [r3]
	XScuTimer_EnableAutoReload(&g_hal.xscu_timer);
 1003a40:	e5962014 	ldr	r2, [r6, #20]
	return *(volatile u32 *) Addr;
 1003a44:	e5923008 	ldr	r3, [r2, #8]
 1003a48:	e3833002 	orr	r3, r3, #2
	*LocalAddr = Value;
 1003a4c:	e5823008 	str	r3, [r2, #8]
	XScuTimer_EnableInterrupt(&g_hal.xscu_timer);
 1003a50:	e5962014 	ldr	r2, [r6, #20]
	return *(volatile u32 *) Addr;
 1003a54:	e5923008 	ldr	r3, [r2, #8]
 1003a58:	e3833004 	orr	r3, r3, #4
	*LocalAddr = Value;
 1003a5c:	e5823008 	str	r3, [r2, #8]
	XScuGic_Enable(&g_hal.xscu_gic, XPAR_SCUTIMER_INTR);
 1003a60:	eb001253 	bl	10083b4 <XScuGic_Enable>
	XScuTimer_Start(&g_hal.xscu_timer);
 1003a64:	e2860010 	add	r0, r6, #16
 1003a68:	eb001403 	bl	1008a7c <XScuTimer_Start>
	g_hal.g_timer_have_init = 1;
 1003a6c:	e3a03001 	mov	r3, #1
 1003a70:	e5863050 	str	r3, [r6, #80]	; 0x50
	bogo_calibrate();
 1003a74:	ebfffe71 	bl	1003440 <bogo_calibrate>
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1003a78:	e596a014 	ldr	sl, [r6, #20]
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 1003a7c:	ed9f7ab1 	vldr	s14, [pc, #708]	; 1003d48 <hal_init+0x4f0>
 1003a80:	edd67a56 	vldr	s15, [r6, #344]	; 0x158
	return *(volatile u32 *) Addr;
 1003a84:	e59a8004 	ldr	r8, [sl, #4]
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1003a88:	e28aa004 	add	sl, sl, #4
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 1003a8c:	e3780c01 	cmn	r8, #256	; 0x100
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 1003a90:	ee677a27 	vmul.f32	s15, s14, s15
		msb = g_hal.g_timer_overflow;
 1003a94:	9596904c 	ldrls	r9, [r6, #76]	; 0x4c
	timer_value = (((uint64_t)msb) << 32) | lsb;
 1003a98:	e1e08008 	mvn	r8, r8
	g_hal.timers[index] = timer_value;
 1003a9c:	e1c685f8 	strd	r8, [r6, #88]	; 0x58
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 1003aa0:	ee170a90 	vmov	r0, s15
 1003aa4:	fa001c89 	blx	100acd0 <__aeabi_f2ulz>
	while(iters--) {
 1003aa8:	e2504001 	subs	r4, r0, #1
 1003aac:	e2c15000 	sbc	r5, r1, #0
 1003ab0:	e1903001 	orrs	r3, r0, r1
 1003ab4:	0a00000a 	beq	1003ae4 <hal_init+0x28c>
 1003ab8:	e3e02000 	mvn	r2, #0
 1003abc:	e3e03000 	mvn	r3, #0
		__asm__("nop");
 1003ac0:	e320f000 	nop	{0}
	while(iters--) {
 1003ac4:	e2544001 	subs	r4, r4, #1
 1003ac8:	e2c55000 	sbc	r5, r5, #0
 1003acc:	e1550003 	cmp	r5, r3
 1003ad0:	01540002 	cmpeq	r4, r2
 1003ad4:	1afffff9 	bne	1003ac0 <hal_init+0x268>
 1003ad8:	e596a014 	ldr	sl, [r6, #20]
 1003adc:	e1c685d8 	ldrd	r8, [r6, #88]	; 0x58
 1003ae0:	e28aa004 	add	sl, sl, #4
 1003ae4:	e59a4000 	ldr	r4, [sl]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 1003ae8:	e3740c01 	cmn	r4, #256	; 0x100
	timer_value = (((uint64_t)msb) << 32) | lsb;
 1003aec:	e1e04004 	mvn	r4, r4
		msb = g_hal.g_timer_overflow;
 1003af0:	9596704c 	ldrls	r7, [r6, #76]	; 0x4c
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1003af4:	e0544008 	subs	r4, r4, r8
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1003af8:	e1a00004 	mov	r0, r4
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1003afc:	e0c75009 	sbc	r5, r7, r9
 1003b00:	e1c64df8 	strd	r4, [r6, #216]	; 0xd8
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1003b04:	e1a01005 	mov	r1, r5
 1003b08:	fa001b9e 	blx	100a988 <__aeabi_l2d>
 1003b0c:	eddf0b8b 	vldr	d16, [pc, #556]	; 1003d40 <hal_init+0x4e8>
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1003b10:	e0944004 	adds	r4, r4, r4
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1003b14:	ec410b31 	vmov	d17, r0, r1
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1003b18:	e0a55005 	adc	r5, r5, r5
 1003b1c:	e30824ac 	movw	r2, #33964	; 0x84ac
 1003b20:	e30814c4 	movw	r1, #33988	; 0x84c4
 1003b24:	e3402105 	movt	r2, #261	; 0x105
 1003b28:	e3401105 	movt	r1, #261	; 0x105
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1003b2c:	ee610ba0 	vmul.f64	d16, d17, d16
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1003b30:	e3a00002 	mov	r0, #2
 1003b34:	e58d4000 	str	r4, [sp]
 1003b38:	e58d5004 	str	r5, [sp, #4]
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1003b3c:	eef77be0 	vcvt.f32.f64	s15, d16
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1003b40:	eef70ae7 	vcvt.f64.f32	d16, s15
 1003b44:	edcd0b02 	vstr	d16, [sp, #8]
 1003b48:	ebfffd8f 	bl	100318c <d_printf.constprop.5>
	g_hal.xgpio_ps_cfg = XGpioPs_LookupConfig(XPAR_PS7_GPIO_0_DEVICE_ID);
 1003b4c:	e3a00000 	mov	r0, #0
 1003b50:	eb000d12 	bl	1006fa0 <XGpioPs_LookupConfig>
 1003b54:	e1a03000 	mov	r3, r0
	error = XGpioPs_CfgInitialize(&g_hal.xgpio_ps, g_hal.xgpio_ps_cfg, g_hal.xgpio_ps_cfg->BaseAddr);
 1003b58:	e59f01f0 	ldr	r0, [pc, #496]	; 1003d50 <hal_init+0x4f8>
 1003b5c:	e5932004 	ldr	r2, [r3, #4]
 1003b60:	e1a01003 	mov	r1, r3
	g_hal.xgpio_ps_cfg = XGpioPs_LookupConfig(XPAR_PS7_GPIO_0_DEVICE_ID);
 1003b64:	e5863048 	str	r3, [r6, #72]	; 0x48
	error = XGpioPs_CfgInitialize(&g_hal.xgpio_ps, g_hal.xgpio_ps_cfg, g_hal.xgpio_ps_cfg->BaseAddr);
 1003b68:	eb0009d6 	bl	10062c8 <XGpioPs_CfgInitialize>
	if (error != XST_SUCCESS) {
 1003b6c:	e2504000 	subs	r4, r0, #0
 1003b70:	1a000047 	bne	1003c94 <hal_init+0x43c>
	XGpioPs_SetDirection(&g_hal.xgpio_ps, 0, 0x00000000);
 1003b74:	e1a02004 	mov	r2, r4
 1003b78:	e1a01004 	mov	r1, r4
 1003b7c:	e59f01cc 	ldr	r0, [pc, #460]	; 1003d50 <hal_init+0x4f8>
 1003b80:	eb000a86 	bl	10065a0 <XGpioPs_SetDirection>
	XGpioPs_SetDirection(&g_hal.xgpio_ps, 1, 0x00000000);
 1003b84:	e1a02004 	mov	r2, r4
 1003b88:	e3a01001 	mov	r1, #1
 1003b8c:	e59f01bc 	ldr	r0, [pc, #444]	; 1003d50 <hal_init+0x4f8>
 1003b90:	eb000a82 	bl	10065a0 <XGpioPs_SetDirection>
	XGpioPs_SetDirection(&g_hal.xgpio_ps, 2, 0x00000000);
 1003b94:	e1a02004 	mov	r2, r4
 1003b98:	e3a01002 	mov	r1, #2
 1003b9c:	e59f01ac 	ldr	r0, [pc, #428]	; 1003d50 <hal_init+0x4f8>
 1003ba0:	eb000a7e 	bl	10065a0 <XGpioPs_SetDirection>
	XGpioPs_SetDirection(&g_hal.xgpio_ps, 3, 0x00000000);
 1003ba4:	e1a02004 	mov	r2, r4
 1003ba8:	e3a01003 	mov	r1, #3
 1003bac:	e59f019c 	ldr	r0, [pc, #412]	; 1003d50 <hal_init+0x4f8>
 1003bb0:	eb000a7a 	bl	10065a0 <XGpioPs_SetDirection>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, GPIO_PS_LED_0_PIN, 1);
 1003bb4:	e3a02001 	mov	r2, #1
 1003bb8:	e3a01009 	mov	r1, #9
 1003bbc:	e59f018c 	ldr	r0, [pc, #396]	; 1003d50 <hal_init+0x4f8>
 1003bc0:	eb000bf0 	bl	1006b88 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, GPIO_PS_LED_0_PIN, 1);
 1003bc4:	e3a02001 	mov	r2, #1
 1003bc8:	e3a01009 	mov	r1, #9
 1003bcc:	e59f017c 	ldr	r0, [pc, #380]	; 1003d50 <hal_init+0x4f8>
 1003bd0:	eb000c6f 	bl	1006d94 <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, GPIO_PS_LED_1_PIN, 1);
 1003bd4:	e3a02001 	mov	r2, #1
 1003bd8:	e3a01025 	mov	r1, #37	; 0x25
 1003bdc:	e59f016c 	ldr	r0, [pc, #364]	; 1003d50 <hal_init+0x4f8>
 1003be0:	eb000be8 	bl	1006b88 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, GPIO_PS_LED_1_PIN, 1);
 1003be4:	e3a02001 	mov	r2, #1
 1003be8:	e3a01025 	mov	r1, #37	; 0x25
 1003bec:	e59f015c 	ldr	r0, [pc, #348]	; 1003d50 <hal_init+0x4f8>
 1003bf0:	eb000c67 	bl	1006d94 <XGpioPs_SetOutputEnablePin>
			XGpioPs_WritePin(&g_hal.xgpio_ps, GPIO_PS_LED_0_PIN, enable);
 1003bf4:	e1a02004 	mov	r2, r4
 1003bf8:	e3a01009 	mov	r1, #9
 1003bfc:	e59f014c 	ldr	r0, [pc, #332]	; 1003d50 <hal_init+0x4f8>
 1003c00:	eb000ba0 	bl	1006a88 <XGpioPs_WritePin>
			XGpioPs_WritePin(&g_hal.xgpio_ps, GPIO_PS_LED_1_PIN, enable);
 1003c04:	e1a02004 	mov	r2, r4
 1003c08:	e3a01025 	mov	r1, #37	; 0x25
 1003c0c:	e59f013c 	ldr	r0, [pc, #316]	; 1003d50 <hal_init+0x4f8>
 1003c10:	e3a04a01 	mov	r4, #4096	; 0x1000
 1003c14:	eb000b9b 	bl	1006a88 <XGpioPs_WritePin>
	d_printf(D_INFO, "XGpioPs: ready");
 1003c18:	e308151c 	movw	r1, #34076	; 0x851c
 1003c1c:	e3a00002 	mov	r0, #2
 1003c20:	e3401105 	movt	r1, #261	; 0x105
 1003c24:	e34e4000 	movt	r4, #57344	; 0xe000
 1003c28:	ebfffd57 	bl	100318c <d_printf.constprop.5>
	fabcfg_init();
 1003c2c:	ebfffcf6 	bl	100300c <fabcfg_init>
	d_printf(D_INFO, "XUartPs: resetting RX FIFO");
 1003c30:	e308152c 	movw	r1, #34092	; 0x852c
 1003c34:	e3a00002 	mov	r0, #2
 1003c38:	e3401105 	movt	r1, #261	; 0x105
 1003c3c:	ebfffd52 	bl	100318c <d_printf.constprop.5>
 1003c40:	e594302c 	ldr	r3, [r4, #44]	; 0x2c
	while(XUartPs_IsReceiveData(STDIN_BASEADDRESS)) {
 1003c44:	e3130002 	tst	r3, #2
 1003c48:	1a000005 	bne	1003c64 <hal_init+0x40c>
		d_printf(D_EXINFO, "XUartPs: FIFO = 0x%02x", XUartPs_RecvByte(STDIN_BASEADDRESS));
 1003c4c:	e3a00a01 	mov	r0, #4096	; 0x1000
 1003c50:	e34e0000 	movt	r0, #57344	; 0xe000
 1003c54:	eb0018be 	bl	1009f54 <XUartPs_RecvByte>
 1003c58:	e594302c 	ldr	r3, [r4, #44]	; 0x2c
	while(XUartPs_IsReceiveData(STDIN_BASEADDRESS)) {
 1003c5c:	e3130002 	tst	r3, #2
 1003c60:	0afffff9 	beq	1003c4c <hal_init+0x3f4>
	clkwiz_init(&g_hal.clkwiz_mipi, CLKWIZ_CFG_MIPI, CLKWIZ_CFG_MIPI_REFCLK);
 1003c64:	ed9f0a38 	vldr	s0, [pc, #224]	; 1003d4c <hal_init+0x4f4>
 1003c68:	e3a01000 	mov	r1, #0
 1003c6c:	e59f00e0 	ldr	r0, [pc, #224]	; 1003d54 <hal_init+0x4fc>
}
 1003c70:	e28dd010 	add	sp, sp, #16
 1003c74:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
	clkwiz_init(&g_hal.clkwiz_mipi, CLKWIZ_CFG_MIPI, CLKWIZ_CFG_MIPI_REFCLK);
 1003c78:	eafffacc 	b	10027b0 <clkwiz_init>
		d_printf(D_ERROR, "XScuGic: configuration lookup returns NULL");
 1003c7c:	e3081354 	movw	r1, #33620	; 0x8354
 1003c80:	e3a00004 	mov	r0, #4
 1003c84:	e3401105 	movt	r1, #261	; 0x105
 1003c88:	ebfffd8d 	bl	10032c4 <d_printf.constprop.7>
		exit(-1);
 1003c8c:	e3e00000 	mvn	r0, #0
 1003c90:	fa001c74 	blx	100ae68 <exit>
		d_printf(D_ERROR, "XGpioPs: returned error code: %d, unable to start", error);
 1003c94:	e30814e8 	movw	r1, #34024	; 0x84e8
 1003c98:	e3a00004 	mov	r0, #4
 1003c9c:	e1a02004 	mov	r2, r4
 1003ca0:	e3401105 	movt	r1, #261	; 0x105
 1003ca4:	ebfffd86 	bl	10032c4 <d_printf.constprop.7>
		exit(-1);
 1003ca8:	e3e00000 	mvn	r0, #0
 1003cac:	fa001c6d 	blx	100ae68 <exit>
		d_printf(D_ERROR, "XScuTimer: unable to connect interrupt handler: error code %d", error);
 1003cb0:	e308146c 	movw	r1, #33900	; 0x846c
 1003cb4:	e1a02000 	mov	r2, r0
 1003cb8:	e3401105 	movt	r1, #261	; 0x105
 1003cbc:	e3a00004 	mov	r0, #4
 1003cc0:	ebfffd7f 	bl	10032c4 <d_printf.constprop.7>
		exit(-1);
 1003cc4:	e3e00000 	mvn	r0, #0
 1003cc8:	fa001c66 	blx	100ae68 <exit>
		d_printf(D_ERROR, "XScuTimer: self test failed with error %d", error);
 1003ccc:	e308142c 	movw	r1, #33836	; 0x842c
 1003cd0:	e1a02000 	mov	r2, r0
 1003cd4:	e3401105 	movt	r1, #261	; 0x105
 1003cd8:	e3a00004 	mov	r0, #4
 1003cdc:	ebfffd78 	bl	10032c4 <d_printf.constprop.7>
		exit(-1);
 1003ce0:	e3e00000 	mvn	r0, #0
 1003ce4:	fa001c5f 	blx	100ae68 <exit>
		d_printf(D_ERROR, "XScuTimer: returned error code: %d, unable to start", error);
 1003ce8:	e30813f8 	movw	r1, #33784	; 0x83f8
 1003cec:	e1a02000 	mov	r2, r0
 1003cf0:	e3401105 	movt	r1, #261	; 0x105
 1003cf4:	e3a00004 	mov	r0, #4
 1003cf8:	ebfffd71 	bl	10032c4 <d_printf.constprop.7>
		exit(-1);
 1003cfc:	e3e00000 	mvn	r0, #0
 1003d00:	fa001c58 	blx	100ae68 <exit>
		d_printf(D_ERROR, "XScuGic: self test failed error %d", error);
 1003d04:	e30813b0 	movw	r1, #33712	; 0x83b0
 1003d08:	e3a00004 	mov	r0, #4
 1003d0c:	e1a02008 	mov	r2, r8
 1003d10:	e3401105 	movt	r1, #261	; 0x105
 1003d14:	ebfffd6a 	bl	10032c4 <d_printf.constprop.7>
		exit(-1);
 1003d18:	e3e00000 	mvn	r0, #0
 1003d1c:	fa001c51 	blx	100ae68 <exit>
		d_printf(D_ERROR, "XScuGic: configuration init returned error %d", error);
 1003d20:	e3081380 	movw	r1, #33664	; 0x8380
 1003d24:	e1a02000 	mov	r2, r0
 1003d28:	e3401105 	movt	r1, #261	; 0x105
 1003d2c:	e3a00004 	mov	r0, #4
 1003d30:	ebfffd63 	bl	10032c4 <d_printf.constprop.7>
		exit(-1);
 1003d34:	e3e00000 	mvn	r0, #0
 1003d38:	fa001c4a 	blx	100ae68 <exit>
 1003d3c:	e320f000 	nop	{0}
 1003d40:	a17f0000 	.word	0xa17f0000
 1003d44:	3f689374 	.word	0x3f689374
 1003d48:	47c35000 	.word	0x47c35000
 1003d4c:	43480000 	.word	0x43480000
 1003d50:	01161b84 	.word	0x01161b84
 1003d54:	01161cc0 	.word	0x01161cc0

01003d58 <d_waitkey>:
	res = XUartPs_RecvByte(STDIN_BASEADDRESS);
 1003d58:	e3a00a01 	mov	r0, #4096	; 0x1000
 1003d5c:	e34e0000 	movt	r0, #57344	; 0xe000
 1003d60:	ea00187b 	b	1009f54 <XUartPs_RecvByte>

01003d64 <d_iskeypress>:
	*LocalAddr = Value;
 1003d64:	e3a03a01 	mov	r3, #4096	; 0x1000
 1003d68:	e3a02003 	mov	r2, #3
 1003d6c:	e34e3000 	movt	r3, #57344	; 0xe000
 1003d70:	e5832000 	str	r2, [r3]
	return *(volatile u32 *) Addr;
 1003d74:	e593002c 	ldr	r0, [r3, #44]	; 0x2c
	return XUartPs_IsReceiveData(STDIN_BASEADDRESS);
 1003d78:	e2200002 	eor	r0, r0, #2
}
 1003d7c:	e7e000d0 	ubfx	r0, r0, #1, #1
 1003d80:	e12fff1e 	bx	lr

01003d84 <d_getkey>:
 1003d84:	e3a00a01 	mov	r0, #4096	; 0x1000
 1003d88:	e34e0000 	movt	r0, #57344	; 0xe000
 1003d8c:	e590302c 	ldr	r3, [r0, #44]	; 0x2c
	if(XUartPs_IsReceiveData(STDIN_BASEADDRESS)) {
 1003d90:	e3130002 	tst	r3, #2
 1003d94:	0a000001 	beq	1003da0 <d_getkey+0x1c>
}
 1003d98:	e3a00000 	mov	r0, #0
 1003d9c:	e12fff1e 	bx	lr
		return XUartPs_RecvByte(STDIN_BASEADDRESS);
 1003da0:	ea00186b 	b	1009f54 <XUartPs_RecvByte>

01003da4 <d_read_global_timer>:
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1003da4:	e3012b60 	movw	r2, #7008	; 0x1b60
 1003da8:	e3402116 	movt	r2, #278	; 0x116
 1003dac:	e5923014 	ldr	r3, [r2, #20]
 1003db0:	e5933004 	ldr	r3, [r3, #4]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 1003db4:	e3730c01 	cmn	r3, #256	; 0x100
	*lsb_ret = XSCUTIMER_LOAD_VALUE_LU - lsb;
 1003db8:	e1e03003 	mvn	r3, r3
		msb = g_hal.g_timer_overflow;
 1003dbc:	9592c04c 	ldrls	ip, [r2, #76]	; 0x4c
	*lsb_ret = XSCUTIMER_LOAD_VALUE_LU - lsb;
 1003dc0:	e5803000 	str	r3, [r0]
	*msb_ret = msb;
 1003dc4:	e581c000 	str	ip, [r1]
}
 1003dc8:	e12fff1e 	bx	lr

01003dcc <d_start_timing>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1003dcc:	e350000f 	cmp	r0, #15
 1003dd0:	ca00000b 	bgt	1003e04 <d_start_timing+0x38>
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1003dd4:	e3013b60 	movw	r3, #7008	; 0x1b60
	g_hal.timers[index] = timer_value;
 1003dd8:	e280000b 	add	r0, r0, #11
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1003ddc:	e3403116 	movt	r3, #278	; 0x116
 1003de0:	e5932014 	ldr	r2, [r3, #20]
	g_hal.timers[index] = timer_value;
 1003de4:	e0831180 	add	r1, r3, r0, lsl #3
 1003de8:	e5922004 	ldr	r2, [r2, #4]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 1003dec:	e3720c01 	cmn	r2, #256	; 0x100
	*lsb_ret = XSCUTIMER_LOAD_VALUE_LU - lsb;
 1003df0:	e1e02002 	mvn	r2, r2
		msb = g_hal.g_timer_overflow;
 1003df4:	9593c04c 	ldrls	ip, [r3, #76]	; 0x4c
	g_hal.timers[index] = timer_value;
 1003df8:	e7832180 	str	r2, [r3, r0, lsl #3]
 1003dfc:	e581c004 	str	ip, [r1, #4]
 1003e00:	e12fff1e 	bx	lr
{
 1003e04:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1003e08:	e30001b9 	movw	r0, #441	; 0x1b9
{
 1003e0c:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1003e10:	e308312c 	movw	r3, #33068	; 0x812c
 1003e14:	e308213c 	movw	r2, #33084	; 0x813c
 1003e18:	e3071b3c 	movw	r1, #31548	; 0x7b3c
 1003e1c:	e58d0000 	str	r0, [sp]
 1003e20:	e3403105 	movt	r3, #261	; 0x105
 1003e24:	e3a00004 	mov	r0, #4
 1003e28:	e3402105 	movt	r2, #261	; 0x105
 1003e2c:	e3401105 	movt	r1, #261	; 0x105
 1003e30:	ebfffd23 	bl	10032c4 <d_printf.constprop.7>
 1003e34:	e3e00062 	mvn	r0, #98	; 0x62
 1003e38:	fa001c0a 	blx	100ae68 <exit>

01003e3c <d_stop_timing>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1003e3c:	e350000f 	cmp	r0, #15
 1003e40:	ca00000f 	bgt	1003e84 <d_stop_timing+0x48>
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1003e44:	e3013b60 	movw	r3, #7008	; 0x1b60
 1003e48:	e3403116 	movt	r3, #278	; 0x116
 1003e4c:	e5932014 	ldr	r2, [r3, #20]
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1003e50:	e083c180 	add	ip, r3, r0, lsl #3
 1003e54:	e59c0058 	ldr	r0, [ip, #88]	; 0x58
 1003e58:	e5922004 	ldr	r2, [r2, #4]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 1003e5c:	e3720c01 	cmn	r2, #256	; 0x100
	timer_value = (((uint64_t)msb) << 32) | lsb;
 1003e60:	e1e02002 	mvn	r2, r2
		msb = g_hal.g_timer_overflow;
 1003e64:	9593104c 	ldrls	r1, [r3, #76]	; 0x4c
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1003e68:	e1a0300c 	mov	r3, ip
 1003e6c:	e59cc05c 	ldr	ip, [ip, #92]	; 0x5c
 1003e70:	e0522000 	subs	r2, r2, r0
 1003e74:	e58320d8 	str	r2, [r3, #216]	; 0xd8
 1003e78:	e0c1100c 	sbc	r1, r1, ip
 1003e7c:	e58310dc 	str	r1, [r3, #220]	; 0xdc
 1003e80:	e12fff1e 	bx	lr
{
 1003e84:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1003e88:	e30001cd 	movw	r0, #461	; 0x1cd
{
 1003e8c:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1003e90:	e308312c 	movw	r3, #33068	; 0x812c
 1003e94:	e308213c 	movw	r2, #33084	; 0x813c
 1003e98:	e3071b3c 	movw	r1, #31548	; 0x7b3c
 1003e9c:	e58d0000 	str	r0, [sp]
 1003ea0:	e3403105 	movt	r3, #261	; 0x105
 1003ea4:	e3a00004 	mov	r0, #4
 1003ea8:	e3402105 	movt	r2, #261	; 0x105
 1003eac:	e3401105 	movt	r1, #261	; 0x105
 1003eb0:	ebfffd03 	bl	10032c4 <d_printf.constprop.7>
 1003eb4:	e3e00062 	mvn	r0, #98	; 0x62
 1003eb8:	fa001bea 	blx	100ae68 <exit>

01003ebc <d_read_timing>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1003ebc:	e350000f 	cmp	r0, #15
 1003ec0:	ca000004 	bgt	1003ed8 <d_read_timing+0x1c>
	return g_hal.timer_deltas[index];
 1003ec4:	e3013b60 	movw	r3, #7008	; 0x1b60
 1003ec8:	e3403116 	movt	r3, #278	; 0x116
 1003ecc:	e0833180 	add	r3, r3, r0, lsl #3
}
 1003ed0:	e1c30dd8 	ldrd	r0, [r3, #216]	; 0xd8
 1003ed4:	e12fff1e 	bx	lr
{
 1003ed8:	e92d4010 	push	{r4, lr}
 1003edc:	ebfffd43 	bl	10033f0 <d_read_timing.part.3>

01003ee0 <d_read_timing_us>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1003ee0:	e350000f 	cmp	r0, #15
{
 1003ee4:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 1003ee8:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1003eec:	ca00000a 	bgt	1003f1c <d_read_timing_us+0x3c>
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1003ef0:	e3013b60 	movw	r3, #7008	; 0x1b60
 1003ef4:	e3403116 	movt	r3, #278	; 0x116
 1003ef8:	e0833180 	add	r3, r3, r0, lsl #3
 1003efc:	e1c30dd8 	ldrd	r0, [r3, #216]	; 0xd8
 1003f00:	fa001aa0 	blx	100a988 <__aeabi_l2d>
 1003f04:	ed9f0b11 	vldr	d0, [pc, #68]	; 1003f50 <d_read_timing_us+0x70>
 1003f08:	ec410b30 	vmov	d16, r0, r1
 1003f0c:	ee200b80 	vmul.f64	d0, d16, d0
}
 1003f10:	eeb70bc0 	vcvt.f32.f64	s0, d0
 1003f14:	e28dd00c 	add	sp, sp, #12
 1003f18:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1003f1c:	e30001eb 	movw	r0, #491	; 0x1eb
 1003f20:	e308312c 	movw	r3, #33068	; 0x812c
 1003f24:	e308213c 	movw	r2, #33084	; 0x813c
 1003f28:	e3071b3c 	movw	r1, #31548	; 0x7b3c
 1003f2c:	e58d0000 	str	r0, [sp]
 1003f30:	e3403105 	movt	r3, #261	; 0x105
 1003f34:	e3a00004 	mov	r0, #4
 1003f38:	e3402105 	movt	r2, #261	; 0x105
 1003f3c:	e3401105 	movt	r1, #261	; 0x105
 1003f40:	ebfffcdf 	bl	10032c4 <d_printf.constprop.7>
 1003f44:	e3e00062 	mvn	r0, #98	; 0x62
 1003f48:	fa001bc6 	blx	100ae68 <exit>
 1003f4c:	e320f000 	nop	{0}
 1003f50:	a17f0000 	.word	0xa17f0000
 1003f54:	3f689374 	.word	0x3f689374

01003f58 <d_dump_timing>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1003f58:	e351000f 	cmp	r1, #15
{
 1003f5c:	e92d4070 	push	{r4, r5, r6, lr}
 1003f60:	e24dd010 	sub	sp, sp, #16
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1003f64:	ca000017 	bgt	1003fc8 <d_dump_timing+0x70>
	return g_hal.timer_deltas[index];
 1003f68:	e3013b60 	movw	r3, #7008	; 0x1b60
 1003f6c:	e1a06000 	mov	r6, r0
 1003f70:	e3403116 	movt	r3, #278	; 0x116
 1003f74:	e0833181 	add	r3, r3, r1, lsl #3
 1003f78:	e1c34dd8 	ldrd	r4, [r3, #216]	; 0xd8
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1003f7c:	e1a00004 	mov	r0, r4
 1003f80:	e1a01005 	mov	r1, r5
 1003f84:	fa001a7f 	blx	100a988 <__aeabi_l2d>
 1003f88:	eddf0b10 	vldr	d16, [pc, #64]	; 1003fd0 <d_dump_timing+0x78>
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1003f8c:	e0944004 	adds	r4, r4, r4
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1003f90:	ec410b31 	vmov	d17, r0, r1
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1003f94:	e0a55005 	adc	r5, r5, r5
 1003f98:	e30814c4 	movw	r1, #33988	; 0x84c4
 1003f9c:	e1cd40f0 	strd	r4, [sp]
 1003fa0:	e1a02006 	mov	r2, r6
 1003fa4:	e3401105 	movt	r1, #261	; 0x105
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1003fa8:	ee610ba0 	vmul.f64	d16, d17, d16
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1003fac:	e3a00002 	mov	r0, #2
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1003fb0:	eef77be0 	vcvt.f32.f64	s15, d16
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1003fb4:	eef70ae7 	vcvt.f64.f32	d16, s15
 1003fb8:	edcd0b02 	vstr	d16, [sp, #8]
 1003fbc:	ebfffc72 	bl	100318c <d_printf.constprop.5>
}
 1003fc0:	e28dd010 	add	sp, sp, #16
 1003fc4:	e8bd8070 	pop	{r4, r5, r6, pc}
 1003fc8:	ebfffd08 	bl	10033f0 <d_read_timing.part.3>
 1003fcc:	e320f000 	nop	{0}
 1003fd0:	a17f0000 	.word	0xa17f0000
 1003fd4:	3f689374 	.word	0x3f689374

01003fd8 <d_dump_timing_ex>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1003fd8:	e351000f 	cmp	r1, #15
 1003fdc:	d12fff1e 	bxle	lr
{
 1003fe0:	e92d4010 	push	{r4, lr}
 1003fe4:	ebfffd01 	bl	10033f0 <d_read_timing.part.3>

01003fe8 <csi_hack_init>:

XAxiDma mipi_dma;
XAxiDma_Config *mipi_dma_config;

void csi_hack_init()
{
 1003fe8:	e92d4010 	push	{r4, lr}
	int error;

	mipi_dma_config = XAxiDma_LookupConfig(XPAR_MIPI_DMA_DEVICE_ID);
 1003fec:	e3a00001 	mov	r0, #1
 1003ff0:	eb00044c 	bl	1005128 <XAxiDma_LookupConfig>
 1003ff4:	e3014d60 	movw	r4, #7520	; 0x1d60
 1003ff8:	e1a03000 	mov	r3, r0
	error = XAxiDma_CfgInitialize(&mipi_dma, mipi_dma_config);
 1003ffc:	e3010d64 	movw	r0, #7524	; 0x1d64
	mipi_dma_config = XAxiDma_LookupConfig(XPAR_MIPI_DMA_DEVICE_ID);
 1004000:	e3404116 	movt	r4, #278	; 0x116
	error = XAxiDma_CfgInitialize(&mipi_dma, mipi_dma_config);
 1004004:	e1a01003 	mov	r1, r3
 1004008:	e3400116 	movt	r0, #278	; 0x116
	mipi_dma_config = XAxiDma_LookupConfig(XPAR_MIPI_DMA_DEVICE_ID);
 100400c:	e5843000 	str	r3, [r4]
	error = XAxiDma_CfgInitialize(&mipi_dma, mipi_dma_config);
 1004010:	eb000255 	bl	100496c <XAxiDma_CfgInitialize>

	if(error != XST_SUCCESS) {
 1004014:	e3500000 	cmp	r0, #0
 1004018:	1a000039 	bne	1004104 <csi_hack_init+0x11c>
		d_printf(D_ERROR, "mipihacks: fatal: unable to initialise DMA engine! (error=%d)", error);
		exit(-1);
	}

	d_printf(D_INFO, "mipihacks: DMA initialised @ 0x%08x", mipi_dma_config->BaseAddr);
 100401c:	e5943000 	ldr	r3, [r4]
 1004020:	e30815a0 	movw	r1, #34208	; 0x85a0

	XAxiDma_Reset(&mipi_dma);
	while(!XAxiDma_ResetIsDone(&mipi_dma)) ;
 1004024:	e3014d64 	movw	r4, #7524	; 0x1d64
	d_printf(D_INFO, "mipihacks: DMA initialised @ 0x%08x", mipi_dma_config->BaseAddr);
 1004028:	e3a00002 	mov	r0, #2
 100402c:	e3401105 	movt	r1, #261	; 0x105
	while(!XAxiDma_ResetIsDone(&mipi_dma)) ;
 1004030:	e3404116 	movt	r4, #278	; 0x116
	d_printf(D_INFO, "mipihacks: DMA initialised @ 0x%08x", mipi_dma_config->BaseAddr);
 1004034:	e5932004 	ldr	r2, [r3, #4]
 1004038:	ebfffd90 	bl	1003680 <d_printf>
	XAxiDma_Reset(&mipi_dma);
 100403c:	e1a00004 	mov	r0, r4
 1004040:	eb0001f1 	bl	100480c <XAxiDma_Reset>
	while(!XAxiDma_ResetIsDone(&mipi_dma)) ;
 1004044:	e1a00004 	mov	r0, r4
 1004048:	eb000234 	bl	1004920 <XAxiDma_ResetIsDone>
 100404c:	e3500000 	cmp	r0, #0
 1004050:	0afffffb 	beq	1004044 <csi_hack_init+0x5c>

	d_printf(D_INFO, "mipihacks: DMA reset OK");
 1004054:	e30815c4 	movw	r1, #34244	; 0x85c4
 1004058:	e3a00002 	mov	r0, #2
 100405c:	e3401105 	movt	r1, #261	; 0x105
 1004060:	ebfffd86 	bl	1003680 <d_printf>

	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, CSI_EMIO_START_FRAME, 1);
 1004064:	e3a02001 	mov	r2, #1
 1004068:	e3a0104b 	mov	r1, #75	; 0x4b
 100406c:	e59f00ac 	ldr	r0, [pc, #172]	; 1004120 <csi_hack_init+0x138>
 1004070:	eb000b47 	bl	1006d94 <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, CSI_EMIO_START_FRAME, 1);
 1004074:	e3a02001 	mov	r2, #1
 1004078:	e3a0104b 	mov	r1, #75	; 0x4b
 100407c:	e59f009c 	ldr	r0, [pc, #156]	; 1004120 <csi_hack_init+0x138>
 1004080:	eb000ac0 	bl	1006b88 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, CSI_EMIO_START_LINES, 1);
 1004084:	e3a02001 	mov	r2, #1
 1004088:	e3a0104a 	mov	r1, #74	; 0x4a
 100408c:	e59f008c 	ldr	r0, [pc, #140]	; 1004120 <csi_hack_init+0x138>
 1004090:	eb000b3f 	bl	1006d94 <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, CSI_EMIO_START_LINES, 1);
 1004094:	e3a02001 	mov	r2, #1
 1004098:	e3a0104a 	mov	r1, #74	; 0x4a
 100409c:	e59f007c 	ldr	r0, [pc, #124]	; 1004120 <csi_hack_init+0x138>
 10040a0:	eb000ab8 	bl	1006b88 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, CSI_EMIO_END_FRAME, 1);
 10040a4:	e3a02001 	mov	r2, #1
 10040a8:	e3a0104c 	mov	r1, #76	; 0x4c
 10040ac:	e59f006c 	ldr	r0, [pc, #108]	; 1004120 <csi_hack_init+0x138>
 10040b0:	eb000b37 	bl	1006d94 <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, CSI_EMIO_END_FRAME, 1);
 10040b4:	e3a02001 	mov	r2, #1
 10040b8:	e3a0104c 	mov	r1, #76	; 0x4c
 10040bc:	e59f005c 	ldr	r0, [pc, #92]	; 1004120 <csi_hack_init+0x138>
 10040c0:	eb000ab0 	bl	1006b88 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, CSI_EMIO_STOP, 1);
 10040c4:	e3a02001 	mov	r2, #1
 10040c8:	e3a0104d 	mov	r1, #77	; 0x4d
 10040cc:	e59f004c 	ldr	r0, [pc, #76]	; 1004120 <csi_hack_init+0x138>
 10040d0:	eb000b2f 	bl	1006d94 <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, CSI_EMIO_STOP, 1);
 10040d4:	e3a02001 	mov	r2, #1
 10040d8:	e3a0104d 	mov	r1, #77	; 0x4d
 10040dc:	e59f003c 	ldr	r0, [pc, #60]	; 1004120 <csi_hack_init+0x138>
 10040e0:	eb000aa8 	bl	1006b88 <XGpioPs_SetDirectionPin>
 10040e4:	e3a03101 	mov	r3, #1073741824	; 0x40000000
 10040e8:	e30007fe 	movw	r0, #2046	; 0x7fe
 10040ec:	e3a0102a 	mov	r1, #42	; 0x2a
 10040f0:	e3a02001 	mov	r2, #1
 10040f4:	e5830104 	str	r0, [r3, #260]	; 0x104
 10040f8:	e5831108 	str	r1, [r3, #264]	; 0x108
 10040fc:	e583210c 	str	r2, [r3, #268]	; 0x10c

	fabcfg_write(FAB_CFG_CSI_LINE_BYTE_COUNT, 2046);
	fabcfg_write(FAB_CFG_CSI_DATA_TYPE, 0x2a);
	fabcfg_write(FAB_CFG_CSI_CTRL_FLAGS, 0x01); // LSB controls clock idling mode
}
 1004100:	e8bd8010 	pop	{r4, pc}
		d_printf(D_ERROR, "mipihacks: fatal: unable to initialise DMA engine! (error=%d)", error);
 1004104:	e3081560 	movw	r1, #34144	; 0x8560
 1004108:	e1a02000 	mov	r2, r0
 100410c:	e3401105 	movt	r1, #261	; 0x105
 1004110:	e3a00004 	mov	r0, #4
 1004114:	ebfffd59 	bl	1003680 <d_printf>
		exit(-1);
 1004118:	e3e00000 	mvn	r0, #0
 100411c:	fa001b51 	blx	100ae68 <exit>
 1004120:	01161b84 	.word	0x01161b84

01004124 <csi_hack_start_frame>:
 1004124:	e3a03101 	mov	r3, #1073741824	; 0x40000000

void csi_hack_start_frame(uint32_t line_count)
{
 1004128:	e92d4010 	push	{r4, lr}
 100412c:	e5830100 	str	r0, [r3, #256]	; 0x100
	fabcfg_write(FAB_CFG_CSI_LINE_COUNT, line_count);

	// Stop frame first
	XGpioPs_WritePin(&g_hal.xgpio_ps, CSI_EMIO_STOP, 1);
 1004130:	e3a02001 	mov	r2, #1
 1004134:	e3a0104d 	mov	r1, #77	; 0x4d
 1004138:	e59f006c 	ldr	r0, [pc, #108]	; 10041ac <csi_hack_start_frame+0x88>
	XGpioPs_WritePin(&g_hal.xgpio_ps, CSI_EMIO_STOP, 0);

	//d_printf(D_ERROR, "wait - startframe?");

	XGpioPs_WritePin(&g_hal.xgpio_ps, CSI_EMIO_START_FRAME, 1);
	while( XGpioPs_ReadPin(&g_hal.xgpio_ps, CSI_EMIO_DONE)) ;	// wait for DONE to be LOW - ack/ready
 100413c:	e1a04000 	mov	r4, r0
	XGpioPs_WritePin(&g_hal.xgpio_ps, CSI_EMIO_STOP, 1);
 1004140:	eb000a50 	bl	1006a88 <XGpioPs_WritePin>
	bogo_delay(1); // TODO: we need a DONE signal here -- OR a Stop-Ack signal...
 1004144:	e3a00001 	mov	r0, #1
 1004148:	ebfffd26 	bl	10035e8 <bogo_delay>
	XGpioPs_WritePin(&g_hal.xgpio_ps, CSI_EMIO_STOP, 0);
 100414c:	e3a02000 	mov	r2, #0
 1004150:	e3a0104d 	mov	r1, #77	; 0x4d
 1004154:	e1a00004 	mov	r0, r4
 1004158:	eb000a4a 	bl	1006a88 <XGpioPs_WritePin>
	XGpioPs_WritePin(&g_hal.xgpio_ps, CSI_EMIO_START_FRAME, 1);
 100415c:	e3a02001 	mov	r2, #1
 1004160:	e3a0104b 	mov	r1, #75	; 0x4b
 1004164:	e1a00004 	mov	r0, r4
 1004168:	eb000a46 	bl	1006a88 <XGpioPs_WritePin>
	while( XGpioPs_ReadPin(&g_hal.xgpio_ps, CSI_EMIO_DONE)) ;	// wait for DONE to be LOW - ack/ready
 100416c:	e3a0104f 	mov	r1, #79	; 0x4f
 1004170:	e1a00004 	mov	r0, r4
 1004174:	eb000a0a 	bl	10069a4 <XGpioPs_ReadPin>
 1004178:	e3500000 	cmp	r0, #0
 100417c:	1afffffa 	bne	100416c <csi_hack_start_frame+0x48>
	while(!XGpioPs_ReadPin(&g_hal.xgpio_ps, CSI_EMIO_DONE)) ;	// wait for DONE to go HIGH - this cmd done
 1004180:	e59f4024 	ldr	r4, [pc, #36]	; 10041ac <csi_hack_start_frame+0x88>
 1004184:	e3a0104f 	mov	r1, #79	; 0x4f
 1004188:	e1a00004 	mov	r0, r4
 100418c:	eb000a04 	bl	10069a4 <XGpioPs_ReadPin>
 1004190:	e3500000 	cmp	r0, #0
 1004194:	0afffffa 	beq	1004184 <csi_hack_start_frame+0x60>
	XGpioPs_WritePin(&g_hal.xgpio_ps, CSI_EMIO_START_FRAME, 0);
 1004198:	e3a02000 	mov	r2, #0
 100419c:	e3a0104b 	mov	r1, #75	; 0x4b
 10041a0:	e59f0004 	ldr	r0, [pc, #4]	; 10041ac <csi_hack_start_frame+0x88>

	//d_printf(D_ERROR, "done - startframe");
}
 10041a4:	e8bd4010 	pop	{r4, lr}
	XGpioPs_WritePin(&g_hal.xgpio_ps, CSI_EMIO_START_FRAME, 0);
 10041a8:	ea000a36 	b	1006a88 <XGpioPs_WritePin>
 10041ac:	01161b84 	.word	0x01161b84

010041b0 <csi_hack_stop_frame>:

void csi_hack_stop_frame()
{
 10041b0:	e92d4010 	push	{r4, lr}
	XGpioPs_WritePin(&g_hal.xgpio_ps, CSI_EMIO_END_FRAME, 1);
 10041b4:	e3a02001 	mov	r2, #1
	while( XGpioPs_ReadPin(&g_hal.xgpio_ps, CSI_EMIO_DONE)) ;	// wait for DONE to go LOW - ack of command
 10041b8:	e59f4048 	ldr	r4, [pc, #72]	; 1004208 <csi_hack_stop_frame+0x58>
	XGpioPs_WritePin(&g_hal.xgpio_ps, CSI_EMIO_END_FRAME, 1);
 10041bc:	e3a0104c 	mov	r1, #76	; 0x4c
 10041c0:	e1a00004 	mov	r0, r4
 10041c4:	eb000a2f 	bl	1006a88 <XGpioPs_WritePin>
	while( XGpioPs_ReadPin(&g_hal.xgpio_ps, CSI_EMIO_DONE)) ;	// wait for DONE to go LOW - ack of command
 10041c8:	e3a0104f 	mov	r1, #79	; 0x4f
 10041cc:	e1a00004 	mov	r0, r4
 10041d0:	eb0009f3 	bl	10069a4 <XGpioPs_ReadPin>
 10041d4:	e3500000 	cmp	r0, #0
 10041d8:	1afffffa 	bne	10041c8 <csi_hack_stop_frame+0x18>
	while(!XGpioPs_ReadPin(&g_hal.xgpio_ps, CSI_EMIO_DONE)) ;
 10041dc:	e59f4024 	ldr	r4, [pc, #36]	; 1004208 <csi_hack_stop_frame+0x58>
 10041e0:	e3a0104f 	mov	r1, #79	; 0x4f
 10041e4:	e1a00004 	mov	r0, r4
 10041e8:	eb0009ed 	bl	10069a4 <XGpioPs_ReadPin>
 10041ec:	e3500000 	cmp	r0, #0
 10041f0:	0afffffa 	beq	10041e0 <csi_hack_stop_frame+0x30>
	XGpioPs_WritePin(&g_hal.xgpio_ps, CSI_EMIO_END_FRAME, 0);
 10041f4:	e3a02000 	mov	r2, #0
 10041f8:	e3a0104c 	mov	r1, #76	; 0x4c
 10041fc:	e59f0004 	ldr	r0, [pc, #4]	; 1004208 <csi_hack_stop_frame+0x58>
}
 1004200:	e8bd4010 	pop	{r4, lr}
	XGpioPs_WritePin(&g_hal.xgpio_ps, CSI_EMIO_END_FRAME, 0);
 1004204:	ea000a1f 	b	1006a88 <XGpioPs_WritePin>
 1004208:	01161b84 	.word	0x01161b84

0100420c <csi_hack_send_line_data>:
	for(i = 0; i < sz; i++) {
		d_printf(D_RAW, "%02x ", buff[i]);
	}
	*/

	error = XAxiDma_SimpleTransfer(&mipi_dma, buff, sz, XAXIDMA_DMA_TO_DEVICE);
 100420c:	e1a02001 	mov	r2, r1
 1004210:	e1a01000 	mov	r1, r0
 1004214:	e3010d64 	movw	r0, #7524	; 0x1d64
{
 1004218:	e92d4010 	push	{r4, lr}
	error = XAxiDma_SimpleTransfer(&mipi_dma, buff, sz, XAXIDMA_DMA_TO_DEVICE);
 100421c:	e3a03000 	mov	r3, #0
 1004220:	e3400116 	movt	r0, #278	; 0x116
 1004224:	eb000354 	bl	1004f7c <XAxiDma_SimpleTransfer>

	if(error != XST_SUCCESS) {
 1004228:	e2502000 	subs	r2, r0, #0
 100422c:	1a000017 	bne	1004290 <csi_hack_send_line_data+0x84>
	// instead - should be sufficient time to copy across
	//bogo_delay(1000);
	//d_printf(D_INFO, "mipihacks: done, initiating line xfer");

	XGpioPs_WritePin(&g_hal.xgpio_ps, CSI_EMIO_START_LINES, 1);
	while( XGpioPs_ReadPin(&g_hal.xgpio_ps, CSI_EMIO_DONE)) ;	// wait for DONE to go LOW - ack of command
 1004230:	e59f406c 	ldr	r4, [pc, #108]	; 10042a4 <csi_hack_send_line_data+0x98>
	XGpioPs_WritePin(&g_hal.xgpio_ps, CSI_EMIO_START_LINES, 1);
 1004234:	e3a02001 	mov	r2, #1
 1004238:	e3a0104a 	mov	r1, #74	; 0x4a
 100423c:	e1a00004 	mov	r0, r4
 1004240:	eb000a10 	bl	1006a88 <XGpioPs_WritePin>
	while( XGpioPs_ReadPin(&g_hal.xgpio_ps, CSI_EMIO_DONE)) ;	// wait for DONE to go LOW - ack of command
 1004244:	e3a0104f 	mov	r1, #79	; 0x4f
 1004248:	e1a00004 	mov	r0, r4
 100424c:	eb0009d4 	bl	10069a4 <XGpioPs_ReadPin>
 1004250:	e3500000 	cmp	r0, #0
 1004254:	1afffffa 	bne	1004244 <csi_hack_send_line_data+0x38>
	while(!XGpioPs_ReadPin(&g_hal.xgpio_ps, CSI_EMIO_DONE)) ;	// then wait for DONE to go HIGH - command done
 1004258:	e59f4044 	ldr	r4, [pc, #68]	; 10042a4 <csi_hack_send_line_data+0x98>
 100425c:	e3a0104f 	mov	r1, #79	; 0x4f
 1004260:	e1a00004 	mov	r0, r4
 1004264:	eb0009ce 	bl	10069a4 <XGpioPs_ReadPin>
 1004268:	e3500000 	cmp	r0, #0
 100426c:	0afffffa 	beq	100425c <csi_hack_send_line_data+0x50>
	XGpioPs_WritePin(&g_hal.xgpio_ps, CSI_EMIO_START_LINES, 0);
 1004270:	e59f002c 	ldr	r0, [pc, #44]	; 10042a4 <csi_hack_send_line_data+0x98>
 1004274:	e3a02000 	mov	r2, #0
 1004278:	e3a0104a 	mov	r1, #74	; 0x4a
 100427c:	eb000a01 	bl	1006a88 <XGpioPs_WritePin>

	//d_printf(D_ERROR, "done iter");

	XAxiDma_Reset(&mipi_dma);
 1004280:	e3010d64 	movw	r0, #7524	; 0x1d64
}
 1004284:	e8bd4010 	pop	{r4, lr}
	XAxiDma_Reset(&mipi_dma);
 1004288:	e3400116 	movt	r0, #278	; 0x116
 100428c:	ea00015e 	b	100480c <XAxiDma_Reset>
		d_printf(D_ERROR, "mipihacks: unable to start transfer, error %d", error);
 1004290:	e30815dc 	movw	r1, #34268	; 0x85dc
 1004294:	e3a00004 	mov	r0, #4
 1004298:	e3401105 	movt	r1, #261	; 0x105
}
 100429c:	e8bd4010 	pop	{r4, lr}
		d_printf(D_ERROR, "mipihacks: unable to start transfer, error %d", error);
 10042a0:	eafffcf6 	b	1003680 <d_printf>
 10042a4:	01161b84 	.word	0x01161b84

010042a8 <enable_caches>:
#endif
#ifdef XPAR_MICROBLAZE_USE_DCACHE
    Xil_DCacheEnable();
#endif
#endif
}
 10042a8:	e12fff1e 	bx	lr

010042ac <disable_caches>:
 10042ac:	e12fff1e 	bx	lr

010042b0 <init_uart>:
 10042b0:	e12fff1e 	bx	lr

010042b4 <init_platform>:
 10042b4:	e12fff1e 	bx	lr

010042b8 <cleanup_platform>:
 10042b8:	e12fff1e 	bx	lr

010042bc <trig_zero_levels>:
 10042bc:	e3a03101 	mov	r3, #1073741824	; 0x40000000
 10042c0:	e3a02000 	mov	r2, #0
 10042c4:	e5832090 	str	r2, [r3, #144]	; 0x90
 10042c8:	e5832094 	str	r2, [r3, #148]	; 0x94
 10042cc:	e5832098 	str	r2, [r3, #152]	; 0x98
 10042d0:	e583209c 	str	r2, [r3, #156]	; 0x9c
 10042d4:	e58320a0 	str	r2, [r3, #160]	; 0xa0
 10042d8:	e58320a4 	str	r2, [r3, #164]	; 0xa4
 10042dc:	e58320a8 	str	r2, [r3, #168]	; 0xa8
 10042e0:	e58320ac 	str	r2, [r3, #172]	; 0xac
	fabcfg_write(FAB_CFG_TRIG_LEVEL3, 0x00000000);
	fabcfg_write(FAB_CFG_TRIG_LEVEL4, 0x00000000);
	fabcfg_write(FAB_CFG_TRIG_LEVEL5, 0x00000000);
	fabcfg_write(FAB_CFG_TRIG_LEVEL6, 0x00000000);
	fabcfg_write(FAB_CFG_TRIG_LEVEL7, 0x00000000);
}
 10042e4:	e12fff1e 	bx	lr

010042e8 <trig_write_levels>:
int trig_write_levels(int comp_group, unsigned int chan_idx, uint8_t demux_mode, int comp_pol, uint16_t trig_lvl_high, uint16_t trig_lvl_low)
{
	uint32_t reg_base;
	uint32_t reg_write;

	if(comp_group == TRIG_COMP_A) {
 10042e8:	e3500000 	cmp	r0, #0
{
 10042ec:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 10042f0:	e1ddc1b8 	ldrh	ip, [sp, #24]
 10042f4:	e1dde1bc 	ldrh	lr, [sp, #28]
	if(comp_group == TRIG_COMP_A) {
 10042f8:	0a00001d 	beq	1004374 <trig_write_levels+0x8c>
		reg_base = FAB_CFG_TRIG_LEVEL_A_BASE;
	} else if(comp_group == TRIG_COMP_B) {
 10042fc:	e3500001 	cmp	r0, #1
 1004300:	1a000019 	bne	100436c <trig_write_levels+0x84>
	/*
	 * Compute the data that will be written to all of the registers that are relevant.
	 *
	 * The level high and low registers are packed along with the polarity and enable.
	 */
	if(trig_lvl_low > trig_lvl_high) {
 1004304:	e15e000c 	cmp	lr, ip
 1004308:	e3a060a0 	mov	r6, #160	; 0xa0
 100430c:	e3a050a4 	mov	r5, #164	; 0xa4
 1004310:	e3a040a8 	mov	r4, #168	; 0xa8
 1004314:	e3a000ac 	mov	r0, #172	; 0xac
 1004318:	e3446000 	movt	r6, #16384	; 0x4000
 100431c:	e3445000 	movt	r5, #16384	; 0x4000
 1004320:	e3444000 	movt	r4, #16384	; 0x4000
 1004324:	e3440000 	movt	r0, #16384	; 0x4000
		reg_base = FAB_CFG_TRIG_LEVEL_B_BASE;
 1004328:	e3a070a0 	mov	r7, #160	; 0xa0
	if(trig_lvl_low > trig_lvl_high) {
 100432c:	8a00000e 	bhi	100436c <trig_write_levels+0x84>
		return TRIGRES_PARAM_FAIL;
	}

	if(demux_mode & (ADCDEMUX_12BIT | ADCDEMUX_14BIT)) {
 1004330:	e3120030 	tst	r2, #48	; 0x30
 1004334:	0a00001b 	beq	10043a8 <trig_write_levels+0xc0>
		if(trig_lvl_high > TRIG_LVL_MAX_PREC) {
 1004338:	e30087ff 	movw	r8, #2047	; 0x7ff
 100433c:	e15c0008 	cmp	ip, r8
 1004340:	21a0c008 	movcs	ip, r8
			trig_lvl_high = TRIG_LVL_MAX_PREC;
		}

		if(trig_lvl_low > TRIG_LVL_MAX_PREC) {
 1004344:	e15e0008 	cmp	lr, r8
 1004348:	21a0e008 	movcs	lr, r8
		if(trig_lvl_low > TRIG_LVL_MAX_8B) {
			trig_lvl_low = TRIG_LVL_MAX_8B;
		}
	}

	reg_write = (trig_lvl_low << TRIG_LVL_REG_LO_SHIFT) | (trig_lvl_high << TRIG_LVL_REG_HI_SHIFT) | TRIG_LVL_CH_ENABLE;
 100434c:	e1a0ca0c 	lsl	ip, ip, #20

	if(comp_pol == TRIG_COMP_POL_NORMAL) {
 1004350:	e3530000 	cmp	r3, #0
	reg_write = (trig_lvl_low << TRIG_LVL_REG_LO_SHIFT) | (trig_lvl_high << TRIG_LVL_REG_HI_SHIFT) | TRIG_LVL_CH_ENABLE;
 1004354:	e18cc20e 	orr	ip, ip, lr, lsl #4
 1004358:	e38ce001 	orr	lr, ip, #1
		reg_write |= TRIG_LVL_CH_POLARITY;
 100435c:	038ce003 	orreq	lr, ip, #3
	if(comp_pol == TRIG_COMP_POL_NORMAL) {
 1004360:	0a000015 	beq	10043bc <trig_write_levels+0xd4>
	} else if(comp_pol != TRIG_COMP_POL_INVERT) {
 1004364:	e3530001 	cmp	r3, #1
 1004368:	0a000013 	beq	10043bc <trig_write_levels+0xd4>
		return TRIGRES_PARAM_FAIL;
 100436c:	e3e00002 	mvn	r0, #2

		fabcfg_write(reg_base, reg_write);
	} else {
		return TRIGRES_NOT_IMPLEMENTED;
	}
}
 1004370:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	if(trig_lvl_low > trig_lvl_high) {
 1004374:	e15e000c 	cmp	lr, ip
 1004378:	e3a06090 	mov	r6, #144	; 0x90
 100437c:	e3a05094 	mov	r5, #148	; 0x94
 1004380:	e3a04098 	mov	r4, #152	; 0x98
 1004384:	e3a0009c 	mov	r0, #156	; 0x9c
 1004388:	e3446000 	movt	r6, #16384	; 0x4000
 100438c:	e3445000 	movt	r5, #16384	; 0x4000
 1004390:	e3444000 	movt	r4, #16384	; 0x4000
 1004394:	e3440000 	movt	r0, #16384	; 0x4000
		reg_base = FAB_CFG_TRIG_LEVEL_A_BASE;
 1004398:	e3a07090 	mov	r7, #144	; 0x90
	if(trig_lvl_low > trig_lvl_high) {
 100439c:	8afffff2 	bhi	100436c <trig_write_levels+0x84>
	if(demux_mode & (ADCDEMUX_12BIT | ADCDEMUX_14BIT)) {
 10043a0:	e3120030 	tst	r2, #48	; 0x30
 10043a4:	1affffe3 	bne	1004338 <trig_write_levels+0x50>
		if(trig_lvl_high > TRIG_LVL_MAX_8B) {
 10043a8:	e35c00ff 	cmp	ip, #255	; 0xff
 10043ac:	23a0c0ff 	movcs	ip, #255	; 0xff
		if(trig_lvl_low > TRIG_LVL_MAX_8B) {
 10043b0:	e35e00ff 	cmp	lr, #255	; 0xff
 10043b4:	23a0e0ff 	movcs	lr, #255	; 0xff
 10043b8:	eaffffe3 	b	100434c <trig_write_levels+0x64>
	if(demux_mode & ADCDEMUX_1CH) {
 10043bc:	e3120001 	tst	r2, #1
 10043c0:	1a000009 	bne	10043ec <trig_write_levels+0x104>
	} else if(demux_mode & ADCDEMUX_2CH) {
 10043c4:	e3120002 	tst	r2, #2
 10043c8:	0a00000c 	beq	1004400 <trig_write_levels+0x118>
		if(chan_idx == 0 || chan_idx == 1) {
 10043cc:	e3510001 	cmp	r1, #1
 10043d0:	8affffe5 	bhi	100436c <trig_write_levels+0x84>
			reg_base += chan_idx * 4;
 10043d4:	e0871101 	add	r1, r7, r1, lsl #2
 10043d8:	e2813101 	add	r3, r1, #1073741824	; 0x40000000
 10043dc:	e2811121 	add	r1, r1, #1073741832	; 0x40000008
 10043e0:	e583e000 	str	lr, [r3]
 10043e4:	e581e000 	str	lr, [r1]
 10043e8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 10043ec:	e586e000 	str	lr, [r6]
 10043f0:	e585e000 	str	lr, [r5]
 10043f4:	e584e000 	str	lr, [r4]
 10043f8:	e580e000 	str	lr, [r0]
 10043fc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	} else if(demux_mode & ADCDEMUX_4CH) {
 1004400:	e3120004 	tst	r2, #4
 1004404:	0a000005 	beq	1004420 <trig_write_levels+0x138>
		if(chan_idx <= 3) {
 1004408:	e3510003 	cmp	r1, #3
 100440c:	8affffd6 	bhi	100436c <trig_write_levels+0x84>
			reg_base += chan_idx * 4;
 1004410:	e1a01101 	lsl	r1, r1, #2
 1004414:	e2811101 	add	r1, r1, #1073741824	; 0x40000000
 1004418:	e781e007 	str	lr, [r1, r7]
}
 100441c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		return TRIGRES_NOT_IMPLEMENTED;
 1004420:	e3e00006 	mvn	r0, #6
 1004424:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01004428 <trig_configure_always>:
	_FAB_CFG_ACCESS(reg) &= ~data;
 1004428:	e3a03101 	mov	r3, #1073741824	; 0x40000000
 100442c:	e3a02000 	mov	r2, #0
 1004430:	e59310b0 	ldr	r1, [r3, #176]	; 0xb0
 1004434:	e58320b0 	str	r2, [r3, #176]	; 0xb0
	_FAB_CFG_ACCESS(reg) |= data;
 1004438:	e59320b0 	ldr	r2, [r3, #176]	; 0xb0
 100443c:	e38222c1 	orr	r2, r2, #268435468	; 0x1000000c
 1004440:	e58320b0 	str	r2, [r3, #176]	; 0xb0
	_FAB_CFG_ACCESS(reg) &= ~data;
 1004444:	e59320b0 	ldr	r2, [r3, #176]	; 0xb0
 1004448:	e3c2200c 	bic	r2, r2, #12
 100444c:	e58320b0 	str	r2, [r3, #176]	; 0xb0
	_FAB_CFG_ACCESS(reg) |= data;
 1004450:	e59320b0 	ldr	r2, [r3, #176]	; 0xb0
 1004454:	e3822081 	orr	r2, r2, #129	; 0x81
 1004458:	e58320b0 	str	r2, [r3, #176]	; 0xb0

	// Reset the trigger, then remove the reset and re-arm it
	fabcfg_set(FAB_CFG_TRIG_CONFIG_A, TRIG_CTRL_TRIGGER_RESET | TRIG_CTRL_COMPARATOR_RESET | TRIG_CTRL_TRIG_MODE_ALWAYS);
	fabcfg_clear(FAB_CFG_TRIG_CONFIG_A, TRIG_CTRL_TRIGGER_RESET | TRIG_CTRL_COMPARATOR_RESET);
	fabcfg_set(FAB_CFG_TRIG_CONFIG_A, TRIG_CTRL_GLOBAL_ENABLE | TRIG_CTRL_TRIGGER_ARM);
}
 100445c:	e12fff1e 	bx	lr

01004460 <trig_configure_edge>:

	//d_printf(D_INFO, "trigger: edge trigger starting (trig_lvl=0x%02x)", trig_lvl);

	//D_ASSERT(g_acq_state.state != ACQSTATE_UNINIT) ;

	if(!(edge_type == TRIG_EDGE_FALLING || edge_type == TRIG_EDGE_RISING || edge_type == TRIG_EDGE_BOTH)) {
 1004460:	e243c001 	sub	ip, r3, #1
 1004464:	e35c0002 	cmp	ip, #2
 1004468:	8a000006 	bhi	1004488 <trig_configure_edge+0x28>
		return TRIGRES_PARAM_FAIL;
	}

	if((trig_hyst * 2) > trig_lvl) {
 100446c:	e1510082 	cmp	r1, r2, lsl #1
 1004470:	b3a0c001 	movlt	ip, #1
 1004474:	a3a0c000 	movge	ip, #0
		return TRIGRES_PARAM_FAIL;
	}

	if(chan_idx >= 4) {
 1004478:	e3500003 	cmp	r0, #3
 100447c:	838cc001 	orrhi	ip, ip, #1
 1004480:	e35c0000 	cmp	ip, #0
 1004484:	0a000001 	beq	1004490 <trig_configure_edge+0x30>
 1004488:	e3e00002 	mvn	r0, #2
	asm("cpsie I");

	//d_printf(D_INFO, "trigger: edge trigger initialised");

	//trig_dump_state();
}
 100448c:	e12fff1e 	bx	lr
	trig_lo = trig_lvl - (trig_hyst / 2);
 1004490:	e1a020a2 	lsr	r2, r2, #1
{
 1004494:	e92d4010 	push	{r4, lr}
 1004498:	e24dd008 	sub	sp, sp, #8
	trig_lo = trig_lvl - (trig_hyst / 2);
 100449c:	e0414002 	sub	r4, r1, r2
	trig_hi = trig_lvl + (trig_hyst / 2);
 10044a0:	e0822001 	add	r2, r2, r1
	trig_lo = trig_lvl - (trig_hyst / 2);
 10044a4:	e6ff4074 	uxth	r4, r4
	trig_hi = trig_lvl + (trig_hyst / 2);
 10044a8:	e6ffe072 	uxth	lr, r2
	asm("cpsid I");
 10044ac:	f10c0080 	cpsid	i
	_FAB_CFG_ACCESS(reg) = data;
 10044b0:	e3a02101 	mov	r2, #1073741824	; 0x40000000
	if(edge_type == TRIG_EDGE_FALLING) {
 10044b4:	e3530001 	cmp	r3, #1
 10044b8:	e582c090 	str	ip, [r2, #144]	; 0x90
 10044bc:	e582c094 	str	ip, [r2, #148]	; 0x94
 10044c0:	e582c098 	str	ip, [r2, #152]	; 0x98
 10044c4:	e582c09c 	str	ip, [r2, #156]	; 0x9c
 10044c8:	e582c0a0 	str	ip, [r2, #160]	; 0xa0
 10044cc:	e582c0a4 	str	ip, [r2, #164]	; 0xa4
 10044d0:	e582c0a8 	str	ip, [r2, #168]	; 0xa8
 10044d4:	e582c0ac 	str	ip, [r2, #172]	; 0xac
	_FAB_CFG_ACCESS(reg) &= ~data;
 10044d8:	e59210b0 	ldr	r1, [r2, #176]	; 0xb0
 10044dc:	e582c0b0 	str	ip, [r2, #176]	; 0xb0
	_FAB_CFG_ACCESS(reg) |= data;
 10044e0:	e59210b0 	ldr	r1, [r2, #176]	; 0xb0
 10044e4:	e38112c2 	orr	r1, r1, #536870924	; 0x2000000c
 10044e8:	e58210b0 	str	r1, [r2, #176]	; 0xb0
	_FAB_CFG_ACCESS(reg) &= ~data;
 10044ec:	e59210b0 	ldr	r1, [r2, #176]	; 0xb0
 10044f0:	e3c1140f 	bic	r1, r1, #251658240	; 0xf000000
 10044f4:	e58210b0 	str	r1, [r2, #176]	; 0xb0
 10044f8:	0a000017 	beq	100455c <trig_configure_edge+0xfc>
	} else if(edge_type == TRIG_EDGE_RISING) {
 10044fc:	e3530002 	cmp	r3, #2
	_FAB_CFG_ACCESS(reg) |= data;
 1004500:	e59230b0 	ldr	r3, [r2, #176]	; 0xb0
 1004504:	03833401 	orreq	r3, r3, #16777216	; 0x1000000
 1004508:	13833403 	orrne	r3, r3, #50331648	; 0x3000000
 100450c:	e58230b0 	str	r3, [r2, #176]	; 0xb0
	trig_write_levels(TRIG_COMP_A, chan_idx, g_acq_state.demux_reg, TRIG_COMP_POL_NORMAL, trig_hi, trig_lo);
 1004510:	e30122e0 	movw	r2, #4832	; 0x12e0
 1004514:	e3a03000 	mov	r3, #0
 1004518:	e3402116 	movt	r2, #278	; 0x116
 100451c:	e1a01000 	mov	r1, r0
 1004520:	e58d4004 	str	r4, [sp, #4]
 1004524:	e1a00003 	mov	r0, r3
 1004528:	e58de000 	str	lr, [sp]
 100452c:	e5d22784 	ldrb	r2, [r2, #1924]	; 0x784
 1004530:	ebffff6c 	bl	10042e8 <trig_write_levels>
	_FAB_CFG_ACCESS(reg) &= ~data;
 1004534:	e3a03101 	mov	r3, #1073741824	; 0x40000000
 1004538:	e59320b0 	ldr	r2, [r3, #176]	; 0xb0
 100453c:	e3c2200c 	bic	r2, r2, #12
 1004540:	e58320b0 	str	r2, [r3, #176]	; 0xb0
	_FAB_CFG_ACCESS(reg) |= data;
 1004544:	e59320b0 	ldr	r2, [r3, #176]	; 0xb0
 1004548:	e3822081 	orr	r2, r2, #129	; 0x81
 100454c:	e58320b0 	str	r2, [r3, #176]	; 0xb0
	asm("cpsie I");
 1004550:	f1080080 	cpsie	i
}
 1004554:	e28dd008 	add	sp, sp, #8
 1004558:	e8bd8010 	pop	{r4, pc}
 100455c:	e59230b0 	ldr	r3, [r2, #176]	; 0xb0
 1004560:	e3833402 	orr	r3, r3, #33554432	; 0x2000000
 1004564:	e58230b0 	str	r3, [r2, #176]	; 0xb0
 1004568:	eaffffe8 	b	1004510 <trig_configure_edge+0xb0>

0100456c <trig_configure_holdoff>:
 */
void trig_configure_holdoff(uint64_t holdoff_time_ns)
{
	uint32_t holdoff_reg;

	if(holdoff_time_ns == 0) {
 100456c:	e1903001 	orrs	r3, r0, r1
 1004570:	0a000011 	beq	10045bc <trig_configure_holdoff+0x50>
		fabcfg_clear(FAB_CFG_TRIG_CONFIG_A, TRIG_CTRL_HOLDOFF_ENABLE);
		fabcfg_write(FAB_CFG_TRIG_HOLDOFF, 0x00000000);
		return;
	}

	if(holdoff_time_ns < HOLDOFF_NS_MINIMUM) {
 1004574:	e3a03000 	mov	r3, #0
 1004578:	e3e0201f 	mvn	r2, #31
 100457c:	e1510003 	cmp	r1, r3
 1004580:	01500002 	cmpeq	r0, r2
 1004584:	81a01003 	movhi	r1, r3
 1004588:	81a00002 	movhi	r0, r2

	if(holdoff_time_ns > HOLDOFF_NS_MAXIMUM) {
		holdoff_time_ns = HOLDOFF_NS_MAXIMUM;
	}

	holdoff_reg = holdoff_time_ns / HOLDOFF_NS_PER_COUNT;
 100458c:	e3510000 	cmp	r1, #0
	_FAB_CFG_ACCESS(reg) = data;
 1004590:	e3a03101 	mov	r3, #1073741824	; 0x40000000
 1004594:	03500020 	cmpeq	r0, #32
 1004598:	33a00020 	movcc	r0, #32
 100459c:	33a01000 	movcc	r1, #0
 10045a0:	e1a021a0 	lsr	r2, r0, #3
 10045a4:	e1822e81 	orr	r2, r2, r1, lsl #29
 10045a8:	e58320c0 	str	r2, [r3, #192]	; 0xc0
	_FAB_CFG_ACCESS(reg) |= data;
 10045ac:	e59320b0 	ldr	r2, [r3, #176]	; 0xb0
 10045b0:	e3822801 	orr	r2, r2, #65536	; 0x10000
 10045b4:	e58320b0 	str	r2, [r3, #176]	; 0xb0
	fabcfg_write(FAB_CFG_TRIG_HOLDOFF, holdoff_reg);
	fabcfg_set(FAB_CFG_TRIG_CONFIG_A, TRIG_CTRL_HOLDOFF_ENABLE);
}
 10045b8:	e12fff1e 	bx	lr
	_FAB_CFG_ACCESS(reg) &= ~data;
 10045bc:	e3a03101 	mov	r3, #1073741824	; 0x40000000
	_FAB_CFG_ACCESS(reg) = data;
 10045c0:	e3a01000 	mov	r1, #0
	_FAB_CFG_ACCESS(reg) &= ~data;
 10045c4:	e59320b0 	ldr	r2, [r3, #176]	; 0xb0
 10045c8:	e3c22801 	bic	r2, r2, #65536	; 0x10000
 10045cc:	e58320b0 	str	r2, [r3, #176]	; 0xb0
	_FAB_CFG_ACCESS(reg) = data;
 10045d0:	e58310c0 	str	r1, [r3, #192]	; 0xc0
		return;
 10045d4:	e12fff1e 	bx	lr

010045d8 <trig_dump_state>:
void trig_dump_state()
{
	uint32_t state_a;
	int i;

	d_printf(D_INFO, "");
 10045d8:	e3081fe4 	movw	r1, #36836	; 0x8fe4
{
 10045dc:	e92d4070 	push	{r4, r5, r6, lr}
	d_printf(D_INFO, "");
 10045e0:	e3a00002 	mov	r0, #2
{
 10045e4:	e24dd028 	sub	sp, sp, #40	; 0x28
	d_printf(D_INFO, "");
 10045e8:	e3401105 	movt	r1, #261	; 0x105

	d_printf(D_INFO, "** Trigger State (Fabric) **");
	d_printf(D_INFO, "");
	d_printf(D_INFO, "trig_config_a      = 0x%08x", fabcfg_read(FAB_CFG_TRIG_CONFIG_A));
 10045ec:	e3a05090 	mov	r5, #144	; 0x90
	d_printf(D_INFO, "");
 10045f0:	ebfffc22 	bl	1003680 <d_printf>
	d_printf(D_INFO, "** Trigger State (Fabric) **");
 10045f4:	e308160c 	movw	r1, #34316	; 0x860c
 10045f8:	e3a00002 	mov	r0, #2
 10045fc:	e3401105 	movt	r1, #261	; 0x105

	for(i = 0; i < 8; i++) {
		d_printf(D_INFO, "trig_level%d        = 0x%08x", i, fabcfg_read(FAB_CFG_TRIG_LEVEL0 + (i * 4)));
 1004600:	e3086648 	movw	r6, #34376	; 0x8648
	d_printf(D_INFO, "** Trigger State (Fabric) **");
 1004604:	ebfffc1d 	bl	1003680 <d_printf>
	d_printf(D_INFO, "");
 1004608:	e3081fe4 	movw	r1, #36836	; 0x8fe4
 100460c:	e3a00002 	mov	r0, #2
 1004610:	e3401105 	movt	r1, #261	; 0x105
	d_printf(D_INFO, "trig_config_a      = 0x%08x", fabcfg_read(FAB_CFG_TRIG_CONFIG_A));
 1004614:	e3445000 	movt	r5, #16384	; 0x4000
	d_printf(D_INFO, "");
 1004618:	ebfffc18 	bl	1003680 <d_printf>
	res = _FAB_CFG_ACCESS(reg);
 100461c:	e3a03101 	mov	r3, #1073741824	; 0x40000000
	d_printf(D_INFO, "trig_config_a      = 0x%08x", fabcfg_read(FAB_CFG_TRIG_CONFIG_A));
 1004620:	e308162c 	movw	r1, #34348	; 0x862c
 1004624:	e59320b0 	ldr	r2, [r3, #176]	; 0xb0
 1004628:	e3401105 	movt	r1, #261	; 0x105
 100462c:	e3a00002 	mov	r0, #2
		d_printf(D_INFO, "trig_level%d        = 0x%08x", i, fabcfg_read(FAB_CFG_TRIG_LEVEL0 + (i * 4)));
 1004630:	e3406105 	movt	r6, #261	; 0x105
	for(i = 0; i < 8; i++) {
 1004634:	e3a04000 	mov	r4, #0
	d_printf(D_INFO, "trig_config_a      = 0x%08x", fabcfg_read(FAB_CFG_TRIG_CONFIG_A));
 1004638:	ebfffc10 	bl	1003680 <d_printf>
		d_printf(D_INFO, "trig_level%d        = 0x%08x", i, fabcfg_read(FAB_CFG_TRIG_LEVEL0 + (i * 4)));
 100463c:	e1a02004 	mov	r2, r4
 1004640:	e4953004 	ldr	r3, [r5], #4
 1004644:	e1a01006 	mov	r1, r6
	for(i = 0; i < 8; i++) {
 1004648:	e2844001 	add	r4, r4, #1
		d_printf(D_INFO, "trig_level%d        = 0x%08x", i, fabcfg_read(FAB_CFG_TRIG_LEVEL0 + (i * 4)));
 100464c:	e3a00002 	mov	r0, #2
 1004650:	ebfffc0a 	bl	1003680 <d_printf>
	for(i = 0; i < 8; i++) {
 1004654:	e3540008 	cmp	r4, #8
 1004658:	1afffff7 	bne	100463c <trig_dump_state+0x64>
 100465c:	e3a04101 	mov	r4, #1073741824	; 0x40000000
	}

	d_printf(D_INFO, "trig_holdoff       = 0x%08x", fabcfg_read(FAB_CFG_TRIG_HOLDOFF));
 1004660:	e3081668 	movw	r1, #34408	; 0x8668
 1004664:	e59420c0 	ldr	r2, [r4, #192]	; 0xc0
 1004668:	e3401105 	movt	r1, #261	; 0x105
 100466c:	e3a00002 	mov	r0, #2
 1004670:	ebfffc02 	bl	1003680 <d_printf>
	d_printf(D_INFO, "trig_auto_timers   = 0x%08x", fabcfg_read(FAB_CFG_TRIG_AUTO_TIMERS));
 1004674:	e3081684 	movw	r1, #34436	; 0x8684
 1004678:	e59420c4 	ldr	r2, [r4, #196]	; 0xc4
 100467c:	e3401105 	movt	r1, #261	; 0x105
 1004680:	e3a00002 	mov	r0, #2
 1004684:	ebfffbfd 	bl	1003680 <d_printf>
	d_printf(D_INFO, "trig_delay_reg0    = 0x%08x", fabcfg_read(FAB_CFG_TRIG_DELAY_REG0));
 1004688:	e30816a0 	movw	r1, #34464	; 0x86a0
 100468c:	e59420c8 	ldr	r2, [r4, #200]	; 0xc8
 1004690:	e3401105 	movt	r1, #261	; 0x105
 1004694:	e3a00002 	mov	r0, #2
 1004698:	ebfffbf8 	bl	1003680 <d_printf>
	d_printf(D_INFO, "trig_delay_reg1    = 0x%08x", fabcfg_read(FAB_CFG_TRIG_DELAY_REG1));
 100469c:	e30816bc 	movw	r1, #34492	; 0x86bc
 10046a0:	e59420cc 	ldr	r2, [r4, #204]	; 0xcc
 10046a4:	e3401105 	movt	r1, #261	; 0x105
 10046a8:	e3a00002 	mov	r0, #2
 10046ac:	ebfffbf3 	bl	1003680 <d_printf>
 10046b0:	e59420b8 	ldr	r2, [r4, #184]	; 0xb8

	state_a = fabcfg_read(FAB_CFG_TRIG_STATE_A);

	d_printf(D_INFO, "trig_state_a       = 0x%08x [%c%c%c%c%c%c%c%c] [auto:%d] [trig:%d]",
 10046b4:	e30816d8 	movw	r1, #34520	; 0x86d8
 10046b8:	e3401105 	movt	r1, #261	; 0x105
 10046bc:	e3a00002 	mov	r0, #2
 10046c0:	e3120001 	tst	r2, #1
 10046c4:	13a03054 	movne	r3, #84	; 0x54
 10046c8:	03a03020 	moveq	r3, #32
 10046cc:	e3120002 	tst	r2, #2
 10046d0:	13a0c041 	movne	ip, #65	; 0x41
 10046d4:	03a0c020 	moveq	ip, #32
 10046d8:	e3120004 	tst	r2, #4
 10046dc:	e58dc000 	str	ip, [sp]
 10046e0:	13a0e061 	movne	lr, #97	; 0x61
 10046e4:	03a0e020 	moveq	lr, #32
 10046e8:	e3120008 	tst	r2, #8
 10046ec:	e58de004 	str	lr, [sp, #4]
 10046f0:	13a05073 	movne	r5, #115	; 0x73
 10046f4:	03a05020 	moveq	r5, #32
 10046f8:	e3120010 	tst	r2, #16
 10046fc:	e58d5008 	str	r5, [sp, #8]
 1004700:	13a0c072 	movne	ip, #114	; 0x72
 1004704:	03a0c020 	moveq	ip, #32
 1004708:	e3120020 	tst	r2, #32
 100470c:	e58dc00c 	str	ip, [sp, #12]
 1004710:	13a0e048 	movne	lr, #72	; 0x48
 1004714:	03a0e020 	moveq	lr, #32
 1004718:	e3120040 	tst	r2, #64	; 0x40
 100471c:	e58de010 	str	lr, [sp, #16]
 1004720:	13a0c057 	movne	ip, #87	; 0x57
 1004724:	03a0c020 	moveq	ip, #32
 1004728:	e3120080 	tst	r2, #128	; 0x80
 100472c:	e58dc014 	str	ip, [sp, #20]
 1004730:	13a0c049 	movne	ip, #73	; 0x49
 1004734:	03a0c020 	moveq	ip, #32
 1004738:	e58dc018 	str	ip, [sp, #24]
 100473c:	e7e3c652 	ubfx	ip, r2, #12, #4
 1004740:	e58dc020 	str	ip, [sp, #32]
 1004744:	e7e2c4d2 	ubfx	ip, r2, #9, #3
 1004748:	e58dc01c 	str	ip, [sp, #28]
 100474c:	ebfffbcb 	bl	1003680 <d_printf>
														(state_a & TRIG_STATE_A_ACQ_WAIT_HOLDOFF) 	? 'W' : ' ', \
														(state_a & TRIG_STATE_A_INT_ARM) 			? 'I' : ' ', \
														(state_a & TRIG_STATE_A_DBG_AU_STATE_MASK) >> TRIG_STATE_A_DBG_AU_STATE_SHIFT, \
														(state_a & TRIG_STATE_A_DBG_TRIG_STATE_MASK) >> TRIG_STATE_A_DBG_TRIG_STATE_SHIFT);

	d_printf(D_INFO, "trig_holdoff_debug = 0x%08x", fabcfg_read(FAB_CFG_TRIG_HOLDOFF_DEBUG));
 1004750:	e308171c 	movw	r1, #34588	; 0x871c
 1004754:	e59420d4 	ldr	r2, [r4, #212]	; 0xd4
 1004758:	e3401105 	movt	r1, #261	; 0x105
 100475c:	e3a00002 	mov	r0, #2
 1004760:	ebfffbc6 	bl	1003680 <d_printf>

	d_printf(D_INFO, "");
 1004764:	e3081fe4 	movw	r1, #36836	; 0x8fe4
 1004768:	e3a00002 	mov	r0, #2
 100476c:	e3401105 	movt	r1, #261	; 0x105

	//fabcfg_dump_state();
}
 1004770:	e28dd028 	add	sp, sp, #40	; 0x28
 1004774:	e8bd4070 	pop	{r4, r5, r6, lr}
	d_printf(D_INFO, "");
 1004778:	eafffbc0 	b	1003680 <d_printf>

0100477c <trig_init>:
	_FAB_CFG_ACCESS(reg) = data;
 100477c:	e3a0100c 	mov	r1, #12
 1004780:	e3a03101 	mov	r3, #1073741824	; 0x40000000
 1004784:	e3401040 	movt	r1, #64	; 0x40
{
 1004788:	e92d4010 	push	{r4, lr}
 100478c:	e58310b0 	str	r1, [r3, #176]	; 0xb0
 1004790:	e3a02000 	mov	r2, #0
 1004794:	e3a0c001 	mov	ip, #1
	d_printf(D_INFO, "trigger: defaults loaded");
 1004798:	e3081738 	movw	r1, #34616	; 0x8738
	_FAB_CFG_ACCESS(reg) &= ~data;
 100479c:	e593e0b0 	ldr	lr, [r3, #176]	; 0xb0
 10047a0:	e3401105 	movt	r1, #261	; 0x105
 10047a4:	e3a00002 	mov	r0, #2
 10047a8:	e3cee00c 	bic	lr, lr, #12
 10047ac:	e583e0b0 	str	lr, [r3, #176]	; 0xb0
	_FAB_CFG_ACCESS(reg) = data;
 10047b0:	e5832090 	str	r2, [r3, #144]	; 0x90
 10047b4:	e5832094 	str	r2, [r3, #148]	; 0x94
 10047b8:	e5832098 	str	r2, [r3, #152]	; 0x98
 10047bc:	e583209c 	str	r2, [r3, #156]	; 0x9c
 10047c0:	e58320a0 	str	r2, [r3, #160]	; 0xa0
 10047c4:	e58320a4 	str	r2, [r3, #164]	; 0xa4
 10047c8:	e58320a8 	str	r2, [r3, #168]	; 0xa8
 10047cc:	e58320ac 	str	r2, [r3, #172]	; 0xac
 10047d0:	e583c0c0 	str	ip, [r3, #192]	; 0xc0
 10047d4:	e58320c0 	str	r2, [r3, #192]	; 0xc0
 10047d8:	e583c0c4 	str	ip, [r3, #196]	; 0xc4
 10047dc:	e58320c4 	str	r2, [r3, #196]	; 0xc4
 10047e0:	e583c0c8 	str	ip, [r3, #200]	; 0xc8
 10047e4:	e58320c8 	str	r2, [r3, #200]	; 0xc8
 10047e8:	e583c0cc 	str	ip, [r3, #204]	; 0xcc
 10047ec:	e58320cc 	str	r2, [r3, #204]	; 0xcc
	_FAB_CFG_ACCESS(reg) &= ~data;
 10047f0:	e593c0b0 	ldr	ip, [r3, #176]	; 0xb0
 10047f4:	e3ccc801 	bic	ip, ip, #65536	; 0x10000
 10047f8:	e583c0b0 	str	ip, [r3, #176]	; 0xb0
	_FAB_CFG_ACCESS(reg) = data;
 10047fc:	e58320c0 	str	r2, [r3, #192]	; 0xc0
 1004800:	ebfffb9e 	bl	1003680 <d_printf>
}
 1004804:	e8bd4010 	pop	{r4, lr}
	trig_dump_state();
 1004808:	eaffff72 	b	10045d8 <trig_dump_state>

0100480c <XAxiDma_Reset>:
	UINTPTR RegBase;
	XAxiDma_BdRing *TxRingPtr;
	XAxiDma_BdRing *RxRingPtr;
	int RingIndex;

	if (InstancePtr->HasMm2S) {
 100480c:	e5903004 	ldr	r3, [r0, #4]
{
 1004810:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	if (InstancePtr->HasMm2S) {
 1004814:	e3530000 	cmp	r3, #0
 1004818:	0a000019 	beq	1004884 <XAxiDma_Reset+0x78>
		TxRingPtr = XAxiDma_GetTxRing(InstancePtr);

		/* Save the locations of current BDs both rings are working on
		 * before the reset so later we can resume the rings smoothly.
		 */
		if(XAxiDma_HasSg(InstancePtr)){
 100481c:	e5903010 	ldr	r3, [r0, #16]
 1004820:	e3530000 	cmp	r3, #0
 1004824:	1a00001a 	bne	1004894 <XAxiDma_Reset+0x88>
*
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 1004828:	e5902000 	ldr	r2, [r0]
	*LocalAddr = Value;
 100482c:	e3a01004 	mov	r1, #4

	/* Set TX/RX Channel state */
	if (InstancePtr->HasMm2S) {
		TxRingPtr = XAxiDma_GetTxRing(InstancePtr);

		TxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1004830:	e3a03002 	mov	r3, #2
 1004834:	e5821000 	str	r1, [r2]
 1004838:	e580301c 	str	r3, [r0, #28]
	}

	if (InstancePtr->HasS2Mm) {
 100483c:	e5903008 	ldr	r3, [r0, #8]
 1004840:	e3530000 	cmp	r3, #0
 1004844:	049df004 	popeq	{pc}		; (ldreq pc, [sp], #4)
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1004848:	e5901744 	ldr	r1, [r0, #1860]	; 0x744
 100484c:	e3510000 	cmp	r1, #0
 1004850:	d49df004 	pople	{pc}		; (ldrle pc, [sp], #4)
 1004854:	e3a03000 	mov	r3, #0
						RingIndex++) {
			RxRingPtr = XAxiDma_GetRxIndexRing(InstancePtr, RingIndex);
			if (InstancePtr->HasS2Mm) {
				RxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1004858:	e3a0e06c 	mov	lr, #108	; 0x6c
 100485c:	e3a0c002 	mov	ip, #2
 1004860:	e022039e 	mla	r2, lr, r3, r0
						RingIndex++) {
 1004864:	e2833001 	add	r3, r3, #1
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1004868:	e1530001 	cmp	r3, r1
				RxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 100486c:	e582c088 	str	ip, [r2, #136]	; 0x88
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1004870:	1afffffa 	bne	1004860 <XAxiDma_Reset+0x54>
 1004874:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
	if (InstancePtr->HasMm2S) {
 1004878:	e5903004 	ldr	r3, [r0, #4]
 100487c:	e3530000 	cmp	r3, #0
 1004880:	1affffe8 	bne	1004828 <XAxiDma_Reset+0x1c>
		RegBase = InstancePtr->RegBase + XAXIDMA_RX_OFFSET;
 1004884:	e5903000 	ldr	r3, [r0]
 1004888:	e3a02004 	mov	r2, #4
 100488c:	e5832030 	str	r2, [r3, #48]	; 0x30
	if (InstancePtr->HasMm2S) {
 1004890:	eaffffe9 	b	100483c <XAxiDma_Reset+0x30>
			XAxiDma_BdRingSnapShotCurrBd(TxRingPtr);
 1004894:	e1c021d4 	ldrd	r2, [r0, #20]
 1004898:	e3530000 	cmp	r3, #0
 100489c:	1a000018 	bne	1004904 <XAxiDma_Reset+0xf8>
	return *(volatile u32 *) Addr;
 10048a0:	e5923008 	ldr	r3, [r2, #8]
 10048a4:	e580305c 	str	r3, [r0, #92]	; 0x5c
			for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 10048a8:	e590c744 	ldr	ip, [r0, #1860]	; 0x744
 10048ac:	e35c0000 	cmp	ip, #0
 10048b0:	daffffdc 	ble	1004828 <XAxiDma_Reset+0x1c>
 10048b4:	e3a0206c 	mov	r2, #108	; 0x6c
 10048b8:	e1a03000 	mov	r3, r0
 10048bc:	e02c0c92 	mla	ip, r2, ip, r0
 10048c0:	ea000008 	b	10048e8 <XAxiDma_Reset+0xdc>
				XAxiDma_BdRingSnapShotCurrBd(RxRingPtr);
 10048c4:	e59320e4 	ldr	r2, [r3, #228]	; 0xe4
 10048c8:	e3520000 	cmp	r2, #0
 10048cc:	e282e001 	add	lr, r2, #1
 10048d0:	0a000008 	beq	10048f8 <XAxiDma_Reset+0xec>
 10048d4:	e791228e 	ldr	r2, [r1, lr, lsl #5]
 10048d8:	e58320c8 	str	r2, [r3, #200]	; 0xc8
 10048dc:	e283306c 	add	r3, r3, #108	; 0x6c
			for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 10048e0:	e15c0003 	cmp	ip, r3
 10048e4:	0affffe3 	beq	1004878 <XAxiDma_Reset+0x6c>
				XAxiDma_BdRingSnapShotCurrBd(RxRingPtr);
 10048e8:	e5932084 	ldr	r2, [r3, #132]	; 0x84
 10048ec:	e5931080 	ldr	r1, [r3, #128]	; 0x80
 10048f0:	e3520000 	cmp	r2, #0
 10048f4:	1afffff2 	bne	10048c4 <XAxiDma_Reset+0xb8>
 10048f8:	e5912008 	ldr	r2, [r1, #8]
 10048fc:	e58320c8 	str	r2, [r3, #200]	; 0xc8
 1004900:	eafffff5 	b	10048dc <XAxiDma_Reset+0xd0>
			XAxiDma_BdRingSnapShotCurrBd(TxRingPtr);
 1004904:	e5903078 	ldr	r3, [r0, #120]	; 0x78
 1004908:	e3530000 	cmp	r3, #0
 100490c:	0affffe3 	beq	10048a0 <XAxiDma_Reset+0x94>
 1004910:	e2833001 	add	r3, r3, #1
 1004914:	e7923283 	ldr	r3, [r2, r3, lsl #5]
 1004918:	e580305c 	str	r3, [r0, #92]	; 0x5c
 100491c:	eaffffe1 	b	10048a8 <XAxiDma_Reset+0x9c>

01004920 <XAxiDma_ResetIsDone>:
	TxRingPtr = XAxiDma_GetTxRing(InstancePtr);
	RxRingPtr = XAxiDma_GetRxRing(InstancePtr);

	/* Check transmit channel
	 */
	if (InstancePtr->HasMm2S) {
 1004920:	e5903004 	ldr	r3, [r0, #4]
 1004924:	e3530000 	cmp	r3, #0
 1004928:	0a000003 	beq	100493c <XAxiDma_ResetIsDone+0x1c>
 100492c:	e5903014 	ldr	r3, [r0, #20]
 1004930:	e5933000 	ldr	r3, [r3]
		RegisterValue = XAxiDma_ReadReg(TxRingPtr->ChanBase,
			XAXIDMA_CR_OFFSET);

		/* Reset is done when the reset bit is low
		 */
		if(RegisterValue & XAXIDMA_CR_RESET_MASK) {
 1004934:	e3130004 	tst	r3, #4
 1004938:	1a000009 	bne	1004964 <XAxiDma_ResetIsDone+0x44>
		}
	}

	/* Check receive channel
	 */
	if (InstancePtr->HasS2Mm) {
 100493c:	e5903008 	ldr	r3, [r0, #8]
 1004940:	e3530000 	cmp	r3, #0
 1004944:	0a000004 	beq	100495c <XAxiDma_ResetIsDone+0x3c>
 1004948:	e5903080 	ldr	r3, [r0, #128]	; 0x80
 100494c:	e5930000 	ldr	r0, [r3]
		RegisterValue = XAxiDma_ReadReg(RxRingPtr->ChanBase,
				XAXIDMA_CR_OFFSET);

		/* Reset is done when the reset bit is low
		 */
		if(RegisterValue & XAXIDMA_CR_RESET_MASK) {
 1004950:	e2200004 	eor	r0, r0, #4
 1004954:	e7e00150 	ubfx	r0, r0, #2, #1
 1004958:	e12fff1e 	bx	lr

			return 0;
		}
	}

	return 1;
 100495c:	e3a00001 	mov	r0, #1
}
 1004960:	e12fff1e 	bx	lr
			return 0;
 1004964:	e3a00000 	mov	r0, #0
 1004968:	e12fff1e 	bx	lr

0100496c <XAxiDma_CfgInitialize>:
{
 100496c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(!Config) {
 1004970:	e2515000 	subs	r5, r1, #0
	InstancePtr->Initialized = 0;
 1004974:	e3a01000 	mov	r1, #0
{
 1004978:	e24dd00c 	sub	sp, sp, #12
	InstancePtr->Initialized = 0;
 100497c:	e580100c 	str	r1, [r0, #12]
		return XST_INVALID_PARAM;
 1004980:	03a0000f 	moveq	r0, #15
	if(!Config) {
 1004984:	0a000078 	beq	1004b6c <XAxiDma_CfgInitialize+0x200>
	memset(InstancePtr, 0, sizeof(XAxiDma));
 1004988:	e3a02e75 	mov	r2, #1872	; 0x750
 100498c:	e1a04000 	mov	r4, r0
	BaseAddr = Config->BaseAddr;
 1004990:	e5956004 	ldr	r6, [r5, #4]
	memset(InstancePtr, 0, sizeof(XAxiDma));
 1004994:	fa002021 	blx	100ca20 <memset>
	InstancePtr->TxNumChannels = Config->Mm2sNumChannels;
 1004998:	e5953028 	ldr	r3, [r5, #40]	; 0x28
	InstancePtr->RxNumChannels = Config->S2MmNumChannels;
 100499c:	e595002c 	ldr	r0, [r5, #44]	; 0x2c
	InstancePtr->AddrWidth = Config->AddrWidth;
 10049a0:	e595103c 	ldr	r1, [r5, #60]	; 0x3c
	if (!InstancePtr->TxNumChannels)
 10049a4:	e3530000 	cmp	r3, #0
	InstancePtr->HasMm2S = Config->HasMm2S;
 10049a8:	e595b00c 	ldr	fp, [r5, #12]
	InstancePtr->HasS2Mm = Config->HasS2Mm;
 10049ac:	e595a018 	ldr	sl, [r5, #24]
	InstancePtr->HasSg = Config->HasSg;
 10049b0:	e5952024 	ldr	r2, [r5, #36]	; 0x24
	InstancePtr->MicroDmaMode = Config->MicroDmaMode;
 10049b4:	e5958038 	ldr	r8, [r5, #56]	; 0x38
	InstancePtr->TxNumChannels = Config->Mm2sNumChannels;
 10049b8:	e5843740 	str	r3, [r4, #1856]	; 0x740
		InstancePtr->TxNumChannels = 1;
 10049bc:	03a03001 	moveq	r3, #1
 10049c0:	05843740 	streq	r3, [r4, #1856]	; 0x740
	if (!InstancePtr->RxNumChannels)
 10049c4:	e3500000 	cmp	r0, #0
	InstancePtr->RxNumChannels = Config->S2MmNumChannels;
 10049c8:	e5840744 	str	r0, [r4, #1860]	; 0x744
		InstancePtr->RxNumChannels = 1;
 10049cc:	03a00001 	moveq	r0, #1
	InstancePtr->AddrWidth = Config->AddrWidth;
 10049d0:	e58d1004 	str	r1, [sp, #4]
	InstancePtr->HasMm2S = Config->HasMm2S;
 10049d4:	e8840840 	stm	r4, {r6, fp}
	InstancePtr->HasS2Mm = Config->HasS2Mm;
 10049d8:	e584a008 	str	sl, [r4, #8]
	InstancePtr->HasSg = Config->HasSg;
 10049dc:	e5842010 	str	r2, [r4, #16]
	InstancePtr->MicroDmaMode = Config->MicroDmaMode;
 10049e0:	e5848748 	str	r8, [r4, #1864]	; 0x748
	InstancePtr->AddrWidth = Config->AddrWidth;
 10049e4:	e584174c 	str	r1, [r4, #1868]	; 0x74c
		InstancePtr->RxNumChannels = 1;
 10049e8:	05840744 	streq	r0, [r4, #1860]	; 0x744
	if (!InstancePtr->RxNumChannels)
 10049ec:	0a000060 	beq	1004b74 <XAxiDma_CfgInitialize+0x208>
	if ((InstancePtr->RxNumChannels > 1) ||
 10049f0:	e3500001 	cmp	r0, #1
 10049f4:	da00005e 	ble	1004b74 <XAxiDma_CfgInitialize+0x208>
		MaxTransferLen =
 10049f8:	e30f9fff 	movw	r9, #65535	; 0xffff
	if (!InstancePtr->MicroDmaMode) {
 10049fc:	e3580000 	cmp	r8, #0
	InstancePtr->TxBdRing.RunState = AXIDMA_CHANNEL_HALTED;
 1004a00:	e3a02002 	mov	r2, #2
	InstancePtr->TxBdRing.IsRxChannel = 0;
 1004a04:	e3a03000 	mov	r3, #0
	InstancePtr->TxBdRing.RunState = AXIDMA_CHANNEL_HALTED;
 1004a08:	e584201c 	str	r2, [r4, #28]
	InstancePtr->TxBdRing.IsRxChannel = 0;
 1004a0c:	e5843018 	str	r3, [r4, #24]
		InstancePtr->TxBdRing.MaxTransferLen = MaxTransferLen;
 1004a10:	01a02009 	moveq	r2, r9
	if (!InstancePtr->MicroDmaMode) {
 1004a14:	0a000006 	beq	1004a34 <XAxiDma_CfgInitialize+0xc8>
				((Config->Mm2SDataWidth / 4) *
 1004a18:	e5953014 	ldr	r3, [r5, #20]
 1004a1c:	e5952030 	ldr	r2, [r5, #48]	; 0x30
 1004a20:	e2831003 	add	r1, r3, #3
 1004a24:	e3530000 	cmp	r3, #0
 1004a28:	b1a03001 	movlt	r3, r1
 1004a2c:	e1a03143 	asr	r3, r3, #2
 1004a30:	e0020392 	mul	r2, r2, r3
	for (Index = 0; Index < InstancePtr->RxNumChannels; Index++) {
 1004a34:	e3500000 	cmp	r0, #0
	InstancePtr->TxBdRing.RingIndex = 0;
 1004a38:	e3a03000 	mov	r3, #0
 1004a3c:	e5842030 	str	r2, [r4, #48]	; 0x30
						 = AXIDMA_CHANNEL_HALTED;
 1004a40:	c3a0706c 	movgt	r7, #108	; 0x6c
	InstancePtr->TxBdRing.RingIndex = 0;
 1004a44:	e5843078 	str	r3, [r4, #120]	; 0x78
	for (Index = 0; Index < InstancePtr->RxNumChannels; Index++) {
 1004a48:	c1a02004 	movgt	r2, r4
						 = AXIDMA_CHANNEL_HALTED;
 1004a4c:	c3a0e002 	movgt	lr, #2
		InstancePtr->RxBdRing[Index].IsRxChannel = 1;
 1004a50:	c3a0c001 	movgt	ip, #1
	for (Index = 0; Index < InstancePtr->RxNumChannels; Index++) {
 1004a54:	da000007 	ble	1004a78 <XAxiDma_CfgInitialize+0x10c>
						 = AXIDMA_CHANNEL_HALTED;
 1004a58:	e0214397 	mla	r1, r7, r3, r4
 1004a5c:	e282206c 	add	r2, r2, #108	; 0x6c
 1004a60:	e581e088 	str	lr, [r1, #136]	; 0x88
		InstancePtr->RxBdRing[Index].RingIndex = Index;
 1004a64:	e5823078 	str	r3, [r2, #120]	; 0x78
	for (Index = 0; Index < InstancePtr->RxNumChannels; Index++) {
 1004a68:	e2833001 	add	r3, r3, #1
 1004a6c:	e1500003 	cmp	r0, r3
		InstancePtr->RxBdRing[Index].IsRxChannel = 1;
 1004a70:	e582c018 	str	ip, [r2, #24]
	for (Index = 0; Index < InstancePtr->RxNumChannels; Index++) {
 1004a74:	1afffff7 	bne	1004a58 <XAxiDma_CfgInitialize+0xec>
	if (InstancePtr->HasMm2S) {
 1004a78:	e35b0000 	cmp	fp, #0
 1004a7c:	0a00000c 	beq	1004ab4 <XAxiDma_CfgInitialize+0x148>
			((unsigned int)Config->Mm2SDataWidth >> 3);
 1004a80:	e5953014 	ldr	r3, [r5, #20]
		if (InstancePtr->AddrWidth > 32)
 1004a84:	e59d2004 	ldr	r2, [sp, #4]
		InstancePtr->TxBdRing.HasStsCntrlStrm =
 1004a88:	e595c008 	ldr	ip, [r5, #8]
		InstancePtr->TxBdRing.HasDRE = Config->HasMm2SDRE;
 1004a8c:	e5951010 	ldr	r1, [r5, #16]
		if (InstancePtr->AddrWidth > 32)
 1004a90:	e3520020 	cmp	r2, #32
			((unsigned int)Config->Mm2SDataWidth >> 3);
 1004a94:	e1a031a3 	lsr	r3, r3, #3
		if (InstancePtr->AddrWidth > 32)
 1004a98:	d3a02000 	movle	r2, #0
		InstancePtr->TxBdRing.ChanBase =
 1004a9c:	e5846014 	str	r6, [r4, #20]
		if (InstancePtr->AddrWidth > 32)
 1004aa0:	c3a02001 	movgt	r2, #1
		InstancePtr->TxBdRing.HasStsCntrlStrm =
 1004aa4:	e584c020 	str	ip, [r4, #32]
		InstancePtr->TxBdRing.HasDRE = Config->HasMm2SDRE;
 1004aa8:	e5841024 	str	r1, [r4, #36]	; 0x24
		InstancePtr->TxBdRing.DataWidth =
 1004aac:	e5843028 	str	r3, [r4, #40]	; 0x28
 1004ab0:	e584202c 	str	r2, [r4, #44]	; 0x2c
	if (InstancePtr->HasS2Mm) {
 1004ab4:	e35a0000 	cmp	sl, #0
 1004ab8:	0a00001e 	beq	1004b38 <XAxiDma_CfgInitialize+0x1cc>
		for (Index = 0;
 1004abc:	e3500000 	cmp	r0, #0
 1004ac0:	da00001c 	ble	1004b38 <XAxiDma_CfgInitialize+0x1cc>
			((unsigned int)Config->S2MmDataWidth >> 3);
 1004ac4:	e5951020 	ldr	r1, [r5, #32]
 1004ac8:	e3a0306c 	mov	r3, #108	; 0x6c
 1004acc:	e0204093 	mla	r0, r3, r0, r4
 1004ad0:	e59d3004 	ldr	r3, [sp, #4]
					Config->HasStsCntrlStrm;
 1004ad4:	e595e008 	ldr	lr, [r5, #8]
						((Config->S2MmDataWidth / 4) *
 1004ad8:	e3510000 	cmp	r1, #0
					Config->HasS2MmDRE;
 1004adc:	e595c01c 	ldr	ip, [r5, #28]
						((Config->S2MmDataWidth / 4) *
 1004ae0:	e2817003 	add	r7, r1, #3
 1004ae4:	a1a07001 	movge	r7, r1
 1004ae8:	e1a07147 	asr	r7, r7, #2
 1004aec:	e3530020 	cmp	r3, #32
			((unsigned int)Config->S2MmDataWidth >> 3);
 1004af0:	e1a011a1 	lsr	r1, r1, #3
 1004af4:	e2866030 	add	r6, r6, #48	; 0x30
 1004af8:	d3a0a000 	movle	sl, #0
 1004afc:	c3a0a001 	movgt	sl, #1
 1004b00:	e1a03004 	mov	r3, r4
			if (!InstancePtr->MicroDmaMode) {
 1004b04:	e3580000 	cmp	r8, #0
				InstancePtr->RxBdRing[Index].MaxTransferLen =
 1004b08:	e1a02009 	mov	r2, r9
			InstancePtr->RxBdRing[Index].ChanBase =
 1004b0c:	e5836080 	str	r6, [r3, #128]	; 0x80
			InstancePtr->RxBdRing[Index].HasStsCntrlStrm =
 1004b10:	e283306c 	add	r3, r3, #108	; 0x6c
 1004b14:	e583e020 	str	lr, [r3, #32]
			InstancePtr->RxBdRing[Index].HasDRE =
 1004b18:	e583c024 	str	ip, [r3, #36]	; 0x24
			InstancePtr->RxBdRing[Index].DataWidth =
 1004b1c:	e5831028 	str	r1, [r3, #40]	; 0x28
						((Config->S2MmDataWidth / 4) *
 1004b20:	15952034 	ldrne	r2, [r5, #52]	; 0x34
 1004b24:	e583a02c 	str	sl, [r3, #44]	; 0x2c
 1004b28:	10020792 	mulne	r2, r2, r7
 1004b2c:	e5832030 	str	r2, [r3, #48]	; 0x30
		for (Index = 0;
 1004b30:	e1530000 	cmp	r3, r0
 1004b34:	1afffff2 	bne	1004b04 <XAxiDma_CfgInitialize+0x198>
	XAxiDma_Reset(InstancePtr);
 1004b38:	e1a00004 	mov	r0, r4
 1004b3c:	e3a05f7d 	mov	r5, #500	; 0x1f4
 1004b40:	ebffff31 	bl	100480c <XAxiDma_Reset>
	while (TimeOut) {
 1004b44:	ea000001 	b	1004b50 <XAxiDma_CfgInitialize+0x1e4>
 1004b48:	e2555001 	subs	r5, r5, #1
 1004b4c:	0a00000f 	beq	1004b90 <XAxiDma_CfgInitialize+0x224>
		if(XAxiDma_ResetIsDone(InstancePtr)) {
 1004b50:	e1a00004 	mov	r0, r4
 1004b54:	ebffff71 	bl	1004920 <XAxiDma_ResetIsDone>
 1004b58:	e3500000 	cmp	r0, #0
 1004b5c:	0afffff9 	beq	1004b48 <XAxiDma_CfgInitialize+0x1dc>
	return XST_SUCCESS;
 1004b60:	e3a00000 	mov	r0, #0
	InstancePtr->Initialized = 1;
 1004b64:	e3a03001 	mov	r3, #1
 1004b68:	e584300c 	str	r3, [r4, #12]
}
 1004b6c:	e28dd00c 	add	sp, sp, #12
 1004b70:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if ((InstancePtr->RxNumChannels > 1) ||
 1004b74:	e5943740 	ldr	r3, [r4, #1856]	; 0x740
 1004b78:	e3530001 	cmp	r3, #1
 1004b7c:	caffff9d 	bgt	10049f8 <XAxiDma_CfgInitialize+0x8c>
		MaxTransferLen = (1U << Config->SgLengthWidth) - 1;
 1004b80:	e5953040 	ldr	r3, [r5, #64]	; 0x40
 1004b84:	e3e09000 	mvn	r9, #0
 1004b88:	e1e09319 	mvn	r9, r9, lsl r3
 1004b8c:	eaffff9a 	b	10049fc <XAxiDma_CfgInitialize+0x90>
		xdbg_printf(XDBG_DEBUG_ERROR, "Failed reset in"
 1004b90:	e3080754 	movw	r0, #34644	; 0x8754
 1004b94:	e3400105 	movt	r0, #261	; 0x105
 1004b98:	fa001ff7 	blx	100cb7c <puts>
		InstancePtr->Initialized = 0;
 1004b9c:	e584500c 	str	r5, [r4, #12]
		return XST_DMA_ERROR;
 1004ba0:	e3a00009 	mov	r0, #9
 1004ba4:	eafffff0 	b	1004b6c <XAxiDma_CfgInitialize+0x200>

01004ba8 <XAxiDma_Pause>:
*
*****************************************************************************/
int XAxiDma_Pause(XAxiDma * InstancePtr)
{

	if (!InstancePtr->Initialized) {
 1004ba8:	e590100c 	ldr	r1, [r0, #12]
{
 1004bac:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	if (!InstancePtr->Initialized) {
 1004bb0:	e3510000 	cmp	r1, #0
 1004bb4:	0a000022 	beq	1004c44 <XAxiDma_Pause+0x9c>
					" %d\r\n",InstancePtr->Initialized);

		return XST_NOT_SGDMA;
	}

	if (InstancePtr->HasMm2S) {
 1004bb8:	e5903004 	ldr	r3, [r0, #4]
 1004bbc:	e3530000 	cmp	r3, #0
 1004bc0:	0a000007 	beq	1004be4 <XAxiDma_Pause+0x3c>
		XAxiDma_BdRing *TxRingPtr;
		TxRingPtr = XAxiDma_GetTxRing(InstancePtr);

		/* If channel is halted, then we do not need to do anything
		 */
		if(!XAxiDma_HasSg(InstancePtr)) {
 1004bc4:	e5903010 	ldr	r3, [r0, #16]
 1004bc8:	e3530000 	cmp	r3, #0
 1004bcc:	05902014 	ldreq	r2, [r0, #20]
 1004bd0:	05923000 	ldreq	r3, [r2]
			XAxiDma_WriteReg(TxRingPtr->ChanBase,
 1004bd4:	03c33001 	biceq	r3, r3, #1
	*LocalAddr = Value;
 1004bd8:	05823000 	streq	r3, [r2]
				XAxiDma_ReadReg(TxRingPtr->ChanBase,
				XAXIDMA_CR_OFFSET)
				& ~XAXIDMA_CR_RUNSTOP_MASK);
		}

		TxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1004bdc:	e3a03002 	mov	r3, #2
 1004be0:	e580301c 	str	r3, [r0, #28]
	}

	if (InstancePtr->HasS2Mm) {
 1004be4:	e5903008 	ldr	r3, [r0, #8]
 1004be8:	e3530000 	cmp	r3, #0
 1004bec:	0a000012 	beq	1004c3c <XAxiDma_Pause+0x94>
		int RingIndex = 0;
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1004bf0:	e5904744 	ldr	r4, [r0, #1860]	; 0x744
 1004bf4:	e3540000 	cmp	r4, #0
 1004bf8:	da00000f 	ble	1004c3c <XAxiDma_Pause+0x94>
			RxRingPtr = XAxiDma_GetRxIndexRing(InstancePtr, RingIndex);

			/* If channel is halted, then we do not need to do anything
			 */

			if(!XAxiDma_HasSg(InstancePtr) && !RingIndex) {
 1004bfc:	e5907010 	ldr	r7, [r0, #16]
 1004c00:	e1a02000 	mov	r2, r0
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1004c04:	e3a03000 	mov	r3, #0
					XAxiDma_ReadReg(RxRingPtr->ChanBase,
					XAXIDMA_CR_OFFSET)
					& ~XAXIDMA_CR_RUNSTOP_MASK);
			}

			RxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1004c08:	e3a0606c 	mov	r6, #108	; 0x6c
 1004c0c:	e3a05002 	mov	r5, #2
			if(!XAxiDma_HasSg(InstancePtr) && !RingIndex) {
 1004c10:	e3570000 	cmp	r7, #0
 1004c14:	e282206c 	add	r2, r2, #108	; 0x6c
	return *(volatile u32 *) Addr;
 1004c18:	0592e014 	ldreq	lr, [r2, #20]
			RxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1004c1c:	e0210396 	mla	r1, r6, r3, r0
				RingIndex++) {
 1004c20:	e2833001 	add	r3, r3, #1
 1004c24:	059ec000 	ldreq	ip, [lr]
				XAxiDma_WriteReg(RxRingPtr->ChanBase,
 1004c28:	03ccc001 	biceq	ip, ip, #1
	*LocalAddr = Value;
 1004c2c:	058ec000 	streq	ip, [lr]
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1004c30:	e1530004 	cmp	r3, r4
			RxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1004c34:	e5815088 	str	r5, [r1, #136]	; 0x88
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1004c38:	1afffff4 	bne	1004c10 <XAxiDma_Pause+0x68>
		}
	}

	return XST_SUCCESS;
 1004c3c:	e3a00000 	mov	r0, #0

}
 1004c40:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "Pause: Driver not initialized"
 1004c44:	e3080770 	movw	r0, #34672	; 0x8770
 1004c48:	e3400105 	movt	r0, #261	; 0x105
 1004c4c:	fa001fa5 	blx	100cae8 <printf>
		return XST_NOT_SGDMA;
 1004c50:	e3a00010 	mov	r0, #16
 1004c54:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01004c58 <XAxiDma_Resume>:
*****************************************************************************/
int XAxiDma_Resume(XAxiDma * InstancePtr)
{
	int Status;

	if (!InstancePtr->Initialized) {
 1004c58:	e590100c 	ldr	r1, [r0, #12]
{
 1004c5c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	if (!InstancePtr->Initialized) {
 1004c60:	e3510000 	cmp	r1, #0
 1004c64:	0a000032 	beq	1004d34 <XAxiDma_Resume+0xdc>
		" %d\r\n",InstancePtr->Initialized);

		return 0;
	}

	if (InstancePtr->HasMm2S) {
 1004c68:	e5903004 	ldr	r3, [r0, #4]
 1004c6c:	e1a04000 	mov	r4, r0
 1004c70:	e3530000 	cmp	r3, #0
 1004c74:	0a000028 	beq	1004d1c <XAxiDma_Resume+0xc4>
		XAxiDma_BdRing *TxRingPtr;
		TxRingPtr = XAxiDma_GetTxRing(InstancePtr);

		if (!XAxiDma_BdRingHwIsStarted(TxRingPtr)) {
 1004c78:	e5903014 	ldr	r3, [r0, #20]
	return *(volatile u32 *) Addr;
 1004c7c:	e5933004 	ldr	r3, [r3, #4]
 1004c80:	e3130001 	tst	r3, #1
 1004c84:	1a000085 	bne	1004ea0 <XAxiDma_Resume+0x248>

			return 0;
		}
	}

	if (InstancePtr->HasS2Mm) {
 1004c88:	e5903008 	ldr	r3, [r0, #8]
 1004c8c:	e3530000 	cmp	r3, #0
 1004c90:	1a000044 	bne	1004da8 <XAxiDma_Resume+0x150>
		if(XAxiDma_HasSg(InstancePtr)) {
 1004c94:	e5943010 	ldr	r3, [r4, #16]
 1004c98:	e3530000 	cmp	r3, #0
 1004c9c:	1a000048 	bne	1004dc4 <XAxiDma_Resume+0x16c>
		TxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 1004ca0:	e3a03001 	mov	r3, #1
 1004ca4:	e584301c 	str	r3, [r4, #28]
	if (InstancePtr->HasS2Mm) {
 1004ca8:	e5943008 	ldr	r3, [r4, #8]
 1004cac:	e3530000 	cmp	r3, #0
 1004cb0:	0a00001c 	beq	1004d28 <XAxiDma_Resume+0xd0>
 1004cb4:	e5943744 	ldr	r3, [r4, #1860]	; 0x744
		for (RingIndex = 0 ; RingIndex < InstancePtr->RxNumChannels;
 1004cb8:	e3530000 	cmp	r3, #0
 1004cbc:	da000019 	ble	1004d28 <XAxiDma_Resume+0xd0>
 1004cc0:	e3a05000 	mov	r5, #0
				Status = XAxiDma_BdRingStart(RxRingPtr);
 1004cc4:	e2848080 	add	r8, r4, #128	; 0x80
 1004cc8:	e3a0606c 	mov	r6, #108	; 0x6c
			RxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 1004ccc:	e3a07001 	mov	r7, #1
 1004cd0:	ea000005 	b	1004cec <XAxiDma_Resume+0x94>
 1004cd4:	e0234596 	mla	r3, r6, r5, r4
					RingIndex++) {
 1004cd8:	e2855001 	add	r5, r5, #1
			RxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 1004cdc:	e5837088 	str	r7, [r3, #136]	; 0x88
		for (RingIndex = 0 ; RingIndex < InstancePtr->RxNumChannels;
 1004ce0:	e5943744 	ldr	r3, [r4, #1860]	; 0x744
 1004ce4:	e1530005 	cmp	r3, r5
 1004ce8:	da00000e 	ble	1004d28 <XAxiDma_Resume+0xd0>
			if(XAxiDma_HasSg(InstancePtr)) {
 1004cec:	e5943010 	ldr	r3, [r4, #16]
 1004cf0:	e3530000 	cmp	r3, #0
 1004cf4:	0afffff6 	beq	1004cd4 <XAxiDma_Resume+0x7c>
				Status = XAxiDma_BdRingStart(RxRingPtr);
 1004cf8:	e0208596 	mla	r0, r6, r5, r8
 1004cfc:	eb0002a1 	bl	1005788 <XAxiDma_BdRingStart>
				if (Status != XST_SUCCESS) {
 1004d00:	e2501000 	subs	r1, r0, #0
 1004d04:	0afffff2 	beq	1004cd4 <XAxiDma_Resume+0x7c>
					xdbg_printf(XDBG_DEBUG_ERROR, "Resume: failed"
 1004d08:	e3080888 	movw	r0, #34952	; 0x8888
					return XST_DMA_ERROR;
 1004d0c:	e3a04009 	mov	r4, #9
					xdbg_printf(XDBG_DEBUG_ERROR, "Resume: failed"
 1004d10:	e3400105 	movt	r0, #261	; 0x105
 1004d14:	fa001f73 	blx	100cae8 <printf>
					return XST_DMA_ERROR;
 1004d18:	ea000003 	b	1004d2c <XAxiDma_Resume+0xd4>
	if (InstancePtr->HasS2Mm) {
 1004d1c:	e5903008 	ldr	r3, [r0, #8]
 1004d20:	e3530000 	cmp	r3, #0
 1004d24:	1a000008 	bne	1004d4c <XAxiDma_Resume+0xf4>
	return XST_SUCCESS;
 1004d28:	e3a04000 	mov	r4, #0
}
 1004d2c:	e1a00004 	mov	r0, r4
 1004d30:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "Resume: Driver not initialized"
 1004d34:	e3080794 	movw	r0, #34708	; 0x8794
		return XST_NOT_SGDMA;
 1004d38:	e3a04010 	mov	r4, #16
		xdbg_printf(XDBG_DEBUG_ERROR, "Resume: Driver not initialized"
 1004d3c:	e3400105 	movt	r0, #261	; 0x105
 1004d40:	fa001f68 	blx	100cae8 <printf>
}
 1004d44:	e1a00004 	mov	r0, r4
 1004d48:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		XAxiDma_BdRing *RxRingPtr;
		RxRingPtr = XAxiDma_GetRxRing(InstancePtr);

		if (!XAxiDma_BdRingHwIsStarted(RxRingPtr)) {
 1004d4c:	e5903080 	ldr	r3, [r0, #128]	; 0x80
 1004d50:	e5933004 	ldr	r3, [r3, #4]
 1004d54:	e3130001 	tst	r3, #1
 1004d58:	0affffd5 	beq	1004cb4 <XAxiDma_Resume+0x5c>
			xdbg_printf(XDBG_DEBUG_ERROR,
 1004d5c:	e30807d8 	movw	r0, #34776	; 0x87d8
 1004d60:	e3400105 	movt	r0, #261	; 0x105
 1004d64:	fa001f84 	blx	100cb7c <puts>
	if (!InstancePtr->Initialized) {
 1004d68:	e594100c 	ldr	r1, [r4, #12]
 1004d6c:	e3510000 	cmp	r1, #0
 1004d70:	0a000058 	beq	1004ed8 <XAxiDma_Resume+0x280>
	if (InstancePtr->HasMm2S) {
 1004d74:	e5943004 	ldr	r3, [r4, #4]
 1004d78:	e3530000 	cmp	r3, #0
 1004d7c:	0a000002 	beq	1004d8c <XAxiDma_Resume+0x134>
		if (TxRingPtr->RunState == AXIDMA_CHANNEL_HALTED) {
 1004d80:	e594301c 	ldr	r3, [r4, #28]
 1004d84:	e3530002 	cmp	r3, #2
 1004d88:	0a000048 	beq	1004eb0 <XAxiDma_Resume+0x258>
	if (InstancePtr->HasS2Mm) {
 1004d8c:	e5943008 	ldr	r3, [r4, #8]
 1004d90:	e3530000 	cmp	r3, #0
 1004d94:	1a000013 	bne	1004de8 <XAxiDma_Resume+0x190>
	if (InstancePtr->HasMm2S) {
 1004d98:	e5943004 	ldr	r3, [r4, #4]
 1004d9c:	e3530000 	cmp	r3, #0
 1004da0:	1affffbb 	bne	1004c94 <XAxiDma_Resume+0x3c>
 1004da4:	eaffffdf 	b	1004d28 <XAxiDma_Resume+0xd0>
		if (!XAxiDma_BdRingHwIsStarted(RxRingPtr)) {
 1004da8:	e5903080 	ldr	r3, [r0, #128]	; 0x80
 1004dac:	e5933004 	ldr	r3, [r3, #4]
 1004db0:	e3130001 	tst	r3, #1
 1004db4:	1affffe8 	bne	1004d5c <XAxiDma_Resume+0x104>
		if(XAxiDma_HasSg(InstancePtr)) {
 1004db8:	e5943010 	ldr	r3, [r4, #16]
 1004dbc:	e3530000 	cmp	r3, #0
 1004dc0:	0affffb6 	beq	1004ca0 <XAxiDma_Resume+0x48>
			Status = XAxiDma_BdRingStart(TxRingPtr);
 1004dc4:	e2840014 	add	r0, r4, #20
 1004dc8:	eb00026e 	bl	1005788 <XAxiDma_BdRingStart>
			if (Status != XST_SUCCESS) {
 1004dcc:	e2501000 	subs	r1, r0, #0
 1004dd0:	0affffb2 	beq	1004ca0 <XAxiDma_Resume+0x48>
				xdbg_printf(XDBG_DEBUG_ERROR, "Resume: failed"
 1004dd4:	e3080860 	movw	r0, #34912	; 0x8860
				return XST_DMA_ERROR;
 1004dd8:	e3a04009 	mov	r4, #9
				xdbg_printf(XDBG_DEBUG_ERROR, "Resume: failed"
 1004ddc:	e3400105 	movt	r0, #261	; 0x105
 1004de0:	fa001f40 	blx	100cae8 <printf>
				return XST_DMA_ERROR;
 1004de4:	eaffffd0 	b	1004d2c <XAxiDma_Resume+0xd4>
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1004de8:	e5943744 	ldr	r3, [r4, #1860]	; 0x744
 1004dec:	e3530000 	cmp	r3, #0
 1004df0:	da000042 	ble	1004f00 <XAxiDma_Resume+0x2a8>
			if (RxRingPtr->RunState != AXIDMA_CHANNEL_HALTED) {
 1004df4:	e5942088 	ldr	r2, [r4, #136]	; 0x88
			RxRingPtr = XAxiDma_GetRxIndexRing(InstancePtr,
 1004df8:	e2846080 	add	r6, r4, #128	; 0x80
			if (RxRingPtr->RunState != AXIDMA_CHANNEL_HALTED) {
 1004dfc:	e3520002 	cmp	r2, #2
 1004e00:	1a00003e 	bne	1004f00 <XAxiDma_Resume+0x2a8>
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1004e04:	e3a05000 	mov	r5, #0
			RxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 1004e08:	e3a0706c 	mov	r7, #108	; 0x6c
 1004e0c:	e3a08001 	mov	r8, #1
 1004e10:	ea00000e 	b	1004e50 <XAxiDma_Resume+0x1f8>
 1004e14:	e5962000 	ldr	r2, [r6]
 1004e18:	e5923000 	ldr	r3, [r2]
				XAxiDma_WriteReg(RxRingPtr->ChanBase,
 1004e1c:	e3833001 	orr	r3, r3, #1
	*LocalAddr = Value;
 1004e20:	e5823000 	str	r3, [r2]
			RxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 1004e24:	e0234597 	mla	r3, r7, r5, r4
						RingIndex++) {
 1004e28:	e2855001 	add	r5, r5, #1
			if (RxRingPtr->RunState != AXIDMA_CHANNEL_HALTED) {
 1004e2c:	e0224597 	mla	r2, r7, r5, r4
			RxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 1004e30:	e5838088 	str	r8, [r3, #136]	; 0x88
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1004e34:	e5943744 	ldr	r3, [r4, #1860]	; 0x744
 1004e38:	e286606c 	add	r6, r6, #108	; 0x6c
 1004e3c:	e1550003 	cmp	r5, r3
 1004e40:	aa000012 	bge	1004e90 <XAxiDma_Resume+0x238>
			if (RxRingPtr->RunState != AXIDMA_CHANNEL_HALTED) {
 1004e44:	e5923088 	ldr	r3, [r2, #136]	; 0x88
 1004e48:	e3530002 	cmp	r3, #2
 1004e4c:	1a00000f 	bne	1004e90 <XAxiDma_Resume+0x238>
			if(XAxiDma_HasSg(InstancePtr)) {
 1004e50:	e5943010 	ldr	r3, [r4, #16]
 1004e54:	e3530000 	cmp	r3, #0
 1004e58:	0affffed 	beq	1004e14 <XAxiDma_Resume+0x1bc>
				Status = XAxiDma_BdRingStart(RxRingPtr);
 1004e5c:	e1a00006 	mov	r0, r6
 1004e60:	eb000248 	bl	1005788 <XAxiDma_BdRingStart>
				if (Status != XST_SUCCESS) {
 1004e64:	e2501000 	subs	r1, r0, #0
 1004e68:	0affffed 	beq	1004e24 <XAxiDma_Resume+0x1cc>
					xdbg_printf(XDBG_DEBUG_ERROR,
 1004e6c:	e308081c 	movw	r0, #34844	; 0x881c
					return XST_DMA_ERROR;
 1004e70:	e3a04009 	mov	r4, #9
					xdbg_printf(XDBG_DEBUG_ERROR,
 1004e74:	e3400105 	movt	r0, #261	; 0x105
 1004e78:	fa001f1a 	blx	100cae8 <printf>
			xdbg_printf(XDBG_DEBUG_ERROR, "Resume: failed to start"
 1004e7c:	e308083c 	movw	r0, #34876	; 0x883c
 1004e80:	e1a01004 	mov	r1, r4
 1004e84:	e3400105 	movt	r0, #261	; 0x105
 1004e88:	fa001f16 	blx	100cae8 <printf>
			return Status;
 1004e8c:	eaffffa6 	b	1004d2c <XAxiDma_Resume+0xd4>
	if (InstancePtr->HasMm2S) {
 1004e90:	e5943004 	ldr	r3, [r4, #4]
 1004e94:	e3530000 	cmp	r3, #0
 1004e98:	0affff82 	beq	1004ca8 <XAxiDma_Resume+0x50>
 1004e9c:	eaffff7c 	b	1004c94 <XAxiDma_Resume+0x3c>
			xdbg_printf(XDBG_DEBUG_ERROR,
 1004ea0:	e30807b8 	movw	r0, #34744	; 0x87b8
 1004ea4:	e3400105 	movt	r0, #261	; 0x105
 1004ea8:	fa001f33 	blx	100cb7c <puts>
			return 0;
 1004eac:	eaffffad 	b	1004d68 <XAxiDma_Resume+0x110>
			if(XAxiDma_HasSg(InstancePtr)) {
 1004eb0:	e5943010 	ldr	r3, [r4, #16]
 1004eb4:	e3530000 	cmp	r3, #0
 1004eb8:	1a00000b 	bne	1004eec <XAxiDma_Resume+0x294>
	return *(volatile u32 *) Addr;
 1004ebc:	e5942014 	ldr	r2, [r4, #20]
 1004ec0:	e5923000 	ldr	r3, [r2]
				XAxiDma_WriteReg(TxRingPtr->ChanBase,
 1004ec4:	e3833001 	orr	r3, r3, #1
	*LocalAddr = Value;
 1004ec8:	e5823000 	str	r3, [r2]
			TxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 1004ecc:	e3a03001 	mov	r3, #1
 1004ed0:	e584301c 	str	r3, [r4, #28]
 1004ed4:	eaffffac 	b	1004d8c <XAxiDma_Resume+0x134>
		xdbg_printf(XDBG_DEBUG_ERROR, "Start: Driver not initialized "
 1004ed8:	e30807f8 	movw	r0, #34808	; 0x87f8
		return XST_NOT_SGDMA;
 1004edc:	e3a04010 	mov	r4, #16
		xdbg_printf(XDBG_DEBUG_ERROR, "Start: Driver not initialized "
 1004ee0:	e3400105 	movt	r0, #261	; 0x105
 1004ee4:	fa001eff 	blx	100cae8 <printf>
		if (Status != XST_SUCCESS) {
 1004ee8:	eaffffe3 	b	1004e7c <XAxiDma_Resume+0x224>
				Status = XAxiDma_BdRingStart(TxRingPtr);
 1004eec:	e2840014 	add	r0, r4, #20
 1004ef0:	eb000224 	bl	1005788 <XAxiDma_BdRingStart>
				if (Status != XST_SUCCESS) {
 1004ef4:	e2501000 	subs	r1, r0, #0
 1004ef8:	0afffff3 	beq	1004ecc <XAxiDma_Resume+0x274>
 1004efc:	eaffffda 	b	1004e6c <XAxiDma_Resume+0x214>
	if (InstancePtr->HasMm2S) {
 1004f00:	e5942004 	ldr	r2, [r4, #4]
 1004f04:	e3520000 	cmp	r2, #0
 1004f08:	1affff61 	bne	1004c94 <XAxiDma_Resume+0x3c>
 1004f0c:	eaffff69 	b	1004cb8 <XAxiDma_Resume+0x60>

01004f10 <XAxiDma_Busy>:
 *
 *****************************************************************************/
u32 XAxiDma_Busy(XAxiDma *InstancePtr, int Direction)
{

	return ((XAxiDma_ReadReg(InstancePtr->RegBase +
 1004f10:	e5903000 	ldr	r3, [r0]
 1004f14:	e0811081 	add	r1, r1, r1, lsl #1
 1004f18:	e0833201 	add	r3, r3, r1, lsl #4
	return *(volatile u32 *) Addr;
 1004f1c:	e5930004 	ldr	r0, [r3, #4]
				(XAXIDMA_RX_OFFSET * Direction),
				XAXIDMA_SR_OFFSET) &
				XAXIDMA_IDLE_MASK) ? FALSE : TRUE);
 1004f20:	e2200002 	eor	r0, r0, #2
}
 1004f24:	e7e000d0 	ubfx	r0, r0, #1, #1
 1004f28:	e12fff1e 	bx	lr

01004f2c <XAxiDma_SelectKeyHole>:
 *****************************************************************************/
int XAxiDma_SelectKeyHole(XAxiDma *InstancePtr, int Direction, int Select)
{
	u32 Value;

	Value = XAxiDma_ReadReg(InstancePtr->RegBase +
 1004f2c:	e0811081 	add	r1, r1, r1, lsl #1
 1004f30:	e5900000 	ldr	r0, [r0]
				(XAXIDMA_RX_OFFSET * Direction),
				XAXIDMA_CR_OFFSET);

	if (Select)
 1004f34:	e3520000 	cmp	r2, #0
	Value = XAxiDma_ReadReg(InstancePtr->RegBase +
 1004f38:	e1a01201 	lsl	r1, r1, #4
 1004f3c:	e7913000 	ldr	r3, [r1, r0]
		Value |= XAXIDMA_CR_KEYHOLE_MASK;
 1004f40:	13833008 	orrne	r3, r3, #8
	else
		Value &= ~XAXIDMA_CR_KEYHOLE_MASK;
 1004f44:	03c33008 	biceq	r3, r3, #8
	*LocalAddr = Value;
 1004f48:	e7813000 	str	r3, [r1, r0]
			(XAXIDMA_RX_OFFSET * Direction),
			XAXIDMA_CR_OFFSET, Value);

	return XST_SUCCESS;

}
 1004f4c:	e3a00000 	mov	r0, #0
 1004f50:	e12fff1e 	bx	lr

01004f54 <XAxiDma_SelectCyclicMode>:
 *****************************************************************************/
int XAxiDma_SelectCyclicMode(XAxiDma *InstancePtr, int Direction, int Select)
{
	u32 Value;

	Value = XAxiDma_ReadReg(InstancePtr->RegBase +
 1004f54:	e0811081 	add	r1, r1, r1, lsl #1
 1004f58:	e5900000 	ldr	r0, [r0]
				(XAXIDMA_RX_OFFSET * Direction),
				XAXIDMA_CR_OFFSET);

	if (Select)
 1004f5c:	e3520000 	cmp	r2, #0
	Value = XAxiDma_ReadReg(InstancePtr->RegBase +
 1004f60:	e1a01201 	lsl	r1, r1, #4
	return *(volatile u32 *) Addr;
 1004f64:	e7913000 	ldr	r3, [r1, r0]
		Value |= XAXIDMA_CR_CYCLIC_MASK;
 1004f68:	13833010 	orrne	r3, r3, #16
	else
		Value &= ~XAXIDMA_CR_CYCLIC_MASK;
 1004f6c:	03c33010 	biceq	r3, r3, #16
	*LocalAddr = Value;
 1004f70:	e7813000 	str	r3, [r1, r0]
	XAxiDma_WriteReg(InstancePtr->RegBase +
			(XAXIDMA_RX_OFFSET * Direction),
			XAXIDMA_CR_OFFSET, Value);

	return XST_SUCCESS;
}
 1004f74:	e3a00000 	mov	r0, #0
 1004f78:	e12fff1e 	bx	lr

01004f7c <XAxiDma_SimpleTransfer>:
	u32 WordBits;
	int RingIndex = 0;

	/* If Scatter Gather is included then, cannot submit
	 */
	if (XAxiDma_HasSg(InstancePtr)) {
 1004f7c:	e590c010 	ldr	ip, [r0, #16]
{
 1004f80:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 1004f84:	e24dd00c 	sub	sp, sp, #12
	if (XAxiDma_HasSg(InstancePtr)) {
 1004f88:	e35c0000 	cmp	ip, #0
 1004f8c:	1a00002f 	bne	1005050 <XAxiDma_SimpleTransfer+0xd4>
							" supported\r\n");

		return XST_FAILURE;
	}

	if(Direction == XAXIDMA_DMA_TO_DEVICE){
 1004f90:	e3530000 	cmp	r3, #0
 1004f94:	1a000025 	bne	1005030 <XAxiDma_SimpleTransfer+0xb4>
		if ((Length < 1) ||
 1004f98:	e3520000 	cmp	r2, #0
 1004f9c:	0a000028 	beq	1005044 <XAxiDma_SimpleTransfer+0xc8>
 1004fa0:	e5903030 	ldr	r3, [r0, #48]	; 0x30
 1004fa4:	e1530002 	cmp	r3, r2
 1004fa8:	3a000025 	bcc	1005044 <XAxiDma_SimpleTransfer+0xc8>
			(Length > InstancePtr->TxBdRing.MaxTransferLen)) {
			return XST_INVALID_PARAM;
		}

		if (!InstancePtr->HasMm2S) {
 1004fac:	e5903004 	ldr	r3, [r0, #4]
 1004fb0:	e3530000 	cmp	r3, #0
 1004fb4:	0a00004f 	beq	10050f8 <XAxiDma_SimpleTransfer+0x17c>
		}

		/* If the engine is doing transfer, cannot submit
		 */

		if(!(XAxiDma_ReadReg(InstancePtr->TxBdRing.ChanBase,
 1004fb8:	e5903014 	ldr	r3, [r0, #20]
	return *(volatile u32 *) Addr;
 1004fbc:	e593c004 	ldr	ip, [r3, #4]
 1004fc0:	e31c0001 	tst	ip, #1
 1004fc4:	1a000003 	bne	1004fd8 <XAxiDma_SimpleTransfer+0x5c>
	return ((XAxiDma_ReadReg(InstancePtr->RegBase +
 1004fc8:	e590c000 	ldr	ip, [r0]
 1004fcc:	e59cc004 	ldr	ip, [ip, #4]
				XAXIDMA_SR_OFFSET) & XAXIDMA_HALTED_MASK)) {
			if (XAxiDma_Busy(InstancePtr,Direction)) {
 1004fd0:	e31c0002 	tst	ip, #2
 1004fd4:	0a000033 	beq	10050a8 <XAxiDma_SimpleTransfer+0x12c>
							"Engine is busy\r\n");
				return XST_FAILURE;
			}
		}

		if (!InstancePtr->MicroDmaMode) {
 1004fd8:	e590c748 	ldr	ip, [r0, #1864]	; 0x748
 1004fdc:	e35c0000 	cmp	ip, #0
			WordBits = (u32)((InstancePtr->TxBdRing.DataWidth) - 1);
 1004fe0:	0590c028 	ldreq	ip, [r0, #40]	; 0x28
		}
		else {
			WordBits = XAXIDMA_MICROMODE_MIN_BUF_ALIGN;
 1004fe4:	1300cfff 	movwne	ip, #4095	; 0xfff
			WordBits = (u32)((InstancePtr->TxBdRing.DataWidth) - 1);
 1004fe8:	024cc001 	subeq	ip, ip, #1
		}

		if ((BuffAddr & WordBits)) {
 1004fec:	e11c0001 	tst	ip, r1
 1004ff0:	0a000002 	beq	1005000 <XAxiDma_SimpleTransfer+0x84>

			if (!InstancePtr->TxBdRing.HasDRE) {
 1004ff4:	e590c024 	ldr	ip, [r0, #36]	; 0x24
 1004ff8:	e35c0000 	cmp	ip, #0
 1004ffc:	0a000038 	beq	10050e4 <XAxiDma_SimpleTransfer+0x168>
		}


		XAxiDma_WriteReg(InstancePtr->RxBdRing[RingIndex].ChanBase,
				 XAXIDMA_DESTADDR_OFFSET, LOWER_32_BITS(BuffAddr));
		if (InstancePtr->AddrWidth > 32)
 1005000:	e590074c 	ldr	r0, [r0, #1868]	; 0x74c
	*LocalAddr = Value;
 1005004:	e5831018 	str	r1, [r3, #24]
 1005008:	e3500020 	cmp	r0, #32
		XAxiDma_WriteReg(InstancePtr->RxBdRing[RingIndex].ChanBase,
					XAXIDMA_BUFFLEN_OFFSET, Length);

	}

	return XST_SUCCESS;
 100500c:	e3a00000 	mov	r0, #0
 1005010:	c3a01000 	movgt	r1, #0
 1005014:	c583101c 	strgt	r1, [r3, #28]
	return *(volatile u32 *) Addr;
 1005018:	e5931000 	ldr	r1, [r3]
		XAxiDma_WriteReg(InstancePtr->RxBdRing[RingIndex].ChanBase,
 100501c:	e3811001 	orr	r1, r1, #1
	*LocalAddr = Value;
 1005020:	e5831000 	str	r1, [r3]
 1005024:	e5832028 	str	r2, [r3, #40]	; 0x28
}
 1005028:	e28dd00c 	add	sp, sp, #12
 100502c:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
	else if(Direction == XAXIDMA_DEVICE_TO_DMA){
 1005030:	e3530001 	cmp	r3, #1
	return XST_SUCCESS;
 1005034:	11a0000c 	movne	r0, ip
	else if(Direction == XAXIDMA_DEVICE_TO_DMA){
 1005038:	0a00000a 	beq	1005068 <XAxiDma_SimpleTransfer+0xec>
}
 100503c:	e28dd00c 	add	sp, sp, #12
 1005040:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
			return XST_INVALID_PARAM;
 1005044:	e3a0000f 	mov	r0, #15
}
 1005048:	e28dd00c 	add	sp, sp, #12
 100504c:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
		xdbg_printf(XDBG_DEBUG_ERROR, "Simple DMA mode is not"
 1005050:	e30808ac 	movw	r0, #34988	; 0x88ac
 1005054:	e3400105 	movt	r0, #261	; 0x105
 1005058:	fa001ec7 	blx	100cb7c <puts>
		return XST_FAILURE;
 100505c:	e3a00001 	mov	r0, #1
}
 1005060:	e28dd00c 	add	sp, sp, #12
 1005064:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
		if ((Length < 1) ||
 1005068:	e3520000 	cmp	r2, #0
 100506c:	0afffff4 	beq	1005044 <XAxiDma_SimpleTransfer+0xc8>
 1005070:	e590c09c 	ldr	ip, [r0, #156]	; 0x9c
 1005074:	e15c0002 	cmp	ip, r2
 1005078:	3afffff1 	bcc	1005044 <XAxiDma_SimpleTransfer+0xc8>
		if (!InstancePtr->HasS2Mm) {
 100507c:	e590c008 	ldr	ip, [r0, #8]
 1005080:	e35c0000 	cmp	ip, #0
 1005084:	0a000020 	beq	100510c <XAxiDma_SimpleTransfer+0x190>
		if(!(XAxiDma_ReadReg(InstancePtr->RxBdRing[RingIndex].ChanBase,
 1005088:	e5903080 	ldr	r3, [r0, #128]	; 0x80
	return *(volatile u32 *) Addr;
 100508c:	e593c004 	ldr	ip, [r3, #4]
 1005090:	e31c0001 	tst	ip, #1
 1005094:	1a000008 	bne	10050bc <XAxiDma_SimpleTransfer+0x140>
	return ((XAxiDma_ReadReg(InstancePtr->RegBase +
 1005098:	e590c000 	ldr	ip, [r0]
 100509c:	e59cc034 	ldr	ip, [ip, #52]	; 0x34
			if (XAxiDma_Busy(InstancePtr,Direction)) {
 10050a0:	e31c0002 	tst	ip, #2
 10050a4:	1a000004 	bne	10050bc <XAxiDma_SimpleTransfer+0x140>
				xdbg_printf(XDBG_DEBUG_ERROR,
 10050a8:	e30808f0 	movw	r0, #35056	; 0x88f0
 10050ac:	e3400105 	movt	r0, #261	; 0x105
 10050b0:	fa001eb1 	blx	100cb7c <puts>
				return XST_FAILURE;
 10050b4:	e3a00001 	mov	r0, #1
 10050b8:	eaffffdf 	b	100503c <XAxiDma_SimpleTransfer+0xc0>
		if (!InstancePtr->MicroDmaMode) {
 10050bc:	e590c748 	ldr	ip, [r0, #1864]	; 0x748
 10050c0:	e35c0000 	cmp	ip, #0
			 (u32)((InstancePtr->RxBdRing[RingIndex].DataWidth) - 1);
 10050c4:	0590c094 	ldreq	ip, [r0, #148]	; 0x94
			WordBits = XAXIDMA_MICROMODE_MIN_BUF_ALIGN;
 10050c8:	1300cfff 	movwne	ip, #4095	; 0xfff
			 (u32)((InstancePtr->RxBdRing[RingIndex].DataWidth) - 1);
 10050cc:	024cc001 	subeq	ip, ip, #1
		if ((BuffAddr & WordBits)) {
 10050d0:	e11c0001 	tst	ip, r1
 10050d4:	0affffc9 	beq	1005000 <XAxiDma_SimpleTransfer+0x84>
			if (!InstancePtr->RxBdRing[RingIndex].HasDRE) {
 10050d8:	e590c090 	ldr	ip, [r0, #144]	; 0x90
 10050dc:	e35c0000 	cmp	ip, #0
 10050e0:	1affffc6 	bne	1005000 <XAxiDma_SimpleTransfer+0x84>
				xdbg_printf(XDBG_DEBUG_ERROR,
 10050e4:	e3080900 	movw	r0, #35072	; 0x8900
 10050e8:	e3400105 	movt	r0, #261	; 0x105
 10050ec:	fa001e7d 	blx	100cae8 <printf>
				return XST_INVALID_PARAM;
 10050f0:	e3a0000f 	mov	r0, #15
 10050f4:	eaffffd0 	b	100503c <XAxiDma_SimpleTransfer+0xc0>
			xdbg_printf(XDBG_DEBUG_ERROR, "MM2S channel is not"
 10050f8:	e30808d0 	movw	r0, #35024	; 0x88d0
 10050fc:	e3400105 	movt	r0, #261	; 0x105
 1005100:	fa001e9d 	blx	100cb7c <puts>
			return XST_FAILURE;
 1005104:	e3a00001 	mov	r0, #1
 1005108:	eaffffcb 	b	100503c <XAxiDma_SimpleTransfer+0xc0>
			xdbg_printf(XDBG_DEBUG_ERROR, "S2MM channel is not"
 100510c:	e3080924 	movw	r0, #35108	; 0x8924
 1005110:	e58d3004 	str	r3, [sp, #4]
 1005114:	e3400105 	movt	r0, #261	; 0x105
 1005118:	fa001e97 	blx	100cb7c <puts>
			return XST_FAILURE;
 100511c:	e59d3004 	ldr	r3, [sp, #4]
 1005120:	e1a00003 	mov	r0, r3
 1005124:	eaffffc4 	b	100503c <XAxiDma_SimpleTransfer+0xc0>

01005128 <XAxiDma_LookupConfig>:
	u32 Index;

	CfgPtr = NULL;

	for (Index = 0; Index < XPAR_XAXIDMA_NUM_INSTANCES; Index++) {
		if (XAxiDma_ConfigTable[Index].DeviceId == DeviceId) {
 1005128:	e3093364 	movw	r3, #37732	; 0x9364
 100512c:	e3403105 	movt	r3, #261	; 0x105
 1005130:	e5932000 	ldr	r2, [r3]
 1005134:	e1500002 	cmp	r0, r2
 1005138:	0a000004 	beq	1005150 <XAxiDma_LookupConfig+0x28>
 100513c:	e5b32044 	ldr	r2, [r3, #68]!	; 0x44
 1005140:	e1500002 	cmp	r0, r2
 1005144:	01a00003 	moveq	r0, r3
 1005148:	13a00000 	movne	r0, #0
 100514c:	e12fff1e 	bx	lr
 1005150:	e1a00003 	mov	r0, r3
			break;
		}
	}

	return CfgPtr;
}
 1005154:	e12fff1e 	bx	lr

01005158 <XAxiDma_LookupConfigBaseAddr>:
	u32 Index;

	CfgPtr = NULL;

	for (Index = 0; Index < XPAR_XAXIDMA_NUM_INSTANCES; Index++) {
		if (XAxiDma_ConfigTable[Index].BaseAddr == Baseaddr) {
 1005158:	e3093364 	movw	r3, #37732	; 0x9364
 100515c:	e3403105 	movt	r3, #261	; 0x105
 1005160:	e5932004 	ldr	r2, [r3, #4]
 1005164:	e1500002 	cmp	r0, r2
 1005168:	0a000004 	beq	1005180 <XAxiDma_LookupConfigBaseAddr+0x28>
 100516c:	e5932048 	ldr	r2, [r3, #72]	; 0x48
 1005170:	e1500002 	cmp	r0, r2
 1005174:	02830044 	addeq	r0, r3, #68	; 0x44
 1005178:	13a00000 	movne	r0, #0
 100517c:	e12fff1e 	bx	lr
 1005180:	e1a00003 	mov	r0, r3
			break;
		}
	}

	return CfgPtr;
}
 1005184:	e12fff1e 	bx	lr

01005188 <XAxiDma_UpdateBdRingCDesc>:
	UINTPTR RegBase;
	UINTPTR BdPtr;
	int RingIndex = RingPtr->RingIndex;

	/* BD list has yet to be created for this channel */
	if (RingPtr->AllCnt == 0) {
 1005188:	e5902060 	ldr	r2, [r0, #96]	; 0x60
{
 100518c:	e92d4010 	push	{r4, lr}
	if (RingPtr->AllCnt == 0) {
 1005190:	e3520000 	cmp	r2, #0
 1005194:	0a000043 	beq	10052a8 <XAxiDma_UpdateBdRingCDesc+0x120>

		return XST_DMA_SG_NO_LIST;
	}

	/* Do nothing if already started */
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 1005198:	e5902008 	ldr	r2, [r0, #8]
 100519c:	e1a03000 	mov	r3, r0
 10051a0:	e3520001 	cmp	r2, #1
 10051a4:	0a000027 	beq	1005248 <XAxiDma_UpdateBdRingCDesc+0xc0>
		 * transferring)
		 */
		return XST_SUCCESS;
	}

	if (!XAxiDma_BdRingHwIsStarted(RingPtr)) {
 10051a8:	e590c000 	ldr	ip, [r0]
 10051ac:	e59c2004 	ldr	r2, [ip, #4]
 10051b0:	e3120001 	tst	r2, #1
 10051b4:	0a000023 	beq	1005248 <XAxiDma_UpdateBdRingCDesc+0xc0>
		RegBase = RingPtr->ChanBase;

		/* Put a valid BD pointer in the current BD pointer register
		 * So, the hardware is ready to go when tail BD pointer is updated
		 */
		BdPtr = (UINTPTR)(void *)(RingPtr->BdaRestart);
 10051b8:	e5901048 	ldr	r1, [r0, #72]	; 0x48
	int RingIndex = RingPtr->RingIndex;
 10051bc:	e5904064 	ldr	r4, [r0, #100]	; 0x64

		if (!XAxiDma_BdHwCompleted(BdPtr)) {
 10051c0:	e591201c 	ldr	r2, [r1, #28]
 10051c4:	e3520000 	cmp	r2, #0
 10051c8:	ba000025 	blt	1005264 <XAxiDma_UpdateBdRingCDesc+0xdc>
			if (RingPtr->IsRxChannel) {
 10051cc:	e590e024 	ldr	lr, [r0, #36]	; 0x24
 10051d0:	e5900004 	ldr	r0, [r0, #4]
 10051d4:	e5932020 	ldr	r2, [r3, #32]
 10051d8:	e041100e 	sub	r1, r1, lr
 10051dc:	e5933018 	ldr	r3, [r3, #24]
 10051e0:	e3500000 	cmp	r0, #0
 10051e4:	e0811002 	add	r1, r1, r2
 10051e8:	e3c1103f 	bic	r1, r1, #63	; 0x3f
 10051ec:	0a000017 	beq	1005250 <XAxiDma_UpdateBdRingCDesc+0xc8>
				if (!RingIndex) {
 10051f0:	e3540000 	cmp	r4, #0
 10051f4:	1a000030 	bne	10052bc <XAxiDma_UpdateBdRingCDesc+0x134>
					XAxiDma_WriteReg(RegBase,
							 XAXIDMA_CDESC_OFFSET,
							 (XAXIDMA_VIRT_TO_PHYS(BdPtr) & XAXIDMA_DESC_LSB_MASK));
					if (RingPtr->Addr_ext)
 10051f8:	e3530000 	cmp	r3, #0
	*LocalAddr = Value;
 10051fc:	e58c1008 	str	r1, [ip, #8]
 1005200:	0a000010 	beq	1005248 <XAxiDma_UpdateBdRingCDesc+0xc0>
 1005204:	e58c400c 	str	r4, [ip, #12]
			}
		}

	}

	return XST_SUCCESS;
 1005208:	e1a00004 	mov	r0, r4
 100520c:	e8bd8010 	pop	{r4, pc}
					if (RingPtr->IsRxChannel) {
 1005210:	e5931020 	ldr	r1, [r3, #32]
 1005214:	e593e024 	ldr	lr, [r3, #36]	; 0x24
 1005218:	e5930004 	ldr	r0, [r3, #4]
 100521c:	e5933018 	ldr	r3, [r3, #24]
 1005220:	e041100e 	sub	r1, r1, lr
 1005224:	e3500000 	cmp	r0, #0
 1005228:	e0812002 	add	r2, r1, r2
 100522c:	e3c2203f 	bic	r2, r2, #63	; 0x3f
 1005230:	0a00002b 	beq	10052e4 <XAxiDma_UpdateBdRingCDesc+0x15c>
						if (!RingIndex) {
 1005234:	e3540000 	cmp	r4, #0
 1005238:	1a00002d 	bne	10052f4 <XAxiDma_UpdateBdRingCDesc+0x16c>
							if (RingPtr->Addr_ext)
 100523c:	e3530000 	cmp	r3, #0
 1005240:	e58c2008 	str	r2, [ip, #8]
 1005244:	1affffee 	bne	1005204 <XAxiDma_UpdateBdRingCDesc+0x7c>
		return XST_SUCCESS;
 1005248:	e3a00000 	mov	r0, #0
 100524c:	e8bd8010 	pop	{r4, pc}
				if (RingPtr->Addr_ext)
 1005250:	e3530000 	cmp	r3, #0
 1005254:	e58c1008 	str	r1, [ip, #8]
 1005258:	0afffffa 	beq	1005248 <XAxiDma_UpdateBdRingCDesc+0xc0>
 100525c:	e58c000c 	str	r0, [ip, #12]
}
 1005260:	e8bd8010 	pop	{r4, pc}
				BdPtr = XAxiDma_BdRingNext(RingPtr, BdPtr);
 1005264:	e590e028 	ldr	lr, [r0, #40]	; 0x28
		BdPtr = (UINTPTR)(void *)(RingPtr->BdaRestart);
 1005268:	e1a02001 	mov	r2, r1
 100526c:	ea000002 	b	100527c <XAxiDma_UpdateBdRingCDesc+0xf4>
				if (!XAxiDma_BdHwCompleted(BdPtr)) {
 1005270:	e592001c 	ldr	r0, [r2, #28]
 1005274:	e3500000 	cmp	r0, #0
 1005278:	aaffffe4 	bge	1005210 <XAxiDma_UpdateBdRingCDesc+0x88>
				BdPtr = XAxiDma_BdRingNext(RingPtr, BdPtr);
 100527c:	e15e0002 	cmp	lr, r2
 1005280:	85930030 	ldrhi	r0, [r3, #48]	; 0x30
 1005284:	95932024 	ldrls	r2, [r3, #36]	; 0x24
 1005288:	80822000 	addhi	r2, r2, r0
				if ((UINTPTR)BdPtr == (UINTPTR) RingPtr->BdaRestart) {
 100528c:	e1520001 	cmp	r2, r1
 1005290:	1afffff6 	bne	1005270 <XAxiDma_UpdateBdRingCDesc+0xe8>
					xdbg_printf(XDBG_DEBUG_ERROR,
 1005294:	e308095c 	movw	r0, #35164	; 0x895c
 1005298:	e3400105 	movt	r0, #261	; 0x105
 100529c:	fa001e36 	blx	100cb7c <puts>
					return XST_DMA_ERROR;
 10052a0:	e3a00009 	mov	r0, #9
 10052a4:	e8bd8010 	pop	{r4, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingStart: no bds\r\n");
 10052a8:	e3080944 	movw	r0, #35140	; 0x8944
 10052ac:	e3400105 	movt	r0, #261	; 0x105
 10052b0:	fa001e31 	blx	100cb7c <puts>
		return XST_DMA_SG_NO_LIST;
 10052b4:	e300020b 	movw	r0, #523	; 0x20b
 10052b8:	e8bd8010 	pop	{r4, pc}
					if (RingPtr->Addr_ext)
 10052bc:	e3530000 	cmp	r3, #0
					XAxiDma_WriteReg(RegBase,
 10052c0:	e2844001 	add	r4, r4, #1
 10052c4:	e78c1284 	str	r1, [ip, r4, lsl #5]
 10052c8:	e1a04284 	lsl	r4, r4, #5
					if (RingPtr->Addr_ext)
 10052cc:	0affffdd 	beq	1005248 <XAxiDma_UpdateBdRingCDesc+0xc0>
								XAxiDma_WriteReg(RegBase,
 10052d0:	e2444040 	sub	r4, r4, #64	; 0x40
 10052d4:	e28cc044 	add	ip, ip, #68	; 0x44
 10052d8:	e3a00000 	mov	r0, #0
 10052dc:	e784000c 	str	r0, [r4, ip]
 10052e0:	e8bd8010 	pop	{r4, pc}
						if (RingPtr->Addr_ext)
 10052e4:	e3530000 	cmp	r3, #0
 10052e8:	e58c2008 	str	r2, [ip, #8]
 10052ec:	0affffd5 	beq	1005248 <XAxiDma_UpdateBdRingCDesc+0xc0>
 10052f0:	eaffffd9 	b	100525c <XAxiDma_UpdateBdRingCDesc+0xd4>
							if (RingPtr->Addr_ext)
 10052f4:	e3530000 	cmp	r3, #0
							XAxiDma_WriteReg(RegBase,
 10052f8:	e2844001 	add	r4, r4, #1
 10052fc:	e78c2284 	str	r2, [ip, r4, lsl #5]
 1005300:	e1a04284 	lsl	r4, r4, #5
							if (RingPtr->Addr_ext)
 1005304:	0affffcf 	beq	1005248 <XAxiDma_UpdateBdRingCDesc+0xc0>
 1005308:	eafffff0 	b	10052d0 <XAxiDma_UpdateBdRingCDesc+0x148>

0100530c <XAxiDma_BdRingCreate>:
 * @note	This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
u32 XAxiDma_BdRingCreate(XAxiDma_BdRing *RingPtr, UINTPTR PhysAddr,
			UINTPTR VirtAddr, u32 Alignment, int BdCount)
{
 100530c:	e92d4ff8 	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1005310:	e59d6028 	ldr	r6, [sp, #40]	; 0x28
	int i;
	UINTPTR BdVirtAddr;
	UINTPTR BdPhysAddr;

	if (BdCount <= 0) {
 1005314:	e3560000 	cmp	r6, #0
 1005318:	da000078 	ble	1005500 <XAxiDma_BdRingCreate+0x1f4>
	RingPtr->PreCnt = 0;
	RingPtr->PostCnt = 0;
	RingPtr->Cyclic = 0;

	/* Make sure Alignment parameter meets minimum requirements */
	if (Alignment < XAXIDMA_BD_MINIMUM_ALIGNMENT) {
 100531c:	e353003f 	cmp	r3, #63	; 0x3f
 1005320:	e1a05003 	mov	r5, r3
	RingPtr->AllCnt = 0;
 1005324:	e3a03000 	mov	r3, #0
 1005328:	e1a04000 	mov	r4, r0
 100532c:	e5803060 	str	r3, [r0, #96]	; 0x60
	RingPtr->FreeCnt = 0;
 1005330:	e5803050 	str	r3, [r0, #80]	; 0x50
	RingPtr->HwCnt = 0;
 1005334:	e5803058 	str	r3, [r0, #88]	; 0x58
	RingPtr->PreCnt = 0;
 1005338:	e5803054 	str	r3, [r0, #84]	; 0x54
	RingPtr->PostCnt = 0;
 100533c:	e580305c 	str	r3, [r0, #92]	; 0x5c
	RingPtr->Cyclic = 0;
 1005340:	e5803068 	str	r3, [r0, #104]	; 0x68
	if (Alignment < XAXIDMA_BD_MINIMUM_ALIGNMENT) {
 1005344:	9a000059 	bls	10054b0 <XAxiDma_BdRingCreate+0x1a4>

		return XST_INVALID_PARAM;
	}

	/* Make sure Alignment is a power of 2 */
	if ((Alignment - 1) & Alignment) {
 1005348:	e2453001 	sub	r3, r5, #1
 100534c:	e1130005 	tst	r3, r5
 1005350:	1a000064 	bne	10054e8 <XAxiDma_BdRingCreate+0x1dc>

		return XST_INVALID_PARAM;
	}

	/* Make sure PhysAddr and VirtAddr are on same Alignment */
	if ((PhysAddr % Alignment) || (VirtAddr % Alignment)) {
 1005354:	e1a09001 	mov	r9, r1
 1005358:	e1a01005 	mov	r1, r5
 100535c:	e1a00009 	mov	r0, r9
 1005360:	e1a07002 	mov	r7, r2
 1005364:	fa00140c 	blx	100a39c <__aeabi_uidivmod>
 1005368:	e3510000 	cmp	r1, #0
 100536c:	1a000047 	bne	1005490 <XAxiDma_BdRingCreate+0x184>
 1005370:	e1a01005 	mov	r1, r5
 1005374:	e1a00007 	mov	r0, r7
 1005378:	fa001407 	blx	100a39c <__aeabi_uidivmod>
 100537c:	e2518000 	subs	r8, r1, #0
 1005380:	1a000042 	bne	1005490 <XAxiDma_BdRingCreate+0x184>
		return XST_INVALID_PARAM;
	}

	/* Compute how many bytes will be between the start of adjacent BDs */
	RingPtr->Separation =
		(sizeof(XAxiDma_Bd) + (Alignment - 1)) & ~(Alignment - 1);
 1005384:	e285303f 	add	r3, r5, #63	; 0x3f
 1005388:	e2655000 	rsb	r5, r5, #0
 100538c:	e0055003 	and	r5, r5, r3

	/* Must make sure the ring doesn't span address 0x00000000. If it does,
	 * then the next/prev BD traversal macros will fail.
	 */
	if (VirtAddr > (VirtAddr + (RingPtr->Separation * BdCount) - 1)) {
 1005390:	e2473001 	sub	r3, r7, #1
 1005394:	e0020695 	mul	r2, r5, r6
	RingPtr->Separation =
 1005398:	e5845030 	str	r5, [r4, #48]	; 0x30
	if (VirtAddr > (VirtAddr + (RingPtr->Separation * BdCount) - 1)) {
 100539c:	e0833002 	add	r3, r3, r2
 10053a0:	e1530007 	cmp	r3, r7
 10053a4:	3a000049 	bcc	10054d0 <XAxiDma_BdRingCreate+0x1c4>
	 *  - Clear the entire space
	 *  - Setup each BD's next pointer with the physical address of the
	 *    next BD
	 *  - Put hardware information in each BD
	 */
	memset((void *) VirtAddr, 0, (RingPtr->Separation * BdCount));
 10053a8:	e1a00007 	mov	r0, r7
 10053ac:	fa001d9b 	blx	100ca20 <memset>

	BdVirtAddr = VirtAddr;
	BdPhysAddr = PhysAddr + RingPtr->Separation;
 10053b0:	e5943030 	ldr	r3, [r4, #48]	; 0x30
	for (i = 1; i < BdCount; i++) {
 10053b4:	e3560001 	cmp	r6, #1
	BdPhysAddr = PhysAddr + RingPtr->Separation;
 10053b8:	e083a009 	add	sl, r3, r9
	for (i = 1; i < BdCount; i++) {
 10053bc:	0a000055 	beq	1005518 <XAxiDma_BdRingCreate+0x20c>
 10053c0:	e1a05007 	mov	r5, r7
 10053c4:	e3a0b001 	mov	fp, #1
		/* Put hardware information in the BDs
		 */
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
				(u32)RingPtr->HasStsCntrlStrm);

		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 10053c8:	e5940010 	ldr	r0, [r4, #16]
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_OFFSET,
 10053cc:	e3cac03f 	bic	ip, sl, #63	; 0x3f
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 10053d0:	e5943014 	ldr	r3, [r4, #20]
		    (((u32)(RingPtr->HasDRE)) << XAXIDMA_BD_HAS_DRE_SHIFT) |
		    RingPtr->DataWidth);

		XAXIDMA_CACHE_FLUSH(BdVirtAddr);
 10053d4:	e3a01034 	mov	r1, #52	; 0x34
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
 10053d8:	e594200c 	ldr	r2, [r4, #12]
	for (i = 1; i < BdCount; i++) {
 10053dc:	e28bb001 	add	fp, fp, #1
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_MSB_OFFSET,
 10053e0:	e5858004 	str	r8, [r5, #4]
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_OFFSET,
 10053e4:	e585c000 	str	ip, [r5]
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 10053e8:	e1833400 	orr	r3, r3, r0, lsl #8
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
 10053ec:	e5852038 	str	r2, [r5, #56]	; 0x38
		XAXIDMA_CACHE_FLUSH(BdVirtAddr);
 10053f0:	e1a00005 	mov	r0, r5
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 10053f4:	e585303c 	str	r3, [r5, #60]	; 0x3c
		XAXIDMA_CACHE_FLUSH(BdVirtAddr);
 10053f8:	eb000ee0 	bl	1008f80 <Xil_DCacheFlushRange>
		BdVirtAddr += RingPtr->Separation;
 10053fc:	e5943030 	ldr	r3, [r4, #48]	; 0x30
	for (i = 1; i < BdCount; i++) {
 1005400:	e156000b 	cmp	r6, fp
		BdVirtAddr += RingPtr->Separation;
 1005404:	e0855003 	add	r5, r5, r3
		BdPhysAddr += RingPtr->Separation;
 1005408:	e08aa003 	add	sl, sl, r3
	for (i = 1; i < BdCount; i++) {
 100540c:	1affffed 	bne	10053c8 <XAxiDma_BdRingCreate+0xbc>
 1005410:	e1a0e005 	mov	lr, r5

	/* Setup the last BD's hardware information */
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
		(u32)RingPtr->HasStsCntrlStrm);

	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1005414:	e5941010 	ldr	r1, [r4, #16]
	/* Setup and initialize pointers and counters */
	RingPtr->RunState = AXIDMA_CHANNEL_HALTED;
	RingPtr->FirstBdAddr = VirtAddr;
	RingPtr->FirstBdPhysAddr = PhysAddr;
	RingPtr->LastBdAddr = BdVirtAddr;
	RingPtr->Length = RingPtr->LastBdAddr - RingPtr->FirstBdAddr +
 1005418:	e0853003 	add	r3, r5, r3
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 100541c:	e5942014 	ldr	r2, [r4, #20]
	RingPtr->Length = RingPtr->LastBdAddr - RingPtr->FirstBdAddr +
 1005420:	e0433007 	sub	r3, r3, r7
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
 1005424:	e594000c 	ldr	r0, [r4, #12]
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_OFFSET,
 1005428:	e3c9c03f 	bic	ip, r9, #63	; 0x3f
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_MSB_OFFSET,
 100542c:	e3a08000 	mov	r8, #0
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_OFFSET,
 1005430:	e58ec000 	str	ip, [lr]
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_MSB_OFFSET,
 1005434:	e5858004 	str	r8, [r5, #4]
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1005438:	e1822401 	orr	r2, r2, r1, lsl #8
	RingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 100543c:	e3a01002 	mov	r1, #2
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
 1005440:	e5850038 	str	r0, [r5, #56]	; 0x38
	RingPtr->PreHead = (XAxiDma_Bd *) VirtAddr;
	RingPtr->HwHead = (XAxiDma_Bd *) VirtAddr;
	RingPtr->HwTail = (XAxiDma_Bd *) VirtAddr;
	RingPtr->PostHead = (XAxiDma_Bd *) VirtAddr;
	RingPtr->BdaRestart = (XAxiDma_Bd *) VirtAddr;
	RingPtr->CyclicBd = (XAxiDma_Bd *) malloc(sizeof(XAxiDma_Bd));
 1005444:	e3a00040 	mov	r0, #64	; 0x40
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1005448:	e585203c 	str	r2, [r5, #60]	; 0x3c
	RingPtr->Length = RingPtr->LastBdAddr - RingPtr->FirstBdAddr +
 100544c:	e584302c 	str	r3, [r4, #44]	; 0x2c
	RingPtr->FirstBdAddr = VirtAddr;
 1005450:	e5847024 	str	r7, [r4, #36]	; 0x24
	RingPtr->FirstBdPhysAddr = PhysAddr;
 1005454:	e5849020 	str	r9, [r4, #32]
	RingPtr->LastBdAddr = BdVirtAddr;
 1005458:	e5845028 	str	r5, [r4, #40]	; 0x28
	RingPtr->AllCnt = BdCount;
 100545c:	e5846060 	str	r6, [r4, #96]	; 0x60
	RingPtr->FreeCnt = BdCount;
 1005460:	e5846050 	str	r6, [r4, #80]	; 0x50
	RingPtr->FreeHead = (XAxiDma_Bd *) VirtAddr;
 1005464:	e5847034 	str	r7, [r4, #52]	; 0x34
	RingPtr->PreHead = (XAxiDma_Bd *) VirtAddr;
 1005468:	e5847038 	str	r7, [r4, #56]	; 0x38
	RingPtr->HwHead = (XAxiDma_Bd *) VirtAddr;
 100546c:	e584703c 	str	r7, [r4, #60]	; 0x3c
	RingPtr->HwTail = (XAxiDma_Bd *) VirtAddr;
 1005470:	e5847040 	str	r7, [r4, #64]	; 0x40
	RingPtr->PostHead = (XAxiDma_Bd *) VirtAddr;
 1005474:	e5847044 	str	r7, [r4, #68]	; 0x44
	RingPtr->BdaRestart = (XAxiDma_Bd *) VirtAddr;
 1005478:	e5847048 	str	r7, [r4, #72]	; 0x48
	RingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 100547c:	e5841008 	str	r1, [r4, #8]
	RingPtr->CyclicBd = (XAxiDma_Bd *) malloc(sizeof(XAxiDma_Bd));
 1005480:	fa00195a 	blx	100b9f0 <malloc>
 1005484:	e584004c 	str	r0, [r4, #76]	; 0x4c

	return XST_SUCCESS;
}
 1005488:	e1a00008 	mov	r0, r8
 100548c:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCreate: Physical address"
 1005490:	e3080a18 	movw	r0, #35352	; 0x8a18
 1005494:	e1a02007 	mov	r2, r7
 1005498:	e1a01009 	mov	r1, r9
		return XST_INVALID_PARAM;
 100549c:	e3a0800f 	mov	r8, #15
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCreate: Physical address"
 10054a0:	e3400105 	movt	r0, #261	; 0x105
 10054a4:	fa001d8f 	blx	100cae8 <printf>
}
 10054a8:	e1a00008 	mov	r0, r8
 10054ac:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCreate: alignment too "
 10054b0:	e30809b0 	movw	r0, #35248	; 0x89b0
 10054b4:	e1a01005 	mov	r1, r5
 10054b8:	e3a02040 	mov	r2, #64	; 0x40
		return XST_INVALID_PARAM;
 10054bc:	e3a0800f 	mov	r8, #15
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCreate: alignment too "
 10054c0:	e3400105 	movt	r0, #261	; 0x105
 10054c4:	fa001d87 	blx	100cae8 <printf>
}
 10054c8:	e1a00008 	mov	r0, r8
 10054cc:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCreate: BD space cross "
 10054d0:	e3080a6c 	movw	r0, #35436	; 0x8a6c
		return XST_DMA_SG_LIST_ERROR;
 10054d4:	e300820e 	movw	r8, #526	; 0x20e
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCreate: BD space cross "
 10054d8:	e3400105 	movt	r0, #261	; 0x105
 10054dc:	fa001da6 	blx	100cb7c <puts>
}
 10054e0:	e1a00008 	mov	r0, r8
 10054e4:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCreate: alignment not"
 10054e8:	e30809f0 	movw	r0, #35312	; 0x89f0
 10054ec:	e1a01005 	mov	r1, r5
 10054f0:	e3400105 	movt	r0, #261	; 0x105
		return XST_INVALID_PARAM;
 10054f4:	e3a0800f 	mov	r8, #15
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCreate: alignment not"
 10054f8:	fa001d7a 	blx	100cae8 <printf>
		return XST_INVALID_PARAM;
 10054fc:	eaffffe1 	b	1005488 <XAxiDma_BdRingCreate+0x17c>
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCreate: non-positive BD"
 1005500:	e3080984 	movw	r0, #35204	; 0x8984
 1005504:	e1a01006 	mov	r1, r6
 1005508:	e3400105 	movt	r0, #261	; 0x105
		return XST_INVALID_PARAM;
 100550c:	e3a0800f 	mov	r8, #15
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCreate: non-positive BD"
 1005510:	fa001d74 	blx	100cae8 <printf>
		return XST_INVALID_PARAM;
 1005514:	eaffffdb 	b	1005488 <XAxiDma_BdRingCreate+0x17c>
	for (i = 1; i < BdCount; i++) {
 1005518:	e1a0e007 	mov	lr, r7
 100551c:	e1a05007 	mov	r5, r7
 1005520:	eaffffbb 	b	1005414 <XAxiDma_BdRingCreate+0x108>

01005524 <XAxiDma_BdRingClone>:
 *
 * @note	This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
int XAxiDma_BdRingClone(XAxiDma_BdRing * RingPtr, XAxiDma_Bd * SrcBdPtr)
{
 1005524:	e92d40f0 	push	{r4, r5, r6, r7, lr}
 1005528:	e24dd044 	sub	sp, sp, #68	; 0x44
	UINTPTR CurBd;
	u32 Save;
	XAxiDma_Bd TmpBd;

	/* Can't do this function if there isn't a ring */
	if (RingPtr->AllCnt == 0) {
 100552c:	e5905060 	ldr	r5, [r0, #96]	; 0x60
 1005530:	e3550000 	cmp	r5, #0
 1005534:	0a00003d 	beq	1005630 <XAxiDma_BdRingClone+0x10c>

		return XST_DMA_SG_NO_LIST;
	}

	/* Can't do this function with the channel running */
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 1005538:	e5903008 	ldr	r3, [r0, #8]
 100553c:	e1a06000 	mov	r6, r0
 1005540:	e3530001 	cmp	r3, #1
 1005544:	0a00003f 	beq	1005648 <XAxiDma_BdRingClone+0x124>

		return XST_DEVICE_IS_STARTED;
	}

	/* Can't do this function with some of the BDs in use */
	if (RingPtr->FreeCnt != RingPtr->AllCnt) {
 1005548:	e5903050 	ldr	r3, [r0, #80]	; 0x50
 100554c:	e1550003 	cmp	r5, r3
	}

	/* Make a copy of the template then modify it by clearing
	 * the complete bit in status/control field
	 */
	memcpy(&TmpBd, SrcBdPtr, sizeof(XAxiDma_Bd));
 1005550:	01a0c001 	moveq	ip, r1
 1005554:	01a0400d 	moveq	r4, sp
 1005558:	028c7040 	addeq	r7, ip, #64	; 0x40
	if (RingPtr->FreeCnt != RingPtr->AllCnt) {
 100555c:	1a00002b 	bne	1005610 <XAxiDma_BdRingClone+0xec>
	memcpy(&TmpBd, SrcBdPtr, sizeof(XAxiDma_Bd));
 1005560:	e59c0000 	ldr	r0, [ip]
 1005564:	e28cc010 	add	ip, ip, #16
 1005568:	e51c100c 	ldr	r1, [ip, #-12]
 100556c:	e1a0e004 	mov	lr, r4
 1005570:	e51c2008 	ldr	r2, [ip, #-8]
 1005574:	e2844010 	add	r4, r4, #16
 1005578:	e51c3004 	ldr	r3, [ip, #-4]
 100557c:	e15c0007 	cmp	ip, r7
 1005580:	e8ae000f 	stmia	lr!, {r0, r1, r2, r3}
 1005584:	1afffff5 	bne	1005560 <XAxiDma_BdRingClone+0x3c>

	Save = XAxiDma_BdRead(&TmpBd, XAXIDMA_BD_STS_OFFSET);
 1005588:	e59d301c 	ldr	r3, [sp, #28]
	Save &= ~XAXIDMA_BD_STS_COMPLETE_MASK;
	XAxiDma_BdWrite(&TmpBd, XAXIDMA_BD_STS_OFFSET, Save);

	for (i = 0, CurBd = RingPtr->FirstBdAddr;
 100558c:	e3550000 	cmp	r5, #0
 1005590:	c3a05000 	movgt	r5, #0
 1005594:	c28d7038 	addgt	r7, sp, #56	; 0x38
 1005598:	e5964024 	ldr	r4, [r6, #36]	; 0x24
	Save &= ~XAXIDMA_BD_STS_COMPLETE_MASK;
 100559c:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
	XAxiDma_BdWrite(&TmpBd, XAXIDMA_BD_STS_OFFSET, Save);
 10055a0:	e58d301c 	str	r3, [sp, #28]
	for (i = 0, CurBd = RingPtr->FirstBdAddr;
 10055a4:	da000016 	ble	1005604 <XAxiDma_BdRingClone+0xe0>
	     i < RingPtr->AllCnt; i++, CurBd += RingPtr->Separation) {

		memcpy((void *)((UINTPTR)CurBd + XAXIDMA_BD_START_CLEAR),
 10055a8:	e28d3008 	add	r3, sp, #8
 10055ac:	e2842008 	add	r2, r4, #8
 10055b0:	e593e000 	ldr	lr, [r3]
 10055b4:	e2833010 	add	r3, r3, #16
 10055b8:	e513c00c 	ldr	ip, [r3, #-12]
 10055bc:	e2822010 	add	r2, r2, #16
 10055c0:	e5130008 	ldr	r0, [r3, #-8]
 10055c4:	e5131004 	ldr	r1, [r3, #-4]
 10055c8:	e1530007 	cmp	r3, r7
 10055cc:	e502e010 	str	lr, [r2, #-16]
 10055d0:	e502c00c 	str	ip, [r2, #-12]
 10055d4:	e5020008 	str	r0, [r2, #-8]
 10055d8:	e5021004 	str	r1, [r2, #-4]
 10055dc:	1afffff3 	bne	10055b0 <XAxiDma_BdRingClone+0x8c>
		    (void *)((UINTPTR)(&TmpBd) + XAXIDMA_BD_START_CLEAR),
		    XAXIDMA_BD_BYTES_TO_CLEAR);

		XAXIDMA_CACHE_FLUSH(CurBd);
 10055e0:	e1a00004 	mov	r0, r4
 10055e4:	e3a01034 	mov	r1, #52	; 0x34
 10055e8:	eb000e64 	bl	1008f80 <Xil_DCacheFlushRange>
	for (i = 0, CurBd = RingPtr->FirstBdAddr;
 10055ec:	e5962060 	ldr	r2, [r6, #96]	; 0x60
	     i < RingPtr->AllCnt; i++, CurBd += RingPtr->Separation) {
 10055f0:	e2855001 	add	r5, r5, #1
 10055f4:	e5963030 	ldr	r3, [r6, #48]	; 0x30
	for (i = 0, CurBd = RingPtr->FirstBdAddr;
 10055f8:	e1520005 	cmp	r2, r5
	     i < RingPtr->AllCnt; i++, CurBd += RingPtr->Separation) {
 10055fc:	e0844003 	add	r4, r4, r3
	for (i = 0, CurBd = RingPtr->FirstBdAddr;
 1005600:	caffffe8 	bgt	10055a8 <XAxiDma_BdRingClone+0x84>
	}

	return XST_SUCCESS;
 1005604:	e3a00000 	mov	r0, #0
}
 1005608:	e28dd044 	add	sp, sp, #68	; 0x44
 100560c:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingClone: some bds already "
 1005610:	e3080adc 	movw	r0, #35548	; 0x8adc
 1005614:	e1a02005 	mov	r2, r5
 1005618:	e1a01003 	mov	r1, r3
 100561c:	e3400105 	movt	r0, #261	; 0x105
 1005620:	fa001d30 	blx	100cae8 <printf>
		return XST_DMA_SG_LIST_ERROR;
 1005624:	e300020e 	movw	r0, #526	; 0x20e
}
 1005628:	e28dd044 	add	sp, sp, #68	; 0x44
 100562c:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingClone: no bds\r\n");
 1005630:	e3080a90 	movw	r0, #35472	; 0x8a90
 1005634:	e3400105 	movt	r0, #261	; 0x105
 1005638:	fa001d4f 	blx	100cb7c <puts>
		return XST_DMA_SG_NO_LIST;
 100563c:	e300020b 	movw	r0, #523	; 0x20b
}
 1005640:	e28dd044 	add	sp, sp, #68	; 0x44
 1005644:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingClone: bd ring started "
 1005648:	e3080aa8 	movw	r0, #35496	; 0x8aa8
 100564c:	e3400105 	movt	r0, #261	; 0x105
 1005650:	fa001d49 	blx	100cb7c <puts>
		return XST_DEVICE_IS_STARTED;
 1005654:	e3a00005 	mov	r0, #5
 1005658:	eaffffea 	b	1005608 <XAxiDma_BdRingClone+0xe4>

0100565c <XAxiDma_StartBdRingHw>:
int XAxiDma_StartBdRingHw(XAxiDma_BdRing * RingPtr)
{
	UINTPTR RegBase;
	int RingIndex = RingPtr->RingIndex;

	if (!XAxiDma_BdRingHwIsStarted(RingPtr)) {
 100565c:	e5903000 	ldr	r3, [r0]
{
 1005660:	e92d4070 	push	{r4, r5, r6, lr}
	int RingIndex = RingPtr->RingIndex;
 1005664:	e5906064 	ldr	r6, [r0, #100]	; 0x64
	return *(volatile u32 *) Addr;
 1005668:	e5932004 	ldr	r2, [r3, #4]
	if (!XAxiDma_BdRingHwIsStarted(RingPtr)) {
 100566c:	e3120001 	tst	r2, #1
 1005670:	15932000 	ldrne	r2, [r3]
		/* Start the hardware
		*/
		RegBase = RingPtr->ChanBase;
		XAxiDma_WriteReg(RegBase, XAXIDMA_CR_OFFSET,
 1005674:	13822001 	orrne	r2, r2, #1
	*LocalAddr = Value;
 1005678:	15832000 	strne	r2, [r3]
	return *(volatile u32 *) Addr;
 100567c:	e5933004 	ldr	r3, [r3, #4]
			XAxiDma_ReadReg(RegBase, XAXIDMA_CR_OFFSET)
			| XAXIDMA_CR_RUNSTOP_MASK);
	}

	if (XAxiDma_BdRingHwIsStarted(RingPtr)) {
 1005680:	e2135001 	ands	r5, r3, #1
 1005684:	1a000026 	bne	1005724 <XAxiDma_StartBdRingHw+0xc8>
		RingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;

		/* If there are unprocessed BDs then we want the channel to begin
		 * processing right away
		 */
		if (RingPtr->HwCnt > 0) {
 1005688:	e5903058 	ldr	r3, [r0, #88]	; 0x58
		RingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 100568c:	e3a02001 	mov	r2, #1
 1005690:	e5802008 	str	r2, [r0, #8]
		if (RingPtr->HwCnt > 0) {
 1005694:	e3530000 	cmp	r3, #0
 1005698:	da00001f 	ble	100571c <XAxiDma_StartBdRingHw+0xc0>

			XAXIDMA_CACHE_INVALIDATE(RingPtr->HwTail);
 100569c:	e1a04000 	mov	r4, r0
 10056a0:	e3a01034 	mov	r1, #52	; 0x34
 10056a4:	e5900040 	ldr	r0, [r0, #64]	; 0x40
 10056a8:	eb000de7 	bl	1008e4c <Xil_DCacheInvalidateRange>
			if (RingPtr->Cyclic) {
 10056ac:	e5942068 	ldr	r2, [r4, #104]	; 0x68
 10056b0:	e3520000 	cmp	r2, #0
 10056b4:	1a00001c 	bne	100572c <XAxiDma_StartBdRingHw+0xd0>
							 XAXIDMA_TDESC_MSB_OFFSET,
							 UPPER_32_BITS(XAXIDMA_VIRT_TO_PHYS(RingPtr->CyclicBd)));
				return XST_SUCCESS;
			}

			if ((XAxiDma_BdRead(RingPtr->HwTail,
 10056b8:	e5943040 	ldr	r3, [r4, #64]	; 0x40
 10056bc:	e593101c 	ldr	r1, [r3, #28]
 10056c0:	e3510000 	cmp	r1, #0
 10056c4:	ba000014 	blt	100571c <XAxiDma_StartBdRingHw+0xc0>
				    XAXIDMA_BD_STS_OFFSET) &
				XAXIDMA_BD_STS_COMPLETE_MASK) == 0) {
				if (RingPtr->IsRxChannel) {
 10056c8:	e5941024 	ldr	r1, [r4, #36]	; 0x24
 10056cc:	e5940004 	ldr	r0, [r4, #4]
 10056d0:	e594c020 	ldr	ip, [r4, #32]
 10056d4:	e0433001 	sub	r3, r3, r1
 10056d8:	e594e018 	ldr	lr, [r4, #24]
 10056dc:	e3500000 	cmp	r0, #0
 10056e0:	e5941000 	ldr	r1, [r4]
 10056e4:	e083300c 	add	r3, r3, ip
 10056e8:	e3c3303f 	bic	r3, r3, #63	; 0x3f
 10056ec:	0a000007 	beq	1005710 <XAxiDma_StartBdRingHw+0xb4>
					if (!RingIndex) {
 10056f0:	e3560000 	cmp	r6, #0
 10056f4:	1a00001b 	bne	1005768 <XAxiDma_StartBdRingHw+0x10c>
						XAxiDma_WriteReg(RingPtr->ChanBase,
							XAXIDMA_TDESC_OFFSET, (XAXIDMA_VIRT_TO_PHYS(RingPtr->HwTail) & XAXIDMA_DESC_LSB_MASK));
						if (RingPtr->Addr_ext)
 10056f8:	e35e0000 	cmp	lr, #0
	*LocalAddr = Value;
 10056fc:	e5813010 	str	r3, [r1, #16]
 1005700:	0a000005 	beq	100571c <XAxiDma_StartBdRingHw+0xc0>
 1005704:	e5816014 	str	r6, [r1, #20]
								 UPPER_32_BITS(XAXIDMA_VIRT_TO_PHYS(RingPtr->HwTail)));
				}
			}
		}

		return XST_SUCCESS;
 1005708:	e1a00006 	mov	r0, r6
 100570c:	e8bd8070 	pop	{r4, r5, r6, pc}
					if (RingPtr->Addr_ext)
 1005710:	e35e0000 	cmp	lr, #0
 1005714:	e5813010 	str	r3, [r1, #16]
 1005718:	1a000010 	bne	1005760 <XAxiDma_StartBdRingHw+0x104>
		return XST_SUCCESS;
 100571c:	e3a00000 	mov	r0, #0
 1005720:	e8bd8070 	pop	{r4, r5, r6, pc}
	}

	return XST_DMA_ERROR;
 1005724:	e3a00009 	mov	r0, #9
}
 1005728:	e8bd8070 	pop	{r4, r5, r6, pc}
				XAxiDma_WriteReg(RingPtr->ChanBase,
 100572c:	e594304c 	ldr	r3, [r4, #76]	; 0x4c
 1005730:	e594c024 	ldr	ip, [r4, #36]	; 0x24
				if (RingPtr->Addr_ext)
 1005734:	e5940018 	ldr	r0, [r4, #24]
				XAxiDma_WriteReg(RingPtr->ChanBase,
 1005738:	e5941020 	ldr	r1, [r4, #32]
 100573c:	e5942000 	ldr	r2, [r4]
 1005740:	e043300c 	sub	r3, r3, ip
				if (RingPtr->Addr_ext)
 1005744:	e3500000 	cmp	r0, #0
				XAxiDma_WriteReg(RingPtr->ChanBase,
 1005748:	e0833001 	add	r3, r3, r1
 100574c:	e5823010 	str	r3, [r2, #16]
				if (RingPtr->Addr_ext)
 1005750:	0afffff1 	beq	100571c <XAxiDma_StartBdRingHw+0xc0>
 1005754:	e5825014 	str	r5, [r2, #20]
				return XST_SUCCESS;
 1005758:	e1a00005 	mov	r0, r5
 100575c:	e8bd8070 	pop	{r4, r5, r6, pc}
 1005760:	e5810014 	str	r0, [r1, #20]
 1005764:	e8bd8070 	pop	{r4, r5, r6, pc}
						XAxiDma_WriteReg(RingPtr->ChanBase,
 1005768:	e2466001 	sub	r6, r6, #1
						if (RingPtr->Addr_ext)
 100576c:	e35e0000 	cmp	lr, #0
						XAxiDma_WriteReg(RingPtr->ChanBase,
 1005770:	e0816286 	add	r6, r1, r6, lsl #5
 1005774:	e5863048 	str	r3, [r6, #72]	; 0x48
						if (RingPtr->Addr_ext)
 1005778:	0affffe7 	beq	100571c <XAxiDma_StartBdRingHw+0xc0>
 100577c:	e586204c 	str	r2, [r6, #76]	; 0x4c
		return XST_SUCCESS;
 1005780:	e1a00002 	mov	r0, r2
 1005784:	e8bd8070 	pop	{r4, r5, r6, pc}

01005788 <XAxiDma_BdRingStart>:
 *
 * @note	This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
int XAxiDma_BdRingStart(XAxiDma_BdRing * RingPtr)
{
 1005788:	e92d4070 	push	{r4, r5, r6, lr}
 100578c:	e1a05000 	mov	r5, r0
	int Status;

	Status = XAxiDma_UpdateBdRingCDesc(RingPtr);
 1005790:	ebfffe7c 	bl	1005188 <XAxiDma_UpdateBdRingCDesc>
	if (Status != XST_SUCCESS) {
 1005794:	e2504000 	subs	r4, r0, #0
 1005798:	1a000005 	bne	10057b4 <XAxiDma_BdRingStart+0x2c>
		 xdbg_printf(XDBG_DEBUG_ERROR, "BdRingStart: "
			"Updating Current Descriptor Failed\n\r");
		return Status;
	}

	Status = XAxiDma_StartBdRingHw(RingPtr);
 100579c:	e1a00005 	mov	r0, r5
 10057a0:	ebffffad 	bl	100565c <XAxiDma_StartBdRingHw>
	if (Status != XST_SUCCESS) {
 10057a4:	e2504000 	subs	r4, r0, #0
 10057a8:	1a000006 	bne	10057c8 <XAxiDma_BdRingStart+0x40>
			"Starting Hardware Failed\n\r");
		return Status;
	}

	return XST_SUCCESS;
}
 10057ac:	e1a00004 	mov	r0, r4
 10057b0:	e8bd8070 	pop	{r4, r5, r6, pc}
		 xdbg_printf(XDBG_DEBUG_ERROR, "BdRingStart: "
 10057b4:	e3080b0c 	movw	r0, #35596	; 0x8b0c
 10057b8:	e3400105 	movt	r0, #261	; 0x105
 10057bc:	fa001cc9 	blx	100cae8 <printf>
}
 10057c0:	e1a00004 	mov	r0, r4
 10057c4:	e8bd8070 	pop	{r4, r5, r6, pc}
		 xdbg_printf(XDBG_DEBUG_ERROR, "BdRingStart: "
 10057c8:	e3080b40 	movw	r0, #35648	; 0x8b40
 10057cc:	e3400105 	movt	r0, #261	; 0x105
 10057d0:	fa001cc4 	blx	100cae8 <printf>
}
 10057d4:	e1a00004 	mov	r0, r4
 10057d8:	e8bd8070 	pop	{r4, r5, r6, pc}

010057dc <XAxiDma_BdRingSetCoalesce>:
	return *(volatile u32 *) Addr;
 10057dc:	e590c000 	ldr	ip, [r0]
{
	u32 Cr;

	Cr = XAxiDma_ReadReg(RingPtr->ChanBase, XAXIDMA_CR_OFFSET);

	if (Counter != XAXIDMA_NO_CHANGE) {
 10057e0:	e3710001 	cmn	r1, #1
{
 10057e4:	e92d4010 	push	{r4, lr}
 10057e8:	e59c3000 	ldr	r3, [ip]
	if (Counter != XAXIDMA_NO_CHANGE) {
 10057ec:	0a000004 	beq	1005804 <XAxiDma_BdRingSetCoalesce+0x28>
		if ((Counter == 0) || (Counter > 0xFF)) {
 10057f0:	e241e001 	sub	lr, r1, #1
 10057f4:	e35e00fe 	cmp	lr, #254	; 0xfe
			xdbg_printf(XDBG_DEBUG_ERROR, "BdRingSetCoalesce: "
			"invalid  coalescing threshold %d", (int)Counter);
			return XST_FAILURE;
		}

		Cr = (Cr & ~XAXIDMA_COALESCE_MASK) |
 10057f8:	93c338ff 	bicls	r3, r3, #16711680	; 0xff0000
 10057fc:	91833801 	orrls	r3, r3, r1, lsl #16
		if ((Counter == 0) || (Counter > 0xFF)) {
 1005800:	8a00000d 	bhi	100583c <XAxiDma_BdRingSetCoalesce+0x60>
			(Counter << XAXIDMA_COALESCE_SHIFT);
	}

	if (Timer != XAXIDMA_NO_CHANGE) {
 1005804:	e3720001 	cmn	r2, #1
 1005808:	0a000002 	beq	1005818 <XAxiDma_BdRingSetCoalesce+0x3c>
		if (Timer > 0xFF) {
 100580c:	e35200ff 	cmp	r2, #255	; 0xff
			"invalid  delay counter %d", (int)Timer);

			return XST_FAILURE;
		}

		Cr = (Cr & ~XAXIDMA_DELAY_MASK) |
 1005810:	97df3c12 	bfils	r3, r2, #24, #8
		if (Timer > 0xFF) {
 1005814:	8a000002 	bhi	1005824 <XAxiDma_BdRingSetCoalesce+0x48>
			(Timer << XAXIDMA_DELAY_SHIFT);
	}

	XAxiDma_WriteReg(RingPtr->ChanBase, XAXIDMA_CR_OFFSET, Cr);

	return XST_SUCCESS;
 1005818:	e3a00000 	mov	r0, #0
	*LocalAddr = Value;
 100581c:	e58c3000 	str	r3, [ip]
}
 1005820:	e8bd8010 	pop	{r4, pc}
			xdbg_printf(XDBG_DEBUG_ERROR, "BdRingSetCoalesce: "
 1005824:	e3080b9c 	movw	r0, #35740	; 0x8b9c
 1005828:	e1a01002 	mov	r1, r2
 100582c:	e3400105 	movt	r0, #261	; 0x105
 1005830:	fa001cac 	blx	100cae8 <printf>
			return XST_FAILURE;
 1005834:	e3a00001 	mov	r0, #1
 1005838:	e8bd8010 	pop	{r4, pc}
			xdbg_printf(XDBG_DEBUG_ERROR, "BdRingSetCoalesce: "
 100583c:	e3080b68 	movw	r0, #35688	; 0x8b68
 1005840:	e3400105 	movt	r0, #261	; 0x105
 1005844:	fa001ca7 	blx	100cae8 <printf>
			return XST_FAILURE;
 1005848:	e3a00001 	mov	r0, #1
 100584c:	e8bd8010 	pop	{r4, pc}

01005850 <XAxiDma_BdRingGetCoalesce>:
	return *(volatile u32 *) Addr;
 1005850:	e5903000 	ldr	r3, [r0]
 1005854:	e5933000 	ldr	r3, [r3]
{
	u32 Cr;

	Cr = XAxiDma_ReadReg(RingPtr->ChanBase, XAXIDMA_CR_OFFSET);

	*CounterPtr = ((Cr & XAXIDMA_COALESCE_MASK) >> XAXIDMA_COALESCE_SHIFT);
 1005858:	e7e70853 	ubfx	r0, r3, #16, #8
	*TimerPtr = ((Cr & XAXIDMA_DELAY_MASK) >> XAXIDMA_DELAY_SHIFT);
 100585c:	e1a03c23 	lsr	r3, r3, #24
	*CounterPtr = ((Cr & XAXIDMA_COALESCE_MASK) >> XAXIDMA_COALESCE_SHIFT);
 1005860:	e5810000 	str	r0, [r1]
	*TimerPtr = ((Cr & XAXIDMA_DELAY_MASK) >> XAXIDMA_DELAY_SHIFT);
 1005864:	e5823000 	str	r3, [r2]
}
 1005868:	e12fff1e 	bx	lr

0100586c <XAxiDma_BdRingAlloc>:
 *		This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
int XAxiDma_BdRingAlloc(XAxiDma_BdRing * RingPtr, int NumBd,
	XAxiDma_Bd ** BdSetPtr)
{
 100586c:	e92d4010 	push	{r4, lr}
	if (NumBd <= 0) {
 1005870:	e251e000 	subs	lr, r1, #0
 1005874:	da00001f 	ble	10058f8 <XAxiDma_BdRingAlloc+0x8c>

		return XST_INVALID_PARAM;
	}

	/* Enough free BDs available for the request? */
	if (RingPtr->FreeCnt < NumBd) {
 1005878:	e590c050 	ldr	ip, [r0, #80]	; 0x50
 100587c:	e15c000e 	cmp	ip, lr
 1005880:	ba000015 	blt	10058dc <XAxiDma_BdRingAlloc+0x70>
		return XST_FAILURE;
	}

	/* Set the return argument and move FreeHead forward */
	*BdSetPtr = RingPtr->FreeHead;
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->FreeHead, NumBd);
 1005884:	e5903030 	ldr	r3, [r0, #48]	; 0x30
	RingPtr->FreeCnt -= NumBd;
 1005888:	e04cc00e 	sub	ip, ip, lr
	*BdSetPtr = RingPtr->FreeHead;
 100588c:	e5901034 	ldr	r1, [r0, #52]	; 0x34
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->FreeHead, NumBd);
 1005890:	e5904028 	ldr	r4, [r0, #40]	; 0x28
 1005894:	e0030e93 	mul	r3, r3, lr
	*BdSetPtr = RingPtr->FreeHead;
 1005898:	e5821000 	str	r1, [r2]
	RingPtr->FreeCnt -= NumBd;
 100589c:	e580c050 	str	ip, [r0, #80]	; 0x50
 10058a0:	e0933001 	adds	r3, r3, r1
	RingPtr->PreCnt += NumBd;

	return XST_SUCCESS;
 10058a4:	e3a01000 	mov	r1, #0
 10058a8:	23a02001 	movcs	r2, #1
 10058ac:	33a02000 	movcc	r2, #0
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->FreeHead, NumBd);
 10058b0:	e1540003 	cmp	r4, r3
 10058b4:	33822001 	orrcc	r2, r2, #1
 10058b8:	e3520000 	cmp	r2, #0
 10058bc:	1590202c 	ldrne	r2, [r0, #44]	; 0x2c
 10058c0:	10433002 	subne	r3, r3, r2
	RingPtr->PreCnt += NumBd;
 10058c4:	e5902054 	ldr	r2, [r0, #84]	; 0x54
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->FreeHead, NumBd);
 10058c8:	e5803034 	str	r3, [r0, #52]	; 0x34
	RingPtr->PreCnt += NumBd;
 10058cc:	e082e00e 	add	lr, r2, lr
 10058d0:	e580e054 	str	lr, [r0, #84]	; 0x54
}
 10058d4:	e1a00001 	mov	r0, r1
 10058d8:	e8bd8010 	pop	{r4, pc}
		xdbg_printf(XDBG_DEBUG_ERROR,
 10058dc:	e3080bf4 	movw	r0, #35828	; 0x8bf4
 10058e0:	e1a0200c 	mov	r2, ip
 10058e4:	e3400105 	movt	r0, #261	; 0x105
 10058e8:	fa001c7e 	blx	100cae8 <printf>
		return XST_FAILURE;
 10058ec:	e3a01001 	mov	r1, #1
}
 10058f0:	e1a00001 	mov	r0, r1
 10058f4:	e8bd8010 	pop	{r4, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingAlloc: negative BD "
 10058f8:	e3080bcc 	movw	r0, #35788	; 0x8bcc
 10058fc:	e3400105 	movt	r0, #261	; 0x105
 1005900:	fa001c78 	blx	100cae8 <printf>
		return XST_INVALID_PARAM;
 1005904:	e3a0100f 	mov	r1, #15
 1005908:	eafffff1 	b	10058d4 <XAxiDma_BdRingAlloc+0x68>

0100590c <XAxiDma_BdRingUnAlloc>:
int XAxiDma_BdRingUnAlloc(XAxiDma_BdRing * RingPtr, int NumBd,
	XAxiDma_Bd * BdSetPtr)
{
	XAxiDma_Bd *TmpBd;

	if (NumBd <= 0) {
 100590c:	e251c000 	subs	ip, r1, #0
{
 1005910:	e92d4010 	push	{r4, lr}
	if (NumBd <= 0) {
 1005914:	da00002d 	ble	10059d0 <XAxiDma_BdRingUnAlloc+0xc4>

		return XST_INVALID_PARAM;
	}

	/* Enough BDs in the preprocessing state for the request? */
	if (RingPtr->PreCnt < NumBd) {
 1005918:	e5901054 	ldr	r1, [r0, #84]	; 0x54
 100591c:	e1a03000 	mov	r3, r0
 1005920:	e151000c 	cmp	r1, ip
 1005924:	ba000023 	blt	10059b8 <XAxiDma_BdRingUnAlloc+0xac>

	/* The last BD in the BD set must has the FreeHead as its next BD.
	 * Otherwise, this is not a valid operation.
	 */
	TmpBd = BdSetPtr;
	XAXIDMA_RING_SEEKAHEAD(RingPtr, TmpBd, NumBd);
 1005928:	e5900030 	ldr	r0, [r0, #48]	; 0x30
 100592c:	e5934028 	ldr	r4, [r3, #40]	; 0x28
 1005930:	e0000c90 	mul	r0, r0, ip
 1005934:	e0902002 	adds	r2, r0, r2
 1005938:	23a0e001 	movcs	lr, #1
 100593c:	33a0e000 	movcc	lr, #0
 1005940:	e1540002 	cmp	r4, r2
 1005944:	338ee001 	orrcc	lr, lr, #1
 1005948:	e35e0000 	cmp	lr, #0
 100594c:	1593e02c 	ldrne	lr, [r3, #44]	; 0x2c
 1005950:	1042200e 	subne	r2, r2, lr

	if (TmpBd != RingPtr->FreeHead) {
 1005954:	e593e034 	ldr	lr, [r3, #52]	; 0x34
 1005958:	e15e0002 	cmp	lr, r2
 100595c:	1a000010 	bne	10059a4 <XAxiDma_BdRingUnAlloc+0x98>

		return XST_FAILURE;
	}

	/* Set the return argument and move FreeHead backward */
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 1005960:	e593e024 	ldr	lr, [r3, #36]	; 0x24
 1005964:	e0522000 	subs	r2, r2, r0
 1005968:	33a00001 	movcc	r0, #1
 100596c:	23a00000 	movcs	r0, #0
	RingPtr->FreeCnt += NumBd;
	RingPtr->PreCnt -= NumBd;
 1005970:	e041100c 	sub	r1, r1, ip
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 1005974:	e15e0002 	cmp	lr, r2
 1005978:	83800001 	orrhi	r0, r0, #1
	RingPtr->FreeCnt += NumBd;
 100597c:	e593e050 	ldr	lr, [r3, #80]	; 0x50
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 1005980:	e3500000 	cmp	r0, #0
	RingPtr->PreCnt -= NumBd;
 1005984:	e5831054 	str	r1, [r3, #84]	; 0x54
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 1005988:	1593002c 	ldrne	r0, [r3, #44]	; 0x2c
	RingPtr->FreeCnt += NumBd;
 100598c:	e08ec00c 	add	ip, lr, ip
 1005990:	e583c050 	str	ip, [r3, #80]	; 0x50
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 1005994:	10822000 	addne	r2, r2, r0

	return XST_SUCCESS;
 1005998:	e3a00000 	mov	r0, #0
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 100599c:	e5832034 	str	r2, [r3, #52]	; 0x34
}
 10059a0:	e8bd8010 	pop	{r4, pc}
		xdbg_printf(XDBG_DEBUG_ERROR,
 10059a4:	e3080c6c 	movw	r0, #35948	; 0x8c6c
 10059a8:	e3400105 	movt	r0, #261	; 0x105
 10059ac:	fa001c72 	blx	100cb7c <puts>
		return XST_FAILURE;
 10059b0:	e3a00001 	mov	r0, #1
 10059b4:	e8bd8010 	pop	{r4, pc}
		xdbg_printf(XDBG_DEBUG_ERROR,
 10059b8:	e3080c3c 	movw	r0, #35900	; 0x8c3c
 10059bc:	e1a0200c 	mov	r2, ip
 10059c0:	e3400105 	movt	r0, #261	; 0x105
 10059c4:	fa001c47 	blx	100cae8 <printf>
		return XST_FAILURE;
 10059c8:	e3a00001 	mov	r0, #1
 10059cc:	e8bd8010 	pop	{r4, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingUnAlloc: negative BD"
 10059d0:	e3080c14 	movw	r0, #35860	; 0x8c14
 10059d4:	e3400105 	movt	r0, #261	; 0x105
 10059d8:	fa001c42 	blx	100cae8 <printf>
		return XST_INVALID_PARAM;
 10059dc:	e3a0000f 	mov	r0, #15
 10059e0:	e8bd8010 	pop	{r4, pc}

010059e4 <XAxiDma_BdRingToHw>:
 *		This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
int XAxiDma_BdRingToHw(XAxiDma_BdRing * RingPtr, int NumBd,
	XAxiDma_Bd * BdSetPtr)
{
 10059e4:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
	int i;
	u32 BdCr;
	u32 BdSts;
	int RingIndex = RingPtr->RingIndex;

	if (NumBd < 0) {
 10059e8:	e2516000 	subs	r6, r1, #0
{
 10059ec:	e24dd00c 	sub	sp, sp, #12
	if (NumBd < 0) {
 10059f0:	ba000069 	blt	1005b9c <XAxiDma_BdRingToHw+0x1b8>

		return XST_INVALID_PARAM;
	}

	/* If the commit set is empty, do nothing */
	if (NumBd == 0) {
 10059f4:	0a000052 	beq	1005b44 <XAxiDma_BdRingToHw+0x160>
		return XST_SUCCESS;
	}

	/* Make sure we are in sync with XAxiDma_BdRingAlloc() */
	if ((RingPtr->PreCnt < NumBd) || (RingPtr->PreHead != BdSetPtr)) {
 10059f8:	e5903054 	ldr	r3, [r0, #84]	; 0x54
 10059fc:	e1a05000 	mov	r5, r0
 1005a00:	e1530006 	cmp	r3, r6
 1005a04:	ba000051 	blt	1005b50 <XAxiDma_BdRingToHw+0x16c>
 1005a08:	e5903038 	ldr	r3, [r0, #56]	; 0x38
 1005a0c:	e1530002 	cmp	r3, r2
 1005a10:	1a00004e 	bne	1005b50 <XAxiDma_BdRingToHw+0x16c>
	BdSts = XAxiDma_BdGetSts(CurBdPtr);

	/* In case of Tx channel, the first BD should have been marked
	 * as start-of-frame
	 */
	if (!(RingPtr->IsRxChannel) && !(BdCr & XAXIDMA_BD_CTRL_TXSOF_MASK)) {
 1005a14:	e5901004 	ldr	r1, [r0, #4]
	BdCr = XAxiDma_BdGetCtrl(CurBdPtr);
 1005a18:	e1a04002 	mov	r4, r2
	BdSts = XAxiDma_BdGetSts(CurBdPtr);
 1005a1c:	e592301c 	ldr	r3, [r2, #28]
	int RingIndex = RingPtr->RingIndex;
 1005a20:	e5907064 	ldr	r7, [r0, #100]	; 0x64
	if (!(RingPtr->IsRxChannel) && !(BdCr & XAXIDMA_BD_CTRL_TXSOF_MASK)) {
 1005a24:	e3510000 	cmp	r1, #0
	BdCr = XAxiDma_BdGetCtrl(CurBdPtr);
 1005a28:	e5921018 	ldr	r1, [r2, #24]
	BdSts = XAxiDma_BdGetSts(CurBdPtr);
 1005a2c:	e203333f 	and	r3, r3, #-67108864	; 0xfc000000
	if (!(RingPtr->IsRxChannel) && !(BdCr & XAXIDMA_BD_CTRL_TXSOF_MASK)) {
 1005a30:	0a00004c 	beq	1005b68 <XAxiDma_BdRingToHw+0x184>
		return XST_FAILURE;
	}

	/* Clear the completed status bit
	 */
	for (i = 0; i < NumBd - 1; i++) {
 1005a34:	e2468001 	sub	r8, r6, #1
 1005a38:	e3580000 	cmp	r8, #0
 1005a3c:	da00001e 	ble	1005abc <XAxiDma_BdRingToHw+0xd8>

		/* Make sure the length value in the BD is non-zero. */
		if (XAxiDma_BdGetLength(CurBdPtr,
 1005a40:	e595001c 	ldr	r0, [r5, #28]
 1005a44:	e1110000 	tst	r1, r0
 1005a48:	13a09000 	movne	r9, #0
 1005a4c:	1a000003 	bne	1005a60 <XAxiDma_BdRingToHw+0x7c>
 1005a50:	ea00004b 	b	1005b84 <XAxiDma_BdRingToHw+0x1a0>
 1005a54:	e595001c 	ldr	r0, [r5, #28]
 1005a58:	e1110000 	tst	r1, r0
 1005a5c:	0a000048 	beq	1005b84 <XAxiDma_BdRingToHw+0x1a0>
			xdbg_printf(XDBG_DEBUG_ERROR, "0 length bd\r\n");

			return XST_FAILURE;
		}

		BdSts &=  ~XAXIDMA_BD_STS_COMPLETE_MASK;
 1005a60:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
		XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);

		/* Flush the current BD so DMA core could see the updates */
		XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1005a64:	e1a00002 	mov	r0, r2
		XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);
 1005a68:	e584301c 	str	r3, [r4, #28]
		XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1005a6c:	e3a01034 	mov	r1, #52	; 0x34
 1005a70:	eb000d42 	bl	1008f80 <Xil_DCacheFlushRange>

		CurBdPtr = (XAxiDma_Bd *)((void *)XAxiDma_BdRingNext(RingPtr, CurBdPtr));
 1005a74:	e5953028 	ldr	r3, [r5, #40]	; 0x28
	for (i = 0; i < NumBd - 1; i++) {
 1005a78:	e2899001 	add	r9, r9, #1
		CurBdPtr = (XAxiDma_Bd *)((void *)XAxiDma_BdRingNext(RingPtr, CurBdPtr));
 1005a7c:	e1530004 	cmp	r3, r4
 1005a80:	85953030 	ldrhi	r3, [r5, #48]	; 0x30
 1005a84:	95954024 	ldrls	r4, [r5, #36]	; 0x24
 1005a88:	80844003 	addhi	r4, r4, r3
	for (i = 0; i < NumBd - 1; i++) {
 1005a8c:	e1590008 	cmp	r9, r8
		CurBdPtr = (XAxiDma_Bd *)((void *)XAxiDma_BdRingNext(RingPtr, CurBdPtr));
 1005a90:	e1a02004 	mov	r2, r4
		BdCr = XAxiDma_BdRead(CurBdPtr, XAXIDMA_BD_CTRL_LEN_OFFSET);
 1005a94:	e5941018 	ldr	r1, [r4, #24]
		BdSts = XAxiDma_BdRead(CurBdPtr, XAXIDMA_BD_STS_OFFSET);
 1005a98:	e594301c 	ldr	r3, [r4, #28]
	for (i = 0; i < NumBd - 1; i++) {
 1005a9c:	baffffec 	blt	1005a54 <XAxiDma_BdRingToHw+0x70>
	}

	/* In case of Tx channel, the last BD should have EOF bit set */
	if (!(RingPtr->IsRxChannel) && !(BdCr & XAXIDMA_BD_CTRL_TXEOF_MASK)) {
 1005aa0:	e5950004 	ldr	r0, [r5, #4]
 1005aa4:	e3500000 	cmp	r0, #0
 1005aa8:	1a000003 	bne	1005abc <XAxiDma_BdRingToHw+0xd8>
 1005aac:	e3110301 	tst	r1, #67108864	; 0x4000000
 1005ab0:	0a000058 	beq	1005c18 <XAxiDma_BdRingToHw+0x234>
 1005ab4:	e5921018 	ldr	r1, [r2, #24]
 1005ab8:	e1a04002 	mov	r4, r2

		return XST_FAILURE;
	}

	/* Make sure the length value in the last BD is non-zero. */
	if (XAxiDma_BdGetLength(CurBdPtr,
 1005abc:	e595001c 	ldr	r0, [r5, #28]
 1005ac0:	e1110000 	tst	r1, r0
 1005ac4:	0a00002e 	beq	1005b84 <XAxiDma_BdRingToHw+0x1a0>
		return XST_FAILURE;
	}

	/* The last BD should also have the completed status bit cleared
	 */
	BdSts &= ~XAXIDMA_BD_STS_COMPLETE_MASK;
 1005ac8:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
	XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);

	/* Flush the last BD so DMA core could see the updates */
	XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1005acc:	e3a01034 	mov	r1, #52	; 0x34
	XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);
 1005ad0:	e584301c 	str	r3, [r4, #28]
	XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1005ad4:	e1a00002 	mov	r0, r2
 1005ad8:	e58d2004 	str	r2, [sp, #4]
 1005adc:	eb000d27 	bl	1008f80 <Xil_DCacheFlushRange>
	DATA_SYNC;
 1005ae0:	f57ff04f 	dsb	sy

	/* This set has completed pre-processing, adjust ring pointers and
	 * counters
	 */
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PreHead, NumBd);
 1005ae4:	e5953030 	ldr	r3, [r5, #48]	; 0x30
 1005ae8:	e5950038 	ldr	r0, [r5, #56]	; 0x38
 1005aec:	e595c028 	ldr	ip, [r5, #40]	; 0x28
 1005af0:	e59d2004 	ldr	r2, [sp, #4]
 1005af4:	e0030693 	mul	r3, r3, r6
	RingPtr->PreCnt -= NumBd;
	RingPtr->HwTail = CurBdPtr;
 1005af8:	e5852040 	str	r2, [r5, #64]	; 0x40
 1005afc:	e0933000 	adds	r3, r3, r0
	RingPtr->HwCnt += NumBd;

	/* If it is running, signal the engine to begin processing */
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 1005b00:	e5950008 	ldr	r0, [r5, #8]
 1005b04:	23a01001 	movcs	r1, #1
 1005b08:	33a01000 	movcc	r1, #0
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PreHead, NumBd);
 1005b0c:	e15c0003 	cmp	ip, r3
 1005b10:	33811001 	orrcc	r1, r1, #1
 1005b14:	e3510000 	cmp	r1, #0
 1005b18:	1595102c 	ldrne	r1, [r5, #44]	; 0x2c
 1005b1c:	10433001 	subne	r3, r3, r1
	RingPtr->PreCnt -= NumBd;
 1005b20:	e5951054 	ldr	r1, [r5, #84]	; 0x54
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PreHead, NumBd);
 1005b24:	e5853038 	str	r3, [r5, #56]	; 0x38
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 1005b28:	e3500001 	cmp	r0, #1
	RingPtr->HwCnt += NumBd;
 1005b2c:	e5953058 	ldr	r3, [r5, #88]	; 0x58
	RingPtr->PreCnt -= NumBd;
 1005b30:	e0411006 	sub	r1, r1, r6
 1005b34:	e5851054 	str	r1, [r5, #84]	; 0x54
	RingPtr->HwCnt += NumBd;
 1005b38:	e0836006 	add	r6, r3, r6
 1005b3c:	e5856058 	str	r6, [r5, #88]	; 0x58
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 1005b40:	0a00001a 	beq	1005bb0 <XAxiDma_BdRingToHw+0x1cc>
		return XST_SUCCESS;
 1005b44:	e3a00000 	mov	r0, #0
								UPPER_32_BITS(XAXIDMA_VIRT_TO_PHYS(RingPtr->HwTail)));
			}
	}

	return XST_SUCCESS;
}
 1005b48:	e28dd00c 	add	sp, sp, #12
 1005b4c:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "Bd ring has problems\r\n");
 1005b50:	e3080cb8 	movw	r0, #36024	; 0x8cb8
 1005b54:	e3400105 	movt	r0, #261	; 0x105
 1005b58:	fa001c07 	blx	100cb7c <puts>
		return XST_DMA_SG_LIST_ERROR;
 1005b5c:	e300020e 	movw	r0, #526	; 0x20e
}
 1005b60:	e28dd00c 	add	sp, sp, #12
 1005b64:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
	if (!(RingPtr->IsRxChannel) && !(BdCr & XAXIDMA_BD_CTRL_TXSOF_MASK)) {
 1005b68:	e3110302 	tst	r1, #134217728	; 0x8000000
 1005b6c:	0a000024 	beq	1005c04 <XAxiDma_BdRingToHw+0x220>
	for (i = 0; i < NumBd - 1; i++) {
 1005b70:	e2468001 	sub	r8, r6, #1
 1005b74:	e3580000 	cmp	r8, #0
	BdCr = XAxiDma_BdGetCtrl(CurBdPtr);
 1005b78:	d2011303 	andle	r1, r1, #201326592	; 0xc000000
	for (i = 0; i < NumBd - 1; i++) {
 1005b7c:	caffffaf 	bgt	1005a40 <XAxiDma_BdRingToHw+0x5c>
 1005b80:	eaffffc9 	b	1005aac <XAxiDma_BdRingToHw+0xc8>
			xdbg_printf(XDBG_DEBUG_ERROR, "0 length bd\r\n");
 1005b84:	e3080cf0 	movw	r0, #36080	; 0x8cf0
 1005b88:	e3400105 	movt	r0, #261	; 0x105
 1005b8c:	fa001bfa 	blx	100cb7c <puts>
			return XST_FAILURE;
 1005b90:	e3a00001 	mov	r0, #1
}
 1005b94:	e28dd00c 	add	sp, sp, #12
 1005b98:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingToHw: negative BD number "
 1005b9c:	e3080c94 	movw	r0, #35988	; 0x8c94
 1005ba0:	e3400105 	movt	r0, #261	; 0x105
 1005ba4:	fa001bcf 	blx	100cae8 <printf>
		return XST_INVALID_PARAM;
 1005ba8:	e3a0000f 	mov	r0, #15
 1005bac:	eaffffeb 	b	1005b60 <XAxiDma_BdRingToHw+0x17c>
			if (RingPtr->Cyclic) {
 1005bb0:	e5952068 	ldr	r2, [r5, #104]	; 0x68
 1005bb4:	e5951000 	ldr	r1, [r5]
 1005bb8:	e5953020 	ldr	r3, [r5, #32]
 1005bbc:	e3520000 	cmp	r2, #0
 1005bc0:	e595c024 	ldr	ip, [r5, #36]	; 0x24
 1005bc4:	e595e018 	ldr	lr, [r5, #24]
 1005bc8:	1a000017 	bne	1005c2c <XAxiDma_BdRingToHw+0x248>
			if (RingPtr->IsRxChannel) {
 1005bcc:	e5950004 	ldr	r0, [r5, #4]
 1005bd0:	e043300c 	sub	r3, r3, ip
 1005bd4:	e0834004 	add	r4, r3, r4
 1005bd8:	e3c4403f 	bic	r4, r4, #63	; 0x3f
 1005bdc:	e3500000 	cmp	r0, #0
 1005be0:	0a00001a 	beq	1005c50 <XAxiDma_BdRingToHw+0x26c>
				if (!RingIndex) {
 1005be4:	e3570000 	cmp	r7, #0
 1005be8:	1a00001d 	bne	1005c64 <XAxiDma_BdRingToHw+0x280>
					if (RingPtr->Addr_ext)
 1005bec:	e35e0000 	cmp	lr, #0
	*LocalAddr = Value;
 1005bf0:	e5814010 	str	r4, [r1, #16]
	return XST_SUCCESS;
 1005bf4:	11a00007 	movne	r0, r7
 1005bf8:	15817014 	strne	r7, [r1, #20]
					if (RingPtr->Addr_ext)
 1005bfc:	1affffd7 	bne	1005b60 <XAxiDma_BdRingToHw+0x17c>
 1005c00:	eaffffcf 	b	1005b44 <XAxiDma_BdRingToHw+0x160>
		xdbg_printf(XDBG_DEBUG_ERROR, "Tx first BD does not have "
 1005c04:	e3080cd0 	movw	r0, #36048	; 0x8cd0
 1005c08:	e3400105 	movt	r0, #261	; 0x105
 1005c0c:	fa001bda 	blx	100cb7c <puts>
		return XST_FAILURE;
 1005c10:	e3a00001 	mov	r0, #1
 1005c14:	eaffffd1 	b	1005b60 <XAxiDma_BdRingToHw+0x17c>
		xdbg_printf(XDBG_DEBUG_ERROR, "Tx last BD does not have "
 1005c18:	e3080d00 	movw	r0, #36096	; 0x8d00
 1005c1c:	e3400105 	movt	r0, #261	; 0x105
 1005c20:	fa001bd5 	blx	100cb7c <puts>
		return XST_FAILURE;
 1005c24:	e3a00001 	mov	r0, #1
 1005c28:	eaffffcc 	b	1005b60 <XAxiDma_BdRingToHw+0x17c>
				XAxiDma_WriteReg(RingPtr->ChanBase,
 1005c2c:	e595204c 	ldr	r2, [r5, #76]	; 0x4c
				if (RingPtr->Addr_ext)
 1005c30:	e35e0000 	cmp	lr, #0
 1005c34:	13a00000 	movne	r0, #0
				XAxiDma_WriteReg(RingPtr->ChanBase,
 1005c38:	e042c00c 	sub	ip, r2, ip
 1005c3c:	e08c3003 	add	r3, ip, r3
 1005c40:	e5813010 	str	r3, [r1, #16]
 1005c44:	15810014 	strne	r0, [r1, #20]
				if (RingPtr->Addr_ext)
 1005c48:	1affffc4 	bne	1005b60 <XAxiDma_BdRingToHw+0x17c>
 1005c4c:	eaffffbc 	b	1005b44 <XAxiDma_BdRingToHw+0x160>
				if (RingPtr->Addr_ext)
 1005c50:	e35e0000 	cmp	lr, #0
 1005c54:	e5814010 	str	r4, [r1, #16]
 1005c58:	15810014 	strne	r0, [r1, #20]
 1005c5c:	1affffbf 	bne	1005b60 <XAxiDma_BdRingToHw+0x17c>
 1005c60:	eaffffb7 	b	1005b44 <XAxiDma_BdRingToHw+0x160>
					XAxiDma_WriteReg(RingPtr->ChanBase,
 1005c64:	e2477001 	sub	r7, r7, #1
					if (RingPtr->Addr_ext)
 1005c68:	e35e0000 	cmp	lr, #0
					XAxiDma_WriteReg(RingPtr->ChanBase,
 1005c6c:	e0811287 	add	r1, r1, r7, lsl #5
	return XST_SUCCESS;
 1005c70:	11a00002 	movne	r0, r2
 1005c74:	e5814048 	str	r4, [r1, #72]	; 0x48
 1005c78:	1581204c 	strne	r2, [r1, #76]	; 0x4c
					if (RingPtr->Addr_ext)
 1005c7c:	1affffb7 	bne	1005b60 <XAxiDma_BdRingToHw+0x17c>
 1005c80:	eaffffaf 	b	1005b44 <XAxiDma_BdRingToHw+0x160>

01005c84 <XAxiDma_BdRingFromHw>:
 *		This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
int XAxiDma_BdRingFromHw(XAxiDma_BdRing * RingPtr, int BdLimit,
			     XAxiDma_Bd ** BdSetPtr)
{
 1005c84:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 1005c88:	e1a09002 	mov	r9, r2
	BdPartialCount = 0;
	BdSts = 0;
	BdCr = 0;

	/* If no BDs in work group, then there's nothing to search */
	if (RingPtr->HwCnt == 0) {
 1005c8c:	e5908058 	ldr	r8, [r0, #88]	; 0x58
 1005c90:	e3580000 	cmp	r8, #0
 1005c94:	0a00004c 	beq	1005dcc <XAxiDma_BdRingFromHw+0x148>
		*BdSetPtr = (XAxiDma_Bd *)NULL;

		return 0;
	}

	if (BdLimit > RingPtr->HwCnt) {
 1005c98:	e1580001 	cmp	r8, r1
 1005c9c:	a1a08001 	movge	r8, r1
	 *    BD.
	 *  - RingPtr->HwTail is reached
	 *  - The number of requested BDs has been processed
	 */

	while (BdCount < BdLimit) {
 1005ca0:	e3580000 	cmp	r8, #0
 1005ca4:	da000048 	ble	1005dcc <XAxiDma_BdRingFromHw+0x148>
	CurBdPtr = RingPtr->HwHead;
 1005ca8:	e3a07000 	mov	r7, #0
 1005cac:	e1a05000 	mov	r5, r0
 1005cb0:	e590403c 	ldr	r4, [r0, #60]	; 0x3c
 1005cb4:	e1a06007 	mov	r6, r7
 1005cb8:	ea00000f 	b	1005cfc <XAxiDma_BdRingFromHw+0x78>
		 * For tx BDs, EOF bit is in the control word
		 * For rx BDs, EOF bit is in the status word
		 */
		if (((!(RingPtr->IsRxChannel) &&
		(BdCr & XAXIDMA_BD_CTRL_TXEOF_MASK)) ||
		((RingPtr->IsRxChannel) && (BdSts &
 1005cbc:	e3130301 	tst	r3, #67108864	; 0x4000000
 1005cc0:	0a00001b 	beq	1005d34 <XAxiDma_BdRingFromHw+0xb0>
		}
		else {
			BdPartialCount++;
		}

		if (RingPtr->Cyclic) {
 1005cc4:	e5952068 	ldr	r2, [r5, #104]	; 0x68
			BdPartialCount = 0;
 1005cc8:	e3a07000 	mov	r7, #0
		if (RingPtr->Cyclic) {
 1005ccc:	e3520000 	cmp	r2, #0
 1005cd0:	1a00001b 	bne	1005d44 <XAxiDma_BdRingFromHw+0xc0>
			XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);
			XAXIDMA_CACHE_FLUSH(CurBdPtr);
		}

		/* Reached the end of the work group */
		if (CurBdPtr == RingPtr->HwTail) {
 1005cd4:	e5953040 	ldr	r3, [r5, #64]	; 0x40
 1005cd8:	e1530004 	cmp	r3, r4
 1005cdc:	0a000020 	beq	1005d64 <XAxiDma_BdRingFromHw+0xe0>
			break;
		}

		/* Move on to the next BD in work group */
		CurBdPtr = (XAxiDma_Bd *)((void *)XAxiDma_BdRingNext(RingPtr, CurBdPtr));
 1005ce0:	e5953028 	ldr	r3, [r5, #40]	; 0x28
 1005ce4:	e1540003 	cmp	r4, r3
 1005ce8:	35953030 	ldrcc	r3, [r5, #48]	; 0x30
 1005cec:	25954024 	ldrcs	r4, [r5, #36]	; 0x24
 1005cf0:	30844003 	addcc	r4, r4, r3
	while (BdCount < BdLimit) {
 1005cf4:	e1580006 	cmp	r8, r6
 1005cf8:	0a000019 	beq	1005d64 <XAxiDma_BdRingFromHw+0xe0>
		XAXIDMA_CACHE_INVALIDATE(CurBdPtr);
 1005cfc:	e3a01034 	mov	r1, #52	; 0x34
 1005d00:	e1a00004 	mov	r0, r4
 1005d04:	eb000c50 	bl	1008e4c <Xil_DCacheInvalidateRange>
		BdSts = XAxiDma_BdRead(CurBdPtr, XAXIDMA_BD_STS_OFFSET);
 1005d08:	e594301c 	ldr	r3, [r4, #28]
 1005d0c:	e284001c 	add	r0, r4, #28
		BdCr = XAxiDma_BdRead(CurBdPtr, XAXIDMA_BD_CTRL_LEN_OFFSET);
 1005d10:	e5941018 	ldr	r1, [r4, #24]
		if (!(BdSts & XAXIDMA_BD_STS_COMPLETE_MASK)) {
 1005d14:	e3530000 	cmp	r3, #0
 1005d18:	aa000011 	bge	1005d64 <XAxiDma_BdRingFromHw+0xe0>
		if (((!(RingPtr->IsRxChannel) &&
 1005d1c:	e5952004 	ldr	r2, [r5, #4]
		BdCount++;
 1005d20:	e2866001 	add	r6, r6, #1
		if (((!(RingPtr->IsRxChannel) &&
 1005d24:	e3520000 	cmp	r2, #0
 1005d28:	1affffe3 	bne	1005cbc <XAxiDma_BdRingFromHw+0x38>
 1005d2c:	e3110301 	tst	r1, #67108864	; 0x4000000
 1005d30:	1affffe3 	bne	1005cc4 <XAxiDma_BdRingFromHw+0x40>
		if (RingPtr->Cyclic) {
 1005d34:	e5952068 	ldr	r2, [r5, #104]	; 0x68
			BdPartialCount++;
 1005d38:	e2877001 	add	r7, r7, #1
		if (RingPtr->Cyclic) {
 1005d3c:	e3520000 	cmp	r2, #0
 1005d40:	0affffe3 	beq	1005cd4 <XAxiDma_BdRingFromHw+0x50>
			BdSts = BdSts & ~XAXIDMA_BD_STS_COMPLETE_MASK;
 1005d44:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
			XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1005d48:	e3a01034 	mov	r1, #52	; 0x34
			XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);
 1005d4c:	e5803000 	str	r3, [r0]
			XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1005d50:	e1a00004 	mov	r0, r4
 1005d54:	eb000c89 	bl	1008f80 <Xil_DCacheFlushRange>
		if (CurBdPtr == RingPtr->HwTail) {
 1005d58:	e5953040 	ldr	r3, [r5, #64]	; 0x40
 1005d5c:	e1530004 	cmp	r3, r4
 1005d60:	1affffde 	bne	1005ce0 <XAxiDma_BdRingFromHw+0x5c>
	BdCount -= BdPartialCount;

	/* If BdCount is non-zero then BDs were found to return. Set return
	 * parameters, update pointers and counters, return success
	 */
	if (BdCount) {
 1005d64:	e0560007 	subs	r0, r6, r7
 1005d68:	0a000017 	beq	1005dcc <XAxiDma_BdRingFromHw+0x148>
		*BdSetPtr = RingPtr->HwHead;
		if (!RingPtr->Cyclic) {
 1005d6c:	e5953068 	ldr	r3, [r5, #104]	; 0x68
		*BdSetPtr = RingPtr->HwHead;
 1005d70:	e595203c 	ldr	r2, [r5, #60]	; 0x3c
		if (!RingPtr->Cyclic) {
 1005d74:	e3530000 	cmp	r3, #0
		*BdSetPtr = RingPtr->HwHead;
 1005d78:	e5892000 	str	r2, [r9]
		if (!RingPtr->Cyclic) {
 1005d7c:	1a000005 	bne	1005d98 <XAxiDma_BdRingFromHw+0x114>
			RingPtr->HwCnt -= BdCount;
 1005d80:	e5951058 	ldr	r1, [r5, #88]	; 0x58
			RingPtr->PostCnt += BdCount;
 1005d84:	e595305c 	ldr	r3, [r5, #92]	; 0x5c
			RingPtr->HwCnt -= BdCount;
 1005d88:	e0411000 	sub	r1, r1, r0
			RingPtr->PostCnt += BdCount;
 1005d8c:	e0833000 	add	r3, r3, r0
			RingPtr->HwCnt -= BdCount;
 1005d90:	e5851058 	str	r1, [r5, #88]	; 0x58
			RingPtr->PostCnt += BdCount;
 1005d94:	e585305c 	str	r3, [r5, #92]	; 0x5c
		}
		XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->HwHead, BdCount);
 1005d98:	e5953030 	ldr	r3, [r5, #48]	; 0x30
 1005d9c:	e5951028 	ldr	r1, [r5, #40]	; 0x28
 1005da0:	e0030093 	mul	r3, r3, r0
 1005da4:	e0933002 	adds	r3, r3, r2
 1005da8:	23a02001 	movcs	r2, #1
 1005dac:	33a02000 	movcc	r2, #0
 1005db0:	e1510003 	cmp	r1, r3
 1005db4:	33822001 	orrcc	r2, r2, #1
 1005db8:	e3520000 	cmp	r2, #0
 1005dbc:	1595202c 	ldrne	r2, [r5, #44]	; 0x2c
 1005dc0:	10433002 	subne	r3, r3, r2
 1005dc4:	e585303c 	str	r3, [r5, #60]	; 0x3c
	else {
		*BdSetPtr = (XAxiDma_Bd *)NULL;

		return 0;
	}
}
 1005dc8:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
		*BdSetPtr = (XAxiDma_Bd *)NULL;
 1005dcc:	e3a00000 	mov	r0, #0
 1005dd0:	e5890000 	str	r0, [r9]
		return 0;
 1005dd4:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

01005dd8 <XAxiDma_BdRingFree>:
 *
 *****************************************************************************/
int XAxiDma_BdRingFree(XAxiDma_BdRing * RingPtr, int NumBd,
		      XAxiDma_Bd * BdSetPtr)
{
	if (NumBd < 0) {
 1005dd8:	e251c000 	subs	ip, r1, #0
{
 1005ddc:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 1005de0:	e24dd00c 	sub	sp, sp, #12
	if (NumBd < 0) {
 1005de4:	ba000023 	blt	1005e78 <XAxiDma_BdRingFree+0xa0>
	}

	/* If the BD Set to free is empty, do nothing
	 */
	if (NumBd == 0) {
		return XST_SUCCESS;
 1005de8:	01a0000c 	moveq	r0, ip
	if (NumBd == 0) {
 1005dec:	0a000017 	beq	1005e50 <XAxiDma_BdRingFree+0x78>
	}

	/* Make sure we are in sync with XAxiDma_BdRingFromHw() */
	if ((RingPtr->PostCnt < NumBd) || (RingPtr->PostHead != BdSetPtr)) {
 1005df0:	e590105c 	ldr	r1, [r0, #92]	; 0x5c
 1005df4:	e5903044 	ldr	r3, [r0, #68]	; 0x44
 1005df8:	e151000c 	cmp	r1, ip
 1005dfc:	ba000015 	blt	1005e58 <XAxiDma_BdRingFree+0x80>
 1005e00:	e1520003 	cmp	r2, r3
 1005e04:	1a000013 	bne	1005e58 <XAxiDma_BdRingFree+0x80>
	}

	/* Update pointers and counters */
	RingPtr->FreeCnt += NumBd;
	RingPtr->PostCnt -= NumBd;
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PostHead, NumBd);
 1005e08:	e5903030 	ldr	r3, [r0, #48]	; 0x30
	RingPtr->PostCnt -= NumBd;
 1005e0c:	e041100c 	sub	r1, r1, ip
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PostHead, NumBd);
 1005e10:	e590e028 	ldr	lr, [r0, #40]	; 0x28
	RingPtr->PostCnt -= NumBd;
 1005e14:	e580105c 	str	r1, [r0, #92]	; 0x5c
	RingPtr->FreeCnt += NumBd;
 1005e18:	e5901050 	ldr	r1, [r0, #80]	; 0x50
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PostHead, NumBd);
 1005e1c:	e0030c93 	mul	r3, r3, ip
	RingPtr->FreeCnt += NumBd;
 1005e20:	e081c00c 	add	ip, r1, ip
 1005e24:	e580c050 	str	ip, [r0, #80]	; 0x50
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PostHead, NumBd);
 1005e28:	e0932002 	adds	r2, r3, r2
 1005e2c:	23a03001 	movcs	r3, #1
 1005e30:	33a03000 	movcc	r3, #0
 1005e34:	e15e0002 	cmp	lr, r2
 1005e38:	33833001 	orrcc	r3, r3, #1
 1005e3c:	e3530000 	cmp	r3, #0
 1005e40:	1590302c 	ldrne	r3, [r0, #44]	; 0x2c
 1005e44:	10422003 	subne	r2, r2, r3
 1005e48:	e5802044 	str	r2, [r0, #68]	; 0x44

	return XST_SUCCESS;
 1005e4c:	e3a00000 	mov	r0, #0
}
 1005e50:	e28dd00c 	add	sp, sp, #12
 1005e54:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingFree: Error free BDs: "
 1005e58:	e3080d40 	movw	r0, #36160	; 0x8d40
 1005e5c:	e58d2000 	str	r2, [sp]
 1005e60:	e3400105 	movt	r0, #261	; 0x105
 1005e64:	e1a0200c 	mov	r2, ip
 1005e68:	fa001b1e 	blx	100cae8 <printf>
		return XST_DMA_SG_LIST_ERROR;
 1005e6c:	e300020e 	movw	r0, #526	; 0x20e
}
 1005e70:	e28dd00c 	add	sp, sp, #12
 1005e74:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
		xdbg_printf(XDBG_DEBUG_ERROR,
 1005e78:	e3080d20 	movw	r0, #36128	; 0x8d20
 1005e7c:	e3400105 	movt	r0, #261	; 0x105
 1005e80:	fa001b18 	blx	100cae8 <printf>
		return XST_INVALID_PARAM;
 1005e84:	e3a0000f 	mov	r0, #15
 1005e88:	eafffff0 	b	1005e50 <XAxiDma_BdRingFree+0x78>

01005e8c <XAxiDma_BdRingCheck>:
	u32 AddrV;
	u32 AddrP;
	int i;

	/* Is the list created */
	if (RingPtr->AllCnt == 0) {
 1005e8c:	e5902060 	ldr	r2, [r0, #96]	; 0x60
{
 1005e90:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	if (RingPtr->AllCnt == 0) {
 1005e94:	e3520000 	cmp	r2, #0
 1005e98:	0a000058 	beq	1006000 <XAxiDma_BdRingCheck+0x174>

		return XST_DMA_SG_NO_LIST;
	}

	/* Can't check if channel is running */
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 1005e9c:	e5903008 	ldr	r3, [r0, #8]
 1005ea0:	e1a04000 	mov	r4, r0
 1005ea4:	e3530001 	cmp	r3, #1
 1005ea8:	0a00005f 	beq	100602c <XAxiDma_BdRingCheck+0x1a0>

		return XST_IS_STARTED;
	}

	/* RunState doesn't make sense */
	else if (RingPtr->RunState != AXIDMA_CHANNEL_HALTED) {
 1005eac:	e5903008 	ldr	r3, [r0, #8]
 1005eb0:	e3530002 	cmp	r3, #2
 1005eb4:	1a000045 	bne	1005fd0 <XAxiDma_BdRingCheck+0x144>

		return XST_DMA_SG_LIST_ERROR;
	}

	/* Verify internal pointers point to correct memory space */
	AddrV = (UINTPTR) RingPtr->FreeHead;
 1005eb8:	e5901034 	ldr	r1, [r0, #52]	; 0x34
	if ((AddrV < RingPtr->FirstBdAddr) || (AddrV > RingPtr->LastBdAddr)) {
 1005ebc:	e5905024 	ldr	r5, [r0, #36]	; 0x24
 1005ec0:	e5903028 	ldr	r3, [r0, #40]	; 0x28
 1005ec4:	e1550001 	cmp	r5, r1
 1005ec8:	8a000034 	bhi	1005fa0 <XAxiDma_BdRingCheck+0x114>
 1005ecc:	e1510003 	cmp	r1, r3
 1005ed0:	8a000032 	bhi	1005fa0 <XAxiDma_BdRingCheck+0x114>
			(unsigned int)RingPtr->LastBdAddr);

		return XST_DMA_SG_LIST_ERROR;
	}

	AddrV = (UINTPTR) RingPtr->PreHead;
 1005ed4:	e5901038 	ldr	r1, [r0, #56]	; 0x38
	if ((AddrV < RingPtr->FirstBdAddr) || (AddrV > RingPtr->LastBdAddr)) {
 1005ed8:	e1550001 	cmp	r5, r1
 1005edc:	91510003 	cmpls	r1, r3
 1005ee0:	8a000040 	bhi	1005fe8 <XAxiDma_BdRingCheck+0x15c>
			(unsigned int)RingPtr->LastBdAddr);

		return XST_DMA_SG_LIST_ERROR;
	}

	AddrV = (UINTPTR) RingPtr->HwHead;
 1005ee4:	e590103c 	ldr	r1, [r0, #60]	; 0x3c
	if ((AddrV < RingPtr->FirstBdAddr) || (AddrV > RingPtr->LastBdAddr)) {
 1005ee8:	e1510003 	cmp	r1, r3
 1005eec:	91550001 	cmpls	r5, r1
 1005ef0:	8a000047 	bhi	1006014 <XAxiDma_BdRingCheck+0x188>
			(unsigned int)RingPtr->LastBdAddr);

		return XST_DMA_SG_LIST_ERROR;
	}

	AddrV = (UINTPTR) RingPtr->HwTail;
 1005ef4:	e5901040 	ldr	r1, [r0, #64]	; 0x40
	if ((AddrV < RingPtr->FirstBdAddr) || (AddrV > RingPtr->LastBdAddr)) {
 1005ef8:	e1510003 	cmp	r1, r3
 1005efc:	91550001 	cmpls	r5, r1
 1005f00:	8a00002c 	bhi	1005fb8 <XAxiDma_BdRingCheck+0x12c>
			(unsigned int)RingPtr->LastBdAddr);

		return XST_DMA_SG_LIST_ERROR;
	}

	AddrV = (UINTPTR) RingPtr->PostHead;
 1005f04:	e5901044 	ldr	r1, [r0, #68]	; 0x44
	if ((AddrV < RingPtr->FirstBdAddr) || (AddrV > RingPtr->LastBdAddr)) {
 1005f08:	e1510003 	cmp	r1, r3
 1005f0c:	91550001 	cmpls	r5, r1
 1005f10:	8a00004a 	bhi	1006040 <XAxiDma_BdRingCheck+0x1b4>

		return XST_DMA_SG_LIST_ERROR;
	}

	/* Verify internal counters add up */
	if ((RingPtr->HwCnt + RingPtr->PreCnt + RingPtr->FreeCnt +
 1005f14:	e5903058 	ldr	r3, [r0, #88]	; 0x58
 1005f18:	e590c054 	ldr	ip, [r0, #84]	; 0x54
 1005f1c:	e5900050 	ldr	r0, [r0, #80]	; 0x50
 1005f20:	e594105c 	ldr	r1, [r4, #92]	; 0x5c
 1005f24:	e083300c 	add	r3, r3, ip
 1005f28:	e0833000 	add	r3, r3, r0
 1005f2c:	e0833001 	add	r3, r3, r1
 1005f30:	e1520003 	cmp	r2, r3
 1005f34:	1a000050 	bne	100607c <XAxiDma_BdRingCheck+0x1f0>
		return XST_DMA_SG_LIST_ERROR;
	}

	/* Verify BDs are linked correctly */
	AddrV = RingPtr->FirstBdAddr;
	AddrP = RingPtr->FirstBdPhysAddr + RingPtr->Separation;
 1005f38:	e5946020 	ldr	r6, [r4, #32]
	for (i = 1; i < RingPtr->AllCnt; i++) {
 1005f3c:	e3520001 	cmp	r2, #1
	AddrP = RingPtr->FirstBdPhysAddr + RingPtr->Separation;
 1005f40:	e5942030 	ldr	r2, [r4, #48]	; 0x30
 1005f44:	e0866002 	add	r6, r6, r2
	for (i = 1; i < RingPtr->AllCnt; i++) {
 1005f48:	da000042 	ble	1006058 <XAxiDma_BdRingCheck+0x1cc>
 1005f4c:	e3a07001 	mov	r7, #1
 1005f50:	ea000005 	b	1005f6c <XAxiDma_BdRingCheck+0xe0>
 1005f54:	e5942060 	ldr	r2, [r4, #96]	; 0x60

			return XST_DMA_SG_LIST_ERROR;
		}

		/* Move on to next BD */
		AddrV += RingPtr->Separation;
 1005f58:	e5943030 	ldr	r3, [r4, #48]	; 0x30
	for (i = 1; i < RingPtr->AllCnt; i++) {
 1005f5c:	e1520007 	cmp	r2, r7
		AddrV += RingPtr->Separation;
 1005f60:	e0855003 	add	r5, r5, r3
		AddrP += RingPtr->Separation;
 1005f64:	e0866003 	add	r6, r6, r3
	for (i = 1; i < RingPtr->AllCnt; i++) {
 1005f68:	da00003a 	ble	1006058 <XAxiDma_BdRingCheck+0x1cc>
		XAXIDMA_CACHE_INVALIDATE(AddrV);
 1005f6c:	e3a01034 	mov	r1, #52	; 0x34
 1005f70:	e1a00005 	mov	r0, r5
 1005f74:	eb000bb4 	bl	1008e4c <Xil_DCacheInvalidateRange>
		if (XAxiDma_BdRead(AddrV, XAXIDMA_BD_NDESC_OFFSET) != AddrP) {
 1005f78:	e5951000 	ldr	r1, [r5]
	for (i = 1; i < RingPtr->AllCnt; i++) {
 1005f7c:	e2877001 	add	r7, r7, #1
		if (XAxiDma_BdRead(AddrV, XAXIDMA_BD_NDESC_OFFSET) != AddrP) {
 1005f80:	e1510006 	cmp	r1, r6
 1005f84:	0afffff2 	beq	1005f54 <XAxiDma_BdRingCheck+0xc8>
			xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCheck: Next Bd "
 1005f88:	e3080f68 	movw	r0, #36712	; 0x8f68
 1005f8c:	e1a02006 	mov	r2, r6
 1005f90:	e3400105 	movt	r0, #261	; 0x105
 1005f94:	fa001ad3 	blx	100cae8 <printf>
			return XST_DMA_SG_LIST_ERROR;
 1005f98:	e300020e 	movw	r0, #526	; 0x20e
 1005f9c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCheck: FreeHead wrong "
 1005fa0:	e3080e08 	movw	r0, #36360	; 0x8e08
 1005fa4:	e1a02005 	mov	r2, r5
 1005fa8:	e3400105 	movt	r0, #261	; 0x105
 1005fac:	fa001acd 	blx	100cae8 <printf>
		return XST_DMA_SG_LIST_ERROR;
 1005fb0:	e300020e 	movw	r0, #526	; 0x20e
 1005fb4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCheck: HwTail wrong %x, "
 1005fb8:	e3080ec4 	movw	r0, #36548	; 0x8ec4
 1005fbc:	e1a02005 	mov	r2, r5
 1005fc0:	e3400105 	movt	r0, #261	; 0x105
 1005fc4:	fa001ac7 	blx	100cae8 <printf>
		return XST_DMA_SG_LIST_ERROR;
 1005fc8:	e300020e 	movw	r0, #526	; 0x20e
 1005fcc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCheck: unknown BD ring "
 1005fd0:	e5901008 	ldr	r1, [r0, #8]
 1005fd4:	e3080de0 	movw	r0, #36320	; 0x8de0
 1005fd8:	e3400105 	movt	r0, #261	; 0x105
 1005fdc:	fa001ac1 	blx	100cae8 <printf>
		return XST_DMA_SG_LIST_ERROR;
 1005fe0:	e300020e 	movw	r0, #526	; 0x20e
 1005fe4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCheck: PreHead wrong %x, "
 1005fe8:	e3080e48 	movw	r0, #36424	; 0x8e48
 1005fec:	e1a02005 	mov	r2, r5
 1005ff0:	e3400105 	movt	r0, #261	; 0x105
 1005ff4:	fa001abb 	blx	100cae8 <printf>
		return XST_DMA_SG_LIST_ERROR;
 1005ff8:	e300020e 	movw	r0, #526	; 0x20e
 1005ffc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCheck: no BDs\r\n");
 1006000:	e3080d94 	movw	r0, #36244	; 0x8d94
 1006004:	e3400105 	movt	r0, #261	; 0x105
 1006008:	fa001adb 	blx	100cb7c <puts>
		return XST_DMA_SG_NO_LIST;
 100600c:	e300020b 	movw	r0, #523	; 0x20b
 1006010:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCheck: HwHead wrong %x, "
 1006014:	e3080e88 	movw	r0, #36488	; 0x8e88
 1006018:	e1a02005 	mov	r2, r5
 100601c:	e3400105 	movt	r0, #261	; 0x105
 1006020:	fa001ab0 	blx	100cae8 <printf>
		return XST_DMA_SG_LIST_ERROR;
 1006024:	e300020e 	movw	r0, #526	; 0x20e
 1006028:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCheck: Bd ring is "
 100602c:	e3080dac 	movw	r0, #36268	; 0x8dac
 1006030:	e3400105 	movt	r0, #261	; 0x105
 1006034:	fa001ad0 	blx	100cb7c <puts>
		return XST_IS_STARTED;
 1006038:	e3a00017 	mov	r0, #23
 100603c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCheck: PostHead wrong "
 1006040:	e3080f00 	movw	r0, #36608	; 0x8f00
 1006044:	e1a02005 	mov	r2, r5
 1006048:	e3400105 	movt	r0, #261	; 0x105
 100604c:	fa001aa5 	blx	100cae8 <printf>
		return XST_DMA_SG_LIST_ERROR;
 1006050:	e300020e 	movw	r0, #526	; 0x20e
 1006054:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	}

	XAXIDMA_CACHE_INVALIDATE(AddrV);
 1006058:	e3a01034 	mov	r1, #52	; 0x34
 100605c:	e1a00005 	mov	r0, r5
 1006060:	eb000b79 	bl	1008e4c <Xil_DCacheInvalidateRange>
	/* Last BD should point back to the beginning of ring */
	if (XAxiDma_BdRead(AddrV, XAXIDMA_BD_NDESC_OFFSET) !=
 1006064:	e5951000 	ldr	r1, [r5]
	    RingPtr->FirstBdPhysAddr) {
 1006068:	e5942020 	ldr	r2, [r4, #32]
	if (XAxiDma_BdRead(AddrV, XAXIDMA_BD_NDESC_OFFSET) !=
 100606c:	e1510002 	cmp	r1, r2
 1006070:	1a000006 	bne	1006090 <XAxiDma_BdRingCheck+0x204>

		return XST_DMA_SG_LIST_ERROR;
	}

	/* No problems found */
	return XST_SUCCESS;
 1006074:	e3a00000 	mov	r0, #0
}
 1006078:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCheck: internal counter "
 100607c:	e3080f40 	movw	r0, #36672	; 0x8f40
 1006080:	e3400105 	movt	r0, #261	; 0x105
 1006084:	fa001abc 	blx	100cb7c <puts>
		return XST_DMA_SG_LIST_ERROR;
 1006088:	e300020e 	movw	r0, #526	; 0x20e
 100608c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCheck: last Bd Next BD "
 1006090:	e3080f98 	movw	r0, #36760	; 0x8f98
 1006094:	e3400105 	movt	r0, #261	; 0x105
 1006098:	fa001a92 	blx	100cae8 <printf>
		return XST_DMA_SG_LIST_ERROR;
 100609c:	e300020e 	movw	r0, #526	; 0x20e
 10060a0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

010060a4 <XAxiDma_BdRingDumpRegs>:
 * @return	None
 *
 * @note	This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
void XAxiDma_BdRingDumpRegs(XAxiDma_BdRing *RingPtr) {
 10060a4:	e1a03000 	mov	r3, r0
 10060a8:	e92d4070 	push	{r4, r5, r6, lr}
	UINTPTR RegBase = RingPtr->ChanBase;
 10060ac:	e5934000 	ldr	r4, [r3]
	int RingIndex = RingPtr->RingIndex;

	xil_printf("Dump registers %p:\r\n", (void *)RegBase);
 10060b0:	e3080fd0 	movw	r0, #36816	; 0x8fd0
 10060b4:	e3400105 	movt	r0, #261	; 0x105
	int RingIndex = RingPtr->RingIndex;
 10060b8:	e5935064 	ldr	r5, [r3, #100]	; 0x64
	xil_printf("Dump registers %p:\r\n", (void *)RegBase);
 10060bc:	e1a01004 	mov	r1, r4
 10060c0:	eb000e41 	bl	10099cc <xil_printf>
	xil_printf("Control REG: %08x\r\n",
 10060c4:	e3080fe8 	movw	r0, #36840	; 0x8fe8
	return *(volatile u32 *) Addr;
 10060c8:	e5941000 	ldr	r1, [r4]
 10060cc:	e3400105 	movt	r0, #261	; 0x105
 10060d0:	eb000e3d 	bl	10099cc <xil_printf>
		(unsigned int)XAxiDma_ReadReg(RegBase, XAXIDMA_CR_OFFSET));
	xil_printf("Status REG: %08x\r\n",
 10060d4:	e3080ffc 	movw	r0, #36860	; 0x8ffc
 10060d8:	e5941004 	ldr	r1, [r4, #4]
 10060dc:	e3400105 	movt	r0, #261	; 0x105
 10060e0:	eb000e39 	bl	10099cc <xil_printf>
		(unsigned int)XAxiDma_ReadReg(RegBase, XAXIDMA_SR_OFFSET));

	if (RingIndex) {
 10060e4:	e3550000 	cmp	r5, #0
 10060e8:	0a00000f 	beq	100612c <XAxiDma_BdRingDumpRegs+0x88>
	xil_printf("Cur BD REG: %08x\r\n",
		(unsigned int)XAxiDma_ReadReg(RegBase,
 10060ec:	e2855001 	add	r5, r5, #1
	xil_printf("Cur BD REG: %08x\r\n",
 10060f0:	e3090010 	movw	r0, #36880	; 0x9010
 10060f4:	e7941285 	ldr	r1, [r4, r5, lsl #5]
		(unsigned int)XAxiDma_ReadReg(RegBase,
 10060f8:	e1a05285 	lsl	r5, r5, #5
	xil_printf("Cur BD REG: %08x\r\n",
 10060fc:	e3400105 	movt	r0, #261	; 0x105
 1006100:	eb000e31 	bl	10099cc <xil_printf>
		XAXIDMA_RX_CDESC0_OFFSET + ((RingIndex - 1) *
		XAXIDMA_RX_NDESC_OFFSET)));
	xil_printf("Tail BD REG: %08x\r\n",
		(unsigned int)XAxiDma_ReadReg(RegBase,
 1006104:	e2455040 	sub	r5, r5, #64	; 0x40
 1006108:	e2844048 	add	r4, r4, #72	; 0x48
	xil_printf("Tail BD REG: %08x\r\n",
 100610c:	e3090024 	movw	r0, #36900	; 0x9024
 1006110:	e7951004 	ldr	r1, [r5, r4]
 1006114:	e3400105 	movt	r0, #261	; 0x105
 1006118:	eb000e2b 	bl	10099cc <xil_printf>
		(unsigned int)XAxiDma_ReadReg(RegBase, XAXIDMA_CDESC_OFFSET));
	xil_printf("Tail BD REG: %08x\r\n",
		(unsigned int)XAxiDma_ReadReg(RegBase, XAXIDMA_TDESC_OFFSET));
	}

	xil_printf("\r\n");
 100611c:	e3080790 	movw	r0, #34704	; 0x8790
}
 1006120:	e8bd4070 	pop	{r4, r5, r6, lr}
	xil_printf("\r\n");
 1006124:	e3400105 	movt	r0, #261	; 0x105
 1006128:	ea000e27 	b	10099cc <xil_printf>
	xil_printf("Cur BD REG: %08x\r\n",
 100612c:	e3090010 	movw	r0, #36880	; 0x9010
 1006130:	e5941008 	ldr	r1, [r4, #8]
 1006134:	e3400105 	movt	r0, #261	; 0x105
 1006138:	eb000e23 	bl	10099cc <xil_printf>
	xil_printf("Tail BD REG: %08x\r\n",
 100613c:	e3090024 	movw	r0, #36900	; 0x9024
 1006140:	e5941010 	ldr	r1, [r4, #16]
 1006144:	e3400105 	movt	r0, #261	; 0x105
 1006148:	eb000e1f 	bl	10099cc <xil_printf>
	xil_printf("\r\n");
 100614c:	e3080790 	movw	r0, #34704	; 0x8790
}
 1006150:	e8bd4070 	pop	{r4, r5, r6, lr}
	xil_printf("\r\n");
 1006154:	e3400105 	movt	r0, #261	; 0x105
 1006158:	ea000e1b 	b	10099cc <xil_printf>

0100615c <StubErrCallBack>:
******************************************************************************/
static void StubErrCallBack(void *CallBackRef, u32 ErrorMask)
{
	(void) ((void *)CallBackRef);
	(void) ErrorMask;
	Xil_AssertVoidAlways();
 100615c:	e3090038 	movw	r0, #36920	; 0x9038
{
 1006160:	e92d4010 	push	{r4, lr}
	Xil_AssertVoidAlways();
 1006164:	e3a010a7 	mov	r1, #167	; 0xa7
 1006168:	e3400105 	movt	r0, #261	; 0x105
 100616c:	eb000b02 	bl	1008d7c <Xil_Assert>
 1006170:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1006174:	e3a02001 	mov	r2, #1
 1006178:	e3403116 	movt	r3, #278	; 0x116
 100617c:	e5832000 	str	r2, [r3]
}
 1006180:	e8bd8010 	pop	{r4, pc}

01006184 <XClk_Wiz_CfgInitialize>:
{
 1006184:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006188:	e2504000 	subs	r4, r0, #0
 100618c:	0a00001e 	beq	100620c <XClk_Wiz_CfgInitialize+0x88>
 1006190:	e30a54c0 	movw	r5, #42176	; 0xa4c0
	Xil_AssertNonvoid(CfgPtr != NULL);
 1006194:	e3510000 	cmp	r1, #0
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006198:	e3405116 	movt	r5, #278	; 0x116
 100619c:	e3a03000 	mov	r3, #0
 10061a0:	e5853000 	str	r3, [r5]
	Xil_AssertNonvoid(CfgPtr != NULL);
 10061a4:	0a000021 	beq	1006230 <XClk_Wiz_CfgInitialize+0xac>
	Xil_AssertNonvoid((UINTPTR *)EffectiveAddr != NULL);
 10061a8:	e3520000 	cmp	r2, #0
 10061ac:	e1a06002 	mov	r6, r2
 10061b0:	0a00000d 	beq	10061ec <XClk_Wiz_CfgInitialize+0x68>
	InstancePtr->Config = *CfgPtr;
 10061b4:	e3a02058 	mov	r2, #88	; 0x58
 10061b8:	eb0018a0 	bl	100c440 <memcpy>
	InstancePtr->ClkOutOfRangeCallBack  = StubErrCallBack;
 10061bc:	e306315c 	movw	r3, #24924	; 0x615c
	InstancePtr->IsReady = (u32)(XIL_COMPONENT_IS_READY);
 10061c0:	e3012111 	movw	r2, #4369	; 0x1111
	InstancePtr->ClkOutOfRangeCallBack  = StubErrCallBack;
 10061c4:	e3403100 	movt	r3, #256	; 0x100
	InstancePtr->IsReady = (u32)(XIL_COMPONENT_IS_READY);
 10061c8:	e3412111 	movt	r2, #4369	; 0x1111
	InstancePtr->Config.BaseAddr = EffectiveAddr;
 10061cc:	e5846004 	str	r6, [r4, #4]
	InstancePtr->ClkOutOfRangeCallBack  = StubErrCallBack;
 10061d0:	e5843060 	str	r3, [r4, #96]	; 0x60
	InstancePtr->ClkGlitchCallBack      = StubErrCallBack;
 10061d4:	e5843068 	str	r3, [r4, #104]	; 0x68
	InstancePtr->ClkStopCallBack        = StubErrCallBack;
 10061d8:	e5843070 	str	r3, [r4, #112]	; 0x70
	InstancePtr->ErrorCallBack = StubErrCallBack;
 10061dc:	e5843078 	str	r3, [r4, #120]	; 0x78
	InstancePtr->IsReady = (u32)(XIL_COMPONENT_IS_READY);
 10061e0:	e5842080 	str	r2, [r4, #128]	; 0x80
}
 10061e4:	e3a00000 	mov	r0, #0
 10061e8:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid((UINTPTR *)EffectiveAddr != NULL);
 10061ec:	e3090038 	movw	r0, #36920	; 0x9038
 10061f0:	e3a01065 	mov	r1, #101	; 0x65
 10061f4:	e3400105 	movt	r0, #261	; 0x105
 10061f8:	eb000adf 	bl	1008d7c <Xil_Assert>
 10061fc:	e3a03001 	mov	r3, #1
}
 1006200:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid((UINTPTR *)EffectiveAddr != NULL);
 1006204:	e5853000 	str	r3, [r5]
}
 1006208:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 100620c:	e3090038 	movw	r0, #36920	; 0x9038
 1006210:	e3a01063 	mov	r1, #99	; 0x63
 1006214:	e3400105 	movt	r0, #261	; 0x105
 1006218:	eb000ad7 	bl	1008d7c <Xil_Assert>
 100621c:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1006220:	e3a02001 	mov	r2, #1
 1006224:	e3403116 	movt	r3, #278	; 0x116
 1006228:	e5832000 	str	r2, [r3]
 100622c:	eaffffec 	b	10061e4 <XClk_Wiz_CfgInitialize+0x60>
	Xil_AssertNonvoid(CfgPtr != NULL);
 1006230:	e3090038 	movw	r0, #36920	; 0x9038
 1006234:	e3a01064 	mov	r1, #100	; 0x64
 1006238:	e3400105 	movt	r0, #261	; 0x105
 100623c:	eb000ace 	bl	1008d7c <Xil_Assert>
 1006240:	e3a03001 	mov	r3, #1
 1006244:	e5853000 	str	r3, [r5]
 1006248:	eaffffe5 	b	10061e4 <XClk_Wiz_CfgInitialize+0x60>

0100624c <XClk_Wiz_GetInterruptSettings>:
	Xil_AssertVoid(InstancePtr != NULL);
 100624c:	e3500000 	cmp	r0, #0
 1006250:	0a00000b 	beq	1006284 <XClk_Wiz_GetInterruptSettings+0x38>
	InstancePtr->ClkWizIntrStatus = XCLK_WIZ_GET_BITFIELD_VALUE
 1006254:	e5902004 	ldr	r2, [r0, #4]
	Xil_AssertVoid(InstancePtr != NULL);
 1006258:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 100625c:	e3403116 	movt	r3, #278	; 0x116
 1006260:	e3a01000 	mov	r1, #0
 1006264:	e5831000 	str	r1, [r3]
* @return	The 32 bit Value read from the specified input address.
*
******************************************************************************/
static INLINE u32 Xil_In32(UINTPTR Addr)
{
	return *(volatile u32 *) Addr;
 1006268:	e592300c 	ldr	r3, [r2, #12]
*
****************************************************************************/
static inline u32 XCLK_WIZ_GET_BITFIELD_VALUE(UINTPTR BaseAddress,
		u32 RegisterOffset, u32 BitMask, u32 BitShift) {
	return ((XClk_Wiz_ReadReg((BaseAddress), (RegisterOffset)) \
		  & (BitMask)) >> (BitShift));
 100626c:	e6ff3073 	uxth	r3, r3
	InstancePtr->ClkWizIntrStatus = XCLK_WIZ_GET_BITFIELD_VALUE
 1006270:	e5803058 	str	r3, [r0, #88]	; 0x58
 1006274:	e5923010 	ldr	r3, [r2, #16]
 1006278:	e6ff3073 	uxth	r3, r3
	InstancePtr->ClkIntrEnable = XCLK_WIZ_GET_BITFIELD_VALUE
 100627c:	e580305c 	str	r3, [r0, #92]	; 0x5c
 1006280:	e12fff1e 	bx	lr
	Xil_AssertVoid(InstancePtr != NULL);
 1006284:	e3090038 	movw	r0, #36920	; 0x9038
{
 1006288:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 100628c:	e3a01086 	mov	r1, #134	; 0x86
 1006290:	e3400105 	movt	r0, #261	; 0x105
 1006294:	eb000ab8 	bl	1008d7c <Xil_Assert>
 1006298:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 100629c:	e3a02001 	mov	r2, #1
 10062a0:	e3403116 	movt	r3, #278	; 0x116
 10062a4:	e5832000 	str	r2, [r3]
}
 10062a8:	e8bd8010 	pop	{r4, pc}

010062ac <XClk_Wiz_LookupConfig>:
	extern XClk_Wiz_Config XClk_Wiz_ConfigTable[];
	XClk_Wiz_Config *CfgPtr = NULL;
	u32 Index;

	for (Index = 0; Index < XPAR_XCLK_WIZ_NUM_INSTANCES; Index++) {
		if (XClk_Wiz_ConfigTable[Index].DeviceId == DeviceId) {
 10062ac:	e3093438 	movw	r3, #37944	; 0x9438
 10062b0:	e3403105 	movt	r3, #261	; 0x105
 10062b4:	e5932000 	ldr	r2, [r3]
			break;
		}
	}

	return CfgPtr;
}
 10062b8:	e1520000 	cmp	r2, r0
 10062bc:	01a00003 	moveq	r0, r3
 10062c0:	13a00000 	movne	r0, #0
 10062c4:	e12fff1e 	bx	lr

010062c8 <XGpioPs_CfgInitialize>:
* @note		None.
*
******************************************************************************/
s32 XGpioPs_CfgInitialize(XGpioPs *InstancePtr, const XGpioPs_Config *ConfigPtr,
				u32 EffectiveAddr)
{
 10062c8:	e92d4070 	push	{r4, r5, r6, lr}
	s32 Status = XST_SUCCESS;
	u8 i;
	Xil_AssertNonvoid(InstancePtr != NULL);
 10062cc:	e2504000 	subs	r4, r0, #0
 10062d0:	0a00004b 	beq	1006404 <XGpioPs_CfgInitialize+0x13c>
 10062d4:	e30a54c0 	movw	r5, #42176	; 0xa4c0
	Xil_AssertNonvoid(ConfigPtr != NULL);
 10062d8:	e3510000 	cmp	r1, #0
	Xil_AssertNonvoid(InstancePtr != NULL);
 10062dc:	e3405116 	movt	r5, #278	; 0x116
 10062e0:	e3a03000 	mov	r3, #0
 10062e4:	e5853000 	str	r3, [r5]
	Xil_AssertNonvoid(ConfigPtr != NULL);
 10062e8:	0a00004e 	beq	1006428 <XGpioPs_CfgInitialize+0x160>
	Xil_AssertNonvoid(EffectiveAddr != (u32)0);
 10062ec:	e3520000 	cmp	r2, #0
 10062f0:	0a00002d 	beq	10063ac <XGpioPs_CfgInitialize+0xe4>
	 * Set some default values for instance data, don't indicate the device
	 * is ready to use until everything has been initialized successfully.
	 */
	InstancePtr->IsReady = 0U;
	InstancePtr->GpioConfig.BaseAddr = EffectiveAddr;
	InstancePtr->GpioConfig.DeviceId = ConfigPtr->DeviceId;
 10062f4:	e1d100b0 	ldrh	r0, [r1]
	InstancePtr->Handler = (XGpioPs_Handler)StubHandler;
 10062f8:	e3071d68 	movw	r1, #32104	; 0x7d68
 10062fc:	e3401100 	movt	r1, #256	; 0x100
	InstancePtr->GpioConfig.BaseAddr = EffectiveAddr;
 1006300:	e1c420f4 	strd	r2, [r4, #4]
	InstancePtr->Handler = (XGpioPs_Handler)StubHandler;
 1006304:	e584100c 	str	r1, [r4, #12]
	InstancePtr->GpioConfig.DeviceId = ConfigPtr->DeviceId;
 1006308:	e1c400b0 	strh	r0, [r4]
	InstancePtr->Platform = XGetPlatform_Info();
 100630c:	eb000d1f 	bl	1009790 <XGetPlatform_Info>

	/* Initialize the Bank data based on platform */
	if (InstancePtr->Platform == (u32)XPLAT_ZYNQ_ULTRA_MP) {
 1006310:	e3500001 	cmp	r0, #1
	InstancePtr->Platform = XGetPlatform_Info();
 1006314:	e5840014 	str	r0, [r4, #20]
	if (InstancePtr->Platform == (u32)XPLAT_ZYNQ_ULTRA_MP) {
 1006318:	0a00002b 	beq	10063cc <XGpioPs_CfgInitialize+0x104>
		 *	142 - 173, Bank 5
		 */
		InstancePtr->MaxPinNum = (u32)174;
		InstancePtr->MaxBanks = (u8)6;
	}
        else if (InstancePtr->Platform == (u32)XPLAT_VERSAL)
 100631c:	e3500006 	cmp	r0, #6
 1006320:	0a00002e 	beq	10063e0 <XGpioPs_CfgInitialize+0x118>
		 *	0 - 31,  Bank 0
		 *	32 - 53, Bank 1
		 *	54 - 85, Bank 2
		 *	86 - 117, Bank 3
		 */
		InstancePtr->MaxPinNum = (u32)118;
 1006324:	e3a02076 	mov	r2, #118	; 0x76
		InstancePtr->MaxBanks = (u8)4;
 1006328:	e3a03004 	mov	r3, #4
		InstancePtr->MaxPinNum = (u32)118;
 100632c:	e5842018 	str	r2, [r4, #24]
		InstancePtr->MaxBanks = (u8)4;
 1006330:	e5c4301c 	strb	r3, [r4, #28]
{
 1006334:	e3a02000 	mov	r2, #0
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 1006338:	e3e0c000 	mvn	ip, #0
 100633c:	e1a03002 	mov	r3, r2
 1006340:	ea000008 	b	1006368 <XGpioPs_CfgInitialize+0xa0>

                       }
                }
                else
                {
		XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1006344:	e5941004 	ldr	r1, [r4, #4]
 1006348:	e2811f85 	add	r1, r1, #532	; 0x214
 100634c:	e781c303 	str	ip, [r1, r3, lsl #6]
 1006350:	e2822001 	add	r2, r2, #1
	for (i=(u8)0U;i<InstancePtr->MaxBanks;i++) {
 1006354:	e5d4101c 	ldrb	r1, [r4, #28]
 1006358:	e6ef3072 	uxtb	r3, r2
 100635c:	e1510003 	cmp	r1, r3
 1006360:	9a00000c 	bls	1006398 <XGpioPs_CfgInitialize+0xd0>
 1006364:	e5940014 	ldr	r0, [r4, #20]
                if (InstancePtr->Platform == XPLAT_VERSAL){
 1006368:	e3500006 	cmp	r0, #6
 100636c:	1afffff4 	bne	1006344 <XGpioPs_CfgInitialize+0x7c>
                        if(InstancePtr->PmcGpio == (u32)FALSE)
 1006370:	e5941020 	ldr	r1, [r4, #32]
                                if((i== (u8)XGPIOPS_ONE)||(i== (u8)XGPIOPS_TWO))
 1006374:	e2430001 	sub	r0, r3, #1
                        if(InstancePtr->PmcGpio == (u32)FALSE)
 1006378:	e3510000 	cmp	r1, #0
 100637c:	1a000002 	bne	100638c <XGpioPs_CfgInitialize+0xc4>
                                if((i== (u8)XGPIOPS_ONE)||(i== (u8)XGPIOPS_TWO))
 1006380:	e3500001 	cmp	r0, #1
 1006384:	8affffee 	bhi	1006344 <XGpioPs_CfgInitialize+0x7c>
 1006388:	eafffff0 	b	1006350 <XGpioPs_CfgInitialize+0x88>
                                if(i==(u32)XGPIOPS_TWO)
 100638c:	e3530002 	cmp	r3, #2
 1006390:	1affffeb 	bne	1006344 <XGpioPs_CfgInitialize+0x7c>
 1006394:	eaffffed 	b	1006350 <XGpioPs_CfgInitialize+0x88>
					  XGPIOPS_INTDIS_OFFSET, 0xFFFFFFFFU);
                }
	}

	/* Indicate the component is now ready to use. */
	InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 1006398:	e3013111 	movw	r3, #4369	; 0x1111
 100639c:	e3413111 	movt	r3, #4369	; 0x1111
 10063a0:	e5843008 	str	r3, [r4, #8]

	return Status;
}
 10063a4:	e3a00000 	mov	r0, #0
 10063a8:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(EffectiveAddr != (u32)0);
 10063ac:	e3090044 	movw	r0, #36932	; 0x9044
 10063b0:	e3a01068 	mov	r1, #104	; 0x68
 10063b4:	e3400105 	movt	r0, #261	; 0x105
 10063b8:	eb000a6f 	bl	1008d7c <Xil_Assert>
 10063bc:	e3a03001 	mov	r3, #1
}
 10063c0:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(EffectiveAddr != (u32)0);
 10063c4:	e5853000 	str	r3, [r5]
}
 10063c8:	e8bd8070 	pop	{r4, r5, r6, pc}
		InstancePtr->MaxPinNum = (u32)174;
 10063cc:	e3a020ae 	mov	r2, #174	; 0xae
		InstancePtr->MaxBanks = (u8)6;
 10063d0:	e3a03006 	mov	r3, #6
		InstancePtr->MaxPinNum = (u32)174;
 10063d4:	e5842018 	str	r2, [r4, #24]
		InstancePtr->MaxBanks = (u8)6;
 10063d8:	e5c4301c 	strb	r3, [r4, #28]
 10063dc:	eaffffd4 	b	1006334 <XGpioPs_CfgInitialize+0x6c>
                if(InstancePtr->PmcGpio == (u32)FALSE)
 10063e0:	e5943020 	ldr	r3, [r4, #32]
 10063e4:	e3530000 	cmp	r3, #0
                        InstancePtr->MaxPinNum = (u32)58;
 10063e8:	03a0203a 	moveq	r2, #58	; 0x3a
                        InstancePtr->MaxBanks = (u8)4;
 10063ec:	03a03004 	moveq	r3, #4
                        InstancePtr->MaxPinNum = (u32)116;
 10063f0:	13a02074 	movne	r2, #116	; 0x74
                        InstancePtr->MaxBanks = (u8)5;
 10063f4:	13a03005 	movne	r3, #5
                        InstancePtr->MaxPinNum = (u32)116;
 10063f8:	e5842018 	str	r2, [r4, #24]
                        InstancePtr->MaxBanks = (u8)5;
 10063fc:	e5c4301c 	strb	r3, [r4, #28]
 1006400:	eaffffcb 	b	1006334 <XGpioPs_CfgInitialize+0x6c>
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006404:	e3090044 	movw	r0, #36932	; 0x9044
 1006408:	e3a01066 	mov	r1, #102	; 0x66
 100640c:	e3400105 	movt	r0, #261	; 0x105
 1006410:	eb000a59 	bl	1008d7c <Xil_Assert>
 1006414:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1006418:	e3a02001 	mov	r2, #1
 100641c:	e3403116 	movt	r3, #278	; 0x116
 1006420:	e5832000 	str	r2, [r3]
 1006424:	eaffffde 	b	10063a4 <XGpioPs_CfgInitialize+0xdc>
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1006428:	e3090044 	movw	r0, #36932	; 0x9044
 100642c:	e3a01067 	mov	r1, #103	; 0x67
 1006430:	e3400105 	movt	r0, #261	; 0x105
 1006434:	eb000a50 	bl	1008d7c <Xil_Assert>
 1006438:	e3a03001 	mov	r3, #1
 100643c:	e5853000 	str	r3, [r5]
 1006440:	eaffffd7 	b	10063a4 <XGpioPs_CfgInitialize+0xdc>

01006444 <XGpioPs_Read>:
* @note		This function is used for reading the state of all the GPIO pins
*		of specified bank.
*
*****************************************************************************/
u32 XGpioPs_Read(const XGpioPs *InstancePtr, u8 Bank)
{
 1006444:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006448:	e2506000 	subs	r6, r0, #0
 100644c:	0a00001f 	beq	10064d0 <XGpioPs_Read+0x8c>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006450:	e5962008 	ldr	r2, [r6, #8]
 1006454:	e3013111 	movw	r3, #4369	; 0x1111
 1006458:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 100645c:	e30a54c0 	movw	r5, #42176	; 0xa4c0
 1006460:	e3405116 	movt	r5, #278	; 0x116
 1006464:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006468:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 100646c:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006470:	1a000006 	bne	1006490 <XGpioPs_Read+0x4c>
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1006474:	e5d6301c 	ldrb	r3, [r6, #28]
 1006478:	e1530001 	cmp	r3, r1
 100647c:	9a00000b 	bls	10064b0 <XGpioPs_Read+0x6c>
        } else {
                Xil_AssertNonvoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	return XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1006480:	e5963004 	ldr	r3, [r6, #4]
 1006484:	e2811018 	add	r1, r1, #24
	return *(volatile u32 *) Addr;
 1006488:	e7930101 	ldr	r0, [r3, r1, lsl #2]
 100648c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006490:	e3090044 	movw	r0, #36932	; 0x9044
 1006494:	e3a010e0 	mov	r1, #224	; 0xe0
 1006498:	e3400105 	movt	r0, #261	; 0x105
 100649c:	eb000a36 	bl	1008d7c <Xil_Assert>
 10064a0:	e3a03001 	mov	r3, #1
 10064a4:	e1a00004 	mov	r0, r4
 10064a8:	e5853000 	str	r3, [r5]
 10064ac:	e8bd8070 	pop	{r4, r5, r6, pc}
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 10064b0:	e3090044 	movw	r0, #36932	; 0x9044
 10064b4:	e3a010e1 	mov	r1, #225	; 0xe1
 10064b8:	e3400105 	movt	r0, #261	; 0x105
 10064bc:	eb000a2e 	bl	1008d7c <Xil_Assert>
 10064c0:	e3a03001 	mov	r3, #1
 10064c4:	e1a00004 	mov	r0, r4
 10064c8:	e5853000 	str	r3, [r5]
				 ((u32)(Bank) * XGPIOPS_DATA_BANK_OFFSET) +
				 XGPIOPS_DATA_RO_OFFSET);
}
 10064cc:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10064d0:	e3090044 	movw	r0, #36932	; 0x9044
 10064d4:	e3a010df 	mov	r1, #223	; 0xdf
 10064d8:	e3400105 	movt	r0, #261	; 0x105
 10064dc:	eb000a26 	bl	1008d7c <Xil_Assert>
 10064e0:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 10064e4:	e3a02001 	mov	r2, #1
 10064e8:	e3403116 	movt	r3, #278	; 0x116
 10064ec:	e1a00006 	mov	r0, r6
 10064f0:	e5832000 	str	r2, [r3]
 10064f4:	e8bd8070 	pop	{r4, r5, r6, pc}

010064f8 <XGpioPs_Write>:
*		the bank. The previous state of the pins is not maintained.
*
*****************************************************************************/
void XGpioPs_Write(const XGpioPs *InstancePtr, u8 Bank, u32 Data)
{
	Xil_AssertVoid(InstancePtr != NULL);
 10064f8:	e3500000 	cmp	r0, #0
{
 10064fc:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1006500:	0a00001d 	beq	100657c <XGpioPs_Write+0x84>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006504:	e590c008 	ldr	ip, [r0, #8]
 1006508:	e3013111 	movw	r3, #4369	; 0x1111
 100650c:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1006510:	e30a44c0 	movw	r4, #42176	; 0xa4c0
 1006514:	e3404116 	movt	r4, #278	; 0x116
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006518:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 100651c:	e3a03000 	mov	r3, #0
 1006520:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006524:	1a000006 	bne	1006544 <XGpioPs_Write+0x4c>
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1006528:	e5d0301c 	ldrb	r3, [r0, #28]
 100652c:	e1530001 	cmp	r3, r1
 1006530:	9a00000a 	bls	1006560 <XGpioPs_Write+0x68>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1006534:	e5903004 	ldr	r3, [r0, #4]
 1006538:	e2811010 	add	r1, r1, #16
	*LocalAddr = Value;
 100653c:	e7832101 	str	r2, [r3, r1, lsl #2]
 1006540:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006544:	e3090044 	movw	r0, #36932	; 0x9044
 1006548:	e3001127 	movw	r1, #295	; 0x127
 100654c:	e3400105 	movt	r0, #261	; 0x105
 1006550:	eb000a09 	bl	1008d7c <Xil_Assert>
 1006554:	e3a03001 	mov	r3, #1
 1006558:	e5843000 	str	r3, [r4]
 100655c:	e8bd8010 	pop	{r4, pc}
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1006560:	e3090044 	movw	r0, #36932	; 0x9044
 1006564:	e3a01f4a 	mov	r1, #296	; 0x128
 1006568:	e3400105 	movt	r0, #261	; 0x105
 100656c:	eb000a02 	bl	1008d7c <Xil_Assert>
 1006570:	e3a03001 	mov	r3, #1
 1006574:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_DATA_BANK_OFFSET) +
			  XGPIOPS_DATA_OFFSET, Data);
}
 1006578:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 100657c:	e3090044 	movw	r0, #36932	; 0x9044
 1006580:	e3001126 	movw	r1, #294	; 0x126
 1006584:	e3400105 	movt	r0, #261	; 0x105
 1006588:	eb0009fb 	bl	1008d7c <Xil_Assert>
 100658c:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1006590:	e3a02001 	mov	r2, #1
 1006594:	e3403116 	movt	r3, #278	; 0x116
 1006598:	e5832000 	str	r2, [r3]
 100659c:	e8bd8010 	pop	{r4, pc}

010065a0 <XGpioPs_SetDirection>:
*		not maintained.
*
*****************************************************************************/
void XGpioPs_SetDirection(const XGpioPs *InstancePtr, u8 Bank, u32 Direction)
{
	Xil_AssertVoid(InstancePtr != NULL);
 10065a0:	e3500000 	cmp	r0, #0
{
 10065a4:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 10065a8:	0a00001e 	beq	1006628 <XGpioPs_SetDirection+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10065ac:	e590c008 	ldr	ip, [r0, #8]
 10065b0:	e3013111 	movw	r3, #4369	; 0x1111
 10065b4:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10065b8:	e30a44c0 	movw	r4, #42176	; 0xa4c0
 10065bc:	e3404116 	movt	r4, #278	; 0x116
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10065c0:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 10065c4:	e3a03000 	mov	r3, #0
 10065c8:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10065cc:	1a000007 	bne	10065f0 <XGpioPs_SetDirection+0x50>
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 10065d0:	e5d0301c 	ldrb	r3, [r0, #28]
 10065d4:	e1530001 	cmp	r3, r1
 10065d8:	9a00000b 	bls	100660c <XGpioPs_SetDirection+0x6c>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10065dc:	e5900004 	ldr	r0, [r0, #4]
 10065e0:	e3a03f81 	mov	r3, #516	; 0x204
 10065e4:	e0831301 	add	r1, r3, r1, lsl #6
 10065e8:	e7812000 	str	r2, [r1, r0]
 10065ec:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10065f0:	e3090044 	movw	r0, #36932	; 0x9044
 10065f4:	e3001186 	movw	r1, #390	; 0x186
 10065f8:	e3400105 	movt	r0, #261	; 0x105
 10065fc:	eb0009de 	bl	1008d7c <Xil_Assert>
 1006600:	e3a03001 	mov	r3, #1
 1006604:	e5843000 	str	r3, [r4]
 1006608:	e8bd8010 	pop	{r4, pc}
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 100660c:	e3090044 	movw	r0, #36932	; 0x9044
 1006610:	e3001187 	movw	r1, #391	; 0x187
 1006614:	e3400105 	movt	r0, #261	; 0x105
 1006618:	eb0009d7 	bl	1008d7c <Xil_Assert>
 100661c:	e3a03001 	mov	r3, #1
 1006620:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_DIRM_OFFSET, Direction);
}
 1006624:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1006628:	e3090044 	movw	r0, #36932	; 0x9044
 100662c:	e3001185 	movw	r1, #389	; 0x185
 1006630:	e3400105 	movt	r0, #261	; 0x105
 1006634:	eb0009d0 	bl	1008d7c <Xil_Assert>
 1006638:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 100663c:	e3a02001 	mov	r2, #1
 1006640:	e3403116 	movt	r3, #278	; 0x116
 1006644:	e5832000 	str	r2, [r3]
 1006648:	e8bd8010 	pop	{r4, pc}

0100664c <XGpioPs_GetDirection>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_GetDirection(const XGpioPs *InstancePtr, u8 Bank)
{
 100664c:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006650:	e2506000 	subs	r6, r0, #0
 1006654:	0a000020 	beq	10066dc <XGpioPs_GetDirection+0x90>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006658:	e5962008 	ldr	r2, [r6, #8]
 100665c:	e3013111 	movw	r3, #4369	; 0x1111
 1006660:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006664:	e30a54c0 	movw	r5, #42176	; 0xa4c0
 1006668:	e3405116 	movt	r5, #278	; 0x116
 100666c:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006670:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006674:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006678:	1a000007 	bne	100669c <XGpioPs_GetDirection+0x50>
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 100667c:	e5d6301c 	ldrb	r3, [r6, #28]
 1006680:	e1530001 	cmp	r3, r1
 1006684:	9a00000c 	bls	10066bc <XGpioPs_GetDirection+0x70>
        } else {
                Xil_AssertNonvoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	return XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1006688:	e5962004 	ldr	r2, [r6, #4]
 100668c:	e3a03f81 	mov	r3, #516	; 0x204
 1006690:	e0831301 	add	r1, r3, r1, lsl #6
	return *(volatile u32 *) Addr;
 1006694:	e7910002 	ldr	r0, [r1, r2]
 1006698:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100669c:	e3090044 	movw	r0, #36932	; 0x9044
 10066a0:	e30011d5 	movw	r1, #469	; 0x1d5
 10066a4:	e3400105 	movt	r0, #261	; 0x105
 10066a8:	eb0009b3 	bl	1008d7c <Xil_Assert>
 10066ac:	e3a03001 	mov	r3, #1
 10066b0:	e1a00004 	mov	r0, r4
 10066b4:	e5853000 	str	r3, [r5]
 10066b8:	e8bd8070 	pop	{r4, r5, r6, pc}
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 10066bc:	e3090044 	movw	r0, #36932	; 0x9044
 10066c0:	e30011d6 	movw	r1, #470	; 0x1d6
 10066c4:	e3400105 	movt	r0, #261	; 0x105
 10066c8:	eb0009ab 	bl	1008d7c <Xil_Assert>
 10066cc:	e3a03001 	mov	r3, #1
 10066d0:	e1a00004 	mov	r0, r4
 10066d4:	e5853000 	str	r3, [r5]
				((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				XGPIOPS_DIRM_OFFSET);
}
 10066d8:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10066dc:	e3090044 	movw	r0, #36932	; 0x9044
 10066e0:	e3a01f75 	mov	r1, #468	; 0x1d4
 10066e4:	e3400105 	movt	r0, #261	; 0x105
 10066e8:	eb0009a3 	bl	1008d7c <Xil_Assert>
 10066ec:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 10066f0:	e3a02001 	mov	r2, #1
 10066f4:	e3403116 	movt	r3, #278	; 0x116
 10066f8:	e1a00006 	mov	r0, r6
 10066fc:	e5832000 	str	r2, [r3]
 1006700:	e8bd8070 	pop	{r4, r5, r6, pc}

01006704 <XGpioPs_SetOutputEnable>:
*		Enables is not maintained.
*
*****************************************************************************/
void XGpioPs_SetOutputEnable(const XGpioPs *InstancePtr, u8 Bank, u32 OpEnable)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1006704:	e3500000 	cmp	r0, #0
{
 1006708:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 100670c:	0a00001e 	beq	100678c <XGpioPs_SetOutputEnable+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006710:	e590c008 	ldr	ip, [r0, #8]
 1006714:	e3013111 	movw	r3, #4369	; 0x1111
 1006718:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 100671c:	e30a44c0 	movw	r4, #42176	; 0xa4c0
 1006720:	e3404116 	movt	r4, #278	; 0x116
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006724:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1006728:	e3a03000 	mov	r3, #0
 100672c:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006730:	1a000007 	bne	1006754 <XGpioPs_SetOutputEnable+0x50>
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1006734:	e5d0301c 	ldrb	r3, [r0, #28]
 1006738:	e1530001 	cmp	r3, r1
 100673c:	9a00000b 	bls	1006770 <XGpioPs_SetOutputEnable+0x6c>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1006740:	e5900004 	ldr	r0, [r0, #4]
 1006744:	e3a03f82 	mov	r3, #520	; 0x208
 1006748:	e0831301 	add	r1, r3, r1, lsl #6
	*LocalAddr = Value;
 100674c:	e7812000 	str	r2, [r1, r0]
 1006750:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006754:	e3090044 	movw	r0, #36932	; 0x9044
 1006758:	e3a01e22 	mov	r1, #544	; 0x220
 100675c:	e3400105 	movt	r0, #261	; 0x105
 1006760:	eb000985 	bl	1008d7c <Xil_Assert>
 1006764:	e3a03001 	mov	r3, #1
 1006768:	e5843000 	str	r3, [r4]
 100676c:	e8bd8010 	pop	{r4, pc}
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1006770:	e3090044 	movw	r0, #36932	; 0x9044
 1006774:	e3001221 	movw	r1, #545	; 0x221
 1006778:	e3400105 	movt	r0, #261	; 0x105
 100677c:	eb00097e 	bl	1008d7c <Xil_Assert>
 1006780:	e3a03001 	mov	r3, #1
 1006784:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_OUTEN_OFFSET, OpEnable);
}
 1006788:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 100678c:	e3090044 	movw	r0, #36932	; 0x9044
 1006790:	e300121f 	movw	r1, #543	; 0x21f
 1006794:	e3400105 	movt	r0, #261	; 0x105
 1006798:	eb000977 	bl	1008d7c <Xil_Assert>
 100679c:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 10067a0:	e3a02001 	mov	r2, #1
 10067a4:	e3403116 	movt	r3, #278	; 0x116
 10067a8:	e5832000 	str	r2, [r3]
 10067ac:	e8bd8010 	pop	{r4, pc}

010067b0 <XGpioPs_GetOutputEnable>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_GetOutputEnable(const XGpioPs *InstancePtr, u8 Bank)
{
 10067b0:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10067b4:	e2506000 	subs	r6, r0, #0
 10067b8:	0a000020 	beq	1006840 <XGpioPs_GetOutputEnable+0x90>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10067bc:	e5962008 	ldr	r2, [r6, #8]
 10067c0:	e3013111 	movw	r3, #4369	; 0x1111
 10067c4:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 10067c8:	e30a54c0 	movw	r5, #42176	; 0xa4c0
 10067cc:	e3405116 	movt	r5, #278	; 0x116
 10067d0:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10067d4:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 10067d8:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10067dc:	1a000007 	bne	1006800 <XGpioPs_GetOutputEnable+0x50>
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 10067e0:	e5d6301c 	ldrb	r3, [r6, #28]
 10067e4:	e1530001 	cmp	r3, r1
 10067e8:	9a00000c 	bls	1006820 <XGpioPs_GetOutputEnable+0x70>
        } else {
                Xil_AssertNonvoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	return XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10067ec:	e5962004 	ldr	r2, [r6, #4]
 10067f0:	e3a03f82 	mov	r3, #520	; 0x208
 10067f4:	e0831301 	add	r1, r3, r1, lsl #6
	return *(volatile u32 *) Addr;
 10067f8:	e7910002 	ldr	r0, [r1, r2]
 10067fc:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006800:	e3090044 	movw	r0, #36932	; 0x9044
 1006804:	e3a01f9d 	mov	r1, #628	; 0x274
 1006808:	e3400105 	movt	r0, #261	; 0x105
 100680c:	eb00095a 	bl	1008d7c <Xil_Assert>
 1006810:	e3a03001 	mov	r3, #1
 1006814:	e1a00004 	mov	r0, r4
 1006818:	e5853000 	str	r3, [r5]
 100681c:	e8bd8070 	pop	{r4, r5, r6, pc}
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1006820:	e3090044 	movw	r0, #36932	; 0x9044
 1006824:	e3001275 	movw	r1, #629	; 0x275
 1006828:	e3400105 	movt	r0, #261	; 0x105
 100682c:	eb000952 	bl	1008d7c <Xil_Assert>
 1006830:	e3a03001 	mov	r3, #1
 1006834:	e1a00004 	mov	r0, r4
 1006838:	e5853000 	str	r3, [r5]
				((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				XGPIOPS_OUTEN_OFFSET);
}
 100683c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006840:	e3090044 	movw	r0, #36932	; 0x9044
 1006844:	e3001273 	movw	r1, #627	; 0x273
 1006848:	e3400105 	movt	r0, #261	; 0x105
 100684c:	eb00094a 	bl	1008d7c <Xil_Assert>
 1006850:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1006854:	e3a02001 	mov	r2, #1
 1006858:	e3403116 	movt	r3, #278	; 0x116
 100685c:	e1a00006 	mov	r0, r6
 1006860:	e5832000 	str	r2, [r3]
 1006864:	e8bd8070 	pop	{r4, r5, r6, pc}

01006868 <XGpioPs_GetBankPin>:
#ifdef versal
void XGpioPs_GetBankPin(const XGpioPs *InstancePtr,u8 PinNumber, u8 *BankNumber, u8 *PinNumberInBank)
#else
void XGpioPs_GetBankPin(u8 PinNumber, u8 *BankNumber, u8 *PinNumberInBank)
#endif
{
 1006868:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	u32 XGpioPsPinTable[6] = {0};
 100686c:	e3a05000 	mov	r5, #0
{
 1006870:	e24dd01c 	sub	sp, sp, #28
 1006874:	e1a04000 	mov	r4, r0
 1006878:	e1a06001 	mov	r6, r1
 100687c:	e1a07002 	mov	r7, r2
	u32 XGpioPsPinTable[6] = {0};
 1006880:	e58d5004 	str	r5, [sp, #4]
 1006884:	e58d5000 	str	r5, [sp]
 1006888:	e58d5008 	str	r5, [sp, #8]
 100688c:	e58d500c 	str	r5, [sp, #12]
 1006890:	e58d5010 	str	r5, [sp, #16]
 1006894:	e58d5014 	str	r5, [sp, #20]
#ifdef versal
        u8 i=(u8)0;
#endif
	u32 Platform = XGetPlatform_Info();
 1006898:	eb000bbc 	bl	1009790 <XGetPlatform_Info>

	if (Platform == (u32)XPLAT_ZYNQ_ULTRA_MP) {
 100689c:	e3500001 	cmp	r0, #1
 10068a0:	0a000022 	beq	1006930 <XGpioPs_GetBankPin+0xc8>
                }

        }
#endif
        else {
		XGpioPsPinTable[0] = (u32)31; /* 0 - 31, Bank 0 */
 10068a4:	e3a0201f 	mov	r2, #31
		XGpioPsPinTable[1] = (u32)53; /* 32 - 53, Bank 1 */
 10068a8:	e3a03035 	mov	r3, #53	; 0x35
		XGpioPsPinTable[2] = (u32)85; /* 54 - 85, Bank 2 */
		XGpioPsPinTable[3] = (u32)117; /* 86 - 117 Bank 3 */

		*BankNumber = 0U;
		while (*BankNumber < XGPIOPS_FOUR) {
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 10068ac:	e354001f 	cmp	r4, #31
		XGpioPsPinTable[0] = (u32)31; /* 0 - 31, Bank 0 */
 10068b0:	e58d2000 	str	r2, [sp]
		XGpioPsPinTable[1] = (u32)53; /* 32 - 53, Bank 1 */
 10068b4:	e58d3004 	str	r3, [sp, #4]
		XGpioPsPinTable[2] = (u32)85; /* 54 - 85, Bank 2 */
 10068b8:	e3a02055 	mov	r2, #85	; 0x55
		XGpioPsPinTable[3] = (u32)117; /* 86 - 117 Bank 3 */
 10068bc:	e3a03075 	mov	r3, #117	; 0x75
 10068c0:	e1cd20f8 	strd	r2, [sp, #8]
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 10068c4:	9a000034 	bls	100699c <XGpioPs_GetBankPin+0x134>
 10068c8:	e3540035 	cmp	r4, #53	; 0x35
				break;
			}
			(*BankNumber)++;
 10068cc:	e3a03001 	mov	r3, #1
 10068d0:	e5c63000 	strb	r3, [r6]
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 10068d4:	9a000013 	bls	1006928 <XGpioPs_GetBankPin+0xc0>
 10068d8:	e3540055 	cmp	r4, #85	; 0x55
			(*BankNumber)++;
 10068dc:	e3a03002 	mov	r3, #2
 10068e0:	e5c63000 	strb	r3, [r6]
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 10068e4:	9a00000f 	bls	1006928 <XGpioPs_GetBankPin+0xc0>
			(*BankNumber)++;
 10068e8:	e3a03003 	mov	r3, #3
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 10068ec:	e3540075 	cmp	r4, #117	; 0x75
			(*BankNumber)++;
 10068f0:	e5c63000 	strb	r3, [r6]
 10068f4:	83a03004 	movhi	r3, #4
 10068f8:	85c63000 	strbhi	r3, [r6]
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 10068fc:	9a000009 	bls	1006928 <XGpioPs_GetBankPin+0xc0>
        }
#endif

        else {
		*PinNumberInBank = (u8)((u32)PinNumber %
					(XGpioPsPinTable[*BankNumber - (u8)1] + (u32)1));
 1006900:	e28d2018 	add	r2, sp, #24
		*PinNumberInBank = (u8)((u32)PinNumber %
 1006904:	e1a00004 	mov	r0, r4
					(XGpioPsPinTable[*BankNumber - (u8)1] + (u32)1));
 1006908:	e0823103 	add	r3, r2, r3, lsl #2
 100690c:	e513101c 	ldr	r1, [r3, #-28]	; 0xffffffe4
		*PinNumberInBank = (u8)((u32)PinNumber %
 1006910:	e2811001 	add	r1, r1, #1
 1006914:	fa000ea0 	blx	100a39c <__aeabi_uidivmod>
 1006918:	e6ef4071 	uxtb	r4, r1
 100691c:	e5c74000 	strb	r4, [r7]
        }
}
 1006920:	e28dd01c 	add	sp, sp, #28
 1006924:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
 1006928:	e5d63000 	ldrb	r3, [r6]
 100692c:	eafffff3 	b	1006900 <XGpioPs_GetBankPin+0x98>
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 1006930:	e3540019 	cmp	r4, #25
		XGpioPsPinTable[0] = (u32)25; /* 0 - 25, Bank 0 */
 1006934:	e3a01019 	mov	r1, #25
		XGpioPsPinTable[2] = (u32)77; /* 52 - 77, Bank 2 */
 1006938:	e3a0304d 	mov	r3, #77	; 0x4d
		XGpioPsPinTable[1] = (u32)51; /* 26 - 51, Bank 1 */
 100693c:	e3a02033 	mov	r2, #51	; 0x33
		XGpioPsPinTable[0] = (u32)25; /* 0 - 25, Bank 0 */
 1006940:	e58d1000 	str	r1, [sp]
		XGpioPsPinTable[3] = (u32)109; /* 78 - 109, Bank 3 */
 1006944:	e3a0c06d 	mov	ip, #109	; 0x6d
		XGpioPsPinTable[4] = (u32)141; /* 110 - 141, Bank 4 */
 1006948:	e3a0108d 	mov	r1, #141	; 0x8d
		XGpioPsPinTable[2] = (u32)77; /* 52 - 77, Bank 2 */
 100694c:	e58d3008 	str	r3, [sp, #8]
		XGpioPsPinTable[5] = (u32)173; /* 142 - 173 Bank 5 */
 1006950:	e3a030ad 	mov	r3, #173	; 0xad
		XGpioPsPinTable[4] = (u32)141; /* 110 - 141, Bank 4 */
 1006954:	e58d1010 	str	r1, [sp, #16]
		XGpioPsPinTable[5] = (u32)173; /* 142 - 173 Bank 5 */
 1006958:	e58d3014 	str	r3, [sp, #20]
 100695c:	828d1008 	addhi	r1, sp, #8
		XGpioPsPinTable[1] = (u32)51; /* 26 - 51, Bank 1 */
 1006960:	e58d2004 	str	r2, [sp, #4]
			(*BankNumber)++;
 1006964:	83a03002 	movhi	r3, #2
		XGpioPsPinTable[3] = (u32)109; /* 78 - 109, Bank 3 */
 1006968:	e58dc00c 	str	ip, [sp, #12]
			(*BankNumber)++;
 100696c:	85c60000 	strbhi	r0, [r6]
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 1006970:	8a000001 	bhi	100697c <XGpioPs_GetBankPin+0x114>
 1006974:	ea000008 	b	100699c <XGpioPs_GetBankPin+0x134>
 1006978:	e4912004 	ldr	r2, [r1], #4
 100697c:	e1540002 	cmp	r4, r2
 1006980:	9affffe8 	bls	1006928 <XGpioPs_GetBankPin+0xc0>
			(*BankNumber)++;
 1006984:	e5c63000 	strb	r3, [r6]
 1006988:	e2833001 	add	r3, r3, #1
		while (*BankNumber < XGPIOPS_SIX) {
 100698c:	e3530007 	cmp	r3, #7
 1006990:	1afffff8 	bne	1006978 <XGpioPs_GetBankPin+0x110>
 1006994:	e3a03006 	mov	r3, #6
 1006998:	eaffffd8 	b	1006900 <XGpioPs_GetBankPin+0x98>
		*BankNumber = 0U;
 100699c:	e5c65000 	strb	r5, [r6]
	if (*BankNumber == (u8)0) {
 10069a0:	eaffffdd 	b	100691c <XGpioPs_GetBankPin+0xb4>

010069a4 <XGpioPs_ReadPin>:
{
 10069a4:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10069a8:	e2506000 	subs	r6, r0, #0
{
 10069ac:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 10069b0:	0a00002a 	beq	1006a60 <XGpioPs_ReadPin+0xbc>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10069b4:	e5962008 	ldr	r2, [r6, #8]
 10069b8:	e3013111 	movw	r3, #4369	; 0x1111
 10069bc:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 10069c0:	e30a54c0 	movw	r5, #42176	; 0xa4c0
 10069c4:	e3405116 	movt	r5, #278	; 0x116
 10069c8:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10069cc:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 10069d0:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10069d4:	1a000018 	bne	1006a3c <XGpioPs_ReadPin+0x98>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 10069d8:	e5963018 	ldr	r3, [r6, #24]
 10069dc:	e1530001 	cmp	r3, r1
 10069e0:	9a00000c 	bls	1006a18 <XGpioPs_ReadPin+0x74>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 10069e4:	e6ef0071 	uxtb	r0, r1
 10069e8:	e28d2007 	add	r2, sp, #7
 10069ec:	e28d1006 	add	r1, sp, #6
 10069f0:	ebffff9c 	bl	1006868 <XGpioPs_GetBankPin>
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10069f4:	e5dd3006 	ldrb	r3, [sp, #6]
 10069f8:	e5962004 	ldr	r2, [r6, #4]
				 XGPIOPS_DATA_RO_OFFSET) >> (u32)PinNumber) & (u32)1;
 10069fc:	e5dd4007 	ldrb	r4, [sp, #7]
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1006a00:	e2833018 	add	r3, r3, #24
 1006a04:	e7920103 	ldr	r0, [r2, r3, lsl #2]
				 XGPIOPS_DATA_RO_OFFSET) >> (u32)PinNumber) & (u32)1;
 1006a08:	e1a04430 	lsr	r4, r0, r4
 1006a0c:	e2040001 	and	r0, r4, #1
}
 1006a10:	e28dd008 	add	sp, sp, #8
 1006a14:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1006a18:	e3090044 	movw	r0, #36932	; 0x9044
 1006a1c:	e3001106 	movw	r1, #262	; 0x106
 1006a20:	e3400105 	movt	r0, #261	; 0x105
 1006a24:	eb0008d4 	bl	1008d7c <Xil_Assert>
 1006a28:	e3a03001 	mov	r3, #1
 1006a2c:	e1a00004 	mov	r0, r4
 1006a30:	e5853000 	str	r3, [r5]
}
 1006a34:	e28dd008 	add	sp, sp, #8
 1006a38:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006a3c:	e3090044 	movw	r0, #36932	; 0x9044
 1006a40:	e3001105 	movw	r1, #261	; 0x105
 1006a44:	e3400105 	movt	r0, #261	; 0x105
 1006a48:	eb0008cb 	bl	1008d7c <Xil_Assert>
 1006a4c:	e3a03001 	mov	r3, #1
 1006a50:	e1a00004 	mov	r0, r4
 1006a54:	e5853000 	str	r3, [r5]
}
 1006a58:	e28dd008 	add	sp, sp, #8
 1006a5c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006a60:	e3090044 	movw	r0, #36932	; 0x9044
 1006a64:	e3a01f41 	mov	r1, #260	; 0x104
 1006a68:	e3400105 	movt	r0, #261	; 0x105
 1006a6c:	eb0008c2 	bl	1008d7c <Xil_Assert>
 1006a70:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1006a74:	e3a02001 	mov	r2, #1
 1006a78:	e3403116 	movt	r3, #278	; 0x116
 1006a7c:	e1a00006 	mov	r0, r6
 1006a80:	e5832000 	str	r2, [r3]
 1006a84:	eaffffe1 	b	1006a10 <XGpioPs_ReadPin+0x6c>

01006a88 <XGpioPs_WritePin>:
{
 1006a88:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1006a8c:	e2505000 	subs	r5, r0, #0
{
 1006a90:	e24dd00c 	sub	sp, sp, #12
	Xil_AssertVoid(InstancePtr != NULL);
 1006a94:	0a000032 	beq	1006b64 <XGpioPs_WritePin+0xdc>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006a98:	e5953008 	ldr	r3, [r5, #8]
 1006a9c:	e1a07002 	mov	r7, r2
 1006aa0:	e3012111 	movw	r2, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1006aa4:	e30a44c0 	movw	r4, #42176	; 0xa4c0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006aa8:	e3412111 	movt	r2, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1006aac:	e3404116 	movt	r4, #278	; 0x116
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006ab0:	e1530002 	cmp	r3, r2
	Xil_AssertVoid(InstancePtr != NULL);
 1006ab4:	e3a06000 	mov	r6, #0
 1006ab8:	e5846000 	str	r6, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006abc:	1a000020 	bne	1006b44 <XGpioPs_WritePin+0xbc>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1006ac0:	e5953018 	ldr	r3, [r5, #24]
 1006ac4:	e1530001 	cmp	r3, r1
 1006ac8:	9a000015 	bls	1006b24 <XGpioPs_WritePin+0x9c>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1006acc:	e6ef0071 	uxtb	r0, r1
 1006ad0:	e28d2007 	add	r2, sp, #7
 1006ad4:	e28d1006 	add	r1, sp, #6
 1006ad8:	ebffff62 	bl	1006868 <XGpioPs_GetBankPin>
	if (PinNumber > 15U) {
 1006adc:	e5dd3007 	ldrb	r3, [sp, #7]
 1006ae0:	e353000f 	cmp	r3, #15
		PinNumber -= (u8)16;
 1006ae4:	82433010 	subhi	r3, r3, #16
		RegOffset = XGPIOPS_DATA_MSW_OFFSET;
 1006ae8:	83a06004 	movhi	r6, #4
		PinNumber -= (u8)16;
 1006aec:	86ef3073 	uxtbhi	r3, r3
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1006af0:	e5952004 	ldr	r2, [r5, #4]
	Value = ~((u32)1 << (PinNumber + 16U)) & ((DataVar << PinNumber) | 0xFFFF0000U);
 1006af4:	e3a01000 	mov	r1, #0
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1006af8:	e5dd0006 	ldrb	r0, [sp, #6]
	DataVar &= (u32)0x01;
 1006afc:	e2077001 	and	r7, r7, #1
	Value = ~((u32)1 << (PinNumber + 16U)) & ((DataVar << PinNumber) | 0xFFFF0000U);
 1006b00:	e34f1fff 	movt	r1, #65535	; 0xffff
 1006b04:	e3a0c001 	mov	ip, #1
 1006b08:	e1811317 	orr	r1, r1, r7, lsl r3
 1006b0c:	e2833010 	add	r3, r3, #16
 1006b10:	e1c1331c 	bic	r3, r1, ip, lsl r3
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1006b14:	e0822180 	add	r2, r2, r0, lsl #3
	*LocalAddr = Value;
 1006b18:	e7823006 	str	r3, [r2, r6]
}
 1006b1c:	e28dd00c 	add	sp, sp, #12
 1006b20:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1006b24:	e3090044 	movw	r0, #36932	; 0x9044
 1006b28:	e3001151 	movw	r1, #337	; 0x151
 1006b2c:	e3400105 	movt	r0, #261	; 0x105
 1006b30:	eb000891 	bl	1008d7c <Xil_Assert>
 1006b34:	e3a03001 	mov	r3, #1
 1006b38:	e5843000 	str	r3, [r4]
}
 1006b3c:	e28dd00c 	add	sp, sp, #12
 1006b40:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006b44:	e3090044 	movw	r0, #36932	; 0x9044
 1006b48:	e3a01e15 	mov	r1, #336	; 0x150
 1006b4c:	e3400105 	movt	r0, #261	; 0x105
 1006b50:	eb000889 	bl	1008d7c <Xil_Assert>
 1006b54:	e3a03001 	mov	r3, #1
 1006b58:	e5843000 	str	r3, [r4]
}
 1006b5c:	e28dd00c 	add	sp, sp, #12
 1006b60:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1006b64:	e3090044 	movw	r0, #36932	; 0x9044
 1006b68:	e300114f 	movw	r1, #335	; 0x14f
 1006b6c:	e3400105 	movt	r0, #261	; 0x105
 1006b70:	eb000881 	bl	1008d7c <Xil_Assert>
 1006b74:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1006b78:	e3a02001 	mov	r2, #1
 1006b7c:	e3403116 	movt	r3, #278	; 0x116
 1006b80:	e5832000 	str	r2, [r3]
 1006b84:	eaffffec 	b	1006b3c <XGpioPs_WritePin+0xb4>

01006b88 <XGpioPs_SetDirectionPin>:
{
 1006b88:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1006b8c:	e2505000 	subs	r5, r0, #0
{
 1006b90:	e24dd008 	sub	sp, sp, #8
	Xil_AssertVoid(InstancePtr != NULL);
 1006b94:	0a00003b 	beq	1006c88 <XGpioPs_SetDirectionPin+0x100>
 1006b98:	e1a06002 	mov	r6, r2
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006b9c:	e5952008 	ldr	r2, [r5, #8]
 1006ba0:	e3013111 	movw	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1006ba4:	e30a44c0 	movw	r4, #42176	; 0xa4c0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006ba8:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1006bac:	e3404116 	movt	r4, #278	; 0x116
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006bb0:	e1520003 	cmp	r2, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1006bb4:	e3a03000 	mov	r3, #0
 1006bb8:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006bbc:	1a000015 	bne	1006c18 <XGpioPs_SetDirectionPin+0x90>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1006bc0:	e5953018 	ldr	r3, [r5, #24]
 1006bc4:	e1530001 	cmp	r3, r1
 1006bc8:	9a000026 	bls	1006c68 <XGpioPs_SetDirectionPin+0xe0>
	Xil_AssertVoid(Direction <= (u32)1);
 1006bcc:	e3560001 	cmp	r6, #1
 1006bd0:	8a000018 	bhi	1006c38 <XGpioPs_SetDirectionPin+0xb0>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1006bd4:	e6ef0071 	uxtb	r0, r1
 1006bd8:	e28d2007 	add	r2, sp, #7
 1006bdc:	e28d1006 	add	r1, sp, #6
 1006be0:	ebffff20 	bl	1006868 <XGpioPs_GetBankPin>
	DirModeReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1006be4:	e5dd2006 	ldrb	r2, [sp, #6]
 1006be8:	e3a03f81 	mov	r3, #516	; 0x204
 1006bec:	e5951004 	ldr	r1, [r5, #4]
	if (Direction!=(u32)0) { /*  Output Direction */
 1006bf0:	e3560000 	cmp	r6, #0
	DirModeReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1006bf4:	e0833302 	add	r3, r3, r2, lsl #6
	return *(volatile u32 *) Addr;
 1006bf8:	e7932001 	ldr	r2, [r3, r1]
	if (Direction!=(u32)0) { /*  Output Direction */
 1006bfc:	1a000015 	bne	1006c58 <XGpioPs_SetDirectionPin+0xd0>
		DirModeReg &= ~ ((u32)1 << (u32)PinNumber);
 1006c00:	e5dd0007 	ldrb	r0, [sp, #7]
 1006c04:	e3a0c001 	mov	ip, #1
 1006c08:	e1c2201c 	bic	r2, r2, ip, lsl r0
	*LocalAddr = Value;
 1006c0c:	e7832001 	str	r2, [r3, r1]
}
 1006c10:	e28dd008 	add	sp, sp, #8
 1006c14:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006c18:	e3090044 	movw	r0, #36932	; 0x9044
 1006c1c:	e30011aa 	movw	r1, #426	; 0x1aa
 1006c20:	e3400105 	movt	r0, #261	; 0x105
 1006c24:	eb000854 	bl	1008d7c <Xil_Assert>
 1006c28:	e3a03001 	mov	r3, #1
 1006c2c:	e5843000 	str	r3, [r4]
}
 1006c30:	e28dd008 	add	sp, sp, #8
 1006c34:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Direction <= (u32)1);
 1006c38:	e3090044 	movw	r0, #36932	; 0x9044
 1006c3c:	e3a01f6b 	mov	r1, #428	; 0x1ac
 1006c40:	e3400105 	movt	r0, #261	; 0x105
 1006c44:	eb00084c 	bl	1008d7c <Xil_Assert>
 1006c48:	e3a03001 	mov	r3, #1
 1006c4c:	e5843000 	str	r3, [r4]
}
 1006c50:	e28dd008 	add	sp, sp, #8
 1006c54:	e8bd8070 	pop	{r4, r5, r6, pc}
		DirModeReg |= ((u32)1 << (u32)PinNumber);
 1006c58:	e5dd0007 	ldrb	r0, [sp, #7]
 1006c5c:	e3a0c001 	mov	ip, #1
 1006c60:	e182201c 	orr	r2, r2, ip, lsl r0
 1006c64:	eaffffe8 	b	1006c0c <XGpioPs_SetDirectionPin+0x84>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1006c68:	e3090044 	movw	r0, #36932	; 0x9044
 1006c6c:	e30011ab 	movw	r1, #427	; 0x1ab
 1006c70:	e3400105 	movt	r0, #261	; 0x105
 1006c74:	eb000840 	bl	1008d7c <Xil_Assert>
 1006c78:	e3a03001 	mov	r3, #1
 1006c7c:	e5843000 	str	r3, [r4]
}
 1006c80:	e28dd008 	add	sp, sp, #8
 1006c84:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1006c88:	e3090044 	movw	r0, #36932	; 0x9044
 1006c8c:	e30011a9 	movw	r1, #425	; 0x1a9
 1006c90:	e3400105 	movt	r0, #261	; 0x105
 1006c94:	eb000838 	bl	1008d7c <Xil_Assert>
 1006c98:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1006c9c:	e3a02001 	mov	r2, #1
 1006ca0:	e3403116 	movt	r3, #278	; 0x116
 1006ca4:	e5832000 	str	r2, [r3]
 1006ca8:	eaffffe0 	b	1006c30 <XGpioPs_SetDirectionPin+0xa8>

01006cac <XGpioPs_GetDirectionPin>:
{
 1006cac:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006cb0:	e2506000 	subs	r6, r0, #0
{
 1006cb4:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006cb8:	0a00002b 	beq	1006d6c <XGpioPs_GetDirectionPin+0xc0>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006cbc:	e5962008 	ldr	r2, [r6, #8]
 1006cc0:	e3013111 	movw	r3, #4369	; 0x1111
 1006cc4:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006cc8:	e30a54c0 	movw	r5, #42176	; 0xa4c0
 1006ccc:	e3405116 	movt	r5, #278	; 0x116
 1006cd0:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006cd4:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006cd8:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006cdc:	1a000019 	bne	1006d48 <XGpioPs_GetDirectionPin+0x9c>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1006ce0:	e5963018 	ldr	r3, [r6, #24]
 1006ce4:	e1530001 	cmp	r3, r1
 1006ce8:	9a00000d 	bls	1006d24 <XGpioPs_GetDirectionPin+0x78>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1006cec:	e6ef0071 	uxtb	r0, r1
 1006cf0:	e28d2007 	add	r2, sp, #7
 1006cf4:	e28d1006 	add	r1, sp, #6
 1006cf8:	ebfffeda 	bl	1006868 <XGpioPs_GetBankPin>
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1006cfc:	e5dd1006 	ldrb	r1, [sp, #6]
 1006d00:	e3a03f81 	mov	r3, #516	; 0x204
 1006d04:	e5962004 	ldr	r2, [r6, #4]
				 XGPIOPS_DIRM_OFFSET) >> (u32)PinNumber) & (u32)1;
 1006d08:	e5dd4007 	ldrb	r4, [sp, #7]
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1006d0c:	e0833301 	add	r3, r3, r1, lsl #6
	return *(volatile u32 *) Addr;
 1006d10:	e7930002 	ldr	r0, [r3, r2]
				 XGPIOPS_DIRM_OFFSET) >> (u32)PinNumber) & (u32)1;
 1006d14:	e1a04430 	lsr	r4, r0, r4
 1006d18:	e2040001 	and	r0, r4, #1
}
 1006d1c:	e28dd008 	add	sp, sp, #8
 1006d20:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1006d24:	e3090044 	movw	r0, #36932	; 0x9044
 1006d28:	e3a01f7f 	mov	r1, #508	; 0x1fc
 1006d2c:	e3400105 	movt	r0, #261	; 0x105
 1006d30:	eb000811 	bl	1008d7c <Xil_Assert>
 1006d34:	e3a03001 	mov	r3, #1
 1006d38:	e1a00004 	mov	r0, r4
 1006d3c:	e5853000 	str	r3, [r5]
}
 1006d40:	e28dd008 	add	sp, sp, #8
 1006d44:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006d48:	e3090044 	movw	r0, #36932	; 0x9044
 1006d4c:	e30011fb 	movw	r1, #507	; 0x1fb
 1006d50:	e3400105 	movt	r0, #261	; 0x105
 1006d54:	eb000808 	bl	1008d7c <Xil_Assert>
 1006d58:	e3a03001 	mov	r3, #1
 1006d5c:	e1a00004 	mov	r0, r4
 1006d60:	e5853000 	str	r3, [r5]
}
 1006d64:	e28dd008 	add	sp, sp, #8
 1006d68:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006d6c:	e3090044 	movw	r0, #36932	; 0x9044
 1006d70:	e30011fa 	movw	r1, #506	; 0x1fa
 1006d74:	e3400105 	movt	r0, #261	; 0x105
 1006d78:	eb0007ff 	bl	1008d7c <Xil_Assert>
 1006d7c:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1006d80:	e3a02001 	mov	r2, #1
 1006d84:	e3403116 	movt	r3, #278	; 0x116
 1006d88:	e1a00006 	mov	r0, r6
 1006d8c:	e5832000 	str	r2, [r3]
 1006d90:	eaffffe1 	b	1006d1c <XGpioPs_GetDirectionPin+0x70>

01006d94 <XGpioPs_SetOutputEnablePin>:
{
 1006d94:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1006d98:	e2505000 	subs	r5, r0, #0
{
 1006d9c:	e24dd008 	sub	sp, sp, #8
	Xil_AssertVoid(InstancePtr != NULL);
 1006da0:	0a00003b 	beq	1006e94 <XGpioPs_SetOutputEnablePin+0x100>
 1006da4:	e1a06002 	mov	r6, r2
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006da8:	e5952008 	ldr	r2, [r5, #8]
 1006dac:	e3013111 	movw	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1006db0:	e30a44c0 	movw	r4, #42176	; 0xa4c0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006db4:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1006db8:	e3404116 	movt	r4, #278	; 0x116
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006dbc:	e1520003 	cmp	r2, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1006dc0:	e3a03000 	mov	r3, #0
 1006dc4:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006dc8:	1a000015 	bne	1006e24 <XGpioPs_SetOutputEnablePin+0x90>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1006dcc:	e5953018 	ldr	r3, [r5, #24]
 1006dd0:	e1530001 	cmp	r3, r1
 1006dd4:	9a000026 	bls	1006e74 <XGpioPs_SetOutputEnablePin+0xe0>
	Xil_AssertVoid(OpEnable <= (u32)1);
 1006dd8:	e3560001 	cmp	r6, #1
 1006ddc:	8a000018 	bhi	1006e44 <XGpioPs_SetOutputEnablePin+0xb0>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1006de0:	e6ef0071 	uxtb	r0, r1
 1006de4:	e28d2007 	add	r2, sp, #7
 1006de8:	e28d1006 	add	r1, sp, #6
 1006dec:	ebfffe9d 	bl	1006868 <XGpioPs_GetBankPin>
	OpEnableReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1006df0:	e5dd2006 	ldrb	r2, [sp, #6]
 1006df4:	e3a03f82 	mov	r3, #520	; 0x208
 1006df8:	e5951004 	ldr	r1, [r5, #4]
	if (OpEnable != (u32)0) { /*  Enable Output Enable */
 1006dfc:	e3560000 	cmp	r6, #0
	OpEnableReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1006e00:	e0833302 	add	r3, r3, r2, lsl #6
 1006e04:	e7932001 	ldr	r2, [r3, r1]
	if (OpEnable != (u32)0) { /*  Enable Output Enable */
 1006e08:	1a000015 	bne	1006e64 <XGpioPs_SetOutputEnablePin+0xd0>
		OpEnableReg &= ~ ((u32)1 << (u32)PinNumber);
 1006e0c:	e5dd0007 	ldrb	r0, [sp, #7]
 1006e10:	e3a0c001 	mov	ip, #1
 1006e14:	e1c2201c 	bic	r2, r2, ip, lsl r0
	*LocalAddr = Value;
 1006e18:	e7832001 	str	r2, [r3, r1]
}
 1006e1c:	e28dd008 	add	sp, sp, #8
 1006e20:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006e24:	e3090044 	movw	r0, #36932	; 0x9044
 1006e28:	e3a01f92 	mov	r1, #584	; 0x248
 1006e2c:	e3400105 	movt	r0, #261	; 0x105
 1006e30:	eb0007d1 	bl	1008d7c <Xil_Assert>
 1006e34:	e3a03001 	mov	r3, #1
 1006e38:	e5843000 	str	r3, [r4]
}
 1006e3c:	e28dd008 	add	sp, sp, #8
 1006e40:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(OpEnable <= (u32)1);
 1006e44:	e3090044 	movw	r0, #36932	; 0x9044
 1006e48:	e300124a 	movw	r1, #586	; 0x24a
 1006e4c:	e3400105 	movt	r0, #261	; 0x105
 1006e50:	eb0007c9 	bl	1008d7c <Xil_Assert>
 1006e54:	e3a03001 	mov	r3, #1
 1006e58:	e5843000 	str	r3, [r4]
}
 1006e5c:	e28dd008 	add	sp, sp, #8
 1006e60:	e8bd8070 	pop	{r4, r5, r6, pc}
		OpEnableReg |= ((u32)1 << (u32)PinNumber);
 1006e64:	e5dd0007 	ldrb	r0, [sp, #7]
 1006e68:	e3a0c001 	mov	ip, #1
 1006e6c:	e182201c 	orr	r2, r2, ip, lsl r0
 1006e70:	eaffffe8 	b	1006e18 <XGpioPs_SetOutputEnablePin+0x84>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1006e74:	e3090044 	movw	r0, #36932	; 0x9044
 1006e78:	e3001249 	movw	r1, #585	; 0x249
 1006e7c:	e3400105 	movt	r0, #261	; 0x105
 1006e80:	eb0007bd 	bl	1008d7c <Xil_Assert>
 1006e84:	e3a03001 	mov	r3, #1
 1006e88:	e5843000 	str	r3, [r4]
}
 1006e8c:	e28dd008 	add	sp, sp, #8
 1006e90:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1006e94:	e3090044 	movw	r0, #36932	; 0x9044
 1006e98:	e3001247 	movw	r1, #583	; 0x247
 1006e9c:	e3400105 	movt	r0, #261	; 0x105
 1006ea0:	eb0007b5 	bl	1008d7c <Xil_Assert>
 1006ea4:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1006ea8:	e3a02001 	mov	r2, #1
 1006eac:	e3403116 	movt	r3, #278	; 0x116
 1006eb0:	e5832000 	str	r2, [r3]
 1006eb4:	eaffffe0 	b	1006e3c <XGpioPs_SetOutputEnablePin+0xa8>

01006eb8 <XGpioPs_GetOutputEnablePin>:
{
 1006eb8:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006ebc:	e2506000 	subs	r6, r0, #0
{
 1006ec0:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006ec4:	0a00002b 	beq	1006f78 <XGpioPs_GetOutputEnablePin+0xc0>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006ec8:	e5962008 	ldr	r2, [r6, #8]
 1006ecc:	e3013111 	movw	r3, #4369	; 0x1111
 1006ed0:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006ed4:	e30a54c0 	movw	r5, #42176	; 0xa4c0
 1006ed8:	e3405116 	movt	r5, #278	; 0x116
 1006edc:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006ee0:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006ee4:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006ee8:	1a000019 	bne	1006f54 <XGpioPs_GetOutputEnablePin+0x9c>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1006eec:	e5963018 	ldr	r3, [r6, #24]
 1006ef0:	e1530001 	cmp	r3, r1
 1006ef4:	9a00000d 	bls	1006f30 <XGpioPs_GetOutputEnablePin+0x78>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1006ef8:	e6ef0071 	uxtb	r0, r1
 1006efc:	e28d2007 	add	r2, sp, #7
 1006f00:	e28d1006 	add	r1, sp, #6
 1006f04:	ebfffe57 	bl	1006868 <XGpioPs_GetBankPin>
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1006f08:	e5dd1006 	ldrb	r1, [sp, #6]
 1006f0c:	e3a03f82 	mov	r3, #520	; 0x208
 1006f10:	e5962004 	ldr	r2, [r6, #4]
				 XGPIOPS_OUTEN_OFFSET) >> (u32)PinNumber) & (u32)1;
 1006f14:	e5dd4007 	ldrb	r4, [sp, #7]
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1006f18:	e0833301 	add	r3, r3, r1, lsl #6
	return *(volatile u32 *) Addr;
 1006f1c:	e7930002 	ldr	r0, [r3, r2]
				 XGPIOPS_OUTEN_OFFSET) >> (u32)PinNumber) & (u32)1;
 1006f20:	e1a04430 	lsr	r4, r0, r4
 1006f24:	e2040001 	and	r0, r4, #1
}
 1006f28:	e28dd008 	add	sp, sp, #8
 1006f2c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1006f30:	e3090044 	movw	r0, #36932	; 0x9044
 1006f34:	e300129b 	movw	r1, #667	; 0x29b
 1006f38:	e3400105 	movt	r0, #261	; 0x105
 1006f3c:	eb00078e 	bl	1008d7c <Xil_Assert>
 1006f40:	e3a03001 	mov	r3, #1
 1006f44:	e1a00004 	mov	r0, r4
 1006f48:	e5853000 	str	r3, [r5]
}
 1006f4c:	e28dd008 	add	sp, sp, #8
 1006f50:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006f54:	e3090044 	movw	r0, #36932	; 0x9044
 1006f58:	e300129a 	movw	r1, #666	; 0x29a
 1006f5c:	e3400105 	movt	r0, #261	; 0x105
 1006f60:	eb000785 	bl	1008d7c <Xil_Assert>
 1006f64:	e3a03001 	mov	r3, #1
 1006f68:	e1a00004 	mov	r0, r4
 1006f6c:	e5853000 	str	r3, [r5]
}
 1006f70:	e28dd008 	add	sp, sp, #8
 1006f74:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006f78:	e3090044 	movw	r0, #36932	; 0x9044
 1006f7c:	e3001299 	movw	r1, #665	; 0x299
 1006f80:	e3400105 	movt	r0, #261	; 0x105
 1006f84:	eb00077c 	bl	1008d7c <Xil_Assert>
 1006f88:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1006f8c:	e3a02001 	mov	r2, #1
 1006f90:	e3403116 	movt	r3, #278	; 0x116
 1006f94:	e1a00006 	mov	r0, r6
 1006f98:	e5832000 	str	r2, [r3]
 1006f9c:	eaffffe1 	b	1006f28 <XGpioPs_GetOutputEnablePin+0x70>

01006fa0 <XGpioPs_LookupConfig>:
{
	XGpioPs_Config *CfgPtr = NULL;
	u32 Index;

	for (Index = 0U; Index < (u32)XPAR_XGPIOPS_NUM_INSTANCES; Index++) {
		if (XGpioPs_ConfigTable[Index].DeviceId == DeviceId) {
 1006fa0:	e30933ec 	movw	r3, #37868	; 0x93ec
 1006fa4:	e3403105 	movt	r3, #261	; 0x105
 1006fa8:	e1d320b0 	ldrh	r2, [r3]
			break;
		}
	}

	return (XGpioPs_Config *)CfgPtr;
}
 1006fac:	e1520000 	cmp	r2, r0
 1006fb0:	01a00003 	moveq	r0, r3
 1006fb4:	13a00000 	movne	r0, #0
 1006fb8:	e12fff1e 	bx	lr

01006fbc <XGpioPs_IntrEnable>:
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrEnable(const XGpioPs *InstancePtr, u8 Bank, u32 Mask)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1006fbc:	e3500000 	cmp	r0, #0
{
 1006fc0:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1006fc4:	0a00001e 	beq	1007044 <XGpioPs_IntrEnable+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006fc8:	e590c008 	ldr	ip, [r0, #8]
 1006fcc:	e3013111 	movw	r3, #4369	; 0x1111
 1006fd0:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1006fd4:	e30a44c0 	movw	r4, #42176	; 0xa4c0
 1006fd8:	e3404116 	movt	r4, #278	; 0x116
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006fdc:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1006fe0:	e3a03000 	mov	r3, #0
 1006fe4:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006fe8:	1a000007 	bne	100700c <XGpioPs_IntrEnable+0x50>
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1006fec:	e5d0301c 	ldrb	r3, [r0, #28]
 1006ff0:	e1530001 	cmp	r3, r1
 1006ff4:	9a00000b 	bls	1007028 <XGpioPs_IntrEnable+0x6c>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1006ff8:	e5900004 	ldr	r0, [r0, #4]
 1006ffc:	e3a03e21 	mov	r3, #528	; 0x210
 1007000:	e0831301 	add	r1, r3, r1, lsl #6
	*LocalAddr = Value;
 1007004:	e7812000 	str	r2, [r1, r0]
 1007008:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100700c:	e3090050 	movw	r0, #36944	; 0x9050
 1007010:	e3a01063 	mov	r1, #99	; 0x63
 1007014:	e3400105 	movt	r0, #261	; 0x105
 1007018:	eb000757 	bl	1008d7c <Xil_Assert>
 100701c:	e3a03001 	mov	r3, #1
 1007020:	e5843000 	str	r3, [r4]
 1007024:	e8bd8010 	pop	{r4, pc}
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1007028:	e3090050 	movw	r0, #36944	; 0x9050
 100702c:	e3a01064 	mov	r1, #100	; 0x64
 1007030:	e3400105 	movt	r0, #261	; 0x105
 1007034:	eb000750 	bl	1008d7c <Xil_Assert>
 1007038:	e3a03001 	mov	r3, #1
 100703c:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTEN_OFFSET, Mask);
}
 1007040:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1007044:	e3090050 	movw	r0, #36944	; 0x9050
 1007048:	e3a01062 	mov	r1, #98	; 0x62
 100704c:	e3400105 	movt	r0, #261	; 0x105
 1007050:	eb000749 	bl	1008d7c <Xil_Assert>
 1007054:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1007058:	e3a02001 	mov	r2, #1
 100705c:	e3403116 	movt	r3, #278	; 0x116
 1007060:	e5832000 	str	r2, [r3]
 1007064:	e8bd8010 	pop	{r4, pc}

01007068 <XGpioPs_IntrEnablePin>:
*
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrEnablePin(const XGpioPs *InstancePtr, u32 Pin)
{
 1007068:	e92d4030 	push	{r4, r5, lr}
	u8 Bank;
	u8 PinNumber;
	u32 IntrReg;

	Xil_AssertVoid(InstancePtr != NULL);
 100706c:	e2505000 	subs	r5, r0, #0
{
 1007070:	e24dd00c 	sub	sp, sp, #12
	Xil_AssertVoid(InstancePtr != NULL);
 1007074:	0a000029 	beq	1007120 <XGpioPs_IntrEnablePin+0xb8>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007078:	e5950008 	ldr	r0, [r5, #8]
 100707c:	e3013111 	movw	r3, #4369	; 0x1111
 1007080:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1007084:	e30a44c0 	movw	r4, #42176	; 0xa4c0
 1007088:	e3404116 	movt	r4, #278	; 0x116
 100708c:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007090:	e1500003 	cmp	r0, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1007094:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007098:	1a000018 	bne	1007100 <XGpioPs_IntrEnablePin+0x98>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 100709c:	e5953018 	ldr	r3, [r5, #24]
 10070a0:	e1530001 	cmp	r3, r1
 10070a4:	9a00000d 	bls	10070e0 <XGpioPs_IntrEnablePin+0x78>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 10070a8:	e6ef0071 	uxtb	r0, r1
 10070ac:	e28d2007 	add	r2, sp, #7
 10070b0:	e28d1006 	add	r1, sp, #6
 10070b4:	ebfffdeb 	bl	1006868 <XGpioPs_GetBankPin>
#endif

	IntrReg = ((u32)1 << (u32)PinNumber);
 10070b8:	e5ddc007 	ldrb	ip, [sp, #7]
 10070bc:	e3a02001 	mov	r2, #1
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10070c0:	e5dd0006 	ldrb	r0, [sp, #6]
 10070c4:	e3a03e21 	mov	r3, #528	; 0x210
 10070c8:	e5951004 	ldr	r1, [r5, #4]
	IntrReg = ((u32)1 << (u32)PinNumber);
 10070cc:	e1a02c12 	lsl	r2, r2, ip
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10070d0:	e0833300 	add	r3, r3, r0, lsl #6
 10070d4:	e7832001 	str	r2, [r3, r1]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTEN_OFFSET, IntrReg);
}
 10070d8:	e28dd00c 	add	sp, sp, #12
 10070dc:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 10070e0:	e3090050 	movw	r0, #36944	; 0x9050
 10070e4:	e3a01088 	mov	r1, #136	; 0x88
 10070e8:	e3400105 	movt	r0, #261	; 0x105
 10070ec:	eb000722 	bl	1008d7c <Xil_Assert>
 10070f0:	e3a03001 	mov	r3, #1
 10070f4:	e5843000 	str	r3, [r4]
}
 10070f8:	e28dd00c 	add	sp, sp, #12
 10070fc:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007100:	e3090050 	movw	r0, #36944	; 0x9050
 1007104:	e3a01087 	mov	r1, #135	; 0x87
 1007108:	e3400105 	movt	r0, #261	; 0x105
 100710c:	eb00071a 	bl	1008d7c <Xil_Assert>
 1007110:	e3a03001 	mov	r3, #1
 1007114:	e5843000 	str	r3, [r4]
}
 1007118:	e28dd00c 	add	sp, sp, #12
 100711c:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1007120:	e3090050 	movw	r0, #36944	; 0x9050
 1007124:	e3a01086 	mov	r1, #134	; 0x86
 1007128:	e3400105 	movt	r0, #261	; 0x105
 100712c:	eb000712 	bl	1008d7c <Xil_Assert>
 1007130:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1007134:	e3a02001 	mov	r2, #1
 1007138:	e3403116 	movt	r3, #278	; 0x116
 100713c:	e5832000 	str	r2, [r3]
 1007140:	eaffffe4 	b	10070d8 <XGpioPs_IntrEnablePin+0x70>

01007144 <XGpioPs_IntrDisable>:
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrDisable(const XGpioPs *InstancePtr, u8 Bank, u32 Mask)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1007144:	e3500000 	cmp	r0, #0
{
 1007148:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 100714c:	0a00001e 	beq	10071cc <XGpioPs_IntrDisable+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007150:	e590c008 	ldr	ip, [r0, #8]
 1007154:	e3013111 	movw	r3, #4369	; 0x1111
 1007158:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 100715c:	e30a44c0 	movw	r4, #42176	; 0xa4c0
 1007160:	e3404116 	movt	r4, #278	; 0x116
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007164:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1007168:	e3a03000 	mov	r3, #0
 100716c:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007170:	1a000007 	bne	1007194 <XGpioPs_IntrDisable+0x50>
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1007174:	e5d0301c 	ldrb	r3, [r0, #28]
 1007178:	e1530001 	cmp	r3, r1
 100717c:	9a00000b 	bls	10071b0 <XGpioPs_IntrDisable+0x6c>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1007180:	e5900004 	ldr	r0, [r0, #4]
 1007184:	e3a03f85 	mov	r3, #532	; 0x214
 1007188:	e0831301 	add	r1, r3, r1, lsl #6
 100718c:	e7812000 	str	r2, [r1, r0]
 1007190:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007194:	e3090050 	movw	r0, #36944	; 0x9050
 1007198:	e3a010ac 	mov	r1, #172	; 0xac
 100719c:	e3400105 	movt	r0, #261	; 0x105
 10071a0:	eb0006f5 	bl	1008d7c <Xil_Assert>
 10071a4:	e3a03001 	mov	r3, #1
 10071a8:	e5843000 	str	r3, [r4]
 10071ac:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 10071b0:	e3090050 	movw	r0, #36944	; 0x9050
 10071b4:	e3a010ad 	mov	r1, #173	; 0xad
 10071b8:	e3400105 	movt	r0, #261	; 0x105
 10071bc:	eb0006ee 	bl	1008d7c <Xil_Assert>
 10071c0:	e3a03001 	mov	r3, #1
 10071c4:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTDIS_OFFSET, Mask);
}
 10071c8:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10071cc:	e3090050 	movw	r0, #36944	; 0x9050
 10071d0:	e3a010ab 	mov	r1, #171	; 0xab
 10071d4:	e3400105 	movt	r0, #261	; 0x105
 10071d8:	eb0006e7 	bl	1008d7c <Xil_Assert>
 10071dc:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 10071e0:	e3a02001 	mov	r2, #1
 10071e4:	e3403116 	movt	r3, #278	; 0x116
 10071e8:	e5832000 	str	r2, [r3]
 10071ec:	e8bd8010 	pop	{r4, pc}

010071f0 <XGpioPs_IntrDisablePin>:
*
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrDisablePin(const XGpioPs *InstancePtr, u32 Pin)
{
 10071f0:	e92d4030 	push	{r4, r5, lr}
	u8 Bank;
	u8 PinNumber;
	u32 IntrReg;

	Xil_AssertVoid(InstancePtr != NULL);
 10071f4:	e2505000 	subs	r5, r0, #0
{
 10071f8:	e24dd00c 	sub	sp, sp, #12
	Xil_AssertVoid(InstancePtr != NULL);
 10071fc:	0a000029 	beq	10072a8 <XGpioPs_IntrDisablePin+0xb8>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007200:	e5950008 	ldr	r0, [r5, #8]
 1007204:	e3013111 	movw	r3, #4369	; 0x1111
 1007208:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 100720c:	e30a44c0 	movw	r4, #42176	; 0xa4c0
 1007210:	e3404116 	movt	r4, #278	; 0x116
 1007214:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007218:	e1500003 	cmp	r0, r3
	Xil_AssertVoid(InstancePtr != NULL);
 100721c:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007220:	1a000018 	bne	1007288 <XGpioPs_IntrDisablePin+0x98>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1007224:	e5953018 	ldr	r3, [r5, #24]
 1007228:	e1530001 	cmp	r3, r1
 100722c:	9a00000d 	bls	1007268 <XGpioPs_IntrDisablePin+0x78>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1007230:	e6ef0071 	uxtb	r0, r1
 1007234:	e28d2007 	add	r2, sp, #7
 1007238:	e28d1006 	add	r1, sp, #6
 100723c:	ebfffd89 	bl	1006868 <XGpioPs_GetBankPin>
#endif

	IntrReg = ((u32)1 << (u32)PinNumber);
 1007240:	e5ddc007 	ldrb	ip, [sp, #7]
 1007244:	e3a02001 	mov	r2, #1
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1007248:	e5dd0006 	ldrb	r0, [sp, #6]
 100724c:	e3a03f85 	mov	r3, #532	; 0x214
 1007250:	e5951004 	ldr	r1, [r5, #4]
	IntrReg = ((u32)1 << (u32)PinNumber);
 1007254:	e1a02c12 	lsl	r2, r2, ip
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1007258:	e0833300 	add	r3, r3, r0, lsl #6
 100725c:	e7832001 	str	r2, [r3, r1]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTDIS_OFFSET, IntrReg);
}
 1007260:	e28dd00c 	add	sp, sp, #12
 1007264:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1007268:	e3090050 	movw	r0, #36944	; 0x9050
 100726c:	e3a010d1 	mov	r1, #209	; 0xd1
 1007270:	e3400105 	movt	r0, #261	; 0x105
 1007274:	eb0006c0 	bl	1008d7c <Xil_Assert>
 1007278:	e3a03001 	mov	r3, #1
 100727c:	e5843000 	str	r3, [r4]
}
 1007280:	e28dd00c 	add	sp, sp, #12
 1007284:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007288:	e3090050 	movw	r0, #36944	; 0x9050
 100728c:	e3a010d0 	mov	r1, #208	; 0xd0
 1007290:	e3400105 	movt	r0, #261	; 0x105
 1007294:	eb0006b8 	bl	1008d7c <Xil_Assert>
 1007298:	e3a03001 	mov	r3, #1
 100729c:	e5843000 	str	r3, [r4]
}
 10072a0:	e28dd00c 	add	sp, sp, #12
 10072a4:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10072a8:	e3090050 	movw	r0, #36944	; 0x9050
 10072ac:	e3a010cf 	mov	r1, #207	; 0xcf
 10072b0:	e3400105 	movt	r0, #261	; 0x105
 10072b4:	eb0006b0 	bl	1008d7c <Xil_Assert>
 10072b8:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 10072bc:	e3a02001 	mov	r2, #1
 10072c0:	e3403116 	movt	r3, #278	; 0x116
 10072c4:	e5832000 	str	r2, [r3]
 10072c8:	eaffffe4 	b	1007260 <XGpioPs_IntrDisablePin+0x70>

010072cc <XGpioPs_IntrGetEnabled>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_IntrGetEnabled(const XGpioPs *InstancePtr, u8 Bank)
{
 10072cc:	e92d4070 	push	{r4, r5, r6, lr}
	u32 IntrMask;

	Xil_AssertNonvoid(InstancePtr != NULL);
 10072d0:	e2506000 	subs	r6, r0, #0
 10072d4:	0a000021 	beq	1007360 <XGpioPs_IntrGetEnabled+0x94>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10072d8:	e5962008 	ldr	r2, [r6, #8]
 10072dc:	e3013111 	movw	r3, #4369	; 0x1111
 10072e0:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 10072e4:	e30a54c0 	movw	r5, #42176	; 0xa4c0
 10072e8:	e3405116 	movt	r5, #278	; 0x116
 10072ec:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10072f0:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 10072f4:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10072f8:	1a000008 	bne	1007320 <XGpioPs_IntrGetEnabled+0x54>
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 10072fc:	e5d6301c 	ldrb	r3, [r6, #28]
 1007300:	e1530001 	cmp	r3, r1
 1007304:	9a00000d 	bls	1007340 <XGpioPs_IntrGetEnabled+0x74>
        } else {
                Xil_AssertNonvoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	IntrMask = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1007308:	e5962004 	ldr	r2, [r6, #4]
 100730c:	e3a03f83 	mov	r3, #524	; 0x20c
 1007310:	e0831301 	add	r1, r3, r1, lsl #6
	return *(volatile u32 *) Addr;
 1007314:	e7914002 	ldr	r4, [r1, r2]
				    ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				    XGPIOPS_INTMASK_OFFSET);
	return (~IntrMask);
 1007318:	e1e00004 	mvn	r0, r4
 100731c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007320:	e3090050 	movw	r0, #36944	; 0x9050
 1007324:	e3a010f6 	mov	r1, #246	; 0xf6
 1007328:	e3400105 	movt	r0, #261	; 0x105
 100732c:	eb000692 	bl	1008d7c <Xil_Assert>
 1007330:	e3a03001 	mov	r3, #1
 1007334:	e1a00004 	mov	r0, r4
 1007338:	e5853000 	str	r3, [r5]
 100733c:	e8bd8070 	pop	{r4, r5, r6, pc}
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1007340:	e3090050 	movw	r0, #36944	; 0x9050
 1007344:	e3a010f7 	mov	r1, #247	; 0xf7
 1007348:	e3400105 	movt	r0, #261	; 0x105
 100734c:	eb00068a 	bl	1008d7c <Xil_Assert>
 1007350:	e3a03001 	mov	r3, #1
 1007354:	e1a00004 	mov	r0, r4
 1007358:	e5853000 	str	r3, [r5]
}
 100735c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007360:	e3090050 	movw	r0, #36944	; 0x9050
 1007364:	e3a010f5 	mov	r1, #245	; 0xf5
 1007368:	e3400105 	movt	r0, #261	; 0x105
 100736c:	eb000682 	bl	1008d7c <Xil_Assert>
 1007370:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1007374:	e3a02001 	mov	r2, #1
 1007378:	e3403116 	movt	r3, #278	; 0x116
 100737c:	e1a00006 	mov	r0, r6
 1007380:	e5832000 	str	r2, [r3]
 1007384:	e8bd8070 	pop	{r4, r5, r6, pc}

01007388 <XGpioPs_IntrGetEnabledPin>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_IntrGetEnabledPin(const XGpioPs *InstancePtr, u32 Pin)
{
 1007388:	e92d4070 	push	{r4, r5, r6, lr}
	u8 Bank;
	u8 PinNumber;
	u32 IntrReg;

	Xil_AssertNonvoid(InstancePtr != NULL);
 100738c:	e2506000 	subs	r6, r0, #0
{
 1007390:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007394:	0a00002b 	beq	1007448 <XGpioPs_IntrGetEnabledPin+0xc0>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007398:	e5962008 	ldr	r2, [r6, #8]
 100739c:	e3013111 	movw	r3, #4369	; 0x1111
 10073a0:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 10073a4:	e30a54c0 	movw	r5, #42176	; 0xa4c0
 10073a8:	e3405116 	movt	r5, #278	; 0x116
 10073ac:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10073b0:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 10073b4:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10073b8:	1a000019 	bne	1007424 <XGpioPs_IntrGetEnabledPin+0x9c>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 10073bc:	e5963018 	ldr	r3, [r6, #24]
 10073c0:	e1530001 	cmp	r3, r1
 10073c4:	9a00000d 	bls	1007400 <XGpioPs_IntrGetEnabledPin+0x78>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 10073c8:	e6ef0071 	uxtb	r0, r1
 10073cc:	e28d2007 	add	r2, sp, #7
 10073d0:	e28d1006 	add	r1, sp, #6
 10073d4:	ebfffd23 	bl	1006868 <XGpioPs_GetBankPin>
#endif

	IntrReg  = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10073d8:	e5dd1006 	ldrb	r1, [sp, #6]
 10073dc:	e3a03f83 	mov	r3, #524	; 0x20c
 10073e0:	e5962004 	ldr	r2, [r6, #4]
				    ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				    XGPIOPS_INTMASK_OFFSET);

	return (((IntrReg & ((u32)1 << PinNumber)) != (u32)0)? FALSE : TRUE);
 10073e4:	e5dd4007 	ldrb	r4, [sp, #7]
	IntrReg  = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10073e8:	e0833301 	add	r3, r3, r1, lsl #6
 10073ec:	e7930002 	ldr	r0, [r3, r2]
	return (((IntrReg & ((u32)1 << PinNumber)) != (u32)0)? FALSE : TRUE);
 10073f0:	e1e04430 	mvn	r4, r0, lsr r4
 10073f4:	e2040001 	and	r0, r4, #1
}
 10073f8:	e28dd008 	add	sp, sp, #8
 10073fc:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1007400:	e3090050 	movw	r0, #36944	; 0x9050
 1007404:	e300111f 	movw	r1, #287	; 0x11f
 1007408:	e3400105 	movt	r0, #261	; 0x105
 100740c:	eb00065a 	bl	1008d7c <Xil_Assert>
 1007410:	e3a03001 	mov	r3, #1
 1007414:	e1a00004 	mov	r0, r4
 1007418:	e5853000 	str	r3, [r5]
}
 100741c:	e28dd008 	add	sp, sp, #8
 1007420:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007424:	e3090050 	movw	r0, #36944	; 0x9050
 1007428:	e300111e 	movw	r1, #286	; 0x11e
 100742c:	e3400105 	movt	r0, #261	; 0x105
 1007430:	eb000651 	bl	1008d7c <Xil_Assert>
 1007434:	e3a03001 	mov	r3, #1
 1007438:	e1a00004 	mov	r0, r4
 100743c:	e5853000 	str	r3, [r5]
}
 1007440:	e28dd008 	add	sp, sp, #8
 1007444:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007448:	e3090050 	movw	r0, #36944	; 0x9050
 100744c:	e300111d 	movw	r1, #285	; 0x11d
 1007450:	e3400105 	movt	r0, #261	; 0x105
 1007454:	eb000648 	bl	1008d7c <Xil_Assert>
 1007458:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 100745c:	e3a02001 	mov	r2, #1
 1007460:	e3403116 	movt	r3, #278	; 0x116
 1007464:	e1a00006 	mov	r0, r6
 1007468:	e5832000 	str	r2, [r3]
 100746c:	eaffffe1 	b	10073f8 <XGpioPs_IntrGetEnabledPin+0x70>

01007470 <XGpioPs_IntrGetStatus>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_IntrGetStatus(const XGpioPs *InstancePtr, u8 Bank)
{
 1007470:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007474:	e2506000 	subs	r6, r0, #0
 1007478:	0a000020 	beq	1007500 <XGpioPs_IntrGetStatus+0x90>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100747c:	e5962008 	ldr	r2, [r6, #8]
 1007480:	e3013111 	movw	r3, #4369	; 0x1111
 1007484:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007488:	e30a54c0 	movw	r5, #42176	; 0xa4c0
 100748c:	e3405116 	movt	r5, #278	; 0x116
 1007490:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007494:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007498:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100749c:	1a000007 	bne	10074c0 <XGpioPs_IntrGetStatus+0x50>
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 10074a0:	e5d6301c 	ldrb	r3, [r6, #28]
 10074a4:	e1530001 	cmp	r3, r1
 10074a8:	9a00000c 	bls	10074e0 <XGpioPs_IntrGetStatus+0x70>
        } else {
                Xil_AssertNonvoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	return XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10074ac:	e5962004 	ldr	r2, [r6, #4]
 10074b0:	e3a03f86 	mov	r3, #536	; 0x218
 10074b4:	e0831301 	add	r1, r3, r1, lsl #6
 10074b8:	e7910002 	ldr	r0, [r1, r2]
 10074bc:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10074c0:	e3090050 	movw	r0, #36944	; 0x9050
 10074c4:	e3a01d05 	mov	r1, #320	; 0x140
 10074c8:	e3400105 	movt	r0, #261	; 0x105
 10074cc:	eb00062a 	bl	1008d7c <Xil_Assert>
 10074d0:	e3a03001 	mov	r3, #1
 10074d4:	e1a00004 	mov	r0, r4
 10074d8:	e5853000 	str	r3, [r5]
 10074dc:	e8bd8070 	pop	{r4, r5, r6, pc}
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 10074e0:	e3090050 	movw	r0, #36944	; 0x9050
 10074e4:	e3001141 	movw	r1, #321	; 0x141
 10074e8:	e3400105 	movt	r0, #261	; 0x105
 10074ec:	eb000622 	bl	1008d7c <Xil_Assert>
 10074f0:	e3a03001 	mov	r3, #1
 10074f4:	e1a00004 	mov	r0, r4
 10074f8:	e5853000 	str	r3, [r5]
				((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				XGPIOPS_INTSTS_OFFSET);
}
 10074fc:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007500:	e3090050 	movw	r0, #36944	; 0x9050
 1007504:	e300113f 	movw	r1, #319	; 0x13f
 1007508:	e3400105 	movt	r0, #261	; 0x105
 100750c:	eb00061a 	bl	1008d7c <Xil_Assert>
 1007510:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1007514:	e3a02001 	mov	r2, #1
 1007518:	e3403116 	movt	r3, #278	; 0x116
 100751c:	e1a00006 	mov	r0, r6
 1007520:	e5832000 	str	r2, [r3]
 1007524:	e8bd8070 	pop	{r4, r5, r6, pc}

01007528 <XGpioPs_IntrGetStatusPin>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_IntrGetStatusPin(const XGpioPs *InstancePtr, u32 Pin)
{
 1007528:	e92d4070 	push	{r4, r5, r6, lr}
	u8 Bank;
	u8 PinNumber;
	u32 IntrReg;

	Xil_AssertNonvoid(InstancePtr != NULL);
 100752c:	e2506000 	subs	r6, r0, #0
{
 1007530:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007534:	0a00002b 	beq	10075e8 <XGpioPs_IntrGetStatusPin+0xc0>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007538:	e5962008 	ldr	r2, [r6, #8]
 100753c:	e3013111 	movw	r3, #4369	; 0x1111
 1007540:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007544:	e30a54c0 	movw	r5, #42176	; 0xa4c0
 1007548:	e3405116 	movt	r5, #278	; 0x116
 100754c:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007550:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007554:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007558:	1a000019 	bne	10075c4 <XGpioPs_IntrGetStatusPin+0x9c>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 100755c:	e5963018 	ldr	r3, [r6, #24]
 1007560:	e1530001 	cmp	r3, r1
 1007564:	9a00000d 	bls	10075a0 <XGpioPs_IntrGetStatusPin+0x78>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1007568:	e6ef0071 	uxtb	r0, r1
 100756c:	e28d2007 	add	r2, sp, #7
 1007570:	e28d1006 	add	r1, sp, #6
 1007574:	ebfffcbb 	bl	1006868 <XGpioPs_GetBankPin>
#endif

	IntrReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1007578:	e5dd1006 	ldrb	r1, [sp, #6]
 100757c:	e3a03f86 	mov	r3, #536	; 0x218
 1007580:	e5962004 	ldr	r2, [r6, #4]
				   ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				   XGPIOPS_INTSTS_OFFSET);

	return (((IntrReg & ((u32)1 << PinNumber)) != (u32)0)? TRUE : FALSE);
 1007584:	e5dd4007 	ldrb	r4, [sp, #7]
	IntrReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1007588:	e0833301 	add	r3, r3, r1, lsl #6
 100758c:	e7930002 	ldr	r0, [r3, r2]
	return (((IntrReg & ((u32)1 << PinNumber)) != (u32)0)? TRUE : FALSE);
 1007590:	e1a04430 	lsr	r4, r0, r4
 1007594:	e2040001 	and	r0, r4, #1
}
 1007598:	e28dd008 	add	sp, sp, #8
 100759c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 10075a0:	e3090050 	movw	r0, #36944	; 0x9050
 10075a4:	e3a01f5a 	mov	r1, #360	; 0x168
 10075a8:	e3400105 	movt	r0, #261	; 0x105
 10075ac:	eb0005f2 	bl	1008d7c <Xil_Assert>
 10075b0:	e3a03001 	mov	r3, #1
 10075b4:	e1a00004 	mov	r0, r4
 10075b8:	e5853000 	str	r3, [r5]
}
 10075bc:	e28dd008 	add	sp, sp, #8
 10075c0:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10075c4:	e3090050 	movw	r0, #36944	; 0x9050
 10075c8:	e3001167 	movw	r1, #359	; 0x167
 10075cc:	e3400105 	movt	r0, #261	; 0x105
 10075d0:	eb0005e9 	bl	1008d7c <Xil_Assert>
 10075d4:	e3a03001 	mov	r3, #1
 10075d8:	e1a00004 	mov	r0, r4
 10075dc:	e5853000 	str	r3, [r5]
}
 10075e0:	e28dd008 	add	sp, sp, #8
 10075e4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10075e8:	e3090050 	movw	r0, #36944	; 0x9050
 10075ec:	e3001166 	movw	r1, #358	; 0x166
 10075f0:	e3400105 	movt	r0, #261	; 0x105
 10075f4:	eb0005e0 	bl	1008d7c <Xil_Assert>
 10075f8:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 10075fc:	e3a02001 	mov	r2, #1
 1007600:	e3403116 	movt	r3, #278	; 0x116
 1007604:	e1a00006 	mov	r0, r6
 1007608:	e5832000 	str	r2, [r3]
 100760c:	eaffffe1 	b	1007598 <XGpioPs_IntrGetStatusPin+0x70>

01007610 <XGpioPs_IntrClear>:
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrClear(const XGpioPs *InstancePtr, u8 Bank, u32 Mask)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1007610:	e3500000 	cmp	r0, #0
{
 1007614:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1007618:	0a00001e 	beq	1007698 <XGpioPs_IntrClear+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100761c:	e590c008 	ldr	ip, [r0, #8]
 1007620:	e3013111 	movw	r3, #4369	; 0x1111
 1007624:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1007628:	e30a44c0 	movw	r4, #42176	; 0xa4c0
 100762c:	e3404116 	movt	r4, #278	; 0x116
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007630:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1007634:	e3a03000 	mov	r3, #0
 1007638:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100763c:	1a000007 	bne	1007660 <XGpioPs_IntrClear+0x50>
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1007640:	e5d0301c 	ldrb	r3, [r0, #28]
 1007644:	e1530001 	cmp	r3, r1
 1007648:	9a00000b 	bls	100767c <XGpioPs_IntrClear+0x6c>
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	/* Clear the currently pending interrupts. */
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 100764c:	e5900004 	ldr	r0, [r0, #4]
 1007650:	e3a03f86 	mov	r3, #536	; 0x218
 1007654:	e0831301 	add	r1, r3, r1, lsl #6
	*LocalAddr = Value;
 1007658:	e7812000 	str	r2, [r1, r0]
 100765c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007660:	e3090050 	movw	r0, #36944	; 0x9050
 1007664:	e3a01f63 	mov	r1, #396	; 0x18c
 1007668:	e3400105 	movt	r0, #261	; 0x105
 100766c:	eb0005c2 	bl	1008d7c <Xil_Assert>
 1007670:	e3a03001 	mov	r3, #1
 1007674:	e5843000 	str	r3, [r4]
 1007678:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 100767c:	e3090050 	movw	r0, #36944	; 0x9050
 1007680:	e300118d 	movw	r1, #397	; 0x18d
 1007684:	e3400105 	movt	r0, #261	; 0x105
 1007688:	eb0005bb 	bl	1008d7c <Xil_Assert>
 100768c:	e3a03001 	mov	r3, #1
 1007690:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTSTS_OFFSET, Mask);
}
 1007694:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1007698:	e3090050 	movw	r0, #36944	; 0x9050
 100769c:	e300118b 	movw	r1, #395	; 0x18b
 10076a0:	e3400105 	movt	r0, #261	; 0x105
 10076a4:	eb0005b4 	bl	1008d7c <Xil_Assert>
 10076a8:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 10076ac:	e3a02001 	mov	r2, #1
 10076b0:	e3403116 	movt	r3, #278	; 0x116
 10076b4:	e5832000 	str	r2, [r3]
 10076b8:	e8bd8010 	pop	{r4, pc}

010076bc <XGpioPs_IntrClearPin>:
*
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrClearPin(const XGpioPs *InstancePtr, u32 Pin)
{
 10076bc:	e92d4030 	push	{r4, r5, lr}
	u8 Bank;
	u8 PinNumber;
	u32 IntrReg;

	Xil_AssertVoid(InstancePtr != NULL);
 10076c0:	e2505000 	subs	r5, r0, #0
{
 10076c4:	e24dd00c 	sub	sp, sp, #12
	Xil_AssertVoid(InstancePtr != NULL);
 10076c8:	0a00002a 	beq	1007778 <XGpioPs_IntrClearPin+0xbc>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10076cc:	e5950008 	ldr	r0, [r5, #8]
 10076d0:	e3013111 	movw	r3, #4369	; 0x1111
 10076d4:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10076d8:	e30a44c0 	movw	r4, #42176	; 0xa4c0
 10076dc:	e3404116 	movt	r4, #278	; 0x116
 10076e0:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10076e4:	e1500003 	cmp	r0, r3
	Xil_AssertVoid(InstancePtr != NULL);
 10076e8:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10076ec:	1a000019 	bne	1007758 <XGpioPs_IntrClearPin+0x9c>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 10076f0:	e5953018 	ldr	r3, [r5, #24]
 10076f4:	e1530001 	cmp	r3, r1
 10076f8:	9a00000e 	bls	1007738 <XGpioPs_IntrClearPin+0x7c>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 10076fc:	e6ef0071 	uxtb	r0, r1
 1007700:	e28d2007 	add	r2, sp, #7
 1007704:	e28d1006 	add	r1, sp, #6
 1007708:	ebfffc56 	bl	1006868 <XGpioPs_GetBankPin>
#endif

	/* Clear the specified pending interrupts. */
	IntrReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 100770c:	e5dd2006 	ldrb	r2, [sp, #6]
 1007710:	e3a03f86 	mov	r3, #536	; 0x218
 1007714:	e5951004 	ldr	r1, [r5, #4]
				   ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				   XGPIOPS_INTSTS_OFFSET);

	IntrReg &= ((u32)1 << PinNumber);
 1007718:	e3a0c001 	mov	ip, #1
 100771c:	e5dd0007 	ldrb	r0, [sp, #7]
	IntrReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1007720:	e0833302 	add	r3, r3, r2, lsl #6
	return *(volatile u32 *) Addr;
 1007724:	e7932001 	ldr	r2, [r3, r1]
	IntrReg &= ((u32)1 << PinNumber);
 1007728:	e002201c 	and	r2, r2, ip, lsl r0
	*LocalAddr = Value;
 100772c:	e7832001 	str	r2, [r3, r1]
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTSTS_OFFSET, IntrReg);
}
 1007730:	e28dd00c 	add	sp, sp, #12
 1007734:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1007738:	e3090050 	movw	r0, #36944	; 0x9050
 100773c:	e30011b1 	movw	r1, #433	; 0x1b1
 1007740:	e3400105 	movt	r0, #261	; 0x105
 1007744:	eb00058c 	bl	1008d7c <Xil_Assert>
 1007748:	e3a03001 	mov	r3, #1
 100774c:	e5843000 	str	r3, [r4]
}
 1007750:	e28dd00c 	add	sp, sp, #12
 1007754:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007758:	e3090050 	movw	r0, #36944	; 0x9050
 100775c:	e3a01e1b 	mov	r1, #432	; 0x1b0
 1007760:	e3400105 	movt	r0, #261	; 0x105
 1007764:	eb000584 	bl	1008d7c <Xil_Assert>
 1007768:	e3a03001 	mov	r3, #1
 100776c:	e5843000 	str	r3, [r4]
}
 1007770:	e28dd00c 	add	sp, sp, #12
 1007774:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1007778:	e3090050 	movw	r0, #36944	; 0x9050
 100777c:	e30011af 	movw	r1, #431	; 0x1af
 1007780:	e3400105 	movt	r0, #261	; 0x105
 1007784:	eb00057c 	bl	1008d7c <Xil_Assert>
 1007788:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 100778c:	e3a02001 	mov	r2, #1
 1007790:	e3403116 	movt	r3, #278	; 0x116
 1007794:	e5832000 	str	r2, [r3]
 1007798:	eaffffe4 	b	1007730 <XGpioPs_IntrClearPin+0x74>

0100779c <XGpioPs_SetIntrType>:
*
*****************************************************************************/
void XGpioPs_SetIntrType(const XGpioPs *InstancePtr, u8 Bank, u32 IntrType,
			  u32 IntrPolarity, u32 IntrOnAny)
{
	Xil_AssertVoid(InstancePtr != NULL);
 100779c:	e3500000 	cmp	r0, #0
{
 10077a0:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 10077a4:	0a000025 	beq	1007840 <XGpioPs_SetIntrType+0xa4>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10077a8:	e590e008 	ldr	lr, [r0, #8]
 10077ac:	e301c111 	movw	ip, #4369	; 0x1111
 10077b0:	e341c111 	movt	ip, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10077b4:	e30a44c0 	movw	r4, #42176	; 0xa4c0
 10077b8:	e3404116 	movt	r4, #278	; 0x116
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10077bc:	e15e000c 	cmp	lr, ip
	Xil_AssertVoid(InstancePtr != NULL);
 10077c0:	e3a0c000 	mov	ip, #0
 10077c4:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10077c8:	1a00000e 	bne	1007808 <XGpioPs_SetIntrType+0x6c>
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 10077cc:	e5d0c01c 	ldrb	ip, [r0, #28]
 10077d0:	e15c0001 	cmp	ip, r1
 10077d4:	9a000012 	bls	1007824 <XGpioPs_SetIntrType+0x88>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10077d8:	e1a01301 	lsl	r1, r1, #6
 10077dc:	e590e004 	ldr	lr, [r0, #4]
 10077e0:	e2814f87 	add	r4, r1, #540	; 0x21c
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTTYPE_OFFSET, IntrType);

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10077e4:	e281ce22 	add	ip, r1, #544	; 0x220
 10077e8:	e784200e 	str	r2, [r4, lr]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTPOL_OFFSET, IntrPolarity);

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10077ec:	e2811f89 	add	r1, r1, #548	; 0x224
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10077f0:	e5902004 	ldr	r2, [r0, #4]
 10077f4:	e78c3002 	str	r3, [ip, r2]
 10077f8:	e59d2008 	ldr	r2, [sp, #8]
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10077fc:	e5903004 	ldr	r3, [r0, #4]
 1007800:	e7812003 	str	r2, [r1, r3]
 1007804:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007808:	e3090050 	movw	r0, #36944	; 0x9050
 100780c:	e30011e5 	movw	r1, #485	; 0x1e5
 1007810:	e3400105 	movt	r0, #261	; 0x105
 1007814:	eb000558 	bl	1008d7c <Xil_Assert>
 1007818:	e3a03001 	mov	r3, #1
 100781c:	e5843000 	str	r3, [r4]
 1007820:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1007824:	e3090050 	movw	r0, #36944	; 0x9050
 1007828:	e30011e6 	movw	r1, #486	; 0x1e6
 100782c:	e3400105 	movt	r0, #261	; 0x105
 1007830:	eb000551 	bl	1008d7c <Xil_Assert>
 1007834:	e3a03001 	mov	r3, #1
 1007838:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTANY_OFFSET, IntrOnAny);
}
 100783c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1007840:	e3090050 	movw	r0, #36944	; 0x9050
 1007844:	e3a01f79 	mov	r1, #484	; 0x1e4
 1007848:	e3400105 	movt	r0, #261	; 0x105
 100784c:	eb00054a 	bl	1008d7c <Xil_Assert>
 1007850:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1007854:	e3a02001 	mov	r2, #1
 1007858:	e3403116 	movt	r3, #278	; 0x116
 100785c:	e5832000 	str	r2, [r3]
 1007860:	e8bd8010 	pop	{r4, pc}

01007864 <XGpioPs_GetIntrType>:
*****************************************************************************/
void XGpioPs_GetIntrType(const XGpioPs *InstancePtr, u8 Bank, u32 *IntrType,
			  u32 *IntrPolarity, u32 *IntrOnAny)

{
	Xil_AssertVoid(InstancePtr != NULL);
 1007864:	e3500000 	cmp	r0, #0
{
 1007868:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 100786c:	0a000028 	beq	1007914 <XGpioPs_GetIntrType+0xb0>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007870:	e590e008 	ldr	lr, [r0, #8]
 1007874:	e301c111 	movw	ip, #4369	; 0x1111
 1007878:	e341c111 	movt	ip, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 100787c:	e30a44c0 	movw	r4, #42176	; 0xa4c0
 1007880:	e3404116 	movt	r4, #278	; 0x116
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007884:	e15e000c 	cmp	lr, ip
	Xil_AssertVoid(InstancePtr != NULL);
 1007888:	e3a0c000 	mov	ip, #0
 100788c:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007890:	1a000011 	bne	10078dc <XGpioPs_GetIntrType+0x78>
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1007894:	e5d0c01c 	ldrb	ip, [r0, #28]
 1007898:	e15c0001 	cmp	ip, r1
 100789c:	9a000015 	bls	10078f8 <XGpioPs_GetIntrType+0x94>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	*IntrType = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10078a0:	e590e004 	ldr	lr, [r0, #4]
 10078a4:	e1a01301 	lsl	r1, r1, #6
 10078a8:	e2814f87 	add	r4, r1, #540	; 0x21c
				     ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				     XGPIOPS_INTTYPE_OFFSET);

	*IntrPolarity = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10078ac:	e281ce22 	add	ip, r1, #544	; 0x220
	return *(volatile u32 *) Addr;
 10078b0:	e794e00e 	ldr	lr, [r4, lr]
					 ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
					 XGPIOPS_INTPOL_OFFSET);

	*IntrOnAny = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10078b4:	e2811f89 	add	r1, r1, #548	; 0x224
	*IntrType = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10078b8:	e582e000 	str	lr, [r2]
	*IntrPolarity = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10078bc:	e5902004 	ldr	r2, [r0, #4]
 10078c0:	e79c2002 	ldr	r2, [ip, r2]
 10078c4:	e5832000 	str	r2, [r3]
	*IntrOnAny = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10078c8:	e5903004 	ldr	r3, [r0, #4]
 10078cc:	e59d2008 	ldr	r2, [sp, #8]
 10078d0:	e7913003 	ldr	r3, [r1, r3]
 10078d4:	e5823000 	str	r3, [r2]
 10078d8:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10078dc:	e3090050 	movw	r0, #36944	; 0x9050
 10078e0:	e3001219 	movw	r1, #537	; 0x219
 10078e4:	e3400105 	movt	r0, #261	; 0x105
 10078e8:	eb000523 	bl	1008d7c <Xil_Assert>
 10078ec:	e3a03001 	mov	r3, #1
 10078f0:	e5843000 	str	r3, [r4]
 10078f4:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 10078f8:	e3090050 	movw	r0, #36944	; 0x9050
 10078fc:	e300121a 	movw	r1, #538	; 0x21a
 1007900:	e3400105 	movt	r0, #261	; 0x105
 1007904:	eb00051c 	bl	1008d7c <Xil_Assert>
 1007908:	e3a03001 	mov	r3, #1
 100790c:	e5843000 	str	r3, [r4]
				      ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				      XGPIOPS_INTANY_OFFSET);
}
 1007910:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1007914:	e3090050 	movw	r0, #36944	; 0x9050
 1007918:	e3a01f86 	mov	r1, #536	; 0x218
 100791c:	e3400105 	movt	r0, #261	; 0x105
 1007920:	eb000515 	bl	1008d7c <Xil_Assert>
 1007924:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1007928:	e3a02001 	mov	r2, #1
 100792c:	e3403116 	movt	r3, #278	; 0x116
 1007930:	e5832000 	str	r2, [r3]
 1007934:	e8bd8010 	pop	{r4, pc}

01007938 <XGpioPs_SetIntrTypePin>:
*
* @note		None.
*
*****************************************************************************/
void XGpioPs_SetIntrTypePin(const XGpioPs *InstancePtr, u32 Pin, u8 IrqType)
{
 1007938:	e92d4070 	push	{r4, r5, r6, lr}
	u32 IntrPolReg;
	u32 IntrOnAnyReg;
	u8 Bank;
	u8 PinNumber;

	Xil_AssertVoid(InstancePtr != NULL);
 100793c:	e2505000 	subs	r5, r0, #0
{
 1007940:	e24dd008 	sub	sp, sp, #8
	Xil_AssertVoid(InstancePtr != NULL);
 1007944:	0a000055 	beq	1007aa0 <XGpioPs_SetIntrTypePin+0x168>
 1007948:	e1a06002 	mov	r6, r2
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100794c:	e5952008 	ldr	r2, [r5, #8]
 1007950:	e3013111 	movw	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1007954:	e30a44c0 	movw	r4, #42176	; 0xa4c0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007958:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 100795c:	e3404116 	movt	r4, #278	; 0x116
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007960:	e1520003 	cmp	r2, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1007964:	e3a03000 	mov	r3, #0
 1007968:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100796c:	1a000019 	bne	10079d8 <XGpioPs_SetIntrTypePin+0xa0>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1007970:	e5953018 	ldr	r3, [r5, #24]
 1007974:	e1530001 	cmp	r3, r1
 1007978:	9a00001e 	bls	10079f8 <XGpioPs_SetIntrTypePin+0xc0>
	Xil_AssertVoid(IrqType <= XGPIOPS_IRQ_TYPE_LEVEL_LOW);
 100797c:	e3560004 	cmp	r6, #4
 1007980:	8a00003e 	bhi	1007a80 <XGpioPs_SetIntrTypePin+0x148>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1007984:	e6ef0071 	uxtb	r0, r1
 1007988:	e28d2007 	add	r2, sp, #7
 100798c:	e28d1006 	add	r1, sp, #6
 1007990:	ebfffbb4 	bl	1006868 <XGpioPs_GetBankPin>
#endif

	IntrTypeReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1007994:	e5dd3006 	ldrb	r3, [sp, #6]

	IntrOnAnyReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
					((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
					XGPIOPS_INTANY_OFFSET);

	switch (IrqType) {
 1007998:	e2466001 	sub	r6, r6, #1
	IntrTypeReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 100799c:	e5952004 	ldr	r2, [r5, #4]
		case XGPIOPS_IRQ_TYPE_LEVEL_HIGH:
			IntrTypeReg &= ~((u32)1 << (u32)PinNumber);
			IntrPolReg |= ((u32)1 << (u32)PinNumber);
			break;
		case XGPIOPS_IRQ_TYPE_LEVEL_LOW:
			IntrTypeReg &= ~((u32)1 << (u32)PinNumber);
 10079a0:	e3a0e001 	mov	lr, #1
 10079a4:	e5dd4007 	ldrb	r4, [sp, #7]
	IntrTypeReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10079a8:	e1a03303 	lsl	r3, r3, #6
 10079ac:	e0832002 	add	r2, r3, r2
 10079b0:	e592121c 	ldr	r1, [r2, #540]	; 0x21c
 10079b4:	e5920220 	ldr	r0, [r2, #544]	; 0x220
 10079b8:	e592c224 	ldr	ip, [r2, #548]	; 0x224
	switch (IrqType) {
 10079bc:	e3560003 	cmp	r6, #3
 10079c0:	979ff106 	ldrls	pc, [pc, r6, lsl #2]
 10079c4:	ea00003e 	b	1007ac4 <XGpioPs_SetIntrTypePin+0x18c>
 10079c8:	01007a58 	.word	0x01007a58
 10079cc:	01007a48 	.word	0x01007a48
 10079d0:	01007a18 	.word	0x01007a18
 10079d4:	01007a70 	.word	0x01007a70
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10079d8:	e3090050 	movw	r0, #36944	; 0x9050
 10079dc:	e3001249 	movw	r1, #585	; 0x249
 10079e0:	e3400105 	movt	r0, #261	; 0x105
 10079e4:	eb0004e4 	bl	1008d7c <Xil_Assert>
 10079e8:	e3a03001 	mov	r3, #1
 10079ec:	e5843000 	str	r3, [r4]
			  XGPIOPS_INTPOL_OFFSET, IntrPolReg);

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTANY_OFFSET, IntrOnAnyReg);
}
 10079f0:	e28dd008 	add	sp, sp, #8
 10079f4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 10079f8:	e3090050 	movw	r0, #36944	; 0x9050
 10079fc:	e300124a 	movw	r1, #586	; 0x24a
 1007a00:	e3400105 	movt	r0, #261	; 0x105
 1007a04:	eb0004dc 	bl	1008d7c <Xil_Assert>
 1007a08:	e3a03001 	mov	r3, #1
 1007a0c:	e5843000 	str	r3, [r4]
}
 1007a10:	e28dd008 	add	sp, sp, #8
 1007a14:	e8bd8070 	pop	{r4, r5, r6, pc}
			IntrTypeReg &= ~((u32)1 << (u32)PinNumber);
 1007a18:	e1a0e41e 	lsl	lr, lr, r4
 1007a1c:	e1c1100e 	bic	r1, r1, lr
			IntrPolReg |= ((u32)1 << (u32)PinNumber);
 1007a20:	e180000e 	orr	r0, r0, lr
	*LocalAddr = Value;
 1007a24:	e582121c 	str	r1, [r2, #540]	; 0x21c
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1007a28:	e2831e22 	add	r1, r3, #544	; 0x220
 1007a2c:	e5952004 	ldr	r2, [r5, #4]
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1007a30:	e2833f89 	add	r3, r3, #548	; 0x224
 1007a34:	e7810002 	str	r0, [r1, r2]
 1007a38:	e5952004 	ldr	r2, [r5, #4]
 1007a3c:	e783c002 	str	ip, [r3, r2]
}
 1007a40:	e28dd008 	add	sp, sp, #8
 1007a44:	e8bd8070 	pop	{r4, r5, r6, pc}
			IntrTypeReg |= ((u32)1 << (u32)PinNumber);
 1007a48:	e1a0e41e 	lsl	lr, lr, r4
 1007a4c:	e18e1001 	orr	r1, lr, r1
			IntrOnAnyReg |= ((u32)1 << (u32)PinNumber);
 1007a50:	e18cc00e 	orr	ip, ip, lr
			break;
 1007a54:	eafffff2 	b	1007a24 <XGpioPs_SetIntrTypePin+0xec>
			IntrTypeReg |= ((u32)1 << (u32)PinNumber);
 1007a58:	e1a0e41e 	lsl	lr, lr, r4
			IntrPolReg &= ~((u32)1 << (u32)PinNumber);
 1007a5c:	e1e0400e 	mvn	r4, lr
			IntrTypeReg |= ((u32)1 << (u32)PinNumber);
 1007a60:	e18e1001 	orr	r1, lr, r1
			IntrPolReg &= ~((u32)1 << (u32)PinNumber);
 1007a64:	e0000004 	and	r0, r0, r4
			IntrOnAnyReg &= ~((u32)1 << (u32)PinNumber);
 1007a68:	e00cc004 	and	ip, ip, r4
			break;
 1007a6c:	eaffffec 	b	1007a24 <XGpioPs_SetIntrTypePin+0xec>
			IntrTypeReg &= ~((u32)1 << (u32)PinNumber);
 1007a70:	e1e0e41e 	mvn	lr, lr, lsl r4
 1007a74:	e001100e 	and	r1, r1, lr
			IntrPolReg &= ~((u32)1 << (u32)PinNumber);
 1007a78:	e000000e 	and	r0, r0, lr
			break;
 1007a7c:	eaffffe8 	b	1007a24 <XGpioPs_SetIntrTypePin+0xec>
	Xil_AssertVoid(IrqType <= XGPIOPS_IRQ_TYPE_LEVEL_LOW);
 1007a80:	e3090050 	movw	r0, #36944	; 0x9050
 1007a84:	e300124b 	movw	r1, #587	; 0x24b
 1007a88:	e3400105 	movt	r0, #261	; 0x105
 1007a8c:	eb0004ba 	bl	1008d7c <Xil_Assert>
 1007a90:	e3a03001 	mov	r3, #1
 1007a94:	e5843000 	str	r3, [r4]
}
 1007a98:	e28dd008 	add	sp, sp, #8
 1007a9c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1007aa0:	e3090050 	movw	r0, #36944	; 0x9050
 1007aa4:	e3a01f92 	mov	r1, #584	; 0x248
 1007aa8:	e3400105 	movt	r0, #261	; 0x105
 1007aac:	eb0004b2 	bl	1008d7c <Xil_Assert>
 1007ab0:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1007ab4:	e3a02001 	mov	r2, #1
 1007ab8:	e3403116 	movt	r3, #278	; 0x116
 1007abc:	e5832000 	str	r2, [r3]
 1007ac0:	eaffffca 	b	10079f0 <XGpioPs_SetIntrTypePin+0xb8>
			IntrTypeReg |= ((u32)1 << (u32)PinNumber);
 1007ac4:	e1a0e41e 	lsl	lr, lr, r4
 1007ac8:	e18e1001 	orr	r1, lr, r1
			IntrPolReg |= ((u32)1 << (u32)PinNumber);
 1007acc:	e180000e 	orr	r0, r0, lr
			IntrOnAnyReg &= ~((u32)1 << (u32)PinNumber);
 1007ad0:	e1ccc00e 	bic	ip, ip, lr
			break;
 1007ad4:	eaffffd2 	b	1007a24 <XGpioPs_SetIntrTypePin+0xec>

01007ad8 <XGpioPs_GetIntrTypePin>:
* @note		Use XGPIOPS_IRQ_TYPE_* defined in xgpiops.h for the IRQ type
*		returned by this function.
*
*****************************************************************************/
u8 XGpioPs_GetIntrTypePin(const XGpioPs *InstancePtr, u32 Pin)
{
 1007ad8:	e92d4070 	push	{r4, r5, r6, lr}
	u32 IntrOnAny;
	u8 Bank;
	u8 PinNumber;
	u8 IrqType;

	Xil_AssertNonvoid(InstancePtr != NULL);
 1007adc:	e2506000 	subs	r6, r0, #0
{
 1007ae0:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007ae4:	0a000034 	beq	1007bbc <XGpioPs_GetIntrTypePin+0xe4>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007ae8:	e5962008 	ldr	r2, [r6, #8]
 1007aec:	e3013111 	movw	r3, #4369	; 0x1111
 1007af0:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007af4:	e30a54c0 	movw	r5, #42176	; 0xa4c0
 1007af8:	e3405116 	movt	r5, #278	; 0x116
 1007afc:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007b00:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007b04:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007b08:	1a00001e 	bne	1007b88 <XGpioPs_GetIntrTypePin+0xb0>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1007b0c:	e5963018 	ldr	r3, [r6, #24]
 1007b10:	e1530001 	cmp	r3, r1
 1007b14:	9a000012 	bls	1007b64 <XGpioPs_GetIntrTypePin+0x8c>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1007b18:	e6ef0071 	uxtb	r0, r1
 1007b1c:	e28d2007 	add	r2, sp, #7
 1007b20:	e28d1006 	add	r1, sp, #6
 1007b24:	ebfffb4f 	bl	1006868 <XGpioPs_GetBankPin>
#endif

	IntrType = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1007b28:	e5dd2006 	ldrb	r2, [sp, #6]
				    ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				    XGPIOPS_INTTYPE_OFFSET) & ((u32)1 << PinNumber);
 1007b2c:	e3a00001 	mov	r0, #1
	IntrType = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1007b30:	e5963004 	ldr	r3, [r6, #4]
				    XGPIOPS_INTTYPE_OFFSET) & ((u32)1 << PinNumber);
 1007b34:	e5dd4007 	ldrb	r4, [sp, #7]
	IntrType = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1007b38:	e0833302 	add	r3, r3, r2, lsl #6
				    XGPIOPS_INTTYPE_OFFSET) & ((u32)1 << PinNumber);
 1007b3c:	e1a04410 	lsl	r4, r0, r4
	return *(volatile u32 *) Addr;
 1007b40:	e593221c 	ldr	r2, [r3, #540]	; 0x21c

	if (IntrType == ((u32)1 << PinNumber)) {
 1007b44:	e1d42002 	bics	r2, r4, r2
 1007b48:	0a000011 	beq	1007b94 <XGpioPs_GetIntrTypePin+0xbc>
 1007b4c:	e5933220 	ldr	r3, [r3, #544]	; 0x220

		IntrPol = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
				   ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				   XGPIOPS_INTPOL_OFFSET) & ((u32)1 << PinNumber);

		if (IntrPol == ((u32)1 << PinNumber)) {
 1007b50:	e1d43003 	bics	r3, r4, r3
			IrqType = XGPIOPS_IRQ_TYPE_LEVEL_HIGH;
		} else {
			IrqType = XGPIOPS_IRQ_TYPE_LEVEL_LOW;
 1007b54:	03a00003 	moveq	r0, #3
 1007b58:	13a00004 	movne	r0, #4
		}
	}

	return IrqType;
}
 1007b5c:	e28dd008 	add	sp, sp, #8
 1007b60:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1007b64:	e3090050 	movw	r0, #36944	; 0x9050
 1007b68:	e30012a3 	movw	r1, #675	; 0x2a3
 1007b6c:	e3400105 	movt	r0, #261	; 0x105
 1007b70:	eb000481 	bl	1008d7c <Xil_Assert>
 1007b74:	e3a03001 	mov	r3, #1
 1007b78:	e1a00004 	mov	r0, r4
 1007b7c:	e5853000 	str	r3, [r5]
}
 1007b80:	e28dd008 	add	sp, sp, #8
 1007b84:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007b88:	e3090050 	movw	r0, #36944	; 0x9050
 1007b8c:	e30012a2 	movw	r1, #674	; 0x2a2
 1007b90:	eafffff5 	b	1007b6c <XGpioPs_GetIntrTypePin+0x94>
 1007b94:	e5932224 	ldr	r2, [r3, #548]	; 0x224
 1007b98:	e5930220 	ldr	r0, [r3, #544]	; 0x220
		if (IntrOnAny == ((u32)1 << PinNumber)) {
 1007b9c:	e1d43002 	bics	r3, r4, r2
		IntrPol = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1007ba0:	e0000004 	and	r0, r0, r4
			IrqType = XGPIOPS_IRQ_TYPE_EDGE_BOTH;
 1007ba4:	03a00002 	moveq	r0, #2
		if (IntrOnAny == ((u32)1 << PinNumber)) {
 1007ba8:	0affffeb 	beq	1007b5c <XGpioPs_GetIntrTypePin+0x84>
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007bac:	e0540000 	subs	r0, r4, r0
 1007bb0:	13a00001 	movne	r0, #1
}
 1007bb4:	e28dd008 	add	sp, sp, #8
 1007bb8:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007bbc:	e3090050 	movw	r0, #36944	; 0x9050
 1007bc0:	e30012a1 	movw	r1, #673	; 0x2a1
 1007bc4:	e3400105 	movt	r0, #261	; 0x105
 1007bc8:	eb00046b 	bl	1008d7c <Xil_Assert>
 1007bcc:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1007bd0:	e3a02001 	mov	r2, #1
 1007bd4:	e3403116 	movt	r3, #278	; 0x116
 1007bd8:	e1a00006 	mov	r0, r6
 1007bdc:	e5832000 	str	r2, [r3]
 1007be0:	eaffffdd 	b	1007b5c <XGpioPs_GetIntrTypePin+0x84>

01007be4 <XGpioPs_SetCallbackHandler>:
*
******************************************************************************/
void XGpioPs_SetCallbackHandler(XGpioPs *InstancePtr, void *CallBackRef,
				 XGpioPs_Handler FuncPointer)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1007be4:	e3500000 	cmp	r0, #0
{
 1007be8:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1007bec:	0a000014 	beq	1007c44 <XGpioPs_SetCallbackHandler+0x60>
 1007bf0:	e30a44c0 	movw	r4, #42176	; 0xa4c0
	Xil_AssertVoid(FuncPointer != NULL);
 1007bf4:	e3520000 	cmp	r2, #0
	Xil_AssertVoid(InstancePtr != NULL);
 1007bf8:	e3404116 	movt	r4, #278	; 0x116
 1007bfc:	e3a03000 	mov	r3, #0
 1007c00:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(FuncPointer != NULL);
 1007c04:	0a000017 	beq	1007c68 <XGpioPs_SetCallbackHandler+0x84>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007c08:	e590c008 	ldr	ip, [r0, #8]
 1007c0c:	e3013111 	movw	r3, #4369	; 0x1111
 1007c10:	e3413111 	movt	r3, #4369	; 0x1111
 1007c14:	e15c0003 	cmp	ip, r3
 1007c18:	1a000002 	bne	1007c28 <XGpioPs_SetCallbackHandler+0x44>

	InstancePtr->Handler = FuncPointer;
 1007c1c:	e580200c 	str	r2, [r0, #12]
	InstancePtr->CallBackRef = CallBackRef;
 1007c20:	e5801010 	str	r1, [r0, #16]
 1007c24:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007c28:	e3090050 	movw	r0, #36944	; 0x9050
 1007c2c:	e30012ea 	movw	r1, #746	; 0x2ea
 1007c30:	e3400105 	movt	r0, #261	; 0x105
 1007c34:	eb000450 	bl	1008d7c <Xil_Assert>
 1007c38:	e3a03001 	mov	r3, #1
 1007c3c:	e5843000 	str	r3, [r4]
}
 1007c40:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1007c44:	e3090050 	movw	r0, #36944	; 0x9050
 1007c48:	e3a01fba 	mov	r1, #744	; 0x2e8
 1007c4c:	e3400105 	movt	r0, #261	; 0x105
 1007c50:	eb000449 	bl	1008d7c <Xil_Assert>
 1007c54:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1007c58:	e3a02001 	mov	r2, #1
 1007c5c:	e3403116 	movt	r3, #278	; 0x116
 1007c60:	e5832000 	str	r2, [r3]
 1007c64:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(FuncPointer != NULL);
 1007c68:	e3090050 	movw	r0, #36944	; 0x9050
 1007c6c:	e30012e9 	movw	r1, #745	; 0x2e9
 1007c70:	e3400105 	movt	r0, #261	; 0x105
 1007c74:	eb000440 	bl	1008d7c <Xil_Assert>
 1007c78:	e3a03001 	mov	r3, #1
 1007c7c:	e5843000 	str	r3, [r4]
 1007c80:	e8bd8010 	pop	{r4, pc}

01007c84 <XGpioPs_IntrHandler>:
* @note		This function does not save and restore the processor context
*		such that the user must provide this processing.
*
******************************************************************************/
void XGpioPs_IntrHandler(const XGpioPs *InstancePtr)
{
 1007c84:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	u8 Bank;
	u32 IntrStatus;
	u32 IntrEnabled;

	Xil_AssertVoid(InstancePtr != NULL);
 1007c88:	e2506000 	subs	r6, r0, #0
 1007c8c:	0a00002c 	beq	1007d44 <XGpioPs_IntrHandler+0xc0>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007c90:	e5962008 	ldr	r2, [r6, #8]
 1007c94:	e3013111 	movw	r3, #4369	; 0x1111
 1007c98:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1007c9c:	e30a44c0 	movw	r4, #42176	; 0xa4c0
 1007ca0:	e3404116 	movt	r4, #278	; 0x116
 1007ca4:	e3a07000 	mov	r7, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007ca8:	e1520003 	cmp	r2, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1007cac:	e5847000 	str	r7, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007cb0:	1a00001c 	bne	1007d28 <XGpioPs_IntrHandler+0xa4>

	for (Bank = 0U; Bank < InstancePtr->MaxBanks; Bank++) {
 1007cb4:	e5d6301c 	ldrb	r3, [r6, #28]
 1007cb8:	e1530007 	cmp	r3, r7
 1007cbc:	08bd81f0 	popeq	{r4, r5, r6, r7, r8, pc}
 1007cc0:	e1a04007 	mov	r4, r7
 1007cc4:	ea000003 	b	1007cd8 <XGpioPs_IntrHandler+0x54>
 1007cc8:	e5d6301c 	ldrb	r3, [r6, #28]
 1007ccc:	e6ef4077 	uxtb	r4, r7
 1007cd0:	e1530004 	cmp	r3, r4
 1007cd4:	98bd81f0 	popls	{r4, r5, r6, r7, r8, pc}
			if((Bank == XGPIOPS_ONE) || (Bank == XGPIOPS_TWO)) {
				continue;
			}
		}
#endif
		IntrStatus = XGpioPs_IntrGetStatus(InstancePtr, Bank);
 1007cd8:	e1a01004 	mov	r1, r4
 1007cdc:	e1a00006 	mov	r0, r6
 1007ce0:	ebfffde2 	bl	1007470 <XGpioPs_IntrGetStatus>
		IntrEnabled = XGpioPs_IntrGetEnabled(InstancePtr,Bank);
 1007ce4:	e1a01004 	mov	r1, r4
		IntrStatus = XGpioPs_IntrGetStatus(InstancePtr, Bank);
 1007ce8:	e1a05000 	mov	r5, r0
		IntrEnabled = XGpioPs_IntrGetEnabled(InstancePtr,Bank);
 1007cec:	e1a00006 	mov	r0, r6
 1007cf0:	e2877001 	add	r7, r7, #1
 1007cf4:	ebfffd74 	bl	10072cc <XGpioPs_IntrGetEnabled>
		if ((IntrStatus & IntrEnabled) != (u32)0) {
 1007cf8:	e0155000 	ands	r5, r5, r0
 1007cfc:	0afffff1 	beq	1007cc8 <XGpioPs_IntrHandler+0x44>
			XGpioPs_IntrClear(InstancePtr, Bank,
 1007d00:	e1a02005 	mov	r2, r5
 1007d04:	e1a01004 	mov	r1, r4
 1007d08:	e1a00006 	mov	r0, r6
 1007d0c:	ebfffe3f 	bl	1007610 <XGpioPs_IntrClear>
					(IntrStatus & IntrEnabled));
			InstancePtr->Handler(InstancePtr->
 1007d10:	e1a02005 	mov	r2, r5
 1007d14:	e1a01004 	mov	r1, r4
 1007d18:	e596300c 	ldr	r3, [r6, #12]
 1007d1c:	e5960010 	ldr	r0, [r6, #16]
 1007d20:	e12fff33 	blx	r3
 1007d24:	eaffffe7 	b	1007cc8 <XGpioPs_IntrHandler+0x44>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007d28:	e3090050 	movw	r0, #36944	; 0x9050
 1007d2c:	e3a01fc2 	mov	r1, #776	; 0x308
 1007d30:	e3400105 	movt	r0, #261	; 0x105
 1007d34:	eb000410 	bl	1008d7c <Xil_Assert>
 1007d38:	e3a03001 	mov	r3, #1
 1007d3c:	e5843000 	str	r3, [r4]
 1007d40:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1007d44:	e3090050 	movw	r0, #36944	; 0x9050
 1007d48:	e3001307 	movw	r1, #775	; 0x307
 1007d4c:	e3400105 	movt	r0, #261	; 0x105
 1007d50:	eb000409 	bl	1008d7c <Xil_Assert>
 1007d54:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1007d58:	e3a02001 	mov	r2, #1
 1007d5c:	e3403116 	movt	r3, #278	; 0x116
 1007d60:	e5832000 	str	r2, [r3]
 1007d64:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01007d68 <StubHandler>:
{
	(void) CallBackRef;
	(void) Bank;
	(void) Status;

	Xil_AssertVoidAlways();
 1007d68:	e3090050 	movw	r0, #36944	; 0x9050
{
 1007d6c:	e92d4010 	push	{r4, lr}
	Xil_AssertVoidAlways();
 1007d70:	e3001337 	movw	r1, #823	; 0x337
 1007d74:	e3400105 	movt	r0, #261	; 0x105
 1007d78:	eb0003ff 	bl	1008d7c <Xil_Assert>
 1007d7c:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1007d80:	e3a02001 	mov	r2, #1
 1007d84:	e3403116 	movt	r3, #278	; 0x116
 1007d88:	e5832000 	str	r2, [r3]
}
 1007d8c:	e8bd8010 	pop	{r4, pc}

01007d90 <XScuGic_InterruptHandler>:
*
* @note		None.
*
******************************************************************************/
void XScuGic_InterruptHandler(XScuGic *InstancePtr)
{
 1007d90:	e92d4070 	push	{r4, r5, r6, lr}
#endif
	    XScuGic_VectorTableEntry *TablePtr;

	    /* Assert that the pointer to the instance is valid
	     */
	    Xil_AssertVoid(InstancePtr != NULL);
 1007d94:	e2505000 	subs	r5, r0, #0
 1007d98:	0a000011 	beq	1007de4 <XScuGic_InterruptHandler+0x54>
	     * clear the interrupt in the GIC.
	     */
#if defined (GICv3)
	    InterruptID = XScuGic_get_IntID();
#else
	    IntIDFull = XScuGic_CPUReadReg(InstancePtr, XSCUGIC_INT_ACK_OFFSET);
 1007d9c:	e5953000 	ldr	r3, [r5]
	    Xil_AssertVoid(InstancePtr != NULL);
 1007da0:	e30a24c0 	movw	r2, #42176	; 0xa4c0
 1007da4:	e3402116 	movt	r2, #278	; 0x116
 1007da8:	e3a01000 	mov	r1, #0
 1007dac:	e5821000 	str	r1, [r2]
	    IntIDFull = XScuGic_CPUReadReg(InstancePtr, XSCUGIC_INT_ACK_OFFSET);
 1007db0:	e5932004 	ldr	r2, [r3, #4]
* @return	The 32 bit Value read from the specified input address.
*
******************************************************************************/
static INLINE u32 Xil_In32(UINTPTR Addr)
{
	return *(volatile u32 *) Addr;
 1007db4:	e592400c 	ldr	r4, [r2, #12]
	    InterruptID = IntIDFull & XSCUGIC_ACK_INTID_MASK;
 1007db8:	e7e91054 	ubfx	r1, r4, #0, #10
#endif
	    if (XSCUGIC_MAX_NUM_INTR_INPUTS <= InterruptID) {
 1007dbc:	e351005e 	cmp	r1, #94	; 0x5e
 1007dc0:	8a000005 	bhi	1007ddc <XScuGic_InterruptHandler+0x4c>
	     * based on the IRQSource. A software trigger is cleared by
	     *.the ACK.
	     */
	    TablePtr = &(InstancePtr->Config->HandlerTable[InterruptID]);
		if (TablePtr != NULL) {
			TablePtr->Handler(TablePtr->CallBackRef);
 1007dc4:	e0833181 	add	r3, r3, r1, lsl #3
 1007dc8:	e593200c 	ldr	r2, [r3, #12]
 1007dcc:	e5930010 	ldr	r0, [r3, #16]
 1007dd0:	e12fff32 	blx	r2
 1007dd4:	e5953000 	ldr	r3, [r5]
 1007dd8:	e5932004 	ldr	r2, [r3, #4]
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 1007ddc:	e5824010 	str	r4, [r2, #16]
#endif
	    /*
	     * Return from the interrupt. Change security domains
	     * could happen here.
	     */
}
 1007de0:	e8bd8070 	pop	{r4, r5, r6, pc}
	    Xil_AssertVoid(InstancePtr != NULL);
 1007de4:	e3090060 	movw	r0, #36960	; 0x9060
 1007de8:	e3a0107d 	mov	r1, #125	; 0x7d
 1007dec:	e3400105 	movt	r0, #261	; 0x105
 1007df0:	eb0003e1 	bl	1008d7c <Xil_Assert>
 1007df4:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1007df8:	e3a02001 	mov	r2, #1
 1007dfc:	e3403116 	movt	r3, #278	; 0x116
 1007e00:	e5832000 	str	r2, [r3]
 1007e04:	e8bd8070 	pop	{r4, r5, r6, pc}

01007e08 <StubHandler>:
static void StubHandler(void *CallBackRef)
{
	/*
	 * verify that the inputs are valid
	 */
	Xil_AssertVoid(CallBackRef != NULL);
 1007e08:	e3500000 	cmp	r0, #0
 1007e0c:	0a000007 	beq	1007e30 <StubHandler+0x28>

	/*
	 * Indicate another unhandled interrupt for stats
	 */
	((XScuGic *)((void *)CallBackRef))->UnhandledInterrupts++;
 1007e10:	e5903008 	ldr	r3, [r0, #8]
	Xil_AssertVoid(CallBackRef != NULL);
 1007e14:	e30a24c0 	movw	r2, #42176	; 0xa4c0
 1007e18:	e3402116 	movt	r2, #278	; 0x116
 1007e1c:	e3a01000 	mov	r1, #0
 1007e20:	e5821000 	str	r1, [r2]
	((XScuGic *)((void *)CallBackRef))->UnhandledInterrupts++;
 1007e24:	e2833001 	add	r3, r3, #1
 1007e28:	e5803008 	str	r3, [r0, #8]
 1007e2c:	e12fff1e 	bx	lr
	Xil_AssertVoid(CallBackRef != NULL);
 1007e30:	e3090070 	movw	r0, #36976	; 0x9070
{
 1007e34:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(CallBackRef != NULL);
 1007e38:	e30012e5 	movw	r1, #741	; 0x2e5
 1007e3c:	e3400105 	movt	r0, #261	; 0x105
 1007e40:	eb0003cd 	bl	1008d7c <Xil_Assert>
 1007e44:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1007e48:	e3a02001 	mov	r2, #1
 1007e4c:	e3403116 	movt	r3, #278	; 0x116
 1007e50:	e5832000 	str	r2, [r3]
}
 1007e54:	e8bd8010 	pop	{r4, pc}

01007e58 <XScuGic_Connect>:
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007e58:	e3500000 	cmp	r0, #0
{
 1007e5c:	e92d4010 	push	{r4, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007e60:	0a000021 	beq	1007eec <XScuGic_Connect+0x94>
 1007e64:	e30a44c0 	movw	r4, #42176	; 0xa4c0
	Xil_AssertNonvoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1007e68:	e351005e 	cmp	r1, #94	; 0x5e
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007e6c:	e3404116 	movt	r4, #278	; 0x116
 1007e70:	e3a0c000 	mov	ip, #0
 1007e74:	e584c000 	str	ip, [r4]
	Xil_AssertNonvoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1007e78:	8a000013 	bhi	1007ecc <XScuGic_Connect+0x74>
	Xil_AssertNonvoid(Handler != NULL);
 1007e7c:	e3520000 	cmp	r2, #0
 1007e80:	0a000022 	beq	1007f10 <XScuGic_Connect+0xb8>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007e84:	e590e004 	ldr	lr, [r0, #4]
 1007e88:	e301c111 	movw	ip, #4369	; 0x1111
 1007e8c:	e341c111 	movt	ip, #4369	; 0x1111
 1007e90:	e15e000c 	cmp	lr, ip
 1007e94:	1a000004 	bne	1007eac <XScuGic_Connect+0x54>
	InstancePtr->Config->HandlerTable[Int_Id].Handler = (Xil_InterruptHandler)Handler;
 1007e98:	e5900000 	ldr	r0, [r0]
 1007e9c:	e0801181 	add	r1, r0, r1, lsl #3
	InstancePtr->Config->HandlerTable[Int_Id].CallBackRef = CallBackRef;
 1007ea0:	e1c120fc 	strd	r2, [r1, #12]
}
 1007ea4:	e3a00000 	mov	r0, #0
 1007ea8:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007eac:	e3090070 	movw	r0, #36976	; 0x9070
 1007eb0:	e30011e1 	movw	r1, #481	; 0x1e1
 1007eb4:	e3400105 	movt	r0, #261	; 0x105
 1007eb8:	eb0003af 	bl	1008d7c <Xil_Assert>
 1007ebc:	e3a03001 	mov	r3, #1
}
 1007ec0:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007ec4:	e5843000 	str	r3, [r4]
}
 1007ec8:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1007ecc:	e3090070 	movw	r0, #36976	; 0x9070
 1007ed0:	e30011df 	movw	r1, #479	; 0x1df
 1007ed4:	e3400105 	movt	r0, #261	; 0x105
 1007ed8:	eb0003a7 	bl	1008d7c <Xil_Assert>
 1007edc:	e3a03001 	mov	r3, #1
}
 1007ee0:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1007ee4:	e5843000 	str	r3, [r4]
}
 1007ee8:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007eec:	e3090070 	movw	r0, #36976	; 0x9070
 1007ef0:	e30011de 	movw	r1, #478	; 0x1de
 1007ef4:	e3400105 	movt	r0, #261	; 0x105
 1007ef8:	eb00039f 	bl	1008d7c <Xil_Assert>
 1007efc:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1007f00:	e3a02001 	mov	r2, #1
 1007f04:	e3403116 	movt	r3, #278	; 0x116
 1007f08:	e5832000 	str	r2, [r3]
 1007f0c:	eaffffe4 	b	1007ea4 <XScuGic_Connect+0x4c>
	Xil_AssertNonvoid(Handler != NULL);
 1007f10:	e3090070 	movw	r0, #36976	; 0x9070
 1007f14:	e3a01e1e 	mov	r1, #480	; 0x1e0
 1007f18:	e3400105 	movt	r0, #261	; 0x105
 1007f1c:	eb000396 	bl	1008d7c <Xil_Assert>
 1007f20:	e3a03001 	mov	r3, #1
 1007f24:	e5843000 	str	r3, [r4]
 1007f28:	eaffffdd 	b	1007ea4 <XScuGic_Connect+0x4c>

01007f2c <XScuGic_Disconnect>:
	Xil_AssertVoid(InstancePtr != NULL);
 1007f2c:	e3500000 	cmp	r0, #0
{
 1007f30:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1007f34:	0a000026 	beq	1007fd4 <XScuGic_Disconnect+0xa8>
 1007f38:	e30a44c0 	movw	r4, #42176	; 0xa4c0
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1007f3c:	e351005e 	cmp	r1, #94	; 0x5e
	Xil_AssertVoid(InstancePtr != NULL);
 1007f40:	e3404116 	movt	r4, #278	; 0x116
 1007f44:	e3a03000 	mov	r3, #0
 1007f48:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1007f4c:	8a000019 	bhi	1007fb8 <XScuGic_Disconnect+0x8c>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007f50:	e5902004 	ldr	r2, [r0, #4]
 1007f54:	e3013111 	movw	r3, #4369	; 0x1111
 1007f58:	e3413111 	movt	r3, #4369	; 0x1111
 1007f5c:	e1520003 	cmp	r2, r3
 1007f60:	1a00000d 	bne	1007f9c <XScuGic_Disconnect+0x70>
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 1007f64:	e5903000 	ldr	r3, [r0]
	Mask = 0x00000001U << (Int_Id % 32U);
 1007f68:	e201201f 	and	r2, r1, #31
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 1007f6c:	e1a0c2a1 	lsr	ip, r1, #5
	Mask = 0x00000001U << (Int_Id % 32U);
 1007f70:	e3a0e001 	mov	lr, #1
 1007f74:	e1a0e21e 	lsl	lr, lr, r2
	InstancePtr->Config->HandlerTable[Int_Id].Handler = (Xil_InterruptHandler)StubHandler;
 1007f78:	e3072e08 	movw	r2, #32264	; 0x7e08
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 1007f7c:	e5934008 	ldr	r4, [r3, #8]
 1007f80:	e28cc060 	add	ip, ip, #96	; 0x60
 1007f84:	e0831181 	add	r1, r3, r1, lsl #3
	InstancePtr->Config->HandlerTable[Int_Id].Handler = (Xil_InterruptHandler)StubHandler;
 1007f88:	e3402100 	movt	r2, #256	; 0x100
 1007f8c:	e784e10c 	str	lr, [r4, ip, lsl #2]
	InstancePtr->Config->HandlerTable[Int_Id].CallBackRef = InstancePtr;
 1007f90:	e5810010 	str	r0, [r1, #16]
	InstancePtr->Config->HandlerTable[Int_Id].Handler = (Xil_InterruptHandler)StubHandler;
 1007f94:	e581200c 	str	r2, [r1, #12]
	InstancePtr->Config->HandlerTable[Int_Id].CallBackRef = InstancePtr;
 1007f98:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1007f9c:	e3090070 	movw	r0, #36976	; 0x9070
 1007fa0:	e3001206 	movw	r1, #518	; 0x206
 1007fa4:	e3400105 	movt	r0, #261	; 0x105
 1007fa8:	eb000373 	bl	1008d7c <Xil_Assert>
 1007fac:	e3a03001 	mov	r3, #1
 1007fb0:	e5843000 	str	r3, [r4]
}
 1007fb4:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1007fb8:	e3090070 	movw	r0, #36976	; 0x9070
 1007fbc:	e3001205 	movw	r1, #517	; 0x205
 1007fc0:	e3400105 	movt	r0, #261	; 0x105
 1007fc4:	eb00036c 	bl	1008d7c <Xil_Assert>
 1007fc8:	e3a03001 	mov	r3, #1
 1007fcc:	e5843000 	str	r3, [r4]
 1007fd0:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1007fd4:	e3090070 	movw	r0, #36976	; 0x9070
 1007fd8:	e3a01f81 	mov	r1, #516	; 0x204
 1007fdc:	e3400105 	movt	r0, #261	; 0x105
 1007fe0:	eb000365 	bl	1008d7c <Xil_Assert>
 1007fe4:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1007fe8:	e3a02001 	mov	r2, #1
 1007fec:	e3403116 	movt	r3, #278	; 0x116
 1007ff0:	e5832000 	str	r2, [r3]
 1007ff4:	e8bd8010 	pop	{r4, pc}

01007ff8 <XScuGic_SoftwareIntr>:
	Xil_AssertNonvoid(InstancePtr != NULL);
 1007ff8:	e3500000 	cmp	r0, #0
{
 1007ffc:	e92d4010 	push	{r4, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008000:	0a000025 	beq	100809c <XScuGic_SoftwareIntr+0xa4>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008004:	e590c004 	ldr	ip, [r0, #4]
 1008008:	e3013111 	movw	r3, #4369	; 0x1111
 100800c:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008010:	e30a44c0 	movw	r4, #42176	; 0xa4c0
 1008014:	e3404116 	movt	r4, #278	; 0x116
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008018:	e15c0003 	cmp	ip, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 100801c:	e3a03000 	mov	r3, #0
 1008020:	e5843000 	str	r3, [r4]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008024:	1a00000c 	bne	100805c <XScuGic_SoftwareIntr+0x64>
	Xil_AssertNonvoid(Int_Id <= 15U);
 1008028:	e351000f 	cmp	r1, #15
 100802c:	8a000012 	bhi	100807c <XScuGic_SoftwareIntr+0x84>
	Xil_AssertNonvoid(Cpu_Id <= 255U);
 1008030:	e35200ff 	cmp	r2, #255	; 0xff
 1008034:	8a000021 	bhi	10080c0 <XScuGic_SoftwareIntr+0xc8>
	XScuGic_DistWriteReg(InstancePtr, XSCUGIC_SFI_TRIG_OFFSET, Mask);
 1008038:	e5900000 	ldr	r0, [r0]
	Mask = ((Cpu_Id << 16U) | Int_Id) &
 100803c:	e1811802 	orr	r1, r1, r2, lsl #16
 1008040:	e3a0300f 	mov	r3, #15
 1008044:	e34030ff 	movt	r3, #255	; 0xff
	XScuGic_DistWriteReg(InstancePtr, XSCUGIC_SFI_TRIG_OFFSET, Mask);
 1008048:	e5902008 	ldr	r2, [r0, #8]
	Mask = ((Cpu_Id << 16U) | Int_Id) &
 100804c:	e0033001 	and	r3, r3, r1
 1008050:	e5823f00 	str	r3, [r2, #3840]	; 0xf00
}
 1008054:	e3a00000 	mov	r0, #0
 1008058:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100805c:	e3090070 	movw	r0, #36976	; 0x9070
 1008060:	e30012b3 	movw	r1, #691	; 0x2b3
 1008064:	e3400105 	movt	r0, #261	; 0x105
 1008068:	eb000343 	bl	1008d7c <Xil_Assert>
 100806c:	e3a03001 	mov	r3, #1
}
 1008070:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008074:	e5843000 	str	r3, [r4]
}
 1008078:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(Int_Id <= 15U);
 100807c:	e3090070 	movw	r0, #36976	; 0x9070
 1008080:	e3a01fad 	mov	r1, #692	; 0x2b4
 1008084:	e3400105 	movt	r0, #261	; 0x105
 1008088:	eb00033b 	bl	1008d7c <Xil_Assert>
 100808c:	e3a03001 	mov	r3, #1
}
 1008090:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(Int_Id <= 15U);
 1008094:	e5843000 	str	r3, [r4]
}
 1008098:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 100809c:	e3090070 	movw	r0, #36976	; 0x9070
 10080a0:	e30012b2 	movw	r1, #690	; 0x2b2
 10080a4:	e3400105 	movt	r0, #261	; 0x105
 10080a8:	eb000333 	bl	1008d7c <Xil_Assert>
 10080ac:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 10080b0:	e3a02001 	mov	r2, #1
 10080b4:	e3403116 	movt	r3, #278	; 0x116
 10080b8:	e5832000 	str	r2, [r3]
 10080bc:	eaffffe4 	b	1008054 <XScuGic_SoftwareIntr+0x5c>
	Xil_AssertNonvoid(Cpu_Id <= 255U);
 10080c0:	e3090070 	movw	r0, #36976	; 0x9070
 10080c4:	e30012b5 	movw	r1, #693	; 0x2b5
 10080c8:	e3400105 	movt	r0, #261	; 0x105
 10080cc:	eb00032a 	bl	1008d7c <Xil_Assert>
 10080d0:	e3a03001 	mov	r3, #1
 10080d4:	e5843000 	str	r3, [r4]
 10080d8:	eaffffdd 	b	1008054 <XScuGic_SoftwareIntr+0x5c>

010080dc <XScuGic_SetPriorityTriggerType>:
	u32 Index;
#endif
	u8 LocalPriority;
	LocalPriority = Priority;

	Xil_AssertVoid(InstancePtr != NULL);
 10080dc:	e3500000 	cmp	r0, #0
{
 10080e0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 10080e4:	0a000033 	beq	10081b8 <XScuGic_SetPriorityTriggerType+0xdc>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10080e8:	e590e004 	ldr	lr, [r0, #4]
 10080ec:	e301c111 	movw	ip, #4369	; 0x1111
 10080f0:	e341c111 	movt	ip, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10080f4:	e30a44c0 	movw	r4, #42176	; 0xa4c0
 10080f8:	e3404116 	movt	r4, #278	; 0x116
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10080fc:	e15e000c 	cmp	lr, ip
	Xil_AssertVoid(InstancePtr != NULL);
 1008100:	e3a0c000 	mov	ip, #0
 1008104:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008108:	1a00001c 	bne	1008180 <XScuGic_SetPriorityTriggerType+0xa4>
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 100810c:	e351005e 	cmp	r1, #94	; 0x5e
 1008110:	8a000021 	bhi	100819c <XScuGic_SetPriorityTriggerType+0xc0>
	Xil_AssertVoid(Trigger <= (u8)XSCUGIC_INT_CFG_MASK);
 1008114:	e3530003 	cmp	r3, #3
 1008118:	8a00002f 	bhi	10081dc <XScuGic_SetPriorityTriggerType+0x100>
	Xil_AssertVoid(LocalPriority <= (u8)XSCUGIC_MAX_INTR_PRIO_VAL);
 100811c:	e35200f8 	cmp	r2, #248	; 0xf8
 1008120:	8a000034 	bhi	10081f8 <XScuGic_SetPriorityTriggerType+0x11c>
#endif

	/*
	 * Determine the register to write to using the Int_Id.
	 */
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1008124:	e5905000 	ldr	r5, [r0]
 1008128:	e3c1e003 	bic	lr, r1, #3
	LocalPriority = LocalPriority & (u8)XSCUGIC_INTR_PRIO_MASK;
	/*
	 * Shift and Mask the correct bits for the priority and trigger in the
	 * register
	 */
	RegValue &= ~(XSCUGIC_PRIORITY_MASK << ((Int_Id%4U)*8U));
 100812c:	e2010003 	and	r0, r1, #3
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1008130:	e28eeb01 	add	lr, lr, #1024	; 0x400
	RegValue &= ~(XSCUGIC_PRIORITY_MASK << ((Int_Id%4U)*8U));
 1008134:	e1a04180 	lsl	r4, r0, #3
 1008138:	e3a080ff 	mov	r8, #255	; 0xff
	RegValue = XScuGic_DistReadReg(InstancePtr,
 100813c:	e5956008 	ldr	r6, [r5, #8]
	RegValue |= (u32)LocalPriority << ((Int_Id%4U)*8U);
 1008140:	e20220f8 	and	r2, r2, #248	; 0xf8
				RegValue);

	/*
	 * Determine the register to write to using the Int_Id.
	 */
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1008144:	e1a0c221 	lsr	ip, r1, #4

	/*
	 * Shift and Mask the correct bits for the priority and trigger in the
	 * register
	 */
	RegValue &= ~(XSCUGIC_INT_CFG_MASK << ((Int_Id%16U)*2U));
 1008148:	e201100f 	and	r1, r1, #15
 100814c:	e1a01081 	lsl	r1, r1, #1
 1008150:	e3a07003 	mov	r7, #3
	return *(volatile u32 *) Addr;
 1008154:	e79e0006 	ldr	r0, [lr, r6]
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1008158:	e28ccc03 	add	ip, ip, #768	; 0x300
	RegValue &= ~(XSCUGIC_PRIORITY_MASK << ((Int_Id%4U)*8U));
 100815c:	e1c00418 	bic	r0, r0, r8, lsl r4
	RegValue |= (u32)LocalPriority << ((Int_Id%4U)*8U);
 1008160:	e1800412 	orr	r0, r0, r2, lsl r4
	*LocalAddr = Value;
 1008164:	e78e0006 	str	r0, [lr, r6]
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1008168:	e5950008 	ldr	r0, [r5, #8]
	return *(volatile u32 *) Addr;
 100816c:	e790210c 	ldr	r2, [r0, ip, lsl #2]
	RegValue &= ~(XSCUGIC_INT_CFG_MASK << ((Int_Id%16U)*2U));
 1008170:	e1c22117 	bic	r2, r2, r7, lsl r1
	RegValue |= (u32)Trigger << ((Int_Id%16U)*2U);
 1008174:	e1821113 	orr	r1, r2, r3, lsl r1
	*LocalAddr = Value;
 1008178:	e780110c 	str	r1, [r0, ip, lsl #2]
 100817c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008180:	e3090070 	movw	r0, #36976	; 0x9070
 1008184:	e3001312 	movw	r1, #786	; 0x312
 1008188:	e3400105 	movt	r0, #261	; 0x105
 100818c:	eb0002fa 	bl	1008d7c <Xil_Assert>
 1008190:	e3a03001 	mov	r3, #1
 1008194:	e5843000 	str	r3, [r4]
 1008198:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 100819c:	e3090070 	movw	r0, #36976	; 0x9070
 10081a0:	e3001313 	movw	r1, #787	; 0x313
 10081a4:	e3400105 	movt	r0, #261	; 0x105
 10081a8:	eb0002f3 	bl	1008d7c <Xil_Assert>
 10081ac:	e3a03001 	mov	r3, #1
 10081b0:	e5843000 	str	r3, [r4]
 10081b4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10081b8:	e3090070 	movw	r0, #36976	; 0x9070
 10081bc:	e3001311 	movw	r1, #785	; 0x311
 10081c0:	e3400105 	movt	r0, #261	; 0x105
 10081c4:	eb0002ec 	bl	1008d7c <Xil_Assert>
 10081c8:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 10081cc:	e3a02001 	mov	r2, #1
 10081d0:	e3403116 	movt	r3, #278	; 0x116
 10081d4:	e5832000 	str	r2, [r3]
 10081d8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(Trigger <= (u8)XSCUGIC_INT_CFG_MASK);
 10081dc:	e3090070 	movw	r0, #36976	; 0x9070
 10081e0:	e3a01fc5 	mov	r1, #788	; 0x314
 10081e4:	e3400105 	movt	r0, #261	; 0x105
 10081e8:	eb0002e3 	bl	1008d7c <Xil_Assert>
 10081ec:	e3a03001 	mov	r3, #1
 10081f0:	e5843000 	str	r3, [r4]
 10081f4:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(LocalPriority <= (u8)XSCUGIC_MAX_INTR_PRIO_VAL);
 10081f8:	e3090070 	movw	r0, #36976	; 0x9070
 10081fc:	e3001315 	movw	r1, #789	; 0x315
 1008200:	e3400105 	movt	r0, #261	; 0x105
 1008204:	eb0002dc 	bl	1008d7c <Xil_Assert>
 1008208:	e3a03001 	mov	r3, #1
 100820c:	e5843000 	str	r3, [r4]
	 * Write the value back to the register.
	 */
	XScuGic_DistWriteReg(InstancePtr, XSCUGIC_INT_CFG_OFFSET_CALC(Int_Id),
				RegValue);

}
 1008210:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01008214 <XScuGic_GetPriorityTriggerType>:
void XScuGic_GetPriorityTriggerType(XScuGic *InstancePtr, u32 Int_Id,
					u8 *Priority, u8 *Trigger)
{
	u32 RegValue;

	Xil_AssertVoid(InstancePtr != NULL);
 1008214:	e3500000 	cmp	r0, #0
{
 1008218:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 100821c:	0a000030 	beq	10082e4 <XScuGic_GetPriorityTriggerType+0xd0>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008220:	e590e004 	ldr	lr, [r0, #4]
 1008224:	e301c111 	movw	ip, #4369	; 0x1111
 1008228:	e341c111 	movt	ip, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 100822c:	e30a44c0 	movw	r4, #42176	; 0xa4c0
 1008230:	e3404116 	movt	r4, #278	; 0x116
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008234:	e15e000c 	cmp	lr, ip
	Xil_AssertVoid(InstancePtr != NULL);
 1008238:	e3a0c000 	mov	ip, #0
 100823c:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008240:	1a000019 	bne	10082ac <XScuGic_GetPriorityTriggerType+0x98>
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1008244:	e351005e 	cmp	r1, #94	; 0x5e
 1008248:	8a00001e 	bhi	10082c8 <XScuGic_GetPriorityTriggerType+0xb4>
	Xil_AssertVoid(Priority != NULL);
 100824c:	e3520000 	cmp	r2, #0
 1008250:	0a00002c 	beq	1008308 <XScuGic_GetPriorityTriggerType+0xf4>
	Xil_AssertVoid(Trigger != NULL);
 1008254:	e3530000 	cmp	r3, #0
 1008258:	0a000031 	beq	1008324 <XScuGic_GetPriorityTriggerType+0x110>

	/*
	 * Determine the register to read to using the Int_Id.
	 */
	RegValue = XScuGic_DistReadReg(InstancePtr,
 100825c:	e590c000 	ldr	ip, [r0]

	/*
	 * Shift and Mask the correct bits for the priority and trigger in the
	 * register
	 */
	RegValue = RegValue >> ((Int_Id%4U)*8U);
 1008260:	e201e003 	and	lr, r1, #3
 1008264:	e1a0418e 	lsl	r4, lr, #3
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1008268:	e3c15003 	bic	r5, r1, #3
 100826c:	e2855b01 	add	r5, r5, #1024	; 0x400
 1008270:	e59ce008 	ldr	lr, [ip, #8]
	*Priority = (u8)(RegValue & XSCUGIC_PRIORITY_MASK);

	/*
	 * Determine the register to read to using the Int_Id.
	 */
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1008274:	e1a0c221 	lsr	ip, r1, #4

	/*
	 * Shift and Mask the correct bits for the priority and trigger in the
	 * register
	 */
	RegValue = RegValue >> ((Int_Id%16U)*2U);
 1008278:	e201100f 	and	r1, r1, #15
	RegValue = XScuGic_DistReadReg(InstancePtr,
 100827c:	e28ccc03 	add	ip, ip, #768	; 0x300
	RegValue = RegValue >> ((Int_Id%16U)*2U);
 1008280:	e1a01081 	lsl	r1, r1, #1
	return *(volatile u32 *) Addr;
 1008284:	e795e00e 	ldr	lr, [r5, lr]
	RegValue = RegValue >> ((Int_Id%4U)*8U);
 1008288:	e1a0e43e 	lsr	lr, lr, r4
	*Priority = (u8)(RegValue & XSCUGIC_PRIORITY_MASK);
 100828c:	e5c2e000 	strb	lr, [r2]
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1008290:	e5902000 	ldr	r2, [r0]
 1008294:	e5922008 	ldr	r2, [r2, #8]
 1008298:	e792210c 	ldr	r2, [r2, ip, lsl #2]
	RegValue = RegValue >> ((Int_Id%16U)*2U);
 100829c:	e1a01132 	lsr	r1, r2, r1

	*Trigger = (u8)(RegValue & XSCUGIC_INT_CFG_MASK);
 10082a0:	e2011003 	and	r1, r1, #3
 10082a4:	e5c31000 	strb	r1, [r3]
 10082a8:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10082ac:	e3090070 	movw	r0, #36976	; 0x9070
 10082b0:	e3001367 	movw	r1, #871	; 0x367
 10082b4:	e3400105 	movt	r0, #261	; 0x105
 10082b8:	eb0002af 	bl	1008d7c <Xil_Assert>
 10082bc:	e3a03001 	mov	r3, #1
 10082c0:	e5843000 	str	r3, [r4]
 10082c4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 10082c8:	e3090070 	movw	r0, #36976	; 0x9070
 10082cc:	e3a01fda 	mov	r1, #872	; 0x368
 10082d0:	e3400105 	movt	r0, #261	; 0x105
 10082d4:	eb0002a8 	bl	1008d7c <Xil_Assert>
 10082d8:	e3a03001 	mov	r3, #1
 10082dc:	e5843000 	str	r3, [r4]
 10082e0:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10082e4:	e3090070 	movw	r0, #36976	; 0x9070
 10082e8:	e3001366 	movw	r1, #870	; 0x366
 10082ec:	e3400105 	movt	r0, #261	; 0x105
 10082f0:	eb0002a1 	bl	1008d7c <Xil_Assert>
 10082f4:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 10082f8:	e3a02001 	mov	r2, #1
 10082fc:	e3403116 	movt	r3, #278	; 0x116
 1008300:	e5832000 	str	r2, [r3]
 1008304:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Priority != NULL);
 1008308:	e3090070 	movw	r0, #36976	; 0x9070
 100830c:	e3001369 	movw	r1, #873	; 0x369
 1008310:	e3400105 	movt	r0, #261	; 0x105
 1008314:	eb000298 	bl	1008d7c <Xil_Assert>
 1008318:	e3a03001 	mov	r3, #1
 100831c:	e5843000 	str	r3, [r4]
 1008320:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Trigger != NULL);
 1008324:	e3090070 	movw	r0, #36976	; 0x9070
 1008328:	e300136a 	movw	r1, #874	; 0x36a
 100832c:	e3400105 	movt	r0, #261	; 0x105
 1008330:	eb000291 	bl	1008d7c <Xil_Assert>
 1008334:	e3a03001 	mov	r3, #1
 1008338:	e5843000 	str	r3, [r4]
}
 100833c:	e8bd8070 	pop	{r4, r5, r6, pc}

01008340 <XScuGic_InterruptMaptoCpu>:
		XScuGic_DistWriteReg(InstancePtr, XSCUGIC_IROUTER_OFFSET_CALC(Temp),
						  (Cpu_Id-1));
	}
#else
	u32 Offset;
	Xil_AssertVoid(InstancePtr != NULL);
 1008340:	e3500000 	cmp	r0, #0
{
 1008344:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1008348:	0a000010 	beq	1008390 <XScuGic_InterruptMaptoCpu+0x50>
	RegValue = XScuGic_DistReadReg(InstancePtr,
 100834c:	e5903000 	ldr	r3, [r0]
	Xil_AssertVoid(InstancePtr != NULL);
 1008350:	e30ac4c0 	movw	ip, #42176	; 0xa4c0
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1008354:	e3c20003 	bic	r0, r2, #3
	Xil_AssertVoid(InstancePtr != NULL);
 1008358:	e340c116 	movt	ip, #278	; 0x116
	RegValue = XScuGic_DistReadReg(InstancePtr,
 100835c:	e2800b02 	add	r0, r0, #2048	; 0x800
	Xil_AssertVoid(InstancePtr != NULL);
 1008360:	e3a04000 	mov	r4, #0
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1008364:	e593e008 	ldr	lr, [r3, #8]
			XSCUGIC_SPI_TARGET_OFFSET_CALC(Int_Id));

	Offset = (Int_Id & 0x3U);
	Cpu_Id = (0x1U << Cpu_Id);
 1008368:	e3a03001 	mov	r3, #1
	Xil_AssertVoid(InstancePtr != NULL);
 100836c:	e58c4000 	str	r4, [ip]
	Cpu_Id = (0x1U << Cpu_Id);
 1008370:	e1a03113 	lsl	r3, r3, r1
	Offset = (Int_Id & 0x3U);
 1008374:	e2022003 	and	r2, r2, #3
 1008378:	e790100e 	ldr	r1, [r0, lr]

	RegValue |= (Cpu_Id) << (Offset*8U);
 100837c:	e1a02182 	lsl	r2, r2, #3
 1008380:	e6ef3073 	uxtb	r3, r3
 1008384:	e1813213 	orr	r3, r1, r3, lsl r2
	*LocalAddr = Value;
 1008388:	e780300e 	str	r3, [r0, lr]
 100838c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1008390:	e3090070 	movw	r0, #36976	; 0x9070
 1008394:	e30013a5 	movw	r1, #933	; 0x3a5
 1008398:	e3400105 	movt	r0, #261	; 0x105
 100839c:	eb000276 	bl	1008d7c <Xil_Assert>
 10083a0:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 10083a4:	e3a02001 	mov	r2, #1
 10083a8:	e3403116 	movt	r3, #278	; 0x116
 10083ac:	e5832000 	str	r2, [r3]
	XScuGic_DistWriteReg(InstancePtr,
					XSCUGIC_SPI_TARGET_OFFSET_CALC(Int_Id),
					RegValue);
#endif
}
 10083b0:	e8bd8010 	pop	{r4, pc}

010083b4 <XScuGic_Enable>:
{
 10083b4:	e92d4070 	push	{r4, r5, r6, lr}
	u8 Cpu_Id = (u8)CpuId;
 10083b8:	e3003040 	movw	r3, #64	; 0x40
	Xil_AssertVoid(InstancePtr != NULL);
 10083bc:	e2506000 	subs	r6, r0, #0
	u8 Cpu_Id = (u8)CpuId;
 10083c0:	e3403106 	movt	r3, #262	; 0x106
{
 10083c4:	e1a04001 	mov	r4, r1
	u8 Cpu_Id = (u8)CpuId;
 10083c8:	e5931000 	ldr	r1, [r3]
	Xil_AssertVoid(InstancePtr != NULL);
 10083cc:	0a000024 	beq	1008464 <XScuGic_Enable+0xb0>
 10083d0:	e30a54c0 	movw	r5, #42176	; 0xa4c0
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 10083d4:	e354005e 	cmp	r4, #94	; 0x5e
	Xil_AssertVoid(InstancePtr != NULL);
 10083d8:	e3405116 	movt	r5, #278	; 0x116
 10083dc:	e3a03000 	mov	r3, #0
 10083e0:	e5853000 	str	r3, [r5]
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 10083e4:	8a000017 	bhi	1008448 <XScuGic_Enable+0x94>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10083e8:	e5962004 	ldr	r2, [r6, #4]
 10083ec:	e3013111 	movw	r3, #4369	; 0x1111
 10083f0:	e3413111 	movt	r3, #4369	; 0x1111
 10083f4:	e1520003 	cmp	r2, r3
 10083f8:	1a00000b 	bne	100842c <XScuGic_Enable+0x78>
	XScuGic_InterruptMaptoCpu(InstancePtr, Cpu_Id, Int_Id);
 10083fc:	e1a02004 	mov	r2, r4
 1008400:	e6ef1071 	uxtb	r1, r1
 1008404:	ebffffcd 	bl	1008340 <XScuGic_InterruptMaptoCpu>
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_ENABLE_SET_OFFSET +
 1008408:	e5962000 	ldr	r2, [r6]
	Mask = 0x00000001U << (Int_Id % 32U);
 100840c:	e204101f 	and	r1, r4, #31
 1008410:	e3a03001 	mov	r3, #1
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_ENABLE_SET_OFFSET +
 1008414:	e1a042a4 	lsr	r4, r4, #5
	Mask = 0x00000001U << (Int_Id % 32U);
 1008418:	e1a03113 	lsl	r3, r3, r1
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_ENABLE_SET_OFFSET +
 100841c:	e5922008 	ldr	r2, [r2, #8]
 1008420:	e2844040 	add	r4, r4, #64	; 0x40
 1008424:	e7823104 	str	r3, [r2, r4, lsl #2]
 1008428:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100842c:	e3090070 	movw	r0, #36976	; 0x9070
 1008430:	e300123d 	movw	r1, #573	; 0x23d
 1008434:	e3400105 	movt	r0, #261	; 0x105
 1008438:	eb00024f 	bl	1008d7c <Xil_Assert>
 100843c:	e3a03001 	mov	r3, #1
 1008440:	e5853000 	str	r3, [r5]
}
 1008444:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1008448:	e3090070 	movw	r0, #36976	; 0x9070
 100844c:	e3a01f8f 	mov	r1, #572	; 0x23c
 1008450:	e3400105 	movt	r0, #261	; 0x105
 1008454:	eb000248 	bl	1008d7c <Xil_Assert>
 1008458:	e3a03001 	mov	r3, #1
 100845c:	e5853000 	str	r3, [r5]
 1008460:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1008464:	e3090070 	movw	r0, #36976	; 0x9070
 1008468:	e300123b 	movw	r1, #571	; 0x23b
 100846c:	e3400105 	movt	r0, #261	; 0x105
 1008470:	eb000241 	bl	1008d7c <Xil_Assert>
 1008474:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1008478:	e3a02001 	mov	r2, #1
 100847c:	e3403116 	movt	r3, #278	; 0x116
 1008480:	e5832000 	str	r2, [r3]
 1008484:	e8bd8070 	pop	{r4, r5, r6, pc}

01008488 <XScuGic_InterruptUnmapFromCpu>:
		XScuGic_DistWriteReg(InstancePtr, XSCUGIC_IROUTER_OFFSET_CALC(Temp),
						  (Cpu_Id-1));
	}
#else
	u32 Offset;
	Xil_AssertVoid(InstancePtr != NULL);
 1008488:	e3500000 	cmp	r0, #0
{
 100848c:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1008490:	0a000010 	beq	10084d8 <XScuGic_InterruptUnmapFromCpu+0x50>
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1008494:	e5903000 	ldr	r3, [r0]
	Xil_AssertVoid(InstancePtr != NULL);
 1008498:	e30ac4c0 	movw	ip, #42176	; 0xa4c0
	RegValue = XScuGic_DistReadReg(InstancePtr,
 100849c:	e3c20003 	bic	r0, r2, #3
	Xil_AssertVoid(InstancePtr != NULL);
 10084a0:	e340c116 	movt	ip, #278	; 0x116
	RegValue = XScuGic_DistReadReg(InstancePtr,
 10084a4:	e2800b02 	add	r0, r0, #2048	; 0x800
	Xil_AssertVoid(InstancePtr != NULL);
 10084a8:	e3a04000 	mov	r4, #0
	RegValue = XScuGic_DistReadReg(InstancePtr,
 10084ac:	e593e008 	ldr	lr, [r3, #8]
				XSCUGIC_SPI_TARGET_OFFSET_CALC(Int_Id));

	Offset = (Int_Id & 0x3U);
	Cpu_Id = (0x1U << Cpu_Id);
 10084b0:	e3a03001 	mov	r3, #1
	Xil_AssertVoid(InstancePtr != NULL);
 10084b4:	e58c4000 	str	r4, [ip]
	Cpu_Id = (0x1U << Cpu_Id);
 10084b8:	e1a03113 	lsl	r3, r3, r1
	Offset = (Int_Id & 0x3U);
 10084bc:	e2022003 	and	r2, r2, #3
	return *(volatile u32 *) Addr;
 10084c0:	e790100e 	ldr	r1, [r0, lr]

	RegValue &= ~(Cpu_Id << (Offset*8U));
 10084c4:	e1a02182 	lsl	r2, r2, #3
 10084c8:	e6ef3073 	uxtb	r3, r3
 10084cc:	e1c13213 	bic	r3, r1, r3, lsl r2
	*LocalAddr = Value;
 10084d0:	e780300e 	str	r3, [r0, lr]
 10084d4:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10084d8:	e3090070 	movw	r0, #36976	; 0x9070
 10084dc:	e30013d1 	movw	r1, #977	; 0x3d1
 10084e0:	e3400105 	movt	r0, #261	; 0x105
 10084e4:	eb000224 	bl	1008d7c <Xil_Assert>
 10084e8:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 10084ec:	e3a02001 	mov	r2, #1
 10084f0:	e3403116 	movt	r3, #278	; 0x116
 10084f4:	e5832000 	str	r2, [r3]
	XScuGic_DistWriteReg(InstancePtr,
				XSCUGIC_SPI_TARGET_OFFSET_CALC(Int_Id),
			RegValue);
#endif
}
 10084f8:	e8bd8010 	pop	{r4, pc}

010084fc <XScuGic_Disable>:
{
 10084fc:	e92d4070 	push	{r4, r5, r6, lr}
	u8 Cpu_Id = (u8)CpuId;
 1008500:	e3003040 	movw	r3, #64	; 0x40
	Xil_AssertVoid(InstancePtr != NULL);
 1008504:	e2506000 	subs	r6, r0, #0
	u8 Cpu_Id = (u8)CpuId;
 1008508:	e3403106 	movt	r3, #262	; 0x106
{
 100850c:	e1a04001 	mov	r4, r1
	u8 Cpu_Id = (u8)CpuId;
 1008510:	e5931000 	ldr	r1, [r3]
	Xil_AssertVoid(InstancePtr != NULL);
 1008514:	0a000024 	beq	10085ac <XScuGic_Disable+0xb0>
 1008518:	e30a54c0 	movw	r5, #42176	; 0xa4c0
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 100851c:	e354005e 	cmp	r4, #94	; 0x5e
	Xil_AssertVoid(InstancePtr != NULL);
 1008520:	e3405116 	movt	r5, #278	; 0x116
 1008524:	e3a03000 	mov	r3, #0
 1008528:	e5853000 	str	r3, [r5]
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 100852c:	8a000017 	bhi	1008590 <XScuGic_Disable+0x94>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008530:	e5962004 	ldr	r2, [r6, #4]
 1008534:	e3013111 	movw	r3, #4369	; 0x1111
 1008538:	e3413111 	movt	r3, #4369	; 0x1111
 100853c:	e1520003 	cmp	r2, r3
 1008540:	1a00000b 	bne	1008574 <XScuGic_Disable+0x78>
	XScuGic_InterruptUnmapFromCpu(InstancePtr, Cpu_Id, Int_Id);
 1008544:	e1a02004 	mov	r2, r4
 1008548:	e6ef1071 	uxtb	r1, r1
 100854c:	ebffffcd 	bl	1008488 <XScuGic_InterruptUnmapFromCpu>
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 1008550:	e5962000 	ldr	r2, [r6]
	Mask = 0x00000001U << (Int_Id % 32U);
 1008554:	e204101f 	and	r1, r4, #31
 1008558:	e3a03001 	mov	r3, #1
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 100855c:	e1a042a4 	lsr	r4, r4, #5
	Mask = 0x00000001U << (Int_Id % 32U);
 1008560:	e1a03113 	lsl	r3, r3, r1
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 1008564:	e5922008 	ldr	r2, [r2, #8]
 1008568:	e2844060 	add	r4, r4, #96	; 0x60
 100856c:	e7823104 	str	r3, [r2, r4, lsl #2]
 1008570:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008574:	e3090070 	movw	r0, #36976	; 0x9070
 1008578:	e3a01f9e 	mov	r1, #632	; 0x278
 100857c:	e3400105 	movt	r0, #261	; 0x105
 1008580:	eb0001fd 	bl	1008d7c <Xil_Assert>
 1008584:	e3a03001 	mov	r3, #1
 1008588:	e5853000 	str	r3, [r5]
}
 100858c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1008590:	e3090070 	movw	r0, #36976	; 0x9070
 1008594:	e3001277 	movw	r1, #631	; 0x277
 1008598:	e3400105 	movt	r0, #261	; 0x105
 100859c:	eb0001f6 	bl	1008d7c <Xil_Assert>
 10085a0:	e3a03001 	mov	r3, #1
 10085a4:	e5853000 	str	r3, [r5]
 10085a8:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10085ac:	e3090070 	movw	r0, #36976	; 0x9070
 10085b0:	e3001276 	movw	r1, #630	; 0x276
 10085b4:	e3400105 	movt	r0, #261	; 0x105
 10085b8:	eb0001ef 	bl	1008d7c <Xil_Assert>
 10085bc:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 10085c0:	e3a02001 	mov	r2, #1
 10085c4:	e3403116 	movt	r3, #278	; 0x116
 10085c8:	e5832000 	str	r2, [r3]
 10085cc:	e8bd8070 	pop	{r4, r5, r6, pc}

010085d0 <XScuGic_UnmapAllInterruptsFromCpu>:
{
	u32 Int_Id;
	u32 Target_Cpu;
	u32 LocalCpuID = (1U << Cpu_Id);

	Xil_AssertVoid(InstancePtr != NULL);
 10085d0:	e3500000 	cmp	r0, #0
{
 10085d4:	e92d4010 	push	{r4, lr}
	u32 LocalCpuID = (1U << Cpu_Id);
 10085d8:	e3a04001 	mov	r4, #1
 10085dc:	e1a01114 	lsl	r1, r4, r1
	Xil_AssertVoid(InstancePtr != NULL);
 10085e0:	0a000011 	beq	100862c <XScuGic_UnmapAllInterruptsFromCpu+0x5c>

	LocalCpuID |= LocalCpuID << 8U;
 10085e4:	e1811401 	orr	r1, r1, r1, lsl #8
	Xil_AssertVoid(InstancePtr != NULL);
 10085e8:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 10085ec:	e3403116 	movt	r3, #278	; 0x116
	LocalCpuID |= LocalCpuID << 16U;

	for (Int_Id = 32U; Int_Id  < XSCUGIC_MAX_NUM_INTR_INPUTS;
			Int_Id = Int_Id+4U) {

		Target_Cpu = XScuGic_DistReadReg(InstancePtr,
 10085f0:	e590c000 	ldr	ip, [r0]
	LocalCpuID |= LocalCpuID << 16U;
 10085f4:	e1811801 	orr	r1, r1, r1, lsl #16
	Xil_AssertVoid(InstancePtr != NULL);
 10085f8:	e3a02000 	mov	r2, #0
 10085fc:	e5832000 	str	r2, [r3]
	for (Int_Id = 32U; Int_Id  < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1008600:	e3a03020 	mov	r3, #32
 1008604:	e1e00001 	mvn	r0, r1
		Target_Cpu = XScuGic_DistReadReg(InstancePtr,
 1008608:	e59c2008 	ldr	r2, [ip, #8]
 100860c:	e2822b02 	add	r2, r2, #2048	; 0x800
	return *(volatile u32 *) Addr;
 1008610:	e7921003 	ldr	r1, [r2, r3]
				XSCUGIC_SPI_TARGET_OFFSET_CALC(Int_Id));
		/* Remove LocalCpuID from interrupt target register */
		Target_Cpu &= (~LocalCpuID);
 1008614:	e0011000 	and	r1, r1, r0
	*LocalAddr = Value;
 1008618:	e7821003 	str	r1, [r2, r3]
			Int_Id = Int_Id+4U) {
 100861c:	e2833004 	add	r3, r3, #4
	for (Int_Id = 32U; Int_Id  < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1008620:	e3530060 	cmp	r3, #96	; 0x60
 1008624:	1afffff7 	bne	1008608 <XScuGic_UnmapAllInterruptsFromCpu+0x38>
 1008628:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 100862c:	e3090070 	movw	r0, #36976	; 0x9070
 1008630:	e30013f1 	movw	r1, #1009	; 0x3f1
 1008634:	e3400105 	movt	r0, #261	; 0x105
 1008638:	eb0001cf 	bl	1008d7c <Xil_Assert>
 100863c:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1008640:	e3403116 	movt	r3, #278	; 0x116
 1008644:	e5834000 	str	r4, [r3]
 1008648:	e8bd8010 	pop	{r4, pc}

0100864c <XScuGic_Stop>:
{
	u32 Int_Id;
	u32 RegValue;
	u32 Target_Cpu;
	u32 DistDisable = 1; /* Track distributor status*/
	u32 LocalCpuID = ((u32)0x1 << CpuId);
 100864c:	e3003040 	movw	r3, #64	; 0x40

	Xil_AssertVoid(InstancePtr != NULL);
 1008650:	e3500000 	cmp	r0, #0
	u32 LocalCpuID = ((u32)0x1 << CpuId);
 1008654:	e3403106 	movt	r3, #262	; 0x106
{
 1008658:	e92d4070 	push	{r4, r5, r6, lr}
	u32 LocalCpuID = ((u32)0x1 << CpuId);
 100865c:	e593e000 	ldr	lr, [r3]
	Xil_AssertVoid(InstancePtr != NULL);
 1008660:	0a000027 	beq	1008704 <XScuGic_Stop+0xb8>
 1008664:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1008668:	e3a02000 	mov	r2, #0

	/* If distributor is already disabled, no need to do anything */
	RegValue = XScuGic_DistReadReg(InstancePtr, XSCUGIC_DIST_EN_OFFSET);
 100866c:	e5904000 	ldr	r4, [r0]
	Xil_AssertVoid(InstancePtr != NULL);
 1008670:	e3403116 	movt	r3, #278	; 0x116
 1008674:	e5832000 	str	r2, [r3]
	RegValue = XScuGic_DistReadReg(InstancePtr, XSCUGIC_DIST_EN_OFFSET);
 1008678:	e5941008 	ldr	r1, [r4, #8]
	return *(volatile u32 *) Addr;
 100867c:	e5913000 	ldr	r3, [r1]
	if ((RegValue & XSCUGIC_EN_INT_MASK) == 0U) {
 1008680:	e3130001 	tst	r3, #1
 1008684:	08bd8070 	popeq	{r4, r5, r6, pc}
	u32 LocalCpuID = ((u32)0x1 << CpuId);
 1008688:	e3a0c001 	mov	ip, #1
	/*
	 * Check if the interrupt are targeted to current cpu only or not.
	 * Also remove current cpu from interrupt target register for all
	 * interrupts.
	 */
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 100868c:	e3a02020 	mov	r2, #32
	u32 LocalCpuID = ((u32)0x1 << CpuId);
 1008690:	e1a0ee1c 	lsl	lr, ip, lr
	LocalCpuID |= LocalCpuID << 8U;
 1008694:	e18ee40e 	orr	lr, lr, lr, lsl #8
	LocalCpuID |= LocalCpuID << 16U;
 1008698:	e18ee80e 	orr	lr, lr, lr, lsl #16
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 100869c:	e1e0500e 	mvn	r5, lr
 10086a0:	ea000000 	b	10086a8 <XScuGic_Stop+0x5c>
 10086a4:	e5941008 	ldr	r1, [r4, #8]
			Int_Id = Int_Id+4U) {

		Target_Cpu = XScuGic_DistReadReg(InstancePtr,
 10086a8:	e2820b02 	add	r0, r2, #2048	; 0x800
			Int_Id = Int_Id+4U) {
 10086ac:	e2822004 	add	r2, r2, #4
 10086b0:	e7903001 	ldr	r3, [r0, r1]
		if ((Target_Cpu != LocalCpuID) && (Target_Cpu != 0)) {
			/*
			 * If any other CPU is also programmed to target
			 * register, GIC distributor can not be disabled.
			 */
			DistDisable = 0;
 10086b4:	e15e0003 	cmp	lr, r3
 10086b8:	13530000 	cmpne	r3, #0
		}

		/* Remove current CPU from interrupt target register */
		Target_Cpu &= (~LocalCpuID);
 10086bc:	e0033005 	and	r3, r3, r5
			DistDisable = 0;
 10086c0:	13a0c000 	movne	ip, #0
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 10086c4:	e3520060 	cmp	r2, #96	; 0x60
	*LocalAddr = Value;
 10086c8:	e7803001 	str	r3, [r0, r1]
 10086cc:	1afffff4 	bne	10086a4 <XScuGic_Stop+0x58>

	/*
	 * If GIC distributor is safe to be disabled, disable all the interrupt
	 * and then disable distributor.
	 */
	if (DistDisable == 1) {
 10086d0:	e35c0001 	cmp	ip, #1
 10086d4:	18bd8070 	popne	{r4, r5, r6, pc}
		for (Int_Id = 0U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
				Int_Id = Int_Id+32U) {
			/*
			 * Disable all the interrupts
			 */
			XScuGic_DistWriteReg(InstancePtr,
 10086d8:	e5941008 	ldr	r1, [r4, #8]
 10086dc:	e3e03000 	mvn	r3, #0
 10086e0:	e3a02000 	mov	r2, #0
 10086e4:	e5813180 	str	r3, [r1, #384]	; 0x180
 10086e8:	e5941008 	ldr	r1, [r4, #8]
 10086ec:	e5813184 	str	r3, [r1, #388]	; 0x184
 10086f0:	e5941008 	ldr	r1, [r4, #8]
 10086f4:	e5813188 	str	r3, [r1, #392]	; 0x188
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 10086f8:	e5943008 	ldr	r3, [r4, #8]
	*LocalAddr = Value;
 10086fc:	e5832000 	str	r2, [r3]
							Int_Id),
			0xFFFFFFFFU);
		}
		XScuGic_DistWriteReg(InstancePtr, XSCUGIC_DIST_EN_OFFSET, 0U);
	}
}
 1008700:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1008704:	e3090070 	movw	r0, #36976	; 0x9070
 1008708:	e3001419 	movw	r1, #1049	; 0x419
 100870c:	e3400105 	movt	r0, #261	; 0x105
 1008710:	eb000199 	bl	1008d7c <Xil_Assert>
 1008714:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1008718:	e3a02001 	mov	r2, #1
 100871c:	e3403116 	movt	r3, #278	; 0x116
 1008720:	e5832000 	str	r2, [r3]
 1008724:	e8bd8070 	pop	{r4, r5, r6, pc}

01008728 <XScuGic_CfgInitialize>:
{
 1008728:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 100872c:	e2504000 	subs	r4, r0, #0
 1008730:	0a000049 	beq	100885c <XScuGic_CfgInitialize+0x134>
 1008734:	e30a54c0 	movw	r5, #42176	; 0xa4c0
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1008738:	e3510000 	cmp	r1, #0
	Xil_AssertNonvoid(InstancePtr != NULL);
 100873c:	e3405116 	movt	r5, #278	; 0x116
 1008740:	e3a02000 	mov	r2, #0
 1008744:	e5852000 	str	r2, [r5]
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1008748:	0a00004c 	beq	1008880 <XScuGic_CfgInitialize+0x158>
	if(InstancePtr->IsReady != XIL_COMPONENT_IS_READY) {
 100874c:	e5940004 	ldr	r0, [r4, #4]
 1008750:	e3013111 	movw	r3, #4369	; 0x1111
 1008754:	e3413111 	movt	r3, #4369	; 0x1111
 1008758:	e1500003 	cmp	r0, r3
 100875c:	0a00001e 	beq	10087dc <XScuGic_CfgInitialize+0xb4>
						= (Xil_InterruptHandler)StubHandler;
 1008760:	e307ce08 	movw	ip, #32264	; 0x7e08
 1008764:	e1a03001 	mov	r3, r1
 1008768:	e340c100 	movt	ip, #256	; 0x100
 100876c:	e2810fbe 	add	r0, r1, #760	; 0x2f8
		InstancePtr->IsReady = 0U;
 1008770:	e5842004 	str	r2, [r4, #4]
		InstancePtr->Config = ConfigPtr;
 1008774:	e5841000 	str	r1, [r4]
			if ((InstancePtr->Config->HandlerTable[Int_Id].Handler
 1008778:	e593200c 	ldr	r2, [r3, #12]
 100877c:	e2833008 	add	r3, r3, #8
			InstancePtr->Config->HandlerTable[Int_Id].CallBackRef =
 1008780:	e5834008 	str	r4, [r3, #8]
			if ((InstancePtr->Config->HandlerTable[Int_Id].Handler
 1008784:	e3520000 	cmp	r2, #0
						= (Xil_InterruptHandler)StubHandler;
 1008788:	0583c004 	streq	ip, [r3, #4]
		for (Int_Id = 0U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 100878c:	e1500003 	cmp	r0, r3
 1008790:	1afffff8 	bne	1008778 <XScuGic_CfgInitialize+0x50>
		XScuGic_Stop(InstancePtr);
 1008794:	e1a00004 	mov	r0, r4
 1008798:	ebffffab 	bl	100864c <XScuGic_Stop>
	RegValue = XScuGic_DistReadReg(InstancePtr, XSCUGIC_DIST_EN_OFFSET);
 100879c:	e5941000 	ldr	r1, [r4]
	Xil_AssertVoid(InstancePtr != NULL);
 10087a0:	e3a03000 	mov	r3, #0
 10087a4:	e5853000 	str	r3, [r5]
	return *(volatile u32 *) Addr;
 10087a8:	e5910008 	ldr	r0, [r1, #8]
 10087ac:	e5903000 	ldr	r3, [r0]
	if ((RegValue & XSCUGIC_EN_INT_MASK) == 0U) {
 10087b0:	e2133001 	ands	r3, r3, #1
 10087b4:	0a00000a 	beq	10087e4 <XScuGic_CfgInitialize+0xbc>
	XScuGic_CPUWriteReg(InstancePtr, XSCUGIC_CPU_PRIOR_OFFSET, 0xF0U);
 10087b8:	e5912004 	ldr	r2, [r1, #4]
	*LocalAddr = Value;
 10087bc:	e3a0c0f0 	mov	ip, #240	; 0xf0
		InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 10087c0:	e3013111 	movw	r3, #4369	; 0x1111
 10087c4:	e3a00007 	mov	r0, #7
 10087c8:	e3413111 	movt	r3, #4369	; 0x1111
 10087cc:	e582c004 	str	ip, [r2, #4]
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 10087d0:	e5912004 	ldr	r2, [r1, #4]
	*LocalAddr = Value;
 10087d4:	e5820000 	str	r0, [r2]
 10087d8:	e5843004 	str	r3, [r4, #4]
}
 10087dc:	e3a00000 	mov	r0, #0
 10087e0:	e8bd8070 	pop	{r4, r5, r6, pc}
 10087e4:	e1a0c003 	mov	ip, r3
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 10087e8:	e3a02020 	mov	r2, #32
 10087ec:	e5803000 	str	r3, [r0]
		XScuGic_DistWriteReg(InstancePtr,
 10087f0:	e1a03222 	lsr	r3, r2, #4
 10087f4:	e5910008 	ldr	r0, [r1, #8]
			Int_Id = Int_Id+16U) {
 10087f8:	e2822010 	add	r2, r2, #16
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 10087fc:	e3520060 	cmp	r2, #96	; 0x60
		XScuGic_DistWriteReg(InstancePtr,
 1008800:	e2833c03 	add	r3, r3, #768	; 0x300
 1008804:	e780c103 	str	ip, [r0, r3, lsl #2]
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1008808:	1afffff8 	bne	10087f0 <XScuGic_CfgInitialize+0xc8>
 100880c:	e30a00a0 	movw	r0, #41120	; 0xa0a0
	for (Int_Id = 0U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1008810:	e3a03000 	mov	r3, #0
 1008814:	e34a00a0 	movt	r0, #41120	; 0xa0a0
		XScuGic_DistWriteReg(InstancePtr,
 1008818:	e5912008 	ldr	r2, [r1, #8]
 100881c:	e2822b01 	add	r2, r2, #1024	; 0x400
 1008820:	e7820003 	str	r0, [r2, r3]
			Int_Id = Int_Id+4U) {
 1008824:	e2833004 	add	r3, r3, #4
	for (Int_Id = 0U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1008828:	e3530060 	cmp	r3, #96	; 0x60
 100882c:	1afffff9 	bne	1008818 <XScuGic_CfgInitialize+0xf0>
		XScuGic_DistWriteReg(InstancePtr,
 1008830:	e5910008 	ldr	r0, [r1, #8]
 1008834:	e3e03000 	mvn	r3, #0
 1008838:	e3a02001 	mov	r2, #1
 100883c:	e5803180 	str	r3, [r0, #384]	; 0x180
 1008840:	e5910008 	ldr	r0, [r1, #8]
 1008844:	e5803184 	str	r3, [r0, #388]	; 0x184
 1008848:	e5910008 	ldr	r0, [r1, #8]
 100884c:	e5803188 	str	r3, [r0, #392]	; 0x188
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 1008850:	e5913008 	ldr	r3, [r1, #8]
	*LocalAddr = Value;
 1008854:	e5832000 	str	r2, [r3]
 1008858:	eaffffd6 	b	10087b8 <XScuGic_CfgInitialize+0x90>
	Xil_AssertNonvoid(InstancePtr != NULL);
 100885c:	e3090070 	movw	r0, #36976	; 0x9070
 1008860:	e3001181 	movw	r1, #385	; 0x181
 1008864:	e3400105 	movt	r0, #261	; 0x105
 1008868:	eb000143 	bl	1008d7c <Xil_Assert>
 100886c:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1008870:	e3a02001 	mov	r2, #1
 1008874:	e3403116 	movt	r3, #278	; 0x116
 1008878:	e5832000 	str	r2, [r3]
 100887c:	eaffffd6 	b	10087dc <XScuGic_CfgInitialize+0xb4>
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1008880:	e3090070 	movw	r0, #36976	; 0x9070
 1008884:	e3001182 	movw	r1, #386	; 0x182
 1008888:	e3400105 	movt	r0, #261	; 0x105
 100888c:	eb00013a 	bl	1008d7c <Xil_Assert>
 1008890:	e3a03001 	mov	r3, #1
 1008894:	e5853000 	str	r3, [r5]
 1008898:	eaffffcf 	b	10087dc <XScuGic_CfgInitialize+0xb4>

0100889c <XScuGic_SetCpuID>:
* @note		None
*
*****************************************************************************/
void XScuGic_SetCpuID(u32 CpuCoreId)
{
	Xil_AssertVoid(CpuCoreId <= 1U);
 100889c:	e3500001 	cmp	r0, #1
 10088a0:	8a000007 	bhi	10088c4 <XScuGic_SetCpuID+0x28>
 10088a4:	e30a24c0 	movw	r2, #42176	; 0xa4c0

	CpuId = CpuCoreId;
 10088a8:	e3003040 	movw	r3, #64	; 0x40
	Xil_AssertVoid(CpuCoreId <= 1U);
 10088ac:	e3402116 	movt	r2, #278	; 0x116
 10088b0:	e3a01000 	mov	r1, #0
	CpuId = CpuCoreId;
 10088b4:	e3403106 	movt	r3, #262	; 0x106
	Xil_AssertVoid(CpuCoreId <= 1U);
 10088b8:	e5821000 	str	r1, [r2]
	CpuId = CpuCoreId;
 10088bc:	e5830000 	str	r0, [r3]
 10088c0:	e12fff1e 	bx	lr
	Xil_AssertVoid(CpuCoreId <= 1U);
 10088c4:	e3090070 	movw	r0, #36976	; 0x9070
{
 10088c8:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(CpuCoreId <= 1U);
 10088cc:	e300145d 	movw	r1, #1117	; 0x45d
 10088d0:	e3400105 	movt	r0, #261	; 0x105
 10088d4:	eb000128 	bl	1008d7c <Xil_Assert>
 10088d8:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 10088dc:	e3a02001 	mov	r2, #1
 10088e0:	e3403116 	movt	r3, #278	; 0x116
 10088e4:	e5832000 	str	r2, [r3]
}
 10088e8:	e8bd8010 	pop	{r4, pc}

010088ec <XScuGic_GetCpuID>:
* @note        None.
*
*****************************************************************************/
u32 XScuGic_GetCpuID(void)
{
	return CpuId;
 10088ec:	e3003040 	movw	r3, #64	; 0x40
 10088f0:	e3403106 	movt	r3, #262	; 0x106
}
 10088f4:	e5930000 	ldr	r0, [r3]
 10088f8:	e12fff1e 	bx	lr

010088fc <XScuGic_LookupConfig>:
{
	XScuGic_Config *CfgPtr = NULL;
	u32 Index;

	for (Index = 0U; Index < (u32)XPAR_SCUGIC_NUM_INSTANCES; Index++) {
		if (XScuGic_ConfigTable[Index].DeviceId == DeviceId) {
 10088fc:	e3093490 	movw	r3, #38032	; 0x9490
 1008900:	e3403105 	movt	r3, #261	; 0x105
 1008904:	e1d320b0 	ldrh	r2, [r3]
			break;
		}
	}

	return (XScuGic_Config *)CfgPtr;
}
 1008908:	e1520000 	cmp	r2, r0
 100890c:	01a00003 	moveq	r0, r3
 1008910:	13a00000 	movne	r0, #0
 1008914:	e12fff1e 	bx	lr

01008918 <XScuGic_SelfTest>:
*
* @note		None.
*
******************************************************************************/
s32  XScuGic_SelfTest(XScuGic *InstancePtr)
{
 1008918:	e92d4070 	push	{r4, r5, r6, lr}
	s32 Status;

	/*
	 * Assert the arguments
	 */
	Xil_AssertNonvoid(InstancePtr != NULL);
 100891c:	e2506000 	subs	r6, r0, #0
 1008920:	0a00001f 	beq	10089a4 <XScuGic_SelfTest+0x8c>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008924:	e5962004 	ldr	r2, [r6, #4]
 1008928:	e3013111 	movw	r3, #4369	; 0x1111
 100892c:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008930:	e30a54c0 	movw	r5, #42176	; 0xa4c0
 1008934:	e3405116 	movt	r5, #278	; 0x116
 1008938:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100893c:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008940:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008944:	1a00000e 	bne	1008984 <XScuGic_SelfTest+0x6c>

	/*
	 * Read the ID registers.
	 */
	for (Index = 0U; Index <= 3U; Index++) {
		RegValue1 |= XScuGic_DistReadReg(InstancePtr,
 1008948:	e5963000 	ldr	r3, [r6]
			((u32)XSCUGIC_PCELLID_OFFSET + (Index * 4U))) <<
			(Index * 8U);
	}

	if (XSCUGIC_PCELL_ID != RegValue1) {
 100894c:	e30f400d 	movw	r4, #61453	; 0xf00d
 1008950:	e34b4105 	movt	r4, #45317	; 0xb105
		RegValue1 |= XScuGic_DistReadReg(InstancePtr,
 1008954:	e5933008 	ldr	r3, [r3, #8]
	return *(volatile u32 *) Addr;
 1008958:	e5932ff0 	ldr	r2, [r3, #4080]	; 0xff0
 100895c:	e5931ff4 	ldr	r1, [r3, #4084]	; 0xff4
 1008960:	e5930ff8 	ldr	r0, [r3, #4088]	; 0xff8
 1008964:	e5933ffc 	ldr	r3, [r3, #4092]	; 0xffc
			((u32)XSCUGIC_PCELLID_OFFSET + (Index * 4U))) <<
 1008968:	e1a00800 	lsl	r0, r0, #16
		RegValue1 |= XScuGic_DistReadReg(InstancePtr,
 100896c:	e1800401 	orr	r0, r0, r1, lsl #8
 1008970:	e1800c03 	orr	r0, r0, r3, lsl #24
 1008974:	e1800002 	orr	r0, r0, r2
	if (XSCUGIC_PCELL_ID != RegValue1) {
 1008978:	e0500004 	subs	r0, r0, r4
 100897c:	13a00001 	movne	r0, #1
		Status = XST_FAILURE;
	} else {
		Status = XST_SUCCESS;
	}
	return Status;
}
 1008980:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008984:	e309007c 	movw	r0, #36988	; 0x907c
 1008988:	e3a0105e 	mov	r1, #94	; 0x5e
 100898c:	e3400105 	movt	r0, #261	; 0x105
 1008990:	eb0000f9 	bl	1008d7c <Xil_Assert>
 1008994:	e3a03001 	mov	r3, #1
 1008998:	e1a00004 	mov	r0, r4
 100899c:	e5853000 	str	r3, [r5]
 10089a0:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10089a4:	e309007c 	movw	r0, #36988	; 0x907c
 10089a8:	e3a0105d 	mov	r1, #93	; 0x5d
 10089ac:	e3400105 	movt	r0, #261	; 0x105
 10089b0:	eb0000f1 	bl	1008d7c <Xil_Assert>
 10089b4:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 10089b8:	e3a02001 	mov	r2, #1
 10089bc:	e3403116 	movt	r3, #278	; 0x116
 10089c0:	e1a00006 	mov	r0, r6
 10089c4:	e5832000 	str	r2, [r3]
 10089c8:	e8bd8070 	pop	{r4, r5, r6, pc}

010089cc <XScuTimer_CfgInitialize>:
* @note		None.
*
******************************************************************************/
s32 XScuTimer_CfgInitialize(XScuTimer *InstancePtr,
			 XScuTimer_Config *ConfigPtr, u32 EffectiveAddress)
{
 10089cc:	e92d4070 	push	{r4, r5, r6, lr}
	s32 Status;
	Xil_AssertNonvoid(InstancePtr != NULL);
 10089d0:	e2505000 	subs	r5, r0, #0
 10089d4:	0a000016 	beq	1008a34 <XScuTimer_CfgInitialize+0x68>
 10089d8:	e30a64c0 	movw	r6, #42176	; 0xa4c0
	Xil_AssertNonvoid(ConfigPtr != NULL);
 10089dc:	e3510000 	cmp	r1, #0
	Xil_AssertNonvoid(InstancePtr != NULL);
 10089e0:	e3406116 	movt	r6, #278	; 0x116
 10089e4:	e3a03000 	mov	r3, #0
 10089e8:	e1a04001 	mov	r4, r1
 10089ec:	e5863000 	str	r3, [r6]
	Xil_AssertNonvoid(ConfigPtr != NULL);
 10089f0:	0a000019 	beq	1008a5c <XScuTimer_CfgInitialize+0x90>
	 * If the device is started, disallow the initialize and return a
	 * status indicating it is started. This allows the user to stop the
	 * device and reinitialize, but prevents a user from inadvertently
	 * initializing.
	 */
	if (InstancePtr->IsStarted != XIL_COMPONENT_IS_STARTED) {
 10089f4:	e595000c 	ldr	r0, [r5, #12]
 10089f8:	e3021222 	movw	r1, #8738	; 0x2222
 10089fc:	e3421222 	movt	r1, #8738	; 0x2222
 1008a00:	e1500001 	cmp	r0, r1
 1008a04:	0a000008 	beq	1008a2c <XScuTimer_CfgInitialize+0x60>
		/*
		 * Copy configuration into the instance structure.
		 */
		InstancePtr->Config.DeviceId = ConfigPtr->DeviceId;
 1008a08:	e1d4c0b0 	ldrh	ip, [r4]
		InstancePtr->IsStarted = (u32)0;

		/*
		 * Indicate the instance is ready to use, successfully initialized.
		 */
		InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 1008a0c:	e3011111 	movw	r1, #4369	; 0x1111
 1008a10:	e3411111 	movt	r1, #4369	; 0x1111

		Status =(s32)XST_SUCCESS;
 1008a14:	e1a00003 	mov	r0, r3
		InstancePtr->Config.BaseAddr = EffectiveAddress;
 1008a18:	e5852004 	str	r2, [r5, #4]
		InstancePtr->IsStarted = (u32)0;
 1008a1c:	e585300c 	str	r3, [r5, #12]
		InstancePtr->Config.DeviceId = ConfigPtr->DeviceId;
 1008a20:	e1c5c0b0 	strh	ip, [r5]
		InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 1008a24:	e5851008 	str	r1, [r5, #8]
	}
	else {
		Status = (s32)XST_DEVICE_IS_STARTED;
	}
	return Status;
}
 1008a28:	e8bd8070 	pop	{r4, r5, r6, pc}
		Status = (s32)XST_DEVICE_IS_STARTED;
 1008a2c:	e3a00005 	mov	r0, #5
 1008a30:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008a34:	e3090090 	movw	r0, #37008	; 0x9090
 1008a38:	e3a01054 	mov	r1, #84	; 0x54
 1008a3c:	e3400105 	movt	r0, #261	; 0x105
 1008a40:	eb0000cd 	bl	1008d7c <Xil_Assert>
 1008a44:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1008a48:	e3a02001 	mov	r2, #1
 1008a4c:	e3403116 	movt	r3, #278	; 0x116
 1008a50:	e1a00005 	mov	r0, r5
 1008a54:	e5832000 	str	r2, [r3]
 1008a58:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1008a5c:	e3090090 	movw	r0, #37008	; 0x9090
 1008a60:	e3a01055 	mov	r1, #85	; 0x55
 1008a64:	e3400105 	movt	r0, #261	; 0x105
 1008a68:	eb0000c3 	bl	1008d7c <Xil_Assert>
 1008a6c:	e3a03001 	mov	r3, #1
 1008a70:	e1a00004 	mov	r0, r4
 1008a74:	e5863000 	str	r3, [r6]
 1008a78:	e8bd8070 	pop	{r4, r5, r6, pc}

01008a7c <XScuTimer_Start>:
******************************************************************************/
void XScuTimer_Start(XScuTimer *InstancePtr)
{
	u32 Register;

	Xil_AssertVoid(InstancePtr != NULL);
 1008a7c:	e3500000 	cmp	r0, #0
{
 1008a80:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1008a84:	0a000017 	beq	1008ae8 <XScuTimer_Start+0x6c>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008a88:	e5901008 	ldr	r1, [r0, #8]
 1008a8c:	e3013111 	movw	r3, #4369	; 0x1111
 1008a90:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1008a94:	e30a44c0 	movw	r4, #42176	; 0xa4c0
 1008a98:	e3404116 	movt	r4, #278	; 0x116
 1008a9c:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008aa0:	e1510003 	cmp	r1, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1008aa4:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008aa8:	1a000007 	bne	1008acc <XScuTimer_Start+0x50>

	/*
	 * Read the contents of the Control register.
	 */
	Register = XScuTimer_ReadReg(InstancePtr->Config.BaseAddr,
 1008aac:	e5901004 	ldr	r1, [r0, #4]
			XSCUTIMER_CONTROL_OFFSET, Register);

	/*
	 * Indicate that the device is started.
	 */
	InstancePtr->IsStarted = XIL_COMPONENT_IS_STARTED;
 1008ab0:	e3022222 	movw	r2, #8738	; 0x2222
 1008ab4:	e3422222 	movt	r2, #8738	; 0x2222
* @return	The 32 bit Value read from the specified input address.
*
******************************************************************************/
static INLINE u32 Xil_In32(UINTPTR Addr)
{
	return *(volatile u32 *) Addr;
 1008ab8:	e5913008 	ldr	r3, [r1, #8]
	Register |= XSCUTIMER_CONTROL_ENABLE_MASK;
 1008abc:	e3833001 	orr	r3, r3, #1
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 1008ac0:	e5813008 	str	r3, [r1, #8]
	InstancePtr->IsStarted = XIL_COMPONENT_IS_STARTED;
 1008ac4:	e580200c 	str	r2, [r0, #12]
 1008ac8:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008acc:	e3090090 	movw	r0, #37008	; 0x9090
 1008ad0:	e3a01089 	mov	r1, #137	; 0x89
 1008ad4:	e3400105 	movt	r0, #261	; 0x105
 1008ad8:	eb0000a7 	bl	1008d7c <Xil_Assert>
 1008adc:	e3a03001 	mov	r3, #1
 1008ae0:	e5843000 	str	r3, [r4]
}
 1008ae4:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1008ae8:	e3090090 	movw	r0, #37008	; 0x9090
 1008aec:	e3a01088 	mov	r1, #136	; 0x88
 1008af0:	e3400105 	movt	r0, #261	; 0x105
 1008af4:	eb0000a0 	bl	1008d7c <Xil_Assert>
 1008af8:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1008afc:	e3a02001 	mov	r2, #1
 1008b00:	e3403116 	movt	r3, #278	; 0x116
 1008b04:	e5832000 	str	r2, [r3]
 1008b08:	e8bd8010 	pop	{r4, pc}

01008b0c <XScuTimer_Stop>:
******************************************************************************/
void XScuTimer_Stop(XScuTimer *InstancePtr)
{
	u32 Register;

	Xil_AssertVoid(InstancePtr != NULL);
 1008b0c:	e3500000 	cmp	r0, #0
{
 1008b10:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1008b14:	0a000015 	beq	1008b70 <XScuTimer_Stop+0x64>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008b18:	e5901008 	ldr	r1, [r0, #8]
 1008b1c:	e3013111 	movw	r3, #4369	; 0x1111
 1008b20:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1008b24:	e30a44c0 	movw	r4, #42176	; 0xa4c0
 1008b28:	e3404116 	movt	r4, #278	; 0x116
 1008b2c:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008b30:	e1510003 	cmp	r1, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1008b34:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008b38:	1a000005 	bne	1008b54 <XScuTimer_Stop+0x48>

	/*
	 * Read the contents of the Control register.
	 */
	Register = XScuTimer_ReadReg(InstancePtr->Config.BaseAddr,
 1008b3c:	e5901004 	ldr	r1, [r0, #4]
	return *(volatile u32 *) Addr;
 1008b40:	e5913008 	ldr	r3, [r1, #8]
				  XSCUTIMER_CONTROL_OFFSET);

	/*
	 * Clear the 'timer enable' bit in the register.
	 */
	Register &= (u32)(~XSCUTIMER_CONTROL_ENABLE_MASK);
 1008b44:	e3c33001 	bic	r3, r3, #1
	*LocalAddr = Value;
 1008b48:	e5813008 	str	r3, [r1, #8]
			XSCUTIMER_CONTROL_OFFSET, Register);

	/*
	 * Indicate that the device is stopped.
	 */
	InstancePtr->IsStarted = (u32)0;
 1008b4c:	e580200c 	str	r2, [r0, #12]
 1008b50:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008b54:	e3090090 	movw	r0, #37008	; 0x9090
 1008b58:	e3a010b3 	mov	r1, #179	; 0xb3
 1008b5c:	e3400105 	movt	r0, #261	; 0x105
 1008b60:	eb000085 	bl	1008d7c <Xil_Assert>
 1008b64:	e3a03001 	mov	r3, #1
 1008b68:	e5843000 	str	r3, [r4]
}
 1008b6c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1008b70:	e3090090 	movw	r0, #37008	; 0x9090
 1008b74:	e3a010b2 	mov	r1, #178	; 0xb2
 1008b78:	e3400105 	movt	r0, #261	; 0x105
 1008b7c:	eb00007e 	bl	1008d7c <Xil_Assert>
 1008b80:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1008b84:	e3a02001 	mov	r2, #1
 1008b88:	e3403116 	movt	r3, #278	; 0x116
 1008b8c:	e5832000 	str	r2, [r3]
 1008b90:	e8bd8010 	pop	{r4, pc}

01008b94 <XScuTimer_SetPrescaler>:
	u32 ControlReg;

	/*
	 * Assert to validate input arguments.
	 */
	Xil_AssertVoid(InstancePtr != NULL);
 1008b94:	e3500000 	cmp	r0, #0
{
 1008b98:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1008b9c:	0a000015 	beq	1008bf8 <XScuTimer_SetPrescaler+0x64>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008ba0:	e590e008 	ldr	lr, [r0, #8]
 1008ba4:	e3012111 	movw	r2, #4369	; 0x1111
 1008ba8:	e3412111 	movt	r2, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1008bac:	e30a44c0 	movw	r4, #42176	; 0xa4c0
 1008bb0:	e3404116 	movt	r4, #278	; 0x116
 1008bb4:	e3a0c000 	mov	ip, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008bb8:	e15e0002 	cmp	lr, r2
	Xil_AssertVoid(InstancePtr != NULL);
 1008bbc:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008bc0:	1a000005 	bne	1008bdc <XScuTimer_SetPrescaler+0x48>
	/*
	 * Read the Timer control register.
	 */
	ControlReg = XScuTimer_ReadReg(InstancePtr->Config.BaseAddr,
 1008bc4:	e5902004 	ldr	r2, [r0, #4]
	return *(volatile u32 *) Addr;
 1008bc8:	e5923008 	ldr	r3, [r2, #8]
					XSCUTIMER_CONTROL_OFFSET);

	/*
	 * Clear all of the prescaler control bits in the register.
	 */
	ControlReg &= (u32)(~XSCUTIMER_CONTROL_PRESCALER_MASK);
 1008bcc:	e3c33cff 	bic	r3, r3, #65280	; 0xff00

	/*
	 * Set the prescaler value.
	 */
	ControlReg |= (((u32)PrescalerValue) << XSCUTIMER_CONTROL_PRESCALER_SHIFT);
 1008bd0:	e1833401 	orr	r3, r3, r1, lsl #8
	*LocalAddr = Value;
 1008bd4:	e5823008 	str	r3, [r2, #8]
 1008bd8:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008bdc:	e3090090 	movw	r0, #37008	; 0x9090
 1008be0:	e3a010e1 	mov	r1, #225	; 0xe1
 1008be4:	e3400105 	movt	r0, #261	; 0x105
 1008be8:	eb000063 	bl	1008d7c <Xil_Assert>
 1008bec:	e3a03001 	mov	r3, #1
 1008bf0:	e5843000 	str	r3, [r4]
	/*
	 * Write the register with the new values.
	 */
	XScuTimer_WriteReg(InstancePtr->Config.BaseAddr,
			  XSCUTIMER_CONTROL_OFFSET, ControlReg);
}
 1008bf4:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1008bf8:	e3090090 	movw	r0, #37008	; 0x9090
 1008bfc:	e3a010e0 	mov	r1, #224	; 0xe0
 1008c00:	e3400105 	movt	r0, #261	; 0x105
 1008c04:	eb00005c 	bl	1008d7c <Xil_Assert>
 1008c08:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1008c0c:	e3a02001 	mov	r2, #1
 1008c10:	e3403116 	movt	r3, #278	; 0x116
 1008c14:	e5832000 	str	r2, [r3]
 1008c18:	e8bd8010 	pop	{r4, pc}

01008c1c <XScuTimer_GetPrescaler>:
*
* @note		None.
*
****************************************************************************/
u8 XScuTimer_GetPrescaler(XScuTimer *InstancePtr)
{
 1008c1c:	e92d4070 	push	{r4, r5, r6, lr}
	u32 ControlReg;

	/*
	 * Assert to validate input arguments.
	 */
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008c20:	e2506000 	subs	r6, r0, #0
 1008c24:	0a000014 	beq	1008c7c <XScuTimer_GetPrescaler+0x60>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008c28:	e5962008 	ldr	r2, [r6, #8]
 1008c2c:	e3013111 	movw	r3, #4369	; 0x1111
 1008c30:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008c34:	e30a54c0 	movw	r5, #42176	; 0xa4c0
 1008c38:	e3405116 	movt	r5, #278	; 0x116
 1008c3c:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008c40:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008c44:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008c48:	1a000003 	bne	1008c5c <XScuTimer_GetPrescaler+0x40>

	/*
	 * Read the Timer control register.
	 */
	ControlReg = XScuTimer_ReadReg(InstancePtr->Config.BaseAddr,
 1008c4c:	e5963004 	ldr	r3, [r6, #4]
	return *(volatile u32 *) Addr;
 1008c50:	e5930008 	ldr	r0, [r3, #8]
				    XSCUTIMER_CONTROL_OFFSET);
	ControlReg &= XSCUTIMER_CONTROL_PRESCALER_MASK;

	return (u8)(ControlReg >> XSCUTIMER_CONTROL_PRESCALER_SHIFT);
 1008c54:	e7e70450 	ubfx	r0, r0, #8, #8
 1008c58:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008c5c:	e3090090 	movw	r0, #37008	; 0x9090
 1008c60:	e300110d 	movw	r1, #269	; 0x10d
 1008c64:	e3400105 	movt	r0, #261	; 0x105
 1008c68:	eb000043 	bl	1008d7c <Xil_Assert>
 1008c6c:	e3a03001 	mov	r3, #1
 1008c70:	e1a00004 	mov	r0, r4
 1008c74:	e5853000 	str	r3, [r5]
}
 1008c78:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008c7c:	e3090090 	movw	r0, #37008	; 0x9090
 1008c80:	e3a01f43 	mov	r1, #268	; 0x10c
 1008c84:	e3400105 	movt	r0, #261	; 0x105
 1008c88:	eb00003b 	bl	1008d7c <Xil_Assert>
 1008c8c:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1008c90:	e3a02001 	mov	r2, #1
 1008c94:	e3403116 	movt	r3, #278	; 0x116
 1008c98:	e1a00006 	mov	r0, r6
 1008c9c:	e5832000 	str	r2, [r3]
 1008ca0:	e8bd8070 	pop	{r4, r5, r6, pc}

01008ca4 <XScuTimer_SelfTest>:
*
* @note		None.
*
******************************************************************************/
s32 XScuTimer_SelfTest(XScuTimer *InstancePtr)
{
 1008ca4:	e92d4070 	push	{r4, r5, r6, lr}

	/*
	 * Assert to ensure the inputs are valid and the instance has been
	 * initialized.
	 */
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008ca8:	e2505000 	subs	r5, r0, #0
 1008cac:	0a000021 	beq	1008d38 <XScuTimer_SelfTest+0x94>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008cb0:	e5952008 	ldr	r2, [r5, #8]
 1008cb4:	e3013111 	movw	r3, #4369	; 0x1111
 1008cb8:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008cbc:	e30a64c0 	movw	r6, #42176	; 0xa4c0
 1008cc0:	e3406116 	movt	r6, #278	; 0x116
 1008cc4:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008cc8:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008ccc:	e5864000 	str	r4, [r6]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008cd0:	1a000010 	bne	1008d18 <XScuTimer_SelfTest+0x74>

	/*
	 * Save the contents of the Control Register and stop the timer.
	 */
	CtrlOrig = XScuTimer_ReadReg(InstancePtr->Config.BaseAddr,
 1008cd4:	e5952004 	ldr	r2, [r5, #4]
	*LocalAddr = Value;
 1008cd8:	e30f400f 	movw	r4, #61455	; 0xf00f
 1008cdc:	e34a455a 	movt	r4, #42330	; 0xa55a
	return *(volatile u32 *) Addr;
 1008ce0:	e5923008 	ldr	r3, [r2, #8]
				  XSCUTIMER_CONTROL_OFFSET);
	Register = CtrlOrig & (u32)(~XSCUTIMER_CONTROL_ENABLE_MASK);
 1008ce4:	e3c31001 	bic	r1, r3, #1
	*LocalAddr = Value;
 1008ce8:	e5821008 	str	r1, [r2, #8]
	return *(volatile u32 *) Addr;
 1008cec:	e5952004 	ldr	r2, [r5, #4]
 1008cf0:	e5921000 	ldr	r1, [r2]
	*LocalAddr = Value;
 1008cf4:	e5824000 	str	r4, [r2]
	return *(volatile u32 *) Addr;
 1008cf8:	e5952004 	ldr	r2, [r5, #4]
 1008cfc:	e5920000 	ldr	r0, [r2]
	*LocalAddr = Value;
 1008d00:	e5821000 	str	r1, [r2]

	/*
	 * Restore the contents of the Load Register and Control Register.
	 */
	XScuTimer_LoadTimer(InstancePtr, LoadOrig);
	XScuTimer_WriteReg(InstancePtr->Config.BaseAddr,
 1008d04:	e5952004 	ldr	r2, [r5, #4]

	/*
	 * Return a Failure if the contents of the Load Register do not
	 * match with the value written to it.
	 */
	if (Register != XSCUTIMER_SELFTEST_VALUE) {
 1008d08:	e0500004 	subs	r0, r0, r4
 1008d0c:	13a00001 	movne	r0, #1
 1008d10:	e5823008 	str	r3, [r2, #8]
 1008d14:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1008d18:	e309009c 	movw	r0, #37020	; 0x909c
 1008d1c:	e3a0105b 	mov	r1, #91	; 0x5b
 1008d20:	e3400105 	movt	r0, #261	; 0x105
 1008d24:	eb000014 	bl	1008d7c <Xil_Assert>
 1008d28:	e3a03001 	mov	r3, #1
 1008d2c:	e1a00004 	mov	r0, r4
 1008d30:	e5863000 	str	r3, [r6]
	else {
		Status = (s32)XST_SUCCESS;
	}

	return Status;
}
 1008d34:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1008d38:	e309009c 	movw	r0, #37020	; 0x909c
 1008d3c:	e3a0105a 	mov	r1, #90	; 0x5a
 1008d40:	e3400105 	movt	r0, #261	; 0x105
 1008d44:	eb00000c 	bl	1008d7c <Xil_Assert>
 1008d48:	e30a34c0 	movw	r3, #42176	; 0xa4c0
 1008d4c:	e3a02001 	mov	r2, #1
 1008d50:	e3403116 	movt	r3, #278	; 0x116
 1008d54:	e1a00005 	mov	r0, r5
 1008d58:	e5832000 	str	r2, [r3]
 1008d5c:	e8bd8070 	pop	{r4, r5, r6, pc}

01008d60 <XScuTimer_LookupConfig>:
{
	XScuTimer_Config *CfgPtr = NULL;
	u32 Index;

	for (Index = 0U; Index < XPAR_XSCUTIMER_NUM_INSTANCES; Index++) {
		if (XScuTimer_ConfigTable[Index].DeviceId == DeviceId) {
 1008d60:	e30933f4 	movw	r3, #37876	; 0x93f4
 1008d64:	e3403105 	movt	r3, #261	; 0x105
 1008d68:	e1d320b0 	ldrh	r2, [r3]
			break;
		}
	}

	return (XScuTimer_Config *)CfgPtr;
}
 1008d6c:	e1520000 	cmp	r2, r0
 1008d70:	01a00003 	moveq	r0, r3
 1008d74:	13a00000 	movne	r0, #0
 1008d78:	e12fff1e 	bx	lr

01008d7c <Xil_Assert>:
*
******************************************************************************/
void Xil_Assert(const char8 *File, s32 Line)
{
	/* if the callback has been set then invoke it */
	if (Xil_AssertCallbackRoutine != 0) {
 1008d7c:	e3003044 	movw	r3, #68	; 0x44
 1008d80:	e3403106 	movt	r3, #262	; 0x106
 1008d84:	e5933000 	ldr	r3, [r3]
 1008d88:	e3530000 	cmp	r3, #0
 1008d8c:	0a000009 	beq	1008db8 <Xil_Assert+0x3c>
{
 1008d90:	e92d4010 	push	{r4, lr}
		(*Xil_AssertCallbackRoutine)(File, Line);
 1008d94:	e12fff33 	blx	r3
	}

	/* if specified, wait indefinitely such that the assert will show up
	 * in testing
	 */
	while (Xil_AssertWait != 0) {
 1008d98:	e30933fc 	movw	r3, #37884	; 0x93fc
 1008d9c:	e3403105 	movt	r3, #261	; 0x105
 1008da0:	e5933000 	ldr	r3, [r3]
 1008da4:	e3530000 	cmp	r3, #0
 1008da8:	08bd8010 	popeq	{r4, pc}
 1008dac:	e3530000 	cmp	r3, #0
 1008db0:	1afffffb 	bne	1008da4 <Xil_Assert+0x28>
 1008db4:	e8bd8010 	pop	{r4, pc}
 1008db8:	e30933fc 	movw	r3, #37884	; 0x93fc
 1008dbc:	e3403105 	movt	r3, #261	; 0x105
 1008dc0:	e5933000 	ldr	r3, [r3]
 1008dc4:	e3530000 	cmp	r3, #0
 1008dc8:	012fff1e 	bxeq	lr
 1008dcc:	e3530000 	cmp	r3, #0
 1008dd0:	1afffffb 	bne	1008dc4 <Xil_Assert+0x48>
 1008dd4:	e12fff1e 	bx	lr

01008dd8 <Xil_AssertSetCallback>:
* @note     This function has no effect if NDEBUG is set
*
******************************************************************************/
void Xil_AssertSetCallback(Xil_AssertCallback Routine)
{
	Xil_AssertCallbackRoutine = Routine;
 1008dd8:	e3003044 	movw	r3, #68	; 0x44
 1008ddc:	e3403106 	movt	r3, #262	; 0x106
 1008de0:	e5830000 	str	r0, [r3]
}
 1008de4:	e12fff1e 	bx	lr

01008de8 <XNullHandler>:
*
******************************************************************************/
void XNullHandler(void *NullParameter)
{
	(void) NullParameter;
}
 1008de8:	e12fff1e 	bx	lr

01008dec <print>:
 * print -- do a raw print of a string
 */
#include "xil_printf.h"

void print(const char8 *ptr)
{
 1008dec:	e92d4010 	push	{r4, lr}
 1008df0:	e1a04000 	mov	r4, r0
#if HYP_GUEST && EL1_NONSECURE && XEN_USE_PV_CONSOLE
	XPVXenConsole_Write(ptr);
#else
#ifdef STDOUT_BASEADDRESS
  while (*ptr != (char8)0) {
 1008df4:	e5d00000 	ldrb	r0, [r0]
 1008df8:	e3500000 	cmp	r0, #0
 1008dfc:	08bd8010 	popeq	{r4, pc}
    outbyte (*ptr);
 1008e00:	eb00025e 	bl	1009780 <outbyte>
  while (*ptr != (char8)0) {
 1008e04:	e5f40001 	ldrb	r0, [r4, #1]!
 1008e08:	e3500000 	cmp	r0, #0
 1008e0c:	1afffffb 	bne	1008e00 <print+0x14>
 1008e10:	e8bd8010 	pop	{r4, pc}

01008e14 <Xil_DCacheInvalidateLine>:
****************************************************************************/
void Xil_DCacheInvalidateLine(u32 adr)
{
	u32 currmask;

	currmask = mfcpsr();
 1008e14:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1008e18:	e38320c0 	orr	r2, r3, #192	; 0xc0
 1008e1c:	e129f002 	msr	CPSR_fc, r2
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 1008e20:	e3a02a02 	mov	r2, #8192	; 0x2000
 1008e24:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 1008e28:	e5820770 	str	r0, [r2, #1904]	; 0x770
****************************************************************************/
void Xil_L2CacheInvalidateLine(u32 adr)
{
	Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INVLD_PA_OFFSET, (u32)adr);
	/* synchronize the processor */
	dsb();
 1008e2c:	f57ff04f 	dsb	sy
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1008e30:	e3a02000 	mov	r2, #0
 1008e34:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 1008e38:	e3c0001f 	bic	r0, r0, #31
 1008e3c:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
	dsb();
 1008e40:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1008e44:	e129f003 	msr	CPSR_fc, r3
}
 1008e48:	e12fff1e 	bx	lr

01008e4c <Xil_DCacheInvalidateRange>:
	currmask = mfcpsr();
 1008e4c:	e10fc000 	mrs	ip, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1008e50:	e38c30c0 	orr	r3, ip, #192	; 0xc0
 1008e54:	e129f003 	msr	CPSR_fc, r3
	if (len != 0U) {
 1008e58:	e3510000 	cmp	r1, #0
 1008e5c:	0a000031 	beq	1008f28 <Xil_DCacheInvalidateRange+0xdc>
{
 1008e60:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1008e64:	e3a02000 	mov	r2, #0
		end = tempadr + len;
 1008e68:	e0801001 	add	r1, r0, r1
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1008e6c:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
		if ((tempadr & (cacheline-1U)) != 0U) {
 1008e70:	e310001f 	tst	r0, #31
 1008e74:	0a00000d 	beq	1008eb0 <Xil_DCacheInvalidateRange+0x64>
			tempadr &= (~(cacheline - 1U));
 1008e78:	e3c0001f 	bic	r0, r0, #31
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1008e7c:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 1008e80:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
	dsb();
 1008e84:	f57ff04f 	dsb	sy
 1008e88:	e3a03a02 	mov	r3, #8192	; 0x2000
 1008e8c:	e3a0e003 	mov	lr, #3
 1008e90:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1008e94:	e583ef40 	str	lr, [r3, #3904]	; 0xf40
 1008e98:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
 1008e9c:	e5830770 	str	r0, [r3, #1904]	; 0x770
	Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INVLD_PA_OFFSET, adr);
#else
	Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INV_CLN_PA_OFFSET, adr);
#endif
	/* synchronize the processor */
	dsb();
 1008ea0:	f57ff04f 	dsb	sy
			tempadr += cacheline;
 1008ea4:	e2800020 	add	r0, r0, #32
 1008ea8:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
 1008eac:	e5832730 	str	r2, [r3, #1840]	; 0x730
		if ((tempend & (cacheline-1U)) != 0U) {
 1008eb0:	e311001f 	tst	r1, #31
 1008eb4:	0a00000d 	beq	1008ef0 <Xil_DCacheInvalidateRange+0xa4>
			tempend &= (~(cacheline - 1U));
 1008eb8:	e3c1101f 	bic	r1, r1, #31
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1008ebc:	e3a02000 	mov	r2, #0
 1008ec0:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 1008ec4:	ee071f3e 	mcr	15, 0, r1, cr7, cr14, {1}
	dsb();
 1008ec8:	f57ff04f 	dsb	sy
 1008ecc:	e3a03a02 	mov	r3, #8192	; 0x2000
 1008ed0:	e3a0e003 	mov	lr, #3
 1008ed4:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1008ed8:	e583ef40 	str	lr, [r3, #3904]	; 0xf40
 1008edc:	e58317b0 	str	r1, [r3, #1968]	; 0x7b0
 1008ee0:	e5831770 	str	r1, [r3, #1904]	; 0x770
	dsb();
 1008ee4:	f57ff04f 	dsb	sy
 1008ee8:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
 1008eec:	e5832730 	str	r2, [r3, #1840]	; 0x730
		while (tempadr < tempend) {
 1008ef0:	e1500001 	cmp	r0, r1
 1008ef4:	2a000008 	bcs	1008f1c <Xil_DCacheInvalidateRange+0xd0>
			*L2CCOffset = tempadr;
 1008ef8:	e3a03a02 	mov	r3, #8192	; 0x2000
 1008efc:	e3a02000 	mov	r2, #0
 1008f00:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1008f04:	e5830770 	str	r0, [r3, #1904]	; 0x770
 1008f08:	e5832730 	str	r2, [r3, #1840]	; 0x730
			asm_cp15_inval_dc_line_mva_poc(tempadr);
 1008f0c:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
			tempadr += cacheline;
 1008f10:	e2800020 	add	r0, r0, #32
		while (tempadr < tempend) {
 1008f14:	e1500001 	cmp	r0, r1
 1008f18:	3afffff9 	bcc	1008f04 <Xil_DCacheInvalidateRange+0xb8>
	dsb();
 1008f1c:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1008f20:	e129f00c 	msr	CPSR_fc, ip
}
 1008f24:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
	dsb();
 1008f28:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1008f2c:	e129f00c 	msr	CPSR_fc, ip
 1008f30:	e12fff1e 	bx	lr

01008f34 <Xil_DCacheFlushLine>:
	currmask = mfcpsr();
 1008f34:	e10f1000 	mrs	r1, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1008f38:	e38130c0 	orr	r3, r1, #192	; 0xc0
 1008f3c:	e129f003 	msr	CPSR_fc, r3
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1008f40:	e3a02000 	mov	r2, #0
 1008f44:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 1008f48:	e3c0301f 	bic	r3, r0, #31
 1008f4c:	ee073f3e 	mcr	15, 0, r3, cr7, cr14, {1}
	dsb();
 1008f50:	f57ff04f 	dsb	sy
 1008f54:	e3a03a02 	mov	r3, #8192	; 0x2000
 1008f58:	e3a0c003 	mov	ip, #3
 1008f5c:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1008f60:	e583cf40 	str	ip, [r3, #3904]	; 0xf40
 1008f64:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
 1008f68:	e5830770 	str	r0, [r3, #1904]	; 0x770
	dsb();
 1008f6c:	f57ff04f 	dsb	sy
 1008f70:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
 1008f74:	e5832730 	str	r2, [r3, #1840]	; 0x730
	mtcpsr(currmask);
 1008f78:	e129f001 	msr	CPSR_fc, r1
}
 1008f7c:	e12fff1e 	bx	lr

01008f80 <Xil_DCacheFlushRange>:
	currmask = mfcpsr();
 1008f80:	e10fc000 	mrs	ip, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1008f84:	e38c30c0 	orr	r3, ip, #192	; 0xc0
 1008f88:	e129f003 	msr	CPSR_fc, r3
	if (len != 0U) {
 1008f8c:	e3510000 	cmp	r1, #0
 1008f90:	0a00000c 	beq	1008fc8 <Xil_DCacheFlushRange+0x48>
		end = LocalAddr + len;
 1008f94:	e0801001 	add	r1, r0, r1
		LocalAddr &= ~(cacheline - 1U);
 1008f98:	e3c0001f 	bic	r0, r0, #31
		while (LocalAddr < end) {
 1008f9c:	e1510000 	cmp	r1, r0
 1008fa0:	9a000008 	bls	1008fc8 <Xil_DCacheFlushRange+0x48>
			*L2CCOffset = LocalAddr;
 1008fa4:	e3a03a02 	mov	r3, #8192	; 0x2000
 1008fa8:	e3a02000 	mov	r2, #0
 1008fac:	e34f38f0 	movt	r3, #63728	; 0xf8f0
			asm_cp15_clean_inval_dc_line_mva_poc(LocalAddr);
 1008fb0:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
			*L2CCOffset = LocalAddr;
 1008fb4:	e58307f0 	str	r0, [r3, #2032]	; 0x7f0
			LocalAddr += cacheline;
 1008fb8:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 1008fbc:	e1510000 	cmp	r1, r0
 1008fc0:	e5832730 	str	r2, [r3, #1840]	; 0x730
 1008fc4:	8afffff9 	bhi	1008fb0 <Xil_DCacheFlushRange+0x30>
	dsb();
 1008fc8:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1008fcc:	e129f00c 	msr	CPSR_fc, ip
}
 1008fd0:	e12fff1e 	bx	lr

01008fd4 <Xil_DCacheStoreLine>:
	currmask = mfcpsr();
 1008fd4:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1008fd8:	e38320c0 	orr	r2, r3, #192	; 0xc0
 1008fdc:	e129f002 	msr	CPSR_fc, r2
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1008fe0:	e3a02000 	mov	r2, #0
 1008fe4:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 1008fe8:	e3c0201f 	bic	r2, r0, #31
 1008fec:	ee072f3a 	mcr	15, 0, r2, cr7, cr10, {1}
	dsb();
 1008ff0:	f57ff04f 	dsb	sy
 1008ff4:	e3a02a02 	mov	r2, #8192	; 0x2000
 1008ff8:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 1008ffc:	e58207b0 	str	r0, [r2, #1968]	; 0x7b0
****************************************************************************/
void Xil_L2CacheStoreLine(u32 adr)
{
	Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_CLEAN_PA_OFFSET, adr);
	/* synchronize the processor */
	dsb();
 1009000:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1009004:	e129f003 	msr	CPSR_fc, r3
}
 1009008:	e12fff1e 	bx	lr

0100900c <Xil_ICacheInvalidateLine>:
	currmask = mfcpsr();
 100900c:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1009010:	e38320c0 	orr	r2, r3, #192	; 0xc0
 1009014:	e129f002 	msr	CPSR_fc, r2
 1009018:	e3a02a02 	mov	r2, #8192	; 0x2000
 100901c:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 1009020:	e5820770 	str	r0, [r2, #1904]	; 0x770
	dsb();
 1009024:	f57ff04f 	dsb	sy
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 1009028:	e3a02001 	mov	r2, #1
 100902c:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_IC_LINE_MVA_POU, (adr & (~0x1FU)));
 1009030:	e3c0001f 	bic	r0, r0, #31
 1009034:	ee070f35 	mcr	15, 0, r0, cr7, cr5, {1}
	dsb();
 1009038:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 100903c:	e129f003 	msr	CPSR_fc, r3
}
 1009040:	e12fff1e 	bx	lr

01009044 <Xil_ICacheInvalidateRange>:
	currmask = mfcpsr();
 1009044:	e10f2000 	mrs	r2, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1009048:	e38230c0 	orr	r3, r2, #192	; 0xc0
 100904c:	e129f003 	msr	CPSR_fc, r3
	if (len != 0U) {
 1009050:	e3510000 	cmp	r1, #0
 1009054:	0a00000d 	beq	1009090 <Xil_ICacheInvalidateRange+0x4c>
		end = LocalAddr + len;
 1009058:	e0801001 	add	r1, r0, r1
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 100905c:	e3a03001 	mov	r3, #1
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 1009060:	e3c0001f 	bic	r0, r0, #31
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 1009064:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
		while (LocalAddr < end) {
 1009068:	e1510000 	cmp	r1, r0
 100906c:	9a000007 	bls	1009090 <Xil_ICacheInvalidateRange+0x4c>
		*L2CCOffset = LocalAddr;
 1009070:	e3a03a02 	mov	r3, #8192	; 0x2000
 1009074:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1009078:	e5830770 	str	r0, [r3, #1904]	; 0x770
		dsb();
 100907c:	f57ff04f 	dsb	sy
			asm_cp15_inval_ic_line_mva_pou(LocalAddr);
 1009080:	ee070f35 	mcr	15, 0, r0, cr7, cr5, {1}
			LocalAddr += cacheline;
 1009084:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 1009088:	e1510000 	cmp	r1, r0
 100908c:	8afffff9 	bhi	1009078 <Xil_ICacheInvalidateRange+0x34>
	dsb();
 1009090:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1009094:	e129f002 	msr	CPSR_fc, r2
}
 1009098:	e12fff1e 	bx	lr

0100909c <Xil_L1DCacheInvalidate>:
{
 100909c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	currmask = mfcpsr();
 10090a0:	e10f6000 	mrs	r6, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 10090a4:	e38630c0 	orr	r3, r6, #192	; 0xc0
 10090a8:	e129f003 	msr	CPSR_fc, r3
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 10090ac:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	if ((CtrlReg & (XREG_CP15_CONTROL_C_BIT)) != 0U) {
 10090b0:	e3130004 	tst	r3, #4
 10090b4:	1a00001e 	bne	1009134 <Xil_L1DCacheInvalidate+0x98>
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 10090b8:	e3a04000 	mov	r4, #0
 10090bc:	ee404f10 	mcr	15, 2, r4, cr0, cr0, {0}
	CsidReg = mfcp(XREG_CP15_CACHE_SIZE_ID);
 10090c0:	ee303f10 	mrc	15, 1, r3, cr0, cr0, {0}
	CacheSize = (CsidReg >> 13U) & 0x1FFU;
 10090c4:	e7e806d3 	ubfx	r0, r3, #13, #9
	NumWays = (CsidReg & 0x3ffU) >> 3U;
 10090c8:	e7e651d3 	ubfx	r5, r3, #3, #7
	CacheSize +=1U;
 10090cc:	e2800001 	add	r0, r0, #1
	LineSize = (CsidReg & 0x07U) + 4U;
 10090d0:	e2033007 	and	r3, r3, #7
	NumSet = CacheSize/NumWays;
 10090d4:	e1a00380 	lsl	r0, r0, #7
 10090d8:	e2851001 	add	r1, r5, #1
	LineSize = (CsidReg & 0x07U) + 4U;
 10090dc:	e2837004 	add	r7, r3, #4
	NumSet = CacheSize/NumWays;
 10090e0:	fa000416 	blx	100a140 <__udivsi3>
			Set += (0x00000001U << LineSize);
 10090e4:	e3a0e001 	mov	lr, #1
	NumSet /= (0x00000001U << LineSize);
 10090e8:	e1a00730 	lsr	r0, r0, r7
			Set += (0x00000001U << LineSize);
 10090ec:	e1a0e71e 	lsl	lr, lr, r7
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 10090f0:	e3500000 	cmp	r0, #0
 10090f4:	e1a0cf04 	lsl	ip, r4, #30
 10090f8:	13a03000 	movne	r3, #0
 10090fc:	11a02003 	movne	r2, r3
 1009100:	0a000005 	beq	100911c <Xil_L1DCacheInvalidate+0x80>
			C7Reg = Way | Set;
 1009104:	e182100c 	orr	r1, r2, ip
			asm_cp15_inval_dc_line_sw(C7Reg);
 1009108:	ee071f56 	mcr	15, 0, r1, cr7, cr6, {2}
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 100910c:	e2833001 	add	r3, r3, #1
			Set += (0x00000001U << LineSize);
 1009110:	e082200e 	add	r2, r2, lr
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 1009114:	e1500003 	cmp	r0, r3
 1009118:	1afffff9 	bne	1009104 <Xil_L1DCacheInvalidate+0x68>
	for (WayIndex =0U; WayIndex < NumWays; WayIndex++) {
 100911c:	e1550004 	cmp	r5, r4
 1009120:	e2844001 	add	r4, r4, #1
 1009124:	1afffff1 	bne	10090f0 <Xil_L1DCacheInvalidate+0x54>
	dsb();
 1009128:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 100912c:	e129f006 	msr	CPSR_fc, r6
}
 1009130:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	stack_size=stack_start-stack_end;
 1009134:	e3011800 	movw	r1, #6144	; 0x1800
 1009138:	e3000000 	movw	r0, #0
 100913c:	e3400000 	movt	r0, #0
 1009140:	e3401001 	movt	r1, #1
		Xil_DCacheFlushRange(stack_end, stack_size);
 1009144:	e0411000 	sub	r1, r1, r0
 1009148:	ebffff8c 	bl	1008f80 <Xil_DCacheFlushRange>
 100914c:	eaffffd9 	b	10090b8 <Xil_L1DCacheInvalidate+0x1c>

01009150 <Xil_L1DCacheEnable>:
{
 1009150:	e92d4010 	push	{r4, lr}
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 1009154:	ee114f10 	mrc	15, 0, r4, cr1, cr0, {0}
	if ((CtrlReg & (XREG_CP15_CONTROL_C_BIT)) != 0U) {
 1009158:	e3140004 	tst	r4, #4
 100915c:	18bd8010 	popne	{r4, pc}
	Xil_L1DCacheInvalidate();
 1009160:	ebffffcd 	bl	100909c <Xil_L1DCacheInvalidate>
	CtrlReg |= (XREG_CP15_CONTROL_C_BIT);
 1009164:	e3844004 	orr	r4, r4, #4
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 1009168:	ee014f10 	mcr	15, 0, r4, cr1, cr0, {0}
}
 100916c:	e8bd8010 	pop	{r4, pc}

01009170 <Xil_L1DCacheInvalidateLine>:
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1009170:	e3a03000 	mov	r3, #0
 1009174:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 1009178:	e3c0001f 	bic	r0, r0, #31
 100917c:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
	dsb();
 1009180:	f57ff04f 	dsb	sy
}
 1009184:	e12fff1e 	bx	lr

01009188 <Xil_L1DCacheInvalidateRange>:
	currmask = mfcpsr();
 1009188:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 100918c:	e38320c0 	orr	r2, r3, #192	; 0xc0
 1009190:	e129f002 	msr	CPSR_fc, r2
	if (len != 0U) {
 1009194:	e3510000 	cmp	r1, #0
 1009198:	0a000009 	beq	10091c4 <Xil_L1DCacheInvalidateRange+0x3c>
		end = LocalAddr + len;
 100919c:	e0801001 	add	r1, r0, r1
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0);
 10091a0:	e3a02000 	mov	r2, #0
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 10091a4:	e3c0001f 	bic	r0, r0, #31
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0);
 10091a8:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
		while (LocalAddr < end) {
 10091ac:	e1510000 	cmp	r1, r0
 10091b0:	9a000003 	bls	10091c4 <Xil_L1DCacheInvalidateRange+0x3c>
			asm_cp15_inval_dc_line_mva_poc(LocalAddr);
 10091b4:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
			LocalAddr += cacheline;
 10091b8:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 10091bc:	e1510000 	cmp	r1, r0
 10091c0:	8afffffb 	bhi	10091b4 <Xil_L1DCacheInvalidateRange+0x2c>
	dsb();
 10091c4:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 10091c8:	e129f003 	msr	CPSR_fc, r3
}
 10091cc:	e12fff1e 	bx	lr

010091d0 <Xil_L1DCacheFlush>:
{
 10091d0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	currmask = mfcpsr();
 10091d4:	e10f6000 	mrs	r6, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 10091d8:	e38630c0 	orr	r3, r6, #192	; 0xc0
 10091dc:	e129f003 	msr	CPSR_fc, r3
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0);
 10091e0:	e3a04000 	mov	r4, #0
 10091e4:	ee404f10 	mcr	15, 2, r4, cr0, cr0, {0}
	CsidReg = mfcp(XREG_CP15_CACHE_SIZE_ID);
 10091e8:	ee303f10 	mrc	15, 1, r3, cr0, cr0, {0}
	CacheSize = (CsidReg >> 13U) & 0x1FFU;
 10091ec:	e7e806d3 	ubfx	r0, r3, #13, #9
	NumWays = (CsidReg & 0x3ffU) >> 3U;
 10091f0:	e7e651d3 	ubfx	r5, r3, #3, #7
	CacheSize +=1U;
 10091f4:	e2800001 	add	r0, r0, #1
	LineSize = (CsidReg & 0x07U) + 4U;
 10091f8:	e2033007 	and	r3, r3, #7
	NumSet = CacheSize/NumWays;
 10091fc:	e1a00380 	lsl	r0, r0, #7
 1009200:	e2851001 	add	r1, r5, #1
	LineSize = (CsidReg & 0x07U) + 4U;
 1009204:	e2837004 	add	r7, r3, #4
	NumSet = CacheSize/NumWays;
 1009208:	fa0003cc 	blx	100a140 <__udivsi3>
			Set += (0x00000001U << LineSize);
 100920c:	e3a0e001 	mov	lr, #1
	NumSet /= (0x00000001U << LineSize);
 1009210:	e1a00730 	lsr	r0, r0, r7
			Set += (0x00000001U << LineSize);
 1009214:	e1a0e71e 	lsl	lr, lr, r7
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 1009218:	e3500000 	cmp	r0, #0
 100921c:	e1a0cf04 	lsl	ip, r4, #30
 1009220:	13a03000 	movne	r3, #0
 1009224:	11a02003 	movne	r2, r3
 1009228:	0a000005 	beq	1009244 <Xil_L1DCacheFlush+0x74>
			C7Reg = Way | Set;
 100922c:	e182100c 	orr	r1, r2, ip
			asm_cp15_clean_inval_dc_line_sw(C7Reg);
 1009230:	ee071f5e 	mcr	15, 0, r1, cr7, cr14, {2}
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 1009234:	e2833001 	add	r3, r3, #1
			Set += (0x00000001U << LineSize);
 1009238:	e082200e 	add	r2, r2, lr
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 100923c:	e1500003 	cmp	r0, r3
 1009240:	1afffff9 	bne	100922c <Xil_L1DCacheFlush+0x5c>
	for (WayIndex =0U; WayIndex < NumWays; WayIndex++) {
 1009244:	e1550004 	cmp	r5, r4
 1009248:	e2844001 	add	r4, r4, #1
 100924c:	1afffff1 	bne	1009218 <Xil_L1DCacheFlush+0x48>
	dsb();
 1009250:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1009254:	e129f006 	msr	CPSR_fc, r6
}
 1009258:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

0100925c <Xil_L1DCacheDisable>:
{
 100925c:	e92d4010 	push	{r4, lr}
	Xil_L1DCacheFlush();
 1009260:	ebffffda 	bl	10091d0 <Xil_L1DCacheFlush>
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 1009264:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	CtrlReg &= ~(XREG_CP15_CONTROL_C_BIT);
 1009268:	e3c33004 	bic	r3, r3, #4
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 100926c:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
}
 1009270:	e8bd8010 	pop	{r4, pc}

01009274 <Xil_DCacheFlush>:
{
 1009274:	e92d4010 	push	{r4, lr}
	currmask = mfcpsr();
 1009278:	e10f4000 	mrs	r4, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 100927c:	e38430c0 	orr	r3, r4, #192	; 0xc0
 1009280:	e129f003 	msr	CPSR_fc, r3
	Xil_L1DCacheFlush();
 1009284:	ebffffd1 	bl	10091d0 <Xil_L1DCacheFlush>
 1009288:	e3a02a02 	mov	r2, #8192	; 0x2000
 100928c:	e3a01003 	mov	r1, #3
 1009290:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 1009294:	e30f3fff 	movw	r3, #65535	; 0xffff
 1009298:	e5821f40 	str	r1, [r2, #3904]	; 0xf40
 100929c:	e58237fc 	str	r3, [r2, #2044]	; 0x7fc
	return *(volatile u32 *) Addr;
 10092a0:	e59237fc 	ldr	r3, [r2, #2044]	; 0x7fc
	ResultL2Cache = Xil_In32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INV_CLN_WAY_OFFSET)
 10092a4:	e6ff3073 	uxth	r3, r3
	while(ResultL2Cache != (u32)0U) {
 10092a8:	e3530000 	cmp	r3, #0
 10092ac:	1afffffb 	bne	10092a0 <Xil_DCacheFlush+0x2c>
	*LocalAddr = Value;
 10092b0:	e3a03a02 	mov	r3, #8192	; 0x2000
 10092b4:	e3a02000 	mov	r2, #0
 10092b8:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 10092bc:	e5832730 	str	r2, [r3, #1840]	; 0x730
 10092c0:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	dsb();
 10092c4:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 10092c8:	e129f004 	msr	CPSR_fc, r4
}
 10092cc:	e8bd8010 	pop	{r4, pc}

010092d0 <Xil_L1DCacheFlushLine>:
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 10092d0:	e3a03000 	mov	r3, #0
 10092d4:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 10092d8:	e3c0001f 	bic	r0, r0, #31
 10092dc:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
	dsb();
 10092e0:	f57ff04f 	dsb	sy
}
 10092e4:	e12fff1e 	bx	lr

010092e8 <Xil_L1DCacheFlushRange>:
	currmask = mfcpsr();
 10092e8:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 10092ec:	e38320c0 	orr	r2, r3, #192	; 0xc0
 10092f0:	e129f002 	msr	CPSR_fc, r2
	if (len != 0U) {
 10092f4:	e3510000 	cmp	r1, #0
 10092f8:	0a000009 	beq	1009324 <Xil_L1DCacheFlushRange+0x3c>
		end = LocalAddr + len;
 10092fc:	e0801001 	add	r1, r0, r1
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1009300:	e3a02000 	mov	r2, #0
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 1009304:	e3c0001f 	bic	r0, r0, #31
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1009308:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
		while (LocalAddr < end) {
 100930c:	e1510000 	cmp	r1, r0
 1009310:	9a000003 	bls	1009324 <Xil_L1DCacheFlushRange+0x3c>
			asm_cp15_clean_inval_dc_line_mva_poc(LocalAddr);
 1009314:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
			LocalAddr += cacheline;
 1009318:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 100931c:	e1510000 	cmp	r1, r0
 1009320:	8afffffb 	bhi	1009314 <Xil_L1DCacheFlushRange+0x2c>
	dsb();
 1009324:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1009328:	e129f003 	msr	CPSR_fc, r3
}
 100932c:	e12fff1e 	bx	lr

01009330 <Xil_L1DCacheStoreLine>:
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1009330:	e3a03000 	mov	r3, #0
 1009334:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 1009338:	e3c0001f 	bic	r0, r0, #31
 100933c:	ee070f3a 	mcr	15, 0, r0, cr7, cr10, {1}
	dsb();
 1009340:	f57ff04f 	dsb	sy
}
 1009344:	e12fff1e 	bx	lr

01009348 <Xil_L1ICacheEnable>:
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 1009348:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	if ((CtrlReg & (XREG_CP15_CONTROL_I_BIT)) != 0U) {
 100934c:	e2132a01 	ands	r2, r3, #4096	; 0x1000
 1009350:	112fff1e 	bxne	lr
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 1009354:	ee072f15 	mcr	15, 0, r2, cr7, cr5, {0}
	CtrlReg |= (XREG_CP15_CONTROL_I_BIT);
 1009358:	e3833a01 	orr	r3, r3, #4096	; 0x1000
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 100935c:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
}
 1009360:	e12fff1e 	bx	lr

01009364 <Xil_L1ICacheDisable>:
	dsb();
 1009364:	f57ff04f 	dsb	sy
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 1009368:	e3a03000 	mov	r3, #0
 100936c:	ee073f15 	mcr	15, 0, r3, cr7, cr5, {0}
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 1009370:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	CtrlReg &= ~(XREG_CP15_CONTROL_I_BIT);
 1009374:	e3c33a01 	bic	r3, r3, #4096	; 0x1000
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 1009378:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
}
 100937c:	e12fff1e 	bx	lr

01009380 <Xil_L1ICacheInvalidate>:
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 1009380:	e3a03001 	mov	r3, #1
 1009384:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 1009388:	e3a03000 	mov	r3, #0
 100938c:	ee073f15 	mcr	15, 0, r3, cr7, cr5, {0}
	dsb();
 1009390:	f57ff04f 	dsb	sy
}
 1009394:	e12fff1e 	bx	lr

01009398 <Xil_L1ICacheInvalidateLine>:
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 1009398:	e3a03001 	mov	r3, #1
 100939c:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_IC_LINE_MVA_POU, (adr & (~0x1FU)));
 10093a0:	e3c0001f 	bic	r0, r0, #31
 10093a4:	ee070f35 	mcr	15, 0, r0, cr7, cr5, {1}
	dsb();
 10093a8:	f57ff04f 	dsb	sy
}
 10093ac:	e12fff1e 	bx	lr

010093b0 <Xil_L1ICacheInvalidateRange>:
	currmask = mfcpsr();
 10093b0:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 10093b4:	e38320c0 	orr	r2, r3, #192	; 0xc0
 10093b8:	e129f002 	msr	CPSR_fc, r2
	if (len != 0U) {
 10093bc:	e3510000 	cmp	r1, #0
 10093c0:	0a000009 	beq	10093ec <Xil_L1ICacheInvalidateRange+0x3c>
		end = LocalAddr + len;
 10093c4:	e0801001 	add	r1, r0, r1
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 10093c8:	e3a02001 	mov	r2, #1
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 10093cc:	e3c0001f 	bic	r0, r0, #31
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 10093d0:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
		while (LocalAddr < end) {
 10093d4:	e1510000 	cmp	r1, r0
 10093d8:	9a000003 	bls	10093ec <Xil_L1ICacheInvalidateRange+0x3c>
			asm_cp15_inval_ic_line_mva_pou(LocalAddr);
 10093dc:	ee070f35 	mcr	15, 0, r0, cr7, cr5, {1}
			LocalAddr += cacheline;
 10093e0:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 10093e4:	e1510000 	cmp	r1, r0
 10093e8:	8afffffb 	bhi	10093dc <Xil_L1ICacheInvalidateRange+0x2c>
	dsb();
 10093ec:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 10093f0:	e129f003 	msr	CPSR_fc, r3
}
 10093f4:	e12fff1e 	bx	lr

010093f8 <Xil_L2CacheDisable>:
	return *(volatile u32 *) Addr;
 10093f8:	e3a03a02 	mov	r3, #8192	; 0x2000
 10093fc:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1009400:	e5932100 	ldr	r2, [r3, #256]	; 0x100
    if((L2CCReg & 0x1U) != 0U) {
 1009404:	e3120001 	tst	r2, #1
 1009408:	012fff1e 	bxeq	lr
	*LocalAddr = Value;
 100940c:	e30f2fff 	movw	r2, #65535	; 0xffff
 1009410:	e3a01003 	mov	r1, #3
 1009414:	e5831f40 	str	r1, [r3, #3904]	; 0xf40
 1009418:	e58327fc 	str	r2, [r3, #2044]	; 0x7fc
	return *(volatile u32 *) Addr;
 100941c:	e59327fc 	ldr	r2, [r3, #2044]	; 0x7fc
	ResultL2Cache = Xil_In32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INV_CLN_WAY_OFFSET)
 1009420:	e6ff2072 	uxth	r2, r2
	while(ResultL2Cache != (u32)0U) {
 1009424:	e3520000 	cmp	r2, #0
 1009428:	0a000004 	beq	1009440 <Xil_L2CacheDisable+0x48>
 100942c:	e1a02003 	mov	r2, r3
 1009430:	e59237fc 	ldr	r3, [r2, #2044]	; 0x7fc
		ResultL2Cache = Xil_In32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INV_CLN_WAY_OFFSET)
 1009434:	e6ff3073 	uxth	r3, r3
	while(ResultL2Cache != (u32)0U) {
 1009438:	e3530000 	cmp	r3, #0
 100943c:	1afffffb 	bne	1009430 <Xil_L2CacheDisable+0x38>
	*LocalAddr = Value;
 1009440:	e3a03a02 	mov	r3, #8192	; 0x2000
 1009444:	e3a02000 	mov	r2, #0
 1009448:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100944c:	e5832730 	str	r2, [r3, #1840]	; 0x730
 1009450:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	dsb();
 1009454:	f57ff04f 	dsb	sy
	return *(volatile u32 *) Addr;
 1009458:	e5932100 	ldr	r2, [r3, #256]	; 0x100
	    Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CNTRL_OFFSET,
 100945c:	e3c22001 	bic	r2, r2, #1
	*LocalAddr = Value;
 1009460:	e5832100 	str	r2, [r3, #256]	; 0x100
		dsb();
 1009464:	f57ff04f 	dsb	sy
}
 1009468:	e12fff1e 	bx	lr

0100946c <Xil_DCacheDisable>:
{
 100946c:	e92d4010 	push	{r4, lr}
	Xil_L2CacheDisable();
 1009470:	ebffffe0 	bl	10093f8 <Xil_L2CacheDisable>
	Xil_L1DCacheFlush();
 1009474:	ebffff55 	bl	10091d0 <Xil_L1DCacheFlush>
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 1009478:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	CtrlReg &= ~(XREG_CP15_CONTROL_C_BIT);
 100947c:	e3c33004 	bic	r3, r3, #4
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 1009480:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
}
 1009484:	e8bd8010 	pop	{r4, pc}

01009488 <Xil_ICacheDisable>:
{
 1009488:	e92d4010 	push	{r4, lr}
	Xil_L2CacheDisable();
 100948c:	ebffffd9 	bl	10093f8 <Xil_L2CacheDisable>
	dsb();
 1009490:	f57ff04f 	dsb	sy
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 1009494:	e3a03000 	mov	r3, #0
 1009498:	ee073f15 	mcr	15, 0, r3, cr7, cr5, {0}
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 100949c:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	CtrlReg &= ~(XREG_CP15_CONTROL_I_BIT);
 10094a0:	e3c33a01 	bic	r3, r3, #4096	; 0x1000
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 10094a4:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
}
 10094a8:	e8bd8010 	pop	{r4, pc}

010094ac <Xil_L2CacheInvalidate>:
	return *(volatile u32 *) Addr;
 10094ac:	e3a03a02 	mov	r3, #8192	; 0x2000
{
 10094b0:	e92d4010 	push	{r4, lr}
 10094b4:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 10094b8:	e5933100 	ldr	r3, [r3, #256]	; 0x100
	if ((L2CCReg & 0x01U) != 0U) {
 10094bc:	e3130001 	tst	r3, #1
 10094c0:	1a00000d 	bne	10094fc <Xil_L2CacheInvalidate+0x50>
	*LocalAddr = Value;
 10094c4:	e3a02a02 	mov	r2, #8192	; 0x2000
 10094c8:	e30f3fff 	movw	r3, #65535	; 0xffff
 10094cc:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 10094d0:	e582377c 	str	r3, [r2, #1916]	; 0x77c
	return *(volatile u32 *) Addr;
 10094d4:	e592377c 	ldr	r3, [r2, #1916]	; 0x77c
	ResultDCache = Xil_In32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INVLD_WAY_OFFSET)
 10094d8:	e6ff3073 	uxth	r3, r3
	while(ResultDCache != (u32)0U) {
 10094dc:	e3530000 	cmp	r3, #0
 10094e0:	1afffffb 	bne	10094d4 <Xil_L2CacheInvalidate+0x28>
	*LocalAddr = Value;
 10094e4:	e3a03a02 	mov	r3, #8192	; 0x2000
 10094e8:	e3a02000 	mov	r2, #0
 10094ec:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 10094f0:	e5832730 	str	r2, [r3, #1840]	; 0x730
	dsb();
 10094f4:	f57ff04f 	dsb	sy
}
 10094f8:	e8bd8010 	pop	{r4, pc}
	stack_size=stack_start-stack_end;
 10094fc:	e3011800 	movw	r1, #6144	; 0x1800
 1009500:	e3000000 	movw	r0, #0
 1009504:	e3400000 	movt	r0, #0
 1009508:	e3401001 	movt	r1, #1
		Xil_DCacheFlushRange(stack_end, stack_size);
 100950c:	e0411000 	sub	r1, r1, r0
 1009510:	ebfffe9a 	bl	1008f80 <Xil_DCacheFlushRange>
 1009514:	eaffffea 	b	10094c4 <Xil_L2CacheInvalidate+0x18>

01009518 <Xil_DCacheInvalidate>:
{
 1009518:	e92d4010 	push	{r4, lr}
	currmask = mfcpsr();
 100951c:	e10f4000 	mrs	r4, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1009520:	e38430c0 	orr	r3, r4, #192	; 0xc0
 1009524:	e129f003 	msr	CPSR_fc, r3
	Xil_L2CacheInvalidate();
 1009528:	ebffffdf 	bl	10094ac <Xil_L2CacheInvalidate>
	Xil_L1DCacheInvalidate();
 100952c:	ebfffeda 	bl	100909c <Xil_L1DCacheInvalidate>
	mtcpsr(currmask);
 1009530:	e129f004 	msr	CPSR_fc, r4
}
 1009534:	e8bd8010 	pop	{r4, pc}

01009538 <Xil_ICacheInvalidate>:
{
 1009538:	e92d4010 	push	{r4, lr}
	currmask = mfcpsr();
 100953c:	e10f4000 	mrs	r4, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1009540:	e38430c0 	orr	r3, r4, #192	; 0xc0
 1009544:	e129f003 	msr	CPSR_fc, r3
	Xil_L2CacheInvalidate();
 1009548:	ebffffd7 	bl	10094ac <Xil_L2CacheInvalidate>
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 100954c:	e3a03001 	mov	r3, #1
 1009550:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 1009554:	e3a03000 	mov	r3, #0
 1009558:	ee073f15 	mcr	15, 0, r3, cr7, cr5, {0}
	dsb();
 100955c:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1009560:	e129f004 	msr	CPSR_fc, r4
}
 1009564:	e8bd8010 	pop	{r4, pc}

01009568 <Xil_L2CacheEnable.part.0>:
void Xil_L2CacheEnable(void)
 1009568:	e92d4010 	push	{r4, lr}
	return *(volatile u32 *) Addr;
 100956c:	e3a04a02 	mov	r4, #8192	; 0x2000
 1009570:	e34f48f0 	movt	r4, #63728	; 0xf8f0
	*LocalAddr = Value;
 1009574:	e3001111 	movw	r1, #273	; 0x111
 1009578:	e3002121 	movw	r2, #289	; 0x121
	return *(volatile u32 *) Addr;
 100957c:	e5943104 	ldr	r3, [r4, #260]	; 0x104
		L2CCReg &= XPS_L2CC_AUX_REG_ZERO_MASK;
 1009580:	e3c3380e 	bic	r3, r3, #917504	; 0xe0000
		L2CCReg |= XPS_L2CC_AUX_REG_DEFAULT_MASK;
 1009584:	e3833472 	orr	r3, r3, #1912602624	; 0x72000000
 1009588:	e3833836 	orr	r3, r3, #3538944	; 0x360000
	*LocalAddr = Value;
 100958c:	e5843104 	str	r3, [r4, #260]	; 0x104
 1009590:	e5841108 	str	r1, [r4, #264]	; 0x108
 1009594:	e584210c 	str	r2, [r4, #268]	; 0x10c
	return *(volatile u32 *) Addr;
 1009598:	e594321c 	ldr	r3, [r4, #540]	; 0x21c
	*LocalAddr = Value;
 100959c:	e5843220 	str	r3, [r4, #544]	; 0x220
		Xil_L2CacheInvalidate();
 10095a0:	ebffffc1 	bl	10094ac <Xil_L2CacheInvalidate>
	return *(volatile u32 *) Addr;
 10095a4:	e5943100 	ldr	r3, [r4, #256]	; 0x100
	*LocalAddr = Value;
 10095a8:	e3a02000 	mov	r2, #0
		Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CNTRL_OFFSET,
 10095ac:	e3833001 	orr	r3, r3, #1
 10095b0:	e5843100 	str	r3, [r4, #256]	; 0x100
 10095b4:	e5842730 	str	r2, [r4, #1840]	; 0x730
	    dsb();
 10095b8:	f57ff04f 	dsb	sy
}
 10095bc:	e8bd8010 	pop	{r4, pc}

010095c0 <Xil_L2CacheEnable>:
	return *(volatile u32 *) Addr;
 10095c0:	e3a03a02 	mov	r3, #8192	; 0x2000
 10095c4:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 10095c8:	e5933100 	ldr	r3, [r3, #256]	; 0x100
	if ((L2CCReg & 0x01U) == 0U) {
 10095cc:	e3130001 	tst	r3, #1
 10095d0:	112fff1e 	bxne	lr
 10095d4:	eaffffe3 	b	1009568 <Xil_L2CacheEnable.part.0>

010095d8 <Xil_DCacheEnable>:
{
 10095d8:	e92d4010 	push	{r4, lr}
	Xil_L1DCacheEnable();
 10095dc:	ebfffedb 	bl	1009150 <Xil_L1DCacheEnable>
 10095e0:	e3a03a02 	mov	r3, #8192	; 0x2000
 10095e4:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 10095e8:	e5933100 	ldr	r3, [r3, #256]	; 0x100
	if ((L2CCReg & 0x01U) == 0U) {
 10095ec:	e3130001 	tst	r3, #1
 10095f0:	18bd8010 	popne	{r4, pc}
}
 10095f4:	e8bd4010 	pop	{r4, lr}
 10095f8:	eaffffda 	b	1009568 <Xil_L2CacheEnable.part.0>

010095fc <Xil_ICacheEnable>:
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 10095fc:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	if ((CtrlReg & (XREG_CP15_CONTROL_I_BIT)) != 0U) {
 1009600:	e2132a01 	ands	r2, r3, #4096	; 0x1000
 1009604:	1a000002 	bne	1009614 <Xil_ICacheEnable+0x18>
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 1009608:	ee072f15 	mcr	15, 0, r2, cr7, cr5, {0}
	CtrlReg |= (XREG_CP15_CONTROL_I_BIT);
 100960c:	e3833a01 	orr	r3, r3, #4096	; 0x1000
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 1009610:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
 1009614:	e3a03a02 	mov	r3, #8192	; 0x2000
 1009618:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100961c:	e5933100 	ldr	r3, [r3, #256]	; 0x100
	if ((L2CCReg & 0x01U) == 0U) {
 1009620:	e3130001 	tst	r3, #1
 1009624:	112fff1e 	bxne	lr
 1009628:	eaffffce 	b	1009568 <Xil_L2CacheEnable.part.0>

0100962c <Xil_L2CacheInvalidateLine>:
	*LocalAddr = Value;
 100962c:	e3a03a02 	mov	r3, #8192	; 0x2000
 1009630:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1009634:	e5830770 	str	r0, [r3, #1904]	; 0x770
	dsb();
 1009638:	f57ff04f 	dsb	sy
}
 100963c:	e12fff1e 	bx	lr

01009640 <Xil_L2CacheInvalidateRange>:
	currmask = mfcpsr();
 1009640:	e10fc000 	mrs	ip, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1009644:	e38c30c0 	orr	r3, ip, #192	; 0xc0
 1009648:	e129f003 	msr	CPSR_fc, r3
	if (len != 0U) {
 100964c:	e3510000 	cmp	r1, #0
 1009650:	0a000011 	beq	100969c <Xil_L2CacheInvalidateRange+0x5c>
		end = LocalAddr + len;
 1009654:	e0801001 	add	r1, r0, r1
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 1009658:	e3c0001f 	bic	r0, r0, #31
 100965c:	e3a03a02 	mov	r3, #8192	; 0x2000
		while (LocalAddr < end) {
 1009660:	e1510000 	cmp	r1, r0
 1009664:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1009668:	e3a02003 	mov	r2, #3
 100966c:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
 1009670:	9a000005 	bls	100968c <Xil_L2CacheInvalidateRange+0x4c>
 1009674:	e3a02000 	mov	r2, #0
			*L2CCOffset = LocalAddr;
 1009678:	e5830770 	str	r0, [r3, #1904]	; 0x770
			LocalAddr += cacheline;
 100967c:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 1009680:	e1510000 	cmp	r1, r0
 1009684:	e5832730 	str	r2, [r3, #1840]	; 0x730
 1009688:	8afffffa 	bhi	1009678 <Xil_L2CacheInvalidateRange+0x38>
 100968c:	e3a03a02 	mov	r3, #8192	; 0x2000
 1009690:	e3a02000 	mov	r2, #0
 1009694:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1009698:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	dsb();
 100969c:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 10096a0:	e129f00c 	msr	CPSR_fc, ip
}
 10096a4:	e12fff1e 	bx	lr

010096a8 <Xil_L2CacheFlush>:
 10096a8:	e3a02a02 	mov	r2, #8192	; 0x2000
 10096ac:	e3a01003 	mov	r1, #3
 10096b0:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 10096b4:	e30f3fff 	movw	r3, #65535	; 0xffff
 10096b8:	e5821f40 	str	r1, [r2, #3904]	; 0xf40
 10096bc:	e58237fc 	str	r3, [r2, #2044]	; 0x7fc
	return *(volatile u32 *) Addr;
 10096c0:	e59237fc 	ldr	r3, [r2, #2044]	; 0x7fc
	ResultL2Cache = Xil_In32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INV_CLN_WAY_OFFSET)
 10096c4:	e6ff3073 	uxth	r3, r3
	while(ResultL2Cache != (u32)0U) {
 10096c8:	e3530000 	cmp	r3, #0
 10096cc:	1afffffb 	bne	10096c0 <Xil_L2CacheFlush+0x18>
	*LocalAddr = Value;
 10096d0:	e3a03a02 	mov	r3, #8192	; 0x2000
 10096d4:	e3a02000 	mov	r2, #0
 10096d8:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 10096dc:	e5832730 	str	r2, [r3, #1840]	; 0x730
 10096e0:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	dsb();
 10096e4:	f57ff04f 	dsb	sy
}
 10096e8:	e12fff1e 	bx	lr

010096ec <Xil_L2CacheFlushLine>:
 10096ec:	e3a03a02 	mov	r3, #8192	; 0x2000
 10096f0:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 10096f4:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
 10096f8:	e5830770 	str	r0, [r3, #1904]	; 0x770
	dsb();
 10096fc:	f57ff04f 	dsb	sy
}
 1009700:	e12fff1e 	bx	lr

01009704 <Xil_L2CacheFlushRange>:
	currmask = mfcpsr();
 1009704:	e10fc000 	mrs	ip, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1009708:	e38c30c0 	orr	r3, ip, #192	; 0xc0
 100970c:	e129f003 	msr	CPSR_fc, r3
	if (len != 0U) {
 1009710:	e3510000 	cmp	r1, #0
 1009714:	0a000011 	beq	1009760 <Xil_L2CacheFlushRange+0x5c>
		end = LocalAddr + len;
 1009718:	e0801001 	add	r1, r0, r1
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 100971c:	e3c0001f 	bic	r0, r0, #31
 1009720:	e3a03a02 	mov	r3, #8192	; 0x2000
		while (LocalAddr < end) {
 1009724:	e1510000 	cmp	r1, r0
 1009728:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100972c:	e3a02003 	mov	r2, #3
 1009730:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
 1009734:	9a000005 	bls	1009750 <Xil_L2CacheFlushRange+0x4c>
 1009738:	e3a02000 	mov	r2, #0
			*L2CCOffset = LocalAddr;
 100973c:	e58307f0 	str	r0, [r3, #2032]	; 0x7f0
			LocalAddr += cacheline;
 1009740:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 1009744:	e1510000 	cmp	r1, r0
 1009748:	e5832730 	str	r2, [r3, #1840]	; 0x730
 100974c:	8afffffa 	bhi	100973c <Xil_L2CacheFlushRange+0x38>
 1009750:	e3a03a02 	mov	r3, #8192	; 0x2000
 1009754:	e3a02000 	mov	r2, #0
 1009758:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100975c:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	dsb();
 1009760:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1009764:	e129f00c 	msr	CPSR_fc, ip
}
 1009768:	e12fff1e 	bx	lr

0100976c <Xil_L2CacheStoreLine>:
 100976c:	e3a03a02 	mov	r3, #8192	; 0x2000
 1009770:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1009774:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
	dsb();
 1009778:	f57ff04f 	dsb	sy
}
 100977c:	e12fff1e 	bx	lr

01009780 <outbyte>:
#ifdef __cplusplus
}
#endif 

void outbyte(char c) {
	 XUartPs_SendByte(STDOUT_BASEADDRESS, c);
 1009780:	e1a01000 	mov	r1, r0
 1009784:	e3a00a01 	mov	r0, #4096	; 0x1000
 1009788:	e34e0000 	movt	r0, #57344	; 0xe000
 100978c:	ea0001ea 	b	1009f3c <XUartPs_SendByte>

01009790 <XGetPlatform_Info>:
#elif (__microblaze__)
	return XPLAT_MICROBLAZE;
#else
	return XPLAT_ZYNQ;
#endif
}
 1009790:	e3a00004 	mov	r0, #4
 1009794:	e12fff1e 	bx	lr

01009798 <getnum>:
/*                                                   */
/* This routine gets a number from the format        */
/* string.                                           */
/*                                                   */
static s32 getnum( charptr* linep)
{
 1009798:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 100979c:	e1a07000 	mov	r7, r0
    s32 n;
    s32 ResultIsDigit = 0;
    charptr cptr;
    n = 0;
    cptr = *linep;
 10097a0:	e5906000 	ldr	r6, [r0]
	if(cptr != NULL){
 10097a4:	e3560000 	cmp	r6, #0
 10097a8:	0a00001b 	beq	100981c <getnum+0x84>
		ResultIsDigit = isdigit(((s32)*cptr));
 10097ac:	fa000840 	blx	100b8b4 <__locale_ctype_ptr>
 10097b0:	e5d63000 	ldrb	r3, [r6]
 10097b4:	e0800003 	add	r0, r0, r3
	}
    while (ResultIsDigit != 0) {
 10097b8:	e5d05001 	ldrb	r5, [r0, #1]
 10097bc:	e2155004 	ands	r5, r5, #4
 10097c0:	0a000012 	beq	1009810 <getnum+0x78>
 10097c4:	e2864001 	add	r4, r6, #1
 10097c8:	e3a05000 	mov	r5, #0
		if(cptr != NULL){
 10097cc:	e3540001 	cmp	r4, #1
 10097d0:	0a000013 	beq	1009824 <getnum+0x8c>
			n = ((n*10) + (((s32)*cptr) - (s32)'0'));
			cptr += 1;
			if(cptr != NULL){
 10097d4:	e3540000 	cmp	r4, #0
			cptr += 1;
 10097d8:	e1a06004 	mov	r6, r4
			if(cptr != NULL){
 10097dc:	0a000010 	beq	1009824 <getnum+0x8c>
			n = ((n*10) + (((s32)*cptr) - (s32)'0'));
 10097e0:	e5543001 	ldrb	r3, [r4, #-1]
 10097e4:	e0855105 	add	r5, r5, r5, lsl #2
 10097e8:	e2844001 	add	r4, r4, #1
 10097ec:	e2433030 	sub	r3, r3, #48	; 0x30
 10097f0:	e0835085 	add	r5, r3, r5, lsl #1
				ResultIsDigit = isdigit(((s32)*cptr));
 10097f4:	fa00082e 	blx	100b8b4 <__locale_ctype_ptr>
			}
		}
		ResultIsDigit = isdigit(((s32)*cptr));
 10097f8:	fa00082d 	blx	100b8b4 <__locale_ctype_ptr>
 10097fc:	e5d63000 	ldrb	r3, [r6]
 1009800:	e0800003 	add	r0, r0, r3
    while (ResultIsDigit != 0) {
 1009804:	e5d03001 	ldrb	r3, [r0, #1]
 1009808:	e3130004 	tst	r3, #4
 100980c:	1affffee 	bne	10097cc <getnum+0x34>
	}
    *linep = ((charptr )(cptr));
 1009810:	e5876000 	str	r6, [r7]
    return(n);
}
 1009814:	e1a00005 	mov	r0, r5
 1009818:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 100981c:	e1a05006 	mov	r5, r6
 1009820:	eafffffa 	b	1009810 <getnum+0x78>
		ResultIsDigit = isdigit(((s32)*cptr));
 1009824:	fa000822 	blx	100b8b4 <__locale_ctype_ptr>
 1009828:	e3a03000 	mov	r3, #0
 100982c:	e5d33000 	ldrb	r3, [r3]
 1009830:	e7f000f0 	udf	#0

01009834 <padding.part.0>:
static void padding( const s32 l_flag, const struct params_s *par)
 1009834:	e92d4070 	push	{r4, r5, r6, lr}
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 1009838:	e5903004 	ldr	r3, [r0, #4]
 100983c:	e5904000 	ldr	r4, [r0]
 1009840:	e1540003 	cmp	r4, r3
 1009844:	a8bd8070 	popge	{r4, r5, r6, pc}
 1009848:	e1a05000 	mov	r5, r0
            outbyte( par->pad_character);
 100984c:	e5d5000c 	ldrb	r0, [r5, #12]
        for (; i<(par->num1); i++) {
 1009850:	e2844001 	add	r4, r4, #1
            outbyte( par->pad_character);
 1009854:	ebffffc9 	bl	1009780 <outbyte>
        for (; i<(par->num1); i++) {
 1009858:	e5953004 	ldr	r3, [r5, #4]
 100985c:	e1540003 	cmp	r4, r3
 1009860:	bafffff9 	blt	100984c <padding.part.0+0x18>
 1009864:	e8bd8070 	pop	{r4, r5, r6, pc}

01009868 <outnum>:
{
 1009868:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    const char8 digits[] = "0123456789ABCDEF";
 100986c:	e30940b4 	movw	r4, #37044	; 0x90b4
 1009870:	e3404105 	movt	r4, #261	; 0x105
{
 1009874:	e1a05000 	mov	r5, r0
 1009878:	e1a08001 	mov	r8, r1
 100987c:	e1a07002 	mov	r7, r2
    const char8 digits[] = "0123456789ABCDEF";
 1009880:	e8b4000f 	ldm	r4!, {r0, r1, r2, r3}
{
 1009884:	e24dd03c 	sub	sp, sp, #60	; 0x3c
    const char8 digits[] = "0123456789ABCDEF";
 1009888:	e28d9004 	add	r9, sp, #4
 100988c:	e28d6018 	add	r6, sp, #24
 1009890:	e28dc017 	add	ip, sp, #23
 1009894:	e28de037 	add	lr, sp, #55	; 0x37
 1009898:	e5944000 	ldr	r4, [r4]
 100989c:	e8a9000f 	stmia	r9!, {r0, r1, r2, r3}
	outbuf[i] = '0';
 10098a0:	e3a03030 	mov	r3, #48	; 0x30
    const char8 digits[] = "0123456789ABCDEF";
 10098a4:	e5c94000 	strb	r4, [r9]
	outbuf[i] = '0';
 10098a8:	e5ec3001 	strb	r3, [ip, #1]!
    for(i = 0; i<32; i++) {
 10098ac:	e15c000e 	cmp	ip, lr
 10098b0:	1afffffc 	bne	10098a8 <outnum+0x40>
    if ((par->unsigned_flag == 0) && (base == 10) && (n < 0L)) {
 10098b4:	e5973018 	ldr	r3, [r7, #24]
 10098b8:	e3530000 	cmp	r3, #0
 10098bc:	1a000039 	bne	10099a8 <outnum+0x140>
 10098c0:	e1a03fa5 	lsr	r3, r5, #31
 10098c4:	e358000a 	cmp	r8, #10
 10098c8:	13a03000 	movne	r3, #0
 10098cc:	02033001 	andeq	r3, r3, #1
 10098d0:	e3530000 	cmp	r3, #0
		num =(-(n));
 10098d4:	12655000 	rsbne	r5, r5, #0
        negative = 1;
 10098d8:	13a0b001 	movne	fp, #1
    if ((par->unsigned_flag == 0) && (base == 10) && (n < 0L)) {
 10098dc:	0a000031 	beq	10099a8 <outnum+0x140>
        negative = 0;
 10098e0:	e1a09006 	mov	r9, r6
    i = 0;
 10098e4:	e3a0a000 	mov	sl, #0
 10098e8:	ea000000 	b	10098f0 <outnum+0x88>
		i++;
 10098ec:	e1a0a004 	mov	sl, r4
		outbuf[i] = digits[(num % base)];
 10098f0:	e1a00005 	mov	r0, r5
 10098f4:	e1a01008 	mov	r1, r8
 10098f8:	fa0002a7 	blx	100a39c <__aeabi_uidivmod>
 10098fc:	e28d3038 	add	r3, sp, #56	; 0x38
    } while (num > 0);
 1009900:	e1550008 	cmp	r5, r8
		outbuf[i] = digits[(num % base)];
 1009904:	e0831001 	add	r1, r3, r1
		i++;
 1009908:	e28a4001 	add	r4, sl, #1
		outbuf[i] = digits[(num % base)];
 100990c:	e5513034 	ldrb	r3, [r1, #-52]	; 0xffffffcc
		num /= base;
 1009910:	e1a05000 	mov	r5, r0
		i++;
 1009914:	e1a02004 	mov	r2, r4
		outbuf[i] = digits[(num % base)];
 1009918:	e4c93001 	strb	r3, [r9], #1
    } while (num > 0);
 100991c:	2afffff2 	bcs	10098ec <outnum+0x84>
    if (negative != 0) {
 1009920:	e35b0000 	cmp	fp, #0
 1009924:	0a000005 	beq	1009940 <outnum+0xd8>
		outbuf[i] = '-';
 1009928:	e28d3038 	add	r3, sp, #56	; 0x38
		i++;
 100992c:	e28a2002 	add	r2, sl, #2
		outbuf[i] = '-';
 1009930:	e0833004 	add	r3, r3, r4
 1009934:	e2844001 	add	r4, r4, #1
 1009938:	e3a0102d 	mov	r1, #45	; 0x2d
 100993c:	e5431020 	strb	r1, [r3, #-32]	; 0xffffffe0
    outbuf[i] = '\0';
 1009940:	e28d3038 	add	r3, sp, #56	; 0x38
    par->len = (s32)strlen(outbuf);
 1009944:	e1a00006 	mov	r0, r6
    outbuf[i] = '\0';
 1009948:	e0832002 	add	r2, r3, r2
 100994c:	e3a03000 	mov	r3, #0
 1009950:	e5423020 	strb	r3, [r2, #-32]	; 0xffffffe0
    par->len = (s32)strlen(outbuf);
 1009954:	fa000e39 	blx	100d240 <strlen>
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 1009958:	e1c721d0 	ldrd	r2, [r7, #16]
    par->len = (s32)strlen(outbuf);
 100995c:	e5870000 	str	r0, [r7]
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 1009960:	e16f3f13 	clz	r3, r3
 1009964:	e3520000 	cmp	r2, #0
 1009968:	e1a032a3 	lsr	r3, r3, #5
 100996c:	03a03000 	moveq	r3, #0
 1009970:	e3530000 	cmp	r3, #0
 1009974:	1a00000d 	bne	10099b0 <outnum+0x148>
 1009978:	e0864004 	add	r4, r6, r4
	outbyte( outbuf[i] );
 100997c:	e5740001 	ldrb	r0, [r4, #-1]!
 1009980:	ebffff7e 	bl	1009780 <outbyte>
    while (&outbuf[i] >= outbuf) {
 1009984:	e1540006 	cmp	r4, r6
 1009988:	1afffffb 	bne	100997c <outnum+0x114>
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 100998c:	e5972014 	ldr	r2, [r7, #20]
 1009990:	e5973010 	ldr	r3, [r7, #16]
 1009994:	e3520000 	cmp	r2, #0
 1009998:	13530000 	cmpne	r3, #0
 100999c:	1a000006 	bne	10099bc <outnum+0x154>
}
 10099a0:	e28dd03c 	add	sp, sp, #60	; 0x3c
 10099a4:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
        negative = 0;
 10099a8:	e3a0b000 	mov	fp, #0
 10099ac:	eaffffcb 	b	10098e0 <outnum+0x78>
 10099b0:	e1a00007 	mov	r0, r7
 10099b4:	ebffff9e 	bl	1009834 <padding.part.0>
 10099b8:	eaffffee 	b	1009978 <outnum+0x110>
 10099bc:	e1a00007 	mov	r0, r7
}
 10099c0:	e28dd03c 	add	sp, sp, #60	; 0x3c
 10099c4:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 10099c8:	eaffff99 	b	1009834 <padding.part.0>

010099cc <xil_printf>:
void xil_printf( const char8 *ctrl1, ...){
	XPVXenConsole_Printf(ctrl1);
}
#else
void xil_printf( const char8 *ctrl1, ...)
{
 10099cc:	e92d000f 	push	{r0, r1, r2, r3}
 10099d0:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
 10099d4:	e24dd02c 	sub	sp, sp, #44	; 0x2c
        /* initialize all the flags for this format.   */
        dot_flag = 0;
#if defined (__aarch64__) || defined (__arch64__)
		long_flag = 0;
#endif
        par.unsigned_flag = 0;
 10099d8:	e3a04000 	mov	r4, #0
		par.left_flag = 0;
		par.do_padding = 0;
        par.pad_character = ' ';
 10099dc:	e3a06020 	mov	r6, #32
        par.num2=32767;
 10099e0:	e3075fff 	movw	r5, #32767	; 0x7fff
    va_start( argp, ctrl1);
 10099e4:	e28d204c 	add	r2, sp, #76	; 0x4c
{
 10099e8:	e59d3048 	ldr	r3, [sp, #72]	; 0x48
    va_start( argp, ctrl1);
 10099ec:	e58d2004 	str	r2, [sp, #4]
    char8 *ctrl = (char8 *)ctrl1;
 10099f0:	e58d3008 	str	r3, [sp, #8]
    while ((ctrl != NULL) && (*ctrl != (char8)0)) {
 10099f4:	e3530000 	cmp	r3, #0
 10099f8:	0a00000a 	beq	1009a28 <xil_printf+0x5c>
 10099fc:	e5d30000 	ldrb	r0, [r3]
 1009a00:	e3500000 	cmp	r0, #0
 1009a04:	0a000007 	beq	1009a28 <xil_printf+0x5c>
        if (*ctrl != '%') {
 1009a08:	e3500025 	cmp	r0, #37	; 0x25
 1009a0c:	0a000009 	beq	1009a38 <xil_printf+0x6c>
            outbyte(*ctrl);
 1009a10:	ebffff5a 	bl	1009780 <outbyte>
			ctrl += 1;
 1009a14:	e59d3008 	ldr	r3, [sp, #8]
 1009a18:	e2833001 	add	r3, r3, #1
    while ((ctrl != NULL) && (*ctrl != (char8)0)) {
 1009a1c:	e3530000 	cmp	r3, #0
			ctrl += 1;
 1009a20:	e58d3008 	str	r3, [sp, #8]
    while ((ctrl != NULL) && (*ctrl != (char8)0)) {
 1009a24:	1afffff4 	bne	10099fc <xil_printf+0x30>
                continue;
        }
        goto try_next;
    }
    va_end( argp);
}
 1009a28:	e28dd02c 	add	sp, sp, #44	; 0x2c
 1009a2c:	e8bd43f0 	pop	{r4, r5, r6, r7, r8, r9, lr}
 1009a30:	e28dd010 	add	sp, sp, #16
 1009a34:	e12fff1e 	bx	lr
        dot_flag = 0;
 1009a38:	e3a08000 	mov	r8, #0
        par.unsigned_flag = 0;
 1009a3c:	e58d4024 	str	r4, [sp, #36]	; 0x24
		par.left_flag = 0;
 1009a40:	e58d4020 	str	r4, [sp, #32]
		par.do_padding = 0;
 1009a44:	e58d401c 	str	r4, [sp, #28]
        par.pad_character = ' ';
 1009a48:	e5cd6018 	strb	r6, [sp, #24]
		par.num1=0;
 1009a4c:	e1cd41f0 	strd	r4, [sp, #16]
		par.len=0;
 1009a50:	e58d400c 	str	r4, [sp, #12]
			ctrl += 1;
 1009a54:	e2832001 	add	r2, r3, #1
		if(ctrl != NULL) {
 1009a58:	e3520000 	cmp	r2, #0
			ctrl += 1;
 1009a5c:	e58d2008 	str	r2, [sp, #8]
		if(ctrl != NULL) {
 1009a60:	0afffff0 	beq	1009a28 <xil_printf+0x5c>
			ch = *ctrl;
 1009a64:	e5d37001 	ldrb	r7, [r3, #1]
        if (isdigit((s32)ch) != 0) {
 1009a68:	fa000791 	blx	100b8b4 <__locale_ctype_ptr>
 1009a6c:	e2879001 	add	r9, r7, #1
 1009a70:	e7d03009 	ldrb	r3, [r0, r9]
 1009a74:	e3130004 	tst	r3, #4
 1009a78:	0a000016 	beq	1009ad8 <xil_printf+0x10c>
            if (dot_flag != 0) {
 1009a7c:	e3580000 	cmp	r8, #0
 1009a80:	1a0000d9 	bne	1009dec <xil_printf+0x420>
				if(ctrl != NULL) {
 1009a84:	e59d3008 	ldr	r3, [sp, #8]
                if (ch == '0') {
 1009a88:	e3570030 	cmp	r7, #48	; 0x30
                    par.pad_character = '0';
 1009a8c:	05cd7018 	strbeq	r7, [sp, #24]
				if(ctrl != NULL) {
 1009a90:	e3530000 	cmp	r3, #0
 1009a94:	0affffe3 	beq	1009a28 <xil_printf+0x5c>
			par.num1 = getnum(&ctrl);
 1009a98:	e28d0008 	add	r0, sp, #8
 1009a9c:	ebffff3d 	bl	1009798 <getnum>
 1009aa0:	e59d3008 	ldr	r3, [sp, #8]
                par.do_padding = 1;
 1009aa4:	e3a02001 	mov	r2, #1
			par.num1 = getnum(&ctrl);
 1009aa8:	e58d0010 	str	r0, [sp, #16]
                par.do_padding = 1;
 1009aac:	e58d201c 	str	r2, [sp, #28]
            if(ctrl != NULL) {
 1009ab0:	e3530000 	cmp	r3, #0
 1009ab4:	0affffdb 	beq	1009a28 <xil_printf+0x5c>
			ctrl -= 1;
 1009ab8:	e2433001 	sub	r3, r3, #1
 1009abc:	e58d3008 	str	r3, [sp, #8]
		if(ctrl != NULL) {
 1009ac0:	e3530000 	cmp	r3, #0
 1009ac4:	1affffe2 	bne	1009a54 <xil_printf+0x88>
}
 1009ac8:	e28dd02c 	add	sp, sp, #44	; 0x2c
 1009acc:	e8bd43f0 	pop	{r4, r5, r6, r7, r8, r9, lr}
 1009ad0:	e28dd010 	add	sp, sp, #16
 1009ad4:	e12fff1e 	bx	lr
        switch (tolower((s32)ch)) {
 1009ad8:	fa000775 	blx	100b8b4 <__locale_ctype_ptr>
 1009adc:	e7d03009 	ldrb	r3, [r0, r9]
 1009ae0:	e2033003 	and	r3, r3, #3
 1009ae4:	e3530001 	cmp	r3, #1
 1009ae8:	02877020 	addeq	r7, r7, #32
 1009aec:	e2477025 	sub	r7, r7, #37	; 0x25
 1009af0:	e3570053 	cmp	r7, #83	; 0x53
 1009af4:	979ff107 	ldrls	pc, [pc, r7, lsl #2]
 1009af8:	ea00005c 	b	1009c70 <xil_printf+0x2a4>
 1009afc:	01009d34 	.word	0x01009d34
 1009b00:	01009c70 	.word	0x01009c70
 1009b04:	01009c70 	.word	0x01009c70
 1009b08:	01009c70 	.word	0x01009c70
 1009b0c:	01009c70 	.word	0x01009c70
 1009b10:	01009c70 	.word	0x01009c70
 1009b14:	01009c70 	.word	0x01009c70
 1009b18:	01009c70 	.word	0x01009c70
 1009b1c:	01009d40 	.word	0x01009d40
 1009b20:	01009d28 	.word	0x01009d28
 1009b24:	01009c70 	.word	0x01009c70
 1009b28:	01009c70 	.word	0x01009c70
 1009b2c:	01009c70 	.word	0x01009c70
 1009b30:	01009c70 	.word	0x01009c70
 1009b34:	01009c70 	.word	0x01009c70
 1009b38:	01009c70 	.word	0x01009c70
 1009b3c:	01009c70 	.word	0x01009c70
 1009b40:	01009c70 	.word	0x01009c70
 1009b44:	01009c70 	.word	0x01009c70
 1009b48:	01009c70 	.word	0x01009c70
 1009b4c:	01009c70 	.word	0x01009c70
 1009b50:	01009c70 	.word	0x01009c70
 1009b54:	01009c70 	.word	0x01009c70
 1009b58:	01009c70 	.word	0x01009c70
 1009b5c:	01009c70 	.word	0x01009c70
 1009b60:	01009c70 	.word	0x01009c70
 1009b64:	01009c70 	.word	0x01009c70
 1009b68:	01009c70 	.word	0x01009c70
 1009b6c:	01009c70 	.word	0x01009c70
 1009b70:	01009c70 	.word	0x01009c70
 1009b74:	01009c70 	.word	0x01009c70
 1009b78:	01009c70 	.word	0x01009c70
 1009b7c:	01009c70 	.word	0x01009c70
 1009b80:	01009c70 	.word	0x01009c70
 1009b84:	01009c70 	.word	0x01009c70
 1009b88:	01009c70 	.word	0x01009c70
 1009b8c:	01009c70 	.word	0x01009c70
 1009b90:	01009c70 	.word	0x01009c70
 1009b94:	01009c70 	.word	0x01009c70
 1009b98:	01009c70 	.word	0x01009c70
 1009b9c:	01009c70 	.word	0x01009c70
 1009ba0:	01009c70 	.word	0x01009c70
 1009ba4:	01009c70 	.word	0x01009c70
 1009ba8:	01009c70 	.word	0x01009c70
 1009bac:	01009c70 	.word	0x01009c70
 1009bb0:	01009c70 	.word	0x01009c70
 1009bb4:	01009c70 	.word	0x01009c70
 1009bb8:	01009c70 	.word	0x01009c70
 1009bbc:	01009c70 	.word	0x01009c70
 1009bc0:	01009c70 	.word	0x01009c70
 1009bc4:	01009c70 	.word	0x01009c70
 1009bc8:	01009d00 	.word	0x01009d00
 1009bcc:	01009c70 	.word	0x01009c70
 1009bd0:	01009c70 	.word	0x01009c70
 1009bd4:	01009c70 	.word	0x01009c70
 1009bd8:	01009ca0 	.word	0x01009ca0
 1009bdc:	01009c70 	.word	0x01009c70
 1009be0:	01009c70 	.word	0x01009c70
 1009be4:	01009c70 	.word	0x01009c70
 1009be8:	01009c70 	.word	0x01009c70
 1009bec:	01009c70 	.word	0x01009c70
 1009bf0:	01009c70 	.word	0x01009c70
 1009bf4:	01009c88 	.word	0x01009c88
 1009bf8:	01009c54 	.word	0x01009c54
 1009bfc:	01009c70 	.word	0x01009c70
 1009c00:	01009c70 	.word	0x01009c70
 1009c04:	01009c70 	.word	0x01009c70
 1009c08:	01009c70 	.word	0x01009c70
 1009c0c:	01009c54 	.word	0x01009c54
 1009c10:	01009c70 	.word	0x01009c70
 1009c14:	01009c70 	.word	0x01009c70
 1009c18:	01009de4 	.word	0x01009de4
 1009c1c:	01009c70 	.word	0x01009c70
 1009c20:	01009c70 	.word	0x01009c70
 1009c24:	01009c70 	.word	0x01009c70
 1009c28:	01009d00 	.word	0x01009d00
 1009c2c:	01009c70 	.word	0x01009c70
 1009c30:	01009c70 	.word	0x01009c70
 1009c34:	01009d50 	.word	0x01009d50
 1009c38:	01009c70 	.word	0x01009c70
 1009c3c:	01009c4c 	.word	0x01009c4c
 1009c40:	01009c70 	.word	0x01009c70
 1009c44:	01009c70 	.word	0x01009c70
 1009c48:	01009d00 	.word	0x01009d00
                par.unsigned_flag = 1;
 1009c4c:	e3a03001 	mov	r3, #1
 1009c50:	e58d3024 	str	r3, [sp, #36]	; 0x24
                    outnum( va_arg(argp, s32), 10L, &par);
 1009c54:	e59d3004 	ldr	r3, [sp, #4]
 1009c58:	e28d200c 	add	r2, sp, #12
 1009c5c:	e3a0100a 	mov	r1, #10
 1009c60:	e283c004 	add	ip, r3, #4
 1009c64:	e5930000 	ldr	r0, [r3]
 1009c68:	e58dc004 	str	ip, [sp, #4]
 1009c6c:	ebfffefd 	bl	1009868 <outnum>
			if(ctrl != NULL) {
 1009c70:	e59d3008 	ldr	r3, [sp, #8]
 1009c74:	e3530000 	cmp	r3, #0
 1009c78:	0affff6a 	beq	1009a28 <xil_printf+0x5c>
				ctrl += 1;
 1009c7c:	e2833001 	add	r3, r3, #1
 1009c80:	e58d3008 	str	r3, [sp, #8]
 1009c84:	eaffff5a 	b	10099f4 <xil_printf+0x28>
                outbyte( va_arg( argp, s32));
 1009c88:	e59d3004 	ldr	r3, [sp, #4]
 1009c8c:	e2832004 	add	r2, r3, #4
 1009c90:	e5d30000 	ldrb	r0, [r3]
 1009c94:	e58d2004 	str	r2, [sp, #4]
 1009c98:	ebfffeb8 	bl	1009780 <outbyte>
        if(Check == 1) {
 1009c9c:	eafffff3 	b	1009c70 <xil_printf+0x2a4>
                switch (*ctrl) {
 1009ca0:	e59d3008 	ldr	r3, [sp, #8]
 1009ca4:	e5d30000 	ldrb	r0, [r3]
 1009ca8:	e2403061 	sub	r3, r0, #97	; 0x61
 1009cac:	e3530011 	cmp	r3, #17
 1009cb0:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
 1009cb4:	ea000065 	b	1009e50 <xil_printf+0x484>
 1009cb8:	01009e24 	.word	0x01009e24
 1009cbc:	01009e50 	.word	0x01009e50
 1009cc0:	01009e50 	.word	0x01009e50
 1009cc4:	01009e50 	.word	0x01009e50
 1009cc8:	01009e50 	.word	0x01009e50
 1009ccc:	01009e50 	.word	0x01009e50
 1009cd0:	01009e50 	.word	0x01009e50
 1009cd4:	01009e30 	.word	0x01009e30
 1009cd8:	01009e50 	.word	0x01009e50
 1009cdc:	01009e50 	.word	0x01009e50
 1009ce0:	01009e50 	.word	0x01009e50
 1009ce4:	01009e50 	.word	0x01009e50
 1009ce8:	01009e50 	.word	0x01009e50
 1009cec:	01009e3c 	.word	0x01009e3c
 1009cf0:	01009e50 	.word	0x01009e50
 1009cf4:	01009e50 	.word	0x01009e50
 1009cf8:	01009e50 	.word	0x01009e50
 1009cfc:	01009e0c 	.word	0x01009e0c
                outnum((s32)va_arg(argp, s32), 16L, &par);
 1009d00:	e59d3004 	ldr	r3, [sp, #4]
                par.unsigned_flag = 1;
 1009d04:	e3a01001 	mov	r1, #1
 1009d08:	e58d1024 	str	r1, [sp, #36]	; 0x24
                outnum((s32)va_arg(argp, s32), 16L, &par);
 1009d0c:	e28d200c 	add	r2, sp, #12
 1009d10:	e3a01010 	mov	r1, #16
 1009d14:	e283c004 	add	ip, r3, #4
 1009d18:	e5930000 	ldr	r0, [r3]
 1009d1c:	e58dc004 	str	ip, [sp, #4]
 1009d20:	ebfffed0 	bl	1009868 <outnum>
        if(Check == 1) {
 1009d24:	eaffffd1 	b	1009c70 <xil_printf+0x2a4>
 1009d28:	e59d3008 	ldr	r3, [sp, #8]
                dot_flag = 1;
 1009d2c:	e3a08001 	mov	r8, #1
 1009d30:	eaffff62 	b	1009ac0 <xil_printf+0xf4>
                outbyte( '%');
 1009d34:	e3a00025 	mov	r0, #37	; 0x25
 1009d38:	ebfffe90 	bl	1009780 <outbyte>
        if(Check == 1) {
 1009d3c:	eaffffcb 	b	1009c70 <xil_printf+0x2a4>
                par.left_flag = 1;
 1009d40:	e3a02001 	mov	r2, #1
 1009d44:	e59d3008 	ldr	r3, [sp, #8]
 1009d48:	e58d2020 	str	r2, [sp, #32]
        if(Check == 1) {
 1009d4c:	eaffff5b 	b	1009ac0 <xil_printf+0xf4>
                outs( va_arg( argp, char *), &par);
 1009d50:	e59d3004 	ldr	r3, [sp, #4]
 1009d54:	e5937000 	ldr	r7, [r3]
 1009d58:	e2833004 	add	r3, r3, #4
 1009d5c:	e58d3004 	str	r3, [sp, #4]
	if(LocalPtr != NULL) {
 1009d60:	e3570000 	cmp	r7, #0
 1009d64:	0a000002 	beq	1009d74 <xil_printf+0x3a8>
		par->len = (s32)strlen( LocalPtr);
 1009d68:	e1a00007 	mov	r0, r7
 1009d6c:	fa000d33 	blx	100d240 <strlen>
 1009d70:	e58d000c 	str	r0, [sp, #12]
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 1009d74:	e1cd21dc 	ldrd	r2, [sp, #28]
 1009d78:	e16f3f13 	clz	r3, r3
 1009d7c:	e3520000 	cmp	r2, #0
 1009d80:	e1a032a3 	lsr	r3, r3, #5
 1009d84:	03a03000 	moveq	r3, #0
 1009d88:	e3530000 	cmp	r3, #0
 1009d8c:	1a00001b 	bne	1009e00 <xil_printf+0x434>
    while (((*LocalPtr) != (char8)0) && ((par->num2) != 0)) {
 1009d90:	e5d73000 	ldrb	r3, [r7]
 1009d94:	e3530000 	cmp	r3, #0
 1009d98:	1a000007 	bne	1009dbc <xil_printf+0x3f0>
 1009d9c:	ea000009 	b	1009dc8 <xil_printf+0x3fc>
		(par->num2)--;
 1009da0:	e2433001 	sub	r3, r3, #1
 1009da4:	e58d3014 	str	r3, [sp, #20]
        outbyte(*LocalPtr);
 1009da8:	e5d70000 	ldrb	r0, [r7]
 1009dac:	ebfffe73 	bl	1009780 <outbyte>
    while (((*LocalPtr) != (char8)0) && ((par->num2) != 0)) {
 1009db0:	e5f73001 	ldrb	r3, [r7, #1]!
 1009db4:	e3530000 	cmp	r3, #0
 1009db8:	0a000002 	beq	1009dc8 <xil_printf+0x3fc>
 1009dbc:	e59d3014 	ldr	r3, [sp, #20]
 1009dc0:	e3530000 	cmp	r3, #0
 1009dc4:	1afffff5 	bne	1009da0 <xil_printf+0x3d4>
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 1009dc8:	e1cd21dc 	ldrd	r2, [sp, #28]
 1009dcc:	e3520000 	cmp	r2, #0
 1009dd0:	13530000 	cmpne	r3, #0
 1009dd4:	0affffa5 	beq	1009c70 <xil_printf+0x2a4>
 1009dd8:	e28d000c 	add	r0, sp, #12
 1009ddc:	ebfffe94 	bl	1009834 <padding.part.0>
 1009de0:	eaffffa2 	b	1009c70 <xil_printf+0x2a4>
 1009de4:	e59d3008 	ldr	r3, [sp, #8]
 1009de8:	eaffff34 	b	1009ac0 <xil_printf+0xf4>
                par.num2 = getnum(&ctrl);
 1009dec:	e28d0008 	add	r0, sp, #8
 1009df0:	ebfffe68 	bl	1009798 <getnum>
 1009df4:	e59d3008 	ldr	r3, [sp, #8]
 1009df8:	e58d0014 	str	r0, [sp, #20]
 1009dfc:	eaffff2b 	b	1009ab0 <xil_printf+0xe4>
 1009e00:	e28d000c 	add	r0, sp, #12
 1009e04:	ebfffe8a 	bl	1009834 <padding.part.0>
 1009e08:	eaffffe0 	b	1009d90 <xil_printf+0x3c4>
                        outbyte( ((char8)0x0D));
 1009e0c:	e3a0000d 	mov	r0, #13
 1009e10:	ebfffe5a 	bl	1009780 <outbyte>
                ctrl += 1;
 1009e14:	e59d3008 	ldr	r3, [sp, #8]
 1009e18:	e2833001 	add	r3, r3, #1
 1009e1c:	e58d3008 	str	r3, [sp, #8]
        if(Check == 1) {
 1009e20:	eaffff26 	b	1009ac0 <xil_printf+0xf4>
                        outbyte( ((char8)0x07));
 1009e24:	e3a00007 	mov	r0, #7
 1009e28:	ebfffe54 	bl	1009780 <outbyte>
                        break;
 1009e2c:	eafffff8 	b	1009e14 <xil_printf+0x448>
                        outbyte( ((char8)0x08));
 1009e30:	e3a00008 	mov	r0, #8
 1009e34:	ebfffe51 	bl	1009780 <outbyte>
                        break;
 1009e38:	eafffff5 	b	1009e14 <xil_printf+0x448>
                        outbyte( ((char8)0x0D));
 1009e3c:	e3a0000d 	mov	r0, #13
 1009e40:	ebfffe4e 	bl	1009780 <outbyte>
                        outbyte( ((char8)0x0A));
 1009e44:	e3a0000a 	mov	r0, #10
 1009e48:	ebfffe4c 	bl	1009780 <outbyte>
                        break;
 1009e4c:	eafffff0 	b	1009e14 <xil_printf+0x448>
                        outbyte( *ctrl);
 1009e50:	ebfffe4a 	bl	1009780 <outbyte>
                        break;
 1009e54:	eaffffee 	b	1009e14 <xil_printf+0x448>

01009e58 <Xil_ExceptionNullHandler>:
*
*****************************************************************************/
static void Xil_ExceptionNullHandler(void *Data)
{
	(void) Data;
DieLoop: goto DieLoop;
 1009e58:	eafffffe 	b	1009e58 <Xil_ExceptionNullHandler>

01009e5c <Xil_DataAbortHandler>:
*
* @note		None.
*
****************************************************************************/

void Xil_DataAbortHandler(void *CallBackRef){
 1009e5c:	e92d4010 	push	{r4, lr}
#ifdef DEBUG
	u32 FaultStatus;

        xdbg_printf(XDBG_DEBUG_ERROR, "Data abort \n");
        #ifdef __GNUC__
	FaultStatus = mfcp(XREG_CP15_DATA_FAULT_STATUS);
 1009e60:	ee151f10 	mrc	15, 0, r1, cr5, cr0, {0}
	        mfcp(XREG_CP15_DATA_FAULT_STATUS,FaultStatus);
	    #else
	        { volatile register u32 Reg __asm(XREG_CP15_DATA_FAULT_STATUS);
	        FaultStatus = Reg; }
	    #endif
	xdbg_printf(XDBG_DEBUG_GENERAL, "Data abort with Data Fault Status Register  %lx\n",FaultStatus);
 1009e64:	e30900c8 	movw	r0, #37064	; 0x90c8
 1009e68:	e3400105 	movt	r0, #261	; 0x105
 1009e6c:	fa000b1d 	blx	100cae8 <printf>
	xdbg_printf(XDBG_DEBUG_GENERAL, "Address of Instruction causing Data abort %lx\n",DataAbortAddr);
 1009e70:	e30a34cc 	movw	r3, #42188	; 0xa4cc
 1009e74:	e30900fc 	movw	r0, #37116	; 0x90fc
 1009e78:	e3403116 	movt	r3, #278	; 0x116
 1009e7c:	e3400105 	movt	r0, #261	; 0x105
 1009e80:	e5931000 	ldr	r1, [r3]
 1009e84:	fa000b17 	blx	100cae8 <printf>
#endif
	while(1) {
		;
 1009e88:	eafffffe 	b	1009e88 <Xil_DataAbortHandler+0x2c>

01009e8c <Xil_PrefetchAbortHandler>:
* @return	None.
*
* @note		None.
*
****************************************************************************/
void Xil_PrefetchAbortHandler(void *CallBackRef){
 1009e8c:	e92d4010 	push	{r4, lr}
#ifdef DEBUG
	u32 FaultStatus;

    xdbg_printf(XDBG_DEBUG_ERROR, "Prefetch abort \n");
        #ifdef __GNUC__
	FaultStatus = mfcp(XREG_CP15_INST_FAULT_STATUS);
 1009e90:	ee151f30 	mrc	15, 0, r1, cr5, cr0, {1}
			mfcp(XREG_CP15_INST_FAULT_STATUS,FaultStatus);
	    #else
			{ volatile register u32 Reg __asm(XREG_CP15_INST_FAULT_STATUS);
			FaultStatus = Reg; }
		#endif
	xdbg_printf(XDBG_DEBUG_GENERAL, "Prefetch abort with Instruction Fault Status Register  %lx\n",FaultStatus);
 1009e94:	e309012c 	movw	r0, #37164	; 0x912c
 1009e98:	e3400105 	movt	r0, #261	; 0x105
 1009e9c:	fa000b11 	blx	100cae8 <printf>
	xdbg_printf(XDBG_DEBUG_GENERAL, "Address of Instruction causing Prefetch abort %lx\n",PrefetchAbortAddr);
 1009ea0:	e30a34c8 	movw	r3, #42184	; 0xa4c8
 1009ea4:	e3090168 	movw	r0, #37224	; 0x9168
 1009ea8:	e3403116 	movt	r3, #278	; 0x116
 1009eac:	e3400105 	movt	r0, #261	; 0x105
 1009eb0:	e5931000 	ldr	r1, [r3]
 1009eb4:	fa000b0b 	blx	100cae8 <printf>
#endif
	while(1) {
		;
 1009eb8:	eafffffe 	b	1009eb8 <Xil_PrefetchAbortHandler+0x2c>

01009ebc <Xil_UndefinedExceptionHandler>:
* @note		None.
*
****************************************************************************/
void Xil_UndefinedExceptionHandler(void *CallBackRef){
	(void) CallBackRef;
	xdbg_printf(XDBG_DEBUG_GENERAL, "Address of the undefined instruction %lx\n",UndefinedExceptionAddr);
 1009ebc:	e30a34c4 	movw	r3, #42180	; 0xa4c4
 1009ec0:	e309019c 	movw	r0, #37276	; 0x919c
 1009ec4:	e3403116 	movt	r3, #278	; 0x116
void Xil_UndefinedExceptionHandler(void *CallBackRef){
 1009ec8:	e92d4010 	push	{r4, lr}
	xdbg_printf(XDBG_DEBUG_GENERAL, "Address of the undefined instruction %lx\n",UndefinedExceptionAddr);
 1009ecc:	e3400105 	movt	r0, #261	; 0x105
 1009ed0:	e5931000 	ldr	r1, [r3]
 1009ed4:	fa000b03 	blx	100cae8 <printf>
	while(1) {
		;
 1009ed8:	eafffffe 	b	1009ed8 <Xil_UndefinedExceptionHandler+0x1c>

01009edc <Xil_ExceptionInit>:
}
 1009edc:	e12fff1e 	bx	lr

01009ee0 <Xil_ExceptionRegisterHandler>:
	XExc_VectorTable[Exception_id].Handler = Handler;
 1009ee0:	e3093400 	movw	r3, #37888	; 0x9400
 1009ee4:	e3403105 	movt	r3, #261	; 0x105
	XExc_VectorTable[Exception_id].Data = Data;
 1009ee8:	e083c180 	add	ip, r3, r0, lsl #3
	XExc_VectorTable[Exception_id].Handler = Handler;
 1009eec:	e7831180 	str	r1, [r3, r0, lsl #3]
	XExc_VectorTable[Exception_id].Data = Data;
 1009ef0:	e58c2004 	str	r2, [ip, #4]
}
 1009ef4:	e12fff1e 	bx	lr

01009ef8 <Xil_GetExceptionRegisterHandler>:
	*Handler = XExc_VectorTable[Exception_id].Handler;
 1009ef8:	e3093400 	movw	r3, #37888	; 0x9400
 1009efc:	e3403105 	movt	r3, #261	; 0x105
 1009f00:	e793c180 	ldr	ip, [r3, r0, lsl #3]
	*Data = XExc_VectorTable[Exception_id].Data;
 1009f04:	e0833180 	add	r3, r3, r0, lsl #3
	*Handler = XExc_VectorTable[Exception_id].Handler;
 1009f08:	e581c000 	str	ip, [r1]
	*Data = XExc_VectorTable[Exception_id].Data;
 1009f0c:	e5933004 	ldr	r3, [r3, #4]
 1009f10:	e5823000 	str	r3, [r2]
}
 1009f14:	e12fff1e 	bx	lr

01009f18 <Xil_ExceptionRemoveHandler>:
	XExc_VectorTable[Exception_id].Handler = Handler;
 1009f18:	e3093400 	movw	r3, #37888	; 0x9400
 1009f1c:	e3092e58 	movw	r2, #40536	; 0x9e58
 1009f20:	e3403105 	movt	r3, #261	; 0x105
 1009f24:	e3402100 	movt	r2, #256	; 0x100
	XExc_VectorTable[Exception_id].Data = Data;
 1009f28:	e0831180 	add	r1, r3, r0, lsl #3
 1009f2c:	e3a0c000 	mov	ip, #0
	XExc_VectorTable[Exception_id].Handler = Handler;
 1009f30:	e7832180 	str	r2, [r3, r0, lsl #3]
	XExc_VectorTable[Exception_id].Data = Data;
 1009f34:	e581c004 	str	ip, [r1, #4]
}
 1009f38:	e12fff1e 	bx	lr

01009f3c <XUartPs_SendByte>:
*
*****************************************************************************/
void XUartPs_SendByte(u32 BaseAddress, u8 Data)
{
	/* Wait until there is space in TX FIFO */
	while (XUartPs_IsTransmitFull(BaseAddress)) {
 1009f3c:	e280202c 	add	r2, r0, #44	; 0x2c
* @return	The 32 bit Value read from the specified input address.
*
******************************************************************************/
static INLINE u32 Xil_In32(UINTPTR Addr)
{
	return *(volatile u32 *) Addr;
 1009f40:	e5923000 	ldr	r3, [r2]
 1009f44:	e3130010 	tst	r3, #16
 1009f48:	1afffffc 	bne	1009f40 <XUartPs_SendByte+0x4>
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 1009f4c:	e5801030 	str	r1, [r0, #48]	; 0x30
		;
	}

	/* Write the byte into the TX FIFO */
	XUartPs_WriteReg(BaseAddress, XUARTPS_FIFO_OFFSET, (u32)Data);
}
 1009f50:	e12fff1e 	bx	lr

01009f54 <XUartPs_RecvByte>:
*****************************************************************************/
u8 XUartPs_RecvByte(u32 BaseAddress)
{
	u32 RecievedByte;
	/* Wait until there is data */
	while (!XUartPs_IsReceiveData(BaseAddress)) {
 1009f54:	e280202c 	add	r2, r0, #44	; 0x2c
	return *(volatile u32 *) Addr;
 1009f58:	e5923000 	ldr	r3, [r2]
 1009f5c:	e3130002 	tst	r3, #2
 1009f60:	1afffffc 	bne	1009f58 <XUartPs_RecvByte+0x4>
 1009f64:	e5900030 	ldr	r0, [r0, #48]	; 0x30
		;
	}
	RecievedByte = XUartPs_ReadReg(BaseAddress, XUARTPS_FIFO_OFFSET);
	/* Return the byte received */
	return (u8)RecievedByte;
}
 1009f68:	e6ef0070 	uxtb	r0, r0
 1009f6c:	e12fff1e 	bx	lr

01009f70 <XUartPs_ResetHw>:
*
* @note		None.
*
*****************************************************************************/
void XUartPs_ResetHw(u32 BaseAddress)
{
 1009f70:	e92d4010 	push	{r4, lr}
	*LocalAddr = Value;
 1009f74:	e3031fff 	movw	r1, #16383	; 0x3fff
 1009f78:	e3a0e028 	mov	lr, #40	; 0x28
 1009f7c:	e3a0c003 	mov	ip, #3
 1009f80:	e3a03000 	mov	r3, #0
 1009f84:	e3a02020 	mov	r2, #32
 1009f88:	e580100c 	str	r1, [r0, #12]
 1009f8c:	e300428b 	movw	r4, #651	; 0x28b
 1009f90:	e580e000 	str	lr, [r0]
 1009f94:	e3a0e00f 	mov	lr, #15
 1009f98:	e580c000 	str	ip, [r0]
 1009f9c:	e3a0cf4a 	mov	ip, #296	; 0x128
 1009fa0:	e5801014 	str	r1, [r0, #20]
 1009fa4:	e5803004 	str	r3, [r0, #4]
 1009fa8:	e5802020 	str	r2, [r0, #32]
 1009fac:	e5802044 	str	r2, [r0, #68]	; 0x44
 1009fb0:	e580301c 	str	r3, [r0, #28]
 1009fb4:	e5804018 	str	r4, [r0, #24]
 1009fb8:	e580e034 	str	lr, [r0, #52]	; 0x34
 1009fbc:	e580c000 	str	ip, [r0]
	 */
	XUartPs_WriteReg(BaseAddress, XUARTPS_CR_OFFSET,
				((u32)XUARTPS_CR_RX_DIS | (u32)XUARTPS_CR_TX_DIS |
						(u32)XUARTPS_CR_STOPBRK));

}
 1009fc0:	e8bd8010 	pop	{r4, pc}

01009fc4 <FIQInterrupt>:
* @note		None.
*
******************************************************************************/
void FIQInterrupt(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_FIQ_INT].Handler(XExc_VectorTable[
 1009fc4:	e3093400 	movw	r3, #37888	; 0x9400
 1009fc8:	e3403105 	movt	r3, #261	; 0x105
 1009fcc:	e5932030 	ldr	r2, [r3, #48]	; 0x30
 1009fd0:	e5930034 	ldr	r0, [r3, #52]	; 0x34
 1009fd4:	e12fff12 	bx	r2

01009fd8 <IRQInterrupt>:
* @note		None.
*
******************************************************************************/
void IRQInterrupt(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_IRQ_INT].Handler(XExc_VectorTable[
 1009fd8:	e3093400 	movw	r3, #37888	; 0x9400
 1009fdc:	e3403105 	movt	r3, #261	; 0x105
 1009fe0:	e5932028 	ldr	r2, [r3, #40]	; 0x28
 1009fe4:	e593002c 	ldr	r0, [r3, #44]	; 0x2c
 1009fe8:	e12fff12 	bx	r2

01009fec <UndefinedException>:
* @note		None.
*
******************************************************************************/
void UndefinedException(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_UNDEFINED_INT].Handler(XExc_VectorTable[
 1009fec:	e3093400 	movw	r3, #37888	; 0x9400
 1009ff0:	e3403105 	movt	r3, #261	; 0x105
 1009ff4:	e5932008 	ldr	r2, [r3, #8]
 1009ff8:	e593000c 	ldr	r0, [r3, #12]
 1009ffc:	e12fff12 	bx	r2

0100a000 <SWInterrupt>:
* @note		None.
*
******************************************************************************/
void SWInterrupt(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_SWI_INT].Handler(XExc_VectorTable[
 100a000:	e3093400 	movw	r3, #37888	; 0x9400
 100a004:	e3403105 	movt	r3, #261	; 0x105
 100a008:	e5932010 	ldr	r2, [r3, #16]
 100a00c:	e5930014 	ldr	r0, [r3, #20]
 100a010:	e12fff12 	bx	r2

0100a014 <DataAbortInterrupt>:
* @note		None.
*
******************************************************************************/
void DataAbortInterrupt(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_DATA_ABORT_INT].Handler(
 100a014:	e3093400 	movw	r3, #37888	; 0x9400
 100a018:	e3403105 	movt	r3, #261	; 0x105
 100a01c:	e5932020 	ldr	r2, [r3, #32]
 100a020:	e5930024 	ldr	r0, [r3, #36]	; 0x24
 100a024:	e12fff12 	bx	r2

0100a028 <PrefetchAbortInterrupt>:
* @note		None.
*
******************************************************************************/
void PrefetchAbortInterrupt(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_PREFETCH_ABORT_INT].Handler(
 100a028:	e3093400 	movw	r3, #37888	; 0x9400
 100a02c:	e3403105 	movt	r3, #261	; 0x105
 100a030:	e5932018 	ldr	r2, [r3, #24]
 100a034:	e593001c 	ldr	r0, [r3, #28]
 100a038:	e12fff12 	bx	r2
 100a03c:	01060010 	.word	0x01060010
 100a040:	01060010 	.word	0x01060010
 100a044:	01060020 	.word	0x01060020
 100a048:	0116a4d4 	.word	0x0116a4d4
 100a04c:	00010000 	.word	0x00010000

0100a050 <_start>:
	.long	__stack


	.globl	_start
_start:
	bl      __cpu_init		/* Initialize the CPU first (BSP provides this) */
 100a050:	eb000017 	bl	100a0b4 <__cpu_init>

	mov	r0, #0
 100a054:	e3a00000 	mov	r0, #0

	/* clear sbss */
	ldr 	r1,.Lsbss_start		/* calculate beginning of the SBSS */
 100a058:	e51f1024 	ldr	r1, [pc, #-36]	; 100a03c <PrefetchAbortInterrupt+0x14>
	ldr	r2,.Lsbss_end		/* calculate end of the SBSS */
 100a05c:	e51f2024 	ldr	r2, [pc, #-36]	; 100a040 <PrefetchAbortInterrupt+0x18>

.Lloop_sbss:
	cmp	r1,r2
 100a060:	e1510002 	cmp	r1, r2
	bge	.Lenclsbss		/* If no SBSS, no clearing required */
 100a064:	aa000001 	bge	100a070 <_start+0x20>
	str	r0, [r1], #4
 100a068:	e4810004 	str	r0, [r1], #4
	b	.Lloop_sbss
 100a06c:	eafffffb 	b	100a060 <_start+0x10>

.Lenclsbss:
	/* clear bss */
	ldr	r1,.Lbss_start		/* calculate beginning of the BSS */
 100a070:	e51f1034 	ldr	r1, [pc, #-52]	; 100a044 <PrefetchAbortInterrupt+0x1c>
	ldr	r2,.Lbss_end		/* calculate end of the BSS */
 100a074:	e51f2034 	ldr	r2, [pc, #-52]	; 100a048 <PrefetchAbortInterrupt+0x20>

.Lloop_bss:
	cmp	r1,r2
 100a078:	e1510002 	cmp	r1, r2
	bge	.Lenclbss		/* If no BSS, no clearing required */
 100a07c:	aa000001 	bge	100a088 <_start+0x38>
	str	r0, [r1], #4
 100a080:	e4810004 	str	r0, [r1], #4
	b	.Lloop_bss
 100a084:	eafffffb 	b	100a078 <_start+0x28>

.Lenclbss:

	/* set stack pointer */
	ldr	r13,.Lstack		/* stack address */
 100a088:	e51fd044 	ldr	sp, [pc, #-68]	; 100a04c <PrefetchAbortInterrupt+0x24>

    /* Reset and start Global Timer */
	mov	r0, #0x0
 100a08c:	e3a00000 	mov	r0, #0
	mov	r1, #0x0
 100a090:	e3a01000 	mov	r1, #0
	#if defined SLEEP_TIMER_BASEADDR
	bl XTime_StartTTCTimer
	#endif

#if USE_AMP != 1
	bl XTime_SetTime
 100a094:	eb000015 	bl	100a0f0 <XTime_SetTime>
	/* Setup profiling stuff */
	bl	_profile_init
#endif /* PROFILING */

   /* run global constructors */
   bl __libc_init_array
 100a098:	fa000386 	blx	100aeb8 <__libc_init_array>

	/* make sure argc and argv are valid */
	mov	r0, #0
 100a09c:	e3a00000 	mov	r0, #0
	mov	r1, #0
 100a0a0:	e3a01000 	mov	r1, #0

	/* Let her rip */
	bl	main
 100a0a4:	eb003088 	bl	10162cc <main>

   /* Cleanup global constructors */
   bl __libc_fini_array
 100a0a8:	fa000376 	blx	100ae88 <__libc_fini_array>
	/* Cleanup profiling stuff */
	bl	_profile_clean
#endif /* PROFILING */

        /* All done */
	bl	exit
 100a0ac:	fa00036d 	blx	100ae68 <exit>

.Lexit:	/* should never get here */
	b .Lexit
 100a0b0:	eafffffe 	b	100a0b0 <_start+0x60>

0100a0b4 <__cpu_init>:
	.global __cpu_init
	.align 2
__cpu_init:

/* Clear cp15 regs with unknown reset values */
	mov	r0, #0x0
 100a0b4:	e3a00000 	mov	r0, #0
	mcr	p15, 0, r0, c5, c0, 0	/* DFSR */
 100a0b8:	ee050f10 	mcr	15, 0, r0, cr5, cr0, {0}
	mcr	p15, 0, r0, c5, c0, 1	/* IFSR */
 100a0bc:	ee050f30 	mcr	15, 0, r0, cr5, cr0, {1}
	mcr	p15, 0, r0, c6, c0, 0	/* DFAR */
 100a0c0:	ee060f10 	mcr	15, 0, r0, cr6, cr0, {0}
	mcr	p15, 0, r0, c6, c0, 2	/* IFAR */
 100a0c4:	ee060f50 	mcr	15, 0, r0, cr6, cr0, {2}
	mcr	p15, 0, r0, c9, c13, 2	/* PMXEVCNTR */
 100a0c8:	ee090f5d 	mcr	15, 0, r0, cr9, cr13, {2}
	mcr	p15, 0, r0, c13, c0, 2	/* TPIDRURW */
 100a0cc:	ee0d0f50 	mcr	15, 0, r0, cr13, cr0, {2}
	mcr	p15, 0, r0, c13, c0, 3	/* TPIDRURO */
 100a0d0:	ee0d0f70 	mcr	15, 0, r0, cr13, cr0, {3}

/* Reset and start Cycle Counter */
	mov	r2, #0x80000000		/* clear overflow */
 100a0d4:	e3a02102 	mov	r2, #-2147483648	; 0x80000000
	mcr	p15, 0, r2, c9, c12, 3
 100a0d8:	ee092f7c 	mcr	15, 0, r2, cr9, cr12, {3}
	mov	r2, #0xd		/* D, C, E */
 100a0dc:	e3a0200d 	mov	r2, #13
	mcr	p15, 0, r2, c9, c12, 0
 100a0e0:	ee092f1c 	mcr	15, 0, r2, cr9, cr12, {0}
	mov	r2, #0x80000000		/* enable cycle counter */
 100a0e4:	e3a02102 	mov	r2, #-2147483648	; 0x80000000
	mcr	p15, 0, r2, c9, c12, 1
 100a0e8:	ee092f3c 	mcr	15, 0, r2, cr9, cr12, {1}

	bx	lr
 100a0ec:	e12fff1e 	bx	lr

0100a0f0 <XTime_SetTime>:
 100a0f0:	e3a03000 	mov	r3, #0
 100a0f4:	e3a0c000 	mov	ip, #0
 100a0f8:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100a0fc:	e3a02001 	mov	r2, #1
 100a100:	e583c208 	str	ip, [r3, #520]	; 0x208
 100a104:	e5830200 	str	r0, [r3, #512]	; 0x200
 100a108:	e5831204 	str	r1, [r3, #516]	; 0x204
 100a10c:	e5832208 	str	r2, [r3, #520]	; 0x208
	Xil_Out32((u32)GLOBAL_TMR_BASEADDR + (u32)GTIMER_COUNTER_UPPER_OFFSET,
		(u32)((u32)(Xtime_Global>>32U)));

	/* Enable Global Timer */
	Xil_Out32((u32)GLOBAL_TMR_BASEADDR + (u32)GTIMER_CONTROL_OFFSET, (u32)0x1);
}
 100a110:	e12fff1e 	bx	lr

0100a114 <XTime_GetTime>:
	return *(volatile u32 *) Addr;
 100a114:	e3a03000 	mov	r3, #0
 100a118:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100a11c:	e5931204 	ldr	r1, [r3, #516]	; 0x204
 100a120:	e593c200 	ldr	ip, [r3, #512]	; 0x200
 100a124:	e5932204 	ldr	r2, [r3, #516]	; 0x204
	/* Reading Global Timer Counter Register */
	do
	{
		high = Xil_In32(GLOBAL_TMR_BASEADDR + GTIMER_COUNTER_UPPER_OFFSET);
		low = Xil_In32(GLOBAL_TMR_BASEADDR + GTIMER_COUNTER_LOWER_OFFSET);
	} while(Xil_In32(GLOBAL_TMR_BASEADDR + GTIMER_COUNTER_UPPER_OFFSET) != high);
 100a128:	e1520001 	cmp	r2, r1
 100a12c:	1afffffa 	bne	100a11c <XTime_GetTime+0x8>

	*Xtime_Global = (((XTime) high) << 32U) | (XTime) low;
 100a130:	e580c000 	str	ip, [r0]
 100a134:	e5802004 	str	r2, [r0, #4]
}
 100a138:	e12fff1e 	bx	lr
 100a13c:	00000000 	andeq	r0, r0, r0

0100a140 <__udivsi3>:
 100a140:	1e4a      	subs	r2, r1, #1
 100a142:	bf08      	it	eq
 100a144:	4770      	bxeq	lr
 100a146:	f0c0 8124 	bcc.w	100a392 <__udivsi3+0x252>
 100a14a:	4288      	cmp	r0, r1
 100a14c:	f240 8116 	bls.w	100a37c <__udivsi3+0x23c>
 100a150:	4211      	tst	r1, r2
 100a152:	f000 8117 	beq.w	100a384 <__udivsi3+0x244>
 100a156:	fab0 f380 	clz	r3, r0
 100a15a:	fab1 f281 	clz	r2, r1
 100a15e:	eba2 0303 	sub.w	r3, r2, r3
 100a162:	f1c3 031f 	rsb	r3, r3, #31
 100a166:	a204      	add	r2, pc, #16	; (adr r2, 100a178 <__udivsi3+0x38>)
 100a168:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 100a16c:	f04f 0200 	mov.w	r2, #0
 100a170:	469f      	mov	pc, r3
 100a172:	bf00      	nop
 100a174:	f3af 8000 	nop.w
 100a178:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
 100a17c:	bf00      	nop
 100a17e:	eb42 0202 	adc.w	r2, r2, r2
 100a182:	bf28      	it	cs
 100a184:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
 100a188:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
 100a18c:	bf00      	nop
 100a18e:	eb42 0202 	adc.w	r2, r2, r2
 100a192:	bf28      	it	cs
 100a194:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
 100a198:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
 100a19c:	bf00      	nop
 100a19e:	eb42 0202 	adc.w	r2, r2, r2
 100a1a2:	bf28      	it	cs
 100a1a4:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
 100a1a8:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
 100a1ac:	bf00      	nop
 100a1ae:	eb42 0202 	adc.w	r2, r2, r2
 100a1b2:	bf28      	it	cs
 100a1b4:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
 100a1b8:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
 100a1bc:	bf00      	nop
 100a1be:	eb42 0202 	adc.w	r2, r2, r2
 100a1c2:	bf28      	it	cs
 100a1c4:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
 100a1c8:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
 100a1cc:	bf00      	nop
 100a1ce:	eb42 0202 	adc.w	r2, r2, r2
 100a1d2:	bf28      	it	cs
 100a1d4:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
 100a1d8:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
 100a1dc:	bf00      	nop
 100a1de:	eb42 0202 	adc.w	r2, r2, r2
 100a1e2:	bf28      	it	cs
 100a1e4:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
 100a1e8:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
 100a1ec:	bf00      	nop
 100a1ee:	eb42 0202 	adc.w	r2, r2, r2
 100a1f2:	bf28      	it	cs
 100a1f4:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
 100a1f8:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
 100a1fc:	bf00      	nop
 100a1fe:	eb42 0202 	adc.w	r2, r2, r2
 100a202:	bf28      	it	cs
 100a204:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
 100a208:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
 100a20c:	bf00      	nop
 100a20e:	eb42 0202 	adc.w	r2, r2, r2
 100a212:	bf28      	it	cs
 100a214:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
 100a218:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
 100a21c:	bf00      	nop
 100a21e:	eb42 0202 	adc.w	r2, r2, r2
 100a222:	bf28      	it	cs
 100a224:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
 100a228:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
 100a22c:	bf00      	nop
 100a22e:	eb42 0202 	adc.w	r2, r2, r2
 100a232:	bf28      	it	cs
 100a234:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
 100a238:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
 100a23c:	bf00      	nop
 100a23e:	eb42 0202 	adc.w	r2, r2, r2
 100a242:	bf28      	it	cs
 100a244:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
 100a248:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
 100a24c:	bf00      	nop
 100a24e:	eb42 0202 	adc.w	r2, r2, r2
 100a252:	bf28      	it	cs
 100a254:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
 100a258:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
 100a25c:	bf00      	nop
 100a25e:	eb42 0202 	adc.w	r2, r2, r2
 100a262:	bf28      	it	cs
 100a264:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
 100a268:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
 100a26c:	bf00      	nop
 100a26e:	eb42 0202 	adc.w	r2, r2, r2
 100a272:	bf28      	it	cs
 100a274:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
 100a278:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
 100a27c:	bf00      	nop
 100a27e:	eb42 0202 	adc.w	r2, r2, r2
 100a282:	bf28      	it	cs
 100a284:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
 100a288:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
 100a28c:	bf00      	nop
 100a28e:	eb42 0202 	adc.w	r2, r2, r2
 100a292:	bf28      	it	cs
 100a294:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
 100a298:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
 100a29c:	bf00      	nop
 100a29e:	eb42 0202 	adc.w	r2, r2, r2
 100a2a2:	bf28      	it	cs
 100a2a4:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
 100a2a8:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
 100a2ac:	bf00      	nop
 100a2ae:	eb42 0202 	adc.w	r2, r2, r2
 100a2b2:	bf28      	it	cs
 100a2b4:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
 100a2b8:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
 100a2bc:	bf00      	nop
 100a2be:	eb42 0202 	adc.w	r2, r2, r2
 100a2c2:	bf28      	it	cs
 100a2c4:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
 100a2c8:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
 100a2cc:	bf00      	nop
 100a2ce:	eb42 0202 	adc.w	r2, r2, r2
 100a2d2:	bf28      	it	cs
 100a2d4:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
 100a2d8:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
 100a2dc:	bf00      	nop
 100a2de:	eb42 0202 	adc.w	r2, r2, r2
 100a2e2:	bf28      	it	cs
 100a2e4:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
 100a2e8:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
 100a2ec:	bf00      	nop
 100a2ee:	eb42 0202 	adc.w	r2, r2, r2
 100a2f2:	bf28      	it	cs
 100a2f4:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
 100a2f8:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
 100a2fc:	bf00      	nop
 100a2fe:	eb42 0202 	adc.w	r2, r2, r2
 100a302:	bf28      	it	cs
 100a304:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
 100a308:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
 100a30c:	bf00      	nop
 100a30e:	eb42 0202 	adc.w	r2, r2, r2
 100a312:	bf28      	it	cs
 100a314:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
 100a318:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
 100a31c:	bf00      	nop
 100a31e:	eb42 0202 	adc.w	r2, r2, r2
 100a322:	bf28      	it	cs
 100a324:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
 100a328:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
 100a32c:	bf00      	nop
 100a32e:	eb42 0202 	adc.w	r2, r2, r2
 100a332:	bf28      	it	cs
 100a334:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
 100a338:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
 100a33c:	bf00      	nop
 100a33e:	eb42 0202 	adc.w	r2, r2, r2
 100a342:	bf28      	it	cs
 100a344:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
 100a348:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
 100a34c:	bf00      	nop
 100a34e:	eb42 0202 	adc.w	r2, r2, r2
 100a352:	bf28      	it	cs
 100a354:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
 100a358:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
 100a35c:	bf00      	nop
 100a35e:	eb42 0202 	adc.w	r2, r2, r2
 100a362:	bf28      	it	cs
 100a364:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
 100a368:	ebb0 0f01 	cmp.w	r0, r1
 100a36c:	bf00      	nop
 100a36e:	eb42 0202 	adc.w	r2, r2, r2
 100a372:	bf28      	it	cs
 100a374:	eba0 0001 	subcs.w	r0, r0, r1
 100a378:	4610      	mov	r0, r2
 100a37a:	4770      	bx	lr
 100a37c:	bf0c      	ite	eq
 100a37e:	2001      	moveq	r0, #1
 100a380:	2000      	movne	r0, #0
 100a382:	4770      	bx	lr
 100a384:	fab1 f281 	clz	r2, r1
 100a388:	f1c2 021f 	rsb	r2, r2, #31
 100a38c:	fa20 f002 	lsr.w	r0, r0, r2
 100a390:	4770      	bx	lr
 100a392:	b108      	cbz	r0, 100a398 <__udivsi3+0x258>
 100a394:	f04f 30ff 	mov.w	r0, #4294967295
 100a398:	f000 b966 	b.w	100a668 <__aeabi_idiv0>

0100a39c <__aeabi_uidivmod>:
 100a39c:	2900      	cmp	r1, #0
 100a39e:	d0f8      	beq.n	100a392 <__udivsi3+0x252>
 100a3a0:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 100a3a4:	f7ff fecc 	bl	100a140 <__udivsi3>
 100a3a8:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 100a3ac:	fb02 f300 	mul.w	r3, r2, r0
 100a3b0:	eba1 0103 	sub.w	r1, r1, r3
 100a3b4:	4770      	bx	lr
 100a3b6:	bf00      	nop

0100a3b8 <__divsi3>:
 100a3b8:	2900      	cmp	r1, #0
 100a3ba:	f000 813e 	beq.w	100a63a <.divsi3_skip_div0_test+0x27c>

0100a3be <.divsi3_skip_div0_test>:
 100a3be:	ea80 0c01 	eor.w	ip, r0, r1
 100a3c2:	bf48      	it	mi
 100a3c4:	4249      	negmi	r1, r1
 100a3c6:	1e4a      	subs	r2, r1, #1
 100a3c8:	f000 811f 	beq.w	100a60a <.divsi3_skip_div0_test+0x24c>
 100a3cc:	0003      	movs	r3, r0
 100a3ce:	bf48      	it	mi
 100a3d0:	4243      	negmi	r3, r0
 100a3d2:	428b      	cmp	r3, r1
 100a3d4:	f240 811e 	bls.w	100a614 <.divsi3_skip_div0_test+0x256>
 100a3d8:	4211      	tst	r1, r2
 100a3da:	f000 8123 	beq.w	100a624 <.divsi3_skip_div0_test+0x266>
 100a3de:	fab3 f283 	clz	r2, r3
 100a3e2:	fab1 f081 	clz	r0, r1
 100a3e6:	eba0 0202 	sub.w	r2, r0, r2
 100a3ea:	f1c2 021f 	rsb	r2, r2, #31
 100a3ee:	a004      	add	r0, pc, #16	; (adr r0, 100a400 <.divsi3_skip_div0_test+0x42>)
 100a3f0:	eb00 1202 	add.w	r2, r0, r2, lsl #4
 100a3f4:	f04f 0000 	mov.w	r0, #0
 100a3f8:	4697      	mov	pc, r2
 100a3fa:	bf00      	nop
 100a3fc:	f3af 8000 	nop.w
 100a400:	ebb3 7fc1 	cmp.w	r3, r1, lsl #31
 100a404:	bf00      	nop
 100a406:	eb40 0000 	adc.w	r0, r0, r0
 100a40a:	bf28      	it	cs
 100a40c:	eba3 73c1 	subcs.w	r3, r3, r1, lsl #31
 100a410:	ebb3 7f81 	cmp.w	r3, r1, lsl #30
 100a414:	bf00      	nop
 100a416:	eb40 0000 	adc.w	r0, r0, r0
 100a41a:	bf28      	it	cs
 100a41c:	eba3 7381 	subcs.w	r3, r3, r1, lsl #30
 100a420:	ebb3 7f41 	cmp.w	r3, r1, lsl #29
 100a424:	bf00      	nop
 100a426:	eb40 0000 	adc.w	r0, r0, r0
 100a42a:	bf28      	it	cs
 100a42c:	eba3 7341 	subcs.w	r3, r3, r1, lsl #29
 100a430:	ebb3 7f01 	cmp.w	r3, r1, lsl #28
 100a434:	bf00      	nop
 100a436:	eb40 0000 	adc.w	r0, r0, r0
 100a43a:	bf28      	it	cs
 100a43c:	eba3 7301 	subcs.w	r3, r3, r1, lsl #28
 100a440:	ebb3 6fc1 	cmp.w	r3, r1, lsl #27
 100a444:	bf00      	nop
 100a446:	eb40 0000 	adc.w	r0, r0, r0
 100a44a:	bf28      	it	cs
 100a44c:	eba3 63c1 	subcs.w	r3, r3, r1, lsl #27
 100a450:	ebb3 6f81 	cmp.w	r3, r1, lsl #26
 100a454:	bf00      	nop
 100a456:	eb40 0000 	adc.w	r0, r0, r0
 100a45a:	bf28      	it	cs
 100a45c:	eba3 6381 	subcs.w	r3, r3, r1, lsl #26
 100a460:	ebb3 6f41 	cmp.w	r3, r1, lsl #25
 100a464:	bf00      	nop
 100a466:	eb40 0000 	adc.w	r0, r0, r0
 100a46a:	bf28      	it	cs
 100a46c:	eba3 6341 	subcs.w	r3, r3, r1, lsl #25
 100a470:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 100a474:	bf00      	nop
 100a476:	eb40 0000 	adc.w	r0, r0, r0
 100a47a:	bf28      	it	cs
 100a47c:	eba3 6301 	subcs.w	r3, r3, r1, lsl #24
 100a480:	ebb3 5fc1 	cmp.w	r3, r1, lsl #23
 100a484:	bf00      	nop
 100a486:	eb40 0000 	adc.w	r0, r0, r0
 100a48a:	bf28      	it	cs
 100a48c:	eba3 53c1 	subcs.w	r3, r3, r1, lsl #23
 100a490:	ebb3 5f81 	cmp.w	r3, r1, lsl #22
 100a494:	bf00      	nop
 100a496:	eb40 0000 	adc.w	r0, r0, r0
 100a49a:	bf28      	it	cs
 100a49c:	eba3 5381 	subcs.w	r3, r3, r1, lsl #22
 100a4a0:	ebb3 5f41 	cmp.w	r3, r1, lsl #21
 100a4a4:	bf00      	nop
 100a4a6:	eb40 0000 	adc.w	r0, r0, r0
 100a4aa:	bf28      	it	cs
 100a4ac:	eba3 5341 	subcs.w	r3, r3, r1, lsl #21
 100a4b0:	ebb3 5f01 	cmp.w	r3, r1, lsl #20
 100a4b4:	bf00      	nop
 100a4b6:	eb40 0000 	adc.w	r0, r0, r0
 100a4ba:	bf28      	it	cs
 100a4bc:	eba3 5301 	subcs.w	r3, r3, r1, lsl #20
 100a4c0:	ebb3 4fc1 	cmp.w	r3, r1, lsl #19
 100a4c4:	bf00      	nop
 100a4c6:	eb40 0000 	adc.w	r0, r0, r0
 100a4ca:	bf28      	it	cs
 100a4cc:	eba3 43c1 	subcs.w	r3, r3, r1, lsl #19
 100a4d0:	ebb3 4f81 	cmp.w	r3, r1, lsl #18
 100a4d4:	bf00      	nop
 100a4d6:	eb40 0000 	adc.w	r0, r0, r0
 100a4da:	bf28      	it	cs
 100a4dc:	eba3 4381 	subcs.w	r3, r3, r1, lsl #18
 100a4e0:	ebb3 4f41 	cmp.w	r3, r1, lsl #17
 100a4e4:	bf00      	nop
 100a4e6:	eb40 0000 	adc.w	r0, r0, r0
 100a4ea:	bf28      	it	cs
 100a4ec:	eba3 4341 	subcs.w	r3, r3, r1, lsl #17
 100a4f0:	ebb3 4f01 	cmp.w	r3, r1, lsl #16
 100a4f4:	bf00      	nop
 100a4f6:	eb40 0000 	adc.w	r0, r0, r0
 100a4fa:	bf28      	it	cs
 100a4fc:	eba3 4301 	subcs.w	r3, r3, r1, lsl #16
 100a500:	ebb3 3fc1 	cmp.w	r3, r1, lsl #15
 100a504:	bf00      	nop
 100a506:	eb40 0000 	adc.w	r0, r0, r0
 100a50a:	bf28      	it	cs
 100a50c:	eba3 33c1 	subcs.w	r3, r3, r1, lsl #15
 100a510:	ebb3 3f81 	cmp.w	r3, r1, lsl #14
 100a514:	bf00      	nop
 100a516:	eb40 0000 	adc.w	r0, r0, r0
 100a51a:	bf28      	it	cs
 100a51c:	eba3 3381 	subcs.w	r3, r3, r1, lsl #14
 100a520:	ebb3 3f41 	cmp.w	r3, r1, lsl #13
 100a524:	bf00      	nop
 100a526:	eb40 0000 	adc.w	r0, r0, r0
 100a52a:	bf28      	it	cs
 100a52c:	eba3 3341 	subcs.w	r3, r3, r1, lsl #13
 100a530:	ebb3 3f01 	cmp.w	r3, r1, lsl #12
 100a534:	bf00      	nop
 100a536:	eb40 0000 	adc.w	r0, r0, r0
 100a53a:	bf28      	it	cs
 100a53c:	eba3 3301 	subcs.w	r3, r3, r1, lsl #12
 100a540:	ebb3 2fc1 	cmp.w	r3, r1, lsl #11
 100a544:	bf00      	nop
 100a546:	eb40 0000 	adc.w	r0, r0, r0
 100a54a:	bf28      	it	cs
 100a54c:	eba3 23c1 	subcs.w	r3, r3, r1, lsl #11
 100a550:	ebb3 2f81 	cmp.w	r3, r1, lsl #10
 100a554:	bf00      	nop
 100a556:	eb40 0000 	adc.w	r0, r0, r0
 100a55a:	bf28      	it	cs
 100a55c:	eba3 2381 	subcs.w	r3, r3, r1, lsl #10
 100a560:	ebb3 2f41 	cmp.w	r3, r1, lsl #9
 100a564:	bf00      	nop
 100a566:	eb40 0000 	adc.w	r0, r0, r0
 100a56a:	bf28      	it	cs
 100a56c:	eba3 2341 	subcs.w	r3, r3, r1, lsl #9
 100a570:	ebb3 2f01 	cmp.w	r3, r1, lsl #8
 100a574:	bf00      	nop
 100a576:	eb40 0000 	adc.w	r0, r0, r0
 100a57a:	bf28      	it	cs
 100a57c:	eba3 2301 	subcs.w	r3, r3, r1, lsl #8
 100a580:	ebb3 1fc1 	cmp.w	r3, r1, lsl #7
 100a584:	bf00      	nop
 100a586:	eb40 0000 	adc.w	r0, r0, r0
 100a58a:	bf28      	it	cs
 100a58c:	eba3 13c1 	subcs.w	r3, r3, r1, lsl #7
 100a590:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 100a594:	bf00      	nop
 100a596:	eb40 0000 	adc.w	r0, r0, r0
 100a59a:	bf28      	it	cs
 100a59c:	eba3 1381 	subcs.w	r3, r3, r1, lsl #6
 100a5a0:	ebb3 1f41 	cmp.w	r3, r1, lsl #5
 100a5a4:	bf00      	nop
 100a5a6:	eb40 0000 	adc.w	r0, r0, r0
 100a5aa:	bf28      	it	cs
 100a5ac:	eba3 1341 	subcs.w	r3, r3, r1, lsl #5
 100a5b0:	ebb3 1f01 	cmp.w	r3, r1, lsl #4
 100a5b4:	bf00      	nop
 100a5b6:	eb40 0000 	adc.w	r0, r0, r0
 100a5ba:	bf28      	it	cs
 100a5bc:	eba3 1301 	subcs.w	r3, r3, r1, lsl #4
 100a5c0:	ebb3 0fc1 	cmp.w	r3, r1, lsl #3
 100a5c4:	bf00      	nop
 100a5c6:	eb40 0000 	adc.w	r0, r0, r0
 100a5ca:	bf28      	it	cs
 100a5cc:	eba3 03c1 	subcs.w	r3, r3, r1, lsl #3
 100a5d0:	ebb3 0f81 	cmp.w	r3, r1, lsl #2
 100a5d4:	bf00      	nop
 100a5d6:	eb40 0000 	adc.w	r0, r0, r0
 100a5da:	bf28      	it	cs
 100a5dc:	eba3 0381 	subcs.w	r3, r3, r1, lsl #2
 100a5e0:	ebb3 0f41 	cmp.w	r3, r1, lsl #1
 100a5e4:	bf00      	nop
 100a5e6:	eb40 0000 	adc.w	r0, r0, r0
 100a5ea:	bf28      	it	cs
 100a5ec:	eba3 0341 	subcs.w	r3, r3, r1, lsl #1
 100a5f0:	ebb3 0f01 	cmp.w	r3, r1
 100a5f4:	bf00      	nop
 100a5f6:	eb40 0000 	adc.w	r0, r0, r0
 100a5fa:	bf28      	it	cs
 100a5fc:	eba3 0301 	subcs.w	r3, r3, r1
 100a600:	f1bc 0f00 	cmp.w	ip, #0
 100a604:	bf48      	it	mi
 100a606:	4240      	negmi	r0, r0
 100a608:	4770      	bx	lr
 100a60a:	ea9c 0f00 	teq	ip, r0
 100a60e:	bf48      	it	mi
 100a610:	4240      	negmi	r0, r0
 100a612:	4770      	bx	lr
 100a614:	bf38      	it	cc
 100a616:	2000      	movcc	r0, #0
 100a618:	bf04      	itt	eq
 100a61a:	ea4f 70ec 	moveq.w	r0, ip, asr #31
 100a61e:	f040 0001 	orreq.w	r0, r0, #1
 100a622:	4770      	bx	lr
 100a624:	fab1 f281 	clz	r2, r1
 100a628:	f1c2 021f 	rsb	r2, r2, #31
 100a62c:	f1bc 0f00 	cmp.w	ip, #0
 100a630:	fa23 f002 	lsr.w	r0, r3, r2
 100a634:	bf48      	it	mi
 100a636:	4240      	negmi	r0, r0
 100a638:	4770      	bx	lr
 100a63a:	2800      	cmp	r0, #0
 100a63c:	bfc8      	it	gt
 100a63e:	f06f 4000 	mvngt.w	r0, #2147483648	; 0x80000000
 100a642:	bfb8      	it	lt
 100a644:	f04f 4000 	movlt.w	r0, #2147483648	; 0x80000000
 100a648:	f000 b80e 	b.w	100a668 <__aeabi_idiv0>

0100a64c <__aeabi_idivmod>:
 100a64c:	2900      	cmp	r1, #0
 100a64e:	d0f4      	beq.n	100a63a <.divsi3_skip_div0_test+0x27c>
 100a650:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 100a654:	f7ff feb3 	bl	100a3be <.divsi3_skip_div0_test>
 100a658:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 100a65c:	fb02 f300 	mul.w	r3, r2, r0
 100a660:	eba1 0103 	sub.w	r1, r1, r3
 100a664:	4770      	bx	lr
 100a666:	bf00      	nop

0100a668 <__aeabi_idiv0>:
 100a668:	4770      	bx	lr
 100a66a:	bf00      	nop

0100a66c <__aeabi_drsub>:
 100a66c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 100a670:	e002      	b.n	100a678 <__adddf3>
 100a672:	bf00      	nop

0100a674 <__aeabi_dsub>:
 100a674:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0100a678 <__adddf3>:
 100a678:	b530      	push	{r4, r5, lr}
 100a67a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 100a67e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 100a682:	ea94 0f05 	teq	r4, r5
 100a686:	bf08      	it	eq
 100a688:	ea90 0f02 	teqeq	r0, r2
 100a68c:	bf1f      	itttt	ne
 100a68e:	ea54 0c00 	orrsne.w	ip, r4, r0
 100a692:	ea55 0c02 	orrsne.w	ip, r5, r2
 100a696:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 100a69a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 100a69e:	f000 80e2 	beq.w	100a866 <__adddf3+0x1ee>
 100a6a2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 100a6a6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 100a6aa:	bfb8      	it	lt
 100a6ac:	426d      	neglt	r5, r5
 100a6ae:	dd0c      	ble.n	100a6ca <__adddf3+0x52>
 100a6b0:	442c      	add	r4, r5
 100a6b2:	ea80 0202 	eor.w	r2, r0, r2
 100a6b6:	ea81 0303 	eor.w	r3, r1, r3
 100a6ba:	ea82 0000 	eor.w	r0, r2, r0
 100a6be:	ea83 0101 	eor.w	r1, r3, r1
 100a6c2:	ea80 0202 	eor.w	r2, r0, r2
 100a6c6:	ea81 0303 	eor.w	r3, r1, r3
 100a6ca:	2d36      	cmp	r5, #54	; 0x36
 100a6cc:	bf88      	it	hi
 100a6ce:	bd30      	pophi	{r4, r5, pc}
 100a6d0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 100a6d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 100a6d8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 100a6dc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 100a6e0:	d002      	beq.n	100a6e8 <__adddf3+0x70>
 100a6e2:	4240      	negs	r0, r0
 100a6e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 100a6e8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 100a6ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 100a6f0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 100a6f4:	d002      	beq.n	100a6fc <__adddf3+0x84>
 100a6f6:	4252      	negs	r2, r2
 100a6f8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 100a6fc:	ea94 0f05 	teq	r4, r5
 100a700:	f000 80a7 	beq.w	100a852 <__adddf3+0x1da>
 100a704:	f1a4 0401 	sub.w	r4, r4, #1
 100a708:	f1d5 0e20 	rsbs	lr, r5, #32
 100a70c:	db0d      	blt.n	100a72a <__adddf3+0xb2>
 100a70e:	fa02 fc0e 	lsl.w	ip, r2, lr
 100a712:	fa22 f205 	lsr.w	r2, r2, r5
 100a716:	1880      	adds	r0, r0, r2
 100a718:	f141 0100 	adc.w	r1, r1, #0
 100a71c:	fa03 f20e 	lsl.w	r2, r3, lr
 100a720:	1880      	adds	r0, r0, r2
 100a722:	fa43 f305 	asr.w	r3, r3, r5
 100a726:	4159      	adcs	r1, r3
 100a728:	e00e      	b.n	100a748 <__adddf3+0xd0>
 100a72a:	f1a5 0520 	sub.w	r5, r5, #32
 100a72e:	f10e 0e20 	add.w	lr, lr, #32
 100a732:	2a01      	cmp	r2, #1
 100a734:	fa03 fc0e 	lsl.w	ip, r3, lr
 100a738:	bf28      	it	cs
 100a73a:	f04c 0c02 	orrcs.w	ip, ip, #2
 100a73e:	fa43 f305 	asr.w	r3, r3, r5
 100a742:	18c0      	adds	r0, r0, r3
 100a744:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 100a748:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 100a74c:	d507      	bpl.n	100a75e <__adddf3+0xe6>
 100a74e:	f04f 0e00 	mov.w	lr, #0
 100a752:	f1dc 0c00 	rsbs	ip, ip, #0
 100a756:	eb7e 0000 	sbcs.w	r0, lr, r0
 100a75a:	eb6e 0101 	sbc.w	r1, lr, r1
 100a75e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 100a762:	d31b      	bcc.n	100a79c <__adddf3+0x124>
 100a764:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 100a768:	d30c      	bcc.n	100a784 <__adddf3+0x10c>
 100a76a:	0849      	lsrs	r1, r1, #1
 100a76c:	ea5f 0030 	movs.w	r0, r0, rrx
 100a770:	ea4f 0c3c 	mov.w	ip, ip, rrx
 100a774:	f104 0401 	add.w	r4, r4, #1
 100a778:	ea4f 5244 	mov.w	r2, r4, lsl #21
 100a77c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 100a780:	f080 809a 	bcs.w	100a8b8 <__adddf3+0x240>
 100a784:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 100a788:	bf08      	it	eq
 100a78a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 100a78e:	f150 0000 	adcs.w	r0, r0, #0
 100a792:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 100a796:	ea41 0105 	orr.w	r1, r1, r5
 100a79a:	bd30      	pop	{r4, r5, pc}
 100a79c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 100a7a0:	4140      	adcs	r0, r0
 100a7a2:	eb41 0101 	adc.w	r1, r1, r1
 100a7a6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 100a7aa:	f1a4 0401 	sub.w	r4, r4, #1
 100a7ae:	d1e9      	bne.n	100a784 <__adddf3+0x10c>
 100a7b0:	f091 0f00 	teq	r1, #0
 100a7b4:	bf04      	itt	eq
 100a7b6:	4601      	moveq	r1, r0
 100a7b8:	2000      	moveq	r0, #0
 100a7ba:	fab1 f381 	clz	r3, r1
 100a7be:	bf08      	it	eq
 100a7c0:	3320      	addeq	r3, #32
 100a7c2:	f1a3 030b 	sub.w	r3, r3, #11
 100a7c6:	f1b3 0220 	subs.w	r2, r3, #32
 100a7ca:	da0c      	bge.n	100a7e6 <__adddf3+0x16e>
 100a7cc:	320c      	adds	r2, #12
 100a7ce:	dd08      	ble.n	100a7e2 <__adddf3+0x16a>
 100a7d0:	f102 0c14 	add.w	ip, r2, #20
 100a7d4:	f1c2 020c 	rsb	r2, r2, #12
 100a7d8:	fa01 f00c 	lsl.w	r0, r1, ip
 100a7dc:	fa21 f102 	lsr.w	r1, r1, r2
 100a7e0:	e00c      	b.n	100a7fc <__adddf3+0x184>
 100a7e2:	f102 0214 	add.w	r2, r2, #20
 100a7e6:	bfd8      	it	le
 100a7e8:	f1c2 0c20 	rsble	ip, r2, #32
 100a7ec:	fa01 f102 	lsl.w	r1, r1, r2
 100a7f0:	fa20 fc0c 	lsr.w	ip, r0, ip
 100a7f4:	bfdc      	itt	le
 100a7f6:	ea41 010c 	orrle.w	r1, r1, ip
 100a7fa:	4090      	lslle	r0, r2
 100a7fc:	1ae4      	subs	r4, r4, r3
 100a7fe:	bfa2      	ittt	ge
 100a800:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 100a804:	4329      	orrge	r1, r5
 100a806:	bd30      	popge	{r4, r5, pc}
 100a808:	ea6f 0404 	mvn.w	r4, r4
 100a80c:	3c1f      	subs	r4, #31
 100a80e:	da1c      	bge.n	100a84a <__adddf3+0x1d2>
 100a810:	340c      	adds	r4, #12
 100a812:	dc0e      	bgt.n	100a832 <__adddf3+0x1ba>
 100a814:	f104 0414 	add.w	r4, r4, #20
 100a818:	f1c4 0220 	rsb	r2, r4, #32
 100a81c:	fa20 f004 	lsr.w	r0, r0, r4
 100a820:	fa01 f302 	lsl.w	r3, r1, r2
 100a824:	ea40 0003 	orr.w	r0, r0, r3
 100a828:	fa21 f304 	lsr.w	r3, r1, r4
 100a82c:	ea45 0103 	orr.w	r1, r5, r3
 100a830:	bd30      	pop	{r4, r5, pc}
 100a832:	f1c4 040c 	rsb	r4, r4, #12
 100a836:	f1c4 0220 	rsb	r2, r4, #32
 100a83a:	fa20 f002 	lsr.w	r0, r0, r2
 100a83e:	fa01 f304 	lsl.w	r3, r1, r4
 100a842:	ea40 0003 	orr.w	r0, r0, r3
 100a846:	4629      	mov	r1, r5
 100a848:	bd30      	pop	{r4, r5, pc}
 100a84a:	fa21 f004 	lsr.w	r0, r1, r4
 100a84e:	4629      	mov	r1, r5
 100a850:	bd30      	pop	{r4, r5, pc}
 100a852:	f094 0f00 	teq	r4, #0
 100a856:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 100a85a:	bf06      	itte	eq
 100a85c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 100a860:	3401      	addeq	r4, #1
 100a862:	3d01      	subne	r5, #1
 100a864:	e74e      	b.n	100a704 <__adddf3+0x8c>
 100a866:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 100a86a:	bf18      	it	ne
 100a86c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 100a870:	d029      	beq.n	100a8c6 <__adddf3+0x24e>
 100a872:	ea94 0f05 	teq	r4, r5
 100a876:	bf08      	it	eq
 100a878:	ea90 0f02 	teqeq	r0, r2
 100a87c:	d005      	beq.n	100a88a <__adddf3+0x212>
 100a87e:	ea54 0c00 	orrs.w	ip, r4, r0
 100a882:	bf04      	itt	eq
 100a884:	4619      	moveq	r1, r3
 100a886:	4610      	moveq	r0, r2
 100a888:	bd30      	pop	{r4, r5, pc}
 100a88a:	ea91 0f03 	teq	r1, r3
 100a88e:	bf1e      	ittt	ne
 100a890:	2100      	movne	r1, #0
 100a892:	2000      	movne	r0, #0
 100a894:	bd30      	popne	{r4, r5, pc}
 100a896:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 100a89a:	d105      	bne.n	100a8a8 <__adddf3+0x230>
 100a89c:	0040      	lsls	r0, r0, #1
 100a89e:	4149      	adcs	r1, r1
 100a8a0:	bf28      	it	cs
 100a8a2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 100a8a6:	bd30      	pop	{r4, r5, pc}
 100a8a8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 100a8ac:	bf3c      	itt	cc
 100a8ae:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 100a8b2:	bd30      	popcc	{r4, r5, pc}
 100a8b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 100a8b8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 100a8bc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 100a8c0:	f04f 0000 	mov.w	r0, #0
 100a8c4:	bd30      	pop	{r4, r5, pc}
 100a8c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 100a8ca:	bf1a      	itte	ne
 100a8cc:	4619      	movne	r1, r3
 100a8ce:	4610      	movne	r0, r2
 100a8d0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 100a8d4:	bf1c      	itt	ne
 100a8d6:	460b      	movne	r3, r1
 100a8d8:	4602      	movne	r2, r0
 100a8da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 100a8de:	bf06      	itte	eq
 100a8e0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 100a8e4:	ea91 0f03 	teqeq	r1, r3
 100a8e8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 100a8ec:	bd30      	pop	{r4, r5, pc}
 100a8ee:	bf00      	nop

0100a8f0 <__aeabi_ui2d>:
 100a8f0:	f090 0f00 	teq	r0, #0
 100a8f4:	bf04      	itt	eq
 100a8f6:	2100      	moveq	r1, #0
 100a8f8:	4770      	bxeq	lr
 100a8fa:	b530      	push	{r4, r5, lr}
 100a8fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 100a900:	f104 0432 	add.w	r4, r4, #50	; 0x32
 100a904:	f04f 0500 	mov.w	r5, #0
 100a908:	f04f 0100 	mov.w	r1, #0
 100a90c:	e750      	b.n	100a7b0 <__adddf3+0x138>
 100a90e:	bf00      	nop

0100a910 <__aeabi_i2d>:
 100a910:	f090 0f00 	teq	r0, #0
 100a914:	bf04      	itt	eq
 100a916:	2100      	moveq	r1, #0
 100a918:	4770      	bxeq	lr
 100a91a:	b530      	push	{r4, r5, lr}
 100a91c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 100a920:	f104 0432 	add.w	r4, r4, #50	; 0x32
 100a924:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 100a928:	bf48      	it	mi
 100a92a:	4240      	negmi	r0, r0
 100a92c:	f04f 0100 	mov.w	r1, #0
 100a930:	e73e      	b.n	100a7b0 <__adddf3+0x138>
 100a932:	bf00      	nop

0100a934 <__aeabi_f2d>:
 100a934:	0042      	lsls	r2, r0, #1
 100a936:	ea4f 01e2 	mov.w	r1, r2, asr #3
 100a93a:	ea4f 0131 	mov.w	r1, r1, rrx
 100a93e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 100a942:	bf1f      	itttt	ne
 100a944:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 100a948:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 100a94c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 100a950:	4770      	bxne	lr
 100a952:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 100a956:	bf08      	it	eq
 100a958:	4770      	bxeq	lr
 100a95a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 100a95e:	bf04      	itt	eq
 100a960:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 100a964:	4770      	bxeq	lr
 100a966:	b530      	push	{r4, r5, lr}
 100a968:	f44f 7460 	mov.w	r4, #896	; 0x380
 100a96c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 100a970:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 100a974:	e71c      	b.n	100a7b0 <__adddf3+0x138>
 100a976:	bf00      	nop

0100a978 <__aeabi_ul2d>:
 100a978:	ea50 0201 	orrs.w	r2, r0, r1
 100a97c:	bf08      	it	eq
 100a97e:	4770      	bxeq	lr
 100a980:	b530      	push	{r4, r5, lr}
 100a982:	f04f 0500 	mov.w	r5, #0
 100a986:	e00a      	b.n	100a99e <__aeabi_l2d+0x16>

0100a988 <__aeabi_l2d>:
 100a988:	ea50 0201 	orrs.w	r2, r0, r1
 100a98c:	bf08      	it	eq
 100a98e:	4770      	bxeq	lr
 100a990:	b530      	push	{r4, r5, lr}
 100a992:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 100a996:	d502      	bpl.n	100a99e <__aeabi_l2d+0x16>
 100a998:	4240      	negs	r0, r0
 100a99a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 100a99e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 100a9a2:	f104 0432 	add.w	r4, r4, #50	; 0x32
 100a9a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 100a9aa:	f43f aed8 	beq.w	100a75e <__adddf3+0xe6>
 100a9ae:	f04f 0203 	mov.w	r2, #3
 100a9b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 100a9b6:	bf18      	it	ne
 100a9b8:	3203      	addne	r2, #3
 100a9ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 100a9be:	bf18      	it	ne
 100a9c0:	3203      	addne	r2, #3
 100a9c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 100a9c6:	f1c2 0320 	rsb	r3, r2, #32
 100a9ca:	fa00 fc03 	lsl.w	ip, r0, r3
 100a9ce:	fa20 f002 	lsr.w	r0, r0, r2
 100a9d2:	fa01 fe03 	lsl.w	lr, r1, r3
 100a9d6:	ea40 000e 	orr.w	r0, r0, lr
 100a9da:	fa21 f102 	lsr.w	r1, r1, r2
 100a9de:	4414      	add	r4, r2
 100a9e0:	e6bd      	b.n	100a75e <__adddf3+0xe6>
 100a9e2:	bf00      	nop

0100a9e4 <__aeabi_frsub>:
 100a9e4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 100a9e8:	e002      	b.n	100a9f0 <__addsf3>
 100a9ea:	bf00      	nop

0100a9ec <__aeabi_fsub>:
 100a9ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0100a9f0 <__addsf3>:
 100a9f0:	0042      	lsls	r2, r0, #1
 100a9f2:	bf1f      	itttt	ne
 100a9f4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 100a9f8:	ea92 0f03 	teqne	r2, r3
 100a9fc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 100aa00:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 100aa04:	d06a      	beq.n	100aadc <__addsf3+0xec>
 100aa06:	ea4f 6212 	mov.w	r2, r2, lsr #24
 100aa0a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 100aa0e:	bfc1      	itttt	gt
 100aa10:	18d2      	addgt	r2, r2, r3
 100aa12:	4041      	eorgt	r1, r0
 100aa14:	4048      	eorgt	r0, r1
 100aa16:	4041      	eorgt	r1, r0
 100aa18:	bfb8      	it	lt
 100aa1a:	425b      	neglt	r3, r3
 100aa1c:	2b19      	cmp	r3, #25
 100aa1e:	bf88      	it	hi
 100aa20:	4770      	bxhi	lr
 100aa22:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 100aa26:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 100aa2a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 100aa2e:	bf18      	it	ne
 100aa30:	4240      	negne	r0, r0
 100aa32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 100aa36:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 100aa3a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 100aa3e:	bf18      	it	ne
 100aa40:	4249      	negne	r1, r1
 100aa42:	ea92 0f03 	teq	r2, r3
 100aa46:	d03f      	beq.n	100aac8 <__addsf3+0xd8>
 100aa48:	f1a2 0201 	sub.w	r2, r2, #1
 100aa4c:	fa41 fc03 	asr.w	ip, r1, r3
 100aa50:	eb10 000c 	adds.w	r0, r0, ip
 100aa54:	f1c3 0320 	rsb	r3, r3, #32
 100aa58:	fa01 f103 	lsl.w	r1, r1, r3
 100aa5c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 100aa60:	d502      	bpl.n	100aa68 <__addsf3+0x78>
 100aa62:	4249      	negs	r1, r1
 100aa64:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 100aa68:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 100aa6c:	d313      	bcc.n	100aa96 <__addsf3+0xa6>
 100aa6e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 100aa72:	d306      	bcc.n	100aa82 <__addsf3+0x92>
 100aa74:	0840      	lsrs	r0, r0, #1
 100aa76:	ea4f 0131 	mov.w	r1, r1, rrx
 100aa7a:	f102 0201 	add.w	r2, r2, #1
 100aa7e:	2afe      	cmp	r2, #254	; 0xfe
 100aa80:	d251      	bcs.n	100ab26 <__addsf3+0x136>
 100aa82:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 100aa86:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 100aa8a:	bf08      	it	eq
 100aa8c:	f020 0001 	biceq.w	r0, r0, #1
 100aa90:	ea40 0003 	orr.w	r0, r0, r3
 100aa94:	4770      	bx	lr
 100aa96:	0049      	lsls	r1, r1, #1
 100aa98:	eb40 0000 	adc.w	r0, r0, r0
 100aa9c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 100aaa0:	f1a2 0201 	sub.w	r2, r2, #1
 100aaa4:	d1ed      	bne.n	100aa82 <__addsf3+0x92>
 100aaa6:	fab0 fc80 	clz	ip, r0
 100aaaa:	f1ac 0c08 	sub.w	ip, ip, #8
 100aaae:	ebb2 020c 	subs.w	r2, r2, ip
 100aab2:	fa00 f00c 	lsl.w	r0, r0, ip
 100aab6:	bfaa      	itet	ge
 100aab8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 100aabc:	4252      	neglt	r2, r2
 100aabe:	4318      	orrge	r0, r3
 100aac0:	bfbc      	itt	lt
 100aac2:	40d0      	lsrlt	r0, r2
 100aac4:	4318      	orrlt	r0, r3
 100aac6:	4770      	bx	lr
 100aac8:	f092 0f00 	teq	r2, #0
 100aacc:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 100aad0:	bf06      	itte	eq
 100aad2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 100aad6:	3201      	addeq	r2, #1
 100aad8:	3b01      	subne	r3, #1
 100aada:	e7b5      	b.n	100aa48 <__addsf3+0x58>
 100aadc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 100aae0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 100aae4:	bf18      	it	ne
 100aae6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 100aaea:	d021      	beq.n	100ab30 <__addsf3+0x140>
 100aaec:	ea92 0f03 	teq	r2, r3
 100aaf0:	d004      	beq.n	100aafc <__addsf3+0x10c>
 100aaf2:	f092 0f00 	teq	r2, #0
 100aaf6:	bf08      	it	eq
 100aaf8:	4608      	moveq	r0, r1
 100aafa:	4770      	bx	lr
 100aafc:	ea90 0f01 	teq	r0, r1
 100ab00:	bf1c      	itt	ne
 100ab02:	2000      	movne	r0, #0
 100ab04:	4770      	bxne	lr
 100ab06:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 100ab0a:	d104      	bne.n	100ab16 <__addsf3+0x126>
 100ab0c:	0040      	lsls	r0, r0, #1
 100ab0e:	bf28      	it	cs
 100ab10:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 100ab14:	4770      	bx	lr
 100ab16:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 100ab1a:	bf3c      	itt	cc
 100ab1c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 100ab20:	4770      	bxcc	lr
 100ab22:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 100ab26:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 100ab2a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 100ab2e:	4770      	bx	lr
 100ab30:	ea7f 6222 	mvns.w	r2, r2, asr #24
 100ab34:	bf16      	itet	ne
 100ab36:	4608      	movne	r0, r1
 100ab38:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 100ab3c:	4601      	movne	r1, r0
 100ab3e:	0242      	lsls	r2, r0, #9
 100ab40:	bf06      	itte	eq
 100ab42:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 100ab46:	ea90 0f01 	teqeq	r0, r1
 100ab4a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 100ab4e:	4770      	bx	lr

0100ab50 <__aeabi_ui2f>:
 100ab50:	f04f 0300 	mov.w	r3, #0
 100ab54:	e004      	b.n	100ab60 <__aeabi_i2f+0x8>
 100ab56:	bf00      	nop

0100ab58 <__aeabi_i2f>:
 100ab58:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 100ab5c:	bf48      	it	mi
 100ab5e:	4240      	negmi	r0, r0
 100ab60:	ea5f 0c00 	movs.w	ip, r0
 100ab64:	bf08      	it	eq
 100ab66:	4770      	bxeq	lr
 100ab68:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 100ab6c:	4601      	mov	r1, r0
 100ab6e:	f04f 0000 	mov.w	r0, #0
 100ab72:	e01c      	b.n	100abae <__aeabi_l2f+0x2a>

0100ab74 <__aeabi_ul2f>:
 100ab74:	ea50 0201 	orrs.w	r2, r0, r1
 100ab78:	bf08      	it	eq
 100ab7a:	4770      	bxeq	lr
 100ab7c:	f04f 0300 	mov.w	r3, #0
 100ab80:	e00a      	b.n	100ab98 <__aeabi_l2f+0x14>
 100ab82:	bf00      	nop

0100ab84 <__aeabi_l2f>:
 100ab84:	ea50 0201 	orrs.w	r2, r0, r1
 100ab88:	bf08      	it	eq
 100ab8a:	4770      	bxeq	lr
 100ab8c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 100ab90:	d502      	bpl.n	100ab98 <__aeabi_l2f+0x14>
 100ab92:	4240      	negs	r0, r0
 100ab94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 100ab98:	ea5f 0c01 	movs.w	ip, r1
 100ab9c:	bf02      	ittt	eq
 100ab9e:	4684      	moveq	ip, r0
 100aba0:	4601      	moveq	r1, r0
 100aba2:	2000      	moveq	r0, #0
 100aba4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 100aba8:	bf08      	it	eq
 100abaa:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 100abae:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 100abb2:	fabc f28c 	clz	r2, ip
 100abb6:	3a08      	subs	r2, #8
 100abb8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 100abbc:	db10      	blt.n	100abe0 <__aeabi_l2f+0x5c>
 100abbe:	fa01 fc02 	lsl.w	ip, r1, r2
 100abc2:	4463      	add	r3, ip
 100abc4:	fa00 fc02 	lsl.w	ip, r0, r2
 100abc8:	f1c2 0220 	rsb	r2, r2, #32
 100abcc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 100abd0:	fa20 f202 	lsr.w	r2, r0, r2
 100abd4:	eb43 0002 	adc.w	r0, r3, r2
 100abd8:	bf08      	it	eq
 100abda:	f020 0001 	biceq.w	r0, r0, #1
 100abde:	4770      	bx	lr
 100abe0:	f102 0220 	add.w	r2, r2, #32
 100abe4:	fa01 fc02 	lsl.w	ip, r1, r2
 100abe8:	f1c2 0220 	rsb	r2, r2, #32
 100abec:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 100abf0:	fa21 f202 	lsr.w	r2, r1, r2
 100abf4:	eb43 0002 	adc.w	r0, r3, r2
 100abf8:	bf08      	it	eq
 100abfa:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 100abfe:	4770      	bx	lr

0100ac00 <__aeabi_ldivmod>:
 100ac00:	b97b      	cbnz	r3, 100ac22 <__aeabi_ldivmod+0x22>
 100ac02:	b972      	cbnz	r2, 100ac22 <__aeabi_ldivmod+0x22>
 100ac04:	2900      	cmp	r1, #0
 100ac06:	bfbe      	ittt	lt
 100ac08:	2000      	movlt	r0, #0
 100ac0a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 100ac0e:	e006      	blt.n	100ac1e <__aeabi_ldivmod+0x1e>
 100ac10:	bf08      	it	eq
 100ac12:	2800      	cmpeq	r0, #0
 100ac14:	bf1c      	itt	ne
 100ac16:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 100ac1a:	f04f 30ff 	movne.w	r0, #4294967295
 100ac1e:	f7ff bd23 	b.w	100a668 <__aeabi_idiv0>
 100ac22:	f1ad 0c08 	sub.w	ip, sp, #8
 100ac26:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 100ac2a:	2900      	cmp	r1, #0
 100ac2c:	db09      	blt.n	100ac42 <__aeabi_ldivmod+0x42>
 100ac2e:	2b00      	cmp	r3, #0
 100ac30:	db1a      	blt.n	100ac68 <__aeabi_ldivmod+0x68>
 100ac32:	f000 f88d 	bl	100ad50 <__udivmoddi4>
 100ac36:	f8dd e004 	ldr.w	lr, [sp, #4]
 100ac3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 100ac3e:	b004      	add	sp, #16
 100ac40:	4770      	bx	lr
 100ac42:	4240      	negs	r0, r0
 100ac44:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 100ac48:	2b00      	cmp	r3, #0
 100ac4a:	db1b      	blt.n	100ac84 <__aeabi_ldivmod+0x84>
 100ac4c:	f000 f880 	bl	100ad50 <__udivmoddi4>
 100ac50:	f8dd e004 	ldr.w	lr, [sp, #4]
 100ac54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 100ac58:	b004      	add	sp, #16
 100ac5a:	4240      	negs	r0, r0
 100ac5c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 100ac60:	4252      	negs	r2, r2
 100ac62:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 100ac66:	4770      	bx	lr
 100ac68:	4252      	negs	r2, r2
 100ac6a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 100ac6e:	f000 f86f 	bl	100ad50 <__udivmoddi4>
 100ac72:	f8dd e004 	ldr.w	lr, [sp, #4]
 100ac76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 100ac7a:	b004      	add	sp, #16
 100ac7c:	4240      	negs	r0, r0
 100ac7e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 100ac82:	4770      	bx	lr
 100ac84:	4252      	negs	r2, r2
 100ac86:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 100ac8a:	f000 f861 	bl	100ad50 <__udivmoddi4>
 100ac8e:	f8dd e004 	ldr.w	lr, [sp, #4]
 100ac92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 100ac96:	b004      	add	sp, #16
 100ac98:	4252      	negs	r2, r2
 100ac9a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 100ac9e:	4770      	bx	lr

0100aca0 <__aeabi_uldivmod>:
 100aca0:	b953      	cbnz	r3, 100acb8 <__aeabi_uldivmod+0x18>
 100aca2:	b94a      	cbnz	r2, 100acb8 <__aeabi_uldivmod+0x18>
 100aca4:	2900      	cmp	r1, #0
 100aca6:	bf08      	it	eq
 100aca8:	2800      	cmpeq	r0, #0
 100acaa:	bf1c      	itt	ne
 100acac:	f04f 31ff 	movne.w	r1, #4294967295
 100acb0:	f04f 30ff 	movne.w	r0, #4294967295
 100acb4:	f7ff bcd8 	b.w	100a668 <__aeabi_idiv0>
 100acb8:	f1ad 0c08 	sub.w	ip, sp, #8
 100acbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 100acc0:	f000 f846 	bl	100ad50 <__udivmoddi4>
 100acc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 100acc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 100accc:	b004      	add	sp, #16
 100acce:	4770      	bx	lr

0100acd0 <__aeabi_f2ulz>:
 100acd0:	ee07 0a90 	vmov	s15, r0
 100acd4:	ed9f 5b0a 	vldr	d5, [pc, #40]	; 100ad00 <__aeabi_f2ulz+0x30>
 100acd8:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 100acdc:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 100ad08 <__aeabi_f2ulz+0x38>
 100ace0:	ee26 7b07 	vmul.f64	d7, d6, d7
 100ace4:	eebc 7bc7 	vcvt.u32.f64	s14, d7
 100ace8:	eeb8 4b47 	vcvt.f64.u32	d4, s14
 100acec:	ee17 1a10 	vmov	r1, s14
 100acf0:	ee04 6b45 	vmls.f64	d6, d4, d5
 100acf4:	eefc 7bc6 	vcvt.u32.f64	s15, d6
 100acf8:	ee17 0a90 	vmov	r0, s15
 100acfc:	4770      	bx	lr
 100acfe:	bf00      	nop
 100ad00:	00000000 	.word	0x00000000
 100ad04:	41f00000 	.word	0x41f00000
 100ad08:	00000000 	.word	0x00000000
 100ad0c:	3df00000 	.word	0x3df00000

0100ad10 <__aeabi_d2ulz>:
 100ad10:	ed9f 7b0b 	vldr	d7, [pc, #44]	; 100ad40 <__aeabi_d2ulz+0x30>
 100ad14:	ec41 0b16 	vmov	d6, r0, r1
 100ad18:	ee26 7b07 	vmul.f64	d7, d6, d7
 100ad1c:	ed9f 5b0a 	vldr	d5, [pc, #40]	; 100ad48 <__aeabi_d2ulz+0x38>
 100ad20:	eebc 7bc7 	vcvt.u32.f64	s14, d7
 100ad24:	eeb8 4b47 	vcvt.f64.u32	d4, s14
 100ad28:	ee17 1a10 	vmov	r1, s14
 100ad2c:	ee04 6b45 	vmls.f64	d6, d4, d5
 100ad30:	eefc 7bc6 	vcvt.u32.f64	s15, d6
 100ad34:	ee17 0a90 	vmov	r0, s15
 100ad38:	4770      	bx	lr
 100ad3a:	bf00      	nop
 100ad3c:	f3af 8000 	nop.w
 100ad40:	00000000 	.word	0x00000000
 100ad44:	3df00000 	.word	0x3df00000
 100ad48:	00000000 	.word	0x00000000
 100ad4c:	41f00000 	.word	0x41f00000

0100ad50 <__udivmoddi4>:
 100ad50:	4299      	cmp	r1, r3
 100ad52:	bf08      	it	eq
 100ad54:	4290      	cmpeq	r0, r2
 100ad56:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100ad5a:	4604      	mov	r4, r0
 100ad5c:	bf38      	it	cc
 100ad5e:	2000      	movcc	r0, #0
 100ad60:	460d      	mov	r5, r1
 100ad62:	9f09      	ldr	r7, [sp, #36]	; 0x24
 100ad64:	bf38      	it	cc
 100ad66:	4601      	movcc	r1, r0
 100ad68:	d36c      	bcc.n	100ae44 <__udivmoddi4+0xf4>
 100ad6a:	4690      	mov	r8, r2
 100ad6c:	4699      	mov	r9, r3
 100ad6e:	fab3 f683 	clz	r6, r3
 100ad72:	2b00      	cmp	r3, #0
 100ad74:	d06f      	beq.n	100ae56 <__udivmoddi4+0x106>
 100ad76:	fab5 f185 	clz	r1, r5
 100ad7a:	2d00      	cmp	r5, #0
 100ad7c:	d067      	beq.n	100ae4e <__udivmoddi4+0xfe>
 100ad7e:	1a76      	subs	r6, r6, r1
 100ad80:	f1a6 0c20 	sub.w	ip, r6, #32
 100ad84:	fa09 fb06 	lsl.w	fp, r9, r6
 100ad88:	fa08 f30c 	lsl.w	r3, r8, ip
 100ad8c:	f1c6 0e20 	rsb	lr, r6, #32
 100ad90:	ea4b 0b03 	orr.w	fp, fp, r3
 100ad94:	fa28 f30e 	lsr.w	r3, r8, lr
 100ad98:	ea4b 0b03 	orr.w	fp, fp, r3
 100ad9c:	fa08 fa06 	lsl.w	sl, r8, r6
 100ada0:	455d      	cmp	r5, fp
 100ada2:	bf08      	it	eq
 100ada4:	4554      	cmpeq	r4, sl
 100ada6:	bf3c      	itt	cc
 100ada8:	2000      	movcc	r0, #0
 100adaa:	4601      	movcc	r1, r0
 100adac:	d30a      	bcc.n	100adc4 <__udivmoddi4+0x74>
 100adae:	2001      	movs	r0, #1
 100adb0:	ebb4 040a 	subs.w	r4, r4, sl
 100adb4:	fa00 f10c 	lsl.w	r1, r0, ip
 100adb8:	fa20 f30e 	lsr.w	r3, r0, lr
 100adbc:	eb65 050b 	sbc.w	r5, r5, fp
 100adc0:	4319      	orrs	r1, r3
 100adc2:	40b0      	lsls	r0, r6
 100adc4:	2e00      	cmp	r6, #0
 100adc6:	d03d      	beq.n	100ae44 <__udivmoddi4+0xf4>
 100adc8:	ea4f 085a 	mov.w	r8, sl, lsr #1
 100adcc:	4632      	mov	r2, r6
 100adce:	ea48 78cb 	orr.w	r8, r8, fp, lsl #31
 100add2:	ea4f 095b 	mov.w	r9, fp, lsr #1
 100add6:	e00b      	b.n	100adf0 <__udivmoddi4+0xa0>
 100add8:	ebb4 0308 	subs.w	r3, r4, r8
 100addc:	eb65 0a09 	sbc.w	sl, r5, r9
 100ade0:	18db      	adds	r3, r3, r3
 100ade2:	eb4a 0a0a 	adc.w	sl, sl, sl
 100ade6:	1c5c      	adds	r4, r3, #1
 100ade8:	f14a 0500 	adc.w	r5, sl, #0
 100adec:	3a01      	subs	r2, #1
 100adee:	d007      	beq.n	100ae00 <__udivmoddi4+0xb0>
 100adf0:	454d      	cmp	r5, r9
 100adf2:	bf08      	it	eq
 100adf4:	4544      	cmpeq	r4, r8
 100adf6:	d2ef      	bcs.n	100add8 <__udivmoddi4+0x88>
 100adf8:	1924      	adds	r4, r4, r4
 100adfa:	416d      	adcs	r5, r5
 100adfc:	3a01      	subs	r2, #1
 100adfe:	d1f7      	bne.n	100adf0 <__udivmoddi4+0xa0>
 100ae00:	fa05 fe0e 	lsl.w	lr, r5, lr
 100ae04:	fa24 f306 	lsr.w	r3, r4, r6
 100ae08:	fa25 fc0c 	lsr.w	ip, r5, ip
 100ae0c:	ea43 030e 	orr.w	r3, r3, lr
 100ae10:	1900      	adds	r0, r0, r4
 100ae12:	fa25 fe06 	lsr.w	lr, r5, r6
 100ae16:	ea43 040c 	orr.w	r4, r3, ip
 100ae1a:	f1a6 0c20 	sub.w	ip, r6, #32
 100ae1e:	f1c6 0220 	rsb	r2, r6, #32
 100ae22:	fa0e f306 	lsl.w	r3, lr, r6
 100ae26:	fa04 fc0c 	lsl.w	ip, r4, ip
 100ae2a:	fa04 f606 	lsl.w	r6, r4, r6
 100ae2e:	ea43 030c 	orr.w	r3, r3, ip
 100ae32:	fa24 f202 	lsr.w	r2, r4, r2
 100ae36:	eb45 0101 	adc.w	r1, r5, r1
 100ae3a:	4313      	orrs	r3, r2
 100ae3c:	1b80      	subs	r0, r0, r6
 100ae3e:	4675      	mov	r5, lr
 100ae40:	eb61 0103 	sbc.w	r1, r1, r3
 100ae44:	b10f      	cbz	r7, 100ae4a <__udivmoddi4+0xfa>
 100ae46:	e9c7 4500 	strd	r4, r5, [r7]
 100ae4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100ae4e:	fab4 f184 	clz	r1, r4
 100ae52:	3120      	adds	r1, #32
 100ae54:	e793      	b.n	100ad7e <__udivmoddi4+0x2e>
 100ae56:	fab2 f682 	clz	r6, r2
 100ae5a:	fab5 f185 	clz	r1, r5
 100ae5e:	3620      	adds	r6, #32
 100ae60:	2d00      	cmp	r5, #0
 100ae62:	d18c      	bne.n	100ad7e <__udivmoddi4+0x2e>
 100ae64:	e7f3      	b.n	100ae4e <__udivmoddi4+0xfe>
 100ae66:	bf00      	nop

0100ae68 <exit>:
 100ae68:	b508      	push	{r3, lr}
 100ae6a:	2100      	movs	r1, #0
 100ae6c:	4604      	mov	r4, r0
 100ae6e:	f006 f9d3 	bl	1011218 <__call_exitprocs>
 100ae72:	f246 3338 	movw	r3, #25400	; 0x6338
 100ae76:	f2c0 1305 	movt	r3, #261	; 0x105
 100ae7a:	6818      	ldr	r0, [r3, #0]
 100ae7c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 100ae7e:	b103      	cbz	r3, 100ae82 <exit+0x1a>
 100ae80:	4798      	blx	r3
 100ae82:	4620      	mov	r0, r4
 100ae84:	f00b ea0e 	blx	10162a4 <_exit>

0100ae88 <__libc_fini_array>:
 100ae88:	b538      	push	{r3, r4, r5, lr}
 100ae8a:	f240 0410 	movw	r4, #16
 100ae8e:	f240 050c 	movw	r5, #12
 100ae92:	f2c0 1406 	movt	r4, #262	; 0x106
 100ae96:	f2c0 1506 	movt	r5, #262	; 0x106
 100ae9a:	1b64      	subs	r4, r4, r5
 100ae9c:	10a4      	asrs	r4, r4, #2
 100ae9e:	d007      	beq.n	100aeb0 <__libc_fini_array+0x28>
 100aea0:	eb05 0584 	add.w	r5, r5, r4, lsl #2
 100aea4:	3c01      	subs	r4, #1
 100aea6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 100aeaa:	4798      	blx	r3
 100aeac:	2c00      	cmp	r4, #0
 100aeae:	d1f9      	bne.n	100aea4 <__libc_fini_array+0x1c>
 100aeb0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 100aeb4:	f00b ba2c 	b.w	1016310 <_fini>

0100aeb8 <__libc_init_array>:
 100aeb8:	b570      	push	{r4, r5, r6, lr}
 100aeba:	f240 0608 	movw	r6, #8
 100aebe:	f240 0508 	movw	r5, #8
 100aec2:	f2c0 1606 	movt	r6, #262	; 0x106
 100aec6:	f2c0 1506 	movt	r5, #262	; 0x106
 100aeca:	1b76      	subs	r6, r6, r5
 100aecc:	10b6      	asrs	r6, r6, #2
 100aece:	d006      	beq.n	100aede <__libc_init_array+0x26>
 100aed0:	2400      	movs	r4, #0
 100aed2:	3401      	adds	r4, #1
 100aed4:	f855 3b04 	ldr.w	r3, [r5], #4
 100aed8:	4798      	blx	r3
 100aeda:	42a6      	cmp	r6, r4
 100aedc:	d1f9      	bne.n	100aed2 <__libc_init_array+0x1a>
 100aede:	f240 060c 	movw	r6, #12
 100aee2:	f240 0508 	movw	r5, #8
 100aee6:	f2c0 1606 	movt	r6, #262	; 0x106
 100aeea:	f2c0 1506 	movt	r5, #262	; 0x106
 100aeee:	1b76      	subs	r6, r6, r5
 100aef0:	f00b fa08 	bl	1016304 <_init>
 100aef4:	10b6      	asrs	r6, r6, #2
 100aef6:	d006      	beq.n	100af06 <__libc_init_array+0x4e>
 100aef8:	2400      	movs	r4, #0
 100aefa:	3401      	adds	r4, #1
 100aefc:	f855 3b04 	ldr.w	r3, [r5], #4
 100af00:	4798      	blx	r3
 100af02:	42a6      	cmp	r6, r4
 100af04:	d1f9      	bne.n	100aefa <__libc_init_array+0x42>
 100af06:	bd70      	pop	{r4, r5, r6, pc}

0100af08 <currentlocale>:
 100af08:	4919      	ldr	r1, [pc, #100]	; (100af70 <currentlocale+0x68>)
 100af0a:	f240 0048 	movw	r0, #72	; 0x48
 100af0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 100af10:	f2c0 1006 	movt	r0, #262	; 0x106
 100af14:	f101 0520 	add.w	r5, r1, #32
 100af18:	f002 f900 	bl	100d11c <strcpy>
 100af1c:	f105 06a0 	add.w	r6, r5, #160	; 0xa0
 100af20:	f1a5 0720 	sub.w	r7, r5, #32
 100af24:	462c      	mov	r4, r5
 100af26:	4621      	mov	r1, r4
 100af28:	4638      	mov	r0, r7
 100af2a:	f001 ff8d 	bl	100ce48 <strcmp>
 100af2e:	3420      	adds	r4, #32
 100af30:	b930      	cbnz	r0, 100af40 <currentlocale+0x38>
 100af32:	42b4      	cmp	r4, r6
 100af34:	d1f7      	bne.n	100af26 <currentlocale+0x1e>
 100af36:	f240 0048 	movw	r0, #72	; 0x48
 100af3a:	f2c0 1006 	movt	r0, #262	; 0x106
 100af3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 100af40:	f249 17c8 	movw	r7, #37320	; 0x91c8
 100af44:	f240 0448 	movw	r4, #72	; 0x48
 100af48:	f2c0 1705 	movt	r7, #261	; 0x105
 100af4c:	f2c0 1406 	movt	r4, #262	; 0x106
 100af50:	4639      	mov	r1, r7
 100af52:	4620      	mov	r0, r4
 100af54:	f001 feda 	bl	100cd0c <strcat>
 100af58:	4629      	mov	r1, r5
 100af5a:	4620      	mov	r0, r4
 100af5c:	3520      	adds	r5, #32
 100af5e:	f001 fed5 	bl	100cd0c <strcat>
 100af62:	42b5      	cmp	r5, r6
 100af64:	d1f4      	bne.n	100af50 <currentlocale+0x48>
 100af66:	f240 0048 	movw	r0, #72	; 0x48
 100af6a:	f2c0 1006 	movt	r0, #262	; 0x106
 100af6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 100af70:	01059be8 	.word	0x01059be8

0100af74 <__loadlocale>:
 100af74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100af78:	eb00 1541 	add.w	r5, r0, r1, lsl #5
 100af7c:	b08d      	sub	sp, #52	; 0x34
 100af7e:	460f      	mov	r7, r1
 100af80:	4606      	mov	r6, r0
 100af82:	4629      	mov	r1, r5
 100af84:	4610      	mov	r0, r2
 100af86:	4614      	mov	r4, r2
 100af88:	f001 ff5e 	bl	100ce48 <strcmp>
 100af8c:	b918      	cbnz	r0, 100af96 <__loadlocale+0x22>
 100af8e:	4628      	mov	r0, r5
 100af90:	b00d      	add	sp, #52	; 0x34
 100af92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100af96:	f249 11cc 	movw	r1, #37324	; 0x91cc
 100af9a:	4620      	mov	r0, r4
 100af9c:	f2c0 1105 	movt	r1, #261	; 0x105
 100afa0:	f001 ff52 	bl	100ce48 <strcmp>
 100afa4:	2800      	cmp	r0, #0
 100afa6:	f000 809f 	beq.w	100b0e8 <__loadlocale+0x174>
 100afaa:	f249 11d4 	movw	r1, #37332	; 0x91d4
 100afae:	4620      	mov	r0, r4
 100afb0:	f2c0 1105 	movt	r1, #261	; 0x105
 100afb4:	f001 ff48 	bl	100ce48 <strcmp>
 100afb8:	4680      	mov	r8, r0
 100afba:	2800      	cmp	r0, #0
 100afbc:	f000 808a 	beq.w	100b0d4 <__loadlocale+0x160>
 100afc0:	7823      	ldrb	r3, [r4, #0]
 100afc2:	2b43      	cmp	r3, #67	; 0x43
 100afc4:	f000 8098 	beq.w	100b0f8 <__loadlocale+0x184>
 100afc8:	3b61      	subs	r3, #97	; 0x61
 100afca:	2b19      	cmp	r3, #25
 100afcc:	d87d      	bhi.n	100b0ca <__loadlocale+0x156>
 100afce:	7863      	ldrb	r3, [r4, #1]
 100afd0:	3b61      	subs	r3, #97	; 0x61
 100afd2:	2b19      	cmp	r3, #25
 100afd4:	d879      	bhi.n	100b0ca <__loadlocale+0x156>
 100afd6:	78a3      	ldrb	r3, [r4, #2]
 100afd8:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 100afdc:	2a19      	cmp	r2, #25
 100afde:	bf8e      	itee	hi
 100afe0:	f104 0802 	addhi.w	r8, r4, #2
 100afe4:	f104 0803 	addls.w	r8, r4, #3
 100afe8:	78e3      	ldrbls	r3, [r4, #3]
 100afea:	2b5f      	cmp	r3, #95	; 0x5f
 100afec:	f000 80a0 	beq.w	100b130 <__loadlocale+0x1bc>
 100aff0:	2b2e      	cmp	r3, #46	; 0x2e
 100aff2:	f000 827c 	beq.w	100b4ee <__loadlocale+0x57a>
 100aff6:	f013 0fbf 	tst.w	r3, #191	; 0xbf
 100affa:	d166      	bne.n	100b0ca <__loadlocale+0x156>
 100affc:	f10d 0910 	add.w	r9, sp, #16
 100b000:	f249 11e0 	movw	r1, #37344	; 0x91e0
 100b004:	f2c0 1105 	movt	r1, #261	; 0x105
 100b008:	4648      	mov	r0, r9
 100b00a:	f002 f887 	bl	100d11c <strcpy>
 100b00e:	f898 3000 	ldrb.w	r3, [r8]
 100b012:	2b40      	cmp	r3, #64	; 0x40
 100b014:	f000 828a 	beq.w	100b52c <__loadlocale+0x5b8>
 100b018:	f04f 0800 	mov.w	r8, #0
 100b01c:	f89d 3010 	ldrb.w	r3, [sp, #16]
 100b020:	3b41      	subs	r3, #65	; 0x41
 100b022:	2b34      	cmp	r3, #52	; 0x34
 100b024:	d851      	bhi.n	100b0ca <__loadlocale+0x156>
 100b026:	e8df f013 	tbh	[pc, r3, lsl #1]
 100b02a:	019c      	.short	0x019c
 100b02c:	016f0050 	.word	0x016f0050
 100b030:	01d10050 	.word	0x01d10050
 100b034:	01ae0050 	.word	0x01ae0050
 100b038:	01fd0050 	.word	0x01fd0050
 100b03c:	01330154 	.word	0x01330154
 100b040:	00500050 	.word	0x00500050
 100b044:	00500050 	.word	0x00500050
 100b048:	00500121 	.word	0x00500121
 100b04c:	01060050 	.word	0x01060050
 100b050:	009200c6 	.word	0x009200c6
 100b054:	00500050 	.word	0x00500050
 100b058:	00500050 	.word	0x00500050
 100b05c:	00500050 	.word	0x00500050
 100b060:	00500050 	.word	0x00500050
 100b064:	00500050 	.word	0x00500050
 100b068:	019c0050 	.word	0x019c0050
 100b06c:	016f0050 	.word	0x016f0050
 100b070:	01d10050 	.word	0x01d10050
 100b074:	01ae0050 	.word	0x01ae0050
 100b078:	01fd0050 	.word	0x01fd0050
 100b07c:	01330154 	.word	0x01330154
 100b080:	00500050 	.word	0x00500050
 100b084:	00500050 	.word	0x00500050
 100b088:	00500121 	.word	0x00500121
 100b08c:	01060050 	.word	0x01060050
 100b090:	009200c6 	.word	0x009200c6
 100b094:	f5b0 7f56 	cmp.w	r0, #856	; 0x358
 100b098:	f300 80af 	bgt.w	100b1fa <__loadlocale+0x286>
 100b09c:	f240 3307 	movw	r3, #775	; 0x307
 100b0a0:	4298      	cmp	r0, r3
 100b0a2:	f000 80aa 	beq.w	100b1fa <__loadlocale+0x286>
 100b0a6:	f5b0 7f42 	cmp.w	r0, #776	; 0x308
 100b0aa:	f280 826a 	bge.w	100b582 <__loadlocale+0x60e>
 100b0ae:	f5b0 7f34 	cmp.w	r0, #720	; 0x2d0
 100b0b2:	f000 80a2 	beq.w	100b1fa <__loadlocale+0x286>
 100b0b6:	f240 23e1 	movw	r3, #737	; 0x2e1
 100b0ba:	4298      	cmp	r0, r3
 100b0bc:	f000 809d 	beq.w	100b1fa <__loadlocale+0x286>
 100b0c0:	f240 13b5 	movw	r3, #437	; 0x1b5
 100b0c4:	4298      	cmp	r0, r3
 100b0c6:	f000 8098 	beq.w	100b1fa <__loadlocale+0x286>
 100b0ca:	2500      	movs	r5, #0
 100b0cc:	4628      	mov	r0, r5
 100b0ce:	b00d      	add	sp, #52	; 0x34
 100b0d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100b0d4:	f10d 0910 	add.w	r9, sp, #16
 100b0d8:	f249 11d8 	movw	r1, #37336	; 0x91d8
 100b0dc:	f2c0 1105 	movt	r1, #261	; 0x105
 100b0e0:	4648      	mov	r0, r9
 100b0e2:	f002 f81b 	bl	100d11c <strcpy>
 100b0e6:	e799      	b.n	100b01c <__loadlocale+0xa8>
 100b0e8:	f249 11d4 	movw	r1, #37332	; 0x91d4
 100b0ec:	4620      	mov	r0, r4
 100b0ee:	f2c0 1105 	movt	r1, #261	; 0x105
 100b0f2:	f002 f813 	bl	100d11c <strcpy>
 100b0f6:	e758      	b.n	100afaa <__loadlocale+0x36>
 100b0f8:	7863      	ldrb	r3, [r4, #1]
 100b0fa:	3b2d      	subs	r3, #45	; 0x2d
 100b0fc:	2b01      	cmp	r3, #1
 100b0fe:	d8e4      	bhi.n	100b0ca <__loadlocale+0x156>
 100b100:	f104 0802 	add.w	r8, r4, #2
 100b104:	f10d 0910 	add.w	r9, sp, #16
 100b108:	4641      	mov	r1, r8
 100b10a:	4648      	mov	r0, r9
 100b10c:	f002 f806 	bl	100d11c <strcpy>
 100b110:	4648      	mov	r0, r9
 100b112:	2140      	movs	r1, #64	; 0x40
 100b114:	f001 fe1a 	bl	100cd4c <strchr>
 100b118:	b108      	cbz	r0, 100b11e <__loadlocale+0x1aa>
 100b11a:	2300      	movs	r3, #0
 100b11c:	7003      	strb	r3, [r0, #0]
 100b11e:	4648      	mov	r0, r9
 100b120:	f002 f88e 	bl	100d240 <strlen>
 100b124:	4480      	add	r8, r0
 100b126:	f1b8 0f00 	cmp.w	r8, #0
 100b12a:	f43f af75 	beq.w	100b018 <__loadlocale+0xa4>
 100b12e:	e76e      	b.n	100b00e <__loadlocale+0x9a>
 100b130:	f898 3001 	ldrb.w	r3, [r8, #1]
 100b134:	3b41      	subs	r3, #65	; 0x41
 100b136:	2b19      	cmp	r3, #25
 100b138:	d8c7      	bhi.n	100b0ca <__loadlocale+0x156>
 100b13a:	f898 3002 	ldrb.w	r3, [r8, #2]
 100b13e:	3b41      	subs	r3, #65	; 0x41
 100b140:	2b19      	cmp	r3, #25
 100b142:	d8c2      	bhi.n	100b0ca <__loadlocale+0x156>
 100b144:	f898 3003 	ldrb.w	r3, [r8, #3]
 100b148:	f108 0803 	add.w	r8, r8, #3
 100b14c:	e750      	b.n	100aff0 <__loadlocale+0x7c>
 100b14e:	f249 11f8 	movw	r1, #37368	; 0x91f8
 100b152:	4648      	mov	r0, r9
 100b154:	f2c0 1105 	movt	r1, #261	; 0x105
 100b158:	f001 fdb6 	bl	100ccc8 <strcasecmp>
 100b15c:	b140      	cbz	r0, 100b170 <__loadlocale+0x1fc>
 100b15e:	f249 2100 	movw	r1, #37376	; 0x9200
 100b162:	4648      	mov	r0, r9
 100b164:	f2c0 1105 	movt	r1, #261	; 0x105
 100b168:	f001 fdae 	bl	100ccc8 <strcasecmp>
 100b16c:	2800      	cmp	r0, #0
 100b16e:	d1ac      	bne.n	100b0ca <__loadlocale+0x156>
 100b170:	f249 11f8 	movw	r1, #37368	; 0x91f8
 100b174:	4648      	mov	r0, r9
 100b176:	f2c0 1105 	movt	r1, #261	; 0x105
 100b17a:	f64b 7ac1 	movw	sl, #49089	; 0xbfc1
 100b17e:	f640 7b65 	movw	fp, #3941	; 0xf65
 100b182:	f2c0 1a00 	movt	sl, #256	; 0x100
 100b186:	f2c0 1b01 	movt	fp, #257	; 0x101
 100b18a:	f001 ffc7 	bl	100d11c <strcpy>
 100b18e:	2306      	movs	r3, #6
 100b190:	2f02      	cmp	r7, #2
 100b192:	f000 81af 	beq.w	100b4f4 <__loadlocale+0x580>
 100b196:	2f06      	cmp	r7, #6
 100b198:	d104      	bne.n	100b1a4 <__loadlocale+0x230>
 100b19a:	4649      	mov	r1, r9
 100b19c:	f506 70a5 	add.w	r0, r6, #330	; 0x14a
 100b1a0:	f001 ffbc 	bl	100d11c <strcpy>
 100b1a4:	4621      	mov	r1, r4
 100b1a6:	4628      	mov	r0, r5
 100b1a8:	f001 ffb8 	bl	100d11c <strcpy>
 100b1ac:	4605      	mov	r5, r0
 100b1ae:	4628      	mov	r0, r5
 100b1b0:	b00d      	add	sp, #52	; 0x34
 100b1b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100b1b6:	f249 2180 	movw	r1, #37504	; 0x9280
 100b1ba:	2203      	movs	r2, #3
 100b1bc:	f2c0 1105 	movt	r1, #261	; 0x105
 100b1c0:	4648      	mov	r0, r9
 100b1c2:	f002 f8ab 	bl	100d31c <strncasecmp>
 100b1c6:	2800      	cmp	r0, #0
 100b1c8:	f47f af7f 	bne.w	100b0ca <__loadlocale+0x156>
 100b1cc:	f89d 3013 	ldrb.w	r3, [sp, #19]
 100b1d0:	f249 2184 	movw	r1, #37508	; 0x9284
 100b1d4:	f2c0 1105 	movt	r1, #261	; 0x105
 100b1d8:	2b2d      	cmp	r3, #45	; 0x2d
 100b1da:	bf0c      	ite	eq
 100b1dc:	a805      	addeq	r0, sp, #20
 100b1de:	f10d 0013 	addne.w	r0, sp, #19
 100b1e2:	f001 fd71 	bl	100ccc8 <strcasecmp>
 100b1e6:	2800      	cmp	r0, #0
 100b1e8:	f47f af6f 	bne.w	100b0ca <__loadlocale+0x156>
 100b1ec:	f249 2188 	movw	r1, #37512	; 0x9288
 100b1f0:	4648      	mov	r0, r9
 100b1f2:	f2c0 1105 	movt	r1, #261	; 0x105
 100b1f6:	f001 ff91 	bl	100d11c <strcpy>
 100b1fa:	2f02      	cmp	r7, #2
 100b1fc:	d1cb      	bne.n	100b196 <__loadlocale+0x222>
 100b1fe:	4649      	mov	r1, r9
 100b200:	f506 7095 	add.w	r0, r6, #298	; 0x12a
 100b204:	f001 ff8a 	bl	100d11c <strcpy>
 100b208:	4630      	mov	r0, r6
 100b20a:	4649      	mov	r1, r9
 100b20c:	f640 724d 	movw	r2, #3917	; 0xf4d
 100b210:	f64b 739d 	movw	r3, #49053	; 0xbf9d
 100b214:	f2c0 1201 	movt	r2, #257	; 0x101
 100b218:	f2c0 1300 	movt	r3, #256	; 0x100
 100b21c:	f8c6 20e0 	str.w	r2, [r6, #224]	; 0xe0
 100b220:	f8c6 30e4 	str.w	r3, [r6, #228]	; 0xe4
 100b224:	2201      	movs	r2, #1
 100b226:	f886 2128 	strb.w	r2, [r6, #296]	; 0x128
 100b22a:	f006 f863 	bl	10112f4 <__set_ctype>
 100b22e:	2000      	movs	r0, #0
 100b230:	f8c6 00e8 	str.w	r0, [r6, #232]	; 0xe8
 100b234:	e7b6      	b.n	100b1a4 <__loadlocale+0x230>
 100b236:	f249 211c 	movw	r1, #37404	; 0x921c
 100b23a:	4648      	mov	r0, r9
 100b23c:	f2c0 1105 	movt	r1, #261	; 0x105
 100b240:	f001 fd42 	bl	100ccc8 <strcasecmp>
 100b244:	2800      	cmp	r0, #0
 100b246:	f47f af40 	bne.w	100b0ca <__loadlocale+0x156>
 100b24a:	f249 211c 	movw	r1, #37404	; 0x921c
 100b24e:	4648      	mov	r0, r9
 100b250:	f2c0 1105 	movt	r1, #261	; 0x105
 100b254:	f24c 1ac9 	movw	sl, #49609	; 0xc1c9
 100b258:	f001 ff60 	bl	100d11c <strcpy>
 100b25c:	f241 0b09 	movw	fp, #4105	; 0x1009
 100b260:	f2c0 1a00 	movt	sl, #256	; 0x100
 100b264:	2302      	movs	r3, #2
 100b266:	f2c0 1b01 	movt	fp, #257	; 0x101
 100b26a:	e791      	b.n	100b190 <__loadlocale+0x21c>
 100b26c:	f249 2170 	movw	r1, #37488	; 0x9270
 100b270:	4648      	mov	r0, r9
 100b272:	f2c0 1105 	movt	r1, #261	; 0x105
 100b276:	f001 fd27 	bl	100ccc8 <strcasecmp>
 100b27a:	2800      	cmp	r0, #0
 100b27c:	f47f af25 	bne.w	100b0ca <__loadlocale+0x156>
 100b280:	f249 2178 	movw	r1, #37496	; 0x9278
 100b284:	4648      	mov	r0, r9
 100b286:	f2c0 1105 	movt	r1, #261	; 0x105
 100b28a:	f001 ff47 	bl	100d11c <strcpy>
 100b28e:	e7b4      	b.n	100b1fa <__loadlocale+0x286>
 100b290:	f249 2140 	movw	r1, #37440	; 0x9240
 100b294:	2204      	movs	r2, #4
 100b296:	f2c0 1105 	movt	r1, #261	; 0x105
 100b29a:	4648      	mov	r0, r9
 100b29c:	f002 f83e 	bl	100d31c <strncasecmp>
 100b2a0:	2800      	cmp	r0, #0
 100b2a2:	f47f af12 	bne.w	100b0ca <__loadlocale+0x156>
 100b2a6:	f89d 3014 	ldrb.w	r3, [sp, #20]
 100b2aa:	2b2d      	cmp	r3, #45	; 0x2d
 100b2ac:	bf08      	it	eq
 100b2ae:	f89d 3015 	ldrbeq.w	r3, [sp, #21]
 100b2b2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 100b2b6:	2b52      	cmp	r3, #82	; 0x52
 100b2b8:	f000 8172 	beq.w	100b5a0 <__loadlocale+0x62c>
 100b2bc:	2b55      	cmp	r3, #85	; 0x55
 100b2be:	f47f af04 	bne.w	100b0ca <__loadlocale+0x156>
 100b2c2:	f249 2150 	movw	r1, #37456	; 0x9250
 100b2c6:	4648      	mov	r0, r9
 100b2c8:	f2c0 1105 	movt	r1, #261	; 0x105
 100b2cc:	f001 ff26 	bl	100d11c <strcpy>
 100b2d0:	e793      	b.n	100b1fa <__loadlocale+0x286>
 100b2d2:	f249 2108 	movw	r1, #37384	; 0x9208
 100b2d6:	4648      	mov	r0, r9
 100b2d8:	f2c0 1105 	movt	r1, #261	; 0x105
 100b2dc:	f001 fcf4 	bl	100ccc8 <strcasecmp>
 100b2e0:	2800      	cmp	r0, #0
 100b2e2:	f47f aef2 	bne.w	100b0ca <__loadlocale+0x156>
 100b2e6:	f249 2108 	movw	r1, #37384	; 0x9208
 100b2ea:	4648      	mov	r0, r9
 100b2ec:	f2c0 1105 	movt	r1, #261	; 0x105
 100b2f0:	f24c 3a05 	movw	sl, #49925	; 0xc305
 100b2f4:	f001 ff12 	bl	100d11c <strcpy>
 100b2f8:	f241 0bcd 	movw	fp, #4301	; 0x10cd
 100b2fc:	f2c0 1a00 	movt	sl, #256	; 0x100
 100b300:	2308      	movs	r3, #8
 100b302:	f2c0 1b01 	movt	fp, #257	; 0x101
 100b306:	e743      	b.n	100b190 <__loadlocale+0x21c>
 100b308:	f89d 3011 	ldrb.w	r3, [sp, #17]
 100b30c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 100b310:	2b50      	cmp	r3, #80	; 0x50
 100b312:	f47f aeda 	bne.w	100b0ca <__loadlocale+0x156>
 100b316:	2202      	movs	r2, #2
 100b318:	f249 213c 	movw	r1, #37436	; 0x923c
 100b31c:	4648      	mov	r0, r9
 100b31e:	f2c0 1105 	movt	r1, #261	; 0x105
 100b322:	f002 f87b 	bl	100d41c <strncpy>
 100b326:	220a      	movs	r2, #10
 100b328:	a903      	add	r1, sp, #12
 100b32a:	f10d 0012 	add.w	r0, sp, #18
 100b32e:	f002 f969 	bl	100d604 <strtol>
 100b332:	9b03      	ldr	r3, [sp, #12]
 100b334:	781b      	ldrb	r3, [r3, #0]
 100b336:	2b00      	cmp	r3, #0
 100b338:	f47f aec7 	bne.w	100b0ca <__loadlocale+0x156>
 100b33c:	f240 335a 	movw	r3, #858	; 0x35a
 100b340:	4298      	cmp	r0, r3
 100b342:	f77f aea7 	ble.w	100b094 <__loadlocale+0x120>
 100b346:	f5b0 7f69 	cmp.w	r0, #932	; 0x3a4
 100b34a:	f040 80fc 	bne.w	100b546 <__loadlocale+0x5d2>
 100b34e:	f24c 1ac9 	movw	sl, #49609	; 0xc1c9
 100b352:	f241 0b09 	movw	fp, #4105	; 0x1009
 100b356:	f2c0 1a00 	movt	sl, #256	; 0x100
 100b35a:	f2c0 1b01 	movt	fp, #257	; 0x101
 100b35e:	2302      	movs	r3, #2
 100b360:	e716      	b.n	100b190 <__loadlocale+0x21c>
 100b362:	f249 11d8 	movw	r1, #37336	; 0x91d8
 100b366:	4648      	mov	r0, r9
 100b368:	f2c0 1105 	movt	r1, #261	; 0x105
 100b36c:	f001 fcac 	bl	100ccc8 <strcasecmp>
 100b370:	2800      	cmp	r0, #0
 100b372:	f47f aeaa 	bne.w	100b0ca <__loadlocale+0x156>
 100b376:	f249 11d8 	movw	r1, #37336	; 0x91d8
 100b37a:	4648      	mov	r0, r9
 100b37c:	f2c0 1105 	movt	r1, #261	; 0x105
 100b380:	f001 fecc 	bl	100d11c <strcpy>
 100b384:	e739      	b.n	100b1fa <__loadlocale+0x286>
 100b386:	f249 2158 	movw	r1, #37464	; 0x9258
 100b38a:	2208      	movs	r2, #8
 100b38c:	f2c0 1105 	movt	r1, #261	; 0x105
 100b390:	4648      	mov	r0, r9
 100b392:	f001 ffc3 	bl	100d31c <strncasecmp>
 100b396:	2800      	cmp	r0, #0
 100b398:	f47f ae97 	bne.w	100b0ca <__loadlocale+0x156>
 100b39c:	f89d 3018 	ldrb.w	r3, [sp, #24]
 100b3a0:	f249 2164 	movw	r1, #37476	; 0x9264
 100b3a4:	f2c0 1105 	movt	r1, #261	; 0x105
 100b3a8:	2b2d      	cmp	r3, #45	; 0x2d
 100b3aa:	bf0c      	ite	eq
 100b3ac:	f10d 0019 	addeq.w	r0, sp, #25
 100b3b0:	a806      	addne	r0, sp, #24
 100b3b2:	f001 fc89 	bl	100ccc8 <strcasecmp>
 100b3b6:	2800      	cmp	r0, #0
 100b3b8:	f47f ae87 	bne.w	100b0ca <__loadlocale+0x156>
 100b3bc:	f249 2168 	movw	r1, #37480	; 0x9268
 100b3c0:	4648      	mov	r0, r9
 100b3c2:	f2c0 1105 	movt	r1, #261	; 0x105
 100b3c6:	f001 fea9 	bl	100d11c <strcpy>
 100b3ca:	e716      	b.n	100b1fa <__loadlocale+0x286>
 100b3cc:	f249 210c 	movw	r1, #37388	; 0x920c
 100b3d0:	2203      	movs	r2, #3
 100b3d2:	f2c0 1105 	movt	r1, #261	; 0x105
 100b3d6:	4648      	mov	r0, r9
 100b3d8:	f001 ffa0 	bl	100d31c <strncasecmp>
 100b3dc:	2800      	cmp	r0, #0
 100b3de:	f47f ae74 	bne.w	100b0ca <__loadlocale+0x156>
 100b3e2:	f89d 3013 	ldrb.w	r3, [sp, #19]
 100b3e6:	f249 2110 	movw	r1, #37392	; 0x9210
 100b3ea:	f2c0 1105 	movt	r1, #261	; 0x105
 100b3ee:	2b2d      	cmp	r3, #45	; 0x2d
 100b3f0:	bf0c      	ite	eq
 100b3f2:	a805      	addeq	r0, sp, #20
 100b3f4:	f10d 0013 	addne.w	r0, sp, #19
 100b3f8:	f001 fc66 	bl	100ccc8 <strcasecmp>
 100b3fc:	2800      	cmp	r0, #0
 100b3fe:	f47f ae64 	bne.w	100b0ca <__loadlocale+0x156>
 100b402:	f249 2114 	movw	r1, #37396	; 0x9214
 100b406:	4648      	mov	r0, r9
 100b408:	f2c0 1105 	movt	r1, #261	; 0x105
 100b40c:	f24c 2a4d 	movw	sl, #49741	; 0xc24d
 100b410:	f001 fe84 	bl	100d11c <strcpy>
 100b414:	f241 0b5d 	movw	fp, #4189	; 0x105d
 100b418:	f2c0 1a00 	movt	sl, #256	; 0x100
 100b41c:	2303      	movs	r3, #3
 100b41e:	f2c0 1b01 	movt	fp, #257	; 0x101
 100b422:	e6b5      	b.n	100b190 <__loadlocale+0x21c>
 100b424:	f249 2124 	movw	r1, #37412	; 0x9224
 100b428:	2203      	movs	r2, #3
 100b42a:	f2c0 1105 	movt	r1, #261	; 0x105
 100b42e:	4648      	mov	r0, r9
 100b430:	f001 ff74 	bl	100d31c <strncasecmp>
 100b434:	2800      	cmp	r0, #0
 100b436:	f47f ae48 	bne.w	100b0ca <__loadlocale+0x156>
 100b43a:	f89d 3013 	ldrb.w	r3, [sp, #19]
 100b43e:	f249 2128 	movw	r1, #37416	; 0x9228
 100b442:	2204      	movs	r2, #4
 100b444:	f2c0 1105 	movt	r1, #261	; 0x105
 100b448:	2b2d      	cmp	r3, #45	; 0x2d
 100b44a:	bf0c      	ite	eq
 100b44c:	f10d 0814 	addeq.w	r8, sp, #20
 100b450:	f10d 0813 	addne.w	r8, sp, #19
 100b454:	4640      	mov	r0, r8
 100b456:	f001 ff61 	bl	100d31c <strncasecmp>
 100b45a:	2800      	cmp	r0, #0
 100b45c:	f47f ae35 	bne.w	100b0ca <__loadlocale+0x156>
 100b460:	f898 3004 	ldrb.w	r3, [r8, #4]
 100b464:	220a      	movs	r2, #10
 100b466:	a903      	add	r1, sp, #12
 100b468:	2b2d      	cmp	r3, #45	; 0x2d
 100b46a:	bf14      	ite	ne
 100b46c:	f108 0004 	addne.w	r0, r8, #4
 100b470:	f108 0005 	addeq.w	r0, r8, #5
 100b474:	f002 f8c6 	bl	100d604 <strtol>
 100b478:	f1a0 030c 	sub.w	r3, r0, #12
 100b47c:	1e42      	subs	r2, r0, #1
 100b47e:	fab3 f383 	clz	r3, r3
 100b482:	4680      	mov	r8, r0
 100b484:	095b      	lsrs	r3, r3, #5
 100b486:	2a0f      	cmp	r2, #15
 100b488:	bf88      	it	hi
 100b48a:	f043 0301 	orrhi.w	r3, r3, #1
 100b48e:	2b00      	cmp	r3, #0
 100b490:	f47f ae1b 	bne.w	100b0ca <__loadlocale+0x156>
 100b494:	9b03      	ldr	r3, [sp, #12]
 100b496:	781b      	ldrb	r3, [r3, #0]
 100b498:	2b00      	cmp	r3, #0
 100b49a:	f47f ae16 	bne.w	100b0ca <__loadlocale+0x156>
 100b49e:	f249 2130 	movw	r1, #37424	; 0x9230
 100b4a2:	4648      	mov	r0, r9
 100b4a4:	f2c0 1105 	movt	r1, #261	; 0x105
 100b4a8:	f001 fe38 	bl	100d11c <strcpy>
 100b4ac:	f246 6267 	movw	r2, #26215	; 0x6667
 100b4b0:	f2c6 6266 	movt	r2, #26214	; 0x6666
 100b4b4:	f1b8 0f0a 	cmp.w	r8, #10
 100b4b8:	f04f 000a 	mov.w	r0, #10
 100b4bc:	bfc8      	it	gt
 100b4be:	f10d 011a 	addgt.w	r1, sp, #26
 100b4c2:	fb82 c208 	smull	ip, r2, r2, r8
 100b4c6:	bfcc      	ite	gt
 100b4c8:	2331      	movgt	r3, #49	; 0x31
 100b4ca:	f10d 0119 	addle.w	r1, sp, #25
 100b4ce:	f04f 0c00 	mov.w	ip, #0
 100b4d2:	bfc8      	it	gt
 100b4d4:	f88d 3019 	strbgt.w	r3, [sp, #25]
 100b4d8:	ea4f 73e8 	mov.w	r3, r8, asr #31
 100b4dc:	ebc3 03a2 	rsb	r3, r3, r2, asr #2
 100b4e0:	f881 c001 	strb.w	ip, [r1, #1]
 100b4e4:	fb00 8313 	mls	r3, r0, r3, r8
 100b4e8:	3330      	adds	r3, #48	; 0x30
 100b4ea:	700b      	strb	r3, [r1, #0]
 100b4ec:	e685      	b.n	100b1fa <__loadlocale+0x286>
 100b4ee:	f108 0801 	add.w	r8, r8, #1
 100b4f2:	e607      	b.n	100b104 <__loadlocale+0x190>
 100b4f4:	4649      	mov	r1, r9
 100b4f6:	f506 7095 	add.w	r0, r6, #298	; 0x12a
 100b4fa:	9301      	str	r3, [sp, #4]
 100b4fc:	f001 fe0e 	bl	100d11c <strcpy>
 100b500:	9b01      	ldr	r3, [sp, #4]
 100b502:	4649      	mov	r1, r9
 100b504:	f8c6 b0e0 	str.w	fp, [r6, #224]	; 0xe0
 100b508:	4630      	mov	r0, r6
 100b50a:	f8c6 a0e4 	str.w	sl, [r6, #228]	; 0xe4
 100b50e:	f088 0801 	eor.w	r8, r8, #1
 100b512:	f886 3128 	strb.w	r3, [r6, #296]	; 0x128
 100b516:	f005 feed 	bl	10112f4 <__set_ctype>
 100b51a:	f018 0801 	ands.w	r8, r8, #1
 100b51e:	d067      	beq.n	100b5f0 <__loadlocale+0x67c>
 100b520:	f89d 3010 	ldrb.w	r3, [sp, #16]
 100b524:	2b55      	cmp	r3, #85	; 0x55
 100b526:	d043      	beq.n	100b5b0 <__loadlocale+0x63c>
 100b528:	2001      	movs	r0, #1
 100b52a:	e681      	b.n	100b230 <__loadlocale+0x2bc>
 100b52c:	f108 0001 	add.w	r0, r8, #1
 100b530:	f249 11ec 	movw	r1, #37356	; 0x91ec
 100b534:	f2c0 1105 	movt	r1, #261	; 0x105
 100b538:	f001 fc86 	bl	100ce48 <strcmp>
 100b53c:	fab0 f880 	clz	r8, r0
 100b540:	ea4f 1858 	mov.w	r8, r8, lsr #5
 100b544:	e56a      	b.n	100b01c <__loadlocale+0xa8>
 100b546:	dc0f      	bgt.n	100b568 <__loadlocale+0x5f4>
 100b548:	f240 3362 	movw	r3, #866	; 0x362
 100b54c:	4298      	cmp	r0, r3
 100b54e:	f43f ae54 	beq.w	100b1fa <__loadlocale+0x286>
 100b552:	f240 336a 	movw	r3, #874	; 0x36a
 100b556:	4298      	cmp	r0, r3
 100b558:	f43f ae4f 	beq.w	100b1fa <__loadlocale+0x286>
 100b55c:	f240 335e 	movw	r3, #862	; 0x35e
 100b560:	4298      	cmp	r0, r3
 100b562:	f47f adb2 	bne.w	100b0ca <__loadlocale+0x156>
 100b566:	e648      	b.n	100b1fa <__loadlocale+0x286>
 100b568:	f240 4365 	movw	r3, #1125	; 0x465
 100b56c:	4298      	cmp	r0, r3
 100b56e:	f43f ae44 	beq.w	100b1fa <__loadlocale+0x286>
 100b572:	f6ff adaa 	blt.w	100b0ca <__loadlocale+0x156>
 100b576:	f2a0 40e2 	subw	r0, r0, #1250	; 0x4e2
 100b57a:	2808      	cmp	r0, #8
 100b57c:	f63f ada5 	bhi.w	100b0ca <__loadlocale+0x156>
 100b580:	e63b      	b.n	100b1fa <__loadlocale+0x286>
 100b582:	f5b0 7f55 	cmp.w	r0, #852	; 0x354
 100b586:	f43f ae38 	beq.w	100b1fa <__loadlocale+0x286>
 100b58a:	f240 3357 	movw	r3, #855	; 0x357
 100b58e:	4298      	cmp	r0, r3
 100b590:	f43f ae33 	beq.w	100b1fa <__loadlocale+0x286>
 100b594:	f240 3352 	movw	r3, #850	; 0x352
 100b598:	4298      	cmp	r0, r3
 100b59a:	f47f ad96 	bne.w	100b0ca <__loadlocale+0x156>
 100b59e:	e62c      	b.n	100b1fa <__loadlocale+0x286>
 100b5a0:	f249 2148 	movw	r1, #37448	; 0x9248
 100b5a4:	4648      	mov	r0, r9
 100b5a6:	f2c0 1105 	movt	r1, #261	; 0x105
 100b5aa:	f001 fdb7 	bl	100d11c <strcpy>
 100b5ae:	e624      	b.n	100b1fa <__loadlocale+0x286>
 100b5b0:	f249 2190 	movw	r1, #37520	; 0x9290
 100b5b4:	463a      	mov	r2, r7
 100b5b6:	f2c0 1105 	movt	r1, #261	; 0x105
 100b5ba:	4620      	mov	r0, r4
 100b5bc:	f001 fedc 	bl	100d378 <strncmp>
 100b5c0:	2800      	cmp	r0, #0
 100b5c2:	d0b1      	beq.n	100b528 <__loadlocale+0x5b4>
 100b5c4:	f249 2194 	movw	r1, #37524	; 0x9294
 100b5c8:	463a      	mov	r2, r7
 100b5ca:	f2c0 1105 	movt	r1, #261	; 0x105
 100b5ce:	4620      	mov	r0, r4
 100b5d0:	f001 fed2 	bl	100d378 <strncmp>
 100b5d4:	2800      	cmp	r0, #0
 100b5d6:	d0a7      	beq.n	100b528 <__loadlocale+0x5b4>
 100b5d8:	463a      	mov	r2, r7
 100b5da:	f249 2198 	movw	r1, #37528	; 0x9298
 100b5de:	4620      	mov	r0, r4
 100b5e0:	f2c0 1105 	movt	r1, #261	; 0x105
 100b5e4:	f001 fec8 	bl	100d378 <strncmp>
 100b5e8:	fab0 f080 	clz	r0, r0
 100b5ec:	0940      	lsrs	r0, r0, #5
 100b5ee:	e61f      	b.n	100b230 <__loadlocale+0x2bc>
 100b5f0:	4640      	mov	r0, r8
 100b5f2:	e61d      	b.n	100b230 <__loadlocale+0x2bc>

0100b5f4 <__get_locale_env>:
 100b5f4:	b538      	push	{r3, r4, r5, lr}
 100b5f6:	460d      	mov	r5, r1
 100b5f8:	f249 219c 	movw	r1, #37532	; 0x929c
 100b5fc:	f2c0 1105 	movt	r1, #261	; 0x105
 100b600:	4604      	mov	r4, r0
 100b602:	f007 fafb 	bl	1012bfc <_getenv_r>
 100b606:	b108      	cbz	r0, 100b60c <__get_locale_env+0x18>
 100b608:	7803      	ldrb	r3, [r0, #0]
 100b60a:	b9a3      	cbnz	r3, 100b636 <__get_locale_env+0x42>
 100b60c:	f246 333c 	movw	r3, #25404	; 0x633c
 100b610:	f2c0 1305 	movt	r3, #261	; 0x105
 100b614:	4620      	mov	r0, r4
 100b616:	f853 1025 	ldr.w	r1, [r3, r5, lsl #2]
 100b61a:	f007 faef 	bl	1012bfc <_getenv_r>
 100b61e:	b108      	cbz	r0, 100b624 <__get_locale_env+0x30>
 100b620:	7803      	ldrb	r3, [r0, #0]
 100b622:	b943      	cbnz	r3, 100b636 <__get_locale_env+0x42>
 100b624:	f249 21a4 	movw	r1, #37540	; 0x92a4
 100b628:	4620      	mov	r0, r4
 100b62a:	f2c0 1105 	movt	r1, #261	; 0x105
 100b62e:	f007 fae5 	bl	1012bfc <_getenv_r>
 100b632:	b908      	cbnz	r0, 100b638 <__get_locale_env+0x44>
 100b634:	4803      	ldr	r0, [pc, #12]	; (100b644 <__get_locale_env+0x50>)
 100b636:	bd38      	pop	{r3, r4, r5, pc}
 100b638:	7802      	ldrb	r2, [r0, #0]
 100b63a:	4b02      	ldr	r3, [pc, #8]	; (100b644 <__get_locale_env+0x50>)
 100b63c:	2a00      	cmp	r2, #0
 100b63e:	bf08      	it	eq
 100b640:	4618      	moveq	r0, r3
 100b642:	bd38      	pop	{r3, r4, r5, pc}
 100b644:	01059d34 	.word	0x01059d34

0100b648 <_setlocale_r>:
 100b648:	2906      	cmp	r1, #6
 100b64a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100b64e:	4681      	mov	r9, r0
 100b650:	b083      	sub	sp, #12
 100b652:	d868      	bhi.n	100b726 <_setlocale_r+0xde>
 100b654:	468b      	mov	fp, r1
 100b656:	4692      	mov	sl, r2
 100b658:	2a00      	cmp	r2, #0
 100b65a:	f000 80a3 	beq.w	100b7a4 <_setlocale_r+0x15c>
 100b65e:	f8df 8228 	ldr.w	r8, [pc, #552]	; 100b888 <_setlocale_r+0x240>
 100b662:	4e86      	ldr	r6, [pc, #536]	; (100b87c <_setlocale_r+0x234>)
 100b664:	f108 07c0 	add.w	r7, r8, #192	; 0xc0
 100b668:	4644      	mov	r4, r8
 100b66a:	4635      	mov	r5, r6
 100b66c:	4629      	mov	r1, r5
 100b66e:	4620      	mov	r0, r4
 100b670:	3420      	adds	r4, #32
 100b672:	f001 fd53 	bl	100d11c <strcpy>
 100b676:	42bc      	cmp	r4, r7
 100b678:	f105 0520 	add.w	r5, r5, #32
 100b67c:	d1f6      	bne.n	100b66c <_setlocale_r+0x24>
 100b67e:	f89a 3000 	ldrb.w	r3, [sl]
 100b682:	bbb3      	cbnz	r3, 100b6f2 <_setlocale_r+0xaa>
 100b684:	f1bb 0f00 	cmp.w	fp, #0
 100b688:	f040 8098 	bne.w	100b7bc <_setlocale_r+0x174>
 100b68c:	4645      	mov	r5, r8
 100b68e:	2401      	movs	r4, #1
 100b690:	4621      	mov	r1, r4
 100b692:	4648      	mov	r0, r9
 100b694:	f7ff ffae 	bl	100b5f4 <__get_locale_env>
 100b698:	3401      	adds	r4, #1
 100b69a:	4607      	mov	r7, r0
 100b69c:	f001 fdd0 	bl	100d240 <strlen>
 100b6a0:	4639      	mov	r1, r7
 100b6a2:	281f      	cmp	r0, #31
 100b6a4:	4628      	mov	r0, r5
 100b6a6:	f105 0520 	add.w	r5, r5, #32
 100b6aa:	d83c      	bhi.n	100b726 <_setlocale_r+0xde>
 100b6ac:	f001 fd36 	bl	100d11c <strcpy>
 100b6b0:	2c07      	cmp	r4, #7
 100b6b2:	d1ed      	bne.n	100b690 <_setlocale_r+0x48>
 100b6b4:	4f72      	ldr	r7, [pc, #456]	; (100b880 <_setlocale_r+0x238>)
 100b6b6:	f649 3ac8 	movw	sl, #39880	; 0x9bc8
 100b6ba:	f2c0 1a05 	movt	sl, #261	; 0x105
 100b6be:	4645      	mov	r5, r8
 100b6c0:	2401      	movs	r4, #1
 100b6c2:	46bb      	mov	fp, r7
 100b6c4:	4631      	mov	r1, r6
 100b6c6:	4658      	mov	r0, fp
 100b6c8:	f001 fd28 	bl	100d11c <strcpy>
 100b6cc:	462a      	mov	r2, r5
 100b6ce:	4621      	mov	r1, r4
 100b6d0:	4650      	mov	r0, sl
 100b6d2:	f7ff fc4f 	bl	100af74 <__loadlocale>
 100b6d6:	f10b 0b20 	add.w	fp, fp, #32
 100b6da:	3620      	adds	r6, #32
 100b6dc:	3520      	adds	r5, #32
 100b6de:	4603      	mov	r3, r0
 100b6e0:	2800      	cmp	r0, #0
 100b6e2:	d07c      	beq.n	100b7de <_setlocale_r+0x196>
 100b6e4:	3401      	adds	r4, #1
 100b6e6:	2c07      	cmp	r4, #7
 100b6e8:	d1ec      	bne.n	100b6c4 <_setlocale_r+0x7c>
 100b6ea:	b003      	add	sp, #12
 100b6ec:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100b6f0:	e40a      	b.n	100af08 <currentlocale>
 100b6f2:	f1bb 0f00 	cmp.w	fp, #0
 100b6f6:	d01e      	beq.n	100b736 <_setlocale_r+0xee>
 100b6f8:	4650      	mov	r0, sl
 100b6fa:	f001 fda1 	bl	100d240 <strlen>
 100b6fe:	281f      	cmp	r0, #31
 100b700:	d811      	bhi.n	100b726 <_setlocale_r+0xde>
 100b702:	4c60      	ldr	r4, [pc, #384]	; (100b884 <_setlocale_r+0x23c>)
 100b704:	4651      	mov	r1, sl
 100b706:	eb04 144b 	add.w	r4, r4, fp, lsl #5
 100b70a:	4620      	mov	r0, r4
 100b70c:	f001 fd06 	bl	100d11c <strcpy>
 100b710:	4622      	mov	r2, r4
 100b712:	4659      	mov	r1, fp
 100b714:	f649 30c8 	movw	r0, #39880	; 0x9bc8
 100b718:	f2c0 1005 	movt	r0, #261	; 0x105
 100b71c:	b003      	add	sp, #12
 100b71e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100b722:	f7ff bc27 	b.w	100af74 <__loadlocale>
 100b726:	2300      	movs	r3, #0
 100b728:	2216      	movs	r2, #22
 100b72a:	f8c9 2000 	str.w	r2, [r9]
 100b72e:	4618      	mov	r0, r3
 100b730:	b003      	add	sp, #12
 100b732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100b736:	212f      	movs	r1, #47	; 0x2f
 100b738:	4650      	mov	r0, sl
 100b73a:	f001 fb07 	bl	100cd4c <strchr>
 100b73e:	4604      	mov	r4, r0
 100b740:	2800      	cmp	r0, #0
 100b742:	f000 808b 	beq.w	100b85c <_setlocale_r+0x214>
 100b746:	7842      	ldrb	r2, [r0, #1]
 100b748:	2a2f      	cmp	r2, #47	; 0x2f
 100b74a:	bf08      	it	eq
 100b74c:	1c43      	addeq	r3, r0, #1
 100b74e:	d104      	bne.n	100b75a <_setlocale_r+0x112>
 100b750:	461c      	mov	r4, r3
 100b752:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 100b756:	2a2f      	cmp	r2, #47	; 0x2f
 100b758:	d0fa      	beq.n	100b750 <_setlocale_r+0x108>
 100b75a:	2a00      	cmp	r2, #0
 100b75c:	d0e3      	beq.n	100b726 <_setlocale_r+0xde>
 100b75e:	46c3      	mov	fp, r8
 100b760:	2501      	movs	r5, #1
 100b762:	eba4 020a 	sub.w	r2, r4, sl
 100b766:	2a1f      	cmp	r2, #31
 100b768:	dcdd      	bgt.n	100b726 <_setlocale_r+0xde>
 100b76a:	3201      	adds	r2, #1
 100b76c:	4651      	mov	r1, sl
 100b76e:	4658      	mov	r0, fp
 100b770:	3501      	adds	r5, #1
 100b772:	f001 fd35 	bl	100d1e0 <strlcpy>
 100b776:	7823      	ldrb	r3, [r4, #0]
 100b778:	2b2f      	cmp	r3, #47	; 0x2f
 100b77a:	d103      	bne.n	100b784 <_setlocale_r+0x13c>
 100b77c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 100b780:	2b2f      	cmp	r3, #47	; 0x2f
 100b782:	d0fb      	beq.n	100b77c <_setlocale_r+0x134>
 100b784:	2b00      	cmp	r3, #0
 100b786:	d059      	beq.n	100b83c <_setlocale_r+0x1f4>
 100b788:	4622      	mov	r2, r4
 100b78a:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 100b78e:	2b00      	cmp	r3, #0
 100b790:	bf18      	it	ne
 100b792:	2b2f      	cmpne	r3, #47	; 0x2f
 100b794:	d1f9      	bne.n	100b78a <_setlocale_r+0x142>
 100b796:	2d07      	cmp	r5, #7
 100b798:	f10b 0b20 	add.w	fp, fp, #32
 100b79c:	46a2      	mov	sl, r4
 100b79e:	d089      	beq.n	100b6b4 <_setlocale_r+0x6c>
 100b7a0:	4614      	mov	r4, r2
 100b7a2:	e7de      	b.n	100b762 <_setlocale_r+0x11a>
 100b7a4:	2900      	cmp	r1, #0
 100b7a6:	d0a0      	beq.n	100b6ea <_setlocale_r+0xa2>
 100b7a8:	f649 33c8 	movw	r3, #39880	; 0x9bc8
 100b7ac:	f2c0 1305 	movt	r3, #261	; 0x105
 100b7b0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 100b7b4:	4618      	mov	r0, r3
 100b7b6:	b003      	add	sp, #12
 100b7b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100b7bc:	4659      	mov	r1, fp
 100b7be:	4648      	mov	r0, r9
 100b7c0:	f7ff ff18 	bl	100b5f4 <__get_locale_env>
 100b7c4:	4605      	mov	r5, r0
 100b7c6:	f001 fd3b 	bl	100d240 <strlen>
 100b7ca:	281f      	cmp	r0, #31
 100b7cc:	d8ab      	bhi.n	100b726 <_setlocale_r+0xde>
 100b7ce:	4c2d      	ldr	r4, [pc, #180]	; (100b884 <_setlocale_r+0x23c>)
 100b7d0:	4629      	mov	r1, r5
 100b7d2:	eb04 144b 	add.w	r4, r4, fp, lsl #5
 100b7d6:	4620      	mov	r0, r4
 100b7d8:	f001 fca0 	bl	100d11c <strcpy>
 100b7dc:	e798      	b.n	100b710 <_setlocale_r+0xc8>
 100b7de:	2c01      	cmp	r4, #1
 100b7e0:	f8d9 b000 	ldr.w	fp, [r9]
 100b7e4:	d027      	beq.n	100b836 <_setlocale_r+0x1ee>
 100b7e6:	f649 36c8 	movw	r6, #39880	; 0x9bc8
 100b7ea:	f249 1ad4 	movw	sl, #37332	; 0x91d4
 100b7ee:	f2c0 1605 	movt	r6, #261	; 0x105
 100b7f2:	f2c0 1a05 	movt	sl, #261	; 0x105
 100b7f6:	2501      	movs	r5, #1
 100b7f8:	e004      	b.n	100b804 <_setlocale_r+0x1bc>
 100b7fa:	3501      	adds	r5, #1
 100b7fc:	f108 0820 	add.w	r8, r8, #32
 100b800:	42a5      	cmp	r5, r4
 100b802:	d018      	beq.n	100b836 <_setlocale_r+0x1ee>
 100b804:	4639      	mov	r1, r7
 100b806:	4640      	mov	r0, r8
 100b808:	9301      	str	r3, [sp, #4]
 100b80a:	f001 fc87 	bl	100d11c <strcpy>
 100b80e:	4642      	mov	r2, r8
 100b810:	4629      	mov	r1, r5
 100b812:	4630      	mov	r0, r6
 100b814:	3720      	adds	r7, #32
 100b816:	f7ff fbad 	bl	100af74 <__loadlocale>
 100b81a:	9b01      	ldr	r3, [sp, #4]
 100b81c:	2800      	cmp	r0, #0
 100b81e:	d1ec      	bne.n	100b7fa <_setlocale_r+0x1b2>
 100b820:	4651      	mov	r1, sl
 100b822:	4640      	mov	r0, r8
 100b824:	f001 fc7a 	bl	100d11c <strcpy>
 100b828:	4642      	mov	r2, r8
 100b82a:	4629      	mov	r1, r5
 100b82c:	4630      	mov	r0, r6
 100b82e:	f7ff fba1 	bl	100af74 <__loadlocale>
 100b832:	9b01      	ldr	r3, [sp, #4]
 100b834:	e7e1      	b.n	100b7fa <_setlocale_r+0x1b2>
 100b836:	f8c9 b000 	str.w	fp, [r9]
 100b83a:	e778      	b.n	100b72e <_setlocale_r+0xe6>
 100b83c:	2d07      	cmp	r5, #7
 100b83e:	bf1c      	itt	ne
 100b840:	4b10      	ldrne	r3, [pc, #64]	; (100b884 <_setlocale_r+0x23c>)
 100b842:	eb03 1545 	addne.w	r5, r3, r5, lsl #5
 100b846:	f43f af35 	beq.w	100b6b4 <_setlocale_r+0x6c>
 100b84a:	f1a5 0120 	sub.w	r1, r5, #32
 100b84e:	4628      	mov	r0, r5
 100b850:	3520      	adds	r5, #32
 100b852:	f001 fc63 	bl	100d11c <strcpy>
 100b856:	42bd      	cmp	r5, r7
 100b858:	d1f7      	bne.n	100b84a <_setlocale_r+0x202>
 100b85a:	e72b      	b.n	100b6b4 <_setlocale_r+0x6c>
 100b85c:	4650      	mov	r0, sl
 100b85e:	f001 fcef 	bl	100d240 <strlen>
 100b862:	281f      	cmp	r0, #31
 100b864:	f63f af5f 	bhi.w	100b726 <_setlocale_r+0xde>
 100b868:	4644      	mov	r4, r8
 100b86a:	4620      	mov	r0, r4
 100b86c:	4651      	mov	r1, sl
 100b86e:	3420      	adds	r4, #32
 100b870:	f001 fc54 	bl	100d11c <strcpy>
 100b874:	42bc      	cmp	r4, r7
 100b876:	d1f8      	bne.n	100b86a <_setlocale_r+0x222>
 100b878:	e71c      	b.n	100b6b4 <_setlocale_r+0x6c>
 100b87a:	bf00      	nop
 100b87c:	01059be8 	.word	0x01059be8
 100b880:	01060230 	.word	0x01060230
 100b884:	01060130 	.word	0x01060130
 100b888:	01060150 	.word	0x01060150

0100b88c <__locale_mb_cur_max>:
 100b88c:	f249 7398 	movw	r3, #38808	; 0x9798
 100b890:	f2c0 1305 	movt	r3, #261	; 0x105
 100b894:	f649 32c8 	movw	r2, #39880	; 0x9bc8
 100b898:	f2c0 1205 	movt	r2, #261	; 0x105
 100b89c:	681b      	ldr	r3, [r3, #0]
 100b89e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 100b8a0:	2b00      	cmp	r3, #0
 100b8a2:	bf08      	it	eq
 100b8a4:	4613      	moveq	r3, r2
 100b8a6:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 100b8aa:	4770      	bx	lr

0100b8ac <__locale_ctype_ptr_l>:
 100b8ac:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 100b8b0:	4770      	bx	lr
 100b8b2:	bf00      	nop

0100b8b4 <__locale_ctype_ptr>:
 100b8b4:	f249 7398 	movw	r3, #38808	; 0x9798
 100b8b8:	f2c0 1305 	movt	r3, #261	; 0x105
 100b8bc:	f649 32c8 	movw	r2, #39880	; 0x9bc8
 100b8c0:	f2c0 1205 	movt	r2, #261	; 0x105
 100b8c4:	681b      	ldr	r3, [r3, #0]
 100b8c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 100b8c8:	2b00      	cmp	r3, #0
 100b8ca:	bf08      	it	eq
 100b8cc:	4613      	moveq	r3, r2
 100b8ce:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 100b8d2:	4770      	bx	lr

0100b8d4 <setlocale>:
 100b8d4:	f249 7398 	movw	r3, #38808	; 0x9798
 100b8d8:	f2c0 1305 	movt	r3, #261	; 0x105
 100b8dc:	460a      	mov	r2, r1
 100b8de:	4601      	mov	r1, r0
 100b8e0:	6818      	ldr	r0, [r3, #0]
 100b8e2:	f7ff beb1 	b.w	100b648 <_setlocale_r>
 100b8e6:	bf00      	nop

0100b8e8 <memalign>:
 100b8e8:	f249 7398 	movw	r3, #38808	; 0x9798
 100b8ec:	f2c0 1305 	movt	r3, #261	; 0x105
 100b8f0:	460a      	mov	r2, r1
 100b8f2:	4601      	mov	r1, r0
 100b8f4:	6818      	ldr	r0, [r3, #0]
 100b8f6:	f000 b801 	b.w	100b8fc <_memalign_r>
 100b8fa:	bf00      	nop

0100b8fc <_memalign_r>:
 100b8fc:	2908      	cmp	r1, #8
 100b8fe:	d962      	bls.n	100b9c6 <_memalign_r+0xca>
 100b900:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 100b904:	f102 050b 	add.w	r5, r2, #11
 100b908:	2d16      	cmp	r5, #22
 100b90a:	4607      	mov	r7, r0
 100b90c:	bf8d      	iteet	hi
 100b90e:	f025 0507 	bichi.w	r5, r5, #7
 100b912:	2300      	movls	r3, #0
 100b914:	2510      	movls	r5, #16
 100b916:	0feb      	lsrhi	r3, r5, #31
 100b918:	4295      	cmp	r5, r2
 100b91a:	bf2c      	ite	cs
 100b91c:	461a      	movcs	r2, r3
 100b91e:	f043 0201 	orrcc.w	r2, r3, #1
 100b922:	2a00      	cmp	r2, #0
 100b924:	d149      	bne.n	100b9ba <_memalign_r+0xbe>
 100b926:	2910      	cmp	r1, #16
 100b928:	bf38      	it	cc
 100b92a:	2110      	movcc	r1, #16
 100b92c:	460c      	mov	r4, r1
 100b92e:	3110      	adds	r1, #16
 100b930:	4429      	add	r1, r5
 100b932:	f000 f86d 	bl	100ba10 <_malloc_r>
 100b936:	4606      	mov	r6, r0
 100b938:	b3e0      	cbz	r0, 100b9b4 <_memalign_r+0xb8>
 100b93a:	4638      	mov	r0, r7
 100b93c:	f1a6 0808 	sub.w	r8, r6, #8
 100b940:	f001 f8be 	bl	100cac0 <__malloc_lock>
 100b944:	4621      	mov	r1, r4
 100b946:	4630      	mov	r0, r6
 100b948:	f7fe fd28 	bl	100a39c <__aeabi_uidivmod>
 100b94c:	b341      	cbz	r1, 100b9a0 <_memalign_r+0xa4>
 100b94e:	1e63      	subs	r3, r4, #1
 100b950:	4261      	negs	r1, r4
 100b952:	4433      	add	r3, r6
 100b954:	4638      	mov	r0, r7
 100b956:	4019      	ands	r1, r3
 100b958:	f856 3c04 	ldr.w	r3, [r6, #-4]
 100b95c:	3908      	subs	r1, #8
 100b95e:	eba1 0208 	sub.w	r2, r1, r8
 100b962:	f023 0303 	bic.w	r3, r3, #3
 100b966:	2a0f      	cmp	r2, #15
 100b968:	bfdc      	itt	le
 100b96a:	1909      	addle	r1, r1, r4
 100b96c:	eba1 0208 	suble.w	r2, r1, r8
 100b970:	1a9b      	subs	r3, r3, r2
 100b972:	4688      	mov	r8, r1
 100b974:	eb08 0403 	add.w	r4, r8, r3
 100b978:	f043 0301 	orr.w	r3, r3, #1
 100b97c:	f8c8 3004 	str.w	r3, [r8, #4]
 100b980:	4631      	mov	r1, r6
 100b982:	6863      	ldr	r3, [r4, #4]
 100b984:	f043 0301 	orr.w	r3, r3, #1
 100b988:	6063      	str	r3, [r4, #4]
 100b98a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 100b98e:	f003 0301 	and.w	r3, r3, #1
 100b992:	431a      	orrs	r2, r3
 100b994:	f846 2c04 	str.w	r2, [r6, #-4]
 100b998:	f006 fe12 	bl	10125c0 <_free_r>
 100b99c:	f108 0608 	add.w	r6, r8, #8
 100b9a0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 100b9a4:	f023 0303 	bic.w	r3, r3, #3
 100b9a8:	1b5b      	subs	r3, r3, r5
 100b9aa:	2b0f      	cmp	r3, #15
 100b9ac:	dc0e      	bgt.n	100b9cc <_memalign_r+0xd0>
 100b9ae:	4638      	mov	r0, r7
 100b9b0:	f001 f888 	bl	100cac4 <__malloc_unlock>
 100b9b4:	4630      	mov	r0, r6
 100b9b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 100b9ba:	2600      	movs	r6, #0
 100b9bc:	230c      	movs	r3, #12
 100b9be:	6003      	str	r3, [r0, #0]
 100b9c0:	4630      	mov	r0, r6
 100b9c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 100b9c6:	4611      	mov	r1, r2
 100b9c8:	f000 b822 	b.w	100ba10 <_malloc_r>
 100b9cc:	eb08 0205 	add.w	r2, r8, r5
 100b9d0:	f043 0301 	orr.w	r3, r3, #1
 100b9d4:	f102 0108 	add.w	r1, r2, #8
 100b9d8:	4638      	mov	r0, r7
 100b9da:	6053      	str	r3, [r2, #4]
 100b9dc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 100b9e0:	f003 0301 	and.w	r3, r3, #1
 100b9e4:	431d      	orrs	r5, r3
 100b9e6:	f8c8 5004 	str.w	r5, [r8, #4]
 100b9ea:	f006 fde9 	bl	10125c0 <_free_r>
 100b9ee:	e7de      	b.n	100b9ae <_memalign_r+0xb2>

0100b9f0 <malloc>:
 100b9f0:	f249 7398 	movw	r3, #38808	; 0x9798
 100b9f4:	f2c0 1305 	movt	r3, #261	; 0x105
 100b9f8:	4601      	mov	r1, r0
 100b9fa:	6818      	ldr	r0, [r3, #0]
 100b9fc:	f000 b808 	b.w	100ba10 <_malloc_r>

0100ba00 <free>:
 100ba00:	f249 7398 	movw	r3, #38808	; 0x9798
 100ba04:	f2c0 1305 	movt	r3, #261	; 0x105
 100ba08:	4601      	mov	r1, r0
 100ba0a:	6818      	ldr	r0, [r3, #0]
 100ba0c:	f006 bdd8 	b.w	10125c0 <_free_r>

0100ba10 <_malloc_r>:
 100ba10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100ba14:	f101 050b 	add.w	r5, r1, #11
 100ba18:	2d16      	cmp	r5, #22
 100ba1a:	b083      	sub	sp, #12
 100ba1c:	4607      	mov	r7, r0
 100ba1e:	d82c      	bhi.n	100ba7a <_malloc_r+0x6a>
 100ba20:	2910      	cmp	r1, #16
 100ba22:	d823      	bhi.n	100ba6c <_malloc_r+0x5c>
 100ba24:	f001 f84c 	bl	100cac0 <__malloc_lock>
 100ba28:	2510      	movs	r5, #16
 100ba2a:	2002      	movs	r0, #2
 100ba2c:	2318      	movs	r3, #24
 100ba2e:	f649 5654 	movw	r6, #40276	; 0x9d54
 100ba32:	f2c0 1605 	movt	r6, #261	; 0x105
 100ba36:	4433      	add	r3, r6
 100ba38:	f1a3 0108 	sub.w	r1, r3, #8
 100ba3c:	685a      	ldr	r2, [r3, #4]
 100ba3e:	428a      	cmp	r2, r1
 100ba40:	d04f      	beq.n	100bae2 <_malloc_r+0xd2>
 100ba42:	6853      	ldr	r3, [r2, #4]
 100ba44:	f102 0408 	add.w	r4, r2, #8
 100ba48:	68d1      	ldr	r1, [r2, #12]
 100ba4a:	4638      	mov	r0, r7
 100ba4c:	f023 0303 	bic.w	r3, r3, #3
 100ba50:	6895      	ldr	r5, [r2, #8]
 100ba52:	441a      	add	r2, r3
 100ba54:	6853      	ldr	r3, [r2, #4]
 100ba56:	60e9      	str	r1, [r5, #12]
 100ba58:	f043 0301 	orr.w	r3, r3, #1
 100ba5c:	608d      	str	r5, [r1, #8]
 100ba5e:	6053      	str	r3, [r2, #4]
 100ba60:	f001 f830 	bl	100cac4 <__malloc_unlock>
 100ba64:	4620      	mov	r0, r4
 100ba66:	b003      	add	sp, #12
 100ba68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100ba6c:	2400      	movs	r4, #0
 100ba6e:	230c      	movs	r3, #12
 100ba70:	4620      	mov	r0, r4
 100ba72:	603b      	str	r3, [r7, #0]
 100ba74:	b003      	add	sp, #12
 100ba76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100ba7a:	f025 0507 	bic.w	r5, r5, #7
 100ba7e:	42a9      	cmp	r1, r5
 100ba80:	bf94      	ite	ls
 100ba82:	2100      	movls	r1, #0
 100ba84:	2101      	movhi	r1, #1
 100ba86:	ea51 73d5 	orrs.w	r3, r1, r5, lsr #31
 100ba8a:	d1ef      	bne.n	100ba6c <_malloc_r+0x5c>
 100ba8c:	f001 f818 	bl	100cac0 <__malloc_lock>
 100ba90:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 100ba94:	f0c0 81c5 	bcc.w	100be22 <_malloc_r+0x412>
 100ba98:	0a6b      	lsrs	r3, r5, #9
 100ba9a:	f000 8111 	beq.w	100bcc0 <_malloc_r+0x2b0>
 100ba9e:	2b04      	cmp	r3, #4
 100baa0:	f200 819b 	bhi.w	100bdda <_malloc_r+0x3ca>
 100baa4:	09ab      	lsrs	r3, r5, #6
 100baa6:	f103 0039 	add.w	r0, r3, #57	; 0x39
 100baaa:	f103 0c38 	add.w	ip, r3, #56	; 0x38
 100baae:	00c3      	lsls	r3, r0, #3
 100bab0:	f649 5654 	movw	r6, #40276	; 0x9d54
 100bab4:	f2c0 1605 	movt	r6, #261	; 0x105
 100bab8:	4433      	add	r3, r6
 100baba:	f1a3 0408 	sub.w	r4, r3, #8
 100babe:	685b      	ldr	r3, [r3, #4]
 100bac0:	429c      	cmp	r4, r3
 100bac2:	d106      	bne.n	100bad2 <_malloc_r+0xc2>
 100bac4:	e012      	b.n	100baec <_malloc_r+0xdc>
 100bac6:	2900      	cmp	r1, #0
 100bac8:	f280 8155 	bge.w	100bd76 <_malloc_r+0x366>
 100bacc:	68db      	ldr	r3, [r3, #12]
 100bace:	429c      	cmp	r4, r3
 100bad0:	d00c      	beq.n	100baec <_malloc_r+0xdc>
 100bad2:	685a      	ldr	r2, [r3, #4]
 100bad4:	f022 0203 	bic.w	r2, r2, #3
 100bad8:	1b51      	subs	r1, r2, r5
 100bada:	290f      	cmp	r1, #15
 100badc:	ddf3      	ble.n	100bac6 <_malloc_r+0xb6>
 100bade:	4660      	mov	r0, ip
 100bae0:	e004      	b.n	100baec <_malloc_r+0xdc>
 100bae2:	68da      	ldr	r2, [r3, #12]
 100bae4:	4293      	cmp	r3, r2
 100bae6:	bf08      	it	eq
 100bae8:	3002      	addeq	r0, #2
 100baea:	d1aa      	bne.n	100ba42 <_malloc_r+0x32>
 100baec:	6932      	ldr	r2, [r6, #16]
 100baee:	f8df e480 	ldr.w	lr, [pc, #1152]	; 100bf70 <_malloc_r+0x560>
 100baf2:	4572      	cmp	r2, lr
 100baf4:	bf08      	it	eq
 100baf6:	6871      	ldreq	r1, [r6, #4]
 100baf8:	d029      	beq.n	100bb4e <_malloc_r+0x13e>
 100bafa:	6853      	ldr	r3, [r2, #4]
 100bafc:	f023 0c03 	bic.w	ip, r3, #3
 100bb00:	ebac 0305 	sub.w	r3, ip, r5
 100bb04:	2b0f      	cmp	r3, #15
 100bb06:	f300 8190 	bgt.w	100be2a <_malloc_r+0x41a>
 100bb0a:	2b00      	cmp	r3, #0
 100bb0c:	e9c6 ee04 	strd	lr, lr, [r6, #16]
 100bb10:	f280 8114 	bge.w	100bd3c <_malloc_r+0x32c>
 100bb14:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 100bb18:	f080 813f 	bcs.w	100bd9a <_malloc_r+0x38a>
 100bb1c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 100bb20:	2101      	movs	r1, #1
 100bb22:	eb0c 0401 	add.w	r4, ip, r1
 100bb26:	6873      	ldr	r3, [r6, #4]
 100bb28:	ea4f 0cac 	mov.w	ip, ip, asr #2
 100bb2c:	f856 9034 	ldr.w	r9, [r6, r4, lsl #3]
 100bb30:	fa01 fc0c 	lsl.w	ip, r1, ip
 100bb34:	eb06 08c4 	add.w	r8, r6, r4, lsl #3
 100bb38:	ea4c 0103 	orr.w	r1, ip, r3
 100bb3c:	f1a8 0308 	sub.w	r3, r8, #8
 100bb40:	6071      	str	r1, [r6, #4]
 100bb42:	e9c2 9302 	strd	r9, r3, [r2, #8]
 100bb46:	f846 2034 	str.w	r2, [r6, r4, lsl #3]
 100bb4a:	f8c9 200c 	str.w	r2, [r9, #12]
 100bb4e:	1083      	asrs	r3, r0, #2
 100bb50:	2401      	movs	r4, #1
 100bb52:	409c      	lsls	r4, r3
 100bb54:	428c      	cmp	r4, r1
 100bb56:	f240 80b9 	bls.w	100bccc <_malloc_r+0x2bc>
 100bb5a:	68b4      	ldr	r4, [r6, #8]
 100bb5c:	6863      	ldr	r3, [r4, #4]
 100bb5e:	f023 0803 	bic.w	r8, r3, #3
 100bb62:	45a8      	cmp	r8, r5
 100bb64:	eba8 0205 	sub.w	r2, r8, r5
 100bb68:	bf2c      	ite	cs
 100bb6a:	2300      	movcs	r3, #0
 100bb6c:	2301      	movcc	r3, #1
 100bb6e:	2a0f      	cmp	r2, #15
 100bb70:	bfd8      	it	le
 100bb72:	f043 0301 	orrle.w	r3, r3, #1
 100bb76:	2b00      	cmp	r3, #0
 100bb78:	f000 80ed 	beq.w	100bd56 <_malloc_r+0x346>
 100bb7c:	f240 29f4 	movw	r9, #756	; 0x2f4
 100bb80:	f2c0 1906 	movt	r9, #262	; 0x106
 100bb84:	f8d6 3408 	ldr.w	r3, [r6, #1032]	; 0x408
 100bb88:	4638      	mov	r0, r7
 100bb8a:	f8d9 1000 	ldr.w	r1, [r9]
 100bb8e:	eb04 0b08 	add.w	fp, r4, r8
 100bb92:	3301      	adds	r3, #1
 100bb94:	4429      	add	r1, r5
 100bb96:	bf17      	itett	ne
 100bb98:	f501 5180 	addne.w	r1, r1, #4096	; 0x1000
 100bb9c:	f101 0310 	addeq.w	r3, r1, #16
 100bba0:	310f      	addne	r1, #15
 100bba2:	f421 637f 	bicne.w	r3, r1, #4080	; 0xff0
 100bba6:	bf18      	it	ne
 100bba8:	f023 030f 	bicne.w	r3, r3, #15
 100bbac:	9301      	str	r3, [sp, #4]
 100bbae:	4619      	mov	r1, r3
 100bbb0:	f000 ffec 	bl	100cb8c <_sbrk_r>
 100bbb4:	9b01      	ldr	r3, [sp, #4]
 100bbb6:	f1b0 3fff 	cmp.w	r0, #4294967295
 100bbba:	4682      	mov	sl, r0
 100bbbc:	f000 8181 	beq.w	100bec2 <_malloc_r+0x4b2>
 100bbc0:	42b4      	cmp	r4, r6
 100bbc2:	bf18      	it	ne
 100bbc4:	4583      	cmpne	fp, r0
 100bbc6:	f200 817c 	bhi.w	100bec2 <_malloc_r+0x4b2>
 100bbca:	f8d9 0004 	ldr.w	r0, [r9, #4]
 100bbce:	45d3      	cmp	fp, sl
 100bbd0:	4418      	add	r0, r3
 100bbd2:	f8c9 0004 	str.w	r0, [r9, #4]
 100bbd6:	f000 8166 	beq.w	100bea6 <_malloc_r+0x496>
 100bbda:	f8d6 2408 	ldr.w	r2, [r6, #1032]	; 0x408
 100bbde:	3201      	adds	r2, #1
 100bbe0:	bf0f      	iteee	eq
 100bbe2:	f8c6 a408 	streq.w	sl, [r6, #1032]	; 0x408
 100bbe6:	ebaa 0b0b 	subne.w	fp, sl, fp
 100bbea:	4458      	addne	r0, fp
 100bbec:	f8c9 0004 	strne.w	r0, [r9, #4]
 100bbf0:	f01a 0b07 	ands.w	fp, sl, #7
 100bbf4:	4638      	mov	r0, r7
 100bbf6:	bf1f      	itttt	ne
 100bbf8:	f1cb 0208 	rsbne	r2, fp, #8
 100bbfc:	f5cb 5b80 	rsbne	fp, fp, #4096	; 0x1000
 100bc00:	4492      	addne	sl, r2
 100bc02:	f10b 0b08 	addne.w	fp, fp, #8
 100bc06:	4453      	add	r3, sl
 100bc08:	bf08      	it	eq
 100bc0a:	f44f 5b80 	moveq.w	fp, #4096	; 0x1000
 100bc0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 100bc12:	ebab 0b03 	sub.w	fp, fp, r3
 100bc16:	4659      	mov	r1, fp
 100bc18:	f000 ffb8 	bl	100cb8c <_sbrk_r>
 100bc1c:	f8c6 a008 	str.w	sl, [r6, #8]
 100bc20:	1c43      	adds	r3, r0, #1
 100bc22:	bf18      	it	ne
 100bc24:	eba0 010a 	subne.w	r1, r0, sl
 100bc28:	f8d9 0004 	ldr.w	r0, [r9, #4]
 100bc2c:	bf15      	itete	ne
 100bc2e:	4459      	addne	r1, fp
 100bc30:	2101      	moveq	r1, #1
 100bc32:	f041 0101 	orrne.w	r1, r1, #1
 100bc36:	f04f 0b00 	moveq.w	fp, #0
 100bc3a:	42b4      	cmp	r4, r6
 100bc3c:	4458      	add	r0, fp
 100bc3e:	f8ca 1004 	str.w	r1, [sl, #4]
 100bc42:	f8c9 0004 	str.w	r0, [r9, #4]
 100bc46:	f000 813a 	beq.w	100bebe <_malloc_r+0x4ae>
 100bc4a:	f1b8 0f0f 	cmp.w	r8, #15
 100bc4e:	bf9c      	itt	ls
 100bc50:	2301      	movls	r3, #1
 100bc52:	f8ca 3004 	strls.w	r3, [sl, #4]
 100bc56:	d92e      	bls.n	100bcb6 <_malloc_r+0x2a6>
 100bc58:	f1a8 030c 	sub.w	r3, r8, #12
 100bc5c:	6862      	ldr	r2, [r4, #4]
 100bc5e:	f023 0307 	bic.w	r3, r3, #7
 100bc62:	f04f 0c05 	mov.w	ip, #5
 100bc66:	18e1      	adds	r1, r4, r3
 100bc68:	2b0f      	cmp	r3, #15
 100bc6a:	f002 0201 	and.w	r2, r2, #1
 100bc6e:	ea42 0203 	orr.w	r2, r2, r3
 100bc72:	6062      	str	r2, [r4, #4]
 100bc74:	e9c1 cc01 	strd	ip, ip, [r1, #4]
 100bc78:	f200 8159 	bhi.w	100bf2e <_malloc_r+0x51e>
 100bc7c:	f8da 1004 	ldr.w	r1, [sl, #4]
 100bc80:	4654      	mov	r4, sl
 100bc82:	f8d9 302c 	ldr.w	r3, [r9, #44]	; 0x2c
 100bc86:	4283      	cmp	r3, r0
 100bc88:	f8d9 3030 	ldr.w	r3, [r9, #48]	; 0x30
 100bc8c:	bf38      	it	cc
 100bc8e:	f8c9 002c 	strcc.w	r0, [r9, #44]	; 0x2c
 100bc92:	4283      	cmp	r3, r0
 100bc94:	bf38      	it	cc
 100bc96:	f8c9 0030 	strcc.w	r0, [r9, #48]	; 0x30
 100bc9a:	f021 0103 	bic.w	r1, r1, #3
 100bc9e:	1b4a      	subs	r2, r1, r5
 100bca0:	2a0f      	cmp	r2, #15
 100bca2:	bfcc      	ite	gt
 100bca4:	2300      	movgt	r3, #0
 100bca6:	2301      	movle	r3, #1
 100bca8:	42a9      	cmp	r1, r5
 100bcaa:	bf2c      	ite	cs
 100bcac:	4619      	movcs	r1, r3
 100bcae:	f043 0101 	orrcc.w	r1, r3, #1
 100bcb2:	2900      	cmp	r1, #0
 100bcb4:	d04f      	beq.n	100bd56 <_malloc_r+0x346>
 100bcb6:	4638      	mov	r0, r7
 100bcb8:	2400      	movs	r4, #0
 100bcba:	f000 ff03 	bl	100cac4 <__malloc_unlock>
 100bcbe:	e6d1      	b.n	100ba64 <_malloc_r+0x54>
 100bcc0:	f44f 7300 	mov.w	r3, #512	; 0x200
 100bcc4:	2040      	movs	r0, #64	; 0x40
 100bcc6:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
 100bcca:	e6f1      	b.n	100bab0 <_malloc_r+0xa0>
 100bccc:	420c      	tst	r4, r1
 100bcce:	d105      	bne.n	100bcdc <_malloc_r+0x2cc>
 100bcd0:	f020 0003 	bic.w	r0, r0, #3
 100bcd4:	0064      	lsls	r4, r4, #1
 100bcd6:	3004      	adds	r0, #4
 100bcd8:	420c      	tst	r4, r1
 100bcda:	d0fb      	beq.n	100bcd4 <_malloc_r+0x2c4>
 100bcdc:	eb06 09c0 	add.w	r9, r6, r0, lsl #3
 100bce0:	4680      	mov	r8, r0
 100bce2:	46cc      	mov	ip, r9
 100bce4:	f8dc 300c 	ldr.w	r3, [ip, #12]
 100bce8:	459c      	cmp	ip, r3
 100bcea:	d106      	bne.n	100bcfa <_malloc_r+0x2ea>
 100bcec:	e081      	b.n	100bdf2 <_malloc_r+0x3e2>
 100bcee:	2a00      	cmp	r2, #0
 100bcf0:	f280 8088 	bge.w	100be04 <_malloc_r+0x3f4>
 100bcf4:	68db      	ldr	r3, [r3, #12]
 100bcf6:	459c      	cmp	ip, r3
 100bcf8:	d07b      	beq.n	100bdf2 <_malloc_r+0x3e2>
 100bcfa:	6859      	ldr	r1, [r3, #4]
 100bcfc:	f021 0103 	bic.w	r1, r1, #3
 100bd00:	1b4a      	subs	r2, r1, r5
 100bd02:	2a0f      	cmp	r2, #15
 100bd04:	ddf3      	ble.n	100bcee <_malloc_r+0x2de>
 100bd06:	68dc      	ldr	r4, [r3, #12]
 100bd08:	eb03 0c05 	add.w	ip, r3, r5
 100bd0c:	f8d3 8008 	ldr.w	r8, [r3, #8]
 100bd10:	f045 0501 	orr.w	r5, r5, #1
 100bd14:	4638      	mov	r0, r7
 100bd16:	605d      	str	r5, [r3, #4]
 100bd18:	f042 0501 	orr.w	r5, r2, #1
 100bd1c:	f8c8 400c 	str.w	r4, [r8, #12]
 100bd20:	f8c4 8008 	str.w	r8, [r4, #8]
 100bd24:	f103 0408 	add.w	r4, r3, #8
 100bd28:	e9c6 cc04 	strd	ip, ip, [r6, #16]
 100bd2c:	e9cc ee02 	strd	lr, lr, [ip, #8]
 100bd30:	f8cc 5004 	str.w	r5, [ip, #4]
 100bd34:	505a      	str	r2, [r3, r1]
 100bd36:	f000 fec5 	bl	100cac4 <__malloc_unlock>
 100bd3a:	e693      	b.n	100ba64 <_malloc_r+0x54>
 100bd3c:	4494      	add	ip, r2
 100bd3e:	4638      	mov	r0, r7
 100bd40:	f102 0408 	add.w	r4, r2, #8
 100bd44:	f8dc 3004 	ldr.w	r3, [ip, #4]
 100bd48:	f043 0301 	orr.w	r3, r3, #1
 100bd4c:	f8cc 3004 	str.w	r3, [ip, #4]
 100bd50:	f000 feb8 	bl	100cac4 <__malloc_unlock>
 100bd54:	e686      	b.n	100ba64 <_malloc_r+0x54>
 100bd56:	1963      	adds	r3, r4, r5
 100bd58:	f042 0201 	orr.w	r2, r2, #1
 100bd5c:	4638      	mov	r0, r7
 100bd5e:	f045 0501 	orr.w	r5, r5, #1
 100bd62:	6065      	str	r5, [r4, #4]
 100bd64:	3408      	adds	r4, #8
 100bd66:	60b3      	str	r3, [r6, #8]
 100bd68:	605a      	str	r2, [r3, #4]
 100bd6a:	f000 feab 	bl	100cac4 <__malloc_unlock>
 100bd6e:	4620      	mov	r0, r4
 100bd70:	b003      	add	sp, #12
 100bd72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100bd76:	441a      	add	r2, r3
 100bd78:	e9d3 6502 	ldrd	r6, r5, [r3, #8]
 100bd7c:	4638      	mov	r0, r7
 100bd7e:	f103 0408 	add.w	r4, r3, #8
 100bd82:	6851      	ldr	r1, [r2, #4]
 100bd84:	60f5      	str	r5, [r6, #12]
 100bd86:	f041 0101 	orr.w	r1, r1, #1
 100bd8a:	60ae      	str	r6, [r5, #8]
 100bd8c:	6051      	str	r1, [r2, #4]
 100bd8e:	f000 fe99 	bl	100cac4 <__malloc_unlock>
 100bd92:	4620      	mov	r0, r4
 100bd94:	b003      	add	sp, #12
 100bd96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100bd9a:	ea4f 215c 	mov.w	r1, ip, lsr #9
 100bd9e:	2904      	cmp	r1, #4
 100bda0:	d956      	bls.n	100be50 <_malloc_r+0x440>
 100bda2:	2914      	cmp	r1, #20
 100bda4:	f200 809b 	bhi.w	100bede <_malloc_r+0x4ce>
 100bda8:	f101 035c 	add.w	r3, r1, #92	; 0x5c
 100bdac:	315b      	adds	r1, #91	; 0x5b
 100bdae:	00db      	lsls	r3, r3, #3
 100bdb0:	18f4      	adds	r4, r6, r3
 100bdb2:	58f3      	ldr	r3, [r6, r3]
 100bdb4:	3c08      	subs	r4, #8
 100bdb6:	429c      	cmp	r4, r3
 100bdb8:	f000 8086 	beq.w	100bec8 <_malloc_r+0x4b8>
 100bdbc:	6859      	ldr	r1, [r3, #4]
 100bdbe:	f021 0103 	bic.w	r1, r1, #3
 100bdc2:	4561      	cmp	r1, ip
 100bdc4:	d902      	bls.n	100bdcc <_malloc_r+0x3bc>
 100bdc6:	689b      	ldr	r3, [r3, #8]
 100bdc8:	429c      	cmp	r4, r3
 100bdca:	d1f7      	bne.n	100bdbc <_malloc_r+0x3ac>
 100bdcc:	68dc      	ldr	r4, [r3, #12]
 100bdce:	6871      	ldr	r1, [r6, #4]
 100bdd0:	e9c2 3402 	strd	r3, r4, [r2, #8]
 100bdd4:	60a2      	str	r2, [r4, #8]
 100bdd6:	60da      	str	r2, [r3, #12]
 100bdd8:	e6b9      	b.n	100bb4e <_malloc_r+0x13e>
 100bdda:	2b14      	cmp	r3, #20
 100bddc:	d93f      	bls.n	100be5e <_malloc_r+0x44e>
 100bdde:	2b54      	cmp	r3, #84	; 0x54
 100bde0:	f200 8086 	bhi.w	100bef0 <_malloc_r+0x4e0>
 100bde4:	0b2b      	lsrs	r3, r5, #12
 100bde6:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 100bdea:	f103 0c6e 	add.w	ip, r3, #110	; 0x6e
 100bdee:	00c3      	lsls	r3, r0, #3
 100bdf0:	e65e      	b.n	100bab0 <_malloc_r+0xa0>
 100bdf2:	f108 0801 	add.w	r8, r8, #1
 100bdf6:	f10c 0c08 	add.w	ip, ip, #8
 100bdfa:	f018 0f03 	tst.w	r8, #3
 100bdfe:	f47f af71 	bne.w	100bce4 <_malloc_r+0x2d4>
 100be02:	e036      	b.n	100be72 <_malloc_r+0x462>
 100be04:	4419      	add	r1, r3
 100be06:	461c      	mov	r4, r3
 100be08:	68da      	ldr	r2, [r3, #12]
 100be0a:	4638      	mov	r0, r7
 100be0c:	f854 5f08 	ldr.w	r5, [r4, #8]!
 100be10:	684b      	ldr	r3, [r1, #4]
 100be12:	f043 0301 	orr.w	r3, r3, #1
 100be16:	604b      	str	r3, [r1, #4]
 100be18:	60ea      	str	r2, [r5, #12]
 100be1a:	6095      	str	r5, [r2, #8]
 100be1c:	f000 fe52 	bl	100cac4 <__malloc_unlock>
 100be20:	e620      	b.n	100ba64 <_malloc_r+0x54>
 100be22:	08e8      	lsrs	r0, r5, #3
 100be24:	f105 0308 	add.w	r3, r5, #8
 100be28:	e601      	b.n	100ba2e <_malloc_r+0x1e>
 100be2a:	1951      	adds	r1, r2, r5
 100be2c:	4638      	mov	r0, r7
 100be2e:	f045 0501 	orr.w	r5, r5, #1
 100be32:	6055      	str	r5, [r2, #4]
 100be34:	e9c6 1104 	strd	r1, r1, [r6, #16]
 100be38:	f043 0501 	orr.w	r5, r3, #1
 100be3c:	e9c1 ee02 	strd	lr, lr, [r1, #8]
 100be40:	f102 0408 	add.w	r4, r2, #8
 100be44:	604d      	str	r5, [r1, #4]
 100be46:	f842 300c 	str.w	r3, [r2, ip]
 100be4a:	f000 fe3b 	bl	100cac4 <__malloc_unlock>
 100be4e:	e609      	b.n	100ba64 <_malloc_r+0x54>
 100be50:	ea4f 119c 	mov.w	r1, ip, lsr #6
 100be54:	f101 0339 	add.w	r3, r1, #57	; 0x39
 100be58:	3138      	adds	r1, #56	; 0x38
 100be5a:	00db      	lsls	r3, r3, #3
 100be5c:	e7a8      	b.n	100bdb0 <_malloc_r+0x3a0>
 100be5e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 100be62:	f103 0c5b 	add.w	ip, r3, #91	; 0x5b
 100be66:	00c3      	lsls	r3, r0, #3
 100be68:	e622      	b.n	100bab0 <_malloc_r+0xa0>
 100be6a:	f859 3908 	ldr.w	r3, [r9], #-8
 100be6e:	454b      	cmp	r3, r9
 100be70:	d17c      	bne.n	100bf6c <_malloc_r+0x55c>
 100be72:	f010 0f03 	tst.w	r0, #3
 100be76:	f100 30ff 	add.w	r0, r0, #4294967295
 100be7a:	d1f6      	bne.n	100be6a <_malloc_r+0x45a>
 100be7c:	6873      	ldr	r3, [r6, #4]
 100be7e:	ea23 0304 	bic.w	r3, r3, r4
 100be82:	6073      	str	r3, [r6, #4]
 100be84:	0064      	lsls	r4, r4, #1
 100be86:	429c      	cmp	r4, r3
 100be88:	bf8c      	ite	hi
 100be8a:	2200      	movhi	r2, #0
 100be8c:	2201      	movls	r2, #1
 100be8e:	2c00      	cmp	r4, #0
 100be90:	bf08      	it	eq
 100be92:	2200      	moveq	r2, #0
 100be94:	b91a      	cbnz	r2, 100be9e <_malloc_r+0x48e>
 100be96:	e660      	b.n	100bb5a <_malloc_r+0x14a>
 100be98:	0064      	lsls	r4, r4, #1
 100be9a:	f108 0804 	add.w	r8, r8, #4
 100be9e:	421c      	tst	r4, r3
 100bea0:	d0fa      	beq.n	100be98 <_malloc_r+0x488>
 100bea2:	4640      	mov	r0, r8
 100bea4:	e71a      	b.n	100bcdc <_malloc_r+0x2cc>
 100bea6:	f3cb 020b 	ubfx	r2, fp, #0, #12
 100beaa:	2a00      	cmp	r2, #0
 100beac:	f47f ae95 	bne.w	100bbda <_malloc_r+0x1ca>
 100beb0:	68b4      	ldr	r4, [r6, #8]
 100beb2:	eb08 0103 	add.w	r1, r8, r3
 100beb6:	f041 0101 	orr.w	r1, r1, #1
 100beba:	6061      	str	r1, [r4, #4]
 100bebc:	e6e1      	b.n	100bc82 <_malloc_r+0x272>
 100bebe:	4654      	mov	r4, sl
 100bec0:	e6df      	b.n	100bc82 <_malloc_r+0x272>
 100bec2:	68b4      	ldr	r4, [r6, #8]
 100bec4:	6861      	ldr	r1, [r4, #4]
 100bec6:	e6e8      	b.n	100bc9a <_malloc_r+0x28a>
 100bec8:	ea4f 0ca1 	mov.w	ip, r1, asr #2
 100becc:	f04f 0801 	mov.w	r8, #1
 100bed0:	6871      	ldr	r1, [r6, #4]
 100bed2:	fa08 fc0c 	lsl.w	ip, r8, ip
 100bed6:	ea4c 0101 	orr.w	r1, ip, r1
 100beda:	6071      	str	r1, [r6, #4]
 100bedc:	e778      	b.n	100bdd0 <_malloc_r+0x3c0>
 100bede:	2954      	cmp	r1, #84	; 0x54
 100bee0:	d810      	bhi.n	100bf04 <_malloc_r+0x4f4>
 100bee2:	ea4f 311c 	mov.w	r1, ip, lsr #12
 100bee6:	f101 036f 	add.w	r3, r1, #111	; 0x6f
 100beea:	316e      	adds	r1, #110	; 0x6e
 100beec:	00db      	lsls	r3, r3, #3
 100beee:	e75f      	b.n	100bdb0 <_malloc_r+0x3a0>
 100bef0:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 100bef4:	d810      	bhi.n	100bf18 <_malloc_r+0x508>
 100bef6:	0beb      	lsrs	r3, r5, #15
 100bef8:	f103 0078 	add.w	r0, r3, #120	; 0x78
 100befc:	f103 0c77 	add.w	ip, r3, #119	; 0x77
 100bf00:	00c3      	lsls	r3, r0, #3
 100bf02:	e5d5      	b.n	100bab0 <_malloc_r+0xa0>
 100bf04:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
 100bf08:	d81b      	bhi.n	100bf42 <_malloc_r+0x532>
 100bf0a:	ea4f 31dc 	mov.w	r1, ip, lsr #15
 100bf0e:	f101 0378 	add.w	r3, r1, #120	; 0x78
 100bf12:	3177      	adds	r1, #119	; 0x77
 100bf14:	00db      	lsls	r3, r3, #3
 100bf16:	e74b      	b.n	100bdb0 <_malloc_r+0x3a0>
 100bf18:	f240 5254 	movw	r2, #1364	; 0x554
 100bf1c:	4293      	cmp	r3, r2
 100bf1e:	d81f      	bhi.n	100bf60 <_malloc_r+0x550>
 100bf20:	0cab      	lsrs	r3, r5, #18
 100bf22:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 100bf26:	f103 0c7c 	add.w	ip, r3, #124	; 0x7c
 100bf2a:	00c3      	lsls	r3, r0, #3
 100bf2c:	e5c0      	b.n	100bab0 <_malloc_r+0xa0>
 100bf2e:	f104 0108 	add.w	r1, r4, #8
 100bf32:	4638      	mov	r0, r7
 100bf34:	f006 fb44 	bl	10125c0 <_free_r>
 100bf38:	68b4      	ldr	r4, [r6, #8]
 100bf3a:	f8d9 0004 	ldr.w	r0, [r9, #4]
 100bf3e:	6861      	ldr	r1, [r4, #4]
 100bf40:	e69f      	b.n	100bc82 <_malloc_r+0x272>
 100bf42:	f240 5354 	movw	r3, #1364	; 0x554
 100bf46:	4299      	cmp	r1, r3
 100bf48:	bf9b      	ittet	ls
 100bf4a:	ea4f 419c 	movls.w	r1, ip, lsr #18
 100bf4e:	f101 037d 	addls.w	r3, r1, #125	; 0x7d
 100bf52:	f44f 737e 	movhi.w	r3, #1016	; 0x3f8
 100bf56:	317c      	addls	r1, #124	; 0x7c
 100bf58:	bf8c      	ite	hi
 100bf5a:	217e      	movhi	r1, #126	; 0x7e
 100bf5c:	00db      	lslls	r3, r3, #3
 100bf5e:	e727      	b.n	100bdb0 <_malloc_r+0x3a0>
 100bf60:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 100bf64:	207f      	movs	r0, #127	; 0x7f
 100bf66:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
 100bf6a:	e5a1      	b.n	100bab0 <_malloc_r+0xa0>
 100bf6c:	6873      	ldr	r3, [r6, #4]
 100bf6e:	e789      	b.n	100be84 <_malloc_r+0x474>
 100bf70:	01059d5c 	.word	0x01059d5c

0100bf74 <_mbtowc_r>:
 100bf74:	b430      	push	{r4, r5}
 100bf76:	f249 7498 	movw	r4, #38808	; 0x9798
 100bf7a:	f2c0 1405 	movt	r4, #261	; 0x105
 100bf7e:	f649 35c8 	movw	r5, #39880	; 0x9bc8
 100bf82:	f2c0 1505 	movt	r5, #261	; 0x105
 100bf86:	6824      	ldr	r4, [r4, #0]
 100bf88:	6b64      	ldr	r4, [r4, #52]	; 0x34
 100bf8a:	2c00      	cmp	r4, #0
 100bf8c:	bf08      	it	eq
 100bf8e:	462c      	moveq	r4, r5
 100bf90:	f8d4 40e4 	ldr.w	r4, [r4, #228]	; 0xe4
 100bf94:	46a4      	mov	ip, r4
 100bf96:	bc30      	pop	{r4, r5}
 100bf98:	4760      	bx	ip
 100bf9a:	bf00      	nop

0100bf9c <__ascii_mbtowc>:
 100bf9c:	b082      	sub	sp, #8
 100bf9e:	b151      	cbz	r1, 100bfb6 <__ascii_mbtowc+0x1a>
 100bfa0:	4610      	mov	r0, r2
 100bfa2:	b132      	cbz	r2, 100bfb2 <__ascii_mbtowc+0x16>
 100bfa4:	b14b      	cbz	r3, 100bfba <__ascii_mbtowc+0x1e>
 100bfa6:	7813      	ldrb	r3, [r2, #0]
 100bfa8:	600b      	str	r3, [r1, #0]
 100bfaa:	7812      	ldrb	r2, [r2, #0]
 100bfac:	1c10      	adds	r0, r2, #0
 100bfae:	bf18      	it	ne
 100bfb0:	2001      	movne	r0, #1
 100bfb2:	b002      	add	sp, #8
 100bfb4:	4770      	bx	lr
 100bfb6:	a901      	add	r1, sp, #4
 100bfb8:	e7f2      	b.n	100bfa0 <__ascii_mbtowc+0x4>
 100bfba:	f06f 0001 	mvn.w	r0, #1
 100bfbe:	e7f8      	b.n	100bfb2 <__ascii_mbtowc+0x16>

0100bfc0 <__utf8_mbtowc>:
 100bfc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 100bfc2:	b083      	sub	sp, #12
 100bfc4:	4607      	mov	r7, r0
 100bfc6:	9c08      	ldr	r4, [sp, #32]
 100bfc8:	2900      	cmp	r1, #0
 100bfca:	d035      	beq.n	100c038 <__utf8_mbtowc+0x78>
 100bfcc:	4610      	mov	r0, r2
 100bfce:	b34a      	cbz	r2, 100c024 <__utf8_mbtowc+0x64>
 100bfd0:	2b00      	cmp	r3, #0
 100bfd2:	f000 80db 	beq.w	100c18c <__utf8_mbtowc+0x1cc>
 100bfd6:	6826      	ldr	r6, [r4, #0]
 100bfd8:	bb36      	cbnz	r6, 100c028 <__utf8_mbtowc+0x68>
 100bfda:	7810      	ldrb	r0, [r2, #0]
 100bfdc:	2501      	movs	r5, #1
 100bfde:	b338      	cbz	r0, 100c030 <__utf8_mbtowc+0x70>
 100bfe0:	287f      	cmp	r0, #127	; 0x7f
 100bfe2:	dd66      	ble.n	100c0b2 <__utf8_mbtowc+0xf2>
 100bfe4:	f1a0 0cc0 	sub.w	ip, r0, #192	; 0xc0
 100bfe8:	f1bc 0f1f 	cmp.w	ip, #31
 100bfec:	d826      	bhi.n	100c03c <__utf8_mbtowc+0x7c>
 100bfee:	7120      	strb	r0, [r4, #4]
 100bff0:	b926      	cbnz	r6, 100bffc <__utf8_mbtowc+0x3c>
 100bff2:	2601      	movs	r6, #1
 100bff4:	42b3      	cmp	r3, r6
 100bff6:	6026      	str	r6, [r4, #0]
 100bff8:	f240 80c8 	bls.w	100c18c <__utf8_mbtowc+0x1cc>
 100bffc:	5d52      	ldrb	r2, [r2, r5]
 100bffe:	3501      	adds	r5, #1
 100c000:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 100c004:	2b3f      	cmp	r3, #63	; 0x3f
 100c006:	f200 80c7 	bhi.w	100c198 <__utf8_mbtowc+0x1d8>
 100c00a:	28c1      	cmp	r0, #193	; 0xc1
 100c00c:	f340 80c4 	ble.w	100c198 <__utf8_mbtowc+0x1d8>
 100c010:	0183      	lsls	r3, r0, #6
 100c012:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 100c016:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 100c01a:	4628      	mov	r0, r5
 100c01c:	4313      	orrs	r3, r2
 100c01e:	2200      	movs	r2, #0
 100c020:	6022      	str	r2, [r4, #0]
 100c022:	600b      	str	r3, [r1, #0]
 100c024:	b003      	add	sp, #12
 100c026:	bdf0      	pop	{r4, r5, r6, r7, pc}
 100c028:	7920      	ldrb	r0, [r4, #4]
 100c02a:	2500      	movs	r5, #0
 100c02c:	2800      	cmp	r0, #0
 100c02e:	d1d7      	bne.n	100bfe0 <__utf8_mbtowc+0x20>
 100c030:	6008      	str	r0, [r1, #0]
 100c032:	6020      	str	r0, [r4, #0]
 100c034:	b003      	add	sp, #12
 100c036:	bdf0      	pop	{r4, r5, r6, r7, pc}
 100c038:	a901      	add	r1, sp, #4
 100c03a:	e7c7      	b.n	100bfcc <__utf8_mbtowc+0xc>
 100c03c:	f1a0 0ce0 	sub.w	ip, r0, #224	; 0xe0
 100c040:	f1bc 0f0f 	cmp.w	ip, #15
 100c044:	d83b      	bhi.n	100c0be <__utf8_mbtowc+0xfe>
 100c046:	7120      	strb	r0, [r4, #4]
 100c048:	2e00      	cmp	r6, #0
 100c04a:	f000 8088 	beq.w	100c15e <__utf8_mbtowc+0x19e>
 100c04e:	f1b3 3fff 	cmp.w	r3, #4294967295
 100c052:	bf18      	it	ne
 100c054:	3301      	addne	r3, #1
 100c056:	2e01      	cmp	r6, #1
 100c058:	bf18      	it	ne
 100c05a:	f894 c005 	ldrbne.w	ip, [r4, #5]
 100c05e:	f000 8082 	beq.w	100c166 <__utf8_mbtowc+0x1a6>
 100c062:	f1bc 0f9f 	cmp.w	ip, #159	; 0x9f
 100c066:	bfd8      	it	le
 100c068:	28e0      	cmple	r0, #224	; 0xe0
 100c06a:	f000 8095 	beq.w	100c198 <__utf8_mbtowc+0x1d8>
 100c06e:	f1ac 0e80 	sub.w	lr, ip, #128	; 0x80
 100c072:	f1be 0f3f 	cmp.w	lr, #63	; 0x3f
 100c076:	f200 808f 	bhi.w	100c198 <__utf8_mbtowc+0x1d8>
 100c07a:	2e01      	cmp	r6, #1
 100c07c:	f884 c005 	strb.w	ip, [r4, #5]
 100c080:	d07f      	beq.n	100c182 <__utf8_mbtowc+0x1c2>
 100c082:	5d53      	ldrb	r3, [r2, r5]
 100c084:	3501      	adds	r5, #1
 100c086:	f1a3 0280 	sub.w	r2, r3, #128	; 0x80
 100c08a:	2a3f      	cmp	r2, #63	; 0x3f
 100c08c:	f200 8084 	bhi.w	100c198 <__utf8_mbtowc+0x1d8>
 100c090:	0300      	lsls	r0, r0, #12
 100c092:	ea4f 1c8c 	mov.w	ip, ip, lsl #6
 100c096:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 100c09a:	f40c 6c7c 	and.w	ip, ip, #4032	; 0xfc0
 100c09e:	b283      	uxth	r3, r0
 100c0a0:	4628      	mov	r0, r5
 100c0a2:	ea43 0c0c 	orr.w	ip, r3, ip
 100c0a6:	2500      	movs	r5, #0
 100c0a8:	ea4c 0202 	orr.w	r2, ip, r2
 100c0ac:	6025      	str	r5, [r4, #0]
 100c0ae:	600a      	str	r2, [r1, #0]
 100c0b0:	e7b8      	b.n	100c024 <__utf8_mbtowc+0x64>
 100c0b2:	2300      	movs	r3, #0
 100c0b4:	6023      	str	r3, [r4, #0]
 100c0b6:	6008      	str	r0, [r1, #0]
 100c0b8:	2001      	movs	r0, #1
 100c0ba:	b003      	add	sp, #12
 100c0bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 100c0be:	f1a0 0cf0 	sub.w	ip, r0, #240	; 0xf0
 100c0c2:	f1bc 0f04 	cmp.w	ip, #4
 100c0c6:	d867      	bhi.n	100c198 <__utf8_mbtowc+0x1d8>
 100c0c8:	7120      	strb	r0, [r4, #4]
 100c0ca:	2e00      	cmp	r6, #0
 100c0cc:	d050      	beq.n	100c170 <__utf8_mbtowc+0x1b0>
 100c0ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 100c0d2:	bf18      	it	ne
 100c0d4:	3301      	addne	r3, #1
 100c0d6:	2e01      	cmp	r6, #1
 100c0d8:	bf18      	it	ne
 100c0da:	f894 c005 	ldrbne.w	ip, [r4, #5]
 100c0de:	d04b      	beq.n	100c178 <__utf8_mbtowc+0x1b8>
 100c0e0:	28f0      	cmp	r0, #240	; 0xf0
 100c0e2:	d056      	beq.n	100c192 <__utf8_mbtowc+0x1d2>
 100c0e4:	f1a0 0ef4 	sub.w	lr, r0, #244	; 0xf4
 100c0e8:	f1bc 0f8f 	cmp.w	ip, #143	; 0x8f
 100c0ec:	fabe fe8e 	clz	lr, lr
 100c0f0:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 100c0f4:	bfd8      	it	le
 100c0f6:	f04f 0e00 	movle.w	lr, #0
 100c0fa:	f1be 0f00 	cmp.w	lr, #0
 100c0fe:	d14b      	bne.n	100c198 <__utf8_mbtowc+0x1d8>
 100c100:	f1ac 0e80 	sub.w	lr, ip, #128	; 0x80
 100c104:	f1be 0f3f 	cmp.w	lr, #63	; 0x3f
 100c108:	d846      	bhi.n	100c198 <__utf8_mbtowc+0x1d8>
 100c10a:	2e01      	cmp	r6, #1
 100c10c:	f884 c005 	strb.w	ip, [r4, #5]
 100c110:	d047      	beq.n	100c1a2 <__utf8_mbtowc+0x1e2>
 100c112:	1c5e      	adds	r6, r3, #1
 100c114:	6826      	ldr	r6, [r4, #0]
 100c116:	bf18      	it	ne
 100c118:	3301      	addne	r3, #1
 100c11a:	2e02      	cmp	r6, #2
 100c11c:	d045      	beq.n	100c1aa <__utf8_mbtowc+0x1ea>
 100c11e:	79a6      	ldrb	r6, [r4, #6]
 100c120:	f1a6 0380 	sub.w	r3, r6, #128	; 0x80
 100c124:	2b3f      	cmp	r3, #63	; 0x3f
 100c126:	d837      	bhi.n	100c198 <__utf8_mbtowc+0x1d8>
 100c128:	5d52      	ldrb	r2, [r2, r5]
 100c12a:	3501      	adds	r5, #1
 100c12c:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 100c130:	2b3f      	cmp	r3, #63	; 0x3f
 100c132:	d831      	bhi.n	100c198 <__utf8_mbtowc+0x1d8>
 100c134:	0483      	lsls	r3, r0, #18
 100c136:	ea4f 3c0c 	mov.w	ip, ip, lsl #12
 100c13a:	f403 13e0 	and.w	r3, r3, #1835008	; 0x1c0000
 100c13e:	f40c 3c7c 	and.w	ip, ip, #258048	; 0x3f000
 100c142:	01b0      	lsls	r0, r6, #6
 100c144:	ea43 030c 	orr.w	r3, r3, ip
 100c148:	f400 607c 	and.w	r0, r0, #4032	; 0xfc0
 100c14c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 100c150:	4303      	orrs	r3, r0
 100c152:	4628      	mov	r0, r5
 100c154:	4313      	orrs	r3, r2
 100c156:	2200      	movs	r2, #0
 100c158:	600b      	str	r3, [r1, #0]
 100c15a:	6022      	str	r2, [r4, #0]
 100c15c:	e762      	b.n	100c024 <__utf8_mbtowc+0x64>
 100c15e:	2601      	movs	r6, #1
 100c160:	42b3      	cmp	r3, r6
 100c162:	6026      	str	r6, [r4, #0]
 100c164:	d912      	bls.n	100c18c <__utf8_mbtowc+0x1cc>
 100c166:	f812 c005 	ldrb.w	ip, [r2, r5]
 100c16a:	2601      	movs	r6, #1
 100c16c:	4435      	add	r5, r6
 100c16e:	e778      	b.n	100c062 <__utf8_mbtowc+0xa2>
 100c170:	2601      	movs	r6, #1
 100c172:	42b3      	cmp	r3, r6
 100c174:	6026      	str	r6, [r4, #0]
 100c176:	d909      	bls.n	100c18c <__utf8_mbtowc+0x1cc>
 100c178:	f812 c005 	ldrb.w	ip, [r2, r5]
 100c17c:	2601      	movs	r6, #1
 100c17e:	4435      	add	r5, r6
 100c180:	e7ae      	b.n	100c0e0 <__utf8_mbtowc+0x120>
 100c182:	2602      	movs	r6, #2
 100c184:	42b3      	cmp	r3, r6
 100c186:	6026      	str	r6, [r4, #0]
 100c188:	f47f af7b 	bne.w	100c082 <__utf8_mbtowc+0xc2>
 100c18c:	f06f 0001 	mvn.w	r0, #1
 100c190:	e748      	b.n	100c024 <__utf8_mbtowc+0x64>
 100c192:	f1bc 0f8f 	cmp.w	ip, #143	; 0x8f
 100c196:	dcb3      	bgt.n	100c100 <__utf8_mbtowc+0x140>
 100c198:	238a      	movs	r3, #138	; 0x8a
 100c19a:	f04f 30ff 	mov.w	r0, #4294967295
 100c19e:	603b      	str	r3, [r7, #0]
 100c1a0:	e740      	b.n	100c024 <__utf8_mbtowc+0x64>
 100c1a2:	2602      	movs	r6, #2
 100c1a4:	42b3      	cmp	r3, r6
 100c1a6:	6026      	str	r6, [r4, #0]
 100c1a8:	d0f0      	beq.n	100c18c <__utf8_mbtowc+0x1cc>
 100c1aa:	5d56      	ldrb	r6, [r2, r5]
 100c1ac:	3501      	adds	r5, #1
 100c1ae:	f1a6 0e80 	sub.w	lr, r6, #128	; 0x80
 100c1b2:	f1be 0f3f 	cmp.w	lr, #63	; 0x3f
 100c1b6:	d8ef      	bhi.n	100c198 <__utf8_mbtowc+0x1d8>
 100c1b8:	f04f 0e03 	mov.w	lr, #3
 100c1bc:	4573      	cmp	r3, lr
 100c1be:	71a6      	strb	r6, [r4, #6]
 100c1c0:	f8c4 e000 	str.w	lr, [r4]
 100c1c4:	d1b0      	bne.n	100c128 <__utf8_mbtowc+0x168>
 100c1c6:	e7e1      	b.n	100c18c <__utf8_mbtowc+0x1cc>

0100c1c8 <__sjis_mbtowc>:
 100c1c8:	b4f0      	push	{r4, r5, r6, r7}
 100c1ca:	b082      	sub	sp, #8
 100c1cc:	4606      	mov	r6, r0
 100c1ce:	9f06      	ldr	r7, [sp, #24]
 100c1d0:	2900      	cmp	r1, #0
 100c1d2:	d035      	beq.n	100c240 <__sjis_mbtowc+0x78>
 100c1d4:	4610      	mov	r0, r2
 100c1d6:	b332      	cbz	r2, 100c226 <__sjis_mbtowc+0x5e>
 100c1d8:	2b00      	cmp	r3, #0
 100c1da:	d033      	beq.n	100c244 <__sjis_mbtowc+0x7c>
 100c1dc:	6838      	ldr	r0, [r7, #0]
 100c1de:	7814      	ldrb	r4, [r2, #0]
 100c1e0:	bb20      	cbnz	r0, 100c22c <__sjis_mbtowc+0x64>
 100c1e2:	f1a4 0581 	sub.w	r5, r4, #129	; 0x81
 100c1e6:	f1a4 00e0 	sub.w	r0, r4, #224	; 0xe0
 100c1ea:	280f      	cmp	r0, #15
 100c1ec:	bf88      	it	hi
 100c1ee:	2d1e      	cmphi	r5, #30
 100c1f0:	d81e      	bhi.n	100c230 <__sjis_mbtowc+0x68>
 100c1f2:	2001      	movs	r0, #1
 100c1f4:	4283      	cmp	r3, r0
 100c1f6:	713c      	strb	r4, [r7, #4]
 100c1f8:	6038      	str	r0, [r7, #0]
 100c1fa:	d923      	bls.n	100c244 <__sjis_mbtowc+0x7c>
 100c1fc:	7854      	ldrb	r4, [r2, #1]
 100c1fe:	2002      	movs	r0, #2
 100c200:	f1a4 0340 	sub.w	r3, r4, #64	; 0x40
 100c204:	f1a4 0280 	sub.w	r2, r4, #128	; 0x80
 100c208:	2a7c      	cmp	r2, #124	; 0x7c
 100c20a:	bf88      	it	hi
 100c20c:	2b3e      	cmphi	r3, #62	; 0x3e
 100c20e:	bf95      	itete	ls
 100c210:	793a      	ldrbls	r2, [r7, #4]
 100c212:	f04f 30ff 	movhi.w	r0, #4294967295
 100c216:	2300      	movls	r3, #0
 100c218:	238a      	movhi	r3, #138	; 0x8a
 100c21a:	bf8f      	iteee	hi
 100c21c:	6033      	strhi	r3, [r6, #0]
 100c21e:	eb04 2402 	addls.w	r4, r4, r2, lsl #8
 100c222:	600c      	strls	r4, [r1, #0]
 100c224:	603b      	strls	r3, [r7, #0]
 100c226:	b002      	add	sp, #8
 100c228:	bcf0      	pop	{r4, r5, r6, r7}
 100c22a:	4770      	bx	lr
 100c22c:	2801      	cmp	r0, #1
 100c22e:	d0e7      	beq.n	100c200 <__sjis_mbtowc+0x38>
 100c230:	600c      	str	r4, [r1, #0]
 100c232:	7810      	ldrb	r0, [r2, #0]
 100c234:	3000      	adds	r0, #0
 100c236:	bf18      	it	ne
 100c238:	2001      	movne	r0, #1
 100c23a:	b002      	add	sp, #8
 100c23c:	bcf0      	pop	{r4, r5, r6, r7}
 100c23e:	4770      	bx	lr
 100c240:	a901      	add	r1, sp, #4
 100c242:	e7c7      	b.n	100c1d4 <__sjis_mbtowc+0xc>
 100c244:	f06f 0001 	mvn.w	r0, #1
 100c248:	e7ed      	b.n	100c226 <__sjis_mbtowc+0x5e>
 100c24a:	bf00      	nop

0100c24c <__eucjp_mbtowc>:
 100c24c:	b4f0      	push	{r4, r5, r6, r7}
 100c24e:	b082      	sub	sp, #8
 100c250:	4607      	mov	r7, r0
 100c252:	9e06      	ldr	r6, [sp, #24]
 100c254:	2900      	cmp	r1, #0
 100c256:	d040      	beq.n	100c2da <__eucjp_mbtowc+0x8e>
 100c258:	4610      	mov	r0, r2
 100c25a:	b37a      	cbz	r2, 100c2bc <__eucjp_mbtowc+0x70>
 100c25c:	2b00      	cmp	r3, #0
 100c25e:	d048      	beq.n	100c2f2 <__eucjp_mbtowc+0xa6>
 100c260:	6830      	ldr	r0, [r6, #0]
 100c262:	7814      	ldrb	r4, [r2, #0]
 100c264:	bb68      	cbnz	r0, 100c2c2 <__eucjp_mbtowc+0x76>
 100c266:	f1a4 058e 	sub.w	r5, r4, #142	; 0x8e
 100c26a:	f1a4 00a1 	sub.w	r0, r4, #161	; 0xa1
 100c26e:	285d      	cmp	r0, #93	; 0x5d
 100c270:	bf88      	it	hi
 100c272:	2d01      	cmphi	r5, #1
 100c274:	d829      	bhi.n	100c2ca <__eucjp_mbtowc+0x7e>
 100c276:	2001      	movs	r0, #1
 100c278:	4283      	cmp	r3, r0
 100c27a:	7134      	strb	r4, [r6, #4]
 100c27c:	6030      	str	r0, [r6, #0]
 100c27e:	d938      	bls.n	100c2f2 <__eucjp_mbtowc+0xa6>
 100c280:	7854      	ldrb	r4, [r2, #1]
 100c282:	2002      	movs	r0, #2
 100c284:	f1a4 05a1 	sub.w	r5, r4, #161	; 0xa1
 100c288:	2d5d      	cmp	r5, #93	; 0x5d
 100c28a:	d835      	bhi.n	100c2f8 <__eucjp_mbtowc+0xac>
 100c28c:	7935      	ldrb	r5, [r6, #4]
 100c28e:	2d8f      	cmp	r5, #143	; 0x8f
 100c290:	d125      	bne.n	100c2de <__eucjp_mbtowc+0x92>
 100c292:	4298      	cmp	r0, r3
 100c294:	7174      	strb	r4, [r6, #5]
 100c296:	f04f 0402 	mov.w	r4, #2
 100c29a:	6034      	str	r4, [r6, #0]
 100c29c:	4604      	mov	r4, r0
 100c29e:	d228      	bcs.n	100c2f2 <__eucjp_mbtowc+0xa6>
 100c2a0:	5d14      	ldrb	r4, [r2, r4]
 100c2a2:	3001      	adds	r0, #1
 100c2a4:	f1a4 03a1 	sub.w	r3, r4, #161	; 0xa1
 100c2a8:	2b5d      	cmp	r3, #93	; 0x5d
 100c2aa:	d825      	bhi.n	100c2f8 <__eucjp_mbtowc+0xac>
 100c2ac:	7972      	ldrb	r2, [r6, #5]
 100c2ae:	f004 047f 	and.w	r4, r4, #127	; 0x7f
 100c2b2:	2300      	movs	r3, #0
 100c2b4:	eb04 2402 	add.w	r4, r4, r2, lsl #8
 100c2b8:	600c      	str	r4, [r1, #0]
 100c2ba:	6033      	str	r3, [r6, #0]
 100c2bc:	b002      	add	sp, #8
 100c2be:	bcf0      	pop	{r4, r5, r6, r7}
 100c2c0:	4770      	bx	lr
 100c2c2:	2801      	cmp	r0, #1
 100c2c4:	d0de      	beq.n	100c284 <__eucjp_mbtowc+0x38>
 100c2c6:	2802      	cmp	r0, #2
 100c2c8:	d011      	beq.n	100c2ee <__eucjp_mbtowc+0xa2>
 100c2ca:	600c      	str	r4, [r1, #0]
 100c2cc:	7810      	ldrb	r0, [r2, #0]
 100c2ce:	3000      	adds	r0, #0
 100c2d0:	bf18      	it	ne
 100c2d2:	2001      	movne	r0, #1
 100c2d4:	b002      	add	sp, #8
 100c2d6:	bcf0      	pop	{r4, r5, r6, r7}
 100c2d8:	4770      	bx	lr
 100c2da:	a901      	add	r1, sp, #4
 100c2dc:	e7bc      	b.n	100c258 <__eucjp_mbtowc+0xc>
 100c2de:	eb04 2405 	add.w	r4, r4, r5, lsl #8
 100c2e2:	2300      	movs	r3, #0
 100c2e4:	600c      	str	r4, [r1, #0]
 100c2e6:	6033      	str	r3, [r6, #0]
 100c2e8:	b002      	add	sp, #8
 100c2ea:	bcf0      	pop	{r4, r5, r6, r7}
 100c2ec:	4770      	bx	lr
 100c2ee:	2001      	movs	r0, #1
 100c2f0:	e7d8      	b.n	100c2a4 <__eucjp_mbtowc+0x58>
 100c2f2:	f06f 0001 	mvn.w	r0, #1
 100c2f6:	e7e1      	b.n	100c2bc <__eucjp_mbtowc+0x70>
 100c2f8:	238a      	movs	r3, #138	; 0x8a
 100c2fa:	f04f 30ff 	mov.w	r0, #4294967295
 100c2fe:	603b      	str	r3, [r7, #0]
 100c300:	e7dc      	b.n	100c2bc <__eucjp_mbtowc+0x70>
 100c302:	bf00      	nop

0100c304 <__jis_mbtowc>:
 100c304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100c308:	b083      	sub	sp, #12
 100c30a:	4682      	mov	sl, r0
 100c30c:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
 100c310:	2900      	cmp	r1, #0
 100c312:	d042      	beq.n	100c39a <__jis_mbtowc+0x96>
 100c314:	2a00      	cmp	r2, #0
 100c316:	d043      	beq.n	100c3a0 <__jis_mbtowc+0x9c>
 100c318:	2b00      	cmp	r3, #0
 100c31a:	d07d      	beq.n	100c418 <__jis_mbtowc+0x114>
 100c31c:	f89e 4000 	ldrb.w	r4, [lr]
 100c320:	4610      	mov	r0, r2
 100c322:	f246 47c4 	movw	r7, #25796	; 0x64c4
 100c326:	3a01      	subs	r2, #1
 100c328:	f1c0 0801 	rsb	r8, r0, #1
 100c32c:	f2c0 1705 	movt	r7, #261	; 0x105
 100c330:	7855      	ldrb	r5, [r2, #1]
 100c332:	eb02 0c08 	add.w	ip, r2, r8
 100c336:	f102 0b01 	add.w	fp, r2, #1
 100c33a:	2d28      	cmp	r5, #40	; 0x28
 100c33c:	d06a      	beq.n	100c414 <__jis_mbtowc+0x110>
 100c33e:	d81d      	bhi.n	100c37c <__jis_mbtowc+0x78>
 100c340:	2d1b      	cmp	r5, #27
 100c342:	bf08      	it	eq
 100c344:	2600      	moveq	r6, #0
 100c346:	d00a      	beq.n	100c35e <__jis_mbtowc+0x5a>
 100c348:	2d24      	cmp	r5, #36	; 0x24
 100c34a:	bf08      	it	eq
 100c34c:	2601      	moveq	r6, #1
 100c34e:	d006      	beq.n	100c35e <__jis_mbtowc+0x5a>
 100c350:	b30d      	cbz	r5, 100c396 <__jis_mbtowc+0x92>
 100c352:	f1a5 0621 	sub.w	r6, r5, #33	; 0x21
 100c356:	2e5e      	cmp	r6, #94	; 0x5e
 100c358:	bf34      	ite	cc
 100c35a:	2607      	movcc	r6, #7
 100c35c:	2608      	movcs	r6, #8
 100c35e:	eb04 04c4 	add.w	r4, r4, r4, lsl #3
 100c362:	443c      	add	r4, r7
 100c364:	eb04 0906 	add.w	r9, r4, r6
 100c368:	5da4      	ldrb	r4, [r4, r6]
 100c36a:	f899 6048 	ldrb.w	r6, [r9, #72]	; 0x48
 100c36e:	2e05      	cmp	r6, #5
 100c370:	d855      	bhi.n	100c41e <__jis_mbtowc+0x11a>
 100c372:	e8df f006 	tbb	[pc, r6]
 100c376:	2d23      	.short	0x2d23
 100c378:	1b4c4839 	.word	0x1b4c4839
 100c37c:	2d42      	cmp	r5, #66	; 0x42
 100c37e:	bf08      	it	eq
 100c380:	2604      	moveq	r6, #4
 100c382:	d0ec      	beq.n	100c35e <__jis_mbtowc+0x5a>
 100c384:	2d4a      	cmp	r5, #74	; 0x4a
 100c386:	bf08      	it	eq
 100c388:	2605      	moveq	r6, #5
 100c38a:	d0e8      	beq.n	100c35e <__jis_mbtowc+0x5a>
 100c38c:	2d40      	cmp	r5, #64	; 0x40
 100c38e:	bf08      	it	eq
 100c390:	2603      	moveq	r6, #3
 100c392:	d1de      	bne.n	100c352 <__jis_mbtowc+0x4e>
 100c394:	e7e3      	b.n	100c35e <__jis_mbtowc+0x5a>
 100c396:	2606      	movs	r6, #6
 100c398:	e7e1      	b.n	100c35e <__jis_mbtowc+0x5a>
 100c39a:	a901      	add	r1, sp, #4
 100c39c:	2a00      	cmp	r2, #0
 100c39e:	d1bb      	bne.n	100c318 <__jis_mbtowc+0x14>
 100c3a0:	2001      	movs	r0, #1
 100c3a2:	f8ce 2000 	str.w	r2, [lr]
 100c3a6:	b003      	add	sp, #12
 100c3a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100c3ac:	2300      	movs	r3, #0
 100c3ae:	f8ce 3000 	str.w	r3, [lr]
 100c3b2:	4618      	mov	r0, r3
 100c3b4:	600b      	str	r3, [r1, #0]
 100c3b6:	b003      	add	sp, #12
 100c3b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100c3bc:	2300      	movs	r3, #0
 100c3be:	f8ce 3000 	str.w	r3, [lr]
 100c3c2:	7803      	ldrb	r3, [r0, #0]
 100c3c4:	f10c 0001 	add.w	r0, ip, #1
 100c3c8:	600b      	str	r3, [r1, #0]
 100c3ca:	b003      	add	sp, #12
 100c3cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100c3d0:	f88e 5004 	strb.w	r5, [lr, #4]
 100c3d4:	eb0b 0508 	add.w	r5, fp, r8
 100c3d8:	429d      	cmp	r5, r3
 100c3da:	465a      	mov	r2, fp
 100c3dc:	d3a8      	bcc.n	100c330 <__jis_mbtowc+0x2c>
 100c3de:	f8ce 4000 	str.w	r4, [lr]
 100c3e2:	f06f 0001 	mvn.w	r0, #1
 100c3e6:	e7e6      	b.n	100c3b6 <__jis_mbtowc+0xb2>
 100c3e8:	f89e 2004 	ldrb.w	r2, [lr, #4]
 100c3ec:	2301      	movs	r3, #1
 100c3ee:	f8ce 3000 	str.w	r3, [lr]
 100c3f2:	eb0c 0003 	add.w	r0, ip, r3
 100c3f6:	f89b 3000 	ldrb.w	r3, [fp]
 100c3fa:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 100c3fe:	600b      	str	r3, [r1, #0]
 100c400:	b003      	add	sp, #12
 100c402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100c406:	1c90      	adds	r0, r2, #2
 100c408:	eb0b 0508 	add.w	r5, fp, r8
 100c40c:	e7e4      	b.n	100c3d8 <__jis_mbtowc+0xd4>
 100c40e:	eb0b 0508 	add.w	r5, fp, r8
 100c412:	e7e1      	b.n	100c3d8 <__jis_mbtowc+0xd4>
 100c414:	2602      	movs	r6, #2
 100c416:	e7a2      	b.n	100c35e <__jis_mbtowc+0x5a>
 100c418:	f06f 0001 	mvn.w	r0, #1
 100c41c:	e7cb      	b.n	100c3b6 <__jis_mbtowc+0xb2>
 100c41e:	238a      	movs	r3, #138	; 0x8a
 100c420:	f04f 30ff 	mov.w	r0, #4294967295
 100c424:	f8ca 3000 	str.w	r3, [sl]
 100c428:	e7c5      	b.n	100c3b6 <__jis_mbtowc+0xb2>
 100c42a:	bf00      	nop
	...

0100c440 <memcpy>:
 100c440:	e1a0c000 	mov	ip, r0
 100c444:	e3520040 	cmp	r2, #64	; 0x40
 100c448:	aa000028 	bge	100c4f0 <memcpy+0xb0>
 100c44c:	e202303c 	and	r3, r2, #60	; 0x3c
 100c450:	e08cc003 	add	ip, ip, r3
 100c454:	e0811003 	add	r1, r1, r3
 100c458:	e263303a 	rsb	r3, r3, #58	; 0x3a
 100c45c:	e08ff083 	add	pc, pc, r3, lsl #1
 100c460:	e511303c 	ldr	r3, [r1, #-60]	; 0xffffffc4
 100c464:	e50c303c 	str	r3, [ip, #-60]	; 0xffffffc4
 100c468:	e5113038 	ldr	r3, [r1, #-56]	; 0xffffffc8
 100c46c:	e50c3038 	str	r3, [ip, #-56]	; 0xffffffc8
 100c470:	e5113034 	ldr	r3, [r1, #-52]	; 0xffffffcc
 100c474:	e50c3034 	str	r3, [ip, #-52]	; 0xffffffcc
 100c478:	e5113030 	ldr	r3, [r1, #-48]	; 0xffffffd0
 100c47c:	e50c3030 	str	r3, [ip, #-48]	; 0xffffffd0
 100c480:	e511302c 	ldr	r3, [r1, #-44]	; 0xffffffd4
 100c484:	e50c302c 	str	r3, [ip, #-44]	; 0xffffffd4
 100c488:	e5113028 	ldr	r3, [r1, #-40]	; 0xffffffd8
 100c48c:	e50c3028 	str	r3, [ip, #-40]	; 0xffffffd8
 100c490:	e5113024 	ldr	r3, [r1, #-36]	; 0xffffffdc
 100c494:	e50c3024 	str	r3, [ip, #-36]	; 0xffffffdc
 100c498:	e5113020 	ldr	r3, [r1, #-32]	; 0xffffffe0
 100c49c:	e50c3020 	str	r3, [ip, #-32]	; 0xffffffe0
 100c4a0:	e511301c 	ldr	r3, [r1, #-28]	; 0xffffffe4
 100c4a4:	e50c301c 	str	r3, [ip, #-28]	; 0xffffffe4
 100c4a8:	e5113018 	ldr	r3, [r1, #-24]	; 0xffffffe8
 100c4ac:	e50c3018 	str	r3, [ip, #-24]	; 0xffffffe8
 100c4b0:	e5113014 	ldr	r3, [r1, #-20]	; 0xffffffec
 100c4b4:	e50c3014 	str	r3, [ip, #-20]	; 0xffffffec
 100c4b8:	e5113010 	ldr	r3, [r1, #-16]
 100c4bc:	e50c3010 	str	r3, [ip, #-16]
 100c4c0:	e511300c 	ldr	r3, [r1, #-12]
 100c4c4:	e50c300c 	str	r3, [ip, #-12]
 100c4c8:	e5113008 	ldr	r3, [r1, #-8]
 100c4cc:	e50c3008 	str	r3, [ip, #-8]
 100c4d0:	e5113004 	ldr	r3, [r1, #-4]
 100c4d4:	e50c3004 	str	r3, [ip, #-4]
 100c4d8:	e1b02f82 	lsls	r2, r2, #31
 100c4dc:	20d130b2 	ldrhcs	r3, [r1], #2
 100c4e0:	15d11000 	ldrbne	r1, [r1]
 100c4e4:	20cc30b2 	strhcs	r3, [ip], #2
 100c4e8:	15cc1000 	strbne	r1, [ip]
 100c4ec:	e12fff1e 	bx	lr
 100c4f0:	e52da020 	str	sl, [sp, #-32]!	; 0xffffffe0
 100c4f4:	e201a007 	and	sl, r1, #7
 100c4f8:	e20c3007 	and	r3, ip, #7
 100c4fc:	e153000a 	cmp	r3, sl
 100c500:	1a0000f1 	bne	100c8cc <memcpy+0x48c>
 100c504:	eeb00a40 	vmov.f32	s0, s0
 100c508:	e1b0ae8c 	lsls	sl, ip, #29
 100c50c:	0a000008 	beq	100c534 <memcpy+0xf4>
 100c510:	e27aa000 	rsbs	sl, sl, #0
 100c514:	e0422eaa 	sub	r2, r2, sl, lsr #29
 100c518:	44913004 	ldrmi	r3, [r1], #4
 100c51c:	448c3004 	strmi	r3, [ip], #4
 100c520:	e1b0a10a 	lsls	sl, sl, #2
 100c524:	20d130b2 	ldrhcs	r3, [r1], #2
 100c528:	14d1a001 	ldrbne	sl, [r1], #1
 100c52c:	20cc30b2 	strhcs	r3, [ip], #2
 100c530:	14cca001 	strbne	sl, [ip], #1
 100c534:	e252a040 	subs	sl, r2, #64	; 0x40
 100c538:	ba000017 	blt	100c59c <memcpy+0x15c>
 100c53c:	e35a0c02 	cmp	sl, #512	; 0x200
 100c540:	aa000032 	bge	100c610 <memcpy+0x1d0>
 100c544:	ed910b00 	vldr	d0, [r1]
 100c548:	e25aa040 	subs	sl, sl, #64	; 0x40
 100c54c:	ed911b02 	vldr	d1, [r1, #8]
 100c550:	ed8c0b00 	vstr	d0, [ip]
 100c554:	ed910b04 	vldr	d0, [r1, #16]
 100c558:	ed8c1b02 	vstr	d1, [ip, #8]
 100c55c:	ed911b06 	vldr	d1, [r1, #24]
 100c560:	ed8c0b04 	vstr	d0, [ip, #16]
 100c564:	ed910b08 	vldr	d0, [r1, #32]
 100c568:	ed8c1b06 	vstr	d1, [ip, #24]
 100c56c:	ed911b0a 	vldr	d1, [r1, #40]	; 0x28
 100c570:	ed8c0b08 	vstr	d0, [ip, #32]
 100c574:	ed910b0c 	vldr	d0, [r1, #48]	; 0x30
 100c578:	ed8c1b0a 	vstr	d1, [ip, #40]	; 0x28
 100c57c:	ed911b0e 	vldr	d1, [r1, #56]	; 0x38
 100c580:	ed8c0b0c 	vstr	d0, [ip, #48]	; 0x30
 100c584:	e2811040 	add	r1, r1, #64	; 0x40
 100c588:	ed8c1b0e 	vstr	d1, [ip, #56]	; 0x38
 100c58c:	e28cc040 	add	ip, ip, #64	; 0x40
 100c590:	aaffffeb 	bge	100c544 <memcpy+0x104>
 100c594:	e31a003f 	tst	sl, #63	; 0x3f
 100c598:	0a00001a 	beq	100c608 <memcpy+0x1c8>
 100c59c:	e20a3038 	and	r3, sl, #56	; 0x38
 100c5a0:	e08cc003 	add	ip, ip, r3
 100c5a4:	e0811003 	add	r1, r1, r3
 100c5a8:	e2633034 	rsb	r3, r3, #52	; 0x34
 100c5ac:	e08ff003 	add	pc, pc, r3
 100c5b0:	ed110b0e 	vldr	d0, [r1, #-56]	; 0xffffffc8
 100c5b4:	ed0c0b0e 	vstr	d0, [ip, #-56]	; 0xffffffc8
 100c5b8:	ed110b0c 	vldr	d0, [r1, #-48]	; 0xffffffd0
 100c5bc:	ed0c0b0c 	vstr	d0, [ip, #-48]	; 0xffffffd0
 100c5c0:	ed110b0a 	vldr	d0, [r1, #-40]	; 0xffffffd8
 100c5c4:	ed0c0b0a 	vstr	d0, [ip, #-40]	; 0xffffffd8
 100c5c8:	ed110b08 	vldr	d0, [r1, #-32]	; 0xffffffe0
 100c5cc:	ed0c0b08 	vstr	d0, [ip, #-32]	; 0xffffffe0
 100c5d0:	ed110b06 	vldr	d0, [r1, #-24]	; 0xffffffe8
 100c5d4:	ed0c0b06 	vstr	d0, [ip, #-24]	; 0xffffffe8
 100c5d8:	ed110b04 	vldr	d0, [r1, #-16]
 100c5dc:	ed0c0b04 	vstr	d0, [ip, #-16]
 100c5e0:	ed110b02 	vldr	d0, [r1, #-8]
 100c5e4:	ed0c0b02 	vstr	d0, [ip, #-8]
 100c5e8:	e31a0004 	tst	sl, #4
 100c5ec:	14913004 	ldrne	r3, [r1], #4
 100c5f0:	148c3004 	strne	r3, [ip], #4
 100c5f4:	e1b0af8a 	lsls	sl, sl, #31
 100c5f8:	20d130b2 	ldrhcs	r3, [r1], #2
 100c5fc:	15d1a000 	ldrbne	sl, [r1]
 100c600:	20cc30b2 	strhcs	r3, [ip], #2
 100c604:	15cca000 	strbne	sl, [ip]
 100c608:	e49da020 	ldr	sl, [sp], #32
 100c60c:	e12fff1e 	bx	lr
 100c610:	ed913b00 	vldr	d3, [r1]
 100c614:	ed914b10 	vldr	d4, [r1, #64]	; 0x40
 100c618:	ed915b20 	vldr	d5, [r1, #128]	; 0x80
 100c61c:	ed916b30 	vldr	d6, [r1, #192]	; 0xc0
 100c620:	ed917b40 	vldr	d7, [r1, #256]	; 0x100
 100c624:	ed910b02 	vldr	d0, [r1, #8]
 100c628:	ed911b04 	vldr	d1, [r1, #16]
 100c62c:	ed912b06 	vldr	d2, [r1, #24]
 100c630:	e2811020 	add	r1, r1, #32
 100c634:	e25aad0a 	subs	sl, sl, #640	; 0x280
 100c638:	ba000055 	blt	100c794 <memcpy+0x354>
 100c63c:	ed8c3b00 	vstr	d3, [ip]
 100c640:	ed913b00 	vldr	d3, [r1]
 100c644:	ed8c0b02 	vstr	d0, [ip, #8]
 100c648:	ed910b02 	vldr	d0, [r1, #8]
 100c64c:	ed8c1b04 	vstr	d1, [ip, #16]
 100c650:	ed911b04 	vldr	d1, [r1, #16]
 100c654:	ed8c2b06 	vstr	d2, [ip, #24]
 100c658:	ed912b06 	vldr	d2, [r1, #24]
 100c65c:	ed8c3b08 	vstr	d3, [ip, #32]
 100c660:	ed913b48 	vldr	d3, [r1, #288]	; 0x120
 100c664:	ed8c0b0a 	vstr	d0, [ip, #40]	; 0x28
 100c668:	ed910b0a 	vldr	d0, [r1, #40]	; 0x28
 100c66c:	ed8c1b0c 	vstr	d1, [ip, #48]	; 0x30
 100c670:	ed911b0c 	vldr	d1, [r1, #48]	; 0x30
 100c674:	ed8c2b0e 	vstr	d2, [ip, #56]	; 0x38
 100c678:	ed912b0e 	vldr	d2, [r1, #56]	; 0x38
 100c67c:	ed8c4b10 	vstr	d4, [ip, #64]	; 0x40
 100c680:	ed914b10 	vldr	d4, [r1, #64]	; 0x40
 100c684:	ed8c0b12 	vstr	d0, [ip, #72]	; 0x48
 100c688:	ed910b12 	vldr	d0, [r1, #72]	; 0x48
 100c68c:	ed8c1b14 	vstr	d1, [ip, #80]	; 0x50
 100c690:	ed911b14 	vldr	d1, [r1, #80]	; 0x50
 100c694:	ed8c2b16 	vstr	d2, [ip, #88]	; 0x58
 100c698:	ed912b16 	vldr	d2, [r1, #88]	; 0x58
 100c69c:	ed8c4b18 	vstr	d4, [ip, #96]	; 0x60
 100c6a0:	ed914b58 	vldr	d4, [r1, #352]	; 0x160
 100c6a4:	ed8c0b1a 	vstr	d0, [ip, #104]	; 0x68
 100c6a8:	ed910b1a 	vldr	d0, [r1, #104]	; 0x68
 100c6ac:	ed8c1b1c 	vstr	d1, [ip, #112]	; 0x70
 100c6b0:	ed911b1c 	vldr	d1, [r1, #112]	; 0x70
 100c6b4:	ed8c2b1e 	vstr	d2, [ip, #120]	; 0x78
 100c6b8:	ed912b1e 	vldr	d2, [r1, #120]	; 0x78
 100c6bc:	ed8c5b20 	vstr	d5, [ip, #128]	; 0x80
 100c6c0:	ed915b20 	vldr	d5, [r1, #128]	; 0x80
 100c6c4:	ed8c0b22 	vstr	d0, [ip, #136]	; 0x88
 100c6c8:	ed910b22 	vldr	d0, [r1, #136]	; 0x88
 100c6cc:	ed8c1b24 	vstr	d1, [ip, #144]	; 0x90
 100c6d0:	ed911b24 	vldr	d1, [r1, #144]	; 0x90
 100c6d4:	ed8c2b26 	vstr	d2, [ip, #152]	; 0x98
 100c6d8:	ed912b26 	vldr	d2, [r1, #152]	; 0x98
 100c6dc:	ed8c5b28 	vstr	d5, [ip, #160]	; 0xa0
 100c6e0:	ed915b68 	vldr	d5, [r1, #416]	; 0x1a0
 100c6e4:	ed8c0b2a 	vstr	d0, [ip, #168]	; 0xa8
 100c6e8:	ed910b2a 	vldr	d0, [r1, #168]	; 0xa8
 100c6ec:	ed8c1b2c 	vstr	d1, [ip, #176]	; 0xb0
 100c6f0:	ed911b2c 	vldr	d1, [r1, #176]	; 0xb0
 100c6f4:	ed8c2b2e 	vstr	d2, [ip, #184]	; 0xb8
 100c6f8:	ed912b2e 	vldr	d2, [r1, #184]	; 0xb8
 100c6fc:	e28cc0c0 	add	ip, ip, #192	; 0xc0
 100c700:	e28110c0 	add	r1, r1, #192	; 0xc0
 100c704:	ed8c6b00 	vstr	d6, [ip]
 100c708:	ed916b00 	vldr	d6, [r1]
 100c70c:	ed8c0b02 	vstr	d0, [ip, #8]
 100c710:	ed910b02 	vldr	d0, [r1, #8]
 100c714:	ed8c1b04 	vstr	d1, [ip, #16]
 100c718:	ed911b04 	vldr	d1, [r1, #16]
 100c71c:	ed8c2b06 	vstr	d2, [ip, #24]
 100c720:	ed912b06 	vldr	d2, [r1, #24]
 100c724:	ed8c6b08 	vstr	d6, [ip, #32]
 100c728:	ed916b48 	vldr	d6, [r1, #288]	; 0x120
 100c72c:	ed8c0b0a 	vstr	d0, [ip, #40]	; 0x28
 100c730:	ed910b0a 	vldr	d0, [r1, #40]	; 0x28
 100c734:	ed8c1b0c 	vstr	d1, [ip, #48]	; 0x30
 100c738:	ed911b0c 	vldr	d1, [r1, #48]	; 0x30
 100c73c:	ed8c2b0e 	vstr	d2, [ip, #56]	; 0x38
 100c740:	ed912b0e 	vldr	d2, [r1, #56]	; 0x38
 100c744:	ed8c7b10 	vstr	d7, [ip, #64]	; 0x40
 100c748:	ed917b10 	vldr	d7, [r1, #64]	; 0x40
 100c74c:	ed8c0b12 	vstr	d0, [ip, #72]	; 0x48
 100c750:	ed910b12 	vldr	d0, [r1, #72]	; 0x48
 100c754:	ed8c1b14 	vstr	d1, [ip, #80]	; 0x50
 100c758:	ed911b14 	vldr	d1, [r1, #80]	; 0x50
 100c75c:	ed8c2b16 	vstr	d2, [ip, #88]	; 0x58
 100c760:	ed912b16 	vldr	d2, [r1, #88]	; 0x58
 100c764:	ed8c7b18 	vstr	d7, [ip, #96]	; 0x60
 100c768:	ed917b58 	vldr	d7, [r1, #352]	; 0x160
 100c76c:	ed8c0b1a 	vstr	d0, [ip, #104]	; 0x68
 100c770:	ed910b1a 	vldr	d0, [r1, #104]	; 0x68
 100c774:	ed8c1b1c 	vstr	d1, [ip, #112]	; 0x70
 100c778:	ed911b1c 	vldr	d1, [r1, #112]	; 0x70
 100c77c:	ed8c2b1e 	vstr	d2, [ip, #120]	; 0x78
 100c780:	ed912b1e 	vldr	d2, [r1, #120]	; 0x78
 100c784:	e28cc080 	add	ip, ip, #128	; 0x80
 100c788:	e2811080 	add	r1, r1, #128	; 0x80
 100c78c:	e25aad05 	subs	sl, sl, #320	; 0x140
 100c790:	aaffffa9 	bge	100c63c <memcpy+0x1fc>
 100c794:	ed8c3b00 	vstr	d3, [ip]
 100c798:	ed913b00 	vldr	d3, [r1]
 100c79c:	ed8c0b02 	vstr	d0, [ip, #8]
 100c7a0:	ed910b02 	vldr	d0, [r1, #8]
 100c7a4:	ed8c1b04 	vstr	d1, [ip, #16]
 100c7a8:	ed911b04 	vldr	d1, [r1, #16]
 100c7ac:	ed8c2b06 	vstr	d2, [ip, #24]
 100c7b0:	ed912b06 	vldr	d2, [r1, #24]
 100c7b4:	ed8c3b08 	vstr	d3, [ip, #32]
 100c7b8:	ed8c0b0a 	vstr	d0, [ip, #40]	; 0x28
 100c7bc:	ed910b0a 	vldr	d0, [r1, #40]	; 0x28
 100c7c0:	ed8c1b0c 	vstr	d1, [ip, #48]	; 0x30
 100c7c4:	ed911b0c 	vldr	d1, [r1, #48]	; 0x30
 100c7c8:	ed8c2b0e 	vstr	d2, [ip, #56]	; 0x38
 100c7cc:	ed912b0e 	vldr	d2, [r1, #56]	; 0x38
 100c7d0:	ed8c4b10 	vstr	d4, [ip, #64]	; 0x40
 100c7d4:	ed914b10 	vldr	d4, [r1, #64]	; 0x40
 100c7d8:	ed8c0b12 	vstr	d0, [ip, #72]	; 0x48
 100c7dc:	ed910b12 	vldr	d0, [r1, #72]	; 0x48
 100c7e0:	ed8c1b14 	vstr	d1, [ip, #80]	; 0x50
 100c7e4:	ed911b14 	vldr	d1, [r1, #80]	; 0x50
 100c7e8:	ed8c2b16 	vstr	d2, [ip, #88]	; 0x58
 100c7ec:	ed912b16 	vldr	d2, [r1, #88]	; 0x58
 100c7f0:	ed8c4b18 	vstr	d4, [ip, #96]	; 0x60
 100c7f4:	ed8c0b1a 	vstr	d0, [ip, #104]	; 0x68
 100c7f8:	ed910b1a 	vldr	d0, [r1, #104]	; 0x68
 100c7fc:	ed8c1b1c 	vstr	d1, [ip, #112]	; 0x70
 100c800:	ed911b1c 	vldr	d1, [r1, #112]	; 0x70
 100c804:	ed8c2b1e 	vstr	d2, [ip, #120]	; 0x78
 100c808:	ed912b1e 	vldr	d2, [r1, #120]	; 0x78
 100c80c:	ed8c5b20 	vstr	d5, [ip, #128]	; 0x80
 100c810:	ed915b20 	vldr	d5, [r1, #128]	; 0x80
 100c814:	ed8c0b22 	vstr	d0, [ip, #136]	; 0x88
 100c818:	ed910b22 	vldr	d0, [r1, #136]	; 0x88
 100c81c:	ed8c1b24 	vstr	d1, [ip, #144]	; 0x90
 100c820:	ed911b24 	vldr	d1, [r1, #144]	; 0x90
 100c824:	ed8c2b26 	vstr	d2, [ip, #152]	; 0x98
 100c828:	ed912b26 	vldr	d2, [r1, #152]	; 0x98
 100c82c:	ed8c5b28 	vstr	d5, [ip, #160]	; 0xa0
 100c830:	ed8c0b2a 	vstr	d0, [ip, #168]	; 0xa8
 100c834:	ed910b2a 	vldr	d0, [r1, #168]	; 0xa8
 100c838:	ed8c1b2c 	vstr	d1, [ip, #176]	; 0xb0
 100c83c:	ed911b2c 	vldr	d1, [r1, #176]	; 0xb0
 100c840:	ed8c2b2e 	vstr	d2, [ip, #184]	; 0xb8
 100c844:	ed912b2e 	vldr	d2, [r1, #184]	; 0xb8
 100c848:	e28110c0 	add	r1, r1, #192	; 0xc0
 100c84c:	e28cc0c0 	add	ip, ip, #192	; 0xc0
 100c850:	ed8c6b00 	vstr	d6, [ip]
 100c854:	ed916b00 	vldr	d6, [r1]
 100c858:	ed8c0b02 	vstr	d0, [ip, #8]
 100c85c:	ed910b02 	vldr	d0, [r1, #8]
 100c860:	ed8c1b04 	vstr	d1, [ip, #16]
 100c864:	ed911b04 	vldr	d1, [r1, #16]
 100c868:	ed8c2b06 	vstr	d2, [ip, #24]
 100c86c:	ed912b06 	vldr	d2, [r1, #24]
 100c870:	ed8c6b08 	vstr	d6, [ip, #32]
 100c874:	ed8c0b0a 	vstr	d0, [ip, #40]	; 0x28
 100c878:	ed910b0a 	vldr	d0, [r1, #40]	; 0x28
 100c87c:	ed8c1b0c 	vstr	d1, [ip, #48]	; 0x30
 100c880:	ed911b0c 	vldr	d1, [r1, #48]	; 0x30
 100c884:	ed8c2b0e 	vstr	d2, [ip, #56]	; 0x38
 100c888:	ed912b0e 	vldr	d2, [r1, #56]	; 0x38
 100c88c:	ed8c7b10 	vstr	d7, [ip, #64]	; 0x40
 100c890:	ed917b10 	vldr	d7, [r1, #64]	; 0x40
 100c894:	ed8c0b12 	vstr	d0, [ip, #72]	; 0x48
 100c898:	ed910b12 	vldr	d0, [r1, #72]	; 0x48
 100c89c:	ed8c1b14 	vstr	d1, [ip, #80]	; 0x50
 100c8a0:	ed911b14 	vldr	d1, [r1, #80]	; 0x50
 100c8a4:	ed8c2b16 	vstr	d2, [ip, #88]	; 0x58
 100c8a8:	ed912b16 	vldr	d2, [r1, #88]	; 0x58
 100c8ac:	ed8c7b18 	vstr	d7, [ip, #96]	; 0x60
 100c8b0:	e2811060 	add	r1, r1, #96	; 0x60
 100c8b4:	ed8c0b1a 	vstr	d0, [ip, #104]	; 0x68
 100c8b8:	ed8c1b1c 	vstr	d1, [ip, #112]	; 0x70
 100c8bc:	ed8c2b1e 	vstr	d2, [ip, #120]	; 0x78
 100c8c0:	e28cc080 	add	ip, ip, #128	; 0x80
 100c8c4:	e28aad05 	add	sl, sl, #320	; 0x140
 100c8c8:	eaffff1d 	b	100c544 <memcpy+0x104>
 100c8cc:	f5d1f000 	pld	[r1]
 100c8d0:	f5d1f040 	pld	[r1, #64]	; 0x40
 100c8d4:	e1b0ae8c 	lsls	sl, ip, #29
 100c8d8:	f5d1f080 	pld	[r1, #128]	; 0x80
 100c8dc:	0a000008 	beq	100c904 <memcpy+0x4c4>
 100c8e0:	e27aa000 	rsbs	sl, sl, #0
 100c8e4:	e0422eaa 	sub	r2, r2, sl, lsr #29
 100c8e8:	44913004 	ldrmi	r3, [r1], #4
 100c8ec:	448c3004 	strmi	r3, [ip], #4
 100c8f0:	e1b0a10a 	lsls	sl, sl, #2
 100c8f4:	14d13001 	ldrbne	r3, [r1], #1
 100c8f8:	20d1a0b2 	ldrhcs	sl, [r1], #2
 100c8fc:	14cc3001 	strbne	r3, [ip], #1
 100c900:	20cca0b2 	strhcs	sl, [ip], #2
 100c904:	f5d1f0c0 	pld	[r1, #192]	; 0xc0
 100c908:	e2522040 	subs	r2, r2, #64	; 0x40
 100c90c:	449da020 	ldrmi	sl, [sp], #32
 100c910:	4afffecd 	bmi	100c44c <memcpy+0xc>
 100c914:	f5d1f100 	pld	[r1, #256]	; 0x100
 100c918:	e2411004 	sub	r1, r1, #4
 100c91c:	e24cc008 	sub	ip, ip, #8
 100c920:	e252a040 	subs	sl, r2, #64	; 0x40
 100c924:	e5912004 	ldr	r2, [r1, #4]
 100c928:	e5913008 	ldr	r3, [r1, #8]
 100c92c:	e1cd40f8 	strd	r4, [sp, #8]
 100c930:	e591400c 	ldr	r4, [r1, #12]
 100c934:	e5915010 	ldr	r5, [r1, #16]
 100c938:	e1cd61f0 	strd	r6, [sp, #16]
 100c93c:	e5916014 	ldr	r6, [r1, #20]
 100c940:	e5917018 	ldr	r7, [r1, #24]
 100c944:	e1cd81f8 	strd	r8, [sp, #24]
 100c948:	e591801c 	ldr	r8, [r1, #28]
 100c94c:	e5b19020 	ldr	r9, [r1, #32]!
 100c950:	ea000018 	b	100c9b8 <memcpy+0x578>
 100c954:	e1a00000 	nop			; (mov r0, r0)
 100c958:	e1a00000 	nop			; (mov r0, r0)
 100c95c:	e1a00000 	nop			; (mov r0, r0)
 100c960:	e1a00000 	nop			; (mov r0, r0)
 100c964:	e1a00000 	nop			; (mov r0, r0)
 100c968:	e1a00000 	nop			; (mov r0, r0)
 100c96c:	e1a00000 	nop			; (mov r0, r0)
 100c970:	e1a00000 	nop			; (mov r0, r0)
 100c974:	e1a00000 	nop			; (mov r0, r0)
 100c978:	e1a00000 	nop			; (mov r0, r0)
 100c97c:	e1a00000 	nop			; (mov r0, r0)
 100c980:	f5d1f124 	pld	[r1, #292]	; 0x124
 100c984:	e1cc22f8 	strd	r2, [ip, #40]	; 0x28
 100c988:	e5912024 	ldr	r2, [r1, #36]	; 0x24
 100c98c:	e5913028 	ldr	r3, [r1, #40]	; 0x28
 100c990:	e1cc43f0 	strd	r4, [ip, #48]	; 0x30
 100c994:	e591402c 	ldr	r4, [r1, #44]	; 0x2c
 100c998:	e5915030 	ldr	r5, [r1, #48]	; 0x30
 100c99c:	e1cc63f8 	strd	r6, [ip, #56]	; 0x38
 100c9a0:	e5916034 	ldr	r6, [r1, #52]	; 0x34
 100c9a4:	e5917038 	ldr	r7, [r1, #56]	; 0x38
 100c9a8:	e1ec84f0 	strd	r8, [ip, #64]!	; 0x40
 100c9ac:	e591803c 	ldr	r8, [r1, #60]	; 0x3c
 100c9b0:	e5b19040 	ldr	r9, [r1, #64]!	; 0x40
 100c9b4:	e25aa040 	subs	sl, sl, #64	; 0x40
 100c9b8:	e1cc20f8 	strd	r2, [ip, #8]
 100c9bc:	e5912004 	ldr	r2, [r1, #4]
 100c9c0:	e5913008 	ldr	r3, [r1, #8]
 100c9c4:	e1cc41f0 	strd	r4, [ip, #16]
 100c9c8:	e591400c 	ldr	r4, [r1, #12]
 100c9cc:	e5915010 	ldr	r5, [r1, #16]
 100c9d0:	e1cc61f8 	strd	r6, [ip, #24]
 100c9d4:	e5916014 	ldr	r6, [r1, #20]
 100c9d8:	e5917018 	ldr	r7, [r1, #24]
 100c9dc:	e1cc82f0 	strd	r8, [ip, #32]
 100c9e0:	e591801c 	ldr	r8, [r1, #28]
 100c9e4:	e5919020 	ldr	r9, [r1, #32]
 100c9e8:	2affffe4 	bcs	100c980 <memcpy+0x540>
 100c9ec:	e1cc22f8 	strd	r2, [ip, #40]	; 0x28
 100c9f0:	e2811024 	add	r1, r1, #36	; 0x24
 100c9f4:	e1cc43f0 	strd	r4, [ip, #48]	; 0x30
 100c9f8:	e1cd40d8 	ldrd	r4, [sp, #8]
 100c9fc:	e1cc63f8 	strd	r6, [ip, #56]	; 0x38
 100ca00:	e1cd61d0 	ldrd	r6, [sp, #16]
 100ca04:	e1cc84f0 	strd	r8, [ip, #64]	; 0x40
 100ca08:	e1cd81d8 	ldrd	r8, [sp, #24]
 100ca0c:	e28cc048 	add	ip, ip, #72	; 0x48
 100ca10:	e21a203f 	ands	r2, sl, #63	; 0x3f
 100ca14:	e49da020 	ldr	sl, [sp], #32
 100ca18:	1afffe8b 	bne	100c44c <memcpy+0xc>
 100ca1c:	e12fff1e 	bx	lr

0100ca20 <memset>:
 100ca20:	b4f0      	push	{r4, r5, r6, r7}
 100ca22:	0786      	lsls	r6, r0, #30
 100ca24:	d046      	beq.n	100cab4 <memset+0x94>
 100ca26:	1e54      	subs	r4, r2, #1
 100ca28:	2a00      	cmp	r2, #0
 100ca2a:	d03c      	beq.n	100caa6 <memset+0x86>
 100ca2c:	b2ca      	uxtb	r2, r1
 100ca2e:	4603      	mov	r3, r0
 100ca30:	e002      	b.n	100ca38 <memset+0x18>
 100ca32:	f114 34ff 	adds.w	r4, r4, #4294967295
 100ca36:	d336      	bcc.n	100caa6 <memset+0x86>
 100ca38:	f803 2b01 	strb.w	r2, [r3], #1
 100ca3c:	079d      	lsls	r5, r3, #30
 100ca3e:	d1f8      	bne.n	100ca32 <memset+0x12>
 100ca40:	2c03      	cmp	r4, #3
 100ca42:	d929      	bls.n	100ca98 <memset+0x78>
 100ca44:	b2cd      	uxtb	r5, r1
 100ca46:	2c0f      	cmp	r4, #15
 100ca48:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 100ca4c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 100ca50:	d933      	bls.n	100caba <memset+0x9a>
 100ca52:	f1a4 0610 	sub.w	r6, r4, #16
 100ca56:	f103 0720 	add.w	r7, r3, #32
 100ca5a:	f103 0210 	add.w	r2, r3, #16
 100ca5e:	0936      	lsrs	r6, r6, #4
 100ca60:	eb07 1706 	add.w	r7, r7, r6, lsl #4
 100ca64:	e942 5504 	strd	r5, r5, [r2, #-16]
 100ca68:	e942 5502 	strd	r5, r5, [r2, #-8]
 100ca6c:	3210      	adds	r2, #16
 100ca6e:	42ba      	cmp	r2, r7
 100ca70:	d1f8      	bne.n	100ca64 <memset+0x44>
 100ca72:	1c72      	adds	r2, r6, #1
 100ca74:	f014 0f0c 	tst.w	r4, #12
 100ca78:	f004 060f 	and.w	r6, r4, #15
 100ca7c:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 100ca80:	d013      	beq.n	100caaa <memset+0x8a>
 100ca82:	1f33      	subs	r3, r6, #4
 100ca84:	f023 0303 	bic.w	r3, r3, #3
 100ca88:	3304      	adds	r3, #4
 100ca8a:	4413      	add	r3, r2
 100ca8c:	f842 5b04 	str.w	r5, [r2], #4
 100ca90:	4293      	cmp	r3, r2
 100ca92:	d1fb      	bne.n	100ca8c <memset+0x6c>
 100ca94:	f006 0403 	and.w	r4, r6, #3
 100ca98:	b12c      	cbz	r4, 100caa6 <memset+0x86>
 100ca9a:	b2c9      	uxtb	r1, r1
 100ca9c:	441c      	add	r4, r3
 100ca9e:	f803 1b01 	strb.w	r1, [r3], #1
 100caa2:	429c      	cmp	r4, r3
 100caa4:	d1fb      	bne.n	100ca9e <memset+0x7e>
 100caa6:	bcf0      	pop	{r4, r5, r6, r7}
 100caa8:	4770      	bx	lr
 100caaa:	4634      	mov	r4, r6
 100caac:	4613      	mov	r3, r2
 100caae:	2c00      	cmp	r4, #0
 100cab0:	d1f3      	bne.n	100ca9a <memset+0x7a>
 100cab2:	e7f8      	b.n	100caa6 <memset+0x86>
 100cab4:	4614      	mov	r4, r2
 100cab6:	4603      	mov	r3, r0
 100cab8:	e7c2      	b.n	100ca40 <memset+0x20>
 100caba:	461a      	mov	r2, r3
 100cabc:	4626      	mov	r6, r4
 100cabe:	e7e0      	b.n	100ca82 <memset+0x62>

0100cac0 <__malloc_lock>:
 100cac0:	4770      	bx	lr
 100cac2:	bf00      	nop

0100cac4 <__malloc_unlock>:
 100cac4:	4770      	bx	lr
 100cac6:	bf00      	nop

0100cac8 <_printf_r>:
 100cac8:	b40e      	push	{r1, r2, r3}
 100caca:	b510      	push	{r4, lr}
 100cacc:	b083      	sub	sp, #12
 100cace:	ac05      	add	r4, sp, #20
 100cad0:	6881      	ldr	r1, [r0, #8]
 100cad2:	f854 2b04 	ldr.w	r2, [r4], #4
 100cad6:	4623      	mov	r3, r4
 100cad8:	9401      	str	r4, [sp, #4]
 100cada:	f002 fb55 	bl	100f188 <_vfprintf_r>
 100cade:	b003      	add	sp, #12
 100cae0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 100cae4:	b003      	add	sp, #12
 100cae6:	4770      	bx	lr

0100cae8 <printf>:
 100cae8:	b40f      	push	{r0, r1, r2, r3}
 100caea:	f249 7398 	movw	r3, #38808	; 0x9798
 100caee:	b510      	push	{r4, lr}
 100caf0:	b082      	sub	sp, #8
 100caf2:	ac04      	add	r4, sp, #16
 100caf4:	f2c0 1305 	movt	r3, #261	; 0x105
 100caf8:	f854 2b04 	ldr.w	r2, [r4], #4
 100cafc:	6818      	ldr	r0, [r3, #0]
 100cafe:	4623      	mov	r3, r4
 100cb00:	9401      	str	r4, [sp, #4]
 100cb02:	6881      	ldr	r1, [r0, #8]
 100cb04:	f002 fb40 	bl	100f188 <_vfprintf_r>
 100cb08:	b002      	add	sp, #8
 100cb0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 100cb0e:	b004      	add	sp, #16
 100cb10:	4770      	bx	lr
 100cb12:	bf00      	nop

0100cb14 <_puts_r>:
 100cb14:	b530      	push	{r4, r5, lr}
 100cb16:	4605      	mov	r5, r0
 100cb18:	b089      	sub	sp, #36	; 0x24
 100cb1a:	4608      	mov	r0, r1
 100cb1c:	460c      	mov	r4, r1
 100cb1e:	f000 fb8f 	bl	100d240 <strlen>
 100cb22:	6baa      	ldr	r2, [r5, #56]	; 0x38
 100cb24:	f648 13ac 	movw	r3, #35244	; 0x89ac
 100cb28:	9404      	str	r4, [sp, #16]
 100cb2a:	f2c0 1305 	movt	r3, #261	; 0x105
 100cb2e:	68ac      	ldr	r4, [r5, #8]
 100cb30:	9306      	str	r3, [sp, #24]
 100cb32:	2302      	movs	r3, #2
 100cb34:	1c41      	adds	r1, r0, #1
 100cb36:	9005      	str	r0, [sp, #20]
 100cb38:	9103      	str	r1, [sp, #12]
 100cb3a:	2001      	movs	r0, #1
 100cb3c:	a904      	add	r1, sp, #16
 100cb3e:	9007      	str	r0, [sp, #28]
 100cb40:	e9cd 1301 	strd	r1, r3, [sp, #4]
 100cb44:	b1b2      	cbz	r2, 100cb74 <_puts_r+0x60>
 100cb46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 100cb4a:	049a      	lsls	r2, r3, #18
 100cb4c:	d406      	bmi.n	100cb5c <_puts_r+0x48>
 100cb4e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 100cb50:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 100cb54:	81a3      	strh	r3, [r4, #12]
 100cb56:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 100cb5a:	6662      	str	r2, [r4, #100]	; 0x64
 100cb5c:	4621      	mov	r1, r4
 100cb5e:	4628      	mov	r0, r5
 100cb60:	aa01      	add	r2, sp, #4
 100cb62:	f005 fe25 	bl	10127b0 <__sfvwrite_r>
 100cb66:	2800      	cmp	r0, #0
 100cb68:	bf14      	ite	ne
 100cb6a:	f04f 30ff 	movne.w	r0, #4294967295
 100cb6e:	200a      	moveq	r0, #10
 100cb70:	b009      	add	sp, #36	; 0x24
 100cb72:	bd30      	pop	{r4, r5, pc}
 100cb74:	4628      	mov	r0, r5
 100cb76:	f005 fca9 	bl	10124cc <__sinit>
 100cb7a:	e7e4      	b.n	100cb46 <_puts_r+0x32>

0100cb7c <puts>:
 100cb7c:	f249 7398 	movw	r3, #38808	; 0x9798
 100cb80:	f2c0 1305 	movt	r3, #261	; 0x105
 100cb84:	4601      	mov	r1, r0
 100cb86:	6818      	ldr	r0, [r3, #0]
 100cb88:	f7ff bfc4 	b.w	100cb14 <_puts_r>

0100cb8c <_sbrk_r>:
 100cb8c:	b538      	push	{r3, r4, r5, lr}
 100cb8e:	f24a 44d0 	movw	r4, #42192	; 0xa4d0
 100cb92:	f2c0 1416 	movt	r4, #278	; 0x116
 100cb96:	4605      	mov	r5, r0
 100cb98:	4608      	mov	r0, r1
 100cb9a:	2300      	movs	r3, #0
 100cb9c:	6023      	str	r3, [r4, #0]
 100cb9e:	f009 ead2 	blx	1016144 <_sbrk>
 100cba2:	1c43      	adds	r3, r0, #1
 100cba4:	d000      	beq.n	100cba8 <_sbrk_r+0x1c>
 100cba6:	bd38      	pop	{r3, r4, r5, pc}
 100cba8:	6823      	ldr	r3, [r4, #0]
 100cbaa:	2b00      	cmp	r3, #0
 100cbac:	d0fb      	beq.n	100cba6 <_sbrk_r+0x1a>
 100cbae:	602b      	str	r3, [r5, #0]
 100cbb0:	bd38      	pop	{r3, r4, r5, pc}
 100cbb2:	bf00      	nop

0100cbb4 <_snprintf_r>:
 100cbb4:	b408      	push	{r3}
 100cbb6:	b570      	push	{r4, r5, r6, lr}
 100cbb8:	1e14      	subs	r4, r2, #0
 100cbba:	4605      	mov	r5, r0
 100cbbc:	b09d      	sub	sp, #116	; 0x74
 100cbbe:	bfbe      	ittt	lt
 100cbc0:	228b      	movlt	r2, #139	; 0x8b
 100cbc2:	f04f 30ff 	movlt.w	r0, #4294967295
 100cbc6:	602a      	strlt	r2, [r5, #0]
 100cbc8:	db17      	blt.n	100cbfa <_snprintf_r+0x46>
 100cbca:	f44f 7302 	mov.w	r3, #520	; 0x208
 100cbce:	9102      	str	r1, [sp, #8]
 100cbd0:	9106      	str	r1, [sp, #24]
 100cbd2:	f8ad 3014 	strh.w	r3, [sp, #20]
 100cbd6:	d115      	bne.n	100cc04 <_snprintf_r+0x50>
 100cbd8:	ae22      	add	r6, sp, #136	; 0x88
 100cbda:	9a21      	ldr	r2, [sp, #132]	; 0x84
 100cbdc:	a902      	add	r1, sp, #8
 100cbde:	9404      	str	r4, [sp, #16]
 100cbe0:	4633      	mov	r3, r6
 100cbe2:	9407      	str	r4, [sp, #28]
 100cbe4:	9601      	str	r6, [sp, #4]
 100cbe6:	f64f 74ff 	movw	r4, #65535	; 0xffff
 100cbea:	f8ad 4016 	strh.w	r4, [sp, #22]
 100cbee:	f000 fd23 	bl	100d638 <_svfprintf_r>
 100cbf2:	1c43      	adds	r3, r0, #1
 100cbf4:	da01      	bge.n	100cbfa <_snprintf_r+0x46>
 100cbf6:	238b      	movs	r3, #139	; 0x8b
 100cbf8:	602b      	str	r3, [r5, #0]
 100cbfa:	b01d      	add	sp, #116	; 0x74
 100cbfc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 100cc00:	b001      	add	sp, #4
 100cc02:	4770      	bx	lr
 100cc04:	ab22      	add	r3, sp, #136	; 0x88
 100cc06:	9a21      	ldr	r2, [sp, #132]	; 0x84
 100cc08:	a902      	add	r1, sp, #8
 100cc0a:	9301      	str	r3, [sp, #4]
 100cc0c:	3c01      	subs	r4, #1
 100cc0e:	9404      	str	r4, [sp, #16]
 100cc10:	9407      	str	r4, [sp, #28]
 100cc12:	f64f 74ff 	movw	r4, #65535	; 0xffff
 100cc16:	f8ad 4016 	strh.w	r4, [sp, #22]
 100cc1a:	f000 fd0d 	bl	100d638 <_svfprintf_r>
 100cc1e:	1c42      	adds	r2, r0, #1
 100cc20:	f04f 0200 	mov.w	r2, #0
 100cc24:	bfbc      	itt	lt
 100cc26:	238b      	movlt	r3, #139	; 0x8b
 100cc28:	602b      	strlt	r3, [r5, #0]
 100cc2a:	9b02      	ldr	r3, [sp, #8]
 100cc2c:	701a      	strb	r2, [r3, #0]
 100cc2e:	b01d      	add	sp, #116	; 0x74
 100cc30:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 100cc34:	b001      	add	sp, #4
 100cc36:	4770      	bx	lr

0100cc38 <snprintf>:
 100cc38:	b40c      	push	{r2, r3}
 100cc3a:	f249 7398 	movw	r3, #38808	; 0x9798
 100cc3e:	f2c0 1305 	movt	r3, #261	; 0x105
 100cc42:	b570      	push	{r4, r5, r6, lr}
 100cc44:	1e0c      	subs	r4, r1, #0
 100cc46:	681d      	ldr	r5, [r3, #0]
 100cc48:	b09c      	sub	sp, #112	; 0x70
 100cc4a:	bfbe      	ittt	lt
 100cc4c:	238b      	movlt	r3, #139	; 0x8b
 100cc4e:	f04f 30ff 	movlt.w	r0, #4294967295
 100cc52:	602b      	strlt	r3, [r5, #0]
 100cc54:	db18      	blt.n	100cc88 <snprintf+0x50>
 100cc56:	f44f 7302 	mov.w	r3, #520	; 0x208
 100cc5a:	9002      	str	r0, [sp, #8]
 100cc5c:	9006      	str	r0, [sp, #24]
 100cc5e:	f8ad 3014 	strh.w	r3, [sp, #20]
 100cc62:	d116      	bne.n	100cc92 <snprintf+0x5a>
 100cc64:	ae21      	add	r6, sp, #132	; 0x84
 100cc66:	9a20      	ldr	r2, [sp, #128]	; 0x80
 100cc68:	a902      	add	r1, sp, #8
 100cc6a:	4628      	mov	r0, r5
 100cc6c:	4633      	mov	r3, r6
 100cc6e:	9404      	str	r4, [sp, #16]
 100cc70:	9407      	str	r4, [sp, #28]
 100cc72:	f64f 74ff 	movw	r4, #65535	; 0xffff
 100cc76:	9601      	str	r6, [sp, #4]
 100cc78:	f8ad 4016 	strh.w	r4, [sp, #22]
 100cc7c:	f000 fcdc 	bl	100d638 <_svfprintf_r>
 100cc80:	1c43      	adds	r3, r0, #1
 100cc82:	da01      	bge.n	100cc88 <snprintf+0x50>
 100cc84:	238b      	movs	r3, #139	; 0x8b
 100cc86:	602b      	str	r3, [r5, #0]
 100cc88:	b01c      	add	sp, #112	; 0x70
 100cc8a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 100cc8e:	b002      	add	sp, #8
 100cc90:	4770      	bx	lr
 100cc92:	ab21      	add	r3, sp, #132	; 0x84
 100cc94:	9a20      	ldr	r2, [sp, #128]	; 0x80
 100cc96:	a902      	add	r1, sp, #8
 100cc98:	4628      	mov	r0, r5
 100cc9a:	9301      	str	r3, [sp, #4]
 100cc9c:	3c01      	subs	r4, #1
 100cc9e:	9404      	str	r4, [sp, #16]
 100cca0:	9407      	str	r4, [sp, #28]
 100cca2:	f64f 74ff 	movw	r4, #65535	; 0xffff
 100cca6:	f8ad 4016 	strh.w	r4, [sp, #22]
 100ccaa:	f000 fcc5 	bl	100d638 <_svfprintf_r>
 100ccae:	1c42      	adds	r2, r0, #1
 100ccb0:	f04f 0200 	mov.w	r2, #0
 100ccb4:	bfbc      	itt	lt
 100ccb6:	238b      	movlt	r3, #139	; 0x8b
 100ccb8:	602b      	strlt	r3, [r5, #0]
 100ccba:	9b02      	ldr	r3, [sp, #8]
 100ccbc:	701a      	strb	r2, [r3, #0]
 100ccbe:	b01c      	add	sp, #112	; 0x70
 100ccc0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 100ccc4:	b002      	add	sp, #8
 100ccc6:	4770      	bx	lr

0100ccc8 <strcasecmp>:
 100ccc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 100ccca:	4607      	mov	r7, r0
 100cccc:	460e      	mov	r6, r1
 100ccce:	f817 4b01 	ldrb.w	r4, [r7], #1
 100ccd2:	f7fe fdef 	bl	100b8b4 <__locale_ctype_ptr>
 100ccd6:	f816 5b01 	ldrb.w	r5, [r6], #1
 100ccda:	4420      	add	r0, r4
 100ccdc:	7843      	ldrb	r3, [r0, #1]
 100ccde:	f003 0303 	and.w	r3, r3, #3
 100cce2:	2b01      	cmp	r3, #1
 100cce4:	bf08      	it	eq
 100cce6:	3420      	addeq	r4, #32
 100cce8:	f7fe fde4 	bl	100b8b4 <__locale_ctype_ptr>
 100ccec:	4428      	add	r0, r5
 100ccee:	7843      	ldrb	r3, [r0, #1]
 100ccf0:	f003 0303 	and.w	r3, r3, #3
 100ccf4:	2b01      	cmp	r3, #1
 100ccf6:	d004      	beq.n	100cd02 <strcasecmp+0x3a>
 100ccf8:	1b60      	subs	r0, r4, r5
 100ccfa:	d101      	bne.n	100cd00 <strcasecmp+0x38>
 100ccfc:	2d00      	cmp	r5, #0
 100ccfe:	d1e6      	bne.n	100ccce <strcasecmp+0x6>
 100cd00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 100cd02:	f105 0020 	add.w	r0, r5, #32
 100cd06:	1a20      	subs	r0, r4, r0
 100cd08:	d0e1      	beq.n	100ccce <strcasecmp+0x6>
 100cd0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0100cd0c <strcat>:
 100cd0c:	0783      	lsls	r3, r0, #30
 100cd0e:	b510      	push	{r4, lr}
 100cd10:	4604      	mov	r4, r0
 100cd12:	d111      	bne.n	100cd38 <strcat+0x2c>
 100cd14:	6822      	ldr	r2, [r4, #0]
 100cd16:	4620      	mov	r0, r4
 100cd18:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 100cd1c:	ea23 0302 	bic.w	r3, r3, r2
 100cd20:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 100cd24:	d108      	bne.n	100cd38 <strcat+0x2c>
 100cd26:	f850 2f04 	ldr.w	r2, [r0, #4]!
 100cd2a:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 100cd2e:	ea23 0302 	bic.w	r3, r3, r2
 100cd32:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 100cd36:	d0f6      	beq.n	100cd26 <strcat+0x1a>
 100cd38:	7803      	ldrb	r3, [r0, #0]
 100cd3a:	b11b      	cbz	r3, 100cd44 <strcat+0x38>
 100cd3c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 100cd40:	2b00      	cmp	r3, #0
 100cd42:	d1fb      	bne.n	100cd3c <strcat+0x30>
 100cd44:	f000 f9ea 	bl	100d11c <strcpy>
 100cd48:	4620      	mov	r0, r4
 100cd4a:	bd10      	pop	{r4, pc}

0100cd4c <strchr>:
 100cd4c:	b2c9      	uxtb	r1, r1
 100cd4e:	f000 0303 	and.w	r3, r0, #3
 100cd52:	2900      	cmp	r1, #0
 100cd54:	d042      	beq.n	100cddc <strchr+0x90>
 100cd56:	b17b      	cbz	r3, 100cd78 <strchr+0x2c>
 100cd58:	7803      	ldrb	r3, [r0, #0]
 100cd5a:	2b00      	cmp	r3, #0
 100cd5c:	d066      	beq.n	100ce2c <strchr+0xe0>
 100cd5e:	4299      	cmp	r1, r3
 100cd60:	d061      	beq.n	100ce26 <strchr+0xda>
 100cd62:	1c43      	adds	r3, r0, #1
 100cd64:	e005      	b.n	100cd72 <strchr+0x26>
 100cd66:	f813 2b01 	ldrb.w	r2, [r3], #1
 100cd6a:	2a00      	cmp	r2, #0
 100cd6c:	d05c      	beq.n	100ce28 <strchr+0xdc>
 100cd6e:	428a      	cmp	r2, r1
 100cd70:	d059      	beq.n	100ce26 <strchr+0xda>
 100cd72:	079a      	lsls	r2, r3, #30
 100cd74:	4618      	mov	r0, r3
 100cd76:	d1f6      	bne.n	100cd66 <strchr+0x1a>
 100cd78:	b470      	push	{r4, r5, r6}
 100cd7a:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 100cd7e:	6804      	ldr	r4, [r0, #0]
 100cd80:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 100cd84:	ea86 0504 	eor.w	r5, r6, r4
 100cd88:	f1a4 3301 	sub.w	r3, r4, #16843009	; 0x1010101
 100cd8c:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
 100cd90:	ea23 0304 	bic.w	r3, r3, r4
 100cd94:	ea22 0205 	bic.w	r2, r2, r5
 100cd98:	4313      	orrs	r3, r2
 100cd9a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 100cd9e:	d10f      	bne.n	100cdc0 <strchr+0x74>
 100cda0:	f850 4f04 	ldr.w	r4, [r0, #4]!
 100cda4:	ea84 0506 	eor.w	r5, r4, r6
 100cda8:	f1a4 3301 	sub.w	r3, r4, #16843009	; 0x1010101
 100cdac:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
 100cdb0:	ea23 0304 	bic.w	r3, r3, r4
 100cdb4:	ea22 0205 	bic.w	r2, r2, r5
 100cdb8:	4313      	orrs	r3, r2
 100cdba:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 100cdbe:	d0ef      	beq.n	100cda0 <strchr+0x54>
 100cdc0:	7803      	ldrb	r3, [r0, #0]
 100cdc2:	b143      	cbz	r3, 100cdd6 <strchr+0x8a>
 100cdc4:	4299      	cmp	r1, r3
 100cdc6:	d102      	bne.n	100cdce <strchr+0x82>
 100cdc8:	e006      	b.n	100cdd8 <strchr+0x8c>
 100cdca:	428b      	cmp	r3, r1
 100cdcc:	d004      	beq.n	100cdd8 <strchr+0x8c>
 100cdce:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 100cdd2:	2b00      	cmp	r3, #0
 100cdd4:	d1f9      	bne.n	100cdca <strchr+0x7e>
 100cdd6:	4618      	mov	r0, r3
 100cdd8:	bc70      	pop	{r4, r5, r6}
 100cdda:	4770      	bx	lr
 100cddc:	b15b      	cbz	r3, 100cdf6 <strchr+0xaa>
 100cdde:	7803      	ldrb	r3, [r0, #0]
 100cde0:	b30b      	cbz	r3, 100ce26 <strchr+0xda>
 100cde2:	1c43      	adds	r3, r0, #1
 100cde4:	e001      	b.n	100cdea <strchr+0x9e>
 100cde6:	7802      	ldrb	r2, [r0, #0]
 100cde8:	b1ea      	cbz	r2, 100ce26 <strchr+0xda>
 100cdea:	f013 0f03 	tst.w	r3, #3
 100cdee:	4618      	mov	r0, r3
 100cdf0:	f103 0301 	add.w	r3, r3, #1
 100cdf4:	d1f7      	bne.n	100cde6 <strchr+0x9a>
 100cdf6:	6802      	ldr	r2, [r0, #0]
 100cdf8:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 100cdfc:	ea23 0302 	bic.w	r3, r3, r2
 100ce00:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 100ce04:	d108      	bne.n	100ce18 <strchr+0xcc>
 100ce06:	f850 2f04 	ldr.w	r2, [r0, #4]!
 100ce0a:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 100ce0e:	ea23 0302 	bic.w	r3, r3, r2
 100ce12:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 100ce16:	d0f6      	beq.n	100ce06 <strchr+0xba>
 100ce18:	7803      	ldrb	r3, [r0, #0]
 100ce1a:	b123      	cbz	r3, 100ce26 <strchr+0xda>
 100ce1c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 100ce20:	2b00      	cmp	r3, #0
 100ce22:	d1fb      	bne.n	100ce1c <strchr+0xd0>
 100ce24:	4770      	bx	lr
 100ce26:	4770      	bx	lr
 100ce28:	4610      	mov	r0, r2
 100ce2a:	4770      	bx	lr
 100ce2c:	4618      	mov	r0, r3
 100ce2e:	4770      	bx	lr
	...
 100ce40:	eba2 0003 	sub.w	r0, r2, r3
 100ce44:	4770      	bx	lr
 100ce46:	bf00      	nop

0100ce48 <strcmp>:
 100ce48:	7802      	ldrb	r2, [r0, #0]
 100ce4a:	780b      	ldrb	r3, [r1, #0]
 100ce4c:	2a01      	cmp	r2, #1
 100ce4e:	bf28      	it	cs
 100ce50:	429a      	cmpcs	r2, r3
 100ce52:	d1f5      	bne.n	100ce40 <strchr+0xf4>
 100ce54:	e96d 4504 	strd	r4, r5, [sp, #-16]!
 100ce58:	ea40 0401 	orr.w	r4, r0, r1
 100ce5c:	e9cd 6702 	strd	r6, r7, [sp, #8]
 100ce60:	f06f 0c00 	mvn.w	ip, #0
 100ce64:	ea4f 7244 	mov.w	r2, r4, lsl #29
 100ce68:	b312      	cbz	r2, 100ceb0 <strcmp+0x68>
 100ce6a:	ea80 0401 	eor.w	r4, r0, r1
 100ce6e:	f014 0f07 	tst.w	r4, #7
 100ce72:	d16a      	bne.n	100cf4a <strcmp+0x102>
 100ce74:	f000 0407 	and.w	r4, r0, #7
 100ce78:	f020 0007 	bic.w	r0, r0, #7
 100ce7c:	f004 0503 	and.w	r5, r4, #3
 100ce80:	f021 0107 	bic.w	r1, r1, #7
 100ce84:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 100ce88:	e8f0 2304 	ldrd	r2, r3, [r0], #16
 100ce8c:	f014 0f04 	tst.w	r4, #4
 100ce90:	e8f1 6704 	ldrd	r6, r7, [r1], #16
 100ce94:	fa0c f405 	lsl.w	r4, ip, r5
 100ce98:	ea62 0204 	orn	r2, r2, r4
 100ce9c:	ea66 0604 	orn	r6, r6, r4
 100cea0:	d00a      	beq.n	100ceb8 <strcmp+0x70>
 100cea2:	ea63 0304 	orn	r3, r3, r4
 100cea6:	4662      	mov	r2, ip
 100cea8:	ea67 0704 	orn	r7, r7, r4
 100ceac:	4666      	mov	r6, ip
 100ceae:	e003      	b.n	100ceb8 <strcmp+0x70>
 100ceb0:	e8f0 2304 	ldrd	r2, r3, [r0], #16
 100ceb4:	e8f1 6704 	ldrd	r6, r7, [r1], #16
 100ceb8:	fa82 f54c 	uadd8	r5, r2, ip
 100cebc:	ea82 0406 	eor.w	r4, r2, r6
 100cec0:	faa4 f48c 	sel	r4, r4, ip
 100cec4:	bb6c      	cbnz	r4, 100cf22 <strcmp+0xda>
 100cec6:	fa83 f54c 	uadd8	r5, r3, ip
 100ceca:	ea83 0507 	eor.w	r5, r3, r7
 100cece:	faa5 f58c 	sel	r5, r5, ip
 100ced2:	b995      	cbnz	r5, 100cefa <strcmp+0xb2>
 100ced4:	e950 2302 	ldrd	r2, r3, [r0, #-8]
 100ced8:	e951 6702 	ldrd	r6, r7, [r1, #-8]
 100cedc:	fa82 f54c 	uadd8	r5, r2, ip
 100cee0:	ea82 0406 	eor.w	r4, r2, r6
 100cee4:	faa4 f48c 	sel	r4, r4, ip
 100cee8:	fa83 f54c 	uadd8	r5, r3, ip
 100ceec:	ea83 0507 	eor.w	r5, r3, r7
 100cef0:	faa5 f58c 	sel	r5, r5, ip
 100cef4:	4325      	orrs	r5, r4
 100cef6:	d0db      	beq.n	100ceb0 <strcmp+0x68>
 100cef8:	b99c      	cbnz	r4, 100cf22 <strcmp+0xda>
 100cefa:	ba2d      	rev	r5, r5
 100cefc:	fab5 f485 	clz	r4, r5
 100cf00:	f024 0407 	bic.w	r4, r4, #7
 100cf04:	fa27 f104 	lsr.w	r1, r7, r4
 100cf08:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 100cf0c:	fa23 f304 	lsr.w	r3, r3, r4
 100cf10:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 100cf14:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 100cf18:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 100cf1c:	eba0 0001 	sub.w	r0, r0, r1
 100cf20:	4770      	bx	lr
 100cf22:	ba24      	rev	r4, r4
 100cf24:	fab4 f484 	clz	r4, r4
 100cf28:	f024 0407 	bic.w	r4, r4, #7
 100cf2c:	fa26 f104 	lsr.w	r1, r6, r4
 100cf30:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 100cf34:	fa22 f204 	lsr.w	r2, r2, r4
 100cf38:	f002 00ff 	and.w	r0, r2, #255	; 0xff
 100cf3c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 100cf40:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 100cf44:	eba0 0001 	sub.w	r0, r0, r1
 100cf48:	4770      	bx	lr
 100cf4a:	f014 0f03 	tst.w	r4, #3
 100cf4e:	d13c      	bne.n	100cfca <strcmp+0x182>
 100cf50:	f010 0403 	ands.w	r4, r0, #3
 100cf54:	d128      	bne.n	100cfa8 <strcmp+0x160>
 100cf56:	f850 2b08 	ldr.w	r2, [r0], #8
 100cf5a:	f851 3b08 	ldr.w	r3, [r1], #8
 100cf5e:	fa82 f54c 	uadd8	r5, r2, ip
 100cf62:	ea82 0503 	eor.w	r5, r2, r3
 100cf66:	faa5 f58c 	sel	r5, r5, ip
 100cf6a:	b95d      	cbnz	r5, 100cf84 <strcmp+0x13c>
 100cf6c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 100cf70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 100cf74:	fa82 f54c 	uadd8	r5, r2, ip
 100cf78:	ea82 0503 	eor.w	r5, r2, r3
 100cf7c:	faa5 f58c 	sel	r5, r5, ip
 100cf80:	2d00      	cmp	r5, #0
 100cf82:	d0e8      	beq.n	100cf56 <strcmp+0x10e>
 100cf84:	ba2d      	rev	r5, r5
 100cf86:	fab5 f485 	clz	r4, r5
 100cf8a:	f024 0407 	bic.w	r4, r4, #7
 100cf8e:	fa23 f104 	lsr.w	r1, r3, r4
 100cf92:	fa22 f204 	lsr.w	r2, r2, r4
 100cf96:	f002 00ff 	and.w	r0, r2, #255	; 0xff
 100cf9a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 100cf9e:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 100cfa2:	eba0 0001 	sub.w	r0, r0, r1
 100cfa6:	4770      	bx	lr
 100cfa8:	ea4f 04c4 	mov.w	r4, r4, lsl #3
 100cfac:	f020 0003 	bic.w	r0, r0, #3
 100cfb0:	f850 2b08 	ldr.w	r2, [r0], #8
 100cfb4:	f021 0103 	bic.w	r1, r1, #3
 100cfb8:	f851 3b08 	ldr.w	r3, [r1], #8
 100cfbc:	fa0c f404 	lsl.w	r4, ip, r4
 100cfc0:	ea62 0204 	orn	r2, r2, r4
 100cfc4:	ea63 0304 	orn	r3, r3, r4
 100cfc8:	e7c9      	b.n	100cf5e <strcmp+0x116>
 100cfca:	f010 0403 	ands.w	r4, r0, #3
 100cfce:	d01a      	beq.n	100d006 <strcmp+0x1be>
 100cfd0:	eba1 0104 	sub.w	r1, r1, r4
 100cfd4:	f020 0003 	bic.w	r0, r0, #3
 100cfd8:	07e4      	lsls	r4, r4, #31
 100cfda:	f850 2b04 	ldr.w	r2, [r0], #4
 100cfde:	d006      	beq.n	100cfee <strcmp+0x1a6>
 100cfe0:	d20f      	bcs.n	100d002 <strcmp+0x1ba>
 100cfe2:	788b      	ldrb	r3, [r1, #2]
 100cfe4:	fa5f f4a2 	uxtb.w	r4, r2, ror #16
 100cfe8:	1ae4      	subs	r4, r4, r3
 100cfea:	d106      	bne.n	100cffa <strcmp+0x1b2>
 100cfec:	b12b      	cbz	r3, 100cffa <strcmp+0x1b2>
 100cfee:	78cb      	ldrb	r3, [r1, #3]
 100cff0:	fa5f f4b2 	uxtb.w	r4, r2, ror #24
 100cff4:	1ae4      	subs	r4, r4, r3
 100cff6:	d100      	bne.n	100cffa <strcmp+0x1b2>
 100cff8:	b91b      	cbnz	r3, 100d002 <strcmp+0x1ba>
 100cffa:	4620      	mov	r0, r4
 100cffc:	f85d 4b10 	ldr.w	r4, [sp], #16
 100d000:	4770      	bx	lr
 100d002:	f101 0104 	add.w	r1, r1, #4
 100d006:	f850 2b04 	ldr.w	r2, [r0], #4
 100d00a:	07cc      	lsls	r4, r1, #31
 100d00c:	f021 0103 	bic.w	r1, r1, #3
 100d010:	f851 3b04 	ldr.w	r3, [r1], #4
 100d014:	d848      	bhi.n	100d0a8 <strcmp+0x260>
 100d016:	d224      	bcs.n	100d062 <strcmp+0x21a>
 100d018:	f022 447f 	bic.w	r4, r2, #4278190080	; 0xff000000
 100d01c:	fa82 f54c 	uadd8	r5, r2, ip
 100d020:	ea94 2513 	eors.w	r5, r4, r3, lsr #8
 100d024:	faa5 f58c 	sel	r5, r5, ip
 100d028:	d10a      	bne.n	100d040 <strcmp+0x1f8>
 100d02a:	b965      	cbnz	r5, 100d046 <strcmp+0x1fe>
 100d02c:	f851 3b04 	ldr.w	r3, [r1], #4
 100d030:	ea84 0402 	eor.w	r4, r4, r2
 100d034:	ebb4 6f03 	cmp.w	r4, r3, lsl #24
 100d038:	d10e      	bne.n	100d058 <strcmp+0x210>
 100d03a:	f850 2b04 	ldr.w	r2, [r0], #4
 100d03e:	e7eb      	b.n	100d018 <strcmp+0x1d0>
 100d040:	ea4f 2313 	mov.w	r3, r3, lsr #8
 100d044:	e055      	b.n	100d0f2 <strcmp+0x2aa>
 100d046:	f035 457f 	bics.w	r5, r5, #4278190080	; 0xff000000
 100d04a:	d14d      	bne.n	100d0e8 <strcmp+0x2a0>
 100d04c:	7808      	ldrb	r0, [r1, #0]
 100d04e:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 100d052:	f1c0 0000 	rsb	r0, r0, #0
 100d056:	4770      	bx	lr
 100d058:	ea4f 6212 	mov.w	r2, r2, lsr #24
 100d05c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 100d060:	e047      	b.n	100d0f2 <strcmp+0x2aa>
 100d062:	ea02 441c 	and.w	r4, r2, ip, lsr #16
 100d066:	fa82 f54c 	uadd8	r5, r2, ip
 100d06a:	ea94 4513 	eors.w	r5, r4, r3, lsr #16
 100d06e:	faa5 f58c 	sel	r5, r5, ip
 100d072:	d10a      	bne.n	100d08a <strcmp+0x242>
 100d074:	b965      	cbnz	r5, 100d090 <strcmp+0x248>
 100d076:	f851 3b04 	ldr.w	r3, [r1], #4
 100d07a:	ea84 0402 	eor.w	r4, r4, r2
 100d07e:	ebb4 4f03 	cmp.w	r4, r3, lsl #16
 100d082:	d10c      	bne.n	100d09e <strcmp+0x256>
 100d084:	f850 2b04 	ldr.w	r2, [r0], #4
 100d088:	e7eb      	b.n	100d062 <strcmp+0x21a>
 100d08a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 100d08e:	e030      	b.n	100d0f2 <strcmp+0x2aa>
 100d090:	ea15 451c 	ands.w	r5, r5, ip, lsr #16
 100d094:	d128      	bne.n	100d0e8 <strcmp+0x2a0>
 100d096:	880b      	ldrh	r3, [r1, #0]
 100d098:	ea4f 4212 	mov.w	r2, r2, lsr #16
 100d09c:	e029      	b.n	100d0f2 <strcmp+0x2aa>
 100d09e:	ea4f 4212 	mov.w	r2, r2, lsr #16
 100d0a2:	ea03 431c 	and.w	r3, r3, ip, lsr #16
 100d0a6:	e024      	b.n	100d0f2 <strcmp+0x2aa>
 100d0a8:	f002 04ff 	and.w	r4, r2, #255	; 0xff
 100d0ac:	fa82 f54c 	uadd8	r5, r2, ip
 100d0b0:	ea94 6513 	eors.w	r5, r4, r3, lsr #24
 100d0b4:	faa5 f58c 	sel	r5, r5, ip
 100d0b8:	d10a      	bne.n	100d0d0 <strcmp+0x288>
 100d0ba:	b965      	cbnz	r5, 100d0d6 <strcmp+0x28e>
 100d0bc:	f851 3b04 	ldr.w	r3, [r1], #4
 100d0c0:	ea84 0402 	eor.w	r4, r4, r2
 100d0c4:	ebb4 2f03 	cmp.w	r4, r3, lsl #8
 100d0c8:	d109      	bne.n	100d0de <strcmp+0x296>
 100d0ca:	f850 2b04 	ldr.w	r2, [r0], #4
 100d0ce:	e7eb      	b.n	100d0a8 <strcmp+0x260>
 100d0d0:	ea4f 6313 	mov.w	r3, r3, lsr #24
 100d0d4:	e00d      	b.n	100d0f2 <strcmp+0x2aa>
 100d0d6:	f015 0fff 	tst.w	r5, #255	; 0xff
 100d0da:	d105      	bne.n	100d0e8 <strcmp+0x2a0>
 100d0dc:	680b      	ldr	r3, [r1, #0]
 100d0de:	ea4f 2212 	mov.w	r2, r2, lsr #8
 100d0e2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 100d0e6:	e004      	b.n	100d0f2 <strcmp+0x2aa>
 100d0e8:	f04f 0000 	mov.w	r0, #0
 100d0ec:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 100d0f0:	4770      	bx	lr
 100d0f2:	ba12      	rev	r2, r2
 100d0f4:	ba1b      	rev	r3, r3
 100d0f6:	fa82 f44c 	uadd8	r4, r2, ip
 100d0fa:	ea82 0403 	eor.w	r4, r2, r3
 100d0fe:	faa4 f58c 	sel	r5, r4, ip
 100d102:	fab5 f485 	clz	r4, r5
 100d106:	fa02 f204 	lsl.w	r2, r2, r4
 100d10a:	fa03 f304 	lsl.w	r3, r3, r4
 100d10e:	ea4f 6012 	mov.w	r0, r2, lsr #24
 100d112:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 100d116:	eba0 6013 	sub.w	r0, r0, r3, lsr #24
 100d11a:	4770      	bx	lr

0100d11c <strcpy>:
 100d11c:	f891 f000 	pld	[r1]
 100d120:	ea80 0201 	eor.w	r2, r0, r1
 100d124:	4684      	mov	ip, r0
 100d126:	f012 0f03 	tst.w	r2, #3
 100d12a:	d151      	bne.n	100d1d0 <strcpy+0xb4>
 100d12c:	f011 0f03 	tst.w	r1, #3
 100d130:	d134      	bne.n	100d19c <strcpy+0x80>
 100d132:	f84d 4d04 	str.w	r4, [sp, #-4]!
 100d136:	f011 0f04 	tst.w	r1, #4
 100d13a:	f851 3b04 	ldr.w	r3, [r1], #4
 100d13e:	d00b      	beq.n	100d158 <strcpy+0x3c>
 100d140:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 100d144:	439a      	bics	r2, r3
 100d146:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 100d14a:	bf04      	itt	eq
 100d14c:	f84c 3b04 	streq.w	r3, [ip], #4
 100d150:	f851 3b04 	ldreq.w	r3, [r1], #4
 100d154:	d118      	bne.n	100d188 <strcpy+0x6c>
 100d156:	bf00      	nop
 100d158:	f891 f008 	pld	[r1, #8]
 100d15c:	f851 4b04 	ldr.w	r4, [r1], #4
 100d160:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 100d164:	439a      	bics	r2, r3
 100d166:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 100d16a:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 100d16e:	d10b      	bne.n	100d188 <strcpy+0x6c>
 100d170:	f84c 3b04 	str.w	r3, [ip], #4
 100d174:	43a2      	bics	r2, r4
 100d176:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 100d17a:	bf04      	itt	eq
 100d17c:	f851 3b04 	ldreq.w	r3, [r1], #4
 100d180:	f84c 4b04 	streq.w	r4, [ip], #4
 100d184:	d0e8      	beq.n	100d158 <strcpy+0x3c>
 100d186:	4623      	mov	r3, r4
 100d188:	f80c 3b01 	strb.w	r3, [ip], #1
 100d18c:	f013 0fff 	tst.w	r3, #255	; 0xff
 100d190:	ea4f 2333 	mov.w	r3, r3, ror #8
 100d194:	d1f8      	bne.n	100d188 <strcpy+0x6c>
 100d196:	f85d 4b04 	ldr.w	r4, [sp], #4
 100d19a:	4770      	bx	lr
 100d19c:	f011 0f01 	tst.w	r1, #1
 100d1a0:	d006      	beq.n	100d1b0 <strcpy+0x94>
 100d1a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 100d1a6:	f80c 2b01 	strb.w	r2, [ip], #1
 100d1aa:	2a00      	cmp	r2, #0
 100d1ac:	bf08      	it	eq
 100d1ae:	4770      	bxeq	lr
 100d1b0:	f011 0f02 	tst.w	r1, #2
 100d1b4:	d0bd      	beq.n	100d132 <strcpy+0x16>
 100d1b6:	f831 2b02 	ldrh.w	r2, [r1], #2
 100d1ba:	f012 0fff 	tst.w	r2, #255	; 0xff
 100d1be:	bf16      	itet	ne
 100d1c0:	f82c 2b02 	strhne.w	r2, [ip], #2
 100d1c4:	f88c 2000 	strbeq.w	r2, [ip]
 100d1c8:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
 100d1cc:	d1b1      	bne.n	100d132 <strcpy+0x16>
 100d1ce:	4770      	bx	lr
 100d1d0:	f811 2b01 	ldrb.w	r2, [r1], #1
 100d1d4:	f80c 2b01 	strb.w	r2, [ip], #1
 100d1d8:	2a00      	cmp	r2, #0
 100d1da:	d1f9      	bne.n	100d1d0 <strcpy+0xb4>
 100d1dc:	4770      	bx	lr
 100d1de:	bf00      	nop

0100d1e0 <strlcpy>:
 100d1e0:	b19a      	cbz	r2, 100d20a <strlcpy+0x2a>
 100d1e2:	2a01      	cmp	r2, #1
 100d1e4:	d019      	beq.n	100d21a <strlcpy+0x3a>
 100d1e6:	b470      	push	{r4, r5, r6}
 100d1e8:	460b      	mov	r3, r1
 100d1ea:	4605      	mov	r5, r0
 100d1ec:	e001      	b.n	100d1f2 <strlcpy+0x12>
 100d1ee:	42e0      	cmn	r0, r4
 100d1f0:	d017      	beq.n	100d222 <strlcpy+0x42>
 100d1f2:	f813 6b01 	ldrb.w	r6, [r3], #1
 100d1f6:	f805 6b01 	strb.w	r6, [r5], #1
 100d1fa:	43ec      	mvns	r4, r5
 100d1fc:	4414      	add	r4, r2
 100d1fe:	2e00      	cmp	r6, #0
 100d200:	d1f5      	bne.n	100d1ee <strlcpy+0xe>
 100d202:	1a58      	subs	r0, r3, r1
 100d204:	3801      	subs	r0, #1
 100d206:	bc70      	pop	{r4, r5, r6}
 100d208:	4770      	bx	lr
 100d20a:	460b      	mov	r3, r1
 100d20c:	f813 2b01 	ldrb.w	r2, [r3], #1
 100d210:	2a00      	cmp	r2, #0
 100d212:	d1fb      	bne.n	100d20c <strlcpy+0x2c>
 100d214:	1a58      	subs	r0, r3, r1
 100d216:	3801      	subs	r0, #1
 100d218:	4770      	bx	lr
 100d21a:	2200      	movs	r2, #0
 100d21c:	460b      	mov	r3, r1
 100d21e:	7002      	strb	r2, [r0, #0]
 100d220:	e7f4      	b.n	100d20c <strlcpy+0x2c>
 100d222:	2200      	movs	r2, #0
 100d224:	702a      	strb	r2, [r5, #0]
 100d226:	f813 2b01 	ldrb.w	r2, [r3], #1
 100d22a:	2a00      	cmp	r2, #0
 100d22c:	d1fb      	bne.n	100d226 <strlcpy+0x46>
 100d22e:	1a58      	subs	r0, r3, r1
 100d230:	3801      	subs	r0, #1
 100d232:	bc70      	pop	{r4, r5, r6}
 100d234:	4770      	bx	lr
 100d236:	bf00      	nop
	...

0100d240 <strlen>:
 100d240:	f890 f000 	pld	[r0]
 100d244:	e96d 4502 	strd	r4, r5, [sp, #-8]!
 100d248:	f020 0107 	bic.w	r1, r0, #7
 100d24c:	f06f 0c00 	mvn.w	ip, #0
 100d250:	f010 0407 	ands.w	r4, r0, #7
 100d254:	f891 f020 	pld	[r1, #32]
 100d258:	f040 8049 	bne.w	100d2ee <strlen+0xae>
 100d25c:	f04f 0400 	mov.w	r4, #0
 100d260:	f06f 0007 	mvn.w	r0, #7
 100d264:	e9d1 2300 	ldrd	r2, r3, [r1]
 100d268:	f891 f040 	pld	[r1, #64]	; 0x40
 100d26c:	f100 0008 	add.w	r0, r0, #8
 100d270:	fa82 f24c 	uadd8	r2, r2, ip
 100d274:	faa4 f28c 	sel	r2, r4, ip
 100d278:	fa83 f34c 	uadd8	r3, r3, ip
 100d27c:	faa2 f38c 	sel	r3, r2, ip
 100d280:	bb4b      	cbnz	r3, 100d2d6 <strlen+0x96>
 100d282:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 100d286:	fa82 f24c 	uadd8	r2, r2, ip
 100d28a:	f100 0008 	add.w	r0, r0, #8
 100d28e:	faa4 f28c 	sel	r2, r4, ip
 100d292:	fa83 f34c 	uadd8	r3, r3, ip
 100d296:	faa2 f38c 	sel	r3, r2, ip
 100d29a:	b9e3      	cbnz	r3, 100d2d6 <strlen+0x96>
 100d29c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
 100d2a0:	fa82 f24c 	uadd8	r2, r2, ip
 100d2a4:	f100 0008 	add.w	r0, r0, #8
 100d2a8:	faa4 f28c 	sel	r2, r4, ip
 100d2ac:	fa83 f34c 	uadd8	r3, r3, ip
 100d2b0:	faa2 f38c 	sel	r3, r2, ip
 100d2b4:	b97b      	cbnz	r3, 100d2d6 <strlen+0x96>
 100d2b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
 100d2ba:	f101 0120 	add.w	r1, r1, #32
 100d2be:	fa82 f24c 	uadd8	r2, r2, ip
 100d2c2:	f100 0008 	add.w	r0, r0, #8
 100d2c6:	faa4 f28c 	sel	r2, r4, ip
 100d2ca:	fa83 f34c 	uadd8	r3, r3, ip
 100d2ce:	faa2 f38c 	sel	r3, r2, ip
 100d2d2:	2b00      	cmp	r3, #0
 100d2d4:	d0c6      	beq.n	100d264 <strlen+0x24>
 100d2d6:	2a00      	cmp	r2, #0
 100d2d8:	bf04      	itt	eq
 100d2da:	3004      	addeq	r0, #4
 100d2dc:	461a      	moveq	r2, r3
 100d2de:	ba12      	rev	r2, r2
 100d2e0:	fab2 f282 	clz	r2, r2
 100d2e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
 100d2e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 100d2ec:	4770      	bx	lr
 100d2ee:	e9d1 2300 	ldrd	r2, r3, [r1]
 100d2f2:	f004 0503 	and.w	r5, r4, #3
 100d2f6:	f1c4 0000 	rsb	r0, r4, #0
 100d2fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 100d2fe:	f014 0f04 	tst.w	r4, #4
 100d302:	f891 f040 	pld	[r1, #64]	; 0x40
 100d306:	fa0c f505 	lsl.w	r5, ip, r5
 100d30a:	ea62 0205 	orn	r2, r2, r5
 100d30e:	bf1c      	itt	ne
 100d310:	ea63 0305 	ornne	r3, r3, r5
 100d314:	4662      	movne	r2, ip
 100d316:	f04f 0400 	mov.w	r4, #0
 100d31a:	e7a9      	b.n	100d270 <strlen+0x30>

0100d31c <strncasecmp>:
 100d31c:	b34a      	cbz	r2, 100d372 <strncasecmp+0x56>
 100d31e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 100d322:	4606      	mov	r6, r0
 100d324:	460f      	mov	r7, r1
 100d326:	eb00 0802 	add.w	r8, r0, r2
 100d32a:	e004      	b.n	100d336 <strncasecmp+0x1a>
 100d32c:	1b60      	subs	r0, r4, r5
 100d32e:	d11b      	bne.n	100d368 <strncasecmp+0x4c>
 100d330:	b1e5      	cbz	r5, 100d36c <strncasecmp+0x50>
 100d332:	45b0      	cmp	r8, r6
 100d334:	d01a      	beq.n	100d36c <strncasecmp+0x50>
 100d336:	f816 4b01 	ldrb.w	r4, [r6], #1
 100d33a:	f7fe fabb 	bl	100b8b4 <__locale_ctype_ptr>
 100d33e:	f817 5b01 	ldrb.w	r5, [r7], #1
 100d342:	4420      	add	r0, r4
 100d344:	7843      	ldrb	r3, [r0, #1]
 100d346:	f003 0303 	and.w	r3, r3, #3
 100d34a:	2b01      	cmp	r3, #1
 100d34c:	bf08      	it	eq
 100d34e:	3420      	addeq	r4, #32
 100d350:	f7fe fab0 	bl	100b8b4 <__locale_ctype_ptr>
 100d354:	4428      	add	r0, r5
 100d356:	7843      	ldrb	r3, [r0, #1]
 100d358:	f003 0303 	and.w	r3, r3, #3
 100d35c:	2b01      	cmp	r3, #1
 100d35e:	d1e5      	bne.n	100d32c <strncasecmp+0x10>
 100d360:	f105 0020 	add.w	r0, r5, #32
 100d364:	1a20      	subs	r0, r4, r0
 100d366:	d0e4      	beq.n	100d332 <strncasecmp+0x16>
 100d368:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 100d36c:	2000      	movs	r0, #0
 100d36e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 100d372:	2000      	movs	r0, #0
 100d374:	4770      	bx	lr
 100d376:	bf00      	nop

0100d378 <strncmp>:
 100d378:	2a00      	cmp	r2, #0
 100d37a:	d049      	beq.n	100d410 <strncmp+0x98>
 100d37c:	ea40 0301 	orr.w	r3, r0, r1
 100d380:	f013 0303 	ands.w	r3, r3, #3
 100d384:	b4f0      	push	{r4, r5, r6, r7}
 100d386:	d125      	bne.n	100d3d4 <strncmp+0x5c>
 100d388:	2a03      	cmp	r2, #3
 100d38a:	d923      	bls.n	100d3d4 <strncmp+0x5c>
 100d38c:	6804      	ldr	r4, [r0, #0]
 100d38e:	680d      	ldr	r5, [r1, #0]
 100d390:	42ac      	cmp	r4, r5
 100d392:	d11f      	bne.n	100d3d4 <strncmp+0x5c>
 100d394:	3a04      	subs	r2, #4
 100d396:	d038      	beq.n	100d40a <strncmp+0x92>
 100d398:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
 100d39c:	ea25 0404 	bic.w	r4, r5, r4
 100d3a0:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 100d3a4:	d131      	bne.n	100d40a <strncmp+0x92>
 100d3a6:	1d07      	adds	r7, r0, #4
 100d3a8:	1d0d      	adds	r5, r1, #4
 100d3aa:	e00d      	b.n	100d3c8 <strncmp+0x50>
 100d3ac:	f857 3b04 	ldr.w	r3, [r7], #4
 100d3b0:	680e      	ldr	r6, [r1, #0]
 100d3b2:	f1a3 3401 	sub.w	r4, r3, #16843009	; 0x1010101
 100d3b6:	42b3      	cmp	r3, r6
 100d3b8:	ea24 0403 	bic.w	r4, r4, r3
 100d3bc:	d10a      	bne.n	100d3d4 <strncmp+0x5c>
 100d3be:	3a04      	subs	r2, #4
 100d3c0:	d023      	beq.n	100d40a <strncmp+0x92>
 100d3c2:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 100d3c6:	d120      	bne.n	100d40a <strncmp+0x92>
 100d3c8:	2a03      	cmp	r2, #3
 100d3ca:	4629      	mov	r1, r5
 100d3cc:	4638      	mov	r0, r7
 100d3ce:	f105 0504 	add.w	r5, r5, #4
 100d3d2:	d8eb      	bhi.n	100d3ac <strncmp+0x34>
 100d3d4:	7804      	ldrb	r4, [r0, #0]
 100d3d6:	780e      	ldrb	r6, [r1, #0]
 100d3d8:	42a6      	cmp	r6, r4
 100d3da:	d11b      	bne.n	100d414 <strncmp+0x9c>
 100d3dc:	2a01      	cmp	r2, #1
 100d3de:	bf18      	it	ne
 100d3e0:	2e00      	cmpne	r6, #0
 100d3e2:	d012      	beq.n	100d40a <strncmp+0x92>
 100d3e4:	4605      	mov	r5, r0
 100d3e6:	f815 4f01 	ldrb.w	r4, [r5, #1]!
 100d3ea:	f811 6f01 	ldrb.w	r6, [r1, #1]!
 100d3ee:	42b4      	cmp	r4, r6
 100d3f0:	ea6f 0305 	mvn.w	r3, r5
 100d3f4:	4413      	add	r3, r2
 100d3f6:	d10d      	bne.n	100d414 <strncmp+0x9c>
 100d3f8:	42d8      	cmn	r0, r3
 100d3fa:	bf0c      	ite	eq
 100d3fc:	2301      	moveq	r3, #1
 100d3fe:	2300      	movne	r3, #0
 100d400:	2c00      	cmp	r4, #0
 100d402:	bf08      	it	eq
 100d404:	2301      	moveq	r3, #1
 100d406:	2b00      	cmp	r3, #0
 100d408:	d0ed      	beq.n	100d3e6 <strncmp+0x6e>
 100d40a:	2000      	movs	r0, #0
 100d40c:	bcf0      	pop	{r4, r5, r6, r7}
 100d40e:	4770      	bx	lr
 100d410:	4610      	mov	r0, r2
 100d412:	4770      	bx	lr
 100d414:	1ba0      	subs	r0, r4, r6
 100d416:	bcf0      	pop	{r4, r5, r6, r7}
 100d418:	4770      	bx	lr
 100d41a:	bf00      	nop

0100d41c <strncpy>:
 100d41c:	2a03      	cmp	r2, #3
 100d41e:	ea40 0301 	orr.w	r3, r0, r1
 100d422:	b470      	push	{r4, r5, r6}
 100d424:	f3c3 0401 	ubfx	r4, r3, #0, #2
 100d428:	bf94      	ite	ls
 100d42a:	2500      	movls	r5, #0
 100d42c:	2501      	movhi	r5, #1
 100d42e:	2c00      	cmp	r4, #0
 100d430:	4606      	mov	r6, r0
 100d432:	bf18      	it	ne
 100d434:	2500      	movne	r5, #0
 100d436:	b9a5      	cbnz	r5, 100d462 <strncpy+0x46>
 100d438:	b18a      	cbz	r2, 100d45e <strncpy+0x42>
 100d43a:	780c      	ldrb	r4, [r1, #0]
 100d43c:	4633      	mov	r3, r6
 100d43e:	1e55      	subs	r5, r2, #1
 100d440:	f803 4b01 	strb.w	r4, [r3], #1
 100d444:	b1fc      	cbz	r4, 100d486 <strncpy+0x6a>
 100d446:	4432      	add	r2, r6
 100d448:	442e      	add	r6, r5
 100d44a:	e004      	b.n	100d456 <strncpy+0x3a>
 100d44c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 100d450:	f803 4b01 	strb.w	r4, [r3], #1
 100d454:	b1bc      	cbz	r4, 100d486 <strncpy+0x6a>
 100d456:	429a      	cmp	r2, r3
 100d458:	eba6 0503 	sub.w	r5, r6, r3
 100d45c:	d1f6      	bne.n	100d44c <strncpy+0x30>
 100d45e:	bc70      	pop	{r4, r5, r6}
 100d460:	4770      	bx	lr
 100d462:	460b      	mov	r3, r1
 100d464:	4619      	mov	r1, r3
 100d466:	f853 5b04 	ldr.w	r5, [r3], #4
 100d46a:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
 100d46e:	ea24 0405 	bic.w	r4, r4, r5
 100d472:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 100d476:	d1e0      	bne.n	100d43a <strncpy+0x1e>
 100d478:	3a04      	subs	r2, #4
 100d47a:	f846 5b04 	str.w	r5, [r6], #4
 100d47e:	2a03      	cmp	r2, #3
 100d480:	4619      	mov	r1, r3
 100d482:	d8ef      	bhi.n	100d464 <strncpy+0x48>
 100d484:	e7d8      	b.n	100d438 <strncpy+0x1c>
 100d486:	2d00      	cmp	r5, #0
 100d488:	d0e9      	beq.n	100d45e <strncpy+0x42>
 100d48a:	441d      	add	r5, r3
 100d48c:	2200      	movs	r2, #0
 100d48e:	f803 2b01 	strb.w	r2, [r3], #1
 100d492:	42ab      	cmp	r3, r5
 100d494:	d1fb      	bne.n	100d48e <strncpy+0x72>
 100d496:	bc70      	pop	{r4, r5, r6}
 100d498:	4770      	bx	lr
 100d49a:	bf00      	nop

0100d49c <_strtol_l.isra.0>:
 100d49c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100d4a0:	b083      	sub	sp, #12
 100d4a2:	460f      	mov	r7, r1
 100d4a4:	4690      	mov	r8, r2
 100d4a6:	9001      	str	r0, [sp, #4]
 100d4a8:	461e      	mov	r6, r3
 100d4aa:	468b      	mov	fp, r1
 100d4ac:	e000      	b.n	100d4b0 <_strtol_l.isra.0+0x14>
 100d4ae:	46ab      	mov	fp, r5
 100d4b0:	465d      	mov	r5, fp
 100d4b2:	980c      	ldr	r0, [sp, #48]	; 0x30
 100d4b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 100d4b8:	f7fe f9f8 	bl	100b8ac <__locale_ctype_ptr_l>
 100d4bc:	4420      	add	r0, r4
 100d4be:	7842      	ldrb	r2, [r0, #1]
 100d4c0:	f012 0208 	ands.w	r2, r2, #8
 100d4c4:	d1f3      	bne.n	100d4ae <_strtol_l.isra.0+0x12>
 100d4c6:	2c2d      	cmp	r4, #45	; 0x2d
 100d4c8:	d061      	beq.n	100d58e <_strtol_l.isra.0+0xf2>
 100d4ca:	2c2b      	cmp	r4, #43	; 0x2b
 100d4cc:	4692      	mov	sl, r2
 100d4ce:	bf04      	itt	eq
 100d4d0:	782c      	ldrbeq	r4, [r5, #0]
 100d4d2:	f10b 0502 	addeq.w	r5, fp, #2
 100d4d6:	f036 0310 	bics.w	r3, r6, #16
 100d4da:	d103      	bne.n	100d4e4 <_strtol_l.isra.0+0x48>
 100d4dc:	2c30      	cmp	r4, #48	; 0x30
 100d4de:	d05c      	beq.n	100d59a <_strtol_l.isra.0+0xfe>
 100d4e0:	b906      	cbnz	r6, 100d4e4 <_strtol_l.isra.0+0x48>
 100d4e2:	260a      	movs	r6, #10
 100d4e4:	46b3      	mov	fp, r6
 100d4e6:	f1ba 0f00 	cmp.w	sl, #0
 100d4ea:	4659      	mov	r1, fp
 100d4ec:	bf14      	ite	ne
 100d4ee:	f04f 4900 	movne.w	r9, #2147483648	; 0x80000000
 100d4f2:	f06f 4900 	mvneq.w	r9, #2147483648	; 0x80000000
 100d4f6:	4648      	mov	r0, r9
 100d4f8:	f7fc ff50 	bl	100a39c <__aeabi_uidivmod>
 100d4fc:	2200      	movs	r2, #0
 100d4fe:	4686      	mov	lr, r0
 100d500:	4610      	mov	r0, r2
 100d502:	e00e      	b.n	100d522 <_strtol_l.isra.0+0x86>
 100d504:	ebae 0400 	sub.w	r4, lr, r0
 100d508:	4299      	cmp	r1, r3
 100d50a:	fab4 f484 	clz	r4, r4
 100d50e:	ea4f 1454 	mov.w	r4, r4, lsr #5
 100d512:	bfa8      	it	ge
 100d514:	2400      	movge	r4, #0
 100d516:	b9f4      	cbnz	r4, 100d556 <_strtol_l.isra.0+0xba>
 100d518:	fb0b 3000 	mla	r0, fp, r0, r3
 100d51c:	2201      	movs	r2, #1
 100d51e:	f815 4b01 	ldrb.w	r4, [r5], #1
 100d522:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 100d526:	2b09      	cmp	r3, #9
 100d528:	d90c      	bls.n	100d544 <_strtol_l.isra.0+0xa8>
 100d52a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 100d52e:	2b19      	cmp	r3, #25
 100d530:	bf98      	it	ls
 100d532:	f1a4 0337 	subls.w	r3, r4, #55	; 0x37
 100d536:	d905      	bls.n	100d544 <_strtol_l.isra.0+0xa8>
 100d538:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 100d53c:	2b19      	cmp	r3, #25
 100d53e:	d80d      	bhi.n	100d55c <_strtol_l.isra.0+0xc0>
 100d540:	f1a4 0357 	sub.w	r3, r4, #87	; 0x57
 100d544:	429e      	cmp	r6, r3
 100d546:	dd09      	ble.n	100d55c <_strtol_l.isra.0+0xc0>
 100d548:	4586      	cmp	lr, r0
 100d54a:	bf2c      	ite	cs
 100d54c:	2400      	movcs	r4, #0
 100d54e:	2401      	movcc	r4, #1
 100d550:	ea54 72d2 	orrs.w	r2, r4, r2, lsr #31
 100d554:	d0d6      	beq.n	100d504 <_strtol_l.isra.0+0x68>
 100d556:	f04f 32ff 	mov.w	r2, #4294967295
 100d55a:	e7e0      	b.n	100d51e <_strtol_l.isra.0+0x82>
 100d55c:	1c53      	adds	r3, r2, #1
 100d55e:	d00c      	beq.n	100d57a <_strtol_l.isra.0+0xde>
 100d560:	f1ba 0f00 	cmp.w	sl, #0
 100d564:	d000      	beq.n	100d568 <_strtol_l.isra.0+0xcc>
 100d566:	4240      	negs	r0, r0
 100d568:	f1b8 0f00 	cmp.w	r8, #0
 100d56c:	d002      	beq.n	100d574 <_strtol_l.isra.0+0xd8>
 100d56e:	bb1a      	cbnz	r2, 100d5b8 <_strtol_l.isra.0+0x11c>
 100d570:	f8c8 7000 	str.w	r7, [r8]
 100d574:	b003      	add	sp, #12
 100d576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100d57a:	9a01      	ldr	r2, [sp, #4]
 100d57c:	2322      	movs	r3, #34	; 0x22
 100d57e:	4648      	mov	r0, r9
 100d580:	6013      	str	r3, [r2, #0]
 100d582:	f1b8 0f00 	cmp.w	r8, #0
 100d586:	d0f5      	beq.n	100d574 <_strtol_l.isra.0+0xd8>
 100d588:	1e6f      	subs	r7, r5, #1
 100d58a:	4648      	mov	r0, r9
 100d58c:	e7f0      	b.n	100d570 <_strtol_l.isra.0+0xd4>
 100d58e:	782c      	ldrb	r4, [r5, #0]
 100d590:	f04f 0a01 	mov.w	sl, #1
 100d594:	f10b 0502 	add.w	r5, fp, #2
 100d598:	e79d      	b.n	100d4d6 <_strtol_l.isra.0+0x3a>
 100d59a:	782b      	ldrb	r3, [r5, #0]
 100d59c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 100d5a0:	2b58      	cmp	r3, #88	; 0x58
 100d5a2:	d104      	bne.n	100d5ae <_strtol_l.isra.0+0x112>
 100d5a4:	2610      	movs	r6, #16
 100d5a6:	786c      	ldrb	r4, [r5, #1]
 100d5a8:	46b3      	mov	fp, r6
 100d5aa:	3502      	adds	r5, #2
 100d5ac:	e79b      	b.n	100d4e6 <_strtol_l.isra.0+0x4a>
 100d5ae:	2e00      	cmp	r6, #0
 100d5b0:	d198      	bne.n	100d4e4 <_strtol_l.isra.0+0x48>
 100d5b2:	2608      	movs	r6, #8
 100d5b4:	46b3      	mov	fp, r6
 100d5b6:	e796      	b.n	100d4e6 <_strtol_l.isra.0+0x4a>
 100d5b8:	4681      	mov	r9, r0
 100d5ba:	e7e5      	b.n	100d588 <_strtol_l.isra.0+0xec>

0100d5bc <_strtol_r>:
 100d5bc:	b530      	push	{r4, r5, lr}
 100d5be:	f249 7498 	movw	r4, #38808	; 0x9798
 100d5c2:	f2c0 1405 	movt	r4, #261	; 0x105
 100d5c6:	b083      	sub	sp, #12
 100d5c8:	f649 35c8 	movw	r5, #39880	; 0x9bc8
 100d5cc:	f2c0 1505 	movt	r5, #261	; 0x105
 100d5d0:	6824      	ldr	r4, [r4, #0]
 100d5d2:	6b64      	ldr	r4, [r4, #52]	; 0x34
 100d5d4:	2c00      	cmp	r4, #0
 100d5d6:	bf08      	it	eq
 100d5d8:	462c      	moveq	r4, r5
 100d5da:	9400      	str	r4, [sp, #0]
 100d5dc:	f7ff ff5e 	bl	100d49c <_strtol_l.isra.0>
 100d5e0:	b003      	add	sp, #12
 100d5e2:	bd30      	pop	{r4, r5, pc}

0100d5e4 <strtol_l>:
 100d5e4:	b510      	push	{r4, lr}
 100d5e6:	f249 7498 	movw	r4, #38808	; 0x9798
 100d5ea:	b082      	sub	sp, #8
 100d5ec:	f2c0 1405 	movt	r4, #261	; 0x105
 100d5f0:	9300      	str	r3, [sp, #0]
 100d5f2:	4613      	mov	r3, r2
 100d5f4:	460a      	mov	r2, r1
 100d5f6:	4601      	mov	r1, r0
 100d5f8:	6820      	ldr	r0, [r4, #0]
 100d5fa:	f7ff ff4f 	bl	100d49c <_strtol_l.isra.0>
 100d5fe:	b002      	add	sp, #8
 100d600:	bd10      	pop	{r4, pc}
 100d602:	bf00      	nop

0100d604 <strtol>:
 100d604:	f249 7398 	movw	r3, #38808	; 0x9798
 100d608:	f2c0 1305 	movt	r3, #261	; 0x105
 100d60c:	b570      	push	{r4, r5, r6, lr}
 100d60e:	b082      	sub	sp, #8
 100d610:	681e      	ldr	r6, [r3, #0]
 100d612:	f649 35c8 	movw	r5, #39880	; 0x9bc8
 100d616:	f2c0 1505 	movt	r5, #261	; 0x105
 100d61a:	4613      	mov	r3, r2
 100d61c:	460a      	mov	r2, r1
 100d61e:	4601      	mov	r1, r0
 100d620:	6b74      	ldr	r4, [r6, #52]	; 0x34
 100d622:	4630      	mov	r0, r6
 100d624:	2c00      	cmp	r4, #0
 100d626:	bf08      	it	eq
 100d628:	462c      	moveq	r4, r5
 100d62a:	9400      	str	r4, [sp, #0]
 100d62c:	f7ff ff36 	bl	100d49c <_strtol_l.isra.0>
 100d630:	b002      	add	sp, #8
 100d632:	bd70      	pop	{r4, r5, r6, pc}
 100d634:	0000      	movs	r0, r0
	...

0100d638 <_svfprintf_r>:
 100d638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100d63c:	460c      	mov	r4, r1
 100d63e:	ed2d 8b0a 	vpush	{d8-d12}
 100d642:	4615      	mov	r5, r2
 100d644:	4682      	mov	sl, r0
 100d646:	b0d5      	sub	sp, #340	; 0x154
 100d648:	f10d 0b90 	add.w	fp, sp, #144	; 0x90
 100d64c:	9108      	str	r1, [sp, #32]
 100d64e:	9309      	str	r3, [sp, #36]	; 0x24
 100d650:	f005 fade 	bl	1012c10 <_localeconv_r>
 100d654:	6803      	ldr	r3, [r0, #0]
 100d656:	4618      	mov	r0, r3
 100d658:	9317      	str	r3, [sp, #92]	; 0x5c
 100d65a:	f7ff fdf1 	bl	100d240 <strlen>
 100d65e:	2208      	movs	r2, #8
 100d660:	2100      	movs	r1, #0
 100d662:	9016      	str	r0, [sp, #88]	; 0x58
 100d664:	4658      	mov	r0, fp
 100d666:	f7ff f9db 	bl	100ca20 <memset>
 100d66a:	89a3      	ldrh	r3, [r4, #12]
 100d66c:	061a      	lsls	r2, r3, #24
 100d66e:	d503      	bpl.n	100d678 <_svfprintf_r+0x40>
 100d670:	6923      	ldr	r3, [r4, #16]
 100d672:	2b00      	cmp	r3, #0
 100d674:	f000 87d7 	beq.w	100e626 <_svfprintf_r+0xfee>
 100d678:	eeb4 bb00 	vmov.f64	d11, #64	; 0x3e000000  0.125
 100d67c:	f249 7898 	movw	r8, #38808	; 0x9798
 100d680:	ed9f 8b75 	vldr	d8, [pc, #468]	; 100d858 <_svfprintf_r+0x220>
 100d684:	f2c0 1805 	movt	r8, #261	; 0x105
 100d688:	462f      	mov	r7, r5
 100d68a:	2300      	movs	r3, #0
 100d68c:	f649 31c8 	movw	r1, #39880	; 0x9bc8
 100d690:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100d694:	f2c0 1105 	movt	r1, #261	; 0x105
 100d698:	9312      	str	r3, [sp, #72]	; 0x48
 100d69a:	910f      	str	r1, [sp, #60]	; 0x3c
 100d69c:	9315      	str	r3, [sp, #84]	; 0x54
 100d69e:	9318      	str	r3, [sp, #96]	; 0x60
 100d6a0:	9314      	str	r3, [sp, #80]	; 0x50
 100d6a2:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
 100d6a6:	eeb3 9b00 	vmov.f64	d9, #48	; 0x41800000  16.0
 100d6aa:	9305      	str	r3, [sp, #20]
 100d6ac:	e9cd 3329 	strd	r3, r3, [sp, #164]	; 0xa4
 100d6b0:	f8cd 90a0 	str.w	r9, [sp, #160]	; 0xa0
 100d6b4:	eeb6 ab00 	vmov.f64	d10, #96	; 0x3f000000  0.5
 100d6b8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 100d6ba:	463c      	mov	r4, r7
 100d6bc:	f8d8 3000 	ldr.w	r3, [r8]
 100d6c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 100d6c2:	2b00      	cmp	r3, #0
 100d6c4:	bf08      	it	eq
 100d6c6:	4633      	moveq	r3, r6
 100d6c8:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 100d6cc:	f7fe f8de 	bl	100b88c <__locale_mb_cur_max>
 100d6d0:	f8cd b000 	str.w	fp, [sp]
 100d6d4:	4622      	mov	r2, r4
 100d6d6:	a920      	add	r1, sp, #128	; 0x80
 100d6d8:	4603      	mov	r3, r0
 100d6da:	4650      	mov	r0, sl
 100d6dc:	47a8      	blx	r5
 100d6de:	2800      	cmp	r0, #0
 100d6e0:	4603      	mov	r3, r0
 100d6e2:	f000 8083 	beq.w	100d7ec <_svfprintf_r+0x1b4>
 100d6e6:	db79      	blt.n	100d7dc <_svfprintf_r+0x1a4>
 100d6e8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 100d6ea:	2a25      	cmp	r2, #37	; 0x25
 100d6ec:	d001      	beq.n	100d6f2 <_svfprintf_r+0xba>
 100d6ee:	441c      	add	r4, r3
 100d6f0:	e7e4      	b.n	100d6bc <_svfprintf_r+0x84>
 100d6f2:	1be6      	subs	r6, r4, r7
 100d6f4:	4605      	mov	r5, r0
 100d6f6:	d17c      	bne.n	100d7f2 <_svfprintf_r+0x1ba>
 100d6f8:	2300      	movs	r3, #0
 100d6fa:	1c67      	adds	r7, r4, #1
 100d6fc:	461e      	mov	r6, r3
 100d6fe:	9306      	str	r3, [sp, #24]
 100d700:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100d704:	f04f 32ff 	mov.w	r2, #4294967295
 100d708:	7863      	ldrb	r3, [r4, #1]
 100d70a:	240a      	movs	r4, #10
 100d70c:	9204      	str	r2, [sp, #16]
 100d70e:	3701      	adds	r7, #1
 100d710:	f1a3 0220 	sub.w	r2, r3, #32
 100d714:	2a5a      	cmp	r2, #90	; 0x5a
 100d716:	f200 83b7 	bhi.w	100de88 <_svfprintf_r+0x850>
 100d71a:	e8df f012 	tbh	[pc, r2, lsl #1]
 100d71e:	01f3      	.short	0x01f3
 100d720:	03b503b5 	.word	0x03b503b5
 100d724:	03b501ef 	.word	0x03b501ef
 100d728:	03b503b5 	.word	0x03b503b5
 100d72c:	03b501d2 	.word	0x03b501d2
 100d730:	01c403b5 	.word	0x01c403b5
 100d734:	03b5037a 	.word	0x03b5037a
 100d738:	020f0229 	.word	0x020f0229
 100d73c:	020b03b5 	.word	0x020b03b5
 100d740:	01a201a2 	.word	0x01a201a2
 100d744:	01a201a2 	.word	0x01a201a2
 100d748:	01a201a2 	.word	0x01a201a2
 100d74c:	01a201a2 	.word	0x01a201a2
 100d750:	03b501a2 	.word	0x03b501a2
 100d754:	03b503b5 	.word	0x03b503b5
 100d758:	03b503b5 	.word	0x03b503b5
 100d75c:	03b503b5 	.word	0x03b503b5
 100d760:	03b5037f 	.word	0x03b5037f
 100d764:	03100350 	.word	0x03100350
 100d768:	037f037f 	.word	0x037f037f
 100d76c:	03b5037f 	.word	0x03b5037f
 100d770:	03b503b5 	.word	0x03b503b5
 100d774:	02e603b5 	.word	0x02e603b5
 100d778:	03b503b5 	.word	0x03b503b5
 100d77c:	03b502da 	.word	0x03b502da
 100d780:	03b503b5 	.word	0x03b503b5
 100d784:	03b502aa 	.word	0x03b502aa
 100d788:	03b5029b 	.word	0x03b5029b
 100d78c:	026d03b5 	.word	0x026d03b5
 100d790:	03b503b5 	.word	0x03b503b5
 100d794:	03b503b5 	.word	0x03b503b5
 100d798:	03b503b5 	.word	0x03b503b5
 100d79c:	03b503b5 	.word	0x03b503b5
 100d7a0:	03b5037f 	.word	0x03b5037f
 100d7a4:	02410350 	.word	0x02410350
 100d7a8:	037f037f 	.word	0x037f037f
 100d7ac:	0237037f 	.word	0x0237037f
 100d7b0:	005b0241 	.word	0x005b0241
 100d7b4:	022d03b5 	.word	0x022d03b5
 100d7b8:	02fb03b5 	.word	0x02fb03b5
 100d7bc:	01af02ea 	.word	0x01af02ea
 100d7c0:	03b5005b 	.word	0x03b5005b
 100d7c4:	005d02aa 	.word	0x005d02aa
 100d7c8:	03b501fd 	.word	0x03b501fd
 100d7cc:	00a103b5 	.word	0x00a103b5
 100d7d0:	005d03b5 	.word	0x005d03b5
 100d7d4:	f046 0620 	orr.w	r6, r6, #32
 100d7d8:	783b      	ldrb	r3, [r7, #0]
 100d7da:	e798      	b.n	100d70e <_svfprintf_r+0xd6>
 100d7dc:	2208      	movs	r2, #8
 100d7de:	2100      	movs	r1, #0
 100d7e0:	4658      	mov	r0, fp
 100d7e2:	f7ff f91d 	bl	100ca20 <memset>
 100d7e6:	2301      	movs	r3, #1
 100d7e8:	441c      	add	r4, r3
 100d7ea:	e767      	b.n	100d6bc <_svfprintf_r+0x84>
 100d7ec:	1be6      	subs	r6, r4, r7
 100d7ee:	4605      	mov	r5, r0
 100d7f0:	d012      	beq.n	100d818 <_svfprintf_r+0x1e0>
 100d7f2:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 100d7f6:	e9c9 7600 	strd	r7, r6, [r9]
 100d7fa:	3301      	adds	r3, #1
 100d7fc:	4432      	add	r2, r6
 100d7fe:	2b07      	cmp	r3, #7
 100d800:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100d804:	bfd8      	it	le
 100d806:	f109 0908 	addle.w	r9, r9, #8
 100d80a:	dc19      	bgt.n	100d840 <_svfprintf_r+0x208>
 100d80c:	9b05      	ldr	r3, [sp, #20]
 100d80e:	4433      	add	r3, r6
 100d810:	9305      	str	r3, [sp, #20]
 100d812:	2d00      	cmp	r5, #0
 100d814:	f47f af70 	bne.w	100d6f8 <_svfprintf_r+0xc0>
 100d818:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 100d81a:	2b00      	cmp	r3, #0
 100d81c:	f041 826d 	bne.w	100ecfa <_svfprintf_r+0x16c2>
 100d820:	9b08      	ldr	r3, [sp, #32]
 100d822:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 100d826:	f013 0f40 	tst.w	r3, #64	; 0x40
 100d82a:	9b05      	ldr	r3, [sp, #20]
 100d82c:	bf18      	it	ne
 100d82e:	f04f 33ff 	movne.w	r3, #4294967295
 100d832:	9305      	str	r3, [sp, #20]
 100d834:	9805      	ldr	r0, [sp, #20]
 100d836:	b055      	add	sp, #340	; 0x154
 100d838:	ecbd 8b0a 	vpop	{d8-d12}
 100d83c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100d840:	aa28      	add	r2, sp, #160	; 0xa0
 100d842:	9908      	ldr	r1, [sp, #32]
 100d844:	4650      	mov	r0, sl
 100d846:	f006 fa4f 	bl	1013ce8 <__ssprint_r>
 100d84a:	2800      	cmp	r0, #0
 100d84c:	d1e8      	bne.n	100d820 <_svfprintf_r+0x1e8>
 100d84e:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100d852:	e7db      	b.n	100d80c <_svfprintf_r+0x1d4>
 100d854:	f3af 8000 	nop.w
	...
 100d860:	06b0      	lsls	r0, r6, #26
 100d862:	930e      	str	r3, [sp, #56]	; 0x38
 100d864:	f249 3300 	movw	r3, #37632	; 0x9300
 100d868:	f2c0 1305 	movt	r3, #261	; 0x105
 100d86c:	9315      	str	r3, [sp, #84]	; 0x54
 100d86e:	f140 81cc 	bpl.w	100dc0a <_svfprintf_r+0x5d2>
 100d872:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100d874:	3507      	adds	r5, #7
 100d876:	f025 0307 	bic.w	r3, r5, #7
 100d87a:	e8f3 4502 	ldrd	r4, r5, [r3], #8
 100d87e:	9309      	str	r3, [sp, #36]	; 0x24
 100d880:	ea54 0305 	orrs.w	r3, r4, r5
 100d884:	f006 0301 	and.w	r3, r6, #1
 100d888:	bf08      	it	eq
 100d88a:	2300      	moveq	r3, #0
 100d88c:	2b00      	cmp	r3, #0
 100d88e:	f040 81d8 	bne.w	100dc42 <_svfprintf_r+0x60a>
 100d892:	f426 6380 	bic.w	r3, r6, #1024	; 0x400
 100d896:	9303      	str	r3, [sp, #12]
 100d898:	2302      	movs	r3, #2
 100d89a:	9904      	ldr	r1, [sp, #16]
 100d89c:	2200      	movs	r2, #0
 100d89e:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 100d8a2:	1c4a      	adds	r2, r1, #1
 100d8a4:	f000 826c 	beq.w	100dd80 <_svfprintf_r+0x748>
 100d8a8:	ea54 0205 	orrs.w	r2, r4, r5
 100d8ac:	9a03      	ldr	r2, [sp, #12]
 100d8ae:	f022 0680 	bic.w	r6, r2, #128	; 0x80
 100d8b2:	bf14      	ite	ne
 100d8b4:	2201      	movne	r2, #1
 100d8b6:	2200      	moveq	r2, #0
 100d8b8:	2900      	cmp	r1, #0
 100d8ba:	bf18      	it	ne
 100d8bc:	2201      	movne	r2, #1
 100d8be:	2a00      	cmp	r2, #0
 100d8c0:	f040 873e 	bne.w	100e740 <_svfprintf_r+0x1108>
 100d8c4:	2b00      	cmp	r3, #0
 100d8c6:	f040 84da 	bne.w	100e27e <_svfprintf_r+0xc46>
 100d8ca:	9a03      	ldr	r2, [sp, #12]
 100d8cc:	9304      	str	r3, [sp, #16]
 100d8ce:	f012 0201 	ands.w	r2, r2, #1
 100d8d2:	9207      	str	r2, [sp, #28]
 100d8d4:	bf04      	itt	eq
 100d8d6:	ab54      	addeq	r3, sp, #336	; 0x150
 100d8d8:	930b      	streq	r3, [sp, #44]	; 0x2c
 100d8da:	d005      	beq.n	100d8e8 <_svfprintf_r+0x2b0>
 100d8dc:	2330      	movs	r3, #48	; 0x30
 100d8de:	f88d 314f 	strb.w	r3, [sp, #335]	; 0x14f
 100d8e2:	f20d 134f 	addw	r3, sp, #335	; 0x14f
 100d8e6:	930b      	str	r3, [sp, #44]	; 0x2c
 100d8e8:	2300      	movs	r3, #0
 100d8ea:	9a04      	ldr	r2, [sp, #16]
 100d8ec:	930a      	str	r3, [sp, #40]	; 0x28
 100d8ee:	9313      	str	r3, [sp, #76]	; 0x4c
 100d8f0:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 100d8f4:	9b07      	ldr	r3, [sp, #28]
 100d8f6:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100d8fa:	4293      	cmp	r3, r2
 100d8fc:	bfb8      	it	lt
 100d8fe:	4613      	movlt	r3, r2
 100d900:	9303      	str	r3, [sp, #12]
 100d902:	b111      	cbz	r1, 100d90a <_svfprintf_r+0x2d2>
 100d904:	9b03      	ldr	r3, [sp, #12]
 100d906:	3301      	adds	r3, #1
 100d908:	9303      	str	r3, [sp, #12]
 100d90a:	f016 0302 	ands.w	r3, r6, #2
 100d90e:	930c      	str	r3, [sp, #48]	; 0x30
 100d910:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100d912:	bf1e      	ittt	ne
 100d914:	9b03      	ldrne	r3, [sp, #12]
 100d916:	3302      	addne	r3, #2
 100d918:	9303      	strne	r3, [sp, #12]
 100d91a:	f016 0384 	ands.w	r3, r6, #132	; 0x84
 100d91e:	930d      	str	r3, [sp, #52]	; 0x34
 100d920:	d104      	bne.n	100d92c <_svfprintf_r+0x2f4>
 100d922:	9b06      	ldr	r3, [sp, #24]
 100d924:	9803      	ldr	r0, [sp, #12]
 100d926:	1a1c      	subs	r4, r3, r0
 100d928:	2c00      	cmp	r4, #0
 100d92a:	dc60      	bgt.n	100d9ee <_svfprintf_r+0x3b6>
 100d92c:	b189      	cbz	r1, 100d952 <_svfprintf_r+0x31a>
 100d92e:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100d930:	f10d 0077 	add.w	r0, sp, #119	; 0x77
 100d934:	3201      	adds	r2, #1
 100d936:	f8c9 0000 	str.w	r0, [r9]
 100d93a:	3101      	adds	r1, #1
 100d93c:	2001      	movs	r0, #1
 100d93e:	2907      	cmp	r1, #7
 100d940:	f8c9 0004 	str.w	r0, [r9, #4]
 100d944:	922a      	str	r2, [sp, #168]	; 0xa8
 100d946:	bfd8      	it	le
 100d948:	f109 0908 	addle.w	r9, r9, #8
 100d94c:	9129      	str	r1, [sp, #164]	; 0xa4
 100d94e:	f300 843e 	bgt.w	100e1ce <_svfprintf_r+0xb96>
 100d952:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 100d954:	b183      	cbz	r3, 100d978 <_svfprintf_r+0x340>
 100d956:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100d958:	a91e      	add	r1, sp, #120	; 0x78
 100d95a:	3202      	adds	r2, #2
 100d95c:	f8c9 1000 	str.w	r1, [r9]
 100d960:	3301      	adds	r3, #1
 100d962:	2102      	movs	r1, #2
 100d964:	2b07      	cmp	r3, #7
 100d966:	f8c9 1004 	str.w	r1, [r9, #4]
 100d96a:	922a      	str	r2, [sp, #168]	; 0xa8
 100d96c:	bfd8      	it	le
 100d96e:	f109 0908 	addle.w	r9, r9, #8
 100d972:	9329      	str	r3, [sp, #164]	; 0xa4
 100d974:	f300 8437 	bgt.w	100e1e6 <_svfprintf_r+0xbae>
 100d978:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 100d97a:	2b80      	cmp	r3, #128	; 0x80
 100d97c:	f000 8309 	beq.w	100df92 <_svfprintf_r+0x95a>
 100d980:	9b04      	ldr	r3, [sp, #16]
 100d982:	9907      	ldr	r1, [sp, #28]
 100d984:	1a5c      	subs	r4, r3, r1
 100d986:	2c00      	cmp	r4, #0
 100d988:	f300 8350 	bgt.w	100e02c <_svfprintf_r+0x9f4>
 100d98c:	05f5      	lsls	r5, r6, #23
 100d98e:	f100 82a1 	bmi.w	100ded4 <_svfprintf_r+0x89c>
 100d992:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100d994:	9907      	ldr	r1, [sp, #28]
 100d996:	3301      	adds	r3, #1
 100d998:	980b      	ldr	r0, [sp, #44]	; 0x2c
 100d99a:	2b07      	cmp	r3, #7
 100d99c:	440a      	add	r2, r1
 100d99e:	f8c9 1004 	str.w	r1, [r9, #4]
 100d9a2:	f8c9 0000 	str.w	r0, [r9]
 100d9a6:	922a      	str	r2, [sp, #168]	; 0xa8
 100d9a8:	9329      	str	r3, [sp, #164]	; 0xa4
 100d9aa:	f300 8404 	bgt.w	100e1b6 <_svfprintf_r+0xb7e>
 100d9ae:	f109 0908 	add.w	r9, r9, #8
 100d9b2:	0771      	lsls	r1, r6, #29
 100d9b4:	d505      	bpl.n	100d9c2 <_svfprintf_r+0x38a>
 100d9b6:	9b06      	ldr	r3, [sp, #24]
 100d9b8:	9903      	ldr	r1, [sp, #12]
 100d9ba:	1a5c      	subs	r4, r3, r1
 100d9bc:	2c00      	cmp	r4, #0
 100d9be:	f300 841e 	bgt.w	100e1fe <_svfprintf_r+0xbc6>
 100d9c2:	e9dd 3105 	ldrd	r3, r1, [sp, #20]
 100d9c6:	9803      	ldr	r0, [sp, #12]
 100d9c8:	4281      	cmp	r1, r0
 100d9ca:	bfac      	ite	ge
 100d9cc:	185b      	addge	r3, r3, r1
 100d9ce:	181b      	addlt	r3, r3, r0
 100d9d0:	9305      	str	r3, [sp, #20]
 100d9d2:	2a00      	cmp	r2, #0
 100d9d4:	f040 838b 	bne.w	100e0ee <_svfprintf_r+0xab6>
 100d9d8:	2300      	movs	r3, #0
 100d9da:	9329      	str	r3, [sp, #164]	; 0xa4
 100d9dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 100d9de:	b11b      	cbz	r3, 100d9e8 <_svfprintf_r+0x3b0>
 100d9e0:	990a      	ldr	r1, [sp, #40]	; 0x28
 100d9e2:	4650      	mov	r0, sl
 100d9e4:	f004 fdec 	bl	10125c0 <_free_r>
 100d9e8:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100d9ec:	e664      	b.n	100d6b8 <_svfprintf_r+0x80>
 100d9ee:	2c10      	cmp	r4, #16
 100d9f0:	f246 5554 	movw	r5, #25940	; 0x6554
 100d9f4:	bfc8      	it	gt
 100d9f6:	961b      	strgt	r6, [sp, #108]	; 0x6c
 100d9f8:	f2c0 1505 	movt	r5, #261	; 0x105
 100d9fc:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100d9fe:	bfc4      	itt	gt
 100da00:	2310      	movgt	r3, #16
 100da02:	9e08      	ldrgt	r6, [sp, #32]
 100da04:	dc03      	bgt.n	100da0e <_svfprintf_r+0x3d6>
 100da06:	e01e      	b.n	100da46 <_svfprintf_r+0x40e>
 100da08:	3c10      	subs	r4, #16
 100da0a:	2c10      	cmp	r4, #16
 100da0c:	dd1a      	ble.n	100da44 <_svfprintf_r+0x40c>
 100da0e:	3101      	adds	r1, #1
 100da10:	3210      	adds	r2, #16
 100da12:	2907      	cmp	r1, #7
 100da14:	e9c9 5300 	strd	r5, r3, [r9]
 100da18:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100da1c:	f109 0908 	add.w	r9, r9, #8
 100da20:	ddf2      	ble.n	100da08 <_svfprintf_r+0x3d0>
 100da22:	aa28      	add	r2, sp, #160	; 0xa0
 100da24:	4631      	mov	r1, r6
 100da26:	4650      	mov	r0, sl
 100da28:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100da2c:	f006 f95c 	bl	1013ce8 <__ssprint_r>
 100da30:	2800      	cmp	r0, #0
 100da32:	f040 8364 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100da36:	3c10      	subs	r4, #16
 100da38:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100da3c:	2c10      	cmp	r4, #16
 100da3e:	f04f 0310 	mov.w	r3, #16
 100da42:	dce4      	bgt.n	100da0e <_svfprintf_r+0x3d6>
 100da44:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 100da46:	3101      	adds	r1, #1
 100da48:	4422      	add	r2, r4
 100da4a:	2907      	cmp	r1, #7
 100da4c:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100da50:	e9c9 5400 	strd	r5, r4, [r9]
 100da54:	f300 86f5 	bgt.w	100e842 <_svfprintf_r+0x120a>
 100da58:	f109 0908 	add.w	r9, r9, #8
 100da5c:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100da60:	e764      	b.n	100d92c <_svfprintf_r+0x2f4>
 100da62:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100da66:	2100      	movs	r1, #0
 100da68:	f817 3b01 	ldrb.w	r3, [r7], #1
 100da6c:	fb04 2101 	mla	r1, r4, r1, r2
 100da70:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100da74:	2a09      	cmp	r2, #9
 100da76:	d9f7      	bls.n	100da68 <_svfprintf_r+0x430>
 100da78:	9106      	str	r1, [sp, #24]
 100da7a:	e649      	b.n	100d710 <_svfprintf_r+0xd8>
 100da7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100da7e:	f046 0202 	orr.w	r2, r6, #2
 100da82:	f249 3100 	movw	r1, #37632	; 0x9300
 100da86:	9203      	str	r2, [sp, #12]
 100da88:	f2c0 1105 	movt	r1, #261	; 0x105
 100da8c:	f647 0230 	movw	r2, #30768	; 0x7830
 100da90:	f853 4b04 	ldr.w	r4, [r3], #4
 100da94:	2500      	movs	r5, #0
 100da96:	f8ad 2078 	strh.w	r2, [sp, #120]	; 0x78
 100da9a:	2278      	movs	r2, #120	; 0x78
 100da9c:	9115      	str	r1, [sp, #84]	; 0x54
 100da9e:	9309      	str	r3, [sp, #36]	; 0x24
 100daa0:	2302      	movs	r3, #2
 100daa2:	920e      	str	r2, [sp, #56]	; 0x38
 100daa4:	e6f9      	b.n	100d89a <_svfprintf_r+0x262>
 100daa6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100daa8:	783b      	ldrb	r3, [r7, #0]
 100daaa:	f852 1b04 	ldr.w	r1, [r2], #4
 100daae:	2900      	cmp	r1, #0
 100dab0:	9106      	str	r1, [sp, #24]
 100dab2:	bfa8      	it	ge
 100dab4:	9209      	strge	r2, [sp, #36]	; 0x24
 100dab6:	f6bf ae2a 	bge.w	100d70e <_svfprintf_r+0xd6>
 100daba:	4249      	negs	r1, r1
 100dabc:	9209      	str	r2, [sp, #36]	; 0x24
 100dabe:	9106      	str	r1, [sp, #24]
 100dac0:	e057      	b.n	100db72 <_svfprintf_r+0x53a>
 100dac2:	4650      	mov	r0, sl
 100dac4:	f005 f8a4 	bl	1012c10 <_localeconv_r>
 100dac8:	6843      	ldr	r3, [r0, #4]
 100daca:	4618      	mov	r0, r3
 100dacc:	931a      	str	r3, [sp, #104]	; 0x68
 100dace:	f7ff fbb7 	bl	100d240 <strlen>
 100dad2:	4605      	mov	r5, r0
 100dad4:	9019      	str	r0, [sp, #100]	; 0x64
 100dad6:	4650      	mov	r0, sl
 100dad8:	f005 f89a 	bl	1012c10 <_localeconv_r>
 100dadc:	6883      	ldr	r3, [r0, #8]
 100dade:	2d00      	cmp	r5, #0
 100dae0:	bf18      	it	ne
 100dae2:	2b00      	cmpne	r3, #0
 100dae4:	9314      	str	r3, [sp, #80]	; 0x50
 100dae6:	f43f ae77 	beq.w	100d7d8 <_svfprintf_r+0x1a0>
 100daea:	9b14      	ldr	r3, [sp, #80]	; 0x50
 100daec:	781a      	ldrb	r2, [r3, #0]
 100daee:	783b      	ldrb	r3, [r7, #0]
 100daf0:	2a00      	cmp	r2, #0
 100daf2:	f43f ae0c 	beq.w	100d70e <_svfprintf_r+0xd6>
 100daf6:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
 100dafa:	e608      	b.n	100d70e <_svfprintf_r+0xd6>
 100dafc:	f046 0601 	orr.w	r6, r6, #1
 100db00:	783b      	ldrb	r3, [r7, #0]
 100db02:	e604      	b.n	100d70e <_svfprintf_r+0xd6>
 100db04:	f89d 2077 	ldrb.w	r2, [sp, #119]	; 0x77
 100db08:	783b      	ldrb	r3, [r7, #0]
 100db0a:	2a00      	cmp	r2, #0
 100db0c:	f47f adff 	bne.w	100d70e <_svfprintf_r+0xd6>
 100db10:	2220      	movs	r2, #32
 100db12:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 100db16:	e5fa      	b.n	100d70e <_svfprintf_r+0xd6>
 100db18:	06b0      	lsls	r0, r6, #26
 100db1a:	930e      	str	r3, [sp, #56]	; 0x38
 100db1c:	f140 8531 	bpl.w	100e582 <_svfprintf_r+0xf4a>
 100db20:	9603      	str	r6, [sp, #12]
 100db22:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100db24:	2301      	movs	r3, #1
 100db26:	3507      	adds	r5, #7
 100db28:	f025 0207 	bic.w	r2, r5, #7
 100db2c:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 100db30:	9209      	str	r2, [sp, #36]	; 0x24
 100db32:	e6b2      	b.n	100d89a <_svfprintf_r+0x262>
 100db34:	f046 0680 	orr.w	r6, r6, #128	; 0x80
 100db38:	783b      	ldrb	r3, [r7, #0]
 100db3a:	e5e8      	b.n	100d70e <_svfprintf_r+0xd6>
 100db3c:	4639      	mov	r1, r7
 100db3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 100db42:	2b2a      	cmp	r3, #42	; 0x2a
 100db44:	f001 82e5 	beq.w	100f112 <_svfprintf_r+0x1ada>
 100db48:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100db4c:	460f      	mov	r7, r1
 100db4e:	2a09      	cmp	r2, #9
 100db50:	bf84      	itt	hi
 100db52:	2200      	movhi	r2, #0
 100db54:	9204      	strhi	r2, [sp, #16]
 100db56:	f63f addb 	bhi.w	100d710 <_svfprintf_r+0xd8>
 100db5a:	2100      	movs	r1, #0
 100db5c:	f817 3b01 	ldrb.w	r3, [r7], #1
 100db60:	fb04 2101 	mla	r1, r4, r1, r2
 100db64:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100db68:	2a09      	cmp	r2, #9
 100db6a:	d9f7      	bls.n	100db5c <_svfprintf_r+0x524>
 100db6c:	9104      	str	r1, [sp, #16]
 100db6e:	e5cf      	b.n	100d710 <_svfprintf_r+0xd8>
 100db70:	783b      	ldrb	r3, [r7, #0]
 100db72:	f046 0604 	orr.w	r6, r6, #4
 100db76:	e5ca      	b.n	100d70e <_svfprintf_r+0xd6>
 100db78:	783b      	ldrb	r3, [r7, #0]
 100db7a:	2b6c      	cmp	r3, #108	; 0x6c
 100db7c:	bf09      	itett	eq
 100db7e:	f046 0620 	orreq.w	r6, r6, #32
 100db82:	f046 0610 	orrne.w	r6, r6, #16
 100db86:	787b      	ldrbeq	r3, [r7, #1]
 100db88:	3701      	addeq	r7, #1
 100db8a:	e5c0      	b.n	100d70e <_svfprintf_r+0xd6>
 100db8c:	783b      	ldrb	r3, [r7, #0]
 100db8e:	2b68      	cmp	r3, #104	; 0x68
 100db90:	bf09      	itett	eq
 100db92:	f446 7600 	orreq.w	r6, r6, #512	; 0x200
 100db96:	f046 0640 	orrne.w	r6, r6, #64	; 0x40
 100db9a:	787b      	ldrbeq	r3, [r7, #1]
 100db9c:	3701      	addeq	r7, #1
 100db9e:	e5b6      	b.n	100d70e <_svfprintf_r+0xd6>
 100dba0:	06b5      	lsls	r5, r6, #26
 100dba2:	930e      	str	r3, [sp, #56]	; 0x38
 100dba4:	f140 84d5 	bpl.w	100e552 <_svfprintf_r+0xf1a>
 100dba8:	9603      	str	r6, [sp, #12]
 100dbaa:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100dbac:	3507      	adds	r5, #7
 100dbae:	f025 0307 	bic.w	r3, r5, #7
 100dbb2:	4619      	mov	r1, r3
 100dbb4:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 100dbb8:	4614      	mov	r4, r2
 100dbba:	461d      	mov	r5, r3
 100dbbc:	9109      	str	r1, [sp, #36]	; 0x24
 100dbbe:	2a00      	cmp	r2, #0
 100dbc0:	f173 0300 	sbcs.w	r3, r3, #0
 100dbc4:	f2c0 80cf 	blt.w	100dd66 <_svfprintf_r+0x72e>
 100dbc8:	9b04      	ldr	r3, [sp, #16]
 100dbca:	3301      	adds	r3, #1
 100dbcc:	f000 8173 	beq.w	100deb6 <_svfprintf_r+0x87e>
 100dbd0:	ea54 0305 	orrs.w	r3, r4, r5
 100dbd4:	9a04      	ldr	r2, [sp, #16]
 100dbd6:	9b03      	ldr	r3, [sp, #12]
 100dbd8:	f023 0680 	bic.w	r6, r3, #128	; 0x80
 100dbdc:	bf14      	ite	ne
 100dbde:	2301      	movne	r3, #1
 100dbe0:	2300      	moveq	r3, #0
 100dbe2:	2a00      	cmp	r2, #0
 100dbe4:	bf18      	it	ne
 100dbe6:	2301      	movne	r3, #1
 100dbe8:	2b00      	cmp	r3, #0
 100dbea:	f040 8163 	bne.w	100deb4 <_svfprintf_r+0x87c>
 100dbee:	aa54      	add	r2, sp, #336	; 0x150
 100dbf0:	9304      	str	r3, [sp, #16]
 100dbf2:	920b      	str	r2, [sp, #44]	; 0x2c
 100dbf4:	9307      	str	r3, [sp, #28]
 100dbf6:	e677      	b.n	100d8e8 <_svfprintf_r+0x2b0>
 100dbf8:	06b0      	lsls	r0, r6, #26
 100dbfa:	930e      	str	r3, [sp, #56]	; 0x38
 100dbfc:	f249 03b4 	movw	r3, #37044	; 0x90b4
 100dc00:	f2c0 1305 	movt	r3, #261	; 0x105
 100dc04:	9315      	str	r3, [sp, #84]	; 0x54
 100dc06:	f53f ae34 	bmi.w	100d872 <_svfprintf_r+0x23a>
 100dc0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100dc0c:	06f1      	lsls	r1, r6, #27
 100dc0e:	f853 4b04 	ldr.w	r4, [r3], #4
 100dc12:	9309      	str	r3, [sp, #36]	; 0x24
 100dc14:	d40b      	bmi.n	100dc2e <_svfprintf_r+0x5f6>
 100dc16:	0672      	lsls	r2, r6, #25
 100dc18:	bf44      	itt	mi
 100dc1a:	b2a4      	uxthmi	r4, r4
 100dc1c:	2500      	movmi	r5, #0
 100dc1e:	f53f ae2f 	bmi.w	100d880 <_svfprintf_r+0x248>
 100dc22:	05b3      	lsls	r3, r6, #22
 100dc24:	bf44      	itt	mi
 100dc26:	b2e4      	uxtbmi	r4, r4
 100dc28:	2500      	movmi	r5, #0
 100dc2a:	f53f ae29 	bmi.w	100d880 <_svfprintf_r+0x248>
 100dc2e:	2500      	movs	r5, #0
 100dc30:	ea54 0305 	orrs.w	r3, r4, r5
 100dc34:	f006 0301 	and.w	r3, r6, #1
 100dc38:	bf08      	it	eq
 100dc3a:	2300      	moveq	r3, #0
 100dc3c:	2b00      	cmp	r3, #0
 100dc3e:	f43f ae28 	beq.w	100d892 <_svfprintf_r+0x25a>
 100dc42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 100dc44:	f046 0602 	orr.w	r6, r6, #2
 100dc48:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
 100dc4c:	2330      	movs	r3, #48	; 0x30
 100dc4e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
 100dc52:	e61e      	b.n	100d892 <_svfprintf_r+0x25a>
 100dc54:	06b4      	lsls	r4, r6, #26
 100dc56:	930e      	str	r3, [sp, #56]	; 0x38
 100dc58:	f046 0310 	orr.w	r3, r6, #16
 100dc5c:	9303      	str	r3, [sp, #12]
 100dc5e:	f53f af60 	bmi.w	100db22 <_svfprintf_r+0x4ea>
 100dc62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100dc64:	1d1a      	adds	r2, r3, #4
 100dc66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100dc68:	2500      	movs	r5, #0
 100dc6a:	9209      	str	r2, [sp, #36]	; 0x24
 100dc6c:	681c      	ldr	r4, [r3, #0]
 100dc6e:	2301      	movs	r3, #1
 100dc70:	e613      	b.n	100d89a <_svfprintf_r+0x262>
 100dc72:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100dc74:	930e      	str	r3, [sp, #56]	; 0x38
 100dc76:	2300      	movs	r3, #0
 100dc78:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100dc7c:	f855 2b04 	ldr.w	r2, [r5], #4
 100dc80:	920b      	str	r2, [sp, #44]	; 0x2c
 100dc82:	2a00      	cmp	r2, #0
 100dc84:	f000 84bb 	beq.w	100e5fe <_svfprintf_r+0xfc6>
 100dc88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 100dc8a:	2b53      	cmp	r3, #83	; 0x53
 100dc8c:	f000 8600 	beq.w	100e890 <_svfprintf_r+0x1258>
 100dc90:	f016 0310 	ands.w	r3, r6, #16
 100dc94:	9310      	str	r3, [sp, #64]	; 0x40
 100dc96:	f040 85fb 	bne.w	100e890 <_svfprintf_r+0x1258>
 100dc9a:	9a04      	ldr	r2, [sp, #16]
 100dc9c:	1c53      	adds	r3, r2, #1
 100dc9e:	f001 801b 	beq.w	100ecd8 <_svfprintf_r+0x16a0>
 100dca2:	9910      	ldr	r1, [sp, #64]	; 0x40
 100dca4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 100dca6:	f005 f853 	bl	1012d50 <memchr>
 100dcaa:	900a      	str	r0, [sp, #40]	; 0x28
 100dcac:	2800      	cmp	r0, #0
 100dcae:	f001 81dc 	beq.w	100f06a <_svfprintf_r+0x1a32>
 100dcb2:	e9dd 320a 	ldrd	r3, r2, [sp, #40]	; 0x28
 100dcb6:	9509      	str	r5, [sp, #36]	; 0x24
 100dcb8:	1a9a      	subs	r2, r3, r2
 100dcba:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100dcbc:	9207      	str	r2, [sp, #28]
 100dcbe:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100dcc2:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 100dcc6:	9304      	str	r3, [sp, #16]
 100dcc8:	9313      	str	r3, [sp, #76]	; 0x4c
 100dcca:	9203      	str	r2, [sp, #12]
 100dccc:	9311      	str	r3, [sp, #68]	; 0x44
 100dcce:	930a      	str	r3, [sp, #40]	; 0x28
 100dcd0:	e617      	b.n	100d902 <_svfprintf_r+0x2ca>
 100dcd2:	06b4      	lsls	r4, r6, #26
 100dcd4:	930e      	str	r3, [sp, #56]	; 0x38
 100dcd6:	f046 0310 	orr.w	r3, r6, #16
 100dcda:	d40f      	bmi.n	100dcfc <_svfprintf_r+0x6c4>
 100dcdc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100dcde:	3204      	adds	r2, #4
 100dce0:	9909      	ldr	r1, [sp, #36]	; 0x24
 100dce2:	2500      	movs	r5, #0
 100dce4:	9209      	str	r2, [sp, #36]	; 0x24
 100dce6:	680c      	ldr	r4, [r1, #0]
 100dce8:	e00f      	b.n	100dd0a <_svfprintf_r+0x6d2>
 100dcea:	f046 0608 	orr.w	r6, r6, #8
 100dcee:	783b      	ldrb	r3, [r7, #0]
 100dcf0:	e50d      	b.n	100d70e <_svfprintf_r+0xd6>
 100dcf2:	06b0      	lsls	r0, r6, #26
 100dcf4:	930e      	str	r3, [sp, #56]	; 0x38
 100dcf6:	f140 845e 	bpl.w	100e5b6 <_svfprintf_r+0xf7e>
 100dcfa:	4633      	mov	r3, r6
 100dcfc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100dcfe:	3507      	adds	r5, #7
 100dd00:	f025 0207 	bic.w	r2, r5, #7
 100dd04:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 100dd08:	9209      	str	r2, [sp, #36]	; 0x24
 100dd0a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 100dd0e:	9303      	str	r3, [sp, #12]
 100dd10:	2300      	movs	r3, #0
 100dd12:	e5c2      	b.n	100d89a <_svfprintf_r+0x262>
 100dd14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100dd16:	06b0      	lsls	r0, r6, #26
 100dd18:	f102 0304 	add.w	r3, r2, #4
 100dd1c:	f100 8441 	bmi.w	100e5a2 <_svfprintf_r+0xf6a>
 100dd20:	06f1      	lsls	r1, r6, #27
 100dd22:	f100 8608 	bmi.w	100e936 <_svfprintf_r+0x12fe>
 100dd26:	0672      	lsls	r2, r6, #25
 100dd28:	f100 87c4 	bmi.w	100ecb4 <_svfprintf_r+0x167c>
 100dd2c:	05b5      	lsls	r5, r6, #22
 100dd2e:	f140 8602 	bpl.w	100e936 <_svfprintf_r+0x12fe>
 100dd32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100dd34:	9309      	str	r3, [sp, #36]	; 0x24
 100dd36:	9b05      	ldr	r3, [sp, #20]
 100dd38:	6812      	ldr	r2, [r2, #0]
 100dd3a:	7013      	strb	r3, [r2, #0]
 100dd3c:	e4bc      	b.n	100d6b8 <_svfprintf_r+0x80>
 100dd3e:	930e      	str	r3, [sp, #56]	; 0x38
 100dd40:	f046 0310 	orr.w	r3, r6, #16
 100dd44:	06b6      	lsls	r6, r6, #26
 100dd46:	9303      	str	r3, [sp, #12]
 100dd48:	f53f af2f 	bmi.w	100dbaa <_svfprintf_r+0x572>
 100dd4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100dd4e:	1d1a      	adds	r2, r3, #4
 100dd50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100dd52:	9209      	str	r2, [sp, #36]	; 0x24
 100dd54:	681c      	ldr	r4, [r3, #0]
 100dd56:	17e5      	asrs	r5, r4, #31
 100dd58:	4622      	mov	r2, r4
 100dd5a:	2a00      	cmp	r2, #0
 100dd5c:	462b      	mov	r3, r5
 100dd5e:	f173 0300 	sbcs.w	r3, r3, #0
 100dd62:	f6bf af31 	bge.w	100dbc8 <_svfprintf_r+0x590>
 100dd66:	4264      	negs	r4, r4
 100dd68:	9904      	ldr	r1, [sp, #16]
 100dd6a:	f04f 032d 	mov.w	r3, #45	; 0x2d
 100dd6e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100dd72:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 100dd76:	1c4a      	adds	r2, r1, #1
 100dd78:	f04f 0301 	mov.w	r3, #1
 100dd7c:	f47f ad94 	bne.w	100d8a8 <_svfprintf_r+0x270>
 100dd80:	2b01      	cmp	r3, #1
 100dd82:	f000 8098 	beq.w	100deb6 <_svfprintf_r+0x87e>
 100dd86:	2b02      	cmp	r3, #2
 100dd88:	bf18      	it	ne
 100dd8a:	a954      	addne	r1, sp, #336	; 0x150
 100dd8c:	f040 818f 	bne.w	100e0ae <_svfprintf_r+0xa76>
 100dd90:	ab54      	add	r3, sp, #336	; 0x150
 100dd92:	9e15      	ldr	r6, [sp, #84]	; 0x54
 100dd94:	461a      	mov	r2, r3
 100dd96:	f004 010f 	and.w	r1, r4, #15
 100dd9a:	0923      	lsrs	r3, r4, #4
 100dd9c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 100dda0:	0928      	lsrs	r0, r5, #4
 100dda2:	5c71      	ldrb	r1, [r6, r1]
 100dda4:	461c      	mov	r4, r3
 100dda6:	4605      	mov	r5, r0
 100dda8:	ea54 0305 	orrs.w	r3, r4, r5
 100ddac:	f802 1d01 	strb.w	r1, [r2, #-1]!
 100ddb0:	d1f1      	bne.n	100dd96 <_svfprintf_r+0x75e>
 100ddb2:	ab54      	add	r3, sp, #336	; 0x150
 100ddb4:	920b      	str	r2, [sp, #44]	; 0x2c
 100ddb6:	1a9b      	subs	r3, r3, r2
 100ddb8:	9e03      	ldr	r6, [sp, #12]
 100ddba:	9307      	str	r3, [sp, #28]
 100ddbc:	e594      	b.n	100d8e8 <_svfprintf_r+0x2b0>
 100ddbe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100ddc0:	2b43      	cmp	r3, #67	; 0x43
 100ddc2:	930e      	str	r3, [sp, #56]	; 0x38
 100ddc4:	f102 0504 	add.w	r5, r2, #4
 100ddc8:	d002      	beq.n	100ddd0 <_svfprintf_r+0x798>
 100ddca:	06f3      	lsls	r3, r6, #27
 100ddcc:	f140 8402 	bpl.w	100e5d4 <_svfprintf_r+0xf9c>
 100ddd0:	2208      	movs	r2, #8
 100ddd2:	2100      	movs	r1, #0
 100ddd4:	a826      	add	r0, sp, #152	; 0x98
 100ddd6:	ac3b      	add	r4, sp, #236	; 0xec
 100ddd8:	f7fe fe22 	bl	100ca20 <memset>
 100dddc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100ddde:	ab26      	add	r3, sp, #152	; 0x98
 100dde0:	4621      	mov	r1, r4
 100dde2:	4650      	mov	r0, sl
 100dde4:	6812      	ldr	r2, [r2, #0]
 100dde6:	f003 f829 	bl	1010e3c <_wcrtomb_r>
 100ddea:	1c43      	adds	r3, r0, #1
 100ddec:	9007      	str	r0, [sp, #28]
 100ddee:	f001 80eb 	beq.w	100efc8 <_svfprintf_r+0x1990>
 100ddf2:	9b07      	ldr	r3, [sp, #28]
 100ddf4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 100ddf8:	9303      	str	r3, [sp, #12]
 100ddfa:	2300      	movs	r3, #0
 100ddfc:	9509      	str	r5, [sp, #36]	; 0x24
 100ddfe:	4619      	mov	r1, r3
 100de00:	940b      	str	r4, [sp, #44]	; 0x2c
 100de02:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100de06:	930a      	str	r3, [sp, #40]	; 0x28
 100de08:	9304      	str	r3, [sp, #16]
 100de0a:	9313      	str	r3, [sp, #76]	; 0x4c
 100de0c:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 100de10:	e57b      	b.n	100d90a <_svfprintf_r+0x2d2>
 100de12:	232b      	movs	r3, #43	; 0x2b
 100de14:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100de18:	783b      	ldrb	r3, [r7, #0]
 100de1a:	e478      	b.n	100d70e <_svfprintf_r+0xd6>
 100de1c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100de1e:	930e      	str	r3, [sp, #56]	; 0x38
 100de20:	3507      	adds	r5, #7
 100de22:	ed9f 7bbd 	vldr	d7, [pc, #756]	; 100e118 <_svfprintf_r+0xae0>
 100de26:	f025 0307 	bic.w	r3, r5, #7
 100de2a:	ecb3 8b02 	vldmia	r3!, {d8}
 100de2e:	eeb0 6bc8 	vabs.f64	d6, d8
 100de32:	9309      	str	r3, [sp, #36]	; 0x24
 100de34:	eeb4 6b47 	vcmp.f64	d6, d7
 100de38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100de3c:	f340 8309 	ble.w	100e452 <_svfprintf_r+0xe1a>
 100de40:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 100de44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100de48:	bf58      	it	pl
 100de4a:	f89d 1077 	ldrbpl.w	r1, [sp, #119]	; 0x77
 100de4e:	d502      	bpl.n	100de56 <_svfprintf_r+0x81e>
 100de50:	212d      	movs	r1, #45	; 0x2d
 100de52:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
 100de56:	f249 23f0 	movw	r3, #37616	; 0x92f0
 100de5a:	f249 24f4 	movw	r4, #37620	; 0x92f4
 100de5e:	f2c0 1305 	movt	r3, #261	; 0x105
 100de62:	f2c0 1405 	movt	r4, #261	; 0x105
 100de66:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 100de68:	2200      	movs	r2, #0
 100de6a:	2003      	movs	r0, #3
 100de6c:	920a      	str	r2, [sp, #40]	; 0x28
 100de6e:	2d47      	cmp	r5, #71	; 0x47
 100de70:	bfc8      	it	gt
 100de72:	4623      	movgt	r3, r4
 100de74:	9003      	str	r0, [sp, #12]
 100de76:	f026 0680 	bic.w	r6, r6, #128	; 0x80
 100de7a:	930b      	str	r3, [sp, #44]	; 0x2c
 100de7c:	9007      	str	r0, [sp, #28]
 100de7e:	9204      	str	r2, [sp, #16]
 100de80:	9213      	str	r2, [sp, #76]	; 0x4c
 100de82:	e9cd 2210 	strd	r2, r2, [sp, #64]	; 0x40
 100de86:	e53c      	b.n	100d902 <_svfprintf_r+0x2ca>
 100de88:	461a      	mov	r2, r3
 100de8a:	930e      	str	r3, [sp, #56]	; 0x38
 100de8c:	2b00      	cmp	r3, #0
 100de8e:	f43f acc3 	beq.w	100d818 <_svfprintf_r+0x1e0>
 100de92:	2300      	movs	r3, #0
 100de94:	2001      	movs	r0, #1
 100de96:	4619      	mov	r1, r3
 100de98:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100de9c:	930a      	str	r3, [sp, #40]	; 0x28
 100de9e:	9304      	str	r3, [sp, #16]
 100dea0:	9313      	str	r3, [sp, #76]	; 0x4c
 100dea2:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 100dea6:	ab3b      	add	r3, sp, #236	; 0xec
 100dea8:	9003      	str	r0, [sp, #12]
 100deaa:	f88d 20ec 	strb.w	r2, [sp, #236]	; 0xec
 100deae:	9007      	str	r0, [sp, #28]
 100deb0:	930b      	str	r3, [sp, #44]	; 0x2c
 100deb2:	e52a      	b.n	100d90a <_svfprintf_r+0x2d2>
 100deb4:	9603      	str	r6, [sp, #12]
 100deb6:	2d00      	cmp	r5, #0
 100deb8:	bf08      	it	eq
 100deba:	2c0a      	cmpeq	r4, #10
 100debc:	f080 8544 	bcs.w	100e948 <_svfprintf_r+0x1310>
 100dec0:	2301      	movs	r3, #1
 100dec2:	3430      	adds	r4, #48	; 0x30
 100dec4:	9307      	str	r3, [sp, #28]
 100dec6:	f20d 134f 	addw	r3, sp, #335	; 0x14f
 100deca:	9e03      	ldr	r6, [sp, #12]
 100decc:	f88d 414f 	strb.w	r4, [sp, #335]	; 0x14f
 100ded0:	930b      	str	r3, [sp, #44]	; 0x2c
 100ded2:	e509      	b.n	100d8e8 <_svfprintf_r+0x2b0>
 100ded4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 100ded6:	2b65      	cmp	r3, #101	; 0x65
 100ded8:	f340 8124 	ble.w	100e124 <_svfprintf_r+0xaec>
 100dedc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 100dee0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100dee4:	f040 81d1 	bne.w	100e28a <_svfprintf_r+0xc52>
 100dee8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100deea:	3201      	adds	r2, #1
 100deec:	2101      	movs	r1, #1
 100deee:	922a      	str	r2, [sp, #168]	; 0xa8
 100def0:	3301      	adds	r3, #1
 100def2:	f249 321c 	movw	r2, #37660	; 0x931c
 100def6:	2b07      	cmp	r3, #7
 100def8:	f2c0 1205 	movt	r2, #261	; 0x105
 100defc:	9329      	str	r3, [sp, #164]	; 0xa4
 100defe:	e9c9 2100 	strd	r2, r1, [r9]
 100df02:	bfd8      	it	le
 100df04:	f109 0908 	addle.w	r9, r9, #8
 100df08:	f300 84b6 	bgt.w	100e878 <_svfprintf_r+0x1240>
 100df0c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 100df0e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 100df10:	4293      	cmp	r3, r2
 100df12:	f280 8298 	bge.w	100e446 <_svfprintf_r+0xe0e>
 100df16:	9917      	ldr	r1, [sp, #92]	; 0x5c
 100df18:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 100df1c:	f8c9 1000 	str.w	r1, [r9]
 100df20:	3301      	adds	r3, #1
 100df22:	9916      	ldr	r1, [sp, #88]	; 0x58
 100df24:	2b07      	cmp	r3, #7
 100df26:	440a      	add	r2, r1
 100df28:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100df2c:	f8c9 1004 	str.w	r1, [r9, #4]
 100df30:	bfd8      	it	le
 100df32:	f109 0908 	addle.w	r9, r9, #8
 100df36:	f300 8356 	bgt.w	100e5e6 <_svfprintf_r+0xfae>
 100df3a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100df3c:	1e5c      	subs	r4, r3, #1
 100df3e:	2c00      	cmp	r4, #0
 100df40:	f77f ad37 	ble.w	100d9b2 <_svfprintf_r+0x37a>
 100df44:	2c10      	cmp	r4, #16
 100df46:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100df48:	f340 84d0 	ble.w	100e8ec <_svfprintf_r+0x12b4>
 100df4c:	9604      	str	r6, [sp, #16]
 100df4e:	2510      	movs	r5, #16
 100df50:	4626      	mov	r6, r4
 100df52:	4619      	mov	r1, r3
 100df54:	9c08      	ldr	r4, [sp, #32]
 100df56:	e003      	b.n	100df60 <_svfprintf_r+0x928>
 100df58:	3e10      	subs	r6, #16
 100df5a:	2e10      	cmp	r6, #16
 100df5c:	f340 84c3 	ble.w	100e8e6 <_svfprintf_r+0x12ae>
 100df60:	3101      	adds	r1, #1
 100df62:	4b6f      	ldr	r3, [pc, #444]	; (100e120 <_svfprintf_r+0xae8>)
 100df64:	2907      	cmp	r1, #7
 100df66:	f102 0210 	add.w	r2, r2, #16
 100df6a:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100df6e:	e9c9 3500 	strd	r3, r5, [r9]
 100df72:	f109 0908 	add.w	r9, r9, #8
 100df76:	ddef      	ble.n	100df58 <_svfprintf_r+0x920>
 100df78:	aa28      	add	r2, sp, #160	; 0xa0
 100df7a:	4621      	mov	r1, r4
 100df7c:	4650      	mov	r0, sl
 100df7e:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100df82:	f005 feb1 	bl	1013ce8 <__ssprint_r>
 100df86:	2800      	cmp	r0, #0
 100df88:	f040 80b9 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100df8c:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100df90:	e7e2      	b.n	100df58 <_svfprintf_r+0x920>
 100df92:	9b06      	ldr	r3, [sp, #24]
 100df94:	9903      	ldr	r1, [sp, #12]
 100df96:	1a5c      	subs	r4, r3, r1
 100df98:	2c00      	cmp	r4, #0
 100df9a:	f77f acf1 	ble.w	100d980 <_svfprintf_r+0x348>
 100df9e:	2c10      	cmp	r4, #16
 100dfa0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100dfa2:	dd26      	ble.n	100dff2 <_svfprintf_r+0x9ba>
 100dfa4:	960c      	str	r6, [sp, #48]	; 0x30
 100dfa6:	2510      	movs	r5, #16
 100dfa8:	4626      	mov	r6, r4
 100dfaa:	4619      	mov	r1, r3
 100dfac:	9c08      	ldr	r4, [sp, #32]
 100dfae:	e002      	b.n	100dfb6 <_svfprintf_r+0x97e>
 100dfb0:	3e10      	subs	r6, #16
 100dfb2:	2e10      	cmp	r6, #16
 100dfb4:	dd1a      	ble.n	100dfec <_svfprintf_r+0x9b4>
 100dfb6:	3101      	adds	r1, #1
 100dfb8:	4b59      	ldr	r3, [pc, #356]	; (100e120 <_svfprintf_r+0xae8>)
 100dfba:	2907      	cmp	r1, #7
 100dfbc:	f102 0210 	add.w	r2, r2, #16
 100dfc0:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100dfc4:	e9c9 3500 	strd	r3, r5, [r9]
 100dfc8:	f109 0908 	add.w	r9, r9, #8
 100dfcc:	ddf0      	ble.n	100dfb0 <_svfprintf_r+0x978>
 100dfce:	aa28      	add	r2, sp, #160	; 0xa0
 100dfd0:	4621      	mov	r1, r4
 100dfd2:	4650      	mov	r0, sl
 100dfd4:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100dfd8:	f005 fe86 	bl	1013ce8 <__ssprint_r>
 100dfdc:	2800      	cmp	r0, #0
 100dfde:	f040 808e 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100dfe2:	3e10      	subs	r6, #16
 100dfe4:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100dfe8:	2e10      	cmp	r6, #16
 100dfea:	dce4      	bgt.n	100dfb6 <_svfprintf_r+0x97e>
 100dfec:	4634      	mov	r4, r6
 100dfee:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 100dff0:	460b      	mov	r3, r1
 100dff2:	3301      	adds	r3, #1
 100dff4:	494a      	ldr	r1, [pc, #296]	; (100e120 <_svfprintf_r+0xae8>)
 100dff6:	2b07      	cmp	r3, #7
 100dff8:	4422      	add	r2, r4
 100dffa:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100dffe:	e9c9 1400 	strd	r1, r4, [r9]
 100e002:	bfd8      	it	le
 100e004:	f109 0908 	addle.w	r9, r9, #8
 100e008:	f77f acba 	ble.w	100d980 <_svfprintf_r+0x348>
 100e00c:	aa28      	add	r2, sp, #160	; 0xa0
 100e00e:	9908      	ldr	r1, [sp, #32]
 100e010:	4650      	mov	r0, sl
 100e012:	f005 fe69 	bl	1013ce8 <__ssprint_r>
 100e016:	2800      	cmp	r0, #0
 100e018:	d171      	bne.n	100e0fe <_svfprintf_r+0xac6>
 100e01a:	9b04      	ldr	r3, [sp, #16]
 100e01c:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100e020:	9907      	ldr	r1, [sp, #28]
 100e022:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100e024:	1a5c      	subs	r4, r3, r1
 100e026:	2c00      	cmp	r4, #0
 100e028:	f77f acb0 	ble.w	100d98c <_svfprintf_r+0x354>
 100e02c:	2c10      	cmp	r4, #16
 100e02e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100e030:	dd25      	ble.n	100e07e <_svfprintf_r+0xa46>
 100e032:	9604      	str	r6, [sp, #16]
 100e034:	2510      	movs	r5, #16
 100e036:	4626      	mov	r6, r4
 100e038:	4619      	mov	r1, r3
 100e03a:	9c08      	ldr	r4, [sp, #32]
 100e03c:	e002      	b.n	100e044 <_svfprintf_r+0xa0c>
 100e03e:	3e10      	subs	r6, #16
 100e040:	2e10      	cmp	r6, #16
 100e042:	dd19      	ble.n	100e078 <_svfprintf_r+0xa40>
 100e044:	3101      	adds	r1, #1
 100e046:	4b36      	ldr	r3, [pc, #216]	; (100e120 <_svfprintf_r+0xae8>)
 100e048:	2907      	cmp	r1, #7
 100e04a:	f102 0210 	add.w	r2, r2, #16
 100e04e:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100e052:	e9c9 3500 	strd	r3, r5, [r9]
 100e056:	f109 0908 	add.w	r9, r9, #8
 100e05a:	ddf0      	ble.n	100e03e <_svfprintf_r+0xa06>
 100e05c:	aa28      	add	r2, sp, #160	; 0xa0
 100e05e:	4621      	mov	r1, r4
 100e060:	4650      	mov	r0, sl
 100e062:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100e066:	f005 fe3f 	bl	1013ce8 <__ssprint_r>
 100e06a:	2800      	cmp	r0, #0
 100e06c:	d147      	bne.n	100e0fe <_svfprintf_r+0xac6>
 100e06e:	3e10      	subs	r6, #16
 100e070:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100e074:	2e10      	cmp	r6, #16
 100e076:	dce5      	bgt.n	100e044 <_svfprintf_r+0xa0c>
 100e078:	4634      	mov	r4, r6
 100e07a:	9e04      	ldr	r6, [sp, #16]
 100e07c:	460b      	mov	r3, r1
 100e07e:	3301      	adds	r3, #1
 100e080:	4927      	ldr	r1, [pc, #156]	; (100e120 <_svfprintf_r+0xae8>)
 100e082:	2b07      	cmp	r3, #7
 100e084:	4422      	add	r2, r4
 100e086:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100e08a:	e9c9 1400 	strd	r1, r4, [r9]
 100e08e:	bfd8      	it	le
 100e090:	f109 0908 	addle.w	r9, r9, #8
 100e094:	f77f ac7a 	ble.w	100d98c <_svfprintf_r+0x354>
 100e098:	aa28      	add	r2, sp, #160	; 0xa0
 100e09a:	9908      	ldr	r1, [sp, #32]
 100e09c:	4650      	mov	r0, sl
 100e09e:	f005 fe23 	bl	1013ce8 <__ssprint_r>
 100e0a2:	bb60      	cbnz	r0, 100e0fe <_svfprintf_r+0xac6>
 100e0a4:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100e0a6:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100e0aa:	e46f      	b.n	100d98c <_svfprintf_r+0x354>
 100e0ac:	4611      	mov	r1, r2
 100e0ae:	08e2      	lsrs	r2, r4, #3
 100e0b0:	08e8      	lsrs	r0, r5, #3
 100e0b2:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 100e0b6:	f004 0307 	and.w	r3, r4, #7
 100e0ba:	4605      	mov	r5, r0
 100e0bc:	3330      	adds	r3, #48	; 0x30
 100e0be:	4614      	mov	r4, r2
 100e0c0:	ea54 0005 	orrs.w	r0, r4, r5
 100e0c4:	f801 3c01 	strb.w	r3, [r1, #-1]
 100e0c8:	f101 32ff 	add.w	r2, r1, #4294967295
 100e0cc:	d1ee      	bne.n	100e0ac <_svfprintf_r+0xa74>
 100e0ce:	9e03      	ldr	r6, [sp, #12]
 100e0d0:	920b      	str	r2, [sp, #44]	; 0x2c
 100e0d2:	4630      	mov	r0, r6
 100e0d4:	2b30      	cmp	r3, #48	; 0x30
 100e0d6:	bf0c      	ite	eq
 100e0d8:	2000      	moveq	r0, #0
 100e0da:	f000 0001 	andne.w	r0, r0, #1
 100e0de:	2800      	cmp	r0, #0
 100e0e0:	f040 840f 	bne.w	100e902 <_svfprintf_r+0x12ca>
 100e0e4:	ab54      	add	r3, sp, #336	; 0x150
 100e0e6:	1a9b      	subs	r3, r3, r2
 100e0e8:	9307      	str	r3, [sp, #28]
 100e0ea:	f7ff bbfd 	b.w	100d8e8 <_svfprintf_r+0x2b0>
 100e0ee:	aa28      	add	r2, sp, #160	; 0xa0
 100e0f0:	9908      	ldr	r1, [sp, #32]
 100e0f2:	4650      	mov	r0, sl
 100e0f4:	f005 fdf8 	bl	1013ce8 <__ssprint_r>
 100e0f8:	2800      	cmp	r0, #0
 100e0fa:	f43f ac6d 	beq.w	100d9d8 <_svfprintf_r+0x3a0>
 100e0fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 100e100:	2b00      	cmp	r3, #0
 100e102:	f43f ab8d 	beq.w	100d820 <_svfprintf_r+0x1e8>
 100e106:	990a      	ldr	r1, [sp, #40]	; 0x28
 100e108:	4650      	mov	r0, sl
 100e10a:	f004 fa59 	bl	10125c0 <_free_r>
 100e10e:	f7ff bb87 	b.w	100d820 <_svfprintf_r+0x1e8>
 100e112:	bf00      	nop
 100e114:	f3af 8000 	nop.w
 100e118:	ffffffff 	.word	0xffffffff
 100e11c:	7fefffff 	.word	0x7fefffff
 100e120:	01056564 	.word	0x01056564
 100e124:	9c12      	ldr	r4, [sp, #72]	; 0x48
 100e126:	3201      	adds	r2, #1
 100e128:	9829      	ldr	r0, [sp, #164]	; 0xa4
 100e12a:	f109 0308 	add.w	r3, r9, #8
 100e12e:	2c01      	cmp	r4, #1
 100e130:	f100 0101 	add.w	r1, r0, #1
 100e134:	f340 8134 	ble.w	100e3a0 <_svfprintf_r+0xd68>
 100e138:	980b      	ldr	r0, [sp, #44]	; 0x2c
 100e13a:	2907      	cmp	r1, #7
 100e13c:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100e140:	f8c9 0000 	str.w	r0, [r9]
 100e144:	f04f 0001 	mov.w	r0, #1
 100e148:	f8c9 0004 	str.w	r0, [r9, #4]
 100e14c:	f300 8163 	bgt.w	100e416 <_svfprintf_r+0xdde>
 100e150:	3101      	adds	r1, #1
 100e152:	9816      	ldr	r0, [sp, #88]	; 0x58
 100e154:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 100e156:	2907      	cmp	r1, #7
 100e158:	4402      	add	r2, r0
 100e15a:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100e15e:	e9c3 4000 	strd	r4, r0, [r3]
 100e162:	bfd8      	it	le
 100e164:	3308      	addle	r3, #8
 100e166:	f300 8162 	bgt.w	100e42e <_svfprintf_r+0xdf6>
 100e16a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 100e16e:	1c48      	adds	r0, r1, #1
 100e170:	9c12      	ldr	r4, [sp, #72]	; 0x48
 100e172:	f103 0908 	add.w	r9, r3, #8
 100e176:	4684      	mov	ip, r0
 100e178:	3c01      	subs	r4, #1
 100e17a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100e17e:	f000 8122 	beq.w	100e3c6 <_svfprintf_r+0xd8e>
 100e182:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 100e184:	2807      	cmp	r0, #7
 100e186:	4422      	add	r2, r4
 100e188:	605c      	str	r4, [r3, #4]
 100e18a:	f105 0501 	add.w	r5, r5, #1
 100e18e:	922a      	str	r2, [sp, #168]	; 0xa8
 100e190:	601d      	str	r5, [r3, #0]
 100e192:	9029      	str	r0, [sp, #164]	; 0xa4
 100e194:	f300 82de 	bgt.w	100e754 <_svfprintf_r+0x111c>
 100e198:	f103 0410 	add.w	r4, r3, #16
 100e19c:	1c88      	adds	r0, r1, #2
 100e19e:	464b      	mov	r3, r9
 100e1a0:	46a1      	mov	r9, r4
 100e1a2:	9918      	ldr	r1, [sp, #96]	; 0x60
 100e1a4:	2807      	cmp	r0, #7
 100e1a6:	9029      	str	r0, [sp, #164]	; 0xa4
 100e1a8:	440a      	add	r2, r1
 100e1aa:	922a      	str	r2, [sp, #168]	; 0xa8
 100e1ac:	6059      	str	r1, [r3, #4]
 100e1ae:	a922      	add	r1, sp, #136	; 0x88
 100e1b0:	6019      	str	r1, [r3, #0]
 100e1b2:	f77f abfe 	ble.w	100d9b2 <_svfprintf_r+0x37a>
 100e1b6:	aa28      	add	r2, sp, #160	; 0xa0
 100e1b8:	9908      	ldr	r1, [sp, #32]
 100e1ba:	4650      	mov	r0, sl
 100e1bc:	f005 fd94 	bl	1013ce8 <__ssprint_r>
 100e1c0:	2800      	cmp	r0, #0
 100e1c2:	d19c      	bne.n	100e0fe <_svfprintf_r+0xac6>
 100e1c4:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100e1c6:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100e1ca:	f7ff bbf2 	b.w	100d9b2 <_svfprintf_r+0x37a>
 100e1ce:	aa28      	add	r2, sp, #160	; 0xa0
 100e1d0:	9908      	ldr	r1, [sp, #32]
 100e1d2:	4650      	mov	r0, sl
 100e1d4:	f005 fd88 	bl	1013ce8 <__ssprint_r>
 100e1d8:	2800      	cmp	r0, #0
 100e1da:	d190      	bne.n	100e0fe <_svfprintf_r+0xac6>
 100e1dc:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100e1de:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100e1e2:	f7ff bbb6 	b.w	100d952 <_svfprintf_r+0x31a>
 100e1e6:	aa28      	add	r2, sp, #160	; 0xa0
 100e1e8:	9908      	ldr	r1, [sp, #32]
 100e1ea:	4650      	mov	r0, sl
 100e1ec:	f005 fd7c 	bl	1013ce8 <__ssprint_r>
 100e1f0:	2800      	cmp	r0, #0
 100e1f2:	d184      	bne.n	100e0fe <_svfprintf_r+0xac6>
 100e1f4:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100e1f6:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100e1fa:	f7ff bbbd 	b.w	100d978 <_svfprintf_r+0x340>
 100e1fe:	2c10      	cmp	r4, #16
 100e200:	f246 5554 	movw	r5, #25940	; 0x6554
 100e204:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100e206:	f2c0 1505 	movt	r5, #261	; 0x105
 100e20a:	dd24      	ble.n	100e256 <_svfprintf_r+0xc1e>
 100e20c:	9704      	str	r7, [sp, #16]
 100e20e:	2610      	movs	r6, #16
 100e210:	462f      	mov	r7, r5
 100e212:	4619      	mov	r1, r3
 100e214:	9d08      	ldr	r5, [sp, #32]
 100e216:	e002      	b.n	100e21e <_svfprintf_r+0xbe6>
 100e218:	3c10      	subs	r4, #16
 100e21a:	2c10      	cmp	r4, #16
 100e21c:	dd18      	ble.n	100e250 <_svfprintf_r+0xc18>
 100e21e:	3101      	adds	r1, #1
 100e220:	3210      	adds	r2, #16
 100e222:	2907      	cmp	r1, #7
 100e224:	e9c9 7600 	strd	r7, r6, [r9]
 100e228:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100e22c:	f109 0908 	add.w	r9, r9, #8
 100e230:	ddf2      	ble.n	100e218 <_svfprintf_r+0xbe0>
 100e232:	aa28      	add	r2, sp, #160	; 0xa0
 100e234:	4629      	mov	r1, r5
 100e236:	4650      	mov	r0, sl
 100e238:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100e23c:	f005 fd54 	bl	1013ce8 <__ssprint_r>
 100e240:	2800      	cmp	r0, #0
 100e242:	f47f af5c 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100e246:	3c10      	subs	r4, #16
 100e248:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100e24c:	2c10      	cmp	r4, #16
 100e24e:	dce6      	bgt.n	100e21e <_svfprintf_r+0xbe6>
 100e250:	463d      	mov	r5, r7
 100e252:	9f04      	ldr	r7, [sp, #16]
 100e254:	460b      	mov	r3, r1
 100e256:	3301      	adds	r3, #1
 100e258:	4422      	add	r2, r4
 100e25a:	2b07      	cmp	r3, #7
 100e25c:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100e260:	e9c9 5400 	strd	r5, r4, [r9]
 100e264:	f77f abad 	ble.w	100d9c2 <_svfprintf_r+0x38a>
 100e268:	aa28      	add	r2, sp, #160	; 0xa0
 100e26a:	9908      	ldr	r1, [sp, #32]
 100e26c:	4650      	mov	r0, sl
 100e26e:	f005 fd3b 	bl	1013ce8 <__ssprint_r>
 100e272:	2800      	cmp	r0, #0
 100e274:	f47f af43 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100e278:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100e27a:	f7ff bba2 	b.w	100d9c2 <_svfprintf_r+0x38a>
 100e27e:	ab54      	add	r3, sp, #336	; 0x150
 100e280:	9204      	str	r2, [sp, #16]
 100e282:	930b      	str	r3, [sp, #44]	; 0x2c
 100e284:	9207      	str	r2, [sp, #28]
 100e286:	f7ff bb2f 	b.w	100d8e8 <_svfprintf_r+0x2b0>
 100e28a:	991f      	ldr	r1, [sp, #124]	; 0x7c
 100e28c:	2900      	cmp	r1, #0
 100e28e:	f340 82a2 	ble.w	100e7d6 <_svfprintf_r+0x119e>
 100e292:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100e294:	9912      	ldr	r1, [sp, #72]	; 0x48
 100e296:	428b      	cmp	r3, r1
 100e298:	bfa8      	it	ge
 100e29a:	460b      	movge	r3, r1
 100e29c:	2b00      	cmp	r3, #0
 100e29e:	461c      	mov	r4, r3
 100e2a0:	dd0f      	ble.n	100e2c2 <_svfprintf_r+0xc8a>
 100e2a2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100e2a4:	4422      	add	r2, r4
 100e2a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 100e2a8:	3301      	adds	r3, #1
 100e2aa:	f8c9 4004 	str.w	r4, [r9, #4]
 100e2ae:	2b07      	cmp	r3, #7
 100e2b0:	922a      	str	r2, [sp, #168]	; 0xa8
 100e2b2:	f8c9 1000 	str.w	r1, [r9]
 100e2b6:	bfd8      	it	le
 100e2b8:	f109 0908 	addle.w	r9, r9, #8
 100e2bc:	9329      	str	r3, [sp, #164]	; 0xa4
 100e2be:	f300 84e1 	bgt.w	100ec84 <_svfprintf_r+0x164c>
 100e2c2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100e2c4:	2c00      	cmp	r4, #0
 100e2c6:	bfa8      	it	ge
 100e2c8:	1b1b      	subge	r3, r3, r4
 100e2ca:	2b00      	cmp	r3, #0
 100e2cc:	461c      	mov	r4, r3
 100e2ce:	f300 81b9 	bgt.w	100e644 <_svfprintf_r+0x100c>
 100e2d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 100e2d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100e2d6:	440b      	add	r3, r1
 100e2d8:	0571      	lsls	r1, r6, #21
 100e2da:	461d      	mov	r5, r3
 100e2dc:	f100 81db 	bmi.w	100e696 <_svfprintf_r+0x105e>
 100e2e0:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 100e2e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100e2e4:	429c      	cmp	r4, r3
 100e2e6:	db02      	blt.n	100e2ee <_svfprintf_r+0xcb6>
 100e2e8:	07f3      	lsls	r3, r6, #31
 100e2ea:	f140 84d8 	bpl.w	100ec9e <_svfprintf_r+0x1666>
 100e2ee:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100e2f0:	9916      	ldr	r1, [sp, #88]	; 0x58
 100e2f2:	3301      	adds	r3, #1
 100e2f4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 100e2f6:	2b07      	cmp	r3, #7
 100e2f8:	440a      	add	r2, r1
 100e2fa:	f8c9 1004 	str.w	r1, [r9, #4]
 100e2fe:	f8c9 0000 	str.w	r0, [r9]
 100e302:	bfd8      	it	le
 100e304:	f109 0908 	addle.w	r9, r9, #8
 100e308:	922a      	str	r2, [sp, #168]	; 0xa8
 100e30a:	9329      	str	r3, [sp, #164]	; 0xa4
 100e30c:	f300 85c4 	bgt.w	100ee98 <_svfprintf_r+0x1860>
 100e310:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100e312:	4619      	mov	r1, r3
 100e314:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100e316:	4419      	add	r1, r3
 100e318:	1b1b      	subs	r3, r3, r4
 100e31a:	1b4c      	subs	r4, r1, r5
 100e31c:	429c      	cmp	r4, r3
 100e31e:	bfa8      	it	ge
 100e320:	461c      	movge	r4, r3
 100e322:	2c00      	cmp	r4, #0
 100e324:	dd0e      	ble.n	100e344 <_svfprintf_r+0xd0c>
 100e326:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100e328:	4422      	add	r2, r4
 100e32a:	f8c9 5000 	str.w	r5, [r9]
 100e32e:	3101      	adds	r1, #1
 100e330:	f8c9 4004 	str.w	r4, [r9, #4]
 100e334:	2907      	cmp	r1, #7
 100e336:	922a      	str	r2, [sp, #168]	; 0xa8
 100e338:	9129      	str	r1, [sp, #164]	; 0xa4
 100e33a:	bfd8      	it	le
 100e33c:	f109 0908 	addle.w	r9, r9, #8
 100e340:	f300 85b8 	bgt.w	100eeb4 <_svfprintf_r+0x187c>
 100e344:	2c00      	cmp	r4, #0
 100e346:	bfac      	ite	ge
 100e348:	1b1c      	subge	r4, r3, r4
 100e34a:	461c      	movlt	r4, r3
 100e34c:	2c00      	cmp	r4, #0
 100e34e:	f77f ab30 	ble.w	100d9b2 <_svfprintf_r+0x37a>
 100e352:	2c10      	cmp	r4, #16
 100e354:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100e356:	f340 82c9 	ble.w	100e8ec <_svfprintf_r+0x12b4>
 100e35a:	9604      	str	r6, [sp, #16]
 100e35c:	2510      	movs	r5, #16
 100e35e:	4626      	mov	r6, r4
 100e360:	4619      	mov	r1, r3
 100e362:	9c08      	ldr	r4, [sp, #32]
 100e364:	e003      	b.n	100e36e <_svfprintf_r+0xd36>
 100e366:	3e10      	subs	r6, #16
 100e368:	2e10      	cmp	r6, #16
 100e36a:	f340 82bc 	ble.w	100e8e6 <_svfprintf_r+0x12ae>
 100e36e:	3101      	adds	r1, #1
 100e370:	4bb9      	ldr	r3, [pc, #740]	; (100e658 <_svfprintf_r+0x1020>)
 100e372:	2907      	cmp	r1, #7
 100e374:	f102 0210 	add.w	r2, r2, #16
 100e378:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100e37c:	e9c9 3500 	strd	r3, r5, [r9]
 100e380:	f109 0908 	add.w	r9, r9, #8
 100e384:	ddef      	ble.n	100e366 <_svfprintf_r+0xd2e>
 100e386:	aa28      	add	r2, sp, #160	; 0xa0
 100e388:	4621      	mov	r1, r4
 100e38a:	4650      	mov	r0, sl
 100e38c:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100e390:	f005 fcaa 	bl	1013ce8 <__ssprint_r>
 100e394:	2800      	cmp	r0, #0
 100e396:	f47f aeb2 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100e39a:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100e39e:	e7e2      	b.n	100e366 <_svfprintf_r+0xd2e>
 100e3a0:	07f4      	lsls	r4, r6, #31
 100e3a2:	f53f aec9 	bmi.w	100e138 <_svfprintf_r+0xb00>
 100e3a6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 100e3a8:	2907      	cmp	r1, #7
 100e3aa:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100e3ae:	f8c9 4000 	str.w	r4, [r9]
 100e3b2:	f04f 0401 	mov.w	r4, #1
 100e3b6:	f8c9 4004 	str.w	r4, [r9, #4]
 100e3ba:	f300 81cb 	bgt.w	100e754 <_svfprintf_r+0x111c>
 100e3be:	3002      	adds	r0, #2
 100e3c0:	f109 0910 	add.w	r9, r9, #16
 100e3c4:	e6ed      	b.n	100e1a2 <_svfprintf_r+0xb6a>
 100e3c6:	2c00      	cmp	r4, #0
 100e3c8:	f77f aeeb 	ble.w	100e1a2 <_svfprintf_r+0xb6a>
 100e3cc:	2c10      	cmp	r4, #16
 100e3ce:	f340 869e 	ble.w	100f10e <_svfprintf_r+0x1ad6>
 100e3d2:	2510      	movs	r5, #16
 100e3d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 100e3d8:	e005      	b.n	100e3e6 <_svfprintf_r+0xdae>
 100e3da:	3c10      	subs	r4, #16
 100e3dc:	f101 0c01 	add.w	ip, r1, #1
 100e3e0:	2c10      	cmp	r4, #16
 100e3e2:	f340 8302 	ble.w	100e9ea <_svfprintf_r+0x13b2>
 100e3e6:	489c      	ldr	r0, [pc, #624]	; (100e658 <_svfprintf_r+0x1020>)
 100e3e8:	4661      	mov	r1, ip
 100e3ea:	2907      	cmp	r1, #7
 100e3ec:	f102 0210 	add.w	r2, r2, #16
 100e3f0:	e9cd c229 	strd	ip, r2, [sp, #164]	; 0xa4
 100e3f4:	e9c3 0500 	strd	r0, r5, [r3]
 100e3f8:	f103 0308 	add.w	r3, r3, #8
 100e3fc:	dded      	ble.n	100e3da <_svfprintf_r+0xda2>
 100e3fe:	aa28      	add	r2, sp, #160	; 0xa0
 100e400:	4649      	mov	r1, r9
 100e402:	4650      	mov	r0, sl
 100e404:	f005 fc70 	bl	1013ce8 <__ssprint_r>
 100e408:	ab2b      	add	r3, sp, #172	; 0xac
 100e40a:	2800      	cmp	r0, #0
 100e40c:	f47f ae77 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100e410:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100e414:	e7e1      	b.n	100e3da <_svfprintf_r+0xda2>
 100e416:	aa28      	add	r2, sp, #160	; 0xa0
 100e418:	9908      	ldr	r1, [sp, #32]
 100e41a:	4650      	mov	r0, sl
 100e41c:	f005 fc64 	bl	1013ce8 <__ssprint_r>
 100e420:	2800      	cmp	r0, #0
 100e422:	f47f ae6c 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100e426:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100e428:	ab2b      	add	r3, sp, #172	; 0xac
 100e42a:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100e42c:	e690      	b.n	100e150 <_svfprintf_r+0xb18>
 100e42e:	aa28      	add	r2, sp, #160	; 0xa0
 100e430:	9908      	ldr	r1, [sp, #32]
 100e432:	4650      	mov	r0, sl
 100e434:	f005 fc58 	bl	1013ce8 <__ssprint_r>
 100e438:	2800      	cmp	r0, #0
 100e43a:	f47f ae60 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100e43e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100e440:	ab2b      	add	r3, sp, #172	; 0xac
 100e442:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100e444:	e691      	b.n	100e16a <_svfprintf_r+0xb32>
 100e446:	07f4      	lsls	r4, r6, #31
 100e448:	bf58      	it	pl
 100e44a:	9a2a      	ldrpl	r2, [sp, #168]	; 0xa8
 100e44c:	f57f aab1 	bpl.w	100d9b2 <_svfprintf_r+0x37a>
 100e450:	e561      	b.n	100df16 <_svfprintf_r+0x8de>
 100e452:	eeb4 8b48 	vcmp.f64	d8, d8
 100e456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100e45a:	f180 862f 	bvs.w	100f0bc <_svfprintf_r+0x1a84>
 100e45e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 100e460:	f023 0420 	bic.w	r4, r3, #32
 100e464:	2c41      	cmp	r4, #65	; 0x41
 100e466:	f040 82e6 	bne.w	100ea36 <_svfprintf_r+0x13fe>
 100e46a:	2b61      	cmp	r3, #97	; 0x61
 100e46c:	f04f 0230 	mov.w	r2, #48	; 0x30
 100e470:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 100e474:	bf0c      	ite	eq
 100e476:	2378      	moveq	r3, #120	; 0x78
 100e478:	2358      	movne	r3, #88	; 0x58
 100e47a:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
 100e47e:	9b04      	ldr	r3, [sp, #16]
 100e480:	2b63      	cmp	r3, #99	; 0x63
 100e482:	f300 848e 	bgt.w	100eda2 <_svfprintf_r+0x176a>
 100e486:	2300      	movs	r3, #0
 100e488:	930a      	str	r3, [sp, #40]	; 0x28
 100e48a:	ab3b      	add	r3, sp, #236	; 0xec
 100e48c:	930b      	str	r3, [sp, #44]	; 0x2c
 100e48e:	ee18 3a90 	vmov	r3, s17
 100e492:	2b00      	cmp	r3, #0
 100e494:	f280 855a 	bge.w	100ef4c <_svfprintf_r+0x1914>
 100e498:	eeb1 0b48 	vneg.f64	d0, d8
 100e49c:	232d      	movs	r3, #45	; 0x2d
 100e49e:	930c      	str	r3, [sp, #48]	; 0x30
 100e4a0:	a81f      	add	r0, sp, #124	; 0x7c
 100e4a2:	f005 fb99 	bl	1013bd8 <frexp>
 100e4a6:	9a04      	ldr	r2, [sp, #16]
 100e4a8:	990e      	ldr	r1, [sp, #56]	; 0x38
 100e4aa:	f249 3000 	movw	r0, #37632	; 0x9300
 100e4ae:	f2c0 1005 	movt	r0, #261	; 0x105
 100e4b2:	3a01      	subs	r2, #1
 100e4b4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 100e4b6:	ee20 0b0b 	vmul.f64	d0, d0, d11
 100e4ba:	eeb5 0b40 	vcmp.f64	d0, #0.0
 100e4be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100e4c2:	bf04      	itt	eq
 100e4c4:	2301      	moveq	r3, #1
 100e4c6:	931f      	streq	r3, [sp, #124]	; 0x7c
 100e4c8:	f249 03b4 	movw	r3, #37044	; 0x90b4
 100e4cc:	f2c0 1305 	movt	r3, #261	; 0x105
 100e4d0:	2961      	cmp	r1, #97	; 0x61
 100e4d2:	bf18      	it	ne
 100e4d4:	4618      	movne	r0, r3
 100e4d6:	e005      	b.n	100e4e4 <_svfprintf_r+0xeac>
 100e4d8:	eeb5 0b40 	vcmp.f64	d0, #0.0
 100e4dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100e4e0:	d015      	beq.n	100e50e <_svfprintf_r+0xed6>
 100e4e2:	461d      	mov	r5, r3
 100e4e4:	ee20 0b09 	vmul.f64	d0, d0, d9
 100e4e8:	f1b2 3fff 	cmp.w	r2, #4294967295
 100e4ec:	462b      	mov	r3, r5
 100e4ee:	4611      	mov	r1, r2
 100e4f0:	f102 32ff 	add.w	r2, r2, #4294967295
 100e4f4:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 100e4f8:	ee17 ca90 	vmov	ip, s15
 100e4fc:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 100e500:	ee30 0b46 	vsub.f64	d0, d0, d6
 100e504:	f810 c00c 	ldrb.w	ip, [r0, ip]
 100e508:	f803 cb01 	strb.w	ip, [r3], #1
 100e50c:	d1e4      	bne.n	100e4d8 <_svfprintf_r+0xea0>
 100e50e:	eeb4 0bca 	vcmpe.f64	d0, d10
 100e512:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100e516:	f300 855f 	bgt.w	100efd8 <_svfprintf_r+0x19a0>
 100e51a:	eeb4 0b4a 	vcmp.f64	d0, d10
 100e51e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100e522:	d104      	bne.n	100e52e <_svfprintf_r+0xef6>
 100e524:	ee17 2a90 	vmov	r2, s15
 100e528:	07d2      	lsls	r2, r2, #31
 100e52a:	f100 8555 	bmi.w	100efd8 <_svfprintf_r+0x19a0>
 100e52e:	2900      	cmp	r1, #0
 100e530:	bfa2      	ittt	ge
 100e532:	1c4a      	addge	r2, r1, #1
 100e534:	18d2      	addge	r2, r2, r3
 100e536:	2130      	movge	r1, #48	; 0x30
 100e538:	db03      	blt.n	100e542 <_svfprintf_r+0xf0a>
 100e53a:	f803 1b01 	strb.w	r1, [r3], #1
 100e53e:	4293      	cmp	r3, r2
 100e540:	d1fb      	bne.n	100e53a <_svfprintf_r+0xf02>
 100e542:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 100e544:	f046 0602 	orr.w	r6, r6, #2
 100e548:	1a9b      	subs	r3, r3, r2
 100e54a:	9312      	str	r3, [sp, #72]	; 0x48
 100e54c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 100e54e:	9310      	str	r3, [sp, #64]	; 0x40
 100e550:	e2b5      	b.n	100eabe <_svfprintf_r+0x1486>
 100e552:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100e554:	06f4      	lsls	r4, r6, #27
 100e556:	f103 0204 	add.w	r2, r3, #4
 100e55a:	f100 85ea 	bmi.w	100f132 <_svfprintf_r+0x1afa>
 100e55e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100e560:	0670      	lsls	r0, r6, #25
 100e562:	bf48      	it	mi
 100e564:	f9b3 4000 	ldrshmi.w	r4, [r3]
 100e568:	d404      	bmi.n	100e574 <_svfprintf_r+0xf3c>
 100e56a:	05b1      	lsls	r1, r6, #22
 100e56c:	f140 83a9 	bpl.w	100ecc2 <_svfprintf_r+0x168a>
 100e570:	f993 4000 	ldrsb.w	r4, [r3]
 100e574:	17e5      	asrs	r5, r4, #31
 100e576:	9209      	str	r2, [sp, #36]	; 0x24
 100e578:	9603      	str	r6, [sp, #12]
 100e57a:	4622      	mov	r2, r4
 100e57c:	462b      	mov	r3, r5
 100e57e:	f7ff bb1e 	b.w	100dbbe <_svfprintf_r+0x586>
 100e582:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100e584:	06f1      	lsls	r1, r6, #27
 100e586:	f852 4b04 	ldr.w	r4, [r2], #4
 100e58a:	f100 85d5 	bmi.w	100f138 <_svfprintf_r+0x1b00>
 100e58e:	0673      	lsls	r3, r6, #25
 100e590:	9209      	str	r2, [sp, #36]	; 0x24
 100e592:	9603      	str	r6, [sp, #12]
 100e594:	f140 823b 	bpl.w	100ea0e <_svfprintf_r+0x13d6>
 100e598:	b2a4      	uxth	r4, r4
 100e59a:	2500      	movs	r5, #0
 100e59c:	2301      	movs	r3, #1
 100e59e:	f7ff b97c 	b.w	100d89a <_svfprintf_r+0x262>
 100e5a2:	9905      	ldr	r1, [sp, #20]
 100e5a4:	6812      	ldr	r2, [r2, #0]
 100e5a6:	9309      	str	r3, [sp, #36]	; 0x24
 100e5a8:	17cd      	asrs	r5, r1, #31
 100e5aa:	4608      	mov	r0, r1
 100e5ac:	4629      	mov	r1, r5
 100e5ae:	e9c2 0100 	strd	r0, r1, [r2]
 100e5b2:	f7ff b881 	b.w	100d6b8 <_svfprintf_r+0x80>
 100e5b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100e5b8:	06f1      	lsls	r1, r6, #27
 100e5ba:	f852 4b04 	ldr.w	r4, [r2], #4
 100e5be:	f100 85db 	bmi.w	100f178 <_svfprintf_r+0x1b40>
 100e5c2:	0673      	lsls	r3, r6, #25
 100e5c4:	f140 822b 	bpl.w	100ea1e <_svfprintf_r+0x13e6>
 100e5c8:	4633      	mov	r3, r6
 100e5ca:	9209      	str	r2, [sp, #36]	; 0x24
 100e5cc:	b2a4      	uxth	r4, r4
 100e5ce:	2500      	movs	r5, #0
 100e5d0:	f7ff bb9b 	b.w	100dd0a <_svfprintf_r+0x6d2>
 100e5d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100e5d6:	2201      	movs	r2, #1
 100e5d8:	ac3b      	add	r4, sp, #236	; 0xec
 100e5da:	9203      	str	r2, [sp, #12]
 100e5dc:	9207      	str	r2, [sp, #28]
 100e5de:	681b      	ldr	r3, [r3, #0]
 100e5e0:	f88d 30ec 	strb.w	r3, [sp, #236]	; 0xec
 100e5e4:	e409      	b.n	100ddfa <_svfprintf_r+0x7c2>
 100e5e6:	aa28      	add	r2, sp, #160	; 0xa0
 100e5e8:	9908      	ldr	r1, [sp, #32]
 100e5ea:	4650      	mov	r0, sl
 100e5ec:	f005 fb7c 	bl	1013ce8 <__ssprint_r>
 100e5f0:	2800      	cmp	r0, #0
 100e5f2:	f47f ad84 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100e5f6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100e5f8:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100e5fc:	e49d      	b.n	100df3a <_svfprintf_r+0x902>
 100e5fe:	9804      	ldr	r0, [sp, #16]
 100e600:	f249 3314 	movw	r3, #37652	; 0x9314
 100e604:	9204      	str	r2, [sp, #16]
 100e606:	f2c0 1305 	movt	r3, #261	; 0x105
 100e60a:	2806      	cmp	r0, #6
 100e60c:	e9cd 5209 	strd	r5, r2, [sp, #36]	; 0x24
 100e610:	4611      	mov	r1, r2
 100e612:	9213      	str	r2, [sp, #76]	; 0x4c
 100e614:	bf28      	it	cs
 100e616:	2006      	movcs	r0, #6
 100e618:	e9cd 2210 	strd	r2, r2, [sp, #64]	; 0x40
 100e61c:	9003      	str	r0, [sp, #12]
 100e61e:	9007      	str	r0, [sp, #28]
 100e620:	930b      	str	r3, [sp, #44]	; 0x2c
 100e622:	f7ff b96e 	b.w	100d902 <_svfprintf_r+0x2ca>
 100e626:	2140      	movs	r1, #64	; 0x40
 100e628:	4650      	mov	r0, sl
 100e62a:	f7fd f9f1 	bl	100ba10 <_malloc_r>
 100e62e:	9b08      	ldr	r3, [sp, #32]
 100e630:	6018      	str	r0, [r3, #0]
 100e632:	6118      	str	r0, [r3, #16]
 100e634:	2800      	cmp	r0, #0
 100e636:	f000 8591 	beq.w	100f15c <_svfprintf_r+0x1b24>
 100e63a:	9a08      	ldr	r2, [sp, #32]
 100e63c:	2340      	movs	r3, #64	; 0x40
 100e63e:	6153      	str	r3, [r2, #20]
 100e640:	f7ff b81a 	b.w	100d678 <_svfprintf_r+0x40>
 100e644:	2c10      	cmp	r4, #16
 100e646:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100e648:	f340 82a9 	ble.w	100eb9e <_svfprintf_r+0x1566>
 100e64c:	9604      	str	r6, [sp, #16]
 100e64e:	2510      	movs	r5, #16
 100e650:	4626      	mov	r6, r4
 100e652:	4619      	mov	r1, r3
 100e654:	9c08      	ldr	r4, [sp, #32]
 100e656:	e005      	b.n	100e664 <_svfprintf_r+0x102c>
 100e658:	01056564 	.word	0x01056564
 100e65c:	3e10      	subs	r6, #16
 100e65e:	2e10      	cmp	r6, #16
 100e660:	f340 829a 	ble.w	100eb98 <_svfprintf_r+0x1560>
 100e664:	3101      	adds	r1, #1
 100e666:	4bb7      	ldr	r3, [pc, #732]	; (100e944 <_svfprintf_r+0x130c>)
 100e668:	2907      	cmp	r1, #7
 100e66a:	f102 0210 	add.w	r2, r2, #16
 100e66e:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100e672:	e9c9 3500 	strd	r3, r5, [r9]
 100e676:	f109 0908 	add.w	r9, r9, #8
 100e67a:	ddef      	ble.n	100e65c <_svfprintf_r+0x1024>
 100e67c:	aa28      	add	r2, sp, #160	; 0xa0
 100e67e:	4621      	mov	r1, r4
 100e680:	4650      	mov	r0, sl
 100e682:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100e686:	f005 fb2f 	bl	1013ce8 <__ssprint_r>
 100e68a:	2800      	cmp	r0, #0
 100e68c:	f47f ad37 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100e690:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100e694:	e7e2      	b.n	100e65c <_svfprintf_r+0x1024>
 100e696:	9911      	ldr	r1, [sp, #68]	; 0x44
 100e698:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 100e69a:	2b00      	cmp	r3, #0
 100e69c:	bfd8      	it	le
 100e69e:	2900      	cmple	r1, #0
 100e6a0:	f340 8556 	ble.w	100f150 <_svfprintf_r+0x1b18>
 100e6a4:	e9cd 780d 	strd	r7, r8, [sp, #52]	; 0x34
 100e6a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 100e6ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 100e6ae:	9812      	ldr	r0, [sp, #72]	; 0x48
 100e6b0:	960c      	str	r6, [sp, #48]	; 0x30
 100e6b2:	461e      	mov	r6, r3
 100e6b4:	4401      	add	r1, r0
 100e6b6:	9107      	str	r1, [sp, #28]
 100e6b8:	2e00      	cmp	r6, #0
 100e6ba:	d044      	beq.n	100e746 <_svfprintf_r+0x110e>
 100e6bc:	3e01      	subs	r6, #1
 100e6be:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100e6c0:	9919      	ldr	r1, [sp, #100]	; 0x64
 100e6c2:	3301      	adds	r3, #1
 100e6c4:	981a      	ldr	r0, [sp, #104]	; 0x68
 100e6c6:	2b07      	cmp	r3, #7
 100e6c8:	440a      	add	r2, r1
 100e6ca:	f8c9 1004 	str.w	r1, [r9, #4]
 100e6ce:	f8c9 0000 	str.w	r0, [r9]
 100e6d2:	bfd8      	it	le
 100e6d4:	f109 0908 	addle.w	r9, r9, #8
 100e6d8:	922a      	str	r2, [sp, #168]	; 0xa8
 100e6da:	9329      	str	r3, [sp, #164]	; 0xa4
 100e6dc:	f300 80c0 	bgt.w	100e860 <_svfprintf_r+0x1228>
 100e6e0:	9814      	ldr	r0, [sp, #80]	; 0x50
 100e6e2:	9907      	ldr	r1, [sp, #28]
 100e6e4:	7803      	ldrb	r3, [r0, #0]
 100e6e6:	1b4c      	subs	r4, r1, r5
 100e6e8:	9104      	str	r1, [sp, #16]
 100e6ea:	429c      	cmp	r4, r3
 100e6ec:	bfa8      	it	ge
 100e6ee:	461c      	movge	r4, r3
 100e6f0:	2c00      	cmp	r4, #0
 100e6f2:	dd0e      	ble.n	100e712 <_svfprintf_r+0x10da>
 100e6f4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100e6f6:	4422      	add	r2, r4
 100e6f8:	f8c9 5000 	str.w	r5, [r9]
 100e6fc:	3301      	adds	r3, #1
 100e6fe:	922a      	str	r2, [sp, #168]	; 0xa8
 100e700:	2b07      	cmp	r3, #7
 100e702:	f8c9 4004 	str.w	r4, [r9, #4]
 100e706:	9329      	str	r3, [sp, #164]	; 0xa4
 100e708:	f300 8107 	bgt.w	100e91a <_svfprintf_r+0x12e2>
 100e70c:	7803      	ldrb	r3, [r0, #0]
 100e70e:	f109 0908 	add.w	r9, r9, #8
 100e712:	2c00      	cmp	r4, #0
 100e714:	bfac      	ite	ge
 100e716:	1b1c      	subge	r4, r3, r4
 100e718:	461c      	movlt	r4, r3
 100e71a:	2c00      	cmp	r4, #0
 100e71c:	dc29      	bgt.n	100e772 <_svfprintf_r+0x113a>
 100e71e:	441d      	add	r5, r3
 100e720:	9b11      	ldr	r3, [sp, #68]	; 0x44
 100e722:	2e00      	cmp	r6, #0
 100e724:	bfd8      	it	le
 100e726:	2b00      	cmple	r3, #0
 100e728:	dcc6      	bgt.n	100e6b8 <_svfprintf_r+0x1080>
 100e72a:	e9dd 670c 	ldrd	r6, r7, [sp, #48]	; 0x30
 100e72e:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 100e732:	9904      	ldr	r1, [sp, #16]
 100e734:	462b      	mov	r3, r5
 100e736:	428d      	cmp	r5, r1
 100e738:	bf28      	it	cs
 100e73a:	460b      	movcs	r3, r1
 100e73c:	461d      	mov	r5, r3
 100e73e:	e5cf      	b.n	100e2e0 <_svfprintf_r+0xca8>
 100e740:	9603      	str	r6, [sp, #12]
 100e742:	f7ff bb1d 	b.w	100dd80 <_svfprintf_r+0x748>
 100e746:	9b14      	ldr	r3, [sp, #80]	; 0x50
 100e748:	3b01      	subs	r3, #1
 100e74a:	9314      	str	r3, [sp, #80]	; 0x50
 100e74c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 100e74e:	3b01      	subs	r3, #1
 100e750:	9311      	str	r3, [sp, #68]	; 0x44
 100e752:	e7b4      	b.n	100e6be <_svfprintf_r+0x1086>
 100e754:	aa28      	add	r2, sp, #160	; 0xa0
 100e756:	9908      	ldr	r1, [sp, #32]
 100e758:	4650      	mov	r0, sl
 100e75a:	f005 fac5 	bl	1013ce8 <__ssprint_r>
 100e75e:	2800      	cmp	r0, #0
 100e760:	f47f accd 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100e764:	9829      	ldr	r0, [sp, #164]	; 0xa4
 100e766:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 100e76a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100e76c:	ab2b      	add	r3, sp, #172	; 0xac
 100e76e:	3001      	adds	r0, #1
 100e770:	e517      	b.n	100e1a2 <_svfprintf_r+0xb6a>
 100e772:	2c10      	cmp	r4, #16
 100e774:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100e776:	dd1f      	ble.n	100e7b8 <_svfprintf_r+0x1180>
 100e778:	2710      	movs	r7, #16
 100e77a:	e002      	b.n	100e782 <_svfprintf_r+0x114a>
 100e77c:	3c10      	subs	r4, #16
 100e77e:	2c10      	cmp	r4, #16
 100e780:	dd1a      	ble.n	100e7b8 <_svfprintf_r+0x1180>
 100e782:	3101      	adds	r1, #1
 100e784:	4b6f      	ldr	r3, [pc, #444]	; (100e944 <_svfprintf_r+0x130c>)
 100e786:	2907      	cmp	r1, #7
 100e788:	f102 0210 	add.w	r2, r2, #16
 100e78c:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100e790:	e9c9 3700 	strd	r3, r7, [r9]
 100e794:	f109 0908 	add.w	r9, r9, #8
 100e798:	ddf0      	ble.n	100e77c <_svfprintf_r+0x1144>
 100e79a:	aa28      	add	r2, sp, #160	; 0xa0
 100e79c:	4641      	mov	r1, r8
 100e79e:	4650      	mov	r0, sl
 100e7a0:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100e7a4:	f005 faa0 	bl	1013ce8 <__ssprint_r>
 100e7a8:	2800      	cmp	r0, #0
 100e7aa:	f47f aca8 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100e7ae:	3c10      	subs	r4, #16
 100e7b0:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100e7b4:	2c10      	cmp	r4, #16
 100e7b6:	dce4      	bgt.n	100e782 <_svfprintf_r+0x114a>
 100e7b8:	3101      	adds	r1, #1
 100e7ba:	4b62      	ldr	r3, [pc, #392]	; (100e944 <_svfprintf_r+0x130c>)
 100e7bc:	2907      	cmp	r1, #7
 100e7be:	4422      	add	r2, r4
 100e7c0:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100e7c4:	e9c9 3400 	strd	r3, r4, [r9]
 100e7c8:	f300 8337 	bgt.w	100ee3a <_svfprintf_r+0x1802>
 100e7cc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 100e7ce:	f109 0908 	add.w	r9, r9, #8
 100e7d2:	781b      	ldrb	r3, [r3, #0]
 100e7d4:	e7a3      	b.n	100e71e <_svfprintf_r+0x10e6>
 100e7d6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100e7d8:	3201      	adds	r2, #1
 100e7da:	f249 301c 	movw	r0, #37660	; 0x931c
 100e7de:	2401      	movs	r4, #1
 100e7e0:	3301      	adds	r3, #1
 100e7e2:	f2c0 1005 	movt	r0, #261	; 0x105
 100e7e6:	2b07      	cmp	r3, #7
 100e7e8:	e9c9 0400 	strd	r0, r4, [r9]
 100e7ec:	922a      	str	r2, [sp, #168]	; 0xa8
 100e7ee:	bfd8      	it	le
 100e7f0:	f109 0908 	addle.w	r9, r9, #8
 100e7f4:	9329      	str	r3, [sp, #164]	; 0xa4
 100e7f6:	f300 822c 	bgt.w	100ec52 <_svfprintf_r+0x161a>
 100e7fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100e7fc:	430b      	orrs	r3, r1
 100e7fe:	f000 8338 	beq.w	100ee72 <_svfprintf_r+0x183a>
 100e802:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100e804:	9816      	ldr	r0, [sp, #88]	; 0x58
 100e806:	3301      	adds	r3, #1
 100e808:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 100e80a:	2b07      	cmp	r3, #7
 100e80c:	4402      	add	r2, r0
 100e80e:	f8c9 0004 	str.w	r0, [r9, #4]
 100e812:	f8c9 4000 	str.w	r4, [r9]
 100e816:	bfd8      	it	le
 100e818:	f109 0908 	addle.w	r9, r9, #8
 100e81c:	922a      	str	r2, [sp, #168]	; 0xa8
 100e81e:	9329      	str	r3, [sp, #164]	; 0xa4
 100e820:	f300 8319 	bgt.w	100ee56 <_svfprintf_r+0x181e>
 100e824:	2900      	cmp	r1, #0
 100e826:	f2c0 8397 	blt.w	100ef58 <_svfprintf_r+0x1920>
 100e82a:	3301      	adds	r3, #1
 100e82c:	9912      	ldr	r1, [sp, #72]	; 0x48
 100e82e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 100e830:	2b07      	cmp	r3, #7
 100e832:	440a      	add	r2, r1
 100e834:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100e838:	e9c9 0100 	strd	r0, r1, [r9]
 100e83c:	f77f a8b7 	ble.w	100d9ae <_svfprintf_r+0x376>
 100e840:	e4b9      	b.n	100e1b6 <_svfprintf_r+0xb7e>
 100e842:	aa28      	add	r2, sp, #160	; 0xa0
 100e844:	9908      	ldr	r1, [sp, #32]
 100e846:	4650      	mov	r0, sl
 100e848:	f005 fa4e 	bl	1013ce8 <__ssprint_r>
 100e84c:	2800      	cmp	r0, #0
 100e84e:	f47f ac56 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100e852:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100e856:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100e85a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100e85c:	f7ff b866 	b.w	100d92c <_svfprintf_r+0x2f4>
 100e860:	aa28      	add	r2, sp, #160	; 0xa0
 100e862:	4641      	mov	r1, r8
 100e864:	4650      	mov	r0, sl
 100e866:	f005 fa3f 	bl	1013ce8 <__ssprint_r>
 100e86a:	2800      	cmp	r0, #0
 100e86c:	f47f ac47 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100e870:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100e872:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100e876:	e733      	b.n	100e6e0 <_svfprintf_r+0x10a8>
 100e878:	aa28      	add	r2, sp, #160	; 0xa0
 100e87a:	9908      	ldr	r1, [sp, #32]
 100e87c:	4650      	mov	r0, sl
 100e87e:	f005 fa33 	bl	1013ce8 <__ssprint_r>
 100e882:	2800      	cmp	r0, #0
 100e884:	f47f ac3b 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100e888:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100e88c:	f7ff bb3e 	b.w	100df0c <_svfprintf_r+0x8d4>
 100e890:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100e892:	2208      	movs	r2, #8
 100e894:	2100      	movs	r1, #0
 100e896:	a826      	add	r0, sp, #152	; 0x98
 100e898:	9321      	str	r3, [sp, #132]	; 0x84
 100e89a:	f7fe f8c1 	bl	100ca20 <memset>
 100e89e:	9b04      	ldr	r3, [sp, #16]
 100e8a0:	1c5a      	adds	r2, r3, #1
 100e8a2:	f000 8196 	beq.w	100ebd2 <_svfprintf_r+0x159a>
 100e8a6:	2400      	movs	r4, #0
 100e8a8:	9603      	str	r6, [sp, #12]
 100e8aa:	f8cd 9010 	str.w	r9, [sp, #16]
 100e8ae:	4626      	mov	r6, r4
 100e8b0:	4699      	mov	r9, r3
 100e8b2:	9509      	str	r5, [sp, #36]	; 0x24
 100e8b4:	e009      	b.n	100e8ca <_svfprintf_r+0x1292>
 100e8b6:	f002 fac1 	bl	1010e3c <_wcrtomb_r>
 100e8ba:	1833      	adds	r3, r6, r0
 100e8bc:	3001      	adds	r0, #1
 100e8be:	f000 8383 	beq.w	100efc8 <_svfprintf_r+0x1990>
 100e8c2:	454b      	cmp	r3, r9
 100e8c4:	dc0a      	bgt.n	100e8dc <_svfprintf_r+0x12a4>
 100e8c6:	461e      	mov	r6, r3
 100e8c8:	d008      	beq.n	100e8dc <_svfprintf_r+0x12a4>
 100e8ca:	9a21      	ldr	r2, [sp, #132]	; 0x84
 100e8cc:	ab26      	add	r3, sp, #152	; 0x98
 100e8ce:	a93b      	add	r1, sp, #236	; 0xec
 100e8d0:	4650      	mov	r0, sl
 100e8d2:	5915      	ldr	r5, [r2, r4]
 100e8d4:	3404      	adds	r4, #4
 100e8d6:	462a      	mov	r2, r5
 100e8d8:	2d00      	cmp	r5, #0
 100e8da:	d1ec      	bne.n	100e8b6 <_svfprintf_r+0x127e>
 100e8dc:	9607      	str	r6, [sp, #28]
 100e8de:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100e8e0:	e9dd 6903 	ldrd	r6, r9, [sp, #12]
 100e8e4:	e183      	b.n	100ebee <_svfprintf_r+0x15b6>
 100e8e6:	4634      	mov	r4, r6
 100e8e8:	9e04      	ldr	r6, [sp, #16]
 100e8ea:	460b      	mov	r3, r1
 100e8ec:	3301      	adds	r3, #1
 100e8ee:	4915      	ldr	r1, [pc, #84]	; (100e944 <_svfprintf_r+0x130c>)
 100e8f0:	2b07      	cmp	r3, #7
 100e8f2:	4422      	add	r2, r4
 100e8f4:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100e8f8:	e9c9 1400 	strd	r1, r4, [r9]
 100e8fc:	f77f a857 	ble.w	100d9ae <_svfprintf_r+0x376>
 100e900:	e459      	b.n	100e1b6 <_svfprintf_r+0xb7e>
 100e902:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 100e904:	3902      	subs	r1, #2
 100e906:	2330      	movs	r3, #48	; 0x30
 100e908:	9e03      	ldr	r6, [sp, #12]
 100e90a:	910b      	str	r1, [sp, #44]	; 0x2c
 100e90c:	f802 3c01 	strb.w	r3, [r2, #-1]
 100e910:	ab54      	add	r3, sp, #336	; 0x150
 100e912:	1a5b      	subs	r3, r3, r1
 100e914:	9307      	str	r3, [sp, #28]
 100e916:	f7fe bfe7 	b.w	100d8e8 <_svfprintf_r+0x2b0>
 100e91a:	aa28      	add	r2, sp, #160	; 0xa0
 100e91c:	4641      	mov	r1, r8
 100e91e:	4650      	mov	r0, sl
 100e920:	f005 f9e2 	bl	1013ce8 <__ssprint_r>
 100e924:	2800      	cmp	r0, #0
 100e926:	f47f abea 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100e92a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 100e92c:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100e930:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100e932:	781b      	ldrb	r3, [r3, #0]
 100e934:	e6ed      	b.n	100e712 <_svfprintf_r+0x10da>
 100e936:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100e938:	6812      	ldr	r2, [r2, #0]
 100e93a:	9309      	str	r3, [sp, #36]	; 0x24
 100e93c:	9b05      	ldr	r3, [sp, #20]
 100e93e:	6013      	str	r3, [r2, #0]
 100e940:	f7fe beba 	b.w	100d6b8 <_svfprintf_r+0x80>
 100e944:	01056564 	.word	0x01056564
 100e948:	9b03      	ldr	r3, [sp, #12]
 100e94a:	2200      	movs	r2, #0
 100e94c:	f8cd 901c 	str.w	r9, [sp, #28]
 100e950:	ae54      	add	r6, sp, #336	; 0x150
 100e952:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 100e956:	970c      	str	r7, [sp, #48]	; 0x30
 100e958:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 100e95c:	4691      	mov	r9, r2
 100e95e:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 100e962:	461f      	mov	r7, r3
 100e964:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 100e968:	e008      	b.n	100e97c <_svfprintf_r+0x1344>
 100e96a:	f7fc f999 	bl	100aca0 <__aeabi_uldivmod>
 100e96e:	2d00      	cmp	r5, #0
 100e970:	bf08      	it	eq
 100e972:	2c0a      	cmpeq	r4, #10
 100e974:	d329      	bcc.n	100e9ca <_svfprintf_r+0x1392>
 100e976:	4604      	mov	r4, r0
 100e978:	4656      	mov	r6, sl
 100e97a:	460d      	mov	r5, r1
 100e97c:	220a      	movs	r2, #10
 100e97e:	2300      	movs	r3, #0
 100e980:	4620      	mov	r0, r4
 100e982:	4629      	mov	r1, r5
 100e984:	f7fc f98c 	bl	100aca0 <__aeabi_uldivmod>
 100e988:	f109 0901 	add.w	r9, r9, #1
 100e98c:	4620      	mov	r0, r4
 100e98e:	4629      	mov	r1, r5
 100e990:	f106 3aff 	add.w	sl, r6, #4294967295
 100e994:	2300      	movs	r3, #0
 100e996:	f102 0c30 	add.w	ip, r2, #48	; 0x30
 100e99a:	220a      	movs	r2, #10
 100e99c:	f806 cc01 	strb.w	ip, [r6, #-1]
 100e9a0:	2f00      	cmp	r7, #0
 100e9a2:	d0e2      	beq.n	100e96a <_svfprintf_r+0x1332>
 100e9a4:	f898 6000 	ldrb.w	r6, [r8]
 100e9a8:	f1b6 0cff 	subs.w	ip, r6, #255	; 0xff
 100e9ac:	bf18      	it	ne
 100e9ae:	f04f 0c01 	movne.w	ip, #1
 100e9b2:	454e      	cmp	r6, r9
 100e9b4:	bf18      	it	ne
 100e9b6:	f04f 0c00 	movne.w	ip, #0
 100e9ba:	f1bc 0f00 	cmp.w	ip, #0
 100e9be:	d0d4      	beq.n	100e96a <_svfprintf_r+0x1332>
 100e9c0:	429d      	cmp	r5, r3
 100e9c2:	bf08      	it	eq
 100e9c4:	4294      	cmpeq	r4, r2
 100e9c6:	f080 8285 	bcs.w	100eed4 <_svfprintf_r+0x189c>
 100e9ca:	4652      	mov	r2, sl
 100e9cc:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 100e9d0:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 100e9d4:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 100e9d8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 100e9dc:	f8dd 901c 	ldr.w	r9, [sp, #28]
 100e9e0:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 100e9e4:	9e03      	ldr	r6, [sp, #12]
 100e9e6:	f7ff bb7d 	b.w	100e0e4 <_svfprintf_r+0xaac>
 100e9ea:	f103 0108 	add.w	r1, r3, #8
 100e9ee:	4660      	mov	r0, ip
 100e9f0:	4db8      	ldr	r5, [pc, #736]	; (100ecd4 <_svfprintf_r+0x169c>)
 100e9f2:	2807      	cmp	r0, #7
 100e9f4:	4422      	add	r2, r4
 100e9f6:	605c      	str	r4, [r3, #4]
 100e9f8:	922a      	str	r2, [sp, #168]	; 0xa8
 100e9fa:	601d      	str	r5, [r3, #0]
 100e9fc:	9029      	str	r0, [sp, #164]	; 0xa4
 100e9fe:	f73f aea9 	bgt.w	100e754 <_svfprintf_r+0x111c>
 100ea02:	3001      	adds	r0, #1
 100ea04:	f101 0908 	add.w	r9, r1, #8
 100ea08:	460b      	mov	r3, r1
 100ea0a:	f7ff bbca 	b.w	100e1a2 <_svfprintf_r+0xb6a>
 100ea0e:	05b5      	lsls	r5, r6, #22
 100ea10:	f04f 0301 	mov.w	r3, #1
 100ea14:	bf48      	it	mi
 100ea16:	b2e4      	uxtbmi	r4, r4
 100ea18:	2500      	movs	r5, #0
 100ea1a:	f7fe bf3e 	b.w	100d89a <_svfprintf_r+0x262>
 100ea1e:	05b5      	lsls	r5, r6, #22
 100ea20:	bf45      	ittet	mi
 100ea22:	9209      	strmi	r2, [sp, #36]	; 0x24
 100ea24:	b2e4      	uxtbmi	r4, r4
 100ea26:	9209      	strpl	r2, [sp, #36]	; 0x24
 100ea28:	4633      	movmi	r3, r6
 100ea2a:	bf4e      	itee	mi
 100ea2c:	2500      	movmi	r5, #0
 100ea2e:	2500      	movpl	r5, #0
 100ea30:	4633      	movpl	r3, r6
 100ea32:	f7ff b96a 	b.w	100dd0a <_svfprintf_r+0x6d2>
 100ea36:	9b04      	ldr	r3, [sp, #16]
 100ea38:	1c5a      	adds	r2, r3, #1
 100ea3a:	f000 816a 	beq.w	100ed12 <_svfprintf_r+0x16da>
 100ea3e:	2b00      	cmp	r3, #0
 100ea40:	bf08      	it	eq
 100ea42:	2c47      	cmpeq	r4, #71	; 0x47
 100ea44:	f040 8167 	bne.w	100ed16 <_svfprintf_r+0x16de>
 100ea48:	f446 7380 	orr.w	r3, r6, #256	; 0x100
 100ea4c:	930d      	str	r3, [sp, #52]	; 0x34
 100ea4e:	ee18 3a90 	vmov	r3, s17
 100ea52:	2b00      	cmp	r3, #0
 100ea54:	f04f 0301 	mov.w	r3, #1
 100ea58:	9304      	str	r3, [sp, #16]
 100ea5a:	f2c0 8311 	blt.w	100f080 <_svfprintf_r+0x1a48>
 100ea5e:	eeb0 cb48 	vmov.f64	d12, d8
 100ea62:	461d      	mov	r5, r3
 100ea64:	2300      	movs	r3, #0
 100ea66:	930c      	str	r3, [sp, #48]	; 0x30
 100ea68:	ab26      	add	r3, sp, #152	; 0x98
 100ea6a:	aa21      	add	r2, sp, #132	; 0x84
 100ea6c:	9301      	str	r3, [sp, #4]
 100ea6e:	2102      	movs	r1, #2
 100ea70:	9200      	str	r2, [sp, #0]
 100ea72:	ab1f      	add	r3, sp, #124	; 0x7c
 100ea74:	462a      	mov	r2, r5
 100ea76:	eeb0 0b4c 	vmov.f64	d0, d12
 100ea7a:	4650      	mov	r0, sl
 100ea7c:	f002 fce8 	bl	1011450 <_dtoa_r>
 100ea80:	2c47      	cmp	r4, #71	; 0x47
 100ea82:	900b      	str	r0, [sp, #44]	; 0x2c
 100ea84:	f040 8177 	bne.w	100ed76 <_svfprintf_r+0x173e>
 100ea88:	07f3      	lsls	r3, r6, #31
 100ea8a:	f100 8174 	bmi.w	100ed76 <_svfprintf_r+0x173e>
 100ea8e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 100ea90:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 100ea92:	2c47      	cmp	r4, #71	; 0x47
 100ea94:	eba3 0302 	sub.w	r3, r3, r2
 100ea98:	9312      	str	r3, [sp, #72]	; 0x48
 100ea9a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 100ea9c:	9310      	str	r3, [sp, #64]	; 0x40
 100ea9e:	f040 81b1 	bne.w	100ee04 <_svfprintf_r+0x17cc>
 100eaa2:	9a04      	ldr	r2, [sp, #16]
 100eaa4:	f113 0f03 	cmn.w	r3, #3
 100eaa8:	bfa8      	it	ge
 100eaaa:	429a      	cmpge	r2, r3
 100eaac:	f280 8185 	bge.w	100edba <_svfprintf_r+0x1782>
 100eab0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 100eab2:	2200      	movs	r2, #0
 100eab4:	920a      	str	r2, [sp, #40]	; 0x28
 100eab6:	3b02      	subs	r3, #2
 100eab8:	930e      	str	r3, [sp, #56]	; 0x38
 100eaba:	f023 0420 	bic.w	r4, r3, #32
 100eabe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100eac0:	2c41      	cmp	r4, #65	; 0x41
 100eac2:	f103 32ff 	add.w	r2, r3, #4294967295
 100eac6:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
 100eaca:	921f      	str	r2, [sp, #124]	; 0x7c
 100eacc:	bf04      	itt	eq
 100eace:	330f      	addeq	r3, #15
 100ead0:	b2db      	uxtbeq	r3, r3
 100ead2:	2a00      	cmp	r2, #0
 100ead4:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 100ead8:	bfb7      	itett	lt
 100eada:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
 100eadc:	232b      	movge	r3, #43	; 0x2b
 100eade:	f1c3 0201 	rsblt	r2, r3, #1
 100eae2:	232d      	movlt	r3, #45	; 0x2d
 100eae4:	2a09      	cmp	r2, #9
 100eae6:	f88d 3089 	strb.w	r3, [sp, #137]	; 0x89
 100eaea:	f340 82d5 	ble.w	100f098 <_svfprintf_r+0x1a60>
 100eaee:	f10d 0c9f 	add.w	ip, sp, #159	; 0x9f
 100eaf2:	f246 6567 	movw	r5, #26215	; 0x6667
 100eaf6:	f04f 0e0a 	mov.w	lr, #10
 100eafa:	f2c6 6566 	movt	r5, #26214	; 0x6666
 100eafe:	4664      	mov	r4, ip
 100eb00:	e000      	b.n	100eb04 <_svfprintf_r+0x14cc>
 100eb02:	460c      	mov	r4, r1
 100eb04:	fb85 3002 	smull	r3, r0, r5, r2
 100eb08:	17d3      	asrs	r3, r2, #31
 100eb0a:	2a63      	cmp	r2, #99	; 0x63
 100eb0c:	f104 31ff 	add.w	r1, r4, #4294967295
 100eb10:	ebc3 03a0 	rsb	r3, r3, r0, asr #2
 100eb14:	fb0e 2013 	mls	r0, lr, r3, r2
 100eb18:	461a      	mov	r2, r3
 100eb1a:	f100 0030 	add.w	r0, r0, #48	; 0x30
 100eb1e:	f804 0c01 	strb.w	r0, [r4, #-1]
 100eb22:	dcee      	bgt.n	100eb02 <_svfprintf_r+0x14ca>
 100eb24:	1ea2      	subs	r2, r4, #2
 100eb26:	3330      	adds	r3, #48	; 0x30
 100eb28:	4594      	cmp	ip, r2
 100eb2a:	b2db      	uxtb	r3, r3
 100eb2c:	f801 3c01 	strb.w	r3, [r1, #-1]
 100eb30:	f240 831f 	bls.w	100f172 <_svfprintf_r+0x1b3a>
 100eb34:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 100eb38:	e001      	b.n	100eb3e <_svfprintf_r+0x1506>
 100eb3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 100eb3e:	458c      	cmp	ip, r1
 100eb40:	f802 3b01 	strb.w	r3, [r2], #1
 100eb44:	d1f9      	bne.n	100eb3a <_svfprintf_r+0x1502>
 100eb46:	f10d 03a1 	add.w	r3, sp, #161	; 0xa1
 100eb4a:	f10d 018a 	add.w	r1, sp, #138	; 0x8a
 100eb4e:	1b1b      	subs	r3, r3, r4
 100eb50:	aa22      	add	r2, sp, #136	; 0x88
 100eb52:	440b      	add	r3, r1
 100eb54:	1a9b      	subs	r3, r3, r2
 100eb56:	9318      	str	r3, [sp, #96]	; 0x60
 100eb58:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100eb5a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 100eb5c:	2b01      	cmp	r3, #1
 100eb5e:	441a      	add	r2, r3
 100eb60:	9207      	str	r2, [sp, #28]
 100eb62:	f340 82be 	ble.w	100f0e2 <_svfprintf_r+0x1aaa>
 100eb66:	9b07      	ldr	r3, [sp, #28]
 100eb68:	9a16      	ldr	r2, [sp, #88]	; 0x58
 100eb6a:	4413      	add	r3, r2
 100eb6c:	9307      	str	r3, [sp, #28]
 100eb6e:	f426 6380 	bic.w	r3, r6, #1024	; 0x400
 100eb72:	2200      	movs	r2, #0
 100eb74:	f443 7680 	orr.w	r6, r3, #256	; 0x100
 100eb78:	9b07      	ldr	r3, [sp, #28]
 100eb7a:	9213      	str	r2, [sp, #76]	; 0x4c
 100eb7c:	e9cd 2210 	strd	r2, r2, [sp, #64]	; 0x40
 100eb80:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 100eb84:	9303      	str	r3, [sp, #12]
 100eb86:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 100eb88:	2b00      	cmp	r3, #0
 100eb8a:	f040 8134 	bne.w	100edf6 <_svfprintf_r+0x17be>
 100eb8e:	9304      	str	r3, [sp, #16]
 100eb90:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100eb94:	f7fe beb5 	b.w	100d902 <_svfprintf_r+0x2ca>
 100eb98:	4634      	mov	r4, r6
 100eb9a:	9e04      	ldr	r6, [sp, #16]
 100eb9c:	460b      	mov	r3, r1
 100eb9e:	3301      	adds	r3, #1
 100eba0:	494c      	ldr	r1, [pc, #304]	; (100ecd4 <_svfprintf_r+0x169c>)
 100eba2:	2b07      	cmp	r3, #7
 100eba4:	4422      	add	r2, r4
 100eba6:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100ebaa:	e9c9 1400 	strd	r1, r4, [r9]
 100ebae:	bfd8      	it	le
 100ebb0:	f109 0908 	addle.w	r9, r9, #8
 100ebb4:	f77f ab8d 	ble.w	100e2d2 <_svfprintf_r+0xc9a>
 100ebb8:	aa28      	add	r2, sp, #160	; 0xa0
 100ebba:	9908      	ldr	r1, [sp, #32]
 100ebbc:	4650      	mov	r0, sl
 100ebbe:	f005 f893 	bl	1013ce8 <__ssprint_r>
 100ebc2:	2800      	cmp	r0, #0
 100ebc4:	f47f aa9b 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100ebc8:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100ebca:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100ebce:	f7ff bb80 	b.w	100e2d2 <_svfprintf_r+0xc9a>
 100ebd2:	2300      	movs	r3, #0
 100ebd4:	aa26      	add	r2, sp, #152	; 0x98
 100ebd6:	4619      	mov	r1, r3
 100ebd8:	9200      	str	r2, [sp, #0]
 100ebda:	4650      	mov	r0, sl
 100ebdc:	aa21      	add	r2, sp, #132	; 0x84
 100ebde:	f002 f983 	bl	1010ee8 <_wcsrtombs_r>
 100ebe2:	1c43      	adds	r3, r0, #1
 100ebe4:	9007      	str	r0, [sp, #28]
 100ebe6:	f000 81ef 	beq.w	100efc8 <_svfprintf_r+0x1990>
 100ebea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100ebec:	9321      	str	r3, [sp, #132]	; 0x84
 100ebee:	9b07      	ldr	r3, [sp, #28]
 100ebf0:	2b00      	cmp	r3, #0
 100ebf2:	d03b      	beq.n	100ec6c <_svfprintf_r+0x1634>
 100ebf4:	2b63      	cmp	r3, #99	; 0x63
 100ebf6:	f340 8087 	ble.w	100ed08 <_svfprintf_r+0x16d0>
 100ebfa:	1c59      	adds	r1, r3, #1
 100ebfc:	4650      	mov	r0, sl
 100ebfe:	f7fc ff07 	bl	100ba10 <_malloc_r>
 100ec02:	900b      	str	r0, [sp, #44]	; 0x2c
 100ec04:	2800      	cmp	r0, #0
 100ec06:	f000 81df 	beq.w	100efc8 <_svfprintf_r+0x1990>
 100ec0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100ec0c:	930a      	str	r3, [sp, #40]	; 0x28
 100ec0e:	2208      	movs	r2, #8
 100ec10:	2100      	movs	r1, #0
 100ec12:	a826      	add	r0, sp, #152	; 0x98
 100ec14:	f7fd ff04 	bl	100ca20 <memset>
 100ec18:	9c07      	ldr	r4, [sp, #28]
 100ec1a:	ab26      	add	r3, sp, #152	; 0x98
 100ec1c:	aa21      	add	r2, sp, #132	; 0x84
 100ec1e:	9300      	str	r3, [sp, #0]
 100ec20:	4650      	mov	r0, sl
 100ec22:	4623      	mov	r3, r4
 100ec24:	990b      	ldr	r1, [sp, #44]	; 0x2c
 100ec26:	f002 f95f 	bl	1010ee8 <_wcsrtombs_r>
 100ec2a:	4284      	cmp	r4, r0
 100ec2c:	f040 8287 	bne.w	100f13e <_svfprintf_r+0x1b06>
 100ec30:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 100ec32:	2300      	movs	r3, #0
 100ec34:	9509      	str	r5, [sp, #36]	; 0x24
 100ec36:	9304      	str	r3, [sp, #16]
 100ec38:	4614      	mov	r4, r2
 100ec3a:	9a07      	ldr	r2, [sp, #28]
 100ec3c:	9313      	str	r3, [sp, #76]	; 0x4c
 100ec3e:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 100ec42:	54a3      	strb	r3, [r4, r2]
 100ec44:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 100ec48:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100ec4c:	9303      	str	r3, [sp, #12]
 100ec4e:	f7fe be58 	b.w	100d902 <_svfprintf_r+0x2ca>
 100ec52:	aa28      	add	r2, sp, #160	; 0xa0
 100ec54:	9908      	ldr	r1, [sp, #32]
 100ec56:	4650      	mov	r0, sl
 100ec58:	f005 f846 	bl	1013ce8 <__ssprint_r>
 100ec5c:	2800      	cmp	r0, #0
 100ec5e:	f47f aa4e 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100ec62:	991f      	ldr	r1, [sp, #124]	; 0x7c
 100ec64:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100ec68:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100ec6a:	e5c6      	b.n	100e7fa <_svfprintf_r+0x11c2>
 100ec6c:	9b07      	ldr	r3, [sp, #28]
 100ec6e:	9509      	str	r5, [sp, #36]	; 0x24
 100ec70:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100ec74:	e9cd 3303 	strd	r3, r3, [sp, #12]
 100ec78:	9313      	str	r3, [sp, #76]	; 0x4c
 100ec7a:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 100ec7e:	930a      	str	r3, [sp, #40]	; 0x28
 100ec80:	f7fe be3f 	b.w	100d902 <_svfprintf_r+0x2ca>
 100ec84:	aa28      	add	r2, sp, #160	; 0xa0
 100ec86:	9908      	ldr	r1, [sp, #32]
 100ec88:	4650      	mov	r0, sl
 100ec8a:	f005 f82d 	bl	1013ce8 <__ssprint_r>
 100ec8e:	2800      	cmp	r0, #0
 100ec90:	f47f aa35 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100ec94:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100ec96:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100ec9a:	f7ff bb12 	b.w	100e2c2 <_svfprintf_r+0xc8a>
 100ec9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100eca0:	4619      	mov	r1, r3
 100eca2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100eca4:	4419      	add	r1, r3
 100eca6:	1b1b      	subs	r3, r3, r4
 100eca8:	1b4c      	subs	r4, r1, r5
 100ecaa:	429c      	cmp	r4, r3
 100ecac:	bfa8      	it	ge
 100ecae:	461c      	movge	r4, r3
 100ecb0:	f7ff bb48 	b.w	100e344 <_svfprintf_r+0xd0c>
 100ecb4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100ecb6:	9309      	str	r3, [sp, #36]	; 0x24
 100ecb8:	9b05      	ldr	r3, [sp, #20]
 100ecba:	6812      	ldr	r2, [r2, #0]
 100ecbc:	8013      	strh	r3, [r2, #0]
 100ecbe:	f7fe bcfb 	b.w	100d6b8 <_svfprintf_r+0x80>
 100ecc2:	681c      	ldr	r4, [r3, #0]
 100ecc4:	9209      	str	r2, [sp, #36]	; 0x24
 100ecc6:	9603      	str	r6, [sp, #12]
 100ecc8:	17e5      	asrs	r5, r4, #31
 100ecca:	4622      	mov	r2, r4
 100eccc:	462b      	mov	r3, r5
 100ecce:	f7fe bf76 	b.w	100dbbe <_svfprintf_r+0x586>
 100ecd2:	bf00      	nop
 100ecd4:	01056564 	.word	0x01056564
 100ecd8:	9c10      	ldr	r4, [sp, #64]	; 0x40
 100ecda:	980b      	ldr	r0, [sp, #44]	; 0x2c
 100ecdc:	9404      	str	r4, [sp, #16]
 100ecde:	f7fe faaf 	bl	100d240 <strlen>
 100ece2:	9509      	str	r5, [sp, #36]	; 0x24
 100ece4:	9413      	str	r4, [sp, #76]	; 0x4c
 100ece6:	9411      	str	r4, [sp, #68]	; 0x44
 100ece8:	940a      	str	r4, [sp, #40]	; 0x28
 100ecea:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100ecee:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 100ecf2:	9007      	str	r0, [sp, #28]
 100ecf4:	9303      	str	r3, [sp, #12]
 100ecf6:	f7fe be04 	b.w	100d902 <_svfprintf_r+0x2ca>
 100ecfa:	4650      	mov	r0, sl
 100ecfc:	aa28      	add	r2, sp, #160	; 0xa0
 100ecfe:	9908      	ldr	r1, [sp, #32]
 100ed00:	f004 fff2 	bl	1013ce8 <__ssprint_r>
 100ed04:	f7fe bd8c 	b.w	100d820 <_svfprintf_r+0x1e8>
 100ed08:	2300      	movs	r3, #0
 100ed0a:	930a      	str	r3, [sp, #40]	; 0x28
 100ed0c:	ab3b      	add	r3, sp, #236	; 0xec
 100ed0e:	930b      	str	r3, [sp, #44]	; 0x2c
 100ed10:	e77d      	b.n	100ec0e <_svfprintf_r+0x15d6>
 100ed12:	2306      	movs	r3, #6
 100ed14:	9304      	str	r3, [sp, #16]
 100ed16:	f446 7380 	orr.w	r3, r6, #256	; 0x100
 100ed1a:	930d      	str	r3, [sp, #52]	; 0x34
 100ed1c:	ee18 3a90 	vmov	r3, s17
 100ed20:	2b00      	cmp	r3, #0
 100ed22:	f2c0 81ad 	blt.w	100f080 <_svfprintf_r+0x1a48>
 100ed26:	eeb0 cb48 	vmov.f64	d12, d8
 100ed2a:	2300      	movs	r3, #0
 100ed2c:	930c      	str	r3, [sp, #48]	; 0x30
 100ed2e:	2c46      	cmp	r4, #70	; 0x46
 100ed30:	f040 80f9 	bne.w	100ef26 <_svfprintf_r+0x18ee>
 100ed34:	ab26      	add	r3, sp, #152	; 0x98
 100ed36:	aa21      	add	r2, sp, #132	; 0x84
 100ed38:	9301      	str	r3, [sp, #4]
 100ed3a:	2103      	movs	r1, #3
 100ed3c:	ab1f      	add	r3, sp, #124	; 0x7c
 100ed3e:	9200      	str	r2, [sp, #0]
 100ed40:	eeb0 0b4c 	vmov.f64	d0, d12
 100ed44:	9a04      	ldr	r2, [sp, #16]
 100ed46:	4650      	mov	r0, sl
 100ed48:	f002 fb82 	bl	1011450 <_dtoa_r>
 100ed4c:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
 100ed4e:	eeb5 cb40 	vcmp.f64	d12, #0.0
 100ed52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100ed56:	7802      	ldrb	r2, [r0, #0]
 100ed58:	4603      	mov	r3, r0
 100ed5a:	bf14      	ite	ne
 100ed5c:	2301      	movne	r3, #1
 100ed5e:	2300      	moveq	r3, #0
 100ed60:	2a30      	cmp	r2, #48	; 0x30
 100ed62:	bf14      	ite	ne
 100ed64:	2300      	movne	r3, #0
 100ed66:	f003 0301 	andeq.w	r3, r3, #1
 100ed6a:	900b      	str	r0, [sp, #44]	; 0x2c
 100ed6c:	2b00      	cmp	r3, #0
 100ed6e:	f040 81db 	bne.w	100f128 <_svfprintf_r+0x1af0>
 100ed72:	9b04      	ldr	r3, [sp, #16]
 100ed74:	441d      	add	r5, r3
 100ed76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100ed78:	eeb5 cb40 	vcmp.f64	d12, #0.0
 100ed7c:	441d      	add	r5, r3
 100ed7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100ed82:	bf08      	it	eq
 100ed84:	462b      	moveq	r3, r5
 100ed86:	f43f ae83 	beq.w	100ea90 <_svfprintf_r+0x1458>
 100ed8a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 100ed8c:	42ab      	cmp	r3, r5
 100ed8e:	f4bf ae7f 	bcs.w	100ea90 <_svfprintf_r+0x1458>
 100ed92:	2130      	movs	r1, #48	; 0x30
 100ed94:	1c5a      	adds	r2, r3, #1
 100ed96:	9226      	str	r2, [sp, #152]	; 0x98
 100ed98:	7019      	strb	r1, [r3, #0]
 100ed9a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 100ed9c:	429d      	cmp	r5, r3
 100ed9e:	d8f9      	bhi.n	100ed94 <_svfprintf_r+0x175c>
 100eda0:	e676      	b.n	100ea90 <_svfprintf_r+0x1458>
 100eda2:	1c59      	adds	r1, r3, #1
 100eda4:	4650      	mov	r0, sl
 100eda6:	f7fc fe33 	bl	100ba10 <_malloc_r>
 100edaa:	900b      	str	r0, [sp, #44]	; 0x2c
 100edac:	2800      	cmp	r0, #0
 100edae:	f000 810b 	beq.w	100efc8 <_svfprintf_r+0x1990>
 100edb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100edb4:	930a      	str	r3, [sp, #40]	; 0x28
 100edb6:	f7ff bb6a 	b.w	100e48e <_svfprintf_r+0xe56>
 100edba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100edbc:	4619      	mov	r1, r3
 100edbe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100edc0:	4299      	cmp	r1, r3
 100edc2:	f300 809c 	bgt.w	100eefe <_svfprintf_r+0x18c6>
 100edc6:	07f5      	lsls	r5, r6, #31
 100edc8:	f140 814c 	bpl.w	100f064 <_svfprintf_r+0x1a2c>
 100edcc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 100edce:	4413      	add	r3, r2
 100edd0:	9307      	str	r3, [sp, #28]
 100edd2:	0574      	lsls	r4, r6, #21
 100edd4:	d503      	bpl.n	100edde <_svfprintf_r+0x17a6>
 100edd6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100edd8:	2b00      	cmp	r3, #0
 100edda:	f300 8118 	bgt.w	100f00e <_svfprintf_r+0x19d6>
 100edde:	9b07      	ldr	r3, [sp, #28]
 100ede0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 100ede4:	9303      	str	r3, [sp, #12]
 100ede6:	2367      	movs	r3, #103	; 0x67
 100ede8:	930e      	str	r3, [sp, #56]	; 0x38
 100edea:	2300      	movs	r3, #0
 100edec:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 100edee:	930a      	str	r3, [sp, #40]	; 0x28
 100edf0:	9313      	str	r3, [sp, #76]	; 0x4c
 100edf2:	9311      	str	r3, [sp, #68]	; 0x44
 100edf4:	e6c7      	b.n	100eb86 <_svfprintf_r+0x154e>
 100edf6:	212d      	movs	r1, #45	; 0x2d
 100edf8:	2300      	movs	r3, #0
 100edfa:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
 100edfe:	9304      	str	r3, [sp, #16]
 100ee00:	f7fe bd80 	b.w	100d904 <_svfprintf_r+0x2cc>
 100ee04:	2c46      	cmp	r4, #70	; 0x46
 100ee06:	f040 81b1 	bne.w	100f16c <_svfprintf_r+0x1b34>
 100ee0a:	9910      	ldr	r1, [sp, #64]	; 0x40
 100ee0c:	f006 0301 	and.w	r3, r6, #1
 100ee10:	9a04      	ldr	r2, [sp, #16]
 100ee12:	2900      	cmp	r1, #0
 100ee14:	ea43 0302 	orr.w	r3, r3, r2
 100ee18:	f340 8167 	ble.w	100f0ea <_svfprintf_r+0x1ab2>
 100ee1c:	2b00      	cmp	r3, #0
 100ee1e:	f040 8134 	bne.w	100f08a <_svfprintf_r+0x1a52>
 100ee22:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100ee24:	9307      	str	r3, [sp, #28]
 100ee26:	2366      	movs	r3, #102	; 0x66
 100ee28:	930e      	str	r3, [sp, #56]	; 0x38
 100ee2a:	0572      	lsls	r2, r6, #21
 100ee2c:	f100 80f1 	bmi.w	100f012 <_svfprintf_r+0x19da>
 100ee30:	9b07      	ldr	r3, [sp, #28]
 100ee32:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 100ee36:	9303      	str	r3, [sp, #12]
 100ee38:	e7d7      	b.n	100edea <_svfprintf_r+0x17b2>
 100ee3a:	aa28      	add	r2, sp, #160	; 0xa0
 100ee3c:	4641      	mov	r1, r8
 100ee3e:	4650      	mov	r0, sl
 100ee40:	f004 ff52 	bl	1013ce8 <__ssprint_r>
 100ee44:	2800      	cmp	r0, #0
 100ee46:	f47f a95a 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100ee4a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 100ee4c:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100ee50:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100ee52:	781b      	ldrb	r3, [r3, #0]
 100ee54:	e463      	b.n	100e71e <_svfprintf_r+0x10e6>
 100ee56:	aa28      	add	r2, sp, #160	; 0xa0
 100ee58:	9908      	ldr	r1, [sp, #32]
 100ee5a:	4650      	mov	r0, sl
 100ee5c:	f004 ff44 	bl	1013ce8 <__ssprint_r>
 100ee60:	2800      	cmp	r0, #0
 100ee62:	f47f a94c 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100ee66:	991f      	ldr	r1, [sp, #124]	; 0x7c
 100ee68:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100ee6c:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 100ee70:	e4d8      	b.n	100e824 <_svfprintf_r+0x11ec>
 100ee72:	07f0      	lsls	r0, r6, #31
 100ee74:	f57e ad9d 	bpl.w	100d9b2 <_svfprintf_r+0x37a>
 100ee78:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100ee7a:	9916      	ldr	r1, [sp, #88]	; 0x58
 100ee7c:	3301      	adds	r3, #1
 100ee7e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 100ee80:	2b07      	cmp	r3, #7
 100ee82:	440a      	add	r2, r1
 100ee84:	f8c9 1004 	str.w	r1, [r9, #4]
 100ee88:	f8c9 0000 	str.w	r0, [r9]
 100ee8c:	922a      	str	r2, [sp, #168]	; 0xa8
 100ee8e:	9329      	str	r3, [sp, #164]	; 0xa4
 100ee90:	dce1      	bgt.n	100ee56 <_svfprintf_r+0x181e>
 100ee92:	f109 0908 	add.w	r9, r9, #8
 100ee96:	e4c8      	b.n	100e82a <_svfprintf_r+0x11f2>
 100ee98:	aa28      	add	r2, sp, #160	; 0xa0
 100ee9a:	9908      	ldr	r1, [sp, #32]
 100ee9c:	4650      	mov	r0, sl
 100ee9e:	f004 ff23 	bl	1013ce8 <__ssprint_r>
 100eea2:	2800      	cmp	r0, #0
 100eea4:	f47f a92b 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100eea8:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 100eeaa:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100eeae:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100eeb0:	f7ff ba2e 	b.w	100e310 <_svfprintf_r+0xcd8>
 100eeb4:	aa28      	add	r2, sp, #160	; 0xa0
 100eeb6:	9908      	ldr	r1, [sp, #32]
 100eeb8:	4650      	mov	r0, sl
 100eeba:	f004 ff15 	bl	1013ce8 <__ssprint_r>
 100eebe:	2800      	cmp	r0, #0
 100eec0:	f47f a91d 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100eec4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 100eec6:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100eeca:	9912      	ldr	r1, [sp, #72]	; 0x48
 100eecc:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100eece:	1acb      	subs	r3, r1, r3
 100eed0:	f7ff ba38 	b.w	100e344 <_svfprintf_r+0xd0c>
 100eed4:	9a19      	ldr	r2, [sp, #100]	; 0x64
 100eed6:	991a      	ldr	r1, [sp, #104]	; 0x68
 100eed8:	ebaa 0a02 	sub.w	sl, sl, r2
 100eedc:	4650      	mov	r0, sl
 100eede:	f7fe fa9d 	bl	100d41c <strncpy>
 100eee2:	f898 3001 	ldrb.w	r3, [r8, #1]
 100eee6:	b10b      	cbz	r3, 100eeec <_svfprintf_r+0x18b4>
 100eee8:	f108 0801 	add.w	r8, r8, #1
 100eeec:	4620      	mov	r0, r4
 100eeee:	4629      	mov	r1, r5
 100eef0:	220a      	movs	r2, #10
 100eef2:	2300      	movs	r3, #0
 100eef4:	f7fb fed4 	bl	100aca0 <__aeabi_uldivmod>
 100eef8:	f04f 0900 	mov.w	r9, #0
 100eefc:	e53b      	b.n	100e976 <_svfprintf_r+0x133e>
 100eefe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100ef00:	9a16      	ldr	r2, [sp, #88]	; 0x58
 100ef02:	189a      	adds	r2, r3, r2
 100ef04:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100ef06:	9207      	str	r2, [sp, #28]
 100ef08:	2b00      	cmp	r3, #0
 100ef0a:	bfc4      	itt	gt
 100ef0c:	2367      	movgt	r3, #103	; 0x67
 100ef0e:	930e      	strgt	r3, [sp, #56]	; 0x38
 100ef10:	dc8b      	bgt.n	100ee2a <_svfprintf_r+0x17f2>
 100ef12:	f1c3 0301 	rsb	r3, r3, #1
 100ef16:	2167      	movs	r1, #103	; 0x67
 100ef18:	441a      	add	r2, r3
 100ef1a:	910e      	str	r1, [sp, #56]	; 0x38
 100ef1c:	9207      	str	r2, [sp, #28]
 100ef1e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 100ef22:	9303      	str	r3, [sp, #12]
 100ef24:	e761      	b.n	100edea <_svfprintf_r+0x17b2>
 100ef26:	2c45      	cmp	r4, #69	; 0x45
 100ef28:	f040 8110 	bne.w	100f14c <_svfprintf_r+0x1b14>
 100ef2c:	9b04      	ldr	r3, [sp, #16]
 100ef2e:	aa26      	add	r2, sp, #152	; 0x98
 100ef30:	2102      	movs	r1, #2
 100ef32:	9201      	str	r2, [sp, #4]
 100ef34:	1c5d      	adds	r5, r3, #1
 100ef36:	eeb0 0b4c 	vmov.f64	d0, d12
 100ef3a:	ab21      	add	r3, sp, #132	; 0x84
 100ef3c:	4650      	mov	r0, sl
 100ef3e:	9300      	str	r3, [sp, #0]
 100ef40:	462a      	mov	r2, r5
 100ef42:	ab1f      	add	r3, sp, #124	; 0x7c
 100ef44:	f002 fa84 	bl	1011450 <_dtoa_r>
 100ef48:	900b      	str	r0, [sp, #44]	; 0x2c
 100ef4a:	e714      	b.n	100ed76 <_svfprintf_r+0x173e>
 100ef4c:	2300      	movs	r3, #0
 100ef4e:	eeb0 0b48 	vmov.f64	d0, d8
 100ef52:	930c      	str	r3, [sp, #48]	; 0x30
 100ef54:	f7ff baa4 	b.w	100e4a0 <_svfprintf_r+0xe68>
 100ef58:	424c      	negs	r4, r1
 100ef5a:	3110      	adds	r1, #16
 100ef5c:	da1d      	bge.n	100ef9a <_svfprintf_r+0x1962>
 100ef5e:	2510      	movs	r5, #16
 100ef60:	e002      	b.n	100ef68 <_svfprintf_r+0x1930>
 100ef62:	3c10      	subs	r4, #16
 100ef64:	2c10      	cmp	r4, #16
 100ef66:	dd18      	ble.n	100ef9a <_svfprintf_r+0x1962>
 100ef68:	3301      	adds	r3, #1
 100ef6a:	4985      	ldr	r1, [pc, #532]	; (100f180 <_svfprintf_r+0x1b48>)
 100ef6c:	2b07      	cmp	r3, #7
 100ef6e:	f102 0210 	add.w	r2, r2, #16
 100ef72:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100ef76:	e9c9 1500 	strd	r1, r5, [r9]
 100ef7a:	f109 0908 	add.w	r9, r9, #8
 100ef7e:	ddf0      	ble.n	100ef62 <_svfprintf_r+0x192a>
 100ef80:	aa28      	add	r2, sp, #160	; 0xa0
 100ef82:	9908      	ldr	r1, [sp, #32]
 100ef84:	4650      	mov	r0, sl
 100ef86:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100ef8a:	f004 fead 	bl	1013ce8 <__ssprint_r>
 100ef8e:	2800      	cmp	r0, #0
 100ef90:	f47f a8b5 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100ef94:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 100ef98:	e7e3      	b.n	100ef62 <_svfprintf_r+0x192a>
 100ef9a:	3301      	adds	r3, #1
 100ef9c:	4978      	ldr	r1, [pc, #480]	; (100f180 <_svfprintf_r+0x1b48>)
 100ef9e:	2b07      	cmp	r3, #7
 100efa0:	4422      	add	r2, r4
 100efa2:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100efa6:	e9c9 1400 	strd	r1, r4, [r9]
 100efaa:	f77f af72 	ble.w	100ee92 <_svfprintf_r+0x185a>
 100efae:	aa28      	add	r2, sp, #160	; 0xa0
 100efb0:	9908      	ldr	r1, [sp, #32]
 100efb2:	4650      	mov	r0, sl
 100efb4:	f004 fe98 	bl	1013ce8 <__ssprint_r>
 100efb8:	2800      	cmp	r0, #0
 100efba:	f47f a8a0 	bne.w	100e0fe <_svfprintf_r+0xac6>
 100efbe:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100efc0:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100efc4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100efc6:	e430      	b.n	100e82a <_svfprintf_r+0x11f2>
 100efc8:	9a08      	ldr	r2, [sp, #32]
 100efca:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 100efce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 100efd2:	8193      	strh	r3, [r2, #12]
 100efd4:	f7fe bc27 	b.w	100d826 <_svfprintf_r+0x1ee>
 100efd8:	9526      	str	r5, [sp, #152]	; 0x98
 100efda:	4619      	mov	r1, r3
 100efdc:	7bc5      	ldrb	r5, [r0, #15]
 100efde:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 100efe2:	4295      	cmp	r5, r2
 100efe4:	d10a      	bne.n	100effc <_svfprintf_r+0x19c4>
 100efe6:	f04f 0c30 	mov.w	ip, #48	; 0x30
 100efea:	f801 cc01 	strb.w	ip, [r1, #-1]
 100efee:	9926      	ldr	r1, [sp, #152]	; 0x98
 100eff0:	1e4a      	subs	r2, r1, #1
 100eff2:	9226      	str	r2, [sp, #152]	; 0x98
 100eff4:	f811 2c01 	ldrb.w	r2, [r1, #-1]
 100eff8:	4295      	cmp	r5, r2
 100effa:	d0f6      	beq.n	100efea <_svfprintf_r+0x19b2>
 100effc:	2a39      	cmp	r2, #57	; 0x39
 100effe:	bf16      	itet	ne
 100f000:	3201      	addne	r2, #1
 100f002:	7a82      	ldrbeq	r2, [r0, #10]
 100f004:	b2d2      	uxtbne	r2, r2
 100f006:	f801 2c01 	strb.w	r2, [r1, #-1]
 100f00a:	f7ff ba9a 	b.w	100e542 <_svfprintf_r+0xf0a>
 100f00e:	2367      	movs	r3, #103	; 0x67
 100f010:	930e      	str	r3, [sp, #56]	; 0x38
 100f012:	9814      	ldr	r0, [sp, #80]	; 0x50
 100f014:	2200      	movs	r2, #0
 100f016:	9213      	str	r2, [sp, #76]	; 0x4c
 100f018:	9211      	str	r2, [sp, #68]	; 0x44
 100f01a:	7803      	ldrb	r3, [r0, #0]
 100f01c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 100f01e:	2bff      	cmp	r3, #255	; 0xff
 100f020:	d00b      	beq.n	100f03a <_svfprintf_r+0x1a02>
 100f022:	4293      	cmp	r3, r2
 100f024:	da09      	bge.n	100f03a <_svfprintf_r+0x1a02>
 100f026:	7841      	ldrb	r1, [r0, #1]
 100f028:	1ad2      	subs	r2, r2, r3
 100f02a:	b1b9      	cbz	r1, 100f05c <_svfprintf_r+0x1a24>
 100f02c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 100f02e:	3001      	adds	r0, #1
 100f030:	3301      	adds	r3, #1
 100f032:	9311      	str	r3, [sp, #68]	; 0x44
 100f034:	460b      	mov	r3, r1
 100f036:	2bff      	cmp	r3, #255	; 0xff
 100f038:	d1f3      	bne.n	100f022 <_svfprintf_r+0x19ea>
 100f03a:	9210      	str	r2, [sp, #64]	; 0x40
 100f03c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 100f03e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 100f040:	9907      	ldr	r1, [sp, #28]
 100f042:	4413      	add	r3, r2
 100f044:	2200      	movs	r2, #0
 100f046:	920a      	str	r2, [sp, #40]	; 0x28
 100f048:	9a19      	ldr	r2, [sp, #100]	; 0x64
 100f04a:	9014      	str	r0, [sp, #80]	; 0x50
 100f04c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 100f04e:	fb02 1303 	mla	r3, r2, r3, r1
 100f052:	9307      	str	r3, [sp, #28]
 100f054:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 100f058:	9303      	str	r3, [sp, #12]
 100f05a:	e594      	b.n	100eb86 <_svfprintf_r+0x154e>
 100f05c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 100f05e:	3101      	adds	r1, #1
 100f060:	9113      	str	r1, [sp, #76]	; 0x4c
 100f062:	e7dc      	b.n	100f01e <_svfprintf_r+0x19e6>
 100f064:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100f066:	9307      	str	r3, [sp, #28]
 100f068:	e6b3      	b.n	100edd2 <_svfprintf_r+0x179a>
 100f06a:	9b04      	ldr	r3, [sp, #16]
 100f06c:	9509      	str	r5, [sp, #36]	; 0x24
 100f06e:	9004      	str	r0, [sp, #16]
 100f070:	9303      	str	r3, [sp, #12]
 100f072:	9307      	str	r3, [sp, #28]
 100f074:	9013      	str	r0, [sp, #76]	; 0x4c
 100f076:	9011      	str	r0, [sp, #68]	; 0x44
 100f078:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100f07c:	f7fe bc41 	b.w	100d902 <_svfprintf_r+0x2ca>
 100f080:	232d      	movs	r3, #45	; 0x2d
 100f082:	eeb1 cb48 	vneg.f64	d12, d8
 100f086:	930c      	str	r3, [sp, #48]	; 0x30
 100f088:	e651      	b.n	100ed2e <_svfprintf_r+0x16f6>
 100f08a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 100f08c:	18cb      	adds	r3, r1, r3
 100f08e:	2166      	movs	r1, #102	; 0x66
 100f090:	441a      	add	r2, r3
 100f092:	910e      	str	r1, [sp, #56]	; 0x38
 100f094:	9207      	str	r2, [sp, #28]
 100f096:	e6c8      	b.n	100ee2a <_svfprintf_r+0x17f2>
 100f098:	2c41      	cmp	r4, #65	; 0x41
 100f09a:	a922      	add	r1, sp, #136	; 0x88
 100f09c:	bf08      	it	eq
 100f09e:	f10d 038a 	addeq.w	r3, sp, #138	; 0x8a
 100f0a2:	f102 0230 	add.w	r2, r2, #48	; 0x30
 100f0a6:	bf1e      	ittt	ne
 100f0a8:	2330      	movne	r3, #48	; 0x30
 100f0aa:	f88d 308a 	strbne.w	r3, [sp, #138]	; 0x8a
 100f0ae:	f10d 038b 	addne.w	r3, sp, #139	; 0x8b
 100f0b2:	f803 2b01 	strb.w	r2, [r3], #1
 100f0b6:	1a5b      	subs	r3, r3, r1
 100f0b8:	9318      	str	r3, [sp, #96]	; 0x60
 100f0ba:	e54d      	b.n	100eb58 <_svfprintf_r+0x1520>
 100f0bc:	ee18 3a90 	vmov	r3, s17
 100f0c0:	f249 24fc 	movw	r4, #37628	; 0x92fc
 100f0c4:	f2c0 1405 	movt	r4, #261	; 0x105
 100f0c8:	2b00      	cmp	r3, #0
 100f0ca:	f249 23f8 	movw	r3, #37624	; 0x92f8
 100f0ce:	f2c0 1305 	movt	r3, #261	; 0x105
 100f0d2:	bfb6      	itet	lt
 100f0d4:	212d      	movlt	r1, #45	; 0x2d
 100f0d6:	f89d 1077 	ldrbge.w	r1, [sp, #119]	; 0x77
 100f0da:	f88d 1077 	strblt.w	r1, [sp, #119]	; 0x77
 100f0de:	f7fe bec2 	b.w	100de66 <_svfprintf_r+0x82e>
 100f0e2:	07f3      	lsls	r3, r6, #31
 100f0e4:	f57f ad43 	bpl.w	100eb6e <_svfprintf_r+0x1536>
 100f0e8:	e53d      	b.n	100eb66 <_svfprintf_r+0x152e>
 100f0ea:	b92b      	cbnz	r3, 100f0f8 <_svfprintf_r+0x1ac0>
 100f0ec:	2301      	movs	r3, #1
 100f0ee:	2266      	movs	r2, #102	; 0x66
 100f0f0:	9303      	str	r3, [sp, #12]
 100f0f2:	920e      	str	r2, [sp, #56]	; 0x38
 100f0f4:	9307      	str	r3, [sp, #28]
 100f0f6:	e678      	b.n	100edea <_svfprintf_r+0x17b2>
 100f0f8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 100f0fa:	2266      	movs	r2, #102	; 0x66
 100f0fc:	920e      	str	r2, [sp, #56]	; 0x38
 100f0fe:	9a04      	ldr	r2, [sp, #16]
 100f100:	3301      	adds	r3, #1
 100f102:	441a      	add	r2, r3
 100f104:	9207      	str	r2, [sp, #28]
 100f106:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 100f10a:	9303      	str	r3, [sp, #12]
 100f10c:	e66d      	b.n	100edea <_svfprintf_r+0x17b2>
 100f10e:	4649      	mov	r1, r9
 100f110:	e46e      	b.n	100e9f0 <_svfprintf_r+0x13b8>
 100f112:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100f114:	787b      	ldrb	r3, [r7, #1]
 100f116:	460f      	mov	r7, r1
 100f118:	f852 0b04 	ldr.w	r0, [r2], #4
 100f11c:	ea40 71e0 	orr.w	r1, r0, r0, asr #31
 100f120:	9209      	str	r2, [sp, #36]	; 0x24
 100f122:	9104      	str	r1, [sp, #16]
 100f124:	f7fe baf3 	b.w	100d70e <_svfprintf_r+0xd6>
 100f128:	9b04      	ldr	r3, [sp, #16]
 100f12a:	f1c3 0501 	rsb	r5, r3, #1
 100f12e:	951f      	str	r5, [sp, #124]	; 0x7c
 100f130:	e61f      	b.n	100ed72 <_svfprintf_r+0x173a>
 100f132:	9603      	str	r6, [sp, #12]
 100f134:	f7fe be0c 	b.w	100dd50 <_svfprintf_r+0x718>
 100f138:	9603      	str	r6, [sp, #12]
 100f13a:	f7fe bd94 	b.w	100dc66 <_svfprintf_r+0x62e>
 100f13e:	9a08      	ldr	r2, [sp, #32]
 100f140:	8993      	ldrh	r3, [r2, #12]
 100f142:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 100f146:	8193      	strh	r3, [r2, #12]
 100f148:	f7fe bfd9 	b.w	100e0fe <_svfprintf_r+0xac6>
 100f14c:	9d04      	ldr	r5, [sp, #16]
 100f14e:	e48b      	b.n	100ea68 <_svfprintf_r+0x1430>
 100f150:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100f152:	9912      	ldr	r1, [sp, #72]	; 0x48
 100f154:	440b      	add	r3, r1
 100f156:	9304      	str	r3, [sp, #16]
 100f158:	f7ff baeb 	b.w	100e732 <_svfprintf_r+0x10fa>
 100f15c:	230c      	movs	r3, #12
 100f15e:	f04f 32ff 	mov.w	r2, #4294967295
 100f162:	f8ca 3000 	str.w	r3, [sl]
 100f166:	9205      	str	r2, [sp, #20]
 100f168:	f7fe bb64 	b.w	100d834 <_svfprintf_r+0x1fc>
 100f16c:	2300      	movs	r3, #0
 100f16e:	930a      	str	r3, [sp, #40]	; 0x28
 100f170:	e4a5      	b.n	100eabe <_svfprintf_r+0x1486>
 100f172:	2302      	movs	r3, #2
 100f174:	9318      	str	r3, [sp, #96]	; 0x60
 100f176:	e4ef      	b.n	100eb58 <_svfprintf_r+0x1520>
 100f178:	4633      	mov	r3, r6
 100f17a:	f7fe bdb1 	b.w	100dce0 <_svfprintf_r+0x6a8>
 100f17e:	bf00      	nop
 100f180:	01056564 	.word	0x01056564
 100f184:	00000000 	.word	0x00000000

0100f188 <_vfprintf_r>:
 100f188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100f18c:	4615      	mov	r5, r2
 100f18e:	ed2d 8b0a 	vpush	{d8-d12}
 100f192:	461c      	mov	r4, r3
 100f194:	4682      	mov	sl, r0
 100f196:	b0d5      	sub	sp, #340	; 0x154
 100f198:	f10d 0b90 	add.w	fp, sp, #144	; 0x90
 100f19c:	9105      	str	r1, [sp, #20]
 100f19e:	f003 fd37 	bl	1012c10 <_localeconv_r>
 100f1a2:	9409      	str	r4, [sp, #36]	; 0x24
 100f1a4:	6803      	ldr	r3, [r0, #0]
 100f1a6:	4618      	mov	r0, r3
 100f1a8:	9317      	str	r3, [sp, #92]	; 0x5c
 100f1aa:	f7fe f849 	bl	100d240 <strlen>
 100f1ae:	2208      	movs	r2, #8
 100f1b0:	2100      	movs	r1, #0
 100f1b2:	9015      	str	r0, [sp, #84]	; 0x54
 100f1b4:	4658      	mov	r0, fp
 100f1b6:	f7fd fc33 	bl	100ca20 <memset>
 100f1ba:	f1ba 0f00 	cmp.w	sl, #0
 100f1be:	d004      	beq.n	100f1ca <_vfprintf_r+0x42>
 100f1c0:	f8da 3038 	ldr.w	r3, [sl, #56]	; 0x38
 100f1c4:	2b00      	cmp	r3, #0
 100f1c6:	f000 8440 	beq.w	100fa4a <_vfprintf_r+0x8c2>
 100f1ca:	9905      	ldr	r1, [sp, #20]
 100f1cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 100f1d0:	b293      	uxth	r3, r2
 100f1d2:	0498      	lsls	r0, r3, #18
 100f1d4:	d407      	bmi.n	100f1e6 <_vfprintf_r+0x5e>
 100f1d6:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
 100f1da:	6e4a      	ldr	r2, [r1, #100]	; 0x64
 100f1dc:	818b      	strh	r3, [r1, #12]
 100f1de:	b29b      	uxth	r3, r3
 100f1e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 100f1e4:	664a      	str	r2, [r1, #100]	; 0x64
 100f1e6:	071a      	lsls	r2, r3, #28
 100f1e8:	f140 80be 	bpl.w	100f368 <_vfprintf_r+0x1e0>
 100f1ec:	9a05      	ldr	r2, [sp, #20]
 100f1ee:	6912      	ldr	r2, [r2, #16]
 100f1f0:	2a00      	cmp	r2, #0
 100f1f2:	f000 80b9 	beq.w	100f368 <_vfprintf_r+0x1e0>
 100f1f6:	f003 031a 	and.w	r3, r3, #26
 100f1fa:	2b0a      	cmp	r3, #10
 100f1fc:	f000 80c2 	beq.w	100f384 <_vfprintf_r+0x1fc>
 100f200:	eeb4 bb00 	vmov.f64	d11, #64	; 0x3e000000  0.125
 100f204:	f249 7898 	movw	r8, #38808	; 0x9798
 100f208:	ed9f 8b81 	vldr	d8, [pc, #516]	; 100f410 <_vfprintf_r+0x288>
 100f20c:	f2c0 1805 	movt	r8, #261	; 0x105
 100f210:	462f      	mov	r7, r5
 100f212:	2300      	movs	r3, #0
 100f214:	f649 31c8 	movw	r1, #39880	; 0x9bc8
 100f218:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100f21c:	f2c0 1105 	movt	r1, #261	; 0x105
 100f220:	9312      	str	r3, [sp, #72]	; 0x48
 100f222:	910f      	str	r1, [sp, #60]	; 0x3c
 100f224:	9316      	str	r3, [sp, #88]	; 0x58
 100f226:	9318      	str	r3, [sp, #96]	; 0x60
 100f228:	9314      	str	r3, [sp, #80]	; 0x50
 100f22a:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
 100f22e:	eeb3 9b00 	vmov.f64	d9, #48	; 0x41800000  16.0
 100f232:	9306      	str	r3, [sp, #24]
 100f234:	e9cd 3329 	strd	r3, r3, [sp, #164]	; 0xa4
 100f238:	f8cd 90a0 	str.w	r9, [sp, #160]	; 0xa0
 100f23c:	eeb6 ab00 	vmov.f64	d10, #96	; 0x3f000000  0.5
 100f240:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 100f242:	463c      	mov	r4, r7
 100f244:	f8d8 3000 	ldr.w	r3, [r8]
 100f248:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 100f24a:	2b00      	cmp	r3, #0
 100f24c:	bf08      	it	eq
 100f24e:	4633      	moveq	r3, r6
 100f250:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 100f254:	f7fc fb1a 	bl	100b88c <__locale_mb_cur_max>
 100f258:	f8cd b000 	str.w	fp, [sp]
 100f25c:	4622      	mov	r2, r4
 100f25e:	a920      	add	r1, sp, #128	; 0x80
 100f260:	4603      	mov	r3, r0
 100f262:	4650      	mov	r0, sl
 100f264:	47a8      	blx	r5
 100f266:	2800      	cmp	r0, #0
 100f268:	4603      	mov	r3, r0
 100f26a:	f000 80a1 	beq.w	100f3b0 <_vfprintf_r+0x228>
 100f26e:	f2c0 8097 	blt.w	100f3a0 <_vfprintf_r+0x218>
 100f272:	9a20      	ldr	r2, [sp, #128]	; 0x80
 100f274:	2a25      	cmp	r2, #37	; 0x25
 100f276:	d001      	beq.n	100f27c <_vfprintf_r+0xf4>
 100f278:	441c      	add	r4, r3
 100f27a:	e7e3      	b.n	100f244 <_vfprintf_r+0xbc>
 100f27c:	1be6      	subs	r6, r4, r7
 100f27e:	4605      	mov	r5, r0
 100f280:	f040 8099 	bne.w	100f3b6 <_vfprintf_r+0x22e>
 100f284:	2300      	movs	r3, #0
 100f286:	1c67      	adds	r7, r4, #1
 100f288:	461e      	mov	r6, r3
 100f28a:	9307      	str	r3, [sp, #28]
 100f28c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100f290:	f04f 32ff 	mov.w	r2, #4294967295
 100f294:	7863      	ldrb	r3, [r4, #1]
 100f296:	240a      	movs	r4, #10
 100f298:	9204      	str	r2, [sp, #16]
 100f29a:	3701      	adds	r7, #1
 100f29c:	f1a3 0220 	sub.w	r2, r3, #32
 100f2a0:	2a5a      	cmp	r2, #90	; 0x5a
 100f2a2:	f200 83d7 	bhi.w	100fa54 <_vfprintf_r+0x8cc>
 100f2a6:	e8df f012 	tbh	[pc, r2, lsl #1]
 100f2aa:	01de      	.short	0x01de
 100f2ac:	03d503d5 	.word	0x03d503d5
 100f2b0:	03d501da 	.word	0x03d501da
 100f2b4:	03d503d5 	.word	0x03d503d5
 100f2b8:	03d5020d 	.word	0x03d5020d
 100f2bc:	01ff03d5 	.word	0x01ff03d5
 100f2c0:	03d501fa 	.word	0x03d501fa
 100f2c4:	022e01f6 	.word	0x022e01f6
 100f2c8:	022a03d5 	.word	0x022a03d5
 100f2cc:	01b801b8 	.word	0x01b801b8
 100f2d0:	01b801b8 	.word	0x01b801b8
 100f2d4:	01b801b8 	.word	0x01b801b8
 100f2d8:	01b801b8 	.word	0x01b801b8
 100f2dc:	03d501b8 	.word	0x03d501b8
 100f2e0:	03d503d5 	.word	0x03d503d5
 100f2e4:	03d503d5 	.word	0x03d503d5
 100f2e8:	03d503d5 	.word	0x03d503d5
 100f2ec:	03d50248 	.word	0x03d50248
 100f2f0:	03270367 	.word	0x03270367
 100f2f4:	02480248 	.word	0x02480248
 100f2f8:	03d50248 	.word	0x03d50248
 100f2fc:	03d503d5 	.word	0x03d503d5
 100f300:	032303d5 	.word	0x032303d5
 100f304:	03d503d5 	.word	0x03d503d5
 100f308:	03d50317 	.word	0x03d50317
 100f30c:	03d503d5 	.word	0x03d503d5
 100f310:	03d502e7 	.word	0x03d502e7
 100f314:	03d502d8 	.word	0x03d502d8
 100f318:	02aa03d5 	.word	0x02aa03d5
 100f31c:	03d503d5 	.word	0x03d503d5
 100f320:	03d503d5 	.word	0x03d503d5
 100f324:	03d503d5 	.word	0x03d503d5
 100f328:	03d503d5 	.word	0x03d503d5
 100f32c:	03d50248 	.word	0x03d50248
 100f330:	027e0367 	.word	0x027e0367
 100f334:	02480248 	.word	0x02480248
 100f338:	03c60248 	.word	0x03c60248
 100f33c:	005b027e 	.word	0x005b027e
 100f340:	03bc03d5 	.word	0x03bc03d5
 100f344:	03a703d5 	.word	0x03a703d5
 100f348:	01c50391 	.word	0x01c50391
 100f34c:	03d5005b 	.word	0x03d5005b
 100f350:	005d02e7 	.word	0x005d02e7
 100f354:	03d501e8 	.word	0x03d501e8
 100f358:	00b703d5 	.word	0x00b703d5
 100f35c:	005d03d5 	.word	0x005d03d5
 100f360:	f046 0620 	orr.w	r6, r6, #32
 100f364:	783b      	ldrb	r3, [r7, #0]
 100f366:	e798      	b.n	100f29a <_vfprintf_r+0x112>
 100f368:	9905      	ldr	r1, [sp, #20]
 100f36a:	4650      	mov	r0, sl
 100f36c:	f001 fef0 	bl	1011150 <__swsetup_r>
 100f370:	2800      	cmp	r0, #0
 100f372:	f041 83df 	bne.w	1010b34 <_vfprintf_r+0x19ac>
 100f376:	9b05      	ldr	r3, [sp, #20]
 100f378:	899b      	ldrh	r3, [r3, #12]
 100f37a:	f003 031a 	and.w	r3, r3, #26
 100f37e:	2b0a      	cmp	r3, #10
 100f380:	f47f af3e 	bne.w	100f200 <_vfprintf_r+0x78>
 100f384:	9b05      	ldr	r3, [sp, #20]
 100f386:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 100f38a:	2b00      	cmp	r3, #0
 100f38c:	f6ff af38 	blt.w	100f200 <_vfprintf_r+0x78>
 100f390:	4623      	mov	r3, r4
 100f392:	462a      	mov	r2, r5
 100f394:	9905      	ldr	r1, [sp, #20]
 100f396:	4650      	mov	r0, sl
 100f398:	f001 fcd4 	bl	1010d44 <__sbprintf>
 100f39c:	9006      	str	r0, [sp, #24]
 100f39e:	e027      	b.n	100f3f0 <_vfprintf_r+0x268>
 100f3a0:	2208      	movs	r2, #8
 100f3a2:	2100      	movs	r1, #0
 100f3a4:	4658      	mov	r0, fp
 100f3a6:	f7fd fb3b 	bl	100ca20 <memset>
 100f3aa:	2301      	movs	r3, #1
 100f3ac:	441c      	add	r4, r3
 100f3ae:	e749      	b.n	100f244 <_vfprintf_r+0xbc>
 100f3b0:	1be6      	subs	r6, r4, r7
 100f3b2:	4605      	mov	r5, r0
 100f3b4:	d012      	beq.n	100f3dc <_vfprintf_r+0x254>
 100f3b6:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 100f3ba:	e9c9 7600 	strd	r7, r6, [r9]
 100f3be:	3301      	adds	r3, #1
 100f3c0:	4432      	add	r2, r6
 100f3c2:	2b07      	cmp	r3, #7
 100f3c4:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100f3c8:	bfd8      	it	le
 100f3ca:	f109 0908 	addle.w	r9, r9, #8
 100f3ce:	dc15      	bgt.n	100f3fc <_vfprintf_r+0x274>
 100f3d0:	9b06      	ldr	r3, [sp, #24]
 100f3d2:	4433      	add	r3, r6
 100f3d4:	9306      	str	r3, [sp, #24]
 100f3d6:	2d00      	cmp	r5, #0
 100f3d8:	f47f af54 	bne.w	100f284 <_vfprintf_r+0xfc>
 100f3dc:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 100f3de:	2b00      	cmp	r3, #0
 100f3e0:	f041 81fa 	bne.w	10107d8 <_vfprintf_r+0x1650>
 100f3e4:	9b05      	ldr	r3, [sp, #20]
 100f3e6:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 100f3ea:	0659      	lsls	r1, r3, #25
 100f3ec:	f101 83a2 	bmi.w	1010b34 <_vfprintf_r+0x19ac>
 100f3f0:	9806      	ldr	r0, [sp, #24]
 100f3f2:	b055      	add	sp, #340	; 0x154
 100f3f4:	ecbd 8b0a 	vpop	{d8-d12}
 100f3f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100f3fc:	aa28      	add	r2, sp, #160	; 0xa0
 100f3fe:	9905      	ldr	r1, [sp, #20]
 100f400:	4650      	mov	r0, sl
 100f402:	f005 fbf3 	bl	1014bec <__sprint_r>
 100f406:	2800      	cmp	r0, #0
 100f408:	d1ec      	bne.n	100f3e4 <_vfprintf_r+0x25c>
 100f40a:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100f40e:	e7df      	b.n	100f3d0 <_vfprintf_r+0x248>
	...
 100f418:	06b0      	lsls	r0, r6, #26
 100f41a:	930e      	str	r3, [sp, #56]	; 0x38
 100f41c:	f249 3300 	movw	r3, #37632	; 0x9300
 100f420:	f2c0 1305 	movt	r3, #261	; 0x105
 100f424:	9316      	str	r3, [sp, #88]	; 0x58
 100f426:	f140 81f3 	bpl.w	100f810 <_vfprintf_r+0x688>
 100f42a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100f42c:	3507      	adds	r5, #7
 100f42e:	f025 0307 	bic.w	r3, r5, #7
 100f432:	e8f3 4502 	ldrd	r4, r5, [r3], #8
 100f436:	9309      	str	r3, [sp, #36]	; 0x24
 100f438:	ea54 0305 	orrs.w	r3, r4, r5
 100f43c:	f006 0301 	and.w	r3, r6, #1
 100f440:	bf08      	it	eq
 100f442:	2300      	moveq	r3, #0
 100f444:	2b00      	cmp	r3, #0
 100f446:	f040 81ff 	bne.w	100f848 <_vfprintf_r+0x6c0>
 100f44a:	f426 6380 	bic.w	r3, r6, #1024	; 0x400
 100f44e:	9303      	str	r3, [sp, #12]
 100f450:	2302      	movs	r3, #2
 100f452:	9904      	ldr	r1, [sp, #16]
 100f454:	2200      	movs	r2, #0
 100f456:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 100f45a:	1c4a      	adds	r2, r1, #1
 100f45c:	f000 826d 	beq.w	100f93a <_vfprintf_r+0x7b2>
 100f460:	ea54 0205 	orrs.w	r2, r4, r5
 100f464:	9a03      	ldr	r2, [sp, #12]
 100f466:	f022 0680 	bic.w	r6, r2, #128	; 0x80
 100f46a:	bf14      	ite	ne
 100f46c:	2201      	movne	r2, #1
 100f46e:	2200      	moveq	r2, #0
 100f470:	2900      	cmp	r1, #0
 100f472:	bf18      	it	ne
 100f474:	2201      	movne	r2, #1
 100f476:	2a00      	cmp	r2, #0
 100f478:	f040 8745 	bne.w	1010306 <_vfprintf_r+0x117e>
 100f47c:	2b00      	cmp	r3, #0
 100f47e:	f040 8510 	bne.w	100fea2 <_vfprintf_r+0xd1a>
 100f482:	9a03      	ldr	r2, [sp, #12]
 100f484:	9304      	str	r3, [sp, #16]
 100f486:	f012 0201 	ands.w	r2, r2, #1
 100f48a:	9208      	str	r2, [sp, #32]
 100f48c:	bf04      	itt	eq
 100f48e:	ab54      	addeq	r3, sp, #336	; 0x150
 100f490:	930b      	streq	r3, [sp, #44]	; 0x2c
 100f492:	d005      	beq.n	100f4a0 <_vfprintf_r+0x318>
 100f494:	2330      	movs	r3, #48	; 0x30
 100f496:	f88d 314f 	strb.w	r3, [sp, #335]	; 0x14f
 100f49a:	f20d 134f 	addw	r3, sp, #335	; 0x14f
 100f49e:	930b      	str	r3, [sp, #44]	; 0x2c
 100f4a0:	2300      	movs	r3, #0
 100f4a2:	9a04      	ldr	r2, [sp, #16]
 100f4a4:	930a      	str	r3, [sp, #40]	; 0x28
 100f4a6:	9313      	str	r3, [sp, #76]	; 0x4c
 100f4a8:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 100f4ac:	9b08      	ldr	r3, [sp, #32]
 100f4ae:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100f4b2:	4293      	cmp	r3, r2
 100f4b4:	bfb8      	it	lt
 100f4b6:	4613      	movlt	r3, r2
 100f4b8:	9303      	str	r3, [sp, #12]
 100f4ba:	b111      	cbz	r1, 100f4c2 <_vfprintf_r+0x33a>
 100f4bc:	9b03      	ldr	r3, [sp, #12]
 100f4be:	3301      	adds	r3, #1
 100f4c0:	9303      	str	r3, [sp, #12]
 100f4c2:	f016 0302 	ands.w	r3, r6, #2
 100f4c6:	930c      	str	r3, [sp, #48]	; 0x30
 100f4c8:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100f4ca:	bf1e      	ittt	ne
 100f4cc:	9b03      	ldrne	r3, [sp, #12]
 100f4ce:	3302      	addne	r3, #2
 100f4d0:	9303      	strne	r3, [sp, #12]
 100f4d2:	f016 0384 	ands.w	r3, r6, #132	; 0x84
 100f4d6:	930d      	str	r3, [sp, #52]	; 0x34
 100f4d8:	d104      	bne.n	100f4e4 <_vfprintf_r+0x35c>
 100f4da:	9b07      	ldr	r3, [sp, #28]
 100f4dc:	9803      	ldr	r0, [sp, #12]
 100f4de:	1a1c      	subs	r4, r3, r0
 100f4e0:	2c00      	cmp	r4, #0
 100f4e2:	dc60      	bgt.n	100f5a6 <_vfprintf_r+0x41e>
 100f4e4:	b189      	cbz	r1, 100f50a <_vfprintf_r+0x382>
 100f4e6:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100f4e8:	f10d 0077 	add.w	r0, sp, #119	; 0x77
 100f4ec:	3201      	adds	r2, #1
 100f4ee:	f8c9 0000 	str.w	r0, [r9]
 100f4f2:	3101      	adds	r1, #1
 100f4f4:	2001      	movs	r0, #1
 100f4f6:	2907      	cmp	r1, #7
 100f4f8:	f8c9 0004 	str.w	r0, [r9, #4]
 100f4fc:	922a      	str	r2, [sp, #168]	; 0xa8
 100f4fe:	bfd8      	it	le
 100f500:	f109 0908 	addle.w	r9, r9, #8
 100f504:	9129      	str	r1, [sp, #164]	; 0xa4
 100f506:	f300 846f 	bgt.w	100fde8 <_vfprintf_r+0xc60>
 100f50a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 100f50c:	b183      	cbz	r3, 100f530 <_vfprintf_r+0x3a8>
 100f50e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100f510:	a91e      	add	r1, sp, #120	; 0x78
 100f512:	3202      	adds	r2, #2
 100f514:	f8c9 1000 	str.w	r1, [r9]
 100f518:	3301      	adds	r3, #1
 100f51a:	2102      	movs	r1, #2
 100f51c:	2b07      	cmp	r3, #7
 100f51e:	f8c9 1004 	str.w	r1, [r9, #4]
 100f522:	922a      	str	r2, [sp, #168]	; 0xa8
 100f524:	bfd8      	it	le
 100f526:	f109 0908 	addle.w	r9, r9, #8
 100f52a:	9329      	str	r3, [sp, #164]	; 0xa4
 100f52c:	f300 8469 	bgt.w	100fe02 <_vfprintf_r+0xc7a>
 100f530:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 100f532:	2b80      	cmp	r3, #128	; 0x80
 100f534:	f000 8313 	beq.w	100fb5e <_vfprintf_r+0x9d6>
 100f538:	9b04      	ldr	r3, [sp, #16]
 100f53a:	9908      	ldr	r1, [sp, #32]
 100f53c:	1a5c      	subs	r4, r3, r1
 100f53e:	2c00      	cmp	r4, #0
 100f540:	f300 8355 	bgt.w	100fbee <_vfprintf_r+0xa66>
 100f544:	05f5      	lsls	r5, r6, #23
 100f546:	f100 82ab 	bmi.w	100faa0 <_vfprintf_r+0x918>
 100f54a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100f54c:	9908      	ldr	r1, [sp, #32]
 100f54e:	3301      	adds	r3, #1
 100f550:	980b      	ldr	r0, [sp, #44]	; 0x2c
 100f552:	2b07      	cmp	r3, #7
 100f554:	440a      	add	r2, r1
 100f556:	f8c9 1004 	str.w	r1, [r9, #4]
 100f55a:	f8c9 0000 	str.w	r0, [r9]
 100f55e:	922a      	str	r2, [sp, #168]	; 0xa8
 100f560:	9329      	str	r3, [sp, #164]	; 0xa4
 100f562:	f300 83ec 	bgt.w	100fd3e <_vfprintf_r+0xbb6>
 100f566:	f109 0908 	add.w	r9, r9, #8
 100f56a:	0770      	lsls	r0, r6, #29
 100f56c:	d505      	bpl.n	100f57a <_vfprintf_r+0x3f2>
 100f56e:	9b07      	ldr	r3, [sp, #28]
 100f570:	9903      	ldr	r1, [sp, #12]
 100f572:	1a5c      	subs	r4, r3, r1
 100f574:	2c00      	cmp	r4, #0
 100f576:	f300 8451 	bgt.w	100fe1c <_vfprintf_r+0xc94>
 100f57a:	e9dd 3106 	ldrd	r3, r1, [sp, #24]
 100f57e:	9803      	ldr	r0, [sp, #12]
 100f580:	4281      	cmp	r1, r0
 100f582:	bfac      	ite	ge
 100f584:	185b      	addge	r3, r3, r1
 100f586:	181b      	addlt	r3, r3, r0
 100f588:	9306      	str	r3, [sp, #24]
 100f58a:	2a00      	cmp	r2, #0
 100f58c:	f040 8390 	bne.w	100fcb0 <_vfprintf_r+0xb28>
 100f590:	2300      	movs	r3, #0
 100f592:	9329      	str	r3, [sp, #164]	; 0xa4
 100f594:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 100f596:	b11b      	cbz	r3, 100f5a0 <_vfprintf_r+0x418>
 100f598:	990a      	ldr	r1, [sp, #40]	; 0x28
 100f59a:	4650      	mov	r0, sl
 100f59c:	f003 f810 	bl	10125c0 <_free_r>
 100f5a0:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100f5a4:	e64c      	b.n	100f240 <_vfprintf_r+0xb8>
 100f5a6:	2c10      	cmp	r4, #16
 100f5a8:	f246 5574 	movw	r5, #25972	; 0x6574
 100f5ac:	bfc8      	it	gt
 100f5ae:	961b      	strgt	r6, [sp, #108]	; 0x6c
 100f5b0:	f2c0 1505 	movt	r5, #261	; 0x105
 100f5b4:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100f5b6:	bfc4      	itt	gt
 100f5b8:	2310      	movgt	r3, #16
 100f5ba:	9e05      	ldrgt	r6, [sp, #20]
 100f5bc:	dc03      	bgt.n	100f5c6 <_vfprintf_r+0x43e>
 100f5be:	e01e      	b.n	100f5fe <_vfprintf_r+0x476>
 100f5c0:	3c10      	subs	r4, #16
 100f5c2:	2c10      	cmp	r4, #16
 100f5c4:	dd1a      	ble.n	100f5fc <_vfprintf_r+0x474>
 100f5c6:	3101      	adds	r1, #1
 100f5c8:	3210      	adds	r2, #16
 100f5ca:	2907      	cmp	r1, #7
 100f5cc:	e9c9 5300 	strd	r5, r3, [r9]
 100f5d0:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100f5d4:	f109 0908 	add.w	r9, r9, #8
 100f5d8:	ddf2      	ble.n	100f5c0 <_vfprintf_r+0x438>
 100f5da:	aa28      	add	r2, sp, #160	; 0xa0
 100f5dc:	4631      	mov	r1, r6
 100f5de:	4650      	mov	r0, sl
 100f5e0:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100f5e4:	f005 fb02 	bl	1014bec <__sprint_r>
 100f5e8:	2800      	cmp	r0, #0
 100f5ea:	f040 8369 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 100f5ee:	3c10      	subs	r4, #16
 100f5f0:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100f5f4:	2c10      	cmp	r4, #16
 100f5f6:	f04f 0310 	mov.w	r3, #16
 100f5fa:	dce4      	bgt.n	100f5c6 <_vfprintf_r+0x43e>
 100f5fc:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 100f5fe:	3101      	adds	r1, #1
 100f600:	4422      	add	r2, r4
 100f602:	2907      	cmp	r1, #7
 100f604:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100f608:	e9c9 5400 	strd	r5, r4, [r9]
 100f60c:	f300 867e 	bgt.w	101030c <_vfprintf_r+0x1184>
 100f610:	f109 0908 	add.w	r9, r9, #8
 100f614:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100f618:	e764      	b.n	100f4e4 <_vfprintf_r+0x35c>
 100f61a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100f61e:	2100      	movs	r1, #0
 100f620:	f817 3b01 	ldrb.w	r3, [r7], #1
 100f624:	fb04 2101 	mla	r1, r4, r1, r2
 100f628:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100f62c:	2a09      	cmp	r2, #9
 100f62e:	d9f7      	bls.n	100f620 <_vfprintf_r+0x498>
 100f630:	9107      	str	r1, [sp, #28]
 100f632:	e633      	b.n	100f29c <_vfprintf_r+0x114>
 100f634:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100f636:	f046 0202 	orr.w	r2, r6, #2
 100f63a:	f249 3100 	movw	r1, #37632	; 0x9300
 100f63e:	9203      	str	r2, [sp, #12]
 100f640:	f2c0 1105 	movt	r1, #261	; 0x105
 100f644:	f647 0230 	movw	r2, #30768	; 0x7830
 100f648:	f853 4b04 	ldr.w	r4, [r3], #4
 100f64c:	2500      	movs	r5, #0
 100f64e:	f8ad 2078 	strh.w	r2, [sp, #120]	; 0x78
 100f652:	2278      	movs	r2, #120	; 0x78
 100f654:	9116      	str	r1, [sp, #88]	; 0x58
 100f656:	9309      	str	r3, [sp, #36]	; 0x24
 100f658:	2302      	movs	r3, #2
 100f65a:	920e      	str	r2, [sp, #56]	; 0x38
 100f65c:	e6f9      	b.n	100f452 <_vfprintf_r+0x2ca>
 100f65e:	f046 0601 	orr.w	r6, r6, #1
 100f662:	783b      	ldrb	r3, [r7, #0]
 100f664:	e619      	b.n	100f29a <_vfprintf_r+0x112>
 100f666:	f89d 2077 	ldrb.w	r2, [sp, #119]	; 0x77
 100f66a:	783b      	ldrb	r3, [r7, #0]
 100f66c:	2a00      	cmp	r2, #0
 100f66e:	f47f ae14 	bne.w	100f29a <_vfprintf_r+0x112>
 100f672:	2220      	movs	r2, #32
 100f674:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 100f678:	e60f      	b.n	100f29a <_vfprintf_r+0x112>
 100f67a:	06b0      	lsls	r0, r6, #26
 100f67c:	930e      	str	r3, [sp, #56]	; 0x38
 100f67e:	f140 857a 	bpl.w	1010176 <_vfprintf_r+0xfee>
 100f682:	9603      	str	r6, [sp, #12]
 100f684:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100f686:	2301      	movs	r3, #1
 100f688:	3507      	adds	r5, #7
 100f68a:	f025 0207 	bic.w	r2, r5, #7
 100f68e:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 100f692:	9209      	str	r2, [sp, #36]	; 0x24
 100f694:	e6dd      	b.n	100f452 <_vfprintf_r+0x2ca>
 100f696:	783b      	ldrb	r3, [r7, #0]
 100f698:	f046 0604 	orr.w	r6, r6, #4
 100f69c:	e5fd      	b.n	100f29a <_vfprintf_r+0x112>
 100f69e:	232b      	movs	r3, #43	; 0x2b
 100f6a0:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100f6a4:	783b      	ldrb	r3, [r7, #0]
 100f6a6:	e5f8      	b.n	100f29a <_vfprintf_r+0x112>
 100f6a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100f6aa:	783b      	ldrb	r3, [r7, #0]
 100f6ac:	f852 1b04 	ldr.w	r1, [r2], #4
 100f6b0:	2900      	cmp	r1, #0
 100f6b2:	9107      	str	r1, [sp, #28]
 100f6b4:	bfa8      	it	ge
 100f6b6:	9209      	strge	r2, [sp, #36]	; 0x24
 100f6b8:	f6bf adef 	bge.w	100f29a <_vfprintf_r+0x112>
 100f6bc:	4249      	negs	r1, r1
 100f6be:	9209      	str	r2, [sp, #36]	; 0x24
 100f6c0:	9107      	str	r1, [sp, #28]
 100f6c2:	e7e9      	b.n	100f698 <_vfprintf_r+0x510>
 100f6c4:	4650      	mov	r0, sl
 100f6c6:	f003 faa3 	bl	1012c10 <_localeconv_r>
 100f6ca:	6843      	ldr	r3, [r0, #4]
 100f6cc:	4618      	mov	r0, r3
 100f6ce:	931a      	str	r3, [sp, #104]	; 0x68
 100f6d0:	f7fd fdb6 	bl	100d240 <strlen>
 100f6d4:	4605      	mov	r5, r0
 100f6d6:	9019      	str	r0, [sp, #100]	; 0x64
 100f6d8:	4650      	mov	r0, sl
 100f6da:	f003 fa99 	bl	1012c10 <_localeconv_r>
 100f6de:	6883      	ldr	r3, [r0, #8]
 100f6e0:	2d00      	cmp	r5, #0
 100f6e2:	bf18      	it	ne
 100f6e4:	2b00      	cmpne	r3, #0
 100f6e6:	9314      	str	r3, [sp, #80]	; 0x50
 100f6e8:	f43f ae3c 	beq.w	100f364 <_vfprintf_r+0x1dc>
 100f6ec:	9b14      	ldr	r3, [sp, #80]	; 0x50
 100f6ee:	781a      	ldrb	r2, [r3, #0]
 100f6f0:	783b      	ldrb	r3, [r7, #0]
 100f6f2:	2a00      	cmp	r2, #0
 100f6f4:	f43f add1 	beq.w	100f29a <_vfprintf_r+0x112>
 100f6f8:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
 100f6fc:	e5cd      	b.n	100f29a <_vfprintf_r+0x112>
 100f6fe:	f046 0680 	orr.w	r6, r6, #128	; 0x80
 100f702:	783b      	ldrb	r3, [r7, #0]
 100f704:	e5c9      	b.n	100f29a <_vfprintf_r+0x112>
 100f706:	4639      	mov	r1, r7
 100f708:	f811 3b01 	ldrb.w	r3, [r1], #1
 100f70c:	2b2a      	cmp	r3, #42	; 0x2a
 100f70e:	f001 82d9 	beq.w	1010cc4 <_vfprintf_r+0x1b3c>
 100f712:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100f716:	460f      	mov	r7, r1
 100f718:	2a09      	cmp	r2, #9
 100f71a:	bf84      	itt	hi
 100f71c:	2200      	movhi	r2, #0
 100f71e:	9204      	strhi	r2, [sp, #16]
 100f720:	f63f adbc 	bhi.w	100f29c <_vfprintf_r+0x114>
 100f724:	2100      	movs	r1, #0
 100f726:	f817 3b01 	ldrb.w	r3, [r7], #1
 100f72a:	fb04 2101 	mla	r1, r4, r1, r2
 100f72e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100f732:	2a09      	cmp	r2, #9
 100f734:	d9f7      	bls.n	100f726 <_vfprintf_r+0x59e>
 100f736:	9104      	str	r1, [sp, #16]
 100f738:	e5b0      	b.n	100f29c <_vfprintf_r+0x114>
 100f73a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100f73c:	930e      	str	r3, [sp, #56]	; 0x38
 100f73e:	3507      	adds	r5, #7
 100f740:	ed9f 7bab 	vldr	d7, [pc, #684]	; 100f9f0 <_vfprintf_r+0x868>
 100f744:	f025 0307 	bic.w	r3, r5, #7
 100f748:	ecb3 8b02 	vldmia	r3!, {d8}
 100f74c:	eeb0 6bc8 	vabs.f64	d6, d8
 100f750:	9309      	str	r3, [sp, #36]	; 0x24
 100f752:	eeb4 6b47 	vcmp.f64	d6, d7
 100f756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100f75a:	f340 848c 	ble.w	1010076 <_vfprintf_r+0xeee>
 100f75e:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 100f762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100f766:	bf58      	it	pl
 100f768:	f89d 1077 	ldrbpl.w	r1, [sp, #119]	; 0x77
 100f76c:	d502      	bpl.n	100f774 <_vfprintf_r+0x5ec>
 100f76e:	212d      	movs	r1, #45	; 0x2d
 100f770:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
 100f774:	f249 23f0 	movw	r3, #37616	; 0x92f0
 100f778:	f249 24f4 	movw	r4, #37620	; 0x92f4
 100f77c:	f2c0 1305 	movt	r3, #261	; 0x105
 100f780:	f2c0 1405 	movt	r4, #261	; 0x105
 100f784:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 100f786:	2200      	movs	r2, #0
 100f788:	2003      	movs	r0, #3
 100f78a:	920a      	str	r2, [sp, #40]	; 0x28
 100f78c:	2d47      	cmp	r5, #71	; 0x47
 100f78e:	bfc8      	it	gt
 100f790:	4623      	movgt	r3, r4
 100f792:	9003      	str	r0, [sp, #12]
 100f794:	f026 0680 	bic.w	r6, r6, #128	; 0x80
 100f798:	930b      	str	r3, [sp, #44]	; 0x2c
 100f79a:	9008      	str	r0, [sp, #32]
 100f79c:	9204      	str	r2, [sp, #16]
 100f79e:	9213      	str	r2, [sp, #76]	; 0x4c
 100f7a0:	e9cd 2210 	strd	r2, r2, [sp, #64]	; 0x40
 100f7a4:	e689      	b.n	100f4ba <_vfprintf_r+0x332>
 100f7a6:	06b5      	lsls	r5, r6, #26
 100f7a8:	930e      	str	r3, [sp, #56]	; 0x38
 100f7aa:	f140 84f4 	bpl.w	1010196 <_vfprintf_r+0x100e>
 100f7ae:	9603      	str	r6, [sp, #12]
 100f7b0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100f7b2:	3507      	adds	r5, #7
 100f7b4:	f025 0307 	bic.w	r3, r5, #7
 100f7b8:	4619      	mov	r1, r3
 100f7ba:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 100f7be:	4614      	mov	r4, r2
 100f7c0:	461d      	mov	r5, r3
 100f7c2:	9109      	str	r1, [sp, #36]	; 0x24
 100f7c4:	2a00      	cmp	r2, #0
 100f7c6:	f173 0300 	sbcs.w	r3, r3, #0
 100f7ca:	f2c0 80a9 	blt.w	100f920 <_vfprintf_r+0x798>
 100f7ce:	9b04      	ldr	r3, [sp, #16]
 100f7d0:	3301      	adds	r3, #1
 100f7d2:	f000 8156 	beq.w	100fa82 <_vfprintf_r+0x8fa>
 100f7d6:	ea54 0305 	orrs.w	r3, r4, r5
 100f7da:	9a04      	ldr	r2, [sp, #16]
 100f7dc:	9b03      	ldr	r3, [sp, #12]
 100f7de:	f023 0680 	bic.w	r6, r3, #128	; 0x80
 100f7e2:	bf14      	ite	ne
 100f7e4:	2301      	movne	r3, #1
 100f7e6:	2300      	moveq	r3, #0
 100f7e8:	2a00      	cmp	r2, #0
 100f7ea:	bf18      	it	ne
 100f7ec:	2301      	movne	r3, #1
 100f7ee:	2b00      	cmp	r3, #0
 100f7f0:	f040 8146 	bne.w	100fa80 <_vfprintf_r+0x8f8>
 100f7f4:	aa54      	add	r2, sp, #336	; 0x150
 100f7f6:	9304      	str	r3, [sp, #16]
 100f7f8:	920b      	str	r2, [sp, #44]	; 0x2c
 100f7fa:	9308      	str	r3, [sp, #32]
 100f7fc:	e650      	b.n	100f4a0 <_vfprintf_r+0x318>
 100f7fe:	06b0      	lsls	r0, r6, #26
 100f800:	930e      	str	r3, [sp, #56]	; 0x38
 100f802:	f249 03b4 	movw	r3, #37044	; 0x90b4
 100f806:	f2c0 1305 	movt	r3, #261	; 0x105
 100f80a:	9316      	str	r3, [sp, #88]	; 0x58
 100f80c:	f53f ae0d 	bmi.w	100f42a <_vfprintf_r+0x2a2>
 100f810:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100f812:	06f1      	lsls	r1, r6, #27
 100f814:	f853 4b04 	ldr.w	r4, [r3], #4
 100f818:	9309      	str	r3, [sp, #36]	; 0x24
 100f81a:	d40b      	bmi.n	100f834 <_vfprintf_r+0x6ac>
 100f81c:	0672      	lsls	r2, r6, #25
 100f81e:	bf44      	itt	mi
 100f820:	b2a4      	uxthmi	r4, r4
 100f822:	2500      	movmi	r5, #0
 100f824:	f53f ae08 	bmi.w	100f438 <_vfprintf_r+0x2b0>
 100f828:	05b3      	lsls	r3, r6, #22
 100f82a:	bf44      	itt	mi
 100f82c:	b2e4      	uxtbmi	r4, r4
 100f82e:	2500      	movmi	r5, #0
 100f830:	f53f ae02 	bmi.w	100f438 <_vfprintf_r+0x2b0>
 100f834:	2500      	movs	r5, #0
 100f836:	ea54 0305 	orrs.w	r3, r4, r5
 100f83a:	f006 0301 	and.w	r3, r6, #1
 100f83e:	bf08      	it	eq
 100f840:	2300      	moveq	r3, #0
 100f842:	2b00      	cmp	r3, #0
 100f844:	f43f ae01 	beq.w	100f44a <_vfprintf_r+0x2c2>
 100f848:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 100f84a:	f046 0602 	orr.w	r6, r6, #2
 100f84e:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
 100f852:	2330      	movs	r3, #48	; 0x30
 100f854:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
 100f858:	e5f7      	b.n	100f44a <_vfprintf_r+0x2c2>
 100f85a:	06b4      	lsls	r4, r6, #26
 100f85c:	930e      	str	r3, [sp, #56]	; 0x38
 100f85e:	f046 0310 	orr.w	r3, r6, #16
 100f862:	9303      	str	r3, [sp, #12]
 100f864:	f53f af0e 	bmi.w	100f684 <_vfprintf_r+0x4fc>
 100f868:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100f86a:	1d1a      	adds	r2, r3, #4
 100f86c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100f86e:	2500      	movs	r5, #0
 100f870:	9209      	str	r2, [sp, #36]	; 0x24
 100f872:	681c      	ldr	r4, [r3, #0]
 100f874:	2301      	movs	r3, #1
 100f876:	e5ec      	b.n	100f452 <_vfprintf_r+0x2ca>
 100f878:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100f87a:	930e      	str	r3, [sp, #56]	; 0x38
 100f87c:	2300      	movs	r3, #0
 100f87e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100f882:	f855 2b04 	ldr.w	r2, [r5], #4
 100f886:	920b      	str	r2, [sp, #44]	; 0x2c
 100f888:	2a00      	cmp	r2, #0
 100f88a:	f000 84d9 	beq.w	1010240 <_vfprintf_r+0x10b8>
 100f88e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 100f890:	2b53      	cmp	r3, #83	; 0x53
 100f892:	f000 8556 	beq.w	1010342 <_vfprintf_r+0x11ba>
 100f896:	f016 0310 	ands.w	r3, r6, #16
 100f89a:	9310      	str	r3, [sp, #64]	; 0x40
 100f89c:	f040 8551 	bne.w	1010342 <_vfprintf_r+0x11ba>
 100f8a0:	9a04      	ldr	r2, [sp, #16]
 100f8a2:	1c53      	adds	r3, r2, #1
 100f8a4:	f000 8787 	beq.w	10107b6 <_vfprintf_r+0x162e>
 100f8a8:	9910      	ldr	r1, [sp, #64]	; 0x40
 100f8aa:	980b      	ldr	r0, [sp, #44]	; 0x2c
 100f8ac:	f003 fa50 	bl	1012d50 <memchr>
 100f8b0:	900a      	str	r0, [sp, #40]	; 0x28
 100f8b2:	2800      	cmp	r0, #0
 100f8b4:	f001 81e5 	beq.w	1010c82 <_vfprintf_r+0x1afa>
 100f8b8:	e9dd 320a 	ldrd	r3, r2, [sp, #40]	; 0x28
 100f8bc:	9509      	str	r5, [sp, #36]	; 0x24
 100f8be:	1a9a      	subs	r2, r3, r2
 100f8c0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100f8c2:	9208      	str	r2, [sp, #32]
 100f8c4:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100f8c8:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 100f8cc:	9304      	str	r3, [sp, #16]
 100f8ce:	9313      	str	r3, [sp, #76]	; 0x4c
 100f8d0:	9203      	str	r2, [sp, #12]
 100f8d2:	9311      	str	r3, [sp, #68]	; 0x44
 100f8d4:	930a      	str	r3, [sp, #40]	; 0x28
 100f8d6:	e5f0      	b.n	100f4ba <_vfprintf_r+0x332>
 100f8d8:	06b4      	lsls	r4, r6, #26
 100f8da:	930e      	str	r3, [sp, #56]	; 0x38
 100f8dc:	f046 0310 	orr.w	r3, r6, #16
 100f8e0:	d479      	bmi.n	100f9d6 <_vfprintf_r+0x84e>
 100f8e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100f8e4:	3204      	adds	r2, #4
 100f8e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 100f8e8:	2500      	movs	r5, #0
 100f8ea:	9209      	str	r2, [sp, #36]	; 0x24
 100f8ec:	680c      	ldr	r4, [r1, #0]
 100f8ee:	e079      	b.n	100f9e4 <_vfprintf_r+0x85c>
 100f8f0:	f046 0608 	orr.w	r6, r6, #8
 100f8f4:	783b      	ldrb	r3, [r7, #0]
 100f8f6:	e4d0      	b.n	100f29a <_vfprintf_r+0x112>
 100f8f8:	930e      	str	r3, [sp, #56]	; 0x38
 100f8fa:	f046 0310 	orr.w	r3, r6, #16
 100f8fe:	06b6      	lsls	r6, r6, #26
 100f900:	9303      	str	r3, [sp, #12]
 100f902:	f53f af55 	bmi.w	100f7b0 <_vfprintf_r+0x628>
 100f906:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100f908:	1d1a      	adds	r2, r3, #4
 100f90a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100f90c:	9209      	str	r2, [sp, #36]	; 0x24
 100f90e:	681c      	ldr	r4, [r3, #0]
 100f910:	17e5      	asrs	r5, r4, #31
 100f912:	4622      	mov	r2, r4
 100f914:	2a00      	cmp	r2, #0
 100f916:	462b      	mov	r3, r5
 100f918:	f173 0300 	sbcs.w	r3, r3, #0
 100f91c:	f6bf af57 	bge.w	100f7ce <_vfprintf_r+0x646>
 100f920:	4264      	negs	r4, r4
 100f922:	9904      	ldr	r1, [sp, #16]
 100f924:	f04f 032d 	mov.w	r3, #45	; 0x2d
 100f928:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100f92c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 100f930:	1c4a      	adds	r2, r1, #1
 100f932:	f04f 0301 	mov.w	r3, #1
 100f936:	f47f ad93 	bne.w	100f460 <_vfprintf_r+0x2d8>
 100f93a:	2b01      	cmp	r3, #1
 100f93c:	f000 80a1 	beq.w	100fa82 <_vfprintf_r+0x8fa>
 100f940:	2b02      	cmp	r3, #2
 100f942:	bf18      	it	ne
 100f944:	a954      	addne	r1, sp, #336	; 0x150
 100f946:	f040 8193 	bne.w	100fc70 <_vfprintf_r+0xae8>
 100f94a:	ab54      	add	r3, sp, #336	; 0x150
 100f94c:	9e16      	ldr	r6, [sp, #88]	; 0x58
 100f94e:	461a      	mov	r2, r3
 100f950:	f004 010f 	and.w	r1, r4, #15
 100f954:	0923      	lsrs	r3, r4, #4
 100f956:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 100f95a:	0928      	lsrs	r0, r5, #4
 100f95c:	5c71      	ldrb	r1, [r6, r1]
 100f95e:	461c      	mov	r4, r3
 100f960:	4605      	mov	r5, r0
 100f962:	ea54 0305 	orrs.w	r3, r4, r5
 100f966:	f802 1d01 	strb.w	r1, [r2, #-1]!
 100f96a:	d1f1      	bne.n	100f950 <_vfprintf_r+0x7c8>
 100f96c:	ab54      	add	r3, sp, #336	; 0x150
 100f96e:	920b      	str	r2, [sp, #44]	; 0x2c
 100f970:	1a9b      	subs	r3, r3, r2
 100f972:	9e03      	ldr	r6, [sp, #12]
 100f974:	9308      	str	r3, [sp, #32]
 100f976:	e593      	b.n	100f4a0 <_vfprintf_r+0x318>
 100f978:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100f97a:	2b43      	cmp	r3, #67	; 0x43
 100f97c:	930e      	str	r3, [sp, #56]	; 0x38
 100f97e:	f102 0504 	add.w	r5, r2, #4
 100f982:	d002      	beq.n	100f98a <_vfprintf_r+0x802>
 100f984:	06f3      	lsls	r3, r6, #27
 100f986:	f140 841e 	bpl.w	10101c6 <_vfprintf_r+0x103e>
 100f98a:	2208      	movs	r2, #8
 100f98c:	2100      	movs	r1, #0
 100f98e:	a826      	add	r0, sp, #152	; 0x98
 100f990:	ac3b      	add	r4, sp, #236	; 0xec
 100f992:	f7fd f845 	bl	100ca20 <memset>
 100f996:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100f998:	ab26      	add	r3, sp, #152	; 0x98
 100f99a:	4621      	mov	r1, r4
 100f99c:	4650      	mov	r0, sl
 100f99e:	6812      	ldr	r2, [r2, #0]
 100f9a0:	f001 fa4c 	bl	1010e3c <_wcrtomb_r>
 100f9a4:	1c43      	adds	r3, r0, #1
 100f9a6:	9008      	str	r0, [sp, #32]
 100f9a8:	f001 80ce 	beq.w	1010b48 <_vfprintf_r+0x19c0>
 100f9ac:	9b08      	ldr	r3, [sp, #32]
 100f9ae:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 100f9b2:	9303      	str	r3, [sp, #12]
 100f9b4:	2300      	movs	r3, #0
 100f9b6:	9509      	str	r5, [sp, #36]	; 0x24
 100f9b8:	4619      	mov	r1, r3
 100f9ba:	940b      	str	r4, [sp, #44]	; 0x2c
 100f9bc:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100f9c0:	930a      	str	r3, [sp, #40]	; 0x28
 100f9c2:	9304      	str	r3, [sp, #16]
 100f9c4:	9313      	str	r3, [sp, #76]	; 0x4c
 100f9c6:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 100f9ca:	e57a      	b.n	100f4c2 <_vfprintf_r+0x33a>
 100f9cc:	06b0      	lsls	r0, r6, #26
 100f9ce:	930e      	str	r3, [sp, #56]	; 0x38
 100f9d0:	f140 8343 	bpl.w	101005a <_vfprintf_r+0xed2>
 100f9d4:	4633      	mov	r3, r6
 100f9d6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100f9d8:	3507      	adds	r5, #7
 100f9da:	f025 0207 	bic.w	r2, r5, #7
 100f9de:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 100f9e2:	9209      	str	r2, [sp, #36]	; 0x24
 100f9e4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 100f9e8:	9303      	str	r3, [sp, #12]
 100f9ea:	2300      	movs	r3, #0
 100f9ec:	e531      	b.n	100f452 <_vfprintf_r+0x2ca>
 100f9ee:	bf00      	nop
 100f9f0:	ffffffff 	.word	0xffffffff
 100f9f4:	7fefffff 	.word	0x7fefffff
 100f9f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100f9fa:	06b0      	lsls	r0, r6, #26
 100f9fc:	f102 0304 	add.w	r3, r2, #4
 100fa00:	f100 8321 	bmi.w	1010046 <_vfprintf_r+0xebe>
 100fa04:	06f1      	lsls	r1, r6, #27
 100fa06:	f100 8517 	bmi.w	1010438 <_vfprintf_r+0x12b0>
 100fa0a:	0672      	lsls	r2, r6, #25
 100fa0c:	f100 86c4 	bmi.w	1010798 <_vfprintf_r+0x1610>
 100fa10:	05b5      	lsls	r5, r6, #22
 100fa12:	f140 8511 	bpl.w	1010438 <_vfprintf_r+0x12b0>
 100fa16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100fa18:	9309      	str	r3, [sp, #36]	; 0x24
 100fa1a:	9b06      	ldr	r3, [sp, #24]
 100fa1c:	6812      	ldr	r2, [r2, #0]
 100fa1e:	7013      	strb	r3, [r2, #0]
 100fa20:	e40e      	b.n	100f240 <_vfprintf_r+0xb8>
 100fa22:	783b      	ldrb	r3, [r7, #0]
 100fa24:	2b6c      	cmp	r3, #108	; 0x6c
 100fa26:	bf09      	itett	eq
 100fa28:	f046 0620 	orreq.w	r6, r6, #32
 100fa2c:	f046 0610 	orrne.w	r6, r6, #16
 100fa30:	787b      	ldrbeq	r3, [r7, #1]
 100fa32:	3701      	addeq	r7, #1
 100fa34:	e431      	b.n	100f29a <_vfprintf_r+0x112>
 100fa36:	783b      	ldrb	r3, [r7, #0]
 100fa38:	2b68      	cmp	r3, #104	; 0x68
 100fa3a:	bf09      	itett	eq
 100fa3c:	f446 7600 	orreq.w	r6, r6, #512	; 0x200
 100fa40:	f046 0640 	orrne.w	r6, r6, #64	; 0x40
 100fa44:	787b      	ldrbeq	r3, [r7, #1]
 100fa46:	3701      	addeq	r7, #1
 100fa48:	e427      	b.n	100f29a <_vfprintf_r+0x112>
 100fa4a:	4650      	mov	r0, sl
 100fa4c:	f002 fd3e 	bl	10124cc <__sinit>
 100fa50:	f7ff bbbb 	b.w	100f1ca <_vfprintf_r+0x42>
 100fa54:	461a      	mov	r2, r3
 100fa56:	930e      	str	r3, [sp, #56]	; 0x38
 100fa58:	2b00      	cmp	r3, #0
 100fa5a:	f43f acbf 	beq.w	100f3dc <_vfprintf_r+0x254>
 100fa5e:	2300      	movs	r3, #0
 100fa60:	2001      	movs	r0, #1
 100fa62:	4619      	mov	r1, r3
 100fa64:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100fa68:	930a      	str	r3, [sp, #40]	; 0x28
 100fa6a:	9304      	str	r3, [sp, #16]
 100fa6c:	9313      	str	r3, [sp, #76]	; 0x4c
 100fa6e:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 100fa72:	ab3b      	add	r3, sp, #236	; 0xec
 100fa74:	9003      	str	r0, [sp, #12]
 100fa76:	f88d 20ec 	strb.w	r2, [sp, #236]	; 0xec
 100fa7a:	9008      	str	r0, [sp, #32]
 100fa7c:	930b      	str	r3, [sp, #44]	; 0x2c
 100fa7e:	e520      	b.n	100f4c2 <_vfprintf_r+0x33a>
 100fa80:	9603      	str	r6, [sp, #12]
 100fa82:	2d00      	cmp	r5, #0
 100fa84:	bf08      	it	eq
 100fa86:	2c0a      	cmpeq	r4, #10
 100fa88:	f080 8486 	bcs.w	1010398 <_vfprintf_r+0x1210>
 100fa8c:	2301      	movs	r3, #1
 100fa8e:	3430      	adds	r4, #48	; 0x30
 100fa90:	9308      	str	r3, [sp, #32]
 100fa92:	f20d 134f 	addw	r3, sp, #335	; 0x14f
 100fa96:	9e03      	ldr	r6, [sp, #12]
 100fa98:	f88d 414f 	strb.w	r4, [sp, #335]	; 0x14f
 100fa9c:	930b      	str	r3, [sp, #44]	; 0x2c
 100fa9e:	e4ff      	b.n	100f4a0 <_vfprintf_r+0x318>
 100faa0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 100faa2:	2b65      	cmp	r3, #101	; 0x65
 100faa4:	f340 8156 	ble.w	100fd54 <_vfprintf_r+0xbcc>
 100faa8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 100faac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100fab0:	f040 81fd 	bne.w	100feae <_vfprintf_r+0xd26>
 100fab4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100fab6:	3201      	adds	r2, #1
 100fab8:	2101      	movs	r1, #1
 100faba:	922a      	str	r2, [sp, #168]	; 0xa8
 100fabc:	3301      	adds	r3, #1
 100fabe:	f249 321c 	movw	r2, #37660	; 0x931c
 100fac2:	2b07      	cmp	r3, #7
 100fac4:	f2c0 1205 	movt	r2, #261	; 0x105
 100fac8:	9329      	str	r3, [sp, #164]	; 0xa4
 100faca:	e9c9 2100 	strd	r2, r1, [r9]
 100face:	bfd8      	it	le
 100fad0:	f109 0908 	addle.w	r9, r9, #8
 100fad4:	f300 8429 	bgt.w	101032a <_vfprintf_r+0x11a2>
 100fad8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 100fada:	9a12      	ldr	r2, [sp, #72]	; 0x48
 100fadc:	4293      	cmp	r3, r2
 100fade:	f280 82ac 	bge.w	101003a <_vfprintf_r+0xeb2>
 100fae2:	9917      	ldr	r1, [sp, #92]	; 0x5c
 100fae4:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 100fae8:	f8c9 1000 	str.w	r1, [r9]
 100faec:	3301      	adds	r3, #1
 100faee:	9915      	ldr	r1, [sp, #84]	; 0x54
 100faf0:	2b07      	cmp	r3, #7
 100faf2:	440a      	add	r2, r1
 100faf4:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100faf8:	f8c9 1004 	str.w	r1, [r9, #4]
 100fafc:	bfd8      	it	le
 100fafe:	f109 0908 	addle.w	r9, r9, #8
 100fb02:	f300 8391 	bgt.w	1010228 <_vfprintf_r+0x10a0>
 100fb06:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100fb08:	1e5c      	subs	r4, r3, #1
 100fb0a:	2c00      	cmp	r4, #0
 100fb0c:	f77f ad2d 	ble.w	100f56a <_vfprintf_r+0x3e2>
 100fb10:	2c10      	cmp	r4, #16
 100fb12:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100fb14:	f340 83d4 	ble.w	10102c0 <_vfprintf_r+0x1138>
 100fb18:	9604      	str	r6, [sp, #16]
 100fb1a:	2510      	movs	r5, #16
 100fb1c:	4626      	mov	r6, r4
 100fb1e:	4619      	mov	r1, r3
 100fb20:	9c05      	ldr	r4, [sp, #20]
 100fb22:	e003      	b.n	100fb2c <_vfprintf_r+0x9a4>
 100fb24:	3e10      	subs	r6, #16
 100fb26:	2e10      	cmp	r6, #16
 100fb28:	f340 8495 	ble.w	1010456 <_vfprintf_r+0x12ce>
 100fb2c:	3101      	adds	r1, #1
 100fb2e:	4bc2      	ldr	r3, [pc, #776]	; (100fe38 <_vfprintf_r+0xcb0>)
 100fb30:	2907      	cmp	r1, #7
 100fb32:	f102 0210 	add.w	r2, r2, #16
 100fb36:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100fb3a:	e9c9 3500 	strd	r3, r5, [r9]
 100fb3e:	f109 0908 	add.w	r9, r9, #8
 100fb42:	ddef      	ble.n	100fb24 <_vfprintf_r+0x99c>
 100fb44:	aa28      	add	r2, sp, #160	; 0xa0
 100fb46:	4621      	mov	r1, r4
 100fb48:	4650      	mov	r0, sl
 100fb4a:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100fb4e:	f005 f84d 	bl	1014bec <__sprint_r>
 100fb52:	2800      	cmp	r0, #0
 100fb54:	f040 80b4 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 100fb58:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100fb5c:	e7e2      	b.n	100fb24 <_vfprintf_r+0x99c>
 100fb5e:	9b07      	ldr	r3, [sp, #28]
 100fb60:	9903      	ldr	r1, [sp, #12]
 100fb62:	1a5c      	subs	r4, r3, r1
 100fb64:	2c00      	cmp	r4, #0
 100fb66:	f77f ace7 	ble.w	100f538 <_vfprintf_r+0x3b0>
 100fb6a:	2c10      	cmp	r4, #16
 100fb6c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100fb6e:	dd26      	ble.n	100fbbe <_vfprintf_r+0xa36>
 100fb70:	960c      	str	r6, [sp, #48]	; 0x30
 100fb72:	2510      	movs	r5, #16
 100fb74:	4626      	mov	r6, r4
 100fb76:	4619      	mov	r1, r3
 100fb78:	9c05      	ldr	r4, [sp, #20]
 100fb7a:	e002      	b.n	100fb82 <_vfprintf_r+0x9fa>
 100fb7c:	3e10      	subs	r6, #16
 100fb7e:	2e10      	cmp	r6, #16
 100fb80:	dd1a      	ble.n	100fbb8 <_vfprintf_r+0xa30>
 100fb82:	3101      	adds	r1, #1
 100fb84:	4bac      	ldr	r3, [pc, #688]	; (100fe38 <_vfprintf_r+0xcb0>)
 100fb86:	2907      	cmp	r1, #7
 100fb88:	f102 0210 	add.w	r2, r2, #16
 100fb8c:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100fb90:	e9c9 3500 	strd	r3, r5, [r9]
 100fb94:	f109 0908 	add.w	r9, r9, #8
 100fb98:	ddf0      	ble.n	100fb7c <_vfprintf_r+0x9f4>
 100fb9a:	aa28      	add	r2, sp, #160	; 0xa0
 100fb9c:	4621      	mov	r1, r4
 100fb9e:	4650      	mov	r0, sl
 100fba0:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100fba4:	f005 f822 	bl	1014bec <__sprint_r>
 100fba8:	2800      	cmp	r0, #0
 100fbaa:	f040 8089 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 100fbae:	3e10      	subs	r6, #16
 100fbb0:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100fbb4:	2e10      	cmp	r6, #16
 100fbb6:	dce4      	bgt.n	100fb82 <_vfprintf_r+0x9fa>
 100fbb8:	4634      	mov	r4, r6
 100fbba:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 100fbbc:	460b      	mov	r3, r1
 100fbbe:	3301      	adds	r3, #1
 100fbc0:	499d      	ldr	r1, [pc, #628]	; (100fe38 <_vfprintf_r+0xcb0>)
 100fbc2:	2b07      	cmp	r3, #7
 100fbc4:	4422      	add	r2, r4
 100fbc6:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100fbca:	e9c9 1400 	strd	r1, r4, [r9]
 100fbce:	bfd8      	it	le
 100fbd0:	f109 0908 	addle.w	r9, r9, #8
 100fbd4:	f77f acb0 	ble.w	100f538 <_vfprintf_r+0x3b0>
 100fbd8:	aa28      	add	r2, sp, #160	; 0xa0
 100fbda:	9905      	ldr	r1, [sp, #20]
 100fbdc:	4650      	mov	r0, sl
 100fbde:	f005 f805 	bl	1014bec <__sprint_r>
 100fbe2:	2800      	cmp	r0, #0
 100fbe4:	d16c      	bne.n	100fcc0 <_vfprintf_r+0xb38>
 100fbe6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100fbe8:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100fbec:	e4a4      	b.n	100f538 <_vfprintf_r+0x3b0>
 100fbee:	2c10      	cmp	r4, #16
 100fbf0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100fbf2:	dd25      	ble.n	100fc40 <_vfprintf_r+0xab8>
 100fbf4:	9604      	str	r6, [sp, #16]
 100fbf6:	2510      	movs	r5, #16
 100fbf8:	4626      	mov	r6, r4
 100fbfa:	4619      	mov	r1, r3
 100fbfc:	9c05      	ldr	r4, [sp, #20]
 100fbfe:	e002      	b.n	100fc06 <_vfprintf_r+0xa7e>
 100fc00:	3e10      	subs	r6, #16
 100fc02:	2e10      	cmp	r6, #16
 100fc04:	dd19      	ble.n	100fc3a <_vfprintf_r+0xab2>
 100fc06:	3101      	adds	r1, #1
 100fc08:	4b8b      	ldr	r3, [pc, #556]	; (100fe38 <_vfprintf_r+0xcb0>)
 100fc0a:	2907      	cmp	r1, #7
 100fc0c:	f102 0210 	add.w	r2, r2, #16
 100fc10:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100fc14:	e9c9 3500 	strd	r3, r5, [r9]
 100fc18:	f109 0908 	add.w	r9, r9, #8
 100fc1c:	ddf0      	ble.n	100fc00 <_vfprintf_r+0xa78>
 100fc1e:	aa28      	add	r2, sp, #160	; 0xa0
 100fc20:	4621      	mov	r1, r4
 100fc22:	4650      	mov	r0, sl
 100fc24:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100fc28:	f004 ffe0 	bl	1014bec <__sprint_r>
 100fc2c:	2800      	cmp	r0, #0
 100fc2e:	d147      	bne.n	100fcc0 <_vfprintf_r+0xb38>
 100fc30:	3e10      	subs	r6, #16
 100fc32:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100fc36:	2e10      	cmp	r6, #16
 100fc38:	dce5      	bgt.n	100fc06 <_vfprintf_r+0xa7e>
 100fc3a:	4634      	mov	r4, r6
 100fc3c:	9e04      	ldr	r6, [sp, #16]
 100fc3e:	460b      	mov	r3, r1
 100fc40:	3301      	adds	r3, #1
 100fc42:	497d      	ldr	r1, [pc, #500]	; (100fe38 <_vfprintf_r+0xcb0>)
 100fc44:	2b07      	cmp	r3, #7
 100fc46:	4422      	add	r2, r4
 100fc48:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100fc4c:	e9c9 1400 	strd	r1, r4, [r9]
 100fc50:	bfd8      	it	le
 100fc52:	f109 0908 	addle.w	r9, r9, #8
 100fc56:	f77f ac75 	ble.w	100f544 <_vfprintf_r+0x3bc>
 100fc5a:	aa28      	add	r2, sp, #160	; 0xa0
 100fc5c:	9905      	ldr	r1, [sp, #20]
 100fc5e:	4650      	mov	r0, sl
 100fc60:	f004 ffc4 	bl	1014bec <__sprint_r>
 100fc64:	bb60      	cbnz	r0, 100fcc0 <_vfprintf_r+0xb38>
 100fc66:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100fc68:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100fc6c:	e46a      	b.n	100f544 <_vfprintf_r+0x3bc>
 100fc6e:	4611      	mov	r1, r2
 100fc70:	08e2      	lsrs	r2, r4, #3
 100fc72:	08e8      	lsrs	r0, r5, #3
 100fc74:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 100fc78:	f004 0307 	and.w	r3, r4, #7
 100fc7c:	4605      	mov	r5, r0
 100fc7e:	3330      	adds	r3, #48	; 0x30
 100fc80:	4614      	mov	r4, r2
 100fc82:	ea54 0005 	orrs.w	r0, r4, r5
 100fc86:	f801 3c01 	strb.w	r3, [r1, #-1]
 100fc8a:	f101 32ff 	add.w	r2, r1, #4294967295
 100fc8e:	d1ee      	bne.n	100fc6e <_vfprintf_r+0xae6>
 100fc90:	9e03      	ldr	r6, [sp, #12]
 100fc92:	920b      	str	r2, [sp, #44]	; 0x2c
 100fc94:	4630      	mov	r0, r6
 100fc96:	2b30      	cmp	r3, #48	; 0x30
 100fc98:	bf0c      	ite	eq
 100fc9a:	2000      	moveq	r0, #0
 100fc9c:	f000 0001 	andne.w	r0, r0, #1
 100fca0:	2800      	cmp	r0, #0
 100fca2:	f040 829a 	bne.w	10101da <_vfprintf_r+0x1052>
 100fca6:	ab54      	add	r3, sp, #336	; 0x150
 100fca8:	1a9b      	subs	r3, r3, r2
 100fcaa:	9308      	str	r3, [sp, #32]
 100fcac:	f7ff bbf8 	b.w	100f4a0 <_vfprintf_r+0x318>
 100fcb0:	aa28      	add	r2, sp, #160	; 0xa0
 100fcb2:	9905      	ldr	r1, [sp, #20]
 100fcb4:	4650      	mov	r0, sl
 100fcb6:	f004 ff99 	bl	1014bec <__sprint_r>
 100fcba:	2800      	cmp	r0, #0
 100fcbc:	f43f ac68 	beq.w	100f590 <_vfprintf_r+0x408>
 100fcc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 100fcc2:	2b00      	cmp	r3, #0
 100fcc4:	f43f ab8e 	beq.w	100f3e4 <_vfprintf_r+0x25c>
 100fcc8:	990a      	ldr	r1, [sp, #40]	; 0x28
 100fcca:	4650      	mov	r0, sl
 100fccc:	f002 fc78 	bl	10125c0 <_free_r>
 100fcd0:	f7ff bb88 	b.w	100f3e4 <_vfprintf_r+0x25c>
 100fcd4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100fcd6:	3201      	adds	r2, #1
 100fcd8:	f249 301c 	movw	r0, #37660	; 0x931c
 100fcdc:	2401      	movs	r4, #1
 100fcde:	3301      	adds	r3, #1
 100fce0:	f2c0 1005 	movt	r0, #261	; 0x105
 100fce4:	2b07      	cmp	r3, #7
 100fce6:	e9c9 0400 	strd	r0, r4, [r9]
 100fcea:	922a      	str	r2, [sp, #168]	; 0xa8
 100fcec:	bfd8      	it	le
 100fcee:	f109 0908 	addle.w	r9, r9, #8
 100fcf2:	9329      	str	r3, [sp, #164]	; 0xa4
 100fcf4:	f300 865e 	bgt.w	10109b4 <_vfprintf_r+0x182c>
 100fcf8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100fcfa:	430b      	orrs	r3, r1
 100fcfc:	f000 8685 	beq.w	1010a0a <_vfprintf_r+0x1882>
 100fd00:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100fd02:	9815      	ldr	r0, [sp, #84]	; 0x54
 100fd04:	3301      	adds	r3, #1
 100fd06:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 100fd08:	2b07      	cmp	r3, #7
 100fd0a:	4402      	add	r2, r0
 100fd0c:	f8c9 0004 	str.w	r0, [r9, #4]
 100fd10:	f8c9 4000 	str.w	r4, [r9]
 100fd14:	bfd8      	it	le
 100fd16:	f109 0908 	addle.w	r9, r9, #8
 100fd1a:	922a      	str	r2, [sp, #168]	; 0xa8
 100fd1c:	9329      	str	r3, [sp, #164]	; 0xa4
 100fd1e:	f300 8657 	bgt.w	10109d0 <_vfprintf_r+0x1848>
 100fd22:	2900      	cmp	r1, #0
 100fd24:	f2c0 86cc 	blt.w	1010ac0 <_vfprintf_r+0x1938>
 100fd28:	3301      	adds	r3, #1
 100fd2a:	9912      	ldr	r1, [sp, #72]	; 0x48
 100fd2c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 100fd2e:	2b07      	cmp	r3, #7
 100fd30:	440a      	add	r2, r1
 100fd32:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100fd36:	e9c9 0100 	strd	r0, r1, [r9]
 100fd3a:	f77f ac14 	ble.w	100f566 <_vfprintf_r+0x3de>
 100fd3e:	aa28      	add	r2, sp, #160	; 0xa0
 100fd40:	9905      	ldr	r1, [sp, #20]
 100fd42:	4650      	mov	r0, sl
 100fd44:	f004 ff52 	bl	1014bec <__sprint_r>
 100fd48:	2800      	cmp	r0, #0
 100fd4a:	d1b9      	bne.n	100fcc0 <_vfprintf_r+0xb38>
 100fd4c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100fd4e:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100fd52:	e40a      	b.n	100f56a <_vfprintf_r+0x3e2>
 100fd54:	9c12      	ldr	r4, [sp, #72]	; 0x48
 100fd56:	3201      	adds	r2, #1
 100fd58:	9829      	ldr	r0, [sp, #164]	; 0xa4
 100fd5a:	f109 0308 	add.w	r3, r9, #8
 100fd5e:	2c01      	cmp	r4, #1
 100fd60:	f100 0101 	add.w	r1, r0, #1
 100fd64:	f340 812e 	ble.w	100ffc4 <_vfprintf_r+0xe3c>
 100fd68:	980b      	ldr	r0, [sp, #44]	; 0x2c
 100fd6a:	2907      	cmp	r1, #7
 100fd6c:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100fd70:	f8c9 0000 	str.w	r0, [r9]
 100fd74:	f04f 0001 	mov.w	r0, #1
 100fd78:	f8c9 0004 	str.w	r0, [r9, #4]
 100fd7c:	f300 82ab 	bgt.w	10102d6 <_vfprintf_r+0x114e>
 100fd80:	3101      	adds	r1, #1
 100fd82:	9815      	ldr	r0, [sp, #84]	; 0x54
 100fd84:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 100fd86:	2907      	cmp	r1, #7
 100fd88:	4402      	add	r2, r0
 100fd8a:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100fd8e:	e9c3 4000 	strd	r4, r0, [r3]
 100fd92:	bfd8      	it	le
 100fd94:	3308      	addle	r3, #8
 100fd96:	f300 82aa 	bgt.w	10102ee <_vfprintf_r+0x1166>
 100fd9a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 100fd9e:	1c48      	adds	r0, r1, #1
 100fda0:	9c12      	ldr	r4, [sp, #72]	; 0x48
 100fda2:	f103 0908 	add.w	r9, r3, #8
 100fda6:	4684      	mov	ip, r0
 100fda8:	3c01      	subs	r4, #1
 100fdaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100fdae:	f000 811c 	beq.w	100ffea <_vfprintf_r+0xe62>
 100fdb2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 100fdb4:	2807      	cmp	r0, #7
 100fdb6:	4422      	add	r2, r4
 100fdb8:	605c      	str	r4, [r3, #4]
 100fdba:	f105 0501 	add.w	r5, r5, #1
 100fdbe:	922a      	str	r2, [sp, #168]	; 0xa8
 100fdc0:	601d      	str	r5, [r3, #0]
 100fdc2:	9029      	str	r0, [sp, #164]	; 0xa4
 100fdc4:	f300 8221 	bgt.w	101020a <_vfprintf_r+0x1082>
 100fdc8:	f103 0410 	add.w	r4, r3, #16
 100fdcc:	1c88      	adds	r0, r1, #2
 100fdce:	464b      	mov	r3, r9
 100fdd0:	46a1      	mov	r9, r4
 100fdd2:	9918      	ldr	r1, [sp, #96]	; 0x60
 100fdd4:	2807      	cmp	r0, #7
 100fdd6:	9029      	str	r0, [sp, #164]	; 0xa4
 100fdd8:	440a      	add	r2, r1
 100fdda:	922a      	str	r2, [sp, #168]	; 0xa8
 100fddc:	6059      	str	r1, [r3, #4]
 100fdde:	a922      	add	r1, sp, #136	; 0x88
 100fde0:	6019      	str	r1, [r3, #0]
 100fde2:	f77f abc2 	ble.w	100f56a <_vfprintf_r+0x3e2>
 100fde6:	e7aa      	b.n	100fd3e <_vfprintf_r+0xbb6>
 100fde8:	aa28      	add	r2, sp, #160	; 0xa0
 100fdea:	9905      	ldr	r1, [sp, #20]
 100fdec:	4650      	mov	r0, sl
 100fdee:	f004 fefd 	bl	1014bec <__sprint_r>
 100fdf2:	2800      	cmp	r0, #0
 100fdf4:	f47f af64 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 100fdf8:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100fdfa:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100fdfe:	f7ff bb84 	b.w	100f50a <_vfprintf_r+0x382>
 100fe02:	aa28      	add	r2, sp, #160	; 0xa0
 100fe04:	9905      	ldr	r1, [sp, #20]
 100fe06:	4650      	mov	r0, sl
 100fe08:	f004 fef0 	bl	1014bec <__sprint_r>
 100fe0c:	2800      	cmp	r0, #0
 100fe0e:	f47f af57 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 100fe12:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100fe14:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100fe18:	f7ff bb8a 	b.w	100f530 <_vfprintf_r+0x3a8>
 100fe1c:	2c10      	cmp	r4, #16
 100fe1e:	f246 5574 	movw	r5, #25972	; 0x6574
 100fe22:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100fe24:	f2c0 1505 	movt	r5, #261	; 0x105
 100fe28:	dd27      	ble.n	100fe7a <_vfprintf_r+0xcf2>
 100fe2a:	9704      	str	r7, [sp, #16]
 100fe2c:	2610      	movs	r6, #16
 100fe2e:	462f      	mov	r7, r5
 100fe30:	4619      	mov	r1, r3
 100fe32:	9d05      	ldr	r5, [sp, #20]
 100fe34:	e005      	b.n	100fe42 <_vfprintf_r+0xcba>
 100fe36:	bf00      	nop
 100fe38:	01056584 	.word	0x01056584
 100fe3c:	3c10      	subs	r4, #16
 100fe3e:	2c10      	cmp	r4, #16
 100fe40:	dd18      	ble.n	100fe74 <_vfprintf_r+0xcec>
 100fe42:	3101      	adds	r1, #1
 100fe44:	3210      	adds	r2, #16
 100fe46:	2907      	cmp	r1, #7
 100fe48:	e9c9 7600 	strd	r7, r6, [r9]
 100fe4c:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100fe50:	f109 0908 	add.w	r9, r9, #8
 100fe54:	ddf2      	ble.n	100fe3c <_vfprintf_r+0xcb4>
 100fe56:	aa28      	add	r2, sp, #160	; 0xa0
 100fe58:	4629      	mov	r1, r5
 100fe5a:	4650      	mov	r0, sl
 100fe5c:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100fe60:	f004 fec4 	bl	1014bec <__sprint_r>
 100fe64:	2800      	cmp	r0, #0
 100fe66:	f47f af2b 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 100fe6a:	3c10      	subs	r4, #16
 100fe6c:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100fe70:	2c10      	cmp	r4, #16
 100fe72:	dce6      	bgt.n	100fe42 <_vfprintf_r+0xcba>
 100fe74:	463d      	mov	r5, r7
 100fe76:	9f04      	ldr	r7, [sp, #16]
 100fe78:	460b      	mov	r3, r1
 100fe7a:	3301      	adds	r3, #1
 100fe7c:	4422      	add	r2, r4
 100fe7e:	2b07      	cmp	r3, #7
 100fe80:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100fe84:	e9c9 5400 	strd	r5, r4, [r9]
 100fe88:	f77f ab77 	ble.w	100f57a <_vfprintf_r+0x3f2>
 100fe8c:	aa28      	add	r2, sp, #160	; 0xa0
 100fe8e:	9905      	ldr	r1, [sp, #20]
 100fe90:	4650      	mov	r0, sl
 100fe92:	f004 feab 	bl	1014bec <__sprint_r>
 100fe96:	2800      	cmp	r0, #0
 100fe98:	f47f af12 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 100fe9c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100fe9e:	f7ff bb6c 	b.w	100f57a <_vfprintf_r+0x3f2>
 100fea2:	ab54      	add	r3, sp, #336	; 0x150
 100fea4:	9204      	str	r2, [sp, #16]
 100fea6:	930b      	str	r3, [sp, #44]	; 0x2c
 100fea8:	9208      	str	r2, [sp, #32]
 100feaa:	f7ff baf9 	b.w	100f4a0 <_vfprintf_r+0x318>
 100feae:	991f      	ldr	r1, [sp, #124]	; 0x7c
 100feb0:	2900      	cmp	r1, #0
 100feb2:	f77f af0f 	ble.w	100fcd4 <_vfprintf_r+0xb4c>
 100feb6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100feb8:	9912      	ldr	r1, [sp, #72]	; 0x48
 100feba:	428b      	cmp	r3, r1
 100febc:	bfa8      	it	ge
 100febe:	460b      	movge	r3, r1
 100fec0:	2b00      	cmp	r3, #0
 100fec2:	461c      	mov	r4, r3
 100fec4:	dd0f      	ble.n	100fee6 <_vfprintf_r+0xd5e>
 100fec6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100fec8:	4422      	add	r2, r4
 100feca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 100fecc:	3301      	adds	r3, #1
 100fece:	f8c9 4004 	str.w	r4, [r9, #4]
 100fed2:	2b07      	cmp	r3, #7
 100fed4:	922a      	str	r2, [sp, #168]	; 0xa8
 100fed6:	f8c9 1000 	str.w	r1, [r9]
 100feda:	bfd8      	it	le
 100fedc:	f109 0908 	addle.w	r9, r9, #8
 100fee0:	9329      	str	r3, [sp, #164]	; 0xa4
 100fee2:	f300 8441 	bgt.w	1010768 <_vfprintf_r+0x15e0>
 100fee6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100fee8:	2c00      	cmp	r4, #0
 100feea:	bfa8      	it	ge
 100feec:	1b1b      	subge	r3, r3, r4
 100feee:	2b00      	cmp	r3, #0
 100fef0:	461c      	mov	r4, r3
 100fef2:	f300 81b9 	bgt.w	1010268 <_vfprintf_r+0x10e0>
 100fef6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 100fef8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100fefa:	440b      	add	r3, r1
 100fefc:	0571      	lsls	r1, r6, #21
 100fefe:	461d      	mov	r5, r3
 100ff00:	f100 8389 	bmi.w	1010616 <_vfprintf_r+0x148e>
 100ff04:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 100ff06:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100ff08:	429c      	cmp	r4, r3
 100ff0a:	db02      	blt.n	100ff12 <_vfprintf_r+0xd8a>
 100ff0c:	07f3      	lsls	r3, r6, #31
 100ff0e:	f140 8438 	bpl.w	1010782 <_vfprintf_r+0x15fa>
 100ff12:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100ff14:	9915      	ldr	r1, [sp, #84]	; 0x54
 100ff16:	3301      	adds	r3, #1
 100ff18:	9817      	ldr	r0, [sp, #92]	; 0x5c
 100ff1a:	2b07      	cmp	r3, #7
 100ff1c:	440a      	add	r2, r1
 100ff1e:	f8c9 1004 	str.w	r1, [r9, #4]
 100ff22:	f8c9 0000 	str.w	r0, [r9]
 100ff26:	bfd8      	it	le
 100ff28:	f109 0908 	addle.w	r9, r9, #8
 100ff2c:	922a      	str	r2, [sp, #168]	; 0xa8
 100ff2e:	9329      	str	r3, [sp, #164]	; 0xa4
 100ff30:	f300 857f 	bgt.w	1010a32 <_vfprintf_r+0x18aa>
 100ff34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100ff36:	4619      	mov	r1, r3
 100ff38:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100ff3a:	4419      	add	r1, r3
 100ff3c:	1b1b      	subs	r3, r3, r4
 100ff3e:	1b4c      	subs	r4, r1, r5
 100ff40:	429c      	cmp	r4, r3
 100ff42:	bfa8      	it	ge
 100ff44:	461c      	movge	r4, r3
 100ff46:	2c00      	cmp	r4, #0
 100ff48:	dd0e      	ble.n	100ff68 <_vfprintf_r+0xde0>
 100ff4a:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100ff4c:	4422      	add	r2, r4
 100ff4e:	f8c9 5000 	str.w	r5, [r9]
 100ff52:	3101      	adds	r1, #1
 100ff54:	f8c9 4004 	str.w	r4, [r9, #4]
 100ff58:	2907      	cmp	r1, #7
 100ff5a:	922a      	str	r2, [sp, #168]	; 0xa8
 100ff5c:	9129      	str	r1, [sp, #164]	; 0xa4
 100ff5e:	bfd8      	it	le
 100ff60:	f109 0908 	addle.w	r9, r9, #8
 100ff64:	f300 8573 	bgt.w	1010a4e <_vfprintf_r+0x18c6>
 100ff68:	2c00      	cmp	r4, #0
 100ff6a:	bfac      	ite	ge
 100ff6c:	1b1c      	subge	r4, r3, r4
 100ff6e:	461c      	movlt	r4, r3
 100ff70:	2c00      	cmp	r4, #0
 100ff72:	f77f aafa 	ble.w	100f56a <_vfprintf_r+0x3e2>
 100ff76:	2c10      	cmp	r4, #16
 100ff78:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100ff7a:	f340 81a1 	ble.w	10102c0 <_vfprintf_r+0x1138>
 100ff7e:	9604      	str	r6, [sp, #16]
 100ff80:	2510      	movs	r5, #16
 100ff82:	4626      	mov	r6, r4
 100ff84:	4619      	mov	r1, r3
 100ff86:	9c05      	ldr	r4, [sp, #20]
 100ff88:	e003      	b.n	100ff92 <_vfprintf_r+0xe0a>
 100ff8a:	3e10      	subs	r6, #16
 100ff8c:	2e10      	cmp	r6, #16
 100ff8e:	f340 8194 	ble.w	10102ba <_vfprintf_r+0x1132>
 100ff92:	3101      	adds	r1, #1
 100ff94:	4bb9      	ldr	r3, [pc, #740]	; (101027c <_vfprintf_r+0x10f4>)
 100ff96:	2907      	cmp	r1, #7
 100ff98:	f102 0210 	add.w	r2, r2, #16
 100ff9c:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100ffa0:	e9c9 3500 	strd	r3, r5, [r9]
 100ffa4:	f109 0908 	add.w	r9, r9, #8
 100ffa8:	ddef      	ble.n	100ff8a <_vfprintf_r+0xe02>
 100ffaa:	aa28      	add	r2, sp, #160	; 0xa0
 100ffac:	4621      	mov	r1, r4
 100ffae:	4650      	mov	r0, sl
 100ffb0:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100ffb4:	f004 fe1a 	bl	1014bec <__sprint_r>
 100ffb8:	2800      	cmp	r0, #0
 100ffba:	f47f ae81 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 100ffbe:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100ffc2:	e7e2      	b.n	100ff8a <_vfprintf_r+0xe02>
 100ffc4:	07f4      	lsls	r4, r6, #31
 100ffc6:	f53f aecf 	bmi.w	100fd68 <_vfprintf_r+0xbe0>
 100ffca:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 100ffcc:	2907      	cmp	r1, #7
 100ffce:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100ffd2:	f8c9 4000 	str.w	r4, [r9]
 100ffd6:	f04f 0401 	mov.w	r4, #1
 100ffda:	f8c9 4004 	str.w	r4, [r9, #4]
 100ffde:	f300 8114 	bgt.w	101020a <_vfprintf_r+0x1082>
 100ffe2:	3002      	adds	r0, #2
 100ffe4:	f109 0910 	add.w	r9, r9, #16
 100ffe8:	e6f3      	b.n	100fdd2 <_vfprintf_r+0xc4a>
 100ffea:	2c00      	cmp	r4, #0
 100ffec:	f77f aef1 	ble.w	100fdd2 <_vfprintf_r+0xc4a>
 100fff0:	2c10      	cmp	r4, #16
 100fff2:	f340 8672 	ble.w	1010cda <_vfprintf_r+0x1b52>
 100fff6:	2510      	movs	r5, #16
 100fff8:	f8dd 9014 	ldr.w	r9, [sp, #20]
 100fffc:	e005      	b.n	101000a <_vfprintf_r+0xe82>
 100fffe:	3c10      	subs	r4, #16
 1010000:	f101 0c01 	add.w	ip, r1, #1
 1010004:	2c10      	cmp	r4, #16
 1010006:	f340 80f4 	ble.w	10101f2 <_vfprintf_r+0x106a>
 101000a:	489c      	ldr	r0, [pc, #624]	; (101027c <_vfprintf_r+0x10f4>)
 101000c:	4661      	mov	r1, ip
 101000e:	2907      	cmp	r1, #7
 1010010:	f102 0210 	add.w	r2, r2, #16
 1010014:	e9cd c229 	strd	ip, r2, [sp, #164]	; 0xa4
 1010018:	e9c3 0500 	strd	r0, r5, [r3]
 101001c:	f103 0308 	add.w	r3, r3, #8
 1010020:	dded      	ble.n	100fffe <_vfprintf_r+0xe76>
 1010022:	aa28      	add	r2, sp, #160	; 0xa0
 1010024:	4649      	mov	r1, r9
 1010026:	4650      	mov	r0, sl
 1010028:	f004 fde0 	bl	1014bec <__sprint_r>
 101002c:	ab2b      	add	r3, sp, #172	; 0xac
 101002e:	2800      	cmp	r0, #0
 1010030:	f47f ae46 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 1010034:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 1010038:	e7e1      	b.n	100fffe <_vfprintf_r+0xe76>
 101003a:	07f4      	lsls	r4, r6, #31
 101003c:	bf58      	it	pl
 101003e:	9a2a      	ldrpl	r2, [sp, #168]	; 0xa8
 1010040:	f57f aa93 	bpl.w	100f56a <_vfprintf_r+0x3e2>
 1010044:	e54d      	b.n	100fae2 <_vfprintf_r+0x95a>
 1010046:	9906      	ldr	r1, [sp, #24]
 1010048:	6812      	ldr	r2, [r2, #0]
 101004a:	9309      	str	r3, [sp, #36]	; 0x24
 101004c:	17cd      	asrs	r5, r1, #31
 101004e:	4608      	mov	r0, r1
 1010050:	4629      	mov	r1, r5
 1010052:	e9c2 0100 	strd	r0, r1, [r2]
 1010056:	f7ff b8f3 	b.w	100f240 <_vfprintf_r+0xb8>
 101005a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 101005c:	06f1      	lsls	r1, r6, #27
 101005e:	f852 4b04 	ldr.w	r4, [r2], #4
 1010062:	f100 865b 	bmi.w	1010d1c <_vfprintf_r+0x1b94>
 1010066:	0673      	lsls	r3, r6, #25
 1010068:	f140 81f9 	bpl.w	101045e <_vfprintf_r+0x12d6>
 101006c:	4633      	mov	r3, r6
 101006e:	9209      	str	r2, [sp, #36]	; 0x24
 1010070:	b2a4      	uxth	r4, r4
 1010072:	2500      	movs	r5, #0
 1010074:	e4b6      	b.n	100f9e4 <_vfprintf_r+0x85c>
 1010076:	eeb4 8b48 	vcmp.f64	d8, d8
 101007a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 101007e:	f180 85d6 	bvs.w	1010c2e <_vfprintf_r+0x1aa6>
 1010082:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 1010084:	f023 0420 	bic.w	r4, r3, #32
 1010088:	2c41      	cmp	r4, #65	; 0x41
 101008a:	f040 81f4 	bne.w	1010476 <_vfprintf_r+0x12ee>
 101008e:	2b61      	cmp	r3, #97	; 0x61
 1010090:	f04f 0230 	mov.w	r2, #48	; 0x30
 1010094:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 1010098:	bf0c      	ite	eq
 101009a:	2378      	moveq	r3, #120	; 0x78
 101009c:	2358      	movne	r3, #88	; 0x58
 101009e:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
 10100a2:	9b04      	ldr	r3, [sp, #16]
 10100a4:	2b63      	cmp	r3, #99	; 0x63
 10100a6:	f300 839e 	bgt.w	10107e6 <_vfprintf_r+0x165e>
 10100aa:	2300      	movs	r3, #0
 10100ac:	930a      	str	r3, [sp, #40]	; 0x28
 10100ae:	ab3b      	add	r3, sp, #236	; 0xec
 10100b0:	930b      	str	r3, [sp, #44]	; 0x2c
 10100b2:	ee18 3a90 	vmov	r3, s17
 10100b6:	2b00      	cmp	r3, #0
 10100b8:	f280 8523 	bge.w	1010b02 <_vfprintf_r+0x197a>
 10100bc:	eeb1 0b48 	vneg.f64	d0, d8
 10100c0:	232d      	movs	r3, #45	; 0x2d
 10100c2:	930c      	str	r3, [sp, #48]	; 0x30
 10100c4:	a81f      	add	r0, sp, #124	; 0x7c
 10100c6:	f003 fd87 	bl	1013bd8 <frexp>
 10100ca:	9a04      	ldr	r2, [sp, #16]
 10100cc:	990e      	ldr	r1, [sp, #56]	; 0x38
 10100ce:	f249 3000 	movw	r0, #37632	; 0x9300
 10100d2:	f2c0 1005 	movt	r0, #261	; 0x105
 10100d6:	3a01      	subs	r2, #1
 10100d8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 10100da:	ee20 0b0b 	vmul.f64	d0, d0, d11
 10100de:	eeb5 0b40 	vcmp.f64	d0, #0.0
 10100e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 10100e6:	bf04      	itt	eq
 10100e8:	2301      	moveq	r3, #1
 10100ea:	931f      	streq	r3, [sp, #124]	; 0x7c
 10100ec:	f249 03b4 	movw	r3, #37044	; 0x90b4
 10100f0:	f2c0 1305 	movt	r3, #261	; 0x105
 10100f4:	2961      	cmp	r1, #97	; 0x61
 10100f6:	bf18      	it	ne
 10100f8:	4618      	movne	r0, r3
 10100fa:	e005      	b.n	1010108 <_vfprintf_r+0xf80>
 10100fc:	eeb5 0b40 	vcmp.f64	d0, #0.0
 1010100:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1010104:	d015      	beq.n	1010132 <_vfprintf_r+0xfaa>
 1010106:	461d      	mov	r5, r3
 1010108:	ee20 0b09 	vmul.f64	d0, d0, d9
 101010c:	f1b2 3fff 	cmp.w	r2, #4294967295
 1010110:	462b      	mov	r3, r5
 1010112:	4611      	mov	r1, r2
 1010114:	f102 32ff 	add.w	r2, r2, #4294967295
 1010118:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 101011c:	ee17 ca90 	vmov	ip, s15
 1010120:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 1010124:	ee30 0b46 	vsub.f64	d0, d0, d6
 1010128:	f810 c00c 	ldrb.w	ip, [r0, ip]
 101012c:	f803 cb01 	strb.w	ip, [r3], #1
 1010130:	d1e4      	bne.n	10100fc <_vfprintf_r+0xf74>
 1010132:	eeb4 0bca 	vcmpe.f64	d0, d10
 1010136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 101013a:	f300 852b 	bgt.w	1010b94 <_vfprintf_r+0x1a0c>
 101013e:	eeb4 0b4a 	vcmp.f64	d0, d10
 1010142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1010146:	d104      	bne.n	1010152 <_vfprintf_r+0xfca>
 1010148:	ee17 2a90 	vmov	r2, s15
 101014c:	07d2      	lsls	r2, r2, #31
 101014e:	f100 8521 	bmi.w	1010b94 <_vfprintf_r+0x1a0c>
 1010152:	2900      	cmp	r1, #0
 1010154:	bfa2      	ittt	ge
 1010156:	1c4a      	addge	r2, r1, #1
 1010158:	18d2      	addge	r2, r2, r3
 101015a:	2130      	movge	r1, #48	; 0x30
 101015c:	db03      	blt.n	1010166 <_vfprintf_r+0xfde>
 101015e:	f803 1b01 	strb.w	r1, [r3], #1
 1010162:	4293      	cmp	r3, r2
 1010164:	d1fb      	bne.n	101015e <_vfprintf_r+0xfd6>
 1010166:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 1010168:	f046 0602 	orr.w	r6, r6, #2
 101016c:	1a9b      	subs	r3, r3, r2
 101016e:	9312      	str	r3, [sp, #72]	; 0x48
 1010170:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 1010172:	9310      	str	r3, [sp, #64]	; 0x40
 1010174:	e1c3      	b.n	10104fe <_vfprintf_r+0x1376>
 1010176:	9a09      	ldr	r2, [sp, #36]	; 0x24
 1010178:	06f1      	lsls	r1, r6, #27
 101017a:	f852 4b04 	ldr.w	r4, [r2], #4
 101017e:	f100 85be 	bmi.w	1010cfe <_vfprintf_r+0x1b76>
 1010182:	0673      	lsls	r3, r6, #25
 1010184:	9209      	str	r2, [sp, #36]	; 0x24
 1010186:	9603      	str	r6, [sp, #12]
 1010188:	f140 815d 	bpl.w	1010446 <_vfprintf_r+0x12be>
 101018c:	b2a4      	uxth	r4, r4
 101018e:	2500      	movs	r5, #0
 1010190:	2301      	movs	r3, #1
 1010192:	f7ff b95e 	b.w	100f452 <_vfprintf_r+0x2ca>
 1010196:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1010198:	06f4      	lsls	r4, r6, #27
 101019a:	f103 0204 	add.w	r2, r3, #4
 101019e:	f100 85c0 	bmi.w	1010d22 <_vfprintf_r+0x1b9a>
 10101a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 10101a4:	0670      	lsls	r0, r6, #25
 10101a6:	bf48      	it	mi
 10101a8:	f9b3 4000 	ldrshmi.w	r4, [r3]
 10101ac:	d404      	bmi.n	10101b8 <_vfprintf_r+0x1030>
 10101ae:	05b1      	lsls	r1, r6, #22
 10101b0:	f140 82f9 	bpl.w	10107a6 <_vfprintf_r+0x161e>
 10101b4:	f993 4000 	ldrsb.w	r4, [r3]
 10101b8:	17e5      	asrs	r5, r4, #31
 10101ba:	9209      	str	r2, [sp, #36]	; 0x24
 10101bc:	9603      	str	r6, [sp, #12]
 10101be:	4622      	mov	r2, r4
 10101c0:	462b      	mov	r3, r5
 10101c2:	f7ff baff 	b.w	100f7c4 <_vfprintf_r+0x63c>
 10101c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 10101c8:	2201      	movs	r2, #1
 10101ca:	ac3b      	add	r4, sp, #236	; 0xec
 10101cc:	9203      	str	r2, [sp, #12]
 10101ce:	9208      	str	r2, [sp, #32]
 10101d0:	681b      	ldr	r3, [r3, #0]
 10101d2:	f88d 30ec 	strb.w	r3, [sp, #236]	; 0xec
 10101d6:	f7ff bbed 	b.w	100f9b4 <_vfprintf_r+0x82c>
 10101da:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 10101dc:	3902      	subs	r1, #2
 10101de:	2330      	movs	r3, #48	; 0x30
 10101e0:	9e03      	ldr	r6, [sp, #12]
 10101e2:	910b      	str	r1, [sp, #44]	; 0x2c
 10101e4:	f802 3c01 	strb.w	r3, [r2, #-1]
 10101e8:	ab54      	add	r3, sp, #336	; 0x150
 10101ea:	1a5b      	subs	r3, r3, r1
 10101ec:	9308      	str	r3, [sp, #32]
 10101ee:	f7ff b957 	b.w	100f4a0 <_vfprintf_r+0x318>
 10101f2:	f103 0108 	add.w	r1, r3, #8
 10101f6:	4660      	mov	r0, ip
 10101f8:	4d20      	ldr	r5, [pc, #128]	; (101027c <_vfprintf_r+0x10f4>)
 10101fa:	2807      	cmp	r0, #7
 10101fc:	4422      	add	r2, r4
 10101fe:	605c      	str	r4, [r3, #4]
 1010200:	922a      	str	r2, [sp, #168]	; 0xa8
 1010202:	601d      	str	r5, [r3, #0]
 1010204:	9029      	str	r0, [sp, #164]	; 0xa4
 1010206:	f340 829d 	ble.w	1010744 <_vfprintf_r+0x15bc>
 101020a:	aa28      	add	r2, sp, #160	; 0xa0
 101020c:	9905      	ldr	r1, [sp, #20]
 101020e:	4650      	mov	r0, sl
 1010210:	f004 fcec 	bl	1014bec <__sprint_r>
 1010214:	2800      	cmp	r0, #0
 1010216:	f47f ad53 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 101021a:	9829      	ldr	r0, [sp, #164]	; 0xa4
 101021c:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 1010220:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1010222:	ab2b      	add	r3, sp, #172	; 0xac
 1010224:	3001      	adds	r0, #1
 1010226:	e5d4      	b.n	100fdd2 <_vfprintf_r+0xc4a>
 1010228:	aa28      	add	r2, sp, #160	; 0xa0
 101022a:	9905      	ldr	r1, [sp, #20]
 101022c:	4650      	mov	r0, sl
 101022e:	f004 fcdd 	bl	1014bec <__sprint_r>
 1010232:	2800      	cmp	r0, #0
 1010234:	f47f ad44 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 1010238:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 101023a:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 101023e:	e462      	b.n	100fb06 <_vfprintf_r+0x97e>
 1010240:	9804      	ldr	r0, [sp, #16]
 1010242:	f249 3314 	movw	r3, #37652	; 0x9314
 1010246:	9204      	str	r2, [sp, #16]
 1010248:	f2c0 1305 	movt	r3, #261	; 0x105
 101024c:	2806      	cmp	r0, #6
 101024e:	e9cd 5209 	strd	r5, r2, [sp, #36]	; 0x24
 1010252:	4611      	mov	r1, r2
 1010254:	9213      	str	r2, [sp, #76]	; 0x4c
 1010256:	bf28      	it	cs
 1010258:	2006      	movcs	r0, #6
 101025a:	e9cd 2210 	strd	r2, r2, [sp, #64]	; 0x40
 101025e:	9003      	str	r0, [sp, #12]
 1010260:	9008      	str	r0, [sp, #32]
 1010262:	930b      	str	r3, [sp, #44]	; 0x2c
 1010264:	f7ff b929 	b.w	100f4ba <_vfprintf_r+0x332>
 1010268:	2c10      	cmp	r4, #16
 101026a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 101026c:	f340 81ba 	ble.w	10105e4 <_vfprintf_r+0x145c>
 1010270:	9604      	str	r6, [sp, #16]
 1010272:	2510      	movs	r5, #16
 1010274:	4626      	mov	r6, r4
 1010276:	4619      	mov	r1, r3
 1010278:	9c05      	ldr	r4, [sp, #20]
 101027a:	e005      	b.n	1010288 <_vfprintf_r+0x1100>
 101027c:	01056584 	.word	0x01056584
 1010280:	3e10      	subs	r6, #16
 1010282:	2e10      	cmp	r6, #16
 1010284:	f340 81ab 	ble.w	10105de <_vfprintf_r+0x1456>
 1010288:	3101      	adds	r1, #1
 101028a:	4bbc      	ldr	r3, [pc, #752]	; (101057c <_vfprintf_r+0x13f4>)
 101028c:	2907      	cmp	r1, #7
 101028e:	f102 0210 	add.w	r2, r2, #16
 1010292:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 1010296:	e9c9 3500 	strd	r3, r5, [r9]
 101029a:	f109 0908 	add.w	r9, r9, #8
 101029e:	ddef      	ble.n	1010280 <_vfprintf_r+0x10f8>
 10102a0:	aa28      	add	r2, sp, #160	; 0xa0
 10102a2:	4621      	mov	r1, r4
 10102a4:	4650      	mov	r0, sl
 10102a6:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 10102aa:	f004 fc9f 	bl	1014bec <__sprint_r>
 10102ae:	2800      	cmp	r0, #0
 10102b0:	f47f ad06 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 10102b4:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 10102b8:	e7e2      	b.n	1010280 <_vfprintf_r+0x10f8>
 10102ba:	4634      	mov	r4, r6
 10102bc:	9e04      	ldr	r6, [sp, #16]
 10102be:	460b      	mov	r3, r1
 10102c0:	3301      	adds	r3, #1
 10102c2:	49ae      	ldr	r1, [pc, #696]	; (101057c <_vfprintf_r+0x13f4>)
 10102c4:	2b07      	cmp	r3, #7
 10102c6:	4422      	add	r2, r4
 10102c8:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 10102cc:	e9c9 1400 	strd	r1, r4, [r9]
 10102d0:	f77f a949 	ble.w	100f566 <_vfprintf_r+0x3de>
 10102d4:	e533      	b.n	100fd3e <_vfprintf_r+0xbb6>
 10102d6:	aa28      	add	r2, sp, #160	; 0xa0
 10102d8:	9905      	ldr	r1, [sp, #20]
 10102da:	4650      	mov	r0, sl
 10102dc:	f004 fc86 	bl	1014bec <__sprint_r>
 10102e0:	2800      	cmp	r0, #0
 10102e2:	f47f aced 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 10102e6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 10102e8:	ab2b      	add	r3, sp, #172	; 0xac
 10102ea:	9929      	ldr	r1, [sp, #164]	; 0xa4
 10102ec:	e548      	b.n	100fd80 <_vfprintf_r+0xbf8>
 10102ee:	aa28      	add	r2, sp, #160	; 0xa0
 10102f0:	9905      	ldr	r1, [sp, #20]
 10102f2:	4650      	mov	r0, sl
 10102f4:	f004 fc7a 	bl	1014bec <__sprint_r>
 10102f8:	2800      	cmp	r0, #0
 10102fa:	f47f ace1 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 10102fe:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1010300:	ab2b      	add	r3, sp, #172	; 0xac
 1010302:	9929      	ldr	r1, [sp, #164]	; 0xa4
 1010304:	e549      	b.n	100fd9a <_vfprintf_r+0xc12>
 1010306:	9603      	str	r6, [sp, #12]
 1010308:	f7ff bb17 	b.w	100f93a <_vfprintf_r+0x7b2>
 101030c:	aa28      	add	r2, sp, #160	; 0xa0
 101030e:	9905      	ldr	r1, [sp, #20]
 1010310:	4650      	mov	r0, sl
 1010312:	f004 fc6b 	bl	1014bec <__sprint_r>
 1010316:	2800      	cmp	r0, #0
 1010318:	f47f acd2 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 101031c:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 1010320:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1010324:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1010326:	f7ff b8dd 	b.w	100f4e4 <_vfprintf_r+0x35c>
 101032a:	aa28      	add	r2, sp, #160	; 0xa0
 101032c:	9905      	ldr	r1, [sp, #20]
 101032e:	4650      	mov	r0, sl
 1010330:	f004 fc5c 	bl	1014bec <__sprint_r>
 1010334:	2800      	cmp	r0, #0
 1010336:	f47f acc3 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 101033a:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 101033e:	f7ff bbcb 	b.w	100fad8 <_vfprintf_r+0x950>
 1010342:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1010344:	2208      	movs	r2, #8
 1010346:	2100      	movs	r1, #0
 1010348:	a826      	add	r0, sp, #152	; 0x98
 101034a:	9321      	str	r3, [sp, #132]	; 0x84
 101034c:	f7fc fb68 	bl	100ca20 <memset>
 1010350:	9b04      	ldr	r3, [sp, #16]
 1010352:	1c5a      	adds	r2, r3, #1
 1010354:	f000 81b6 	beq.w	10106c4 <_vfprintf_r+0x153c>
 1010358:	2400      	movs	r4, #0
 101035a:	9603      	str	r6, [sp, #12]
 101035c:	f8cd 9010 	str.w	r9, [sp, #16]
 1010360:	4626      	mov	r6, r4
 1010362:	4699      	mov	r9, r3
 1010364:	9509      	str	r5, [sp, #36]	; 0x24
 1010366:	e009      	b.n	101037c <_vfprintf_r+0x11f4>
 1010368:	f000 fd68 	bl	1010e3c <_wcrtomb_r>
 101036c:	1833      	adds	r3, r6, r0
 101036e:	3001      	adds	r0, #1
 1010370:	f000 83ea 	beq.w	1010b48 <_vfprintf_r+0x19c0>
 1010374:	454b      	cmp	r3, r9
 1010376:	dc0a      	bgt.n	101038e <_vfprintf_r+0x1206>
 1010378:	461e      	mov	r6, r3
 101037a:	d008      	beq.n	101038e <_vfprintf_r+0x1206>
 101037c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 101037e:	ab26      	add	r3, sp, #152	; 0x98
 1010380:	a93b      	add	r1, sp, #236	; 0xec
 1010382:	4650      	mov	r0, sl
 1010384:	5915      	ldr	r5, [r2, r4]
 1010386:	3404      	adds	r4, #4
 1010388:	462a      	mov	r2, r5
 101038a:	2d00      	cmp	r5, #0
 101038c:	d1ec      	bne.n	1010368 <_vfprintf_r+0x11e0>
 101038e:	9608      	str	r6, [sp, #32]
 1010390:	9d09      	ldr	r5, [sp, #36]	; 0x24
 1010392:	e9dd 6903 	ldrd	r6, r9, [sp, #12]
 1010396:	e1a3      	b.n	10106e0 <_vfprintf_r+0x1558>
 1010398:	9b03      	ldr	r3, [sp, #12]
 101039a:	2200      	movs	r2, #0
 101039c:	f8cd 9020 	str.w	r9, [sp, #32]
 10103a0:	ae54      	add	r6, sp, #336	; 0x150
 10103a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 10103a6:	970c      	str	r7, [sp, #48]	; 0x30
 10103a8:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 10103ac:	4691      	mov	r9, r2
 10103ae:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 10103b2:	461f      	mov	r7, r3
 10103b4:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 10103b8:	e008      	b.n	10103cc <_vfprintf_r+0x1244>
 10103ba:	f7fa fc71 	bl	100aca0 <__aeabi_uldivmod>
 10103be:	2d00      	cmp	r5, #0
 10103c0:	bf08      	it	eq
 10103c2:	2c0a      	cmpeq	r4, #10
 10103c4:	d329      	bcc.n	101041a <_vfprintf_r+0x1292>
 10103c6:	4604      	mov	r4, r0
 10103c8:	4656      	mov	r6, sl
 10103ca:	460d      	mov	r5, r1
 10103cc:	220a      	movs	r2, #10
 10103ce:	2300      	movs	r3, #0
 10103d0:	4620      	mov	r0, r4
 10103d2:	4629      	mov	r1, r5
 10103d4:	f7fa fc64 	bl	100aca0 <__aeabi_uldivmod>
 10103d8:	f109 0901 	add.w	r9, r9, #1
 10103dc:	4620      	mov	r0, r4
 10103de:	4629      	mov	r1, r5
 10103e0:	f106 3aff 	add.w	sl, r6, #4294967295
 10103e4:	2300      	movs	r3, #0
 10103e6:	f102 0c30 	add.w	ip, r2, #48	; 0x30
 10103ea:	220a      	movs	r2, #10
 10103ec:	f806 cc01 	strb.w	ip, [r6, #-1]
 10103f0:	2f00      	cmp	r7, #0
 10103f2:	d0e2      	beq.n	10103ba <_vfprintf_r+0x1232>
 10103f4:	f898 6000 	ldrb.w	r6, [r8]
 10103f8:	f1b6 0cff 	subs.w	ip, r6, #255	; 0xff
 10103fc:	bf18      	it	ne
 10103fe:	f04f 0c01 	movne.w	ip, #1
 1010402:	454e      	cmp	r6, r9
 1010404:	bf18      	it	ne
 1010406:	f04f 0c00 	movne.w	ip, #0
 101040a:	f1bc 0f00 	cmp.w	ip, #0
 101040e:	d0d4      	beq.n	10103ba <_vfprintf_r+0x1232>
 1010410:	429d      	cmp	r5, r3
 1010412:	bf08      	it	eq
 1010414:	4294      	cmpeq	r4, r2
 1010416:	f080 833e 	bcs.w	1010a96 <_vfprintf_r+0x190e>
 101041a:	4652      	mov	r2, sl
 101041c:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 1010420:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 1010424:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 1010428:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 101042c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 1010430:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 1010434:	9e03      	ldr	r6, [sp, #12]
 1010436:	e436      	b.n	100fca6 <_vfprintf_r+0xb1e>
 1010438:	9a09      	ldr	r2, [sp, #36]	; 0x24
 101043a:	6812      	ldr	r2, [r2, #0]
 101043c:	9309      	str	r3, [sp, #36]	; 0x24
 101043e:	9b06      	ldr	r3, [sp, #24]
 1010440:	6013      	str	r3, [r2, #0]
 1010442:	f7fe befd 	b.w	100f240 <_vfprintf_r+0xb8>
 1010446:	05b5      	lsls	r5, r6, #22
 1010448:	f04f 0301 	mov.w	r3, #1
 101044c:	bf48      	it	mi
 101044e:	b2e4      	uxtbmi	r4, r4
 1010450:	2500      	movs	r5, #0
 1010452:	f7fe bffe 	b.w	100f452 <_vfprintf_r+0x2ca>
 1010456:	4634      	mov	r4, r6
 1010458:	460b      	mov	r3, r1
 101045a:	9e04      	ldr	r6, [sp, #16]
 101045c:	e730      	b.n	10102c0 <_vfprintf_r+0x1138>
 101045e:	05b5      	lsls	r5, r6, #22
 1010460:	bf45      	ittet	mi
 1010462:	9209      	strmi	r2, [sp, #36]	; 0x24
 1010464:	b2e4      	uxtbmi	r4, r4
 1010466:	9209      	strpl	r2, [sp, #36]	; 0x24
 1010468:	4633      	movmi	r3, r6
 101046a:	bf4e      	itee	mi
 101046c:	2500      	movmi	r5, #0
 101046e:	2500      	movpl	r5, #0
 1010470:	4633      	movpl	r3, r6
 1010472:	f7ff bab7 	b.w	100f9e4 <_vfprintf_r+0x85c>
 1010476:	9b04      	ldr	r3, [sp, #16]
 1010478:	1c5a      	adds	r2, r3, #1
 101047a:	f000 81bf 	beq.w	10107fc <_vfprintf_r+0x1674>
 101047e:	2b00      	cmp	r3, #0
 1010480:	bf08      	it	eq
 1010482:	2c47      	cmpeq	r4, #71	; 0x47
 1010484:	f040 81bc 	bne.w	1010800 <_vfprintf_r+0x1678>
 1010488:	f446 7380 	orr.w	r3, r6, #256	; 0x100
 101048c:	930d      	str	r3, [sp, #52]	; 0x34
 101048e:	ee18 3a90 	vmov	r3, s17
 1010492:	2b00      	cmp	r3, #0
 1010494:	f04f 0301 	mov.w	r3, #1
 1010498:	9304      	str	r3, [sp, #16]
 101049a:	f2c0 83ed 	blt.w	1010c78 <_vfprintf_r+0x1af0>
 101049e:	eeb0 cb48 	vmov.f64	d12, d8
 10104a2:	461d      	mov	r5, r3
 10104a4:	2300      	movs	r3, #0
 10104a6:	930c      	str	r3, [sp, #48]	; 0x30
 10104a8:	ab26      	add	r3, sp, #152	; 0x98
 10104aa:	aa21      	add	r2, sp, #132	; 0x84
 10104ac:	9301      	str	r3, [sp, #4]
 10104ae:	2102      	movs	r1, #2
 10104b0:	9200      	str	r2, [sp, #0]
 10104b2:	ab1f      	add	r3, sp, #124	; 0x7c
 10104b4:	462a      	mov	r2, r5
 10104b6:	eeb0 0b4c 	vmov.f64	d0, d12
 10104ba:	4650      	mov	r0, sl
 10104bc:	f000 ffc8 	bl	1011450 <_dtoa_r>
 10104c0:	2c47      	cmp	r4, #71	; 0x47
 10104c2:	900b      	str	r0, [sp, #44]	; 0x2c
 10104c4:	f040 81cc 	bne.w	1010860 <_vfprintf_r+0x16d8>
 10104c8:	07f3      	lsls	r3, r6, #31
 10104ca:	f100 81c9 	bmi.w	1010860 <_vfprintf_r+0x16d8>
 10104ce:	9b26      	ldr	r3, [sp, #152]	; 0x98
 10104d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 10104d2:	2c47      	cmp	r4, #71	; 0x47
 10104d4:	eba3 0302 	sub.w	r3, r3, r2
 10104d8:	9312      	str	r3, [sp, #72]	; 0x48
 10104da:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 10104dc:	9310      	str	r3, [sp, #64]	; 0x40
 10104de:	f040 8247 	bne.w	1010970 <_vfprintf_r+0x17e8>
 10104e2:	9a04      	ldr	r2, [sp, #16]
 10104e4:	f113 0f03 	cmn.w	r3, #3
 10104e8:	bfa8      	it	ge
 10104ea:	429a      	cmpge	r2, r3
 10104ec:	f280 8222 	bge.w	1010934 <_vfprintf_r+0x17ac>
 10104f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 10104f2:	2200      	movs	r2, #0
 10104f4:	920a      	str	r2, [sp, #40]	; 0x28
 10104f6:	3b02      	subs	r3, #2
 10104f8:	930e      	str	r3, [sp, #56]	; 0x38
 10104fa:	f023 0420 	bic.w	r4, r3, #32
 10104fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1010500:	2c41      	cmp	r4, #65	; 0x41
 1010502:	f103 32ff 	add.w	r2, r3, #4294967295
 1010506:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
 101050a:	921f      	str	r2, [sp, #124]	; 0x7c
 101050c:	bf04      	itt	eq
 101050e:	330f      	addeq	r3, #15
 1010510:	b2db      	uxtbeq	r3, r3
 1010512:	2a00      	cmp	r2, #0
 1010514:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 1010518:	bfb7      	itett	lt
 101051a:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
 101051c:	232b      	movge	r3, #43	; 0x2b
 101051e:	f1c3 0201 	rsblt	r2, r3, #1
 1010522:	232d      	movlt	r3, #45	; 0x2d
 1010524:	2a09      	cmp	r2, #9
 1010526:	f88d 3089 	strb.w	r3, [sp, #137]	; 0x89
 101052a:	f340 8393 	ble.w	1010c54 <_vfprintf_r+0x1acc>
 101052e:	f10d 0c9f 	add.w	ip, sp, #159	; 0x9f
 1010532:	f246 6567 	movw	r5, #26215	; 0x6667
 1010536:	f04f 0e0a 	mov.w	lr, #10
 101053a:	f2c6 6566 	movt	r5, #26214	; 0x6666
 101053e:	4664      	mov	r4, ip
 1010540:	e000      	b.n	1010544 <_vfprintf_r+0x13bc>
 1010542:	460c      	mov	r4, r1
 1010544:	fb85 3002 	smull	r3, r0, r5, r2
 1010548:	17d3      	asrs	r3, r2, #31
 101054a:	2a63      	cmp	r2, #99	; 0x63
 101054c:	f104 31ff 	add.w	r1, r4, #4294967295
 1010550:	ebc3 03a0 	rsb	r3, r3, r0, asr #2
 1010554:	fb0e 2013 	mls	r0, lr, r3, r2
 1010558:	461a      	mov	r2, r3
 101055a:	f100 0030 	add.w	r0, r0, #48	; 0x30
 101055e:	f804 0c01 	strb.w	r0, [r4, #-1]
 1010562:	dcee      	bgt.n	1010542 <_vfprintf_r+0x13ba>
 1010564:	1ea2      	subs	r2, r4, #2
 1010566:	3330      	adds	r3, #48	; 0x30
 1010568:	4594      	cmp	ip, r2
 101056a:	b2db      	uxtb	r3, r3
 101056c:	f801 3c01 	strb.w	r3, [r1, #-1]
 1010570:	f240 83c2 	bls.w	1010cf8 <_vfprintf_r+0x1b70>
 1010574:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 1010578:	e004      	b.n	1010584 <_vfprintf_r+0x13fc>
 101057a:	bf00      	nop
 101057c:	01056584 	.word	0x01056584
 1010580:	f811 3b01 	ldrb.w	r3, [r1], #1
 1010584:	4561      	cmp	r1, ip
 1010586:	f802 3b01 	strb.w	r3, [r2], #1
 101058a:	d1f9      	bne.n	1010580 <_vfprintf_r+0x13f8>
 101058c:	f10d 03a1 	add.w	r3, sp, #161	; 0xa1
 1010590:	f10d 018a 	add.w	r1, sp, #138	; 0x8a
 1010594:	1b1b      	subs	r3, r3, r4
 1010596:	aa22      	add	r2, sp, #136	; 0x88
 1010598:	440b      	add	r3, r1
 101059a:	1a9b      	subs	r3, r3, r2
 101059c:	9318      	str	r3, [sp, #96]	; 0x60
 101059e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 10105a0:	9a18      	ldr	r2, [sp, #96]	; 0x60
 10105a2:	2b01      	cmp	r3, #1
 10105a4:	441a      	add	r2, r3
 10105a6:	9208      	str	r2, [sp, #32]
 10105a8:	f340 8376 	ble.w	1010c98 <_vfprintf_r+0x1b10>
 10105ac:	9b08      	ldr	r3, [sp, #32]
 10105ae:	9a15      	ldr	r2, [sp, #84]	; 0x54
 10105b0:	4413      	add	r3, r2
 10105b2:	9308      	str	r3, [sp, #32]
 10105b4:	f426 6380 	bic.w	r3, r6, #1024	; 0x400
 10105b8:	2200      	movs	r2, #0
 10105ba:	f443 7680 	orr.w	r6, r3, #256	; 0x100
 10105be:	9b08      	ldr	r3, [sp, #32]
 10105c0:	9213      	str	r2, [sp, #76]	; 0x4c
 10105c2:	e9cd 2210 	strd	r2, r2, [sp, #64]	; 0x40
 10105c6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 10105ca:	9303      	str	r3, [sp, #12]
 10105cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 10105ce:	2b00      	cmp	r3, #0
 10105d0:	f040 81e9 	bne.w	10109a6 <_vfprintf_r+0x181e>
 10105d4:	9304      	str	r3, [sp, #16]
 10105d6:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 10105da:	f7fe bf6e 	b.w	100f4ba <_vfprintf_r+0x332>
 10105de:	4634      	mov	r4, r6
 10105e0:	9e04      	ldr	r6, [sp, #16]
 10105e2:	460b      	mov	r3, r1
 10105e4:	3301      	adds	r3, #1
 10105e6:	49af      	ldr	r1, [pc, #700]	; (10108a4 <_vfprintf_r+0x171c>)
 10105e8:	2b07      	cmp	r3, #7
 10105ea:	4422      	add	r2, r4
 10105ec:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 10105f0:	e9c9 1400 	strd	r1, r4, [r9]
 10105f4:	bfd8      	it	le
 10105f6:	f109 0908 	addle.w	r9, r9, #8
 10105fa:	f77f ac7c 	ble.w	100fef6 <_vfprintf_r+0xd6e>
 10105fe:	aa28      	add	r2, sp, #160	; 0xa0
 1010600:	9905      	ldr	r1, [sp, #20]
 1010602:	4650      	mov	r0, sl
 1010604:	f004 faf2 	bl	1014bec <__sprint_r>
 1010608:	2800      	cmp	r0, #0
 101060a:	f47f ab59 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 101060e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1010610:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1010614:	e46f      	b.n	100fef6 <_vfprintf_r+0xd6e>
 1010616:	9911      	ldr	r1, [sp, #68]	; 0x44
 1010618:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 101061a:	2b00      	cmp	r3, #0
 101061c:	bfd8      	it	le
 101061e:	2900      	cmple	r1, #0
 1010620:	f340 8370 	ble.w	1010d04 <_vfprintf_r+0x1b7c>
 1010624:	e9cd 780d 	strd	r7, r8, [sp, #52]	; 0x34
 1010628:	f8dd 8014 	ldr.w	r8, [sp, #20]
 101062c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 101062e:	9812      	ldr	r0, [sp, #72]	; 0x48
 1010630:	960c      	str	r6, [sp, #48]	; 0x30
 1010632:	461e      	mov	r6, r3
 1010634:	4401      	add	r1, r0
 1010636:	9108      	str	r1, [sp, #32]
 1010638:	2e00      	cmp	r6, #0
 101063a:	f000 8127 	beq.w	101088c <_vfprintf_r+0x1704>
 101063e:	3e01      	subs	r6, #1
 1010640:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1010642:	9919      	ldr	r1, [sp, #100]	; 0x64
 1010644:	3301      	adds	r3, #1
 1010646:	981a      	ldr	r0, [sp, #104]	; 0x68
 1010648:	2b07      	cmp	r3, #7
 101064a:	440a      	add	r2, r1
 101064c:	f8c9 1004 	str.w	r1, [r9, #4]
 1010650:	f8c9 0000 	str.w	r0, [r9]
 1010654:	bfd8      	it	le
 1010656:	f109 0908 	addle.w	r9, r9, #8
 101065a:	922a      	str	r2, [sp, #168]	; 0xa8
 101065c:	9329      	str	r3, [sp, #164]	; 0xa4
 101065e:	f300 814f 	bgt.w	1010900 <_vfprintf_r+0x1778>
 1010662:	9814      	ldr	r0, [sp, #80]	; 0x50
 1010664:	9908      	ldr	r1, [sp, #32]
 1010666:	7803      	ldrb	r3, [r0, #0]
 1010668:	1b4c      	subs	r4, r1, r5
 101066a:	9104      	str	r1, [sp, #16]
 101066c:	429c      	cmp	r4, r3
 101066e:	bfa8      	it	ge
 1010670:	461c      	movge	r4, r3
 1010672:	2c00      	cmp	r4, #0
 1010674:	dd0e      	ble.n	1010694 <_vfprintf_r+0x150c>
 1010676:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1010678:	4422      	add	r2, r4
 101067a:	f8c9 5000 	str.w	r5, [r9]
 101067e:	3301      	adds	r3, #1
 1010680:	922a      	str	r2, [sp, #168]	; 0xa8
 1010682:	2b07      	cmp	r3, #7
 1010684:	f8c9 4004 	str.w	r4, [r9, #4]
 1010688:	9329      	str	r3, [sp, #164]	; 0xa4
 101068a:	f300 8145 	bgt.w	1010918 <_vfprintf_r+0x1790>
 101068e:	7803      	ldrb	r3, [r0, #0]
 1010690:	f109 0908 	add.w	r9, r9, #8
 1010694:	2c00      	cmp	r4, #0
 1010696:	bfac      	ite	ge
 1010698:	1b1c      	subge	r4, r3, r4
 101069a:	461c      	movlt	r4, r3
 101069c:	2c00      	cmp	r4, #0
 101069e:	f300 80fc 	bgt.w	101089a <_vfprintf_r+0x1712>
 10106a2:	441d      	add	r5, r3
 10106a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 10106a6:	2e00      	cmp	r6, #0
 10106a8:	bfd8      	it	le
 10106aa:	2b00      	cmple	r3, #0
 10106ac:	dcc4      	bgt.n	1010638 <_vfprintf_r+0x14b0>
 10106ae:	e9dd 670c 	ldrd	r6, r7, [sp, #48]	; 0x30
 10106b2:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 10106b6:	9904      	ldr	r1, [sp, #16]
 10106b8:	462b      	mov	r3, r5
 10106ba:	428d      	cmp	r5, r1
 10106bc:	bf28      	it	cs
 10106be:	460b      	movcs	r3, r1
 10106c0:	461d      	mov	r5, r3
 10106c2:	e41f      	b.n	100ff04 <_vfprintf_r+0xd7c>
 10106c4:	2300      	movs	r3, #0
 10106c6:	aa26      	add	r2, sp, #152	; 0x98
 10106c8:	4619      	mov	r1, r3
 10106ca:	9200      	str	r2, [sp, #0]
 10106cc:	4650      	mov	r0, sl
 10106ce:	aa21      	add	r2, sp, #132	; 0x84
 10106d0:	f000 fc0a 	bl	1010ee8 <_wcsrtombs_r>
 10106d4:	1c43      	adds	r3, r0, #1
 10106d6:	9008      	str	r0, [sp, #32]
 10106d8:	f000 8236 	beq.w	1010b48 <_vfprintf_r+0x19c0>
 10106dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 10106de:	9321      	str	r3, [sp, #132]	; 0x84
 10106e0:	9b08      	ldr	r3, [sp, #32]
 10106e2:	2b00      	cmp	r3, #0
 10106e4:	d034      	beq.n	1010750 <_vfprintf_r+0x15c8>
 10106e6:	2b63      	cmp	r3, #99	; 0x63
 10106e8:	f340 8229 	ble.w	1010b3e <_vfprintf_r+0x19b6>
 10106ec:	1c59      	adds	r1, r3, #1
 10106ee:	4650      	mov	r0, sl
 10106f0:	f7fb f98e 	bl	100ba10 <_malloc_r>
 10106f4:	900b      	str	r0, [sp, #44]	; 0x2c
 10106f6:	2800      	cmp	r0, #0
 10106f8:	f000 8226 	beq.w	1010b48 <_vfprintf_r+0x19c0>
 10106fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 10106fe:	930a      	str	r3, [sp, #40]	; 0x28
 1010700:	2208      	movs	r2, #8
 1010702:	2100      	movs	r1, #0
 1010704:	a826      	add	r0, sp, #152	; 0x98
 1010706:	f7fc f98b 	bl	100ca20 <memset>
 101070a:	9c08      	ldr	r4, [sp, #32]
 101070c:	ab26      	add	r3, sp, #152	; 0x98
 101070e:	aa21      	add	r2, sp, #132	; 0x84
 1010710:	9300      	str	r3, [sp, #0]
 1010712:	4650      	mov	r0, sl
 1010714:	4623      	mov	r3, r4
 1010716:	990b      	ldr	r1, [sp, #44]	; 0x2c
 1010718:	f000 fbe6 	bl	1010ee8 <_wcsrtombs_r>
 101071c:	4284      	cmp	r4, r0
 101071e:	f040 82e4 	bne.w	1010cea <_vfprintf_r+0x1b62>
 1010722:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 1010724:	2300      	movs	r3, #0
 1010726:	9509      	str	r5, [sp, #36]	; 0x24
 1010728:	9304      	str	r3, [sp, #16]
 101072a:	4614      	mov	r4, r2
 101072c:	9a08      	ldr	r2, [sp, #32]
 101072e:	9313      	str	r3, [sp, #76]	; 0x4c
 1010730:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 1010734:	54a3      	strb	r3, [r4, r2]
 1010736:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 101073a:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 101073e:	9303      	str	r3, [sp, #12]
 1010740:	f7fe bebb 	b.w	100f4ba <_vfprintf_r+0x332>
 1010744:	3001      	adds	r0, #1
 1010746:	f101 0908 	add.w	r9, r1, #8
 101074a:	460b      	mov	r3, r1
 101074c:	f7ff bb41 	b.w	100fdd2 <_vfprintf_r+0xc4a>
 1010750:	9b08      	ldr	r3, [sp, #32]
 1010752:	9509      	str	r5, [sp, #36]	; 0x24
 1010754:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 1010758:	e9cd 3303 	strd	r3, r3, [sp, #12]
 101075c:	9313      	str	r3, [sp, #76]	; 0x4c
 101075e:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 1010762:	930a      	str	r3, [sp, #40]	; 0x28
 1010764:	f7fe bea9 	b.w	100f4ba <_vfprintf_r+0x332>
 1010768:	aa28      	add	r2, sp, #160	; 0xa0
 101076a:	9905      	ldr	r1, [sp, #20]
 101076c:	4650      	mov	r0, sl
 101076e:	f004 fa3d 	bl	1014bec <__sprint_r>
 1010772:	2800      	cmp	r0, #0
 1010774:	f47f aaa4 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 1010778:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 101077a:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 101077e:	f7ff bbb2 	b.w	100fee6 <_vfprintf_r+0xd5e>
 1010782:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1010784:	4619      	mov	r1, r3
 1010786:	9b12      	ldr	r3, [sp, #72]	; 0x48
 1010788:	4419      	add	r1, r3
 101078a:	1b1b      	subs	r3, r3, r4
 101078c:	1b4c      	subs	r4, r1, r5
 101078e:	429c      	cmp	r4, r3
 1010790:	bfa8      	it	ge
 1010792:	461c      	movge	r4, r3
 1010794:	f7ff bbe8 	b.w	100ff68 <_vfprintf_r+0xde0>
 1010798:	9a09      	ldr	r2, [sp, #36]	; 0x24
 101079a:	9309      	str	r3, [sp, #36]	; 0x24
 101079c:	9b06      	ldr	r3, [sp, #24]
 101079e:	6812      	ldr	r2, [r2, #0]
 10107a0:	8013      	strh	r3, [r2, #0]
 10107a2:	f7fe bd4d 	b.w	100f240 <_vfprintf_r+0xb8>
 10107a6:	681c      	ldr	r4, [r3, #0]
 10107a8:	9209      	str	r2, [sp, #36]	; 0x24
 10107aa:	9603      	str	r6, [sp, #12]
 10107ac:	17e5      	asrs	r5, r4, #31
 10107ae:	4622      	mov	r2, r4
 10107b0:	462b      	mov	r3, r5
 10107b2:	f7ff b807 	b.w	100f7c4 <_vfprintf_r+0x63c>
 10107b6:	9c10      	ldr	r4, [sp, #64]	; 0x40
 10107b8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 10107ba:	9404      	str	r4, [sp, #16]
 10107bc:	f7fc fd40 	bl	100d240 <strlen>
 10107c0:	9413      	str	r4, [sp, #76]	; 0x4c
 10107c2:	9411      	str	r4, [sp, #68]	; 0x44
 10107c4:	940a      	str	r4, [sp, #40]	; 0x28
 10107c6:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 10107ca:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 10107ce:	e9cd 0508 	strd	r0, r5, [sp, #32]
 10107d2:	9303      	str	r3, [sp, #12]
 10107d4:	f7fe be71 	b.w	100f4ba <_vfprintf_r+0x332>
 10107d8:	4650      	mov	r0, sl
 10107da:	aa28      	add	r2, sp, #160	; 0xa0
 10107dc:	9905      	ldr	r1, [sp, #20]
 10107de:	f004 fa05 	bl	1014bec <__sprint_r>
 10107e2:	f7fe bdff 	b.w	100f3e4 <_vfprintf_r+0x25c>
 10107e6:	1c59      	adds	r1, r3, #1
 10107e8:	4650      	mov	r0, sl
 10107ea:	f7fb f911 	bl	100ba10 <_malloc_r>
 10107ee:	900b      	str	r0, [sp, #44]	; 0x2c
 10107f0:	2800      	cmp	r0, #0
 10107f2:	f000 81a9 	beq.w	1010b48 <_vfprintf_r+0x19c0>
 10107f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 10107f8:	930a      	str	r3, [sp, #40]	; 0x28
 10107fa:	e45a      	b.n	10100b2 <_vfprintf_r+0xf2a>
 10107fc:	2306      	movs	r3, #6
 10107fe:	9304      	str	r3, [sp, #16]
 1010800:	f446 7380 	orr.w	r3, r6, #256	; 0x100
 1010804:	930d      	str	r3, [sp, #52]	; 0x34
 1010806:	ee18 3a90 	vmov	r3, s17
 101080a:	2b00      	cmp	r3, #0
 101080c:	f2c0 8234 	blt.w	1010c78 <_vfprintf_r+0x1af0>
 1010810:	eeb0 cb48 	vmov.f64	d12, d8
 1010814:	2300      	movs	r3, #0
 1010816:	930c      	str	r3, [sp, #48]	; 0x30
 1010818:	2c46      	cmp	r4, #70	; 0x46
 101081a:	f040 8178 	bne.w	1010b0e <_vfprintf_r+0x1986>
 101081e:	ab26      	add	r3, sp, #152	; 0x98
 1010820:	aa21      	add	r2, sp, #132	; 0x84
 1010822:	9301      	str	r3, [sp, #4]
 1010824:	2103      	movs	r1, #3
 1010826:	ab1f      	add	r3, sp, #124	; 0x7c
 1010828:	9200      	str	r2, [sp, #0]
 101082a:	eeb0 0b4c 	vmov.f64	d0, d12
 101082e:	9a04      	ldr	r2, [sp, #16]
 1010830:	4650      	mov	r0, sl
 1010832:	f000 fe0d 	bl	1011450 <_dtoa_r>
 1010836:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
 1010838:	eeb5 cb40 	vcmp.f64	d12, #0.0
 101083c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1010840:	7802      	ldrb	r2, [r0, #0]
 1010842:	4603      	mov	r3, r0
 1010844:	bf14      	ite	ne
 1010846:	2301      	movne	r3, #1
 1010848:	2300      	moveq	r3, #0
 101084a:	2a30      	cmp	r2, #48	; 0x30
 101084c:	bf14      	ite	ne
 101084e:	2300      	movne	r3, #0
 1010850:	f003 0301 	andeq.w	r3, r3, #1
 1010854:	900b      	str	r0, [sp, #44]	; 0x2c
 1010856:	2b00      	cmp	r3, #0
 1010858:	f040 8242 	bne.w	1010ce0 <_vfprintf_r+0x1b58>
 101085c:	9b04      	ldr	r3, [sp, #16]
 101085e:	441d      	add	r5, r3
 1010860:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1010862:	eeb5 cb40 	vcmp.f64	d12, #0.0
 1010866:	441d      	add	r5, r3
 1010868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 101086c:	bf08      	it	eq
 101086e:	462b      	moveq	r3, r5
 1010870:	f43f ae2e 	beq.w	10104d0 <_vfprintf_r+0x1348>
 1010874:	9b26      	ldr	r3, [sp, #152]	; 0x98
 1010876:	42ab      	cmp	r3, r5
 1010878:	f4bf ae2a 	bcs.w	10104d0 <_vfprintf_r+0x1348>
 101087c:	2130      	movs	r1, #48	; 0x30
 101087e:	1c5a      	adds	r2, r3, #1
 1010880:	9226      	str	r2, [sp, #152]	; 0x98
 1010882:	7019      	strb	r1, [r3, #0]
 1010884:	9b26      	ldr	r3, [sp, #152]	; 0x98
 1010886:	429d      	cmp	r5, r3
 1010888:	d8f9      	bhi.n	101087e <_vfprintf_r+0x16f6>
 101088a:	e621      	b.n	10104d0 <_vfprintf_r+0x1348>
 101088c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 101088e:	3b01      	subs	r3, #1
 1010890:	9314      	str	r3, [sp, #80]	; 0x50
 1010892:	9b11      	ldr	r3, [sp, #68]	; 0x44
 1010894:	3b01      	subs	r3, #1
 1010896:	9311      	str	r3, [sp, #68]	; 0x44
 1010898:	e6d2      	b.n	1010640 <_vfprintf_r+0x14b8>
 101089a:	2c10      	cmp	r4, #16
 101089c:	9929      	ldr	r1, [sp, #164]	; 0xa4
 101089e:	dd21      	ble.n	10108e4 <_vfprintf_r+0x175c>
 10108a0:	2710      	movs	r7, #16
 10108a2:	e004      	b.n	10108ae <_vfprintf_r+0x1726>
 10108a4:	01056584 	.word	0x01056584
 10108a8:	3c10      	subs	r4, #16
 10108aa:	2c10      	cmp	r4, #16
 10108ac:	dd1a      	ble.n	10108e4 <_vfprintf_r+0x175c>
 10108ae:	3101      	adds	r1, #1
 10108b0:	4bb7      	ldr	r3, [pc, #732]	; (1010b90 <_vfprintf_r+0x1a08>)
 10108b2:	2907      	cmp	r1, #7
 10108b4:	f102 0210 	add.w	r2, r2, #16
 10108b8:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 10108bc:	e9c9 3700 	strd	r3, r7, [r9]
 10108c0:	f109 0908 	add.w	r9, r9, #8
 10108c4:	ddf0      	ble.n	10108a8 <_vfprintf_r+0x1720>
 10108c6:	aa28      	add	r2, sp, #160	; 0xa0
 10108c8:	4641      	mov	r1, r8
 10108ca:	4650      	mov	r0, sl
 10108cc:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 10108d0:	f004 f98c 	bl	1014bec <__sprint_r>
 10108d4:	2800      	cmp	r0, #0
 10108d6:	f47f a9f3 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 10108da:	3c10      	subs	r4, #16
 10108dc:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 10108e0:	2c10      	cmp	r4, #16
 10108e2:	dce4      	bgt.n	10108ae <_vfprintf_r+0x1726>
 10108e4:	3101      	adds	r1, #1
 10108e6:	4baa      	ldr	r3, [pc, #680]	; (1010b90 <_vfprintf_r+0x1a08>)
 10108e8:	2907      	cmp	r1, #7
 10108ea:	4422      	add	r2, r4
 10108ec:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 10108f0:	e9c9 3400 	strd	r3, r4, [r9]
 10108f4:	dc7b      	bgt.n	10109ee <_vfprintf_r+0x1866>
 10108f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 10108f8:	f109 0908 	add.w	r9, r9, #8
 10108fc:	781b      	ldrb	r3, [r3, #0]
 10108fe:	e6d0      	b.n	10106a2 <_vfprintf_r+0x151a>
 1010900:	aa28      	add	r2, sp, #160	; 0xa0
 1010902:	4641      	mov	r1, r8
 1010904:	4650      	mov	r0, sl
 1010906:	f004 f971 	bl	1014bec <__sprint_r>
 101090a:	2800      	cmp	r0, #0
 101090c:	f47f a9d8 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 1010910:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1010912:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1010916:	e6a4      	b.n	1010662 <_vfprintf_r+0x14da>
 1010918:	aa28      	add	r2, sp, #160	; 0xa0
 101091a:	4641      	mov	r1, r8
 101091c:	4650      	mov	r0, sl
 101091e:	f004 f965 	bl	1014bec <__sprint_r>
 1010922:	2800      	cmp	r0, #0
 1010924:	f47f a9cc 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 1010928:	9b14      	ldr	r3, [sp, #80]	; 0x50
 101092a:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 101092e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1010930:	781b      	ldrb	r3, [r3, #0]
 1010932:	e6af      	b.n	1010694 <_vfprintf_r+0x150c>
 1010934:	9b12      	ldr	r3, [sp, #72]	; 0x48
 1010936:	4619      	mov	r1, r3
 1010938:	9b10      	ldr	r3, [sp, #64]	; 0x40
 101093a:	4299      	cmp	r1, r3
 101093c:	f300 8097 	bgt.w	1010a6e <_vfprintf_r+0x18e6>
 1010940:	07f5      	lsls	r5, r6, #31
 1010942:	f140 8121 	bpl.w	1010b88 <_vfprintf_r+0x1a00>
 1010946:	9a15      	ldr	r2, [sp, #84]	; 0x54
 1010948:	4413      	add	r3, r2
 101094a:	9308      	str	r3, [sp, #32]
 101094c:	0574      	lsls	r4, r6, #21
 101094e:	d503      	bpl.n	1010958 <_vfprintf_r+0x17d0>
 1010950:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1010952:	2b00      	cmp	r3, #0
 1010954:	f300 8139 	bgt.w	1010bca <_vfprintf_r+0x1a42>
 1010958:	9b08      	ldr	r3, [sp, #32]
 101095a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 101095e:	9303      	str	r3, [sp, #12]
 1010960:	2367      	movs	r3, #103	; 0x67
 1010962:	930e      	str	r3, [sp, #56]	; 0x38
 1010964:	2300      	movs	r3, #0
 1010966:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 1010968:	930a      	str	r3, [sp, #40]	; 0x28
 101096a:	9313      	str	r3, [sp, #76]	; 0x4c
 101096c:	9311      	str	r3, [sp, #68]	; 0x44
 101096e:	e62d      	b.n	10105cc <_vfprintf_r+0x1444>
 1010970:	2c46      	cmp	r4, #70	; 0x46
 1010972:	f040 81cf 	bne.w	1010d14 <_vfprintf_r+0x1b8c>
 1010976:	9910      	ldr	r1, [sp, #64]	; 0x40
 1010978:	f006 0301 	and.w	r3, r6, #1
 101097c:	9a04      	ldr	r2, [sp, #16]
 101097e:	2900      	cmp	r1, #0
 1010980:	ea43 0302 	orr.w	r3, r3, r2
 1010984:	f340 818c 	ble.w	1010ca0 <_vfprintf_r+0x1b18>
 1010988:	2b00      	cmp	r3, #0
 101098a:	f040 8149 	bne.w	1010c20 <_vfprintf_r+0x1a98>
 101098e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1010990:	9308      	str	r3, [sp, #32]
 1010992:	2366      	movs	r3, #102	; 0x66
 1010994:	930e      	str	r3, [sp, #56]	; 0x38
 1010996:	0572      	lsls	r2, r6, #21
 1010998:	f100 8119 	bmi.w	1010bce <_vfprintf_r+0x1a46>
 101099c:	9b08      	ldr	r3, [sp, #32]
 101099e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 10109a2:	9303      	str	r3, [sp, #12]
 10109a4:	e7de      	b.n	1010964 <_vfprintf_r+0x17dc>
 10109a6:	212d      	movs	r1, #45	; 0x2d
 10109a8:	2300      	movs	r3, #0
 10109aa:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
 10109ae:	9304      	str	r3, [sp, #16]
 10109b0:	f7fe bd84 	b.w	100f4bc <_vfprintf_r+0x334>
 10109b4:	aa28      	add	r2, sp, #160	; 0xa0
 10109b6:	9905      	ldr	r1, [sp, #20]
 10109b8:	4650      	mov	r0, sl
 10109ba:	f004 f917 	bl	1014bec <__sprint_r>
 10109be:	2800      	cmp	r0, #0
 10109c0:	f47f a97e 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 10109c4:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 10109c6:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 10109ca:	991f      	ldr	r1, [sp, #124]	; 0x7c
 10109cc:	f7ff b994 	b.w	100fcf8 <_vfprintf_r+0xb70>
 10109d0:	aa28      	add	r2, sp, #160	; 0xa0
 10109d2:	9905      	ldr	r1, [sp, #20]
 10109d4:	4650      	mov	r0, sl
 10109d6:	f004 f909 	bl	1014bec <__sprint_r>
 10109da:	2800      	cmp	r0, #0
 10109dc:	f47f a970 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 10109e0:	991f      	ldr	r1, [sp, #124]	; 0x7c
 10109e2:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 10109e6:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 10109ea:	f7ff b99a 	b.w	100fd22 <_vfprintf_r+0xb9a>
 10109ee:	aa28      	add	r2, sp, #160	; 0xa0
 10109f0:	4641      	mov	r1, r8
 10109f2:	4650      	mov	r0, sl
 10109f4:	f004 f8fa 	bl	1014bec <__sprint_r>
 10109f8:	2800      	cmp	r0, #0
 10109fa:	f47f a961 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 10109fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 1010a00:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1010a04:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1010a06:	781b      	ldrb	r3, [r3, #0]
 1010a08:	e64b      	b.n	10106a2 <_vfprintf_r+0x151a>
 1010a0a:	07f0      	lsls	r0, r6, #31
 1010a0c:	f57e adad 	bpl.w	100f56a <_vfprintf_r+0x3e2>
 1010a10:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1010a12:	9915      	ldr	r1, [sp, #84]	; 0x54
 1010a14:	3301      	adds	r3, #1
 1010a16:	9817      	ldr	r0, [sp, #92]	; 0x5c
 1010a18:	2b07      	cmp	r3, #7
 1010a1a:	440a      	add	r2, r1
 1010a1c:	f8c9 1004 	str.w	r1, [r9, #4]
 1010a20:	f8c9 0000 	str.w	r0, [r9]
 1010a24:	922a      	str	r2, [sp, #168]	; 0xa8
 1010a26:	9329      	str	r3, [sp, #164]	; 0xa4
 1010a28:	dcd2      	bgt.n	10109d0 <_vfprintf_r+0x1848>
 1010a2a:	f109 0908 	add.w	r9, r9, #8
 1010a2e:	f7ff b97b 	b.w	100fd28 <_vfprintf_r+0xba0>
 1010a32:	aa28      	add	r2, sp, #160	; 0xa0
 1010a34:	9905      	ldr	r1, [sp, #20]
 1010a36:	4650      	mov	r0, sl
 1010a38:	f004 f8d8 	bl	1014bec <__sprint_r>
 1010a3c:	2800      	cmp	r0, #0
 1010a3e:	f47f a93f 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 1010a42:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 1010a44:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1010a48:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1010a4a:	f7ff ba73 	b.w	100ff34 <_vfprintf_r+0xdac>
 1010a4e:	aa28      	add	r2, sp, #160	; 0xa0
 1010a50:	9905      	ldr	r1, [sp, #20]
 1010a52:	4650      	mov	r0, sl
 1010a54:	f004 f8ca 	bl	1014bec <__sprint_r>
 1010a58:	2800      	cmp	r0, #0
 1010a5a:	f47f a931 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 1010a5e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 1010a60:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1010a64:	9912      	ldr	r1, [sp, #72]	; 0x48
 1010a66:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1010a68:	1acb      	subs	r3, r1, r3
 1010a6a:	f7ff ba7d 	b.w	100ff68 <_vfprintf_r+0xde0>
 1010a6e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 1010a70:	9a15      	ldr	r2, [sp, #84]	; 0x54
 1010a72:	189a      	adds	r2, r3, r2
 1010a74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1010a76:	9208      	str	r2, [sp, #32]
 1010a78:	2b00      	cmp	r3, #0
 1010a7a:	bfc4      	itt	gt
 1010a7c:	2367      	movgt	r3, #103	; 0x67
 1010a7e:	930e      	strgt	r3, [sp, #56]	; 0x38
 1010a80:	dc89      	bgt.n	1010996 <_vfprintf_r+0x180e>
 1010a82:	f1c3 0301 	rsb	r3, r3, #1
 1010a86:	2167      	movs	r1, #103	; 0x67
 1010a88:	441a      	add	r2, r3
 1010a8a:	910e      	str	r1, [sp, #56]	; 0x38
 1010a8c:	9208      	str	r2, [sp, #32]
 1010a8e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 1010a92:	9303      	str	r3, [sp, #12]
 1010a94:	e766      	b.n	1010964 <_vfprintf_r+0x17dc>
 1010a96:	9a19      	ldr	r2, [sp, #100]	; 0x64
 1010a98:	991a      	ldr	r1, [sp, #104]	; 0x68
 1010a9a:	ebaa 0a02 	sub.w	sl, sl, r2
 1010a9e:	4650      	mov	r0, sl
 1010aa0:	f7fc fcbc 	bl	100d41c <strncpy>
 1010aa4:	f898 3001 	ldrb.w	r3, [r8, #1]
 1010aa8:	b10b      	cbz	r3, 1010aae <_vfprintf_r+0x1926>
 1010aaa:	f108 0801 	add.w	r8, r8, #1
 1010aae:	4620      	mov	r0, r4
 1010ab0:	4629      	mov	r1, r5
 1010ab2:	220a      	movs	r2, #10
 1010ab4:	2300      	movs	r3, #0
 1010ab6:	f7fa f8f3 	bl	100aca0 <__aeabi_uldivmod>
 1010aba:	f04f 0900 	mov.w	r9, #0
 1010abe:	e482      	b.n	10103c6 <_vfprintf_r+0x123e>
 1010ac0:	424c      	negs	r4, r1
 1010ac2:	3110      	adds	r1, #16
 1010ac4:	da48      	bge.n	1010b58 <_vfprintf_r+0x19d0>
 1010ac6:	2510      	movs	r5, #16
 1010ac8:	e002      	b.n	1010ad0 <_vfprintf_r+0x1948>
 1010aca:	3c10      	subs	r4, #16
 1010acc:	2c10      	cmp	r4, #16
 1010ace:	dd43      	ble.n	1010b58 <_vfprintf_r+0x19d0>
 1010ad0:	3301      	adds	r3, #1
 1010ad2:	492f      	ldr	r1, [pc, #188]	; (1010b90 <_vfprintf_r+0x1a08>)
 1010ad4:	2b07      	cmp	r3, #7
 1010ad6:	f102 0210 	add.w	r2, r2, #16
 1010ada:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 1010ade:	e9c9 1500 	strd	r1, r5, [r9]
 1010ae2:	f109 0908 	add.w	r9, r9, #8
 1010ae6:	ddf0      	ble.n	1010aca <_vfprintf_r+0x1942>
 1010ae8:	aa28      	add	r2, sp, #160	; 0xa0
 1010aea:	9905      	ldr	r1, [sp, #20]
 1010aec:	4650      	mov	r0, sl
 1010aee:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1010af2:	f004 f87b 	bl	1014bec <__sprint_r>
 1010af6:	2800      	cmp	r0, #0
 1010af8:	f47f a8e2 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 1010afc:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 1010b00:	e7e3      	b.n	1010aca <_vfprintf_r+0x1942>
 1010b02:	2300      	movs	r3, #0
 1010b04:	eeb0 0b48 	vmov.f64	d0, d8
 1010b08:	930c      	str	r3, [sp, #48]	; 0x30
 1010b0a:	f7ff badb 	b.w	10100c4 <_vfprintf_r+0xf3c>
 1010b0e:	2c45      	cmp	r4, #69	; 0x45
 1010b10:	f040 80fd 	bne.w	1010d0e <_vfprintf_r+0x1b86>
 1010b14:	9b04      	ldr	r3, [sp, #16]
 1010b16:	aa26      	add	r2, sp, #152	; 0x98
 1010b18:	2102      	movs	r1, #2
 1010b1a:	9201      	str	r2, [sp, #4]
 1010b1c:	1c5d      	adds	r5, r3, #1
 1010b1e:	eeb0 0b4c 	vmov.f64	d0, d12
 1010b22:	ab21      	add	r3, sp, #132	; 0x84
 1010b24:	4650      	mov	r0, sl
 1010b26:	9300      	str	r3, [sp, #0]
 1010b28:	462a      	mov	r2, r5
 1010b2a:	ab1f      	add	r3, sp, #124	; 0x7c
 1010b2c:	f000 fc90 	bl	1011450 <_dtoa_r>
 1010b30:	900b      	str	r0, [sp, #44]	; 0x2c
 1010b32:	e695      	b.n	1010860 <_vfprintf_r+0x16d8>
 1010b34:	f04f 33ff 	mov.w	r3, #4294967295
 1010b38:	9306      	str	r3, [sp, #24]
 1010b3a:	f7fe bc59 	b.w	100f3f0 <_vfprintf_r+0x268>
 1010b3e:	2300      	movs	r3, #0
 1010b40:	930a      	str	r3, [sp, #40]	; 0x28
 1010b42:	ab3b      	add	r3, sp, #236	; 0xec
 1010b44:	930b      	str	r3, [sp, #44]	; 0x2c
 1010b46:	e5db      	b.n	1010700 <_vfprintf_r+0x1578>
 1010b48:	9a05      	ldr	r2, [sp, #20]
 1010b4a:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 1010b4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 1010b52:	8193      	strh	r3, [r2, #12]
 1010b54:	f7fe bc49 	b.w	100f3ea <_vfprintf_r+0x262>
 1010b58:	3301      	adds	r3, #1
 1010b5a:	490d      	ldr	r1, [pc, #52]	; (1010b90 <_vfprintf_r+0x1a08>)
 1010b5c:	2b07      	cmp	r3, #7
 1010b5e:	4422      	add	r2, r4
 1010b60:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 1010b64:	e9c9 1400 	strd	r1, r4, [r9]
 1010b68:	f77f af5f 	ble.w	1010a2a <_vfprintf_r+0x18a2>
 1010b6c:	aa28      	add	r2, sp, #160	; 0xa0
 1010b6e:	9905      	ldr	r1, [sp, #20]
 1010b70:	4650      	mov	r0, sl
 1010b72:	f004 f83b 	bl	1014bec <__sprint_r>
 1010b76:	2800      	cmp	r0, #0
 1010b78:	f47f a8a2 	bne.w	100fcc0 <_vfprintf_r+0xb38>
 1010b7c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 1010b7e:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 1010b82:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 1010b84:	f7ff b8d0 	b.w	100fd28 <_vfprintf_r+0xba0>
 1010b88:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1010b8a:	9308      	str	r3, [sp, #32]
 1010b8c:	e6de      	b.n	101094c <_vfprintf_r+0x17c4>
 1010b8e:	bf00      	nop
 1010b90:	01056584 	.word	0x01056584
 1010b94:	9526      	str	r5, [sp, #152]	; 0x98
 1010b96:	4619      	mov	r1, r3
 1010b98:	7bc5      	ldrb	r5, [r0, #15]
 1010b9a:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 1010b9e:	4295      	cmp	r5, r2
 1010ba0:	d10a      	bne.n	1010bb8 <_vfprintf_r+0x1a30>
 1010ba2:	f04f 0c30 	mov.w	ip, #48	; 0x30
 1010ba6:	f801 cc01 	strb.w	ip, [r1, #-1]
 1010baa:	9926      	ldr	r1, [sp, #152]	; 0x98
 1010bac:	1e4a      	subs	r2, r1, #1
 1010bae:	9226      	str	r2, [sp, #152]	; 0x98
 1010bb0:	f811 2c01 	ldrb.w	r2, [r1, #-1]
 1010bb4:	4295      	cmp	r5, r2
 1010bb6:	d0f6      	beq.n	1010ba6 <_vfprintf_r+0x1a1e>
 1010bb8:	2a39      	cmp	r2, #57	; 0x39
 1010bba:	bf16      	itet	ne
 1010bbc:	3201      	addne	r2, #1
 1010bbe:	7a82      	ldrbeq	r2, [r0, #10]
 1010bc0:	b2d2      	uxtbne	r2, r2
 1010bc2:	f801 2c01 	strb.w	r2, [r1, #-1]
 1010bc6:	f7ff bace 	b.w	1010166 <_vfprintf_r+0xfde>
 1010bca:	2367      	movs	r3, #103	; 0x67
 1010bcc:	930e      	str	r3, [sp, #56]	; 0x38
 1010bce:	9814      	ldr	r0, [sp, #80]	; 0x50
 1010bd0:	2200      	movs	r2, #0
 1010bd2:	9213      	str	r2, [sp, #76]	; 0x4c
 1010bd4:	9211      	str	r2, [sp, #68]	; 0x44
 1010bd6:	7803      	ldrb	r3, [r0, #0]
 1010bd8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 1010bda:	2bff      	cmp	r3, #255	; 0xff
 1010bdc:	d00b      	beq.n	1010bf6 <_vfprintf_r+0x1a6e>
 1010bde:	4293      	cmp	r3, r2
 1010be0:	da09      	bge.n	1010bf6 <_vfprintf_r+0x1a6e>
 1010be2:	7841      	ldrb	r1, [r0, #1]
 1010be4:	1ad2      	subs	r2, r2, r3
 1010be6:	b1b9      	cbz	r1, 1010c18 <_vfprintf_r+0x1a90>
 1010be8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 1010bea:	3001      	adds	r0, #1
 1010bec:	3301      	adds	r3, #1
 1010bee:	9311      	str	r3, [sp, #68]	; 0x44
 1010bf0:	460b      	mov	r3, r1
 1010bf2:	2bff      	cmp	r3, #255	; 0xff
 1010bf4:	d1f3      	bne.n	1010bde <_vfprintf_r+0x1a56>
 1010bf6:	9210      	str	r2, [sp, #64]	; 0x40
 1010bf8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 1010bfa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 1010bfc:	9908      	ldr	r1, [sp, #32]
 1010bfe:	4413      	add	r3, r2
 1010c00:	2200      	movs	r2, #0
 1010c02:	920a      	str	r2, [sp, #40]	; 0x28
 1010c04:	9a19      	ldr	r2, [sp, #100]	; 0x64
 1010c06:	9014      	str	r0, [sp, #80]	; 0x50
 1010c08:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 1010c0a:	fb02 1303 	mla	r3, r2, r3, r1
 1010c0e:	9308      	str	r3, [sp, #32]
 1010c10:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 1010c14:	9303      	str	r3, [sp, #12]
 1010c16:	e4d9      	b.n	10105cc <_vfprintf_r+0x1444>
 1010c18:	9913      	ldr	r1, [sp, #76]	; 0x4c
 1010c1a:	3101      	adds	r1, #1
 1010c1c:	9113      	str	r1, [sp, #76]	; 0x4c
 1010c1e:	e7dc      	b.n	1010bda <_vfprintf_r+0x1a52>
 1010c20:	9b15      	ldr	r3, [sp, #84]	; 0x54
 1010c22:	18cb      	adds	r3, r1, r3
 1010c24:	2166      	movs	r1, #102	; 0x66
 1010c26:	441a      	add	r2, r3
 1010c28:	910e      	str	r1, [sp, #56]	; 0x38
 1010c2a:	9208      	str	r2, [sp, #32]
 1010c2c:	e6b3      	b.n	1010996 <_vfprintf_r+0x180e>
 1010c2e:	ee18 3a90 	vmov	r3, s17
 1010c32:	f249 24fc 	movw	r4, #37628	; 0x92fc
 1010c36:	f2c0 1405 	movt	r4, #261	; 0x105
 1010c3a:	2b00      	cmp	r3, #0
 1010c3c:	f249 23f8 	movw	r3, #37624	; 0x92f8
 1010c40:	f2c0 1305 	movt	r3, #261	; 0x105
 1010c44:	bfb6      	itet	lt
 1010c46:	212d      	movlt	r1, #45	; 0x2d
 1010c48:	f89d 1077 	ldrbge.w	r1, [sp, #119]	; 0x77
 1010c4c:	f88d 1077 	strblt.w	r1, [sp, #119]	; 0x77
 1010c50:	f7fe bd98 	b.w	100f784 <_vfprintf_r+0x5fc>
 1010c54:	2c41      	cmp	r4, #65	; 0x41
 1010c56:	a922      	add	r1, sp, #136	; 0x88
 1010c58:	bf08      	it	eq
 1010c5a:	f10d 038a 	addeq.w	r3, sp, #138	; 0x8a
 1010c5e:	f102 0230 	add.w	r2, r2, #48	; 0x30
 1010c62:	bf1e      	ittt	ne
 1010c64:	2330      	movne	r3, #48	; 0x30
 1010c66:	f88d 308a 	strbne.w	r3, [sp, #138]	; 0x8a
 1010c6a:	f10d 038b 	addne.w	r3, sp, #139	; 0x8b
 1010c6e:	f803 2b01 	strb.w	r2, [r3], #1
 1010c72:	1a5b      	subs	r3, r3, r1
 1010c74:	9318      	str	r3, [sp, #96]	; 0x60
 1010c76:	e492      	b.n	101059e <_vfprintf_r+0x1416>
 1010c78:	232d      	movs	r3, #45	; 0x2d
 1010c7a:	eeb1 cb48 	vneg.f64	d12, d8
 1010c7e:	930c      	str	r3, [sp, #48]	; 0x30
 1010c80:	e5ca      	b.n	1010818 <_vfprintf_r+0x1690>
 1010c82:	9b04      	ldr	r3, [sp, #16]
 1010c84:	9509      	str	r5, [sp, #36]	; 0x24
 1010c86:	9004      	str	r0, [sp, #16]
 1010c88:	9303      	str	r3, [sp, #12]
 1010c8a:	9308      	str	r3, [sp, #32]
 1010c8c:	9013      	str	r0, [sp, #76]	; 0x4c
 1010c8e:	9011      	str	r0, [sp, #68]	; 0x44
 1010c90:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 1010c94:	f7fe bc11 	b.w	100f4ba <_vfprintf_r+0x332>
 1010c98:	07f3      	lsls	r3, r6, #31
 1010c9a:	f57f ac8b 	bpl.w	10105b4 <_vfprintf_r+0x142c>
 1010c9e:	e485      	b.n	10105ac <_vfprintf_r+0x1424>
 1010ca0:	b92b      	cbnz	r3, 1010cae <_vfprintf_r+0x1b26>
 1010ca2:	2301      	movs	r3, #1
 1010ca4:	2266      	movs	r2, #102	; 0x66
 1010ca6:	9303      	str	r3, [sp, #12]
 1010ca8:	920e      	str	r2, [sp, #56]	; 0x38
 1010caa:	9308      	str	r3, [sp, #32]
 1010cac:	e65a      	b.n	1010964 <_vfprintf_r+0x17dc>
 1010cae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 1010cb0:	2266      	movs	r2, #102	; 0x66
 1010cb2:	920e      	str	r2, [sp, #56]	; 0x38
 1010cb4:	9a04      	ldr	r2, [sp, #16]
 1010cb6:	3301      	adds	r3, #1
 1010cb8:	441a      	add	r2, r3
 1010cba:	9208      	str	r2, [sp, #32]
 1010cbc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 1010cc0:	9303      	str	r3, [sp, #12]
 1010cc2:	e64f      	b.n	1010964 <_vfprintf_r+0x17dc>
 1010cc4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 1010cc6:	787b      	ldrb	r3, [r7, #1]
 1010cc8:	460f      	mov	r7, r1
 1010cca:	f852 0b04 	ldr.w	r0, [r2], #4
 1010cce:	ea40 71e0 	orr.w	r1, r0, r0, asr #31
 1010cd2:	9209      	str	r2, [sp, #36]	; 0x24
 1010cd4:	9104      	str	r1, [sp, #16]
 1010cd6:	f7fe bae0 	b.w	100f29a <_vfprintf_r+0x112>
 1010cda:	4649      	mov	r1, r9
 1010cdc:	f7ff ba8c 	b.w	10101f8 <_vfprintf_r+0x1070>
 1010ce0:	9b04      	ldr	r3, [sp, #16]
 1010ce2:	f1c3 0501 	rsb	r5, r3, #1
 1010ce6:	951f      	str	r5, [sp, #124]	; 0x7c
 1010ce8:	e5b8      	b.n	101085c <_vfprintf_r+0x16d4>
 1010cea:	9a05      	ldr	r2, [sp, #20]
 1010cec:	8993      	ldrh	r3, [r2, #12]
 1010cee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 1010cf2:	8193      	strh	r3, [r2, #12]
 1010cf4:	f7fe bfe4 	b.w	100fcc0 <_vfprintf_r+0xb38>
 1010cf8:	2302      	movs	r3, #2
 1010cfa:	9318      	str	r3, [sp, #96]	; 0x60
 1010cfc:	e44f      	b.n	101059e <_vfprintf_r+0x1416>
 1010cfe:	9603      	str	r6, [sp, #12]
 1010d00:	f7fe bdb4 	b.w	100f86c <_vfprintf_r+0x6e4>
 1010d04:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1010d06:	9912      	ldr	r1, [sp, #72]	; 0x48
 1010d08:	440b      	add	r3, r1
 1010d0a:	9304      	str	r3, [sp, #16]
 1010d0c:	e4d3      	b.n	10106b6 <_vfprintf_r+0x152e>
 1010d0e:	9d04      	ldr	r5, [sp, #16]
 1010d10:	f7ff bbca 	b.w	10104a8 <_vfprintf_r+0x1320>
 1010d14:	2300      	movs	r3, #0
 1010d16:	930a      	str	r3, [sp, #40]	; 0x28
 1010d18:	f7ff bbf1 	b.w	10104fe <_vfprintf_r+0x1376>
 1010d1c:	4633      	mov	r3, r6
 1010d1e:	f7fe bde2 	b.w	100f8e6 <_vfprintf_r+0x75e>
 1010d22:	9603      	str	r6, [sp, #12]
 1010d24:	f7fe bdf1 	b.w	100f90a <_vfprintf_r+0x782>

01010d28 <vfprintf>:
 1010d28:	b410      	push	{r4}
 1010d2a:	f249 7498 	movw	r4, #38808	; 0x9798
 1010d2e:	f2c0 1405 	movt	r4, #261	; 0x105
 1010d32:	4613      	mov	r3, r2
 1010d34:	460a      	mov	r2, r1
 1010d36:	4601      	mov	r1, r0
 1010d38:	6820      	ldr	r0, [r4, #0]
 1010d3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 1010d3e:	f7fe ba23 	b.w	100f188 <_vfprintf_r>
 1010d42:	bf00      	nop

01010d44 <__sbprintf>:
 1010d44:	b5f0      	push	{r4, r5, r6, r7, lr}
 1010d46:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 1010d4a:	6e4e      	ldr	r6, [r1, #100]	; 0x64
 1010d4c:	460c      	mov	r4, r1
 1010d4e:	898d      	ldrh	r5, [r1, #12]
 1010d50:	2700      	movs	r7, #0
 1010d52:	9706      	str	r7, [sp, #24]
 1010d54:	4669      	mov	r1, sp
 1010d56:	89e7      	ldrh	r7, [r4, #14]
 1010d58:	f025 0502 	bic.w	r5, r5, #2
 1010d5c:	9619      	str	r6, [sp, #100]	; 0x64
 1010d5e:	f8ad 500c 	strh.w	r5, [sp, #12]
 1010d62:	69e6      	ldr	r6, [r4, #28]
 1010d64:	6a65      	ldr	r5, [r4, #36]	; 0x24
 1010d66:	f8ad 700e 	strh.w	r7, [sp, #14]
 1010d6a:	9607      	str	r6, [sp, #28]
 1010d6c:	ae1a      	add	r6, sp, #104	; 0x68
 1010d6e:	9509      	str	r5, [sp, #36]	; 0x24
 1010d70:	f44f 6580 	mov.w	r5, #1024	; 0x400
 1010d74:	9600      	str	r6, [sp, #0]
 1010d76:	9604      	str	r6, [sp, #16]
 1010d78:	4606      	mov	r6, r0
 1010d7a:	9502      	str	r5, [sp, #8]
 1010d7c:	9505      	str	r5, [sp, #20]
 1010d7e:	f7fe fa03 	bl	100f188 <_vfprintf_r>
 1010d82:	1e05      	subs	r5, r0, #0
 1010d84:	db07      	blt.n	1010d96 <__sbprintf+0x52>
 1010d86:	4630      	mov	r0, r6
 1010d88:	4669      	mov	r1, sp
 1010d8a:	f001 fa8d 	bl	10122a8 <_fflush_r>
 1010d8e:	2800      	cmp	r0, #0
 1010d90:	bf18      	it	ne
 1010d92:	f04f 35ff 	movne.w	r5, #4294967295
 1010d96:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 1010d9a:	4628      	mov	r0, r5
 1010d9c:	065b      	lsls	r3, r3, #25
 1010d9e:	bf42      	ittt	mi
 1010da0:	89a3      	ldrhmi	r3, [r4, #12]
 1010da2:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 1010da6:	81a3      	strhmi	r3, [r4, #12]
 1010da8:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 1010dac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 1010dae:	bf00      	nop

01010db0 <_vsnprintf_r>:
 1010db0:	b530      	push	{r4, r5, lr}
 1010db2:	1e14      	subs	r4, r2, #0
 1010db4:	4605      	mov	r5, r0
 1010db6:	b09b      	sub	sp, #108	; 0x6c
 1010db8:	bfbe      	ittt	lt
 1010dba:	238b      	movlt	r3, #139	; 0x8b
 1010dbc:	f04f 30ff 	movlt.w	r0, #4294967295
 1010dc0:	602b      	strlt	r3, [r5, #0]
 1010dc2:	db15      	blt.n	1010df0 <_vsnprintf_r+0x40>
 1010dc4:	461a      	mov	r2, r3
 1010dc6:	9100      	str	r1, [sp, #0]
 1010dc8:	f44f 7302 	mov.w	r3, #520	; 0x208
 1010dcc:	9104      	str	r1, [sp, #16]
 1010dce:	f8ad 300c 	strh.w	r3, [sp, #12]
 1010dd2:	4669      	mov	r1, sp
 1010dd4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 1010dd6:	d10d      	bne.n	1010df4 <_vsnprintf_r+0x44>
 1010dd8:	9402      	str	r4, [sp, #8]
 1010dda:	9405      	str	r4, [sp, #20]
 1010ddc:	f64f 74ff 	movw	r4, #65535	; 0xffff
 1010de0:	f8ad 400e 	strh.w	r4, [sp, #14]
 1010de4:	f7fc fc28 	bl	100d638 <_svfprintf_r>
 1010de8:	1c43      	adds	r3, r0, #1
 1010dea:	da01      	bge.n	1010df0 <_vsnprintf_r+0x40>
 1010dec:	238b      	movs	r3, #139	; 0x8b
 1010dee:	602b      	str	r3, [r5, #0]
 1010df0:	b01b      	add	sp, #108	; 0x6c
 1010df2:	bd30      	pop	{r4, r5, pc}
 1010df4:	3c01      	subs	r4, #1
 1010df6:	9402      	str	r4, [sp, #8]
 1010df8:	9405      	str	r4, [sp, #20]
 1010dfa:	f64f 74ff 	movw	r4, #65535	; 0xffff
 1010dfe:	f8ad 400e 	strh.w	r4, [sp, #14]
 1010e02:	f7fc fc19 	bl	100d638 <_svfprintf_r>
 1010e06:	1c42      	adds	r2, r0, #1
 1010e08:	f04f 0200 	mov.w	r2, #0
 1010e0c:	bfbc      	itt	lt
 1010e0e:	238b      	movlt	r3, #139	; 0x8b
 1010e10:	602b      	strlt	r3, [r5, #0]
 1010e12:	9b00      	ldr	r3, [sp, #0]
 1010e14:	701a      	strb	r2, [r3, #0]
 1010e16:	b01b      	add	sp, #108	; 0x6c
 1010e18:	bd30      	pop	{r4, r5, pc}
 1010e1a:	bf00      	nop

01010e1c <vsnprintf>:
 1010e1c:	b510      	push	{r4, lr}
 1010e1e:	f249 7498 	movw	r4, #38808	; 0x9798
 1010e22:	b082      	sub	sp, #8
 1010e24:	f2c0 1405 	movt	r4, #261	; 0x105
 1010e28:	9300      	str	r3, [sp, #0]
 1010e2a:	4613      	mov	r3, r2
 1010e2c:	460a      	mov	r2, r1
 1010e2e:	4601      	mov	r1, r0
 1010e30:	6820      	ldr	r0, [r4, #0]
 1010e32:	f7ff ffbd 	bl	1010db0 <_vsnprintf_r>
 1010e36:	b002      	add	sp, #8
 1010e38:	bd10      	pop	{r4, pc}
 1010e3a:	bf00      	nop

01010e3c <_wcrtomb_r>:
 1010e3c:	b570      	push	{r4, r5, r6, lr}
 1010e3e:	4605      	mov	r5, r0
 1010e40:	b084      	sub	sp, #16
 1010e42:	f500 748a 	add.w	r4, r0, #276	; 0x114
 1010e46:	b103      	cbz	r3, 1010e4a <_wcrtomb_r+0xe>
 1010e48:	461c      	mov	r4, r3
 1010e4a:	f249 7398 	movw	r3, #38808	; 0x9798
 1010e4e:	f2c0 1305 	movt	r3, #261	; 0x105
 1010e52:	681b      	ldr	r3, [r3, #0]
 1010e54:	6b58      	ldr	r0, [r3, #52]	; 0x34
 1010e56:	f649 33c8 	movw	r3, #39880	; 0x9bc8
 1010e5a:	f2c0 1305 	movt	r3, #261	; 0x105
 1010e5e:	2800      	cmp	r0, #0
 1010e60:	bf08      	it	eq
 1010e62:	4618      	moveq	r0, r3
 1010e64:	b161      	cbz	r1, 1010e80 <_wcrtomb_r+0x44>
 1010e66:	f8d0 60e0 	ldr.w	r6, [r0, #224]	; 0xe0
 1010e6a:	4623      	mov	r3, r4
 1010e6c:	4628      	mov	r0, r5
 1010e6e:	47b0      	blx	r6
 1010e70:	1c43      	adds	r3, r0, #1
 1010e72:	bf01      	itttt	eq
 1010e74:	2200      	moveq	r2, #0
 1010e76:	238a      	moveq	r3, #138	; 0x8a
 1010e78:	6022      	streq	r2, [r4, #0]
 1010e7a:	602b      	streq	r3, [r5, #0]
 1010e7c:	b004      	add	sp, #16
 1010e7e:	bd70      	pop	{r4, r5, r6, pc}
 1010e80:	460a      	mov	r2, r1
 1010e82:	f8d0 60e0 	ldr.w	r6, [r0, #224]	; 0xe0
 1010e86:	4623      	mov	r3, r4
 1010e88:	a901      	add	r1, sp, #4
 1010e8a:	4628      	mov	r0, r5
 1010e8c:	47b0      	blx	r6
 1010e8e:	e7ef      	b.n	1010e70 <_wcrtomb_r+0x34>

01010e90 <wcrtomb>:
 1010e90:	f249 7398 	movw	r3, #38808	; 0x9798
 1010e94:	f2c0 1305 	movt	r3, #261	; 0x105
 1010e98:	b570      	push	{r4, r5, r6, lr}
 1010e9a:	b084      	sub	sp, #16
 1010e9c:	681d      	ldr	r5, [r3, #0]
 1010e9e:	f505 768a 	add.w	r6, r5, #276	; 0x114
 1010ea2:	b102      	cbz	r2, 1010ea6 <wcrtomb+0x16>
 1010ea4:	4616      	mov	r6, r2
 1010ea6:	6b6c      	ldr	r4, [r5, #52]	; 0x34
 1010ea8:	f649 33c8 	movw	r3, #39880	; 0x9bc8
 1010eac:	f2c0 1305 	movt	r3, #261	; 0x105
 1010eb0:	2c00      	cmp	r4, #0
 1010eb2:	bf08      	it	eq
 1010eb4:	461c      	moveq	r4, r3
 1010eb6:	b170      	cbz	r0, 1010ed6 <wcrtomb+0x46>
 1010eb8:	460a      	mov	r2, r1
 1010eba:	4633      	mov	r3, r6
 1010ebc:	4601      	mov	r1, r0
 1010ebe:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 1010ec2:	4628      	mov	r0, r5
 1010ec4:	47a0      	blx	r4
 1010ec6:	1c43      	adds	r3, r0, #1
 1010ec8:	bf01      	itttt	eq
 1010eca:	2200      	moveq	r2, #0
 1010ecc:	238a      	moveq	r3, #138	; 0x8a
 1010ece:	6032      	streq	r2, [r6, #0]
 1010ed0:	602b      	streq	r3, [r5, #0]
 1010ed2:	b004      	add	sp, #16
 1010ed4:	bd70      	pop	{r4, r5, r6, pc}
 1010ed6:	4602      	mov	r2, r0
 1010ed8:	4633      	mov	r3, r6
 1010eda:	a901      	add	r1, sp, #4
 1010edc:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 1010ee0:	4628      	mov	r0, r5
 1010ee2:	47a0      	blx	r4
 1010ee4:	e7ef      	b.n	1010ec6 <wcrtomb+0x36>
 1010ee6:	bf00      	nop

01010ee8 <_wcsrtombs_r>:
 1010ee8:	b510      	push	{r4, lr}
 1010eea:	b082      	sub	sp, #8
 1010eec:	9c04      	ldr	r4, [sp, #16]
 1010eee:	9300      	str	r3, [sp, #0]
 1010ef0:	f04f 33ff 	mov.w	r3, #4294967295
 1010ef4:	9401      	str	r4, [sp, #4]
 1010ef6:	f004 feff 	bl	1015cf8 <_wcsnrtombs_r>
 1010efa:	b002      	add	sp, #8
 1010efc:	bd10      	pop	{r4, pc}
 1010efe:	bf00      	nop

01010f00 <wcsrtombs>:
 1010f00:	b510      	push	{r4, lr}
 1010f02:	f249 7498 	movw	r4, #38808	; 0x9798
 1010f06:	b082      	sub	sp, #8
 1010f08:	f2c0 1405 	movt	r4, #261	; 0x105
 1010f0c:	9200      	str	r2, [sp, #0]
 1010f0e:	460a      	mov	r2, r1
 1010f10:	9301      	str	r3, [sp, #4]
 1010f12:	4601      	mov	r1, r0
 1010f14:	f04f 33ff 	mov.w	r3, #4294967295
 1010f18:	6820      	ldr	r0, [r4, #0]
 1010f1a:	f004 feed 	bl	1015cf8 <_wcsnrtombs_r>
 1010f1e:	b002      	add	sp, #8
 1010f20:	bd10      	pop	{r4, pc}
 1010f22:	bf00      	nop

01010f24 <_wctomb_r>:
 1010f24:	b430      	push	{r4, r5}
 1010f26:	f249 7498 	movw	r4, #38808	; 0x9798
 1010f2a:	f2c0 1405 	movt	r4, #261	; 0x105
 1010f2e:	f649 35c8 	movw	r5, #39880	; 0x9bc8
 1010f32:	f2c0 1505 	movt	r5, #261	; 0x105
 1010f36:	6824      	ldr	r4, [r4, #0]
 1010f38:	6b64      	ldr	r4, [r4, #52]	; 0x34
 1010f3a:	2c00      	cmp	r4, #0
 1010f3c:	bf08      	it	eq
 1010f3e:	462c      	moveq	r4, r5
 1010f40:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 1010f44:	46a4      	mov	ip, r4
 1010f46:	bc30      	pop	{r4, r5}
 1010f48:	4760      	bx	ip
 1010f4a:	bf00      	nop

01010f4c <__ascii_wctomb>:
 1010f4c:	b141      	cbz	r1, 1010f60 <__ascii_wctomb+0x14>
 1010f4e:	2aff      	cmp	r2, #255	; 0xff
 1010f50:	bf95      	itete	ls
 1010f52:	700a      	strbls	r2, [r1, #0]
 1010f54:	f04f 31ff 	movhi.w	r1, #4294967295
 1010f58:	2101      	movls	r1, #1
 1010f5a:	238a      	movhi	r3, #138	; 0x8a
 1010f5c:	bf88      	it	hi
 1010f5e:	6003      	strhi	r3, [r0, #0]
 1010f60:	4608      	mov	r0, r1
 1010f62:	4770      	bx	lr

01010f64 <__utf8_wctomb>:
 1010f64:	b3c1      	cbz	r1, 1010fd8 <__utf8_wctomb+0x74>
 1010f66:	2a7f      	cmp	r2, #127	; 0x7f
 1010f68:	bf9c      	itt	ls
 1010f6a:	700a      	strbls	r2, [r1, #0]
 1010f6c:	2301      	movls	r3, #1
 1010f6e:	d931      	bls.n	1010fd4 <__utf8_wctomb+0x70>
 1010f70:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 1010f74:	f5b3 6ff0 	cmp.w	r3, #1920	; 0x780
 1010f78:	d322      	bcc.n	1010fc0 <__utf8_wctomb+0x5c>
 1010f7a:	f5a2 6300 	sub.w	r3, r2, #2048	; 0x800
 1010f7e:	f5b3 4f78 	cmp.w	r3, #63488	; 0xf800
 1010f82:	d32c      	bcc.n	1010fde <__utf8_wctomb+0x7a>
 1010f84:	f5a2 3380 	sub.w	r3, r2, #65536	; 0x10000
 1010f88:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 1010f8c:	d237      	bcs.n	1010ffe <__utf8_wctomb+0x9a>
 1010f8e:	f3c2 1385 	ubfx	r3, r2, #6, #6
 1010f92:	f3c2 3005 	ubfx	r0, r2, #12, #6
 1010f96:	b410      	push	{r4}
 1010f98:	f063 037f 	orn	r3, r3, #127	; 0x7f
 1010f9c:	0c94      	lsrs	r4, r2, #18
 1010f9e:	708b      	strb	r3, [r1, #2]
 1010fa0:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 1010fa4:	2304      	movs	r3, #4
 1010fa6:	f064 040f 	orn	r4, r4, #15
 1010faa:	f060 007f 	orn	r0, r0, #127	; 0x7f
 1010fae:	700c      	strb	r4, [r1, #0]
 1010fb0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 1010fb4:	7048      	strb	r0, [r1, #1]
 1010fb6:	4618      	mov	r0, r3
 1010fb8:	70ca      	strb	r2, [r1, #3]
 1010fba:	f85d 4b04 	ldr.w	r4, [sp], #4
 1010fbe:	4770      	bx	lr
 1010fc0:	0993      	lsrs	r3, r2, #6
 1010fc2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 1010fc6:	f063 033f 	orn	r3, r3, #63	; 0x3f
 1010fca:	700b      	strb	r3, [r1, #0]
 1010fcc:	2302      	movs	r3, #2
 1010fce:	f062 027f 	orn	r2, r2, #127	; 0x7f
 1010fd2:	704a      	strb	r2, [r1, #1]
 1010fd4:	4618      	mov	r0, r3
 1010fd6:	4770      	bx	lr
 1010fd8:	460b      	mov	r3, r1
 1010fda:	4618      	mov	r0, r3
 1010fdc:	4770      	bx	lr
 1010fde:	0b10      	lsrs	r0, r2, #12
 1010fe0:	f3c2 1385 	ubfx	r3, r2, #6, #6
 1010fe4:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 1010fe8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 1010fec:	f060 001f 	orn	r0, r0, #31
 1010ff0:	704b      	strb	r3, [r1, #1]
 1010ff2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 1010ff6:	7008      	strb	r0, [r1, #0]
 1010ff8:	2303      	movs	r3, #3
 1010ffa:	708a      	strb	r2, [r1, #2]
 1010ffc:	e7ea      	b.n	1010fd4 <__utf8_wctomb+0x70>
 1010ffe:	228a      	movs	r2, #138	; 0x8a
 1011000:	f04f 33ff 	mov.w	r3, #4294967295
 1011004:	6002      	str	r2, [r0, #0]
 1011006:	e7e5      	b.n	1010fd4 <__utf8_wctomb+0x70>

01011008 <__sjis_wctomb>:
 1011008:	b2d3      	uxtb	r3, r2
 101100a:	f3c2 2207 	ubfx	r2, r2, #8, #8
 101100e:	b1e9      	cbz	r1, 101104c <__sjis_wctomb+0x44>
 1011010:	b1c2      	cbz	r2, 1011044 <__sjis_wctomb+0x3c>
 1011012:	b430      	push	{r4, r5}
 1011014:	f102 057f 	add.w	r5, r2, #127	; 0x7f
 1011018:	f102 0420 	add.w	r4, r2, #32
 101101c:	b2ed      	uxtb	r5, r5
 101101e:	b2e4      	uxtb	r4, r4
 1011020:	2c0f      	cmp	r4, #15
 1011022:	bf88      	it	hi
 1011024:	2d1e      	cmphi	r5, #30
 1011026:	d814      	bhi.n	1011052 <__sjis_wctomb+0x4a>
 1011028:	f1a3 0440 	sub.w	r4, r3, #64	; 0x40
 101102c:	f083 0580 	eor.w	r5, r3, #128	; 0x80
 1011030:	2d7c      	cmp	r5, #124	; 0x7c
 1011032:	bf88      	it	hi
 1011034:	2c3e      	cmphi	r4, #62	; 0x3e
 1011036:	d80c      	bhi.n	1011052 <__sjis_wctomb+0x4a>
 1011038:	700a      	strb	r2, [r1, #0]
 101103a:	2202      	movs	r2, #2
 101103c:	704b      	strb	r3, [r1, #1]
 101103e:	4610      	mov	r0, r2
 1011040:	bc30      	pop	{r4, r5}
 1011042:	4770      	bx	lr
 1011044:	2201      	movs	r2, #1
 1011046:	700b      	strb	r3, [r1, #0]
 1011048:	4610      	mov	r0, r2
 101104a:	4770      	bx	lr
 101104c:	460a      	mov	r2, r1
 101104e:	4610      	mov	r0, r2
 1011050:	4770      	bx	lr
 1011052:	238a      	movs	r3, #138	; 0x8a
 1011054:	f04f 32ff 	mov.w	r2, #4294967295
 1011058:	6003      	str	r3, [r0, #0]
 101105a:	e7f0      	b.n	101103e <__sjis_wctomb+0x36>

0101105c <__eucjp_wctomb>:
 101105c:	b2d3      	uxtb	r3, r2
 101105e:	f3c2 2207 	ubfx	r2, r2, #8, #8
 1011062:	b381      	cbz	r1, 10110c6 <__eucjp_wctomb+0x6a>
 1011064:	b18a      	cbz	r2, 101108a <__eucjp_wctomb+0x2e>
 1011066:	b430      	push	{r4, r5}
 1011068:	f102 045f 	add.w	r4, r2, #95	; 0x5f
 101106c:	f102 0572 	add.w	r5, r2, #114	; 0x72
 1011070:	b2e4      	uxtb	r4, r4
 1011072:	b2ed      	uxtb	r5, r5
 1011074:	2c5d      	cmp	r4, #93	; 0x5d
 1011076:	bf88      	it	hi
 1011078:	2d01      	cmphi	r5, #1
 101107a:	d90a      	bls.n	1011092 <__eucjp_wctomb+0x36>
 101107c:	f04f 32ff 	mov.w	r2, #4294967295
 1011080:	238a      	movs	r3, #138	; 0x8a
 1011082:	6003      	str	r3, [r0, #0]
 1011084:	4610      	mov	r0, r2
 1011086:	bc30      	pop	{r4, r5}
 1011088:	4770      	bx	lr
 101108a:	2201      	movs	r2, #1
 101108c:	700b      	strb	r3, [r1, #0]
 101108e:	4610      	mov	r0, r2
 1011090:	4770      	bx	lr
 1011092:	f103 055f 	add.w	r5, r3, #95	; 0x5f
 1011096:	b2ed      	uxtb	r5, r5
 1011098:	2d5d      	cmp	r5, #93	; 0x5d
 101109a:	bf9e      	ittt	ls
 101109c:	700a      	strbls	r2, [r1, #0]
 101109e:	704b      	strbls	r3, [r1, #1]
 10110a0:	2202      	movls	r2, #2
 10110a2:	d9ef      	bls.n	1011084 <__eucjp_wctomb+0x28>
 10110a4:	2c5d      	cmp	r4, #93	; 0x5d
 10110a6:	d8e9      	bhi.n	101107c <__eucjp_wctomb+0x20>
 10110a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 10110ac:	f103 045f 	add.w	r4, r3, #95	; 0x5f
 10110b0:	b2e4      	uxtb	r4, r4
 10110b2:	2c5d      	cmp	r4, #93	; 0x5d
 10110b4:	d8e2      	bhi.n	101107c <__eucjp_wctomb+0x20>
 10110b6:	704a      	strb	r2, [r1, #1]
 10110b8:	2203      	movs	r2, #3
 10110ba:	208f      	movs	r0, #143	; 0x8f
 10110bc:	708b      	strb	r3, [r1, #2]
 10110be:	7008      	strb	r0, [r1, #0]
 10110c0:	4610      	mov	r0, r2
 10110c2:	bc30      	pop	{r4, r5}
 10110c4:	4770      	bx	lr
 10110c6:	460a      	mov	r2, r1
 10110c8:	4610      	mov	r0, r2
 10110ca:	4770      	bx	lr

010110cc <__jis_wctomb>:
 10110cc:	b430      	push	{r4, r5}
 10110ce:	b2d4      	uxtb	r4, r2
 10110d0:	f3c2 2207 	ubfx	r2, r2, #8, #8
 10110d4:	b391      	cbz	r1, 101113c <__jis_wctomb+0x70>
 10110d6:	b17a      	cbz	r2, 10110f8 <__jis_wctomb+0x2c>
 10110d8:	f1a2 0521 	sub.w	r5, r2, #33	; 0x21
 10110dc:	2d5d      	cmp	r5, #93	; 0x5d
 10110de:	d831      	bhi.n	1011144 <__jis_wctomb+0x78>
 10110e0:	f1a4 0521 	sub.w	r5, r4, #33	; 0x21
 10110e4:	2d5d      	cmp	r5, #93	; 0x5d
 10110e6:	d82d      	bhi.n	1011144 <__jis_wctomb+0x78>
 10110e8:	6818      	ldr	r0, [r3, #0]
 10110ea:	b1c8      	cbz	r0, 1011120 <__jis_wctomb+0x54>
 10110ec:	2302      	movs	r3, #2
 10110ee:	704c      	strb	r4, [r1, #1]
 10110f0:	4618      	mov	r0, r3
 10110f2:	700a      	strb	r2, [r1, #0]
 10110f4:	bc30      	pop	{r4, r5}
 10110f6:	4770      	bx	lr
 10110f8:	6818      	ldr	r0, [r3, #0]
 10110fa:	b178      	cbz	r0, 101111c <__jis_wctomb+0x50>
 10110fc:	601a      	str	r2, [r3, #0]
 10110fe:	3103      	adds	r1, #3
 1011100:	221b      	movs	r2, #27
 1011102:	2328      	movs	r3, #40	; 0x28
 1011104:	f801 2c03 	strb.w	r2, [r1, #-3]
 1011108:	2242      	movs	r2, #66	; 0x42
 101110a:	f801 3c02 	strb.w	r3, [r1, #-2]
 101110e:	2304      	movs	r3, #4
 1011110:	f801 2c01 	strb.w	r2, [r1, #-1]
 1011114:	700c      	strb	r4, [r1, #0]
 1011116:	4618      	mov	r0, r3
 1011118:	bc30      	pop	{r4, r5}
 101111a:	4770      	bx	lr
 101111c:	2301      	movs	r3, #1
 101111e:	e7f9      	b.n	1011114 <__jis_wctomb+0x48>
 1011120:	2001      	movs	r0, #1
 1011122:	3103      	adds	r1, #3
 1011124:	6018      	str	r0, [r3, #0]
 1011126:	201b      	movs	r0, #27
 1011128:	2324      	movs	r3, #36	; 0x24
 101112a:	f801 0c03 	strb.w	r0, [r1, #-3]
 101112e:	f801 3c02 	strb.w	r3, [r1, #-2]
 1011132:	2042      	movs	r0, #66	; 0x42
 1011134:	2305      	movs	r3, #5
 1011136:	f801 0c01 	strb.w	r0, [r1, #-1]
 101113a:	e7d8      	b.n	10110ee <__jis_wctomb+0x22>
 101113c:	2301      	movs	r3, #1
 101113e:	4618      	mov	r0, r3
 1011140:	bc30      	pop	{r4, r5}
 1011142:	4770      	bx	lr
 1011144:	228a      	movs	r2, #138	; 0x8a
 1011146:	f04f 33ff 	mov.w	r3, #4294967295
 101114a:	6002      	str	r2, [r0, #0]
 101114c:	e7e3      	b.n	1011116 <__jis_wctomb+0x4a>
 101114e:	bf00      	nop

01011150 <__swsetup_r>:
 1011150:	b538      	push	{r3, r4, r5, lr}
 1011152:	f249 7398 	movw	r3, #38808	; 0x9798
 1011156:	f2c0 1305 	movt	r3, #261	; 0x105
 101115a:	4605      	mov	r5, r0
 101115c:	460c      	mov	r4, r1
 101115e:	6818      	ldr	r0, [r3, #0]
 1011160:	b110      	cbz	r0, 1011168 <__swsetup_r+0x18>
 1011162:	6b83      	ldr	r3, [r0, #56]	; 0x38
 1011164:	2b00      	cmp	r3, #0
 1011166:	d03f      	beq.n	10111e8 <__swsetup_r+0x98>
 1011168:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 101116c:	b293      	uxth	r3, r2
 101116e:	0718      	lsls	r0, r3, #28
 1011170:	bf48      	it	mi
 1011172:	6920      	ldrmi	r0, [r4, #16]
 1011174:	d41c      	bmi.n	10111b0 <__swsetup_r+0x60>
 1011176:	06d9      	lsls	r1, r3, #27
 1011178:	d545      	bpl.n	1011206 <__swsetup_r+0xb6>
 101117a:	0758      	lsls	r0, r3, #29
 101117c:	bf58      	it	pl
 101117e:	6920      	ldrpl	r0, [r4, #16]
 1011180:	d512      	bpl.n	10111a8 <__swsetup_r+0x58>
 1011182:	6b21      	ldr	r1, [r4, #48]	; 0x30
 1011184:	b151      	cbz	r1, 101119c <__swsetup_r+0x4c>
 1011186:	f104 0340 	add.w	r3, r4, #64	; 0x40
 101118a:	4299      	cmp	r1, r3
 101118c:	d004      	beq.n	1011198 <__swsetup_r+0x48>
 101118e:	4628      	mov	r0, r5
 1011190:	f001 fa16 	bl	10125c0 <_free_r>
 1011194:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 1011198:	2300      	movs	r3, #0
 101119a:	6323      	str	r3, [r4, #48]	; 0x30
 101119c:	6920      	ldr	r0, [r4, #16]
 101119e:	f022 0224 	bic.w	r2, r2, #36	; 0x24
 10111a2:	2300      	movs	r3, #0
 10111a4:	e9c4 0300 	strd	r0, r3, [r4]
 10111a8:	f042 0308 	orr.w	r3, r2, #8
 10111ac:	81a3      	strh	r3, [r4, #12]
 10111ae:	b29b      	uxth	r3, r3
 10111b0:	b1e8      	cbz	r0, 10111ee <__swsetup_r+0x9e>
 10111b2:	f013 0201 	ands.w	r2, r3, #1
 10111b6:	d007      	beq.n	10111c8 <__swsetup_r+0x78>
 10111b8:	6963      	ldr	r3, [r4, #20]
 10111ba:	2200      	movs	r2, #0
 10111bc:	60a2      	str	r2, [r4, #8]
 10111be:	425b      	negs	r3, r3
 10111c0:	61a3      	str	r3, [r4, #24]
 10111c2:	b138      	cbz	r0, 10111d4 <__swsetup_r+0x84>
 10111c4:	2000      	movs	r0, #0
 10111c6:	bd38      	pop	{r3, r4, r5, pc}
 10111c8:	0799      	lsls	r1, r3, #30
 10111ca:	bf58      	it	pl
 10111cc:	6962      	ldrpl	r2, [r4, #20]
 10111ce:	60a2      	str	r2, [r4, #8]
 10111d0:	2800      	cmp	r0, #0
 10111d2:	d1f7      	bne.n	10111c4 <__swsetup_r+0x74>
 10111d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 10111d8:	061a      	lsls	r2, r3, #24
 10111da:	bf42      	ittt	mi
 10111dc:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 10111e0:	81a3      	strhmi	r3, [r4, #12]
 10111e2:	f04f 30ff 	movmi.w	r0, #4294967295
 10111e6:	bd38      	pop	{r3, r4, r5, pc}
 10111e8:	f001 f970 	bl	10124cc <__sinit>
 10111ec:	e7bc      	b.n	1011168 <__swsetup_r+0x18>
 10111ee:	f403 7220 	and.w	r2, r3, #640	; 0x280
 10111f2:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 10111f6:	d0dc      	beq.n	10111b2 <__swsetup_r+0x62>
 10111f8:	4628      	mov	r0, r5
 10111fa:	4621      	mov	r1, r4
 10111fc:	f001 fd56 	bl	1012cac <__smakebuf_r>
 1011200:	89a3      	ldrh	r3, [r4, #12]
 1011202:	6920      	ldr	r0, [r4, #16]
 1011204:	e7d5      	b.n	10111b2 <__swsetup_r+0x62>
 1011206:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 101120a:	2309      	movs	r3, #9
 101120c:	f04f 30ff 	mov.w	r0, #4294967295
 1011210:	602b      	str	r3, [r5, #0]
 1011212:	81a2      	strh	r2, [r4, #12]
 1011214:	bd38      	pop	{r3, r4, r5, pc}
 1011216:	bf00      	nop

01011218 <__call_exitprocs>:
 1011218:	f246 3338 	movw	r3, #25400	; 0x6338
 101121c:	f2c0 1305 	movt	r3, #261	; 0x105
 1011220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1011224:	b085      	sub	sp, #20
 1011226:	681b      	ldr	r3, [r3, #0]
 1011228:	460f      	mov	r7, r1
 101122a:	468a      	mov	sl, r1
 101122c:	f64b 2201 	movw	r2, #47617	; 0xba01
 1011230:	f2c0 1200 	movt	r2, #256	; 0x100
 1011234:	9203      	str	r2, [sp, #12]
 1011236:	e9cd 0300 	strd	r0, r3, [sp]
 101123a:	f503 73a4 	add.w	r3, r3, #328	; 0x148
 101123e:	9302      	str	r3, [sp, #8]
 1011240:	9b01      	ldr	r3, [sp, #4]
 1011242:	f8dd b008 	ldr.w	fp, [sp, #8]
 1011246:	f8d3 6148 	ldr.w	r6, [r3, #328]	; 0x148
 101124a:	b32e      	cbz	r6, 1011298 <__call_exitprocs+0x80>
 101124c:	f04f 0801 	mov.w	r8, #1
 1011250:	6874      	ldr	r4, [r6, #4]
 1011252:	1e65      	subs	r5, r4, #1
 1011254:	bf5e      	ittt	pl
 1011256:	3401      	addpl	r4, #1
 1011258:	2700      	movpl	r7, #0
 101125a:	eb06 0484 	addpl.w	r4, r6, r4, lsl #2
 101125e:	d40a      	bmi.n	1011276 <__call_exitprocs+0x5e>
 1011260:	f1ba 0f00 	cmp.w	sl, #0
 1011264:	d01b      	beq.n	101129e <__call_exitprocs+0x86>
 1011266:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 101126a:	4553      	cmp	r3, sl
 101126c:	d017      	beq.n	101129e <__call_exitprocs+0x86>
 101126e:	3d01      	subs	r5, #1
 1011270:	3c04      	subs	r4, #4
 1011272:	1c6b      	adds	r3, r5, #1
 1011274:	d1f4      	bne.n	1011260 <__call_exitprocs+0x48>
 1011276:	9b03      	ldr	r3, [sp, #12]
 1011278:	b173      	cbz	r3, 1011298 <__call_exitprocs+0x80>
 101127a:	e9d6 3200 	ldrd	r3, r2, [r6]
 101127e:	2a00      	cmp	r2, #0
 1011280:	d133      	bne.n	10112ea <__call_exitprocs+0xd2>
 1011282:	2b00      	cmp	r3, #0
 1011284:	d031      	beq.n	10112ea <__call_exitprocs+0xd2>
 1011286:	4630      	mov	r0, r6
 1011288:	f8cb 3000 	str.w	r3, [fp]
 101128c:	f7fa fbb8 	bl	100ba00 <free>
 1011290:	f8db 6000 	ldr.w	r6, [fp]
 1011294:	2e00      	cmp	r6, #0
 1011296:	d1db      	bne.n	1011250 <__call_exitprocs+0x38>
 1011298:	b005      	add	sp, #20
 101129a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 101129e:	6873      	ldr	r3, [r6, #4]
 10112a0:	6822      	ldr	r2, [r4, #0]
 10112a2:	3b01      	subs	r3, #1
 10112a4:	42ab      	cmp	r3, r5
 10112a6:	bf0c      	ite	eq
 10112a8:	6075      	streq	r5, [r6, #4]
 10112aa:	6027      	strne	r7, [r4, #0]
 10112ac:	2a00      	cmp	r2, #0
 10112ae:	d0de      	beq.n	101126e <__call_exitprocs+0x56>
 10112b0:	f8d6 1188 	ldr.w	r1, [r6, #392]	; 0x188
 10112b4:	fa08 f305 	lsl.w	r3, r8, r5
 10112b8:	f8d6 9004 	ldr.w	r9, [r6, #4]
 10112bc:	420b      	tst	r3, r1
 10112be:	d108      	bne.n	10112d2 <__call_exitprocs+0xba>
 10112c0:	4790      	blx	r2
 10112c2:	6873      	ldr	r3, [r6, #4]
 10112c4:	454b      	cmp	r3, r9
 10112c6:	d1bb      	bne.n	1011240 <__call_exitprocs+0x28>
 10112c8:	f8db 3000 	ldr.w	r3, [fp]
 10112cc:	42b3      	cmp	r3, r6
 10112ce:	d0ce      	beq.n	101126e <__call_exitprocs+0x56>
 10112d0:	e7b6      	b.n	1011240 <__call_exitprocs+0x28>
 10112d2:	f8d6 018c 	ldr.w	r0, [r6, #396]	; 0x18c
 10112d6:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 10112da:	4203      	tst	r3, r0
 10112dc:	d102      	bne.n	10112e4 <__call_exitprocs+0xcc>
 10112de:	9800      	ldr	r0, [sp, #0]
 10112e0:	4790      	blx	r2
 10112e2:	e7ee      	b.n	10112c2 <__call_exitprocs+0xaa>
 10112e4:	4608      	mov	r0, r1
 10112e6:	4790      	blx	r2
 10112e8:	e7eb      	b.n	10112c2 <__call_exitprocs+0xaa>
 10112ea:	46b3      	mov	fp, r6
 10112ec:	461e      	mov	r6, r3
 10112ee:	2e00      	cmp	r6, #0
 10112f0:	d1ae      	bne.n	1011250 <__call_exitprocs+0x38>
 10112f2:	e7d1      	b.n	1011298 <__call_exitprocs+0x80>

010112f4 <__set_ctype>:
 10112f4:	f246 5394 	movw	r3, #26004	; 0x6594
 10112f8:	f2c0 1305 	movt	r3, #261	; 0x105
 10112fc:	f8c0 30ec 	str.w	r3, [r0, #236]	; 0xec
 1011300:	4770      	bx	lr
 1011302:	bf00      	nop
 1011304:	0000      	movs	r0, r0
	...

01011308 <quorem>:
 1011308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 101130c:	b085      	sub	sp, #20
 101130e:	6903      	ldr	r3, [r0, #16]
 1011310:	690d      	ldr	r5, [r1, #16]
 1011312:	42ab      	cmp	r3, r5
 1011314:	bfb8      	it	lt
 1011316:	2000      	movlt	r0, #0
 1011318:	f2c0 8097 	blt.w	101144a <quorem+0x142>
 101131c:	3d01      	subs	r5, #1
 101131e:	f101 0414 	add.w	r4, r1, #20
 1011322:	f100 0914 	add.w	r9, r0, #20
 1011326:	9101      	str	r1, [sp, #4]
 1011328:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
 101132c:	ea4f 0a85 	mov.w	sl, r5, lsl #2
 1011330:	f859 3025 	ldr.w	r3, [r9, r5, lsl #2]
 1011334:	4680      	mov	r8, r0
 1011336:	f102 0b01 	add.w	fp, r2, #1
 101133a:	eb09 020a 	add.w	r2, r9, sl
 101133e:	9203      	str	r2, [sp, #12]
 1011340:	eb04 070a 	add.w	r7, r4, sl
 1011344:	4618      	mov	r0, r3
 1011346:	4659      	mov	r1, fp
 1011348:	9302      	str	r3, [sp, #8]
 101134a:	f7f8 fef9 	bl	100a140 <__udivsi3>
 101134e:	9b02      	ldr	r3, [sp, #8]
 1011350:	455b      	cmp	r3, fp
 1011352:	4606      	mov	r6, r0
 1011354:	d33f      	bcc.n	10113d6 <quorem+0xce>
 1011356:	2000      	movs	r0, #0
 1011358:	46a6      	mov	lr, r4
 101135a:	4602      	mov	r2, r0
 101135c:	46cc      	mov	ip, r9
 101135e:	f85e bb04 	ldr.w	fp, [lr], #4
 1011362:	f8dc 1000 	ldr.w	r1, [ip]
 1011366:	4577      	cmp	r7, lr
 1011368:	fa1f f38b 	uxth.w	r3, fp
 101136c:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 1011370:	fb06 0303 	mla	r3, r6, r3, r0
 1011374:	ea4f 4013 	mov.w	r0, r3, lsr #16
 1011378:	b29b      	uxth	r3, r3
 101137a:	eba2 0303 	sub.w	r3, r2, r3
 101137e:	fb06 000b 	mla	r0, r6, fp, r0
 1011382:	fa13 f381 	uxtah	r3, r3, r1
 1011386:	fa1f fb83 	uxth.w	fp, r3
 101138a:	b282      	uxth	r2, r0
 101138c:	ea4f 4010 	mov.w	r0, r0, lsr #16
 1011390:	ebc2 4211 	rsb	r2, r2, r1, lsr #16
 1011394:	eb02 4323 	add.w	r3, r2, r3, asr #16
 1011398:	ea4b 4103 	orr.w	r1, fp, r3, lsl #16
 101139c:	ea4f 4223 	mov.w	r2, r3, asr #16
 10113a0:	f84c 1b04 	str.w	r1, [ip], #4
 10113a4:	d2db      	bcs.n	101135e <quorem+0x56>
 10113a6:	f859 300a 	ldr.w	r3, [r9, sl]
 10113aa:	b9a3      	cbnz	r3, 10113d6 <quorem+0xce>
 10113ac:	9a03      	ldr	r2, [sp, #12]
 10113ae:	1f13      	subs	r3, r2, #4
 10113b0:	4599      	cmp	r9, r3
 10113b2:	d20e      	bcs.n	10113d2 <quorem+0xca>
 10113b4:	f852 3c04 	ldr.w	r3, [r2, #-4]
 10113b8:	b95b      	cbnz	r3, 10113d2 <quorem+0xca>
 10113ba:	f1a2 0308 	sub.w	r3, r2, #8
 10113be:	e001      	b.n	10113c4 <quorem+0xbc>
 10113c0:	6812      	ldr	r2, [r2, #0]
 10113c2:	b932      	cbnz	r2, 10113d2 <quorem+0xca>
 10113c4:	4599      	cmp	r9, r3
 10113c6:	461a      	mov	r2, r3
 10113c8:	f105 35ff 	add.w	r5, r5, #4294967295
 10113cc:	f1a3 0304 	sub.w	r3, r3, #4
 10113d0:	d3f6      	bcc.n	10113c0 <quorem+0xb8>
 10113d2:	f8c8 5010 	str.w	r5, [r8, #16]
 10113d6:	9901      	ldr	r1, [sp, #4]
 10113d8:	4640      	mov	r0, r8
 10113da:	f001 ffdd 	bl	1013398 <__mcmp>
 10113de:	2800      	cmp	r0, #0
 10113e0:	db32      	blt.n	1011448 <quorem+0x140>
 10113e2:	3601      	adds	r6, #1
 10113e4:	4648      	mov	r0, r9
 10113e6:	f04f 0c00 	mov.w	ip, #0
 10113ea:	f854 2b04 	ldr.w	r2, [r4], #4
 10113ee:	6803      	ldr	r3, [r0, #0]
 10113f0:	42a7      	cmp	r7, r4
 10113f2:	b291      	uxth	r1, r2
 10113f4:	ea4f 4212 	mov.w	r2, r2, lsr #16
 10113f8:	ebac 0101 	sub.w	r1, ip, r1
 10113fc:	ebc2 4c13 	rsb	ip, r2, r3, lsr #16
 1011400:	fa11 f383 	uxtah	r3, r1, r3
 1011404:	eb0c 4c23 	add.w	ip, ip, r3, asr #16
 1011408:	b29b      	uxth	r3, r3
 101140a:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 101140e:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 1011412:	f840 3b04 	str.w	r3, [r0], #4
 1011416:	d2e8      	bcs.n	10113ea <quorem+0xe2>
 1011418:	f859 2025 	ldr.w	r2, [r9, r5, lsl #2]
 101141c:	eb09 0385 	add.w	r3, r9, r5, lsl #2
 1011420:	b992      	cbnz	r2, 1011448 <quorem+0x140>
 1011422:	1f1a      	subs	r2, r3, #4
 1011424:	4591      	cmp	r9, r2
 1011426:	d20d      	bcs.n	1011444 <quorem+0x13c>
 1011428:	f853 2c04 	ldr.w	r2, [r3, #-4]
 101142c:	b952      	cbnz	r2, 1011444 <quorem+0x13c>
 101142e:	3b08      	subs	r3, #8
 1011430:	e001      	b.n	1011436 <quorem+0x12e>
 1011432:	6812      	ldr	r2, [r2, #0]
 1011434:	b932      	cbnz	r2, 1011444 <quorem+0x13c>
 1011436:	4599      	cmp	r9, r3
 1011438:	461a      	mov	r2, r3
 101143a:	f105 35ff 	add.w	r5, r5, #4294967295
 101143e:	f1a3 0304 	sub.w	r3, r3, #4
 1011442:	d3f6      	bcc.n	1011432 <quorem+0x12a>
 1011444:	f8c8 5010 	str.w	r5, [r8, #16]
 1011448:	4630      	mov	r0, r6
 101144a:	b005      	add	sp, #20
 101144c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

01011450 <_dtoa_r>:
 1011450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1011454:	b093      	sub	sp, #76	; 0x4c
 1011456:	ec57 6b10 	vmov	r6, r7, d0
 101145a:	4604      	mov	r4, r0
 101145c:	6c05      	ldr	r5, [r0, #64]	; 0x40
 101145e:	468a      	mov	sl, r1
 1011460:	e9cd 3207 	strd	r3, r2, [sp, #28]
 1011464:	e9cd 6700 	strd	r6, r7, [sp]
 1011468:	b14d      	cbz	r5, 101147e <_dtoa_r+0x2e>
 101146a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 101146c:	2301      	movs	r3, #1
 101146e:	4629      	mov	r1, r5
 1011470:	4093      	lsls	r3, r2
 1011472:	e9c5 2301 	strd	r2, r3, [r5, #4]
 1011476:	f001 fd49 	bl	1012f0c <_Bfree>
 101147a:	2300      	movs	r3, #0
 101147c:	6423      	str	r3, [r4, #64]	; 0x40
 101147e:	1e3e      	subs	r6, r7, #0
 1011480:	bfbf      	itttt	lt
 1011482:	f026 4600 	biclt.w	r6, r6, #2147483648	; 0x80000000
 1011486:	9601      	strlt	r6, [sp, #4]
 1011488:	9a1c      	ldrlt	r2, [sp, #112]	; 0x70
 101148a:	2301      	movlt	r3, #1
 101148c:	bfa5      	ittet	ge
 101148e:	9a1c      	ldrge	r2, [sp, #112]	; 0x70
 1011490:	2300      	movge	r3, #0
 1011492:	6013      	strlt	r3, [r2, #0]
 1011494:	6013      	strge	r3, [r2, #0]
 1011496:	2300      	movs	r3, #0
 1011498:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 101149c:	43b3      	bics	r3, r6
 101149e:	f000 80b1 	beq.w	1011604 <_dtoa_r+0x1b4>
 10114a2:	ed9d 7b00 	vldr	d7, [sp]
 10114a6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 10114aa:	ed8d 7b02 	vstr	d7, [sp, #8]
 10114ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 10114b2:	d10e      	bne.n	10114d2 <_dtoa_r+0x82>
 10114b4:	9a07      	ldr	r2, [sp, #28]
 10114b6:	2301      	movs	r3, #1
 10114b8:	6013      	str	r3, [r2, #0]
 10114ba:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 10114bc:	2b00      	cmp	r3, #0
 10114be:	f000 8358 	beq.w	1011b72 <_dtoa_r+0x722>
 10114c2:	4bc3      	ldr	r3, [pc, #780]	; (10117d0 <_dtoa_r+0x380>)
 10114c4:	1e5e      	subs	r6, r3, #1
 10114c6:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 10114c8:	6013      	str	r3, [r2, #0]
 10114ca:	4630      	mov	r0, r6
 10114cc:	b013      	add	sp, #76	; 0x4c
 10114ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10114d2:	aa10      	add	r2, sp, #64	; 0x40
 10114d4:	a911      	add	r1, sp, #68	; 0x44
 10114d6:	ed9d 0b02 	vldr	d0, [sp, #8]
 10114da:	4620      	mov	r0, r4
 10114dc:	f002 f87e 	bl	10135dc <__d2b>
 10114e0:	ea5f 5b16 	movs.w	fp, r6, lsr #20
 10114e4:	4680      	mov	r8, r0
 10114e6:	f040 80a1 	bne.w	101162c <_dtoa_r+0x1dc>
 10114ea:	e9dd 1310 	ldrd	r1, r3, [sp, #64]	; 0x40
 10114ee:	eb01 0b03 	add.w	fp, r1, r3
 10114f2:	f20b 4332 	addw	r3, fp, #1074	; 0x432
 10114f6:	2b20      	cmp	r3, #32
 10114f8:	f340 8343 	ble.w	1011b82 <_dtoa_r+0x732>
 10114fc:	f20b 4212 	addw	r2, fp, #1042	; 0x412
 1011500:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 1011504:	409e      	lsls	r6, r3
 1011506:	4613      	mov	r3, r2
 1011508:	9a00      	ldr	r2, [sp, #0]
 101150a:	fa22 f303 	lsr.w	r3, r2, r3
 101150e:	4333      	orrs	r3, r6
 1011510:	ee07 3a90 	vmov	s15, r3
 1011514:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 1011518:	2301      	movs	r3, #1
 101151a:	f10b 3bff 	add.w	fp, fp, #4294967295
 101151e:	930c      	str	r3, [sp, #48]	; 0x30
 1011520:	ed8d 7b04 	vstr	d7, [sp, #16]
 1011524:	9805      	ldr	r0, [sp, #20]
 1011526:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 101152a:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 101152e:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 1011532:	ec43 2b13 	vmov	d3, r2, r3
 1011536:	ed9f 4ba0 	vldr	d4, [pc, #640]	; 10117b8 <_dtoa_r+0x368>
 101153a:	ed9f 7ba1 	vldr	d7, [pc, #644]	; 10117c0 <_dtoa_r+0x370>
 101153e:	ed9f 5ba2 	vldr	d5, [pc, #648]	; 10117c8 <_dtoa_r+0x378>
 1011542:	ee33 6b46 	vsub.f64	d6, d3, d6
 1011546:	ee06 7b04 	vmla.f64	d7, d6, d4
 101154a:	ee06 ba90 	vmov	s13, fp
 101154e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 1011552:	ee06 7b05 	vmla.f64	d7, d6, d5
 1011556:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 101155a:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 101155e:	ee16 5a90 	vmov	r5, s13
 1011562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1011566:	d508      	bpl.n	101157a <_dtoa_r+0x12a>
 1011568:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 101156c:	eeb4 6b47 	vcmp.f64	d6, d7
 1011570:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1011574:	bf18      	it	ne
 1011576:	f105 35ff 	addne.w	r5, r5, #4294967295
 101157a:	2d16      	cmp	r5, #22
 101157c:	eba1 0b0b 	sub.w	fp, r1, fp
 1011580:	f10b 36ff 	add.w	r6, fp, #4294967295
 1011584:	f200 82e7 	bhi.w	1011b56 <_dtoa_r+0x706>
 1011588:	f246 63a8 	movw	r3, #26280	; 0x66a8
 101158c:	f2c0 1305 	movt	r3, #261	; 0x105
 1011590:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 1011594:	ed9d 6b02 	vldr	d6, [sp, #8]
 1011598:	ed93 7b00 	vldr	d7, [r3]
 101159c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 10115a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 10115a4:	d55b      	bpl.n	101165e <_dtoa_r+0x20e>
 10115a6:	2e00      	cmp	r6, #0
 10115a8:	f04f 0300 	mov.w	r3, #0
 10115ac:	f105 35ff 	add.w	r5, r5, #4294967295
 10115b0:	930d      	str	r3, [sp, #52]	; 0x34
 10115b2:	bfa4      	itt	ge
 10115b4:	2300      	movge	r3, #0
 10115b6:	9309      	strge	r3, [sp, #36]	; 0x24
 10115b8:	f2c0 82d6 	blt.w	1011b68 <_dtoa_r+0x718>
 10115bc:	2d00      	cmp	r5, #0
 10115be:	da56      	bge.n	101166e <_dtoa_r+0x21e>
 10115c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 10115c2:	f1ba 0f09 	cmp.w	sl, #9
 10115c6:	9504      	str	r5, [sp, #16]
 10115c8:	eba3 0305 	sub.w	r3, r3, r5
 10115cc:	9309      	str	r3, [sp, #36]	; 0x24
 10115ce:	f1c5 0300 	rsb	r3, r5, #0
 10115d2:	f04f 0500 	mov.w	r5, #0
 10115d6:	930b      	str	r3, [sp, #44]	; 0x2c
 10115d8:	d851      	bhi.n	101167e <_dtoa_r+0x22e>
 10115da:	f1ba 0f05 	cmp.w	sl, #5
 10115de:	bfc4      	itt	gt
 10115e0:	f1aa 0a04 	subgt.w	sl, sl, #4
 10115e4:	f04f 0900 	movgt.w	r9, #0
 10115e8:	dc01      	bgt.n	10115ee <_dtoa_r+0x19e>
 10115ea:	f04f 0901 	mov.w	r9, #1
 10115ee:	f1aa 0302 	sub.w	r3, sl, #2
 10115f2:	2b03      	cmp	r3, #3
 10115f4:	f200 8477 	bhi.w	1011ee6 <_dtoa_r+0xa96>
 10115f8:	e8df f013 	tbh	[pc, r3, lsl #1]
 10115fc:	0367036a 	.word	0x0367036a
 1011600:	035b033d 	.word	0x035b033d
 1011604:	9a07      	ldr	r2, [sp, #28]
 1011606:	f242 730f 	movw	r3, #9999	; 0x270f
 101160a:	f3c6 0613 	ubfx	r6, r6, #0, #20
 101160e:	6013      	str	r3, [r2, #0]
 1011610:	9b00      	ldr	r3, [sp, #0]
 1011612:	4333      	orrs	r3, r6
 1011614:	d119      	bne.n	101164a <_dtoa_r+0x1fa>
 1011616:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 1011618:	f249 3624 	movw	r6, #37668	; 0x9324
 101161c:	f2c0 1605 	movt	r6, #261	; 0x105
 1011620:	2b00      	cmp	r3, #0
 1011622:	f43f af52 	beq.w	10114ca <_dtoa_r+0x7a>
 1011626:	f106 0308 	add.w	r3, r6, #8
 101162a:	e74c      	b.n	10114c6 <_dtoa_r+0x76>
 101162c:	9903      	ldr	r1, [sp, #12]
 101162e:	2000      	movs	r0, #0
 1011630:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 1011634:	f2ab 3bff 	subw	fp, fp, #1023	; 0x3ff
 1011638:	f3c1 0113 	ubfx	r1, r1, #0, #20
 101163c:	900c      	str	r0, [sp, #48]	; 0x30
 101163e:	f041 537f 	orr.w	r3, r1, #1069547520	; 0x3fc00000
 1011642:	9910      	ldr	r1, [sp, #64]	; 0x40
 1011644:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 1011648:	e771      	b.n	101152e <_dtoa_r+0xde>
 101164a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 101164c:	f249 3620 	movw	r6, #37664	; 0x9320
 1011650:	f2c0 1605 	movt	r6, #261	; 0x105
 1011654:	2b00      	cmp	r3, #0
 1011656:	f43f af38 	beq.w	10114ca <_dtoa_r+0x7a>
 101165a:	1cf3      	adds	r3, r6, #3
 101165c:	e733      	b.n	10114c6 <_dtoa_r+0x76>
 101165e:	2e00      	cmp	r6, #0
 1011660:	f04f 0300 	mov.w	r3, #0
 1011664:	930d      	str	r3, [sp, #52]	; 0x34
 1011666:	bfa8      	it	ge
 1011668:	9309      	strge	r3, [sp, #36]	; 0x24
 101166a:	f2c0 827d 	blt.w	1011b68 <_dtoa_r+0x718>
 101166e:	f1ba 0f09 	cmp.w	sl, #9
 1011672:	f04f 0300 	mov.w	r3, #0
 1011676:	442e      	add	r6, r5
 1011678:	9504      	str	r5, [sp, #16]
 101167a:	930b      	str	r3, [sp, #44]	; 0x2c
 101167c:	d9ad      	bls.n	10115da <_dtoa_r+0x18a>
 101167e:	f04f 0a00 	mov.w	sl, #0
 1011682:	f04f 37ff 	mov.w	r7, #4294967295
 1011686:	46d1      	mov	r9, sl
 1011688:	2301      	movs	r3, #1
 101168a:	f8cd a020 	str.w	sl, [sp, #32]
 101168e:	930a      	str	r3, [sp, #40]	; 0x28
 1011690:	2100      	movs	r1, #0
 1011692:	970e      	str	r7, [sp, #56]	; 0x38
 1011694:	6461      	str	r1, [r4, #68]	; 0x44
 1011696:	4620      	mov	r0, r4
 1011698:	f001 fc12 	bl	1012ec0 <_Balloc>
 101169c:	4683      	mov	fp, r0
 101169e:	6420      	str	r0, [r4, #64]	; 0x40
 10116a0:	f1b9 0f00 	cmp.w	r9, #0
 10116a4:	f000 80e2 	beq.w	101186c <_dtoa_r+0x41c>
 10116a8:	9a04      	ldr	r2, [sp, #16]
 10116aa:	2a00      	cmp	r2, #0
 10116ac:	f340 827a 	ble.w	1011ba4 <_dtoa_r+0x754>
 10116b0:	f002 010f 	and.w	r1, r2, #15
 10116b4:	f246 63a8 	movw	r3, #26280	; 0x66a8
 10116b8:	f2c0 1305 	movt	r3, #261	; 0x105
 10116bc:	1112      	asrs	r2, r2, #4
 10116be:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 10116c2:	ed93 6b00 	vldr	d6, [r3]
 10116c6:	06d3      	lsls	r3, r2, #27
 10116c8:	f140 82d1 	bpl.w	1011c6e <_dtoa_r+0x81e>
 10116cc:	f246 7398 	movw	r3, #26520	; 0x6798
 10116d0:	f2c0 1305 	movt	r3, #261	; 0x105
 10116d4:	ed9d 5b02 	vldr	d5, [sp, #8]
 10116d8:	f002 020f 	and.w	r2, r2, #15
 10116dc:	2103      	movs	r1, #3
 10116de:	ed93 7b08 	vldr	d7, [r3, #32]
 10116e2:	ee85 5b07 	vdiv.f64	d5, d5, d7
 10116e6:	f246 7398 	movw	r3, #26520	; 0x6798
 10116ea:	f2c0 1305 	movt	r3, #261	; 0x105
 10116ee:	b152      	cbz	r2, 1011706 <_dtoa_r+0x2b6>
 10116f0:	07d0      	lsls	r0, r2, #31
 10116f2:	d504      	bpl.n	10116fe <_dtoa_r+0x2ae>
 10116f4:	ed93 7b00 	vldr	d7, [r3]
 10116f8:	3101      	adds	r1, #1
 10116fa:	ee26 6b07 	vmul.f64	d6, d6, d7
 10116fe:	1052      	asrs	r2, r2, #1
 1011700:	f103 0308 	add.w	r3, r3, #8
 1011704:	d1f4      	bne.n	10116f0 <_dtoa_r+0x2a0>
 1011706:	ee85 7b06 	vdiv.f64	d7, d5, d6
 101170a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 101170c:	b13b      	cbz	r3, 101171e <_dtoa_r+0x2ce>
 101170e:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 1011712:	eeb4 7bc6 	vcmpe.f64	d7, d6
 1011716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 101171a:	f100 83b3 	bmi.w	1011e84 <_dtoa_r+0xa34>
 101171e:	eeb1 6b0c 	vmov.f64	d6, #28	; 0x40e00000  7.0
 1011722:	ee05 1a90 	vmov	s11, r1
 1011726:	eeb8 5be5 	vcvt.f64.s32	d5, s11
 101172a:	ee05 6b07 	vmla.f64	d6, d5, d7
 101172e:	ed8d 6b00 	vstr	d6, [sp]
 1011732:	9b01      	ldr	r3, [sp, #4]
 1011734:	e9dd 0100 	ldrd	r0, r1, [sp]
 1011738:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 101173c:	2f00      	cmp	r7, #0
 101173e:	d07d      	beq.n	101183c <_dtoa_r+0x3ec>
 1011740:	f8dd e010 	ldr.w	lr, [sp, #16]
 1011744:	463a      	mov	r2, r7
 1011746:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 101174a:	f246 6ca8 	movw	ip, #26280	; 0x66a8
 101174e:	ec41 0b15 	vmov	d5, r0, r1
 1011752:	f2c0 1c05 	movt	ip, #261	; 0x105
 1011756:	980a      	ldr	r0, [sp, #40]	; 0x28
 1011758:	eb0c 0cc2 	add.w	ip, ip, r2, lsl #3
 101175c:	f10b 0301 	add.w	r3, fp, #1
 1011760:	ed1c 3b02 	vldr	d3, [ip, #-8]
 1011764:	ee16 1a90 	vmov	r1, s13
 1011768:	eeb8 4be6 	vcvt.f64.s32	d4, s13
 101176c:	ee37 7b44 	vsub.f64	d7, d7, d4
 1011770:	3130      	adds	r1, #48	; 0x30
 1011772:	b2c9      	uxtb	r1, r1
 1011774:	2800      	cmp	r0, #0
 1011776:	f000 82ae 	beq.w	1011cd6 <_dtoa_r+0x886>
 101177a:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 101177e:	f88b 1000 	strb.w	r1, [fp]
 1011782:	ee84 6b03 	vdiv.f64	d6, d4, d3
 1011786:	ee36 6b45 	vsub.f64	d6, d6, d5
 101178a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 101178e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1011792:	dc3e      	bgt.n	1011812 <_dtoa_r+0x3c2>
 1011794:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 1011798:	ee32 5b47 	vsub.f64	d5, d2, d7
 101179c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 10117a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 10117a4:	f300 8473 	bgt.w	101208e <_dtoa_r+0xc3e>
 10117a8:	2a01      	cmp	r2, #1
 10117aa:	d05b      	beq.n	1011864 <_dtoa_r+0x414>
 10117ac:	445a      	add	r2, fp
 10117ae:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 10117b2:	e019      	b.n	10117e8 <_dtoa_r+0x398>
 10117b4:	f3af 8000 	nop.w
 10117b8:	636f4361 	.word	0x636f4361
 10117bc:	3fd287a7 	.word	0x3fd287a7
 10117c0:	8b60c8b3 	.word	0x8b60c8b3
 10117c4:	3fc68a28 	.word	0x3fc68a28
 10117c8:	509f79fb 	.word	0x509f79fb
 10117cc:	3fd34413 	.word	0x3fd34413
 10117d0:	0105931d 	.word	0x0105931d
 10117d4:	ee32 5b47 	vsub.f64	d5, d2, d7
 10117d8:	eeb4 5bc6 	vcmpe.f64	d5, d6
 10117dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 10117e0:	f100 8455 	bmi.w	101208e <_dtoa_r+0xc3e>
 10117e4:	4293      	cmp	r3, r2
 10117e6:	d03d      	beq.n	1011864 <_dtoa_r+0x414>
 10117e8:	ee27 5b04 	vmul.f64	d5, d7, d4
 10117ec:	ee26 6b04 	vmul.f64	d6, d6, d4
 10117f0:	eefd 7bc5 	vcvt.s32.f64	s15, d5
 10117f4:	ee17 1a90 	vmov	r1, s15
 10117f8:	eeb8 3be7 	vcvt.f64.s32	d3, s15
 10117fc:	ee35 7b43 	vsub.f64	d7, d5, d3
 1011800:	eeb4 7bc6 	vcmpe.f64	d7, d6
 1011804:	3130      	adds	r1, #48	; 0x30
 1011806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 101180a:	b2c9      	uxtb	r1, r1
 101180c:	f803 1b01 	strb.w	r1, [r3], #1
 1011810:	d5e0      	bpl.n	10117d4 <_dtoa_r+0x384>
 1011812:	465e      	mov	r6, fp
 1011814:	f10e 0201 	add.w	r2, lr, #1
 1011818:	469b      	mov	fp, r3
 101181a:	9204      	str	r2, [sp, #16]
 101181c:	e0e3      	b.n	10119e6 <_dtoa_r+0x596>
 101181e:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 1011822:	ee06 1a90 	vmov	s13, r1
 1011826:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 101182a:	ee06 5b07 	vmla.f64	d5, d6, d7
 101182e:	ed8d 5b00 	vstr	d5, [sp]
 1011832:	9b01      	ldr	r3, [sp, #4]
 1011834:	e9dd 0100 	ldrd	r0, r1, [sp]
 1011838:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 101183c:	eeb1 6b04 	vmov.f64	d6, #20	; 0x40a00000  5.0
 1011840:	ec41 0b15 	vmov	d5, r0, r1
 1011844:	ee37 7b46 	vsub.f64	d7, d7, d6
 1011848:	eeb4 7bc5 	vcmpe.f64	d7, d5
 101184c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1011850:	f300 8345 	bgt.w	1011ede <_dtoa_r+0xa8e>
 1011854:	eeb1 5b45 	vneg.f64	d5, d5
 1011858:	eeb4 7bc5 	vcmpe.f64	d7, d5
 101185c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1011860:	f100 8171 	bmi.w	1011b46 <_dtoa_r+0x6f6>
 1011864:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 1011868:	e9cd 2300 	strd	r2, r3, [sp]
 101186c:	9a04      	ldr	r2, [sp, #16]
 101186e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 1011870:	4611      	mov	r1, r2
 1011872:	290e      	cmp	r1, #14
 1011874:	ea6f 0203 	mvn.w	r2, r3
 1011878:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 101187c:	bfc8      	it	gt
 101187e:	2200      	movgt	r2, #0
 1011880:	2a00      	cmp	r2, #0
 1011882:	f040 814a 	bne.w	1011b1a <_dtoa_r+0x6ca>
 1011886:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 1011888:	2a00      	cmp	r2, #0
 101188a:	f000 8182 	beq.w	1011b92 <_dtoa_r+0x742>
 101188e:	f1ba 0f01 	cmp.w	sl, #1
 1011892:	f340 8316 	ble.w	1011ec2 <_dtoa_r+0xa72>
 1011896:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1011898:	1e7a      	subs	r2, r7, #1
 101189a:	4293      	cmp	r3, r2
 101189c:	bfaf      	iteee	ge
 101189e:	1a9b      	subge	r3, r3, r2
 10118a0:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 10118a2:	920b      	strlt	r2, [sp, #44]	; 0x2c
 10118a4:	1ad3      	sublt	r3, r2, r3
 10118a6:	bfbc      	itt	lt
 10118a8:	18ed      	addlt	r5, r5, r3
 10118aa:	2300      	movlt	r3, #0
 10118ac:	2f00      	cmp	r7, #0
 10118ae:	9302      	str	r3, [sp, #8]
 10118b0:	bfa5      	ittet	ge
 10118b2:	19f6      	addge	r6, r6, r7
 10118b4:	9b09      	ldrge	r3, [sp, #36]	; 0x24
 10118b6:	9b09      	ldrlt	r3, [sp, #36]	; 0x24
 10118b8:	930c      	strge	r3, [sp, #48]	; 0x30
 10118ba:	bfb5      	itete	lt
 10118bc:	1bdb      	sublt	r3, r3, r7
 10118be:	19db      	addge	r3, r3, r7
 10118c0:	930c      	strlt	r3, [sp, #48]	; 0x30
 10118c2:	9309      	strge	r3, [sp, #36]	; 0x24
 10118c4:	2101      	movs	r1, #1
 10118c6:	4620      	mov	r0, r4
 10118c8:	f001 fc0c 	bl	10130e4 <__i2b>
 10118cc:	4681      	mov	r9, r0
 10118ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 10118d0:	2a00      	cmp	r2, #0
 10118d2:	bfc8      	it	gt
 10118d4:	2e00      	cmpgt	r6, #0
 10118d6:	dd09      	ble.n	10118ec <_dtoa_r+0x49c>
 10118d8:	42b2      	cmp	r2, r6
 10118da:	4613      	mov	r3, r2
 10118dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 10118de:	bfa8      	it	ge
 10118e0:	4633      	movge	r3, r6
 10118e2:	1af6      	subs	r6, r6, r3
 10118e4:	1ac9      	subs	r1, r1, r3
 10118e6:	1ad2      	subs	r2, r2, r3
 10118e8:	9109      	str	r1, [sp, #36]	; 0x24
 10118ea:	920c      	str	r2, [sp, #48]	; 0x30
 10118ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 10118ee:	b163      	cbz	r3, 101190a <_dtoa_r+0x4ba>
 10118f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 10118f2:	2b00      	cmp	r3, #0
 10118f4:	f000 810a 	beq.w	1011b0c <_dtoa_r+0x6bc>
 10118f8:	9b02      	ldr	r3, [sp, #8]
 10118fa:	2b00      	cmp	r3, #0
 10118fc:	f300 8294 	bgt.w	1011e28 <_dtoa_r+0x9d8>
 1011900:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1011902:	9a02      	ldr	r2, [sp, #8]
 1011904:	1a9a      	subs	r2, r3, r2
 1011906:	f040 8102 	bne.w	1011b0e <_dtoa_r+0x6be>
 101190a:	2101      	movs	r1, #1
 101190c:	4620      	mov	r0, r4
 101190e:	f001 fbe9 	bl	10130e4 <__i2b>
 1011912:	2d00      	cmp	r5, #0
 1011914:	9002      	str	r0, [sp, #8]
 1011916:	f300 8174 	bgt.w	1011c02 <_dtoa_r+0x7b2>
 101191a:	f1ba 0f01 	cmp.w	sl, #1
 101191e:	f340 82a5 	ble.w	1011e6c <_dtoa_r+0xa1c>
 1011922:	2300      	movs	r3, #0
 1011924:	930b      	str	r3, [sp, #44]	; 0x2c
 1011926:	2001      	movs	r0, #1
 1011928:	2d00      	cmp	r5, #0
 101192a:	f040 8176 	bne.w	1011c1a <_dtoa_r+0x7ca>
 101192e:	4430      	add	r0, r6
 1011930:	f010 001f 	ands.w	r0, r0, #31
 1011934:	f000 8134 	beq.w	1011ba0 <_dtoa_r+0x750>
 1011938:	f1c0 0320 	rsb	r3, r0, #32
 101193c:	2b04      	cmp	r3, #4
 101193e:	f340 83fe 	ble.w	101213e <_dtoa_r+0xcee>
 1011942:	f1c0 001c 	rsb	r0, r0, #28
 1011946:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1011948:	4406      	add	r6, r0
 101194a:	4403      	add	r3, r0
 101194c:	9309      	str	r3, [sp, #36]	; 0x24
 101194e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 1011950:	4403      	add	r3, r0
 1011952:	930c      	str	r3, [sp, #48]	; 0x30
 1011954:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1011956:	2b00      	cmp	r3, #0
 1011958:	dd05      	ble.n	1011966 <_dtoa_r+0x516>
 101195a:	4641      	mov	r1, r8
 101195c:	461a      	mov	r2, r3
 101195e:	4620      	mov	r0, r4
 1011960:	f001 fcbc 	bl	10132dc <__lshift>
 1011964:	4680      	mov	r8, r0
 1011966:	2e00      	cmp	r6, #0
 1011968:	dd05      	ble.n	1011976 <_dtoa_r+0x526>
 101196a:	4632      	mov	r2, r6
 101196c:	9902      	ldr	r1, [sp, #8]
 101196e:	4620      	mov	r0, r4
 1011970:	f001 fcb4 	bl	10132dc <__lshift>
 1011974:	9002      	str	r0, [sp, #8]
 1011976:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 1011978:	f1ba 0f02 	cmp.w	sl, #2
 101197c:	bfd4      	ite	le
 101197e:	2500      	movle	r5, #0
 1011980:	2501      	movgt	r5, #1
 1011982:	2b00      	cmp	r3, #0
 1011984:	f040 8153 	bne.w	1011c2e <_dtoa_r+0x7de>
 1011988:	2f00      	cmp	r7, #0
 101198a:	bfcc      	ite	gt
 101198c:	2500      	movgt	r5, #0
 101198e:	f005 0501 	andle.w	r5, r5, #1
 1011992:	2d00      	cmp	r5, #0
 1011994:	d03c      	beq.n	1011a10 <_dtoa_r+0x5c0>
 1011996:	2f00      	cmp	r7, #0
 1011998:	f040 80d8 	bne.w	1011b4c <_dtoa_r+0x6fc>
 101199c:	463b      	mov	r3, r7
 101199e:	9902      	ldr	r1, [sp, #8]
 10119a0:	2205      	movs	r2, #5
 10119a2:	4620      	mov	r0, r4
 10119a4:	f001 fabc 	bl	1012f20 <__multadd>
 10119a8:	4601      	mov	r1, r0
 10119aa:	9002      	str	r0, [sp, #8]
 10119ac:	4640      	mov	r0, r8
 10119ae:	f001 fcf3 	bl	1013398 <__mcmp>
 10119b2:	2800      	cmp	r0, #0
 10119b4:	f340 80ca 	ble.w	1011b4c <_dtoa_r+0x6fc>
 10119b8:	9a04      	ldr	r2, [sp, #16]
 10119ba:	465b      	mov	r3, fp
 10119bc:	465e      	mov	r6, fp
 10119be:	f102 0a01 	add.w	sl, r2, #1
 10119c2:	2231      	movs	r2, #49	; 0x31
 10119c4:	f803 2b01 	strb.w	r2, [r3], #1
 10119c8:	469b      	mov	fp, r3
 10119ca:	9902      	ldr	r1, [sp, #8]
 10119cc:	4620      	mov	r0, r4
 10119ce:	f10a 0301 	add.w	r3, sl, #1
 10119d2:	9304      	str	r3, [sp, #16]
 10119d4:	f001 fa9a 	bl	1012f0c <_Bfree>
 10119d8:	f1b9 0f00 	cmp.w	r9, #0
 10119dc:	d003      	beq.n	10119e6 <_dtoa_r+0x596>
 10119de:	4649      	mov	r1, r9
 10119e0:	4620      	mov	r0, r4
 10119e2:	f001 fa93 	bl	1012f0c <_Bfree>
 10119e6:	4641      	mov	r1, r8
 10119e8:	4620      	mov	r0, r4
 10119ea:	f001 fa8f 	bl	1012f0c <_Bfree>
 10119ee:	2300      	movs	r3, #0
 10119f0:	f88b 3000 	strb.w	r3, [fp]
 10119f4:	9b07      	ldr	r3, [sp, #28]
 10119f6:	461a      	mov	r2, r3
 10119f8:	9b04      	ldr	r3, [sp, #16]
 10119fa:	6013      	str	r3, [r2, #0]
 10119fc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 10119fe:	2b00      	cmp	r3, #0
 1011a00:	f43f ad63 	beq.w	10114ca <_dtoa_r+0x7a>
 1011a04:	4630      	mov	r0, r6
 1011a06:	f8c3 b000 	str.w	fp, [r3]
 1011a0a:	b013      	add	sp, #76	; 0x4c
 1011a0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1011a10:	9b04      	ldr	r3, [sp, #16]
 1011a12:	3301      	adds	r3, #1
 1011a14:	9304      	str	r3, [sp, #16]
 1011a16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 1011a18:	2b00      	cmp	r3, #0
 1011a1a:	f000 818e 	beq.w	1011d3a <_dtoa_r+0x8ea>
 1011a1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 1011a20:	2b00      	cmp	r3, #0
 1011a22:	dd05      	ble.n	1011a30 <_dtoa_r+0x5e0>
 1011a24:	4649      	mov	r1, r9
 1011a26:	461a      	mov	r2, r3
 1011a28:	4620      	mov	r0, r4
 1011a2a:	f001 fc57 	bl	10132dc <__lshift>
 1011a2e:	4681      	mov	r9, r0
 1011a30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1011a32:	2b00      	cmp	r3, #0
 1011a34:	f040 8315 	bne.w	1012062 <_dtoa_r+0xc12>
 1011a38:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 1011a3c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 1011a40:	f10b 33ff 	add.w	r3, fp, #4294967295
 1011a44:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 1011a48:	443b      	add	r3, r7
 1011a4a:	9a00      	ldr	r2, [sp, #0]
 1011a4c:	465f      	mov	r7, fp
 1011a4e:	930b      	str	r3, [sp, #44]	; 0x2c
 1011a50:	f002 0201 	and.w	r2, r2, #1
 1011a54:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 1011a58:	9208      	str	r2, [sp, #32]
 1011a5a:	9d02      	ldr	r5, [sp, #8]
 1011a5c:	4640      	mov	r0, r8
 1011a5e:	4629      	mov	r1, r5
 1011a60:	f7ff fc52 	bl	1011308 <quorem>
 1011a64:	4649      	mov	r1, r9
 1011a66:	4683      	mov	fp, r0
 1011a68:	4640      	mov	r0, r8
 1011a6a:	f001 fc95 	bl	1013398 <__mcmp>
 1011a6e:	4629      	mov	r1, r5
 1011a70:	4652      	mov	r2, sl
 1011a72:	f10b 0330 	add.w	r3, fp, #48	; 0x30
 1011a76:	9300      	str	r3, [sp, #0]
 1011a78:	4606      	mov	r6, r0
 1011a7a:	4620      	mov	r0, r4
 1011a7c:	f001 fcaa 	bl	10133d4 <__mdiff>
 1011a80:	68c3      	ldr	r3, [r0, #12]
 1011a82:	4605      	mov	r5, r0
 1011a84:	4601      	mov	r1, r0
 1011a86:	2b00      	cmp	r3, #0
 1011a88:	f040 81e1 	bne.w	1011e4e <_dtoa_r+0x9fe>
 1011a8c:	4640      	mov	r0, r8
 1011a8e:	f001 fc83 	bl	1013398 <__mcmp>
 1011a92:	4629      	mov	r1, r5
 1011a94:	900a      	str	r0, [sp, #40]	; 0x28
 1011a96:	4620      	mov	r0, r4
 1011a98:	f001 fa38 	bl	1012f0c <_Bfree>
 1011a9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1011a9e:	9908      	ldr	r1, [sp, #32]
 1011aa0:	461a      	mov	r2, r3
 1011aa2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 1011aa4:	431a      	orrs	r2, r3
 1011aa6:	430a      	orrs	r2, r1
 1011aa8:	f000 8321 	beq.w	10120ee <_dtoa_r+0xc9e>
 1011aac:	2e00      	cmp	r6, #0
 1011aae:	f107 0501 	add.w	r5, r7, #1
 1011ab2:	f2c0 82ae 	blt.w	1012012 <_dtoa_r+0xbc2>
 1011ab6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 1011ab8:	4316      	orrs	r6, r2
 1011aba:	9a08      	ldr	r2, [sp, #32]
 1011abc:	4332      	orrs	r2, r6
 1011abe:	f000 82a8 	beq.w	1012012 <_dtoa_r+0xbc2>
 1011ac2:	2b00      	cmp	r3, #0
 1011ac4:	f300 82e8 	bgt.w	1012098 <_dtoa_r+0xc48>
 1011ac8:	9b00      	ldr	r3, [sp, #0]
 1011aca:	703b      	strb	r3, [r7, #0]
 1011acc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1011ace:	42bb      	cmp	r3, r7
 1011ad0:	f000 82f0 	beq.w	10120b4 <_dtoa_r+0xc64>
 1011ad4:	4641      	mov	r1, r8
 1011ad6:	2300      	movs	r3, #0
 1011ad8:	220a      	movs	r2, #10
 1011ada:	4620      	mov	r0, r4
 1011adc:	f001 fa20 	bl	1012f20 <__multadd>
 1011ae0:	45d1      	cmp	r9, sl
 1011ae2:	4649      	mov	r1, r9
 1011ae4:	f04f 0300 	mov.w	r3, #0
 1011ae8:	f04f 020a 	mov.w	r2, #10
 1011aec:	4680      	mov	r8, r0
 1011aee:	4620      	mov	r0, r4
 1011af0:	f000 81b2 	beq.w	1011e58 <_dtoa_r+0xa08>
 1011af4:	f001 fa14 	bl	1012f20 <__multadd>
 1011af8:	4651      	mov	r1, sl
 1011afa:	2300      	movs	r3, #0
 1011afc:	220a      	movs	r2, #10
 1011afe:	462f      	mov	r7, r5
 1011b00:	4681      	mov	r9, r0
 1011b02:	4620      	mov	r0, r4
 1011b04:	f001 fa0c 	bl	1012f20 <__multadd>
 1011b08:	4682      	mov	sl, r0
 1011b0a:	e7a6      	b.n	1011a5a <_dtoa_r+0x60a>
 1011b0c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 1011b0e:	4641      	mov	r1, r8
 1011b10:	4620      	mov	r0, r4
 1011b12:	f001 fb91 	bl	1013238 <__pow5mult>
 1011b16:	4680      	mov	r8, r0
 1011b18:	e6f7      	b.n	101190a <_dtoa_r+0x4ba>
 1011b1a:	f246 63a8 	movw	r3, #26280	; 0x66a8
 1011b1e:	f2c0 1305 	movt	r3, #261	; 0x105
 1011b22:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 1011b26:	2f00      	cmp	r7, #0
 1011b28:	460a      	mov	r2, r1
 1011b2a:	ed93 5b00 	vldr	d5, [r3]
 1011b2e:	bfc8      	it	gt
 1011b30:	2200      	movgt	r2, #0
 1011b32:	9b08      	ldr	r3, [sp, #32]
 1011b34:	bfd8      	it	le
 1011b36:	2201      	movle	r2, #1
 1011b38:	ea12 73d3 	ands.w	r3, r2, r3, lsr #31
 1011b3c:	f000 81ed 	beq.w	1011f1a <_dtoa_r+0xaca>
 1011b40:	2f00      	cmp	r7, #0
 1011b42:	f000 814a 	beq.w	1011dda <_dtoa_r+0x98a>
 1011b46:	2300      	movs	r3, #0
 1011b48:	9302      	str	r3, [sp, #8]
 1011b4a:	4699      	mov	r9, r3
 1011b4c:	9b08      	ldr	r3, [sp, #32]
 1011b4e:	465e      	mov	r6, fp
 1011b50:	ea6f 0a03 	mvn.w	sl, r3
 1011b54:	e739      	b.n	10119ca <_dtoa_r+0x57a>
 1011b56:	2e00      	cmp	r6, #0
 1011b58:	f04f 0301 	mov.w	r3, #1
 1011b5c:	930d      	str	r3, [sp, #52]	; 0x34
 1011b5e:	bfa4      	itt	ge
 1011b60:	2300      	movge	r3, #0
 1011b62:	9309      	strge	r3, [sp, #36]	; 0x24
 1011b64:	f6bf ad2a 	bge.w	10115bc <_dtoa_r+0x16c>
 1011b68:	f1cb 0301 	rsb	r3, fp, #1
 1011b6c:	2600      	movs	r6, #0
 1011b6e:	9309      	str	r3, [sp, #36]	; 0x24
 1011b70:	e524      	b.n	10115bc <_dtoa_r+0x16c>
 1011b72:	f249 361c 	movw	r6, #37660	; 0x931c
 1011b76:	f2c0 1605 	movt	r6, #261	; 0x105
 1011b7a:	4630      	mov	r0, r6
 1011b7c:	b013      	add	sp, #76	; 0x4c
 1011b7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1011b82:	9a00      	ldr	r2, [sp, #0]
 1011b84:	f1c3 0320 	rsb	r3, r3, #32
 1011b88:	fa02 f303 	lsl.w	r3, r2, r3
 1011b8c:	ee07 3a90 	vmov	s15, r3
 1011b90:	e4c0      	b.n	1011514 <_dtoa_r+0xc4>
 1011b92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1011b94:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 1011b98:	9302      	str	r3, [sp, #8]
 1011b9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1011b9c:	930c      	str	r3, [sp, #48]	; 0x30
 1011b9e:	e696      	b.n	10118ce <_dtoa_r+0x47e>
 1011ba0:	201c      	movs	r0, #28
 1011ba2:	e6d0      	b.n	1011946 <_dtoa_r+0x4f6>
 1011ba4:	f000 8115 	beq.w	1011dd2 <_dtoa_r+0x982>
 1011ba8:	9b04      	ldr	r3, [sp, #16]
 1011baa:	f246 62a8 	movw	r2, #26280	; 0x66a8
 1011bae:	f2c0 1205 	movt	r2, #261	; 0x105
 1011bb2:	ed9d 7b02 	vldr	d7, [sp, #8]
 1011bb6:	425b      	negs	r3, r3
 1011bb8:	f003 010f 	and.w	r1, r3, #15
 1011bbc:	111b      	asrs	r3, r3, #4
 1011bbe:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 1011bc2:	ed92 5b00 	vldr	d5, [r2]
 1011bc6:	ee27 5b05 	vmul.f64	d5, d7, d5
 1011bca:	f000 82ad 	beq.w	1012128 <_dtoa_r+0xcd8>
 1011bce:	f246 7298 	movw	r2, #26520	; 0x6798
 1011bd2:	f2c0 1205 	movt	r2, #261	; 0x105
 1011bd6:	2000      	movs	r0, #0
 1011bd8:	2102      	movs	r1, #2
 1011bda:	eeb0 7b45 	vmov.f64	d7, d5
 1011bde:	f013 0f01 	tst.w	r3, #1
 1011be2:	d005      	beq.n	1011bf0 <_dtoa_r+0x7a0>
 1011be4:	ed92 6b00 	vldr	d6, [r2]
 1011be8:	3101      	adds	r1, #1
 1011bea:	4648      	mov	r0, r9
 1011bec:	ee27 7b06 	vmul.f64	d7, d7, d6
 1011bf0:	105b      	asrs	r3, r3, #1
 1011bf2:	f102 0208 	add.w	r2, r2, #8
 1011bf6:	d1f2      	bne.n	1011bde <_dtoa_r+0x78e>
 1011bf8:	2800      	cmp	r0, #0
 1011bfa:	bf08      	it	eq
 1011bfc:	eeb0 7b45 	vmoveq.f64	d7, d5
 1011c00:	e583      	b.n	101170a <_dtoa_r+0x2ba>
 1011c02:	4601      	mov	r1, r0
 1011c04:	462a      	mov	r2, r5
 1011c06:	4620      	mov	r0, r4
 1011c08:	f001 fb16 	bl	1013238 <__pow5mult>
 1011c0c:	f1ba 0f01 	cmp.w	sl, #1
 1011c10:	9002      	str	r0, [sp, #8]
 1011c12:	f340 80f1 	ble.w	1011df8 <_dtoa_r+0x9a8>
 1011c16:	2300      	movs	r3, #0
 1011c18:	930b      	str	r3, [sp, #44]	; 0x2c
 1011c1a:	9a02      	ldr	r2, [sp, #8]
 1011c1c:	6913      	ldr	r3, [r2, #16]
 1011c1e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 1011c22:	6918      	ldr	r0, [r3, #16]
 1011c24:	f001 fa10 	bl	1013048 <__hi0bits>
 1011c28:	f1c0 0020 	rsb	r0, r0, #32
 1011c2c:	e67f      	b.n	101192e <_dtoa_r+0x4de>
 1011c2e:	9902      	ldr	r1, [sp, #8]
 1011c30:	4640      	mov	r0, r8
 1011c32:	f001 fbb1 	bl	1013398 <__mcmp>
 1011c36:	2800      	cmp	r0, #0
 1011c38:	f6bf aea6 	bge.w	1011988 <_dtoa_r+0x538>
 1011c3c:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 1011c3e:	2300      	movs	r3, #0
 1011c40:	4641      	mov	r1, r8
 1011c42:	220a      	movs	r2, #10
 1011c44:	4620      	mov	r0, r4
 1011c46:	429e      	cmp	r6, r3
 1011c48:	bfcc      	ite	gt
 1011c4a:	2500      	movgt	r5, #0
 1011c4c:	f005 0501 	andle.w	r5, r5, #1
 1011c50:	f001 f966 	bl	1012f20 <__multadd>
 1011c54:	9b04      	ldr	r3, [sp, #16]
 1011c56:	1e5e      	subs	r6, r3, #1
 1011c58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 1011c5a:	4680      	mov	r8, r0
 1011c5c:	2b00      	cmp	r3, #0
 1011c5e:	f040 8252 	bne.w	1012106 <_dtoa_r+0xcb6>
 1011c62:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 1011c64:	2d00      	cmp	r5, #0
 1011c66:	d068      	beq.n	1011d3a <_dtoa_r+0x8ea>
 1011c68:	9604      	str	r6, [sp, #16]
 1011c6a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 1011c6c:	e693      	b.n	1011996 <_dtoa_r+0x546>
 1011c6e:	ed9d 5b00 	vldr	d5, [sp]
 1011c72:	2102      	movs	r1, #2
 1011c74:	e537      	b.n	10116e6 <_dtoa_r+0x296>
 1011c76:	2301      	movs	r3, #1
 1011c78:	930a      	str	r3, [sp, #40]	; 0x28
 1011c7a:	9b08      	ldr	r3, [sp, #32]
 1011c7c:	2b00      	cmp	r3, #0
 1011c7e:	f340 80f1 	ble.w	1011e64 <_dtoa_r+0xa14>
 1011c82:	461f      	mov	r7, r3
 1011c84:	461a      	mov	r2, r3
 1011c86:	930e      	str	r3, [sp, #56]	; 0x38
 1011c88:	2f0e      	cmp	r7, #14
 1011c8a:	bf8c      	ite	hi
 1011c8c:	f04f 0900 	movhi.w	r9, #0
 1011c90:	f009 0901 	andls.w	r9, r9, #1
 1011c94:	2a17      	cmp	r2, #23
 1011c96:	f04f 0100 	mov.w	r1, #0
 1011c9a:	6461      	str	r1, [r4, #68]	; 0x44
 1011c9c:	f77f acfb 	ble.w	1011696 <_dtoa_r+0x246>
 1011ca0:	2304      	movs	r3, #4
 1011ca2:	005b      	lsls	r3, r3, #1
 1011ca4:	3101      	adds	r1, #1
 1011ca6:	f103 0014 	add.w	r0, r3, #20
 1011caa:	4290      	cmp	r0, r2
 1011cac:	d9f9      	bls.n	1011ca2 <_dtoa_r+0x852>
 1011cae:	6461      	str	r1, [r4, #68]	; 0x44
 1011cb0:	e4f1      	b.n	1011696 <_dtoa_r+0x246>
 1011cb2:	2301      	movs	r3, #1
 1011cb4:	930a      	str	r3, [sp, #40]	; 0x28
 1011cb6:	9a04      	ldr	r2, [sp, #16]
 1011cb8:	9b08      	ldr	r3, [sp, #32]
 1011cba:	4413      	add	r3, r2
 1011cbc:	930e      	str	r3, [sp, #56]	; 0x38
 1011cbe:	1c5f      	adds	r7, r3, #1
 1011cc0:	2f01      	cmp	r7, #1
 1011cc2:	463a      	mov	r2, r7
 1011cc4:	bfb8      	it	lt
 1011cc6:	2201      	movlt	r2, #1
 1011cc8:	e7de      	b.n	1011c88 <_dtoa_r+0x838>
 1011cca:	2300      	movs	r3, #0
 1011ccc:	930a      	str	r3, [sp, #40]	; 0x28
 1011cce:	e7f2      	b.n	1011cb6 <_dtoa_r+0x866>
 1011cd0:	2300      	movs	r3, #0
 1011cd2:	930a      	str	r3, [sp, #40]	; 0x28
 1011cd4:	e7d1      	b.n	1011c7a <_dtoa_r+0x82a>
 1011cd6:	2a01      	cmp	r2, #1
 1011cd8:	ee25 3b03 	vmul.f64	d3, d5, d3
 1011cdc:	f88b 1000 	strb.w	r1, [fp]
 1011ce0:	d011      	beq.n	1011d06 <_dtoa_r+0x8b6>
 1011ce2:	445a      	add	r2, fp
 1011ce4:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 1011ce8:	ee27 6b04 	vmul.f64	d6, d7, d4
 1011cec:	eefd 7bc6 	vcvt.s32.f64	s15, d6
 1011cf0:	ee17 1a90 	vmov	r1, s15
 1011cf4:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 1011cf8:	ee36 7b45 	vsub.f64	d7, d6, d5
 1011cfc:	3130      	adds	r1, #48	; 0x30
 1011cfe:	f803 1b01 	strb.w	r1, [r3], #1
 1011d02:	4293      	cmp	r3, r2
 1011d04:	d1f0      	bne.n	1011ce8 <_dtoa_r+0x898>
 1011d06:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 1011d0a:	ee33 5b06 	vadd.f64	d5, d3, d6
 1011d0e:	eeb4 5bc7 	vcmpe.f64	d5, d7
 1011d12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1011d16:	f100 819d 	bmi.w	1012054 <_dtoa_r+0xc04>
 1011d1a:	ee36 6b43 	vsub.f64	d6, d6, d3
 1011d1e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 1011d22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1011d26:	f77f ad9d 	ble.w	1011864 <_dtoa_r+0x414>
 1011d2a:	e000      	b.n	1011d2e <_dtoa_r+0x8de>
 1011d2c:	460b      	mov	r3, r1
 1011d2e:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 1011d32:	1e59      	subs	r1, r3, #1
 1011d34:	2a30      	cmp	r2, #48	; 0x30
 1011d36:	d0f9      	beq.n	1011d2c <_dtoa_r+0x8dc>
 1011d38:	e56b      	b.n	1011812 <_dtoa_r+0x3c2>
 1011d3a:	465d      	mov	r5, fp
 1011d3c:	2601      	movs	r6, #1
 1011d3e:	f8dd a008 	ldr.w	sl, [sp, #8]
 1011d42:	e002      	b.n	1011d4a <_dtoa_r+0x8fa>
 1011d44:	f001 f8ec 	bl	1012f20 <__multadd>
 1011d48:	4680      	mov	r8, r0
 1011d4a:	4651      	mov	r1, sl
 1011d4c:	4640      	mov	r0, r8
 1011d4e:	f7ff fadb 	bl	1011308 <quorem>
 1011d52:	42be      	cmp	r6, r7
 1011d54:	f04f 0300 	mov.w	r3, #0
 1011d58:	f04f 020a 	mov.w	r2, #10
 1011d5c:	4641      	mov	r1, r8
 1011d5e:	f106 0601 	add.w	r6, r6, #1
 1011d62:	f100 0c30 	add.w	ip, r0, #48	; 0x30
 1011d66:	4620      	mov	r0, r4
 1011d68:	f805 cb01 	strb.w	ip, [r5], #1
 1011d6c:	dbea      	blt.n	1011d44 <_dtoa_r+0x8f4>
 1011d6e:	2600      	movs	r6, #0
 1011d70:	f8cd c000 	str.w	ip, [sp]
 1011d74:	4641      	mov	r1, r8
 1011d76:	2201      	movs	r2, #1
 1011d78:	4620      	mov	r0, r4
 1011d7a:	f001 faaf 	bl	10132dc <__lshift>
 1011d7e:	9902      	ldr	r1, [sp, #8]
 1011d80:	4680      	mov	r8, r0
 1011d82:	f001 fb09 	bl	1013398 <__mcmp>
 1011d86:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 1011d8a:	2800      	cmp	r0, #0
 1011d8c:	f340 8118 	ble.w	1011fc0 <_dtoa_r+0xb70>
 1011d90:	1e6b      	subs	r3, r5, #1
 1011d92:	e004      	b.n	1011d9e <_dtoa_r+0x94e>
 1011d94:	459b      	cmp	fp, r3
 1011d96:	f000 8124 	beq.w	1011fe2 <_dtoa_r+0xb92>
 1011d9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 1011d9e:	2a39      	cmp	r2, #57	; 0x39
 1011da0:	f103 0501 	add.w	r5, r3, #1
 1011da4:	d0f6      	beq.n	1011d94 <_dtoa_r+0x944>
 1011da6:	3201      	adds	r2, #1
 1011da8:	701a      	strb	r2, [r3, #0]
 1011daa:	9902      	ldr	r1, [sp, #8]
 1011dac:	4620      	mov	r0, r4
 1011dae:	f001 f8ad 	bl	1012f0c <_Bfree>
 1011db2:	f1b9 0f00 	cmp.w	r9, #0
 1011db6:	f000 8111 	beq.w	1011fdc <_dtoa_r+0xb8c>
 1011dba:	2e00      	cmp	r6, #0
 1011dbc:	bf18      	it	ne
 1011dbe:	454e      	cmpne	r6, r9
 1011dc0:	f000 81b7 	beq.w	1012132 <_dtoa_r+0xce2>
 1011dc4:	4631      	mov	r1, r6
 1011dc6:	4620      	mov	r0, r4
 1011dc8:	465e      	mov	r6, fp
 1011dca:	f001 f89f 	bl	1012f0c <_Bfree>
 1011dce:	46ab      	mov	fp, r5
 1011dd0:	e605      	b.n	10119de <_dtoa_r+0x58e>
 1011dd2:	ed9d 7b00 	vldr	d7, [sp]
 1011dd6:	2102      	movs	r1, #2
 1011dd8:	e497      	b.n	101170a <_dtoa_r+0x2ba>
 1011dda:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 1011dde:	9702      	str	r7, [sp, #8]
 1011de0:	46b9      	mov	r9, r7
 1011de2:	ee25 5b07 	vmul.f64	d5, d5, d7
 1011de6:	ed9d 7b00 	vldr	d7, [sp]
 1011dea:	eeb4 5bc7 	vcmpe.f64	d5, d7
 1011dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1011df2:	f6bf aeab 	bge.w	1011b4c <_dtoa_r+0x6fc>
 1011df6:	e5df      	b.n	10119b8 <_dtoa_r+0x568>
 1011df8:	e9dd 1200 	ldrd	r1, r2, [sp]
 1011dfc:	2900      	cmp	r1, #0
 1011dfe:	f47f af0a 	bne.w	1011c16 <_dtoa_r+0x7c6>
 1011e02:	f3c2 0313 	ubfx	r3, r2, #0, #20
 1011e06:	2b00      	cmp	r3, #0
 1011e08:	f040 8196 	bne.w	1012138 <_dtoa_r+0xce8>
 1011e0c:	2300      	movs	r3, #0
 1011e0e:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 1011e12:	4013      	ands	r3, r2
 1011e14:	2b00      	cmp	r3, #0
 1011e16:	f000 8152 	beq.w	10120be <_dtoa_r+0xc6e>
 1011e1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1011e1c:	3601      	adds	r6, #1
 1011e1e:	3301      	adds	r3, #1
 1011e20:	9309      	str	r3, [sp, #36]	; 0x24
 1011e22:	2301      	movs	r3, #1
 1011e24:	930b      	str	r3, [sp, #44]	; 0x2c
 1011e26:	e57e      	b.n	1011926 <_dtoa_r+0x4d6>
 1011e28:	461a      	mov	r2, r3
 1011e2a:	4649      	mov	r1, r9
 1011e2c:	4620      	mov	r0, r4
 1011e2e:	f001 fa03 	bl	1013238 <__pow5mult>
 1011e32:	4642      	mov	r2, r8
 1011e34:	4601      	mov	r1, r0
 1011e36:	4681      	mov	r9, r0
 1011e38:	4620      	mov	r0, r4
 1011e3a:	f001 f95d 	bl	10130f8 <__multiply>
 1011e3e:	4641      	mov	r1, r8
 1011e40:	900f      	str	r0, [sp, #60]	; 0x3c
 1011e42:	4620      	mov	r0, r4
 1011e44:	f001 f862 	bl	1012f0c <_Bfree>
 1011e48:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 1011e4a:	4698      	mov	r8, r3
 1011e4c:	e558      	b.n	1011900 <_dtoa_r+0x4b0>
 1011e4e:	4620      	mov	r0, r4
 1011e50:	f001 f85c 	bl	1012f0c <_Bfree>
 1011e54:	2301      	movs	r3, #1
 1011e56:	e629      	b.n	1011aac <_dtoa_r+0x65c>
 1011e58:	f001 f862 	bl	1012f20 <__multadd>
 1011e5c:	462f      	mov	r7, r5
 1011e5e:	4681      	mov	r9, r0
 1011e60:	4682      	mov	sl, r0
 1011e62:	e5fa      	b.n	1011a5a <_dtoa_r+0x60a>
 1011e64:	2301      	movs	r3, #1
 1011e66:	9308      	str	r3, [sp, #32]
 1011e68:	461f      	mov	r7, r3
 1011e6a:	e411      	b.n	1011690 <_dtoa_r+0x240>
 1011e6c:	e9dd 1200 	ldrd	r1, r2, [sp]
 1011e70:	2900      	cmp	r1, #0
 1011e72:	f47f ad56 	bne.w	1011922 <_dtoa_r+0x4d2>
 1011e76:	f3c2 0313 	ubfx	r3, r2, #0, #20
 1011e7a:	2b00      	cmp	r3, #0
 1011e7c:	d0c6      	beq.n	1011e0c <_dtoa_r+0x9bc>
 1011e7e:	9b00      	ldr	r3, [sp, #0]
 1011e80:	930b      	str	r3, [sp, #44]	; 0x2c
 1011e82:	e550      	b.n	1011926 <_dtoa_r+0x4d6>
 1011e84:	2f00      	cmp	r7, #0
 1011e86:	f43f acca 	beq.w	101181e <_dtoa_r+0x3ce>
 1011e8a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 1011e8c:	2a00      	cmp	r2, #0
 1011e8e:	f77f ace9 	ble.w	1011864 <_dtoa_r+0x414>
 1011e92:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 1011e96:	3101      	adds	r1, #1
 1011e98:	9b04      	ldr	r3, [sp, #16]
 1011e9a:	f103 3eff 	add.w	lr, r3, #4294967295
 1011e9e:	ee27 7b06 	vmul.f64	d7, d7, d6
 1011ea2:	ee06 1a90 	vmov	s13, r1
 1011ea6:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 1011eaa:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 1011eae:	ee06 5b07 	vmla.f64	d5, d6, d7
 1011eb2:	ed8d 5b00 	vstr	d5, [sp]
 1011eb6:	9b01      	ldr	r3, [sp, #4]
 1011eb8:	e9dd 0100 	ldrd	r0, r1, [sp]
 1011ebc:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 1011ec0:	e441      	b.n	1011746 <_dtoa_r+0x2f6>
 1011ec2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 1011ec4:	2a00      	cmp	r2, #0
 1011ec6:	f000 8099 	beq.w	1011ffc <_dtoa_r+0xbac>
 1011eca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 1011ecc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 1011ed0:	441e      	add	r6, r3
 1011ed2:	18d3      	adds	r3, r2, r3
 1011ed4:	9309      	str	r3, [sp, #36]	; 0x24
 1011ed6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1011ed8:	920c      	str	r2, [sp, #48]	; 0x30
 1011eda:	9302      	str	r3, [sp, #8]
 1011edc:	e4f2      	b.n	10118c4 <_dtoa_r+0x474>
 1011ede:	2300      	movs	r3, #0
 1011ee0:	9302      	str	r3, [sp, #8]
 1011ee2:	4699      	mov	r9, r3
 1011ee4:	e568      	b.n	10119b8 <_dtoa_r+0x568>
 1011ee6:	2100      	movs	r1, #0
 1011ee8:	4620      	mov	r0, r4
 1011eea:	6461      	str	r1, [r4, #68]	; 0x44
 1011eec:	f000 ffe8 	bl	1012ec0 <_Balloc>
 1011ef0:	9a04      	ldr	r2, [sp, #16]
 1011ef2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 1011ef4:	2a0e      	cmp	r2, #14
 1011ef6:	4683      	mov	fp, r0
 1011ef8:	6420      	str	r0, [r4, #64]	; 0x40
 1011efa:	f300 8126 	bgt.w	101214a <_dtoa_r+0xcfa>
 1011efe:	2b00      	cmp	r3, #0
 1011f00:	f2c0 8123 	blt.w	101214a <_dtoa_r+0xcfa>
 1011f04:	9a04      	ldr	r2, [sp, #16]
 1011f06:	f246 63a8 	movw	r3, #26280	; 0x66a8
 1011f0a:	f2c0 1305 	movt	r3, #261	; 0x105
 1011f0e:	f04f 37ff 	mov.w	r7, #4294967295
 1011f12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 1011f16:	ed93 5b00 	vldr	d5, [r3]
 1011f1a:	9a04      	ldr	r2, [sp, #16]
 1011f1c:	2f01      	cmp	r7, #1
 1011f1e:	465b      	mov	r3, fp
 1011f20:	ed9d 7b00 	vldr	d7, [sp]
 1011f24:	f102 0201 	add.w	r2, r2, #1
 1011f28:	9204      	str	r2, [sp, #16]
 1011f2a:	ee87 6b05 	vdiv.f64	d6, d7, d5
 1011f2e:	eebd 6bc6 	vcvt.s32.f64	s12, d6
 1011f32:	ee16 2a10 	vmov	r2, s12
 1011f36:	eeb8 4bc6 	vcvt.f64.s32	d4, s12
 1011f3a:	ee04 7b45 	vmls.f64	d7, d4, d5
 1011f3e:	f102 0230 	add.w	r2, r2, #48	; 0x30
 1011f42:	f803 2b01 	strb.w	r2, [r3], #1
 1011f46:	d022      	beq.n	1011f8e <_dtoa_r+0xb3e>
 1011f48:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 1011f4c:	ee27 7b03 	vmul.f64	d7, d7, d3
 1011f50:	eeb5 7b40 	vcmp.f64	d7, #0.0
 1011f54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1011f58:	d079      	beq.n	101204e <_dtoa_r+0xbfe>
 1011f5a:	2201      	movs	r2, #1
 1011f5c:	e006      	b.n	1011f6c <_dtoa_r+0xb1c>
 1011f5e:	ee27 7b03 	vmul.f64	d7, d7, d3
 1011f62:	eeb5 7b40 	vcmp.f64	d7, #0.0
 1011f66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1011f6a:	d070      	beq.n	101204e <_dtoa_r+0xbfe>
 1011f6c:	ee87 6b05 	vdiv.f64	d6, d7, d5
 1011f70:	3201      	adds	r2, #1
 1011f72:	42ba      	cmp	r2, r7
 1011f74:	eebd 6bc6 	vcvt.s32.f64	s12, d6
 1011f78:	ee16 1a10 	vmov	r1, s12
 1011f7c:	eeb8 4bc6 	vcvt.f64.s32	d4, s12
 1011f80:	ee04 7b45 	vmls.f64	d7, d4, d5
 1011f84:	f101 0130 	add.w	r1, r1, #48	; 0x30
 1011f88:	f803 1b01 	strb.w	r1, [r3], #1
 1011f8c:	d1e7      	bne.n	1011f5e <_dtoa_r+0xb0e>
 1011f8e:	ee37 7b07 	vadd.f64	d7, d7, d7
 1011f92:	eeb4 7bc5 	vcmpe.f64	d7, d5
 1011f96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 1011f9a:	f340 8098 	ble.w	10120ce <_dtoa_r+0xc7e>
 1011f9e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 1011fa2:	465e      	mov	r6, fp
 1011fa4:	3b01      	subs	r3, #1
 1011fa6:	e003      	b.n	1011fb0 <_dtoa_r+0xb60>
 1011fa8:	429e      	cmp	r6, r3
 1011faa:	d021      	beq.n	1011ff0 <_dtoa_r+0xba0>
 1011fac:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 1011fb0:	2939      	cmp	r1, #57	; 0x39
 1011fb2:	f103 0b01 	add.w	fp, r3, #1
 1011fb6:	d0f7      	beq.n	1011fa8 <_dtoa_r+0xb58>
 1011fb8:	1c4a      	adds	r2, r1, #1
 1011fba:	b2d2      	uxtb	r2, r2
 1011fbc:	701a      	strb	r2, [r3, #0]
 1011fbe:	e512      	b.n	10119e6 <_dtoa_r+0x596>
 1011fc0:	d103      	bne.n	1011fca <_dtoa_r+0xb7a>
 1011fc2:	9b00      	ldr	r3, [sp, #0]
 1011fc4:	07db      	lsls	r3, r3, #31
 1011fc6:	f53f aee3 	bmi.w	1011d90 <_dtoa_r+0x940>
 1011fca:	1e6b      	subs	r3, r5, #1
 1011fcc:	e001      	b.n	1011fd2 <_dtoa_r+0xb82>
 1011fce:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 1011fd2:	2a30      	cmp	r2, #48	; 0x30
 1011fd4:	f103 0501 	add.w	r5, r3, #1
 1011fd8:	d0f9      	beq.n	1011fce <_dtoa_r+0xb7e>
 1011fda:	e6e6      	b.n	1011daa <_dtoa_r+0x95a>
 1011fdc:	465e      	mov	r6, fp
 1011fde:	46ab      	mov	fp, r5
 1011fe0:	e501      	b.n	10119e6 <_dtoa_r+0x596>
 1011fe2:	9b04      	ldr	r3, [sp, #16]
 1011fe4:	3301      	adds	r3, #1
 1011fe6:	9304      	str	r3, [sp, #16]
 1011fe8:	2331      	movs	r3, #49	; 0x31
 1011fea:	f88b 3000 	strb.w	r3, [fp]
 1011fee:	e6dc      	b.n	1011daa <_dtoa_r+0x95a>
 1011ff0:	9a04      	ldr	r2, [sp, #16]
 1011ff2:	3201      	adds	r2, #1
 1011ff4:	9204      	str	r2, [sp, #16]
 1011ff6:	2231      	movs	r2, #49	; 0x31
 1011ff8:	701a      	strb	r2, [r3, #0]
 1011ffa:	e4f4      	b.n	10119e6 <_dtoa_r+0x596>
 1011ffc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 1011ffe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1012000:	990b      	ldr	r1, [sp, #44]	; 0x2c
 1012002:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 1012006:	920c      	str	r2, [sp, #48]	; 0x30
 1012008:	441e      	add	r6, r3
 101200a:	18d3      	adds	r3, r2, r3
 101200c:	9102      	str	r1, [sp, #8]
 101200e:	9309      	str	r3, [sp, #36]	; 0x24
 1012010:	e458      	b.n	10118c4 <_dtoa_r+0x474>
 1012012:	2b00      	cmp	r3, #0
 1012014:	465e      	mov	r6, fp
 1012016:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 101201a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 101201e:	dd10      	ble.n	1012042 <_dtoa_r+0xbf2>
 1012020:	4641      	mov	r1, r8
 1012022:	2201      	movs	r2, #1
 1012024:	4620      	mov	r0, r4
 1012026:	f001 f959 	bl	10132dc <__lshift>
 101202a:	9902      	ldr	r1, [sp, #8]
 101202c:	4680      	mov	r8, r0
 101202e:	f001 f9b3 	bl	1013398 <__mcmp>
 1012032:	2800      	cmp	r0, #0
 1012034:	dd73      	ble.n	101211e <_dtoa_r+0xcce>
 1012036:	9b00      	ldr	r3, [sp, #0]
 1012038:	2b39      	cmp	r3, #57	; 0x39
 101203a:	d042      	beq.n	10120c2 <_dtoa_r+0xc72>
 101203c:	4633      	mov	r3, r6
 101203e:	3331      	adds	r3, #49	; 0x31
 1012040:	9300      	str	r3, [sp, #0]
 1012042:	9b00      	ldr	r3, [sp, #0]
 1012044:	464e      	mov	r6, r9
 1012046:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 101204a:	703b      	strb	r3, [r7, #0]
 101204c:	e6ad      	b.n	1011daa <_dtoa_r+0x95a>
 101204e:	465e      	mov	r6, fp
 1012050:	469b      	mov	fp, r3
 1012052:	e4c8      	b.n	10119e6 <_dtoa_r+0x596>
 1012054:	f10e 0201 	add.w	r2, lr, #1
 1012058:	465e      	mov	r6, fp
 101205a:	9204      	str	r2, [sp, #16]
 101205c:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 1012060:	e7a0      	b.n	1011fa4 <_dtoa_r+0xb54>
 1012062:	f8d9 1004 	ldr.w	r1, [r9, #4]
 1012066:	4620      	mov	r0, r4
 1012068:	f000 ff2a 	bl	1012ec0 <_Balloc>
 101206c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 1012070:	f109 010c 	add.w	r1, r9, #12
 1012074:	3302      	adds	r3, #2
 1012076:	009a      	lsls	r2, r3, #2
 1012078:	4605      	mov	r5, r0
 101207a:	300c      	adds	r0, #12
 101207c:	f7fa e9e0 	blx	100c440 <memcpy>
 1012080:	4629      	mov	r1, r5
 1012082:	2201      	movs	r2, #1
 1012084:	4620      	mov	r0, r4
 1012086:	f001 f929 	bl	10132dc <__lshift>
 101208a:	900a      	str	r0, [sp, #40]	; 0x28
 101208c:	e4d6      	b.n	1011a3c <_dtoa_r+0x5ec>
 101208e:	f10e 0201 	add.w	r2, lr, #1
 1012092:	465e      	mov	r6, fp
 1012094:	9204      	str	r2, [sp, #16]
 1012096:	e785      	b.n	1011fa4 <_dtoa_r+0xb54>
 1012098:	9b00      	ldr	r3, [sp, #0]
 101209a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 101209e:	2b39      	cmp	r3, #57	; 0x39
 10120a0:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 10120a4:	d00d      	beq.n	10120c2 <_dtoa_r+0xc72>
 10120a6:	9b00      	ldr	r3, [sp, #0]
 10120a8:	464e      	mov	r6, r9
 10120aa:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 10120ae:	3301      	adds	r3, #1
 10120b0:	703b      	strb	r3, [r7, #0]
 10120b2:	e67a      	b.n	1011daa <_dtoa_r+0x95a>
 10120b4:	464e      	mov	r6, r9
 10120b6:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 10120ba:	46d1      	mov	r9, sl
 10120bc:	e65a      	b.n	1011d74 <_dtoa_r+0x924>
 10120be:	930b      	str	r3, [sp, #44]	; 0x2c
 10120c0:	e431      	b.n	1011926 <_dtoa_r+0x4d6>
 10120c2:	2239      	movs	r2, #57	; 0x39
 10120c4:	464e      	mov	r6, r9
 10120c6:	703a      	strb	r2, [r7, #0]
 10120c8:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 10120cc:	e660      	b.n	1011d90 <_dtoa_r+0x940>
 10120ce:	eeb4 7b45 	vcmp.f64	d7, d5
 10120d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 10120d6:	d1ba      	bne.n	101204e <_dtoa_r+0xbfe>
 10120d8:	ee16 2a10 	vmov	r2, s12
 10120dc:	465e      	mov	r6, fp
 10120de:	07d1      	lsls	r1, r2, #31
 10120e0:	bf48      	it	mi
 10120e2:	f813 1c01 	ldrbmi.w	r1, [r3, #-1]
 10120e6:	f53f af5d 	bmi.w	1011fa4 <_dtoa_r+0xb54>
 10120ea:	469b      	mov	fp, r3
 10120ec:	e47b      	b.n	10119e6 <_dtoa_r+0x596>
 10120ee:	9a00      	ldr	r2, [sp, #0]
 10120f0:	465b      	mov	r3, fp
 10120f2:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 10120f6:	1c7d      	adds	r5, r7, #1
 10120f8:	2a39      	cmp	r2, #57	; 0x39
 10120fa:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 10120fe:	d0e0      	beq.n	10120c2 <_dtoa_r+0xc72>
 1012100:	2e00      	cmp	r6, #0
 1012102:	dc9c      	bgt.n	101203e <_dtoa_r+0xbee>
 1012104:	e79d      	b.n	1012042 <_dtoa_r+0xbf2>
 1012106:	4649      	mov	r1, r9
 1012108:	2300      	movs	r3, #0
 101210a:	220a      	movs	r2, #10
 101210c:	4620      	mov	r0, r4
 101210e:	f000 ff07 	bl	1012f20 <__multadd>
 1012112:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 1012114:	4681      	mov	r9, r0
 1012116:	2d00      	cmp	r5, #0
 1012118:	f43f ac81 	beq.w	1011a1e <_dtoa_r+0x5ce>
 101211c:	e5a4      	b.n	1011c68 <_dtoa_r+0x818>
 101211e:	d190      	bne.n	1012042 <_dtoa_r+0xbf2>
 1012120:	9b00      	ldr	r3, [sp, #0]
 1012122:	07da      	lsls	r2, r3, #31
 1012124:	d58d      	bpl.n	1012042 <_dtoa_r+0xbf2>
 1012126:	e786      	b.n	1012036 <_dtoa_r+0xbe6>
 1012128:	eeb0 7b45 	vmov.f64	d7, d5
 101212c:	2102      	movs	r1, #2
 101212e:	f7ff baec 	b.w	101170a <_dtoa_r+0x2ba>
 1012132:	465e      	mov	r6, fp
 1012134:	46ab      	mov	fp, r5
 1012136:	e452      	b.n	10119de <_dtoa_r+0x58e>
 1012138:	9b00      	ldr	r3, [sp, #0]
 101213a:	930b      	str	r3, [sp, #44]	; 0x2c
 101213c:	e56d      	b.n	1011c1a <_dtoa_r+0x7ca>
 101213e:	f43f ac09 	beq.w	1011954 <_dtoa_r+0x504>
 1012142:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
 1012146:	f7ff bbfe 	b.w	1011946 <_dtoa_r+0x4f6>
 101214a:	2200      	movs	r2, #0
 101214c:	f04f 37ff 	mov.w	r7, #4294967295
 1012150:	9208      	str	r2, [sp, #32]
 1012152:	2201      	movs	r2, #1
 1012154:	970e      	str	r7, [sp, #56]	; 0x38
 1012156:	920a      	str	r2, [sp, #40]	; 0x28
 1012158:	f7ff bb99 	b.w	101188e <_dtoa_r+0x43e>

0101215c <__sflush_r>:
 101215c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 1012160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 1012164:	460c      	mov	r4, r1
 1012166:	b29a      	uxth	r2, r3
 1012168:	4680      	mov	r8, r0
 101216a:	0711      	lsls	r1, r2, #28
 101216c:	d446      	bmi.n	10121fc <__sflush_r+0xa0>
 101216e:	6862      	ldr	r2, [r4, #4]
 1012170:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 1012174:	81a3      	strh	r3, [r4, #12]
 1012176:	2a00      	cmp	r2, #0
 1012178:	dd5b      	ble.n	1012232 <__sflush_r+0xd6>
 101217a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 101217c:	2d00      	cmp	r5, #0
 101217e:	d055      	beq.n	101222c <__sflush_r+0xd0>
 1012180:	b29b      	uxth	r3, r3
 1012182:	2200      	movs	r2, #0
 1012184:	f413 5780 	ands.w	r7, r3, #4096	; 0x1000
 1012188:	f8d8 6000 	ldr.w	r6, [r8]
 101218c:	69e1      	ldr	r1, [r4, #28]
 101218e:	f8c8 2000 	str.w	r2, [r8]
 1012192:	bf18      	it	ne
 1012194:	6d22      	ldrne	r2, [r4, #80]	; 0x50
 1012196:	d109      	bne.n	10121ac <__sflush_r+0x50>
 1012198:	2301      	movs	r3, #1
 101219a:	463a      	mov	r2, r7
 101219c:	4640      	mov	r0, r8
 101219e:	47a8      	blx	r5
 10121a0:	1c43      	adds	r3, r0, #1
 10121a2:	4602      	mov	r2, r0
 10121a4:	d049      	beq.n	101223a <__sflush_r+0xde>
 10121a6:	89a3      	ldrh	r3, [r4, #12]
 10121a8:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 10121aa:	69e1      	ldr	r1, [r4, #28]
 10121ac:	075f      	lsls	r7, r3, #29
 10121ae:	d505      	bpl.n	10121bc <__sflush_r+0x60>
 10121b0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 10121b2:	6860      	ldr	r0, [r4, #4]
 10121b4:	1a12      	subs	r2, r2, r0
 10121b6:	b10b      	cbz	r3, 10121bc <__sflush_r+0x60>
 10121b8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 10121ba:	1ad2      	subs	r2, r2, r3
 10121bc:	2300      	movs	r3, #0
 10121be:	4640      	mov	r0, r8
 10121c0:	47a8      	blx	r5
 10121c2:	1c45      	adds	r5, r0, #1
 10121c4:	d04d      	beq.n	1012262 <__sflush_r+0x106>
 10121c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 10121ca:	2100      	movs	r1, #0
 10121cc:	6922      	ldr	r2, [r4, #16]
 10121ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 10121d2:	6061      	str	r1, [r4, #4]
 10121d4:	81a3      	strh	r3, [r4, #12]
 10121d6:	6022      	str	r2, [r4, #0]
 10121d8:	04da      	lsls	r2, r3, #19
 10121da:	d500      	bpl.n	10121de <__sflush_r+0x82>
 10121dc:	6520      	str	r0, [r4, #80]	; 0x50
 10121de:	6b21      	ldr	r1, [r4, #48]	; 0x30
 10121e0:	f8c8 6000 	str.w	r6, [r8]
 10121e4:	b311      	cbz	r1, 101222c <__sflush_r+0xd0>
 10121e6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 10121ea:	4299      	cmp	r1, r3
 10121ec:	d002      	beq.n	10121f4 <__sflush_r+0x98>
 10121ee:	4640      	mov	r0, r8
 10121f0:	f000 f9e6 	bl	10125c0 <_free_r>
 10121f4:	2000      	movs	r0, #0
 10121f6:	6320      	str	r0, [r4, #48]	; 0x30
 10121f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 10121fc:	6926      	ldr	r6, [r4, #16]
 10121fe:	b1ae      	cbz	r6, 101222c <__sflush_r+0xd0>
 1012200:	0791      	lsls	r1, r2, #30
 1012202:	6825      	ldr	r5, [r4, #0]
 1012204:	6026      	str	r6, [r4, #0]
 1012206:	bf0c      	ite	eq
 1012208:	6963      	ldreq	r3, [r4, #20]
 101220a:	2300      	movne	r3, #0
 101220c:	1bad      	subs	r5, r5, r6
 101220e:	60a3      	str	r3, [r4, #8]
 1012210:	e00a      	b.n	1012228 <__sflush_r+0xcc>
 1012212:	462b      	mov	r3, r5
 1012214:	4632      	mov	r2, r6
 1012216:	6a67      	ldr	r7, [r4, #36]	; 0x24
 1012218:	4640      	mov	r0, r8
 101221a:	69e1      	ldr	r1, [r4, #28]
 101221c:	47b8      	blx	r7
 101221e:	2800      	cmp	r0, #0
 1012220:	eba5 0500 	sub.w	r5, r5, r0
 1012224:	4406      	add	r6, r0
 1012226:	dd14      	ble.n	1012252 <__sflush_r+0xf6>
 1012228:	2d00      	cmp	r5, #0
 101222a:	dcf2      	bgt.n	1012212 <__sflush_r+0xb6>
 101222c:	2000      	movs	r0, #0
 101222e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 1012232:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 1012234:	2a00      	cmp	r2, #0
 1012236:	dca0      	bgt.n	101217a <__sflush_r+0x1e>
 1012238:	e7f8      	b.n	101222c <__sflush_r+0xd0>
 101223a:	f8d8 3000 	ldr.w	r3, [r8]
 101223e:	2b00      	cmp	r3, #0
 1012240:	d0b1      	beq.n	10121a6 <__sflush_r+0x4a>
 1012242:	2b16      	cmp	r3, #22
 1012244:	bf18      	it	ne
 1012246:	2b1d      	cmpne	r3, #29
 1012248:	bf04      	itt	eq
 101224a:	f8c8 6000 	streq.w	r6, [r8]
 101224e:	4638      	moveq	r0, r7
 1012250:	d0ed      	beq.n	101222e <__sflush_r+0xd2>
 1012252:	89a3      	ldrh	r3, [r4, #12]
 1012254:	f04f 30ff 	mov.w	r0, #4294967295
 1012258:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 101225c:	81a3      	strh	r3, [r4, #12]
 101225e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 1012262:	f8d8 5000 	ldr.w	r5, [r8]
 1012266:	2d1d      	cmp	r5, #29
 1012268:	bf88      	it	hi
 101226a:	f9b4 200c 	ldrshhi.w	r2, [r4, #12]
 101226e:	d905      	bls.n	101227c <__sflush_r+0x120>
 1012270:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 1012274:	f04f 30ff 	mov.w	r0, #4294967295
 1012278:	81a2      	strh	r2, [r4, #12]
 101227a:	e7d8      	b.n	101222e <__sflush_r+0xd2>
 101227c:	2301      	movs	r3, #1
 101227e:	f2c2 0340 	movt	r3, #8256	; 0x2040
 1012282:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 1012286:	40eb      	lsrs	r3, r5
 1012288:	43db      	mvns	r3, r3
 101228a:	f013 0301 	ands.w	r3, r3, #1
 101228e:	d1ef      	bne.n	1012270 <__sflush_r+0x114>
 1012290:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 1012294:	6921      	ldr	r1, [r4, #16]
 1012296:	6063      	str	r3, [r4, #4]
 1012298:	04d3      	lsls	r3, r2, #19
 101229a:	81a2      	strh	r2, [r4, #12]
 101229c:	6021      	str	r1, [r4, #0]
 101229e:	d59e      	bpl.n	10121de <__sflush_r+0x82>
 10122a0:	2d00      	cmp	r5, #0
 10122a2:	d19c      	bne.n	10121de <__sflush_r+0x82>
 10122a4:	e79a      	b.n	10121dc <__sflush_r+0x80>
 10122a6:	bf00      	nop

010122a8 <_fflush_r>:
 10122a8:	b510      	push	{r4, lr}
 10122aa:	4604      	mov	r4, r0
 10122ac:	b082      	sub	sp, #8
 10122ae:	b108      	cbz	r0, 10122b4 <_fflush_r+0xc>
 10122b0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 10122b2:	b123      	cbz	r3, 10122be <_fflush_r+0x16>
 10122b4:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 10122b8:	b948      	cbnz	r0, 10122ce <_fflush_r+0x26>
 10122ba:	b002      	add	sp, #8
 10122bc:	bd10      	pop	{r4, pc}
 10122be:	9101      	str	r1, [sp, #4]
 10122c0:	f000 f904 	bl	10124cc <__sinit>
 10122c4:	9901      	ldr	r1, [sp, #4]
 10122c6:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 10122ca:	2800      	cmp	r0, #0
 10122cc:	d0f5      	beq.n	10122ba <_fflush_r+0x12>
 10122ce:	4620      	mov	r0, r4
 10122d0:	b002      	add	sp, #8
 10122d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 10122d6:	f7ff bf41 	b.w	101215c <__sflush_r>
 10122da:	bf00      	nop

010122dc <fflush>:
 10122dc:	b138      	cbz	r0, 10122ee <fflush+0x12>
 10122de:	f249 7398 	movw	r3, #38808	; 0x9798
 10122e2:	f2c0 1305 	movt	r3, #261	; 0x105
 10122e6:	4601      	mov	r1, r0
 10122e8:	6818      	ldr	r0, [r3, #0]
 10122ea:	f7ff bfdd 	b.w	10122a8 <_fflush_r>
 10122ee:	f246 3338 	movw	r3, #25400	; 0x6338
 10122f2:	f2c0 1305 	movt	r3, #261	; 0x105
 10122f6:	f242 21a9 	movw	r1, #8873	; 0x22a9
 10122fa:	f2c0 1101 	movt	r1, #257	; 0x101
 10122fe:	6818      	ldr	r0, [r3, #0]
 1012300:	f000 bc10 	b.w	1012b24 <_fwalk_reent>

01012304 <__fp_lock>:
 1012304:	2000      	movs	r0, #0
 1012306:	4770      	bx	lr

01012308 <_cleanup_r>:
 1012308:	f645 6121 	movw	r1, #24097	; 0x5e21
 101230c:	f2c0 1101 	movt	r1, #257	; 0x101
 1012310:	f000 bc08 	b.w	1012b24 <_fwalk_reent>

01012314 <__sinit.part.0>:
 1012314:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1012318:	2400      	movs	r4, #0
 101231a:	6845      	ldr	r5, [r0, #4]
 101231c:	4607      	mov	r7, r0
 101231e:	2203      	movs	r2, #3
 1012320:	4621      	mov	r1, r4
 1012322:	f8c0 22e4 	str.w	r2, [r0, #740]	; 0x2e4
 1012326:	f242 3309 	movw	r3, #8969	; 0x2309
 101232a:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
 101232e:	f2c0 1301 	movt	r3, #257	; 0x101
 1012332:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
 1012336:	2208      	movs	r2, #8
 1012338:	63c3      	str	r3, [r0, #60]	; 0x3c
 101233a:	2304      	movs	r3, #4
 101233c:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
 1012340:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 1012344:	60eb      	str	r3, [r5, #12]
 1012346:	f643 4b59 	movw	fp, #15449	; 0x3c59
 101234a:	666c      	str	r4, [r5, #100]	; 0x64
 101234c:	f2c0 1b01 	movt	fp, #257	; 0x101
 1012350:	602c      	str	r4, [r5, #0]
 1012352:	f643 4a81 	movw	sl, #15489	; 0x3c81
 1012356:	606c      	str	r4, [r5, #4]
 1012358:	f2c0 1a01 	movt	sl, #257	; 0x101
 101235c:	60ac      	str	r4, [r5, #8]
 101235e:	f643 49c1 	movw	r9, #15553	; 0x3cc1
 1012362:	612c      	str	r4, [r5, #16]
 1012364:	f2c0 1901 	movt	r9, #257	; 0x101
 1012368:	616c      	str	r4, [r5, #20]
 101236a:	f643 48e1 	movw	r8, #15585	; 0x3ce1
 101236e:	61ac      	str	r4, [r5, #24]
 1012370:	f2c0 1801 	movt	r8, #257	; 0x101
 1012374:	f7fa fb54 	bl	100ca20 <memset>
 1012378:	68be      	ldr	r6, [r7, #8]
 101237a:	4621      	mov	r1, r4
 101237c:	61ed      	str	r5, [r5, #28]
 101237e:	f8c5 b020 	str.w	fp, [r5, #32]
 1012382:	2208      	movs	r2, #8
 1012384:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 1012388:	2309      	movs	r3, #9
 101238a:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 101238e:	f2c0 0301 	movt	r3, #1
 1012392:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 1012396:	f106 005c 	add.w	r0, r6, #92	; 0x5c
 101239a:	60f3      	str	r3, [r6, #12]
 101239c:	6674      	str	r4, [r6, #100]	; 0x64
 101239e:	e9c6 4400 	strd	r4, r4, [r6]
 10123a2:	60b4      	str	r4, [r6, #8]
 10123a4:	e9c6 4404 	strd	r4, r4, [r6, #16]
 10123a8:	61b4      	str	r4, [r6, #24]
 10123aa:	f7fa fb39 	bl	100ca20 <memset>
 10123ae:	68fd      	ldr	r5, [r7, #12]
 10123b0:	4621      	mov	r1, r4
 10123b2:	61f6      	str	r6, [r6, #28]
 10123b4:	f8c6 b020 	str.w	fp, [r6, #32]
 10123b8:	2312      	movs	r3, #18
 10123ba:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
 10123be:	f2c0 0302 	movt	r3, #2
 10123c2:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
 10123c6:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 10123ca:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
 10123ce:	2208      	movs	r2, #8
 10123d0:	60eb      	str	r3, [r5, #12]
 10123d2:	666c      	str	r4, [r5, #100]	; 0x64
 10123d4:	e9c5 4400 	strd	r4, r4, [r5]
 10123d8:	60ac      	str	r4, [r5, #8]
 10123da:	e9c5 4404 	strd	r4, r4, [r5, #16]
 10123de:	61ac      	str	r4, [r5, #24]
 10123e0:	f7fa fb1e 	bl	100ca20 <memset>
 10123e4:	e9c5 5b07 	strd	r5, fp, [r5, #28]
 10123e8:	2301      	movs	r3, #1
 10123ea:	e9c5 a909 	strd	sl, r9, [r5, #36]	; 0x24
 10123ee:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 10123f2:	63bb      	str	r3, [r7, #56]	; 0x38
 10123f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

010123f8 <__fp_unlock>:
 10123f8:	2000      	movs	r0, #0
 10123fa:	4770      	bx	lr

010123fc <__sfmoreglue>:
 10123fc:	1e4a      	subs	r2, r1, #1
 10123fe:	b570      	push	{r4, r5, r6, lr}
 1012400:	2568      	movs	r5, #104	; 0x68
 1012402:	fb05 f502 	mul.w	r5, r5, r2
 1012406:	460e      	mov	r6, r1
 1012408:	f105 0174 	add.w	r1, r5, #116	; 0x74
 101240c:	f7f9 fb00 	bl	100ba10 <_malloc_r>
 1012410:	4604      	mov	r4, r0
 1012412:	b140      	cbz	r0, 1012426 <__sfmoreglue+0x2a>
 1012414:	300c      	adds	r0, #12
 1012416:	2100      	movs	r1, #0
 1012418:	6066      	str	r6, [r4, #4]
 101241a:	f105 0268 	add.w	r2, r5, #104	; 0x68
 101241e:	60a0      	str	r0, [r4, #8]
 1012420:	6021      	str	r1, [r4, #0]
 1012422:	f7fa fafd 	bl	100ca20 <memset>
 1012426:	4620      	mov	r0, r4
 1012428:	bd70      	pop	{r4, r5, r6, pc}
 101242a:	bf00      	nop

0101242c <__sfp>:
 101242c:	f246 3338 	movw	r3, #25400	; 0x6338
 1012430:	f2c0 1305 	movt	r3, #261	; 0x105
 1012434:	b570      	push	{r4, r5, r6, lr}
 1012436:	4606      	mov	r6, r0
 1012438:	681d      	ldr	r5, [r3, #0]
 101243a:	6bab      	ldr	r3, [r5, #56]	; 0x38
 101243c:	b353      	cbz	r3, 1012494 <__sfp+0x68>
 101243e:	f505 7538 	add.w	r5, r5, #736	; 0x2e0
 1012442:	e9d5 3401 	ldrd	r3, r4, [r5, #4]
 1012446:	3b01      	subs	r3, #1
 1012448:	d504      	bpl.n	1012454 <__sfp+0x28>
 101244a:	e01f      	b.n	101248c <__sfp+0x60>
 101244c:	3b01      	subs	r3, #1
 101244e:	3468      	adds	r4, #104	; 0x68
 1012450:	1c5a      	adds	r2, r3, #1
 1012452:	d01b      	beq.n	101248c <__sfp+0x60>
 1012454:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 1012458:	2a00      	cmp	r2, #0
 101245a:	d1f7      	bne.n	101244c <__sfp+0x20>
 101245c:	2500      	movs	r5, #0
 101245e:	2301      	movs	r3, #1
 1012460:	6665      	str	r5, [r4, #100]	; 0x64
 1012462:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 1012466:	6025      	str	r5, [r4, #0]
 1012468:	4629      	mov	r1, r5
 101246a:	60e3      	str	r3, [r4, #12]
 101246c:	2208      	movs	r2, #8
 101246e:	6065      	str	r5, [r4, #4]
 1012470:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 1012474:	60a5      	str	r5, [r4, #8]
 1012476:	e9c4 5504 	strd	r5, r5, [r4, #16]
 101247a:	61a5      	str	r5, [r4, #24]
 101247c:	f7fa fad0 	bl	100ca20 <memset>
 1012480:	e9c4 550c 	strd	r5, r5, [r4, #48]	; 0x30
 1012484:	e9c4 5511 	strd	r5, r5, [r4, #68]	; 0x44
 1012488:	4620      	mov	r0, r4
 101248a:	bd70      	pop	{r4, r5, r6, pc}
 101248c:	6828      	ldr	r0, [r5, #0]
 101248e:	b128      	cbz	r0, 101249c <__sfp+0x70>
 1012490:	4605      	mov	r5, r0
 1012492:	e7d6      	b.n	1012442 <__sfp+0x16>
 1012494:	4628      	mov	r0, r5
 1012496:	f7ff ff3d 	bl	1012314 <__sinit.part.0>
 101249a:	e7d0      	b.n	101243e <__sfp+0x12>
 101249c:	2104      	movs	r1, #4
 101249e:	4630      	mov	r0, r6
 10124a0:	f7ff ffac 	bl	10123fc <__sfmoreglue>
 10124a4:	6028      	str	r0, [r5, #0]
 10124a6:	2800      	cmp	r0, #0
 10124a8:	d1f2      	bne.n	1012490 <__sfp+0x64>
 10124aa:	230c      	movs	r3, #12
 10124ac:	4604      	mov	r4, r0
 10124ae:	6033      	str	r3, [r6, #0]
 10124b0:	e7ea      	b.n	1012488 <__sfp+0x5c>
 10124b2:	bf00      	nop

010124b4 <_cleanup>:
 10124b4:	f246 3338 	movw	r3, #25400	; 0x6338
 10124b8:	f2c0 1305 	movt	r3, #261	; 0x105
 10124bc:	f645 6121 	movw	r1, #24097	; 0x5e21
 10124c0:	f2c0 1101 	movt	r1, #257	; 0x101
 10124c4:	6818      	ldr	r0, [r3, #0]
 10124c6:	f000 bb2d 	b.w	1012b24 <_fwalk_reent>
 10124ca:	bf00      	nop

010124cc <__sinit>:
 10124cc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 10124ce:	b103      	cbz	r3, 10124d2 <__sinit+0x6>
 10124d0:	4770      	bx	lr
 10124d2:	e71f      	b.n	1012314 <__sinit.part.0>

010124d4 <__sfp_lock_acquire>:
 10124d4:	4770      	bx	lr
 10124d6:	bf00      	nop

010124d8 <__sfp_lock_release>:
 10124d8:	4770      	bx	lr
 10124da:	bf00      	nop

010124dc <__sinit_lock_acquire>:
 10124dc:	4770      	bx	lr
 10124de:	bf00      	nop

010124e0 <__sinit_lock_release>:
 10124e0:	4770      	bx	lr
 10124e2:	bf00      	nop

010124e4 <__fp_lock_all>:
 10124e4:	f249 7398 	movw	r3, #38808	; 0x9798
 10124e8:	f2c0 1305 	movt	r3, #261	; 0x105
 10124ec:	f242 3105 	movw	r1, #8965	; 0x2305
 10124f0:	f2c0 1101 	movt	r1, #257	; 0x101
 10124f4:	6818      	ldr	r0, [r3, #0]
 10124f6:	f000 baf1 	b.w	1012adc <_fwalk>
 10124fa:	bf00      	nop

010124fc <__fp_unlock_all>:
 10124fc:	f249 7398 	movw	r3, #38808	; 0x9798
 1012500:	f2c0 1305 	movt	r3, #261	; 0x105
 1012504:	f242 31f9 	movw	r1, #9209	; 0x23f9
 1012508:	f2c0 1101 	movt	r1, #257	; 0x101
 101250c:	6818      	ldr	r0, [r3, #0]
 101250e:	f000 bae5 	b.w	1012adc <_fwalk>
 1012512:	bf00      	nop

01012514 <_malloc_trim_r>:
 1012514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 1012516:	f649 5754 	movw	r7, #40276	; 0x9d54
 101251a:	f2c0 1705 	movt	r7, #261	; 0x105
 101251e:	460c      	mov	r4, r1
 1012520:	4606      	mov	r6, r0
 1012522:	f7fa facd 	bl	100cac0 <__malloc_lock>
 1012526:	68bb      	ldr	r3, [r7, #8]
 1012528:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
 101252c:	310f      	adds	r1, #15
 101252e:	685d      	ldr	r5, [r3, #4]
 1012530:	f025 0503 	bic.w	r5, r5, #3
 1012534:	4429      	add	r1, r5
 1012536:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
 101253a:	f021 010f 	bic.w	r1, r1, #15
 101253e:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
 1012542:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 1012546:	db07      	blt.n	1012558 <_malloc_trim_r+0x44>
 1012548:	2100      	movs	r1, #0
 101254a:	4630      	mov	r0, r6
 101254c:	f7fa fb1e 	bl	100cb8c <_sbrk_r>
 1012550:	68bb      	ldr	r3, [r7, #8]
 1012552:	442b      	add	r3, r5
 1012554:	4298      	cmp	r0, r3
 1012556:	d004      	beq.n	1012562 <_malloc_trim_r+0x4e>
 1012558:	4630      	mov	r0, r6
 101255a:	f7fa fab3 	bl	100cac4 <__malloc_unlock>
 101255e:	2000      	movs	r0, #0
 1012560:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 1012562:	4261      	negs	r1, r4
 1012564:	4630      	mov	r0, r6
 1012566:	f7fa fb11 	bl	100cb8c <_sbrk_r>
 101256a:	3001      	adds	r0, #1
 101256c:	d010      	beq.n	1012590 <_malloc_trim_r+0x7c>
 101256e:	68ba      	ldr	r2, [r7, #8]
 1012570:	f240 23f8 	movw	r3, #760	; 0x2f8
 1012574:	f2c0 1306 	movt	r3, #262	; 0x106
 1012578:	1b2d      	subs	r5, r5, r4
 101257a:	4630      	mov	r0, r6
 101257c:	f045 0501 	orr.w	r5, r5, #1
 1012580:	6819      	ldr	r1, [r3, #0]
 1012582:	6055      	str	r5, [r2, #4]
 1012584:	1b09      	subs	r1, r1, r4
 1012586:	6019      	str	r1, [r3, #0]
 1012588:	f7fa fa9c 	bl	100cac4 <__malloc_unlock>
 101258c:	2001      	movs	r0, #1
 101258e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 1012590:	2100      	movs	r1, #0
 1012592:	4630      	mov	r0, r6
 1012594:	f7fa fafa 	bl	100cb8c <_sbrk_r>
 1012598:	68ba      	ldr	r2, [r7, #8]
 101259a:	1a83      	subs	r3, r0, r2
 101259c:	2b0f      	cmp	r3, #15
 101259e:	dddb      	ble.n	1012558 <_malloc_trim_r+0x44>
 10125a0:	f24a 145c 	movw	r4, #41308	; 0xa15c
 10125a4:	f2c0 1405 	movt	r4, #261	; 0x105
 10125a8:	f240 21f8 	movw	r1, #760	; 0x2f8
 10125ac:	f2c0 1106 	movt	r1, #262	; 0x106
 10125b0:	6824      	ldr	r4, [r4, #0]
 10125b2:	f043 0301 	orr.w	r3, r3, #1
 10125b6:	6053      	str	r3, [r2, #4]
 10125b8:	1b00      	subs	r0, r0, r4
 10125ba:	6008      	str	r0, [r1, #0]
 10125bc:	e7cc      	b.n	1012558 <_malloc_trim_r+0x44>
 10125be:	bf00      	nop

010125c0 <_free_r>:
 10125c0:	2900      	cmp	r1, #0
 10125c2:	d060      	beq.n	1012686 <_free_r+0xc6>
 10125c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 10125c6:	460f      	mov	r7, r1
 10125c8:	4606      	mov	r6, r0
 10125ca:	f7fa fa79 	bl	100cac0 <__malloc_lock>
 10125ce:	f857 cc04 	ldr.w	ip, [r7, #-4]
 10125d2:	f649 5254 	movw	r2, #40276	; 0x9d54
 10125d6:	f2c0 1205 	movt	r2, #261	; 0x105
 10125da:	f1a7 0008 	sub.w	r0, r7, #8
 10125de:	f02c 0301 	bic.w	r3, ip, #1
 10125e2:	18c4      	adds	r4, r0, r3
 10125e4:	6891      	ldr	r1, [r2, #8]
 10125e6:	6865      	ldr	r5, [r4, #4]
 10125e8:	42a1      	cmp	r1, r4
 10125ea:	f025 0503 	bic.w	r5, r5, #3
 10125ee:	d07f      	beq.n	10126f0 <_free_r+0x130>
 10125f0:	f01c 0f01 	tst.w	ip, #1
 10125f4:	6065      	str	r5, [r4, #4]
 10125f6:	eb04 0105 	add.w	r1, r4, r5
 10125fa:	d133      	bne.n	1012664 <_free_r+0xa4>
 10125fc:	f857 7c08 	ldr.w	r7, [r7, #-8]
 1012600:	f102 0c08 	add.w	ip, r2, #8
 1012604:	6849      	ldr	r1, [r1, #4]
 1012606:	1bc0      	subs	r0, r0, r7
 1012608:	443b      	add	r3, r7
 101260a:	f001 0101 	and.w	r1, r1, #1
 101260e:	6887      	ldr	r7, [r0, #8]
 1012610:	4567      	cmp	r7, ip
 1012612:	d061      	beq.n	10126d8 <_free_r+0x118>
 1012614:	f8d0 e00c 	ldr.w	lr, [r0, #12]
 1012618:	f8c7 e00c 	str.w	lr, [r7, #12]
 101261c:	f8ce 7008 	str.w	r7, [lr, #8]
 1012620:	2900      	cmp	r1, #0
 1012622:	f000 8090 	beq.w	1012746 <_free_r+0x186>
 1012626:	f043 0101 	orr.w	r1, r3, #1
 101262a:	6041      	str	r1, [r0, #4]
 101262c:	6023      	str	r3, [r4, #0]
 101262e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 1012632:	d231      	bcs.n	1012698 <_free_r+0xd8>
 1012634:	08db      	lsrs	r3, r3, #3
 1012636:	2101      	movs	r1, #1
 1012638:	185d      	adds	r5, r3, r1
 101263a:	6854      	ldr	r4, [r2, #4]
 101263c:	109b      	asrs	r3, r3, #2
 101263e:	f852 7035 	ldr.w	r7, [r2, r5, lsl #3]
 1012642:	fa01 f303 	lsl.w	r3, r1, r3
 1012646:	eb02 01c5 	add.w	r1, r2, r5, lsl #3
 101264a:	4323      	orrs	r3, r4
 101264c:	3908      	subs	r1, #8
 101264e:	6053      	str	r3, [r2, #4]
 1012650:	e9c0 7102 	strd	r7, r1, [r0, #8]
 1012654:	f842 0035 	str.w	r0, [r2, r5, lsl #3]
 1012658:	60f8      	str	r0, [r7, #12]
 101265a:	4630      	mov	r0, r6
 101265c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 1012660:	f7fa ba30 	b.w	100cac4 <__malloc_unlock>
 1012664:	6849      	ldr	r1, [r1, #4]
 1012666:	07c9      	lsls	r1, r1, #31
 1012668:	d40e      	bmi.n	1012688 <_free_r+0xc8>
 101266a:	442b      	add	r3, r5
 101266c:	f102 0c08 	add.w	ip, r2, #8
 1012670:	68a1      	ldr	r1, [r4, #8]
 1012672:	f043 0501 	orr.w	r5, r3, #1
 1012676:	4561      	cmp	r1, ip
 1012678:	d06d      	beq.n	1012756 <_free_r+0x196>
 101267a:	68e4      	ldr	r4, [r4, #12]
 101267c:	60cc      	str	r4, [r1, #12]
 101267e:	60a1      	str	r1, [r4, #8]
 1012680:	6045      	str	r5, [r0, #4]
 1012682:	50c3      	str	r3, [r0, r3]
 1012684:	e7d3      	b.n	101262e <_free_r+0x6e>
 1012686:	4770      	bx	lr
 1012688:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 101268c:	f043 0101 	orr.w	r1, r3, #1
 1012690:	f847 1c04 	str.w	r1, [r7, #-4]
 1012694:	6023      	str	r3, [r4, #0]
 1012696:	d3cd      	bcc.n	1012634 <_free_r+0x74>
 1012698:	0a59      	lsrs	r1, r3, #9
 101269a:	2904      	cmp	r1, #4
 101269c:	d848      	bhi.n	1012730 <_free_r+0x170>
 101269e:	0999      	lsrs	r1, r3, #6
 10126a0:	f101 0439 	add.w	r4, r1, #57	; 0x39
 10126a4:	f101 0538 	add.w	r5, r1, #56	; 0x38
 10126a8:	00e1      	lsls	r1, r4, #3
 10126aa:	1854      	adds	r4, r2, r1
 10126ac:	5851      	ldr	r1, [r2, r1]
 10126ae:	3c08      	subs	r4, #8
 10126b0:	428c      	cmp	r4, r1
 10126b2:	d057      	beq.n	1012764 <_free_r+0x1a4>
 10126b4:	684a      	ldr	r2, [r1, #4]
 10126b6:	f022 0203 	bic.w	r2, r2, #3
 10126ba:	429a      	cmp	r2, r3
 10126bc:	d902      	bls.n	10126c4 <_free_r+0x104>
 10126be:	6889      	ldr	r1, [r1, #8]
 10126c0:	428c      	cmp	r4, r1
 10126c2:	d1f7      	bne.n	10126b4 <_free_r+0xf4>
 10126c4:	68cc      	ldr	r4, [r1, #12]
 10126c6:	e9c0 1402 	strd	r1, r4, [r0, #8]
 10126ca:	60a0      	str	r0, [r4, #8]
 10126cc:	60c8      	str	r0, [r1, #12]
 10126ce:	4630      	mov	r0, r6
 10126d0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 10126d4:	f7fa b9f6 	b.w	100cac4 <__malloc_unlock>
 10126d8:	2900      	cmp	r1, #0
 10126da:	d164      	bne.n	10127a6 <_free_r+0x1e6>
 10126dc:	68a1      	ldr	r1, [r4, #8]
 10126de:	442b      	add	r3, r5
 10126e0:	68e2      	ldr	r2, [r4, #12]
 10126e2:	f043 0401 	orr.w	r4, r3, #1
 10126e6:	60ca      	str	r2, [r1, #12]
 10126e8:	6091      	str	r1, [r2, #8]
 10126ea:	6044      	str	r4, [r0, #4]
 10126ec:	50c3      	str	r3, [r0, r3]
 10126ee:	e7b4      	b.n	101265a <_free_r+0x9a>
 10126f0:	f01c 0f01 	tst.w	ip, #1
 10126f4:	442b      	add	r3, r5
 10126f6:	d107      	bne.n	1012708 <_free_r+0x148>
 10126f8:	f857 1c08 	ldr.w	r1, [r7, #-8]
 10126fc:	1a40      	subs	r0, r0, r1
 10126fe:	440b      	add	r3, r1
 1012700:	e9d0 4102 	ldrd	r4, r1, [r0, #8]
 1012704:	60e1      	str	r1, [r4, #12]
 1012706:	608c      	str	r4, [r1, #8]
 1012708:	f24a 1160 	movw	r1, #41312	; 0xa160
 101270c:	f2c0 1105 	movt	r1, #261	; 0x105
 1012710:	f043 0401 	orr.w	r4, r3, #1
 1012714:	6044      	str	r4, [r0, #4]
 1012716:	6809      	ldr	r1, [r1, #0]
 1012718:	6090      	str	r0, [r2, #8]
 101271a:	4299      	cmp	r1, r3
 101271c:	d89d      	bhi.n	101265a <_free_r+0x9a>
 101271e:	f240 23f4 	movw	r3, #756	; 0x2f4
 1012722:	f2c0 1306 	movt	r3, #262	; 0x106
 1012726:	4630      	mov	r0, r6
 1012728:	6819      	ldr	r1, [r3, #0]
 101272a:	f7ff fef3 	bl	1012514 <_malloc_trim_r>
 101272e:	e794      	b.n	101265a <_free_r+0x9a>
 1012730:	2914      	cmp	r1, #20
 1012732:	d90a      	bls.n	101274a <_free_r+0x18a>
 1012734:	2954      	cmp	r1, #84	; 0x54
 1012736:	d81d      	bhi.n	1012774 <_free_r+0x1b4>
 1012738:	0b19      	lsrs	r1, r3, #12
 101273a:	f101 046f 	add.w	r4, r1, #111	; 0x6f
 101273e:	f101 056e 	add.w	r5, r1, #110	; 0x6e
 1012742:	00e1      	lsls	r1, r4, #3
 1012744:	e7b1      	b.n	10126aa <_free_r+0xea>
 1012746:	442b      	add	r3, r5
 1012748:	e792      	b.n	1012670 <_free_r+0xb0>
 101274a:	f101 045c 	add.w	r4, r1, #92	; 0x5c
 101274e:	f101 055b 	add.w	r5, r1, #91	; 0x5b
 1012752:	00e1      	lsls	r1, r4, #3
 1012754:	e7a9      	b.n	10126aa <_free_r+0xea>
 1012756:	e9c2 0004 	strd	r0, r0, [r2, #16]
 101275a:	e9c0 cc02 	strd	ip, ip, [r0, #8]
 101275e:	6045      	str	r5, [r0, #4]
 1012760:	50c3      	str	r3, [r0, r3]
 1012762:	e77a      	b.n	101265a <_free_r+0x9a>
 1012764:	6853      	ldr	r3, [r2, #4]
 1012766:	10ad      	asrs	r5, r5, #2
 1012768:	2701      	movs	r7, #1
 101276a:	fa07 f505 	lsl.w	r5, r7, r5
 101276e:	431d      	orrs	r5, r3
 1012770:	6055      	str	r5, [r2, #4]
 1012772:	e7a8      	b.n	10126c6 <_free_r+0x106>
 1012774:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
 1012778:	d806      	bhi.n	1012788 <_free_r+0x1c8>
 101277a:	0bd9      	lsrs	r1, r3, #15
 101277c:	f101 0478 	add.w	r4, r1, #120	; 0x78
 1012780:	f101 0577 	add.w	r5, r1, #119	; 0x77
 1012784:	00e1      	lsls	r1, r4, #3
 1012786:	e790      	b.n	10126aa <_free_r+0xea>
 1012788:	f240 5454 	movw	r4, #1364	; 0x554
 101278c:	42a1      	cmp	r1, r4
 101278e:	bf9d      	ittte	ls
 1012790:	0c99      	lsrls	r1, r3, #18
 1012792:	f101 047d 	addls.w	r4, r1, #125	; 0x7d
 1012796:	f101 057c 	addls.w	r5, r1, #124	; 0x7c
 101279a:	f44f 717e 	movhi.w	r1, #1016	; 0x3f8
 101279e:	bf8c      	ite	hi
 10127a0:	257e      	movhi	r5, #126	; 0x7e
 10127a2:	00e1      	lslls	r1, r4, #3
 10127a4:	e781      	b.n	10126aa <_free_r+0xea>
 10127a6:	f043 0201 	orr.w	r2, r3, #1
 10127aa:	6042      	str	r2, [r0, #4]
 10127ac:	6023      	str	r3, [r4, #0]
 10127ae:	e754      	b.n	101265a <_free_r+0x9a>

010127b0 <__sfvwrite_r>:
 10127b0:	6893      	ldr	r3, [r2, #8]
 10127b2:	2b00      	cmp	r3, #0
 10127b4:	f000 8114 	beq.w	10129e0 <__sfvwrite_r+0x230>
 10127b8:	f8b1 c00c 	ldrh.w	ip, [r1, #12]
 10127bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 10127c0:	f01c 0f08 	tst.w	ip, #8
 10127c4:	b083      	sub	sp, #12
 10127c6:	460c      	mov	r4, r1
 10127c8:	4681      	mov	r9, r0
 10127ca:	4690      	mov	r8, r2
 10127cc:	d038      	beq.n	1012840 <__sfvwrite_r+0x90>
 10127ce:	690b      	ldr	r3, [r1, #16]
 10127d0:	b3b3      	cbz	r3, 1012840 <__sfvwrite_r+0x90>
 10127d2:	f01c 0302 	ands.w	r3, ip, #2
 10127d6:	f8d8 6000 	ldr.w	r6, [r8]
 10127da:	d03f      	beq.n	101285c <__sfvwrite_r+0xac>
 10127dc:	f8d4 b024 	ldr.w	fp, [r4, #36]	; 0x24
 10127e0:	2700      	movs	r7, #0
 10127e2:	f8d4 c01c 	ldr.w	ip, [r4, #28]
 10127e6:	f44f 4a7c 	mov.w	sl, #64512	; 0xfc00
 10127ea:	f6c7 7aff 	movt	sl, #32767	; 0x7fff
 10127ee:	463d      	mov	r5, r7
 10127f0:	4555      	cmp	r5, sl
 10127f2:	462b      	mov	r3, r5
 10127f4:	463a      	mov	r2, r7
 10127f6:	4661      	mov	r1, ip
 10127f8:	bf28      	it	cs
 10127fa:	4653      	movcs	r3, sl
 10127fc:	4648      	mov	r0, r9
 10127fe:	b1dd      	cbz	r5, 1012838 <__sfvwrite_r+0x88>
 1012800:	47d8      	blx	fp
 1012802:	2800      	cmp	r0, #0
 1012804:	4407      	add	r7, r0
 1012806:	eba5 0500 	sub.w	r5, r5, r0
 101280a:	f340 80df 	ble.w	10129cc <__sfvwrite_r+0x21c>
 101280e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 1012812:	1a18      	subs	r0, r3, r0
 1012814:	f8c8 0008 	str.w	r0, [r8, #8]
 1012818:	2800      	cmp	r0, #0
 101281a:	f000 80c6 	beq.w	10129aa <__sfvwrite_r+0x1fa>
 101281e:	f8d4 c01c 	ldr.w	ip, [r4, #28]
 1012822:	4555      	cmp	r5, sl
 1012824:	462b      	mov	r3, r5
 1012826:	f8d4 b024 	ldr.w	fp, [r4, #36]	; 0x24
 101282a:	bf28      	it	cs
 101282c:	4653      	movcs	r3, sl
 101282e:	463a      	mov	r2, r7
 1012830:	4661      	mov	r1, ip
 1012832:	4648      	mov	r0, r9
 1012834:	2d00      	cmp	r5, #0
 1012836:	d1e3      	bne.n	1012800 <__sfvwrite_r+0x50>
 1012838:	e9d6 7500 	ldrd	r7, r5, [r6]
 101283c:	3608      	adds	r6, #8
 101283e:	e7d7      	b.n	10127f0 <__sfvwrite_r+0x40>
 1012840:	4621      	mov	r1, r4
 1012842:	4648      	mov	r0, r9
 1012844:	f7fe fc84 	bl	1011150 <__swsetup_r>
 1012848:	2800      	cmp	r0, #0
 101284a:	f040 8144 	bne.w	1012ad6 <__sfvwrite_r+0x326>
 101284e:	f8b4 c00c 	ldrh.w	ip, [r4, #12]
 1012852:	f8d8 6000 	ldr.w	r6, [r8]
 1012856:	f01c 0302 	ands.w	r3, ip, #2
 101285a:	d1bf      	bne.n	10127dc <__sfvwrite_r+0x2c>
 101285c:	f01c 0a01 	ands.w	sl, ip, #1
 1012860:	f040 80c0 	bne.w	10129e4 <__sfvwrite_r+0x234>
 1012864:	68a7      	ldr	r7, [r4, #8]
 1012866:	4655      	mov	r5, sl
 1012868:	6820      	ldr	r0, [r4, #0]
 101286a:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 101286e:	f6c7 73ff 	movt	r3, #32767	; 0x7fff
 1012872:	9301      	str	r3, [sp, #4]
 1012874:	2d00      	cmp	r5, #0
 1012876:	d057      	beq.n	1012928 <__sfvwrite_r+0x178>
 1012878:	f41c 7f00 	tst.w	ip, #512	; 0x200
 101287c:	f000 80c6 	beq.w	1012a0c <__sfvwrite_r+0x25c>
 1012880:	42af      	cmp	r7, r5
 1012882:	463b      	mov	r3, r7
 1012884:	f200 80f6 	bhi.w	1012a74 <__sfvwrite_r+0x2c4>
 1012888:	f41c 6f90 	tst.w	ip, #1152	; 0x480
 101288c:	d02f      	beq.n	10128ee <__sfvwrite_r+0x13e>
 101288e:	6962      	ldr	r2, [r4, #20]
 1012890:	f105 0b01 	add.w	fp, r5, #1
 1012894:	6921      	ldr	r1, [r4, #16]
 1012896:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 101289a:	1a47      	subs	r7, r0, r1
 101289c:	44bb      	add	fp, r7
 101289e:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 10128a2:	1052      	asrs	r2, r2, #1
 10128a4:	4593      	cmp	fp, r2
 10128a6:	bf94      	ite	ls
 10128a8:	4693      	movls	fp, r2
 10128aa:	465a      	movhi	r2, fp
 10128ac:	f41c 6f80 	tst.w	ip, #1024	; 0x400
 10128b0:	f000 80f8 	beq.w	1012aa4 <__sfvwrite_r+0x2f4>
 10128b4:	4611      	mov	r1, r2
 10128b6:	4648      	mov	r0, r9
 10128b8:	f7f9 f8aa 	bl	100ba10 <_malloc_r>
 10128bc:	2800      	cmp	r0, #0
 10128be:	f000 8104 	beq.w	1012aca <__sfvwrite_r+0x31a>
 10128c2:	463a      	mov	r2, r7
 10128c4:	6921      	ldr	r1, [r4, #16]
 10128c6:	9000      	str	r0, [sp, #0]
 10128c8:	f7f9 edba 	blx	100c440 <memcpy>
 10128cc:	89a2      	ldrh	r2, [r4, #12]
 10128ce:	9b00      	ldr	r3, [sp, #0]
 10128d0:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 10128d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 10128d8:	81a2      	strh	r2, [r4, #12]
 10128da:	19d8      	adds	r0, r3, r7
 10128dc:	6123      	str	r3, [r4, #16]
 10128de:	ebab 0707 	sub.w	r7, fp, r7
 10128e2:	462b      	mov	r3, r5
 10128e4:	60a7      	str	r7, [r4, #8]
 10128e6:	462f      	mov	r7, r5
 10128e8:	6020      	str	r0, [r4, #0]
 10128ea:	f8c4 b014 	str.w	fp, [r4, #20]
 10128ee:	461a      	mov	r2, r3
 10128f0:	4651      	mov	r1, sl
 10128f2:	9300      	str	r3, [sp, #0]
 10128f4:	f000 fa7c 	bl	1012df0 <memmove>
 10128f8:	68a1      	ldr	r1, [r4, #8]
 10128fa:	46ab      	mov	fp, r5
 10128fc:	6822      	ldr	r2, [r4, #0]
 10128fe:	2500      	movs	r5, #0
 1012900:	9b00      	ldr	r3, [sp, #0]
 1012902:	1bcf      	subs	r7, r1, r7
 1012904:	60a7      	str	r7, [r4, #8]
 1012906:	4413      	add	r3, r2
 1012908:	6023      	str	r3, [r4, #0]
 101290a:	f8d8 0008 	ldr.w	r0, [r8, #8]
 101290e:	44da      	add	sl, fp
 1012910:	eba0 000b 	sub.w	r0, r0, fp
 1012914:	f8c8 0008 	str.w	r0, [r8, #8]
 1012918:	2800      	cmp	r0, #0
 101291a:	d046      	beq.n	10129aa <__sfvwrite_r+0x1fa>
 101291c:	68a7      	ldr	r7, [r4, #8]
 101291e:	6820      	ldr	r0, [r4, #0]
 1012920:	f8b4 c00c 	ldrh.w	ip, [r4, #12]
 1012924:	2d00      	cmp	r5, #0
 1012926:	d1a7      	bne.n	1012878 <__sfvwrite_r+0xc8>
 1012928:	e9d6 a500 	ldrd	sl, r5, [r6]
 101292c:	3608      	adds	r6, #8
 101292e:	e7a1      	b.n	1012874 <__sfvwrite_r+0xc4>
 1012930:	f10b 0308 	add.w	r3, fp, #8
 1012934:	f853 7c04 	ldr.w	r7, [r3, #-4]
 1012938:	469b      	mov	fp, r3
 101293a:	f853 6c08 	ldr.w	r6, [r3, #-8]
 101293e:	3308      	adds	r3, #8
 1012940:	2f00      	cmp	r7, #0
 1012942:	d0f7      	beq.n	1012934 <__sfvwrite_r+0x184>
 1012944:	463a      	mov	r2, r7
 1012946:	210a      	movs	r1, #10
 1012948:	4630      	mov	r0, r6
 101294a:	f000 fa01 	bl	1012d50 <memchr>
 101294e:	2800      	cmp	r0, #0
 1012950:	d059      	beq.n	1012a06 <__sfvwrite_r+0x256>
 1012952:	3001      	adds	r0, #1
 1012954:	eba0 0a06 	sub.w	sl, r0, r6
 1012958:	4653      	mov	r3, sl
 101295a:	6922      	ldr	r2, [r4, #16]
 101295c:	42bb      	cmp	r3, r7
 101295e:	6820      	ldr	r0, [r4, #0]
 1012960:	6961      	ldr	r1, [r4, #20]
 1012962:	bf28      	it	cs
 1012964:	463b      	movcs	r3, r7
 1012966:	68a5      	ldr	r5, [r4, #8]
 1012968:	4290      	cmp	r0, r2
 101296a:	440d      	add	r5, r1
 101296c:	bf94      	ite	ls
 101296e:	2200      	movls	r2, #0
 1012970:	2201      	movhi	r2, #1
 1012972:	42ab      	cmp	r3, r5
 1012974:	bfd8      	it	le
 1012976:	2200      	movle	r2, #0
 1012978:	b9da      	cbnz	r2, 10129b2 <__sfvwrite_r+0x202>
 101297a:	4299      	cmp	r1, r3
 101297c:	f300 8084 	bgt.w	1012a88 <__sfvwrite_r+0x2d8>
 1012980:	460b      	mov	r3, r1
 1012982:	6a65      	ldr	r5, [r4, #36]	; 0x24
 1012984:	4632      	mov	r2, r6
 1012986:	69e1      	ldr	r1, [r4, #28]
 1012988:	4648      	mov	r0, r9
 101298a:	47a8      	blx	r5
 101298c:	1e05      	subs	r5, r0, #0
 101298e:	dd1d      	ble.n	10129cc <__sfvwrite_r+0x21c>
 1012990:	ebba 0a05 	subs.w	sl, sl, r5
 1012994:	bf18      	it	ne
 1012996:	2001      	movne	r0, #1
 1012998:	d06f      	beq.n	1012a7a <__sfvwrite_r+0x2ca>
 101299a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 101299e:	442e      	add	r6, r5
 10129a0:	1b7f      	subs	r7, r7, r5
 10129a2:	1b5d      	subs	r5, r3, r5
 10129a4:	f8c8 5008 	str.w	r5, [r8, #8]
 10129a8:	bb15      	cbnz	r5, 10129f0 <__sfvwrite_r+0x240>
 10129aa:	2000      	movs	r0, #0
 10129ac:	b003      	add	sp, #12
 10129ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10129b2:	4631      	mov	r1, r6
 10129b4:	462a      	mov	r2, r5
 10129b6:	f000 fa1b 	bl	1012df0 <memmove>
 10129ba:	6823      	ldr	r3, [r4, #0]
 10129bc:	4621      	mov	r1, r4
 10129be:	4648      	mov	r0, r9
 10129c0:	442b      	add	r3, r5
 10129c2:	6023      	str	r3, [r4, #0]
 10129c4:	f7ff fc70 	bl	10122a8 <_fflush_r>
 10129c8:	2800      	cmp	r0, #0
 10129ca:	d0e1      	beq.n	1012990 <__sfvwrite_r+0x1e0>
 10129cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 10129d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 10129d4:	f04f 30ff 	mov.w	r0, #4294967295
 10129d8:	81a3      	strh	r3, [r4, #12]
 10129da:	b003      	add	sp, #12
 10129dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10129e0:	2000      	movs	r0, #0
 10129e2:	4770      	bx	lr
 10129e4:	469a      	mov	sl, r3
 10129e6:	4618      	mov	r0, r3
 10129e8:	461f      	mov	r7, r3
 10129ea:	4633      	mov	r3, r6
 10129ec:	469b      	mov	fp, r3
 10129ee:	4656      	mov	r6, sl
 10129f0:	2f00      	cmp	r7, #0
 10129f2:	d09d      	beq.n	1012930 <__sfvwrite_r+0x180>
 10129f4:	2800      	cmp	r0, #0
 10129f6:	d1af      	bne.n	1012958 <__sfvwrite_r+0x1a8>
 10129f8:	463a      	mov	r2, r7
 10129fa:	210a      	movs	r1, #10
 10129fc:	4630      	mov	r0, r6
 10129fe:	f000 f9a7 	bl	1012d50 <memchr>
 1012a02:	2800      	cmp	r0, #0
 1012a04:	d1a5      	bne.n	1012952 <__sfvwrite_r+0x1a2>
 1012a06:	1c7b      	adds	r3, r7, #1
 1012a08:	469a      	mov	sl, r3
 1012a0a:	e7a6      	b.n	101295a <__sfvwrite_r+0x1aa>
 1012a0c:	6923      	ldr	r3, [r4, #16]
 1012a0e:	4283      	cmp	r3, r0
 1012a10:	d319      	bcc.n	1012a46 <__sfvwrite_r+0x296>
 1012a12:	f8d4 b014 	ldr.w	fp, [r4, #20]
 1012a16:	45ab      	cmp	fp, r5
 1012a18:	d815      	bhi.n	1012a46 <__sfvwrite_r+0x296>
 1012a1a:	9b01      	ldr	r3, [sp, #4]
 1012a1c:	4659      	mov	r1, fp
 1012a1e:	429d      	cmp	r5, r3
 1012a20:	bf94      	ite	ls
 1012a22:	4628      	movls	r0, r5
 1012a24:	f06f 4000 	mvnhi.w	r0, #2147483648	; 0x80000000
 1012a28:	f7f7 fcc6 	bl	100a3b8 <__divsi3>
 1012a2c:	6a67      	ldr	r7, [r4, #36]	; 0x24
 1012a2e:	4652      	mov	r2, sl
 1012a30:	69e1      	ldr	r1, [r4, #28]
 1012a32:	fb0b f300 	mul.w	r3, fp, r0
 1012a36:	4648      	mov	r0, r9
 1012a38:	47b8      	blx	r7
 1012a3a:	f1b0 0b00 	subs.w	fp, r0, #0
 1012a3e:	ddc5      	ble.n	10129cc <__sfvwrite_r+0x21c>
 1012a40:	eba5 050b 	sub.w	r5, r5, fp
 1012a44:	e761      	b.n	101290a <__sfvwrite_r+0x15a>
 1012a46:	42af      	cmp	r7, r5
 1012a48:	4651      	mov	r1, sl
 1012a4a:	bf28      	it	cs
 1012a4c:	462f      	movcs	r7, r5
 1012a4e:	463a      	mov	r2, r7
 1012a50:	46bb      	mov	fp, r7
 1012a52:	f000 f9cd 	bl	1012df0 <memmove>
 1012a56:	68a3      	ldr	r3, [r4, #8]
 1012a58:	6822      	ldr	r2, [r4, #0]
 1012a5a:	1bdb      	subs	r3, r3, r7
 1012a5c:	60a3      	str	r3, [r4, #8]
 1012a5e:	443a      	add	r2, r7
 1012a60:	6022      	str	r2, [r4, #0]
 1012a62:	2b00      	cmp	r3, #0
 1012a64:	d1ec      	bne.n	1012a40 <__sfvwrite_r+0x290>
 1012a66:	4621      	mov	r1, r4
 1012a68:	4648      	mov	r0, r9
 1012a6a:	f7ff fc1d 	bl	10122a8 <_fflush_r>
 1012a6e:	2800      	cmp	r0, #0
 1012a70:	d0e6      	beq.n	1012a40 <__sfvwrite_r+0x290>
 1012a72:	e7ab      	b.n	10129cc <__sfvwrite_r+0x21c>
 1012a74:	462f      	mov	r7, r5
 1012a76:	462b      	mov	r3, r5
 1012a78:	e739      	b.n	10128ee <__sfvwrite_r+0x13e>
 1012a7a:	4621      	mov	r1, r4
 1012a7c:	4648      	mov	r0, r9
 1012a7e:	f7ff fc13 	bl	10122a8 <_fflush_r>
 1012a82:	2800      	cmp	r0, #0
 1012a84:	d089      	beq.n	101299a <__sfvwrite_r+0x1ea>
 1012a86:	e7a1      	b.n	10129cc <__sfvwrite_r+0x21c>
 1012a88:	461a      	mov	r2, r3
 1012a8a:	4631      	mov	r1, r6
 1012a8c:	9300      	str	r3, [sp, #0]
 1012a8e:	461d      	mov	r5, r3
 1012a90:	f000 f9ae 	bl	1012df0 <memmove>
 1012a94:	68a1      	ldr	r1, [r4, #8]
 1012a96:	6822      	ldr	r2, [r4, #0]
 1012a98:	9b00      	ldr	r3, [sp, #0]
 1012a9a:	1ac9      	subs	r1, r1, r3
 1012a9c:	4413      	add	r3, r2
 1012a9e:	60a1      	str	r1, [r4, #8]
 1012aa0:	6023      	str	r3, [r4, #0]
 1012aa2:	e775      	b.n	1012990 <__sfvwrite_r+0x1e0>
 1012aa4:	4648      	mov	r0, r9
 1012aa6:	f000 fe89 	bl	10137bc <_realloc_r>
 1012aaa:	4603      	mov	r3, r0
 1012aac:	2800      	cmp	r0, #0
 1012aae:	f47f af14 	bne.w	10128da <__sfvwrite_r+0x12a>
 1012ab2:	6921      	ldr	r1, [r4, #16]
 1012ab4:	4648      	mov	r0, r9
 1012ab6:	f7ff fd83 	bl	10125c0 <_free_r>
 1012aba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 1012abe:	220c      	movs	r2, #12
 1012ac0:	f8c9 2000 	str.w	r2, [r9]
 1012ac4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 1012ac8:	e782      	b.n	10129d0 <__sfvwrite_r+0x220>
 1012aca:	220c      	movs	r2, #12
 1012acc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 1012ad0:	f8c9 2000 	str.w	r2, [r9]
 1012ad4:	e77c      	b.n	10129d0 <__sfvwrite_r+0x220>
 1012ad6:	f04f 30ff 	mov.w	r0, #4294967295
 1012ada:	e767      	b.n	10129ac <__sfvwrite_r+0x1fc>

01012adc <_fwalk>:
 1012adc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 1012ae0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
 1012ae4:	d01a      	beq.n	1012b1c <_fwalk+0x40>
 1012ae6:	4688      	mov	r8, r1
 1012ae8:	2600      	movs	r6, #0
 1012aea:	e9d7 5401 	ldrd	r5, r4, [r7, #4]
 1012aee:	3d01      	subs	r5, #1
 1012af0:	d40e      	bmi.n	1012b10 <_fwalk+0x34>
 1012af2:	89a3      	ldrh	r3, [r4, #12]
 1012af4:	3d01      	subs	r5, #1
 1012af6:	2b01      	cmp	r3, #1
 1012af8:	d906      	bls.n	1012b08 <_fwalk+0x2c>
 1012afa:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 1012afe:	4620      	mov	r0, r4
 1012b00:	3301      	adds	r3, #1
 1012b02:	d001      	beq.n	1012b08 <_fwalk+0x2c>
 1012b04:	47c0      	blx	r8
 1012b06:	4306      	orrs	r6, r0
 1012b08:	1c6b      	adds	r3, r5, #1
 1012b0a:	f104 0468 	add.w	r4, r4, #104	; 0x68
 1012b0e:	d1f0      	bne.n	1012af2 <_fwalk+0x16>
 1012b10:	683f      	ldr	r7, [r7, #0]
 1012b12:	2f00      	cmp	r7, #0
 1012b14:	d1e9      	bne.n	1012aea <_fwalk+0xe>
 1012b16:	4630      	mov	r0, r6
 1012b18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 1012b1c:	463e      	mov	r6, r7
 1012b1e:	4630      	mov	r0, r6
 1012b20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

01012b24 <_fwalk_reent>:
 1012b24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 1012b28:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
 1012b2c:	d01e      	beq.n	1012b6c <_fwalk_reent+0x48>
 1012b2e:	4688      	mov	r8, r1
 1012b30:	4606      	mov	r6, r0
 1012b32:	f04f 0900 	mov.w	r9, #0
 1012b36:	e9d7 5401 	ldrd	r5, r4, [r7, #4]
 1012b3a:	3d01      	subs	r5, #1
 1012b3c:	d410      	bmi.n	1012b60 <_fwalk_reent+0x3c>
 1012b3e:	89a3      	ldrh	r3, [r4, #12]
 1012b40:	3d01      	subs	r5, #1
 1012b42:	2b01      	cmp	r3, #1
 1012b44:	d908      	bls.n	1012b58 <_fwalk_reent+0x34>
 1012b46:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 1012b4a:	4621      	mov	r1, r4
 1012b4c:	4630      	mov	r0, r6
 1012b4e:	3301      	adds	r3, #1
 1012b50:	d002      	beq.n	1012b58 <_fwalk_reent+0x34>
 1012b52:	47c0      	blx	r8
 1012b54:	ea49 0900 	orr.w	r9, r9, r0
 1012b58:	1c6b      	adds	r3, r5, #1
 1012b5a:	f104 0468 	add.w	r4, r4, #104	; 0x68
 1012b5e:	d1ee      	bne.n	1012b3e <_fwalk_reent+0x1a>
 1012b60:	683f      	ldr	r7, [r7, #0]
 1012b62:	2f00      	cmp	r7, #0
 1012b64:	d1e7      	bne.n	1012b36 <_fwalk_reent+0x12>
 1012b66:	4648      	mov	r0, r9
 1012b68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 1012b6c:	46b9      	mov	r9, r7
 1012b6e:	4648      	mov	r0, r9
 1012b70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

01012b74 <_findenv_r>:
 1012b74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 1012b78:	f24a 1764 	movw	r7, #41316	; 0xa164
 1012b7c:	f2c0 1705 	movt	r7, #261	; 0x105
 1012b80:	460d      	mov	r5, r1
 1012b82:	4616      	mov	r6, r2
 1012b84:	4680      	mov	r8, r0
 1012b86:	f003 f947 	bl	1015e18 <__env_lock>
 1012b8a:	f8d7 9000 	ldr.w	r9, [r7]
 1012b8e:	f1b9 0f00 	cmp.w	r9, #0
 1012b92:	d021      	beq.n	1012bd8 <_findenv_r+0x64>
 1012b94:	782a      	ldrb	r2, [r5, #0]
 1012b96:	462c      	mov	r4, r5
 1012b98:	2a3d      	cmp	r2, #61	; 0x3d
 1012b9a:	bf18      	it	ne
 1012b9c:	2a00      	cmpne	r2, #0
 1012b9e:	d005      	beq.n	1012bac <_findenv_r+0x38>
 1012ba0:	f814 2f01 	ldrb.w	r2, [r4, #1]!
 1012ba4:	2a00      	cmp	r2, #0
 1012ba6:	bf18      	it	ne
 1012ba8:	2a3d      	cmpne	r2, #61	; 0x3d
 1012baa:	d1f9      	bne.n	1012ba0 <_findenv_r+0x2c>
 1012bac:	2a3d      	cmp	r2, #61	; 0x3d
 1012bae:	d013      	beq.n	1012bd8 <_findenv_r+0x64>
 1012bb0:	f8d9 0000 	ldr.w	r0, [r9]
 1012bb4:	1b64      	subs	r4, r4, r5
 1012bb6:	b178      	cbz	r0, 1012bd8 <_findenv_r+0x64>
 1012bb8:	4622      	mov	r2, r4
 1012bba:	4629      	mov	r1, r5
 1012bbc:	f7fa fbdc 	bl	100d378 <strncmp>
 1012bc0:	b930      	cbnz	r0, 1012bd0 <_findenv_r+0x5c>
 1012bc2:	f8d9 3000 	ldr.w	r3, [r9]
 1012bc6:	eb03 0a04 	add.w	sl, r3, r4
 1012bca:	5d1b      	ldrb	r3, [r3, r4]
 1012bcc:	2b3d      	cmp	r3, #61	; 0x3d
 1012bce:	d009      	beq.n	1012be4 <_findenv_r+0x70>
 1012bd0:	f859 0f04 	ldr.w	r0, [r9, #4]!
 1012bd4:	2800      	cmp	r0, #0
 1012bd6:	d1ef      	bne.n	1012bb8 <_findenv_r+0x44>
 1012bd8:	4640      	mov	r0, r8
 1012bda:	f003 f91f 	bl	1015e1c <__env_unlock>
 1012bde:	2000      	movs	r0, #0
 1012be0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 1012be4:	683b      	ldr	r3, [r7, #0]
 1012be6:	4640      	mov	r0, r8
 1012be8:	eba9 0303 	sub.w	r3, r9, r3
 1012bec:	109b      	asrs	r3, r3, #2
 1012bee:	6033      	str	r3, [r6, #0]
 1012bf0:	f003 f914 	bl	1015e1c <__env_unlock>
 1012bf4:	f10a 0001 	add.w	r0, sl, #1
 1012bf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

01012bfc <_getenv_r>:
 1012bfc:	b500      	push	{lr}
 1012bfe:	b083      	sub	sp, #12
 1012c00:	aa01      	add	r2, sp, #4
 1012c02:	f7ff ffb7 	bl	1012b74 <_findenv_r>
 1012c06:	b003      	add	sp, #12
 1012c08:	f85d fb04 	ldr.w	pc, [sp], #4

01012c0c <__localeconv_l>:
 1012c0c:	30f0      	adds	r0, #240	; 0xf0
 1012c0e:	4770      	bx	lr

01012c10 <_localeconv_r>:
 1012c10:	f249 7298 	movw	r2, #38808	; 0x9798
 1012c14:	f2c0 1205 	movt	r2, #261	; 0x105
 1012c18:	f649 33c8 	movw	r3, #39880	; 0x9bc8
 1012c1c:	f2c0 1305 	movt	r3, #261	; 0x105
 1012c20:	6812      	ldr	r2, [r2, #0]
 1012c22:	6b50      	ldr	r0, [r2, #52]	; 0x34
 1012c24:	2800      	cmp	r0, #0
 1012c26:	bf08      	it	eq
 1012c28:	4618      	moveq	r0, r3
 1012c2a:	30f0      	adds	r0, #240	; 0xf0
 1012c2c:	4770      	bx	lr
 1012c2e:	bf00      	nop

01012c30 <localeconv>:
 1012c30:	f249 7298 	movw	r2, #38808	; 0x9798
 1012c34:	f2c0 1205 	movt	r2, #261	; 0x105
 1012c38:	f649 33c8 	movw	r3, #39880	; 0x9bc8
 1012c3c:	f2c0 1305 	movt	r3, #261	; 0x105
 1012c40:	6812      	ldr	r2, [r2, #0]
 1012c42:	6b50      	ldr	r0, [r2, #52]	; 0x34
 1012c44:	2800      	cmp	r0, #0
 1012c46:	bf08      	it	eq
 1012c48:	4618      	moveq	r0, r3
 1012c4a:	30f0      	adds	r0, #240	; 0xf0
 1012c4c:	4770      	bx	lr
 1012c4e:	bf00      	nop

01012c50 <__swhatbuf_r>:
 1012c50:	b570      	push	{r4, r5, r6, lr}
 1012c52:	460c      	mov	r4, r1
 1012c54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 1012c58:	b096      	sub	sp, #88	; 0x58
 1012c5a:	4615      	mov	r5, r2
 1012c5c:	461e      	mov	r6, r3
 1012c5e:	2900      	cmp	r1, #0
 1012c60:	db14      	blt.n	1012c8c <__swhatbuf_r+0x3c>
 1012c62:	466a      	mov	r2, sp
 1012c64:	f003 f9b6 	bl	1015fd4 <_fstat_r>
 1012c68:	2800      	cmp	r0, #0
 1012c6a:	db0f      	blt.n	1012c8c <__swhatbuf_r+0x3c>
 1012c6c:	9a01      	ldr	r2, [sp, #4]
 1012c6e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 1012c72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 1012c76:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 1012c7a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
 1012c7e:	fab2 f282 	clz	r2, r2
 1012c82:	0952      	lsrs	r2, r2, #5
 1012c84:	6032      	str	r2, [r6, #0]
 1012c86:	602b      	str	r3, [r5, #0]
 1012c88:	b016      	add	sp, #88	; 0x58
 1012c8a:	bd70      	pop	{r4, r5, r6, pc}
 1012c8c:	89a2      	ldrh	r2, [r4, #12]
 1012c8e:	2300      	movs	r3, #0
 1012c90:	6033      	str	r3, [r6, #0]
 1012c92:	f012 0080 	ands.w	r0, r2, #128	; 0x80
 1012c96:	d004      	beq.n	1012ca2 <__swhatbuf_r+0x52>
 1012c98:	4618      	mov	r0, r3
 1012c9a:	2340      	movs	r3, #64	; 0x40
 1012c9c:	602b      	str	r3, [r5, #0]
 1012c9e:	b016      	add	sp, #88	; 0x58
 1012ca0:	bd70      	pop	{r4, r5, r6, pc}
 1012ca2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 1012ca6:	602b      	str	r3, [r5, #0]
 1012ca8:	b016      	add	sp, #88	; 0x58
 1012caa:	bd70      	pop	{r4, r5, r6, pc}

01012cac <__smakebuf_r>:
 1012cac:	898a      	ldrh	r2, [r1, #12]
 1012cae:	460b      	mov	r3, r1
 1012cb0:	0792      	lsls	r2, r2, #30
 1012cb2:	d506      	bpl.n	1012cc2 <__smakebuf_r+0x16>
 1012cb4:	f101 0243 	add.w	r2, r1, #67	; 0x43
 1012cb8:	2101      	movs	r1, #1
 1012cba:	601a      	str	r2, [r3, #0]
 1012cbc:	e9c3 2104 	strd	r2, r1, [r3, #16]
 1012cc0:	4770      	bx	lr
 1012cc2:	b570      	push	{r4, r5, r6, lr}
 1012cc4:	b082      	sub	sp, #8
 1012cc6:	ab01      	add	r3, sp, #4
 1012cc8:	4606      	mov	r6, r0
 1012cca:	466a      	mov	r2, sp
 1012ccc:	460c      	mov	r4, r1
 1012cce:	f7ff ffbf 	bl	1012c50 <__swhatbuf_r>
 1012cd2:	9900      	ldr	r1, [sp, #0]
 1012cd4:	4605      	mov	r5, r0
 1012cd6:	4630      	mov	r0, r6
 1012cd8:	f7f8 fe9a 	bl	100ba10 <_malloc_r>
 1012cdc:	b198      	cbz	r0, 1012d06 <__smakebuf_r+0x5a>
 1012cde:	9900      	ldr	r1, [sp, #0]
 1012ce0:	f242 3309 	movw	r3, #8969	; 0x2309
 1012ce4:	9a01      	ldr	r2, [sp, #4]
 1012ce6:	f2c0 1301 	movt	r3, #257	; 0x101
 1012cea:	63f3      	str	r3, [r6, #60]	; 0x3c
 1012cec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 1012cf0:	6020      	str	r0, [r4, #0]
 1012cf2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 1012cf6:	6120      	str	r0, [r4, #16]
 1012cf8:	6161      	str	r1, [r4, #20]
 1012cfa:	81a3      	strh	r3, [r4, #12]
 1012cfc:	b99a      	cbnz	r2, 1012d26 <__smakebuf_r+0x7a>
 1012cfe:	432b      	orrs	r3, r5
 1012d00:	81a3      	strh	r3, [r4, #12]
 1012d02:	b002      	add	sp, #8
 1012d04:	bd70      	pop	{r4, r5, r6, pc}
 1012d06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 1012d0a:	059a      	lsls	r2, r3, #22
 1012d0c:	d4f9      	bmi.n	1012d02 <__smakebuf_r+0x56>
 1012d0e:	f023 0303 	bic.w	r3, r3, #3
 1012d12:	f104 0243 	add.w	r2, r4, #67	; 0x43
 1012d16:	f043 0302 	orr.w	r3, r3, #2
 1012d1a:	6022      	str	r2, [r4, #0]
 1012d1c:	81a3      	strh	r3, [r4, #12]
 1012d1e:	2301      	movs	r3, #1
 1012d20:	e9c4 2304 	strd	r2, r3, [r4, #16]
 1012d24:	e7ed      	b.n	1012d02 <__smakebuf_r+0x56>
 1012d26:	4630      	mov	r0, r6
 1012d28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 1012d2c:	f003 f968 	bl	1016000 <_isatty_r>
 1012d30:	b910      	cbnz	r0, 1012d38 <__smakebuf_r+0x8c>
 1012d32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 1012d36:	e7e2      	b.n	1012cfe <__smakebuf_r+0x52>
 1012d38:	89a3      	ldrh	r3, [r4, #12]
 1012d3a:	f023 0303 	bic.w	r3, r3, #3
 1012d3e:	f043 0301 	orr.w	r3, r3, #1
 1012d42:	b21b      	sxth	r3, r3
 1012d44:	e7db      	b.n	1012cfe <__smakebuf_r+0x52>
 1012d46:	bf00      	nop
	...

01012d50 <memchr>:
 1012d50:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 1012d54:	2a10      	cmp	r2, #16
 1012d56:	db2b      	blt.n	1012db0 <memchr+0x60>
 1012d58:	f010 0f07 	tst.w	r0, #7
 1012d5c:	d008      	beq.n	1012d70 <memchr+0x20>
 1012d5e:	f810 3b01 	ldrb.w	r3, [r0], #1
 1012d62:	3a01      	subs	r2, #1
 1012d64:	428b      	cmp	r3, r1
 1012d66:	d02d      	beq.n	1012dc4 <memchr+0x74>
 1012d68:	f010 0f07 	tst.w	r0, #7
 1012d6c:	b342      	cbz	r2, 1012dc0 <memchr+0x70>
 1012d6e:	d1f6      	bne.n	1012d5e <memchr+0xe>
 1012d70:	b4f0      	push	{r4, r5, r6, r7}
 1012d72:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 1012d76:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 1012d7a:	f022 0407 	bic.w	r4, r2, #7
 1012d7e:	f07f 0700 	mvns.w	r7, #0
 1012d82:	2300      	movs	r3, #0
 1012d84:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 1012d88:	3c08      	subs	r4, #8
 1012d8a:	ea85 0501 	eor.w	r5, r5, r1
 1012d8e:	ea86 0601 	eor.w	r6, r6, r1
 1012d92:	fa85 f547 	uadd8	r5, r5, r7
 1012d96:	faa3 f587 	sel	r5, r3, r7
 1012d9a:	fa86 f647 	uadd8	r6, r6, r7
 1012d9e:	faa5 f687 	sel	r6, r5, r7
 1012da2:	b98e      	cbnz	r6, 1012dc8 <memchr+0x78>
 1012da4:	d1ee      	bne.n	1012d84 <memchr+0x34>
 1012da6:	bcf0      	pop	{r4, r5, r6, r7}
 1012da8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 1012dac:	f002 0207 	and.w	r2, r2, #7
 1012db0:	b132      	cbz	r2, 1012dc0 <memchr+0x70>
 1012db2:	f810 3b01 	ldrb.w	r3, [r0], #1
 1012db6:	3a01      	subs	r2, #1
 1012db8:	ea83 0301 	eor.w	r3, r3, r1
 1012dbc:	b113      	cbz	r3, 1012dc4 <memchr+0x74>
 1012dbe:	d1f8      	bne.n	1012db2 <memchr+0x62>
 1012dc0:	2000      	movs	r0, #0
 1012dc2:	4770      	bx	lr
 1012dc4:	3801      	subs	r0, #1
 1012dc6:	4770      	bx	lr
 1012dc8:	2d00      	cmp	r5, #0
 1012dca:	bf06      	itte	eq
 1012dcc:	4635      	moveq	r5, r6
 1012dce:	3803      	subeq	r0, #3
 1012dd0:	3807      	subne	r0, #7
 1012dd2:	f015 0f01 	tst.w	r5, #1
 1012dd6:	d107      	bne.n	1012de8 <memchr+0x98>
 1012dd8:	3001      	adds	r0, #1
 1012dda:	f415 7f80 	tst.w	r5, #256	; 0x100
 1012dde:	bf02      	ittt	eq
 1012de0:	3001      	addeq	r0, #1
 1012de2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 1012de6:	3001      	addeq	r0, #1
 1012de8:	bcf0      	pop	{r4, r5, r6, r7}
 1012dea:	3801      	subs	r0, #1
 1012dec:	4770      	bx	lr
 1012dee:	bf00      	nop

01012df0 <memmove>:
 1012df0:	4288      	cmp	r0, r1
 1012df2:	b4f0      	push	{r4, r5, r6, r7}
 1012df4:	d90d      	bls.n	1012e12 <memmove+0x22>
 1012df6:	188b      	adds	r3, r1, r2
 1012df8:	4283      	cmp	r3, r0
 1012dfa:	d90a      	bls.n	1012e12 <memmove+0x22>
 1012dfc:	1884      	adds	r4, r0, r2
 1012dfe:	b132      	cbz	r2, 1012e0e <memmove+0x1e>
 1012e00:	4622      	mov	r2, r4
 1012e02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 1012e06:	4299      	cmp	r1, r3
 1012e08:	f802 4d01 	strb.w	r4, [r2, #-1]!
 1012e0c:	d1f9      	bne.n	1012e02 <memmove+0x12>
 1012e0e:	bcf0      	pop	{r4, r5, r6, r7}
 1012e10:	4770      	bx	lr
 1012e12:	2a0f      	cmp	r2, #15
 1012e14:	d80e      	bhi.n	1012e34 <memmove+0x44>
 1012e16:	4603      	mov	r3, r0
 1012e18:	1e54      	subs	r4, r2, #1
 1012e1a:	2a00      	cmp	r2, #0
 1012e1c:	d0f7      	beq.n	1012e0e <memmove+0x1e>
 1012e1e:	3401      	adds	r4, #1
 1012e20:	3b01      	subs	r3, #1
 1012e22:	440c      	add	r4, r1
 1012e24:	f811 2b01 	ldrb.w	r2, [r1], #1
 1012e28:	42a1      	cmp	r1, r4
 1012e2a:	f803 2f01 	strb.w	r2, [r3, #1]!
 1012e2e:	d1f9      	bne.n	1012e24 <memmove+0x34>
 1012e30:	bcf0      	pop	{r4, r5, r6, r7}
 1012e32:	4770      	bx	lr
 1012e34:	ea40 0301 	orr.w	r3, r0, r1
 1012e38:	079b      	lsls	r3, r3, #30
 1012e3a:	d13d      	bne.n	1012eb8 <memmove+0xc8>
 1012e3c:	f1a2 0510 	sub.w	r5, r2, #16
 1012e40:	f101 0420 	add.w	r4, r1, #32
 1012e44:	f101 0610 	add.w	r6, r1, #16
 1012e48:	f100 0710 	add.w	r7, r0, #16
 1012e4c:	092d      	lsrs	r5, r5, #4
 1012e4e:	eb04 1405 	add.w	r4, r4, r5, lsl #4
 1012e52:	f856 3c10 	ldr.w	r3, [r6, #-16]
 1012e56:	3610      	adds	r6, #16
 1012e58:	3710      	adds	r7, #16
 1012e5a:	f847 3c20 	str.w	r3, [r7, #-32]
 1012e5e:	f856 3c1c 	ldr.w	r3, [r6, #-28]
 1012e62:	f847 3c1c 	str.w	r3, [r7, #-28]
 1012e66:	f856 3c18 	ldr.w	r3, [r6, #-24]
 1012e6a:	f847 3c18 	str.w	r3, [r7, #-24]
 1012e6e:	f856 3c14 	ldr.w	r3, [r6, #-20]
 1012e72:	42a6      	cmp	r6, r4
 1012e74:	f847 3c14 	str.w	r3, [r7, #-20]
 1012e78:	d1eb      	bne.n	1012e52 <memmove+0x62>
 1012e7a:	1c6b      	adds	r3, r5, #1
 1012e7c:	f012 0f0c 	tst.w	r2, #12
 1012e80:	f002 050f 	and.w	r5, r2, #15
 1012e84:	ea4f 1303 	mov.w	r3, r3, lsl #4
 1012e88:	4419      	add	r1, r3
 1012e8a:	bf08      	it	eq
 1012e8c:	462a      	moveq	r2, r5
 1012e8e:	4403      	add	r3, r0
 1012e90:	d0c2      	beq.n	1012e18 <memmove+0x28>
 1012e92:	1f1f      	subs	r7, r3, #4
 1012e94:	460e      	mov	r6, r1
 1012e96:	f856 cb04 	ldr.w	ip, [r6], #4
 1012e9a:	1bac      	subs	r4, r5, r6
 1012e9c:	440c      	add	r4, r1
 1012e9e:	f847 cf04 	str.w	ip, [r7, #4]!
 1012ea2:	2c03      	cmp	r4, #3
 1012ea4:	d8f7      	bhi.n	1012e96 <memmove+0xa6>
 1012ea6:	1f2c      	subs	r4, r5, #4
 1012ea8:	f002 0203 	and.w	r2, r2, #3
 1012eac:	f024 0403 	bic.w	r4, r4, #3
 1012eb0:	3404      	adds	r4, #4
 1012eb2:	4423      	add	r3, r4
 1012eb4:	4421      	add	r1, r4
 1012eb6:	e7af      	b.n	1012e18 <memmove+0x28>
 1012eb8:	1e54      	subs	r4, r2, #1
 1012eba:	4603      	mov	r3, r0
 1012ebc:	e7af      	b.n	1012e1e <memmove+0x2e>
 1012ebe:	bf00      	nop

01012ec0 <_Balloc>:
 1012ec0:	b538      	push	{r3, r4, r5, lr}
 1012ec2:	4605      	mov	r5, r0
 1012ec4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 1012ec6:	460c      	mov	r4, r1
 1012ec8:	b14b      	cbz	r3, 1012ede <_Balloc+0x1e>
 1012eca:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 1012ece:	b180      	cbz	r0, 1012ef2 <_Balloc+0x32>
 1012ed0:	6802      	ldr	r2, [r0, #0]
 1012ed2:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 1012ed6:	2300      	movs	r3, #0
 1012ed8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 1012edc:	bd38      	pop	{r3, r4, r5, pc}
 1012ede:	2221      	movs	r2, #33	; 0x21
 1012ee0:	2104      	movs	r1, #4
 1012ee2:	f002 ff53 	bl	1015d8c <_calloc_r>
 1012ee6:	4603      	mov	r3, r0
 1012ee8:	64e8      	str	r0, [r5, #76]	; 0x4c
 1012eea:	2800      	cmp	r0, #0
 1012eec:	d1ed      	bne.n	1012eca <_Balloc+0xa>
 1012eee:	2000      	movs	r0, #0
 1012ef0:	bd38      	pop	{r3, r4, r5, pc}
 1012ef2:	2101      	movs	r1, #1
 1012ef4:	4628      	mov	r0, r5
 1012ef6:	fa01 f504 	lsl.w	r5, r1, r4
 1012efa:	1d6a      	adds	r2, r5, #5
 1012efc:	0092      	lsls	r2, r2, #2
 1012efe:	f002 ff45 	bl	1015d8c <_calloc_r>
 1012f02:	2800      	cmp	r0, #0
 1012f04:	d0f3      	beq.n	1012eee <_Balloc+0x2e>
 1012f06:	e9c0 4501 	strd	r4, r5, [r0, #4]
 1012f0a:	e7e4      	b.n	1012ed6 <_Balloc+0x16>

01012f0c <_Bfree>:
 1012f0c:	b131      	cbz	r1, 1012f1c <_Bfree+0x10>
 1012f0e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 1012f10:	684a      	ldr	r2, [r1, #4]
 1012f12:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 1012f16:	6008      	str	r0, [r1, #0]
 1012f18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 1012f1c:	4770      	bx	lr
 1012f1e:	bf00      	nop

01012f20 <__multadd>:
 1012f20:	b5f0      	push	{r4, r5, r6, r7, lr}
 1012f22:	f101 0714 	add.w	r7, r1, #20
 1012f26:	690c      	ldr	r4, [r1, #16]
 1012f28:	b083      	sub	sp, #12
 1012f2a:	460d      	mov	r5, r1
 1012f2c:	4606      	mov	r6, r0
 1012f2e:	f04f 0c00 	mov.w	ip, #0
 1012f32:	6838      	ldr	r0, [r7, #0]
 1012f34:	f10c 0c01 	add.w	ip, ip, #1
 1012f38:	4564      	cmp	r4, ip
 1012f3a:	b281      	uxth	r1, r0
 1012f3c:	ea4f 4010 	mov.w	r0, r0, lsr #16
 1012f40:	fb02 3301 	mla	r3, r2, r1, r3
 1012f44:	ea4f 4113 	mov.w	r1, r3, lsr #16
 1012f48:	b29b      	uxth	r3, r3
 1012f4a:	fb02 1000 	mla	r0, r2, r0, r1
 1012f4e:	eb03 4100 	add.w	r1, r3, r0, lsl #16
 1012f52:	ea4f 4310 	mov.w	r3, r0, lsr #16
 1012f56:	f847 1b04 	str.w	r1, [r7], #4
 1012f5a:	dcea      	bgt.n	1012f32 <__multadd+0x12>
 1012f5c:	b13b      	cbz	r3, 1012f6e <__multadd+0x4e>
 1012f5e:	68aa      	ldr	r2, [r5, #8]
 1012f60:	42a2      	cmp	r2, r4
 1012f62:	dd07      	ble.n	1012f74 <__multadd+0x54>
 1012f64:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 1012f68:	3401      	adds	r4, #1
 1012f6a:	6153      	str	r3, [r2, #20]
 1012f6c:	612c      	str	r4, [r5, #16]
 1012f6e:	4628      	mov	r0, r5
 1012f70:	b003      	add	sp, #12
 1012f72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 1012f74:	6869      	ldr	r1, [r5, #4]
 1012f76:	4630      	mov	r0, r6
 1012f78:	9301      	str	r3, [sp, #4]
 1012f7a:	3101      	adds	r1, #1
 1012f7c:	f7ff ffa0 	bl	1012ec0 <_Balloc>
 1012f80:	692a      	ldr	r2, [r5, #16]
 1012f82:	f105 010c 	add.w	r1, r5, #12
 1012f86:	3202      	adds	r2, #2
 1012f88:	0092      	lsls	r2, r2, #2
 1012f8a:	4607      	mov	r7, r0
 1012f8c:	300c      	adds	r0, #12
 1012f8e:	f7f9 ea58 	blx	100c440 <memcpy>
 1012f92:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
 1012f94:	6869      	ldr	r1, [r5, #4]
 1012f96:	9b01      	ldr	r3, [sp, #4]
 1012f98:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 1012f9c:	6028      	str	r0, [r5, #0]
 1012f9e:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
 1012fa2:	463d      	mov	r5, r7
 1012fa4:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 1012fa8:	3401      	adds	r4, #1
 1012faa:	6153      	str	r3, [r2, #20]
 1012fac:	612c      	str	r4, [r5, #16]
 1012fae:	e7de      	b.n	1012f6e <__multadd+0x4e>

01012fb0 <__s2b>:
 1012fb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 1012fb4:	461d      	mov	r5, r3
 1012fb6:	f648 6639 	movw	r6, #36409	; 0x8e39
 1012fba:	3308      	adds	r3, #8
 1012fbc:	f6c3 06e3 	movt	r6, #14563	; 0x38e3
 1012fc0:	4607      	mov	r7, r0
 1012fc2:	460c      	mov	r4, r1
 1012fc4:	2d09      	cmp	r5, #9
 1012fc6:	fb86 0103 	smull	r0, r1, r6, r3
 1012fca:	ea4f 73e3 	mov.w	r3, r3, asr #31
 1012fce:	4690      	mov	r8, r2
 1012fd0:	9e08      	ldr	r6, [sp, #32]
 1012fd2:	ebc3 0261 	rsb	r2, r3, r1, asr #1
 1012fd6:	dd35      	ble.n	1013044 <__s2b+0x94>
 1012fd8:	2301      	movs	r3, #1
 1012fda:	2100      	movs	r1, #0
 1012fdc:	005b      	lsls	r3, r3, #1
 1012fde:	3101      	adds	r1, #1
 1012fe0:	429a      	cmp	r2, r3
 1012fe2:	dcfb      	bgt.n	1012fdc <__s2b+0x2c>
 1012fe4:	4638      	mov	r0, r7
 1012fe6:	f7ff ff6b 	bl	1012ec0 <_Balloc>
 1012fea:	f1b8 0f09 	cmp.w	r8, #9
 1012fee:	f04f 0301 	mov.w	r3, #1
 1012ff2:	bfdc      	itt	le
 1012ff4:	340a      	addle	r4, #10
 1012ff6:	f04f 0809 	movle.w	r8, #9
 1012ffa:	6146      	str	r6, [r0, #20]
 1012ffc:	6103      	str	r3, [r0, #16]
 1012ffe:	dd10      	ble.n	1013022 <__s2b+0x72>
 1013000:	f104 0909 	add.w	r9, r4, #9
 1013004:	4444      	add	r4, r8
 1013006:	464e      	mov	r6, r9
 1013008:	f816 3b01 	ldrb.w	r3, [r6], #1
 101300c:	4601      	mov	r1, r0
 101300e:	220a      	movs	r2, #10
 1013010:	4638      	mov	r0, r7
 1013012:	3b30      	subs	r3, #48	; 0x30
 1013014:	f7ff ff84 	bl	1012f20 <__multadd>
 1013018:	42b4      	cmp	r4, r6
 101301a:	d1f5      	bne.n	1013008 <__s2b+0x58>
 101301c:	f1a8 0408 	sub.w	r4, r8, #8
 1013020:	444c      	add	r4, r9
 1013022:	4545      	cmp	r5, r8
 1013024:	dd0c      	ble.n	1013040 <__s2b+0x90>
 1013026:	eba5 0508 	sub.w	r5, r5, r8
 101302a:	4425      	add	r5, r4
 101302c:	f814 3b01 	ldrb.w	r3, [r4], #1
 1013030:	4601      	mov	r1, r0
 1013032:	220a      	movs	r2, #10
 1013034:	4638      	mov	r0, r7
 1013036:	3b30      	subs	r3, #48	; 0x30
 1013038:	f7ff ff72 	bl	1012f20 <__multadd>
 101303c:	42a5      	cmp	r5, r4
 101303e:	d1f5      	bne.n	101302c <__s2b+0x7c>
 1013040:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 1013044:	2100      	movs	r1, #0
 1013046:	e7cd      	b.n	1012fe4 <__s2b+0x34>

01013048 <__hi0bits>:
 1013048:	0c02      	lsrs	r2, r0, #16
 101304a:	4603      	mov	r3, r0
 101304c:	2000      	movs	r0, #0
 101304e:	0412      	lsls	r2, r2, #16
 1013050:	b90a      	cbnz	r2, 1013056 <__hi0bits+0xe>
 1013052:	041b      	lsls	r3, r3, #16
 1013054:	2010      	movs	r0, #16
 1013056:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 101305a:	bf04      	itt	eq
 101305c:	021b      	lsleq	r3, r3, #8
 101305e:	3008      	addeq	r0, #8
 1013060:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 1013064:	bf04      	itt	eq
 1013066:	011b      	lsleq	r3, r3, #4
 1013068:	3004      	addeq	r0, #4
 101306a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 101306e:	bf04      	itt	eq
 1013070:	009b      	lsleq	r3, r3, #2
 1013072:	3002      	addeq	r0, #2
 1013074:	2b00      	cmp	r3, #0
 1013076:	db05      	blt.n	1013084 <__hi0bits+0x3c>
 1013078:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 101307c:	f100 0001 	add.w	r0, r0, #1
 1013080:	bf08      	it	eq
 1013082:	2020      	moveq	r0, #32
 1013084:	4770      	bx	lr
 1013086:	bf00      	nop

01013088 <__lo0bits>:
 1013088:	6803      	ldr	r3, [r0, #0]
 101308a:	4601      	mov	r1, r0
 101308c:	f013 0207 	ands.w	r2, r3, #7
 1013090:	d009      	beq.n	10130a6 <__lo0bits+0x1e>
 1013092:	07da      	lsls	r2, r3, #31
 1013094:	d422      	bmi.n	10130dc <__lo0bits+0x54>
 1013096:	0798      	lsls	r0, r3, #30
 1013098:	bf4b      	itete	mi
 101309a:	085b      	lsrmi	r3, r3, #1
 101309c:	089b      	lsrpl	r3, r3, #2
 101309e:	2001      	movmi	r0, #1
 10130a0:	2002      	movpl	r0, #2
 10130a2:	600b      	str	r3, [r1, #0]
 10130a4:	4770      	bx	lr
 10130a6:	b298      	uxth	r0, r3
 10130a8:	b9b0      	cbnz	r0, 10130d8 <__lo0bits+0x50>
 10130aa:	0c1b      	lsrs	r3, r3, #16
 10130ac:	2010      	movs	r0, #16
 10130ae:	f013 0fff 	tst.w	r3, #255	; 0xff
 10130b2:	bf04      	itt	eq
 10130b4:	0a1b      	lsreq	r3, r3, #8
 10130b6:	3008      	addeq	r0, #8
 10130b8:	071a      	lsls	r2, r3, #28
 10130ba:	bf04      	itt	eq
 10130bc:	091b      	lsreq	r3, r3, #4
 10130be:	3004      	addeq	r0, #4
 10130c0:	079a      	lsls	r2, r3, #30
 10130c2:	bf04      	itt	eq
 10130c4:	089b      	lsreq	r3, r3, #2
 10130c6:	3002      	addeq	r0, #2
 10130c8:	07da      	lsls	r2, r3, #31
 10130ca:	d403      	bmi.n	10130d4 <__lo0bits+0x4c>
 10130cc:	085b      	lsrs	r3, r3, #1
 10130ce:	f100 0001 	add.w	r0, r0, #1
 10130d2:	d005      	beq.n	10130e0 <__lo0bits+0x58>
 10130d4:	600b      	str	r3, [r1, #0]
 10130d6:	4770      	bx	lr
 10130d8:	4610      	mov	r0, r2
 10130da:	e7e8      	b.n	10130ae <__lo0bits+0x26>
 10130dc:	2000      	movs	r0, #0
 10130de:	4770      	bx	lr
 10130e0:	2020      	movs	r0, #32
 10130e2:	4770      	bx	lr

010130e4 <__i2b>:
 10130e4:	b510      	push	{r4, lr}
 10130e6:	460c      	mov	r4, r1
 10130e8:	2101      	movs	r1, #1
 10130ea:	f7ff fee9 	bl	1012ec0 <_Balloc>
 10130ee:	2201      	movs	r2, #1
 10130f0:	6144      	str	r4, [r0, #20]
 10130f2:	6102      	str	r2, [r0, #16]
 10130f4:	bd10      	pop	{r4, pc}
 10130f6:	bf00      	nop

010130f8 <__multiply>:
 10130f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 10130fc:	b083      	sub	sp, #12
 10130fe:	690d      	ldr	r5, [r1, #16]
 1013100:	6913      	ldr	r3, [r2, #16]
 1013102:	429d      	cmp	r5, r3
 1013104:	bfb5      	itete	lt
 1013106:	4614      	movlt	r4, r2
 1013108:	460c      	movge	r4, r1
 101310a:	461f      	movlt	r7, r3
 101310c:	469b      	movge	fp, r3
 101310e:	68a3      	ldr	r3, [r4, #8]
 1013110:	bfae      	itee	ge
 1013112:	462f      	movge	r7, r5
 1013114:	46ab      	movlt	fp, r5
 1013116:	460d      	movlt	r5, r1
 1013118:	eb07 080b 	add.w	r8, r7, fp
 101311c:	6861      	ldr	r1, [r4, #4]
 101311e:	bfa8      	it	ge
 1013120:	4615      	movge	r5, r2
 1013122:	4543      	cmp	r3, r8
 1013124:	bfb8      	it	lt
 1013126:	3101      	addlt	r1, #1
 1013128:	f7ff feca 	bl	1012ec0 <_Balloc>
 101312c:	f100 0a14 	add.w	sl, r0, #20
 1013130:	4603      	mov	r3, r0
 1013132:	eb0a 0988 	add.w	r9, sl, r8, lsl #2
 1013136:	9000      	str	r0, [sp, #0]
 1013138:	45ca      	cmp	sl, r9
 101313a:	bf3c      	itt	cc
 101313c:	4653      	movcc	r3, sl
 101313e:	2000      	movcc	r0, #0
 1013140:	d203      	bcs.n	101314a <__multiply+0x52>
 1013142:	f843 0b04 	str.w	r0, [r3], #4
 1013146:	4599      	cmp	r9, r3
 1013148:	d8fb      	bhi.n	1013142 <__multiply+0x4a>
 101314a:	f105 0e14 	add.w	lr, r5, #20
 101314e:	f104 0314 	add.w	r3, r4, #20
 1013152:	eb0e 0b8b 	add.w	fp, lr, fp, lsl #2
 1013156:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 101315a:	45de      	cmp	lr, fp
 101315c:	bf3c      	itt	cc
 101315e:	f8cd 8004 	strcc.w	r8, [sp, #4]
 1013162:	4698      	movcc	r8, r3
 1013164:	d306      	bcc.n	1013174 <__multiply+0x7c>
 1013166:	e051      	b.n	101320c <__multiply+0x114>
 1013168:	0c24      	lsrs	r4, r4, #16
 101316a:	d12a      	bne.n	10131c2 <__multiply+0xca>
 101316c:	45f3      	cmp	fp, lr
 101316e:	f10a 0a04 	add.w	sl, sl, #4
 1013172:	d949      	bls.n	1013208 <__multiply+0x110>
 1013174:	f85e 4b04 	ldr.w	r4, [lr], #4
 1013178:	b2a6      	uxth	r6, r4
 101317a:	2e00      	cmp	r6, #0
 101317c:	d0f4      	beq.n	1013168 <__multiply+0x70>
 101317e:	4645      	mov	r5, r8
 1013180:	4654      	mov	r4, sl
 1013182:	2300      	movs	r3, #0
 1013184:	f855 1b04 	ldr.w	r1, [r5], #4
 1013188:	6820      	ldr	r0, [r4, #0]
 101318a:	42af      	cmp	r7, r5
 101318c:	b28a      	uxth	r2, r1
 101318e:	ea4f 4111 	mov.w	r1, r1, lsr #16
 1013192:	fa1f fc80 	uxth.w	ip, r0
 1013196:	ea4f 4010 	mov.w	r0, r0, lsr #16
 101319a:	fb06 c202 	mla	r2, r6, r2, ip
 101319e:	fb06 0101 	mla	r1, r6, r1, r0
 10131a2:	4413      	add	r3, r2
 10131a4:	eb01 4113 	add.w	r1, r1, r3, lsr #16
 10131a8:	b29b      	uxth	r3, r3
 10131aa:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
 10131ae:	ea4f 4311 	mov.w	r3, r1, lsr #16
 10131b2:	f844 2b04 	str.w	r2, [r4], #4
 10131b6:	d8e5      	bhi.n	1013184 <__multiply+0x8c>
 10131b8:	6023      	str	r3, [r4, #0]
 10131ba:	f85e 4c04 	ldr.w	r4, [lr, #-4]
 10131be:	0c24      	lsrs	r4, r4, #16
 10131c0:	d0d4      	beq.n	101316c <__multiply+0x74>
 10131c2:	f8da 3000 	ldr.w	r3, [sl]
 10131c6:	4645      	mov	r5, r8
 10131c8:	4656      	mov	r6, sl
 10131ca:	2200      	movs	r2, #0
 10131cc:	4618      	mov	r0, r3
 10131ce:	8829      	ldrh	r1, [r5, #0]
 10131d0:	0c00      	lsrs	r0, r0, #16
 10131d2:	b29b      	uxth	r3, r3
 10131d4:	fb04 0001 	mla	r0, r4, r1, r0
 10131d8:	4402      	add	r2, r0
 10131da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 10131de:	f846 3b04 	str.w	r3, [r6], #4
 10131e2:	f855 3b04 	ldr.w	r3, [r5], #4
 10131e6:	6830      	ldr	r0, [r6, #0]
 10131e8:	42af      	cmp	r7, r5
 10131ea:	ea4f 4313 	mov.w	r3, r3, lsr #16
 10131ee:	b281      	uxth	r1, r0
 10131f0:	fb04 1303 	mla	r3, r4, r3, r1
 10131f4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 10131f8:	ea4f 4213 	mov.w	r2, r3, lsr #16
 10131fc:	d8e7      	bhi.n	10131ce <__multiply+0xd6>
 10131fe:	45f3      	cmp	fp, lr
 1013200:	6033      	str	r3, [r6, #0]
 1013202:	f10a 0a04 	add.w	sl, sl, #4
 1013206:	d8b5      	bhi.n	1013174 <__multiply+0x7c>
 1013208:	f8dd 8004 	ldr.w	r8, [sp, #4]
 101320c:	f1b8 0f00 	cmp.w	r8, #0
 1013210:	dd0b      	ble.n	101322a <__multiply+0x132>
 1013212:	f859 3c04 	ldr.w	r3, [r9, #-4]
 1013216:	f1a9 0904 	sub.w	r9, r9, #4
 101321a:	b11b      	cbz	r3, 1013224 <__multiply+0x12c>
 101321c:	e005      	b.n	101322a <__multiply+0x132>
 101321e:	f859 3d04 	ldr.w	r3, [r9, #-4]!
 1013222:	b913      	cbnz	r3, 101322a <__multiply+0x132>
 1013224:	f1b8 0801 	subs.w	r8, r8, #1
 1013228:	d1f9      	bne.n	101321e <__multiply+0x126>
 101322a:	9800      	ldr	r0, [sp, #0]
 101322c:	f8c0 8010 	str.w	r8, [r0, #16]
 1013230:	b003      	add	sp, #12
 1013232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1013236:	bf00      	nop

01013238 <__pow5mult>:
 1013238:	f012 0303 	ands.w	r3, r2, #3
 101323c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 1013240:	4614      	mov	r4, r2
 1013242:	4607      	mov	r7, r0
 1013244:	bf08      	it	eq
 1013246:	460d      	moveq	r5, r1
 1013248:	d12d      	bne.n	10132a6 <__pow5mult+0x6e>
 101324a:	10a4      	asrs	r4, r4, #2
 101324c:	d01c      	beq.n	1013288 <__pow5mult+0x50>
 101324e:	6cbe      	ldr	r6, [r7, #72]	; 0x48
 1013250:	b3ae      	cbz	r6, 10132be <__pow5mult+0x86>
 1013252:	07e3      	lsls	r3, r4, #31
 1013254:	f04f 0800 	mov.w	r8, #0
 1013258:	d406      	bmi.n	1013268 <__pow5mult+0x30>
 101325a:	1064      	asrs	r4, r4, #1
 101325c:	d014      	beq.n	1013288 <__pow5mult+0x50>
 101325e:	6830      	ldr	r0, [r6, #0]
 1013260:	b1a8      	cbz	r0, 101328e <__pow5mult+0x56>
 1013262:	4606      	mov	r6, r0
 1013264:	07e3      	lsls	r3, r4, #31
 1013266:	d5f8      	bpl.n	101325a <__pow5mult+0x22>
 1013268:	4632      	mov	r2, r6
 101326a:	4629      	mov	r1, r5
 101326c:	4638      	mov	r0, r7
 101326e:	f7ff ff43 	bl	10130f8 <__multiply>
 1013272:	b1b5      	cbz	r5, 10132a2 <__pow5mult+0x6a>
 1013274:	686a      	ldr	r2, [r5, #4]
 1013276:	1064      	asrs	r4, r4, #1
 1013278:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 101327a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 101327e:	6029      	str	r1, [r5, #0]
 1013280:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 1013284:	4605      	mov	r5, r0
 1013286:	d1ea      	bne.n	101325e <__pow5mult+0x26>
 1013288:	4628      	mov	r0, r5
 101328a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 101328e:	4632      	mov	r2, r6
 1013290:	4631      	mov	r1, r6
 1013292:	4638      	mov	r0, r7
 1013294:	f7ff ff30 	bl	10130f8 <__multiply>
 1013298:	6030      	str	r0, [r6, #0]
 101329a:	4606      	mov	r6, r0
 101329c:	f8c0 8000 	str.w	r8, [r0]
 10132a0:	e7e0      	b.n	1013264 <__pow5mult+0x2c>
 10132a2:	4605      	mov	r5, r0
 10132a4:	e7d9      	b.n	101325a <__pow5mult+0x22>
 10132a6:	1e5a      	subs	r2, r3, #1
 10132a8:	f246 6598 	movw	r5, #26264	; 0x6698
 10132ac:	f2c0 1505 	movt	r5, #261	; 0x105
 10132b0:	2300      	movs	r3, #0
 10132b2:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 10132b6:	f7ff fe33 	bl	1012f20 <__multadd>
 10132ba:	4605      	mov	r5, r0
 10132bc:	e7c5      	b.n	101324a <__pow5mult+0x12>
 10132be:	2101      	movs	r1, #1
 10132c0:	4638      	mov	r0, r7
 10132c2:	f7ff fdfd 	bl	1012ec0 <_Balloc>
 10132c6:	2301      	movs	r3, #1
 10132c8:	f240 2271 	movw	r2, #625	; 0x271
 10132cc:	4606      	mov	r6, r0
 10132ce:	e9c0 3204 	strd	r3, r2, [r0, #16]
 10132d2:	2300      	movs	r3, #0
 10132d4:	64b8      	str	r0, [r7, #72]	; 0x48
 10132d6:	6003      	str	r3, [r0, #0]
 10132d8:	e7bb      	b.n	1013252 <__pow5mult+0x1a>
 10132da:	bf00      	nop

010132dc <__lshift>:
 10132dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 10132e0:	ea4f 1962 	mov.w	r9, r2, asr #5
 10132e4:	690e      	ldr	r6, [r1, #16]
 10132e6:	460d      	mov	r5, r1
 10132e8:	688b      	ldr	r3, [r1, #8]
 10132ea:	4690      	mov	r8, r2
 10132ec:	444e      	add	r6, r9
 10132ee:	4607      	mov	r7, r0
 10132f0:	1c74      	adds	r4, r6, #1
 10132f2:	6849      	ldr	r1, [r1, #4]
 10132f4:	429c      	cmp	r4, r3
 10132f6:	dd03      	ble.n	1013300 <__lshift+0x24>
 10132f8:	005b      	lsls	r3, r3, #1
 10132fa:	3101      	adds	r1, #1
 10132fc:	429c      	cmp	r4, r3
 10132fe:	dcfb      	bgt.n	10132f8 <__lshift+0x1c>
 1013300:	4638      	mov	r0, r7
 1013302:	f7ff fddd 	bl	1012ec0 <_Balloc>
 1013306:	f1b9 0f00 	cmp.w	r9, #0
 101330a:	4684      	mov	ip, r0
 101330c:	f100 0014 	add.w	r0, r0, #20
 1013310:	dd0e      	ble.n	1013330 <__lshift+0x54>
 1013312:	f109 0905 	add.w	r9, r9, #5
 1013316:	4603      	mov	r3, r0
 1013318:	2100      	movs	r1, #0
 101331a:	ea4f 0989 	mov.w	r9, r9, lsl #2
 101331e:	eb0c 0209 	add.w	r2, ip, r9
 1013322:	f843 1b04 	str.w	r1, [r3], #4
 1013326:	4293      	cmp	r3, r2
 1013328:	d1fb      	bne.n	1013322 <__lshift+0x46>
 101332a:	f1a9 0914 	sub.w	r9, r9, #20
 101332e:	4448      	add	r0, r9
 1013330:	6929      	ldr	r1, [r5, #16]
 1013332:	f018 081f 	ands.w	r8, r8, #31
 1013336:	f105 0314 	add.w	r3, r5, #20
 101333a:	eb03 0e81 	add.w	lr, r3, r1, lsl #2
 101333e:	d022      	beq.n	1013386 <__lshift+0xaa>
 1013340:	f1c8 0220 	rsb	r2, r8, #32
 1013344:	f04f 0900 	mov.w	r9, #0
 1013348:	6819      	ldr	r1, [r3, #0]
 101334a:	fa01 f108 	lsl.w	r1, r1, r8
 101334e:	ea41 0109 	orr.w	r1, r1, r9
 1013352:	f840 1b04 	str.w	r1, [r0], #4
 1013356:	f853 1b04 	ldr.w	r1, [r3], #4
 101335a:	4573      	cmp	r3, lr
 101335c:	fa21 f902 	lsr.w	r9, r1, r2
 1013360:	d3f2      	bcc.n	1013348 <__lshift+0x6c>
 1013362:	f1b9 0f00 	cmp.w	r9, #0
 1013366:	bf18      	it	ne
 1013368:	4626      	movne	r6, r4
 101336a:	f8c0 9000 	str.w	r9, [r0]
 101336e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 1013370:	4660      	mov	r0, ip
 1013372:	686a      	ldr	r2, [r5, #4]
 1013374:	f8cc 6010 	str.w	r6, [ip, #16]
 1013378:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 101337c:	6029      	str	r1, [r5, #0]
 101337e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 1013382:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 1013386:	3804      	subs	r0, #4
 1013388:	f853 2b04 	ldr.w	r2, [r3], #4
 101338c:	459e      	cmp	lr, r3
 101338e:	f840 2f04 	str.w	r2, [r0, #4]!
 1013392:	d8f9      	bhi.n	1013388 <__lshift+0xac>
 1013394:	e7eb      	b.n	101336e <__lshift+0x92>
 1013396:	bf00      	nop

01013398 <__mcmp>:
 1013398:	b430      	push	{r4, r5}
 101339a:	4605      	mov	r5, r0
 101339c:	690a      	ldr	r2, [r1, #16]
 101339e:	6900      	ldr	r0, [r0, #16]
 10133a0:	1a80      	subs	r0, r0, r2
 10133a2:	d110      	bne.n	10133c6 <__mcmp+0x2e>
 10133a4:	0092      	lsls	r2, r2, #2
 10133a6:	3514      	adds	r5, #20
 10133a8:	3114      	adds	r1, #20
 10133aa:	18ab      	adds	r3, r5, r2
 10133ac:	4411      	add	r1, r2
 10133ae:	e001      	b.n	10133b4 <__mcmp+0x1c>
 10133b0:	429d      	cmp	r5, r3
 10133b2:	d208      	bcs.n	10133c6 <__mcmp+0x2e>
 10133b4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 10133b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 10133bc:	4294      	cmp	r4, r2
 10133be:	d0f7      	beq.n	10133b0 <__mcmp+0x18>
 10133c0:	bf28      	it	cs
 10133c2:	2001      	movcs	r0, #1
 10133c4:	d301      	bcc.n	10133ca <__mcmp+0x32>
 10133c6:	bc30      	pop	{r4, r5}
 10133c8:	4770      	bx	lr
 10133ca:	f04f 30ff 	mov.w	r0, #4294967295
 10133ce:	bc30      	pop	{r4, r5}
 10133d0:	4770      	bx	lr
 10133d2:	bf00      	nop

010133d4 <__mdiff>:
 10133d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 10133d8:	460f      	mov	r7, r1
 10133da:	690d      	ldr	r5, [r1, #16]
 10133dc:	4616      	mov	r6, r2
 10133de:	6911      	ldr	r1, [r2, #16]
 10133e0:	4684      	mov	ip, r0
 10133e2:	f107 0414 	add.w	r4, r7, #20
 10133e6:	f102 0914 	add.w	r9, r2, #20
 10133ea:	1a6d      	subs	r5, r5, r1
 10133ec:	2d00      	cmp	r5, #0
 10133ee:	d15f      	bne.n	10134b0 <__mdiff+0xdc>
 10133f0:	0089      	lsls	r1, r1, #2
 10133f2:	1863      	adds	r3, r4, r1
 10133f4:	4449      	add	r1, r9
 10133f6:	e001      	b.n	10133fc <__mdiff+0x28>
 10133f8:	42a3      	cmp	r3, r4
 10133fa:	d964      	bls.n	10134c6 <__mdiff+0xf2>
 10133fc:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 1013400:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 1013404:	4290      	cmp	r0, r2
 1013406:	d0f7      	beq.n	10133f8 <__mdiff+0x24>
 1013408:	d355      	bcc.n	10134b6 <__mdiff+0xe2>
 101340a:	4660      	mov	r0, ip
 101340c:	6879      	ldr	r1, [r7, #4]
 101340e:	f7ff fd57 	bl	1012ec0 <_Balloc>
 1013412:	f8d7 8010 	ldr.w	r8, [r7, #16]
 1013416:	6933      	ldr	r3, [r6, #16]
 1013418:	46cc      	mov	ip, r9
 101341a:	4627      	mov	r7, r4
 101341c:	2200      	movs	r2, #0
 101341e:	eb04 0e88 	add.w	lr, r4, r8, lsl #2
 1013422:	eb09 0983 	add.w	r9, r9, r3, lsl #2
 1013426:	60c5      	str	r5, [r0, #12]
 1013428:	f100 0514 	add.w	r5, r0, #20
 101342c:	e000      	b.n	1013430 <__mdiff+0x5c>
 101342e:	4625      	mov	r5, r4
 1013430:	f857 ab04 	ldr.w	sl, [r7], #4
 1013434:	462c      	mov	r4, r5
 1013436:	f85c 1b04 	ldr.w	r1, [ip], #4
 101343a:	fa12 f38a 	uxtah	r3, r2, sl
 101343e:	45e1      	cmp	r9, ip
 1013440:	fa1f fb81 	uxth.w	fp, r1
 1013444:	ea4f 4211 	mov.w	r2, r1, lsr #16
 1013448:	eba3 030b 	sub.w	r3, r3, fp
 101344c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 1013450:	463e      	mov	r6, r7
 1013452:	eb02 4223 	add.w	r2, r2, r3, asr #16
 1013456:	b29b      	uxth	r3, r3
 1013458:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 101345c:	ea4f 4222 	mov.w	r2, r2, asr #16
 1013460:	f844 3b04 	str.w	r3, [r4], #4
 1013464:	d8e3      	bhi.n	101342e <__mdiff+0x5a>
 1013466:	45be      	cmp	lr, r7
 1013468:	d917      	bls.n	101349a <__mdiff+0xc6>
 101346a:	4625      	mov	r5, r4
 101346c:	f856 1b04 	ldr.w	r1, [r6], #4
 1013470:	45b6      	cmp	lr, r6
 1013472:	fa12 f381 	uxtah	r3, r2, r1
 1013476:	ea4f 4223 	mov.w	r2, r3, asr #16
 101347a:	b29b      	uxth	r3, r3
 101347c:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 1013480:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 1013484:	ea4f 4222 	mov.w	r2, r2, asr #16
 1013488:	f845 3b04 	str.w	r3, [r5], #4
 101348c:	d8ee      	bhi.n	101346c <__mdiff+0x98>
 101348e:	f10e 35ff 	add.w	r5, lr, #4294967295
 1013492:	1bed      	subs	r5, r5, r7
 1013494:	f025 0503 	bic.w	r5, r5, #3
 1013498:	4425      	add	r5, r4
 101349a:	b92b      	cbnz	r3, 10134a8 <__mdiff+0xd4>
 101349c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 10134a0:	f108 38ff 	add.w	r8, r8, #4294967295
 10134a4:	2b00      	cmp	r3, #0
 10134a6:	d0f9      	beq.n	101349c <__mdiff+0xc8>
 10134a8:	f8c0 8010 	str.w	r8, [r0, #16]
 10134ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10134b0:	bfa8      	it	ge
 10134b2:	2500      	movge	r5, #0
 10134b4:	daa9      	bge.n	101340a <__mdiff+0x36>
 10134b6:	4622      	mov	r2, r4
 10134b8:	463b      	mov	r3, r7
 10134ba:	464c      	mov	r4, r9
 10134bc:	4637      	mov	r7, r6
 10134be:	4691      	mov	r9, r2
 10134c0:	461e      	mov	r6, r3
 10134c2:	2501      	movs	r5, #1
 10134c4:	e7a1      	b.n	101340a <__mdiff+0x36>
 10134c6:	4660      	mov	r0, ip
 10134c8:	2100      	movs	r1, #0
 10134ca:	f7ff fcf9 	bl	1012ec0 <_Balloc>
 10134ce:	2201      	movs	r2, #1
 10134d0:	2300      	movs	r3, #0
 10134d2:	e9c0 2304 	strd	r2, r3, [r0, #16]
 10134d6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10134da:	bf00      	nop

010134dc <__ulp>:
 10134dc:	ee10 2a90 	vmov	r2, s1
 10134e0:	2300      	movs	r3, #0
 10134e2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 10134e6:	401a      	ands	r2, r3
 10134e8:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 10134ec:	2b00      	cmp	r3, #0
 10134ee:	dd04      	ble.n	10134fa <__ulp+0x1e>
 10134f0:	2000      	movs	r0, #0
 10134f2:	4619      	mov	r1, r3
 10134f4:	ec41 0b10 	vmov	d0, r0, r1
 10134f8:	4770      	bx	lr
 10134fa:	425b      	negs	r3, r3
 10134fc:	151b      	asrs	r3, r3, #20
 10134fe:	2b13      	cmp	r3, #19
 1013500:	dc07      	bgt.n	1013512 <__ulp+0x36>
 1013502:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 1013506:	2000      	movs	r0, #0
 1013508:	fa42 f103 	asr.w	r1, r2, r3
 101350c:	ec41 0b10 	vmov	d0, r0, r1
 1013510:	4770      	bx	lr
 1013512:	3b14      	subs	r3, #20
 1013514:	2100      	movs	r1, #0
 1013516:	2b1e      	cmp	r3, #30
 1013518:	bfd6      	itet	le
 101351a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 101351e:	2301      	movgt	r3, #1
 1013520:	fa22 f303 	lsrle.w	r3, r2, r3
 1013524:	4618      	mov	r0, r3
 1013526:	ec41 0b10 	vmov	d0, r0, r1
 101352a:	4770      	bx	lr

0101352c <__b2d>:
 101352c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 101352e:	f100 0614 	add.w	r6, r0, #20
 1013532:	6904      	ldr	r4, [r0, #16]
 1013534:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 1013538:	1f27      	subs	r7, r4, #4
 101353a:	f854 5c04 	ldr.w	r5, [r4, #-4]
 101353e:	4628      	mov	r0, r5
 1013540:	f7ff fd82 	bl	1013048 <__hi0bits>
 1013544:	280a      	cmp	r0, #10
 1013546:	f1c0 0320 	rsb	r3, r0, #32
 101354a:	600b      	str	r3, [r1, #0]
 101354c:	dd24      	ble.n	1013598 <__b2d+0x6c>
 101354e:	42be      	cmp	r6, r7
 1013550:	f1a0 000b 	sub.w	r0, r0, #11
 1013554:	d219      	bcs.n	101358a <__b2d+0x5e>
 1013556:	f854 1c08 	ldr.w	r1, [r4, #-8]
 101355a:	b1c0      	cbz	r0, 101358e <__b2d+0x62>
 101355c:	f1c0 0720 	rsb	r7, r0, #32
 1013560:	4085      	lsls	r5, r0
 1013562:	fa21 f307 	lsr.w	r3, r1, r7
 1013566:	4081      	lsls	r1, r0
 1013568:	431d      	orrs	r5, r3
 101356a:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 101356e:	f1a4 0508 	sub.w	r5, r4, #8
 1013572:	42ae      	cmp	r6, r5
 1013574:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 1013578:	d203      	bcs.n	1013582 <__b2d+0x56>
 101357a:	f854 0c0c 	ldr.w	r0, [r4, #-12]
 101357e:	40f8      	lsrs	r0, r7
 1013580:	4301      	orrs	r1, r0
 1013582:	460a      	mov	r2, r1
 1013584:	ec43 2b10 	vmov	d0, r2, r3
 1013588:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 101358a:	4601      	mov	r1, r0
 101358c:	b9e8      	cbnz	r0, 10135ca <__b2d+0x9e>
 101358e:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 1013592:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 1013596:	e7f4      	b.n	1013582 <__b2d+0x56>
 1013598:	f1c0 0c0b 	rsb	ip, r0, #11
 101359c:	42be      	cmp	r6, r7
 101359e:	fa25 f10c 	lsr.w	r1, r5, ip
 10135a2:	f100 0015 	add.w	r0, r0, #21
 10135a6:	f041 537f 	orr.w	r3, r1, #1069547520	; 0x3fc00000
 10135aa:	bf38      	it	cc
 10135ac:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
 10135b0:	fa05 f000 	lsl.w	r0, r5, r0
 10135b4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 10135b8:	bf2c      	ite	cs
 10135ba:	2100      	movcs	r1, #0
 10135bc:	fa21 f10c 	lsrcc.w	r1, r1, ip
 10135c0:	ea40 0201 	orr.w	r2, r0, r1
 10135c4:	ec43 2b10 	vmov	d0, r2, r3
 10135c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 10135ca:	fa05 f000 	lsl.w	r0, r5, r0
 10135ce:	2100      	movs	r1, #0
 10135d0:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 10135d4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 10135d8:	e7d3      	b.n	1013582 <__b2d+0x56>
 10135da:	bf00      	nop

010135dc <__d2b>:
 10135dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 10135e0:	4688      	mov	r8, r1
 10135e2:	b083      	sub	sp, #12
 10135e4:	2101      	movs	r1, #1
 10135e6:	ec55 4b10 	vmov	r4, r5, d0
 10135ea:	4617      	mov	r7, r2
 10135ec:	f7ff fc68 	bl	1012ec0 <_Balloc>
 10135f0:	f3c5 560a 	ubfx	r6, r5, #20, #11
 10135f4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 10135f8:	4681      	mov	r9, r0
 10135fa:	b10e      	cbz	r6, 1013600 <__d2b+0x24>
 10135fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 1013600:	2c00      	cmp	r4, #0
 1013602:	9301      	str	r3, [sp, #4]
 1013604:	d029      	beq.n	101365a <__d2b+0x7e>
 1013606:	4668      	mov	r0, sp
 1013608:	9400      	str	r4, [sp, #0]
 101360a:	f7ff fd3d 	bl	1013088 <__lo0bits>
 101360e:	b9c0      	cbnz	r0, 1013642 <__d2b+0x66>
 1013610:	e9dd 2300 	ldrd	r2, r3, [sp]
 1013614:	f8c9 2014 	str.w	r2, [r9, #20]
 1013618:	2b00      	cmp	r3, #0
 101361a:	f8c9 3018 	str.w	r3, [r9, #24]
 101361e:	bf14      	ite	ne
 1013620:	2102      	movne	r1, #2
 1013622:	2101      	moveq	r1, #1
 1013624:	f8c9 1010 	str.w	r1, [r9, #16]
 1013628:	b30e      	cbz	r6, 101366e <__d2b+0x92>
 101362a:	f2a6 4633 	subw	r6, r6, #1075	; 0x433
 101362e:	f1c0 0335 	rsb	r3, r0, #53	; 0x35
 1013632:	4406      	add	r6, r0
 1013634:	4648      	mov	r0, r9
 1013636:	f8c8 6000 	str.w	r6, [r8]
 101363a:	603b      	str	r3, [r7, #0]
 101363c:	b003      	add	sp, #12
 101363e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 1013642:	9b01      	ldr	r3, [sp, #4]
 1013644:	f1c0 0220 	rsb	r2, r0, #32
 1013648:	9900      	ldr	r1, [sp, #0]
 101364a:	fa03 f202 	lsl.w	r2, r3, r2
 101364e:	40c3      	lsrs	r3, r0
 1013650:	430a      	orrs	r2, r1
 1013652:	9301      	str	r3, [sp, #4]
 1013654:	f8c9 2014 	str.w	r2, [r9, #20]
 1013658:	e7de      	b.n	1013618 <__d2b+0x3c>
 101365a:	a801      	add	r0, sp, #4
 101365c:	f7ff fd14 	bl	1013088 <__lo0bits>
 1013660:	9b01      	ldr	r3, [sp, #4]
 1013662:	2101      	movs	r1, #1
 1013664:	e9c9 1304 	strd	r1, r3, [r9, #16]
 1013668:	3020      	adds	r0, #32
 101366a:	2e00      	cmp	r6, #0
 101366c:	d1dd      	bne.n	101362a <__d2b+0x4e>
 101366e:	eb09 0381 	add.w	r3, r9, r1, lsl #2
 1013672:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 1013676:	f8c8 0000 	str.w	r0, [r8]
 101367a:	6918      	ldr	r0, [r3, #16]
 101367c:	f7ff fce4 	bl	1013048 <__hi0bits>
 1013680:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 1013684:	6038      	str	r0, [r7, #0]
 1013686:	4648      	mov	r0, r9
 1013688:	b003      	add	sp, #12
 101368a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 101368e:	bf00      	nop

01013690 <__ratio>:
 1013690:	b530      	push	{r4, r5, lr}
 1013692:	b087      	sub	sp, #28
 1013694:	460c      	mov	r4, r1
 1013696:	a904      	add	r1, sp, #16
 1013698:	4605      	mov	r5, r0
 101369a:	f7ff ff47 	bl	101352c <__b2d>
 101369e:	4620      	mov	r0, r4
 10136a0:	a905      	add	r1, sp, #20
 10136a2:	ed8d 0b00 	vstr	d0, [sp]
 10136a6:	f7ff ff41 	bl	101352c <__b2d>
 10136aa:	6920      	ldr	r0, [r4, #16]
 10136ac:	6929      	ldr	r1, [r5, #16]
 10136ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 10136b2:	1a09      	subs	r1, r1, r0
 10136b4:	1ad3      	subs	r3, r2, r3
 10136b6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 10136ba:	e9dd 0100 	ldrd	r0, r1, [sp]
 10136be:	2b00      	cmp	r3, #0
 10136c0:	ed8d 0b02 	vstr	d0, [sp, #8]
 10136c4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 10136c8:	dd0c      	ble.n	10136e4 <__ratio+0x54>
 10136ca:	9a01      	ldr	r2, [sp, #4]
 10136cc:	eb02 5103 	add.w	r1, r2, r3, lsl #20
 10136d0:	e9cd 0100 	strd	r0, r1, [sp]
 10136d4:	ed9d 7b00 	vldr	d7, [sp]
 10136d8:	ed9d 6b02 	vldr	d6, [sp, #8]
 10136dc:	ee87 0b06 	vdiv.f64	d0, d7, d6
 10136e0:	b007      	add	sp, #28
 10136e2:	bd30      	pop	{r4, r5, pc}
 10136e4:	9a03      	ldr	r2, [sp, #12]
 10136e6:	eba2 5503 	sub.w	r5, r2, r3, lsl #20
 10136ea:	e9cd 4502 	strd	r4, r5, [sp, #8]
 10136ee:	e7f1      	b.n	10136d4 <__ratio+0x44>

010136f0 <_mprec_log10>:
 10136f0:	2817      	cmp	r0, #23
 10136f2:	dd08      	ble.n	1013706 <_mprec_log10+0x16>
 10136f4:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 10136f8:	eeb2 7b04 	vmov.f64	d7, #36	; 0x41200000  10.0
 10136fc:	3801      	subs	r0, #1
 10136fe:	ee20 0b07 	vmul.f64	d0, d0, d7
 1013702:	d1fb      	bne.n	10136fc <_mprec_log10+0xc>
 1013704:	4770      	bx	lr
 1013706:	f246 6398 	movw	r3, #26264	; 0x6698
 101370a:	f2c0 1305 	movt	r3, #261	; 0x105
 101370e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 1013712:	ed90 0b04 	vldr	d0, [r0, #16]
 1013716:	4770      	bx	lr

01013718 <__copybits>:
 1013718:	b470      	push	{r4, r5, r6}
 101371a:	3901      	subs	r1, #1
 101371c:	6914      	ldr	r4, [r2, #16]
 101371e:	f102 0314 	add.w	r3, r2, #20
 1013722:	1149      	asrs	r1, r1, #5
 1013724:	1c4e      	adds	r6, r1, #1
 1013726:	eb03 0184 	add.w	r1, r3, r4, lsl #2
 101372a:	428b      	cmp	r3, r1
 101372c:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 1013730:	d20c      	bcs.n	101374c <__copybits+0x34>
 1013732:	1f04      	subs	r4, r0, #4
 1013734:	f853 5b04 	ldr.w	r5, [r3], #4
 1013738:	4299      	cmp	r1, r3
 101373a:	f844 5f04 	str.w	r5, [r4, #4]!
 101373e:	d8f9      	bhi.n	1013734 <__copybits+0x1c>
 1013740:	1a8b      	subs	r3, r1, r2
 1013742:	3b15      	subs	r3, #21
 1013744:	f023 0303 	bic.w	r3, r3, #3
 1013748:	3304      	adds	r3, #4
 101374a:	4418      	add	r0, r3
 101374c:	4286      	cmp	r6, r0
 101374e:	d904      	bls.n	101375a <__copybits+0x42>
 1013750:	2300      	movs	r3, #0
 1013752:	f840 3b04 	str.w	r3, [r0], #4
 1013756:	4286      	cmp	r6, r0
 1013758:	d8fb      	bhi.n	1013752 <__copybits+0x3a>
 101375a:	bc70      	pop	{r4, r5, r6}
 101375c:	4770      	bx	lr
 101375e:	bf00      	nop

01013760 <__any_on>:
 1013760:	6903      	ldr	r3, [r0, #16]
 1013762:	114a      	asrs	r2, r1, #5
 1013764:	b410      	push	{r4}
 1013766:	4293      	cmp	r3, r2
 1013768:	f100 0414 	add.w	r4, r0, #20
 101376c:	bfb8      	it	lt
 101376e:	eb04 0383 	addlt.w	r3, r4, r3, lsl #2
 1013772:	db02      	blt.n	101377a <__any_on+0x1a>
 1013774:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 1013778:	dc0e      	bgt.n	1013798 <__any_on+0x38>
 101377a:	429c      	cmp	r4, r3
 101377c:	d21b      	bcs.n	10137b6 <__any_on+0x56>
 101377e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 1013782:	3b04      	subs	r3, #4
 1013784:	b118      	cbz	r0, 101378e <__any_on+0x2e>
 1013786:	e012      	b.n	10137ae <__any_on+0x4e>
 1013788:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 101378c:	b97a      	cbnz	r2, 10137ae <__any_on+0x4e>
 101378e:	429c      	cmp	r4, r3
 1013790:	d3fa      	bcc.n	1013788 <__any_on+0x28>
 1013792:	f85d 4b04 	ldr.w	r4, [sp], #4
 1013796:	4770      	bx	lr
 1013798:	f011 011f 	ands.w	r1, r1, #31
 101379c:	d0ed      	beq.n	101377a <__any_on+0x1a>
 101379e:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
 10137a2:	fa20 f201 	lsr.w	r2, r0, r1
 10137a6:	fa02 f101 	lsl.w	r1, r2, r1
 10137aa:	4288      	cmp	r0, r1
 10137ac:	d0e5      	beq.n	101377a <__any_on+0x1a>
 10137ae:	2001      	movs	r0, #1
 10137b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 10137b4:	4770      	bx	lr
 10137b6:	2000      	movs	r0, #0
 10137b8:	e7eb      	b.n	1013792 <__any_on+0x32>
 10137ba:	bf00      	nop

010137bc <_realloc_r>:
 10137bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 10137c0:	4692      	mov	sl, r2
 10137c2:	b083      	sub	sp, #12
 10137c4:	2900      	cmp	r1, #0
 10137c6:	f000 80df 	beq.w	1013988 <_realloc_r+0x1cc>
 10137ca:	460d      	mov	r5, r1
 10137cc:	4680      	mov	r8, r0
 10137ce:	f7f9 f977 	bl	100cac0 <__malloc_lock>
 10137d2:	f10a 040b 	add.w	r4, sl, #11
 10137d6:	2c16      	cmp	r4, #22
 10137d8:	f855 1c04 	ldr.w	r1, [r5, #-4]
 10137dc:	bf88      	it	hi
 10137de:	f024 0407 	bichi.w	r4, r4, #7
 10137e2:	f1a5 0708 	sub.w	r7, r5, #8
 10137e6:	bf99      	ittee	ls
 10137e8:	2210      	movls	r2, #16
 10137ea:	2300      	movls	r3, #0
 10137ec:	0fe3      	lsrhi	r3, r4, #31
 10137ee:	4622      	movhi	r2, r4
 10137f0:	f021 0603 	bic.w	r6, r1, #3
 10137f4:	bf98      	it	ls
 10137f6:	4614      	movls	r4, r2
 10137f8:	4554      	cmp	r4, sl
 10137fa:	bf38      	it	cc
 10137fc:	f043 0301 	orrcc.w	r3, r3, #1
 1013800:	2b00      	cmp	r3, #0
 1013802:	f040 80c7 	bne.w	1013994 <_realloc_r+0x1d8>
 1013806:	4296      	cmp	r6, r2
 1013808:	eb07 0906 	add.w	r9, r7, r6
 101380c:	f280 808b 	bge.w	1013926 <_realloc_r+0x16a>
 1013810:	f649 5b54 	movw	fp, #40276	; 0x9d54
 1013814:	f2c0 1b05 	movt	fp, #261	; 0x105
 1013818:	f8d9 0004 	ldr.w	r0, [r9, #4]
 101381c:	f8db 3008 	ldr.w	r3, [fp, #8]
 1013820:	454b      	cmp	r3, r9
 1013822:	f000 80c0 	beq.w	10139a6 <_realloc_r+0x1ea>
 1013826:	f020 0301 	bic.w	r3, r0, #1
 101382a:	444b      	add	r3, r9
 101382c:	685b      	ldr	r3, [r3, #4]
 101382e:	07db      	lsls	r3, r3, #31
 1013830:	f100 80a0 	bmi.w	1013974 <_realloc_r+0x1b8>
 1013834:	f020 0003 	bic.w	r0, r0, #3
 1013838:	1833      	adds	r3, r6, r0
 101383a:	4293      	cmp	r3, r2
 101383c:	f280 810c 	bge.w	1013a58 <_realloc_r+0x29c>
 1013840:	07c9      	lsls	r1, r1, #31
 1013842:	d40f      	bmi.n	1013864 <_realloc_r+0xa8>
 1013844:	f855 3c08 	ldr.w	r3, [r5, #-8]
 1013848:	1afb      	subs	r3, r7, r3
 101384a:	6859      	ldr	r1, [r3, #4]
 101384c:	f021 0103 	bic.w	r1, r1, #3
 1013850:	4408      	add	r0, r1
 1013852:	eb00 0c06 	add.w	ip, r0, r6
 1013856:	4594      	cmp	ip, r2
 1013858:	f280 811f 	bge.w	1013a9a <_realloc_r+0x2de>
 101385c:	eb06 0c01 	add.w	ip, r6, r1
 1013860:	4594      	cmp	ip, r2
 1013862:	da2a      	bge.n	10138ba <_realloc_r+0xfe>
 1013864:	4651      	mov	r1, sl
 1013866:	4640      	mov	r0, r8
 1013868:	f7f8 f8d2 	bl	100ba10 <_malloc_r>
 101386c:	4682      	mov	sl, r0
 101386e:	b1e8      	cbz	r0, 10138ac <_realloc_r+0xf0>
 1013870:	f855 3c04 	ldr.w	r3, [r5, #-4]
 1013874:	f1a0 0208 	sub.w	r2, r0, #8
 1013878:	f023 0301 	bic.w	r3, r3, #1
 101387c:	443b      	add	r3, r7
 101387e:	4293      	cmp	r3, r2
 1013880:	f000 80f4 	beq.w	1013a6c <_realloc_r+0x2b0>
 1013884:	1f32      	subs	r2, r6, #4
 1013886:	2a24      	cmp	r2, #36	; 0x24
 1013888:	f200 8103 	bhi.w	1013a92 <_realloc_r+0x2d6>
 101388c:	2a13      	cmp	r2, #19
 101388e:	6829      	ldr	r1, [r5, #0]
 1013890:	bf9c      	itt	ls
 1013892:	4603      	movls	r3, r0
 1013894:	462a      	movls	r2, r5
 1013896:	f200 80f1 	bhi.w	1013a7c <_realloc_r+0x2c0>
 101389a:	6019      	str	r1, [r3, #0]
 101389c:	6851      	ldr	r1, [r2, #4]
 101389e:	6059      	str	r1, [r3, #4]
 10138a0:	6892      	ldr	r2, [r2, #8]
 10138a2:	609a      	str	r2, [r3, #8]
 10138a4:	4629      	mov	r1, r5
 10138a6:	4640      	mov	r0, r8
 10138a8:	f7fe fe8a 	bl	10125c0 <_free_r>
 10138ac:	4640      	mov	r0, r8
 10138ae:	f7f9 f909 	bl	100cac4 <__malloc_unlock>
 10138b2:	4650      	mov	r0, sl
 10138b4:	b003      	add	sp, #12
 10138b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10138ba:	469a      	mov	sl, r3
 10138bc:	68d9      	ldr	r1, [r3, #12]
 10138be:	f85a 0f08 	ldr.w	r0, [sl, #8]!
 10138c2:	1f32      	subs	r2, r6, #4
 10138c4:	2a24      	cmp	r2, #36	; 0x24
 10138c6:	eb03 090c 	add.w	r9, r3, ip
 10138ca:	60c1      	str	r1, [r0, #12]
 10138cc:	6088      	str	r0, [r1, #8]
 10138ce:	f200 80f6 	bhi.w	1013abe <_realloc_r+0x302>
 10138d2:	2a13      	cmp	r2, #19
 10138d4:	6829      	ldr	r1, [r5, #0]
 10138d6:	bf98      	it	ls
 10138d8:	4652      	movls	r2, sl
 10138da:	d91c      	bls.n	1013916 <_realloc_r+0x15a>
 10138dc:	6099      	str	r1, [r3, #8]
 10138de:	2a1b      	cmp	r2, #27
 10138e0:	6869      	ldr	r1, [r5, #4]
 10138e2:	bf98      	it	ls
 10138e4:	f103 0210 	addls.w	r2, r3, #16
 10138e8:	60d9      	str	r1, [r3, #12]
 10138ea:	68a9      	ldr	r1, [r5, #8]
 10138ec:	bf98      	it	ls
 10138ee:	3508      	addls	r5, #8
 10138f0:	d911      	bls.n	1013916 <_realloc_r+0x15a>
 10138f2:	6119      	str	r1, [r3, #16]
 10138f4:	2a24      	cmp	r2, #36	; 0x24
 10138f6:	68e9      	ldr	r1, [r5, #12]
 10138f8:	bf14      	ite	ne
 10138fa:	f103 0218 	addne.w	r2, r3, #24
 10138fe:	f103 0220 	addeq.w	r2, r3, #32
 1013902:	6159      	str	r1, [r3, #20]
 1013904:	6929      	ldr	r1, [r5, #16]
 1013906:	bf11      	iteee	ne
 1013908:	3510      	addne	r5, #16
 101390a:	6199      	streq	r1, [r3, #24]
 101390c:	6969      	ldreq	r1, [r5, #20]
 101390e:	61d9      	streq	r1, [r3, #28]
 1013910:	bf04      	itt	eq
 1013912:	69a9      	ldreq	r1, [r5, #24]
 1013914:	3518      	addeq	r5, #24
 1013916:	6011      	str	r1, [r2, #0]
 1013918:	461f      	mov	r7, r3
 101391a:	6869      	ldr	r1, [r5, #4]
 101391c:	4666      	mov	r6, ip
 101391e:	6051      	str	r1, [r2, #4]
 1013920:	68ab      	ldr	r3, [r5, #8]
 1013922:	4655      	mov	r5, sl
 1013924:	6093      	str	r3, [r2, #8]
 1013926:	1b32      	subs	r2, r6, r4
 1013928:	687b      	ldr	r3, [r7, #4]
 101392a:	2a0f      	cmp	r2, #15
 101392c:	f003 0301 	and.w	r3, r3, #1
 1013930:	d80f      	bhi.n	1013952 <_realloc_r+0x196>
 1013932:	4333      	orrs	r3, r6
 1013934:	607b      	str	r3, [r7, #4]
 1013936:	f8d9 3004 	ldr.w	r3, [r9, #4]
 101393a:	f043 0301 	orr.w	r3, r3, #1
 101393e:	f8c9 3004 	str.w	r3, [r9, #4]
 1013942:	4640      	mov	r0, r8
 1013944:	46aa      	mov	sl, r5
 1013946:	f7f9 f8bd 	bl	100cac4 <__malloc_unlock>
 101394a:	4650      	mov	r0, sl
 101394c:	b003      	add	sp, #12
 101394e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1013952:	1939      	adds	r1, r7, r4
 1013954:	4323      	orrs	r3, r4
 1013956:	f042 0201 	orr.w	r2, r2, #1
 101395a:	607b      	str	r3, [r7, #4]
 101395c:	604a      	str	r2, [r1, #4]
 101395e:	4640      	mov	r0, r8
 1013960:	f8d9 3004 	ldr.w	r3, [r9, #4]
 1013964:	3108      	adds	r1, #8
 1013966:	f043 0301 	orr.w	r3, r3, #1
 101396a:	f8c9 3004 	str.w	r3, [r9, #4]
 101396e:	f7fe fe27 	bl	10125c0 <_free_r>
 1013972:	e7e6      	b.n	1013942 <_realloc_r+0x186>
 1013974:	07c8      	lsls	r0, r1, #31
 1013976:	f53f af75 	bmi.w	1013864 <_realloc_r+0xa8>
 101397a:	f855 3c08 	ldr.w	r3, [r5, #-8]
 101397e:	1afb      	subs	r3, r7, r3
 1013980:	6859      	ldr	r1, [r3, #4]
 1013982:	f021 0103 	bic.w	r1, r1, #3
 1013986:	e769      	b.n	101385c <_realloc_r+0xa0>
 1013988:	4611      	mov	r1, r2
 101398a:	b003      	add	sp, #12
 101398c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1013990:	f7f8 b83e 	b.w	100ba10 <_malloc_r>
 1013994:	f04f 0a00 	mov.w	sl, #0
 1013998:	230c      	movs	r3, #12
 101399a:	4650      	mov	r0, sl
 101399c:	f8c8 3000 	str.w	r3, [r8]
 10139a0:	b003      	add	sp, #12
 10139a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10139a6:	f020 0003 	bic.w	r0, r0, #3
 10139aa:	f104 0c10 	add.w	ip, r4, #16
 10139ae:	1833      	adds	r3, r6, r0
 10139b0:	4563      	cmp	r3, ip
 10139b2:	f280 8098 	bge.w	1013ae6 <_realloc_r+0x32a>
 10139b6:	07cb      	lsls	r3, r1, #31
 10139b8:	f53f af54 	bmi.w	1013864 <_realloc_r+0xa8>
 10139bc:	f855 3c08 	ldr.w	r3, [r5, #-8]
 10139c0:	1afb      	subs	r3, r7, r3
 10139c2:	6859      	ldr	r1, [r3, #4]
 10139c4:	f021 0103 	bic.w	r1, r1, #3
 10139c8:	4408      	add	r0, r1
 10139ca:	eb00 0906 	add.w	r9, r0, r6
 10139ce:	45cc      	cmp	ip, r9
 10139d0:	f73f af44 	bgt.w	101385c <_realloc_r+0xa0>
 10139d4:	469a      	mov	sl, r3
 10139d6:	68d9      	ldr	r1, [r3, #12]
 10139d8:	f85a 0f08 	ldr.w	r0, [sl, #8]!
 10139dc:	1f32      	subs	r2, r6, #4
 10139de:	2a24      	cmp	r2, #36	; 0x24
 10139e0:	60c1      	str	r1, [r0, #12]
 10139e2:	6088      	str	r0, [r1, #8]
 10139e4:	f200 809c 	bhi.w	1013b20 <_realloc_r+0x364>
 10139e8:	2a13      	cmp	r2, #19
 10139ea:	6829      	ldr	r1, [r5, #0]
 10139ec:	bf98      	it	ls
 10139ee:	4652      	movls	r2, sl
 10139f0:	d91c      	bls.n	1013a2c <_realloc_r+0x270>
 10139f2:	6099      	str	r1, [r3, #8]
 10139f4:	2a1b      	cmp	r2, #27
 10139f6:	6869      	ldr	r1, [r5, #4]
 10139f8:	bf98      	it	ls
 10139fa:	f103 0210 	addls.w	r2, r3, #16
 10139fe:	60d9      	str	r1, [r3, #12]
 1013a00:	68a9      	ldr	r1, [r5, #8]
 1013a02:	bf98      	it	ls
 1013a04:	3508      	addls	r5, #8
 1013a06:	d911      	bls.n	1013a2c <_realloc_r+0x270>
 1013a08:	6119      	str	r1, [r3, #16]
 1013a0a:	2a24      	cmp	r2, #36	; 0x24
 1013a0c:	68e9      	ldr	r1, [r5, #12]
 1013a0e:	bf14      	ite	ne
 1013a10:	f103 0218 	addne.w	r2, r3, #24
 1013a14:	f103 0220 	addeq.w	r2, r3, #32
 1013a18:	6159      	str	r1, [r3, #20]
 1013a1a:	6929      	ldr	r1, [r5, #16]
 1013a1c:	bf11      	iteee	ne
 1013a1e:	3510      	addne	r5, #16
 1013a20:	6199      	streq	r1, [r3, #24]
 1013a22:	6969      	ldreq	r1, [r5, #20]
 1013a24:	61d9      	streq	r1, [r3, #28]
 1013a26:	bf04      	itt	eq
 1013a28:	69a9      	ldreq	r1, [r5, #24]
 1013a2a:	3518      	addeq	r5, #24
 1013a2c:	6011      	str	r1, [r2, #0]
 1013a2e:	6869      	ldr	r1, [r5, #4]
 1013a30:	6051      	str	r1, [r2, #4]
 1013a32:	68a9      	ldr	r1, [r5, #8]
 1013a34:	6091      	str	r1, [r2, #8]
 1013a36:	1919      	adds	r1, r3, r4
 1013a38:	eba9 0204 	sub.w	r2, r9, r4
 1013a3c:	f8cb 1008 	str.w	r1, [fp, #8]
 1013a40:	f042 0201 	orr.w	r2, r2, #1
 1013a44:	604a      	str	r2, [r1, #4]
 1013a46:	4640      	mov	r0, r8
 1013a48:	685a      	ldr	r2, [r3, #4]
 1013a4a:	f002 0201 	and.w	r2, r2, #1
 1013a4e:	4314      	orrs	r4, r2
 1013a50:	605c      	str	r4, [r3, #4]
 1013a52:	f7f9 f837 	bl	100cac4 <__malloc_unlock>
 1013a56:	e778      	b.n	101394a <_realloc_r+0x18e>
 1013a58:	f8d9 200c 	ldr.w	r2, [r9, #12]
 1013a5c:	461e      	mov	r6, r3
 1013a5e:	f8d9 1008 	ldr.w	r1, [r9, #8]
 1013a62:	eb07 0903 	add.w	r9, r7, r3
 1013a66:	60ca      	str	r2, [r1, #12]
 1013a68:	6091      	str	r1, [r2, #8]
 1013a6a:	e75c      	b.n	1013926 <_realloc_r+0x16a>
 1013a6c:	f850 3c04 	ldr.w	r3, [r0, #-4]
 1013a70:	f023 0303 	bic.w	r3, r3, #3
 1013a74:	441e      	add	r6, r3
 1013a76:	eb07 0906 	add.w	r9, r7, r6
 1013a7a:	e754      	b.n	1013926 <_realloc_r+0x16a>
 1013a7c:	6001      	str	r1, [r0, #0]
 1013a7e:	2a1b      	cmp	r2, #27
 1013a80:	686b      	ldr	r3, [r5, #4]
 1013a82:	6043      	str	r3, [r0, #4]
 1013a84:	d823      	bhi.n	1013ace <_realloc_r+0x312>
 1013a86:	f105 0208 	add.w	r2, r5, #8
 1013a8a:	f100 0308 	add.w	r3, r0, #8
 1013a8e:	68a9      	ldr	r1, [r5, #8]
 1013a90:	e703      	b.n	101389a <_realloc_r+0xde>
 1013a92:	4629      	mov	r1, r5
 1013a94:	f7ff f9ac 	bl	1012df0 <memmove>
 1013a98:	e704      	b.n	10138a4 <_realloc_r+0xe8>
 1013a9a:	f8d9 100c 	ldr.w	r1, [r9, #12]
 1013a9e:	469a      	mov	sl, r3
 1013aa0:	f8d9 0008 	ldr.w	r0, [r9, #8]
 1013aa4:	1f32      	subs	r2, r6, #4
 1013aa6:	2a24      	cmp	r2, #36	; 0x24
 1013aa8:	eb03 090c 	add.w	r9, r3, ip
 1013aac:	60c1      	str	r1, [r0, #12]
 1013aae:	6088      	str	r0, [r1, #8]
 1013ab0:	68d9      	ldr	r1, [r3, #12]
 1013ab2:	f85a 0f08 	ldr.w	r0, [sl, #8]!
 1013ab6:	60c1      	str	r1, [r0, #12]
 1013ab8:	6088      	str	r0, [r1, #8]
 1013aba:	f67f af0a 	bls.w	10138d2 <_realloc_r+0x116>
 1013abe:	4629      	mov	r1, r5
 1013ac0:	4650      	mov	r0, sl
 1013ac2:	4666      	mov	r6, ip
 1013ac4:	461f      	mov	r7, r3
 1013ac6:	4655      	mov	r5, sl
 1013ac8:	f7ff f992 	bl	1012df0 <memmove>
 1013acc:	e72b      	b.n	1013926 <_realloc_r+0x16a>
 1013ace:	68ab      	ldr	r3, [r5, #8]
 1013ad0:	2a24      	cmp	r2, #36	; 0x24
 1013ad2:	6083      	str	r3, [r0, #8]
 1013ad4:	68eb      	ldr	r3, [r5, #12]
 1013ad6:	60c3      	str	r3, [r0, #12]
 1013ad8:	d018      	beq.n	1013b0c <_realloc_r+0x350>
 1013ada:	f105 0210 	add.w	r2, r5, #16
 1013ade:	f100 0310 	add.w	r3, r0, #16
 1013ae2:	6929      	ldr	r1, [r5, #16]
 1013ae4:	e6d9      	b.n	101389a <_realloc_r+0xde>
 1013ae6:	4427      	add	r7, r4
 1013ae8:	1b1b      	subs	r3, r3, r4
 1013aea:	f8cb 7008 	str.w	r7, [fp, #8]
 1013aee:	f043 0301 	orr.w	r3, r3, #1
 1013af2:	607b      	str	r3, [r7, #4]
 1013af4:	4640      	mov	r0, r8
 1013af6:	f855 3c04 	ldr.w	r3, [r5, #-4]
 1013afa:	46aa      	mov	sl, r5
 1013afc:	f003 0301 	and.w	r3, r3, #1
 1013b00:	431c      	orrs	r4, r3
 1013b02:	f845 4c04 	str.w	r4, [r5, #-4]
 1013b06:	f7f8 ffdd 	bl	100cac4 <__malloc_unlock>
 1013b0a:	e71e      	b.n	101394a <_realloc_r+0x18e>
 1013b0c:	6929      	ldr	r1, [r5, #16]
 1013b0e:	f105 0218 	add.w	r2, r5, #24
 1013b12:	f100 0318 	add.w	r3, r0, #24
 1013b16:	6101      	str	r1, [r0, #16]
 1013b18:	6969      	ldr	r1, [r5, #20]
 1013b1a:	6141      	str	r1, [r0, #20]
 1013b1c:	69a9      	ldr	r1, [r5, #24]
 1013b1e:	e6bc      	b.n	101389a <_realloc_r+0xde>
 1013b20:	4629      	mov	r1, r5
 1013b22:	4650      	mov	r0, sl
 1013b24:	9301      	str	r3, [sp, #4]
 1013b26:	f7ff f963 	bl	1012df0 <memmove>
 1013b2a:	9b01      	ldr	r3, [sp, #4]
 1013b2c:	e783      	b.n	1013a36 <_realloc_r+0x27a>
 1013b2e:	bf00      	nop

01013b30 <cleanup_glue>:
 1013b30:	b538      	push	{r3, r4, r5, lr}
 1013b32:	460c      	mov	r4, r1
 1013b34:	6809      	ldr	r1, [r1, #0]
 1013b36:	4605      	mov	r5, r0
 1013b38:	b109      	cbz	r1, 1013b3e <cleanup_glue+0xe>
 1013b3a:	f7ff fff9 	bl	1013b30 <cleanup_glue>
 1013b3e:	4621      	mov	r1, r4
 1013b40:	4628      	mov	r0, r5
 1013b42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 1013b46:	f7fe bd3b 	b.w	10125c0 <_free_r>
 1013b4a:	bf00      	nop

01013b4c <_reclaim_reent>:
 1013b4c:	f249 7398 	movw	r3, #38808	; 0x9798
 1013b50:	f2c0 1305 	movt	r3, #261	; 0x105
 1013b54:	681b      	ldr	r3, [r3, #0]
 1013b56:	4283      	cmp	r3, r0
 1013b58:	d03b      	beq.n	1013bd2 <_reclaim_reent+0x86>
 1013b5a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 1013b5c:	b570      	push	{r4, r5, r6, lr}
 1013b5e:	4605      	mov	r5, r0
 1013b60:	b18b      	cbz	r3, 1013b86 <_reclaim_reent+0x3a>
 1013b62:	2600      	movs	r6, #0
 1013b64:	5999      	ldr	r1, [r3, r6]
 1013b66:	b139      	cbz	r1, 1013b78 <_reclaim_reent+0x2c>
 1013b68:	680c      	ldr	r4, [r1, #0]
 1013b6a:	4628      	mov	r0, r5
 1013b6c:	f7fe fd28 	bl	10125c0 <_free_r>
 1013b70:	4621      	mov	r1, r4
 1013b72:	2c00      	cmp	r4, #0
 1013b74:	d1f8      	bne.n	1013b68 <_reclaim_reent+0x1c>
 1013b76:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 1013b78:	3604      	adds	r6, #4
 1013b7a:	2e80      	cmp	r6, #128	; 0x80
 1013b7c:	d1f2      	bne.n	1013b64 <_reclaim_reent+0x18>
 1013b7e:	4619      	mov	r1, r3
 1013b80:	4628      	mov	r0, r5
 1013b82:	f7fe fd1d 	bl	10125c0 <_free_r>
 1013b86:	6c29      	ldr	r1, [r5, #64]	; 0x40
 1013b88:	b111      	cbz	r1, 1013b90 <_reclaim_reent+0x44>
 1013b8a:	4628      	mov	r0, r5
 1013b8c:	f7fe fd18 	bl	10125c0 <_free_r>
 1013b90:	f8d5 1148 	ldr.w	r1, [r5, #328]	; 0x148
 1013b94:	b151      	cbz	r1, 1013bac <_reclaim_reent+0x60>
 1013b96:	f505 76a6 	add.w	r6, r5, #332	; 0x14c
 1013b9a:	42b1      	cmp	r1, r6
 1013b9c:	d006      	beq.n	1013bac <_reclaim_reent+0x60>
 1013b9e:	680c      	ldr	r4, [r1, #0]
 1013ba0:	4628      	mov	r0, r5
 1013ba2:	f7fe fd0d 	bl	10125c0 <_free_r>
 1013ba6:	42a6      	cmp	r6, r4
 1013ba8:	4621      	mov	r1, r4
 1013baa:	d1f8      	bne.n	1013b9e <_reclaim_reent+0x52>
 1013bac:	6d69      	ldr	r1, [r5, #84]	; 0x54
 1013bae:	b111      	cbz	r1, 1013bb6 <_reclaim_reent+0x6a>
 1013bb0:	4628      	mov	r0, r5
 1013bb2:	f7fe fd05 	bl	10125c0 <_free_r>
 1013bb6:	6bab      	ldr	r3, [r5, #56]	; 0x38
 1013bb8:	b153      	cbz	r3, 1013bd0 <_reclaim_reent+0x84>
 1013bba:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 1013bbc:	4628      	mov	r0, r5
 1013bbe:	4798      	blx	r3
 1013bc0:	f8d5 12e0 	ldr.w	r1, [r5, #736]	; 0x2e0
 1013bc4:	b121      	cbz	r1, 1013bd0 <_reclaim_reent+0x84>
 1013bc6:	4628      	mov	r0, r5
 1013bc8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 1013bcc:	f7ff bfb0 	b.w	1013b30 <cleanup_glue>
 1013bd0:	bd70      	pop	{r4, r5, r6, pc}
 1013bd2:	4770      	bx	lr
 1013bd4:	0000      	movs	r0, r0
	...

01013bd8 <frexp>:
 1013bd8:	b430      	push	{r4, r5}
 1013bda:	b082      	sub	sp, #8
 1013bdc:	f64f 74ff 	movw	r4, #65535	; 0xffff
 1013be0:	f6c7 74ef 	movt	r4, #32751	; 0x7fef
 1013be4:	ed8d 0b00 	vstr	d0, [sp]
 1013be8:	2500      	movs	r5, #0
 1013bea:	9b01      	ldr	r3, [sp, #4]
 1013bec:	6005      	str	r5, [r0, #0]
 1013bee:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 1013bf2:	42a1      	cmp	r1, r4
 1013bf4:	dc24      	bgt.n	1013c40 <frexp+0x68>
 1013bf6:	9c00      	ldr	r4, [sp, #0]
 1013bf8:	ea51 0204 	orrs.w	r2, r1, r4
 1013bfc:	d020      	beq.n	1013c40 <frexp+0x68>
 1013bfe:	462c      	mov	r4, r5
 1013c00:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
 1013c04:	401c      	ands	r4, r3
 1013c06:	b954      	cbnz	r4, 1013c1e <frexp+0x46>
 1013c08:	ed9f 7b11 	vldr	d7, [pc, #68]	; 1013c50 <frexp+0x78>
 1013c0c:	f06f 0535 	mvn.w	r5, #53	; 0x35
 1013c10:	ee20 7b07 	vmul.f64	d7, d0, d7
 1013c14:	ed8d 7b00 	vstr	d7, [sp]
 1013c18:	9b01      	ldr	r3, [sp, #4]
 1013c1a:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 1013c1e:	f023 44ff 	bic.w	r4, r3, #2139095040	; 0x7f800000
 1013c22:	e9dd 2300 	ldrd	r2, r3, [sp]
 1013c26:	f424 04e0 	bic.w	r4, r4, #7340032	; 0x700000
 1013c2a:	1509      	asrs	r1, r1, #20
 1013c2c:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 1013c30:	f2a1 31fe 	subw	r1, r1, #1022	; 0x3fe
 1013c34:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 1013c38:	4429      	add	r1, r5
 1013c3a:	e9cd 2300 	strd	r2, r3, [sp]
 1013c3e:	6001      	str	r1, [r0, #0]
 1013c40:	ed9d 0b00 	vldr	d0, [sp]
 1013c44:	b002      	add	sp, #8
 1013c46:	bc30      	pop	{r4, r5}
 1013c48:	4770      	bx	lr
 1013c4a:	bf00      	nop
 1013c4c:	f3af 8000 	nop.w
 1013c50:	00000000 	.word	0x00000000
 1013c54:	43500000 	.word	0x43500000

01013c58 <__sread>:
 1013c58:	b510      	push	{r4, lr}
 1013c5a:	460c      	mov	r4, r1
 1013c5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 1013c60:	f002 f9f8 	bl	1016054 <_read_r>
 1013c64:	2800      	cmp	r0, #0
 1013c66:	bfab      	itete	ge
 1013c68:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 1013c6a:	89a3      	ldrhlt	r3, [r4, #12]
 1013c6c:	181b      	addge	r3, r3, r0
 1013c6e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 1013c72:	bfac      	ite	ge
 1013c74:	6523      	strge	r3, [r4, #80]	; 0x50
 1013c76:	81a3      	strhlt	r3, [r4, #12]
 1013c78:	bd10      	pop	{r4, pc}
 1013c7a:	bf00      	nop

01013c7c <__seofread>:
 1013c7c:	2000      	movs	r0, #0
 1013c7e:	4770      	bx	lr

01013c80 <__swrite>:
 1013c80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 1013c84:	4616      	mov	r6, r2
 1013c86:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 1013c8a:	461f      	mov	r7, r3
 1013c8c:	460c      	mov	r4, r1
 1013c8e:	4605      	mov	r5, r0
 1013c90:	05d3      	lsls	r3, r2, #23
 1013c92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 1013c96:	d409      	bmi.n	1013cac <__swrite+0x2c>
 1013c98:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 1013c9c:	463b      	mov	r3, r7
 1013c9e:	81a2      	strh	r2, [r4, #12]
 1013ca0:	4628      	mov	r0, r5
 1013ca2:	4632      	mov	r2, r6
 1013ca4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 1013ca8:	f002 b85a 	b.w	1015d60 <_write_r>
 1013cac:	2200      	movs	r2, #0
 1013cae:	2302      	movs	r3, #2
 1013cb0:	f002 f9ba 	bl	1016028 <_lseek_r>
 1013cb4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 1013cb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 1013cbc:	e7ec      	b.n	1013c98 <__swrite+0x18>
 1013cbe:	bf00      	nop

01013cc0 <__sseek>:
 1013cc0:	b510      	push	{r4, lr}
 1013cc2:	460c      	mov	r4, r1
 1013cc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 1013cc8:	f002 f9ae 	bl	1016028 <_lseek_r>
 1013ccc:	89a3      	ldrh	r3, [r4, #12]
 1013cce:	1c42      	adds	r2, r0, #1
 1013cd0:	bf16      	itet	ne
 1013cd2:	6520      	strne	r0, [r4, #80]	; 0x50
 1013cd4:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 1013cd8:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 1013cdc:	81a3      	strh	r3, [r4, #12]
 1013cde:	bd10      	pop	{r4, pc}

01013ce0 <__sclose>:
 1013ce0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 1013ce4:	f002 b884 	b.w	1015df0 <_close_r>

01013ce8 <__ssprint_r>:
 1013ce8:	6893      	ldr	r3, [r2, #8]
 1013cea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1013cee:	4692      	mov	sl, r2
 1013cf0:	b083      	sub	sp, #12
 1013cf2:	2b00      	cmp	r3, #0
 1013cf4:	d06e      	beq.n	1013dd4 <__ssprint_r+0xec>
 1013cf6:	6817      	ldr	r7, [r2, #0]
 1013cf8:	4681      	mov	r9, r0
 1013cfa:	460c      	mov	r4, r1
 1013cfc:	6808      	ldr	r0, [r1, #0]
 1013cfe:	3708      	adds	r7, #8
 1013d00:	688d      	ldr	r5, [r1, #8]
 1013d02:	e042      	b.n	1013d8a <__ssprint_r+0xa2>
 1013d04:	89a3      	ldrh	r3, [r4, #12]
 1013d06:	f413 6f90 	tst.w	r3, #1152	; 0x480
 1013d0a:	d02d      	beq.n	1013d68 <__ssprint_r+0x80>
 1013d0c:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
 1013d10:	1a45      	subs	r5, r0, r1
 1013d12:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 1013d16:	eb05 0806 	add.w	r8, r5, r6
 1013d1a:	f108 0801 	add.w	r8, r8, #1
 1013d1e:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 1013d22:	1052      	asrs	r2, r2, #1
 1013d24:	4590      	cmp	r8, r2
 1013d26:	bf94      	ite	ls
 1013d28:	4690      	movls	r8, r2
 1013d2a:	4642      	movhi	r2, r8
 1013d2c:	055b      	lsls	r3, r3, #21
 1013d2e:	d538      	bpl.n	1013da2 <__ssprint_r+0xba>
 1013d30:	4611      	mov	r1, r2
 1013d32:	4648      	mov	r0, r9
 1013d34:	f7f7 fe6c 	bl	100ba10 <_malloc_r>
 1013d38:	2800      	cmp	r0, #0
 1013d3a:	d03c      	beq.n	1013db6 <__ssprint_r+0xce>
 1013d3c:	462a      	mov	r2, r5
 1013d3e:	6921      	ldr	r1, [r4, #16]
 1013d40:	9001      	str	r0, [sp, #4]
 1013d42:	f7f8 eb7e 	blx	100c440 <memcpy>
 1013d46:	89a2      	ldrh	r2, [r4, #12]
 1013d48:	9b01      	ldr	r3, [sp, #4]
 1013d4a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 1013d4e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 1013d52:	81a2      	strh	r2, [r4, #12]
 1013d54:	1958      	adds	r0, r3, r5
 1013d56:	f8c4 8014 	str.w	r8, [r4, #20]
 1013d5a:	eba8 0505 	sub.w	r5, r8, r5
 1013d5e:	46b0      	mov	r8, r6
 1013d60:	60a5      	str	r5, [r4, #8]
 1013d62:	4635      	mov	r5, r6
 1013d64:	6123      	str	r3, [r4, #16]
 1013d66:	6020      	str	r0, [r4, #0]
 1013d68:	4642      	mov	r2, r8
 1013d6a:	4659      	mov	r1, fp
 1013d6c:	f7ff f840 	bl	1012df0 <memmove>
 1013d70:	f8da 2008 	ldr.w	r2, [sl, #8]
 1013d74:	68a3      	ldr	r3, [r4, #8]
 1013d76:	6820      	ldr	r0, [r4, #0]
 1013d78:	1b96      	subs	r6, r2, r6
 1013d7a:	1b5d      	subs	r5, r3, r5
 1013d7c:	60a5      	str	r5, [r4, #8]
 1013d7e:	4440      	add	r0, r8
 1013d80:	6020      	str	r0, [r4, #0]
 1013d82:	f8ca 6008 	str.w	r6, [sl, #8]
 1013d86:	b32e      	cbz	r6, 1013dd4 <__ssprint_r+0xec>
 1013d88:	3708      	adds	r7, #8
 1013d8a:	f857 6c04 	ldr.w	r6, [r7, #-4]
 1013d8e:	46a8      	mov	r8, r5
 1013d90:	f857 bc08 	ldr.w	fp, [r7, #-8]
 1013d94:	2e00      	cmp	r6, #0
 1013d96:	d0f7      	beq.n	1013d88 <__ssprint_r+0xa0>
 1013d98:	42ae      	cmp	r6, r5
 1013d9a:	d2b3      	bcs.n	1013d04 <__ssprint_r+0x1c>
 1013d9c:	4635      	mov	r5, r6
 1013d9e:	46b0      	mov	r8, r6
 1013da0:	e7e2      	b.n	1013d68 <__ssprint_r+0x80>
 1013da2:	4648      	mov	r0, r9
 1013da4:	f7ff fd0a 	bl	10137bc <_realloc_r>
 1013da8:	4603      	mov	r3, r0
 1013daa:	2800      	cmp	r0, #0
 1013dac:	d1d2      	bne.n	1013d54 <__ssprint_r+0x6c>
 1013dae:	6921      	ldr	r1, [r4, #16]
 1013db0:	4648      	mov	r0, r9
 1013db2:	f7fe fc05 	bl	10125c0 <_free_r>
 1013db6:	230c      	movs	r3, #12
 1013db8:	f8c9 3000 	str.w	r3, [r9]
 1013dbc:	89a3      	ldrh	r3, [r4, #12]
 1013dbe:	f04f 30ff 	mov.w	r0, #4294967295
 1013dc2:	2200      	movs	r2, #0
 1013dc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 1013dc8:	81a3      	strh	r3, [r4, #12]
 1013dca:	e9ca 2201 	strd	r2, r2, [sl, #4]
 1013dce:	b003      	add	sp, #12
 1013dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1013dd4:	2000      	movs	r0, #0
 1013dd6:	f8ca 0004 	str.w	r0, [sl, #4]
 1013dda:	b003      	add	sp, #12
 1013ddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

01013de0 <_svfiprintf_r>:
 1013de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1013de4:	b0c7      	sub	sp, #284	; 0x11c
 1013de6:	460c      	mov	r4, r1
 1013de8:	4683      	mov	fp, r0
 1013dea:	9109      	str	r1, [sp, #36]	; 0x24
 1013dec:	4615      	mov	r5, r2
 1013dee:	a816      	add	r0, sp, #88	; 0x58
 1013df0:	2208      	movs	r2, #8
 1013df2:	2100      	movs	r1, #0
 1013df4:	9307      	str	r3, [sp, #28]
 1013df6:	f7f8 fe13 	bl	100ca20 <memset>
 1013dfa:	89a3      	ldrh	r3, [r4, #12]
 1013dfc:	061b      	lsls	r3, r3, #24
 1013dfe:	d503      	bpl.n	1013e08 <_svfiprintf_r+0x28>
 1013e00:	6923      	ldr	r3, [r4, #16]
 1013e02:	2b00      	cmp	r3, #0
 1013e04:	f000 853f 	beq.w	1014886 <_svfiprintf_r+0xaa6>
 1013e08:	f249 7998 	movw	r9, #38808	; 0x9798
 1013e0c:	f2c0 1905 	movt	r9, #261	; 0x105
 1013e10:	46aa      	mov	sl, r5
 1013e12:	2300      	movs	r3, #0
 1013e14:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 1013e18:	930c      	str	r3, [sp, #48]	; 0x30
 1013e1a:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
 1013e1e:	930f      	str	r3, [sp, #60]	; 0x3c
 1013e20:	9304      	str	r3, [sp, #16]
 1013e22:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
 1013e26:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 1013e2a:	f649 36c8 	movw	r6, #39880	; 0x9bc8
 1013e2e:	f2c0 1605 	movt	r6, #261	; 0x105
 1013e32:	4654      	mov	r4, sl
 1013e34:	f8d9 3000 	ldr.w	r3, [r9]
 1013e38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 1013e3a:	2b00      	cmp	r3, #0
 1013e3c:	bf08      	it	eq
 1013e3e:	4633      	moveq	r3, r6
 1013e40:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 1013e44:	f7f7 fd22 	bl	100b88c <__locale_mb_cur_max>
 1013e48:	ab16      	add	r3, sp, #88	; 0x58
 1013e4a:	4622      	mov	r2, r4
 1013e4c:	9300      	str	r3, [sp, #0]
 1013e4e:	a914      	add	r1, sp, #80	; 0x50
 1013e50:	4603      	mov	r3, r0
 1013e52:	4658      	mov	r0, fp
 1013e54:	47a8      	blx	r5
 1013e56:	2800      	cmp	r0, #0
 1013e58:	4603      	mov	r3, r0
 1013e5a:	f000 8086 	beq.w	1013f6a <_svfiprintf_r+0x18a>
 1013e5e:	db7c      	blt.n	1013f5a <_svfiprintf_r+0x17a>
 1013e60:	9a14      	ldr	r2, [sp, #80]	; 0x50
 1013e62:	2a25      	cmp	r2, #37	; 0x25
 1013e64:	d001      	beq.n	1013e6a <_svfiprintf_r+0x8a>
 1013e66:	441c      	add	r4, r3
 1013e68:	e7e4      	b.n	1013e34 <_svfiprintf_r+0x54>
 1013e6a:	ebb4 060a 	subs.w	r6, r4, sl
 1013e6e:	4605      	mov	r5, r0
 1013e70:	d17f      	bne.n	1013f72 <_svfiprintf_r+0x192>
 1013e72:	2300      	movs	r3, #0
 1013e74:	9306      	str	r3, [sp, #24]
 1013e76:	461e      	mov	r6, r3
 1013e78:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 1013e7c:	7863      	ldrb	r3, [r4, #1]
 1013e7e:	f104 0a01 	add.w	sl, r4, #1
 1013e82:	f04f 32ff 	mov.w	r2, #4294967295
 1013e86:	9203      	str	r2, [sp, #12]
 1013e88:	f10a 0a01 	add.w	sl, sl, #1
 1013e8c:	f1a3 0220 	sub.w	r2, r3, #32
 1013e90:	2a5a      	cmp	r2, #90	; 0x5a
 1013e92:	f200 8322 	bhi.w	10144da <_svfiprintf_r+0x6fa>
 1013e96:	e8df f012 	tbh	[pc, r2, lsl #1]
 1013e9a:	01d2      	.short	0x01d2
 1013e9c:	03200320 	.word	0x03200320
 1013ea0:	032001cd 	.word	0x032001cd
 1013ea4:	03200320 	.word	0x03200320
 1013ea8:	032001af 	.word	0x032001af
 1013eac:	01a00320 	.word	0x01a00320
 1013eb0:	0320025e 	.word	0x0320025e
 1013eb4:	01f4020f 	.word	0x01f4020f
 1013eb8:	01ef0320 	.word	0x01ef0320
 1013ebc:	015e015e 	.word	0x015e015e
 1013ec0:	015e015e 	.word	0x015e015e
 1013ec4:	015e015e 	.word	0x015e015e
 1013ec8:	015e015e 	.word	0x015e015e
 1013ecc:	0320015e 	.word	0x0320015e
 1013ed0:	03200320 	.word	0x03200320
 1013ed4:	03200320 	.word	0x03200320
 1013ed8:	03200320 	.word	0x03200320
 1013edc:	03200320 	.word	0x03200320
 1013ee0:	0220016c 	.word	0x0220016c
 1013ee4:	03200320 	.word	0x03200320
 1013ee8:	03200320 	.word	0x03200320
 1013eec:	03200320 	.word	0x03200320
 1013ef0:	03200320 	.word	0x03200320
 1013ef4:	03200320 	.word	0x03200320
 1013ef8:	03200214 	.word	0x03200214
 1013efc:	03200320 	.word	0x03200320
 1013f00:	032002c9 	.word	0x032002c9
 1013f04:	032002bc 	.word	0x032002bc
 1013f08:	02900320 	.word	0x02900320
 1013f0c:	03200320 	.word	0x03200320
 1013f10:	03200320 	.word	0x03200320
 1013f14:	03200320 	.word	0x03200320
 1013f18:	03200320 	.word	0x03200320
 1013f1c:	03200320 	.word	0x03200320
 1013f20:	0276016c 	.word	0x0276016c
 1013f24:	03200320 	.word	0x03200320
 1013f28:	02fe0320 	.word	0x02fe0320
 1013f2c:	005b0276 	.word	0x005b0276
 1013f30:	02f10320 	.word	0x02f10320
 1013f34:	030b0320 	.word	0x030b0320
 1013f38:	0264018f 	.word	0x0264018f
 1013f3c:	0320005b 	.word	0x0320005b
 1013f40:	005d02c9 	.word	0x005d02c9
 1013f44:	032001dd 	.word	0x032001dd
 1013f48:	009b0320 	.word	0x009b0320
 1013f4c:	005d0320 	.word	0x005d0320
 1013f50:	f046 0620 	orr.w	r6, r6, #32
 1013f54:	f89a 3000 	ldrb.w	r3, [sl]
 1013f58:	e796      	b.n	1013e88 <_svfiprintf_r+0xa8>
 1013f5a:	2208      	movs	r2, #8
 1013f5c:	2100      	movs	r1, #0
 1013f5e:	a816      	add	r0, sp, #88	; 0x58
 1013f60:	f7f8 fd5e 	bl	100ca20 <memset>
 1013f64:	2301      	movs	r3, #1
 1013f66:	441c      	add	r4, r3
 1013f68:	e764      	b.n	1013e34 <_svfiprintf_r+0x54>
 1013f6a:	ebb4 060a 	subs.w	r6, r4, sl
 1013f6e:	4605      	mov	r5, r0
 1013f70:	d012      	beq.n	1013f98 <_svfiprintf_r+0x1b8>
 1013f72:	e9dd 321b 	ldrd	r3, r2, [sp, #108]	; 0x6c
 1013f76:	e9c8 a600 	strd	sl, r6, [r8]
 1013f7a:	3301      	adds	r3, #1
 1013f7c:	4432      	add	r2, r6
 1013f7e:	2b07      	cmp	r3, #7
 1013f80:	e9cd 321b 	strd	r3, r2, [sp, #108]	; 0x6c
 1013f84:	bfd8      	it	le
 1013f86:	f108 0808 	addle.w	r8, r8, #8
 1013f8a:	dc17      	bgt.n	1013fbc <_svfiprintf_r+0x1dc>
 1013f8c:	9b04      	ldr	r3, [sp, #16]
 1013f8e:	4433      	add	r3, r6
 1013f90:	9304      	str	r3, [sp, #16]
 1013f92:	2d00      	cmp	r5, #0
 1013f94:	f47f af6d 	bne.w	1013e72 <_svfiprintf_r+0x92>
 1013f98:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 1013f9a:	2b00      	cmp	r3, #0
 1013f9c:	f040 8586 	bne.w	1014aac <_svfiprintf_r+0xccc>
 1013fa0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1013fa2:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 1013fa6:	f013 0f40 	tst.w	r3, #64	; 0x40
 1013faa:	9b04      	ldr	r3, [sp, #16]
 1013fac:	bf18      	it	ne
 1013fae:	f04f 33ff 	movne.w	r3, #4294967295
 1013fb2:	9304      	str	r3, [sp, #16]
 1013fb4:	9804      	ldr	r0, [sp, #16]
 1013fb6:	b047      	add	sp, #284	; 0x11c
 1013fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1013fbc:	aa1a      	add	r2, sp, #104	; 0x68
 1013fbe:	9909      	ldr	r1, [sp, #36]	; 0x24
 1013fc0:	4658      	mov	r0, fp
 1013fc2:	f7ff fe91 	bl	1013ce8 <__ssprint_r>
 1013fc6:	2800      	cmp	r0, #0
 1013fc8:	d1ea      	bne.n	1013fa0 <_svfiprintf_r+0x1c0>
 1013fca:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 1013fce:	e7dd      	b.n	1013f8c <_svfiprintf_r+0x1ac>
 1013fd0:	06b4      	lsls	r4, r6, #26
 1013fd2:	f249 3200 	movw	r2, #37632	; 0x9300
 1013fd6:	f2c0 1205 	movt	r2, #261	; 0x105
 1013fda:	920c      	str	r2, [sp, #48]	; 0x30
 1013fdc:	f140 81f5 	bpl.w	10143ca <_svfiprintf_r+0x5ea>
 1013fe0:	9d07      	ldr	r5, [sp, #28]
 1013fe2:	3507      	adds	r5, #7
 1013fe4:	f025 0207 	bic.w	r2, r5, #7
 1013fe8:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 1013fec:	9207      	str	r2, [sp, #28]
 1013fee:	ea54 0205 	orrs.w	r2, r4, r5
 1013ff2:	f006 0201 	and.w	r2, r6, #1
 1013ff6:	bf08      	it	eq
 1013ff8:	2200      	moveq	r2, #0
 1013ffa:	2a00      	cmp	r2, #0
 1013ffc:	f040 8201 	bne.w	1014402 <_svfiprintf_r+0x622>
 1014000:	f426 6780 	bic.w	r7, r6, #1024	; 0x400
 1014004:	2302      	movs	r3, #2
 1014006:	9903      	ldr	r1, [sp, #12]
 1014008:	2200      	movs	r2, #0
 101400a:	f88d 204b 	strb.w	r2, [sp, #75]	; 0x4b
 101400e:	1c4a      	adds	r2, r1, #1
 1014010:	f000 8182 	beq.w	1014318 <_svfiprintf_r+0x538>
 1014014:	ea54 0205 	orrs.w	r2, r4, r5
 1014018:	f027 0680 	bic.w	r6, r7, #128	; 0x80
 101401c:	bf14      	ite	ne
 101401e:	2201      	movne	r2, #1
 1014020:	2200      	moveq	r2, #0
 1014022:	2900      	cmp	r1, #0
 1014024:	bf18      	it	ne
 1014026:	2201      	movne	r2, #1
 1014028:	2a00      	cmp	r2, #0
 101402a:	f040 8417 	bne.w	101485c <_svfiprintf_r+0xa7c>
 101402e:	2b00      	cmp	r3, #0
 1014030:	f040 83f0 	bne.w	1014814 <_svfiprintf_r+0xa34>
 1014034:	f017 0201 	ands.w	r2, r7, #1
 1014038:	9303      	str	r3, [sp, #12]
 101403a:	9205      	str	r2, [sp, #20]
 101403c:	bf04      	itt	eq
 101403e:	ab46      	addeq	r3, sp, #280	; 0x118
 1014040:	930b      	streq	r3, [sp, #44]	; 0x2c
 1014042:	d005      	beq.n	1014050 <_svfiprintf_r+0x270>
 1014044:	2330      	movs	r3, #48	; 0x30
 1014046:	f88d 3117 	strb.w	r3, [sp, #279]	; 0x117
 101404a:	f20d 1317 	addw	r3, sp, #279	; 0x117
 101404e:	930b      	str	r3, [sp, #44]	; 0x2c
 1014050:	9b05      	ldr	r3, [sp, #20]
 1014052:	9a03      	ldr	r2, [sp, #12]
 1014054:	4293      	cmp	r3, r2
 1014056:	bfb8      	it	lt
 1014058:	4613      	movlt	r3, r2
 101405a:	9302      	str	r3, [sp, #8]
 101405c:	2300      	movs	r3, #0
 101405e:	9308      	str	r3, [sp, #32]
 1014060:	f89d 304b 	ldrb.w	r3, [sp, #75]	; 0x4b
 1014064:	b113      	cbz	r3, 101406c <_svfiprintf_r+0x28c>
 1014066:	9b02      	ldr	r3, [sp, #8]
 1014068:	3301      	adds	r3, #1
 101406a:	9302      	str	r3, [sp, #8]
 101406c:	f016 0302 	ands.w	r3, r6, #2
 1014070:	bf1e      	ittt	ne
 1014072:	9a02      	ldrne	r2, [sp, #8]
 1014074:	3202      	addne	r2, #2
 1014076:	9202      	strne	r2, [sp, #8]
 1014078:	f016 0084 	ands.w	r0, r6, #132	; 0x84
 101407c:	e9dd 121b 	ldrd	r1, r2, [sp, #108]	; 0x6c
 1014080:	900a      	str	r0, [sp, #40]	; 0x28
 1014082:	d105      	bne.n	1014090 <_svfiprintf_r+0x2b0>
 1014084:	9806      	ldr	r0, [sp, #24]
 1014086:	9c02      	ldr	r4, [sp, #8]
 1014088:	1b04      	subs	r4, r0, r4
 101408a:	2c00      	cmp	r4, #0
 101408c:	f300 8326 	bgt.w	10146dc <_svfiprintf_r+0x8fc>
 1014090:	f89d 404b 	ldrb.w	r4, [sp, #75]	; 0x4b
 1014094:	1c48      	adds	r0, r1, #1
 1014096:	f108 0708 	add.w	r7, r8, #8
 101409a:	b1ac      	cbz	r4, 10140c8 <_svfiprintf_r+0x2e8>
 101409c:	2807      	cmp	r0, #7
 101409e:	f10d 044b 	add.w	r4, sp, #75	; 0x4b
 10140a2:	f102 0201 	add.w	r2, r2, #1
 10140a6:	f8c8 4000 	str.w	r4, [r8]
 10140aa:	e9cd 021b 	strd	r0, r2, [sp, #108]	; 0x6c
 10140ae:	f04f 0401 	mov.w	r4, #1
 10140b2:	f8c8 4004 	str.w	r4, [r8, #4]
 10140b6:	f300 8355 	bgt.w	1014764 <_svfiprintf_r+0x984>
 10140ba:	1c8d      	adds	r5, r1, #2
 10140bc:	f108 0410 	add.w	r4, r8, #16
 10140c0:	4601      	mov	r1, r0
 10140c2:	46b8      	mov	r8, r7
 10140c4:	4628      	mov	r0, r5
 10140c6:	4627      	mov	r7, r4
 10140c8:	b18b      	cbz	r3, 10140ee <_svfiprintf_r+0x30e>
 10140ca:	2807      	cmp	r0, #7
 10140cc:	ab13      	add	r3, sp, #76	; 0x4c
 10140ce:	f102 0202 	add.w	r2, r2, #2
 10140d2:	f8c8 3000 	str.w	r3, [r8]
 10140d6:	e9cd 021b 	strd	r0, r2, [sp, #108]	; 0x6c
 10140da:	f04f 0302 	mov.w	r3, #2
 10140de:	f8c8 3004 	str.w	r3, [r8, #4]
 10140e2:	f300 834f 	bgt.w	1014784 <_svfiprintf_r+0x9a4>
 10140e6:	4601      	mov	r1, r0
 10140e8:	46b8      	mov	r8, r7
 10140ea:	3001      	adds	r0, #1
 10140ec:	3708      	adds	r7, #8
 10140ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 10140f0:	2b80      	cmp	r3, #128	; 0x80
 10140f2:	f000 825f 	beq.w	10145b4 <_svfiprintf_r+0x7d4>
 10140f6:	9b03      	ldr	r3, [sp, #12]
 10140f8:	9c05      	ldr	r4, [sp, #20]
 10140fa:	1b1c      	subs	r4, r3, r4
 10140fc:	2c00      	cmp	r4, #0
 10140fe:	f300 829c 	bgt.w	101463a <_svfiprintf_r+0x85a>
 1014102:	9b05      	ldr	r3, [sp, #20]
 1014104:	2807      	cmp	r0, #7
 1014106:	990b      	ldr	r1, [sp, #44]	; 0x2c
 1014108:	441a      	add	r2, r3
 101410a:	901b      	str	r0, [sp, #108]	; 0x6c
 101410c:	921c      	str	r2, [sp, #112]	; 0x70
 101410e:	f8c8 1000 	str.w	r1, [r8]
 1014112:	f8c8 3004 	str.w	r3, [r8, #4]
 1014116:	f300 82c7 	bgt.w	10146a8 <_svfiprintf_r+0x8c8>
 101411a:	0773      	lsls	r3, r6, #29
 101411c:	d505      	bpl.n	101412a <_svfiprintf_r+0x34a>
 101411e:	9b06      	ldr	r3, [sp, #24]
 1014120:	9902      	ldr	r1, [sp, #8]
 1014122:	1a5c      	subs	r4, r3, r1
 1014124:	2c00      	cmp	r4, #0
 1014126:	f300 833b 	bgt.w	10147a0 <_svfiprintf_r+0x9c0>
 101412a:	9b04      	ldr	r3, [sp, #16]
 101412c:	9906      	ldr	r1, [sp, #24]
 101412e:	9802      	ldr	r0, [sp, #8]
 1014130:	4281      	cmp	r1, r0
 1014132:	bfac      	ite	ge
 1014134:	185b      	addge	r3, r3, r1
 1014136:	181b      	addlt	r3, r3, r0
 1014138:	9304      	str	r3, [sp, #16]
 101413a:	2a00      	cmp	r2, #0
 101413c:	f040 82bd 	bne.w	10146ba <_svfiprintf_r+0x8da>
 1014140:	2300      	movs	r3, #0
 1014142:	931b      	str	r3, [sp, #108]	; 0x6c
 1014144:	9b08      	ldr	r3, [sp, #32]
 1014146:	b11b      	cbz	r3, 1014150 <_svfiprintf_r+0x370>
 1014148:	9908      	ldr	r1, [sp, #32]
 101414a:	4658      	mov	r0, fp
 101414c:	f7fe fa38 	bl	10125c0 <_free_r>
 1014150:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 1014154:	e669      	b.n	1013e2a <_svfiprintf_r+0x4a>
 1014156:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 101415a:	2100      	movs	r1, #0
 101415c:	f81a 3b01 	ldrb.w	r3, [sl], #1
 1014160:	200a      	movs	r0, #10
 1014162:	fb00 2101 	mla	r1, r0, r1, r2
 1014166:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 101416a:	2a09      	cmp	r2, #9
 101416c:	d9f6      	bls.n	101415c <_svfiprintf_r+0x37c>
 101416e:	9106      	str	r1, [sp, #24]
 1014170:	e68c      	b.n	1013e8c <_svfiprintf_r+0xac>
 1014172:	9a07      	ldr	r2, [sp, #28]
 1014174:	2b43      	cmp	r3, #67	; 0x43
 1014176:	f102 0404 	add.w	r4, r2, #4
 101417a:	d002      	beq.n	1014182 <_svfiprintf_r+0x3a2>
 101417c:	06f7      	lsls	r7, r6, #27
 101417e:	f140 8379 	bpl.w	1014874 <_svfiprintf_r+0xa94>
 1014182:	2208      	movs	r2, #8
 1014184:	2100      	movs	r1, #0
 1014186:	a818      	add	r0, sp, #96	; 0x60
 1014188:	ad2d      	add	r5, sp, #180	; 0xb4
 101418a:	f7f8 fc49 	bl	100ca20 <memset>
 101418e:	9a07      	ldr	r2, [sp, #28]
 1014190:	ab18      	add	r3, sp, #96	; 0x60
 1014192:	4629      	mov	r1, r5
 1014194:	4658      	mov	r0, fp
 1014196:	6812      	ldr	r2, [r2, #0]
 1014198:	f7fc fe50 	bl	1010e3c <_wcrtomb_r>
 101419c:	1c43      	adds	r3, r0, #1
 101419e:	9005      	str	r0, [sp, #20]
 10141a0:	f000 84bf 	beq.w	1014b22 <_svfiprintf_r+0xd42>
 10141a4:	9b05      	ldr	r3, [sp, #20]
 10141a6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 10141aa:	9302      	str	r3, [sp, #8]
 10141ac:	2300      	movs	r3, #0
 10141ae:	9407      	str	r4, [sp, #28]
 10141b0:	950b      	str	r5, [sp, #44]	; 0x2c
 10141b2:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 10141b6:	e19d      	b.n	10144f4 <_svfiprintf_r+0x714>
 10141b8:	06b2      	lsls	r2, r6, #26
 10141ba:	f100 81d0 	bmi.w	101455e <_svfiprintf_r+0x77e>
 10141be:	9a07      	ldr	r2, [sp, #28]
 10141c0:	06f3      	lsls	r3, r6, #27
 10141c2:	f852 4b04 	ldr.w	r4, [r2], #4
 10141c6:	f100 84c3 	bmi.w	1014b50 <_svfiprintf_r+0xd70>
 10141ca:	0677      	lsls	r7, r6, #25
 10141cc:	f140 8436 	bpl.w	1014a3c <_svfiprintf_r+0xc5c>
 10141d0:	4633      	mov	r3, r6
 10141d2:	9207      	str	r2, [sp, #28]
 10141d4:	b2a4      	uxth	r4, r4
 10141d6:	2500      	movs	r5, #0
 10141d8:	e1c9      	b.n	101456e <_svfiprintf_r+0x78e>
 10141da:	9a07      	ldr	r2, [sp, #28]
 10141dc:	f89a 3000 	ldrb.w	r3, [sl]
 10141e0:	f852 1b04 	ldr.w	r1, [r2], #4
 10141e4:	2900      	cmp	r1, #0
 10141e6:	9106      	str	r1, [sp, #24]
 10141e8:	bfa8      	it	ge
 10141ea:	9207      	strge	r2, [sp, #28]
 10141ec:	f6bf ae4c 	bge.w	1013e88 <_svfiprintf_r+0xa8>
 10141f0:	4249      	negs	r1, r1
 10141f2:	e9cd 1206 	strd	r1, r2, [sp, #24]
 10141f6:	e061      	b.n	10142bc <_svfiprintf_r+0x4dc>
 10141f8:	4658      	mov	r0, fp
 10141fa:	f7fe fd09 	bl	1012c10 <_localeconv_r>
 10141fe:	6843      	ldr	r3, [r0, #4]
 1014200:	4618      	mov	r0, r3
 1014202:	930f      	str	r3, [sp, #60]	; 0x3c
 1014204:	f7f9 f81c 	bl	100d240 <strlen>
 1014208:	4604      	mov	r4, r0
 101420a:	900e      	str	r0, [sp, #56]	; 0x38
 101420c:	4658      	mov	r0, fp
 101420e:	f7fe fcff 	bl	1012c10 <_localeconv_r>
 1014212:	6883      	ldr	r3, [r0, #8]
 1014214:	2c00      	cmp	r4, #0
 1014216:	bf18      	it	ne
 1014218:	2b00      	cmpne	r3, #0
 101421a:	930d      	str	r3, [sp, #52]	; 0x34
 101421c:	f43f ae9a 	beq.w	1013f54 <_svfiprintf_r+0x174>
 1014220:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 1014222:	781a      	ldrb	r2, [r3, #0]
 1014224:	f89a 3000 	ldrb.w	r3, [sl]
 1014228:	2a00      	cmp	r2, #0
 101422a:	f43f ae2d 	beq.w	1013e88 <_svfiprintf_r+0xa8>
 101422e:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
 1014232:	e629      	b.n	1013e88 <_svfiprintf_r+0xa8>
 1014234:	f046 0601 	orr.w	r6, r6, #1
 1014238:	f89a 3000 	ldrb.w	r3, [sl]
 101423c:	e624      	b.n	1013e88 <_svfiprintf_r+0xa8>
 101423e:	f89d 204b 	ldrb.w	r2, [sp, #75]	; 0x4b
 1014242:	f89a 3000 	ldrb.w	r3, [sl]
 1014246:	2a00      	cmp	r2, #0
 1014248:	f47f ae1e 	bne.w	1013e88 <_svfiprintf_r+0xa8>
 101424c:	2220      	movs	r2, #32
 101424e:	f88d 204b 	strb.w	r2, [sp, #75]	; 0x4b
 1014252:	e619      	b.n	1013e88 <_svfiprintf_r+0xa8>
 1014254:	06b0      	lsls	r0, r6, #26
 1014256:	f100 8178 	bmi.w	101454a <_svfiprintf_r+0x76a>
 101425a:	9a07      	ldr	r2, [sp, #28]
 101425c:	06f1      	lsls	r1, r6, #27
 101425e:	f852 4b04 	ldr.w	r4, [r2], #4
 1014262:	f100 8478 	bmi.w	1014b56 <_svfiprintf_r+0xd76>
 1014266:	0673      	lsls	r3, r6, #25
 1014268:	9207      	str	r2, [sp, #28]
 101426a:	4637      	mov	r7, r6
 101426c:	f140 83f1 	bpl.w	1014a52 <_svfiprintf_r+0xc72>
 1014270:	b2a4      	uxth	r4, r4
 1014272:	2500      	movs	r5, #0
 1014274:	2301      	movs	r3, #1
 1014276:	e6c6      	b.n	1014006 <_svfiprintf_r+0x226>
 1014278:	f046 0680 	orr.w	r6, r6, #128	; 0x80
 101427c:	f89a 3000 	ldrb.w	r3, [sl]
 1014280:	e602      	b.n	1013e88 <_svfiprintf_r+0xa8>
 1014282:	4651      	mov	r1, sl
 1014284:	f811 3b01 	ldrb.w	r3, [r1], #1
 1014288:	2b2a      	cmp	r3, #42	; 0x2a
 101428a:	f000 8452 	beq.w	1014b32 <_svfiprintf_r+0xd52>
 101428e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 1014292:	468a      	mov	sl, r1
 1014294:	2a09      	cmp	r2, #9
 1014296:	bf84      	itt	hi
 1014298:	2200      	movhi	r2, #0
 101429a:	9203      	strhi	r2, [sp, #12]
 101429c:	f63f adf6 	bhi.w	1013e8c <_svfiprintf_r+0xac>
 10142a0:	2100      	movs	r1, #0
 10142a2:	f81a 3b01 	ldrb.w	r3, [sl], #1
 10142a6:	200a      	movs	r0, #10
 10142a8:	fb00 2101 	mla	r1, r0, r1, r2
 10142ac:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 10142b0:	2a09      	cmp	r2, #9
 10142b2:	d9f6      	bls.n	10142a2 <_svfiprintf_r+0x4c2>
 10142b4:	9103      	str	r1, [sp, #12]
 10142b6:	e5e9      	b.n	1013e8c <_svfiprintf_r+0xac>
 10142b8:	f89a 3000 	ldrb.w	r3, [sl]
 10142bc:	f046 0604 	orr.w	r6, r6, #4
 10142c0:	e5e2      	b.n	1013e88 <_svfiprintf_r+0xa8>
 10142c2:	06b1      	lsls	r1, r6, #26
 10142c4:	f046 0310 	orr.w	r3, r6, #16
 10142c8:	f100 814a 	bmi.w	1014560 <_svfiprintf_r+0x780>
 10142cc:	9a07      	ldr	r2, [sp, #28]
 10142ce:	3204      	adds	r2, #4
 10142d0:	9907      	ldr	r1, [sp, #28]
 10142d2:	2500      	movs	r5, #0
 10142d4:	9207      	str	r2, [sp, #28]
 10142d6:	680c      	ldr	r4, [r1, #0]
 10142d8:	e149      	b.n	101456e <_svfiprintf_r+0x78e>
 10142da:	f046 0710 	orr.w	r7, r6, #16
 10142de:	06b6      	lsls	r6, r6, #26
 10142e0:	f100 810d 	bmi.w	10144fe <_svfiprintf_r+0x71e>
 10142e4:	9b07      	ldr	r3, [sp, #28]
 10142e6:	1d1a      	adds	r2, r3, #4
 10142e8:	9b07      	ldr	r3, [sp, #28]
 10142ea:	9207      	str	r2, [sp, #28]
 10142ec:	681c      	ldr	r4, [r3, #0]
 10142ee:	17e5      	asrs	r5, r4, #31
 10142f0:	4622      	mov	r2, r4
 10142f2:	2a00      	cmp	r2, #0
 10142f4:	462b      	mov	r3, r5
 10142f6:	f173 0300 	sbcs.w	r3, r3, #0
 10142fa:	f280 810f 	bge.w	101451c <_svfiprintf_r+0x73c>
 10142fe:	4264      	negs	r4, r4
 1014300:	9903      	ldr	r1, [sp, #12]
 1014302:	f04f 032d 	mov.w	r3, #45	; 0x2d
 1014306:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 101430a:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 101430e:	1c4a      	adds	r2, r1, #1
 1014310:	f04f 0301 	mov.w	r3, #1
 1014314:	f47f ae7e 	bne.w	1014014 <_svfiprintf_r+0x234>
 1014318:	2b01      	cmp	r3, #1
 101431a:	f000 8281 	beq.w	1014820 <_svfiprintf_r+0xa40>
 101431e:	2b02      	cmp	r3, #2
 1014320:	bf18      	it	ne
 1014322:	a946      	addne	r1, sp, #280	; 0x118
 1014324:	f040 8128 	bne.w	1014578 <_svfiprintf_r+0x798>
 1014328:	ab46      	add	r3, sp, #280	; 0x118
 101432a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 101432c:	461a      	mov	r2, r3
 101432e:	f004 010f 	and.w	r1, r4, #15
 1014332:	0923      	lsrs	r3, r4, #4
 1014334:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 1014338:	0928      	lsrs	r0, r5, #4
 101433a:	5c71      	ldrb	r1, [r6, r1]
 101433c:	461c      	mov	r4, r3
 101433e:	4605      	mov	r5, r0
 1014340:	ea54 0305 	orrs.w	r3, r4, r5
 1014344:	f802 1d01 	strb.w	r1, [r2, #-1]!
 1014348:	d1f1      	bne.n	101432e <_svfiprintf_r+0x54e>
 101434a:	ab46      	add	r3, sp, #280	; 0x118
 101434c:	920b      	str	r2, [sp, #44]	; 0x2c
 101434e:	1a9b      	subs	r3, r3, r2
 1014350:	463e      	mov	r6, r7
 1014352:	9305      	str	r3, [sp, #20]
 1014354:	e67c      	b.n	1014050 <_svfiprintf_r+0x270>
 1014356:	232b      	movs	r3, #43	; 0x2b
 1014358:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 101435c:	f89a 3000 	ldrb.w	r3, [sl]
 1014360:	e592      	b.n	1013e88 <_svfiprintf_r+0xa8>
 1014362:	9b07      	ldr	r3, [sp, #28]
 1014364:	f647 0230 	movw	r2, #30768	; 0x7830
 1014368:	f249 3100 	movw	r1, #37632	; 0x9300
 101436c:	f046 0702 	orr.w	r7, r6, #2
 1014370:	f2c0 1105 	movt	r1, #261	; 0x105
 1014374:	f8ad 204c 	strh.w	r2, [sp, #76]	; 0x4c
 1014378:	f853 4b04 	ldr.w	r4, [r3], #4
 101437c:	2500      	movs	r5, #0
 101437e:	910c      	str	r1, [sp, #48]	; 0x30
 1014380:	9307      	str	r3, [sp, #28]
 1014382:	2302      	movs	r3, #2
 1014384:	e63f      	b.n	1014006 <_svfiprintf_r+0x226>
 1014386:	06b5      	lsls	r5, r6, #26
 1014388:	f100 80b8 	bmi.w	10144fc <_svfiprintf_r+0x71c>
 101438c:	9b07      	ldr	r3, [sp, #28]
 101438e:	06f4      	lsls	r4, r6, #27
 1014390:	f103 0204 	add.w	r2, r3, #4
 1014394:	f100 83d9 	bmi.w	1014b4a <_svfiprintf_r+0xd6a>
 1014398:	9b07      	ldr	r3, [sp, #28]
 101439a:	0670      	lsls	r0, r6, #25
 101439c:	bf48      	it	mi
 101439e:	f9b3 4000 	ldrshmi.w	r4, [r3]
 10143a2:	d404      	bmi.n	10143ae <_svfiprintf_r+0x5ce>
 10143a4:	05b1      	lsls	r1, r6, #22
 10143a6:	f140 837a 	bpl.w	1014a9e <_svfiprintf_r+0xcbe>
 10143aa:	f993 4000 	ldrsb.w	r4, [r3]
 10143ae:	17e5      	asrs	r5, r4, #31
 10143b0:	9207      	str	r2, [sp, #28]
 10143b2:	4637      	mov	r7, r6
 10143b4:	4622      	mov	r2, r4
 10143b6:	462b      	mov	r3, r5
 10143b8:	e0ab      	b.n	1014512 <_svfiprintf_r+0x732>
 10143ba:	06b4      	lsls	r4, r6, #26
 10143bc:	f249 02b4 	movw	r2, #37044	; 0x90b4
 10143c0:	f2c0 1205 	movt	r2, #261	; 0x105
 10143c4:	920c      	str	r2, [sp, #48]	; 0x30
 10143c6:	f53f ae0b 	bmi.w	1013fe0 <_svfiprintf_r+0x200>
 10143ca:	9a07      	ldr	r2, [sp, #28]
 10143cc:	06f0      	lsls	r0, r6, #27
 10143ce:	f852 4b04 	ldr.w	r4, [r2], #4
 10143d2:	9207      	str	r2, [sp, #28]
 10143d4:	d40b      	bmi.n	10143ee <_svfiprintf_r+0x60e>
 10143d6:	0671      	lsls	r1, r6, #25
 10143d8:	bf44      	itt	mi
 10143da:	b2a4      	uxthmi	r4, r4
 10143dc:	2500      	movmi	r5, #0
 10143de:	f53f ae06 	bmi.w	1013fee <_svfiprintf_r+0x20e>
 10143e2:	05b2      	lsls	r2, r6, #22
 10143e4:	bf44      	itt	mi
 10143e6:	b2e4      	uxtbmi	r4, r4
 10143e8:	2500      	movmi	r5, #0
 10143ea:	f53f ae00 	bmi.w	1013fee <_svfiprintf_r+0x20e>
 10143ee:	2500      	movs	r5, #0
 10143f0:	ea54 0205 	orrs.w	r2, r4, r5
 10143f4:	f006 0201 	and.w	r2, r6, #1
 10143f8:	bf08      	it	eq
 10143fa:	2200      	moveq	r2, #0
 10143fc:	2a00      	cmp	r2, #0
 10143fe:	f43f adff 	beq.w	1014000 <_svfiprintf_r+0x220>
 1014402:	f88d 304d 	strb.w	r3, [sp, #77]	; 0x4d
 1014406:	f046 0602 	orr.w	r6, r6, #2
 101440a:	2330      	movs	r3, #48	; 0x30
 101440c:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
 1014410:	e5f6      	b.n	1014000 <_svfiprintf_r+0x220>
 1014412:	06b4      	lsls	r4, r6, #26
 1014414:	f046 0710 	orr.w	r7, r6, #16
 1014418:	f100 8098 	bmi.w	101454c <_svfiprintf_r+0x76c>
 101441c:	9b07      	ldr	r3, [sp, #28]
 101441e:	1d1a      	adds	r2, r3, #4
 1014420:	9b07      	ldr	r3, [sp, #28]
 1014422:	2500      	movs	r5, #0
 1014424:	9207      	str	r2, [sp, #28]
 1014426:	681c      	ldr	r4, [r3, #0]
 1014428:	2301      	movs	r3, #1
 101442a:	e5ec      	b.n	1014006 <_svfiprintf_r+0x226>
 101442c:	9d07      	ldr	r5, [sp, #28]
 101442e:	2200      	movs	r2, #0
 1014430:	f88d 204b 	strb.w	r2, [sp, #75]	; 0x4b
 1014434:	f855 1b04 	ldr.w	r1, [r5], #4
 1014438:	910b      	str	r1, [sp, #44]	; 0x2c
 101443a:	2900      	cmp	r1, #0
 101443c:	f000 82f1 	beq.w	1014a22 <_svfiprintf_r+0xc42>
 1014440:	2b53      	cmp	r3, #83	; 0x53
 1014442:	f000 8231 	beq.w	10148a8 <_svfiprintf_r+0xac8>
 1014446:	f016 0410 	ands.w	r4, r6, #16
 101444a:	f040 822d 	bne.w	10148a8 <_svfiprintf_r+0xac8>
 101444e:	9a03      	ldr	r2, [sp, #12]
 1014450:	1c53      	adds	r3, r2, #1
 1014452:	f000 8343 	beq.w	1014adc <_svfiprintf_r+0xcfc>
 1014456:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 1014458:	4621      	mov	r1, r4
 101445a:	4638      	mov	r0, r7
 101445c:	f7fe fc78 	bl	1012d50 <memchr>
 1014460:	9008      	str	r0, [sp, #32]
 1014462:	2800      	cmp	r0, #0
 1014464:	f000 8332 	beq.w	1014acc <_svfiprintf_r+0xcec>
 1014468:	1bc3      	subs	r3, r0, r7
 101446a:	4622      	mov	r2, r4
 101446c:	9305      	str	r3, [sp, #20]
 101446e:	9403      	str	r4, [sp, #12]
 1014470:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 1014474:	e9cd 5407 	strd	r5, r4, [sp, #28]
 1014478:	9302      	str	r3, [sp, #8]
 101447a:	e5f1      	b.n	1014060 <_svfiprintf_r+0x280>
 101447c:	f89a 3000 	ldrb.w	r3, [sl]
 1014480:	2b6c      	cmp	r3, #108	; 0x6c
 1014482:	bf09      	itett	eq
 1014484:	f046 0620 	orreq.w	r6, r6, #32
 1014488:	f046 0610 	orrne.w	r6, r6, #16
 101448c:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
 1014490:	f10a 0a01 	addeq.w	sl, sl, #1
 1014494:	e4f8      	b.n	1013e88 <_svfiprintf_r+0xa8>
 1014496:	f89a 3000 	ldrb.w	r3, [sl]
 101449a:	2b68      	cmp	r3, #104	; 0x68
 101449c:	bf09      	itett	eq
 101449e:	f446 7600 	orreq.w	r6, r6, #512	; 0x200
 10144a2:	f046 0640 	orrne.w	r6, r6, #64	; 0x40
 10144a6:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
 10144aa:	f10a 0a01 	addeq.w	sl, sl, #1
 10144ae:	e4eb      	b.n	1013e88 <_svfiprintf_r+0xa8>
 10144b0:	9a07      	ldr	r2, [sp, #28]
 10144b2:	06b7      	lsls	r7, r6, #26
 10144b4:	f102 0304 	add.w	r3, r2, #4
 10144b8:	f100 81d2 	bmi.w	1014860 <_svfiprintf_r+0xa80>
 10144bc:	06f5      	lsls	r5, r6, #27
 10144be:	f100 825d 	bmi.w	101497c <_svfiprintf_r+0xb9c>
 10144c2:	0674      	lsls	r4, r6, #25
 10144c4:	f100 82e4 	bmi.w	1014a90 <_svfiprintf_r+0xcb0>
 10144c8:	05b0      	lsls	r0, r6, #22
 10144ca:	f140 8257 	bpl.w	101497c <_svfiprintf_r+0xb9c>
 10144ce:	9a07      	ldr	r2, [sp, #28]
 10144d0:	9307      	str	r3, [sp, #28]
 10144d2:	9b04      	ldr	r3, [sp, #16]
 10144d4:	6812      	ldr	r2, [r2, #0]
 10144d6:	7013      	strb	r3, [r2, #0]
 10144d8:	e4a7      	b.n	1013e2a <_svfiprintf_r+0x4a>
 10144da:	2b00      	cmp	r3, #0
 10144dc:	f43f ad5c 	beq.w	1013f98 <_svfiprintf_r+0x1b8>
 10144e0:	2201      	movs	r2, #1
 10144e2:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
 10144e6:	9202      	str	r2, [sp, #8]
 10144e8:	2300      	movs	r3, #0
 10144ea:	9205      	str	r2, [sp, #20]
 10144ec:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 10144f0:	ab2d      	add	r3, sp, #180	; 0xb4
 10144f2:	930b      	str	r3, [sp, #44]	; 0x2c
 10144f4:	2300      	movs	r3, #0
 10144f6:	9308      	str	r3, [sp, #32]
 10144f8:	9303      	str	r3, [sp, #12]
 10144fa:	e5b7      	b.n	101406c <_svfiprintf_r+0x28c>
 10144fc:	4637      	mov	r7, r6
 10144fe:	9d07      	ldr	r5, [sp, #28]
 1014500:	3507      	adds	r5, #7
 1014502:	f025 0307 	bic.w	r3, r5, #7
 1014506:	4619      	mov	r1, r3
 1014508:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 101450c:	4614      	mov	r4, r2
 101450e:	461d      	mov	r5, r3
 1014510:	9107      	str	r1, [sp, #28]
 1014512:	2a00      	cmp	r2, #0
 1014514:	f173 0300 	sbcs.w	r3, r3, #0
 1014518:	f6ff aef1 	blt.w	10142fe <_svfiprintf_r+0x51e>
 101451c:	9b03      	ldr	r3, [sp, #12]
 101451e:	3301      	adds	r3, #1
 1014520:	f000 817e 	beq.w	1014820 <_svfiprintf_r+0xa40>
 1014524:	ea54 0305 	orrs.w	r3, r4, r5
 1014528:	9a03      	ldr	r2, [sp, #12]
 101452a:	f027 0680 	bic.w	r6, r7, #128	; 0x80
 101452e:	bf14      	ite	ne
 1014530:	2301      	movne	r3, #1
 1014532:	2300      	moveq	r3, #0
 1014534:	2a00      	cmp	r2, #0
 1014536:	bf18      	it	ne
 1014538:	2301      	movne	r3, #1
 101453a:	2b00      	cmp	r3, #0
 101453c:	f040 816f 	bne.w	101481e <_svfiprintf_r+0xa3e>
 1014540:	aa46      	add	r2, sp, #280	; 0x118
 1014542:	9303      	str	r3, [sp, #12]
 1014544:	920b      	str	r2, [sp, #44]	; 0x2c
 1014546:	9305      	str	r3, [sp, #20]
 1014548:	e582      	b.n	1014050 <_svfiprintf_r+0x270>
 101454a:	4637      	mov	r7, r6
 101454c:	9d07      	ldr	r5, [sp, #28]
 101454e:	2301      	movs	r3, #1
 1014550:	3507      	adds	r5, #7
 1014552:	f025 0207 	bic.w	r2, r5, #7
 1014556:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 101455a:	9207      	str	r2, [sp, #28]
 101455c:	e553      	b.n	1014006 <_svfiprintf_r+0x226>
 101455e:	4633      	mov	r3, r6
 1014560:	9d07      	ldr	r5, [sp, #28]
 1014562:	3507      	adds	r5, #7
 1014564:	f025 0207 	bic.w	r2, r5, #7
 1014568:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 101456c:	9207      	str	r2, [sp, #28]
 101456e:	f423 6780 	bic.w	r7, r3, #1024	; 0x400
 1014572:	2300      	movs	r3, #0
 1014574:	e547      	b.n	1014006 <_svfiprintf_r+0x226>
 1014576:	4611      	mov	r1, r2
 1014578:	08e2      	lsrs	r2, r4, #3
 101457a:	08e8      	lsrs	r0, r5, #3
 101457c:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 1014580:	f004 0307 	and.w	r3, r4, #7
 1014584:	4605      	mov	r5, r0
 1014586:	3330      	adds	r3, #48	; 0x30
 1014588:	4614      	mov	r4, r2
 101458a:	ea54 0005 	orrs.w	r0, r4, r5
 101458e:	f801 3c01 	strb.w	r3, [r1, #-1]
 1014592:	f101 32ff 	add.w	r2, r1, #4294967295
 1014596:	d1ee      	bne.n	1014576 <_svfiprintf_r+0x796>
 1014598:	2b30      	cmp	r3, #48	; 0x30
 101459a:	bf0c      	ite	eq
 101459c:	2300      	moveq	r3, #0
 101459e:	f007 0301 	andne.w	r3, r7, #1
 10145a2:	920b      	str	r2, [sp, #44]	; 0x2c
 10145a4:	2b00      	cmp	r3, #0
 10145a6:	f040 81cd 	bne.w	1014944 <_svfiprintf_r+0xb64>
 10145aa:	ab46      	add	r3, sp, #280	; 0x118
 10145ac:	463e      	mov	r6, r7
 10145ae:	1a9b      	subs	r3, r3, r2
 10145b0:	9305      	str	r3, [sp, #20]
 10145b2:	e54d      	b.n	1014050 <_svfiprintf_r+0x270>
 10145b4:	9b06      	ldr	r3, [sp, #24]
 10145b6:	9c02      	ldr	r4, [sp, #8]
 10145b8:	1b1c      	subs	r4, r3, r4
 10145ba:	2c00      	cmp	r4, #0
 10145bc:	f77f ad9b 	ble.w	10140f6 <_svfiprintf_r+0x316>
 10145c0:	2c10      	cmp	r4, #16
 10145c2:	4db8      	ldr	r5, [pc, #736]	; (10148a4 <_svfiprintf_r+0xac4>)
 10145c4:	f340 82aa 	ble.w	1014b1c <_svfiprintf_r+0xd3c>
 10145c8:	960a      	str	r6, [sp, #40]	; 0x28
 10145ca:	2710      	movs	r7, #16
 10145cc:	462e      	mov	r6, r5
 10145ce:	9d09      	ldr	r5, [sp, #36]	; 0x24
 10145d0:	e002      	b.n	10145d8 <_svfiprintf_r+0x7f8>
 10145d2:	3c10      	subs	r4, #16
 10145d4:	2c10      	cmp	r4, #16
 10145d6:	dd17      	ble.n	1014608 <_svfiprintf_r+0x828>
 10145d8:	3101      	adds	r1, #1
 10145da:	3210      	adds	r2, #16
 10145dc:	2907      	cmp	r1, #7
 10145de:	e9c8 6700 	strd	r6, r7, [r8]
 10145e2:	e9cd 121b 	strd	r1, r2, [sp, #108]	; 0x6c
 10145e6:	f108 0808 	add.w	r8, r8, #8
 10145ea:	ddf2      	ble.n	10145d2 <_svfiprintf_r+0x7f2>
 10145ec:	aa1a      	add	r2, sp, #104	; 0x68
 10145ee:	4629      	mov	r1, r5
 10145f0:	4658      	mov	r0, fp
 10145f2:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 10145f6:	f7ff fb77 	bl	1013ce8 <__ssprint_r>
 10145fa:	2800      	cmp	r0, #0
 10145fc:	d165      	bne.n	10146ca <_svfiprintf_r+0x8ea>
 10145fe:	3c10      	subs	r4, #16
 1014600:	e9dd 121b 	ldrd	r1, r2, [sp, #108]	; 0x6c
 1014604:	2c10      	cmp	r4, #16
 1014606:	dce7      	bgt.n	10145d8 <_svfiprintf_r+0x7f8>
 1014608:	4635      	mov	r5, r6
 101460a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 101460c:	3101      	adds	r1, #1
 101460e:	f108 0308 	add.w	r3, r8, #8
 1014612:	2907      	cmp	r1, #7
 1014614:	4422      	add	r2, r4
 1014616:	f8c8 5000 	str.w	r5, [r8]
 101461a:	921c      	str	r2, [sp, #112]	; 0x70
 101461c:	f8c8 4004 	str.w	r4, [r8, #4]
 1014620:	911b      	str	r1, [sp, #108]	; 0x6c
 1014622:	f300 819b 	bgt.w	101495c <_svfiprintf_r+0xb7c>
 1014626:	f103 0708 	add.w	r7, r3, #8
 101462a:	4698      	mov	r8, r3
 101462c:	9c05      	ldr	r4, [sp, #20]
 101462e:	1c48      	adds	r0, r1, #1
 1014630:	9b03      	ldr	r3, [sp, #12]
 1014632:	1b1c      	subs	r4, r3, r4
 1014634:	2c00      	cmp	r4, #0
 1014636:	f77f ad64 	ble.w	1014102 <_svfiprintf_r+0x322>
 101463a:	2c10      	cmp	r4, #16
 101463c:	4d99      	ldr	r5, [pc, #612]	; (10148a4 <_svfiprintf_r+0xac4>)
 101463e:	f340 8210 	ble.w	1014a62 <_svfiprintf_r+0xc82>
 1014642:	9603      	str	r6, [sp, #12]
 1014644:	2710      	movs	r7, #16
 1014646:	462e      	mov	r6, r5
 1014648:	9d09      	ldr	r5, [sp, #36]	; 0x24
 101464a:	e002      	b.n	1014652 <_svfiprintf_r+0x872>
 101464c:	3c10      	subs	r4, #16
 101464e:	2c10      	cmp	r4, #16
 1014650:	dd16      	ble.n	1014680 <_svfiprintf_r+0x8a0>
 1014652:	3101      	adds	r1, #1
 1014654:	3210      	adds	r2, #16
 1014656:	2907      	cmp	r1, #7
 1014658:	e9c8 6700 	strd	r6, r7, [r8]
 101465c:	e9cd 121b 	strd	r1, r2, [sp, #108]	; 0x6c
 1014660:	f108 0808 	add.w	r8, r8, #8
 1014664:	ddf2      	ble.n	101464c <_svfiprintf_r+0x86c>
 1014666:	aa1a      	add	r2, sp, #104	; 0x68
 1014668:	4629      	mov	r1, r5
 101466a:	4658      	mov	r0, fp
 101466c:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 1014670:	f7ff fb3a 	bl	1013ce8 <__ssprint_r>
 1014674:	bb48      	cbnz	r0, 10146ca <_svfiprintf_r+0x8ea>
 1014676:	3c10      	subs	r4, #16
 1014678:	e9dd 121b 	ldrd	r1, r2, [sp, #108]	; 0x6c
 101467c:	2c10      	cmp	r4, #16
 101467e:	dce8      	bgt.n	1014652 <_svfiprintf_r+0x872>
 1014680:	4635      	mov	r5, r6
 1014682:	9e03      	ldr	r6, [sp, #12]
 1014684:	1c48      	adds	r0, r1, #1
 1014686:	f108 0308 	add.w	r3, r8, #8
 101468a:	2807      	cmp	r0, #7
 101468c:	4422      	add	r2, r4
 101468e:	f8c8 5000 	str.w	r5, [r8]
 1014692:	921c      	str	r2, [sp, #112]	; 0x70
 1014694:	f8c8 4004 	str.w	r4, [r8, #4]
 1014698:	901b      	str	r0, [sp, #108]	; 0x6c
 101469a:	f300 80d0 	bgt.w	101483e <_svfiprintf_r+0xa5e>
 101469e:	3001      	adds	r0, #1
 10146a0:	f103 0708 	add.w	r7, r3, #8
 10146a4:	4698      	mov	r8, r3
 10146a6:	e52c      	b.n	1014102 <_svfiprintf_r+0x322>
 10146a8:	aa1a      	add	r2, sp, #104	; 0x68
 10146aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 10146ac:	4658      	mov	r0, fp
 10146ae:	f7ff fb1b 	bl	1013ce8 <__ssprint_r>
 10146b2:	b950      	cbnz	r0, 10146ca <_svfiprintf_r+0x8ea>
 10146b4:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 10146b6:	af1d      	add	r7, sp, #116	; 0x74
 10146b8:	e52f      	b.n	101411a <_svfiprintf_r+0x33a>
 10146ba:	aa1a      	add	r2, sp, #104	; 0x68
 10146bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 10146be:	4658      	mov	r0, fp
 10146c0:	f7ff fb12 	bl	1013ce8 <__ssprint_r>
 10146c4:	2800      	cmp	r0, #0
 10146c6:	f43f ad3b 	beq.w	1014140 <_svfiprintf_r+0x360>
 10146ca:	9b08      	ldr	r3, [sp, #32]
 10146cc:	2b00      	cmp	r3, #0
 10146ce:	f43f ac67 	beq.w	1013fa0 <_svfiprintf_r+0x1c0>
 10146d2:	9908      	ldr	r1, [sp, #32]
 10146d4:	4658      	mov	r0, fp
 10146d6:	f7fd ff73 	bl	10125c0 <_free_r>
 10146da:	e461      	b.n	1013fa0 <_svfiprintf_r+0x1c0>
 10146dc:	2c10      	cmp	r4, #16
 10146de:	f246 75c0 	movw	r5, #26560	; 0x67c0
 10146e2:	f2c0 1505 	movt	r5, #261	; 0x105
 10146e6:	dd23      	ble.n	1014730 <_svfiprintf_r+0x950>
 10146e8:	e9cd 3610 	strd	r3, r6, [sp, #64]	; 0x40
 10146ec:	2710      	movs	r7, #16
 10146ee:	462e      	mov	r6, r5
 10146f0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 10146f2:	e002      	b.n	10146fa <_svfiprintf_r+0x91a>
 10146f4:	3c10      	subs	r4, #16
 10146f6:	2c10      	cmp	r4, #16
 10146f8:	dd17      	ble.n	101472a <_svfiprintf_r+0x94a>
 10146fa:	3101      	adds	r1, #1
 10146fc:	3210      	adds	r2, #16
 10146fe:	2907      	cmp	r1, #7
 1014700:	e9c8 6700 	strd	r6, r7, [r8]
 1014704:	e9cd 121b 	strd	r1, r2, [sp, #108]	; 0x6c
 1014708:	f108 0808 	add.w	r8, r8, #8
 101470c:	ddf2      	ble.n	10146f4 <_svfiprintf_r+0x914>
 101470e:	aa1a      	add	r2, sp, #104	; 0x68
 1014710:	4629      	mov	r1, r5
 1014712:	4658      	mov	r0, fp
 1014714:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 1014718:	f7ff fae6 	bl	1013ce8 <__ssprint_r>
 101471c:	2800      	cmp	r0, #0
 101471e:	d1d4      	bne.n	10146ca <_svfiprintf_r+0x8ea>
 1014720:	3c10      	subs	r4, #16
 1014722:	e9dd 121b 	ldrd	r1, r2, [sp, #108]	; 0x6c
 1014726:	2c10      	cmp	r4, #16
 1014728:	dce7      	bgt.n	10146fa <_svfiprintf_r+0x91a>
 101472a:	4635      	mov	r5, r6
 101472c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 101472e:	9e11      	ldr	r6, [sp, #68]	; 0x44
 1014730:	3101      	adds	r1, #1
 1014732:	4422      	add	r2, r4
 1014734:	2907      	cmp	r1, #7
 1014736:	e9c8 5400 	strd	r5, r4, [r8]
 101473a:	e9cd 121b 	strd	r1, r2, [sp, #108]	; 0x6c
 101473e:	bfd8      	it	le
 1014740:	f108 0808 	addle.w	r8, r8, #8
 1014744:	f77f aca4 	ble.w	1014090 <_svfiprintf_r+0x2b0>
 1014748:	aa1a      	add	r2, sp, #104	; 0x68
 101474a:	9909      	ldr	r1, [sp, #36]	; 0x24
 101474c:	4658      	mov	r0, fp
 101474e:	9310      	str	r3, [sp, #64]	; 0x40
 1014750:	f7ff faca 	bl	1013ce8 <__ssprint_r>
 1014754:	2800      	cmp	r0, #0
 1014756:	d1b8      	bne.n	10146ca <_svfiprintf_r+0x8ea>
 1014758:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 101475a:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 101475e:	991b      	ldr	r1, [sp, #108]	; 0x6c
 1014760:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1014762:	e495      	b.n	1014090 <_svfiprintf_r+0x2b0>
 1014764:	aa1a      	add	r2, sp, #104	; 0x68
 1014766:	9909      	ldr	r1, [sp, #36]	; 0x24
 1014768:	4658      	mov	r0, fp
 101476a:	9310      	str	r3, [sp, #64]	; 0x40
 101476c:	f7ff fabc 	bl	1013ce8 <__ssprint_r>
 1014770:	2800      	cmp	r0, #0
 1014772:	d1aa      	bne.n	10146ca <_svfiprintf_r+0x8ea>
 1014774:	991b      	ldr	r1, [sp, #108]	; 0x6c
 1014776:	af1f      	add	r7, sp, #124	; 0x7c
 1014778:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 101477a:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 101477e:	1c48      	adds	r0, r1, #1
 1014780:	9b10      	ldr	r3, [sp, #64]	; 0x40
 1014782:	e4a1      	b.n	10140c8 <_svfiprintf_r+0x2e8>
 1014784:	aa1a      	add	r2, sp, #104	; 0x68
 1014786:	9909      	ldr	r1, [sp, #36]	; 0x24
 1014788:	4658      	mov	r0, fp
 101478a:	f7ff faad 	bl	1013ce8 <__ssprint_r>
 101478e:	2800      	cmp	r0, #0
 1014790:	d19b      	bne.n	10146ca <_svfiprintf_r+0x8ea>
 1014792:	991b      	ldr	r1, [sp, #108]	; 0x6c
 1014794:	af1f      	add	r7, sp, #124	; 0x7c
 1014796:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 1014798:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 101479c:	1c48      	adds	r0, r1, #1
 101479e:	e4a6      	b.n	10140ee <_svfiprintf_r+0x30e>
 10147a0:	2c10      	cmp	r4, #16
 10147a2:	f246 75c0 	movw	r5, #26560	; 0x67c0
 10147a6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 10147a8:	f2c0 1505 	movt	r5, #261	; 0x105
 10147ac:	bfc4      	itt	gt
 10147ae:	2610      	movgt	r6, #16
 10147b0:	f8dd 8024 	ldrgt.w	r8, [sp, #36]	; 0x24
 10147b4:	dc03      	bgt.n	10147be <_svfiprintf_r+0x9de>
 10147b6:	e01a      	b.n	10147ee <_svfiprintf_r+0xa0e>
 10147b8:	3c10      	subs	r4, #16
 10147ba:	2c10      	cmp	r4, #16
 10147bc:	dd17      	ble.n	10147ee <_svfiprintf_r+0xa0e>
 10147be:	3301      	adds	r3, #1
 10147c0:	3210      	adds	r2, #16
 10147c2:	2b07      	cmp	r3, #7
 10147c4:	e9c7 5600 	strd	r5, r6, [r7]
 10147c8:	e9cd 321b 	strd	r3, r2, [sp, #108]	; 0x6c
 10147cc:	f107 0708 	add.w	r7, r7, #8
 10147d0:	ddf2      	ble.n	10147b8 <_svfiprintf_r+0x9d8>
 10147d2:	aa1a      	add	r2, sp, #104	; 0x68
 10147d4:	4641      	mov	r1, r8
 10147d6:	4658      	mov	r0, fp
 10147d8:	af1d      	add	r7, sp, #116	; 0x74
 10147da:	f7ff fa85 	bl	1013ce8 <__ssprint_r>
 10147de:	2800      	cmp	r0, #0
 10147e0:	f47f af73 	bne.w	10146ca <_svfiprintf_r+0x8ea>
 10147e4:	3c10      	subs	r4, #16
 10147e6:	e9dd 321b 	ldrd	r3, r2, [sp, #108]	; 0x6c
 10147ea:	2c10      	cmp	r4, #16
 10147ec:	dce7      	bgt.n	10147be <_svfiprintf_r+0x9de>
 10147ee:	3301      	adds	r3, #1
 10147f0:	4422      	add	r2, r4
 10147f2:	2b07      	cmp	r3, #7
 10147f4:	e9cd 321b 	strd	r3, r2, [sp, #108]	; 0x6c
 10147f8:	e9c7 5400 	strd	r5, r4, [r7]
 10147fc:	f77f ac95 	ble.w	101412a <_svfiprintf_r+0x34a>
 1014800:	aa1a      	add	r2, sp, #104	; 0x68
 1014802:	9909      	ldr	r1, [sp, #36]	; 0x24
 1014804:	4658      	mov	r0, fp
 1014806:	f7ff fa6f 	bl	1013ce8 <__ssprint_r>
 101480a:	2800      	cmp	r0, #0
 101480c:	f47f af5d 	bne.w	10146ca <_svfiprintf_r+0x8ea>
 1014810:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 1014812:	e48a      	b.n	101412a <_svfiprintf_r+0x34a>
 1014814:	ab46      	add	r3, sp, #280	; 0x118
 1014816:	9203      	str	r2, [sp, #12]
 1014818:	930b      	str	r3, [sp, #44]	; 0x2c
 101481a:	9205      	str	r2, [sp, #20]
 101481c:	e418      	b.n	1014050 <_svfiprintf_r+0x270>
 101481e:	4637      	mov	r7, r6
 1014820:	2d00      	cmp	r5, #0
 1014822:	bf08      	it	eq
 1014824:	2c0a      	cmpeq	r4, #10
 1014826:	f080 80b0 	bcs.w	101498a <_svfiprintf_r+0xbaa>
 101482a:	2301      	movs	r3, #1
 101482c:	3430      	adds	r4, #48	; 0x30
 101482e:	9305      	str	r3, [sp, #20]
 1014830:	463e      	mov	r6, r7
 1014832:	f20d 1317 	addw	r3, sp, #279	; 0x117
 1014836:	f88d 4117 	strb.w	r4, [sp, #279]	; 0x117
 101483a:	930b      	str	r3, [sp, #44]	; 0x2c
 101483c:	e408      	b.n	1014050 <_svfiprintf_r+0x270>
 101483e:	aa1a      	add	r2, sp, #104	; 0x68
 1014840:	9909      	ldr	r1, [sp, #36]	; 0x24
 1014842:	4658      	mov	r0, fp
 1014844:	f7ff fa50 	bl	1013ce8 <__ssprint_r>
 1014848:	2800      	cmp	r0, #0
 101484a:	f47f af3e 	bne.w	10146ca <_svfiprintf_r+0x8ea>
 101484e:	981b      	ldr	r0, [sp, #108]	; 0x6c
 1014850:	af1f      	add	r7, sp, #124	; 0x7c
 1014852:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 1014854:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 1014858:	3001      	adds	r0, #1
 101485a:	e452      	b.n	1014102 <_svfiprintf_r+0x322>
 101485c:	4637      	mov	r7, r6
 101485e:	e55b      	b.n	1014318 <_svfiprintf_r+0x538>
 1014860:	9904      	ldr	r1, [sp, #16]
 1014862:	6812      	ldr	r2, [r2, #0]
 1014864:	9307      	str	r3, [sp, #28]
 1014866:	17cd      	asrs	r5, r1, #31
 1014868:	4608      	mov	r0, r1
 101486a:	4629      	mov	r1, r5
 101486c:	e9c2 0100 	strd	r0, r1, [r2]
 1014870:	f7ff badb 	b.w	1013e2a <_svfiprintf_r+0x4a>
 1014874:	9b07      	ldr	r3, [sp, #28]
 1014876:	2201      	movs	r2, #1
 1014878:	ad2d      	add	r5, sp, #180	; 0xb4
 101487a:	9202      	str	r2, [sp, #8]
 101487c:	9205      	str	r2, [sp, #20]
 101487e:	681b      	ldr	r3, [r3, #0]
 1014880:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
 1014884:	e492      	b.n	10141ac <_svfiprintf_r+0x3cc>
 1014886:	2140      	movs	r1, #64	; 0x40
 1014888:	4658      	mov	r0, fp
 101488a:	f7f7 f8c1 	bl	100ba10 <_malloc_r>
 101488e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1014890:	6018      	str	r0, [r3, #0]
 1014892:	6118      	str	r0, [r3, #16]
 1014894:	2800      	cmp	r0, #0
 1014896:	f000 8160 	beq.w	1014b5a <_svfiprintf_r+0xd7a>
 101489a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 101489c:	2340      	movs	r3, #64	; 0x40
 101489e:	6153      	str	r3, [r2, #20]
 10148a0:	f7ff bab2 	b.w	1013e08 <_svfiprintf_r+0x28>
 10148a4:	010567d0 	.word	0x010567d0
 10148a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 10148aa:	2208      	movs	r2, #8
 10148ac:	2100      	movs	r1, #0
 10148ae:	a818      	add	r0, sp, #96	; 0x60
 10148b0:	9315      	str	r3, [sp, #84]	; 0x54
 10148b2:	f7f8 f8b5 	bl	100ca20 <memset>
 10148b6:	9f03      	ldr	r7, [sp, #12]
 10148b8:	1c7b      	adds	r3, r7, #1
 10148ba:	f000 80d4 	beq.w	1014a66 <_svfiprintf_r+0xc86>
 10148be:	2400      	movs	r4, #0
 10148c0:	9602      	str	r6, [sp, #8]
 10148c2:	9503      	str	r5, [sp, #12]
 10148c4:	4626      	mov	r6, r4
 10148c6:	e009      	b.n	10148dc <_svfiprintf_r+0xafc>
 10148c8:	f7fc fab8 	bl	1010e3c <_wcrtomb_r>
 10148cc:	1833      	adds	r3, r6, r0
 10148ce:	3001      	adds	r0, #1
 10148d0:	f000 8127 	beq.w	1014b22 <_svfiprintf_r+0xd42>
 10148d4:	42bb      	cmp	r3, r7
 10148d6:	dc0a      	bgt.n	10148ee <_svfiprintf_r+0xb0e>
 10148d8:	461e      	mov	r6, r3
 10148da:	d008      	beq.n	10148ee <_svfiprintf_r+0xb0e>
 10148dc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 10148de:	ab18      	add	r3, sp, #96	; 0x60
 10148e0:	a92d      	add	r1, sp, #180	; 0xb4
 10148e2:	4658      	mov	r0, fp
 10148e4:	5915      	ldr	r5, [r2, r4]
 10148e6:	3404      	adds	r4, #4
 10148e8:	462a      	mov	r2, r5
 10148ea:	2d00      	cmp	r5, #0
 10148ec:	d1ec      	bne.n	10148c8 <_svfiprintf_r+0xae8>
 10148ee:	9605      	str	r6, [sp, #20]
 10148f0:	e9dd 6502 	ldrd	r6, r5, [sp, #8]
 10148f4:	9b05      	ldr	r3, [sp, #20]
 10148f6:	2b00      	cmp	r3, #0
 10148f8:	f000 80c3 	beq.w	1014a82 <_svfiprintf_r+0xca2>
 10148fc:	2b63      	cmp	r3, #99	; 0x63
 10148fe:	f300 80dc 	bgt.w	1014aba <_svfiprintf_r+0xcda>
 1014902:	2300      	movs	r3, #0
 1014904:	9308      	str	r3, [sp, #32]
 1014906:	ab2d      	add	r3, sp, #180	; 0xb4
 1014908:	930b      	str	r3, [sp, #44]	; 0x2c
 101490a:	2208      	movs	r2, #8
 101490c:	2100      	movs	r1, #0
 101490e:	a818      	add	r0, sp, #96	; 0x60
 1014910:	f7f8 f886 	bl	100ca20 <memset>
 1014914:	9c05      	ldr	r4, [sp, #20]
 1014916:	ab18      	add	r3, sp, #96	; 0x60
 1014918:	aa15      	add	r2, sp, #84	; 0x54
 101491a:	9300      	str	r3, [sp, #0]
 101491c:	4658      	mov	r0, fp
 101491e:	4623      	mov	r3, r4
 1014920:	990b      	ldr	r1, [sp, #44]	; 0x2c
 1014922:	f7fc fae1 	bl	1010ee8 <_wcsrtombs_r>
 1014926:	4284      	cmp	r4, r0
 1014928:	f040 811f 	bne.w	1014b6a <_svfiprintf_r+0xd8a>
 101492c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 101492e:	2400      	movs	r4, #0
 1014930:	9507      	str	r5, [sp, #28]
 1014932:	9403      	str	r4, [sp, #12]
 1014934:	4619      	mov	r1, r3
 1014936:	9b05      	ldr	r3, [sp, #20]
 1014938:	54cc      	strb	r4, [r1, r3]
 101493a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 101493e:	9302      	str	r3, [sp, #8]
 1014940:	f7ff bb8e 	b.w	1014060 <_svfiprintf_r+0x280>
 1014944:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 1014946:	3902      	subs	r1, #2
 1014948:	2330      	movs	r3, #48	; 0x30
 101494a:	463e      	mov	r6, r7
 101494c:	910b      	str	r1, [sp, #44]	; 0x2c
 101494e:	f802 3c01 	strb.w	r3, [r2, #-1]
 1014952:	ab46      	add	r3, sp, #280	; 0x118
 1014954:	1a5b      	subs	r3, r3, r1
 1014956:	9305      	str	r3, [sp, #20]
 1014958:	f7ff bb7a 	b.w	1014050 <_svfiprintf_r+0x270>
 101495c:	aa1a      	add	r2, sp, #104	; 0x68
 101495e:	9909      	ldr	r1, [sp, #36]	; 0x24
 1014960:	4658      	mov	r0, fp
 1014962:	f7ff f9c1 	bl	1013ce8 <__ssprint_r>
 1014966:	2800      	cmp	r0, #0
 1014968:	f47f aeaf 	bne.w	10146ca <_svfiprintf_r+0x8ea>
 101496c:	991b      	ldr	r1, [sp, #108]	; 0x6c
 101496e:	af1f      	add	r7, sp, #124	; 0x7c
 1014970:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 1014972:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 1014976:	1c48      	adds	r0, r1, #1
 1014978:	f7ff bbbd 	b.w	10140f6 <_svfiprintf_r+0x316>
 101497c:	9a07      	ldr	r2, [sp, #28]
 101497e:	6812      	ldr	r2, [r2, #0]
 1014980:	9307      	str	r3, [sp, #28]
 1014982:	9b04      	ldr	r3, [sp, #16]
 1014984:	6013      	str	r3, [r2, #0]
 1014986:	f7ff ba50 	b.w	1013e2a <_svfiprintf_r+0x4a>
 101498a:	f407 6380 	and.w	r3, r7, #1024	; 0x400
 101498e:	2200      	movs	r2, #0
 1014990:	9702      	str	r7, [sp, #8]
 1014992:	ae46      	add	r6, sp, #280	; 0x118
 1014994:	f8cd a020 	str.w	sl, [sp, #32]
 1014998:	4617      	mov	r7, r2
 101499a:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 101499e:	4699      	mov	r9, r3
 10149a0:	f8cd 8014 	str.w	r8, [sp, #20]
 10149a4:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 10149a8:	e008      	b.n	10149bc <_svfiprintf_r+0xbdc>
 10149aa:	f7f6 f979 	bl	100aca0 <__aeabi_uldivmod>
 10149ae:	2d00      	cmp	r5, #0
 10149b0:	bf08      	it	eq
 10149b2:	2c0a      	cmpeq	r4, #10
 10149b4:	d328      	bcc.n	1014a08 <_svfiprintf_r+0xc28>
 10149b6:	4604      	mov	r4, r0
 10149b8:	4646      	mov	r6, r8
 10149ba:	460d      	mov	r5, r1
 10149bc:	220a      	movs	r2, #10
 10149be:	2300      	movs	r3, #0
 10149c0:	4620      	mov	r0, r4
 10149c2:	4629      	mov	r1, r5
 10149c4:	f7f6 f96c 	bl	100aca0 <__aeabi_uldivmod>
 10149c8:	3701      	adds	r7, #1
 10149ca:	4620      	mov	r0, r4
 10149cc:	4629      	mov	r1, r5
 10149ce:	f106 38ff 	add.w	r8, r6, #4294967295
 10149d2:	2300      	movs	r3, #0
 10149d4:	f102 0c30 	add.w	ip, r2, #48	; 0x30
 10149d8:	220a      	movs	r2, #10
 10149da:	f806 cc01 	strb.w	ip, [r6, #-1]
 10149de:	f1b9 0f00 	cmp.w	r9, #0
 10149e2:	d0e2      	beq.n	10149aa <_svfiprintf_r+0xbca>
 10149e4:	f89a 6000 	ldrb.w	r6, [sl]
 10149e8:	f1b6 0cff 	subs.w	ip, r6, #255	; 0xff
 10149ec:	bf18      	it	ne
 10149ee:	f04f 0c01 	movne.w	ip, #1
 10149f2:	42be      	cmp	r6, r7
 10149f4:	bf18      	it	ne
 10149f6:	f04f 0c00 	movne.w	ip, #0
 10149fa:	f1bc 0f00 	cmp.w	ip, #0
 10149fe:	d0d4      	beq.n	10149aa <_svfiprintf_r+0xbca>
 1014a00:	429d      	cmp	r5, r3
 1014a02:	bf08      	it	eq
 1014a04:	4294      	cmpeq	r4, r2
 1014a06:	d275      	bcs.n	1014af4 <_svfiprintf_r+0xd14>
 1014a08:	4642      	mov	r2, r8
 1014a0a:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 1014a0e:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 1014a12:	9f02      	ldr	r7, [sp, #8]
 1014a14:	f8dd 8014 	ldr.w	r8, [sp, #20]
 1014a18:	f8dd a020 	ldr.w	sl, [sp, #32]
 1014a1c:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 1014a20:	e5c3      	b.n	10145aa <_svfiprintf_r+0x7ca>
 1014a22:	9b03      	ldr	r3, [sp, #12]
 1014a24:	f249 3214 	movw	r2, #37652	; 0x9314
 1014a28:	9507      	str	r5, [sp, #28]
 1014a2a:	f2c0 1205 	movt	r2, #261	; 0x105
 1014a2e:	2b06      	cmp	r3, #6
 1014a30:	920b      	str	r2, [sp, #44]	; 0x2c
 1014a32:	bf28      	it	cs
 1014a34:	2306      	movcs	r3, #6
 1014a36:	9305      	str	r3, [sp, #20]
 1014a38:	9302      	str	r3, [sp, #8]
 1014a3a:	e55b      	b.n	10144f4 <_svfiprintf_r+0x714>
 1014a3c:	05b5      	lsls	r5, r6, #22
 1014a3e:	bf45      	ittet	mi
 1014a40:	9207      	strmi	r2, [sp, #28]
 1014a42:	b2e4      	uxtbmi	r4, r4
 1014a44:	9207      	strpl	r2, [sp, #28]
 1014a46:	4633      	movmi	r3, r6
 1014a48:	bf4e      	itee	mi
 1014a4a:	2500      	movmi	r5, #0
 1014a4c:	2500      	movpl	r5, #0
 1014a4e:	4633      	movpl	r3, r6
 1014a50:	e58d      	b.n	101456e <_svfiprintf_r+0x78e>
 1014a52:	05b5      	lsls	r5, r6, #22
 1014a54:	f04f 0301 	mov.w	r3, #1
 1014a58:	bf48      	it	mi
 1014a5a:	b2e4      	uxtbmi	r4, r4
 1014a5c:	2500      	movs	r5, #0
 1014a5e:	f7ff bad2 	b.w	1014006 <_svfiprintf_r+0x226>
 1014a62:	463b      	mov	r3, r7
 1014a64:	e611      	b.n	101468a <_svfiprintf_r+0x8aa>
 1014a66:	2300      	movs	r3, #0
 1014a68:	aa18      	add	r2, sp, #96	; 0x60
 1014a6a:	4619      	mov	r1, r3
 1014a6c:	9200      	str	r2, [sp, #0]
 1014a6e:	4658      	mov	r0, fp
 1014a70:	aa15      	add	r2, sp, #84	; 0x54
 1014a72:	f7fc fa39 	bl	1010ee8 <_wcsrtombs_r>
 1014a76:	1c43      	adds	r3, r0, #1
 1014a78:	9005      	str	r0, [sp, #20]
 1014a7a:	d052      	beq.n	1014b22 <_svfiprintf_r+0xd42>
 1014a7c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1014a7e:	9315      	str	r3, [sp, #84]	; 0x54
 1014a80:	e738      	b.n	10148f4 <_svfiprintf_r+0xb14>
 1014a82:	9b05      	ldr	r3, [sp, #20]
 1014a84:	9507      	str	r5, [sp, #28]
 1014a86:	e9cd 3302 	strd	r3, r3, [sp, #8]
 1014a8a:	9308      	str	r3, [sp, #32]
 1014a8c:	f7ff bae8 	b.w	1014060 <_svfiprintf_r+0x280>
 1014a90:	9a07      	ldr	r2, [sp, #28]
 1014a92:	9307      	str	r3, [sp, #28]
 1014a94:	9b04      	ldr	r3, [sp, #16]
 1014a96:	6812      	ldr	r2, [r2, #0]
 1014a98:	8013      	strh	r3, [r2, #0]
 1014a9a:	f7ff b9c6 	b.w	1013e2a <_svfiprintf_r+0x4a>
 1014a9e:	681c      	ldr	r4, [r3, #0]
 1014aa0:	4637      	mov	r7, r6
 1014aa2:	9207      	str	r2, [sp, #28]
 1014aa4:	17e5      	asrs	r5, r4, #31
 1014aa6:	4622      	mov	r2, r4
 1014aa8:	462b      	mov	r3, r5
 1014aaa:	e532      	b.n	1014512 <_svfiprintf_r+0x732>
 1014aac:	4658      	mov	r0, fp
 1014aae:	aa1a      	add	r2, sp, #104	; 0x68
 1014ab0:	9909      	ldr	r1, [sp, #36]	; 0x24
 1014ab2:	f7ff f919 	bl	1013ce8 <__ssprint_r>
 1014ab6:	f7ff ba73 	b.w	1013fa0 <_svfiprintf_r+0x1c0>
 1014aba:	1c59      	adds	r1, r3, #1
 1014abc:	4658      	mov	r0, fp
 1014abe:	f7f6 ffa7 	bl	100ba10 <_malloc_r>
 1014ac2:	900b      	str	r0, [sp, #44]	; 0x2c
 1014ac4:	b368      	cbz	r0, 1014b22 <_svfiprintf_r+0xd42>
 1014ac6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1014ac8:	9308      	str	r3, [sp, #32]
 1014aca:	e71e      	b.n	101490a <_svfiprintf_r+0xb2a>
 1014acc:	9b03      	ldr	r3, [sp, #12]
 1014ace:	9507      	str	r5, [sp, #28]
 1014ad0:	9302      	str	r3, [sp, #8]
 1014ad2:	9305      	str	r3, [sp, #20]
 1014ad4:	9b08      	ldr	r3, [sp, #32]
 1014ad6:	9303      	str	r3, [sp, #12]
 1014ad8:	f7ff bac2 	b.w	1014060 <_svfiprintf_r+0x280>
 1014adc:	980b      	ldr	r0, [sp, #44]	; 0x2c
 1014ade:	9403      	str	r4, [sp, #12]
 1014ae0:	f7f8 fbae 	bl	100d240 <strlen>
 1014ae4:	9507      	str	r5, [sp, #28]
 1014ae6:	9408      	str	r4, [sp, #32]
 1014ae8:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 1014aec:	9005      	str	r0, [sp, #20]
 1014aee:	9302      	str	r3, [sp, #8]
 1014af0:	f7ff bab6 	b.w	1014060 <_svfiprintf_r+0x280>
 1014af4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 1014af6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 1014af8:	eba8 0802 	sub.w	r8, r8, r2
 1014afc:	4640      	mov	r0, r8
 1014afe:	f7f8 fc8d 	bl	100d41c <strncpy>
 1014b02:	f89a 3001 	ldrb.w	r3, [sl, #1]
 1014b06:	b10b      	cbz	r3, 1014b0c <_svfiprintf_r+0xd2c>
 1014b08:	f10a 0a01 	add.w	sl, sl, #1
 1014b0c:	4620      	mov	r0, r4
 1014b0e:	4629      	mov	r1, r5
 1014b10:	220a      	movs	r2, #10
 1014b12:	2300      	movs	r3, #0
 1014b14:	f7f6 f8c4 	bl	100aca0 <__aeabi_uldivmod>
 1014b18:	2700      	movs	r7, #0
 1014b1a:	e74c      	b.n	10149b6 <_svfiprintf_r+0xbd6>
 1014b1c:	463b      	mov	r3, r7
 1014b1e:	4601      	mov	r1, r0
 1014b20:	e577      	b.n	1014612 <_svfiprintf_r+0x832>
 1014b22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 1014b24:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 1014b28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 1014b2c:	8193      	strh	r3, [r2, #12]
 1014b2e:	f7ff ba3a 	b.w	1013fa6 <_svfiprintf_r+0x1c6>
 1014b32:	9a07      	ldr	r2, [sp, #28]
 1014b34:	f89a 3001 	ldrb.w	r3, [sl, #1]
 1014b38:	468a      	mov	sl, r1
 1014b3a:	f852 0b04 	ldr.w	r0, [r2], #4
 1014b3e:	ea40 71e0 	orr.w	r1, r0, r0, asr #31
 1014b42:	9207      	str	r2, [sp, #28]
 1014b44:	9103      	str	r1, [sp, #12]
 1014b46:	f7ff b99f 	b.w	1013e88 <_svfiprintf_r+0xa8>
 1014b4a:	4637      	mov	r7, r6
 1014b4c:	f7ff bbcc 	b.w	10142e8 <_svfiprintf_r+0x508>
 1014b50:	4633      	mov	r3, r6
 1014b52:	f7ff bbbd 	b.w	10142d0 <_svfiprintf_r+0x4f0>
 1014b56:	4637      	mov	r7, r6
 1014b58:	e462      	b.n	1014420 <_svfiprintf_r+0x640>
 1014b5a:	230c      	movs	r3, #12
 1014b5c:	f04f 32ff 	mov.w	r2, #4294967295
 1014b60:	f8cb 3000 	str.w	r3, [fp]
 1014b64:	9204      	str	r2, [sp, #16]
 1014b66:	f7ff ba25 	b.w	1013fb4 <_svfiprintf_r+0x1d4>
 1014b6a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 1014b6c:	8993      	ldrh	r3, [r2, #12]
 1014b6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 1014b72:	8193      	strh	r3, [r2, #12]
 1014b74:	e5a9      	b.n	10146ca <_svfiprintf_r+0x8ea>
 1014b76:	bf00      	nop

01014b78 <__sprint_r.part.0>:
 1014b78:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1014b7c:	4693      	mov	fp, r2
 1014b7e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 1014b80:	049c      	lsls	r4, r3, #18
 1014b82:	d52c      	bpl.n	1014bde <__sprint_r.part.0+0x66>
 1014b84:	6893      	ldr	r3, [r2, #8]
 1014b86:	460e      	mov	r6, r1
 1014b88:	6812      	ldr	r2, [r2, #0]
 1014b8a:	4607      	mov	r7, r0
 1014b8c:	f102 0908 	add.w	r9, r2, #8
 1014b90:	b31b      	cbz	r3, 1014bda <__sprint_r.part.0+0x62>
 1014b92:	e959 5a02 	ldrd	r5, sl, [r9, #-8]
 1014b96:	ea5f 089a 	movs.w	r8, sl, lsr #2
 1014b9a:	d014      	beq.n	1014bc6 <__sprint_r.part.0+0x4e>
 1014b9c:	3d04      	subs	r5, #4
 1014b9e:	2400      	movs	r4, #0
 1014ba0:	e001      	b.n	1014ba6 <__sprint_r.part.0+0x2e>
 1014ba2:	45a0      	cmp	r8, r4
 1014ba4:	d00d      	beq.n	1014bc2 <__sprint_r.part.0+0x4a>
 1014ba6:	4632      	mov	r2, r6
 1014ba8:	f855 1f04 	ldr.w	r1, [r5, #4]!
 1014bac:	4638      	mov	r0, r7
 1014bae:	3401      	adds	r4, #1
 1014bb0:	f001 f9da 	bl	1015f68 <_fputwc_r>
 1014bb4:	1c43      	adds	r3, r0, #1
 1014bb6:	d1f4      	bne.n	1014ba2 <__sprint_r.part.0+0x2a>
 1014bb8:	2300      	movs	r3, #0
 1014bba:	e9cb 3301 	strd	r3, r3, [fp, #4]
 1014bbe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1014bc2:	f8db 3008 	ldr.w	r3, [fp, #8]
 1014bc6:	f02a 0a03 	bic.w	sl, sl, #3
 1014bca:	f109 0908 	add.w	r9, r9, #8
 1014bce:	eba3 030a 	sub.w	r3, r3, sl
 1014bd2:	f8cb 3008 	str.w	r3, [fp, #8]
 1014bd6:	2b00      	cmp	r3, #0
 1014bd8:	d1db      	bne.n	1014b92 <__sprint_r.part.0+0x1a>
 1014bda:	2000      	movs	r0, #0
 1014bdc:	e7ec      	b.n	1014bb8 <__sprint_r.part.0+0x40>
 1014bde:	f7fd fde7 	bl	10127b0 <__sfvwrite_r>
 1014be2:	2300      	movs	r3, #0
 1014be4:	e9cb 3301 	strd	r3, r3, [fp, #4]
 1014be8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

01014bec <__sprint_r>:
 1014bec:	6893      	ldr	r3, [r2, #8]
 1014bee:	b103      	cbz	r3, 1014bf2 <__sprint_r+0x6>
 1014bf0:	e7c2      	b.n	1014b78 <__sprint_r.part.0>
 1014bf2:	b410      	push	{r4}
 1014bf4:	4618      	mov	r0, r3
 1014bf6:	6053      	str	r3, [r2, #4]
 1014bf8:	f85d 4b04 	ldr.w	r4, [sp], #4
 1014bfc:	4770      	bx	lr
 1014bfe:	bf00      	nop

01014c00 <_vfiprintf_r>:
 1014c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1014c04:	b0c7      	sub	sp, #284	; 0x11c
 1014c06:	4683      	mov	fp, r0
 1014c08:	4615      	mov	r5, r2
 1014c0a:	9106      	str	r1, [sp, #24]
 1014c0c:	a816      	add	r0, sp, #88	; 0x58
 1014c0e:	2208      	movs	r2, #8
 1014c10:	2100      	movs	r1, #0
 1014c12:	461c      	mov	r4, r3
 1014c14:	9307      	str	r3, [sp, #28]
 1014c16:	f7f7 ff03 	bl	100ca20 <memset>
 1014c1a:	f1bb 0f00 	cmp.w	fp, #0
 1014c1e:	d004      	beq.n	1014c2a <_vfiprintf_r+0x2a>
 1014c20:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 1014c24:	2b00      	cmp	r3, #0
 1014c26:	f000 83ac 	beq.w	1015382 <_vfiprintf_r+0x782>
 1014c2a:	9906      	ldr	r1, [sp, #24]
 1014c2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 1014c30:	b293      	uxth	r3, r2
 1014c32:	049e      	lsls	r6, r3, #18
 1014c34:	d407      	bmi.n	1014c46 <_vfiprintf_r+0x46>
 1014c36:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
 1014c3a:	6e4a      	ldr	r2, [r1, #100]	; 0x64
 1014c3c:	818b      	strh	r3, [r1, #12]
 1014c3e:	b29b      	uxth	r3, r3
 1014c40:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 1014c44:	664a      	str	r2, [r1, #100]	; 0x64
 1014c46:	0718      	lsls	r0, r3, #28
 1014c48:	f140 80af 	bpl.w	1014daa <_vfiprintf_r+0x1aa>
 1014c4c:	9a06      	ldr	r2, [sp, #24]
 1014c4e:	6912      	ldr	r2, [r2, #16]
 1014c50:	2a00      	cmp	r2, #0
 1014c52:	f000 80aa 	beq.w	1014daa <_vfiprintf_r+0x1aa>
 1014c56:	f003 031a 	and.w	r3, r3, #26
 1014c5a:	2b0a      	cmp	r3, #10
 1014c5c:	f000 80b3 	beq.w	1014dc6 <_vfiprintf_r+0x1c6>
 1014c60:	2300      	movs	r3, #0
 1014c62:	930c      	str	r3, [sp, #48]	; 0x30
 1014c64:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
 1014c68:	f249 7898 	movw	r8, #38808	; 0x9798
 1014c6c:	930d      	str	r3, [sp, #52]	; 0x34
 1014c6e:	f2c0 1805 	movt	r8, #261	; 0x105
 1014c72:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
 1014c76:	462f      	mov	r7, r5
 1014c78:	9303      	str	r3, [sp, #12]
 1014c7a:	ab1d      	add	r3, sp, #116	; 0x74
 1014c7c:	931a      	str	r3, [sp, #104]	; 0x68
 1014c7e:	4699      	mov	r9, r3
 1014c80:	f649 36c8 	movw	r6, #39880	; 0x9bc8
 1014c84:	f2c0 1605 	movt	r6, #261	; 0x105
 1014c88:	463c      	mov	r4, r7
 1014c8a:	f8d8 3000 	ldr.w	r3, [r8]
 1014c8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 1014c90:	2b00      	cmp	r3, #0
 1014c92:	bf08      	it	eq
 1014c94:	4633      	moveq	r3, r6
 1014c96:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 1014c9a:	f7f6 fdf7 	bl	100b88c <__locale_mb_cur_max>
 1014c9e:	ab16      	add	r3, sp, #88	; 0x58
 1014ca0:	4622      	mov	r2, r4
 1014ca2:	9300      	str	r3, [sp, #0]
 1014ca4:	a914      	add	r1, sp, #80	; 0x50
 1014ca6:	4603      	mov	r3, r0
 1014ca8:	4658      	mov	r0, fp
 1014caa:	47a8      	blx	r5
 1014cac:	2800      	cmp	r0, #0
 1014cae:	4603      	mov	r3, r0
 1014cb0:	f000 809f 	beq.w	1014df2 <_vfiprintf_r+0x1f2>
 1014cb4:	f2c0 8095 	blt.w	1014de2 <_vfiprintf_r+0x1e2>
 1014cb8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 1014cba:	2a25      	cmp	r2, #37	; 0x25
 1014cbc:	d001      	beq.n	1014cc2 <_vfiprintf_r+0xc2>
 1014cbe:	441c      	add	r4, r3
 1014cc0:	e7e3      	b.n	1014c8a <_vfiprintf_r+0x8a>
 1014cc2:	1be6      	subs	r6, r4, r7
 1014cc4:	4605      	mov	r5, r0
 1014cc6:	f040 8097 	bne.w	1014df8 <_vfiprintf_r+0x1f8>
 1014cca:	2300      	movs	r3, #0
 1014ccc:	9305      	str	r3, [sp, #20]
 1014cce:	461e      	mov	r6, r3
 1014cd0:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 1014cd4:	7863      	ldrb	r3, [r4, #1]
 1014cd6:	1c67      	adds	r7, r4, #1
 1014cd8:	f04f 3aff 	mov.w	sl, #4294967295
 1014cdc:	3701      	adds	r7, #1
 1014cde:	f1a3 0220 	sub.w	r2, r3, #32
 1014ce2:	2a5a      	cmp	r2, #90	; 0x5a
 1014ce4:	f200 8351 	bhi.w	101538a <_vfiprintf_r+0x78a>
 1014ce8:	e8df f012 	tbh	[pc, r2, lsl #1]
 1014cec:	034f01bb 	.word	0x034f01bb
 1014cf0:	0207034f 	.word	0x0207034f
 1014cf4:	034f034f 	.word	0x034f034f
 1014cf8:	01ea034f 	.word	0x01ea034f
 1014cfc:	034f034f 	.word	0x034f034f
 1014d00:	01d701dc 	.word	0x01d701dc
 1014d04:	0223034f 	.word	0x0223034f
 1014d08:	034f020b 	.word	0x034f020b
 1014d0c:	019a0227 	.word	0x019a0227
 1014d10:	019a019a 	.word	0x019a019a
 1014d14:	019a019a 	.word	0x019a019a
 1014d18:	019a019a 	.word	0x019a019a
 1014d1c:	019a019a 	.word	0x019a019a
 1014d20:	034f034f 	.word	0x034f034f
 1014d24:	034f034f 	.word	0x034f034f
 1014d28:	034f034f 	.word	0x034f034f
 1014d2c:	034f034f 	.word	0x034f034f
 1014d30:	02ee034f 	.word	0x02ee034f
 1014d34:	034f02e0 	.word	0x034f02e0
 1014d38:	034f034f 	.word	0x034f034f
 1014d3c:	034f034f 	.word	0x034f034f
 1014d40:	034f034f 	.word	0x034f034f
 1014d44:	034f034f 	.word	0x034f034f
 1014d48:	0311034f 	.word	0x0311034f
 1014d4c:	034f034f 	.word	0x034f034f
 1014d50:	02b8034f 	.word	0x02b8034f
 1014d54:	02aa034f 	.word	0x02aa034f
 1014d58:	034f034f 	.word	0x034f034f
 1014d5c:	034f027e 	.word	0x034f027e
 1014d60:	034f034f 	.word	0x034f034f
 1014d64:	034f034f 	.word	0x034f034f
 1014d68:	034f034f 	.word	0x034f034f
 1014d6c:	034f034f 	.word	0x034f034f
 1014d70:	02ee034f 	.word	0x02ee034f
 1014d74:	034f0235 	.word	0x034f0235
 1014d78:	034f034f 	.word	0x034f034f
 1014d7c:	0235022b 	.word	0x0235022b
 1014d80:	034f005b 	.word	0x034f005b
 1014d84:	034f0341 	.word	0x034f0341
 1014d88:	0331031c 	.word	0x0331031c
 1014d8c:	005b01a8 	.word	0x005b01a8
 1014d90:	02b8034f 	.word	0x02b8034f
 1014d94:	01c5005d 	.word	0x01c5005d
 1014d98:	034f034f 	.word	0x034f034f
 1014d9c:	034f00b2 	.word	0x034f00b2
 1014da0:	005d      	.short	0x005d
 1014da2:	f046 0620 	orr.w	r6, r6, #32
 1014da6:	783b      	ldrb	r3, [r7, #0]
 1014da8:	e798      	b.n	1014cdc <_vfiprintf_r+0xdc>
 1014daa:	9906      	ldr	r1, [sp, #24]
 1014dac:	4658      	mov	r0, fp
 1014dae:	f7fc f9cf 	bl	1011150 <__swsetup_r>
 1014db2:	2800      	cmp	r0, #0
 1014db4:	f040 86c4 	bne.w	1015b40 <_vfiprintf_r+0xf40>
 1014db8:	9b06      	ldr	r3, [sp, #24]
 1014dba:	899b      	ldrh	r3, [r3, #12]
 1014dbc:	f003 031a 	and.w	r3, r3, #26
 1014dc0:	2b0a      	cmp	r3, #10
 1014dc2:	f47f af4d 	bne.w	1014c60 <_vfiprintf_r+0x60>
 1014dc6:	9b06      	ldr	r3, [sp, #24]
 1014dc8:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 1014dcc:	2b00      	cmp	r3, #0
 1014dce:	f6ff af47 	blt.w	1014c60 <_vfiprintf_r+0x60>
 1014dd2:	4623      	mov	r3, r4
 1014dd4:	462a      	mov	r2, r5
 1014dd6:	9906      	ldr	r1, [sp, #24]
 1014dd8:	4658      	mov	r0, fp
 1014dda:	f000 fedd 	bl	1015b98 <__sbprintf>
 1014dde:	9003      	str	r0, [sp, #12]
 1014de0:	e02f      	b.n	1014e42 <_vfiprintf_r+0x242>
 1014de2:	2208      	movs	r2, #8
 1014de4:	2100      	movs	r1, #0
 1014de6:	a816      	add	r0, sp, #88	; 0x58
 1014de8:	f7f7 fe1a 	bl	100ca20 <memset>
 1014dec:	2301      	movs	r3, #1
 1014dee:	441c      	add	r4, r3
 1014df0:	e74b      	b.n	1014c8a <_vfiprintf_r+0x8a>
 1014df2:	1be6      	subs	r6, r4, r7
 1014df4:	4605      	mov	r5, r0
 1014df6:	d01a      	beq.n	1014e2e <_vfiprintf_r+0x22e>
 1014df8:	e9dd 321b 	ldrd	r3, r2, [sp, #108]	; 0x6c
 1014dfc:	e9c9 7600 	strd	r7, r6, [r9]
 1014e00:	3301      	adds	r3, #1
 1014e02:	4432      	add	r2, r6
 1014e04:	2b07      	cmp	r3, #7
 1014e06:	e9cd 321b 	strd	r3, r2, [sp, #108]	; 0x6c
 1014e0a:	dd1e      	ble.n	1014e4a <_vfiprintf_r+0x24a>
 1014e0c:	2a00      	cmp	r2, #0
 1014e0e:	f000 84ce 	beq.w	10157ae <_vfiprintf_r+0xbae>
 1014e12:	aa1a      	add	r2, sp, #104	; 0x68
 1014e14:	9906      	ldr	r1, [sp, #24]
 1014e16:	4658      	mov	r0, fp
 1014e18:	f7ff feae 	bl	1014b78 <__sprint_r.part.0>
 1014e1c:	b958      	cbnz	r0, 1014e36 <_vfiprintf_r+0x236>
 1014e1e:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 1014e22:	9b03      	ldr	r3, [sp, #12]
 1014e24:	4433      	add	r3, r6
 1014e26:	9303      	str	r3, [sp, #12]
 1014e28:	2d00      	cmp	r5, #0
 1014e2a:	f47f af4e 	bne.w	1014cca <_vfiprintf_r+0xca>
 1014e2e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 1014e30:	2b00      	cmp	r3, #0
 1014e32:	f040 8633 	bne.w	1015a9c <_vfiprintf_r+0xe9c>
 1014e36:	9b06      	ldr	r3, [sp, #24]
 1014e38:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 1014e3c:	065b      	lsls	r3, r3, #25
 1014e3e:	f100 867f 	bmi.w	1015b40 <_vfiprintf_r+0xf40>
 1014e42:	9803      	ldr	r0, [sp, #12]
 1014e44:	b047      	add	sp, #284	; 0x11c
 1014e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1014e4a:	f109 0908 	add.w	r9, r9, #8
 1014e4e:	e7e8      	b.n	1014e22 <_vfiprintf_r+0x222>
 1014e50:	06b1      	lsls	r1, r6, #26
 1014e52:	f249 3200 	movw	r2, #37632	; 0x9300
 1014e56:	f2c0 1205 	movt	r2, #261	; 0x105
 1014e5a:	920c      	str	r2, [sp, #48]	; 0x30
 1014e5c:	f140 81cc 	bpl.w	10151f8 <_vfiprintf_r+0x5f8>
 1014e60:	9d07      	ldr	r5, [sp, #28]
 1014e62:	3507      	adds	r5, #7
 1014e64:	f025 0207 	bic.w	r2, r5, #7
 1014e68:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 1014e6c:	9207      	str	r2, [sp, #28]
 1014e6e:	ea54 0205 	orrs.w	r2, r4, r5
 1014e72:	f006 0201 	and.w	r2, r6, #1
 1014e76:	bf08      	it	eq
 1014e78:	2200      	moveq	r2, #0
 1014e7a:	2a00      	cmp	r2, #0
 1014e7c:	f040 81d8 	bne.w	1015230 <_vfiprintf_r+0x630>
 1014e80:	f426 6380 	bic.w	r3, r6, #1024	; 0x400
 1014e84:	9302      	str	r3, [sp, #8]
 1014e86:	2302      	movs	r3, #2
 1014e88:	f1ba 3fff 	cmp.w	sl, #4294967295
 1014e8c:	f04f 0200 	mov.w	r2, #0
 1014e90:	f88d 204b 	strb.w	r2, [sp, #75]	; 0x4b
 1014e94:	f000 818a 	beq.w	10151ac <_vfiprintf_r+0x5ac>
 1014e98:	ea54 0205 	orrs.w	r2, r4, r5
 1014e9c:	9a02      	ldr	r2, [sp, #8]
 1014e9e:	f022 0680 	bic.w	r6, r2, #128	; 0x80
 1014ea2:	bf14      	ite	ne
 1014ea4:	2201      	movne	r2, #1
 1014ea6:	2200      	moveq	r2, #0
 1014ea8:	f1ba 0f00 	cmp.w	sl, #0
 1014eac:	bf18      	it	ne
 1014eae:	2201      	movne	r2, #1
 1014eb0:	2a00      	cmp	r2, #0
 1014eb2:	f040 84ac 	bne.w	101580e <_vfiprintf_r+0xc0e>
 1014eb6:	2b00      	cmp	r3, #0
 1014eb8:	f040 845e 	bne.w	1015778 <_vfiprintf_r+0xb78>
 1014ebc:	9a02      	ldr	r2, [sp, #8]
 1014ebe:	469a      	mov	sl, r3
 1014ec0:	f012 0201 	ands.w	r2, r2, #1
 1014ec4:	9204      	str	r2, [sp, #16]
 1014ec6:	bf04      	itt	eq
 1014ec8:	ab46      	addeq	r3, sp, #280	; 0x118
 1014eca:	930b      	streq	r3, [sp, #44]	; 0x2c
 1014ecc:	d005      	beq.n	1014eda <_vfiprintf_r+0x2da>
 1014ece:	2330      	movs	r3, #48	; 0x30
 1014ed0:	f88d 3117 	strb.w	r3, [sp, #279]	; 0x117
 1014ed4:	f20d 1317 	addw	r3, sp, #279	; 0x117
 1014ed8:	930b      	str	r3, [sp, #44]	; 0x2c
 1014eda:	9b04      	ldr	r3, [sp, #16]
 1014edc:	4553      	cmp	r3, sl
 1014ede:	bfb8      	it	lt
 1014ee0:	4653      	movlt	r3, sl
 1014ee2:	9302      	str	r3, [sp, #8]
 1014ee4:	2300      	movs	r3, #0
 1014ee6:	9308      	str	r3, [sp, #32]
 1014ee8:	f89d 304b 	ldrb.w	r3, [sp, #75]	; 0x4b
 1014eec:	b113      	cbz	r3, 1014ef4 <_vfiprintf_r+0x2f4>
 1014eee:	9b02      	ldr	r3, [sp, #8]
 1014ef0:	3301      	adds	r3, #1
 1014ef2:	9302      	str	r3, [sp, #8]
 1014ef4:	f016 0302 	ands.w	r3, r6, #2
 1014ef8:	9309      	str	r3, [sp, #36]	; 0x24
 1014efa:	e9dd 2c1b 	ldrd	r2, ip, [sp, #108]	; 0x6c
 1014efe:	bf18      	it	ne
 1014f00:	9b02      	ldrne	r3, [sp, #8]
 1014f02:	f102 0101 	add.w	r1, r2, #1
 1014f06:	bf1c      	itt	ne
 1014f08:	3302      	addne	r3, #2
 1014f0a:	9302      	strne	r3, [sp, #8]
 1014f0c:	f016 0384 	ands.w	r3, r6, #132	; 0x84
 1014f10:	4608      	mov	r0, r1
 1014f12:	930a      	str	r3, [sp, #40]	; 0x28
 1014f14:	d105      	bne.n	1014f22 <_vfiprintf_r+0x322>
 1014f16:	9b05      	ldr	r3, [sp, #20]
 1014f18:	9c02      	ldr	r4, [sp, #8]
 1014f1a:	1b1c      	subs	r4, r3, r4
 1014f1c:	2c00      	cmp	r4, #0
 1014f1e:	f300 8381 	bgt.w	1015624 <_vfiprintf_r+0xa24>
 1014f22:	f89d 404b 	ldrb.w	r4, [sp, #75]	; 0x4b
 1014f26:	f109 0108 	add.w	r1, r9, #8
 1014f2a:	b194      	cbz	r4, 1014f52 <_vfiprintf_r+0x352>
 1014f2c:	2807      	cmp	r0, #7
 1014f2e:	f10d 024b 	add.w	r2, sp, #75	; 0x4b
 1014f32:	f10c 0c01 	add.w	ip, ip, #1
 1014f36:	f8c9 2000 	str.w	r2, [r9]
 1014f3a:	e9cd 0c1b 	strd	r0, ip, [sp, #108]	; 0x6c
 1014f3e:	f04f 0201 	mov.w	r2, #1
 1014f42:	f8c9 2004 	str.w	r2, [r9, #4]
 1014f46:	f300 834b 	bgt.w	10155e0 <_vfiprintf_r+0x9e0>
 1014f4a:	4602      	mov	r2, r0
 1014f4c:	4689      	mov	r9, r1
 1014f4e:	3001      	adds	r0, #1
 1014f50:	3108      	adds	r1, #8
 1014f52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1014f54:	b303      	cbz	r3, 1014f98 <_vfiprintf_r+0x398>
 1014f56:	2807      	cmp	r0, #7
 1014f58:	ab13      	add	r3, sp, #76	; 0x4c
 1014f5a:	f10c 0c02 	add.w	ip, ip, #2
 1014f5e:	f8c9 3000 	str.w	r3, [r9]
 1014f62:	e9cd 0c1b 	strd	r0, ip, [sp, #108]	; 0x6c
 1014f66:	f04f 0302 	mov.w	r3, #2
 1014f6a:	f8c9 3004 	str.w	r3, [r9, #4]
 1014f6e:	f340 8354 	ble.w	101561a <_vfiprintf_r+0xa1a>
 1014f72:	f1bc 0f00 	cmp.w	ip, #0
 1014f76:	f000 8430 	beq.w	10157da <_vfiprintf_r+0xbda>
 1014f7a:	aa1a      	add	r2, sp, #104	; 0x68
 1014f7c:	9906      	ldr	r1, [sp, #24]
 1014f7e:	4658      	mov	r0, fp
 1014f80:	f7ff fdfa 	bl	1014b78 <__sprint_r.part.0>
 1014f84:	2800      	cmp	r0, #0
 1014f86:	f040 8322 	bne.w	10155ce <_vfiprintf_r+0x9ce>
 1014f8a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 1014f8c:	a91f      	add	r1, sp, #124	; 0x7c
 1014f8e:	f8dd c070 	ldr.w	ip, [sp, #112]	; 0x70
 1014f92:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 1014f96:	1c50      	adds	r0, r2, #1
 1014f98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 1014f9a:	2b80      	cmp	r3, #128	; 0x80
 1014f9c:	f000 8266 	beq.w	101546c <_vfiprintf_r+0x86c>
 1014fa0:	9b04      	ldr	r3, [sp, #16]
 1014fa2:	ebaa 0403 	sub.w	r4, sl, r3
 1014fa6:	2c00      	cmp	r4, #0
 1014fa8:	f300 82c2 	bgt.w	1015530 <_vfiprintf_r+0x930>
 1014fac:	9a04      	ldr	r2, [sp, #16]
 1014fae:	2807      	cmp	r0, #7
 1014fb0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 1014fb2:	901b      	str	r0, [sp, #108]	; 0x6c
 1014fb4:	4613      	mov	r3, r2
 1014fb6:	f8c9 2004 	str.w	r2, [r9, #4]
 1014fba:	4463      	add	r3, ip
 1014fbc:	f8c9 4000 	str.w	r4, [r9]
 1014fc0:	931c      	str	r3, [sp, #112]	; 0x70
 1014fc2:	dd0c      	ble.n	1014fde <_vfiprintf_r+0x3de>
 1014fc4:	2b00      	cmp	r3, #0
 1014fc6:	f000 837b 	beq.w	10156c0 <_vfiprintf_r+0xac0>
 1014fca:	aa1a      	add	r2, sp, #104	; 0x68
 1014fcc:	9906      	ldr	r1, [sp, #24]
 1014fce:	4658      	mov	r0, fp
 1014fd0:	f7ff fdd2 	bl	1014b78 <__sprint_r.part.0>
 1014fd4:	2800      	cmp	r0, #0
 1014fd6:	f040 82fa 	bne.w	10155ce <_vfiprintf_r+0x9ce>
 1014fda:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 1014fdc:	a91d      	add	r1, sp, #116	; 0x74
 1014fde:	0772      	lsls	r2, r6, #29
 1014fe0:	d505      	bpl.n	1014fee <_vfiprintf_r+0x3ee>
 1014fe2:	9a05      	ldr	r2, [sp, #20]
 1014fe4:	9802      	ldr	r0, [sp, #8]
 1014fe6:	1a14      	subs	r4, r2, r0
 1014fe8:	2c00      	cmp	r4, #0
 1014fea:	f300 8372 	bgt.w	10156d2 <_vfiprintf_r+0xad2>
 1014fee:	9a03      	ldr	r2, [sp, #12]
 1014ff0:	9905      	ldr	r1, [sp, #20]
 1014ff2:	9802      	ldr	r0, [sp, #8]
 1014ff4:	4281      	cmp	r1, r0
 1014ff6:	bfac      	ite	ge
 1014ff8:	1852      	addge	r2, r2, r1
 1014ffa:	1812      	addlt	r2, r2, r0
 1014ffc:	9203      	str	r2, [sp, #12]
 1014ffe:	2b00      	cmp	r3, #0
 1015000:	f040 82dd 	bne.w	10155be <_vfiprintf_r+0x9be>
 1015004:	9908      	ldr	r1, [sp, #32]
 1015006:	2300      	movs	r3, #0
 1015008:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 101500c:	931b      	str	r3, [sp, #108]	; 0x6c
 101500e:	2900      	cmp	r1, #0
 1015010:	f43f ae36 	beq.w	1014c80 <_vfiprintf_r+0x80>
 1015014:	4658      	mov	r0, fp
 1015016:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 101501a:	f7fd fad1 	bl	10125c0 <_free_r>
 101501e:	e62f      	b.n	1014c80 <_vfiprintf_r+0x80>
 1015020:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 1015024:	2100      	movs	r1, #0
 1015026:	f817 3b01 	ldrb.w	r3, [r7], #1
 101502a:	200a      	movs	r0, #10
 101502c:	fb00 2101 	mla	r1, r0, r1, r2
 1015030:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 1015034:	2a09      	cmp	r2, #9
 1015036:	d9f6      	bls.n	1015026 <_vfiprintf_r+0x426>
 1015038:	9105      	str	r1, [sp, #20]
 101503a:	e650      	b.n	1014cde <_vfiprintf_r+0xde>
 101503c:	9b07      	ldr	r3, [sp, #28]
 101503e:	f046 0202 	orr.w	r2, r6, #2
 1015042:	f249 3100 	movw	r1, #37632	; 0x9300
 1015046:	9202      	str	r2, [sp, #8]
 1015048:	f2c0 1105 	movt	r1, #261	; 0x105
 101504c:	f647 0230 	movw	r2, #30768	; 0x7830
 1015050:	f853 4b04 	ldr.w	r4, [r3], #4
 1015054:	2500      	movs	r5, #0
 1015056:	f8ad 204c 	strh.w	r2, [sp, #76]	; 0x4c
 101505a:	910c      	str	r1, [sp, #48]	; 0x30
 101505c:	9307      	str	r3, [sp, #28]
 101505e:	2302      	movs	r3, #2
 1015060:	e712      	b.n	1014e88 <_vfiprintf_r+0x288>
 1015062:	f89d 204b 	ldrb.w	r2, [sp, #75]	; 0x4b
 1015066:	783b      	ldrb	r3, [r7, #0]
 1015068:	2a00      	cmp	r2, #0
 101506a:	f47f ae37 	bne.w	1014cdc <_vfiprintf_r+0xdc>
 101506e:	2220      	movs	r2, #32
 1015070:	f88d 204b 	strb.w	r2, [sp, #75]	; 0x4b
 1015074:	e632      	b.n	1014cdc <_vfiprintf_r+0xdc>
 1015076:	06b2      	lsls	r2, r6, #26
 1015078:	f100 81c1 	bmi.w	10153fe <_vfiprintf_r+0x7fe>
 101507c:	9a07      	ldr	r2, [sp, #28]
 101507e:	06f3      	lsls	r3, r6, #27
 1015080:	f852 4b04 	ldr.w	r4, [r2], #4
 1015084:	f100 8571 	bmi.w	1015b6a <_vfiprintf_r+0xf6a>
 1015088:	0675      	lsls	r5, r6, #25
 101508a:	9207      	str	r2, [sp, #28]
 101508c:	9602      	str	r6, [sp, #8]
 101508e:	f140 84c7 	bpl.w	1015a20 <_vfiprintf_r+0xe20>
 1015092:	b2a4      	uxth	r4, r4
 1015094:	2500      	movs	r5, #0
 1015096:	2301      	movs	r3, #1
 1015098:	e6f6      	b.n	1014e88 <_vfiprintf_r+0x288>
 101509a:	232b      	movs	r3, #43	; 0x2b
 101509c:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 10150a0:	783b      	ldrb	r3, [r7, #0]
 10150a2:	e61b      	b.n	1014cdc <_vfiprintf_r+0xdc>
 10150a4:	9a07      	ldr	r2, [sp, #28]
 10150a6:	783b      	ldrb	r3, [r7, #0]
 10150a8:	f852 1b04 	ldr.w	r1, [r2], #4
 10150ac:	2900      	cmp	r1, #0
 10150ae:	9105      	str	r1, [sp, #20]
 10150b0:	bfa8      	it	ge
 10150b2:	9207      	strge	r2, [sp, #28]
 10150b4:	f6bf ae12 	bge.w	1014cdc <_vfiprintf_r+0xdc>
 10150b8:	4249      	negs	r1, r1
 10150ba:	9207      	str	r2, [sp, #28]
 10150bc:	9105      	str	r1, [sp, #20]
 10150be:	e039      	b.n	1015134 <_vfiprintf_r+0x534>
 10150c0:	4658      	mov	r0, fp
 10150c2:	f7fd fda5 	bl	1012c10 <_localeconv_r>
 10150c6:	6843      	ldr	r3, [r0, #4]
 10150c8:	4618      	mov	r0, r3
 10150ca:	930e      	str	r3, [sp, #56]	; 0x38
 10150cc:	f7f8 f8b8 	bl	100d240 <strlen>
 10150d0:	4604      	mov	r4, r0
 10150d2:	900f      	str	r0, [sp, #60]	; 0x3c
 10150d4:	4658      	mov	r0, fp
 10150d6:	f7fd fd9b 	bl	1012c10 <_localeconv_r>
 10150da:	6883      	ldr	r3, [r0, #8]
 10150dc:	2c00      	cmp	r4, #0
 10150de:	bf18      	it	ne
 10150e0:	2b00      	cmpne	r3, #0
 10150e2:	930d      	str	r3, [sp, #52]	; 0x34
 10150e4:	f43f ae5f 	beq.w	1014da6 <_vfiprintf_r+0x1a6>
 10150e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 10150ea:	781a      	ldrb	r2, [r3, #0]
 10150ec:	783b      	ldrb	r3, [r7, #0]
 10150ee:	2a00      	cmp	r2, #0
 10150f0:	f43f adf4 	beq.w	1014cdc <_vfiprintf_r+0xdc>
 10150f4:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
 10150f8:	e5f0      	b.n	1014cdc <_vfiprintf_r+0xdc>
 10150fa:	f046 0601 	orr.w	r6, r6, #1
 10150fe:	783b      	ldrb	r3, [r7, #0]
 1015100:	e5ec      	b.n	1014cdc <_vfiprintf_r+0xdc>
 1015102:	4639      	mov	r1, r7
 1015104:	f811 3b01 	ldrb.w	r3, [r1], #1
 1015108:	2b2a      	cmp	r3, #42	; 0x2a
 101510a:	f000 851e 	beq.w	1015b4a <_vfiprintf_r+0xf4a>
 101510e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 1015112:	460f      	mov	r7, r1
 1015114:	2a09      	cmp	r2, #9
 1015116:	f04f 0a00 	mov.w	sl, #0
 101511a:	f63f ade0 	bhi.w	1014cde <_vfiprintf_r+0xde>
 101511e:	f817 3b01 	ldrb.w	r3, [r7], #1
 1015122:	210a      	movs	r1, #10
 1015124:	fb01 2a0a 	mla	sl, r1, sl, r2
 1015128:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 101512c:	2a09      	cmp	r2, #9
 101512e:	d9f6      	bls.n	101511e <_vfiprintf_r+0x51e>
 1015130:	e5d5      	b.n	1014cde <_vfiprintf_r+0xde>
 1015132:	783b      	ldrb	r3, [r7, #0]
 1015134:	f046 0604 	orr.w	r6, r6, #4
 1015138:	e5d0      	b.n	1014cdc <_vfiprintf_r+0xdc>
 101513a:	f046 0680 	orr.w	r6, r6, #128	; 0x80
 101513e:	783b      	ldrb	r3, [r7, #0]
 1015140:	e5cc      	b.n	1014cdc <_vfiprintf_r+0xdc>
 1015142:	783b      	ldrb	r3, [r7, #0]
 1015144:	2b68      	cmp	r3, #104	; 0x68
 1015146:	bf09      	itett	eq
 1015148:	f446 7600 	orreq.w	r6, r6, #512	; 0x200
 101514c:	f046 0640 	orrne.w	r6, r6, #64	; 0x40
 1015150:	787b      	ldrbeq	r3, [r7, #1]
 1015152:	3701      	addeq	r7, #1
 1015154:	e5c2      	b.n	1014cdc <_vfiprintf_r+0xdc>
 1015156:	06b3      	lsls	r3, r6, #26
 1015158:	f100 8128 	bmi.w	10153ac <_vfiprintf_r+0x7ac>
 101515c:	9b07      	ldr	r3, [sp, #28]
 101515e:	06f5      	lsls	r5, r6, #27
 1015160:	f103 0204 	add.w	r2, r3, #4
 1015164:	f100 8504 	bmi.w	1015b70 <_vfiprintf_r+0xf70>
 1015168:	9b07      	ldr	r3, [sp, #28]
 101516a:	0674      	lsls	r4, r6, #25
 101516c:	bf48      	it	mi
 101516e:	f9b3 4000 	ldrshmi.w	r4, [r3]
 1015172:	d404      	bmi.n	101517e <_vfiprintf_r+0x57e>
 1015174:	05b0      	lsls	r0, r6, #22
 1015176:	f140 848a 	bpl.w	1015a8e <_vfiprintf_r+0xe8e>
 101517a:	f993 4000 	ldrsb.w	r4, [r3]
 101517e:	17e5      	asrs	r5, r4, #31
 1015180:	9207      	str	r2, [sp, #28]
 1015182:	4622      	mov	r2, r4
 1015184:	2a00      	cmp	r2, #0
 1015186:	462b      	mov	r3, r5
 1015188:	f173 0300 	sbcs.w	r3, r3, #0
 101518c:	9602      	str	r6, [sp, #8]
 101518e:	f280 811d 	bge.w	10153cc <_vfiprintf_r+0x7cc>
 1015192:	4264      	negs	r4, r4
 1015194:	f04f 032d 	mov.w	r3, #45	; 0x2d
 1015198:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 101519c:	f04f 0301 	mov.w	r3, #1
 10151a0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 10151a4:	f1ba 3fff 	cmp.w	sl, #4294967295
 10151a8:	f47f ae76 	bne.w	1014e98 <_vfiprintf_r+0x298>
 10151ac:	2b01      	cmp	r3, #1
 10151ae:	f000 8304 	beq.w	10157ba <_vfiprintf_r+0xbba>
 10151b2:	2b02      	cmp	r3, #2
 10151b4:	bf18      	it	ne
 10151b6:	a946      	addne	r1, sp, #280	; 0x118
 10151b8:	f040 8139 	bne.w	101542e <_vfiprintf_r+0x82e>
 10151bc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 10151be:	aa46      	add	r2, sp, #280	; 0x118
 10151c0:	f004 010f 	and.w	r1, r4, #15
 10151c4:	0923      	lsrs	r3, r4, #4
 10151c6:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 10151ca:	0928      	lsrs	r0, r5, #4
 10151cc:	5c71      	ldrb	r1, [r6, r1]
 10151ce:	461c      	mov	r4, r3
 10151d0:	4605      	mov	r5, r0
 10151d2:	ea54 0305 	orrs.w	r3, r4, r5
 10151d6:	f802 1d01 	strb.w	r1, [r2, #-1]!
 10151da:	d1f1      	bne.n	10151c0 <_vfiprintf_r+0x5c0>
 10151dc:	ab46      	add	r3, sp, #280	; 0x118
 10151de:	920b      	str	r2, [sp, #44]	; 0x2c
 10151e0:	1a9b      	subs	r3, r3, r2
 10151e2:	9e02      	ldr	r6, [sp, #8]
 10151e4:	9304      	str	r3, [sp, #16]
 10151e6:	e678      	b.n	1014eda <_vfiprintf_r+0x2da>
 10151e8:	06b1      	lsls	r1, r6, #26
 10151ea:	f249 02b4 	movw	r2, #37044	; 0x90b4
 10151ee:	f2c0 1205 	movt	r2, #261	; 0x105
 10151f2:	920c      	str	r2, [sp, #48]	; 0x30
 10151f4:	f53f ae34 	bmi.w	1014e60 <_vfiprintf_r+0x260>
 10151f8:	9a07      	ldr	r2, [sp, #28]
 10151fa:	f852 4b04 	ldr.w	r4, [r2], #4
 10151fe:	9207      	str	r2, [sp, #28]
 1015200:	06f2      	lsls	r2, r6, #27
 1015202:	d40b      	bmi.n	101521c <_vfiprintf_r+0x61c>
 1015204:	0675      	lsls	r5, r6, #25
 1015206:	bf44      	itt	mi
 1015208:	b2a4      	uxthmi	r4, r4
 101520a:	2500      	movmi	r5, #0
 101520c:	f53f ae2f 	bmi.w	1014e6e <_vfiprintf_r+0x26e>
 1015210:	05b0      	lsls	r0, r6, #22
 1015212:	bf44      	itt	mi
 1015214:	b2e4      	uxtbmi	r4, r4
 1015216:	2500      	movmi	r5, #0
 1015218:	f53f ae29 	bmi.w	1014e6e <_vfiprintf_r+0x26e>
 101521c:	2500      	movs	r5, #0
 101521e:	ea54 0205 	orrs.w	r2, r4, r5
 1015222:	f006 0201 	and.w	r2, r6, #1
 1015226:	bf08      	it	eq
 1015228:	2200      	moveq	r2, #0
 101522a:	2a00      	cmp	r2, #0
 101522c:	f43f ae28 	beq.w	1014e80 <_vfiprintf_r+0x280>
 1015230:	f88d 304d 	strb.w	r3, [sp, #77]	; 0x4d
 1015234:	f046 0602 	orr.w	r6, r6, #2
 1015238:	2330      	movs	r3, #48	; 0x30
 101523a:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
 101523e:	e61f      	b.n	1014e80 <_vfiprintf_r+0x280>
 1015240:	06b1      	lsls	r1, r6, #26
 1015242:	f046 0310 	orr.w	r3, r6, #16
 1015246:	9302      	str	r3, [sp, #8]
 1015248:	f100 80da 	bmi.w	1015400 <_vfiprintf_r+0x800>
 101524c:	9b07      	ldr	r3, [sp, #28]
 101524e:	1d1a      	adds	r2, r3, #4
 1015250:	9b07      	ldr	r3, [sp, #28]
 1015252:	2500      	movs	r5, #0
 1015254:	9207      	str	r2, [sp, #28]
 1015256:	681c      	ldr	r4, [r3, #0]
 1015258:	2301      	movs	r3, #1
 101525a:	e615      	b.n	1014e88 <_vfiprintf_r+0x288>
 101525c:	9d07      	ldr	r5, [sp, #28]
 101525e:	2200      	movs	r2, #0
 1015260:	f88d 204b 	strb.w	r2, [sp, #75]	; 0x4b
 1015264:	f855 1b04 	ldr.w	r1, [r5], #4
 1015268:	910b      	str	r1, [sp, #44]	; 0x2c
 101526a:	2900      	cmp	r1, #0
 101526c:	f000 8373 	beq.w	1015956 <_vfiprintf_r+0xd56>
 1015270:	2b53      	cmp	r3, #83	; 0x53
 1015272:	f000 82ff 	beq.w	1015874 <_vfiprintf_r+0xc74>
 1015276:	f016 0410 	ands.w	r4, r6, #16
 101527a:	f040 82fb 	bne.w	1015874 <_vfiprintf_r+0xc74>
 101527e:	f1ba 3fff 	cmp.w	sl, #4294967295
 1015282:	f000 8420 	beq.w	1015ac6 <_vfiprintf_r+0xec6>
 1015286:	4652      	mov	r2, sl
 1015288:	4621      	mov	r1, r4
 101528a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 101528c:	f7fd fd60 	bl	1012d50 <memchr>
 1015290:	9008      	str	r0, [sp, #32]
 1015292:	2800      	cmp	r0, #0
 1015294:	f000 840e 	beq.w	1015ab4 <_vfiprintf_r+0xeb4>
 1015298:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 101529a:	46a2      	mov	sl, r4
 101529c:	e9cd 5407 	strd	r5, r4, [sp, #28]
 10152a0:	1a83      	subs	r3, r0, r2
 10152a2:	9304      	str	r3, [sp, #16]
 10152a4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 10152a8:	9302      	str	r3, [sp, #8]
 10152aa:	e61d      	b.n	1014ee8 <_vfiprintf_r+0x2e8>
 10152ac:	06b2      	lsls	r2, r6, #26
 10152ae:	f046 0310 	orr.w	r3, r6, #16
 10152b2:	9302      	str	r3, [sp, #8]
 10152b4:	d47b      	bmi.n	10153ae <_vfiprintf_r+0x7ae>
 10152b6:	9b07      	ldr	r3, [sp, #28]
 10152b8:	1d1a      	adds	r2, r3, #4
 10152ba:	9b07      	ldr	r3, [sp, #28]
 10152bc:	9207      	str	r2, [sp, #28]
 10152be:	681c      	ldr	r4, [r3, #0]
 10152c0:	17e5      	asrs	r5, r4, #31
 10152c2:	4622      	mov	r2, r4
 10152c4:	462b      	mov	r3, r5
 10152c6:	e07c      	b.n	10153c2 <_vfiprintf_r+0x7c2>
 10152c8:	9a07      	ldr	r2, [sp, #28]
 10152ca:	2b43      	cmp	r3, #67	; 0x43
 10152cc:	f102 0404 	add.w	r4, r2, #4
 10152d0:	d002      	beq.n	10152d8 <_vfiprintf_r+0x6d8>
 10152d2:	06f1      	lsls	r1, r6, #27
 10152d4:	f140 82b5 	bpl.w	1015842 <_vfiprintf_r+0xc42>
 10152d8:	2208      	movs	r2, #8
 10152da:	2100      	movs	r1, #0
 10152dc:	a818      	add	r0, sp, #96	; 0x60
 10152de:	ad2d      	add	r5, sp, #180	; 0xb4
 10152e0:	f7f7 fb9e 	bl	100ca20 <memset>
 10152e4:	9a07      	ldr	r2, [sp, #28]
 10152e6:	ab18      	add	r3, sp, #96	; 0x60
 10152e8:	4629      	mov	r1, r5
 10152ea:	4658      	mov	r0, fp
 10152ec:	6812      	ldr	r2, [r2, #0]
 10152ee:	f7fb fda5 	bl	1010e3c <_wcrtomb_r>
 10152f2:	1c43      	adds	r3, r0, #1
 10152f4:	9004      	str	r0, [sp, #16]
 10152f6:	f000 8413 	beq.w	1015b20 <_vfiprintf_r+0xf20>
 10152fa:	9b04      	ldr	r3, [sp, #16]
 10152fc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 1015300:	9302      	str	r3, [sp, #8]
 1015302:	2300      	movs	r3, #0
 1015304:	9407      	str	r4, [sp, #28]
 1015306:	950b      	str	r5, [sp, #44]	; 0x2c
 1015308:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 101530c:	e04a      	b.n	10153a4 <_vfiprintf_r+0x7a4>
 101530e:	06b1      	lsls	r1, r6, #26
 1015310:	f046 0310 	orr.w	r3, r6, #16
 1015314:	d47e      	bmi.n	1015414 <_vfiprintf_r+0x814>
 1015316:	9a07      	ldr	r2, [sp, #28]
 1015318:	3204      	adds	r2, #4
 101531a:	9907      	ldr	r1, [sp, #28]
 101531c:	2500      	movs	r5, #0
 101531e:	9207      	str	r2, [sp, #28]
 1015320:	680c      	ldr	r4, [r1, #0]
 1015322:	e07e      	b.n	1015422 <_vfiprintf_r+0x822>
 1015324:	9a07      	ldr	r2, [sp, #28]
 1015326:	06b1      	lsls	r1, r6, #26
 1015328:	f102 0304 	add.w	r3, r2, #4
 101532c:	f100 8278 	bmi.w	1015820 <_vfiprintf_r+0xc20>
 1015330:	06f5      	lsls	r5, r6, #27
 1015332:	f100 8309 	bmi.w	1015948 <_vfiprintf_r+0xd48>
 1015336:	0674      	lsls	r4, r6, #25
 1015338:	f100 83a2 	bmi.w	1015a80 <_vfiprintf_r+0xe80>
 101533c:	05b0      	lsls	r0, r6, #22
 101533e:	f140 8303 	bpl.w	1015948 <_vfiprintf_r+0xd48>
 1015342:	9a07      	ldr	r2, [sp, #28]
 1015344:	9307      	str	r3, [sp, #28]
 1015346:	9b03      	ldr	r3, [sp, #12]
 1015348:	6812      	ldr	r2, [r2, #0]
 101534a:	7013      	strb	r3, [r2, #0]
 101534c:	e498      	b.n	1014c80 <_vfiprintf_r+0x80>
 101534e:	06b2      	lsls	r2, r6, #26
 1015350:	d45f      	bmi.n	1015412 <_vfiprintf_r+0x812>
 1015352:	9a07      	ldr	r2, [sp, #28]
 1015354:	06f3      	lsls	r3, r6, #27
 1015356:	f852 4b04 	ldr.w	r4, [r2], #4
 101535a:	f100 840c 	bmi.w	1015b76 <_vfiprintf_r+0xf76>
 101535e:	0675      	lsls	r5, r6, #25
 1015360:	f140 8353 	bpl.w	1015a0a <_vfiprintf_r+0xe0a>
 1015364:	4633      	mov	r3, r6
 1015366:	9207      	str	r2, [sp, #28]
 1015368:	b2a4      	uxth	r4, r4
 101536a:	2500      	movs	r5, #0
 101536c:	e059      	b.n	1015422 <_vfiprintf_r+0x822>
 101536e:	783b      	ldrb	r3, [r7, #0]
 1015370:	2b6c      	cmp	r3, #108	; 0x6c
 1015372:	bf09      	itett	eq
 1015374:	f046 0620 	orreq.w	r6, r6, #32
 1015378:	f046 0610 	orrne.w	r6, r6, #16
 101537c:	787b      	ldrbeq	r3, [r7, #1]
 101537e:	3701      	addeq	r7, #1
 1015380:	e4ac      	b.n	1014cdc <_vfiprintf_r+0xdc>
 1015382:	4658      	mov	r0, fp
 1015384:	f7fd f8a2 	bl	10124cc <__sinit>
 1015388:	e44f      	b.n	1014c2a <_vfiprintf_r+0x2a>
 101538a:	2b00      	cmp	r3, #0
 101538c:	f43f ad4f 	beq.w	1014e2e <_vfiprintf_r+0x22e>
 1015390:	2201      	movs	r2, #1
 1015392:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
 1015396:	9202      	str	r2, [sp, #8]
 1015398:	2300      	movs	r3, #0
 101539a:	9204      	str	r2, [sp, #16]
 101539c:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 10153a0:	ab2d      	add	r3, sp, #180	; 0xb4
 10153a2:	930b      	str	r3, [sp, #44]	; 0x2c
 10153a4:	2300      	movs	r3, #0
 10153a6:	9308      	str	r3, [sp, #32]
 10153a8:	469a      	mov	sl, r3
 10153aa:	e5a3      	b.n	1014ef4 <_vfiprintf_r+0x2f4>
 10153ac:	9602      	str	r6, [sp, #8]
 10153ae:	9d07      	ldr	r5, [sp, #28]
 10153b0:	3507      	adds	r5, #7
 10153b2:	f025 0307 	bic.w	r3, r5, #7
 10153b6:	4619      	mov	r1, r3
 10153b8:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 10153bc:	4614      	mov	r4, r2
 10153be:	461d      	mov	r5, r3
 10153c0:	9107      	str	r1, [sp, #28]
 10153c2:	2a00      	cmp	r2, #0
 10153c4:	f173 0300 	sbcs.w	r3, r3, #0
 10153c8:	f6ff aee3 	blt.w	1015192 <_vfiprintf_r+0x592>
 10153cc:	f1ba 3fff 	cmp.w	sl, #4294967295
 10153d0:	f000 81f3 	beq.w	10157ba <_vfiprintf_r+0xbba>
 10153d4:	ea54 0305 	orrs.w	r3, r4, r5
 10153d8:	9b02      	ldr	r3, [sp, #8]
 10153da:	f023 0680 	bic.w	r6, r3, #128	; 0x80
 10153de:	bf14      	ite	ne
 10153e0:	2301      	movne	r3, #1
 10153e2:	2300      	moveq	r3, #0
 10153e4:	f1ba 0f00 	cmp.w	sl, #0
 10153e8:	bf18      	it	ne
 10153ea:	2301      	movne	r3, #1
 10153ec:	2b00      	cmp	r3, #0
 10153ee:	f040 81e3 	bne.w	10157b8 <_vfiprintf_r+0xbb8>
 10153f2:	469a      	mov	sl, r3
 10153f4:	ab46      	add	r3, sp, #280	; 0x118
 10153f6:	f8cd a010 	str.w	sl, [sp, #16]
 10153fa:	930b      	str	r3, [sp, #44]	; 0x2c
 10153fc:	e56d      	b.n	1014eda <_vfiprintf_r+0x2da>
 10153fe:	9602      	str	r6, [sp, #8]
 1015400:	9d07      	ldr	r5, [sp, #28]
 1015402:	2301      	movs	r3, #1
 1015404:	3507      	adds	r5, #7
 1015406:	f025 0207 	bic.w	r2, r5, #7
 101540a:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 101540e:	9207      	str	r2, [sp, #28]
 1015410:	e53a      	b.n	1014e88 <_vfiprintf_r+0x288>
 1015412:	4633      	mov	r3, r6
 1015414:	9d07      	ldr	r5, [sp, #28]
 1015416:	3507      	adds	r5, #7
 1015418:	f025 0207 	bic.w	r2, r5, #7
 101541c:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 1015420:	9207      	str	r2, [sp, #28]
 1015422:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 1015426:	9302      	str	r3, [sp, #8]
 1015428:	2300      	movs	r3, #0
 101542a:	e52d      	b.n	1014e88 <_vfiprintf_r+0x288>
 101542c:	4611      	mov	r1, r2
 101542e:	08e2      	lsrs	r2, r4, #3
 1015430:	08e8      	lsrs	r0, r5, #3
 1015432:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 1015436:	f004 0307 	and.w	r3, r4, #7
 101543a:	4605      	mov	r5, r0
 101543c:	3330      	adds	r3, #48	; 0x30
 101543e:	4614      	mov	r4, r2
 1015440:	ea54 0005 	orrs.w	r0, r4, r5
 1015444:	f801 3c01 	strb.w	r3, [r1, #-1]
 1015448:	f101 32ff 	add.w	r2, r1, #4294967295
 101544c:	d1ee      	bne.n	101542c <_vfiprintf_r+0x82c>
 101544e:	9e02      	ldr	r6, [sp, #8]
 1015450:	920b      	str	r2, [sp, #44]	; 0x2c
 1015452:	4630      	mov	r0, r6
 1015454:	2b30      	cmp	r3, #48	; 0x30
 1015456:	bf0c      	ite	eq
 1015458:	2000      	moveq	r0, #0
 101545a:	f000 0001 	andne.w	r0, r0, #1
 101545e:	2800      	cmp	r0, #0
 1015460:	f040 8266 	bne.w	1015930 <_vfiprintf_r+0xd30>
 1015464:	ab46      	add	r3, sp, #280	; 0x118
 1015466:	1a9b      	subs	r3, r3, r2
 1015468:	9304      	str	r3, [sp, #16]
 101546a:	e536      	b.n	1014eda <_vfiprintf_r+0x2da>
 101546c:	9b05      	ldr	r3, [sp, #20]
 101546e:	9c02      	ldr	r4, [sp, #8]
 1015470:	1b1c      	subs	r4, r3, r4
 1015472:	2c00      	cmp	r4, #0
 1015474:	f77f ad94 	ble.w	1014fa0 <_vfiprintf_r+0x3a0>
 1015478:	2c10      	cmp	r4, #16
 101547a:	4dbe      	ldr	r5, [pc, #760]	; (1015774 <_vfiprintf_r+0xb74>)
 101547c:	f340 834d 	ble.w	1015b1a <_vfiprintf_r+0xf1a>
 1015480:	9609      	str	r6, [sp, #36]	; 0x24
 1015482:	4666      	mov	r6, ip
 1015484:	970a      	str	r7, [sp, #40]	; 0x28
 1015486:	462f      	mov	r7, r5
 1015488:	9d06      	ldr	r5, [sp, #24]
 101548a:	e00a      	b.n	10154a2 <_vfiprintf_r+0x8a2>
 101548c:	f7ff fb74 	bl	1014b78 <__sprint_r.part.0>
 1015490:	2800      	cmp	r0, #0
 1015492:	f040 809c 	bne.w	10155ce <_vfiprintf_r+0x9ce>
 1015496:	e9dd 261b 	ldrd	r2, r6, [sp, #108]	; 0x6c
 101549a:	1c51      	adds	r1, r2, #1
 101549c:	3c10      	subs	r4, #16
 101549e:	2c10      	cmp	r4, #16
 10154a0:	dd1c      	ble.n	10154dc <_vfiprintf_r+0x8dc>
 10154a2:	1c50      	adds	r0, r2, #1
 10154a4:	3610      	adds	r6, #16
 10154a6:	2807      	cmp	r0, #7
 10154a8:	f8c9 7000 	str.w	r7, [r9]
 10154ac:	f102 0102 	add.w	r1, r2, #2
 10154b0:	f04f 0310 	mov.w	r3, #16
 10154b4:	961c      	str	r6, [sp, #112]	; 0x70
 10154b6:	4602      	mov	r2, r0
 10154b8:	f8c9 3004 	str.w	r3, [r9, #4]
 10154bc:	f109 0908 	add.w	r9, r9, #8
 10154c0:	901b      	str	r0, [sp, #108]	; 0x6c
 10154c2:	ddeb      	ble.n	101549c <_vfiprintf_r+0x89c>
 10154c4:	aa1a      	add	r2, sp, #104	; 0x68
 10154c6:	4629      	mov	r1, r5
 10154c8:	4658      	mov	r0, fp
 10154ca:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 10154ce:	2e00      	cmp	r6, #0
 10154d0:	d1dc      	bne.n	101548c <_vfiprintf_r+0x88c>
 10154d2:	3c10      	subs	r4, #16
 10154d4:	2101      	movs	r1, #1
 10154d6:	2c10      	cmp	r4, #16
 10154d8:	4632      	mov	r2, r6
 10154da:	dce2      	bgt.n	10154a2 <_vfiprintf_r+0x8a2>
 10154dc:	46b4      	mov	ip, r6
 10154de:	463d      	mov	r5, r7
 10154e0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 10154e2:	f109 0308 	add.w	r3, r9, #8
 10154e6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 10154e8:	2907      	cmp	r1, #7
 10154ea:	44a4      	add	ip, r4
 10154ec:	f8c9 5000 	str.w	r5, [r9]
 10154f0:	f8cd c070 	str.w	ip, [sp, #112]	; 0x70
 10154f4:	f8c9 4004 	str.w	r4, [r9, #4]
 10154f8:	911b      	str	r1, [sp, #108]	; 0x6c
 10154fa:	f340 818a 	ble.w	1015812 <_vfiprintf_r+0xc12>
 10154fe:	f1bc 0f00 	cmp.w	ip, #0
 1015502:	f000 82ac 	beq.w	1015a5e <_vfiprintf_r+0xe5e>
 1015506:	aa1a      	add	r2, sp, #104	; 0x68
 1015508:	9906      	ldr	r1, [sp, #24]
 101550a:	4658      	mov	r0, fp
 101550c:	f7ff fb34 	bl	1014b78 <__sprint_r.part.0>
 1015510:	2800      	cmp	r0, #0
 1015512:	d15c      	bne.n	10155ce <_vfiprintf_r+0x9ce>
 1015514:	9b04      	ldr	r3, [sp, #16]
 1015516:	a91f      	add	r1, sp, #124	; 0x7c
 1015518:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 101551a:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 101551e:	ebaa 0403 	sub.w	r4, sl, r3
 1015522:	f8dd c070 	ldr.w	ip, [sp, #112]	; 0x70
 1015526:	2c00      	cmp	r4, #0
 1015528:	f102 0001 	add.w	r0, r2, #1
 101552c:	f77f ad3e 	ble.w	1014fac <_vfiprintf_r+0x3ac>
 1015530:	2c10      	cmp	r4, #16
 1015532:	4d90      	ldr	r5, [pc, #576]	; (1015774 <_vfiprintf_r+0xb74>)
 1015534:	f340 827c 	ble.w	1015a30 <_vfiprintf_r+0xe30>
 1015538:	9609      	str	r6, [sp, #36]	; 0x24
 101553a:	f04f 0a10 	mov.w	sl, #16
 101553e:	970a      	str	r7, [sp, #40]	; 0x28
 1015540:	4666      	mov	r6, ip
 1015542:	462f      	mov	r7, r5
 1015544:	9d06      	ldr	r5, [sp, #24]
 1015546:	e009      	b.n	101555c <_vfiprintf_r+0x95c>
 1015548:	f7ff fb16 	bl	1014b78 <__sprint_r.part.0>
 101554c:	2800      	cmp	r0, #0
 101554e:	d13e      	bne.n	10155ce <_vfiprintf_r+0x9ce>
 1015550:	e9dd 261b 	ldrd	r2, r6, [sp, #108]	; 0x6c
 1015554:	1c50      	adds	r0, r2, #1
 1015556:	3c10      	subs	r4, #16
 1015558:	2c10      	cmp	r4, #16
 101555a:	dd1a      	ble.n	1015592 <_vfiprintf_r+0x992>
 101555c:	1c51      	adds	r1, r2, #1
 101555e:	3610      	adds	r6, #16
 1015560:	2907      	cmp	r1, #7
 1015562:	f8c9 7000 	str.w	r7, [r9]
 1015566:	f102 0002 	add.w	r0, r2, #2
 101556a:	f8c9 a004 	str.w	sl, [r9, #4]
 101556e:	961c      	str	r6, [sp, #112]	; 0x70
 1015570:	460a      	mov	r2, r1
 1015572:	f109 0908 	add.w	r9, r9, #8
 1015576:	911b      	str	r1, [sp, #108]	; 0x6c
 1015578:	dded      	ble.n	1015556 <_vfiprintf_r+0x956>
 101557a:	aa1a      	add	r2, sp, #104	; 0x68
 101557c:	4629      	mov	r1, r5
 101557e:	4658      	mov	r0, fp
 1015580:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 1015584:	2e00      	cmp	r6, #0
 1015586:	d1df      	bne.n	1015548 <_vfiprintf_r+0x948>
 1015588:	3c10      	subs	r4, #16
 101558a:	2001      	movs	r0, #1
 101558c:	2c10      	cmp	r4, #16
 101558e:	4632      	mov	r2, r6
 1015590:	dce4      	bgt.n	101555c <_vfiprintf_r+0x95c>
 1015592:	46b4      	mov	ip, r6
 1015594:	463d      	mov	r5, r7
 1015596:	9e09      	ldr	r6, [sp, #36]	; 0x24
 1015598:	f109 0308 	add.w	r3, r9, #8
 101559c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 101559e:	2807      	cmp	r0, #7
 10155a0:	44a4      	add	ip, r4
 10155a2:	f8c9 5000 	str.w	r5, [r9]
 10155a6:	f8cd c070 	str.w	ip, [sp, #112]	; 0x70
 10155aa:	f8c9 4004 	str.w	r4, [r9, #4]
 10155ae:	901b      	str	r0, [sp, #108]	; 0x6c
 10155b0:	f300 80e8 	bgt.w	1015784 <_vfiprintf_r+0xb84>
 10155b4:	3001      	adds	r0, #1
 10155b6:	f103 0108 	add.w	r1, r3, #8
 10155ba:	4699      	mov	r9, r3
 10155bc:	e4f6      	b.n	1014fac <_vfiprintf_r+0x3ac>
 10155be:	aa1a      	add	r2, sp, #104	; 0x68
 10155c0:	9906      	ldr	r1, [sp, #24]
 10155c2:	4658      	mov	r0, fp
 10155c4:	f7ff fad8 	bl	1014b78 <__sprint_r.part.0>
 10155c8:	2800      	cmp	r0, #0
 10155ca:	f43f ad1b 	beq.w	1015004 <_vfiprintf_r+0x404>
 10155ce:	9b08      	ldr	r3, [sp, #32]
 10155d0:	2b00      	cmp	r3, #0
 10155d2:	f43f ac30 	beq.w	1014e36 <_vfiprintf_r+0x236>
 10155d6:	9908      	ldr	r1, [sp, #32]
 10155d8:	4658      	mov	r0, fp
 10155da:	f7fc fff1 	bl	10125c0 <_free_r>
 10155de:	e42a      	b.n	1014e36 <_vfiprintf_r+0x236>
 10155e0:	f1bc 0f00 	cmp.w	ip, #0
 10155e4:	d00e      	beq.n	1015604 <_vfiprintf_r+0xa04>
 10155e6:	aa1a      	add	r2, sp, #104	; 0x68
 10155e8:	9906      	ldr	r1, [sp, #24]
 10155ea:	4658      	mov	r0, fp
 10155ec:	f7ff fac4 	bl	1014b78 <__sprint_r.part.0>
 10155f0:	2800      	cmp	r0, #0
 10155f2:	d1ec      	bne.n	10155ce <_vfiprintf_r+0x9ce>
 10155f4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 10155f6:	a91f      	add	r1, sp, #124	; 0x7c
 10155f8:	f8dd c070 	ldr.w	ip, [sp, #112]	; 0x70
 10155fc:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 1015600:	1c50      	adds	r0, r2, #1
 1015602:	e4a6      	b.n	1014f52 <_vfiprintf_r+0x352>
 1015604:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1015606:	2b00      	cmp	r3, #0
 1015608:	f000 8114 	beq.w	1015834 <_vfiprintf_r+0xc34>
 101560c:	a91f      	add	r1, sp, #124	; 0x7c
 101560e:	2302      	movs	r3, #2
 1015610:	4610      	mov	r0, r2
 1015612:	931e      	str	r3, [sp, #120]	; 0x78
 1015614:	469c      	mov	ip, r3
 1015616:	ab13      	add	r3, sp, #76	; 0x4c
 1015618:	931d      	str	r3, [sp, #116]	; 0x74
 101561a:	4602      	mov	r2, r0
 101561c:	4689      	mov	r9, r1
 101561e:	3001      	adds	r0, #1
 1015620:	3108      	adds	r1, #8
 1015622:	e4b9      	b.n	1014f98 <_vfiprintf_r+0x398>
 1015624:	2c10      	cmp	r4, #16
 1015626:	f246 75e0 	movw	r5, #26592	; 0x67e0
 101562a:	f2c0 1505 	movt	r5, #261	; 0x105
 101562e:	f340 8256 	ble.w	1015ade <_vfiprintf_r+0xede>
 1015632:	9610      	str	r6, [sp, #64]	; 0x40
 1015634:	2310      	movs	r3, #16
 1015636:	9711      	str	r7, [sp, #68]	; 0x44
 1015638:	4666      	mov	r6, ip
 101563a:	9f06      	ldr	r7, [sp, #24]
 101563c:	e00c      	b.n	1015658 <_vfiprintf_r+0xa58>
 101563e:	f7ff fa9b 	bl	1014b78 <__sprint_r.part.0>
 1015642:	2800      	cmp	r0, #0
 1015644:	d1c3      	bne.n	10155ce <_vfiprintf_r+0x9ce>
 1015646:	e9dd 261b 	ldrd	r2, r6, [sp, #108]	; 0x6c
 101564a:	2310      	movs	r3, #16
 101564c:	f102 0e01 	add.w	lr, r2, #1
 1015650:	3c10      	subs	r4, #16
 1015652:	1c51      	adds	r1, r2, #1
 1015654:	2c10      	cmp	r4, #16
 1015656:	dd1d      	ble.n	1015694 <_vfiprintf_r+0xa94>
 1015658:	2907      	cmp	r1, #7
 101565a:	f106 0610 	add.w	r6, r6, #16
 101565e:	f8c9 5000 	str.w	r5, [r9]
 1015662:	f102 0e02 	add.w	lr, r2, #2
 1015666:	f8c9 3004 	str.w	r3, [r9, #4]
 101566a:	460a      	mov	r2, r1
 101566c:	961c      	str	r6, [sp, #112]	; 0x70
 101566e:	f109 0908 	add.w	r9, r9, #8
 1015672:	911b      	str	r1, [sp, #108]	; 0x6c
 1015674:	ddec      	ble.n	1015650 <_vfiprintf_r+0xa50>
 1015676:	aa1a      	add	r2, sp, #104	; 0x68
 1015678:	4639      	mov	r1, r7
 101567a:	4658      	mov	r0, fp
 101567c:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 1015680:	2e00      	cmp	r6, #0
 1015682:	d1dc      	bne.n	101563e <_vfiprintf_r+0xa3e>
 1015684:	3c10      	subs	r4, #16
 1015686:	4632      	mov	r2, r6
 1015688:	2c10      	cmp	r4, #16
 101568a:	f04f 0e01 	mov.w	lr, #1
 101568e:	f102 0101 	add.w	r1, r2, #1
 1015692:	dce1      	bgt.n	1015658 <_vfiprintf_r+0xa58>
 1015694:	46b4      	mov	ip, r6
 1015696:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 101569a:	f1be 0f07 	cmp.w	lr, #7
 101569e:	44a4      	add	ip, r4
 10156a0:	f8c9 5000 	str.w	r5, [r9]
 10156a4:	f8cd c070 	str.w	ip, [sp, #112]	; 0x70
 10156a8:	f8c9 4004 	str.w	r4, [r9, #4]
 10156ac:	f8cd e06c 	str.w	lr, [sp, #108]	; 0x6c
 10156b0:	f300 809a 	bgt.w	10157e8 <_vfiprintf_r+0xbe8>
 10156b4:	f109 0908 	add.w	r9, r9, #8
 10156b8:	f10e 0001 	add.w	r0, lr, #1
 10156bc:	4672      	mov	r2, lr
 10156be:	e430      	b.n	1014f22 <_vfiprintf_r+0x322>
 10156c0:	0771      	lsls	r1, r6, #29
 10156c2:	931b      	str	r3, [sp, #108]	; 0x6c
 10156c4:	d54c      	bpl.n	1015760 <_vfiprintf_r+0xb60>
 10156c6:	9a05      	ldr	r2, [sp, #20]
 10156c8:	9902      	ldr	r1, [sp, #8]
 10156ca:	1a54      	subs	r4, r2, r1
 10156cc:	2c00      	cmp	r4, #0
 10156ce:	dd47      	ble.n	1015760 <_vfiprintf_r+0xb60>
 10156d0:	a91d      	add	r1, sp, #116	; 0x74
 10156d2:	2c10      	cmp	r4, #16
 10156d4:	981b      	ldr	r0, [sp, #108]	; 0x6c
 10156d6:	f340 8204 	ble.w	1015ae2 <_vfiprintf_r+0xee2>
 10156da:	f246 75e0 	movw	r5, #26592	; 0x67e0
 10156de:	2610      	movs	r6, #16
 10156e0:	f2c0 1505 	movt	r5, #261	; 0x105
 10156e4:	f8dd 9018 	ldr.w	r9, [sp, #24]
 10156e8:	e00c      	b.n	1015704 <_vfiprintf_r+0xb04>
 10156ea:	f7ff fa45 	bl	1014b78 <__sprint_r.part.0>
 10156ee:	a91d      	add	r1, sp, #116	; 0x74
 10156f0:	2800      	cmp	r0, #0
 10156f2:	f47f af6c 	bne.w	10155ce <_vfiprintf_r+0x9ce>
 10156f6:	e9dd 031b 	ldrd	r0, r3, [sp, #108]	; 0x6c
 10156fa:	f100 0c01 	add.w	ip, r0, #1
 10156fe:	3c10      	subs	r4, #16
 1015700:	2c10      	cmp	r4, #16
 1015702:	dd18      	ble.n	1015736 <_vfiprintf_r+0xb36>
 1015704:	1c42      	adds	r2, r0, #1
 1015706:	3310      	adds	r3, #16
 1015708:	2a07      	cmp	r2, #7
 101570a:	600d      	str	r5, [r1, #0]
 101570c:	f100 0c02 	add.w	ip, r0, #2
 1015710:	604e      	str	r6, [r1, #4]
 1015712:	931c      	str	r3, [sp, #112]	; 0x70
 1015714:	4610      	mov	r0, r2
 1015716:	f101 0108 	add.w	r1, r1, #8
 101571a:	921b      	str	r2, [sp, #108]	; 0x6c
 101571c:	ddef      	ble.n	10156fe <_vfiprintf_r+0xafe>
 101571e:	aa1a      	add	r2, sp, #104	; 0x68
 1015720:	4649      	mov	r1, r9
 1015722:	4658      	mov	r0, fp
 1015724:	2b00      	cmp	r3, #0
 1015726:	d1e0      	bne.n	10156ea <_vfiprintf_r+0xaea>
 1015728:	3c10      	subs	r4, #16
 101572a:	f04f 0c01 	mov.w	ip, #1
 101572e:	2c10      	cmp	r4, #16
 1015730:	4618      	mov	r0, r3
 1015732:	a91d      	add	r1, sp, #116	; 0x74
 1015734:	dce6      	bgt.n	1015704 <_vfiprintf_r+0xb04>
 1015736:	f1bc 0f07 	cmp.w	ip, #7
 101573a:	4423      	add	r3, r4
 101573c:	600d      	str	r5, [r1, #0]
 101573e:	931c      	str	r3, [sp, #112]	; 0x70
 1015740:	604c      	str	r4, [r1, #4]
 1015742:	f8cd c06c 	str.w	ip, [sp, #108]	; 0x6c
 1015746:	f77f ac52 	ble.w	1014fee <_vfiprintf_r+0x3ee>
 101574a:	b14b      	cbz	r3, 1015760 <_vfiprintf_r+0xb60>
 101574c:	aa1a      	add	r2, sp, #104	; 0x68
 101574e:	9906      	ldr	r1, [sp, #24]
 1015750:	4658      	mov	r0, fp
 1015752:	f7ff fa11 	bl	1014b78 <__sprint_r.part.0>
 1015756:	2800      	cmp	r0, #0
 1015758:	f47f af39 	bne.w	10155ce <_vfiprintf_r+0x9ce>
 101575c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 101575e:	e446      	b.n	1014fee <_vfiprintf_r+0x3ee>
 1015760:	9b03      	ldr	r3, [sp, #12]
 1015762:	9a05      	ldr	r2, [sp, #20]
 1015764:	9902      	ldr	r1, [sp, #8]
 1015766:	428a      	cmp	r2, r1
 1015768:	bfac      	ite	ge
 101576a:	189b      	addge	r3, r3, r2
 101576c:	185b      	addlt	r3, r3, r1
 101576e:	9303      	str	r3, [sp, #12]
 1015770:	e448      	b.n	1015004 <_vfiprintf_r+0x404>
 1015772:	bf00      	nop
 1015774:	010567f0 	.word	0x010567f0
 1015778:	ab46      	add	r3, sp, #280	; 0x118
 101577a:	4692      	mov	sl, r2
 101577c:	930b      	str	r3, [sp, #44]	; 0x2c
 101577e:	9204      	str	r2, [sp, #16]
 1015780:	f7ff bbab 	b.w	1014eda <_vfiprintf_r+0x2da>
 1015784:	f1bc 0f00 	cmp.w	ip, #0
 1015788:	f000 80c8 	beq.w	101591c <_vfiprintf_r+0xd1c>
 101578c:	aa1a      	add	r2, sp, #104	; 0x68
 101578e:	9906      	ldr	r1, [sp, #24]
 1015790:	4658      	mov	r0, fp
 1015792:	f7ff f9f1 	bl	1014b78 <__sprint_r.part.0>
 1015796:	2800      	cmp	r0, #0
 1015798:	f47f af19 	bne.w	10155ce <_vfiprintf_r+0x9ce>
 101579c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 101579e:	a91f      	add	r1, sp, #124	; 0x7c
 10157a0:	f8dd c070 	ldr.w	ip, [sp, #112]	; 0x70
 10157a4:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 10157a8:	3001      	adds	r0, #1
 10157aa:	f7ff bbff 	b.w	1014fac <_vfiprintf_r+0x3ac>
 10157ae:	921b      	str	r2, [sp, #108]	; 0x6c
 10157b0:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 10157b4:	f7ff bb35 	b.w	1014e22 <_vfiprintf_r+0x222>
 10157b8:	9602      	str	r6, [sp, #8]
 10157ba:	2d00      	cmp	r5, #0
 10157bc:	bf08      	it	eq
 10157be:	2c0a      	cmpeq	r4, #10
 10157c0:	f080 80d6 	bcs.w	1015970 <_vfiprintf_r+0xd70>
 10157c4:	2301      	movs	r3, #1
 10157c6:	3430      	adds	r4, #48	; 0x30
 10157c8:	9304      	str	r3, [sp, #16]
 10157ca:	f20d 1317 	addw	r3, sp, #279	; 0x117
 10157ce:	9e02      	ldr	r6, [sp, #8]
 10157d0:	f88d 4117 	strb.w	r4, [sp, #279]	; 0x117
 10157d4:	930b      	str	r3, [sp, #44]	; 0x2c
 10157d6:	f7ff bb80 	b.w	1014eda <_vfiprintf_r+0x2da>
 10157da:	a91f      	add	r1, sp, #124	; 0x7c
 10157dc:	2001      	movs	r0, #1
 10157de:	4662      	mov	r2, ip
 10157e0:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 10157e4:	f7ff bbd8 	b.w	1014f98 <_vfiprintf_r+0x398>
 10157e8:	f1bc 0f00 	cmp.w	ip, #0
 10157ec:	d032      	beq.n	1015854 <_vfiprintf_r+0xc54>
 10157ee:	aa1a      	add	r2, sp, #104	; 0x68
 10157f0:	9906      	ldr	r1, [sp, #24]
 10157f2:	4658      	mov	r0, fp
 10157f4:	f7ff f9c0 	bl	1014b78 <__sprint_r.part.0>
 10157f8:	2800      	cmp	r0, #0
 10157fa:	f47f aee8 	bne.w	10155ce <_vfiprintf_r+0x9ce>
 10157fe:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 1015800:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 1015804:	f8dd c070 	ldr.w	ip, [sp, #112]	; 0x70
 1015808:	1c50      	adds	r0, r2, #1
 101580a:	f7ff bb8a 	b.w	1014f22 <_vfiprintf_r+0x322>
 101580e:	9602      	str	r6, [sp, #8]
 1015810:	e4cc      	b.n	10151ac <_vfiprintf_r+0x5ac>
 1015812:	1c48      	adds	r0, r1, #1
 1015814:	460a      	mov	r2, r1
 1015816:	4699      	mov	r9, r3
 1015818:	f103 0108 	add.w	r1, r3, #8
 101581c:	f7ff bbc0 	b.w	1014fa0 <_vfiprintf_r+0x3a0>
 1015820:	9903      	ldr	r1, [sp, #12]
 1015822:	6812      	ldr	r2, [r2, #0]
 1015824:	9307      	str	r3, [sp, #28]
 1015826:	17cd      	asrs	r5, r1, #31
 1015828:	4608      	mov	r0, r1
 101582a:	4629      	mov	r1, r5
 101582c:	e9c2 0100 	strd	r0, r1, [r2]
 1015830:	f7ff ba26 	b.w	1014c80 <_vfiprintf_r+0x80>
 1015834:	4610      	mov	r0, r2
 1015836:	a91f      	add	r1, sp, #124	; 0x7c
 1015838:	4662      	mov	r2, ip
 101583a:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 101583e:	f7ff bbab 	b.w	1014f98 <_vfiprintf_r+0x398>
 1015842:	9b07      	ldr	r3, [sp, #28]
 1015844:	2201      	movs	r2, #1
 1015846:	ad2d      	add	r5, sp, #180	; 0xb4
 1015848:	9202      	str	r2, [sp, #8]
 101584a:	9204      	str	r2, [sp, #16]
 101584c:	681b      	ldr	r3, [r3, #0]
 101584e:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
 1015852:	e556      	b.n	1015302 <_vfiprintf_r+0x702>
 1015854:	f89d 204b 	ldrb.w	r2, [sp, #75]	; 0x4b
 1015858:	2a00      	cmp	r2, #0
 101585a:	f040 8107 	bne.w	1015a6c <_vfiprintf_r+0xe6c>
 101585e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 1015860:	2b00      	cmp	r3, #0
 1015862:	f040 8165 	bne.w	1015b30 <_vfiprintf_r+0xf30>
 1015866:	4662      	mov	r2, ip
 1015868:	a91f      	add	r1, sp, #124	; 0x7c
 101586a:	2001      	movs	r0, #1
 101586c:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 1015870:	f7ff bb96 	b.w	1014fa0 <_vfiprintf_r+0x3a0>
 1015874:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1015876:	2208      	movs	r2, #8
 1015878:	2100      	movs	r1, #0
 101587a:	a818      	add	r0, sp, #96	; 0x60
 101587c:	9315      	str	r3, [sp, #84]	; 0x54
 101587e:	f7f7 f8cf 	bl	100ca20 <memset>
 1015882:	f1ba 3fff 	cmp.w	sl, #4294967295
 1015886:	f000 80d5 	beq.w	1015a34 <_vfiprintf_r+0xe34>
 101588a:	2400      	movs	r4, #0
 101588c:	9602      	str	r6, [sp, #8]
 101588e:	9507      	str	r5, [sp, #28]
 1015890:	4626      	mov	r6, r4
 1015892:	e009      	b.n	10158a8 <_vfiprintf_r+0xca8>
 1015894:	f7fb fad2 	bl	1010e3c <_wcrtomb_r>
 1015898:	1833      	adds	r3, r6, r0
 101589a:	3001      	adds	r0, #1
 101589c:	f000 8140 	beq.w	1015b20 <_vfiprintf_r+0xf20>
 10158a0:	4553      	cmp	r3, sl
 10158a2:	dc0a      	bgt.n	10158ba <_vfiprintf_r+0xcba>
 10158a4:	461e      	mov	r6, r3
 10158a6:	d008      	beq.n	10158ba <_vfiprintf_r+0xcba>
 10158a8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 10158aa:	ab18      	add	r3, sp, #96	; 0x60
 10158ac:	a92d      	add	r1, sp, #180	; 0xb4
 10158ae:	4658      	mov	r0, fp
 10158b0:	5915      	ldr	r5, [r2, r4]
 10158b2:	3404      	adds	r4, #4
 10158b4:	462a      	mov	r2, r5
 10158b6:	2d00      	cmp	r5, #0
 10158b8:	d1ec      	bne.n	1015894 <_vfiprintf_r+0xc94>
 10158ba:	9604      	str	r6, [sp, #16]
 10158bc:	9d07      	ldr	r5, [sp, #28]
 10158be:	9e02      	ldr	r6, [sp, #8]
 10158c0:	9b04      	ldr	r3, [sp, #16]
 10158c2:	2b00      	cmp	r3, #0
 10158c4:	f000 80c4 	beq.w	1015a50 <_vfiprintf_r+0xe50>
 10158c8:	2b63      	cmp	r3, #99	; 0x63
 10158ca:	f340 80ee 	ble.w	1015aaa <_vfiprintf_r+0xeaa>
 10158ce:	1c59      	adds	r1, r3, #1
 10158d0:	4658      	mov	r0, fp
 10158d2:	f7f6 f89d 	bl	100ba10 <_malloc_r>
 10158d6:	900b      	str	r0, [sp, #44]	; 0x2c
 10158d8:	2800      	cmp	r0, #0
 10158da:	f000 8121 	beq.w	1015b20 <_vfiprintf_r+0xf20>
 10158de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 10158e0:	9308      	str	r3, [sp, #32]
 10158e2:	2208      	movs	r2, #8
 10158e4:	2100      	movs	r1, #0
 10158e6:	a818      	add	r0, sp, #96	; 0x60
 10158e8:	f7f7 f89a 	bl	100ca20 <memset>
 10158ec:	9c04      	ldr	r4, [sp, #16]
 10158ee:	ab18      	add	r3, sp, #96	; 0x60
 10158f0:	aa15      	add	r2, sp, #84	; 0x54
 10158f2:	9300      	str	r3, [sp, #0]
 10158f4:	4658      	mov	r0, fp
 10158f6:	4623      	mov	r3, r4
 10158f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 10158fa:	f7fb faf5 	bl	1010ee8 <_wcsrtombs_r>
 10158fe:	4284      	cmp	r4, r0
 1015900:	f040 812d 	bne.w	1015b5e <_vfiprintf_r+0xf5e>
 1015904:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1015906:	2400      	movs	r4, #0
 1015908:	9507      	str	r5, [sp, #28]
 101590a:	46a2      	mov	sl, r4
 101590c:	4619      	mov	r1, r3
 101590e:	9b04      	ldr	r3, [sp, #16]
 1015910:	54cc      	strb	r4, [r1, r3]
 1015912:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 1015916:	9302      	str	r3, [sp, #8]
 1015918:	f7ff bae6 	b.w	1014ee8 <_vfiprintf_r+0x2e8>
 101591c:	9b04      	ldr	r3, [sp, #16]
 101591e:	a91f      	add	r1, sp, #124	; 0x7c
 1015920:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 1015922:	931c      	str	r3, [sp, #112]	; 0x70
 1015924:	e9cd 231d 	strd	r2, r3, [sp, #116]	; 0x74
 1015928:	2201      	movs	r2, #1
 101592a:	921b      	str	r2, [sp, #108]	; 0x6c
 101592c:	f7ff bb57 	b.w	1014fde <_vfiprintf_r+0x3de>
 1015930:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 1015932:	3902      	subs	r1, #2
 1015934:	2330      	movs	r3, #48	; 0x30
 1015936:	9e02      	ldr	r6, [sp, #8]
 1015938:	910b      	str	r1, [sp, #44]	; 0x2c
 101593a:	f802 3c01 	strb.w	r3, [r2, #-1]
 101593e:	ab46      	add	r3, sp, #280	; 0x118
 1015940:	1a5b      	subs	r3, r3, r1
 1015942:	9304      	str	r3, [sp, #16]
 1015944:	f7ff bac9 	b.w	1014eda <_vfiprintf_r+0x2da>
 1015948:	9a07      	ldr	r2, [sp, #28]
 101594a:	6812      	ldr	r2, [r2, #0]
 101594c:	9307      	str	r3, [sp, #28]
 101594e:	9b03      	ldr	r3, [sp, #12]
 1015950:	6013      	str	r3, [r2, #0]
 1015952:	f7ff b995 	b.w	1014c80 <_vfiprintf_r+0x80>
 1015956:	4653      	mov	r3, sl
 1015958:	2b06      	cmp	r3, #6
 101595a:	f249 3214 	movw	r2, #37652	; 0x9314
 101595e:	9507      	str	r5, [sp, #28]
 1015960:	bf28      	it	cs
 1015962:	2306      	movcs	r3, #6
 1015964:	f2c0 1205 	movt	r2, #261	; 0x105
 1015968:	9304      	str	r3, [sp, #16]
 101596a:	920b      	str	r2, [sp, #44]	; 0x2c
 101596c:	9302      	str	r3, [sp, #8]
 101596e:	e519      	b.n	10153a4 <_vfiprintf_r+0x7a4>
 1015970:	9b02      	ldr	r3, [sp, #8]
 1015972:	2200      	movs	r2, #0
 1015974:	f8cd 9010 	str.w	r9, [sp, #16]
 1015978:	ae46      	add	r6, sp, #280	; 0x118
 101597a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 101597e:	9709      	str	r7, [sp, #36]	; 0x24
 1015980:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 1015984:	4691      	mov	r9, r2
 1015986:	f8cd a020 	str.w	sl, [sp, #32]
 101598a:	461f      	mov	r7, r3
 101598c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 1015990:	e008      	b.n	10159a4 <_vfiprintf_r+0xda4>
 1015992:	f7f5 f985 	bl	100aca0 <__aeabi_uldivmod>
 1015996:	2d00      	cmp	r5, #0
 1015998:	bf08      	it	eq
 101599a:	2c0a      	cmpeq	r4, #10
 101599c:	d328      	bcc.n	10159f0 <_vfiprintf_r+0xdf0>
 101599e:	4604      	mov	r4, r0
 10159a0:	4656      	mov	r6, sl
 10159a2:	460d      	mov	r5, r1
 10159a4:	220a      	movs	r2, #10
 10159a6:	2300      	movs	r3, #0
 10159a8:	4620      	mov	r0, r4
 10159aa:	4629      	mov	r1, r5
 10159ac:	f7f5 f978 	bl	100aca0 <__aeabi_uldivmod>
 10159b0:	f109 0901 	add.w	r9, r9, #1
 10159b4:	4620      	mov	r0, r4
 10159b6:	4629      	mov	r1, r5
 10159b8:	f106 3aff 	add.w	sl, r6, #4294967295
 10159bc:	2300      	movs	r3, #0
 10159be:	f102 0c30 	add.w	ip, r2, #48	; 0x30
 10159c2:	220a      	movs	r2, #10
 10159c4:	f806 cc01 	strb.w	ip, [r6, #-1]
 10159c8:	2f00      	cmp	r7, #0
 10159ca:	d0e2      	beq.n	1015992 <_vfiprintf_r+0xd92>
 10159cc:	f898 6000 	ldrb.w	r6, [r8]
 10159d0:	f1b6 0cff 	subs.w	ip, r6, #255	; 0xff
 10159d4:	bf18      	it	ne
 10159d6:	f04f 0c01 	movne.w	ip, #1
 10159da:	454e      	cmp	r6, r9
 10159dc:	bf18      	it	ne
 10159de:	f04f 0c00 	movne.w	ip, #0
 10159e2:	f1bc 0f00 	cmp.w	ip, #0
 10159e6:	d0d4      	beq.n	1015992 <_vfiprintf_r+0xd92>
 10159e8:	429d      	cmp	r5, r3
 10159ea:	bf08      	it	eq
 10159ec:	4294      	cmpeq	r4, r2
 10159ee:	d27f      	bcs.n	1015af0 <_vfiprintf_r+0xef0>
 10159f0:	4652      	mov	r2, sl
 10159f2:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 10159f6:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 10159fa:	f8dd 9010 	ldr.w	r9, [sp, #16]
 10159fe:	f8dd a020 	ldr.w	sl, [sp, #32]
 1015a02:	e9dd 7809 	ldrd	r7, r8, [sp, #36]	; 0x24
 1015a06:	9e02      	ldr	r6, [sp, #8]
 1015a08:	e52c      	b.n	1015464 <_vfiprintf_r+0x864>
 1015a0a:	05b0      	lsls	r0, r6, #22
 1015a0c:	bf45      	ittet	mi
 1015a0e:	9207      	strmi	r2, [sp, #28]
 1015a10:	b2e4      	uxtbmi	r4, r4
 1015a12:	9207      	strpl	r2, [sp, #28]
 1015a14:	4633      	movmi	r3, r6
 1015a16:	bf4e      	itee	mi
 1015a18:	2500      	movmi	r5, #0
 1015a1a:	2500      	movpl	r5, #0
 1015a1c:	4633      	movpl	r3, r6
 1015a1e:	e500      	b.n	1015422 <_vfiprintf_r+0x822>
 1015a20:	05b0      	lsls	r0, r6, #22
 1015a22:	f04f 0500 	mov.w	r5, #0
 1015a26:	bf48      	it	mi
 1015a28:	b2e4      	uxtbmi	r4, r4
 1015a2a:	2301      	movs	r3, #1
 1015a2c:	f7ff ba2c 	b.w	1014e88 <_vfiprintf_r+0x288>
 1015a30:	460b      	mov	r3, r1
 1015a32:	e5b4      	b.n	101559e <_vfiprintf_r+0x99e>
 1015a34:	2300      	movs	r3, #0
 1015a36:	aa18      	add	r2, sp, #96	; 0x60
 1015a38:	4619      	mov	r1, r3
 1015a3a:	9200      	str	r2, [sp, #0]
 1015a3c:	4658      	mov	r0, fp
 1015a3e:	aa15      	add	r2, sp, #84	; 0x54
 1015a40:	f7fb fa52 	bl	1010ee8 <_wcsrtombs_r>
 1015a44:	1c43      	adds	r3, r0, #1
 1015a46:	9004      	str	r0, [sp, #16]
 1015a48:	d06a      	beq.n	1015b20 <_vfiprintf_r+0xf20>
 1015a4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 1015a4c:	9315      	str	r3, [sp, #84]	; 0x54
 1015a4e:	e737      	b.n	10158c0 <_vfiprintf_r+0xcc0>
 1015a50:	9b04      	ldr	r3, [sp, #16]
 1015a52:	9507      	str	r5, [sp, #28]
 1015a54:	9302      	str	r3, [sp, #8]
 1015a56:	469a      	mov	sl, r3
 1015a58:	9308      	str	r3, [sp, #32]
 1015a5a:	f7ff ba45 	b.w	1014ee8 <_vfiprintf_r+0x2e8>
 1015a5e:	a91f      	add	r1, sp, #124	; 0x7c
 1015a60:	2001      	movs	r0, #1
 1015a62:	4662      	mov	r2, ip
 1015a64:	f10d 0974 	add.w	r9, sp, #116	; 0x74
 1015a68:	f7ff ba9a 	b.w	1014fa0 <_vfiprintf_r+0x3a0>
 1015a6c:	2201      	movs	r2, #1
 1015a6e:	f10d 014b 	add.w	r1, sp, #75	; 0x4b
 1015a72:	4610      	mov	r0, r2
 1015a74:	911d      	str	r1, [sp, #116]	; 0x74
 1015a76:	921e      	str	r2, [sp, #120]	; 0x78
 1015a78:	4694      	mov	ip, r2
 1015a7a:	a91f      	add	r1, sp, #124	; 0x7c
 1015a7c:	f7ff ba65 	b.w	1014f4a <_vfiprintf_r+0x34a>
 1015a80:	9a07      	ldr	r2, [sp, #28]
 1015a82:	9307      	str	r3, [sp, #28]
 1015a84:	9b03      	ldr	r3, [sp, #12]
 1015a86:	6812      	ldr	r2, [r2, #0]
 1015a88:	8013      	strh	r3, [r2, #0]
 1015a8a:	f7ff b8f9 	b.w	1014c80 <_vfiprintf_r+0x80>
 1015a8e:	681c      	ldr	r4, [r3, #0]
 1015a90:	9207      	str	r2, [sp, #28]
 1015a92:	9602      	str	r6, [sp, #8]
 1015a94:	17e5      	asrs	r5, r4, #31
 1015a96:	4622      	mov	r2, r4
 1015a98:	462b      	mov	r3, r5
 1015a9a:	e492      	b.n	10153c2 <_vfiprintf_r+0x7c2>
 1015a9c:	4658      	mov	r0, fp
 1015a9e:	aa1a      	add	r2, sp, #104	; 0x68
 1015aa0:	9906      	ldr	r1, [sp, #24]
 1015aa2:	f7ff f869 	bl	1014b78 <__sprint_r.part.0>
 1015aa6:	f7ff b9c6 	b.w	1014e36 <_vfiprintf_r+0x236>
 1015aaa:	2300      	movs	r3, #0
 1015aac:	9308      	str	r3, [sp, #32]
 1015aae:	ab2d      	add	r3, sp, #180	; 0xb4
 1015ab0:	930b      	str	r3, [sp, #44]	; 0x2c
 1015ab2:	e716      	b.n	10158e2 <_vfiprintf_r+0xce2>
 1015ab4:	f8cd a008 	str.w	sl, [sp, #8]
 1015ab8:	f8cd a010 	str.w	sl, [sp, #16]
 1015abc:	9507      	str	r5, [sp, #28]
 1015abe:	f8dd a020 	ldr.w	sl, [sp, #32]
 1015ac2:	f7ff ba11 	b.w	1014ee8 <_vfiprintf_r+0x2e8>
 1015ac6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 1015ac8:	46a2      	mov	sl, r4
 1015aca:	f7f7 fbb9 	bl	100d240 <strlen>
 1015ace:	9507      	str	r5, [sp, #28]
 1015ad0:	9408      	str	r4, [sp, #32]
 1015ad2:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 1015ad6:	9004      	str	r0, [sp, #16]
 1015ad8:	9302      	str	r3, [sp, #8]
 1015ada:	f7ff ba05 	b.w	1014ee8 <_vfiprintf_r+0x2e8>
 1015ade:	468e      	mov	lr, r1
 1015ae0:	e5db      	b.n	101569a <_vfiprintf_r+0xa9a>
 1015ae2:	f246 75e0 	movw	r5, #26592	; 0x67e0
 1015ae6:	f100 0c01 	add.w	ip, r0, #1
 1015aea:	f2c0 1505 	movt	r5, #261	; 0x105
 1015aee:	e622      	b.n	1015736 <_vfiprintf_r+0xb36>
 1015af0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 1015af2:	990e      	ldr	r1, [sp, #56]	; 0x38
 1015af4:	ebaa 0a02 	sub.w	sl, sl, r2
 1015af8:	4650      	mov	r0, sl
 1015afa:	f7f7 fc8f 	bl	100d41c <strncpy>
 1015afe:	f898 3001 	ldrb.w	r3, [r8, #1]
 1015b02:	b10b      	cbz	r3, 1015b08 <_vfiprintf_r+0xf08>
 1015b04:	f108 0801 	add.w	r8, r8, #1
 1015b08:	4620      	mov	r0, r4
 1015b0a:	4629      	mov	r1, r5
 1015b0c:	220a      	movs	r2, #10
 1015b0e:	2300      	movs	r3, #0
 1015b10:	f7f5 f8c6 	bl	100aca0 <__aeabi_uldivmod>
 1015b14:	f04f 0900 	mov.w	r9, #0
 1015b18:	e741      	b.n	101599e <_vfiprintf_r+0xd9e>
 1015b1a:	460b      	mov	r3, r1
 1015b1c:	4601      	mov	r1, r0
 1015b1e:	e4e3      	b.n	10154e8 <_vfiprintf_r+0x8e8>
 1015b20:	9a06      	ldr	r2, [sp, #24]
 1015b22:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 1015b26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 1015b2a:	8193      	strh	r3, [r2, #12]
 1015b2c:	f7ff b986 	b.w	1014e3c <_vfiprintf_r+0x23c>
 1015b30:	2302      	movs	r3, #2
 1015b32:	aa13      	add	r2, sp, #76	; 0x4c
 1015b34:	931e      	str	r3, [sp, #120]	; 0x78
 1015b36:	469c      	mov	ip, r3
 1015b38:	921d      	str	r2, [sp, #116]	; 0x74
 1015b3a:	a91f      	add	r1, sp, #124	; 0x7c
 1015b3c:	2001      	movs	r0, #1
 1015b3e:	e56c      	b.n	101561a <_vfiprintf_r+0xa1a>
 1015b40:	f04f 33ff 	mov.w	r3, #4294967295
 1015b44:	9303      	str	r3, [sp, #12]
 1015b46:	f7ff b97c 	b.w	1014e42 <_vfiprintf_r+0x242>
 1015b4a:	9a07      	ldr	r2, [sp, #28]
 1015b4c:	787b      	ldrb	r3, [r7, #1]
 1015b4e:	460f      	mov	r7, r1
 1015b50:	f852 0b04 	ldr.w	r0, [r2], #4
 1015b54:	ea40 7ae0 	orr.w	sl, r0, r0, asr #31
 1015b58:	9207      	str	r2, [sp, #28]
 1015b5a:	f7ff b8bf 	b.w	1014cdc <_vfiprintf_r+0xdc>
 1015b5e:	9a06      	ldr	r2, [sp, #24]
 1015b60:	8993      	ldrh	r3, [r2, #12]
 1015b62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 1015b66:	8193      	strh	r3, [r2, #12]
 1015b68:	e531      	b.n	10155ce <_vfiprintf_r+0x9ce>
 1015b6a:	9602      	str	r6, [sp, #8]
 1015b6c:	f7ff bb70 	b.w	1015250 <_vfiprintf_r+0x650>
 1015b70:	9602      	str	r6, [sp, #8]
 1015b72:	f7ff bba2 	b.w	10152ba <_vfiprintf_r+0x6ba>
 1015b76:	4633      	mov	r3, r6
 1015b78:	f7ff bbcf 	b.w	101531a <_vfiprintf_r+0x71a>

01015b7c <vfiprintf>:
 1015b7c:	b410      	push	{r4}
 1015b7e:	f249 7498 	movw	r4, #38808	; 0x9798
 1015b82:	f2c0 1405 	movt	r4, #261	; 0x105
 1015b86:	4613      	mov	r3, r2
 1015b88:	460a      	mov	r2, r1
 1015b8a:	4601      	mov	r1, r0
 1015b8c:	6820      	ldr	r0, [r4, #0]
 1015b8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 1015b92:	f7ff b835 	b.w	1014c00 <_vfiprintf_r>
 1015b96:	bf00      	nop

01015b98 <__sbprintf>:
 1015b98:	b5f0      	push	{r4, r5, r6, r7, lr}
 1015b9a:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 1015b9e:	6e4e      	ldr	r6, [r1, #100]	; 0x64
 1015ba0:	460c      	mov	r4, r1
 1015ba2:	898d      	ldrh	r5, [r1, #12]
 1015ba4:	2700      	movs	r7, #0
 1015ba6:	9706      	str	r7, [sp, #24]
 1015ba8:	4669      	mov	r1, sp
 1015baa:	89e7      	ldrh	r7, [r4, #14]
 1015bac:	f025 0502 	bic.w	r5, r5, #2
 1015bb0:	9619      	str	r6, [sp, #100]	; 0x64
 1015bb2:	f8ad 500c 	strh.w	r5, [sp, #12]
 1015bb6:	69e6      	ldr	r6, [r4, #28]
 1015bb8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 1015bba:	f8ad 700e 	strh.w	r7, [sp, #14]
 1015bbe:	9607      	str	r6, [sp, #28]
 1015bc0:	ae1a      	add	r6, sp, #104	; 0x68
 1015bc2:	9509      	str	r5, [sp, #36]	; 0x24
 1015bc4:	f44f 6580 	mov.w	r5, #1024	; 0x400
 1015bc8:	9600      	str	r6, [sp, #0]
 1015bca:	9604      	str	r6, [sp, #16]
 1015bcc:	4606      	mov	r6, r0
 1015bce:	9502      	str	r5, [sp, #8]
 1015bd0:	9505      	str	r5, [sp, #20]
 1015bd2:	f7ff f815 	bl	1014c00 <_vfiprintf_r>
 1015bd6:	1e05      	subs	r5, r0, #0
 1015bd8:	db07      	blt.n	1015bea <__sbprintf+0x52>
 1015bda:	4630      	mov	r0, r6
 1015bdc:	4669      	mov	r1, sp
 1015bde:	f7fc fb63 	bl	10122a8 <_fflush_r>
 1015be2:	2800      	cmp	r0, #0
 1015be4:	bf18      	it	ne
 1015be6:	f04f 35ff 	movne.w	r5, #4294967295
 1015bea:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 1015bee:	4628      	mov	r0, r5
 1015bf0:	065b      	lsls	r3, r3, #25
 1015bf2:	bf42      	ittt	mi
 1015bf4:	89a3      	ldrhmi	r3, [r4, #12]
 1015bf6:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 1015bfa:	81a3      	strhmi	r3, [r4, #12]
 1015bfc:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 1015c00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 1015c02:	bf00      	nop

01015c04 <_wcsnrtombs_l>:
 1015c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1015c08:	b08b      	sub	sp, #44	; 0x2c
 1015c0a:	e9dd 9414 	ldrd	r9, r4, [sp, #80]	; 0x50
 1015c0e:	f8dd a058 	ldr.w	sl, [sp, #88]	; 0x58
 1015c12:	2c00      	cmp	r4, #0
 1015c14:	d058      	beq.n	1015cc8 <_wcsnrtombs_l+0xc4>
 1015c16:	6816      	ldr	r6, [r2, #0]
 1015c18:	2900      	cmp	r1, #0
 1015c1a:	d05a      	beq.n	1015cd2 <_wcsnrtombs_l+0xce>
 1015c1c:	f1b9 0f00 	cmp.w	r9, #0
 1015c20:	d064      	beq.n	1015cec <_wcsnrtombs_l+0xe8>
 1015c22:	1e5d      	subs	r5, r3, #1
 1015c24:	2b00      	cmp	r3, #0
 1015c26:	d063      	beq.n	1015cf0 <_wcsnrtombs_l+0xec>
 1015c28:	9205      	str	r2, [sp, #20]
 1015c2a:	3e04      	subs	r6, #4
 1015c2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 1015c30:	f04f 0800 	mov.w	r8, #0
 1015c34:	9104      	str	r1, [sp, #16]
 1015c36:	46cb      	mov	fp, r9
 1015c38:	e00a      	b.n	1015c50 <_wcsnrtombs_l+0x4c>
 1015c3a:	9b03      	ldr	r3, [sp, #12]
 1015c3c:	bb13      	cbnz	r3, 1015c84 <_wcsnrtombs_l+0x80>
 1015c3e:	6833      	ldr	r3, [r6, #0]
 1015c40:	2b00      	cmp	r3, #0
 1015c42:	d035      	beq.n	1015cb0 <_wcsnrtombs_l+0xac>
 1015c44:	4559      	cmp	r1, fp
 1015c46:	d255      	bcs.n	1015cf4 <_wcsnrtombs_l+0xf0>
 1015c48:	3d01      	subs	r5, #1
 1015c4a:	4688      	mov	r8, r1
 1015c4c:	1c6b      	adds	r3, r5, #1
 1015c4e:	d015      	beq.n	1015c7c <_wcsnrtombs_l+0x78>
 1015c50:	6827      	ldr	r7, [r4, #0]
 1015c52:	4623      	mov	r3, r4
 1015c54:	f856 2f04 	ldr.w	r2, [r6, #4]!
 1015c58:	a907      	add	r1, sp, #28
 1015c5a:	9802      	ldr	r0, [sp, #8]
 1015c5c:	9701      	str	r7, [sp, #4]
 1015c5e:	f8da 70e0 	ldr.w	r7, [sl, #224]	; 0xe0
 1015c62:	f8d4 9004 	ldr.w	r9, [r4, #4]
 1015c66:	47b8      	blx	r7
 1015c68:	1c42      	adds	r2, r0, #1
 1015c6a:	d035      	beq.n	1015cd8 <_wcsnrtombs_l+0xd4>
 1015c6c:	eb00 0108 	add.w	r1, r0, r8
 1015c70:	4559      	cmp	r1, fp
 1015c72:	d9e2      	bls.n	1015c3a <_wcsnrtombs_l+0x36>
 1015c74:	f8dd b004 	ldr.w	fp, [sp, #4]
 1015c78:	e9c4 b900 	strd	fp, r9, [r4]
 1015c7c:	4640      	mov	r0, r8
 1015c7e:	b00b      	add	sp, #44	; 0x2c
 1015c80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1015c84:	2800      	cmp	r0, #0
 1015c86:	dd0c      	ble.n	1015ca2 <_wcsnrtombs_l+0x9e>
 1015c88:	9b04      	ldr	r3, [sp, #16]
 1015c8a:	aa07      	add	r2, sp, #28
 1015c8c:	4418      	add	r0, r3
 1015c8e:	3b01      	subs	r3, #1
 1015c90:	f100 3cff 	add.w	ip, r0, #4294967295
 1015c94:	f812 7b01 	ldrb.w	r7, [r2], #1
 1015c98:	f803 7f01 	strb.w	r7, [r3, #1]!
 1015c9c:	4563      	cmp	r3, ip
 1015c9e:	d1f9      	bne.n	1015c94 <_wcsnrtombs_l+0x90>
 1015ca0:	9004      	str	r0, [sp, #16]
 1015ca2:	9a05      	ldr	r2, [sp, #20]
 1015ca4:	6813      	ldr	r3, [r2, #0]
 1015ca6:	3304      	adds	r3, #4
 1015ca8:	6013      	str	r3, [r2, #0]
 1015caa:	6833      	ldr	r3, [r6, #0]
 1015cac:	2b00      	cmp	r3, #0
 1015cae:	d1c9      	bne.n	1015c44 <_wcsnrtombs_l+0x40>
 1015cb0:	9a03      	ldr	r2, [sp, #12]
 1015cb2:	b10a      	cbz	r2, 1015cb8 <_wcsnrtombs_l+0xb4>
 1015cb4:	9a05      	ldr	r2, [sp, #20]
 1015cb6:	6013      	str	r3, [r2, #0]
 1015cb8:	f101 38ff 	add.w	r8, r1, #4294967295
 1015cbc:	2300      	movs	r3, #0
 1015cbe:	6023      	str	r3, [r4, #0]
 1015cc0:	4640      	mov	r0, r8
 1015cc2:	b00b      	add	sp, #44	; 0x2c
 1015cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1015cc8:	f500 748e 	add.w	r4, r0, #284	; 0x11c
 1015ccc:	6816      	ldr	r6, [r2, #0]
 1015cce:	2900      	cmp	r1, #0
 1015cd0:	d1a4      	bne.n	1015c1c <_wcsnrtombs_l+0x18>
 1015cd2:	f04f 39ff 	mov.w	r9, #4294967295
 1015cd6:	e7a4      	b.n	1015c22 <_wcsnrtombs_l+0x1e>
 1015cd8:	9902      	ldr	r1, [sp, #8]
 1015cda:	4680      	mov	r8, r0
 1015cdc:	228a      	movs	r2, #138	; 0x8a
 1015cde:	2300      	movs	r3, #0
 1015ce0:	4640      	mov	r0, r8
 1015ce2:	600a      	str	r2, [r1, #0]
 1015ce4:	6023      	str	r3, [r4, #0]
 1015ce6:	b00b      	add	sp, #44	; 0x2c
 1015ce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1015cec:	46c8      	mov	r8, r9
 1015cee:	e7c5      	b.n	1015c7c <_wcsnrtombs_l+0x78>
 1015cf0:	4698      	mov	r8, r3
 1015cf2:	e7c3      	b.n	1015c7c <_wcsnrtombs_l+0x78>
 1015cf4:	4688      	mov	r8, r1
 1015cf6:	e7c1      	b.n	1015c7c <_wcsnrtombs_l+0x78>

01015cf8 <_wcsnrtombs_r>:
 1015cf8:	f249 7098 	movw	r0, #38808	; 0x9798
 1015cfc:	f2c0 1005 	movt	r0, #261	; 0x105
 1015d00:	b5f0      	push	{r4, r5, r6, r7, lr}
 1015d02:	b085      	sub	sp, #20
 1015d04:	6800      	ldr	r0, [r0, #0]
 1015d06:	f649 35c8 	movw	r5, #39880	; 0x9bc8
 1015d0a:	e9dd 760a 	ldrd	r7, r6, [sp, #40]	; 0x28
 1015d0e:	f2c0 1505 	movt	r5, #261	; 0x105
 1015d12:	6b44      	ldr	r4, [r0, #52]	; 0x34
 1015d14:	9700      	str	r7, [sp, #0]
 1015d16:	2c00      	cmp	r4, #0
 1015d18:	bf08      	it	eq
 1015d1a:	462c      	moveq	r4, r5
 1015d1c:	e9cd 6401 	strd	r6, r4, [sp, #4]
 1015d20:	f7ff ff70 	bl	1015c04 <_wcsnrtombs_l>
 1015d24:	b005      	add	sp, #20
 1015d26:	bdf0      	pop	{r4, r5, r6, r7, pc}

01015d28 <wcsnrtombs>:
 1015d28:	b5f0      	push	{r4, r5, r6, r7, lr}
 1015d2a:	f249 7498 	movw	r4, #38808	; 0x9798
 1015d2e:	f2c0 1405 	movt	r4, #261	; 0x105
 1015d32:	b085      	sub	sp, #20
 1015d34:	f649 35c8 	movw	r5, #39880	; 0x9bc8
 1015d38:	f2c0 1505 	movt	r5, #261	; 0x105
 1015d3c:	6827      	ldr	r7, [r4, #0]
 1015d3e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 1015d40:	6b7c      	ldr	r4, [r7, #52]	; 0x34
 1015d42:	9300      	str	r3, [sp, #0]
 1015d44:	4613      	mov	r3, r2
 1015d46:	2c00      	cmp	r4, #0
 1015d48:	bf08      	it	eq
 1015d4a:	462c      	moveq	r4, r5
 1015d4c:	460a      	mov	r2, r1
 1015d4e:	9402      	str	r4, [sp, #8]
 1015d50:	4601      	mov	r1, r0
 1015d52:	9601      	str	r6, [sp, #4]
 1015d54:	4638      	mov	r0, r7
 1015d56:	f7ff ff55 	bl	1015c04 <_wcsnrtombs_l>
 1015d5a:	b005      	add	sp, #20
 1015d5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 1015d5e:	bf00      	nop

01015d60 <_write_r>:
 1015d60:	b570      	push	{r4, r5, r6, lr}
 1015d62:	460d      	mov	r5, r1
 1015d64:	f24a 44d0 	movw	r4, #42192	; 0xa4d0
 1015d68:	f2c0 1416 	movt	r4, #278	; 0x116
 1015d6c:	4611      	mov	r1, r2
 1015d6e:	4606      	mov	r6, r0
 1015d70:	461a      	mov	r2, r3
 1015d72:	4628      	mov	r0, r5
 1015d74:	2300      	movs	r3, #0
 1015d76:	6023      	str	r3, [r4, #0]
 1015d78:	f000 ea52 	blx	1016220 <_write>
 1015d7c:	1c43      	adds	r3, r0, #1
 1015d7e:	d000      	beq.n	1015d82 <_write_r+0x22>
 1015d80:	bd70      	pop	{r4, r5, r6, pc}
 1015d82:	6823      	ldr	r3, [r4, #0]
 1015d84:	2b00      	cmp	r3, #0
 1015d86:	d0fb      	beq.n	1015d80 <_write_r+0x20>
 1015d88:	6033      	str	r3, [r6, #0]
 1015d8a:	bd70      	pop	{r4, r5, r6, pc}

01015d8c <_calloc_r>:
 1015d8c:	b510      	push	{r4, lr}
 1015d8e:	fb02 f101 	mul.w	r1, r2, r1
 1015d92:	f7f5 fe3d 	bl	100ba10 <_malloc_r>
 1015d96:	4604      	mov	r4, r0
 1015d98:	b170      	cbz	r0, 1015db8 <_calloc_r+0x2c>
 1015d9a:	f850 2c04 	ldr.w	r2, [r0, #-4]
 1015d9e:	f022 0203 	bic.w	r2, r2, #3
 1015da2:	3a04      	subs	r2, #4
 1015da4:	2a24      	cmp	r2, #36	; 0x24
 1015da6:	d81d      	bhi.n	1015de4 <_calloc_r+0x58>
 1015da8:	2a13      	cmp	r2, #19
 1015daa:	bf98      	it	ls
 1015dac:	4602      	movls	r2, r0
 1015dae:	d805      	bhi.n	1015dbc <_calloc_r+0x30>
 1015db0:	2300      	movs	r3, #0
 1015db2:	e9c2 3300 	strd	r3, r3, [r2]
 1015db6:	6093      	str	r3, [r2, #8]
 1015db8:	4620      	mov	r0, r4
 1015dba:	bd10      	pop	{r4, pc}
 1015dbc:	2a1b      	cmp	r2, #27
 1015dbe:	f04f 0300 	mov.w	r3, #0
 1015dc2:	bf98      	it	ls
 1015dc4:	f100 0208 	addls.w	r2, r0, #8
 1015dc8:	e9c0 3300 	strd	r3, r3, [r0]
 1015dcc:	d9f0      	bls.n	1015db0 <_calloc_r+0x24>
 1015dce:	2a24      	cmp	r2, #36	; 0x24
 1015dd0:	e9c0 3302 	strd	r3, r3, [r0, #8]
 1015dd4:	bf11      	iteee	ne
 1015dd6:	f100 0210 	addne.w	r2, r0, #16
 1015dda:	6103      	streq	r3, [r0, #16]
 1015ddc:	f100 0218 	addeq.w	r2, r0, #24
 1015de0:	6143      	streq	r3, [r0, #20]
 1015de2:	e7e5      	b.n	1015db0 <_calloc_r+0x24>
 1015de4:	2100      	movs	r1, #0
 1015de6:	f7f6 fe1b 	bl	100ca20 <memset>
 1015dea:	4620      	mov	r0, r4
 1015dec:	bd10      	pop	{r4, pc}
 1015dee:	bf00      	nop

01015df0 <_close_r>:
 1015df0:	b538      	push	{r3, r4, r5, lr}
 1015df2:	f24a 44d0 	movw	r4, #42192	; 0xa4d0
 1015df6:	f2c0 1416 	movt	r4, #278	; 0x116
 1015dfa:	4605      	mov	r5, r0
 1015dfc:	4608      	mov	r0, r1
 1015dfe:	2300      	movs	r3, #0
 1015e00:	6023      	str	r3, [r4, #0]
 1015e02:	f000 ea60 	blx	10162c4 <_close>
 1015e06:	1c43      	adds	r3, r0, #1
 1015e08:	d000      	beq.n	1015e0c <_close_r+0x1c>
 1015e0a:	bd38      	pop	{r3, r4, r5, pc}
 1015e0c:	6823      	ldr	r3, [r4, #0]
 1015e0e:	2b00      	cmp	r3, #0
 1015e10:	d0fb      	beq.n	1015e0a <_close_r+0x1a>
 1015e12:	602b      	str	r3, [r5, #0]
 1015e14:	bd38      	pop	{r3, r4, r5, pc}
 1015e16:	bf00      	nop

01015e18 <__env_lock>:
 1015e18:	4770      	bx	lr
 1015e1a:	bf00      	nop

01015e1c <__env_unlock>:
 1015e1c:	4770      	bx	lr
 1015e1e:	bf00      	nop

01015e20 <_fclose_r>:
 1015e20:	b570      	push	{r4, r5, r6, lr}
 1015e22:	b139      	cbz	r1, 1015e34 <_fclose_r+0x14>
 1015e24:	4605      	mov	r5, r0
 1015e26:	460c      	mov	r4, r1
 1015e28:	b108      	cbz	r0, 1015e2e <_fclose_r+0xe>
 1015e2a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 1015e2c:	b383      	cbz	r3, 1015e90 <_fclose_r+0x70>
 1015e2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 1015e32:	b913      	cbnz	r3, 1015e3a <_fclose_r+0x1a>
 1015e34:	2600      	movs	r6, #0
 1015e36:	4630      	mov	r0, r6
 1015e38:	bd70      	pop	{r4, r5, r6, pc}
 1015e3a:	4621      	mov	r1, r4
 1015e3c:	4628      	mov	r0, r5
 1015e3e:	f7fc f98d 	bl	101215c <__sflush_r>
 1015e42:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 1015e44:	4606      	mov	r6, r0
 1015e46:	b133      	cbz	r3, 1015e56 <_fclose_r+0x36>
 1015e48:	69e1      	ldr	r1, [r4, #28]
 1015e4a:	4628      	mov	r0, r5
 1015e4c:	4798      	blx	r3
 1015e4e:	2800      	cmp	r0, #0
 1015e50:	bfb8      	it	lt
 1015e52:	f04f 36ff 	movlt.w	r6, #4294967295
 1015e56:	89a3      	ldrh	r3, [r4, #12]
 1015e58:	061b      	lsls	r3, r3, #24
 1015e5a:	d420      	bmi.n	1015e9e <_fclose_r+0x7e>
 1015e5c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 1015e5e:	b141      	cbz	r1, 1015e72 <_fclose_r+0x52>
 1015e60:	f104 0340 	add.w	r3, r4, #64	; 0x40
 1015e64:	4299      	cmp	r1, r3
 1015e66:	d002      	beq.n	1015e6e <_fclose_r+0x4e>
 1015e68:	4628      	mov	r0, r5
 1015e6a:	f7fc fba9 	bl	10125c0 <_free_r>
 1015e6e:	2300      	movs	r3, #0
 1015e70:	6323      	str	r3, [r4, #48]	; 0x30
 1015e72:	6c61      	ldr	r1, [r4, #68]	; 0x44
 1015e74:	b121      	cbz	r1, 1015e80 <_fclose_r+0x60>
 1015e76:	4628      	mov	r0, r5
 1015e78:	f7fc fba2 	bl	10125c0 <_free_r>
 1015e7c:	2300      	movs	r3, #0
 1015e7e:	6463      	str	r3, [r4, #68]	; 0x44
 1015e80:	f7fc fb28 	bl	10124d4 <__sfp_lock_acquire>
 1015e84:	2300      	movs	r3, #0
 1015e86:	81a3      	strh	r3, [r4, #12]
 1015e88:	f7fc fb26 	bl	10124d8 <__sfp_lock_release>
 1015e8c:	4630      	mov	r0, r6
 1015e8e:	bd70      	pop	{r4, r5, r6, pc}
 1015e90:	f7fc fb1c 	bl	10124cc <__sinit>
 1015e94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 1015e98:	2b00      	cmp	r3, #0
 1015e9a:	d0cb      	beq.n	1015e34 <_fclose_r+0x14>
 1015e9c:	e7cd      	b.n	1015e3a <_fclose_r+0x1a>
 1015e9e:	6921      	ldr	r1, [r4, #16]
 1015ea0:	4628      	mov	r0, r5
 1015ea2:	f7fc fb8d 	bl	10125c0 <_free_r>
 1015ea6:	e7d9      	b.n	1015e5c <_fclose_r+0x3c>

01015ea8 <fclose>:
 1015ea8:	f249 7398 	movw	r3, #38808	; 0x9798
 1015eac:	f2c0 1305 	movt	r3, #261	; 0x105
 1015eb0:	4601      	mov	r1, r0
 1015eb2:	6818      	ldr	r0, [r3, #0]
 1015eb4:	f7ff bfb4 	b.w	1015e20 <_fclose_r>

01015eb8 <__fputwc>:
 1015eb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 1015ebc:	b082      	sub	sp, #8
 1015ebe:	4680      	mov	r8, r0
 1015ec0:	4689      	mov	r9, r1
 1015ec2:	4614      	mov	r4, r2
 1015ec4:	f7f5 fce2 	bl	100b88c <__locale_mb_cur_max>
 1015ec8:	2801      	cmp	r0, #1
 1015eca:	d103      	bne.n	1015ed4 <__fputwc+0x1c>
 1015ecc:	f109 33ff 	add.w	r3, r9, #4294967295
 1015ed0:	2bfe      	cmp	r3, #254	; 0xfe
 1015ed2:	d938      	bls.n	1015f46 <__fputwc+0x8e>
 1015ed4:	466d      	mov	r5, sp
 1015ed6:	464a      	mov	r2, r9
 1015ed8:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 1015edc:	4640      	mov	r0, r8
 1015ede:	4629      	mov	r1, r5
 1015ee0:	f7fa ffac 	bl	1010e3c <_wcrtomb_r>
 1015ee4:	1c42      	adds	r2, r0, #1
 1015ee6:	4606      	mov	r6, r0
 1015ee8:	d038      	beq.n	1015f5c <__fputwc+0xa4>
 1015eea:	b398      	cbz	r0, 1015f54 <__fputwc+0x9c>
 1015eec:	f89d c000 	ldrb.w	ip, [sp]
 1015ef0:	f1c5 0a01 	rsb	sl, r5, #1
 1015ef4:	e00a      	b.n	1015f0c <__fputwc+0x54>
 1015ef6:	6823      	ldr	r3, [r4, #0]
 1015ef8:	1c5a      	adds	r2, r3, #1
 1015efa:	6022      	str	r2, [r4, #0]
 1015efc:	f883 c000 	strb.w	ip, [r3]
 1015f00:	eb0a 0305 	add.w	r3, sl, r5
 1015f04:	429e      	cmp	r6, r3
 1015f06:	d925      	bls.n	1015f54 <__fputwc+0x9c>
 1015f08:	f815 cf01 	ldrb.w	ip, [r5, #1]!
 1015f0c:	68a3      	ldr	r3, [r4, #8]
 1015f0e:	f103 3eff 	add.w	lr, r3, #4294967295
 1015f12:	f8c4 e008 	str.w	lr, [r4, #8]
 1015f16:	f1be 0f00 	cmp.w	lr, #0
 1015f1a:	daec      	bge.n	1015ef6 <__fputwc+0x3e>
 1015f1c:	69a7      	ldr	r7, [r4, #24]
 1015f1e:	4661      	mov	r1, ip
 1015f20:	4622      	mov	r2, r4
 1015f22:	4640      	mov	r0, r8
 1015f24:	45be      	cmp	lr, r7
 1015f26:	bfb4      	ite	lt
 1015f28:	2300      	movlt	r3, #0
 1015f2a:	2301      	movge	r3, #1
 1015f2c:	f1bc 0f0a 	cmp.w	ip, #10
 1015f30:	bf08      	it	eq
 1015f32:	2300      	moveq	r3, #0
 1015f34:	2b00      	cmp	r3, #0
 1015f36:	d1de      	bne.n	1015ef6 <__fputwc+0x3e>
 1015f38:	f000 f8a2 	bl	1016080 <__swbuf_r>
 1015f3c:	1c43      	adds	r3, r0, #1
 1015f3e:	d1df      	bne.n	1015f00 <__fputwc+0x48>
 1015f40:	b002      	add	sp, #8
 1015f42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 1015f46:	fa5f fc89 	uxtb.w	ip, r9
 1015f4a:	4606      	mov	r6, r0
 1015f4c:	466d      	mov	r5, sp
 1015f4e:	f88d c000 	strb.w	ip, [sp]
 1015f52:	e7cd      	b.n	1015ef0 <__fputwc+0x38>
 1015f54:	4648      	mov	r0, r9
 1015f56:	b002      	add	sp, #8
 1015f58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 1015f5c:	89a3      	ldrh	r3, [r4, #12]
 1015f5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 1015f62:	81a3      	strh	r3, [r4, #12]
 1015f64:	e7ec      	b.n	1015f40 <__fputwc+0x88>
 1015f66:	bf00      	nop

01015f68 <_fputwc_r>:
 1015f68:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 1015f6c:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 1015f70:	d10b      	bne.n	1015f8a <_fputwc_r+0x22>
 1015f72:	b410      	push	{r4}
 1015f74:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 1015f78:	6e54      	ldr	r4, [r2, #100]	; 0x64
 1015f7a:	8193      	strh	r3, [r2, #12]
 1015f7c:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 1015f80:	6654      	str	r4, [r2, #100]	; 0x64
 1015f82:	f85d 4b04 	ldr.w	r4, [sp], #4
 1015f86:	f7ff bf97 	b.w	1015eb8 <__fputwc>
 1015f8a:	f7ff bf95 	b.w	1015eb8 <__fputwc>
 1015f8e:	bf00      	nop

01015f90 <fputwc>:
 1015f90:	f249 7398 	movw	r3, #38808	; 0x9798
 1015f94:	f2c0 1305 	movt	r3, #261	; 0x105
 1015f98:	b570      	push	{r4, r5, r6, lr}
 1015f9a:	4606      	mov	r6, r0
 1015f9c:	681d      	ldr	r5, [r3, #0]
 1015f9e:	460c      	mov	r4, r1
 1015fa0:	b10d      	cbz	r5, 1015fa6 <fputwc+0x16>
 1015fa2:	6bab      	ldr	r3, [r5, #56]	; 0x38
 1015fa4:	b18b      	cbz	r3, 1015fca <fputwc+0x3a>
 1015fa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 1015faa:	049a      	lsls	r2, r3, #18
 1015fac:	d406      	bmi.n	1015fbc <fputwc+0x2c>
 1015fae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 1015fb0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 1015fb4:	81a3      	strh	r3, [r4, #12]
 1015fb6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 1015fba:	6662      	str	r2, [r4, #100]	; 0x64
 1015fbc:	4622      	mov	r2, r4
 1015fbe:	4631      	mov	r1, r6
 1015fc0:	4628      	mov	r0, r5
 1015fc2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 1015fc6:	f7ff bf77 	b.w	1015eb8 <__fputwc>
 1015fca:	4628      	mov	r0, r5
 1015fcc:	f7fc fa7e 	bl	10124cc <__sinit>
 1015fd0:	e7e9      	b.n	1015fa6 <fputwc+0x16>
 1015fd2:	bf00      	nop

01015fd4 <_fstat_r>:
 1015fd4:	b538      	push	{r3, r4, r5, lr}
 1015fd6:	460b      	mov	r3, r1
 1015fd8:	f24a 44d0 	movw	r4, #42192	; 0xa4d0
 1015fdc:	f2c0 1416 	movt	r4, #278	; 0x116
 1015fe0:	4605      	mov	r5, r0
 1015fe2:	4611      	mov	r1, r2
 1015fe4:	4618      	mov	r0, r3
 1015fe6:	2300      	movs	r3, #0
 1015fe8:	6023      	str	r3, [r4, #0]
 1015fea:	f000 e94c 	blx	1016284 <_fstat>
 1015fee:	1c43      	adds	r3, r0, #1
 1015ff0:	d000      	beq.n	1015ff4 <_fstat_r+0x20>
 1015ff2:	bd38      	pop	{r3, r4, r5, pc}
 1015ff4:	6823      	ldr	r3, [r4, #0]
 1015ff6:	2b00      	cmp	r3, #0
 1015ff8:	d0fb      	beq.n	1015ff2 <_fstat_r+0x1e>
 1015ffa:	602b      	str	r3, [r5, #0]
 1015ffc:	bd38      	pop	{r3, r4, r5, pc}
 1015ffe:	bf00      	nop

01016000 <_isatty_r>:
 1016000:	b538      	push	{r3, r4, r5, lr}
 1016002:	f24a 44d0 	movw	r4, #42192	; 0xa4d0
 1016006:	f2c0 1416 	movt	r4, #278	; 0x116
 101600a:	4605      	mov	r5, r0
 101600c:	4608      	mov	r0, r1
 101600e:	2300      	movs	r3, #0
 1016010:	6023      	str	r3, [r4, #0]
 1016012:	f000 e94e 	blx	10162b0 <_isatty>
 1016016:	1c43      	adds	r3, r0, #1
 1016018:	d000      	beq.n	101601c <_isatty_r+0x1c>
 101601a:	bd38      	pop	{r3, r4, r5, pc}
 101601c:	6823      	ldr	r3, [r4, #0]
 101601e:	2b00      	cmp	r3, #0
 1016020:	d0fb      	beq.n	101601a <_isatty_r+0x1a>
 1016022:	602b      	str	r3, [r5, #0]
 1016024:	bd38      	pop	{r3, r4, r5, pc}
 1016026:	bf00      	nop

01016028 <_lseek_r>:
 1016028:	b570      	push	{r4, r5, r6, lr}
 101602a:	460d      	mov	r5, r1
 101602c:	f24a 44d0 	movw	r4, #42192	; 0xa4d0
 1016030:	f2c0 1416 	movt	r4, #278	; 0x116
 1016034:	4611      	mov	r1, r2
 1016036:	4606      	mov	r6, r0
 1016038:	461a      	mov	r2, r3
 101603a:	4628      	mov	r0, r5
 101603c:	2300      	movs	r3, #0
 101603e:	6023      	str	r3, [r4, #0]
 1016040:	f000 e8ac 	blx	101619c <_lseek>
 1016044:	1c43      	adds	r3, r0, #1
 1016046:	d000      	beq.n	101604a <_lseek_r+0x22>
 1016048:	bd70      	pop	{r4, r5, r6, pc}
 101604a:	6823      	ldr	r3, [r4, #0]
 101604c:	2b00      	cmp	r3, #0
 101604e:	d0fb      	beq.n	1016048 <_lseek_r+0x20>
 1016050:	6033      	str	r3, [r6, #0]
 1016052:	bd70      	pop	{r4, r5, r6, pc}

01016054 <_read_r>:
 1016054:	b570      	push	{r4, r5, r6, lr}
 1016056:	460d      	mov	r5, r1
 1016058:	f24a 44d0 	movw	r4, #42192	; 0xa4d0
 101605c:	f2c0 1416 	movt	r4, #278	; 0x116
 1016060:	4611      	mov	r1, r2
 1016062:	4606      	mov	r6, r0
 1016064:	461a      	mov	r2, r3
 1016066:	4628      	mov	r0, r5
 1016068:	2300      	movs	r3, #0
 101606a:	6023      	str	r3, [r4, #0]
 101606c:	f000 e908 	blx	1016280 <_read>
 1016070:	1c43      	adds	r3, r0, #1
 1016072:	d000      	beq.n	1016076 <_read_r+0x22>
 1016074:	bd70      	pop	{r4, r5, r6, pc}
 1016076:	6823      	ldr	r3, [r4, #0]
 1016078:	2b00      	cmp	r3, #0
 101607a:	d0fb      	beq.n	1016074 <_read_r+0x20>
 101607c:	6033      	str	r3, [r6, #0]
 101607e:	bd70      	pop	{r4, r5, r6, pc}

01016080 <__swbuf_r>:
 1016080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 1016082:	460d      	mov	r5, r1
 1016084:	4614      	mov	r4, r2
 1016086:	4606      	mov	r6, r0
 1016088:	b110      	cbz	r0, 1016090 <__swbuf_r+0x10>
 101608a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 101608c:	2b00      	cmp	r3, #0
 101608e:	d03a      	beq.n	1016106 <__swbuf_r+0x86>
 1016090:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 1016094:	69a3      	ldr	r3, [r4, #24]
 1016096:	b291      	uxth	r1, r2
 1016098:	0708      	lsls	r0, r1, #28
 101609a:	60a3      	str	r3, [r4, #8]
 101609c:	d51e      	bpl.n	10160dc <__swbuf_r+0x5c>
 101609e:	6923      	ldr	r3, [r4, #16]
 10160a0:	b1e3      	cbz	r3, 10160dc <__swbuf_r+0x5c>
 10160a2:	b2ed      	uxtb	r5, r5
 10160a4:	0489      	lsls	r1, r1, #18
 10160a6:	462f      	mov	r7, r5
 10160a8:	d525      	bpl.n	10160f6 <__swbuf_r+0x76>
 10160aa:	6822      	ldr	r2, [r4, #0]
 10160ac:	6961      	ldr	r1, [r4, #20]
 10160ae:	1ad3      	subs	r3, r2, r3
 10160b0:	4299      	cmp	r1, r3
 10160b2:	bfc8      	it	gt
 10160b4:	3301      	addgt	r3, #1
 10160b6:	dd32      	ble.n	101611e <__swbuf_r+0x9e>
 10160b8:	68a1      	ldr	r1, [r4, #8]
 10160ba:	1c50      	adds	r0, r2, #1
 10160bc:	6020      	str	r0, [r4, #0]
 10160be:	3901      	subs	r1, #1
 10160c0:	60a1      	str	r1, [r4, #8]
 10160c2:	7015      	strb	r5, [r2, #0]
 10160c4:	6962      	ldr	r2, [r4, #20]
 10160c6:	429a      	cmp	r2, r3
 10160c8:	d020      	beq.n	101610c <__swbuf_r+0x8c>
 10160ca:	7b23      	ldrb	r3, [r4, #12]
 10160cc:	2d0a      	cmp	r5, #10
 10160ce:	bf14      	ite	ne
 10160d0:	2500      	movne	r5, #0
 10160d2:	f003 0501 	andeq.w	r5, r3, #1
 10160d6:	b9cd      	cbnz	r5, 101610c <__swbuf_r+0x8c>
 10160d8:	4638      	mov	r0, r7
 10160da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 10160dc:	4621      	mov	r1, r4
 10160de:	4630      	mov	r0, r6
 10160e0:	f7fb f836 	bl	1011150 <__swsetup_r>
 10160e4:	b9c0      	cbnz	r0, 1016118 <__swbuf_r+0x98>
 10160e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 10160ea:	b2ed      	uxtb	r5, r5
 10160ec:	6923      	ldr	r3, [r4, #16]
 10160ee:	462f      	mov	r7, r5
 10160f0:	b291      	uxth	r1, r2
 10160f2:	0489      	lsls	r1, r1, #18
 10160f4:	d4d9      	bmi.n	10160aa <__swbuf_r+0x2a>
 10160f6:	6e61      	ldr	r1, [r4, #100]	; 0x64
 10160f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 10160fc:	81a2      	strh	r2, [r4, #12]
 10160fe:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 1016102:	6661      	str	r1, [r4, #100]	; 0x64
 1016104:	e7d1      	b.n	10160aa <__swbuf_r+0x2a>
 1016106:	f7fc f9e1 	bl	10124cc <__sinit>
 101610a:	e7c1      	b.n	1016090 <__swbuf_r+0x10>
 101610c:	4621      	mov	r1, r4
 101610e:	4630      	mov	r0, r6
 1016110:	f7fc f8ca 	bl	10122a8 <_fflush_r>
 1016114:	2800      	cmp	r0, #0
 1016116:	d0df      	beq.n	10160d8 <__swbuf_r+0x58>
 1016118:	f04f 37ff 	mov.w	r7, #4294967295
 101611c:	e7dc      	b.n	10160d8 <__swbuf_r+0x58>
 101611e:	4621      	mov	r1, r4
 1016120:	4630      	mov	r0, r6
 1016122:	f7fc f8c1 	bl	10122a8 <_fflush_r>
 1016126:	2800      	cmp	r0, #0
 1016128:	d1f6      	bne.n	1016118 <__swbuf_r+0x98>
 101612a:	6822      	ldr	r2, [r4, #0]
 101612c:	2301      	movs	r3, #1
 101612e:	e7c3      	b.n	10160b8 <__swbuf_r+0x38>

01016130 <__swbuf>:
 1016130:	f249 7398 	movw	r3, #38808	; 0x9798
 1016134:	f2c0 1305 	movt	r3, #261	; 0x105
 1016138:	460a      	mov	r2, r1
 101613a:	4601      	mov	r1, r0
 101613c:	6818      	ldr	r0, [r3, #0]
 101613e:	f7ff bf9f 	b.w	1016080 <__swbuf_r>
 1016142:	bf00      	nop

01016144 <_sbrk>:
  static u8 *heap = NULL;
  u8 *prev_heap;
  static u8 *HeapEndPtr = (u8 *)&_heap_end;
  caddr_t Status;

  if (heap == NULL) {
 1016144:	e300232c 	movw	r2, #812	; 0x32c
 1016148:	e3402106 	movt	r2, #262	; 0x106
 101614c:	e5923000 	ldr	r3, [r2]
 1016150:	e3530000 	cmp	r3, #0
    heap = (u8 *)&_heap_start;
 1016154:	030a14e0 	movweq	r1, #42208	; 0xa4e0
 1016158:	03401116 	movteq	r1, #278	; 0x116
 101615c:	01a03001 	moveq	r3, r1
 1016160:	05821000 	streq	r1, [r2]
  }
  prev_heap = heap;

	if (((heap + incr) <= HeapEndPtr) && (prev_heap != NULL)) {
 1016164:	e30a14e0 	movw	r1, #42208	; 0xa4e0
 1016168:	e0830000 	add	r0, r3, r0
 101616c:	e3401d16 	movt	r1, #3350	; 0xd16
 1016170:	e1500001 	cmp	r0, r1
  heap += incr;
	  Status = (caddr_t) ((void *)prev_heap);
	} else {
	  Status = (caddr_t) -1;
 1016174:	83e03000 	mvnhi	r3, #0
  heap += incr;
 1016178:	95820000 	strls	r0, [r2]
  }

  return Status;
}
 101617c:	e1a00003 	mov	r0, r3
 1016180:	e12fff1e 	bx	lr

01016184 <lseek>:
#endif
/*
 * lseek --  Since a serial port is non-seekable, we return an error.
 */
__attribute__((weak)) off_t lseek(s32 fd, off_t offset, s32 whence)
{
 1016184:	e92d4010 	push	{r4, lr}
  (void)fd;
  (void)offset;
  (void)whence;
  errno = ESPIPE;
 1016188:	eb000041 	bl	1016294 <__errno>
 101618c:	e3a0301d 	mov	r3, #29
 1016190:	e5803000 	str	r3, [r0]
  return ((off_t)-1);
}
 1016194:	e3e00000 	mvn	r0, #0
 1016198:	e8bd8010 	pop	{r4, pc}

0101619c <_lseek>:
 101619c:	e92d4010 	push	{r4, lr}
 10161a0:	eb00003b 	bl	1016294 <__errno>
 10161a4:	e3a0301d 	mov	r3, #29
 10161a8:	e5803000 	str	r3, [r0]
 10161ac:	e3e00000 	mvn	r0, #0
 10161b0:	e8bd8010 	pop	{r4, pc}

010161b4 <write>:
 *          open will only return an error.
 */
__attribute__((weak)) sint32
write (sint32 fd, char8* buf, sint32 nbytes)

{
 10161b4:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
#ifdef STDOUT_BASEADDRESS
  s32 i;
  char8* LocalBuf = buf;

  (void)fd;
  for (i = 0; i < nbytes; i++) {
 10161b8:	e2526000 	subs	r6, r2, #0
 10161bc:	da000015 	ble	1016218 <write+0x64>
 10161c0:	e1a04001 	mov	r4, r1
 10161c4:	e3a03000 	mov	r3, #0
 10161c8:	ea000003 	b	10161dc <write+0x28>
	}
	if(LocalBuf != NULL) {
	    if (*LocalBuf == '\n') {
	      outbyte ('\r');
	    }
	    outbyte (*LocalBuf);
 10161cc:	ebffcd6b 	bl	1009780 <outbyte>
  for (i = 0; i < nbytes; i++) {
 10161d0:	e1560005 	cmp	r6, r5
 10161d4:	e1a03005 	mov	r3, r5
 10161d8:	da00000e 	ble	1016218 <write+0x64>
	if(LocalBuf != NULL) {
 10161dc:	e3540000 	cmp	r4, #0
 10161e0:	e2835001 	add	r5, r3, #1
 10161e4:	0a00000b 	beq	1016218 <write+0x64>
	if(LocalBuf != NULL) {
 10161e8:	e0947003 	adds	r7, r4, r3
 10161ec:	0a000009 	beq	1016218 <write+0x64>
	    if (*LocalBuf == '\n') {
 10161f0:	e7d40003 	ldrb	r0, [r4, r3]
 10161f4:	e350000a 	cmp	r0, #10
 10161f8:	1afffff3 	bne	10161cc <write+0x18>
	      outbyte ('\r');
 10161fc:	e3a0000d 	mov	r0, #13
 1016200:	ebffcd5e 	bl	1009780 <outbyte>
 1016204:	e5d70000 	ldrb	r0, [r7]
	    outbyte (*LocalBuf);
 1016208:	ebffcd5c 	bl	1009780 <outbyte>
  for (i = 0; i < nbytes; i++) {
 101620c:	e1560005 	cmp	r6, r5
 1016210:	e1a03005 	mov	r3, r5
 1016214:	cafffff0 	bgt	10161dc <write+0x28>
  (void)fd;
  (void)buf;
  (void)nbytes;
  return 0;
#endif
}
 1016218:	e1a00006 	mov	r0, r6
 101621c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01016220 <_write>:
 1016220:	eaffffe3 	b	10161b4 <write>

01016224 <read>:
  s32 i;
  s32 numbytes = 0;
  char8* LocalBuf = buf;

  (void)fd;
  if(LocalBuf != NULL) {
 1016224:	e3510000 	cmp	r1, #0
 1016228:	0a000012 	beq	1016278 <read+0x54>
	for (i = 0; i < nbytes; i++) {
 101622c:	e3520000 	cmp	r2, #0
 1016230:	da00000f 	ble	1016274 <read+0x50>
 1016234:	e2422001 	sub	r2, r2, #1
{
 1016238:	e92d4070 	push	{r4, r5, r6, lr}
 101623c:	e2414001 	sub	r4, r1, #1
 1016240:	e0815002 	add	r5, r1, r2
 1016244:	e2616002 	rsb	r6, r1, #2
 1016248:	ea000001 	b	1016254 <read+0x30>
	for (i = 0; i < nbytes; i++) {
 101624c:	e1540005 	cmp	r4, r5
 1016250:	0a000005 	beq	101626c <read+0x48>
		numbytes++;
		*(LocalBuf + i) = inbyte();
 1016254:	eb000017 	bl	10162b8 <inbyte>
		if ((*(LocalBuf + i) == '\n' )|| (*(LocalBuf + i) == '\r')) {
 1016258:	e350000d 	cmp	r0, #13
 101625c:	1350000a 	cmpne	r0, #10
 1016260:	e0861004 	add	r1, r6, r4
		*(LocalBuf + i) = inbyte();
 1016264:	e5e40001 	strb	r0, [r4, #1]!
		if ((*(LocalBuf + i) == '\n' )|| (*(LocalBuf + i) == '\r')) {
 1016268:	1afffff7 	bne	101624c <read+0x28>
  (void)fd;
  (void)buf;
  (void)nbytes;
  return 0;
#endif
}
 101626c:	e1a00001 	mov	r0, r1
 1016270:	e8bd8070 	pop	{r4, r5, r6, pc}
  s32 numbytes = 0;
 1016274:	e3a01000 	mov	r1, #0
}
 1016278:	e1a00001 	mov	r0, r1
 101627c:	e12fff1e 	bx	lr

01016280 <_read>:
 1016280:	eaffffe7 	b	1016224 <read>

01016284 <_fstat>:
 * fstat -- Since we have no file system, we just return an error.
 */
__attribute__((weak)) s32 _fstat(s32 fd, struct stat *buf)
{
  (void)fd;
  buf->st_mode = S_IFCHR; /* Always pretend to be a tty */
 1016284:	e3a03a02 	mov	r3, #8192	; 0x2000

  return (0);
}
 1016288:	e3a00000 	mov	r0, #0
  buf->st_mode = S_IFCHR; /* Always pretend to be a tty */
 101628c:	e5813004 	str	r3, [r1, #4]
}
 1016290:	e12fff1e 	bx	lr

01016294 <__errno>:
#endif

__attribute__((weak)) sint32 *
__errno (void)
{
  return &_REENT->_errno;
 1016294:	e3093798 	movw	r3, #38808	; 0x9798
 1016298:	e3403105 	movt	r3, #261	; 0x105
}
 101629c:	e5930000 	ldr	r0, [r3]
 10162a0:	e12fff1e 	bx	lr

010162a4 <_exit>:
*/
__attribute__((weak)) void _exit (sint32 status)
{
  (void)status;
  while (1) {
	;
 10162a4:	eafffffe 	b	10162a4 <_exit>

010162a8 <isatty>:
 */
__attribute__((weak)) sint32 isatty(sint32 fd)
{
  (void)fd;
  return (1);
}
 10162a8:	e3a00001 	mov	r0, #1
 10162ac:	e12fff1e 	bx	lr

010162b0 <_isatty>:
 10162b0:	e3a00001 	mov	r0, #1
 10162b4:	e12fff1e 	bx	lr

010162b8 <inbyte>:
#ifdef __cplusplus
}
#endif 

char inbyte(void) {
	 return XUartPs_RecvByte(STDIN_BASEADDRESS);
 10162b8:	e3a00a01 	mov	r0, #4096	; 0x1000
 10162bc:	e34e0000 	movt	r0, #57344	; 0xe000
 10162c0:	eaffcf23 	b	1009f54 <XUartPs_RecvByte>

010162c4 <_close>:

__attribute__((weak)) s32 _close(s32 fd)
{
  (void)fd;
  return (0);
}
 10162c4:	e3a00000 	mov	r0, #0
 10162c8:	e12fff1e 	bx	lr

010162cc <main>:

//uint8_t src_buffer[16384] __attribute__((aligned(32)));
//uint8_t dest_buffer[16384] __attribute__((aligned(32)));

int main()
{
 10162cc:	e92d4010 	push	{r4, lr}
	int res, i = 0;

	Xil_DCacheDisable();
 10162d0:	ebffcc65 	bl	100946c <Xil_DCacheDisable>

	hal_init();
 10162d4:	ebffb55f 	bl	1003858 <hal_init>
	acq_init();
 10162d8:	ebffaa8f 	bl	1000d1c <acq_init>

	d_printf(D_INFO, "Press key to start...");
 10162dc:	e3081548 	movw	r1, #34120	; 0x8548
 10162e0:	e3a00002 	mov	r0, #2
 10162e4:	e3401105 	movt	r1, #261	; 0x105
 10162e8:	ebffb4e4 	bl	1003680 <d_printf>
	d_waitkey();
 10162ec:	ebffb699 	bl	1003d58 <d_waitkey>

	acq_hacks_init();
 10162f0:	ebffa8a4 	bl	1000588 <acq_hacks_init>
	acq_hacks_run();
 10162f4:	ebffa8a4 	bl	100058c <acq_hacks_run>

    cleanup_platform();
 10162f8:	ebffb7ee 	bl	10042b8 <cleanup_platform>
}
 10162fc:	e3a00000 	mov	r0, #0
 1016300:	e8bd8010 	pop	{r4, pc}

Disassembly of section .init:

01016304 <_init>:
 1016304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 1016306:	bf00      	nop
 1016308:	bcf8      	pop	{r3, r4, r5, r6, r7}
 101630a:	bc08      	pop	{r3}
 101630c:	469e      	mov	lr, r3
 101630e:	4770      	bx	lr

Disassembly of section .fini:

01016310 <_fini>:
 1016310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 1016312:	bf00      	nop
 1016314:	bcf8      	pop	{r3, r4, r5, r6, r7}
 1016316:	bc08      	pop	{r3}
 1016318:	469e      	mov	lr, r3
 101631a:	4770      	bx	lr
