Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/sram_25mhz_255_byte/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <TEST_SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_sram_25mhz_255_byte> (Architecture <Behavioral>).
Entity <test_sram_25mhz_255_byte> analyzed. Unit <test_sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test_sram_25mhz_255_byte>.
    Related source file is c:/study/uebung/studium/profibus/sram_25mhz_255_byte/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit adder for signal <$n0020> created at line 164.
    Found 19-bit subtractor for signal <$n0021> created at line 165.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 19-bit register for signal <COUNT_DAT>.
    Found 19-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <test_sram_25mhz_255_byte> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 19-bit subtractor                 : 1
 19-bit adder                      : 1
# Registers                        : 7
 19-bit register                   : 4
 3-bit register                    : 2
 1-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_sram_25mhz_255_byte, actual ratio is 4.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      73  out of   1920     3%  
 Number of Slice Flip Flops:            85  out of   3840     2%  
 Number of 4 input LUTs:               119  out of   3840     3%  
 Number of bonded IOBs:                 61  out of    173    35%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 84    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.152ns (Maximum Frequency: 89.670MHz)
   Minimum input arrival time before clock: 4.815ns
   Maximum output required time after clock: 9.880ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting test_sram_25mhz_255_byte.lso
deleting test_sram_25mhz_255_byte.syr
deleting test_sram_25mhz_255_byte.prj
deleting test_sram_25mhz_255_byte.sprj
deleting test_sram_25mhz_255_byte.ana
deleting test_sram_25mhz_255_byte.stx
deleting test_sram_25mhz_255_byte.cmd_log
deleting test_sram_25mhz_255_byte.ngc
deleting test_sram_25mhz_255_byte.ngr
deleting test_sram_25mhz_255_byte.prj
deleting test_sram_25mhz_255_byte.prj
deleting __projnav/test_sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:3010 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 33. Entity TEST_SRAM_25MHZ_255_BYTE does not exist.
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 48. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 48. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 54. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 54. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 67. Undefined symbol 'CLK'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 67. CLK: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 69. Undefined symbol 'not_CLK'.
WARNING:HDLParsers:1406 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 67. No sensitivity list and no wait in the process
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 72. Undefined symbol 'CLK_IO'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 72. CLK_IO: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 74. Undefined symbol 'not_CLK_IO'.
WARNING:HDLParsers:1406 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 72. No sensitivity list and no wait in the process
ERROR:HDLParsers:3313 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 77. Undefined symbol 'GO'.  Should it be: tO or sO?
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 77. GO: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 77. Undefined symbol 'GO_S'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 77. GO_S: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 77. Undefined symbol 'not_CLK_IO'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 77. not_CLK_IO: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 79. = can not have such operands in this context.
WARNING:HDLParsers:1406 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 77. No sensitivity list and no wait in the process
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 84. Undefined symbol 'RESET'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 84. RESET: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 84. Undefined symbol 'CLK'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 84. CLK: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 86. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 89. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 91. = can not have such operands in this context.
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 93. Undefined symbol 'COUNT_ADR_M'.
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 93. Undefined symbol 'n_COUNT_ADR'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 93. n_COUNT_ADR: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 94. Undefined symbol 'COUNT_DAT_M'.
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 94. Undefined symbol 'n_COUNT_DAT'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 94. n_COUNT_DAT: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 96. COUNT_ADR_M: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 97. COUNT_DAT_M: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 103. Undefined symbol 'RESET'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 103. RESET: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 103. Undefined symbol 'not_CLK'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 103. not_CLK: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 105. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 108. = can not have such operands in this context.
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 110. Undefined symbol 'COUNT_ADR'.
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 110. Undefined symbol 'COUNT_ADR_M'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 110. COUNT_ADR_M: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 111. Undefined symbol 'COUNT_DAT'.
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 111. Undefined symbol 'COUNT_DAT_M'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 111. COUNT_DAT_M: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 116. Undefined symbol 'GO_S'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 116. GO_S: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 116. Undefined symbol 'COUNT_ADR'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 116. COUNT_ADR: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 116. Undefined symbol 'COUNT_DAT'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 116. COUNT_DAT: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 120. = can not have such operands in this context.
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 123. Undefined symbol 'n_COUNT_ADR'.
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 124. Undefined symbol 'n_COUNT_DAT'.
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 125. Undefined symbol 'WE'.
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 126. Undefined symbol 'OE'.
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 127. Undefined symbol 'CE1'.
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 128. Undefined symbol 'STOP'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 132. n_COUNT_ADR: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 133. n_COUNT_DAT: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 134. WE: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 135. OE: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 136. CE1: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 137. STOP: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 152. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 174. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 206. = can not have such operands in this context.
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 239. Undefined symbol 'n_COUNT_ADR'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 239. n_COUNT_ADR: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 239. Undefined symbol 'n_COUNT_DAT'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 239. n_COUNT_DAT: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 242. Undefined symbol 'COUNT_ADR_OUT'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 242. COUNT_ADR_OUT: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 262. Undefined symbol 'COUNT_DAT_OUT'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 262. COUNT_DAT_OUT: Undefined symbol (last report in this block)
WARNING:HDLParsers:1406 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 239. No sensitivity list and no wait in the process
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 283. Undefined symbol 'DISPL_STATE_SV'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 283. DISPL_STATE_SV: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 283. Undefined symbol 'DISPL_STATE_n_SV'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 283. DISPL_STATE_n_SV: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 285. Undefined symbol 'conv_std_logic_vector'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 285. conv_std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 288. Undefined symbol 'DISPL1_SV'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 288. DISPL1_SV: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 293. Undefined symbol 'DISPL2_SV'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 293. DISPL2_SV: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 299. Undefined symbol 'DISPL1_n_SV'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 299. DISPL1_n_SV: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 304. Undefined symbol 'DISPL2_n_SV'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 304. DISPL2_n_SV: Undefined symbol (last report in this block)
--> 

Total memory usage is 48104 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <Behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit adder for signal <$n0020> created at line 164.
    Found 19-bit subtractor for signal <$n0021> created at line 165.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 19-bit register for signal <COUNT_DAT>.
    Found 19-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <sram_25mhz_255_byte> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 19-bit subtractor                 : 1
 19-bit adder                      : 1
# Registers                        : 7
 19-bit register                   : 4
 3-bit register                    : 2
 1-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 4.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      73  out of   1920     3%  
 Number of Slice Flip Flops:            85  out of   3840     2%  
 Number of 4 input LUTs:               119  out of   3840     3%  
 Number of bonded IOBs:                 61  out of    173    35%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 84    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.152ns (Maximum Frequency: 89.670MHz)
   Minimum input arrival time before clock: 4.815ns
   Maximum output required time after clock: 9.880ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <Behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit adder for signal <$n0020> created at line 164.
    Found 16-bit subtractor for signal <$n0021> created at line 165.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <sram_25mhz_255_byte> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 19-bit register                   : 2
 3-bit register                    : 2
 1-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 3.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      67  out of   1920     3%  
 Number of Slice Flip Flops:            77  out of   3840     2%  
 Number of 4 input LUTs:               109  out of   3840     2%  
 Number of bonded IOBs:                 58  out of    173    33%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 76    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.362ns (Maximum Frequency: 88.013MHz)
   Minimum input arrival time before clock: 4.753ns
   Maximum output required time after clock: 9.985ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit adder for signal <$n0020> created at line 168.
    Found 16-bit subtractor for signal <$n0021> created at line 169.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <sram_25mhz_255_byte> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 19-bit register                   : 2
 3-bit register                    : 2
 1-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 3.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      67  out of   1920     3%  
 Number of Slice Flip Flops:            77  out of   3840     2%  
 Number of 4 input LUTs:               109  out of   3840     2%  
 Number of bonded IOBs:                 60  out of    173    34%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 76    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.362ns (Maximum Frequency: 88.013MHz)
   Minimum input arrival time before clock: 4.753ns
   Maximum output required time after clock: 9.985ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Architecture behavioral of Entity sram_25mhz_255_byte is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit adder for signal <$n0020> created at line 167.
    Found 16-bit subtractor for signal <$n0021> created at line 168.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <sram_25mhz_255_byte> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 19-bit register                   : 2
 3-bit register                    : 2
 1-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 3.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      69  out of   1920     3%  
 Number of Slice Flip Flops:            77  out of   3840     2%  
 Number of 4 input LUTs:               111  out of   3840     2%  
 Number of bonded IOBs:                 60  out of    173    34%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 76    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.868ns (Maximum Frequency: 92.013MHz)
   Minimum input arrival time before clock: 4.753ns
   Maximum output required time after clock: 9.738ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/sram_25mhz_255_byte.xst
deleting xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <Behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit addsub for signal <$n0020> created at line 132.
    Found 16-bit subtractor for signal <$n0035> created at line 179.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      95  out of   1920     4%  
 Number of Slice Flip Flops:            87  out of   3840     2%  
 Number of 4 input LUTs:               150  out of   3840     3%  
 Number of bonded IOBs:                 62  out of    173    35%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 84    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.894ns (Maximum Frequency: 84.076MHz)
   Minimum input arrival time before clock: 5.001ns
   Maximum output required time after clock: 10.251ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit addsub for signal <$n0020> created at line 132.
    Found 16-bit subtractor for signal <$n0035> created at line 179.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      95  out of   1920     4%  
 Number of Slice Flip Flops:            87  out of   3840     2%  
 Number of 4 input LUTs:               150  out of   3840     3%  
 Number of bonded IOBs:                 62  out of    173    35%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 84    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.894ns (Maximum Frequency: 84.076MHz)
   Minimum input arrival time before clock: 5.001ns
   Maximum output required time after clock: 10.251ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 384. Object DISPL_ADR of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 384. Object DISPL_DAT of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 388. Object DISPL_ADR of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 411. Object DISPL_DAT of mode OUT can not be read.
--> 

Total memory usage is 48104 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <Behavioral>).
WARNING:Xst:819 - C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd line 384: The following signals are missing in the process sensitivity list:
   COUNT_ADR, COUNT_DAT.
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit addsub for signal <$n0020> created at line 134.
    Found 16-bit subtractor for signal <$n0037> created at line 181.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 2 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      95  out of   1920     4%  
 Number of Slice Flip Flops:            88  out of   3840     2%  
 Number of 4 input LUTs:               174  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 85    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.766ns (Maximum Frequency: 78.333MHz)
   Minimum input arrival time before clock: 5.037ns
   Maximum output required time after clock: 10.687ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit addsub for signal <$n0020> created at line 134.
    Found 16-bit subtractor for signal <$n0037> created at line 181.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 2 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      95  out of   1920     4%  
 Number of Slice Flip Flops:            88  out of   3840     2%  
 Number of 4 input LUTs:               174  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 85    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.766ns (Maximum Frequency: 78.333MHz)
   Minimum input arrival time before clock: 5.037ns
   Maximum output required time after clock: 10.687ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <Behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit addsub for signal <$n0020> created at line 134.
    Found 16-bit subtractor for signal <$n0037> created at line 181.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      96  out of   1920     5%  
 Number of Slice Flip Flops:            86  out of   3840     2%  
 Number of 4 input LUTs:               168  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 83    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.760ns (Maximum Frequency: 85.034MHz)
   Minimum input arrival time before clock: 4.966ns
   Maximum output required time after clock: 10.324ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <Behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit addsub for signal <$n0021> created at line 134.
    Found 16-bit subtractor for signal <$n0043> created at line 181.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_0 has been replicated 2 time(s)
FlipFlop SV_1 has been replicated 2 time(s)
FlipFlop SV_2 has been replicated 2 time(s)
FlipFlop SV_3 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      96  out of   1920     5%  
 Number of Slice Flip Flops:            89  out of   3840     2%  
 Number of 4 input LUTs:               170  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 86    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.774ns (Maximum Frequency: 84.933MHz)
   Minimum input arrival time before clock: 5.072ns
   Maximum output required time after clock: 10.484ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <Behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit addsub for signal <$n0020> created at line 134.
    Found 16-bit adder for signal <$n0037> created at line 181.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 2 time(s)
FlipFlop SV_0 has been replicated 2 time(s)
FlipFlop SV_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      96  out of   1920     5%  
 Number of Slice Flip Flops:            88  out of   3840     2%  
 Number of 4 input LUTs:               176  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 85    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.482ns (Maximum Frequency: 80.115MHz)
   Minimum input arrival time before clock: 5.037ns
   Maximum output required time after clock: 10.545ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <Behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit addsub for signal <$n0020> created at line 134.
    Found 16-bit subtractor for signal <$n0037> created at line 181.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      96  out of   1920     5%  
 Number of Slice Flip Flops:            86  out of   3840     2%  
 Number of 4 input LUTs:               168  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 83    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.760ns (Maximum Frequency: 85.034MHz)
   Minimum input arrival time before clock: 4.966ns
   Maximum output required time after clock: 10.324ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <Behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit addsub for signal <$n0020> created at line 134.
    Found 16-bit subtractor for signal <$n0037> created at line 181.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 2 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      97  out of   1920     5%  
 Number of Slice Flip Flops:            88  out of   3840     2%  
 Number of 4 input LUTs:               174  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 85    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.766ns (Maximum Frequency: 78.333MHz)
   Minimum input arrival time before clock: 5.037ns
   Maximum output required time after clock: 10.687ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <Behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 19-bit addsub for signal <$n0020> created at line 134.
    Found 16-bit subtractor for signal <$n0037> created at line 181.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      95  out of   1920     4%  
 Number of Slice Flip Flops:            85  out of   3840     2%  
 Number of 4 input LUTs:               168  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 82    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.656ns (Maximum Frequency: 85.793MHz)
   Minimum input arrival time before clock: 4.931ns
   Maximum output required time after clock: 11.076ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <Behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:646 - Signal <WRITE_REG> is assigned but never used.
    Found 19-bit addsub for signal <$n0020> created at line 141.
    Found 16-bit subtractor for signal <$n0037> created at line 189.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      95  out of   1920     4%  
 Number of Slice Flip Flops:            85  out of   3840     2%  
 Number of 4 input LUTs:               168  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 82    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.656ns (Maximum Frequency: 85.793MHz)
   Minimum input arrival time before clock: 4.931ns
   Maximum output required time after clock: 11.076ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:646 - Signal <WRITE_REG> is assigned but never used.
    Found 19-bit addsub for signal <$n0020> created at line 141.
    Found 16-bit subtractor for signal <$n0037> created at line 189.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      95  out of   1920     4%  
 Number of Slice Flip Flops:            85  out of   3840     2%  
 Number of 4 input LUTs:               168  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 82    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.656ns (Maximum Frequency: 85.793MHz)
   Minimum input arrival time before clock: 4.931ns
   Maximum output required time after clock: 11.076ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:646 - Signal <WRITE_REG> is assigned but never used.
    Found 19-bit addsub for signal <$n0020> created at line 141.
    Found 16-bit subtractor for signal <$n0037> created at line 189.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      95  out of   1920     4%  
 Number of Slice Flip Flops:            85  out of   3840     2%  
 Number of 4 input LUTs:               168  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 82    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.656ns (Maximum Frequency: 85.793MHz)
   Minimum input arrival time before clock: 4.931ns
   Maximum output required time after clock: 11.076ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:164 - F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 358. parse error, unexpected IDENTIFIER, expecting SEMICOLON
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:1401 - F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 357. Object COUNT_DAT_OUT of mode OUT can not be read.
ERROR:HDLParsers:164 - F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 358. parse error, unexpected WHEN, expecting SEMICOLON
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:164 - F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 358. parse error, unexpected WHEN, expecting SEMICOLON
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3458 - Because of erroneous VHDL in VHDL file F:\Profibus\SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd, automatic determination of correct order of compilation of files in project file sram_25mhz_255_byte_vhdl.prj is not possible. Please compile your vhdl file(s) individually to find and fix the error(s) in your vhdl file(s). Defaulting to compilation in the order vhdl file names appear in the project file.
Compiling vhdl file F:\Profibus\SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:164 - F:\Profibus\SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 361. parse error, unexpected END, expecting AFFECT or EQ or LE
ERROR:HDLParsers:164 - F:\Profibus\SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 364. parse error, unexpected PROCESS
WARNING:HDLParsers:901 - F:\Profibus\SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 364. Label STATE_DISPL_PROC is ignored.
ERROR:HDLParsers:164 - F:\Profibus\SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 413. parse error, unexpected PROCESS, expecting IF
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:164 - F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 362. parse error, unexpected SEMICOLON, expecting AFFECT or EQ or LE
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
WARNING:Xst:819 - F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd line 352: The following signals are missing in the process sensitivity list:
   COUNT_DAT_OUT.
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:646 - Signal <COUNT_DAT_INPUT> is assigned but never used.
WARNING:Xst:646 - Signal <WRITE_REG> is assigned but never used.
    Found 19-bit addsub for signal <$n0020> created at line 142.
    Found 16-bit subtractor for signal <$n0037> created at line 190.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 9
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 3
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      95  out of   1920     4%  
 Number of Slice Flip Flops:            85  out of   3840     2%  
 Number of 4 input LUTs:               168  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 82    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.656ns (Maximum Frequency: 85.793MHz)
   Minimum input arrival time before clock: 4.931ns
   Maximum output required time after clock: 11.076ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:164 - F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 358. parse error, unexpected WHEN, expecting SEMICOLON
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:164 - F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 358. parse error, unexpected WHEN, expecting END
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:164 - F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 358. parse error, unexpected WHEN, expecting END
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
ERROR:HDLParsers:164 - F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd Line 358. parse error, unexpected WHEN, expecting SEMICOLON
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
WARNING:Xst:646 - Signal <COUNT_DAT_INPUT> is assigned but never used.
    Found 16-bit tristate buffer for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0020> created at line 142.
    Found 16-bit subtractor for signal <$n0037> created at line 190.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 1-bit register for signal <WRITE_REG>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 10
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 4
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16
# Tristates                        : 1
 16-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      96  out of   1920     5%  
 Number of Slice Flip Flops:            86  out of   3840     2%  
 Number of 4 input LUTs:               171  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 83    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.656ns (Maximum Frequency: 85.793MHz)
   Minimum input arrival time before clock: 4.966ns
   Maximum output required time after clock: 11.076ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
WARNING:Xst:819 - F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd line 137: The following signals are missing in the process sensitivity list:
   COUNT_DAT_INPUT.
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 16-bit tristate buffer for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0021> created at line 142.
    Found 16-bit subtractor for signal <$n0038> created at line 190.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 1-bit register for signal <WRITE_REG>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 10
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 4
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16
# Tristates                        : 1
 16-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      93  out of   1920     4%  
 Number of Slice Flip Flops:            86  out of   3840     2%  
 Number of 4 input LUTs:               170  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 83    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.756ns (Maximum Frequency: 78.394MHz)
   Minimum input arrival time before clock: 4.966ns
   Maximum output required time after clock: 11.459ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 16-bit tristate buffer for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0022> created at line 142.
    Found 16-bit subtractor for signal <$n0039> created at line 190.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 1-bit register for signal <WRITE_REG>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 10
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 4
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16
# Tristates                        : 1
 16-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      92  out of   1920     4%  
 Number of Slice Flip Flops:            89  out of   3840     2%  
 Number of 4 input LUTs:               170  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 86    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.172ns (Maximum Frequency: 82.156MHz)
   Minimum input arrival time before clock: 5.072ns
   Maximum output required time after clock: 11.301ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 16-bit tristate buffer for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0024> created at line 142.
    Found 16-bit subtractor for signal <$n0041> created at line 190.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 1-bit register for signal <WRITE_REG>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 10
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 4
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16
# Tristates                        : 1
 16-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)
FlipFlop SV_3 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      93  out of   1920     4%  
 Number of Slice Flip Flops:            88  out of   3840     2%  
 Number of 4 input LUTs:               172  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 85    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.752ns (Maximum Frequency: 78.419MHz)
   Minimum input arrival time before clock: 5.037ns
   Maximum output required time after clock: 11.624ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
WARNING:Xst:819 - F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd line 361: The following signals are missing in the process sensitivity list:
   COUNT_ADR.
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 16-bit tristate buffer for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0024> created at line 142.
    Found 16-bit subtractor for signal <$n0041> created at line 190.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 1-bit register for signal <WRITE_REG>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 10
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 4
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16
# Tristates                        : 1
 16-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)
FlipFlop SV_3 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      93  out of   1920     4%  
 Number of Slice Flip Flops:            88  out of   3840     2%  
 Number of 4 input LUTs:               172  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 85    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.752ns (Maximum Frequency: 78.419MHz)
   Minimum input arrival time before clock: 5.037ns
   Maximum output required time after clock: 11.624ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 16-bit tristate buffer for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0024> created at line 142.
    Found 16-bit subtractor for signal <$n0041> created at line 190.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 1-bit register for signal <WRITE_REG>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 10
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 4
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16
# Tristates                        : 1
 16-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)
FlipFlop SV_3 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      93  out of   1920     4%  
 Number of Slice Flip Flops:            88  out of   3840     2%  
 Number of 4 input LUTs:               172  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 85    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.752ns (Maximum Frequency: 78.419MHz)
   Minimum input arrival time before clock: 5.037ns
   Maximum output required time after clock: 10.820ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <Behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 16-bit tristate buffer for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0024> created at line 143.
    Found 16-bit subtractor for signal <$n0041> created at line 191.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 1-bit register for signal <WRITE_REG>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 10
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 4
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16
# Tristates                        : 1
 16-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 2 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      96  out of   1920     5%  
 Number of Slice Flip Flops:            88  out of   3840     2%  
 Number of 4 input LUTs:               175  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 85    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.810ns (Maximum Frequency: 78.064MHz)
   Minimum input arrival time before clock: 5.037ns
   Maximum output required time after clock: 10.709ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 16-bit tristate buffer for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0024> created at line 143.
    Found 16-bit subtractor for signal <$n0041> created at line 191.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 1-bit register for signal <WRITE_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 10
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 4
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16
# Tristates                        : 1
 16-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 2 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      96  out of   1920     5%  
 Number of Slice Flip Flops:            88  out of   3840     2%  
 Number of 4 input LUTs:               175  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 85    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.810ns (Maximum Frequency: 78.064MHz)
   Minimum input arrival time before clock: 5.037ns
   Maximum output required time after clock: 10.709ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 16-bit tristate buffer for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0024> created at line 143.
    Found 16-bit subtractor for signal <$n0041> created at line 191.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 1-bit register for signal <WRITE_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 10
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 4
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16
# Tristates                        : 1
 16-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 2 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      96  out of   1920     5%  
 Number of Slice Flip Flops:            88  out of   3840     2%  
 Number of 4 input LUTs:               175  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 85    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.810ns (Maximum Frequency: 78.064MHz)
   Minimum input arrival time before clock: 5.037ns
   Maximum output required time after clock: 10.709ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <sram_25mhz_255_byte> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 16-bit tristate buffer for signal <COUNT_DAT_OUT>.
    Found 19-bit addsub for signal <$n0024> created at line 143.
    Found 16-bit subtractor for signal <$n0041> created at line 191.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 1-bit register for signal <WRITE_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 10
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 4
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16
# Tristates                        : 1
 16-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 2 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      96  out of   1920     5%  
 Number of Slice Flip Flops:            88  out of   3840     2%  
 Number of 4 input LUTs:               175  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 85    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.810ns (Maximum Frequency: 78.064MHz)
   Minimum input arrival time before clock: 5.037ns
   Maximum output required time after clock: 10.709ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd in Library work.
Entity <SRAM_25MHZ_255_BYTE> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sram_25mhz_255_byte> (Architecture <Behavioral>).
Entity <sram_25mhz_255_byte> analyzed. Unit <sram_25mhz_255_byte> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram_25mhz_255_byte>.
    Related source file is F:/Profibus/SRAM_25MHZ_255_BYTE/SRAM_25MHZ_255_BYTE.vhd.
    Found 16-bit tristate buffer for signal <COUNT_DAT_INOUT>.
    Found 19-bit addsub for signal <$n0024> created at line 143.
    Found 16-bit subtractor for signal <$n0041> created at line 191.
    Found 19-bit register for signal <COUNT_ADR>.
    Found 19-bit register for signal <COUNT_ADR_M>.
    Found 16-bit register for signal <COUNT_DAT>.
    Found 16-bit register for signal <COUNT_DAT_M>.
    Found 1-bit register for signal <GO_S>.
    Found 1-bit register for signal <MINUS_S>.
    Found 1-bit register for signal <PLUS_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 1-bit register for signal <WRITE_M>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sram_25mhz_255_byte> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit subtractor                 : 1
 19-bit addsub                     : 1
# Registers                        : 10
 16-bit register                   : 2
 19-bit register                   : 2
 4-bit register                    : 2
 1-bit register                    : 4
# Multiplexers                     : 16
 1-bit 2-to-1 multiplexer          : 16
# Tristates                        : 1
 16-bit tristate buffer            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sram_25mhz_255_byte> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram_25mhz_255_byte, actual ratio is 5.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 2 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      96  out of   1920     5%  
 Number of Slice Flip Flops:            88  out of   3840     2%  
 Number of 4 input LUTs:               175  out of   3840     4%  
 Number of bonded IOBs:                 64  out of    173    36%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 85    |
CLK_IO                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.810ns (Maximum Frequency: 78.064MHz)
   Minimum input arrival time before clock: 5.037ns
   Maximum output required time after clock: 10.709ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting sram_25mhz_255_byte.lso
deleting sram_25mhz_255_byte.syr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.sprj
deleting sram_25mhz_255_byte.ana
deleting sram_25mhz_255_byte.stx
deleting sram_25mhz_255_byte.cmd_log
deleting sram_25mhz_255_byte.ngc
deleting sram_25mhz_255_byte.ngr
deleting sram_25mhz_255_byte.prj
deleting sram_25mhz_255_byte.prj
deleting __projnav/sram_25mhz_255_byte.xst
deleting ./xst
deleting __projnav/SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/SRAM_25MHZ_255_BYTE.gfl
deleting __projnav/SRAM_25MHZ_255_BYTE_flowplus.gfl
Finished cleaning up project

