<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axi_image_rotator</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="aclk"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">m_axis:s_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>aclk</spirit:name>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>axi_image_rotator</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>06f8c3e8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>axi_image_rotator</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>06f8c3e8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tb_axi_image_rotator</spirit:modelName>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>348203d4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>32c4dab8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_mode</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>img_height</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>img_width</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>DATA_WIDTH</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_WIDTH">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MAX_WIDTH</spirit:name>
        <spirit:displayName>Max Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MAX_WIDTH">128</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MAX_HEIGHT</spirit:name>
        <spirit:displayName>Max Height</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MAX_HEIGHT">128</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/defines.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_image_rotator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_da4b1e1b</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/defines.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_image_rotator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axi_image_rotator_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_32c4dab8</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>axi_image_rotator_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>DATA_WIDTH</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_WIDTH">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MAX_WIDTH</spirit:name>
      <spirit:displayName>Max Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MAX_WIDTH">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MAX_HEIGHT</spirit:name>
      <spirit:displayName>Max Height</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MAX_HEIGHT">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axi_image_rotator_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>axi_image_rotator_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>22</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2025-12-27T18:03:36Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62921cf9_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df854e9_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5053549_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a98ccd_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d2cf4cf_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0cac78_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f144365_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b029d6b_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@465c31f5_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ea61f50_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bdeda4_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@802687b_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b8f91c0_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c86f78c_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d924eb1_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef74f80_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a39b14f_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2452d559_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c3e82a6_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33bb0343_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bd831ba_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13cb4525_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f28ca4b_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@86e742d_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e07c55_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77e53cdc_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f3c042c_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@380afed3_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de5c5af_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@165fd438_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc3ec37_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a6c08e_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71db41e7_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b453d9f_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@127cbf75_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49464bc7_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46fafd57_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52cb174e_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b1f8ac5_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33d841c_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f67a02d_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33eb6679_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@570c8c6_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d91bfd_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c64cdd3_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@573c54d_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c2c858d_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e69806a_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e4b6eb8_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d17aa59_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cfab3a6_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@677d39ca_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb9863c_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27711f60_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dd81dd4_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@609c3ec7_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e1ae53_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2136d84f_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ed5986_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@528fc1fe_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bf5588b_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e3b260c_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27fb7951_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409fee53_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43873a93_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c654fc_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3469c00c_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b1ded43_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c748d12_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37a8de72_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1462ef2b_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21180c0f_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26d2103e_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b13d708_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1502422e_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2600c67e_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@484c9dc8_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f692b96_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@752e9429_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@762238fc_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25fdad15_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d7f459_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@530fde49_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56fe48e_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b13ea70_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f65c76a_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@484c716c_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d927117_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66153947_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e3dd267_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f189ed2_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34fb953e_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3940e3c1_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68aa4d4_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a57b0b9_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@451eefb1_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca912a1_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cc459be_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a651ad6_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49928f84_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7944ead8_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae060ee_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a68dd41_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@615a3353_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44128e10_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dfcf9eb_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9dc490_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@be2f74c_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@631b39c1_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1cb6f8_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff63524_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68cf4363_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f29e09b_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25f70b11_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b24ba99_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c09e68_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cf09353_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5caef6b0_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d7a1013_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@271fe58d_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@944a588_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf582da_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3db4023a_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d9c1542_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a3611_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff3a612_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4400e9c7_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1783a391_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33d376e3_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15e2714c_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ebfa522_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf3530_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@725e68a4_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a97be9c_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa012df_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac26a55_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dcf76f7_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46929111_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3950dd62_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79ae7f2_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a2fc84_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@628c76f3_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4667982a_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fb5532_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ddef835_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a8d4a18_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fbe5865_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@308f3ddc_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c047c9_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c2a42fd_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7251c536_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bd93c10_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24388465_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d1605f5_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@503f750a_ARCHIVE_LOCATION">d:/SingleDGH/ComputerEngineering/LogicDesign/ip_repo</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="0e9c48ee"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="f27912c2"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="2de7866b"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="9bef704c"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="a320f1c9"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="026a9866"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
