// ecpri_oran_top.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module ecpri_oran_top (
		input  wire         avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_skip_crc,              //   avst_axist_bridge_0_avst_tx_ptp.i_av_st_tx_skip_crc
		input  wire [1:0]   avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ts_valid,          //                                  .i_av_st_tx_ptp_ts_valid
		input  wire         avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ins_ets,           //                                  .i_av_st_tx_ptp_ins_ets
		input  wire         avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ins_cf,            //                                  .i_av_st_tx_ptp_ins_cf
		input  wire [95:0]  avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_tx_its,            //                                  .i_av_st_tx_ptp_tx_its
		input  wire [6:0]   avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_asym_p2p_idx,      //                                  .i_av_st_tx_ptp_asym_p2p_idx
		input  wire         avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_asym_sign,         //                                  .i_av_st_tx_ptp_asym_sign
		input  wire         avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_asym,              //                                  .i_av_st_tx_ptp_asym
		input  wire         avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_p2p,               //                                  .i_av_st_tx_ptp_p2p
		input  wire         avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ts_format,         //                                  .i_av_st_tx_ptp_ts_format
		input  wire         avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_update_eb,         //                                  .i_av_st_tx_ptp_update_eb
		input  wire         avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_zero_csum,         //                                  .i_av_st_tx_ptp_zero_csum
		input  wire [15:0]  avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_eb_offset,         //                                  .i_av_st_tx_ptp_eb_offset
		input  wire [15:0]  avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_csum_offset,       //                                  .i_av_st_tx_ptp_csum_offset
		input  wire [15:0]  avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_cf_offset,         //                                  .i_av_st_tx_ptp_cf_offset
		input  wire [15:0]  avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ts_offset,         //                                  .i_av_st_tx_ptp_ts_offset
		input  wire         avst_axist_bridge_0_axit_tx_if_tready,                            //    avst_axist_bridge_0_axit_tx_if.tready
		output wire         avst_axist_bridge_0_axit_tx_if_tvalid,                            //                                  .tvalid
		output wire [63:0]  avst_axist_bridge_0_axit_tx_if_tdata,                             //                                  .tdata
		output wire         avst_axist_bridge_0_axit_tx_if_tlast,                             //                                  .tlast
		output wire [7:0]   avst_axist_bridge_0_axit_tx_if_tkeep,                             //                                  .tkeep
		output wire [1:0]   avst_axist_bridge_0_axit_tx_if_tuser,                             //                                  .tuser
		output wire [93:0]  avst_axist_bridge_0_axist_tx_user_o_axi_st_tx_tuser_ptp,          // avst_axist_bridge_0_axist_tx_user.o_axi_st_tx_tuser_ptp
		output wire [327:0] avst_axist_bridge_0_axist_tx_user_o_axi_st_tx_tuser_ptp_extended, //                                  .o_axi_st_tx_tuser_ptp_extended
		output wire [39:0]  avst_axist_bridge_0_avst_rx_ptp_o_av_st_rxstatus_data,            //   avst_axist_bridge_0_avst_rx_ptp.o_av_st_rxstatus_data
		output wire         avst_axist_bridge_0_avst_rx_ptp_o_av_st_rxstatus_valid,           //                                  .o_av_st_rxstatus_valid
		output wire [95:0]  avst_axist_bridge_0_avst_rx_ptp_o_av_st_ptp_rx_its,               //                                  .o_av_st_ptp_rx_its
		input  wire         avst_axist_bridge_0_axist_rx_if_tvalid,                           //   avst_axist_bridge_0_axist_rx_if.tvalid
		input  wire [63:0]  avst_axist_bridge_0_axist_rx_if_tdata,                            //                                  .tdata
		input  wire         avst_axist_bridge_0_axist_rx_if_tlast,                            //                                  .tlast
		input  wire [7:0]   avst_axist_bridge_0_axist_rx_if_tkeep,                            //                                  .tkeep
		input  wire [6:0]   avst_axist_bridge_0_axist_rx_if_tuser,                            //                                  .tuser
		input  wire [4:0]   avst_axist_bridge_0_axist_rx_user_i_axi_st_rx_tuser_sts,          // avst_axist_bridge_0_axist_rx_user.i_axi_st_rx_tuser_sts
		input  wire [31:0]  avst_axist_bridge_0_axist_rx_user_i_axi_st_rx_tuser_sts_extended, //                                  .i_axi_st_rx_tuser_sts_extended
		input  wire [95:0]  avst_axist_bridge_0_axist_rx_user_i_axi_st_rx_ingrts0_tdata,      //                                  .i_axi_st_rx_ingrts0_tdata
		input  wire         avst_axist_bridge_0_axist_rx_user_i_axi_st_rx_ingrts0_tvalid,     //                                  .i_axi_st_rx_ingrts0_tvalid
		input  wire         csr_in_clk_clk,                                                   //                        csr_in_clk.clk
		input  wire         dsp_in_clk_clk,                                                   //                        dsp_in_clk.clk
		input  wire         ecpri_rx_in_clk_clk,                                              //                   ecpri_rx_in_clk.clk
		input  wire         ecpri_tx_in_clk_clk,                                              //                   ecpri_tx_in_clk.clk
		input  wire         eth_xran_dl_in_clk_clk,                                           //                eth_xran_dl_in_clk.clk
		input  wire         eth_xran_ul_in_clk_clk,                                           //                eth_xran_ul_in_clk.clk
		input  wire         rst_ecpri_n_reset_n,                                              //                       rst_ecpri_n.reset_n
		input  wire         coupling_pusch_sink_l1_valid,                                     //            coupling_pusch_sink_l1.valid
		input  wire [31:0]  coupling_pusch_sink_l1_data,                                      //                                  .data
		input  wire [15:0]  coupling_pusch_sink_l1_channel,                                   //                                  .channel
		input  wire         coupling_pusch_sink_l1_startofpacket,                             //                                  .startofpacket
		input  wire         coupling_pusch_sink_l1_endofpacket,                               //                                  .endofpacket
		input  wire         coupling_pusch_sink_l2_valid,                                     //            coupling_pusch_sink_l2.valid
		input  wire [31:0]  coupling_pusch_sink_l2_data,                                      //                                  .data
		input  wire [15:0]  coupling_pusch_sink_l2_channel,                                   //                                  .channel
		input  wire         coupling_pusch_sink_l2_startofpacket,                             //                                  .startofpacket
		input  wire         coupling_pusch_sink_l2_endofpacket,                               //                                  .endofpacket
		input  wire         coupling_prach_sink_l2_valid,                                     //            coupling_prach_sink_l2.valid
		input  wire [31:0]  coupling_prach_sink_l2_data,                                      //                                  .data
		input  wire [15:0]  coupling_prach_sink_l2_channel,                                   //                                  .channel
		input  wire         coupling_prach_sink_l2_startofpacket,                             //                                  .startofpacket
		input  wire         coupling_prach_sink_l2_endofpacket,                               //                                  .endofpacket
		input  wire         ecpri_ext_sink_valid,                                             //                    ecpri_ext_sink.valid
		input  wire [63:0]  ecpri_ext_sink_data,                                              //                                  .data
		input  wire         ecpri_ext_sink_startofpacket,                                     //                                  .startofpacket
		input  wire         ecpri_ext_sink_endofpacket,                                       //                                  .endofpacket
		input  wire [2:0]   ecpri_ext_sink_empty,                                             //                                  .empty
		input  wire         ecpri_ext_sink_error,                                             //                                  .error
		output wire         ecpri_ext_sink_ready,                                             //                                  .ready
		output wire         ecpri_ext_source_valid,                                           //                  ecpri_ext_source.valid
		output wire [63:0]  ecpri_ext_source_data,                                            //                                  .data
		output wire         ecpri_ext_source_startofpacket,                                   //                                  .startofpacket
		output wire         ecpri_ext_source_endofpacket,                                     //                                  .endofpacket
		output wire [2:0]   ecpri_ext_source_empty,                                           //                                  .empty
		output wire [5:0]   ecpri_ext_source_error,                                           //                                  .error
		output wire         xran_demapper_source_valid,                                       //              xran_demapper_source.valid
		output wire [127:0] xran_demapper_source_data,                                        //                                  .data
		output wire [15:0]  xran_demapper_source_channel,                                     //                                  .channel
		output wire         xran_demapper_source_startofpacket,                               //                                  .startofpacket
		input  wire         xran_demapper_source_ready,                                       //                                  .ready
		output wire         xran_demapper_source_endofpacket,                                 //                                  .endofpacket
		output wire         xran_demapper_cplane_source_valid,                                //       xran_demapper_cplane_source.valid
		output wire         xran_demapper_cplane_source_startofpacket,                        //                                  .startofpacket
		output wire         xran_demapper_cplane_source_endofpacket,                          //                                  .endofpacket
		output wire [21:0]  ptp_tod_o_mac_ptp_fp,                                             //                           ptp_tod.o_mac_ptp_fp
		output wire         ptp_tod_o_mac_ptp_ts_req,                                         //                                  .o_mac_ptp_ts_req
		input  wire         ptp_tod_i_mac_ptp_tx_ets_valid,                                   //                                  .i_mac_ptp_tx_ets_valid
		input  wire [95:0]  ptp_tod_i_mac_ptp_tx_ets,                                         //                                  .i_mac_ptp_tx_ets
		input  wire [21:0]  ptp_tod_i_mac_ptp_tx_ets_fp,                                      //                                  .i_mac_ptp_tx_ets_fp
		input  wire         ptp_tod_i_mac_ptp_rx_its_valid,                                   //                                  .i_mac_ptp_rx_its_valid
		input  wire [95:0]  ptp_tod_i_mac_ptp_rx_its,                                         //                                  .i_mac_ptp_rx_its
		input  wire [19:0]  ptp_tod_i_ext_ptp_fp,                                             //                                  .i_ext_ptp_fp
		input  wire         ptp_tod_i_ext_ptp_ts_req,                                         //                                  .i_ext_ptp_ts_req
		output wire         ptp_tod_o_ext_ptp_tx_ets_valid,                                   //                                  .o_ext_ptp_tx_ets_valid
		output wire [95:0]  ptp_tod_o_ext_ptp_tx_ets,                                         //                                  .o_ext_ptp_tx_ets
		output wire [19:0]  ptp_tod_o_ext_ptp_tx_ets_fp,                                      //                                  .o_ext_ptp_tx_ets_fp
		output wire [95:0]  ptp_tod_o_ext_ptp_rx_its,                                         //                                  .o_ext_ptp_rx_its
		output wire         ptp_tod_o_ext_ptp_rx_its_valid,                                   //                                  .o_ext_ptp_rx_its_valid
		input  wire         rx_pcs_ready_rx_pcs_ready,                                        //                      rx_pcs_ready.rx_pcs_ready
		input  wire         tx_lanes_stable_tx_lanes_stable,                                  //                   tx_lanes_stable.tx_lanes_stable
		input  wire         rst_soft_n_rst_soft_n,                                            //                        rst_soft_n.rst_soft_n
		input  wire [95:0]  oran_tx_tod_96b_data_tdata,                                       //              oran_tx_tod_96b_data.tdata
		input  wire         oran_tx_tod_96b_data_tvalid,                                      //                                  .tvalid
		input  wire [95:0]  oran_rx_tod_96b_data_tdata,                                       //              oran_rx_tod_96b_data.tdata
		input  wire         oran_rx_tod_96b_data_tvalid,                                      //                                  .tvalid
		input  wire [7:0]   bw_config_cc1_bw_config_cc1,                                      //                     bw_config_cc1.bw_config_cc1
		input  wire [7:0]   bw_config_cc2_bw_config_cc2,                                      //                     bw_config_cc2.bw_config_cc2
		input  wire         short_long_prach_select_data,                                     //           short_long_prach_select.data
		output wire [15:0]  rx_rtc_id_rx_rtc_id,                                              //                         rx_rtc_id.rx_rtc_id
		output wire [15:0]  rx_rtc_id_dl_rx_rtc_id_dl,                                        //                      rx_rtc_id_dl.rx_rtc_id_dl
		output wire [15:0]  rx_u_axc_id_rx_u_axc_id,                                          //                       rx_u_axc_id.rx_u_axc_id
		output wire         ul_rtc_id_intr_ul_rtc_id_intr,                                    //                    ul_rtc_id_intr.ul_rtc_id_intr
		output wire         dl_rtc_id_intr_dl_rtc_id_intr,                                    //                    dl_rtc_id_intr.dl_rtc_id_intr
		output wire         ul_axc_id_intr_ul_axc_id_intr,                                    //                    ul_axc_id_intr.ul_axc_id_intr
		output wire         dl_axc_id_intr_dl_axc_id_intr,                                    //                    dl_axc_id_intr.dl_axc_id_intr
		input  wire [31:0]  coupling_pusch_timing_ref_data,                                   //         coupling_pusch_timing_ref.data
		input  wire [31:0]  coupling_prach_timing_ref_data,                                   //         coupling_prach_timing_ref.data
		input  wire         coupling_prach_sink_l1_valid,                                     //            coupling_prach_sink_l1.valid
		input  wire [31:0]  coupling_prach_sink_l1_data,                                      //                                  .data
		input  wire [15:0]  coupling_prach_sink_l1_channel,                                   //                                  .channel
		input  wire         coupling_prach_sink_l1_startofpacket,                             //                                  .startofpacket
		input  wire         coupling_prach_sink_l1_endofpacket,                               //                                  .endofpacket
		input  wire [127:0] downlink_eaxc_id_concat_data,                                     //           downlink_eaxc_id_concat.data
		output wire [67:0]  oran_rx_uplane_concat_data,                                       //             oran_rx_uplane_concat.data
		output wire [189:0] oran_rx_cplane_concat_data,                                       //             oran_rx_cplane_concat.data
		input  wire [255:0] uplink_eaxc_id_concat_data,                                       //             uplink_eaxc_id_concat.data
		input  wire         coupling_ul_start_pulse_latch_data,                               //     coupling_ul_start_pulse_latch.data
		input  wire [95:0]  tod_data,                                                         //                               tod.data
		input  wire [55:0]  radio_config_status_data,                                         //               radio_config_status.data
		input  wire         dl_input_hfn_pulse_data,                                          //                dl_input_hfn_pulse.data
		input  wire         xran_timestamp_mem_read,                                          //                xran_timestamp_mem.read
		output wire [63:0]  xran_timestamp_mem_readdata,                                      //                                  .readdata
		output wire         timeout_cntr_intr_uplane_irq,                                     //          timeout_cntr_intr_uplane.irq
		output wire         timeout_cntr_intr_cplane_irq,                                     //          timeout_cntr_intr_cplane.irq
		output wire         fifo_full_intr_irq,                                               //                    fifo_full_intr.irq
		output wire         h2f_lw_bridge_s0_waitrequest,                                     //                  h2f_lw_bridge_s0.waitrequest
		output wire [31:0]  h2f_lw_bridge_s0_readdata,                                        //                                  .readdata
		output wire         h2f_lw_bridge_s0_readdatavalid,                                   //                                  .readdatavalid
		input  wire [0:0]   h2f_lw_bridge_s0_burstcount,                                      //                                  .burstcount
		input  wire [31:0]  h2f_lw_bridge_s0_writedata,                                       //                                  .writedata
		input  wire [13:0]  h2f_lw_bridge_s0_address,                                         //                                  .address
		input  wire         h2f_lw_bridge_s0_write,                                           //                                  .write
		input  wire         h2f_lw_bridge_s0_read,                                            //                                  .read
		input  wire [3:0]   h2f_lw_bridge_s0_byteenable,                                      //                                  .byteenable
		input  wire         h2f_lw_bridge_s0_debugaccess,                                     //                                  .debugaccess
		input  wire         csr_in_reset_reset,                                               //                      csr_in_reset.reset
		input  wire         dsp_in_reset_reset_n,                                             //                      dsp_in_reset.reset_n
		input  wire         eth_xran_dl_in_reset_reset_n,                                     //              eth_xran_dl_in_reset.reset_n
		input  wire         eth_xran_ul_in_reset_reset_n                                      //              eth_xran_ul_in_reset.reset_n
	);

	wire         clock_bridge_dsp_out_clk_clk;                                    // clock_bridge_dsp:out_clk -> [ecpri_oran_0:clk_dsp, reset_bridge_dsp:clk]
	wire         clock_bridge_eth_xran_dl_out_clk_clk;                            // clock_bridge_eth_xran_dl:out_clk -> [ecpri_oran_0:clk_eth_xran_dl, reset_bridge_eth_xran_dl:clk]
	wire         clock_bridge_eth_xran_ul_out_clk_clk;                            // clock_bridge_eth_xran_ul:out_clk -> [ecpri_oran_0:clk_eth_xran_ul, reset_bridge_eth_xran_ul:clk]
	wire         clock_bridge_csr_out_clk_clk;                                    // clock_bridge_csr:out_clk -> [ecpri_oran_0:clk_csr, h2f_lw_bridge:clk, mm_interconnect_0:clock_bridge_csr_out_clk_clk, reset_bridge_csr:clk, rst_controller_002:clk]
	wire         clock_bridge_ecpri_tx_out_clk_clk;                               // clock_bridge_ecpri_tx:out_clk -> [avalon_st_adapter_001:in_clk_0_clk, avst_axist_bridge_0:i_tx_clk, ecpri_oran_0:clk_ecpri_tx, reset_bridge_mac:clk, rst_controller_001:clk]
	wire         clock_bridge_ecpri_rx_out_clk_clk;                               // clock_bridge_ecpri_rx:out_clk -> [avalon_st_adapter:in_clk_0_clk, avst_axist_bridge_0:i_rx_clk, ecpri_oran_0:clk_ecpri_rx, rst_controller:clk]
	wire  [31:0] ecpri_oran_0_tx_ptp_req_fp_fingerprint;                          // ecpri_oran_0:tx_ptp_fp_bridge -> avst_axist_bridge_0:i_av_st_tx_ptp_fp
	wire         ecpri_oran_0_tx_ptp_req_fp_ts_request;                           // ecpri_oran_0:tx_ptp_ts_req_bridge -> avst_axist_bridge_0:i_av_st_tx_ptp_ts_req
	wire         reset_bridge_mac_out_reset_reset;                                // reset_bridge_mac:out_reset_n -> [avalon_st_adapter_001:in_rst_0_reset, avst_axist_bridge_0:i_tx_rst_n, rst_controller:reset_in0]
	wire         reset_bridge_csr_out_reset_reset;                                // reset_bridge_csr:out_reset -> [ecpri_oran_0:rst_csr_n, h2f_lw_bridge:reset, rst_controller_001:reset_in0, rst_controller_002:reset_in0]
	wire         reset_bridge_dsp_out_reset_reset;                                // reset_bridge_dsp:out_reset_n -> ecpri_oran_0:rst_dsp_n
	wire         reset_bridge_eth_xran_dl_out_reset_reset;                        // reset_bridge_eth_xran_dl:out_reset_n -> ecpri_oran_0:rst_eth_xran_n_dl
	wire         reset_bridge_eth_xran_ul_out_reset_reset;                        // reset_bridge_eth_xran_ul:out_reset_n -> ecpri_oran_0:rst_eth_xran_n_ul
	wire         h2f_lw_bridge_m0_waitrequest;                                    // mm_interconnect_0:h2f_lw_bridge_m0_waitrequest -> h2f_lw_bridge:m0_waitrequest
	wire  [31:0] h2f_lw_bridge_m0_readdata;                                       // mm_interconnect_0:h2f_lw_bridge_m0_readdata -> h2f_lw_bridge:m0_readdata
	wire         h2f_lw_bridge_m0_debugaccess;                                    // h2f_lw_bridge:m0_debugaccess -> mm_interconnect_0:h2f_lw_bridge_m0_debugaccess
	wire  [13:0] h2f_lw_bridge_m0_address;                                        // h2f_lw_bridge:m0_address -> mm_interconnect_0:h2f_lw_bridge_m0_address
	wire         h2f_lw_bridge_m0_read;                                           // h2f_lw_bridge:m0_read -> mm_interconnect_0:h2f_lw_bridge_m0_read
	wire   [3:0] h2f_lw_bridge_m0_byteenable;                                     // h2f_lw_bridge:m0_byteenable -> mm_interconnect_0:h2f_lw_bridge_m0_byteenable
	wire         h2f_lw_bridge_m0_readdatavalid;                                  // mm_interconnect_0:h2f_lw_bridge_m0_readdatavalid -> h2f_lw_bridge:m0_readdatavalid
	wire  [31:0] h2f_lw_bridge_m0_writedata;                                      // h2f_lw_bridge:m0_writedata -> mm_interconnect_0:h2f_lw_bridge_m0_writedata
	wire         h2f_lw_bridge_m0_write;                                          // h2f_lw_bridge:m0_write -> mm_interconnect_0:h2f_lw_bridge_m0_write
	wire   [0:0] h2f_lw_bridge_m0_burstcount;                                     // h2f_lw_bridge:m0_burstcount -> mm_interconnect_0:h2f_lw_bridge_m0_burstcount
	wire  [31:0] mm_interconnect_0_ecpri_oran_0_ecpri_csr_readdata;               // ecpri_oran_0:ecpri_csr_readdata -> mm_interconnect_0:ecpri_oran_0_ecpri_csr_readdata
	wire         mm_interconnect_0_ecpri_oran_0_ecpri_csr_waitrequest;            // ecpri_oran_0:ecpri_csr_waitrequest -> mm_interconnect_0:ecpri_oran_0_ecpri_csr_waitrequest
	wire   [9:0] mm_interconnect_0_ecpri_oran_0_ecpri_csr_address;                // mm_interconnect_0:ecpri_oran_0_ecpri_csr_address -> ecpri_oran_0:ecpri_csr_address
	wire         mm_interconnect_0_ecpri_oran_0_ecpri_csr_read;                   // mm_interconnect_0:ecpri_oran_0_ecpri_csr_read -> ecpri_oran_0:ecpri_csr_read
	wire         mm_interconnect_0_ecpri_oran_0_ecpri_csr_readdatavalid;          // ecpri_oran_0:ecpri_csr_readdatavalid -> mm_interconnect_0:ecpri_oran_0_ecpri_csr_readdatavalid
	wire         mm_interconnect_0_ecpri_oran_0_ecpri_csr_write;                  // mm_interconnect_0:ecpri_oran_0_ecpri_csr_write -> ecpri_oran_0:ecpri_csr_write
	wire  [31:0] mm_interconnect_0_ecpri_oran_0_ecpri_csr_writedata;              // mm_interconnect_0:ecpri_oran_0_ecpri_csr_writedata -> ecpri_oran_0:ecpri_csr_writedata
	wire  [31:0] mm_interconnect_0_ecpri_oran_0_fh_comp_csr_readdata;             // ecpri_oran_0:fh_comp_csr_readdata -> mm_interconnect_0:ecpri_oran_0_fh_comp_csr_readdata
	wire         mm_interconnect_0_ecpri_oran_0_fh_comp_csr_waitrequest;          // ecpri_oran_0:fh_comp_csr_waitrequest -> mm_interconnect_0:ecpri_oran_0_fh_comp_csr_waitrequest
	wire   [3:0] mm_interconnect_0_ecpri_oran_0_fh_comp_csr_address;              // mm_interconnect_0:ecpri_oran_0_fh_comp_csr_address -> ecpri_oran_0:fh_comp_csr_address
	wire         mm_interconnect_0_ecpri_oran_0_fh_comp_csr_read;                 // mm_interconnect_0:ecpri_oran_0_fh_comp_csr_read -> ecpri_oran_0:fh_comp_csr_read
	wire         mm_interconnect_0_ecpri_oran_0_fh_comp_csr_readdatavalid;        // ecpri_oran_0:fh_comp_csr_readdatavalid -> mm_interconnect_0:ecpri_oran_0_fh_comp_csr_readdatavalid
	wire         mm_interconnect_0_ecpri_oran_0_fh_comp_csr_write;                // mm_interconnect_0:ecpri_oran_0_fh_comp_csr_write -> ecpri_oran_0:fh_comp_csr_write
	wire  [31:0] mm_interconnect_0_ecpri_oran_0_fh_comp_csr_writedata;            // mm_interconnect_0:ecpri_oran_0_fh_comp_csr_writedata -> ecpri_oran_0:fh_comp_csr_writedata
	wire  [31:0] mm_interconnect_0_ecpri_oran_0_oran_csr_readdata;                // ecpri_oran_0:oran_csr_readdata -> mm_interconnect_0:ecpri_oran_0_oran_csr_readdata
	wire         mm_interconnect_0_ecpri_oran_0_oran_csr_waitrequest;             // ecpri_oran_0:oran_csr_waitrequest -> mm_interconnect_0:ecpri_oran_0_oran_csr_waitrequest
	wire   [9:0] mm_interconnect_0_ecpri_oran_0_oran_csr_address;                 // mm_interconnect_0:ecpri_oran_0_oran_csr_address -> ecpri_oran_0:oran_csr_address
	wire         mm_interconnect_0_ecpri_oran_0_oran_csr_read;                    // mm_interconnect_0:ecpri_oran_0_oran_csr_read -> ecpri_oran_0:oran_csr_read
	wire         mm_interconnect_0_ecpri_oran_0_oran_csr_readdatavalid;           // ecpri_oran_0:oran_csr_readdatavalid -> mm_interconnect_0:ecpri_oran_0_oran_csr_readdatavalid
	wire         mm_interconnect_0_ecpri_oran_0_oran_csr_write;                   // mm_interconnect_0:ecpri_oran_0_oran_csr_write -> ecpri_oran_0:oran_csr_write
	wire  [31:0] mm_interconnect_0_ecpri_oran_0_oran_csr_writedata;               // mm_interconnect_0:ecpri_oran_0_oran_csr_writedata -> ecpri_oran_0:oran_csr_writedata
	wire  [31:0] mm_interconnect_0_ecpri_oran_0_oran_ss_config_csr_readdata;      // ecpri_oran_0:oran_ss_config_csr_readdata -> mm_interconnect_0:ecpri_oran_0_oran_ss_config_csr_readdata
	wire         mm_interconnect_0_ecpri_oran_0_oran_ss_config_csr_waitrequest;   // ecpri_oran_0:oran_ss_config_csr_waitrequest -> mm_interconnect_0:ecpri_oran_0_oran_ss_config_csr_waitrequest
	wire   [7:0] mm_interconnect_0_ecpri_oran_0_oran_ss_config_csr_address;       // mm_interconnect_0:ecpri_oran_0_oran_ss_config_csr_address -> ecpri_oran_0:oran_ss_config_csr_address
	wire         mm_interconnect_0_ecpri_oran_0_oran_ss_config_csr_read;          // mm_interconnect_0:ecpri_oran_0_oran_ss_config_csr_read -> ecpri_oran_0:oran_ss_config_csr_read
	wire         mm_interconnect_0_ecpri_oran_0_oran_ss_config_csr_readdatavalid; // ecpri_oran_0:oran_ss_config_csr_readdata_valid -> mm_interconnect_0:ecpri_oran_0_oran_ss_config_csr_readdatavalid
	wire         mm_interconnect_0_ecpri_oran_0_oran_ss_config_csr_write;         // mm_interconnect_0:ecpri_oran_0_oran_ss_config_csr_write -> ecpri_oran_0:oran_ss_config_csr_write
	wire  [31:0] mm_interconnect_0_ecpri_oran_0_oran_ss_config_csr_writedata;     // mm_interconnect_0:ecpri_oran_0_oran_ss_config_csr_writedata -> ecpri_oran_0:oran_ss_config_csr_writedata
	wire         avst_axist_bridge_0_avst_rx_if_valid;                            // avst_axist_bridge_0:o_av_st_rx_valid -> avalon_st_adapter:in_0_valid
	wire  [63:0] avst_axist_bridge_0_avst_rx_if_data;                             // avst_axist_bridge_0:o_av_st_rx_data -> avalon_st_adapter:in_0_data
	wire         avst_axist_bridge_0_avst_rx_if_startofpacket;                    // avst_axist_bridge_0:o_av_st_rx_startofpacket -> avalon_st_adapter:in_0_startofpacket
	wire         avst_axist_bridge_0_avst_rx_if_endofpacket;                      // avst_axist_bridge_0:o_av_st_rx_endofpacket -> avalon_st_adapter:in_0_endofpacket
	wire   [5:0] avst_axist_bridge_0_avst_rx_if_error;                            // avst_axist_bridge_0:o_av_st_rx_error -> avalon_st_adapter:in_0_error
	wire   [2:0] avst_axist_bridge_0_avst_rx_if_empty;                            // avst_axist_bridge_0:o_av_st_rx_empty -> avalon_st_adapter:in_0_empty
	wire         avalon_st_adapter_out_0_valid;                                   // avalon_st_adapter:out_0_valid -> ecpri_oran_0:avst_sink_dl_valid
	wire  [63:0] avalon_st_adapter_out_0_data;                                    // avalon_st_adapter:out_0_data -> ecpri_oran_0:avst_sink_dl_data
	wire         avalon_st_adapter_out_0_ready;                                   // ecpri_oran_0:avst_sink_dl_ready -> avalon_st_adapter:out_0_ready
	wire         avalon_st_adapter_out_0_startofpacket;                           // avalon_st_adapter:out_0_startofpacket -> ecpri_oran_0:avst_sink_dl_startofpacket
	wire         avalon_st_adapter_out_0_endofpacket;                             // avalon_st_adapter:out_0_endofpacket -> ecpri_oran_0:avst_sink_dl_endofpacket
	wire   [5:0] avalon_st_adapter_out_0_error;                                   // avalon_st_adapter:out_0_error -> ecpri_oran_0:avst_sink_dl_error
	wire   [2:0] avalon_st_adapter_out_0_empty;                                   // avalon_st_adapter:out_0_empty -> ecpri_oran_0:avst_sink_dl_empty
	wire         ecpri_oran_0_avst_source_ul_bridge_valid;                        // ecpri_oran_0:avst_source_ul_bridge_valid -> avalon_st_adapter_001:in_0_valid
	wire  [63:0] ecpri_oran_0_avst_source_ul_bridge_data;                         // ecpri_oran_0:avst_source_ul_bridge_data -> avalon_st_adapter_001:in_0_data
	wire         ecpri_oran_0_avst_source_ul_bridge_ready;                        // avalon_st_adapter_001:in_0_ready -> ecpri_oran_0:avst_source_ul_bridge_ready
	wire         ecpri_oran_0_avst_source_ul_bridge_startofpacket;                // ecpri_oran_0:avst_source_ul_bridge_startofpacket -> avalon_st_adapter_001:in_0_startofpacket
	wire         ecpri_oran_0_avst_source_ul_bridge_endofpacket;                  // ecpri_oran_0:avst_source_ul_bridge_endofpacket -> avalon_st_adapter_001:in_0_endofpacket
	wire   [2:0] ecpri_oran_0_avst_source_ul_bridge_empty;                        // ecpri_oran_0:avst_source_ul_bridge_empty -> avalon_st_adapter_001:in_0_empty
	wire         avalon_st_adapter_001_out_0_valid;                               // avalon_st_adapter_001:out_0_valid -> avst_axist_bridge_0:i_av_st_tx_valid
	wire  [63:0] avalon_st_adapter_001_out_0_data;                                // avalon_st_adapter_001:out_0_data -> avst_axist_bridge_0:i_av_st_tx_data
	wire         avalon_st_adapter_001_out_0_ready;                               // avst_axist_bridge_0:o_av_st_tx_ready -> avalon_st_adapter_001:out_0_ready
	wire         avalon_st_adapter_001_out_0_startofpacket;                       // avalon_st_adapter_001:out_0_startofpacket -> avst_axist_bridge_0:i_av_st_tx_startofpacket
	wire         avalon_st_adapter_001_out_0_endofpacket;                         // avalon_st_adapter_001:out_0_endofpacket -> avst_axist_bridge_0:i_av_st_tx_endofpacket
	wire   [0:0] avalon_st_adapter_001_out_0_error;                               // avalon_st_adapter_001:out_0_error -> avst_axist_bridge_0:i_av_st_tx_error
	wire   [2:0] avalon_st_adapter_001_out_0_empty;                               // avalon_st_adapter_001:out_0_empty -> avst_axist_bridge_0:i_av_st_tx_empty
	wire         rst_controller_reset_out_reset;                                  // rst_controller:reset_out -> [avalon_st_adapter:in_rst_0_reset, avst_axist_bridge_0:i_rx_rst_n]
	wire         rst_controller_001_reset_out_reset;                              // rst_controller_001:reset_out -> reset_bridge_mac:in_reset_n
	wire         rst_controller_002_reset_out_reset;                              // rst_controller_002:reset_out -> [mm_interconnect_0:h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset, mm_interconnect_0:h2f_lw_bridge_reset_reset_bridge_in_reset_reset]

	ecpri_oran_top_avst_axist_bridge_0 #(
		.DATA_WIDTH   (64),
		.NUM_CHANNELS (1),
		.NO_OF_BYTES  (8),
		.EMPTY_BITS   (3),
		.Tiles        ("F"),
		.SIM_EMULATE  (1)
	) avst_axist_bridge_0 (
		.i_tx_clk                       (clock_bridge_ecpri_tx_out_clk_clk),                                //   input,    width = 1,      i_tx_clk.clk
		.i_rx_clk                       (clock_bridge_ecpri_rx_out_clk_clk),                                //   input,    width = 1,      i_rx_clk.clk
		.i_tx_rst_n                     (reset_bridge_mac_out_reset_reset),                                 //   input,    width = 1,    i_tx_rst_n.reset_n
		.i_rx_rst_n                     (~rst_controller_reset_out_reset),                                  //   input,    width = 1,    i_rx_rst_n.reset_n
		.o_av_st_tx_ready               (avalon_st_adapter_001_out_0_ready),                                //  output,    width = 1,    avst_tx_if.ready
		.i_av_st_tx_valid               (avalon_st_adapter_001_out_0_valid),                                //   input,    width = 1,              .valid
		.i_av_st_tx_data                (avalon_st_adapter_001_out_0_data),                                 //   input,   width = 64,              .data
		.i_av_st_tx_startofpacket       (avalon_st_adapter_001_out_0_startofpacket),                        //   input,    width = 1,              .startofpacket
		.i_av_st_tx_endofpacket         (avalon_st_adapter_001_out_0_endofpacket),                          //   input,    width = 1,              .endofpacket
		.i_av_st_tx_empty               (avalon_st_adapter_001_out_0_empty),                                //   input,    width = 3,              .empty
		.i_av_st_tx_error               (avalon_st_adapter_001_out_0_error),                                //   input,    width = 1,              .error
		.i_av_st_tx_skip_crc            (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_skip_crc),              //   input,    width = 1,   avst_tx_ptp.i_av_st_tx_skip_crc
		.i_av_st_tx_ptp_ts_valid        (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ts_valid),          //   input,    width = 2,              .i_av_st_tx_ptp_ts_valid
		.i_av_st_tx_ptp_ins_ets         (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ins_ets),           //   input,    width = 1,              .i_av_st_tx_ptp_ins_ets
		.i_av_st_tx_ptp_ins_cf          (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ins_cf),            //   input,    width = 1,              .i_av_st_tx_ptp_ins_cf
		.i_av_st_tx_ptp_tx_its          (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_tx_its),            //   input,   width = 96,              .i_av_st_tx_ptp_tx_its
		.i_av_st_tx_ptp_asym_p2p_idx    (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_asym_p2p_idx),      //   input,    width = 7,              .i_av_st_tx_ptp_asym_p2p_idx
		.i_av_st_tx_ptp_asym_sign       (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_asym_sign),         //   input,    width = 1,              .i_av_st_tx_ptp_asym_sign
		.i_av_st_tx_ptp_asym            (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_asym),              //   input,    width = 1,              .i_av_st_tx_ptp_asym
		.i_av_st_tx_ptp_p2p             (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_p2p),               //   input,    width = 1,              .i_av_st_tx_ptp_p2p
		.i_av_st_tx_ptp_ts_format       (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ts_format),         //   input,    width = 1,              .i_av_st_tx_ptp_ts_format
		.i_av_st_tx_ptp_update_eb       (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_update_eb),         //   input,    width = 1,              .i_av_st_tx_ptp_update_eb
		.i_av_st_tx_ptp_zero_csum       (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_zero_csum),         //   input,    width = 1,              .i_av_st_tx_ptp_zero_csum
		.i_av_st_tx_ptp_eb_offset       (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_eb_offset),         //   input,   width = 16,              .i_av_st_tx_ptp_eb_offset
		.i_av_st_tx_ptp_csum_offset     (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_csum_offset),       //   input,   width = 16,              .i_av_st_tx_ptp_csum_offset
		.i_av_st_tx_ptp_cf_offset       (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_cf_offset),         //   input,   width = 16,              .i_av_st_tx_ptp_cf_offset
		.i_av_st_tx_ptp_ts_offset       (avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ts_offset),         //   input,   width = 16,              .i_av_st_tx_ptp_ts_offset
		.i_axi_st_tx_tready             (avst_axist_bridge_0_axit_tx_if_tready),                            //   input,    width = 1,    axit_tx_if.tready
		.o_axi_st_tx_tvalid             (avst_axist_bridge_0_axit_tx_if_tvalid),                            //  output,    width = 1,              .tvalid
		.o_axi_st_tx_tdata              (avst_axist_bridge_0_axit_tx_if_tdata),                             //  output,   width = 64,              .tdata
		.o_axi_st_tx_tlast              (avst_axist_bridge_0_axit_tx_if_tlast),                             //  output,    width = 1,              .tlast
		.o_axi_st_tx_tkeep              (avst_axist_bridge_0_axit_tx_if_tkeep),                             //  output,    width = 8,              .tkeep
		.o_axi_st_tx_tuser_client       (avst_axist_bridge_0_axit_tx_if_tuser),                             //  output,    width = 2,              .tuser
		.o_axi_st_tx_tuser_ptp          (avst_axist_bridge_0_axist_tx_user_o_axi_st_tx_tuser_ptp),          //  output,   width = 94, axist_tx_user.o_axi_st_tx_tuser_ptp
		.o_axi_st_tx_tuser_ptp_extended (avst_axist_bridge_0_axist_tx_user_o_axi_st_tx_tuser_ptp_extended), //  output,  width = 328,              .o_axi_st_tx_tuser_ptp_extended
		.o_av_st_rx_valid               (avst_axist_bridge_0_avst_rx_if_valid),                             //  output,    width = 1,    avst_rx_if.valid
		.o_av_st_rx_data                (avst_axist_bridge_0_avst_rx_if_data),                              //  output,   width = 64,              .data
		.o_av_st_rx_startofpacket       (avst_axist_bridge_0_avst_rx_if_startofpacket),                     //  output,    width = 1,              .startofpacket
		.o_av_st_rx_endofpacket         (avst_axist_bridge_0_avst_rx_if_endofpacket),                       //  output,    width = 1,              .endofpacket
		.o_av_st_rx_empty               (avst_axist_bridge_0_avst_rx_if_empty),                             //  output,    width = 3,              .empty
		.o_av_st_rx_error               (avst_axist_bridge_0_avst_rx_if_error),                             //  output,    width = 6,              .error
		.o_av_st_rxstatus_data          (avst_axist_bridge_0_avst_rx_ptp_o_av_st_rxstatus_data),            //  output,   width = 40,   avst_rx_ptp.o_av_st_rxstatus_data
		.o_av_st_rxstatus_valid         (avst_axist_bridge_0_avst_rx_ptp_o_av_st_rxstatus_valid),           //  output,    width = 1,              .o_av_st_rxstatus_valid
		.o_av_st_ptp_rx_its             (avst_axist_bridge_0_avst_rx_ptp_o_av_st_ptp_rx_its),               //  output,   width = 96,              .o_av_st_ptp_rx_its
		.i_axi_st_rx_tvalid             (avst_axist_bridge_0_axist_rx_if_tvalid),                           //   input,    width = 1,   axist_rx_if.tvalid
		.i_axi_st_rx_tdata              (avst_axist_bridge_0_axist_rx_if_tdata),                            //   input,   width = 64,              .tdata
		.i_axi_st_rx_tlast              (avst_axist_bridge_0_axist_rx_if_tlast),                            //   input,    width = 1,              .tlast
		.i_axi_st_rx_tkeep              (avst_axist_bridge_0_axist_rx_if_tkeep),                            //   input,    width = 8,              .tkeep
		.i_axi_st_rx_tuser_client       (avst_axist_bridge_0_axist_rx_if_tuser),                            //   input,    width = 7,              .tuser
		.i_axi_st_rx_tuser_sts          (avst_axist_bridge_0_axist_rx_user_i_axi_st_rx_tuser_sts),          //   input,    width = 5, axist_rx_user.i_axi_st_rx_tuser_sts
		.i_axi_st_rx_tuser_sts_extended (avst_axist_bridge_0_axist_rx_user_i_axi_st_rx_tuser_sts_extended), //   input,   width = 32,              .i_axi_st_rx_tuser_sts_extended
		.i_axi_st_rx_ingrts0_tdata      (avst_axist_bridge_0_axist_rx_user_i_axi_st_rx_ingrts0_tdata),      //   input,   width = 96,              .i_axi_st_rx_ingrts0_tdata
		.i_axi_st_rx_ingrts0_tvalid     (avst_axist_bridge_0_axist_rx_user_i_axi_st_rx_ingrts0_tvalid),     //   input,    width = 1,              .i_axi_st_rx_ingrts0_tvalid
		.i_av_st_tx_ptp_ts_req          (ecpri_oran_0_tx_ptp_req_fp_ts_request),                            //   input,    width = 1, tx_ptp_req_fp.ts_request
		.i_av_st_tx_ptp_fp              (ecpri_oran_0_tx_ptp_req_fp_fingerprint)                            //   input,   width = 32,              .fingerprint
	);

	clock_bridge_dsp clock_bridge_csr (
		.in_clk  (csr_in_clk_clk),               //   input,  width = 1,  in_clk.clk
		.out_clk (clock_bridge_csr_out_clk_clk)  //  output,  width = 1, out_clk.clk
	);

	clock_bridge_dsp clock_bridge_dsp (
		.in_clk  (dsp_in_clk_clk),               //   input,  width = 1,  in_clk.clk
		.out_clk (clock_bridge_dsp_out_clk_clk)  //  output,  width = 1, out_clk.clk
	);

	clock_bridge_dsp clock_bridge_ecpri_rx (
		.in_clk  (ecpri_rx_in_clk_clk),               //   input,  width = 1,  in_clk.clk
		.out_clk (clock_bridge_ecpri_rx_out_clk_clk)  //  output,  width = 1, out_clk.clk
	);

	clock_bridge_dsp clock_bridge_ecpri_tx (
		.in_clk  (ecpri_tx_in_clk_clk),               //   input,  width = 1,  in_clk.clk
		.out_clk (clock_bridge_ecpri_tx_out_clk_clk)  //  output,  width = 1, out_clk.clk
	);

	clock_bridge_dsp clock_bridge_eth_xran_dl (
		.in_clk  (eth_xran_dl_in_clk_clk),               //   input,  width = 1,  in_clk.clk
		.out_clk (clock_bridge_eth_xran_dl_out_clk_clk)  //  output,  width = 1, out_clk.clk
	);

	clock_bridge_dsp clock_bridge_eth_xran_ul (
		.in_clk  (eth_xran_ul_in_clk_clk),               //   input,  width = 1,  in_clk.clk
		.out_clk (clock_bridge_eth_xran_ul_out_clk_clk)  //  output,  width = 1, out_clk.clk
	);

	ecpri_oran_top_ecpri_oran_0 ecpri_oran_0 (
		.ecpri_csr_address                   (mm_interconnect_0_ecpri_oran_0_ecpri_csr_address),                //   input,   width = 10,                     ecpri_csr.address
		.ecpri_csr_write                     (mm_interconnect_0_ecpri_oran_0_ecpri_csr_write),                  //   input,    width = 1,                              .write
		.ecpri_csr_read                      (mm_interconnect_0_ecpri_oran_0_ecpri_csr_read),                   //   input,    width = 1,                              .read
		.ecpri_csr_writedata                 (mm_interconnect_0_ecpri_oran_0_ecpri_csr_writedata),              //   input,   width = 32,                              .writedata
		.ecpri_csr_readdata                  (mm_interconnect_0_ecpri_oran_0_ecpri_csr_readdata),               //  output,   width = 32,                              .readdata
		.ecpri_csr_readdatavalid             (mm_interconnect_0_ecpri_oran_0_ecpri_csr_readdatavalid),          //  output,    width = 1,                              .readdatavalid
		.ecpri_csr_waitrequest               (mm_interconnect_0_ecpri_oran_0_ecpri_csr_waitrequest),            //  output,    width = 1,                              .waitrequest
		.oran_csr_address                    (mm_interconnect_0_ecpri_oran_0_oran_csr_address),                 //   input,   width = 10,                      oran_csr.address
		.oran_csr_write                      (mm_interconnect_0_ecpri_oran_0_oran_csr_write),                   //   input,    width = 1,                              .write
		.oran_csr_read                       (mm_interconnect_0_ecpri_oran_0_oran_csr_read),                    //   input,    width = 1,                              .read
		.oran_csr_writedata                  (mm_interconnect_0_ecpri_oran_0_oran_csr_writedata),               //   input,   width = 32,                              .writedata
		.oran_csr_readdata                   (mm_interconnect_0_ecpri_oran_0_oran_csr_readdata),                //  output,   width = 32,                              .readdata
		.oran_csr_readdatavalid              (mm_interconnect_0_ecpri_oran_0_oran_csr_readdatavalid),           //  output,    width = 1,                              .readdatavalid
		.oran_csr_waitrequest                (mm_interconnect_0_ecpri_oran_0_oran_csr_waitrequest),             //  output,    width = 1,                              .waitrequest
		.clk_csr                             (clock_bridge_csr_out_clk_clk),                                    //   input,    width = 1,                     clock_csr.clk
		.clk_dsp                             (clock_bridge_dsp_out_clk_clk),                                    //   input,    width = 1,                     clock_dsp.clk
		.clk_ecpri_tx                        (clock_bridge_ecpri_tx_out_clk_clk),                               //   input,    width = 1,                clock_ecpri_tx.clk
		.clk_ecpri_rx                        (clock_bridge_ecpri_rx_out_clk_clk),                               //   input,    width = 1,                clock_ecpri_rx.clk
		.clk_eth_xran_dl                     (clock_bridge_eth_xran_dl_out_clk_clk),                            //   input,    width = 1,             clock_eth_xran_dl.clk
		.clk_eth_xran_ul                     (clock_bridge_eth_xran_ul_out_clk_clk),                            //   input,    width = 1,             clock_eth_xran_ul.clk
		.rst_dsp_n                           (reset_bridge_dsp_out_reset_reset),                                //   input,    width = 1,                   reset_dsp_n.reset_n
		.rst_ecpri_n                         (rst_ecpri_n_reset_n),                                             //   input,    width = 1,                   rst_ecpri_n.reset_n
		.rst_csr_n                           (~reset_bridge_csr_out_reset_reset),                               //   input,    width = 1,                   reset_csr_n.reset_n
		.rst_eth_xran_n_dl                   (reset_bridge_eth_xran_dl_out_reset_reset),                        //   input,    width = 1,           reset_eth_xran_dl_n.reset_n
		.rst_eth_xran_n_ul                   (reset_bridge_eth_xran_ul_out_reset_reset),                        //   input,    width = 1,           reset_eth_xran_ul_n.reset_n
		.coupling_pusch_avst_sink_valid_l1   (coupling_pusch_sink_l1_valid),                                    //   input,    width = 1,        coupling_pusch_sink_l1.valid
		.coupling_pusch_avst_sink_data_l1    (coupling_pusch_sink_l1_data),                                     //   input,   width = 32,                              .data
		.coupling_pusch_avst_sink_channel_l1 (coupling_pusch_sink_l1_channel),                                  //   input,   width = 16,                              .channel
		.coupling_pusch_avst_sink_sop_l1     (coupling_pusch_sink_l1_startofpacket),                            //   input,    width = 1,                              .startofpacket
		.coupling_pusch_avst_sink_eop_l1     (coupling_pusch_sink_l1_endofpacket),                              //   input,    width = 1,                              .endofpacket
		.coupling_pusch_avst_sink_valid_l2   (coupling_pusch_sink_l2_valid),                                    //   input,    width = 1,        coupling_pusch_sink_l2.valid
		.coupling_pusch_avst_sink_data_l2    (coupling_pusch_sink_l2_data),                                     //   input,   width = 32,                              .data
		.coupling_pusch_avst_sink_channel_l2 (coupling_pusch_sink_l2_channel),                                  //   input,   width = 16,                              .channel
		.coupling_pusch_avst_sink_sop_l2     (coupling_pusch_sink_l2_startofpacket),                            //   input,    width = 1,                              .startofpacket
		.coupling_pusch_avst_sink_eop_l2     (coupling_pusch_sink_l2_endofpacket),                              //   input,    width = 1,                              .endofpacket
		.coupling_prach_avst_sink_valid_l2   (coupling_prach_sink_l2_valid),                                    //   input,    width = 1,        coupling_prach_sink_l2.valid
		.coupling_prach_avst_sink_data_l2    (coupling_prach_sink_l2_data),                                     //   input,   width = 32,                              .data
		.coupling_prach_avst_sink_channel_l2 (coupling_prach_sink_l2_channel),                                  //   input,   width = 16,                              .channel
		.coupling_prach_avst_sink_sop_l2     (coupling_prach_sink_l2_startofpacket),                            //   input,    width = 1,                              .startofpacket
		.coupling_prach_avst_sink_eop_l2     (coupling_prach_sink_l2_endofpacket),                              //   input,    width = 1,                              .endofpacket
		.avst_source_ul_bridge_valid         (ecpri_oran_0_avst_source_ul_bridge_valid),                        //  output,    width = 1,         avst_source_ul_bridge.valid
		.avst_source_ul_bridge_data          (ecpri_oran_0_avst_source_ul_bridge_data),                         //  output,   width = 64,                              .data
		.avst_source_ul_bridge_ready         (ecpri_oran_0_avst_source_ul_bridge_ready),                        //   input,    width = 1,                              .ready
		.avst_source_ul_bridge_startofpacket (ecpri_oran_0_avst_source_ul_bridge_startofpacket),                //  output,    width = 1,                              .startofpacket
		.avst_source_ul_bridge_empty         (ecpri_oran_0_avst_source_ul_bridge_empty),                        //  output,    width = 3,                              .empty
		.avst_source_ul_bridge_endofpacket   (ecpri_oran_0_avst_source_ul_bridge_endofpacket),                  //  output,    width = 1,                              .endofpacket
		.avst_sink_dl_valid                  (avalon_st_adapter_out_0_valid),                                   //   input,    width = 1,                  avst_sink_dl.valid
		.avst_sink_dl_data                   (avalon_st_adapter_out_0_data),                                    //   input,   width = 64,                              .data
		.avst_sink_dl_endofpacket            (avalon_st_adapter_out_0_endofpacket),                             //   input,    width = 1,                              .endofpacket
		.avst_sink_dl_ready                  (avalon_st_adapter_out_0_ready),                                   //  output,    width = 1,                              .ready
		.avst_sink_dl_startofpacket          (avalon_st_adapter_out_0_startofpacket),                           //   input,    width = 1,                              .startofpacket
		.avst_sink_dl_empty                  (avalon_st_adapter_out_0_empty),                                   //   input,    width = 3,                              .empty
		.avst_sink_dl_error                  (avalon_st_adapter_out_0_error),                                   //   input,    width = 6,                              .error
		.ecpri_ext_sink_valid                (ecpri_ext_sink_valid),                                            //   input,    width = 1,                ecpri_ext_sink.valid
		.ecpri_ext_sink_data                 (ecpri_ext_sink_data),                                             //   input,   width = 64,                              .data
		.ecpri_ext_sink_sop                  (ecpri_ext_sink_startofpacket),                                    //   input,    width = 1,                              .startofpacket
		.ecpri_ext_sink_eop                  (ecpri_ext_sink_endofpacket),                                      //   input,    width = 1,                              .endofpacket
		.ecpri_ext_sink_empty                (ecpri_ext_sink_empty),                                            //   input,    width = 3,                              .empty
		.ecpri_ext_sink_error                (ecpri_ext_sink_error),                                            //   input,    width = 1,                              .error
		.ecpri_ext_sink_ready                (ecpri_ext_sink_ready),                                            //  output,    width = 1,                              .ready
		.ecpri_ext_source_valid              (ecpri_ext_source_valid),                                          //  output,    width = 1,              ecpri_ext_source.valid
		.ecpri_ext_source_data               (ecpri_ext_source_data),                                           //  output,   width = 64,                              .data
		.ecpri_ext_source_sop                (ecpri_ext_source_startofpacket),                                  //  output,    width = 1,                              .startofpacket
		.ecpri_ext_source_eop                (ecpri_ext_source_endofpacket),                                    //  output,    width = 1,                              .endofpacket
		.ecpri_ext_source_empty              (ecpri_ext_source_empty),                                          //  output,    width = 3,                              .empty
		.ecpri_ext_source_error              (ecpri_ext_source_error),                                          //  output,    width = 6,                              .error
		.xran_demapper_source_valid          (xran_demapper_source_valid),                                      //  output,    width = 1,          xran_demapper_source.valid
		.xran_demapper_source_data           (xran_demapper_source_data),                                       //  output,  width = 128,                              .data
		.xran_demapper_source_channel        (xran_demapper_source_channel),                                    //  output,   width = 16,                              .channel
		.xran_demapper_source_startofpacket  (xran_demapper_source_startofpacket),                              //  output,    width = 1,                              .startofpacket
		.xran_demapper_source_ready          (xran_demapper_source_ready),                                      //   input,    width = 1,                              .ready
		.xran_demapper_source_endofpacket    (xran_demapper_source_endofpacket),                                //  output,    width = 1,                              .endofpacket
		.xran_demapper_cplane_valid          (xran_demapper_cplane_source_valid),                               //  output,    width = 1,   xran_demapper_cplane_source.valid
		.xran_demapper_cplane_startofpacket  (xran_demapper_cplane_source_startofpacket),                       //  output,    width = 1,                              .startofpacket
		.xran_demapper_cplane_endofpacket    (xran_demapper_cplane_source_endofpacket),                         //  output,    width = 1,                              .endofpacket
		.o_mac_ptp_fp                        (ptp_tod_o_mac_ptp_fp),                                            //  output,   width = 22,                       ptp_tod.o_mac_ptp_fp
		.o_mac_ptp_ts_req                    (ptp_tod_o_mac_ptp_ts_req),                                        //  output,    width = 1,                              .o_mac_ptp_ts_req
		.i_mac_ptp_tx_ets_valid              (ptp_tod_i_mac_ptp_tx_ets_valid),                                  //   input,    width = 1,                              .i_mac_ptp_tx_ets_valid
		.i_mac_ptp_tx_ets                    (ptp_tod_i_mac_ptp_tx_ets),                                        //   input,   width = 96,                              .i_mac_ptp_tx_ets
		.i_mac_ptp_tx_ets_fp                 (ptp_tod_i_mac_ptp_tx_ets_fp),                                     //   input,   width = 22,                              .i_mac_ptp_tx_ets_fp
		.i_mac_ptp_rx_its_valid              (ptp_tod_i_mac_ptp_rx_its_valid),                                  //   input,    width = 1,                              .i_mac_ptp_rx_its_valid
		.i_mac_ptp_rx_its                    (ptp_tod_i_mac_ptp_rx_its),                                        //   input,   width = 96,                              .i_mac_ptp_rx_its
		.i_ext_ptp_fp                        (ptp_tod_i_ext_ptp_fp),                                            //   input,   width = 20,                              .i_ext_ptp_fp
		.i_ext_ptp_ts_req                    (ptp_tod_i_ext_ptp_ts_req),                                        //   input,    width = 1,                              .i_ext_ptp_ts_req
		.o_ext_ptp_tx_ets_valid              (ptp_tod_o_ext_ptp_tx_ets_valid),                                  //  output,    width = 1,                              .o_ext_ptp_tx_ets_valid
		.o_ext_ptp_tx_ets                    (ptp_tod_o_ext_ptp_tx_ets),                                        //  output,   width = 96,                              .o_ext_ptp_tx_ets
		.o_ext_ptp_tx_ets_fp                 (ptp_tod_o_ext_ptp_tx_ets_fp),                                     //  output,   width = 20,                              .o_ext_ptp_tx_ets_fp
		.o_ext_ptp_rx_its                    (ptp_tod_o_ext_ptp_rx_its),                                        //  output,   width = 96,                              .o_ext_ptp_rx_its
		.o_ext_ptp_rx_its_valid              (ptp_tod_o_ext_ptp_rx_its_valid),                                  //  output,    width = 1,                              .o_ext_ptp_rx_its_valid
		.rx_pcs_ready                        (rx_pcs_ready_rx_pcs_ready),                                       //   input,    width = 1,                  rx_pcs_ready.rx_pcs_ready
		.tx_lanes_stable                     (tx_lanes_stable_tx_lanes_stable),                                 //   input,    width = 1,               tx_lanes_stable.tx_lanes_stable
		.rst_soft_n                          (rst_soft_n_rst_soft_n),                                           //   input,    width = 1,                    rst_soft_n.rst_soft_n
		.oran_tx_time_of_day_96b_data        (oran_tx_tod_96b_data_tdata),                                      //   input,   width = 96,          oran_tx_tod_96b_data.tdata
		.oran_tx_time_of_day_96b_valid       (oran_tx_tod_96b_data_tvalid),                                     //   input,    width = 1,                              .tvalid
		.oran_rx_time_of_day_96b_data        (oran_rx_tod_96b_data_tdata),                                      //   input,   width = 96,          oran_rx_tod_96b_data.tdata
		.oran_rx_time_of_day_96b_valid       (oran_rx_tod_96b_data_tvalid),                                     //   input,    width = 1,                              .tvalid
		.bw_config_cc1                       (bw_config_cc1_bw_config_cc1),                                     //   input,    width = 8,                 bw_config_cc1.bw_config_cc1
		.bw_config_cc2                       (bw_config_cc2_bw_config_cc2),                                     //   input,    width = 8,                 bw_config_cc2.bw_config_cc2
		.short_long_prach_select             (short_long_prach_select_data),                                    //   input,    width = 1,       short_long_prach_select.data
		.rx_rtc_id                           (rx_rtc_id_rx_rtc_id),                                             //  output,   width = 16,                     rx_rtc_id.rx_rtc_id
		.rx_rtc_id_dl                        (rx_rtc_id_dl_rx_rtc_id_dl),                                       //  output,   width = 16,                  rx_rtc_id_dl.rx_rtc_id_dl
		.rx_u_axc_id                         (rx_u_axc_id_rx_u_axc_id),                                         //  output,   width = 16,                   rx_u_axc_id.rx_u_axc_id
		.ul_rtc_id_intr                      (ul_rtc_id_intr_ul_rtc_id_intr),                                   //  output,    width = 1,                ul_rtc_id_intr.ul_rtc_id_intr
		.dl_rtc_id_intr                      (dl_rtc_id_intr_dl_rtc_id_intr),                                   //  output,    width = 1,                dl_rtc_id_intr.dl_rtc_id_intr
		.ul_axc_id_intr                      (ul_axc_id_intr_ul_axc_id_intr),                                   //  output,    width = 1,                ul_axc_id_intr.ul_axc_id_intr
		.dl_axc_id_intr                      (dl_axc_id_intr_dl_axc_id_intr),                                   //  output,    width = 1,                dl_axc_id_intr.dl_axc_id_intr
		.coupling_pusch_timing_ref           (coupling_pusch_timing_ref_data),                                  //   input,   width = 32,     coupling_pusch_timing_ref.data
		.coupling_prach_timing_ref           (coupling_prach_timing_ref_data),                                  //   input,   width = 32,     coupling_prach_timing_ref.data
		.coupling_prach_avst_sink_valid_l1   (coupling_prach_sink_l1_valid),                                    //   input,    width = 1,        coupling_prach_sink_l1.valid
		.coupling_prach_avst_sink_data_l1    (coupling_prach_sink_l1_data),                                     //   input,   width = 32,                              .data
		.coupling_prach_avst_sink_channel_l1 (coupling_prach_sink_l1_channel),                                  //   input,   width = 16,                              .channel
		.coupling_prach_avst_sink_sop_l1     (coupling_prach_sink_l1_startofpacket),                            //   input,    width = 1,                              .startofpacket
		.coupling_prach_avst_sink_eop_l1     (coupling_prach_sink_l1_endofpacket),                              //   input,    width = 1,                              .endofpacket
		.downlink_eaxc_id_concat             (downlink_eaxc_id_concat_data),                                    //   input,  width = 128,       downlink_eaxc_id_concat.data
		.oran_rx_uplane_concat               (oran_rx_uplane_concat_data),                                      //  output,   width = 68,         oran_rx_uplane_concat.data
		.oran_rx_cplane_concat               (oran_rx_cplane_concat_data),                                      //  output,  width = 190,         oran_rx_cplane_concat.data
		.uplink_eaxc_id_concat               (uplink_eaxc_id_concat_data),                                      //   input,  width = 256,         uplink_eaxc_id_concat.data
		.ul_start_pulse_latch                (coupling_ul_start_pulse_latch_data),                              //   input,    width = 1, coupling_ul_start_pulse_latch.data
		.fh_comp_csr_address                 (mm_interconnect_0_ecpri_oran_0_fh_comp_csr_address),              //   input,    width = 4,                   fh_comp_csr.address
		.fh_comp_csr_write                   (mm_interconnect_0_ecpri_oran_0_fh_comp_csr_write),                //   input,    width = 1,                              .write
		.fh_comp_csr_read                    (mm_interconnect_0_ecpri_oran_0_fh_comp_csr_read),                 //   input,    width = 1,                              .read
		.fh_comp_csr_writedata               (mm_interconnect_0_ecpri_oran_0_fh_comp_csr_writedata),            //   input,   width = 32,                              .writedata
		.fh_comp_csr_readdata                (mm_interconnect_0_ecpri_oran_0_fh_comp_csr_readdata),             //  output,   width = 32,                              .readdata
		.fh_comp_csr_readdatavalid           (mm_interconnect_0_ecpri_oran_0_fh_comp_csr_readdatavalid),        //  output,    width = 1,                              .readdatavalid
		.fh_comp_csr_waitrequest             (mm_interconnect_0_ecpri_oran_0_fh_comp_csr_waitrequest),          //  output,    width = 1,                              .waitrequest
		.oran_ss_config_csr_address          (mm_interconnect_0_ecpri_oran_0_oran_ss_config_csr_address),       //   input,    width = 8,            oran_ss_config_csr.address
		.oran_ss_config_csr_write            (mm_interconnect_0_ecpri_oran_0_oran_ss_config_csr_write),         //   input,    width = 1,                              .write
		.oran_ss_config_csr_writedata        (mm_interconnect_0_ecpri_oran_0_oran_ss_config_csr_writedata),     //   input,   width = 32,                              .writedata
		.oran_ss_config_csr_readdata         (mm_interconnect_0_ecpri_oran_0_oran_ss_config_csr_readdata),      //  output,   width = 32,                              .readdata
		.oran_ss_config_csr_read             (mm_interconnect_0_ecpri_oran_0_oran_ss_config_csr_read),          //   input,    width = 1,                              .read
		.oran_ss_config_csr_readdata_valid   (mm_interconnect_0_ecpri_oran_0_oran_ss_config_csr_readdatavalid), //  output,    width = 1,                              .readdatavalid
		.oran_ss_config_csr_waitrequest      (mm_interconnect_0_ecpri_oran_0_oran_ss_config_csr_waitrequest),   //  output,    width = 1,                              .waitrequest
		.tod                                 (tod_data),                                                        //   input,   width = 96,                           tod.data
		.radio_config_status                 (radio_config_status_data),                                        //   input,   width = 56,           radio_config_status.data
		.dl_input_hfn_pulse                  (dl_input_hfn_pulse_data),                                         //   input,    width = 1,            dl_input_hfn_pulse.data
		.xran_timestamp_ram_read             (xran_timestamp_mem_read),                                         //   input,    width = 1,            xran_timestamp_mem.read
		.xran_timestamp_ram_readdata         (xran_timestamp_mem_readdata),                                     //  output,   width = 64,                              .readdata
		.timeout_cntr_intr_uplane            (timeout_cntr_intr_uplane_irq),                                    //  output,    width = 1,      timeout_cntr_intr_uplane.irq
		.timeout_cntr_intr_cplane            (timeout_cntr_intr_cplane_irq),                                    //  output,    width = 1,      timeout_cntr_intr_cplane.irq
		.fifo_full_intr                      (fifo_full_intr_irq),                                              //  output,    width = 1,                fifo_full_intr.irq
		.tx_ptp_fp_bridge                    (ecpri_oran_0_tx_ptp_req_fp_fingerprint),                          //  output,   width = 32,                 tx_ptp_req_fp.fingerprint
		.tx_ptp_ts_req_bridge                (ecpri_oran_0_tx_ptp_req_fp_ts_request)                            //  output,    width = 1,                              .ts_request
	);

	ecpri_oran_top_mm_bridge_0 h2f_lw_bridge (
		.clk              (clock_bridge_csr_out_clk_clk),     //   input,   width = 1,   clk.clk
		.reset            (reset_bridge_csr_out_reset_reset), //   input,   width = 1, reset.reset
		.s0_waitrequest   (h2f_lw_bridge_s0_waitrequest),     //  output,   width = 1,    s0.waitrequest
		.s0_readdata      (h2f_lw_bridge_s0_readdata),        //  output,  width = 32,      .readdata
		.s0_readdatavalid (h2f_lw_bridge_s0_readdatavalid),   //  output,   width = 1,      .readdatavalid
		.s0_burstcount    (h2f_lw_bridge_s0_burstcount),      //   input,   width = 1,      .burstcount
		.s0_writedata     (h2f_lw_bridge_s0_writedata),       //   input,  width = 32,      .writedata
		.s0_address       (h2f_lw_bridge_s0_address),         //   input,  width = 14,      .address
		.s0_write         (h2f_lw_bridge_s0_write),           //   input,   width = 1,      .write
		.s0_read          (h2f_lw_bridge_s0_read),            //   input,   width = 1,      .read
		.s0_byteenable    (h2f_lw_bridge_s0_byteenable),      //   input,   width = 4,      .byteenable
		.s0_debugaccess   (h2f_lw_bridge_s0_debugaccess),     //   input,   width = 1,      .debugaccess
		.m0_waitrequest   (h2f_lw_bridge_m0_waitrequest),     //   input,   width = 1,    m0.waitrequest
		.m0_readdata      (h2f_lw_bridge_m0_readdata),        //   input,  width = 32,      .readdata
		.m0_readdatavalid (h2f_lw_bridge_m0_readdatavalid),   //   input,   width = 1,      .readdatavalid
		.m0_burstcount    (h2f_lw_bridge_m0_burstcount),      //  output,   width = 1,      .burstcount
		.m0_writedata     (h2f_lw_bridge_m0_writedata),       //  output,  width = 32,      .writedata
		.m0_address       (h2f_lw_bridge_m0_address),         //  output,  width = 14,      .address
		.m0_write         (h2f_lw_bridge_m0_write),           //  output,   width = 1,      .write
		.m0_read          (h2f_lw_bridge_m0_read),            //  output,   width = 1,      .read
		.m0_byteenable    (h2f_lw_bridge_m0_byteenable),      //  output,   width = 4,      .byteenable
		.m0_debugaccess   (h2f_lw_bridge_m0_debugaccess)      //  output,   width = 1,      .debugaccess
	);

	ecpri_oran_top_reset_bridge_csr reset_bridge_csr (
		.clk       (clock_bridge_csr_out_clk_clk),     //   input,  width = 1,       clk.clk
		.in_reset  (csr_in_reset_reset),               //   input,  width = 1,  in_reset.reset
		.out_reset (reset_bridge_csr_out_reset_reset)  //  output,  width = 1, out_reset.reset
	);

	reset_bridge_dsp reset_bridge_dsp (
		.clk         (clock_bridge_dsp_out_clk_clk),     //   input,  width = 1,       clk.clk
		.in_reset_n  (dsp_in_reset_reset_n),             //   input,  width = 1,  in_reset.reset_n
		.out_reset_n (reset_bridge_dsp_out_reset_reset)  //  output,  width = 1, out_reset.reset_n
	);

	reset_bridge_dsp reset_bridge_eth_xran_dl (
		.clk         (clock_bridge_eth_xran_dl_out_clk_clk),     //   input,  width = 1,       clk.clk
		.in_reset_n  (eth_xran_dl_in_reset_reset_n),             //   input,  width = 1,  in_reset.reset_n
		.out_reset_n (reset_bridge_eth_xran_dl_out_reset_reset)  //  output,  width = 1, out_reset.reset_n
	);

	reset_bridge_dsp reset_bridge_eth_xran_ul (
		.clk         (clock_bridge_eth_xran_ul_out_clk_clk),     //   input,  width = 1,       clk.clk
		.in_reset_n  (eth_xran_ul_in_reset_reset_n),             //   input,  width = 1,  in_reset.reset_n
		.out_reset_n (reset_bridge_eth_xran_ul_out_reset_reset)  //  output,  width = 1, out_reset.reset_n
	);

	ecpri_oran_top_reset_bridge_0 reset_bridge_mac (
		.clk         (clock_bridge_ecpri_tx_out_clk_clk),   //   input,  width = 1,       clk.clk
		.in_reset_n  (~rst_controller_001_reset_out_reset), //   input,  width = 1,  in_reset.reset_n
		.out_reset_n (reset_bridge_mac_out_reset_reset)     //  output,  width = 1, out_reset.reset_n
	);

	ecpri_oran_top_altera_mm_interconnect_1920_u73qfxa mm_interconnect_0 (
		.h2f_lw_bridge_m0_address                                      (h2f_lw_bridge_m0_address),                                        //   input,  width = 14,                                        h2f_lw_bridge_m0.address
		.h2f_lw_bridge_m0_waitrequest                                  (h2f_lw_bridge_m0_waitrequest),                                    //  output,   width = 1,                                                        .waitrequest
		.h2f_lw_bridge_m0_burstcount                                   (h2f_lw_bridge_m0_burstcount),                                     //   input,   width = 1,                                                        .burstcount
		.h2f_lw_bridge_m0_byteenable                                   (h2f_lw_bridge_m0_byteenable),                                     //   input,   width = 4,                                                        .byteenable
		.h2f_lw_bridge_m0_read                                         (h2f_lw_bridge_m0_read),                                           //   input,   width = 1,                                                        .read
		.h2f_lw_bridge_m0_readdata                                     (h2f_lw_bridge_m0_readdata),                                       //  output,  width = 32,                                                        .readdata
		.h2f_lw_bridge_m0_readdatavalid                                (h2f_lw_bridge_m0_readdatavalid),                                  //  output,   width = 1,                                                        .readdatavalid
		.h2f_lw_bridge_m0_write                                        (h2f_lw_bridge_m0_write),                                          //   input,   width = 1,                                                        .write
		.h2f_lw_bridge_m0_writedata                                    (h2f_lw_bridge_m0_writedata),                                      //   input,  width = 32,                                                        .writedata
		.h2f_lw_bridge_m0_debugaccess                                  (h2f_lw_bridge_m0_debugaccess),                                    //   input,   width = 1,                                                        .debugaccess
		.ecpri_oran_0_ecpri_csr_address                                (mm_interconnect_0_ecpri_oran_0_ecpri_csr_address),                //  output,  width = 10,                                  ecpri_oran_0_ecpri_csr.address
		.ecpri_oran_0_ecpri_csr_write                                  (mm_interconnect_0_ecpri_oran_0_ecpri_csr_write),                  //  output,   width = 1,                                                        .write
		.ecpri_oran_0_ecpri_csr_read                                   (mm_interconnect_0_ecpri_oran_0_ecpri_csr_read),                   //  output,   width = 1,                                                        .read
		.ecpri_oran_0_ecpri_csr_readdata                               (mm_interconnect_0_ecpri_oran_0_ecpri_csr_readdata),               //   input,  width = 32,                                                        .readdata
		.ecpri_oran_0_ecpri_csr_writedata                              (mm_interconnect_0_ecpri_oran_0_ecpri_csr_writedata),              //  output,  width = 32,                                                        .writedata
		.ecpri_oran_0_ecpri_csr_readdatavalid                          (mm_interconnect_0_ecpri_oran_0_ecpri_csr_readdatavalid),          //   input,   width = 1,                                                        .readdatavalid
		.ecpri_oran_0_ecpri_csr_waitrequest                            (mm_interconnect_0_ecpri_oran_0_ecpri_csr_waitrequest),            //   input,   width = 1,                                                        .waitrequest
		.ecpri_oran_0_fh_comp_csr_address                              (mm_interconnect_0_ecpri_oran_0_fh_comp_csr_address),              //  output,   width = 4,                                ecpri_oran_0_fh_comp_csr.address
		.ecpri_oran_0_fh_comp_csr_write                                (mm_interconnect_0_ecpri_oran_0_fh_comp_csr_write),                //  output,   width = 1,                                                        .write
		.ecpri_oran_0_fh_comp_csr_read                                 (mm_interconnect_0_ecpri_oran_0_fh_comp_csr_read),                 //  output,   width = 1,                                                        .read
		.ecpri_oran_0_fh_comp_csr_readdata                             (mm_interconnect_0_ecpri_oran_0_fh_comp_csr_readdata),             //   input,  width = 32,                                                        .readdata
		.ecpri_oran_0_fh_comp_csr_writedata                            (mm_interconnect_0_ecpri_oran_0_fh_comp_csr_writedata),            //  output,  width = 32,                                                        .writedata
		.ecpri_oran_0_fh_comp_csr_readdatavalid                        (mm_interconnect_0_ecpri_oran_0_fh_comp_csr_readdatavalid),        //   input,   width = 1,                                                        .readdatavalid
		.ecpri_oran_0_fh_comp_csr_waitrequest                          (mm_interconnect_0_ecpri_oran_0_fh_comp_csr_waitrequest),          //   input,   width = 1,                                                        .waitrequest
		.ecpri_oran_0_oran_csr_address                                 (mm_interconnect_0_ecpri_oran_0_oran_csr_address),                 //  output,  width = 10,                                   ecpri_oran_0_oran_csr.address
		.ecpri_oran_0_oran_csr_write                                   (mm_interconnect_0_ecpri_oran_0_oran_csr_write),                   //  output,   width = 1,                                                        .write
		.ecpri_oran_0_oran_csr_read                                    (mm_interconnect_0_ecpri_oran_0_oran_csr_read),                    //  output,   width = 1,                                                        .read
		.ecpri_oran_0_oran_csr_readdata                                (mm_interconnect_0_ecpri_oran_0_oran_csr_readdata),                //   input,  width = 32,                                                        .readdata
		.ecpri_oran_0_oran_csr_writedata                               (mm_interconnect_0_ecpri_oran_0_oran_csr_writedata),               //  output,  width = 32,                                                        .writedata
		.ecpri_oran_0_oran_csr_readdatavalid                           (mm_interconnect_0_ecpri_oran_0_oran_csr_readdatavalid),           //   input,   width = 1,                                                        .readdatavalid
		.ecpri_oran_0_oran_csr_waitrequest                             (mm_interconnect_0_ecpri_oran_0_oran_csr_waitrequest),             //   input,   width = 1,                                                        .waitrequest
		.ecpri_oran_0_oran_ss_config_csr_address                       (mm_interconnect_0_ecpri_oran_0_oran_ss_config_csr_address),       //  output,   width = 8,                         ecpri_oran_0_oran_ss_config_csr.address
		.ecpri_oran_0_oran_ss_config_csr_write                         (mm_interconnect_0_ecpri_oran_0_oran_ss_config_csr_write),         //  output,   width = 1,                                                        .write
		.ecpri_oran_0_oran_ss_config_csr_read                          (mm_interconnect_0_ecpri_oran_0_oran_ss_config_csr_read),          //  output,   width = 1,                                                        .read
		.ecpri_oran_0_oran_ss_config_csr_readdata                      (mm_interconnect_0_ecpri_oran_0_oran_ss_config_csr_readdata),      //   input,  width = 32,                                                        .readdata
		.ecpri_oran_0_oran_ss_config_csr_writedata                     (mm_interconnect_0_ecpri_oran_0_oran_ss_config_csr_writedata),     //  output,  width = 32,                                                        .writedata
		.ecpri_oran_0_oran_ss_config_csr_readdatavalid                 (mm_interconnect_0_ecpri_oran_0_oran_ss_config_csr_readdatavalid), //   input,   width = 1,                                                        .readdatavalid
		.ecpri_oran_0_oran_ss_config_csr_waitrequest                   (mm_interconnect_0_ecpri_oran_0_oran_ss_config_csr_waitrequest),   //   input,   width = 1,                                                        .waitrequest
		.h2f_lw_bridge_reset_reset_bridge_in_reset_reset               (rst_controller_002_reset_out_reset),                              //   input,   width = 1,               h2f_lw_bridge_reset_reset_bridge_in_reset.reset
		.h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset_reset (rst_controller_002_reset_out_reset),                              //   input,   width = 1, h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset.reset
		.clock_bridge_csr_out_clk_clk                                  (clock_bridge_csr_out_clk_clk)                                     //   input,   width = 1,                                clock_bridge_csr_out_clk.clk
	);

	ecpri_oran_top_altera_avalon_st_adapter_1920_jd3c5fa #(
		.inBitsPerSymbol (8),
		.inUsePackets    (1),
		.inDataWidth     (64),
		.inChannelWidth  (0),
		.inErrorWidth    (6),
		.inUseEmptyPort  (1),
		.inUseValid      (1),
		.inUseReady      (0),
		.inReadyLatency  (0),
		.outDataWidth    (64),
		.outChannelWidth (0),
		.outErrorWidth   (6),
		.outUseEmptyPort (1),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk        (clock_bridge_ecpri_rx_out_clk_clk),            //   input,   width = 1, in_clk_0.clk
		.in_rst_0_reset      (rst_controller_reset_out_reset),               //   input,   width = 1, in_rst_0.reset
		.in_0_data           (avst_axist_bridge_0_avst_rx_if_data),          //   input,  width = 64,     in_0.data
		.in_0_valid          (avst_axist_bridge_0_avst_rx_if_valid),         //   input,   width = 1,         .valid
		.in_0_startofpacket  (avst_axist_bridge_0_avst_rx_if_startofpacket), //   input,   width = 1,         .startofpacket
		.in_0_endofpacket    (avst_axist_bridge_0_avst_rx_if_endofpacket),   //   input,   width = 1,         .endofpacket
		.in_0_empty          (avst_axist_bridge_0_avst_rx_if_empty),         //   input,   width = 3,         .empty
		.in_0_error          (avst_axist_bridge_0_avst_rx_if_error),         //   input,   width = 6,         .error
		.out_0_data          (avalon_st_adapter_out_0_data),                 //  output,  width = 64,    out_0.data
		.out_0_valid         (avalon_st_adapter_out_0_valid),                //  output,   width = 1,         .valid
		.out_0_ready         (avalon_st_adapter_out_0_ready),                //   input,   width = 1,         .ready
		.out_0_startofpacket (avalon_st_adapter_out_0_startofpacket),        //  output,   width = 1,         .startofpacket
		.out_0_endofpacket   (avalon_st_adapter_out_0_endofpacket),          //  output,   width = 1,         .endofpacket
		.out_0_empty         (avalon_st_adapter_out_0_empty),                //  output,   width = 3,         .empty
		.out_0_error         (avalon_st_adapter_out_0_error)                 //  output,   width = 6,         .error
	);

	ecpri_oran_top_altera_avalon_st_adapter_1920_x2kj6fa #(
		.inBitsPerSymbol (8),
		.inUsePackets    (1),
		.inDataWidth     (64),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (1),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (64),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (1),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_001 (
		.in_clk_0_clk        (clock_bridge_ecpri_tx_out_clk_clk),                //   input,   width = 1, in_clk_0.clk
		.in_rst_0_reset      (~reset_bridge_mac_out_reset_reset),                //   input,   width = 1, in_rst_0.reset
		.in_0_data           (ecpri_oran_0_avst_source_ul_bridge_data),          //   input,  width = 64,     in_0.data
		.in_0_valid          (ecpri_oran_0_avst_source_ul_bridge_valid),         //   input,   width = 1,         .valid
		.in_0_ready          (ecpri_oran_0_avst_source_ul_bridge_ready),         //  output,   width = 1,         .ready
		.in_0_startofpacket  (ecpri_oran_0_avst_source_ul_bridge_startofpacket), //   input,   width = 1,         .startofpacket
		.in_0_endofpacket    (ecpri_oran_0_avst_source_ul_bridge_endofpacket),   //   input,   width = 1,         .endofpacket
		.in_0_empty          (ecpri_oran_0_avst_source_ul_bridge_empty),         //   input,   width = 3,         .empty
		.out_0_data          (avalon_st_adapter_001_out_0_data),                 //  output,  width = 64,    out_0.data
		.out_0_valid         (avalon_st_adapter_001_out_0_valid),                //  output,   width = 1,         .valid
		.out_0_ready         (avalon_st_adapter_001_out_0_ready),                //   input,   width = 1,         .ready
		.out_0_startofpacket (avalon_st_adapter_001_out_0_startofpacket),        //  output,   width = 1,         .startofpacket
		.out_0_endofpacket   (avalon_st_adapter_001_out_0_endofpacket),          //  output,   width = 1,         .endofpacket
		.out_0_empty         (avalon_st_adapter_001_out_0_empty),                //  output,   width = 3,         .empty
		.out_0_error         (avalon_st_adapter_001_out_0_error)                 //  output,   width = 1,         .error
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (1),
		.OUTPUT_RESET_SYNC_EDGES   ("deassert"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (0),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller (
		.reset_in0      (~reset_bridge_mac_out_reset_reset), //   input,  width = 1, reset_in0.reset
		.clk            (clock_bridge_ecpri_rx_out_clk_clk), //   input,  width = 1,       clk.clk
		.reset_out      (rst_controller_reset_out_reset),    //  output,  width = 1, reset_out.reset
		.reset_req      (),                                  // (terminated),                       
		.reset_req_in0  (1'b0),                              // (terminated),                       
		.reset_in1      (1'b0),                              // (terminated),                       
		.reset_req_in1  (1'b0),                              // (terminated),                       
		.reset_in2      (1'b0),                              // (terminated),                       
		.reset_req_in2  (1'b0),                              // (terminated),                       
		.reset_in3      (1'b0),                              // (terminated),                       
		.reset_req_in3  (1'b0),                              // (terminated),                       
		.reset_in4      (1'b0),                              // (terminated),                       
		.reset_req_in4  (1'b0),                              // (terminated),                       
		.reset_in5      (1'b0),                              // (terminated),                       
		.reset_req_in5  (1'b0),                              // (terminated),                       
		.reset_in6      (1'b0),                              // (terminated),                       
		.reset_req_in6  (1'b0),                              // (terminated),                       
		.reset_in7      (1'b0),                              // (terminated),                       
		.reset_req_in7  (1'b0),                              // (terminated),                       
		.reset_in8      (1'b0),                              // (terminated),                       
		.reset_req_in8  (1'b0),                              // (terminated),                       
		.reset_in9      (1'b0),                              // (terminated),                       
		.reset_req_in9  (1'b0),                              // (terminated),                       
		.reset_in10     (1'b0),                              // (terminated),                       
		.reset_req_in10 (1'b0),                              // (terminated),                       
		.reset_in11     (1'b0),                              // (terminated),                       
		.reset_req_in11 (1'b0),                              // (terminated),                       
		.reset_in12     (1'b0),                              // (terminated),                       
		.reset_req_in12 (1'b0),                              // (terminated),                       
		.reset_in13     (1'b0),                              // (terminated),                       
		.reset_req_in13 (1'b0),                              // (terminated),                       
		.reset_in14     (1'b0),                              // (terminated),                       
		.reset_req_in14 (1'b0),                              // (terminated),                       
		.reset_in15     (1'b0),                              // (terminated),                       
		.reset_req_in15 (1'b0)                               // (terminated),                       
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (1),
		.OUTPUT_RESET_SYNC_EDGES   ("deassert"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (0),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller_001 (
		.reset_in0      (reset_bridge_csr_out_reset_reset),   //   input,  width = 1, reset_in0.reset
		.clk            (clock_bridge_ecpri_tx_out_clk_clk),  //   input,  width = 1,       clk.clk
		.reset_out      (rst_controller_001_reset_out_reset), //  output,  width = 1, reset_out.reset
		.reset_req      (),                                   // (terminated),                       
		.reset_req_in0  (1'b0),                               // (terminated),                       
		.reset_in1      (1'b0),                               // (terminated),                       
		.reset_req_in1  (1'b0),                               // (terminated),                       
		.reset_in2      (1'b0),                               // (terminated),                       
		.reset_req_in2  (1'b0),                               // (terminated),                       
		.reset_in3      (1'b0),                               // (terminated),                       
		.reset_req_in3  (1'b0),                               // (terminated),                       
		.reset_in4      (1'b0),                               // (terminated),                       
		.reset_req_in4  (1'b0),                               // (terminated),                       
		.reset_in5      (1'b0),                               // (terminated),                       
		.reset_req_in5  (1'b0),                               // (terminated),                       
		.reset_in6      (1'b0),                               // (terminated),                       
		.reset_req_in6  (1'b0),                               // (terminated),                       
		.reset_in7      (1'b0),                               // (terminated),                       
		.reset_req_in7  (1'b0),                               // (terminated),                       
		.reset_in8      (1'b0),                               // (terminated),                       
		.reset_req_in8  (1'b0),                               // (terminated),                       
		.reset_in9      (1'b0),                               // (terminated),                       
		.reset_req_in9  (1'b0),                               // (terminated),                       
		.reset_in10     (1'b0),                               // (terminated),                       
		.reset_req_in10 (1'b0),                               // (terminated),                       
		.reset_in11     (1'b0),                               // (terminated),                       
		.reset_req_in11 (1'b0),                               // (terminated),                       
		.reset_in12     (1'b0),                               // (terminated),                       
		.reset_req_in12 (1'b0),                               // (terminated),                       
		.reset_in13     (1'b0),                               // (terminated),                       
		.reset_req_in13 (1'b0),                               // (terminated),                       
		.reset_in14     (1'b0),                               // (terminated),                       
		.reset_req_in14 (1'b0),                               // (terminated),                       
		.reset_in15     (1'b0),                               // (terminated),                       
		.reset_req_in15 (1'b0)                                // (terminated),                       
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (1),
		.OUTPUT_RESET_SYNC_EDGES   ("both"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (0),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller_002 (
		.reset_in0      (reset_bridge_csr_out_reset_reset),   //   input,  width = 1, reset_in0.reset
		.clk            (clock_bridge_csr_out_clk_clk),       //   input,  width = 1,       clk.clk
		.reset_out      (rst_controller_002_reset_out_reset), //  output,  width = 1, reset_out.reset
		.reset_req      (),                                   // (terminated),                       
		.reset_req_in0  (1'b0),                               // (terminated),                       
		.reset_in1      (1'b0),                               // (terminated),                       
		.reset_req_in1  (1'b0),                               // (terminated),                       
		.reset_in2      (1'b0),                               // (terminated),                       
		.reset_req_in2  (1'b0),                               // (terminated),                       
		.reset_in3      (1'b0),                               // (terminated),                       
		.reset_req_in3  (1'b0),                               // (terminated),                       
		.reset_in4      (1'b0),                               // (terminated),                       
		.reset_req_in4  (1'b0),                               // (terminated),                       
		.reset_in5      (1'b0),                               // (terminated),                       
		.reset_req_in5  (1'b0),                               // (terminated),                       
		.reset_in6      (1'b0),                               // (terminated),                       
		.reset_req_in6  (1'b0),                               // (terminated),                       
		.reset_in7      (1'b0),                               // (terminated),                       
		.reset_req_in7  (1'b0),                               // (terminated),                       
		.reset_in8      (1'b0),                               // (terminated),                       
		.reset_req_in8  (1'b0),                               // (terminated),                       
		.reset_in9      (1'b0),                               // (terminated),                       
		.reset_req_in9  (1'b0),                               // (terminated),                       
		.reset_in10     (1'b0),                               // (terminated),                       
		.reset_req_in10 (1'b0),                               // (terminated),                       
		.reset_in11     (1'b0),                               // (terminated),                       
		.reset_req_in11 (1'b0),                               // (terminated),                       
		.reset_in12     (1'b0),                               // (terminated),                       
		.reset_req_in12 (1'b0),                               // (terminated),                       
		.reset_in13     (1'b0),                               // (terminated),                       
		.reset_req_in13 (1'b0),                               // (terminated),                       
		.reset_in14     (1'b0),                               // (terminated),                       
		.reset_req_in14 (1'b0),                               // (terminated),                       
		.reset_in15     (1'b0),                               // (terminated),                       
		.reset_req_in15 (1'b0)                                // (terminated),                       
	);

endmodule
