#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fdcf8c2d590 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fdcf8c2e200 .scope module, "CPU_testbench" "CPU_testbench" 3 1;
 .timescale 0 0;
P_0x7fdcf8c1eda0 .param/l "TIMEOUT_CYCLES" 0 3 8, +C4<00000000000000000000000000000000000000000000000000000000000101001>;
enum0x7fdcf8c07380 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x7fdcf8c57d60_0 .net *"_ivl_11", 7 0, L_0x7fdcf8c58b00;  1 drivers
v0x7fdcf8c57e00_0 .net *"_ivl_16", 7 0, L_0x7fdcf8c58d50;  1 drivers
v0x7fdcf8c57ea0_0 .net *"_ivl_3", 7 0, L_0x7fdcf8c589a0;  1 drivers
v0x7fdcf8c57f30_0 .net *"_ivl_7", 7 0, L_0x7fdcf8c58a40;  1 drivers
v0x7fdcf8c57fe0_0 .net "active", 0 0, v0x7fdcf8c55880_0;  1 drivers
v0x7fdcf8c580b0_0 .net "address", 31 0, L_0x7fdcf8f2a050;  1 drivers
v0x7fdcf8c58140_0 .net "byteenable", 3 0, L_0x7fdcf8f0be80;  1 drivers
v0x7fdcf8c58260_0 .var "clk", 0 0;
v0x7fdcf8c582f0_0 .net "read", 0 0, v0x7fdcf8c4f8b0_0;  1 drivers
v0x7fdcf8c58400_0 .net "readdata", 31 0, v0x7fdcf8c57850_0;  1 drivers
v0x7fdcf8c58490_0 .net "readdata_to_CPU", 31 0, L_0x7fdcf8c58ba0;  1 drivers
v0x7fdcf8c58520_0 .net "register_v0", 31 0, L_0x7fdcf8c59060;  1 drivers
v0x7fdcf8c585d0_0 .var "reset", 0 0;
v0x7fdcf8c58660_0 .net "state", 2 0, v0x7fdcf8c52e50_0;  1 drivers
v0x7fdcf8c586f0_0 .var "waitrequest", 0 0;
v0x7fdcf8c58780_0 .net "write", 0 0, v0x7fdcf8c4f940_0;  1 drivers
v0x7fdcf8c58810_0 .net "writedata", 31 0, L_0x7fdcf8f30b20;  1 drivers
E_0x7fdcf8c386b0 .event negedge, v0x7fdcf8c4be00_0;
L_0x7fdcf8c589a0 .part v0x7fdcf8c57850_0, 24, 8;
L_0x7fdcf8c58a40 .part v0x7fdcf8c57850_0, 16, 8;
L_0x7fdcf8c58b00 .part v0x7fdcf8c57850_0, 8, 8;
L_0x7fdcf8c58ba0 .concat8 [ 8 8 8 8], L_0x7fdcf8c589a0, L_0x7fdcf8c58a40, L_0x7fdcf8c58b00, L_0x7fdcf8c58d50;
L_0x7fdcf8c58d50 .part v0x7fdcf8c57850_0, 0, 8;
S_0x7fdcf8c32780 .scope module, "datapath" "mips_cpu_bus" 3 93, 4 2 0, S_0x7fdcf8c2e200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
    .port_info 11 /OUTPUT 3 "state";
L_0x7fdcf8c59060 .functor BUFZ 32, v0x7fdcf8c53da0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fdcf8c59180 .functor AND 1, v0x7fdcf8c4fc20_0, L_0x7fdcf8f306a0, C4<1>, C4<1>;
L_0x7fdcf8c59230 .functor OR 1, L_0x7fdcf8c59180, v0x7fdcf8c4fb80_0, C4<0>, C4<0>;
v0x7fdcf8c53c00_0 .net "ALUAmux2to1", 31 0, L_0x7fdcf8f140e0;  1 drivers
v0x7fdcf8c53cd0_0 .net "ALUB", 31 0, v0x7fdcf8c4b020_0;  1 drivers
v0x7fdcf8c53da0_0 .var "ALUOut", 31 0;
v0x7fdcf8c53e70_0 .net "ALUSrcA", 0 0, v0x7fdcf8c4f510_0;  1 drivers
v0x7fdcf8c53f00_0 .net "ALUSrcB", 1 0, v0x7fdcf8c4f5a0_0;  1 drivers
v0x7fdcf8c54010_0 .net "ALU_MULTorDIV_result", 63 0, v0x7fdcf8c496c0_0;  1 drivers
v0x7fdcf8c540e0_0 .net "ALU_result", 31 0, v0x7fdcf8c49760_0;  1 drivers
v0x7fdcf8c541b0_0 .net "ALUctl", 3 0, v0x7fdcf8c4f660_0;  1 drivers
v0x7fdcf8c54280_0 .net "Decodemux2to1", 31 0, L_0x7fdcf8f1f500;  1 drivers
v0x7fdcf8c54390_0 .net "HI", 31 0, v0x7fdcf8c4b9b0_0;  1 drivers
v0x7fdcf8c54420_0 .net "IRWrite", 0 0, v0x7fdcf8c4f730_0;  1 drivers
v0x7fdcf8c544b0_0 .net "IorD", 0 0, v0x7fdcf8c4f7e0_0;  1 drivers
v0x7fdcf8c54580_0 .net "LO", 31 0, v0x7fdcf8c4ba50_0;  1 drivers
v0x7fdcf8c54610_0 .net "MemtoReg", 0 0, v0x7fdcf8c4f9d0_0;  1 drivers
v0x7fdcf8c546a0_0 .net "PC", 31 0, v0x7fdcf8c50920_0;  1 drivers
v0x7fdcf8c54730_0 .net "PCSource", 1 0, v0x7fdcf8c4fa60_0;  1 drivers
v0x7fdcf8c54800_0 .net "PCWrite", 0 0, v0x7fdcf8c4fb80_0;  1 drivers
v0x7fdcf8c54990_0 .net "PCWriteCond", 0 0, v0x7fdcf8c4fc20_0;  1 drivers
v0x7fdcf8c54a20_0 .net "RegDst", 0 0, v0x7fdcf8c4fcc0_0;  1 drivers
v0x7fdcf8c54ab0_0 .net "RegWrite", 0 0, v0x7fdcf8c4fd60_0;  1 drivers
v0x7fdcf8c54b40_0 .net "RegWritemux2to1", 31 0, L_0x7fdcf8f04f50;  1 drivers
v0x7fdcf8c54bd0_0 .net "Regmux2to1", 4 0, L_0x7fdcf8f090b0;  1 drivers
L_0x7fdcf8e73008 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c54c60_0 .net/2u *"_ivl_14", 2 0, L_0x7fdcf8e73008;  1 drivers
v0x7fdcf8c54cf0_0 .net *"_ivl_16", 0 0, L_0x7fdcf8f2e8b0;  1 drivers
v0x7fdcf8c54d80_0 .net *"_ivl_26", 31 0, L_0x7fdcf8f0bfc0;  1 drivers
L_0x7fdcf8e73560 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c54e10_0 .net *"_ivl_29", 30 0, L_0x7fdcf8e73560;  1 drivers
L_0x7fdcf8e735a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c54ec0_0 .net/2u *"_ivl_30", 31 0, L_0x7fdcf8e735a8;  1 drivers
v0x7fdcf8c54f70_0 .net *"_ivl_32", 0 0, L_0x7fdcf8f0c060;  1 drivers
v0x7fdcf8c55010_0 .net *"_ivl_35", 4 0, L_0x7fdcf8f08f70;  1 drivers
v0x7fdcf8c550c0_0 .net *"_ivl_37", 4 0, L_0x7fdcf8f09010;  1 drivers
v0x7fdcf8c55170_0 .net *"_ivl_40", 31 0, L_0x7fdcf8f09150;  1 drivers
L_0x7fdcf8e735f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c55220_0 .net *"_ivl_43", 30 0, L_0x7fdcf8e735f0;  1 drivers
L_0x7fdcf8e73638 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c552d0_0 .net/2u *"_ivl_44", 31 0, L_0x7fdcf8e73638;  1 drivers
v0x7fdcf8c548b0_0 .net *"_ivl_46", 0 0, L_0x7fdcf8f04eb0;  1 drivers
v0x7fdcf8c55560_0 .net *"_ivl_50", 31 0, L_0x7fdcf8f04ff0;  1 drivers
L_0x7fdcf8e73680 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c555f0_0 .net *"_ivl_53", 30 0, L_0x7fdcf8e73680;  1 drivers
L_0x7fdcf8e736c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c55680_0 .net/2u *"_ivl_54", 31 0, L_0x7fdcf8e736c8;  1 drivers
v0x7fdcf8c55730_0 .net *"_ivl_56", 0 0, L_0x7fdcf8f05090;  1 drivers
v0x7fdcf8c557d0_0 .net *"_ivl_8", 0 0, L_0x7fdcf8c59180;  1 drivers
v0x7fdcf8c55880_0 .var "active", 0 0;
v0x7fdcf8c55920_0 .net "address", 31 0, L_0x7fdcf8f2a050;  alias, 1 drivers
v0x7fdcf8c559e0_0 .net "byteenable", 3 0, L_0x7fdcf8f0be80;  alias, 1 drivers
v0x7fdcf8c55ab0_0 .net "clk", 0 0, v0x7fdcf8c58260_0;  1 drivers
v0x7fdcf8c55b40_0 .net "fixed_shift", 0 0, v0x7fdcf8c4feb0_0;  1 drivers
v0x7fdcf8c55c10_0 .net "full_instr", 31 0, L_0x7fdcf8c59360;  1 drivers
v0x7fdcf8c55ca0_0 .net "instr10_6", 4 0, L_0x7fdcf8c58f00;  1 drivers
v0x7fdcf8c55d40_0 .net "instr15_0", 15 0, v0x7fdcf8c4c790_0;  1 drivers
v0x7fdcf8c55e10_0 .net "instr15_11", 4 0, L_0x7fdcf8c58e60;  1 drivers
v0x7fdcf8c55ec0_0 .net "instr20_16", 4 0, v0x7fdcf8c4c860_0;  1 drivers
v0x7fdcf8c55f60_0 .net "instr25_21", 4 0, v0x7fdcf8c4c8f0_0;  1 drivers
v0x7fdcf8c56010_0 .net "instr31_26", 5 0, v0x7fdcf8c4c9d0_0;  1 drivers
v0x7fdcf8c560c0_0 .net "pc_ctl", 0 0, L_0x7fdcf8c59230;  1 drivers
v0x7fdcf8c56170_0 .net "pc_in", 31 0, v0x7fdcf8c51480_0;  1 drivers
v0x7fdcf8c56240_0 .net "read", 0 0, v0x7fdcf8c4f8b0_0;  alias, 1 drivers
v0x7fdcf8c562d0_0 .net "readR1", 4 0, L_0x7fdcf8f142c0;  1 drivers
v0x7fdcf8c56380_0 .net "readR2", 4 0, L_0x7fdcf8f14180;  1 drivers
v0x7fdcf8c56430_0 .net "readdata", 31 0, v0x7fdcf8c57850_0;  alias, 1 drivers
v0x7fdcf8c564e0_0 .net "readdata1", 31 0, L_0x7fdcf8f2a0f0;  1 drivers
v0x7fdcf8c56590_0 .net "readdata2", 31 0, L_0x7fdcf8f2b250;  1 drivers
v0x7fdcf8c56660_0 .net "readdata_to_CPU", 31 0, L_0x7fdcf8f312d0;  1 drivers
v0x7fdcf8c56730_0 .var "regA", 31 0;
v0x7fdcf8c567c0_0 .var "regB", 31 0;
v0x7fdcf8c56850_0 .net "register_v0", 31 0, L_0x7fdcf8c59060;  alias, 1 drivers
v0x7fdcf8c56900_0 .net "reset", 0 0, v0x7fdcf8c585d0_0;  1 drivers
v0x7fdcf8c56990_0 .var "stall", 0 0;
v0x7fdcf8c55380_0 .net "state", 2 0, v0x7fdcf8c52e50_0;  alias, 1 drivers
v0x7fdcf8c55490_0 .net "unsign", 0 0, v0x7fdcf8c50230_0;  1 drivers
v0x7fdcf8c56a20_0 .net "waitrequest", 0 0, v0x7fdcf8c586f0_0;  1 drivers
v0x7fdcf8c56ab0_0 .net "write", 0 0, v0x7fdcf8c4f940_0;  alias, 1 drivers
v0x7fdcf8c56b40_0 .net "writedata", 31 0, L_0x7fdcf8f30b20;  alias, 1 drivers
v0x7fdcf8c56bd0_0 .net "writedata_from_CPU", 31 0, v0x7fdcf8c567c0_0;  1 drivers
v0x7fdcf8c56c80_0 .net "zero", 0 0, L_0x7fdcf8f306a0;  1 drivers
L_0x7fdcf8c58e60 .part L_0x7fdcf8f312d0, 11, 5;
L_0x7fdcf8c58f00 .part L_0x7fdcf8f312d0, 6, 5;
L_0x7fdcf8c59360 .concat [ 16 5 5 6], v0x7fdcf8c4c790_0, v0x7fdcf8c4c860_0, v0x7fdcf8c4c8f0_0, v0x7fdcf8c4c9d0_0;
L_0x7fdcf8f2e8b0 .cmp/eq 3, v0x7fdcf8c52e50_0, L_0x7fdcf8e73008;
L_0x7fdcf8f1f500 .functor MUXZ 32, L_0x7fdcf8c59360, L_0x7fdcf8f312d0, L_0x7fdcf8f2e8b0, C4<>;
L_0x7fdcf8f1bfa0 .part L_0x7fdcf8f1f500, 26, 6;
L_0x7fdcf8f16d40 .part L_0x7fdcf8f1f500, 0, 6;
L_0x7fdcf8f0bf20 .part L_0x7fdcf8f1f500, 26, 6;
L_0x7fdcf8f0bfc0 .concat [ 1 31 0 0], v0x7fdcf8c4fcc0_0, L_0x7fdcf8e73560;
L_0x7fdcf8f0c060 .cmp/eq 32, L_0x7fdcf8f0bfc0, L_0x7fdcf8e735a8;
L_0x7fdcf8f08f70 .part L_0x7fdcf8f1f500, 16, 5;
L_0x7fdcf8f09010 .part L_0x7fdcf8f1f500, 11, 5;
L_0x7fdcf8f090b0 .functor MUXZ 5, L_0x7fdcf8f09010, L_0x7fdcf8f08f70, L_0x7fdcf8f0c060, C4<>;
L_0x7fdcf8f09150 .concat [ 1 31 0 0], v0x7fdcf8c4f9d0_0, L_0x7fdcf8e735f0;
L_0x7fdcf8f04eb0 .cmp/eq 32, L_0x7fdcf8f09150, L_0x7fdcf8e73638;
L_0x7fdcf8f04f50 .functor MUXZ 32, L_0x7fdcf8f312d0, v0x7fdcf8c53da0_0, L_0x7fdcf8f04eb0, C4<>;
L_0x7fdcf8f04ff0 .concat [ 1 31 0 0], v0x7fdcf8c4f510_0, L_0x7fdcf8e73680;
L_0x7fdcf8f05090 .cmp/eq 32, L_0x7fdcf8f04ff0, L_0x7fdcf8e736c8;
L_0x7fdcf8f140e0 .functor MUXZ 32, v0x7fdcf8c56730_0, v0x7fdcf8c50920_0, L_0x7fdcf8f05090, C4<>;
L_0x7fdcf8f14220 .part L_0x7fdcf8f1f500, 26, 6;
L_0x7fdcf8f142c0 .part L_0x7fdcf8f1f500, 21, 5;
L_0x7fdcf8f14180 .part L_0x7fdcf8f1f500, 16, 5;
L_0x7fdcf8f30920 .part L_0x7fdcf8f1f500, 26, 6;
L_0x7fdcf8f30a80 .part L_0x7fdcf8f1f500, 0, 6;
L_0x7fdcf8f2f620 .part L_0x7fdcf8f1f500, 21, 5;
L_0x7fdcf8f30bf0 .part L_0x7fdcf8f1f500, 16, 5;
L_0x7fdcf8f30c90 .part L_0x7fdcf8f1f500, 0, 16;
L_0x7fdcf8f31410 .part L_0x7fdcf8f1f500, 26, 6;
S_0x7fdcf8c3b4d0 .scope module, "ALU" "alu" 4 149, 5 1 0, S_0x7fdcf8c32780;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUOperation";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 1 "unsign";
    .port_info 4 /INPUT 1 "fixed_shift";
    .port_info 5 /INPUT 5 "instr10_6";
    .port_info 6 /OUTPUT 32 "ALU_result";
    .port_info 7 /OUTPUT 64 "ALU_MULTorDIV_result";
    .port_info 8 /OUTPUT 1 "zero";
enum0x7fdcfa039140 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL" 4'b0011,
   "SET_ON_GREATER_THAN" 4'b0100,
   "SET_LESS_OR_EQUAL" 4'b0101,
   "SET_ON_LESS_THAN" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101
 ;
v0x7fdcf8c387d0_0 .net "ALUOperation", 3 0, v0x7fdcf8c4f660_0;  alias, 1 drivers
v0x7fdcf8c496c0_0 .var "ALU_MULTorDIV_result", 63 0;
v0x7fdcf8c49760_0 .var "ALU_result", 31 0;
v0x7fdcf8c49810_0 .var "ALU_temp_MULTorDIV_result", 65 0;
v0x7fdcf8c498c0_0 .var "ALU_temp_result", 32 0;
v0x7fdcf8c499b0_0 .var "A_extend", 63 0;
v0x7fdcf8c49a60_0 .net "A_unsign", 32 0, L_0x7fdcf8f30180;  1 drivers
v0x7fdcf8c49b10_0 .var "B_extend", 63 0;
v0x7fdcf8c49bc0_0 .net "B_unsign", 32 0, L_0x7fdcf8f30360;  1 drivers
L_0x7fdcf8e737a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c49cd0_0 .net/2u *"_ivl_0", 31 0, L_0x7fdcf8e737a0;  1 drivers
L_0x7fdcf8e73830 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c49d80_0 .net/2u *"_ivl_10", 31 0, L_0x7fdcf8e73830;  1 drivers
v0x7fdcf8c49e30_0 .net *"_ivl_12", 31 0, L_0x7fdcf8f30220;  1 drivers
v0x7fdcf8c49ee0_0 .net *"_ivl_14", 31 0, L_0x7fdcf8f302c0;  1 drivers
L_0x7fdcf8e73878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c49f90_0 .net *"_ivl_19", 0 0, L_0x7fdcf8e73878;  1 drivers
v0x7fdcf8c4a040_0 .net *"_ivl_2", 31 0, L_0x7fdcf8f30040;  1 drivers
L_0x7fdcf8e738c0 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c4a0f0_0 .net/2u *"_ivl_20", 32 0, L_0x7fdcf8e738c0;  1 drivers
v0x7fdcf8c4a1a0_0 .net *"_ivl_22", 0 0, L_0x7fdcf8f30400;  1 drivers
L_0x7fdcf8e73908 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c4a330_0 .net/2s *"_ivl_24", 1 0, L_0x7fdcf8e73908;  1 drivers
L_0x7fdcf8e73950 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c4a3c0_0 .net/2s *"_ivl_26", 1 0, L_0x7fdcf8e73950;  1 drivers
v0x7fdcf8c4a460_0 .net *"_ivl_28", 1 0, L_0x7fdcf8f1d8b0;  1 drivers
v0x7fdcf8c4a510_0 .net *"_ivl_4", 31 0, L_0x7fdcf8f300e0;  1 drivers
L_0x7fdcf8e737e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c4a5c0_0 .net *"_ivl_9", 0 0, L_0x7fdcf8e737e8;  1 drivers
v0x7fdcf8c4a670_0 .net "a", 31 0, L_0x7fdcf8f140e0;  alias, 1 drivers
v0x7fdcf8c4a720_0 .net "b", 31 0, v0x7fdcf8c4b020_0;  alias, 1 drivers
v0x7fdcf8c4a7d0_0 .net "fixed_shift", 0 0, v0x7fdcf8c4feb0_0;  alias, 1 drivers
v0x7fdcf8c4a870_0 .net "instr10_6", 4 0, L_0x7fdcf8c58f00;  alias, 1 drivers
v0x7fdcf8c4a920_0 .var "quotient", 31 0;
v0x7fdcf8c4a9d0_0 .var "quotient_unsign", 32 0;
v0x7fdcf8c4aa80_0 .var "remainder", 31 0;
v0x7fdcf8c4ab30_0 .var "remainder_unsign", 32 0;
v0x7fdcf8c4abe0_0 .net "unsign", 0 0, v0x7fdcf8c50230_0;  alias, 1 drivers
v0x7fdcf8c4ac80_0 .net "zero", 0 0, L_0x7fdcf8f306a0;  alias, 1 drivers
E_0x7fdcf8c2ca90 .event edge, v0x7fdcf8c4a670_0, v0x7fdcf8c4a720_0;
E_0x7fdcf8c34180/0 .event edge, v0x7fdcf8c4abe0_0, v0x7fdcf8c387d0_0, v0x7fdcf8c49a60_0, v0x7fdcf8c49bc0_0;
E_0x7fdcf8c34180/1 .event edge, v0x7fdcf8c49810_0, v0x7fdcf8c4a9d0_0, v0x7fdcf8c4ab30_0, v0x7fdcf8c498c0_0;
E_0x7fdcf8c34180/2 .event edge, v0x7fdcf8c4a670_0, v0x7fdcf8c4a720_0, v0x7fdcf8c499b0_0, v0x7fdcf8c49b10_0;
E_0x7fdcf8c34180/3 .event edge, v0x7fdcf8c4a920_0, v0x7fdcf8c4aa80_0, v0x7fdcf8c4a7d0_0, v0x7fdcf8c4a870_0;
E_0x7fdcf8c34180 .event/or E_0x7fdcf8c34180/0, E_0x7fdcf8c34180/1, E_0x7fdcf8c34180/2, E_0x7fdcf8c34180/3;
L_0x7fdcf8f30040 .arith/sum 32, L_0x7fdcf8e737a0, L_0x7fdcf8f140e0;
L_0x7fdcf8f300e0 .concat [ 32 0 0 0], L_0x7fdcf8f30040;
L_0x7fdcf8f30180 .concat [ 32 1 0 0], L_0x7fdcf8f300e0, L_0x7fdcf8e737e8;
L_0x7fdcf8f30220 .arith/sum 32, L_0x7fdcf8e73830, v0x7fdcf8c4b020_0;
L_0x7fdcf8f302c0 .concat [ 32 0 0 0], L_0x7fdcf8f30220;
L_0x7fdcf8f30360 .concat [ 32 1 0 0], L_0x7fdcf8f302c0, L_0x7fdcf8e73878;
L_0x7fdcf8f30400 .cmp/eq 33, v0x7fdcf8c498c0_0, L_0x7fdcf8e738c0;
L_0x7fdcf8f1d8b0 .functor MUXZ 2, L_0x7fdcf8e73950, L_0x7fdcf8e73908, L_0x7fdcf8f30400, C4<>;
L_0x7fdcf8f306a0 .part L_0x7fdcf8f1d8b0, 0, 1;
S_0x7fdcf8c4ae00 .scope module, "ALUmux4to1" "ALUmux4to1" 4 114, 6 1 0, S_0x7fdcf8c32780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "register_b";
    .port_info 1 /INPUT 16 "immediate";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /INPUT 2 "ALUSrcB";
    .port_info 4 /OUTPUT 32 "ALUB";
enum0x7fdcfa037f60 .enum4 (6)
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110
 ;
v0x7fdcf8c4b020_0 .var "ALUB", 31 0;
v0x7fdcf8c4b0f0_0 .net "ALUSrcB", 1 0, v0x7fdcf8c4f5a0_0;  alias, 1 drivers
v0x7fdcf8c4b190_0 .net "immediate", 15 0, v0x7fdcf8c4c790_0;  alias, 1 drivers
v0x7fdcf8c4b250_0 .net "opcode", 5 0, L_0x7fdcf8f14220;  1 drivers
v0x7fdcf8c4b300_0 .net "register_b", 31 0, L_0x7fdcf8f2b250;  alias, 1 drivers
v0x7fdcf8c4b3f0_0 .var "shift_2", 31 0;
v0x7fdcf8c4b4a0_0 .var "sign_extended", 31 0;
E_0x7fdcf8c49c90/0 .event edge, v0x7fdcf8c4b250_0, v0x7fdcf8c4b190_0, v0x7fdcf8c4b4a0_0, v0x7fdcf8c4b0f0_0;
E_0x7fdcf8c49c90/1 .event edge, v0x7fdcf8c4b300_0, v0x7fdcf8c4b3f0_0;
E_0x7fdcf8c49c90 .event/or E_0x7fdcf8c49c90/0, E_0x7fdcf8c49c90/1;
S_0x7fdcf8c4b5d0 .scope module, "HI_LO_Control" "HI_LO_Control" 4 168, 7 1 0, S_0x7fdcf8c32780;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 3 "state";
    .port_info 2 /INPUT 6 "func_code";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 32 "regA";
    .port_info 6 /INPUT 64 "ALU_MULTorDIV_result";
    .port_info 7 /OUTPUT 32 "HI";
    .port_info 8 /OUTPUT 32 "LO";
enum0x7fdcfa03a750 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x7fdcfa03b010 .enum4 (6)
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "DIV" 6'b011010,
   "DIVU" 6'b011011
 ;
v0x7fdcf8c4b8f0_0 .net "ALU_MULTorDIV_result", 63 0, v0x7fdcf8c496c0_0;  alias, 1 drivers
v0x7fdcf8c4b9b0_0 .var "HI", 31 0;
v0x7fdcf8c4ba50_0 .var "LO", 31 0;
v0x7fdcf8c4bb10_0 .net *"_ivl_0", 31 0, L_0x7fdcf8f30740;  1 drivers
L_0x7fdcf8e73998 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c4bbc0_0 .net *"_ivl_3", 25 0, L_0x7fdcf8e73998;  1 drivers
L_0x7fdcf8e739e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c4bcb0_0 .net/2u *"_ivl_4", 31 0, L_0x7fdcf8e739e0;  1 drivers
v0x7fdcf8c4bd60_0 .net *"_ivl_6", 0 0, L_0x7fdcf8f307e0;  1 drivers
v0x7fdcf8c4be00_0 .net "clk", 0 0, v0x7fdcf8c58260_0;  alias, 1 drivers
v0x7fdcf8c4bea0_0 .net "final_code", 5 0, L_0x7fdcf8f30880;  1 drivers
v0x7fdcf8c4bfb0_0 .net "func_code", 5 0, L_0x7fdcf8f30a80;  1 drivers
v0x7fdcf8c4c060_0 .net "opcode", 5 0, L_0x7fdcf8f30920;  1 drivers
v0x7fdcf8c4c110_0 .net "regA", 31 0, v0x7fdcf8c56730_0;  1 drivers
v0x7fdcf8c4c1c0_0 .net "reset", 0 0, v0x7fdcf8c585d0_0;  alias, 1 drivers
v0x7fdcf8c4c260_0 .net "state", 2 0, v0x7fdcf8c52e50_0;  alias, 1 drivers
E_0x7fdcf8c49c60 .event posedge, v0x7fdcf8c4be00_0;
L_0x7fdcf8f30740 .concat [ 6 26 0 0], L_0x7fdcf8f30920, L_0x7fdcf8e73998;
L_0x7fdcf8f307e0 .cmp/eq 32, L_0x7fdcf8f30740, L_0x7fdcf8e739e0;
L_0x7fdcf8f30880 .functor MUXZ 6, L_0x7fdcf8f30920, L_0x7fdcf8f30a80, L_0x7fdcf8f307e0, C4<>;
S_0x7fdcf8c4c3f0 .scope module, "IR" "instruction_reg" 4 119, 8 1 0, S_0x7fdcf8c32780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "IRWrite";
    .port_info 3 /INPUT 32 "memdata";
    .port_info 4 /OUTPUT 6 "instr31_26";
    .port_info 5 /OUTPUT 5 "instr25_21";
    .port_info 6 /OUTPUT 5 "instr20_16";
    .port_info 7 /OUTPUT 16 "instr15_0";
v0x7fdcf8c4c620_0 .net "IRWrite", 0 0, v0x7fdcf8c4f730_0;  alias, 1 drivers
v0x7fdcf8c4c6d0_0 .net "clk", 0 0, v0x7fdcf8c58260_0;  alias, 1 drivers
v0x7fdcf8c4c790_0 .var "instr15_0", 15 0;
v0x7fdcf8c4c860_0 .var "instr20_16", 4 0;
v0x7fdcf8c4c8f0_0 .var "instr25_21", 4 0;
v0x7fdcf8c4c9d0_0 .var "instr31_26", 5 0;
v0x7fdcf8c4ca80_0 .net "memdata", 31 0, L_0x7fdcf8f312d0;  alias, 1 drivers
v0x7fdcf8c4cb30_0 .net "reset", 0 0, v0x7fdcf8c585d0_0;  alias, 1 drivers
S_0x7fdcf8c4cc70 .scope module, "MEMmux" "MEMmux" 4 105, 9 1 0, S_0x7fdcf8c32780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 1 "IorD";
    .port_info 2 /INPUT 32 "ALUOut";
    .port_info 3 /INPUT 6 "opcode";
    .port_info 4 /OUTPUT 4 "byteenable";
    .port_info 5 /OUTPUT 32 "address";
enum0x7fdcfa036b20 .enum4 (6)
   "LB" 6'b100000,
   "LH" 6'b100001,
   "LWL" 6'b100010,
   "LW" 6'b100011,
   "LBU" 6'b100100,
   "LHU" 6'b100101,
   "LWR" 6'b100110,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "SW" 6'b101011
 ;
L_0x7fdcf8f29e60 .functor OR 1, L_0x7fdcf8f0d190, L_0x7fdcf8f09f80, C4<0>, C4<0>;
v0x7fdcf8c4cf00_0 .net "ALUOut", 31 0, v0x7fdcf8c53da0_0;  1 drivers
v0x7fdcf8c4cfc0_0 .net "IorD", 0 0, v0x7fdcf8c4f7e0_0;  alias, 1 drivers
v0x7fdcf8c4d060_0 .net "PC", 31 0, v0x7fdcf8c50920_0;  alias, 1 drivers
v0x7fdcf8c4d100_0 .net *"_ivl_0", 31 0, L_0x7fdcf8f069c0;  1 drivers
L_0x7fdcf8e730e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c4d1b0_0 .net/2u *"_ivl_10", 1 0, L_0x7fdcf8e730e0;  1 drivers
v0x7fdcf8c4d2a0_0 .net *"_ivl_12", 31 0, L_0x7fdcf8f2b1b0;  1 drivers
v0x7fdcf8c4d350_0 .net *"_ivl_16", 31 0, L_0x7fdcf8f29dc0;  1 drivers
L_0x7fdcf8e73128 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c4d400_0 .net *"_ivl_19", 30 0, L_0x7fdcf8e73128;  1 drivers
L_0x7fdcf8e73170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c4d4b0_0 .net/2u *"_ivl_20", 31 0, L_0x7fdcf8e73170;  1 drivers
v0x7fdcf8c4d5c0_0 .net *"_ivl_22", 0 0, L_0x7fdcf8f16750;  1 drivers
L_0x7fdcf8e731b8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c4d660_0 .net/2u *"_ivl_24", 3 0, L_0x7fdcf8e731b8;  1 drivers
L_0x7fdcf8e73200 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c4d710_0 .net/2u *"_ivl_26", 5 0, L_0x7fdcf8e73200;  1 drivers
v0x7fdcf8c4d7c0_0 .net *"_ivl_28", 0 0, L_0x7fdcf8f0d190;  1 drivers
L_0x7fdcf8e73050 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c4d860_0 .net *"_ivl_3", 30 0, L_0x7fdcf8e73050;  1 drivers
L_0x7fdcf8e73248 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c4d910_0 .net/2u *"_ivl_30", 5 0, L_0x7fdcf8e73248;  1 drivers
v0x7fdcf8c4d9c0_0 .net *"_ivl_32", 0 0, L_0x7fdcf8f09f80;  1 drivers
v0x7fdcf8c4da60_0 .net *"_ivl_35", 0 0, L_0x7fdcf8f29e60;  1 drivers
L_0x7fdcf8e73290 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c4dbf0_0 .net/2u *"_ivl_36", 3 0, L_0x7fdcf8e73290;  1 drivers
v0x7fdcf8c4dc80_0 .net *"_ivl_39", 1 0, L_0x7fdcf8f2f940;  1 drivers
L_0x7fdcf8e73098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c4dd20_0 .net/2u *"_ivl_4", 31 0, L_0x7fdcf8e73098;  1 drivers
L_0x7fdcf8e732d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c4ddd0_0 .net/2u *"_ivl_40", 1 0, L_0x7fdcf8e732d8;  1 drivers
v0x7fdcf8c4de80_0 .net *"_ivl_42", 0 0, L_0x7fdcf8f2f9e0;  1 drivers
L_0x7fdcf8e73320 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c4df20_0 .net/2u *"_ivl_44", 3 0, L_0x7fdcf8e73320;  1 drivers
v0x7fdcf8c4dfd0_0 .net *"_ivl_47", 1 0, L_0x7fdcf8f2fa80;  1 drivers
L_0x7fdcf8e73368 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c4e080_0 .net/2u *"_ivl_48", 1 0, L_0x7fdcf8e73368;  1 drivers
v0x7fdcf8c4e130_0 .net *"_ivl_50", 0 0, L_0x7fdcf8f2fb20;  1 drivers
L_0x7fdcf8e733b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c4e1d0_0 .net/2u *"_ivl_52", 3 0, L_0x7fdcf8e733b0;  1 drivers
v0x7fdcf8c4e280_0 .net *"_ivl_55", 1 0, L_0x7fdcf8f206d0;  1 drivers
L_0x7fdcf8e733f8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c4e330_0 .net/2u *"_ivl_56", 1 0, L_0x7fdcf8e733f8;  1 drivers
v0x7fdcf8c4e3e0_0 .net *"_ivl_58", 0 0, L_0x7fdcf8f20770;  1 drivers
v0x7fdcf8c4e480_0 .net *"_ivl_6", 0 0, L_0x7fdcf8f2b750;  1 drivers
L_0x7fdcf8e73440 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c4e520_0 .net/2u *"_ivl_60", 3 0, L_0x7fdcf8e73440;  1 drivers
v0x7fdcf8c4e5d0_0 .net *"_ivl_63", 1 0, L_0x7fdcf8f20810;  1 drivers
L_0x7fdcf8e73488 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c4db10_0 .net/2u *"_ivl_64", 1 0, L_0x7fdcf8e73488;  1 drivers
v0x7fdcf8c4e860_0 .net *"_ivl_66", 0 0, L_0x7fdcf8f1d9b0;  1 drivers
L_0x7fdcf8e734d0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c4e8f0_0 .net/2u *"_ivl_68", 3 0, L_0x7fdcf8e734d0;  1 drivers
L_0x7fdcf8e73518 .functor BUFT 1, C4<xxxx>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c4e980_0 .net *"_ivl_70", 3 0, L_0x7fdcf8e73518;  1 drivers
v0x7fdcf8c4ea30_0 .net *"_ivl_72", 3 0, L_0x7fdcf8f1da50;  1 drivers
v0x7fdcf8c4eae0_0 .net *"_ivl_74", 3 0, L_0x7fdcf8f1daf0;  1 drivers
v0x7fdcf8c4eb90_0 .net *"_ivl_76", 3 0, L_0x7fdcf8f1a4c0;  1 drivers
v0x7fdcf8c4ec40_0 .net *"_ivl_78", 3 0, L_0x7fdcf8f1a560;  1 drivers
v0x7fdcf8c4ecf0_0 .net *"_ivl_80", 3 0, L_0x7fdcf8f1a420;  1 drivers
v0x7fdcf8c4eda0_0 .net *"_ivl_9", 29 0, L_0x7fdcf8f2b4c0;  1 drivers
v0x7fdcf8c4ee50_0 .net "address", 31 0, L_0x7fdcf8f2a050;  alias, 1 drivers
v0x7fdcf8c4ef00_0 .net "byteenable", 3 0, L_0x7fdcf8f0be80;  alias, 1 drivers
v0x7fdcf8c4efb0_0 .net "opcode", 5 0, L_0x7fdcf8f0bf20;  1 drivers
L_0x7fdcf8f069c0 .concat [ 1 31 0 0], v0x7fdcf8c4f7e0_0, L_0x7fdcf8e73050;
L_0x7fdcf8f2b750 .cmp/eq 32, L_0x7fdcf8f069c0, L_0x7fdcf8e73098;
L_0x7fdcf8f2b4c0 .part v0x7fdcf8c53da0_0, 2, 30;
L_0x7fdcf8f2b1b0 .concat [ 2 30 0 0], L_0x7fdcf8e730e0, L_0x7fdcf8f2b4c0;
L_0x7fdcf8f2a050 .functor MUXZ 32, L_0x7fdcf8f2b1b0, v0x7fdcf8c50920_0, L_0x7fdcf8f2b750, C4<>;
L_0x7fdcf8f29dc0 .concat [ 1 31 0 0], v0x7fdcf8c4f7e0_0, L_0x7fdcf8e73128;
L_0x7fdcf8f16750 .cmp/eq 32, L_0x7fdcf8f29dc0, L_0x7fdcf8e73170;
L_0x7fdcf8f0d190 .cmp/eq 6, L_0x7fdcf8f0bf20, L_0x7fdcf8e73200;
L_0x7fdcf8f09f80 .cmp/eq 6, L_0x7fdcf8f0bf20, L_0x7fdcf8e73248;
L_0x7fdcf8f2f940 .part v0x7fdcf8c53da0_0, 0, 2;
L_0x7fdcf8f2f9e0 .cmp/eq 2, L_0x7fdcf8f2f940, L_0x7fdcf8e732d8;
L_0x7fdcf8f2fa80 .part v0x7fdcf8c53da0_0, 0, 2;
L_0x7fdcf8f2fb20 .cmp/eq 2, L_0x7fdcf8f2fa80, L_0x7fdcf8e73368;
L_0x7fdcf8f206d0 .part v0x7fdcf8c53da0_0, 0, 2;
L_0x7fdcf8f20770 .cmp/eq 2, L_0x7fdcf8f206d0, L_0x7fdcf8e733f8;
L_0x7fdcf8f20810 .part v0x7fdcf8c53da0_0, 0, 2;
L_0x7fdcf8f1d9b0 .cmp/eq 2, L_0x7fdcf8f20810, L_0x7fdcf8e73488;
L_0x7fdcf8f1da50 .functor MUXZ 4, L_0x7fdcf8e73518, L_0x7fdcf8e734d0, L_0x7fdcf8f1d9b0, C4<>;
L_0x7fdcf8f1daf0 .functor MUXZ 4, L_0x7fdcf8f1da50, L_0x7fdcf8e73440, L_0x7fdcf8f20770, C4<>;
L_0x7fdcf8f1a4c0 .functor MUXZ 4, L_0x7fdcf8f1daf0, L_0x7fdcf8e733b0, L_0x7fdcf8f2fb20, C4<>;
L_0x7fdcf8f1a560 .functor MUXZ 4, L_0x7fdcf8f1a4c0, L_0x7fdcf8e73320, L_0x7fdcf8f2f9e0, C4<>;
L_0x7fdcf8f1a420 .functor MUXZ 4, L_0x7fdcf8f1a560, L_0x7fdcf8e73290, L_0x7fdcf8f29e60, C4<>;
L_0x7fdcf8f0be80 .functor MUXZ 4, L_0x7fdcf8f1a420, L_0x7fdcf8e731b8, L_0x7fdcf8f16750, C4<>;
S_0x7fdcf8c4f0f0 .scope module, "control" "control_signal_simplified" 4 95, 10 2 0, S_0x7fdcf8c32780;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "func_code";
    .port_info 2 /INPUT 3 "state";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "ALUSrcA";
    .port_info 6 /OUTPUT 2 "ALUSrcB";
    .port_info 7 /OUTPUT 4 "ALUctl";
    .port_info 8 /OUTPUT 2 "PCSource";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "PCWriteCond";
    .port_info 11 /OUTPUT 1 "IorD";
    .port_info 12 /OUTPUT 1 "MemRead";
    .port_info 13 /OUTPUT 1 "MemWrite";
    .port_info 14 /OUTPUT 1 "MemtoReg";
    .port_info 15 /OUTPUT 1 "IRWrite";
    .port_info 16 /OUTPUT 1 "unsign";
    .port_info 17 /OUTPUT 1 "fixed_shift";
    .port_info 18 /OUTPUT 4 "byteenable";
enum0x7fdcf8c09870 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL" 4'b0011,
   "SET_ON_GREATER_THAN" 4'b0100,
   "SET_LESS_OR_EQUAL" 4'b0101,
   "SET_ON_LESS_THAN" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101
 ;
enum0x7fdcf8c0ac60 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x7fdcf8c0b510 .enum4 (6)
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "OR" 6'b100101,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "JALR" 6'b001001
 ;
enum0x7fdcf8c0d570 .enum4 (6)
   "ADDIU" 6'b001001,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110,
   "LUI" 6'b001111,
   "LB" 6'b100000,
   "LH" 6'b100001,
   "LWL" 6'b100010,
   "LW" 6'b100011,
   "LBU" 6'b100100,
   "LHU" 6'b100101,
   "LWR" 6'b100110,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "SW" 6'b101011,
   "JR" 6'b001000
 ;
v0x7fdcf8c4f510_0 .var "ALUSrcA", 0 0;
v0x7fdcf8c4f5a0_0 .var "ALUSrcB", 1 0;
v0x7fdcf8c4f660_0 .var "ALUctl", 3 0;
v0x7fdcf8c4f730_0 .var "IRWrite", 0 0;
v0x7fdcf8c4f7e0_0 .var "IorD", 0 0;
v0x7fdcf8c4f8b0_0 .var "MemRead", 0 0;
v0x7fdcf8c4f940_0 .var "MemWrite", 0 0;
v0x7fdcf8c4f9d0_0 .var "MemtoReg", 0 0;
v0x7fdcf8c4fa60_0 .var "PCSource", 1 0;
v0x7fdcf8c4fb80_0 .var "PCWrite", 0 0;
v0x7fdcf8c4fc20_0 .var "PCWriteCond", 0 0;
v0x7fdcf8c4fcc0_0 .var "RegDst", 0 0;
v0x7fdcf8c4fd60_0 .var "RegWrite", 0 0;
v0x7fdcf8c4fe00_0 .var "byteenable", 3 0;
v0x7fdcf8c4feb0_0 .var "fixed_shift", 0 0;
v0x7fdcf8c4ff60_0 .net "func_code", 5 0, L_0x7fdcf8f16d40;  1 drivers
v0x7fdcf8c4fff0_0 .net "opcode", 5 0, L_0x7fdcf8f1bfa0;  1 drivers
v0x7fdcf8c50180_0 .net "state", 2 0, v0x7fdcf8c52e50_0;  alias, 1 drivers
v0x7fdcf8c50230_0 .var "unsign", 0 0;
E_0x7fdcf8c4ce30 .event edge, v0x7fdcf8c4c260_0, v0x7fdcf8c4fff0_0, v0x7fdcf8c4ff60_0;
S_0x7fdcf8c50410 .scope module, "pc1" "pc" 4 86, 11 1 0, S_0x7fdcf8c32780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pcctl";
    .port_info 3 /INPUT 32 "pc_prev";
    .port_info 4 /INPUT 1 "PCWriteCond";
    .port_info 5 /INPUT 3 "state";
    .port_info 6 /OUTPUT 32 "pc_new";
enum0x7fdcf8c08ce0 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x7fdcf8c506d0_0 .net "PCWriteCond", 0 0, v0x7fdcf8c4fc20_0;  alias, 1 drivers
v0x7fdcf8c4f260_0 .var "branch_reg", 31 0;
v0x7fdcf8c50790_0 .net "clk", 0 0, v0x7fdcf8c58260_0;  alias, 1 drivers
v0x7fdcf8c50880_0 .var "pc_branch_address_reg", 31 0;
v0x7fdcf8c50920_0 .var "pc_new", 31 0;
v0x7fdcf8c509f0_0 .net "pc_prev", 31 0, v0x7fdcf8c51480_0;  alias, 1 drivers
v0x7fdcf8c50a80_0 .net "pcctl", 0 0, L_0x7fdcf8c59230;  alias, 1 drivers
v0x7fdcf8c50b20_0 .net "reset", 0 0, v0x7fdcf8c585d0_0;  alias, 1 drivers
v0x7fdcf8c50bf0_0 .net "state", 2 0, v0x7fdcf8c52e50_0;  alias, 1 drivers
S_0x7fdcf8c50da0 .scope module, "pcmux" "PCmux3to1" 4 174, 12 1 0, S_0x7fdcf8c32780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /INPUT 32 "ALUOut";
    .port_info 2 /INPUT 2 "PCSource";
    .port_info 3 /INPUT 32 "PC_in";
    .port_info 4 /INPUT 5 "instr25_21";
    .port_info 5 /INPUT 5 "instr20_16";
    .port_info 6 /INPUT 16 "instr15_0";
    .port_info 7 /OUTPUT 32 "PC_out";
v0x7fdcf8c51090_0 .net "ALUOut", 31 0, v0x7fdcf8c53da0_0;  alias, 1 drivers
v0x7fdcf8c51150_0 .net "ALU_result", 31 0, v0x7fdcf8c49760_0;  alias, 1 drivers
v0x7fdcf8c51200_0 .var "Jump_address", 31 0;
v0x7fdcf8c512b0_0 .net "PCSource", 1 0, v0x7fdcf8c4fa60_0;  alias, 1 drivers
v0x7fdcf8c51370_0 .net "PC_in", 31 0, v0x7fdcf8c50920_0;  alias, 1 drivers
v0x7fdcf8c51480_0 .var "PC_out", 31 0;
v0x7fdcf8c51510_0 .net "instr15_0", 15 0, L_0x7fdcf8f30c90;  1 drivers
v0x7fdcf8c515a0_0 .net "instr20_16", 4 0, L_0x7fdcf8f30bf0;  1 drivers
v0x7fdcf8c51650_0 .net "instr25_21", 4 0, L_0x7fdcf8f2f620;  1 drivers
E_0x7fdcf8c51020/0 .event edge, v0x7fdcf8c4d060_0, v0x7fdcf8c51650_0, v0x7fdcf8c515a0_0, v0x7fdcf8c51510_0;
E_0x7fdcf8c51020/1 .event edge, v0x7fdcf8c4fa60_0, v0x7fdcf8c49760_0, v0x7fdcf8c4cf00_0, v0x7fdcf8c51200_0;
E_0x7fdcf8c51020 .event/or E_0x7fdcf8c51020/0, E_0x7fdcf8c51020/1;
S_0x7fdcf8c51800 .scope module, "regfile" "registers" 4 128, 13 1 0, S_0x7fdcf8c32780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "readR1";
    .port_info 4 /INPUT 5 "readR2";
    .port_info 5 /INPUT 5 "writeR";
    .port_info 6 /INPUT 32 "writedata";
    .port_info 7 /OUTPUT 32 "readdata1";
    .port_info 8 /OUTPUT 32 "readdata2";
L_0x7fdcf8f2a0f0 .functor BUFZ 32, L_0x7fdcf8f14360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fdcf8f2b250 .functor BUFZ 32, L_0x7fdcf8f2f770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdcf8c51dc0_0 .net "RegWrite", 0 0, v0x7fdcf8c4fd60_0;  alias, 1 drivers
v0x7fdcf8c51e80_0 .net *"_ivl_0", 31 0, L_0x7fdcf8f14360;  1 drivers
v0x7fdcf8c51f10_0 .net *"_ivl_10", 6 0, L_0x7fdcf8f2ffa0;  1 drivers
L_0x7fdcf8e73758 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c51fa0_0 .net *"_ivl_13", 1 0, L_0x7fdcf8e73758;  1 drivers
v0x7fdcf8c52050_0 .net *"_ivl_2", 6 0, L_0x7fdcf8f2f6d0;  1 drivers
L_0x7fdcf8e73710 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdcf8c52140_0 .net *"_ivl_5", 1 0, L_0x7fdcf8e73710;  1 drivers
v0x7fdcf8c521f0_0 .net *"_ivl_8", 31 0, L_0x7fdcf8f2f770;  1 drivers
v0x7fdcf8c522a0_0 .net "clk", 0 0, v0x7fdcf8c58260_0;  alias, 1 drivers
v0x7fdcf8c52330_0 .net "readR1", 4 0, L_0x7fdcf8f142c0;  alias, 1 drivers
v0x7fdcf8c52440_0 .net "readR2", 4 0, L_0x7fdcf8f14180;  alias, 1 drivers
v0x7fdcf8c524f0_0 .net "readdata1", 31 0, L_0x7fdcf8f2a0f0;  alias, 1 drivers
v0x7fdcf8c525a0_0 .net "readdata2", 31 0, L_0x7fdcf8f2b250;  alias, 1 drivers
v0x7fdcf8c52660 .array "register", 0 31, 31 0;
v0x7fdcf8c526f0_0 .net "reset", 0 0, v0x7fdcf8c585d0_0;  alias, 1 drivers
v0x7fdcf8c52780_0 .net "writeR", 4 0, L_0x7fdcf8f090b0;  alias, 1 drivers
v0x7fdcf8c52810_0 .net "writedata", 31 0, L_0x7fdcf8f04f50;  alias, 1 drivers
L_0x7fdcf8f14360 .array/port v0x7fdcf8c52660, L_0x7fdcf8f2f6d0;
L_0x7fdcf8f2f6d0 .concat [ 5 2 0 0], L_0x7fdcf8f142c0, L_0x7fdcf8e73710;
L_0x7fdcf8f2f770 .array/port v0x7fdcf8c52660, L_0x7fdcf8f2ffa0;
L_0x7fdcf8f2ffa0 .concat [ 5 2 0 0], L_0x7fdcf8f14180, L_0x7fdcf8e73758;
S_0x7fdcf8c51b70 .scope begin, "$unm_blk_96" "$unm_blk_96" 13 17, 13 17 0, S_0x7fdcf8c51800;
 .timescale 0 0;
v0x7fdcf8c51d30_0 .var/i "i", 31 0;
S_0x7fdcf8c52980 .scope module, "stm" "CPU_statemachine" 4 83, 14 1 0, S_0x7fdcf8c32780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 3 "state";
enum0x7fdcf8c08150 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x7fdcf8c52b80_0 .net "clk", 0 0, v0x7fdcf8c58260_0;  alias, 1 drivers
v0x7fdcf8c52ca0_0 .net "reset", 0 0, v0x7fdcf8c585d0_0;  alias, 1 drivers
v0x7fdcf8c52dc0_0 .net "stall", 0 0, v0x7fdcf8c56990_0;  1 drivers
v0x7fdcf8c52e50_0 .var "state", 2 0;
S_0x7fdcf8c52ee0 .scope module, "swap" "endian_swap" 4 180, 15 11 0, S_0x7fdcf8c32780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "writedata_from_CPU";
    .port_info 1 /INPUT 32 "readdata_from_RAM";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /INPUT 4 "byteenable_from_CPU";
    .port_info 4 /OUTPUT 32 "writedata_to_RAM";
    .port_info 5 /OUTPUT 32 "readdata_to_CPU";
enum0x7fdcfa03c0f0 .enum4 (6)
   "LW" 6'b100011,
   "SW" 6'b101011
 ;
v0x7fdcf8c53170_0 .net *"_ivl_11", 7 0, L_0x7fdcf8f30eb0;  1 drivers
v0x7fdcf8c53230_0 .net *"_ivl_16", 7 0, L_0x7fdcf8f30f50;  1 drivers
v0x7fdcf8c532d0_0 .net *"_ivl_20", 7 0, L_0x7fdcf8f30ff0;  1 drivers
v0x7fdcf8c53380_0 .net *"_ivl_24", 7 0, L_0x7fdcf8f31190;  1 drivers
v0x7fdcf8c53430_0 .net *"_ivl_28", 7 0, L_0x7fdcf8f31230;  1 drivers
v0x7fdcf8c53520_0 .net *"_ivl_3", 7 0, L_0x7fdcf8f309c0;  1 drivers
v0x7fdcf8c535d0_0 .net *"_ivl_33", 7 0, L_0x7fdcf8f31370;  1 drivers
v0x7fdcf8c53680_0 .net *"_ivl_7", 7 0, L_0x7fdcf8f30e10;  1 drivers
v0x7fdcf8c53730_0 .net "byteenable_from_CPU", 3 0, L_0x7fdcf8f0be80;  alias, 1 drivers
v0x7fdcf8c53860_0 .net "opcode", 5 0, L_0x7fdcf8f31410;  1 drivers
v0x7fdcf8c538f0_0 .net "readdata_from_RAM", 31 0, v0x7fdcf8c57850_0;  alias, 1 drivers
v0x7fdcf8c53980_0 .net "readdata_to_CPU", 31 0, L_0x7fdcf8f312d0;  alias, 1 drivers
v0x7fdcf8c53a30_0 .net "writedata_from_CPU", 31 0, v0x7fdcf8c567c0_0;  alias, 1 drivers
v0x7fdcf8c53ac0_0 .net "writedata_to_RAM", 31 0, L_0x7fdcf8f30b20;  alias, 1 drivers
L_0x7fdcf8f309c0 .part v0x7fdcf8c567c0_0, 24, 8;
L_0x7fdcf8f30e10 .part v0x7fdcf8c567c0_0, 16, 8;
L_0x7fdcf8f30eb0 .part v0x7fdcf8c567c0_0, 8, 8;
L_0x7fdcf8f30b20 .concat8 [ 8 8 8 8], L_0x7fdcf8f309c0, L_0x7fdcf8f30e10, L_0x7fdcf8f30eb0, L_0x7fdcf8f30f50;
L_0x7fdcf8f30f50 .part v0x7fdcf8c567c0_0, 0, 8;
L_0x7fdcf8f30ff0 .part v0x7fdcf8c57850_0, 24, 8;
L_0x7fdcf8f31190 .part v0x7fdcf8c57850_0, 16, 8;
L_0x7fdcf8f31230 .part v0x7fdcf8c57850_0, 8, 8;
L_0x7fdcf8f312d0 .concat8 [ 8 8 8 8], L_0x7fdcf8f30ff0, L_0x7fdcf8f31190, L_0x7fdcf8f31230, L_0x7fdcf8f31370;
L_0x7fdcf8f31370 .part v0x7fdcf8c57850_0, 0, 8;
S_0x7fdcf8c56e20 .scope module, "ram" "ram_tiny_CPU" 3 97, 16 1 0, S_0x7fdcf8c2e200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 4 "byteenable";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
P_0x7fdcf8c39780 .param/str "RAM_INIT_FILE" 0 16 10, "./CPU_ram/jump_test_byte.txt";
v0x7fdcf8c57490_0 .net "address", 31 0, L_0x7fdcf8f2a050;  alias, 1 drivers
v0x7fdcf8c57580_0 .net "byteenable", 3 0, L_0x7fdcf8f0be80;  alias, 1 drivers
v0x7fdcf8c57620_0 .net "clk", 0 0, v0x7fdcf8c58260_0;  alias, 1 drivers
v0x7fdcf8c576b0 .array "memory", 0 4095, 7 0;
v0x7fdcf8c57740_0 .net "read", 0 0, v0x7fdcf8c4f8b0_0;  alias, 1 drivers
v0x7fdcf8c57850_0 .var "readdata", 31 0;
v0x7fdcf8c57920_0 .var "readdata_temp", 31 0;
v0x7fdcf8c579b0_0 .var "readdata_temp_shift", 31 0;
v0x7fdcf8c57a50_0 .net "write", 0 0, v0x7fdcf8c4f940_0;  alias, 1 drivers
v0x7fdcf8c57b60_0 .net "writedata", 31 0, L_0x7fdcf8f30b20;  alias, 1 drivers
v0x7fdcf8c57c30_0 .var "writedata_temp", 31 0;
E_0x7fdcf8c57030 .event edge, v0x7fdcf8c4ef00_0, v0x7fdcf8c57920_0, v0x7fdcf8c538f0_0, v0x7fdcf8c579b0_0;
E_0x7fdcf8c57170 .event edge, v0x7fdcf8c57920_0;
E_0x7fdcf8c571b0 .event edge, v0x7fdcf8c4f8b0_0;
S_0x7fdcf8c57200 .scope begin, "$unm_blk_100" "$unm_blk_100" 16 14, 16 14 0, S_0x7fdcf8c56e20;
 .timescale 0 0;
v0x7fdcf8c573d0_0 .var/i "i", 31 0;
    .scope S_0x7fdcf8c52980;
T_0 ;
    %wait E_0x7fdcf8c49c60;
    %load/vec4 v0x7fdcf8c52ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdcf8c52e50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fdcf8c52dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fdcf8c52e50_0;
    %assign/vec4 v0x7fdcf8c52e50_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fdcf8c52e50_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fdcf8c52e50_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7fdcf8c52e50_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fdcf8c52e50_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7fdcf8c52e50_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fdcf8c52e50_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7fdcf8c52e50_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fdcf8c52e50_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fdcf8c52e50_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdcf8c52e50_0, 0;
T_0.12 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fdcf8c50410;
T_1 ;
    %wait E_0x7fdcf8c49c60;
    %load/vec4 v0x7fdcf8c50b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdcf8c50920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdcf8c50880_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fdcf8c506d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fdcf8c509f0_0;
    %assign/vec4 v0x7fdcf8c50880_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fdcf8c4f260_0, 0;
T_1.2 ;
    %load/vec4 v0x7fdcf8c50a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fdcf8c4f260_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdcf8c50bf0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x7fdcf8c50880_0;
    %assign/vec4 v0x7fdcf8c50920_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x7fdcf8c509f0_0;
    %assign/vec4 v0x7fdcf8c50920_0, 0;
T_1.7 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fdcf8c4f0f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4fd60_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fdcf8c4f0f0;
T_3 ;
Ewait_0 .event/or E_0x7fdcf8c4ce30, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4fd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcf8c4fa60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4fb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4fc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c50230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4feb0_0, 0, 1;
    %load/vec4 v0x7fdcf8c50180_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fb80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcf8c4fa60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f7e0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fdcf8c50180_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4fb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f8b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f730_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fdcf8c50180_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7fdcf8c4fff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x7fdcf8c4ff60_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %jmp T_3.25;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c50230_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %jmp T_3.25;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c50230_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %jmp T_3.25;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c50230_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %jmp T_3.25;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c50230_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %jmp T_3.25;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c50230_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %jmp T_3.25;
T_3.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c50230_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %jmp T_3.25;
T_3.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c50230_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %jmp T_3.25;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c50230_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %jmp T_3.25;
T_3.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c50230_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %jmp T_3.25;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c50230_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %jmp T_3.25;
T_3.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c50230_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %jmp T_3.25;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4feb0_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c50230_0, 0, 1;
    %jmp T_3.25;
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4feb0_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c50230_0, 0, 1;
    %jmp T_3.25;
T_3.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4feb0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c50230_0, 0, 1;
    %jmp T_3.25;
T_3.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4feb0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c50230_0, 0, 1;
    %jmp T_3.25;
T_3.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4feb0_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c50230_0, 0, 1;
    %jmp T_3.25;
T_3.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4feb0_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c50230_0, 0, 1;
    %jmp T_3.25;
T_3.25 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7fdcf8c4fff0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.26, 5;
    %load/vec4 v0x7fdcf8c4fff0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %jmp T_3.40;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c50230_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %jmp T_3.40;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %jmp T_3.40;
T_3.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c50230_0, 0, 1;
    %jmp T_3.40;
T_3.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %jmp T_3.40;
T_3.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %jmp T_3.40;
T_3.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %jmp T_3.40;
T_3.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %jmp T_3.40;
T_3.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %jmp T_3.40;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %jmp T_3.40;
T_3.37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %jmp T_3.40;
T_3.38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %jmp T_3.40;
T_3.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdcf8c4f5a0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdcf8c4f660_0, 0, 4;
    %jmp T_3.40;
T_3.40 ;
    %pop/vec4 1;
T_3.26 ;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fdcf8c50180_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_3.41, 4;
    %load/vec4 v0x7fdcf8c4fff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.43, 4;
    %load/vec4 v0x7fdcf8c4ff60_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.55, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.56, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.57, 6;
    %jmp T_3.58;
T_3.45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f9d0_0, 0, 1;
    %jmp T_3.58;
T_3.46 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f9d0_0, 0, 1;
    %jmp T_3.58;
T_3.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f9d0_0, 0, 1;
    %jmp T_3.58;
T_3.48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f9d0_0, 0, 1;
    %jmp T_3.58;
T_3.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f9d0_0, 0, 1;
    %jmp T_3.58;
T_3.50 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f9d0_0, 0, 1;
    %jmp T_3.58;
T_3.51 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f9d0_0, 0, 1;
    %jmp T_3.58;
T_3.52 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f9d0_0, 0, 1;
    %jmp T_3.58;
T_3.53 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f9d0_0, 0, 1;
    %jmp T_3.58;
T_3.54 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f9d0_0, 0, 1;
    %jmp T_3.58;
T_3.55 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f9d0_0, 0, 1;
    %jmp T_3.58;
T_3.56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f9d0_0, 0, 1;
    %jmp T_3.58;
T_3.57 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f9d0_0, 0, 1;
    %jmp T_3.58;
T_3.58 ;
    %pop/vec4 1;
    %jmp T_3.44;
T_3.43 ;
    %load/vec4 v0x7fdcf8c4fff0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.59, 4;
    %jmp T_3.60;
T_3.59 ;
    %load/vec4 v0x7fdcf8c4fff0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.65, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.66, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.67, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.68, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.69, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.70, 6;
    %jmp T_3.71;
T_3.61 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f8b0_0, 0, 1;
    %jmp T_3.71;
T_3.62 ;
    %jmp T_3.71;
T_3.63 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f940_0, 0, 1;
    %jmp T_3.71;
T_3.64 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f940_0, 0, 1;
    %jmp T_3.71;
T_3.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f9d0_0, 0, 1;
    %jmp T_3.71;
T_3.66 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f9d0_0, 0, 1;
    %jmp T_3.71;
T_3.67 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f9d0_0, 0, 1;
    %jmp T_3.71;
T_3.68 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f9d0_0, 0, 1;
    %jmp T_3.71;
T_3.69 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f9d0_0, 0, 1;
    %jmp T_3.71;
T_3.70 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4f9d0_0, 0, 1;
    %jmp T_3.71;
T_3.71 ;
    %pop/vec4 1;
T_3.60 ;
T_3.44 ;
    %jmp T_3.42;
T_3.41 ;
    %load/vec4 v0x7fdcf8c50180_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_3.72, 4;
    %load/vec4 v0x7fdcf8c4fff0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.74, 5;
    %load/vec4 v0x7fdcf8c4fff0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.76, 6;
    %jmp T_3.77;
T_3.76 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4fd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c4fcc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c4f9d0_0, 0, 1;
    %jmp T_3.77;
T_3.77 ;
    %pop/vec4 1;
T_3.74 ;
T_3.72 ;
T_3.42 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fdcf8c4ae00;
T_4 ;
    %wait E_0x7fdcf8c49c90;
    %load/vec4 v0x7fdcf8c4b250_0;
    %cmpi/e 12, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdcf8c4b250_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdcf8c4b250_0;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fdcf8c4b190_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7fdcf8c4b4a0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fdcf8c4b190_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 65280, 0, 32;
    %load/vec4 v0x7fdcf8c4b190_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7fdcf8c4b4a0_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fdcf8c4b190_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7fdcf8c4b4a0_0, 0, 32;
T_4.3 ;
T_4.1 ;
    %load/vec4 v0x7fdcf8c4b4a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fdcf8c4b3f0_0, 0, 32;
    %load/vec4 v0x7fdcf8c4b0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x7fdcf8c4b300_0;
    %store/vec4 v0x7fdcf8c4b020_0, 0, 32;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fdcf8c4b020_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x7fdcf8c4b4a0_0;
    %store/vec4 v0x7fdcf8c4b020_0, 0, 32;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x7fdcf8c4b3f0_0;
    %store/vec4 v0x7fdcf8c4b020_0, 0, 32;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fdcf8c4c3f0;
T_5 ;
    %wait E_0x7fdcf8c49c60;
    %load/vec4 v0x7fdcf8c4cb30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fdcf8c4c9d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fdcf8c4c8f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fdcf8c4c860_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdcf8c4c790_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fdcf8c4c620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fdcf8c4ca80_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0x7fdcf8c4c9d0_0, 0;
    %load/vec4 v0x7fdcf8c4ca80_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x7fdcf8c4c8f0_0, 0;
    %load/vec4 v0x7fdcf8c4ca80_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x7fdcf8c4c860_0, 0;
    %load/vec4 v0x7fdcf8c4ca80_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x7fdcf8c4c790_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fdcf8c51800;
T_6 ;
    %wait E_0x7fdcf8c49c60;
    %fork t_1, S_0x7fdcf8c51b70;
    %jmp t_0;
    .scope S_0x7fdcf8c51b70;
t_1 ;
    %load/vec4 v0x7fdcf8c526f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdcf8c51d30_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x7fdcf8c51d30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fdcf8c51d30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdcf8c52660, 0, 4;
    %load/vec4 v0x7fdcf8c51d30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdcf8c51d30_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fdcf8c51dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x7fdcf8c52810_0;
    %load/vec4 v0x7fdcf8c52780_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdcf8c52660, 0, 4;
T_6.4 ;
T_6.1 ;
    %end;
    .scope S_0x7fdcf8c51800;
t_0 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fdcf8c3b4d0;
T_7 ;
    %wait E_0x7fdcf8c34180;
    %load/vec4 v0x7fdcf8c4abe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fdcf8c387d0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x7fdcf8c498c0_0, 0, 33;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x7fdcf8c49a60_0;
    %load/vec4 v0x7fdcf8c49bc0_0;
    %sub;
    %store/vec4 v0x7fdcf8c498c0_0, 0, 33;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x7fdcf8c49a60_0;
    %pad/u 66;
    %load/vec4 v0x7fdcf8c49bc0_0;
    %pad/u 66;
    %mul;
    %store/vec4 v0x7fdcf8c49810_0, 0, 66;
    %load/vec4 v0x7fdcf8c49810_0;
    %parti/s 64, 0, 2;
    %store/vec4 v0x7fdcf8c496c0_0, 0, 64;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x7fdcf8c49a60_0;
    %load/vec4 v0x7fdcf8c49bc0_0;
    %div;
    %store/vec4 v0x7fdcf8c4a9d0_0, 0, 33;
    %load/vec4 v0x7fdcf8c49a60_0;
    %load/vec4 v0x7fdcf8c49bc0_0;
    %mod;
    %store/vec4 v0x7fdcf8c4ab30_0, 0, 33;
    %load/vec4 v0x7fdcf8c4a9d0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x7fdcf8c4ab30_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdcf8c496c0_0, 0, 64;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x7fdcf8c49a60_0;
    %load/vec4 v0x7fdcf8c49bc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x7fdcf8c498c0_0, 0, 33;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0x7fdcf8c498c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7fdcf8c49760_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fdcf8c387d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdcf8c49760_0, 0, 32;
    %jmp T_7.25;
T_7.10 ;
    %load/vec4 v0x7fdcf8c4a670_0;
    %load/vec4 v0x7fdcf8c4a720_0;
    %and;
    %store/vec4 v0x7fdcf8c49760_0, 0, 32;
    %jmp T_7.25;
T_7.11 ;
    %load/vec4 v0x7fdcf8c4a670_0;
    %load/vec4 v0x7fdcf8c4a720_0;
    %or;
    %store/vec4 v0x7fdcf8c49760_0, 0, 32;
    %jmp T_7.25;
T_7.12 ;
    %load/vec4 v0x7fdcf8c4a670_0;
    %load/vec4 v0x7fdcf8c4a720_0;
    %xor;
    %store/vec4 v0x7fdcf8c49760_0, 0, 32;
    %jmp T_7.25;
T_7.13 ;
    %load/vec4 v0x7fdcf8c4a670_0;
    %load/vec4 v0x7fdcf8c4a720_0;
    %add;
    %store/vec4 v0x7fdcf8c49760_0, 0, 32;
    %jmp T_7.25;
T_7.14 ;
    %load/vec4 v0x7fdcf8c4a670_0;
    %load/vec4 v0x7fdcf8c4a720_0;
    %sub;
    %store/vec4 v0x7fdcf8c49760_0, 0, 32;
    %jmp T_7.25;
T_7.15 ;
    %load/vec4 v0x7fdcf8c4a670_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.26, 8;
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x7fdcf8c4a670_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_7.27, 8;
T_7.26 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fdcf8c4a670_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.27, 8;
 ; End of false expr.
    %blend;
T_7.27;
    %store/vec4 v0x7fdcf8c499b0_0, 0, 64;
    %load/vec4 v0x7fdcf8c4a720_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.28, 8;
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x7fdcf8c4a720_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_7.29, 8;
T_7.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fdcf8c4a720_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.29, 8;
 ; End of false expr.
    %blend;
T_7.29;
    %store/vec4 v0x7fdcf8c49b10_0, 0, 64;
    %load/vec4 v0x7fdcf8c499b0_0;
    %load/vec4 v0x7fdcf8c49b10_0;
    %mul;
    %store/vec4 v0x7fdcf8c496c0_0, 0, 64;
    %jmp T_7.25;
T_7.16 ;
    %load/vec4 v0x7fdcf8c4a670_0;
    %load/vec4 v0x7fdcf8c4a720_0;
    %mod;
    %store/vec4 v0x7fdcf8c4aa80_0, 0, 32;
    %load/vec4 v0x7fdcf8c4a670_0;
    %load/vec4 v0x7fdcf8c4a720_0;
    %div;
    %store/vec4 v0x7fdcf8c4a920_0, 0, 32;
    %load/vec4 v0x7fdcf8c4a920_0;
    %load/vec4 v0x7fdcf8c4aa80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdcf8c496c0_0, 0, 64;
    %jmp T_7.25;
T_7.17 ;
    %load/vec4 v0x7fdcf8c4a720_0;
    %load/vec4 v0x7fdcf8c4a670_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.30, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.31, 8;
T_7.30 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.31, 8;
 ; End of false expr.
    %blend;
T_7.31;
    %store/vec4 v0x7fdcf8c49760_0, 0, 32;
    %jmp T_7.25;
T_7.18 ;
    %load/vec4 v0x7fdcf8c4a720_0;
    %load/vec4 v0x7fdcf8c4a670_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.32, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.33, 8;
T_7.32 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.33, 8;
 ; End of false expr.
    %blend;
T_7.33;
    %store/vec4 v0x7fdcf8c49760_0, 0, 32;
    %jmp T_7.25;
T_7.19 ;
    %load/vec4 v0x7fdcf8c4a670_0;
    %load/vec4 v0x7fdcf8c4a720_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x7fdcf8c49760_0, 0, 32;
    %jmp T_7.25;
T_7.20 ;
    %load/vec4 v0x7fdcf8c4a670_0;
    %load/vec4 v0x7fdcf8c4a720_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.36, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.37, 8;
T_7.36 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.37, 8;
 ; End of false expr.
    %blend;
T_7.37;
    %store/vec4 v0x7fdcf8c49760_0, 0, 32;
    %jmp T_7.25;
T_7.21 ;
    %load/vec4 v0x7fdcf8c4a7d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.38, 8;
    %load/vec4 v0x7fdcf8c4a720_0;
    %ix/getv 4, v0x7fdcf8c4a870_0;
    %shiftr 4;
    %jmp/1 T_7.39, 8;
T_7.38 ; End of true expr.
    %load/vec4 v0x7fdcf8c4a720_0;
    %ix/getv 4, v0x7fdcf8c4a670_0;
    %shiftr 4;
    %jmp/0 T_7.39, 8;
 ; End of false expr.
    %blend;
T_7.39;
    %store/vec4 v0x7fdcf8c49760_0, 0, 32;
    %jmp T_7.25;
T_7.22 ;
    %load/vec4 v0x7fdcf8c4a7d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.40, 8;
    %load/vec4 v0x7fdcf8c4a720_0;
    %ix/getv 4, v0x7fdcf8c4a870_0;
    %shiftl 4;
    %jmp/1 T_7.41, 8;
T_7.40 ; End of true expr.
    %load/vec4 v0x7fdcf8c4a720_0;
    %ix/getv 4, v0x7fdcf8c4a670_0;
    %shiftl 4;
    %jmp/0 T_7.41, 8;
 ; End of false expr.
    %blend;
T_7.41;
    %store/vec4 v0x7fdcf8c49760_0, 0, 32;
    %jmp T_7.25;
T_7.23 ;
    %load/vec4 v0x7fdcf8c4a7d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.42, 8;
    %load/vec4 v0x7fdcf8c4a720_0;
    %ix/getv 4, v0x7fdcf8c4a870_0;
    %shiftr 4;
    %jmp/1 T_7.43, 8;
T_7.42 ; End of true expr.
    %load/vec4 v0x7fdcf8c4a720_0;
    %ix/getv 4, v0x7fdcf8c4a670_0;
    %shiftr 4;
    %jmp/0 T_7.43, 8;
 ; End of false expr.
    %blend;
T_7.43;
    %store/vec4 v0x7fdcf8c49760_0, 0, 32;
    %jmp T_7.25;
T_7.25 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fdcf8c3b4d0;
T_8 ;
    %wait E_0x7fdcf8c2ca90;
    %vpi_call/w 5 109 "$display", "ALUSrcA = %b, ALUSrcB= %b", v0x7fdcf8c4a670_0, v0x7fdcf8c4a720_0 {0 0 0};
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fdcf8c4b5d0;
T_9 ;
    %wait E_0x7fdcf8c49c60;
    %load/vec4 v0x7fdcf8c4c1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdcf8c4ba50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdcf8c4b9b0_0, 0;
T_9.0 ;
    %load/vec4 v0x7fdcf8c4bea0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdcf8c4c260_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7fdcf8c4bea0_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %jmp T_9.10;
T_9.4 ;
    %load/vec4 v0x7fdcf8c4c110_0;
    %assign/vec4 v0x7fdcf8c4b9b0_0, 0;
    %jmp T_9.10;
T_9.5 ;
    %load/vec4 v0x7fdcf8c4c110_0;
    %assign/vec4 v0x7fdcf8c4ba50_0, 0;
    %jmp T_9.10;
T_9.6 ;
    %load/vec4 v0x7fdcf8c4b8f0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fdcf8c4b9b0_0, 0;
    %load/vec4 v0x7fdcf8c4b8f0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fdcf8c4ba50_0, 0;
    %jmp T_9.10;
T_9.7 ;
    %load/vec4 v0x7fdcf8c4b8f0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fdcf8c4b9b0_0, 0;
    %load/vec4 v0x7fdcf8c4b8f0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fdcf8c4ba50_0, 0;
    %jmp T_9.10;
T_9.8 ;
    %load/vec4 v0x7fdcf8c4b8f0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fdcf8c4b9b0_0, 0;
    %load/vec4 v0x7fdcf8c4b8f0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fdcf8c4ba50_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0x7fdcf8c4b8f0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fdcf8c4b9b0_0, 0;
    %load/vec4 v0x7fdcf8c4b8f0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fdcf8c4ba50_0, 0;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
T_9.2 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fdcf8c50da0;
T_10 ;
    %wait E_0x7fdcf8c51020;
    %load/vec4 v0x7fdcf8c51370_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7fdcf8c51650_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fdcf8c515a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fdcf8c51510_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7fdcf8c51200_0, 0, 32;
    %load/vec4 v0x7fdcf8c512b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x7fdcf8c51150_0;
    %store/vec4 v0x7fdcf8c51480_0, 0, 32;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0x7fdcf8c51090_0;
    %store/vec4 v0x7fdcf8c51480_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fdcf8c51200_0;
    %store/vec4 v0x7fdcf8c51480_0, 0, 32;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fdcf8c32780;
T_11 ;
    %wait E_0x7fdcf8c49c60;
    %load/vec4 v0x7fdcf8c56900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdcf8c56730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdcf8c567c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdcf8c53da0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fdcf8c564e0_0;
    %assign/vec4 v0x7fdcf8c56730_0, 0;
    %load/vec4 v0x7fdcf8c56590_0;
    %assign/vec4 v0x7fdcf8c567c0_0, 0;
    %load/vec4 v0x7fdcf8c540e0_0;
    %assign/vec4 v0x7fdcf8c53da0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fdcf8c56e20;
T_12 ;
    %fork t_3, S_0x7fdcf8c57200;
    %jmp t_2;
    .scope S_0x7fdcf8c57200;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdcf8c573d0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x7fdcf8c573d0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fdcf8c573d0_0;
    %store/vec4a v0x7fdcf8c576b0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fdcf8c573d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fdcf8c573d0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %vpi_call/w 16 22 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x7fdcf8c39780 {0 0 0};
    %vpi_call/w 16 23 "$readmemh", P_0x7fdcf8c39780, v0x7fdcf8c576b0 {0 0 0};
    %end;
    .scope S_0x7fdcf8c56e20;
t_2 %join;
    %end;
    .thread T_12;
    .scope S_0x7fdcf8c56e20;
T_13 ;
    %wait E_0x7fdcf8c571b0;
    %vpi_call/w 16 28 "$display", "ram: read = %b", v0x7fdcf8c57740_0 {0 0 0};
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fdcf8c56e20;
T_14 ;
    %wait E_0x7fdcf8c49c60;
    %load/vec4 v0x7fdcf8c57a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7fdcf8c57b60_0;
    %store/vec4 v0x7fdcf8c57c30_0, 0, 32;
    %load/vec4 v0x7fdcf8c57580_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x7fdcf8c57580_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x7fdcf8c57b60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fdcf8c57490_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdcf8c576b0, 0, 4;
T_14.4 ;
    %load/vec4 v0x7fdcf8c57580_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %load/vec4 v0x7fdcf8c57b60_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fdcf8c57c30_0, 0, 32;
    %load/vec4 v0x7fdcf8c57b60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fdcf8c57490_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdcf8c576b0, 0, 4;
T_14.6 ;
    %load/vec4 v0x7fdcf8c57580_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.8, 4;
    %load/vec4 v0x7fdcf8c57b60_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fdcf8c57c30_0, 0, 32;
    %load/vec4 v0x7fdcf8c57b60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fdcf8c57490_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fdcf8c576b0, 4, 0;
T_14.8 ;
    %load/vec4 v0x7fdcf8c57580_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %load/vec4 v0x7fdcf8c57b60_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fdcf8c57c30_0, 0, 32;
    %load/vec4 v0x7fdcf8c57b60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fdcf8c57490_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fdcf8c576b0, 4, 0;
T_14.10 ;
T_14.2 ;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fdcf8c57740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %vpi_call/w 16 73 "$display", "Im reading, address = %h", v0x7fdcf8c57490_0 {0 0 0};
    %load/vec4 v0x7fdcf8c57490_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fdcf8c576b0, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdcf8c57920_0, 4, 5;
    %load/vec4 v0x7fdcf8c57490_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fdcf8c576b0, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdcf8c57920_0, 4, 5;
    %load/vec4 v0x7fdcf8c57490_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fdcf8c576b0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdcf8c57920_0, 4, 5;
    %load/vec4 v0x7fdcf8c57490_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fdcf8c576b0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdcf8c57920_0, 4, 5;
T_14.12 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fdcf8c56e20;
T_15 ;
    %wait E_0x7fdcf8c57170;
    %vpi_call/w 16 81 "$display", "readdata_temp = %h", v0x7fdcf8c57920_0 {0 0 0};
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fdcf8c56e20;
T_16 ;
    %wait E_0x7fdcf8c57030;
    %load/vec4 v0x7fdcf8c57580_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x7fdcf8c57580_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x7fdcf8c57920_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdcf8c57850_0, 4, 8;
    %vpi_call/w 16 88 "$display", "ram: readdata = %h, byteenable = %b", v0x7fdcf8c57850_0, v0x7fdcf8c57580_0 {0 0 0};
T_16.2 ;
    %load/vec4 v0x7fdcf8c57580_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0x7fdcf8c57850_0;
    %store/vec4 v0x7fdcf8c579b0_0, 0, 32;
    %load/vec4 v0x7fdcf8c579b0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fdcf8c57850_0, 0, 32;
    %load/vec4 v0x7fdcf8c57920_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdcf8c57850_0, 4, 8;
    %vpi_call/w 16 94 "$display", "ram: readdata = %h, byteenable = %b", v0x7fdcf8c57850_0, v0x7fdcf8c57580_0 {0 0 0};
T_16.4 ;
    %load/vec4 v0x7fdcf8c57580_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %load/vec4 v0x7fdcf8c57850_0;
    %store/vec4 v0x7fdcf8c579b0_0, 0, 32;
    %load/vec4 v0x7fdcf8c579b0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fdcf8c57850_0, 0, 32;
    %load/vec4 v0x7fdcf8c57920_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdcf8c57850_0, 4, 8;
    %vpi_call/w 16 100 "$display", "ram: readdata = %h, byteenable = %b", v0x7fdcf8c57850_0, v0x7fdcf8c57580_0 {0 0 0};
T_16.6 ;
    %load/vec4 v0x7fdcf8c57580_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.8, 4;
    %load/vec4 v0x7fdcf8c57850_0;
    %store/vec4 v0x7fdcf8c579b0_0, 0, 32;
    %load/vec4 v0x7fdcf8c579b0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fdcf8c57850_0, 0, 32;
    %load/vec4 v0x7fdcf8c57920_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdcf8c57850_0, 4, 8;
    %vpi_call/w 16 106 "$display", "ram: readdata = %h, byteenable = %b", v0x7fdcf8c57850_0, v0x7fdcf8c57580_0 {0 0 0};
T_16.8 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fdcf8c2e200;
T_17 ;
    %vpi_call/w 3 21 "$dumpfile", "CPU_testbench.vcd" {0 0 0};
    %vpi_call/w 3 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fdcf8c2e200 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c58260_0, 0, 1;
    %pushi/vec4 41, 0, 65;
T_17.0 %dup/vec4;
    %pushi/vec4 0, 0, 65;
    %cmp/s;
    %jmp/1xz T_17.1, 5;
    %jmp/1 T_17.1, 4;
    %pushi/vec4 1, 0, 65;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x7fdcf8c58260_0;
    %inv;
    %store/vec4 v0x7fdcf8c58260_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fdcf8c58260_0;
    %inv;
    %store/vec4 v0x7fdcf8c58260_0, 0, 1;
    %jmp T_17.0;
T_17.1 ;
    %pop/vec4 1;
    %end;
    .thread T_17;
    .scope S_0x7fdcf8c2e200;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c585d0_0, 0, 1;
    %wait E_0x7fdcf8c386b0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdcf8c585d0_0, 0, 1;
    %wait E_0x7fdcf8c386b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdcf8c585d0_0, 0, 1;
    %vpi_call/w 3 44 "$display", "FETCH         - readdata_to_CPU: %h, ALUOut: %h", v0x7fdcf8c58490_0, v0x7fdcf8c58520_0 {0 0 0};
    %wait E_0x7fdcf8c386b0;
    %vpi_call/w 3 48 "$display", "DECODE        - readdata_to_CPU: %h, ALUOut: %h, opcode: %b", v0x7fdcf8c58490_0, v0x7fdcf8c58520_0, &PV<v0x7fdcf8c58490_0, 26, 6> {0 0 0};
    %wait E_0x7fdcf8c386b0;
    %vpi_call/w 3 51 "$display", "EXECUTE       - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fdcf8c58490_0, v0x7fdcf8c58520_0, &PV<v0x7fdcf8c58490_0, 26, 6> {0 0 0};
    %wait E_0x7fdcf8c386b0;
    %vpi_call/w 3 54 "$display", "MEMORY_ACCESS - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fdcf8c58490_0, v0x7fdcf8c58520_0, &PV<v0x7fdcf8c58490_0, 26, 6> {0 0 0};
    %wait E_0x7fdcf8c386b0;
    %vpi_call/w 3 57 "$display", "WRITE_BACK    - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fdcf8c58490_0, v0x7fdcf8c58520_0, &PV<v0x7fdcf8c58490_0, 26, 6> {0 0 0};
    %vpi_call/w 3 58 "$display", "---------------------------------------------" {0 0 0};
    %pushi/vec4 8, 0, 65;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 65;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 65;
    %sub;
    %wait E_0x7fdcf8c386b0;
    %vpi_call/w 3 63 "$display", "FETCH         - readdata_to_CPU: %h, ALUOut: %h", v0x7fdcf8c58490_0, v0x7fdcf8c58520_0 {0 0 0};
    %wait E_0x7fdcf8c386b0;
    %vpi_call/w 3 66 "$display", "DECODE        - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fdcf8c58490_0, v0x7fdcf8c58520_0, &PV<v0x7fdcf8c58490_0, 26, 6> {0 0 0};
    %wait E_0x7fdcf8c386b0;
    %vpi_call/w 3 69 "$display", "EXECUTE       - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fdcf8c58490_0, v0x7fdcf8c58520_0, &PV<v0x7fdcf8c58490_0, 26, 6> {0 0 0};
    %wait E_0x7fdcf8c386b0;
    %vpi_call/w 3 72 "$display", "MEMORY_ACCESS - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fdcf8c58490_0, v0x7fdcf8c58520_0, &PV<v0x7fdcf8c58490_0, 26, 6> {0 0 0};
    %wait E_0x7fdcf8c386b0;
    %vpi_call/w 3 75 "$display", "WRITE_BACK    - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fdcf8c58490_0, v0x7fdcf8c58520_0, &PV<v0x7fdcf8c58490_0, 26, 6> {0 0 0};
    %vpi_call/w 3 76 "$display", "---------------------------------------------" {0 0 0};
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "-";
    "CPU_testbench.v";
    "mips_cpu_bus.v";
    "alu.v";
    "ALUmux4to1.v";
    "HI_LO_Control.v";
    "instruction_reg.v";
    "MEMmux.v";
    "control_signal_simplified.v";
    "pc.v";
    "PCmux3to1.v";
    "registers.v";
    "CPU_statemachine.v";
    "endian_swap.v";
    "CPU_ram/ram_tiny_CPU.v";
