// Seed: 115202365
module module_0 (
    output wor id_0,
    input tri id_1,
    output uwire id_2,
    input wor id_3,
    output uwire id_4,
    input wire id_5,
    input tri id_6
    , id_13,
    output tri id_7,
    output tri0 id_8,
    output wor id_9,
    output tri1 id_10,
    input supply1 id_11
);
  wire id_14 = id_14;
endmodule
module module_1 #(
    parameter id_6 = 32'd79
) (
    output tri id_0,
    input supply0 id_1,
    output tri0 id_2,
    input supply0 id_3,
    output supply1 id_4,
    output supply0 id_5,
    input supply0 _id_6,
    output wand id_7,
    output tri0 id_8,
    output wor id_9,
    output wor id_10,
    input supply0 id_11,
    input wand id_12,
    output wand id_13,
    output tri0 id_14,
    input tri0 id_15
);
  logic id_17;
  ;
  module_0 modCall_1 (
      id_5,
      id_12,
      id_14,
      id_1,
      id_4,
      id_1,
      id_11,
      id_4,
      id_14,
      id_14,
      id_2,
      id_1
  );
  logic [~  -1 : id_6] id_18;
  ;
endmodule
