

================================================================
== Vitis HLS Report for 'Write_Loop_proc'
================================================================
* Date:           Fri Nov 28 18:38:43 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Lab1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      267|      267|  2.670 us|  2.670 us|  267|  267|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Write_Loop_proc_Pipeline_Write_Loop_fu_82  |Write_Loop_proc_Pipeline_Write_Loop  |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       73|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       25|      119|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      236|    -|
|Register             |        -|     -|       75|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      100|      428|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+----+-----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+----+-----+-----+
    |grp_Write_Loop_proc_Pipeline_Write_Loop_fu_82  |Write_Loop_proc_Pipeline_Write_Loop  |        0|   0|  25|  119|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+----+-----+-----+
    |Total                                          |                                     |        0|   0|  25|  119|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln41_fu_117_p2  |         +|   0|  0|  71|          64|          64|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  73|          65|          65|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |C_blk_n               |   9|          2|    1|          2|
    |ap_NS_fsm             |  54|         10|    1|         10|
    |ap_done               |   9|          2|    1|          2|
    |gmem2_blk_n_AW        |   9|          2|    1|          2|
    |gmem2_blk_n_B         |   9|          2|    1|          2|
    |m_axi_gmem2_AWADDR    |  14|          3|   64|        192|
    |m_axi_gmem2_AWBURST   |   9|          2|    2|          4|
    |m_axi_gmem2_AWCACHE   |   9|          2|    4|          8|
    |m_axi_gmem2_AWID      |   9|          2|    1|          2|
    |m_axi_gmem2_AWLEN     |  14|          3|   32|         96|
    |m_axi_gmem2_AWLOCK    |   9|          2|    2|          4|
    |m_axi_gmem2_AWPROT    |   9|          2|    3|          6|
    |m_axi_gmem2_AWQOS     |   9|          2|    4|          8|
    |m_axi_gmem2_AWREGION  |   9|          2|    4|          8|
    |m_axi_gmem2_AWSIZE    |   9|          2|    3|          6|
    |m_axi_gmem2_AWUSER    |   9|          2|    1|          2|
    |m_axi_gmem2_AWVALID   |  14|          3|    1|          3|
    |m_axi_gmem2_BREADY    |  14|          3|    1|          3|
    |m_axi_gmem2_WVALID    |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 236|         50|  128|        362|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |add_ln41_reg_129                                            |  64|   0|   64|          0|
    |ap_CS_fsm                                                   |   9|   0|    9|          0|
    |ap_done_reg                                                 |   1|   0|    1|          0|
    |grp_Write_Loop_proc_Pipeline_Write_Loop_fu_82_ap_start_reg  |   1|   0|    1|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       |  75|   0|   75|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-----------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|              Write_Loop_proc|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|              Write_Loop_proc|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|              Write_Loop_proc|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|              Write_Loop_proc|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|              Write_Loop_proc|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|              Write_Loop_proc|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|              Write_Loop_proc|  return value|
|m_axi_gmem2_AWVALID                   |  out|    1|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_AWREADY                   |   in|    1|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_AWADDR                    |  out|   64|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_AWID                      |  out|    1|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_AWLEN                     |  out|   32|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_AWSIZE                    |  out|    3|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_AWBURST                   |  out|    2|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_AWLOCK                    |  out|    2|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_AWCACHE                   |  out|    4|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_AWPROT                    |  out|    3|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_AWQOS                     |  out|    4|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_AWREGION                  |  out|    4|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_AWUSER                    |  out|    1|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_WVALID                    |  out|    1|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_WREADY                    |   in|    1|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_WDATA                     |  out|    8|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_WSTRB                     |  out|    1|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_WLAST                     |  out|    1|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_WID                       |  out|    1|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_WUSER                     |  out|    1|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_ARVALID                   |  out|    1|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_ARREADY                   |   in|    1|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_ARADDR                    |  out|   64|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_ARID                      |  out|    1|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_ARLEN                     |  out|   32|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_ARSIZE                    |  out|    3|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_ARBURST                   |  out|    2|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_ARLOCK                    |  out|    2|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_ARCACHE                   |  out|    4|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_ARPROT                    |  out|    3|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_ARQOS                     |  out|    4|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_ARREGION                  |  out|    4|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_ARUSER                    |  out|    1|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_RVALID                    |   in|    1|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_RREADY                    |  out|    1|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_RDATA                     |   in|    8|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_RLAST                     |   in|    1|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_RID                       |   in|    1|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_RFIFONUM                  |   in|   11|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_RUSER                     |   in|    1|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_RRESP                     |   in|    2|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_BVALID                    |   in|    1|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_BREADY                    |  out|    1|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_BRESP                     |   in|    2|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_BID                       |   in|    1|       m_axi|                        gmem2|       pointer|
|m_axi_gmem2_BUSER                     |   in|    1|       m_axi|                        gmem2|       pointer|
|p_read                                |   in|    8|     ap_none|                       p_read|        scalar|
|C_dout                                |   in|   64|     ap_fifo|                            C|       pointer|
|C_num_data_valid                      |   in|    3|     ap_fifo|                            C|       pointer|
|C_fifo_cap                            |   in|    3|     ap_fifo|                            C|       pointer|
|C_empty_n                             |   in|    1|     ap_fifo|                            C|       pointer|
|C_read                                |  out|    1|     ap_fifo|                            C|       pointer|
|image_diff_posterize_rowC_0_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowC_0|         array|
|image_diff_posterize_rowC_0_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_0|         array|
|image_diff_posterize_rowC_0_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowC_0|         array|
|image_diff_posterize_rowC_1_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowC_1|         array|
|image_diff_posterize_rowC_1_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_1|         array|
|image_diff_posterize_rowC_1_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowC_1|         array|
|image_diff_posterize_rowC_2_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowC_2|         array|
|image_diff_posterize_rowC_2_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_2|         array|
|image_diff_posterize_rowC_2_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowC_2|         array|
|image_diff_posterize_rowC_3_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowC_3|         array|
|image_diff_posterize_rowC_3_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_3|         array|
|image_diff_posterize_rowC_3_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowC_3|         array|
|image_diff_posterize_rowC_4_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowC_4|         array|
|image_diff_posterize_rowC_4_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_4|         array|
|image_diff_posterize_rowC_4_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowC_4|         array|
|image_diff_posterize_rowC_5_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowC_5|         array|
|image_diff_posterize_rowC_5_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_5|         array|
|image_diff_posterize_rowC_5_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowC_5|         array|
|image_diff_posterize_rowC_6_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowC_6|         array|
|image_diff_posterize_rowC_6_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_6|         array|
|image_diff_posterize_rowC_6_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowC_6|         array|
|image_diff_posterize_rowC_7_address0  |  out|    5|   ap_memory|  image_diff_posterize_rowC_7|         array|
|image_diff_posterize_rowC_7_ce0       |  out|    1|   ap_memory|  image_diff_posterize_rowC_7|         array|
|image_diff_posterize_rowC_7_q0        |   in|    8|   ap_memory|  image_diff_posterize_rowC_7|         array|
+--------------------------------------+-----+-----+------------+-----------------------------+--------------+

