###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Sat Oct 15 03:52:27 2022
#  Design:            SYS_TOP
#  Command:           timeDesign -postCTS -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_postCTS -outDir timingReports
###############################################################
Path 1: MET Recovery Check with Pin RST_SYNC_I0/SYNC_RST_reg/CK 
Endpoint:   RST_SYNC_I0/SYNC_RST_reg/RN (^) checked with  leading edge of 
'Master_REF_CLK'
Beginpoint: RST                         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.795
- Recovery                      0.343
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.252
- Arrival Time                  1.289
= Slack Time                   18.963
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                             |      |                       |           |       |  Time   |   Time   | 
     |-----------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | RST                         |  ^   | RST                   |           |       |   0.000 |   18.963 | 
     | mux2X1_U4/U1/A              |  ^   | RST                   | MX2X2M    | 0.000 |   0.000 |   18.963 | 
     | mux2X1_U4/U1/Y              |  ^   | RST_fun_scan          | MX2X2M    | 0.132 |   0.132 |   19.094 | 
     | FE_PHC31_RST_fun_scan/A     |  ^   | RST_fun_scan          | BUFX2M    | 0.000 |   0.132 |   19.094 | 
     | FE_PHC31_RST_fun_scan/Y     |  ^   | FE_PHN31_RST_fun_scan | BUFX2M    | 0.094 |   0.225 |   19.188 | 
     | FE_PHC29_RST_fun_scan/A     |  ^   | FE_PHN31_RST_fun_scan | DLY4X1M   | 0.000 |   0.225 |   19.188 | 
     | FE_PHC29_RST_fun_scan/Y     |  ^   | FE_PHN29_RST_fun_scan | DLY4X1M   | 1.064 |   1.289 |   20.252 | 
     | RST_SYNC_I0/SYNC_RST_reg/RN |  ^   | FE_PHN29_RST_fun_scan | SDFFRQX1M | 0.000 |   1.289 |   20.252 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                             |      |                      |            |       |  Time   |   Time   | 
     |-----------------------------+------+----------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK              |            |       |   0.000 |  -18.963 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK              | CLKINVX40M | 0.000 |   0.000 |  -18.962 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0       | CLKINVX40M | 0.037 |   0.037 |  -18.926 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0       | CLKINVX32M | 0.001 |   0.038 |  -18.925 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0       | CLKINVX32M | 0.028 |   0.066 |  -18.897 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK__L2_N0       | MX2X8M     | 0.000 |   0.066 |  -18.896 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan        | MX2X8M     | 0.220 |   0.287 |  -18.676 | 
     | CLK1_fun_scan__L1_I0/A      |  ^   | CLK1_fun_scan        | CLKINVX32M | 0.001 |   0.287 |  -18.675 | 
     | CLK1_fun_scan__L1_I0/Y      |  v   | CLK1_fun_scan__L1_N0 | CLKINVX32M | 0.072 |   0.360 |  -18.603 | 
     | CLK1_fun_scan__L2_I0/A      |  v   | CLK1_fun_scan__L1_N0 | CLKINVX40M | 0.001 |   0.361 |  -18.602 | 
     | CLK1_fun_scan__L2_I0/Y      |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX40M | 0.053 |   0.413 |  -18.549 | 
     | CLK1_fun_scan__L3_I0/A      |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX32M | 0.001 |   0.414 |  -18.549 | 
     | CLK1_fun_scan__L3_I0/Y      |  v   | CLK1_fun_scan__L3_N0 | CLKINVX32M | 0.050 |   0.464 |  -18.499 | 
     | CLK1_fun_scan__L4_I0/A      |  v   | CLK1_fun_scan__L3_N0 | CLKINVX40M | 0.001 |   0.465 |  -18.498 | 
     | CLK1_fun_scan__L4_I0/Y      |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX40M | 0.042 |   0.507 |  -18.456 | 
     | CLK1_fun_scan__L5_I0/A      |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX32M | 0.001 |   0.508 |  -18.455 | 
     | CLK1_fun_scan__L5_I0/Y      |  v   | CLK1_fun_scan__L5_N0 | CLKINVX32M | 0.096 |   0.604 |  -18.359 | 
     | CLK1_fun_scan__L6_I0/A      |  v   | CLK1_fun_scan__L5_N0 | CLKINVX40M | 0.004 |   0.608 |  -18.355 | 
     | CLK1_fun_scan__L6_I0/Y      |  ^   | CLK1_fun_scan__L6_N0 | CLKINVX40M | 0.063 |   0.671 |  -18.292 | 
     | CLK1_fun_scan__L7_I0/A      |  ^   | CLK1_fun_scan__L6_N0 | CLKINVX32M | 0.001 |   0.672 |  -18.291 | 
     | CLK1_fun_scan__L7_I0/Y      |  v   | CLK1_fun_scan__L7_N0 | CLKINVX32M | 0.068 |   0.740 |  -18.223 | 
     | CLK1_fun_scan__L8_I0/A      |  v   | CLK1_fun_scan__L7_N0 | CLKINVX40M | 0.001 |   0.740 |  -18.222 | 
     | CLK1_fun_scan__L8_I0/Y      |  ^   | CLK1_fun_scan__L8_N0 | CLKINVX40M | 0.054 |   0.794 |  -18.169 | 
     | RST_SYNC_I0/SYNC_RST_reg/CK |  ^   | CLK1_fun_scan__L8_N0 | SDFFRQX1M  | 0.001 |   0.795 |  -18.168 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 2: MET Recovery Check with Pin RST_SYNC_I0/Sync_flops_reg_0_/CK 
Endpoint:   RST_SYNC_I0/Sync_flops_reg_0_/RN (^) checked with  leading edge of 
'Master_REF_CLK'
Beginpoint: RST                              (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.795
- Recovery                      0.336
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.259
- Arrival Time                  1.289
= Slack Time                   18.970
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                  |      |                       |           |       |  Time   |   Time   | 
     |----------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | RST                              |  ^   | RST                   |           |       |   0.000 |   18.970 | 
     | mux2X1_U4/U1/A                   |  ^   | RST                   | MX2X2M    | 0.000 |   0.000 |   18.970 | 
     | mux2X1_U4/U1/Y                   |  ^   | RST_fun_scan          | MX2X2M    | 0.132 |   0.132 |   19.102 | 
     | FE_PHC31_RST_fun_scan/A          |  ^   | RST_fun_scan          | BUFX2M    | 0.000 |   0.132 |   19.102 | 
     | FE_PHC31_RST_fun_scan/Y          |  ^   | FE_PHN31_RST_fun_scan | BUFX2M    | 0.094 |   0.225 |   19.196 | 
     | FE_PHC29_RST_fun_scan/A          |  ^   | FE_PHN31_RST_fun_scan | DLY4X1M   | 0.000 |   0.225 |   19.196 | 
     | FE_PHC29_RST_fun_scan/Y          |  ^   | FE_PHN29_RST_fun_scan | DLY4X1M   | 1.064 |   1.289 |   20.259 | 
     | RST_SYNC_I0/Sync_flops_reg_0_/RN |  ^   | FE_PHN29_RST_fun_scan | SDFFRQX2M | 0.000 |   1.289 |   20.259 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |         Net          |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                      |            |       |  Time   |   Time   | 
     |----------------------------------+------+----------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK              |            |       |   0.000 |  -18.970 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK              | CLKINVX40M | 0.000 |   0.000 |  -18.970 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0       | CLKINVX40M | 0.037 |   0.037 |  -18.933 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0       | CLKINVX32M | 0.001 |   0.038 |  -18.932 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0       | CLKINVX32M | 0.028 |   0.066 |  -18.904 | 
     | mux2X1_UO/U1/A                   |  ^   | REF_CLK__L2_N0       | MX2X8M     | 0.000 |   0.066 |  -18.904 | 
     | mux2X1_UO/U1/Y                   |  ^   | CLK1_fun_scan        | MX2X8M     | 0.220 |   0.287 |  -18.684 | 
     | CLK1_fun_scan__L1_I0/A           |  ^   | CLK1_fun_scan        | CLKINVX32M | 0.001 |   0.287 |  -18.683 | 
     | CLK1_fun_scan__L1_I0/Y           |  v   | CLK1_fun_scan__L1_N0 | CLKINVX32M | 0.072 |   0.360 |  -18.611 | 
     | CLK1_fun_scan__L2_I0/A           |  v   | CLK1_fun_scan__L1_N0 | CLKINVX40M | 0.001 |   0.361 |  -18.610 | 
     | CLK1_fun_scan__L2_I0/Y           |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX40M | 0.053 |   0.413 |  -18.557 | 
     | CLK1_fun_scan__L3_I0/A           |  ^   | CLK1_fun_scan__L2_N0 | CLKINVX32M | 0.001 |   0.414 |  -18.556 | 
     | CLK1_fun_scan__L3_I0/Y           |  v   | CLK1_fun_scan__L3_N0 | CLKINVX32M | 0.050 |   0.464 |  -18.506 | 
     | CLK1_fun_scan__L4_I0/A           |  v   | CLK1_fun_scan__L3_N0 | CLKINVX40M | 0.001 |   0.465 |  -18.506 | 
     | CLK1_fun_scan__L4_I0/Y           |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX40M | 0.042 |   0.507 |  -18.464 | 
     | CLK1_fun_scan__L5_I0/A           |  ^   | CLK1_fun_scan__L4_N0 | CLKINVX32M | 0.001 |   0.508 |  -18.462 | 
     | CLK1_fun_scan__L5_I0/Y           |  v   | CLK1_fun_scan__L5_N0 | CLKINVX32M | 0.096 |   0.604 |  -18.367 | 
     | CLK1_fun_scan__L6_I0/A           |  v   | CLK1_fun_scan__L5_N0 | CLKINVX40M | 0.004 |   0.608 |  -18.363 | 
     | CLK1_fun_scan__L6_I0/Y           |  ^   | CLK1_fun_scan__L6_N0 | CLKINVX40M | 0.063 |   0.671 |  -18.299 | 
     | CLK1_fun_scan__L7_I0/A           |  ^   | CLK1_fun_scan__L6_N0 | CLKINVX32M | 0.001 |   0.672 |  -18.298 | 
     | CLK1_fun_scan__L7_I0/Y           |  v   | CLK1_fun_scan__L7_N0 | CLKINVX32M | 0.068 |   0.740 |  -18.231 | 
     | CLK1_fun_scan__L8_I0/A           |  v   | CLK1_fun_scan__L7_N0 | CLKINVX40M | 0.001 |   0.740 |  -18.230 | 
     | CLK1_fun_scan__L8_I0/Y           |  ^   | CLK1_fun_scan__L8_N0 | CLKINVX40M | 0.054 |   0.794 |  -18.176 | 
     | RST_SYNC_I0/Sync_flops_reg_0_/CK |  ^   | CLK1_fun_scan__L8_N0 | SDFFRQX2M  | 0.001 |   0.795 |  -18.175 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   par_err                                           (^) checked with  
leading edge of 'Master_UART_CLK'
Beginpoint: UART_I0/UART_RX_I0/deserializer_I/P_DATA_reg_5_/Q (v) triggered by  
leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- External Delay              20833.203
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               83332.594
- Arrival Time                  3.625
= Slack Time                  83328.969
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required | 
     |                                                    |      |                                        |            |       |  Time   |   Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+-----------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.016 | 83328.984 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.016 | 83328.984 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.037 |   0.055 | 83329.023 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.001 |   0.055 | 83329.023 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.028 |   0.086 | 83329.055 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.086 | 83329.055 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.219 |   0.305 | 83329.273 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.305 | 83329.273 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.071 |   0.375 | 83329.344 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.375 | 83329.344 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.118 |   0.492 | 83329.461 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.492 | 83329.461 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.116 |   0.609 | 83329.578 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.001 |   0.609 | 83329.578 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.118 |   0.727 | 83329.695 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.001 |   0.727 | 83329.695 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.144 |   0.867 | 83329.836 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.002 |   0.867 | 83329.836 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.045 |   0.914 | 83329.883 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.914 | 83329.883 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.106 |   1.023 | 83329.992 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   1.023 | 83329.992 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.050 |   1.070 | 83330.039 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.001 |   1.070 | 83330.039 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.048 |   1.117 | 83330.086 | 
     | UART_I0/UART_RX_I0/deserializer_I/P_DATA_reg_5_/CK |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.001 |   1.117 | 83330.086 | 
     | UART_I0/UART_RX_I0/deserializer_I/P_DATA_reg_5_/Q  |  v   | P_DATA_RX[5]                           | SDFFRQX2M  | 0.479 |   1.594 | 83330.562 | 
     | UART_I0/UART_RX_I0/parity_check_I/U8/A             |  v   | P_DATA_RX[5]                           | XOR3XLM    | 0.000 |   1.594 | 83330.562 | 
     | UART_I0/UART_RX_I0/parity_check_I/U8/Y             |  v   | UART_I0/UART_RX_I0/parity_check_I/n3   | XOR3XLM    | 0.580 |   2.172 | 83331.141 | 
     | UART_I0/UART_RX_I0/parity_check_I/U4/B             |  v   | UART_I0/UART_RX_I0/parity_check_I/n3   | XOR3XLM    | 0.000 |   2.172 | 83331.141 | 
     | UART_I0/UART_RX_I0/parity_check_I/U4/Y             |  v   | UART_I0/UART_RX_I0/parity_check_I/n1   | XOR3XLM    | 0.598 |   2.766 | 83331.734 | 
     | UART_I0/UART_RX_I0/parity_check_I/U3/B             |  v   | UART_I0/UART_RX_I0/parity_check_I/n1   | NOR2BX2M   | 0.000 |   2.766 | 83331.734 | 
     | UART_I0/UART_RX_I0/parity_check_I/U3/Y             |  ^   | UART_I0/UART_RX_I0/FE_OFN20_par_err    | NOR2BX2M   | 0.185 |   2.953 | 83331.922 | 
     | UART_I0/UART_RX_I0/FE_OFC21_par_err/A              |  ^   | UART_I0/UART_RX_I0/FE_OFN20_par_err    | BUFX10M    | 0.000 |   2.953 | 83331.922 | 
     | UART_I0/UART_RX_I0/FE_OFC21_par_err/Y              |  ^   | par_err                                | BUFX10M    | 0.666 |   3.617 | 83332.586 | 
     | par_err                                            |  ^   | par_err                                | SYS_TOP    | 0.007 |   3.625 | 83332.594 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   stp_err                                          (^) checked with  
leading edge of 'Master_UART_CLK'
Beginpoint: UART_I0/UART_RX_I0/RX_FSM/current_state_reg_1_/Q (v) triggered by  
leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- External Delay              20833.203
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               83332.594
- Arrival Time                  2.883
= Slack Time                  83329.711
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                    Net                     |    Cell    | Delay | Arrival |  Required | 
     |                                                   |      |                                            |            |       |  Time   |   Time    | 
     |---------------------------------------------------+------+--------------------------------------------+------------+-------+---------+-----------| 
     | UART_CLK                                          |  ^   | UART_CLK                                   |            |       |   0.008 | 83329.719 | 
     | UART_CLK__L1_I0/A                                 |  ^   | UART_CLK                                   | CLKINVX40M | 0.000 |   0.008 | 83329.719 | 
     | UART_CLK__L1_I0/Y                                 |  v   | UART_CLK__L1_N0                            | CLKINVX40M | 0.037 |   0.047 | 83329.758 | 
     | UART_CLK__L2_I0/A                                 |  v   | UART_CLK__L1_N0                            | CLKINVX32M | 0.001 |   0.047 | 83329.758 | 
     | UART_CLK__L2_I0/Y                                 |  ^   | UART_CLK__L2_N0                            | CLKINVX32M | 0.028 |   0.078 | 83329.789 | 
     | mux2X1_U1/U1/A                                    |  ^   | UART_CLK__L2_N0                            | MX2X8M     | 0.000 |   0.078 | 83329.789 | 
     | mux2X1_U1/U1/Y                                    |  ^   | CLK2_fun_scan                              | MX2X8M     | 0.219 |   0.297 | 83330.008 | 
     | CLK2_fun_scan__L1_I0/A                            |  ^   | CLK2_fun_scan                              | CLKINVX32M | 0.000 |   0.297 | 83330.008 | 
     | CLK2_fun_scan__L1_I0/Y                            |  v   | CLK2_fun_scan__L1_N0                       | CLKINVX32M | 0.071 |   0.367 | 83330.078 | 
     | CLK2_fun_scan__L2_I1/A                            |  v   | CLK2_fun_scan__L1_N0                       | CLKBUFX20M | 0.000 |   0.367 | 83330.078 | 
     | CLK2_fun_scan__L2_I1/Y                            |  v   | CLK2_fun_scan__L2_N1                       | CLKBUFX20M | 0.118 |   0.484 | 83330.195 | 
     | CLK2_fun_scan__L3_I0/A                            |  v   | CLK2_fun_scan__L2_N1                       | CLKBUFX20M | 0.000 |   0.484 | 83330.195 | 
     | CLK2_fun_scan__L3_I0/Y                            |  v   | CLK2_fun_scan__L3_N0                       | CLKBUFX20M | 0.116 |   0.602 | 83330.312 | 
     | CLK2_fun_scan__L4_I0/A                            |  v   | CLK2_fun_scan__L3_N0                       | CLKBUFX20M | 0.001 |   0.602 | 83330.312 | 
     | CLK2_fun_scan__L4_I0/Y                            |  v   | CLK2_fun_scan__L4_N0                       | CLKBUFX20M | 0.118 |   0.719 | 83330.430 | 
     | CLK2_fun_scan__L5_I0/A                            |  v   | CLK2_fun_scan__L4_N0                       | CLKBUFX20M | 0.001 |   0.719 | 83330.430 | 
     | CLK2_fun_scan__L5_I0/Y                            |  v   | CLK2_fun_scan__L5_N0                       | CLKBUFX20M | 0.144 |   0.859 | 83330.570 | 
     | CLK2_fun_scan__L6_I0/A                            |  v   | CLK2_fun_scan__L5_N0                       | CLKINVX40M | 0.002 |   0.859 | 83330.570 | 
     | CLK2_fun_scan__L6_I0/Y                            |  ^   | CLK2_fun_scan__L6_N0                       | CLKINVX40M | 0.045 |   0.906 | 83330.617 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                 |  ^   | CLK2_fun_scan__L6_N0                       | CLKBUFX40M | 0.000 |   0.906 | 83330.617 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                 |  ^   | UART_I0/CLK2_fun_scan__Fence_N0            | CLKBUFX40M | 0.106 |   1.016 | 83330.727 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A          |  ^   | UART_I0/CLK2_fun_scan__Fence_N0            | CLKINVX32M | 0.000 |   1.016 | 83330.727 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y          |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0     | CLKINVX32M | 0.050 |   1.062 | 83330.773 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A          |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0     | CLKINVX40M | 0.001 |   1.062 | 83330.773 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y          |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0     | CLKINVX40M | 0.048 |   1.109 | 83330.820 | 
     | UART_I0/UART_RX_I0/RX_FSM/current_state_reg_1_/CK |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0     | SDFFRQX1M  | 0.001 |   1.109 | 83330.820 | 
     | UART_I0/UART_RX_I0/RX_FSM/current_state_reg_1_/Q  |  v   | UART_I0/UART_RX_I0/RX_FSM/current_state[1] | SDFFRQX1M  | 0.571 |   1.680 | 83331.391 | 
     | UART_I0/UART_RX_I0/RX_FSM/U19/B                   |  v   | UART_I0/UART_RX_I0/RX_FSM/current_state[1] | NOR3X2M    | 0.000 |   1.680 | 83331.391 | 
     | UART_I0/UART_RX_I0/RX_FSM/U19/Y                   |  ^   | UART_I0/UART_RX_I0/stp_chk_en              | NOR3X2M    | 0.286 |   1.969 | 83331.680 | 
     | UART_I0/UART_RX_I0/stop_check_I/U3/AN             |  ^   | UART_I0/UART_RX_I0/stp_chk_en              | NOR2BX2M   | 0.000 |   1.969 | 83331.680 | 
     | UART_I0/UART_RX_I0/stop_check_I/U3/Y              |  ^   | UART_I0/UART_RX_I0/FE_OFN22_stp_err        | NOR2BX2M   | 0.235 |   2.203 | 83331.914 | 
     | UART_I0/UART_RX_I0/FE_OFC23_stp_err/A             |  ^   | UART_I0/UART_RX_I0/FE_OFN22_stp_err        | BUFX10M    | 0.000 |   2.203 | 83331.914 | 
     | UART_I0/UART_RX_I0/FE_OFC23_stp_err/Y             |  ^   | stp_err                                    | BUFX10M    | 0.667 |   2.867 | 83332.578 | 
     | stp_err                                           |  ^   | stp_err                                    | SYS_TOP    | 0.013 |   2.883 | 83332.594 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_
reg_2_/CK 
Endpoint:   UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_2_/D (v) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                  (^) 
triggered by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.107
- Setup                         0.406
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.500
- Arrival Time                20834.695
= Slack Time                  83331.805
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.236
     = Beginpoint Arrival Time          20833.436
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay |  Arrival  |  Required  | 
     |                                                    |      |                                                    |            |       |   Time    |    Time    | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+-----------+------------| 
     | RX_IN                                              |  ^   | RX_IN                                              |            |       | 20833.430 | 104165.234 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/A                    |  ^   | RX_IN                                              | NOR4X1M    | 0.002 | 20833.430 | 104165.234 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/Y                    |  v   | UART_I0/UART_RX_I0/RX_FSM/n22                      | NOR4X1M    | 0.148 | 20833.578 | 104165.383 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/A                     |  v   | UART_I0/UART_RX_I0/RX_FSM/n22                      | OR2X2M     | 0.000 | 20833.578 | 104165.383 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/Y                     |  v   | UART_I0/UART_RX_I0/enable                          | OR2X2M     | 0.240 | 20833.820 | 104165.625 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U13/A        |  v   | UART_I0/UART_RX_I0/enable                          | NAND3X2M   | 0.000 | 20833.820 | 104165.625 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U13/Y        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n23          | NAND3X2M   | 0.162 | 20833.984 | 104165.789 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U11/A        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n23          | INVX2M     | 0.000 | 20833.984 | 104165.789 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U11/Y        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n10          | INVX2M     | 0.092 | 20834.078 | 104165.883 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U23/A        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n10          | NAND3X2M   | 0.000 | 20834.078 | 104165.883 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U23/Y        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n19          | NAND3X2M   | 0.092 | 20834.172 | 104165.977 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U22/B1       |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n19          | OAI2BB2X1M | 0.000 | 20834.172 | 104165.977 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U22/Y        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_valu | OAI2BB2X1M | 0.523 | 20834.695 | 104166.500 | 
     |                                                    |      | e[2]                                               |            |       |           |            | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_ |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_valu | SDFFRQX2M  | 0.000 | 20834.695 | 104166.500 | 
     | 2_/D                                               |      | e[2]                                               |            |       |           |            | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required  | 
     |                                                    |      |                                        |            |       |  Time   |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+------------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.008 | -83331.797 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.008 | -83331.797 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.037 |   0.047 | -83331.758 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.001 |   0.047 | -83331.758 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.028 |   0.078 | -83331.727 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.078 | -83331.727 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.219 |   0.297 | -83331.508 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.297 | -83331.508 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.071 |   0.367 | -83331.437 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.367 | -83331.437 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.118 |   0.484 | -83331.320 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.484 | -83331.320 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.116 |   0.602 | -83331.203 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.001 |   0.602 | -83331.203 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.118 |   0.719 | -83331.086 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.001 |   0.719 | -83331.086 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.144 |   0.859 | -83330.945 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.002 |   0.859 | -83330.945 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.045 |   0.906 | -83330.898 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.906 | -83330.898 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.106 |   1.016 | -83330.789 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   1.016 | -83330.789 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.050 |   1.062 | -83330.742 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.001 |   1.062 | -83330.742 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.048 |   1.109 | -83330.695 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_ |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.001 |   1.109 | -83330.695 | 
     | 2_/CK                                              |      |                                        |            |       |         |            | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_
reg_3_/CK 
Endpoint:   UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_3_/D (v) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                  (v) 
triggered by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.107
- Setup                         0.406
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.500
- Arrival Time                20834.687
= Slack Time                  83331.812
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.144
     = Beginpoint Arrival Time          20833.342
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay |  Arrival  |  Required  | 
     |                                                    |      |                                                    |           |       |   Time    |    Time    | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+-----------+------------| 
     | RX_IN                                              |  v   | RX_IN                                              |           |       | 20833.336 | 104165.148 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/A                    |  v   | RX_IN                                              | NOR4X1M   | 0.002 | 20833.336 | 104165.148 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/Y                    |  ^   | UART_I0/UART_RX_I0/RX_FSM/n22                      | NOR4X1M   | 0.258 | 20833.594 | 104165.406 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/A                     |  ^   | UART_I0/UART_RX_I0/RX_FSM/n22                      | OR2X2M    | 0.000 | 20833.594 | 104165.406 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/Y                     |  ^   | UART_I0/UART_RX_I0/enable                          | OR2X2M    | 0.244 | 20833.836 | 104165.648 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U13/A        |  ^   | UART_I0/UART_RX_I0/enable                          | NAND3X2M  | 0.000 | 20833.836 | 104165.648 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U13/Y        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n23          | NAND3X2M  | 0.193 | 20834.031 | 104165.844 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U12/B0       |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n23          | OAI21X2M  | 0.000 | 20834.031 | 104165.844 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U12/Y        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n24          | OAI21X2M  | 0.131 | 20834.164 | 104165.977 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U25/B0       |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n24          | OA21X2M   | 0.000 | 20834.164 | 104165.977 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U25/Y        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n22          | OA21X2M   | 0.203 | 20834.367 | 104166.180 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U24/A        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n22          | NAND2X2M  | 0.000 | 20834.367 | 104166.180 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U24/Y        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n21          | NAND2X2M  | 0.080 | 20834.445 | 104166.258 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U17/B0       |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n21          | AOI21X2M  | 0.000 | 20834.445 | 104166.258 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U17/Y        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n20          | AOI21X2M  | 0.131 | 20834.578 | 104166.391 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U15/B0       |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n20          | OAI32X1M  | 0.000 | 20834.578 | 104166.391 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U15/Y        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_valu | OAI32X1M  | 0.107 | 20834.687 | 104166.500 | 
     |                                                    |      | e[3]                                               |           |       |           |            | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_ |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_valu | SDFFRQX2M | 0.000 | 20834.687 | 104166.500 | 
     | 3_/D                                               |      | e[3]                                               |           |       |           |            | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required  | 
     |                                                    |      |                                        |            |       |  Time   |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+------------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.008 | -83331.805 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.008 | -83331.805 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.037 |   0.047 | -83331.766 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.001 |   0.047 | -83331.766 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.028 |   0.078 | -83331.734 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.078 | -83331.734 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.219 |   0.297 | -83331.516 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.297 | -83331.516 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.071 |   0.367 | -83331.445 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.367 | -83331.445 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.118 |   0.484 | -83331.328 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.484 | -83331.328 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.116 |   0.602 | -83331.211 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.001 |   0.602 | -83331.211 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.118 |   0.719 | -83331.094 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.001 |   0.719 | -83331.094 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.144 |   0.859 | -83330.953 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.002 |   0.859 | -83330.953 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.045 |   0.906 | -83330.906 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.906 | -83330.906 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.106 |   1.016 | -83330.797 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   1.016 | -83330.797 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.050 |   1.062 | -83330.750 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.001 |   1.062 | -83330.750 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.048 |   1.109 | -83330.703 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_ |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.001 |   1.109 | -83330.703 | 
     | 3_/CK                                              |      |                                        |            |       |         |            | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_
reg_1_/CK 
Endpoint:   UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_1_/D (^) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                  (^) 
triggered by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.107
- Setup                         0.336
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.570
- Arrival Time                20834.578
= Slack Time                  83331.992
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.236
     = Beginpoint Arrival Time          20833.436
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay |  Arrival  |  Required  | 
     |                                                    |      |                                                    |           |       |   Time    |    Time    | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+-----------+------------| 
     | RX_IN                                              |  ^   | RX_IN                                              |           |       | 20833.430 | 104165.422 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/A                    |  ^   | RX_IN                                              | NOR4X1M   | 0.002 | 20833.430 | 104165.422 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/Y                    |  v   | UART_I0/UART_RX_I0/RX_FSM/n22                      | NOR4X1M   | 0.148 | 20833.578 | 104165.570 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/A                     |  v   | UART_I0/UART_RX_I0/RX_FSM/n22                      | OR2X2M    | 0.000 | 20833.578 | 104165.570 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/Y                     |  v   | UART_I0/UART_RX_I0/enable                          | OR2X2M    | 0.240 | 20833.820 | 104165.812 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U13/A        |  v   | UART_I0/UART_RX_I0/enable                          | NAND3X2M  | 0.000 | 20833.820 | 104165.812 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U13/Y        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n23          | NAND3X2M  | 0.162 | 20833.984 | 104165.977 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U12/B0       |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n23          | OAI21X2M  | 0.000 | 20833.984 | 104165.977 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U12/Y        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n24          | OAI21X2M  | 0.117 | 20834.102 | 104166.094 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U25/B0       |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n24          | OA21X2M   | 0.000 | 20834.102 | 104166.094 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U25/Y        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n22          | OA21X2M   | 0.326 | 20834.430 | 104166.422 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U18/B0       |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n22          | OAI32X1M  | 0.000 | 20834.430 | 104166.422 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U18/Y        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_valu | OAI32X1M  | 0.148 | 20834.578 | 104166.570 | 
     |                                                    |      | e[1]                                               |           |       |           |            | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_ |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_valu | SDFFRQX2M | 0.000 | 20834.578 | 104166.570 | 
     | 1_/D                                               |      | e[1]                                               |           |       |           |            | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required  | 
     |                                                    |      |                                        |            |       |  Time   |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+------------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.008 | -83331.984 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.008 | -83331.984 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.037 |   0.047 | -83331.945 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.001 |   0.047 | -83331.945 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.028 |   0.078 | -83331.914 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.078 | -83331.914 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.219 |   0.297 | -83331.695 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.297 | -83331.695 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.071 |   0.367 | -83331.625 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.367 | -83331.625 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.118 |   0.484 | -83331.508 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.484 | -83331.508 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.116 |   0.602 | -83331.391 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.001 |   0.602 | -83331.391 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.118 |   0.719 | -83331.273 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.001 |   0.719 | -83331.273 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.144 |   0.859 | -83331.133 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.002 |   0.859 | -83331.133 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.045 |   0.906 | -83331.086 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.906 | -83331.086 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.106 |   1.016 | -83330.977 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   1.016 | -83330.977 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.050 |   1.062 | -83330.930 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.001 |   1.062 | -83330.930 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.048 |   1.109 | -83330.883 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_ |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.001 |   1.109 | -83330.883 | 
     | 1_/CK                                              |      |                                        |            |       |         |            | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_
reg_0_/CK 
Endpoint:   UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_0_/D (v) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                  (v) 
triggered by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.107
- Setup                         0.406
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.500
- Arrival Time                20834.328
= Slack Time                  83332.172
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.144
     = Beginpoint Arrival Time          20833.342
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay |  Arrival  |  Required  | 
     |                                                    |      |                                                    |           |       |   Time    |    Time    | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+-----------+------------| 
     | RX_IN                                              |  v   | RX_IN                                              |           |       | 20833.344 | 104165.516 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/A                    |  v   | RX_IN                                              | NOR4X1M   | 0.002 | 20833.344 | 104165.516 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/Y                    |  ^   | UART_I0/UART_RX_I0/RX_FSM/n22                      | NOR4X1M   | 0.258 | 20833.602 | 104165.773 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/A                     |  ^   | UART_I0/UART_RX_I0/RX_FSM/n22                      | OR2X2M    | 0.000 | 20833.602 | 104165.773 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/Y                     |  ^   | UART_I0/UART_RX_I0/enable                          | OR2X2M    | 0.244 | 20833.844 | 104166.016 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U13/A        |  ^   | UART_I0/UART_RX_I0/enable                          | NAND3X2M  | 0.000 | 20833.844 | 104166.016 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U13/Y        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n23          | NAND3X2M  | 0.193 | 20834.039 | 104166.211 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U12/B0       |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n23          | OAI21X2M  | 0.000 | 20834.039 | 104166.211 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U12/Y        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n24          | OAI21X2M  | 0.131 | 20834.172 | 104166.344 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U21/B1       |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n24          | OAI22X1M  | 0.000 | 20834.172 | 104166.344 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U21/Y        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_valu | OAI22X1M  | 0.154 | 20834.328 | 104166.500 | 
     |                                                    |      | e[0]                                               |           |       |           |            | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_ |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_valu | SDFFRQX2M | 0.000 | 20834.328 | 104166.500 | 
     | 0_/D                                               |      | e[0]                                               |           |       |           |            | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required  | 
     |                                                    |      |                                        |            |       |  Time   |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+------------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.008 | -83332.164 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.008 | -83332.164 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.037 |   0.047 | -83332.125 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.001 |   0.047 | -83332.125 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.028 |   0.078 | -83332.094 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.078 | -83332.094 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.219 |   0.297 | -83331.875 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.297 | -83331.875 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.071 |   0.367 | -83331.805 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.367 | -83331.805 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.118 |   0.484 | -83331.687 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.484 | -83331.687 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.116 |   0.602 | -83331.570 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.001 |   0.602 | -83331.570 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.118 |   0.719 | -83331.453 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.001 |   0.719 | -83331.453 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.144 |   0.859 | -83331.312 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.002 |   0.859 | -83331.312 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.045 |   0.906 | -83331.266 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.906 | -83331.266 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.106 |   1.016 | -83331.156 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   1.016 | -83331.156 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.050 |   1.062 | -83331.109 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.001 |   1.062 | -83331.109 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.048 |   1.109 | -83331.062 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/bit_cnt_reg_ |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.001 |   1.109 | -83331.062 | 
     | 0_/CK                                              |      |                                        |            |       |         |            | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin UART_I0/UART_RX_I0/RX_FSM/current_state_reg_0_/
CK 
Endpoint:   UART_I0/UART_RX_I0/RX_FSM/current_state_reg_0_/D (v) checked with  
leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                            (^) triggered by  
leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.107
- Setup                         0.422
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.484
- Arrival Time                20834.203
= Slack Time                  83332.281
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.236
     = Beginpoint Arrival Time          20833.436
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                   Net                   |   Cell    | Delay |  Arrival  |  Required  | 
     |                                                  |      |                                         |           |       |   Time    |    Time    | 
     |--------------------------------------------------+------+-----------------------------------------+-----------+-------+-----------+------------| 
     | RX_IN                                            |  ^   | RX_IN                                   |           |       | 20833.445 | 104165.727 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/A                  |  ^   | RX_IN                                   | NOR4X1M   | 0.002 | 20833.445 | 104165.727 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/Y                  |  v   | UART_I0/UART_RX_I0/RX_FSM/n22           | NOR4X1M   | 0.148 | 20833.594 | 104165.875 | 
     | UART_I0/UART_RX_I0/RX_FSM/U9/C0                  |  v   | UART_I0/UART_RX_I0/RX_FSM/n22           | AOI221XLM | 0.000 | 20833.594 | 104165.875 | 
     | UART_I0/UART_RX_I0/RX_FSM/U9/Y                   |  ^   | UART_I0/UART_RX_I0/RX_FSM/n20           | AOI221XLM | 0.426 | 20834.016 | 104166.297 | 
     | UART_I0/UART_RX_I0/RX_FSM/U8/C0                  |  ^   | UART_I0/UART_RX_I0/RX_FSM/n20           | OAI211X2M | 0.000 | 20834.016 | 104166.297 | 
     | UART_I0/UART_RX_I0/RX_FSM/U8/Y                   |  v   | UART_I0/UART_RX_I0/RX_FSM/next_state[0] | OAI211X2M | 0.191 | 20834.203 | 104166.484 | 
     | UART_I0/UART_RX_I0/RX_FSM/current_state_reg_0_/D |  v   | UART_I0/UART_RX_I0/RX_FSM/next_state[0] | SDFFRQX2M | 0.000 | 20834.203 | 104166.484 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required  | 
     |                                                   |      |                                        |            |       |  Time   |    Time    | 
     |---------------------------------------------------+------+----------------------------------------+------------+-------+---------+------------| 
     | UART_CLK                                          |  ^   | UART_CLK                               |            |       |   0.008 | -83332.273 | 
     | UART_CLK__L1_I0/A                                 |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.008 | -83332.273 | 
     | UART_CLK__L1_I0/Y                                 |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.037 |   0.047 | -83332.234 | 
     | UART_CLK__L2_I0/A                                 |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.001 |   0.047 | -83332.234 | 
     | UART_CLK__L2_I0/Y                                 |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.028 |   0.078 | -83332.203 | 
     | mux2X1_U1/U1/A                                    |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.078 | -83332.203 | 
     | mux2X1_U1/U1/Y                                    |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.219 |   0.297 | -83331.984 | 
     | CLK2_fun_scan__L1_I0/A                            |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.297 | -83331.984 | 
     | CLK2_fun_scan__L1_I0/Y                            |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.071 |   0.367 | -83331.914 | 
     | CLK2_fun_scan__L2_I1/A                            |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.367 | -83331.914 | 
     | CLK2_fun_scan__L2_I1/Y                            |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.118 |   0.484 | -83331.797 | 
     | CLK2_fun_scan__L3_I0/A                            |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.484 | -83331.797 | 
     | CLK2_fun_scan__L3_I0/Y                            |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.116 |   0.602 | -83331.680 | 
     | CLK2_fun_scan__L4_I0/A                            |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.001 |   0.602 | -83331.680 | 
     | CLK2_fun_scan__L4_I0/Y                            |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.118 |   0.719 | -83331.562 | 
     | CLK2_fun_scan__L5_I0/A                            |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.001 |   0.719 | -83331.562 | 
     | CLK2_fun_scan__L5_I0/Y                            |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.144 |   0.859 | -83331.422 | 
     | CLK2_fun_scan__L6_I0/A                            |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.002 |   0.859 | -83331.422 | 
     | CLK2_fun_scan__L6_I0/Y                            |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.045 |   0.906 | -83331.375 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                 |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.906 | -83331.375 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                 |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.106 |   1.016 | -83331.266 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A          |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   1.016 | -83331.266 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y          |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.050 |   1.062 | -83331.219 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A          |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.001 |   1.062 | -83331.219 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y          |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.048 |   1.109 | -83331.172 | 
     | UART_I0/UART_RX_I0/RX_FSM/current_state_reg_0_/CK |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.001 |   1.109 | -83331.172 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin UART_I0/UART_RX_I0/edge_bit_counter_I/edge_
cnt_reg_2_/CK 
Endpoint:   UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_2_/D (^) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                   (v) 
triggered by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.107
- Setup                         0.336
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.570
- Arrival Time                20834.273
= Slack Time                  83332.297
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.144
     = Beginpoint Arrival Time          20833.342
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay |  Arrival  |  Required  | 
     |                                                    |      |                                                    |           |       |   Time    |    Time    | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+-----------+------------| 
     | RX_IN                                              |  v   | RX_IN                                              |           |       | 20833.352 | 104165.648 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/A                    |  v   | RX_IN                                              | NOR4X1M   | 0.002 | 20833.352 | 104165.648 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/Y                    |  ^   | UART_I0/UART_RX_I0/RX_FSM/n22                      | NOR4X1M   | 0.258 | 20833.609 | 104165.906 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/A                     |  ^   | UART_I0/UART_RX_I0/RX_FSM/n22                      | OR2X2M    | 0.000 | 20833.609 | 104165.906 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/Y                     |  ^   | UART_I0/UART_RX_I0/enable                          | OR2X2M    | 0.244 | 20833.852 | 104166.148 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U14/B        |  ^   | UART_I0/UART_RX_I0/enable                          | NAND2BX2M | 0.000 | 20833.852 | 104166.148 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U14/Y        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n16          | NAND2BX2M | 0.135 | 20833.984 | 104166.281 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U20/B1       |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/n16          | OAI32X1M  | 0.000 | 20833.984 | 104166.281 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U20/Y        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_val | OAI32X1M  | 0.297 | 20834.281 | 104166.578 | 
     |                                                    |      | ue[2]                                              |           |       |           |            | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_val | SDFFRX1M  | 0.000 | 20834.273 | 104166.570 | 
     | _2_/D                                              |      | ue[2]                                              |           |       |           |            | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required  | 
     |                                                    |      |                                        |            |       |  Time   |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+------------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.008 | -83332.289 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.008 | -83332.289 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.037 |   0.047 | -83332.250 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.001 |   0.047 | -83332.250 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.028 |   0.078 | -83332.219 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.078 | -83332.219 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.219 |   0.297 | -83332.000 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.297 | -83332.000 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.071 |   0.367 | -83331.930 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.367 | -83331.930 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.118 |   0.484 | -83331.812 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.484 | -83331.812 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.116 |   0.602 | -83331.695 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.001 |   0.602 | -83331.695 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.118 |   0.719 | -83331.578 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.001 |   0.719 | -83331.578 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.144 |   0.859 | -83331.437 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.002 |   0.859 | -83331.437 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.045 |   0.906 | -83331.391 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.906 | -83331.391 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.106 |   1.016 | -83331.281 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   1.016 | -83331.281 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.050 |   1.062 | -83331.234 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.001 |   1.062 | -83331.234 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.048 |   1.109 | -83331.187 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRX1M   | 0.000 |   1.109 | -83331.187 | 
     | _2_/CK                                             |      |                                        |            |       |         |            | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin UART_I0/UART_RX_I0/edge_bit_counter_I/edge_
cnt_reg_1_/CK 
Endpoint:   UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_1_/D (v) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                   (^) 
triggered by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.107
- Setup                         0.398
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.508
- Arrival Time                20834.039
= Slack Time                  83332.469
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.236
     = Beginpoint Arrival Time          20833.436
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay |  Arrival  |  Required  | 
     |                                                    |      |                                                    |           |       |   Time    |    Time    | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+-----------+------------| 
     | RX_IN                                              |  ^   | RX_IN                                              |           |       | 20833.437 | 104165.906 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/A                    |  ^   | RX_IN                                              | NOR4X1M   | 0.002 | 20833.437 | 104165.906 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/Y                    |  v   | UART_I0/UART_RX_I0/RX_FSM/n22                      | NOR4X1M   | 0.148 | 20833.586 | 104166.055 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/A                     |  v   | UART_I0/UART_RX_I0/RX_FSM/n22                      | OR2X2M    | 0.000 | 20833.586 | 104166.055 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/Y                     |  v   | UART_I0/UART_RX_I0/enable                          | OR2X2M    | 0.240 | 20833.828 | 104166.297 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U14/B        |  v   | UART_I0/UART_RX_I0/enable                          | NAND2BX2M | 0.000 | 20833.828 | 104166.297 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U14/Y        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n16          | NAND2BX2M | 0.143 | 20833.969 | 104166.438 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U27/B        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n16          | NOR2X2M   | 0.000 | 20833.969 | 104166.438 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U27/Y        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_val | NOR2X2M   | 0.068 | 20834.039 | 104166.508 | 
     |                                                    |      | ue[1]                                              |           |       |           |            | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_val | SDFFRQX2M | 0.000 | 20834.039 | 104166.508 | 
     | _1_/D                                              |      | ue[1]                                              |           |       |           |            | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required  | 
     |                                                    |      |                                        |            |       |  Time   |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+------------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.008 | -83332.461 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.008 | -83332.461 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.037 |   0.047 | -83332.422 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.001 |   0.047 | -83332.422 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.028 |   0.078 | -83332.391 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.078 | -83332.391 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.219 |   0.297 | -83332.172 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.297 | -83332.172 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.071 |   0.367 | -83332.102 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.367 | -83332.102 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.118 |   0.484 | -83331.984 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.484 | -83331.984 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.116 |   0.602 | -83331.867 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.001 |   0.602 | -83331.867 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.118 |   0.719 | -83331.750 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.001 |   0.719 | -83331.750 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.144 |   0.859 | -83331.609 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.002 |   0.859 | -83331.609 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.045 |   0.906 | -83331.562 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.906 | -83331.562 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.106 |   1.016 | -83331.453 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   1.016 | -83331.453 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.050 |   1.062 | -83331.406 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.001 |   1.062 | -83331.406 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.048 |   1.109 | -83331.359 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.000 |   1.109 | -83331.359 | 
     | _1_/CK                                             |      |                                        |            |       |         |            | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin UART_I0/UART_RX_I0/edge_bit_counter_I/edge_
cnt_reg_0_/CK 
Endpoint:   UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg_0_/D (v) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                   (^) 
triggered by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.107
- Setup                         0.398
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.508
- Arrival Time                20834.031
= Slack Time                  83332.477
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.236
     = Beginpoint Arrival Time          20833.436
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |   Cell    | Delay |  Arrival  |  Required  | 
     |                                                    |      |                                                    |           |       |   Time    |    Time    | 
     |----------------------------------------------------+------+----------------------------------------------------+-----------+-------+-----------+------------| 
     | RX_IN                                              |  ^   | RX_IN                                              |           |       | 20833.437 | 104165.914 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/A                    |  ^   | RX_IN                                              | NOR4X1M   | 0.002 | 20833.437 | 104165.914 | 
     | UART_I0/UART_RX_I0/RX_FSM/U20/Y                    |  v   | UART_I0/UART_RX_I0/RX_FSM/n22                      | NOR4X1M   | 0.148 | 20833.586 | 104166.062 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/A                     |  v   | UART_I0/UART_RX_I0/RX_FSM/n22                      | OR2X2M    | 0.000 | 20833.586 | 104166.062 | 
     | UART_I0/UART_RX_I0/RX_FSM/U7/Y                     |  v   | UART_I0/UART_RX_I0/enable                          | OR2X2M    | 0.240 | 20833.828 | 104166.305 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U14/B        |  v   | UART_I0/UART_RX_I0/enable                          | NAND2BX2M | 0.000 | 20833.828 | 104166.305 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U14/Y        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n16          | NAND2BX2M | 0.143 | 20833.969 | 104166.445 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U26/B        |  ^   | UART_I0/UART_RX_I0/edge_bit_counter_I/n16          | NOR2X2M   | 0.000 | 20833.969 | 104166.445 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/U26/Y        |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_val | NOR2X2M   | 0.062 | 20834.031 | 104166.508 | 
     |                                                    |      | ue[0]                                              |           |       |           |            | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg |  v   | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_val | SDFFRQX2M | 0.000 | 20834.031 | 104166.508 | 
     | _0_/D                                              |      | ue[0]                                              |           |       |           |            | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required  | 
     |                                                    |      |                                        |            |       |  Time   |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+------------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.008 | -83332.469 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.008 | -83332.469 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.037 |   0.047 | -83332.430 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.001 |   0.047 | -83332.430 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.028 |   0.078 | -83332.398 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.078 | -83332.398 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.219 |   0.297 | -83332.180 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.297 | -83332.180 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.071 |   0.367 | -83332.109 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.367 | -83332.109 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.118 |   0.484 | -83331.992 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.484 | -83331.992 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.116 |   0.602 | -83331.875 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.001 |   0.602 | -83331.875 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.118 |   0.719 | -83331.758 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.001 |   0.719 | -83331.758 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.144 |   0.859 | -83331.617 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.002 |   0.859 | -83331.617 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.045 |   0.906 | -83331.570 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.906 | -83331.570 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.106 |   1.016 | -83331.461 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   1.016 | -83331.461 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.050 |   1.062 | -83331.414 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.001 |   1.062 | -83331.414 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.048 |   1.109 | -83331.367 | 
     | UART_I0/UART_RX_I0/edge_bit_counter_I/edge_cnt_reg |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.000 |   1.109 | -83331.367 | 
     | _0_/CK                                             |      |                                        |            |       |         |            | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin UART_I0/UART_RX_I0/data_sampling_I/sample_bit_
1_reg/CK 
Endpoint:   UART_I0/UART_RX_I0/data_sampling_I/sample_bit_1_reg/D (^) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                 (^) triggered 
by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.107
- Setup                         0.297
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.609
- Arrival Time                20833.742
= Slack Time                  83332.867
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.236
     = Beginpoint Arrival Time          20833.436
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay |  Arrival  |  Required  | 
     |                                                    |      |                                        |            |       |   Time    |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+-----------+------------| 
     | RX_IN                                              |  ^   | RX_IN                                  |            |       | 20833.430 | 104166.297 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U7/A            |  ^   | RX_IN                                  | INVX2M     | 0.002 | 20833.430 | 104166.297 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U7/Y            |  v   | UART_I0/UART_RX_I0/data_sampling_I/n1  | INVX2M     | 0.123 | 20833.555 | 104166.422 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U10/B1          |  v   | UART_I0/UART_RX_I0/data_sampling_I/n1  | OAI2BB2X1M | 0.000 | 20833.555 | 104166.422 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U10/Y           |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n40 | OAI2BB2X1M | 0.184 | 20833.742 | 104166.609 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_1_re |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n40 | SDFFRQX2M  | 0.000 | 20833.742 | 104166.609 | 
     | g/D                                                |      |                                        |            |       |           |            | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required  | 
     |                                                    |      |                                        |            |       |  Time   |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+------------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.008 | -83332.859 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.008 | -83332.859 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.037 |   0.047 | -83332.820 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.001 |   0.047 | -83332.820 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.028 |   0.078 | -83332.789 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.078 | -83332.789 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.219 |   0.297 | -83332.570 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.297 | -83332.570 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.071 |   0.367 | -83332.500 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.367 | -83332.500 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.118 |   0.484 | -83332.383 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.484 | -83332.383 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.116 |   0.602 | -83332.266 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.001 |   0.602 | -83332.266 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.118 |   0.719 | -83332.148 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.001 |   0.719 | -83332.148 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.144 |   0.859 | -83332.008 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.002 |   0.859 | -83332.008 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.045 |   0.906 | -83331.961 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.906 | -83331.961 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.106 |   1.016 | -83331.852 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   1.016 | -83331.852 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.050 |   1.062 | -83331.805 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.001 |   1.062 | -83331.805 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.048 |   1.109 | -83331.758 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_1_re |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.001 |   1.109 | -83331.758 | 
     | g/CK                                               |      |                                        |            |       |         |            | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin UART_I0/UART_RX_I0/data_sampling_I/sample_bit_
2_reg/CK 
Endpoint:   UART_I0/UART_RX_I0/data_sampling_I/sample_bit_2_reg/D (^) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                 (^) triggered 
by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.107
- Setup                         0.289
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.617
- Arrival Time                20833.711
= Slack Time                  83332.906
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.236
     = Beginpoint Arrival Time          20833.436
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay |  Arrival  |  Required  | 
     |                                                    |      |                                        |            |       |   Time    |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+-----------+------------| 
     | RX_IN                                              |  ^   | RX_IN                                  |            |       | 20833.437 | 104166.344 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U7/A            |  ^   | RX_IN                                  | INVX2M     | 0.002 | 20833.437 | 104166.344 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U7/Y            |  v   | UART_I0/UART_RX_I0/data_sampling_I/n1  | INVX2M     | 0.123 | 20833.562 | 104166.469 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U12/B0          |  v   | UART_I0/UART_RX_I0/data_sampling_I/n1  | OAI2BB2X1M | 0.000 | 20833.562 | 104166.469 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U12/Y           |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n42 | OAI2BB2X1M | 0.148 | 20833.711 | 104166.617 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_2_re |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n42 | SDFFRQX2M  | 0.000 | 20833.711 | 104166.617 | 
     | g/D                                                |      |                                        |            |       |           |            | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required  | 
     |                                                    |      |                                        |            |       |  Time   |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+------------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.008 | -83332.898 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.008 | -83332.898 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.037 |   0.047 | -83332.859 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.001 |   0.047 | -83332.859 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.028 |   0.078 | -83332.828 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.078 | -83332.828 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.219 |   0.297 | -83332.609 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.297 | -83332.609 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.071 |   0.367 | -83332.539 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.367 | -83332.539 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.118 |   0.484 | -83332.422 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.484 | -83332.422 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.116 |   0.602 | -83332.305 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.001 |   0.602 | -83332.305 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.118 |   0.719 | -83332.187 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.001 |   0.719 | -83332.187 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.144 |   0.859 | -83332.047 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.002 |   0.859 | -83332.047 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.045 |   0.906 | -83332.000 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.906 | -83332.000 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.106 |   1.016 | -83331.891 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   1.016 | -83331.891 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.050 |   1.062 | -83331.844 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.001 |   1.062 | -83331.844 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.048 |   1.109 | -83331.797 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_2_re |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.001 |   1.109 | -83331.797 | 
     | g/CK                                               |      |                                        |            |       |         |            | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin UART_I0/UART_RX_I0/data_sampling_I/sample_bit_
3_reg/CK 
Endpoint:   UART_I0/UART_RX_I0/data_sampling_I/sample_bit_3_reg/D (^) checked 
with  leading edge of 'Master_UART_CLK'
Beginpoint: RX_IN                                                 (^) triggered 
by  leading edge of 'Master_UART_CLK'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.107
- Setup                         0.289
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.617
- Arrival Time                20833.703
= Slack Time                  83332.914
     Clock Rise Edge                      0.000
     + Input Delay                      20833.199
     + Drive Adjustment                   0.236
     = Beginpoint Arrival Time          20833.436
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay |  Arrival  |  Required  | 
     |                                                    |      |                                        |            |       |   Time    |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+-----------+------------| 
     | RX_IN                                              |  ^   | RX_IN                                  |            |       | 20833.437 | 104166.352 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U7/A            |  ^   | RX_IN                                  | INVX2M     | 0.002 | 20833.437 | 104166.352 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U7/Y            |  v   | UART_I0/UART_RX_I0/data_sampling_I/n1  | INVX2M     | 0.123 | 20833.562 | 104166.477 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U11/B0          |  v   | UART_I0/UART_RX_I0/data_sampling_I/n1  | OAI2BB2X1M | 0.000 | 20833.562 | 104166.477 | 
     | UART_I0/UART_RX_I0/data_sampling_I/U11/Y           |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n41 | OAI2BB2X1M | 0.141 | 20833.703 | 104166.617 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_3_re |  ^   | UART_I0/UART_RX_I0/data_sampling_I/n41 | SDFFRQX2M  | 0.000 | 20833.703 | 104166.617 | 
     | g/D                                                |      |                                        |            |       |           |            | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                  Net                   |    Cell    | Delay | Arrival |  Required  | 
     |                                                    |      |                                        |            |       |  Time   |    Time    | 
     |----------------------------------------------------+------+----------------------------------------+------------+-------+---------+------------| 
     | UART_CLK                                           |  ^   | UART_CLK                               |            |       |   0.008 | -83332.906 | 
     | UART_CLK__L1_I0/A                                  |  ^   | UART_CLK                               | CLKINVX40M | 0.000 |   0.008 | -83332.906 | 
     | UART_CLK__L1_I0/Y                                  |  v   | UART_CLK__L1_N0                        | CLKINVX40M | 0.037 |   0.047 | -83332.867 | 
     | UART_CLK__L2_I0/A                                  |  v   | UART_CLK__L1_N0                        | CLKINVX32M | 0.001 |   0.047 | -83332.867 | 
     | UART_CLK__L2_I0/Y                                  |  ^   | UART_CLK__L2_N0                        | CLKINVX32M | 0.028 |   0.078 | -83332.836 | 
     | mux2X1_U1/U1/A                                     |  ^   | UART_CLK__L2_N0                        | MX2X8M     | 0.000 |   0.078 | -83332.836 | 
     | mux2X1_U1/U1/Y                                     |  ^   | CLK2_fun_scan                          | MX2X8M     | 0.219 |   0.297 | -83332.617 | 
     | CLK2_fun_scan__L1_I0/A                             |  ^   | CLK2_fun_scan                          | CLKINVX32M | 0.000 |   0.297 | -83332.617 | 
     | CLK2_fun_scan__L1_I0/Y                             |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M | 0.071 |   0.367 | -83332.547 | 
     | CLK2_fun_scan__L2_I1/A                             |  v   | CLK2_fun_scan__L1_N0                   | CLKBUFX20M | 0.000 |   0.367 | -83332.547 | 
     | CLK2_fun_scan__L2_I1/Y                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.118 |   0.484 | -83332.430 | 
     | CLK2_fun_scan__L3_I0/A                             |  v   | CLK2_fun_scan__L2_N1                   | CLKBUFX20M | 0.000 |   0.484 | -83332.430 | 
     | CLK2_fun_scan__L3_I0/Y                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.116 |   0.602 | -83332.312 | 
     | CLK2_fun_scan__L4_I0/A                             |  v   | CLK2_fun_scan__L3_N0                   | CLKBUFX20M | 0.001 |   0.602 | -83332.312 | 
     | CLK2_fun_scan__L4_I0/Y                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.118 |   0.719 | -83332.195 | 
     | CLK2_fun_scan__L5_I0/A                             |  v   | CLK2_fun_scan__L4_N0                   | CLKBUFX20M | 0.001 |   0.719 | -83332.195 | 
     | CLK2_fun_scan__L5_I0/Y                             |  v   | CLK2_fun_scan__L5_N0                   | CLKBUFX20M | 0.144 |   0.859 | -83332.055 | 
     | CLK2_fun_scan__L6_I0/A                             |  v   | CLK2_fun_scan__L5_N0                   | CLKINVX40M | 0.002 |   0.859 | -83332.055 | 
     | CLK2_fun_scan__L6_I0/Y                             |  ^   | CLK2_fun_scan__L6_N0                   | CLKINVX40M | 0.045 |   0.906 | -83332.008 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/A                  |  ^   | CLK2_fun_scan__L6_N0                   | CLKBUFX40M | 0.000 |   0.906 | -83332.008 | 
     | UART_I0/CLK2_fun_scan__Fence_I0/Y                  |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKBUFX40M | 0.106 |   1.016 | -83331.898 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/A           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0        | CLKINVX32M | 0.000 |   1.016 | -83331.898 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L1_I0/Y           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX32M | 0.050 |   1.062 | -83331.852 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/A           |  v   | UART_I0/CLK2_fun_scan__Fence_N0__L1_N0 | CLKINVX40M | 0.001 |   1.062 | -83331.852 | 
     | UART_I0/CLK2_fun_scan__Fence_N0__L2_I0/Y           |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | CLKINVX40M | 0.048 |   1.109 | -83331.805 | 
     | UART_I0/UART_RX_I0/data_sampling_I/sample_bit_3_re |  ^   | UART_I0/CLK2_fun_scan__Fence_N0__L2_N0 | SDFFRQX2M  | 0.001 |   1.109 | -83331.805 | 
     | g/CK                                               |      |                                        |            |       |         |            | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin RST_SYNC_I1/SYNC_RST_reg/CK 
Endpoint:   RST_SYNC_I1/SYNC_RST_reg/RN (^) checked with  leading edge of 
'Master_UART_CLK'
Beginpoint: RST                         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.116
- Recovery                      0.352
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.562
- Arrival Time                  1.289
= Slack Time                  104165.273
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |          Net          |   Cell    | Delay | Arrival |  Required  | 
     |                             |      |                       |           |       |  Time   |    Time    | 
     |-----------------------------+------+-----------------------+-----------+-------+---------+------------| 
     | RST                         |  ^   | RST                   |           |       |   0.000 | 104165.273 | 
     | mux2X1_U4/U1/A              |  ^   | RST                   | MX2X2M    | 0.000 |   0.000 | 104165.273 | 
     | mux2X1_U4/U1/Y              |  ^   | RST_fun_scan          | MX2X2M    | 0.132 |   0.133 | 104165.406 | 
     | FE_PHC31_RST_fun_scan/A     |  ^   | RST_fun_scan          | BUFX2M    | 0.000 |   0.133 | 104165.406 | 
     | FE_PHC31_RST_fun_scan/Y     |  ^   | FE_PHN31_RST_fun_scan | BUFX2M    | 0.094 |   0.227 | 104165.500 | 
     | FE_PHC29_RST_fun_scan/A     |  ^   | FE_PHN31_RST_fun_scan | DLY4X1M   | 0.000 |   0.227 | 104165.500 | 
     | FE_PHC29_RST_fun_scan/Y     |  ^   | FE_PHN29_RST_fun_scan | DLY4X1M   | 1.064 |   1.289 | 104166.562 | 
     | RST_SYNC_I1/SYNC_RST_reg/RN |  ^   | FE_PHN29_RST_fun_scan | SDFFRQX1M | 0.000 |   1.289 | 104166.562 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net          |    Cell    | Delay | Arrival |  Required   | 
     |                             |      |                      |            |       |  Time   |    Time     | 
     |-----------------------------+------+----------------------+------------+-------+---------+-------------| 
     | UART_CLK                    |  ^   | UART_CLK             |            |       |   0.008 | -104165.266 | 
     | UART_CLK__L1_I0/A           |  ^   | UART_CLK             | CLKINVX40M | 0.000 |   0.008 | -104165.266 | 
     | UART_CLK__L1_I0/Y           |  v   | UART_CLK__L1_N0      | CLKINVX40M | 0.037 |   0.047 | -104165.227 | 
     | UART_CLK__L2_I0/A           |  v   | UART_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.047 | -104165.227 | 
     | UART_CLK__L2_I0/Y           |  ^   | UART_CLK__L2_N0      | CLKINVX32M | 0.028 |   0.078 | -104165.195 | 
     | mux2X1_U1/U1/A              |  ^   | UART_CLK__L2_N0      | MX2X8M     | 0.000 |   0.078 | -104165.195 | 
     | mux2X1_U1/U1/Y              |  ^   | CLK2_fun_scan        | MX2X8M     | 0.219 |   0.297 | -104164.977 | 
     | CLK2_fun_scan__L1_I0/A      |  ^   | CLK2_fun_scan        | CLKINVX32M | 0.000 |   0.297 | -104164.977 | 
     | CLK2_fun_scan__L1_I0/Y      |  v   | CLK2_fun_scan__L1_N0 | CLKINVX32M | 0.071 |   0.367 | -104164.906 | 
     | CLK2_fun_scan__L2_I1/A      |  v   | CLK2_fun_scan__L1_N0 | CLKBUFX20M | 0.000 |   0.367 | -104164.906 | 
     | CLK2_fun_scan__L2_I1/Y      |  v   | CLK2_fun_scan__L2_N1 | CLKBUFX20M | 0.118 |   0.484 | -104164.789 | 
     | CLK2_fun_scan__L3_I0/A      |  v   | CLK2_fun_scan__L2_N1 | CLKBUFX20M | 0.000 |   0.484 | -104164.789 | 
     | CLK2_fun_scan__L3_I0/Y      |  v   | CLK2_fun_scan__L3_N0 | CLKBUFX20M | 0.116 |   0.602 | -104164.672 | 
     | CLK2_fun_scan__L4_I0/A      |  v   | CLK2_fun_scan__L3_N0 | CLKBUFX20M | 0.001 |   0.602 | -104164.672 | 
     | CLK2_fun_scan__L4_I0/Y      |  v   | CLK2_fun_scan__L4_N0 | CLKBUFX20M | 0.118 |   0.719 | -104164.555 | 
     | CLK2_fun_scan__L5_I0/A      |  v   | CLK2_fun_scan__L4_N0 | CLKBUFX20M | 0.001 |   0.719 | -104164.555 | 
     | CLK2_fun_scan__L5_I0/Y      |  v   | CLK2_fun_scan__L5_N0 | CLKBUFX20M | 0.144 |   0.859 | -104164.414 | 
     | CLK2_fun_scan__L6_I0/A      |  v   | CLK2_fun_scan__L5_N0 | CLKINVX40M | 0.002 |   0.859 | -104164.414 | 
     | CLK2_fun_scan__L6_I0/Y      |  ^   | CLK2_fun_scan__L6_N0 | CLKINVX40M | 0.045 |   0.906 | -104164.367 | 
     | CLK2_fun_scan__L7_I0/A      |  ^   | CLK2_fun_scan__L6_N0 | CLKBUFX20M | 0.000 |   0.906 | -104164.367 | 
     | CLK2_fun_scan__L7_I0/Y      |  ^   | CLK2_fun_scan__L7_N0 | CLKBUFX20M | 0.124 |   1.031 | -104164.242 | 
     | CLK2_fun_scan__L8_I0/A      |  ^   | CLK2_fun_scan__L7_N0 | CLKINVX32M | 0.002 |   1.031 | -104164.242 | 
     | CLK2_fun_scan__L8_I0/Y      |  v   | CLK2_fun_scan__L8_N0 | CLKINVX32M | 0.056 |   1.086 | -104164.188 | 
     | CLK2_fun_scan__L9_I0/A      |  v   | CLK2_fun_scan__L8_N0 | CLKINVX32M | 0.002 |   1.086 | -104164.188 | 
     | CLK2_fun_scan__L9_I0/Y      |  ^   | CLK2_fun_scan__L9_N0 | CLKINVX32M | 0.031 |   1.117 | -104164.156 | 
     | RST_SYNC_I1/SYNC_RST_reg/CK |  ^   | CLK2_fun_scan__L9_N0 | SDFFRQX1M  | 0.000 |   1.117 | -104164.156 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin RST_SYNC_I1/Sync_flops_reg_0_/CK 
Endpoint:   RST_SYNC_I1/Sync_flops_reg_0_/RN (^) checked with  leading edge of 
'Master_UART_CLK'
Beginpoint: RST                              (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          1.116
- Recovery                      0.344
+ Phase Shift                 104166.000
- Uncertainty                   0.200
= Required Time               104166.570
- Arrival Time                  1.289
= Slack Time                  104165.281
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |          Net          |   Cell    | Delay | Arrival |  Required  | 
     |                                  |      |                       |           |       |  Time   |    Time    | 
     |----------------------------------+------+-----------------------+-----------+-------+---------+------------| 
     | RST                              |  ^   | RST                   |           |       |   0.000 | 104165.281 | 
     | mux2X1_U4/U1/A                   |  ^   | RST                   | MX2X2M    | 0.000 |   0.000 | 104165.281 | 
     | mux2X1_U4/U1/Y                   |  ^   | RST_fun_scan          | MX2X2M    | 0.132 |   0.133 | 104165.414 | 
     | FE_PHC31_RST_fun_scan/A          |  ^   | RST_fun_scan          | BUFX2M    | 0.000 |   0.133 | 104165.414 | 
     | FE_PHC31_RST_fun_scan/Y          |  ^   | FE_PHN31_RST_fun_scan | BUFX2M    | 0.094 |   0.227 | 104165.508 | 
     | FE_PHC29_RST_fun_scan/A          |  ^   | FE_PHN31_RST_fun_scan | DLY4X1M   | 0.000 |   0.227 | 104165.508 | 
     | FE_PHC29_RST_fun_scan/Y          |  ^   | FE_PHN29_RST_fun_scan | DLY4X1M   | 1.064 |   1.289 | 104166.570 | 
     | RST_SYNC_I1/Sync_flops_reg_0_/RN |  ^   | FE_PHN29_RST_fun_scan | SDFFRQX2M | 0.000 |   1.289 | 104166.570 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |         Net          |    Cell    | Delay | Arrival |  Required   | 
     |                                  |      |                      |            |       |  Time   |    Time     | 
     |----------------------------------+------+----------------------+------------+-------+---------+-------------| 
     | UART_CLK                         |  ^   | UART_CLK             |            |       |   0.008 | -104165.273 | 
     | UART_CLK__L1_I0/A                |  ^   | UART_CLK             | CLKINVX40M | 0.000 |   0.008 | -104165.273 | 
     | UART_CLK__L1_I0/Y                |  v   | UART_CLK__L1_N0      | CLKINVX40M | 0.037 |   0.047 | -104165.234 | 
     | UART_CLK__L2_I0/A                |  v   | UART_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.047 | -104165.234 | 
     | UART_CLK__L2_I0/Y                |  ^   | UART_CLK__L2_N0      | CLKINVX32M | 0.028 |   0.078 | -104165.203 | 
     | mux2X1_U1/U1/A                   |  ^   | UART_CLK__L2_N0      | MX2X8M     | 0.000 |   0.078 | -104165.203 | 
     | mux2X1_U1/U1/Y                   |  ^   | CLK2_fun_scan        | MX2X8M     | 0.219 |   0.297 | -104164.984 | 
     | CLK2_fun_scan__L1_I0/A           |  ^   | CLK2_fun_scan        | CLKINVX32M | 0.000 |   0.297 | -104164.984 | 
     | CLK2_fun_scan__L1_I0/Y           |  v   | CLK2_fun_scan__L1_N0 | CLKINVX32M | 0.071 |   0.367 | -104164.914 | 
     | CLK2_fun_scan__L2_I1/A           |  v   | CLK2_fun_scan__L1_N0 | CLKBUFX20M | 0.000 |   0.367 | -104164.914 | 
     | CLK2_fun_scan__L2_I1/Y           |  v   | CLK2_fun_scan__L2_N1 | CLKBUFX20M | 0.118 |   0.484 | -104164.797 | 
     | CLK2_fun_scan__L3_I0/A           |  v   | CLK2_fun_scan__L2_N1 | CLKBUFX20M | 0.000 |   0.484 | -104164.797 | 
     | CLK2_fun_scan__L3_I0/Y           |  v   | CLK2_fun_scan__L3_N0 | CLKBUFX20M | 0.116 |   0.602 | -104164.680 | 
     | CLK2_fun_scan__L4_I0/A           |  v   | CLK2_fun_scan__L3_N0 | CLKBUFX20M | 0.001 |   0.602 | -104164.680 | 
     | CLK2_fun_scan__L4_I0/Y           |  v   | CLK2_fun_scan__L4_N0 | CLKBUFX20M | 0.118 |   0.719 | -104164.562 | 
     | CLK2_fun_scan__L5_I0/A           |  v   | CLK2_fun_scan__L4_N0 | CLKBUFX20M | 0.001 |   0.719 | -104164.562 | 
     | CLK2_fun_scan__L5_I0/Y           |  v   | CLK2_fun_scan__L5_N0 | CLKBUFX20M | 0.144 |   0.859 | -104164.422 | 
     | CLK2_fun_scan__L6_I0/A           |  v   | CLK2_fun_scan__L5_N0 | CLKINVX40M | 0.002 |   0.859 | -104164.422 | 
     | CLK2_fun_scan__L6_I0/Y           |  ^   | CLK2_fun_scan__L6_N0 | CLKINVX40M | 0.045 |   0.906 | -104164.375 | 
     | CLK2_fun_scan__L7_I0/A           |  ^   | CLK2_fun_scan__L6_N0 | CLKBUFX20M | 0.000 |   0.906 | -104164.375 | 
     | CLK2_fun_scan__L7_I0/Y           |  ^   | CLK2_fun_scan__L7_N0 | CLKBUFX20M | 0.124 |   1.031 | -104164.250 | 
     | CLK2_fun_scan__L8_I0/A           |  ^   | CLK2_fun_scan__L7_N0 | CLKINVX32M | 0.002 |   1.031 | -104164.250 | 
     | CLK2_fun_scan__L8_I0/Y           |  v   | CLK2_fun_scan__L8_N0 | CLKINVX32M | 0.056 |   1.086 | -104164.195 | 
     | CLK2_fun_scan__L9_I0/A           |  v   | CLK2_fun_scan__L8_N0 | CLKINVX32M | 0.002 |   1.086 | -104164.195 | 
     | CLK2_fun_scan__L9_I0/Y           |  ^   | CLK2_fun_scan__L9_N0 | CLKINVX32M | 0.031 |   1.117 | -104164.164 | 
     | RST_SYNC_I1/Sync_flops_reg_0_/CK |  ^   | CLK2_fun_scan__L9_N0 | SDFFRQX2M  | 0.000 |   1.117 | -104164.164 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   TX_OUT                                (^) checked with  leading 
edge of 'TX_clk'
Beginpoint: UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/Q (^) triggered by  leading 
edge of 'TX_clk'
Path Groups: {default}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
+ Source Insertion Delay        0.966
- External Delay              20833.215
+ Phase Shift                 833328.000
- Uncertainty                   0.200
= Required Time               812495.562
- Arrival Time                  2.188
= Slack Time                  812493.375
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |                  Net                   |    Cell     | Delay | Arrival |  Required  | 
     |                                          |      |                                        |             |       |  Time   |    Time    | 
     |------------------------------------------+------+----------------------------------------+-------------+-------+---------+------------| 
     | UART_CLK                                 |  ^   | UART_CLK                               |             |       |   0.000 | 812493.375 | 
     | UART_CLK__L1_I0/A                        |  ^   | UART_CLK                               | CLKINVX40M  | 0.000 |   0.000 | 812493.375 | 
     | UART_CLK__L1_I0/Y                        |  v   | UART_CLK__L1_N0                        | CLKINVX40M  | 0.037 |   0.062 | 812493.438 | 
     | UART_CLK__L2_I0/A                        |  v   | UART_CLK__L1_N0                        | CLKINVX32M  | 0.001 |   0.062 | 812493.438 | 
     | UART_CLK__L2_I0/Y                        |  ^   | UART_CLK__L2_N0                        | CLKINVX32M  | 0.028 |   0.062 | 812493.438 | 
     | mux2X1_U1/U1/A                           |  ^   | UART_CLK__L2_N0                        | MX2X8M      | 0.000 |   0.062 | 812493.438 | 
     | mux2X1_U1/U1/Y                           |  ^   | CLK2_fun_scan                          | MX2X8M      | 0.219 |   0.312 | 812493.688 | 
     | CLK2_fun_scan__L1_I0/A                   |  ^   | CLK2_fun_scan                          | CLKINVX32M  | 0.000 |   0.312 | 812493.688 | 
     | CLK2_fun_scan__L1_I0/Y                   |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M  | 0.071 |   0.375 | 812493.750 | 
     | CLK2_fun_scan__L2_I0/A                   |  v   | CLK2_fun_scan__L1_N0                   | CLKINVX32M  | 0.000 |   0.375 | 812493.750 | 
     | CLK2_fun_scan__L2_I0/Y                   |  ^   | CLK2_fun_scan__L2_N0                   | CLKINVX32M  | 0.043 |   0.438 | 812493.812 | 
     | ClkDiv_I0/o_div_clk_reg/CK               |  ^   | CLK2_fun_scan__L2_N0                   | SDFFRHQX4M  | 0.001 |   0.438 | 812493.812 | 
     | ClkDiv_I0/o_div_clk_reg/Q                |  ^   | TX_CLK                                 | SDFFRHQX4M  | 0.327 |   0.750 | 812494.125 | 
     | mux2X1_U2/U1/A                           |  ^   | TX_CLK                                 | MX2X8M      | 0.000 |   0.750 | 812494.125 | 
     | mux2X1_U2/U1/Y                           |  ^   | CLK3_fun_scan                          | MX2X8M      | 0.238 |   1.000 | 812494.375 | 
     | UART_I0/TX_CLK                           |  ^   | CLK3_fun_scan                          | UART_test_1 |       |   1.000 | 812494.375 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/A        |  ^   | CLK3_fun_scan                          | CLKBUFX40M  | 0.000 |   1.000 | 812494.375 | 
     | UART_I0/CLK3_fun_scan__Fence_I0/Y        |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKBUFX40M  | 0.135 |   1.125 | 812494.500 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/A |  ^   | UART_I0/CLK3_fun_scan__Fence_N0        | CLKINVX40M  | 0.000 |   1.125 | 812494.500 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L1_I0/Y |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.047 |   1.188 | 812494.562 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/A |  v   | UART_I0/CLK3_fun_scan__Fence_N0__L1_N0 | CLKINVX40M  | 0.000 |   1.188 | 812494.562 | 
     | UART_I0/CLK3_fun_scan__Fence_N0__L2_I0/Y |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | CLKINVX40M  | 0.049 |   1.250 | 812494.625 | 
     | UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/CK   |  ^   | UART_I0/CLK3_fun_scan__Fence_N0__L2_N0 | SDFFRHQX8M  | 0.001 |   1.250 | 812494.625 | 
     | UART_I0/UART_TX_I0/MUX_I/TX_OUT_reg/Q    |  ^   | FE_OFN15_SO_0_                         | SDFFRHQX8M  | 0.325 |   1.562 | 812494.938 | 
     | FE_OFC16_SO_0_/A                         |  ^   | FE_OFN15_SO_0_                         | BUFX10M     | 0.000 |   1.562 | 812494.938 | 
     | FE_OFC16_SO_0_/Y                         |  ^   | SO[0]                                  | BUFX10M     | 0.641 |   2.188 | 812495.562 | 
     | TX_OUT                                   |  ^   | SO[0]                                  | SYS_TOP     | 0.017 |   2.188 | 812495.562 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |         Net          |    Cell     | Delay | Arrival |  Required   | 
     |                            |      |                      |             |       |  Time   |    Time     | 
     |----------------------------+------+----------------------+-------------+-------+---------+-------------| 
     | UART_CLK                   |  ^   | UART_CLK             |             |       |  -0.062 | -812493.438 | 
     | UART_CLK__L1_I0/A          |  ^   | UART_CLK             | CLKINVX40M  | 0.000 |  -0.062 | -812493.438 | 
     | UART_CLK__L1_I0/Y          |  v   | UART_CLK__L1_N0      | CLKINVX40M  | 0.037 |   0.000 | -812493.375 | 
     | UART_CLK__L2_I0/A          |  v   | UART_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.000 | -812493.375 | 
     | UART_CLK__L2_I0/Y          |  ^   | UART_CLK__L2_N0      | CLKINVX32M  | 0.028 |   0.000 | -812493.375 | 
     | mux2X1_U1/U1/A             |  ^   | UART_CLK__L2_N0      | MX2X8M      | 0.000 |   0.000 | -812493.375 | 
     | mux2X1_U1/U1/Y             |  ^   | CLK2_fun_scan        | MX2X8M      | 0.219 |   0.250 | -812493.125 | 
     | CLK2_fun_scan__L1_I0/A     |  ^   | CLK2_fun_scan        | CLKINVX32M  | 0.000 |   0.250 | -812493.125 | 
     | CLK2_fun_scan__L1_I0/Y     |  v   | CLK2_fun_scan__L1_N0 | CLKINVX32M  | 0.071 |   0.312 | -812493.062 | 
     | CLK2_fun_scan__L2_I0/A     |  v   | CLK2_fun_scan__L1_N0 | CLKINVX32M  | 0.000 |   0.312 | -812493.062 | 
     | CLK2_fun_scan__L2_I0/Y     |  ^   | CLK2_fun_scan__L2_N0 | CLKINVX32M  | 0.043 |   0.375 | -812493.000 | 
     | ClkDiv_I0/o_div_clk_reg/CK |  ^   | CLK2_fun_scan__L2_N0 | SDFFRHQX4M  | 0.001 |   0.375 | -812493.000 | 
     | ClkDiv_I0/o_div_clk_reg/Q  |  ^   | TX_CLK               | SDFFRHQX4M  | 0.327 |   0.688 | -812492.688 | 
     | mux2X1_U2/U1/A             |  ^   | TX_CLK               | MX2X8M      | 0.000 |   0.688 | -812492.688 | 
     | mux2X1_U2/U1/Y             |  ^   | CLK3_fun_scan        | MX2X8M      | 0.238 |   0.938 | -812492.438 | 
     | UART_I0/TX_CLK             |  ^   | CLK3_fun_scan        | UART_test_1 |       |   0.938 | -812492.438 | 
     +--------------------------------------------------------------------------------------------------------+ 

