<stg><name>compute_node_embedding</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
:1 %emb_vec1_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="emb_vec1_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
:2 %emb_vec2_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="emb_vec2_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %call_ln276 = call void @one_node_embedding, i5 0, i32 %emb_vec1_V, i32 %node_embedding_V

]]></Node>
<StgValue><ssdm name="call_ln276"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %message1_V, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %call_ln276 = call void @one_node_embedding, i5 0, i32 %emb_vec1_V, i32 %node_embedding_V

]]></Node>
<StgValue><ssdm name="call_ln276"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln278 = br void

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="12" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %nd = phi i5 1, void, i5 %nd_1, void

]]></Node>
<StgValue><ssdm name="nd"/></StgValue>
</operation>

<operation id="13" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %icmp_ln278 = icmp_eq  i5 %nd, i5 19

]]></Node>
<StgValue><ssdm name="icmp_ln278"/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 18, i64 18, i64 18

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln278 = br i1 %icmp_ln278, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln278 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln278"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:1 %sub = add i5 %nd, i5 31

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="5">
<![CDATA[
.split:2 %trunc_ln278 = trunc i5 %nd

]]></Node>
<StgValue><ssdm name="trunc_ln278"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:3 %br_ln279 = br i1 %trunc_ln278, void, void

]]></Node>
<StgValue><ssdm name="br_ln279"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:0 %call_ln284 = call void @message_passing_one_node_vec, i32 %emb_vec2_V, i5 %sub, i32 %message1_V, i32 %degree_table, i8 %neighbor_table

]]></Node>
<StgValue><ssdm name="call_ln284"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1 %call_ln285 = call void @one_node_embedding, i5 %nd, i32 %emb_vec1_V, i32 %node_embedding_V

]]></Node>
<StgValue><ssdm name="call_ln285"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="32" op_5_bw="8" op_6_bw="0">
<![CDATA[
:0 %call_ln280 = call void @message_passing_one_node_vec, i32 %emb_vec1_V, i5 %sub, i32 %message1_V, i32 %degree_table, i8 %neighbor_table

]]></Node>
<StgValue><ssdm name="call_ln280"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
<literal name="trunc_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1 %call_ln281 = call void @one_node_embedding, i5 %nd, i32 %emb_vec2_V, i32 %node_embedding_V

]]></Node>
<StgValue><ssdm name="call_ln281"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="32" op_5_bw="8" op_6_bw="0">
<![CDATA[
:0 %call_ln289 = call void @message_passing_one_node_vec, i32 %emb_vec1_V, i5 18, i32 %message1_V, i32 %degree_table, i8 %neighbor_table

]]></Node>
<StgValue><ssdm name="call_ln289"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:0 %call_ln284 = call void @message_passing_one_node_vec, i32 %emb_vec2_V, i5 %sub, i32 %message1_V, i32 %degree_table, i8 %neighbor_table

]]></Node>
<StgValue><ssdm name="call_ln284"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1 %call_ln285 = call void @one_node_embedding, i5 %nd, i32 %emb_vec1_V, i32 %node_embedding_V

]]></Node>
<StgValue><ssdm name="call_ln285"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="32" op_5_bw="8" op_6_bw="0">
<![CDATA[
:0 %call_ln280 = call void @message_passing_one_node_vec, i32 %emb_vec1_V, i5 %sub, i32 %message1_V, i32 %degree_table, i8 %neighbor_table

]]></Node>
<StgValue><ssdm name="call_ln280"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1 %call_ln281 = call void @one_node_embedding, i5 %nd, i32 %emb_vec2_V, i32 %node_embedding_V

]]></Node>
<StgValue><ssdm name="call_ln281"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln282 = br void

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0 %nd_1 = add i5 %nd, i5 1

]]></Node>
<StgValue><ssdm name="nd_1"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="33" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="32" op_5_bw="8" op_6_bw="0">
<![CDATA[
:0 %call_ln289 = call void @message_passing_one_node_vec, i32 %emb_vec1_V, i5 18, i32 %message1_V, i32 %degree_table, i8 %neighbor_table

]]></Node>
<StgValue><ssdm name="call_ln289"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0">
<![CDATA[
:1 %ret_ln304 = ret

]]></Node>
<StgValue><ssdm name="ret_ln304"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
