# Reading pref.tcl
# do substractor_nbit_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/User/Documents/Kuliah Online/Prak SisDig/Tugas prak2(1)/fullsubs.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:27:14 on Oct 11,2020
# vcom -reportprogress 300 -93 -work work C:/Users/User/Documents/Kuliah Online/Prak SisDig/Tugas prak2(1)/fullsubs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fullsubs
# -- Compiling architecture Gate_level of fullsubs
# End time: 21:27:14 on Oct 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/User/Documents/Kuliah Online/Prak SisDig/Tugas prak2(1)/substractor_nbit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:27:14 on Oct 11,2020
# vcom -reportprogress 300 -93 -work work C:/Users/User/Documents/Kuliah Online/Prak SisDig/Tugas prak2(1)/substractor_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity substractor_nbit
# -- Compiling architecture Structural of substractor_nbit
# End time: 21:27:14 on Oct 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/User/Documents/Kuliah Online/Prak SisDig/Tugas prak2(1)/substractor_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:27:14 on Oct 11,2020
# vcom -reportprogress 300 -93 -work work C:/Users/User/Documents/Kuliah Online/Prak SisDig/Tugas prak2(1)/substractor_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity substractor_adder
# -- Compiling architecture Structural of substractor_adder
# End time: 21:27:14 on Oct 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.substractor_adder
# vsim work.substractor_adder 
# Start time: 21:27:37 on Oct 11,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.substractor_adder(structural)
# Loading work.substractor_nbit(structural)
# Loading work.fullsubs(gate_level)
add wave -position insertpoint  \
sim:/substractor_adder/OP \
sim:/substractor_adder/x_add \
sim:/substractor_adder/y_add \
sim:/substractor_adder/result_add \
sim:/substractor_adder/bout_add \
sim:/substractor_adder/truey
force -freeze sim:/substractor_adder/x_add 0000000000100001 0
force -freeze sim:/substractor_adder/y_add 0010011100010000 0
run
force -freeze sim:/substractor_adder/OP 0 0
run
add wave -position insertpoint  \
sim:/substractor_adder/OP \
sim:/substractor_adder/x_add \
sim:/substractor_adder/y_add \
sim:/substractor_adder/result_add \
sim:/substractor_adder/bout_add \
sim:/substractor_adder/truey
restart
force -freeze sim:/substractor_adder/x_add 0010011100010000 0
force -freeze sim:/substractor_adder/y_add 0000000000100001 0
force -freeze sim:/substractor_adder/OP 1 0
run
force -freeze sim:/substractor_adder/x_add 0000000000100001 0
force -freeze sim:/substractor_adder/x_add 0010011100010000 0
force -freeze sim:/substractor_adder/OP 0 0
run
# End time: 22:01:01 on Oct 11,2020, Elapsed time: 0:33:24
# Errors: 0, Warnings: 0
