[
  {
    "code": "0x00",
    "name": "SW_INCR",
    "description": "Software increment. The register is incremented only on writes to the Software Increment Register"
  },
  {
    "code": "0x01",
    "name": "L1I_CACHE_REFILL",
    "architectural": false,
    "component": "L1I",
    "description": "L1 Instruction cache refill"
  },
  {
    "code": "0x02",
    "name": "L1I_TLB_REFILL",
    "architectural": false,
    "component": "L1ITLB",
    "description": "L1 Instruction TLB refill"
  },
  {
    "code": "0x03",
    "name": "L1D_CACHE_REFILL",
    "architectural": false,
    "component": "L1D",
    "description": "L1 Data cache refill"
  },
  {
    "code": "0x04",
    "name": "L1D_CACHE",
    "architectural": false,
    "component": "L1D",
    "description": "L1 Data cache access"
  },
  {
    "code": "0x05",
    "name": "L1D_TLB_REFILL",
    "architectural": false,
    "component": "L1DTLB",
    "description": "L1 Data TLB refill"
  },
  {
    "code": "0x06",
    "name": "LD_RETIRED",
    "architectural": true,
    "description": "Instruction architecturally executed, condition check pass - load"
  },
  {
    "code": "0x07",
    "name": "ST_RETIRED",
    "architectural": true,
    "description": "Instruction architecturally executed, condition check pass - store"
  },
  {
    "code": "0x08",
    "name": "INST_RETIRED",
    "architectural": true,
    "description": "Instruction architecturally executed"
  },
  {
    "code": "0x09",
    "name": "EXC_TAKEN",
    "description": "Exception taken"
  },
  {
    "code": "0x0A",
    "name": "EXC_RETURN",
    "description": "Exception return"
  },
  {
    "code": "0x0B",
    "name": "CID_WRITE_RETIRED",
    "description": "Change to Context ID retired"
  },
  {
    "code": "0x0C",
    "name": "PC_WRITE_RETIRED",
    "architectural": true,
    "description": "Instruction architecturally executed, condition check pass, software change of the PC"
  },
  {
    "code": "0x0D",
    "name": "BR_IMMED_RETIRED",
    "architectural": true,
    "description": "Instruction architecturally executed, immediate branch"
  },
  {
    "code": "0x0E",
    "name": "BR_RETURN_RETIRED",
    "architectural": true,
    "description": "Instruction architecturally executed, condition code check pass, procedure return"
  },
  {
    "code": "0x0F",
    "name": "UNALIGNED_LDST_RETIRED",
    "architectural": true,
    "description": "Instruction architecturally executed, condition check pass, unaligned load or store"
  },
  {
    "code": "0x10",
    "name": "BR_MIS_PRED",
    "architectural": false,
    "component": "BPU",
    "description": "Mispredicted or not predicted branch speculatively executed"
  },
  {
    "code": "0x11",
    "name": "CPU_CYCLES",
    "architectural": false,
    "description": "Cycle"
  },
  {
    "code": "0x12",
    "name": "BR_PRED",
    "architectural": false,
    "component": "BPU",
    "description": "Predictable branch speculatively executed"
  },
  {
    "code": "0x13",
    "name": "MEM_ACCESS",
    "description": "Data memory access"
  },
  {
    "code": "0x14",
    "name": "L1I_CACHE",
    "architectural": false,
    "component": "L1I",
    "description": "L1 Instruction cache access"
  },
  {
    "code": "0x15",
    "name": "L1D_CACHE_WB",
    "architectural": false,
    "component": "L1D",
    "description": "L1 Data cache Write-Back"
  },
  {
    "code": "0x16",
    "name": "L2D_CACHE",
    "architectural": false,
    "component": "L2",
    "description": "L2 Data cache access"
  },
  {
    "code": "0x17",
    "name": "L2D_CACHE_REFILL",
    "architectural": false,
    "component": "L2",
    "description": "L2 Data cache refill"
  },
  {
    "code": "0x18",
    "name": "L2D_CACHE_WB",
    "architectural": false,
    "component": "L2",
    "description": "L2 Data cache Write-Back"
  },
  {
    "code": "0x19",
    "name": "BUS_ACCESS",
    "component": "BUS",
    "description": "Bus access"
  },
  {
    "code": "0x1A",
    "name": "MEMORY_ERROR",
    "description": "Local memory error"
  },
  {
    "code": "0x1D",
    "name": "BUS_CYCLES",
    "architectural": false,
    "component": "BUS",
    "description": "Bus cycle"
  },
  {
    "code": "0x1E",
    "name": "CHAIN",
    "description": "Odd performance counter chain mode"
  },
  {
    "code": "0x60",
    "name": "BUS_ACCESS_LD",
    "component": "BUS",
    "description": "Bus access - Read"
  },
  {
    "code": "0x61",
    "name": "BUS_ACCESS_ST",
    "component": "BUS",
    "description": "Bus access - Write"
  },
  {
    "code": "0x7A",
    "name": "BR_INDIRECT_SPEC",
    "architectural": false,
    "description": "Branch speculatively executed - Indirect branch"
  },
  {
    "code": "0x86",
    "name": "EXC_IRQ",
    "description": "Exception taken, IRQ"
  },
  {
    "code": "0x87",
    "name": "EXC_FIQ",
    "description": "Exception taken, FIQ"
  },
  {
    "code": "0xC0",
    "description": "External memory request"
  },
  {
    "code": "0xC1",
    "architectural": false,
    "description": "Non-cacheable external memory request"
  },
  {
    "code": "0xC2",
    "description": "Linefill because of prefetch"
  },
  {
    "code": "0xC3",
    "architectural": false,
    "description": "Instruction Cache Throttle occurred"
  },
  {
    "code": "0xC4",
    "description": "Entering read allocate mode"
  },
  {
    "code": "0xC5",
    "description": "Read allocate mode"
  },
  {
    "code": "0xC6",
    "description": "Pre-decode error"
  },
  {
    "code": "0xC7",
    "architectural": false,
    "description": "Data Write operation that stalls the pipeline because the store buffer is full"
  },
  {
    "code": "0xC8",
    "description": "SCU Snooped data from another CPU for this CPU"
  },
  {
    "code": "0xC9",
    "description": "Conditional branch executed"
  },
  {
    "code": "0xCA",
    "architectural": false,
    "component": "BPU",
    "description": "Indirect branch mispredicted"
  },
  {
    "code": "0xCB",
    "architectural": false,
    "component": "BPU",
    "description": "Indirect branch mispredicted because of address miscompare"
  },
  {
    "code": "0xCC",
    "architectural": false,
    "component": "BPU",
    "description": "Conditional branch mispredicted"
  },
  {
    "code": "0xD0",
    "architectural": false,
    "component": "L1I",
    "description": "L1 Instruction Cache (data or tag) memory error"
  },
  {
    "code": "0xD1",
    "architectural": false,
    "component": "L1D",
    "description": "L1 Data Cache (data, tag or dirty) memory error, correctable or non-correctable"
  },
  {
    "code": "0xD2",
    "architectural": false,
    "description": "TLB memory error"
  },
  {
    "code": "0xE0",
    "name": "BMP Stall",
    "architectural": false,
    "description": "Attributable Performance Impact Event. Counts every cycle that the DPU IQ is empty and that is not because of a recent micro-TLB miss, instruction cache miss or pre-decode error"
  },
  {
    "code": "0xE1",
    "name": "ICache Stall",
    "architectural": false,
    "description": "Attributable Performance Impact Event. Counts every cycle the DPU IQ is empty and there is an instruction cache miss being processed"
  },
  {
    "code": "0xE2",
    "architectural": false,
    "description": "Attributable Performance Impact Event. Counts every cycle the DPU IQ is empty and there is an instruction micro-TLB miss being processed"
  },
  {
    "code": "0xE3",
    "architectural": false,
    "description": "Attributable Performance Impact Event. Counts every cycle the DPU IQ is empty and there is a pre-decode error being processed"
  },
  {
    "code": "0xE4",
    "name": "Integer Pipeline Stall",
    "architectural": false,
    "description": "Attributable Performance Impact Event. Counts every cycle there is an interlock that is not because of an Advanced SIMD or Floating-point instruction, and not because of a load/store instruction waiting for data to calculate the address in the AGU. Stall cycles because of a stall in Wr, typically awaiting load data, are excluded"
  },
  {
    "code": "0xE5",
    "name": "AGU Pipeline Stall",
    "architectural": false,
    "description": "Attributable Performance Impact Event. Counts every cycle there is an interlock that is because of a load/store instruction waiting for data to calculate the address in the AGU. Stall cycles because of a stall in Wr, typically awaiting load data, are excluded"
  },
  {
    "code": "0xE6",
    "name": "FP/Neon Stall",
    "architectural": false,
    "description": "Attributable Performance Impact Event. Counts every cycle there is an interlock that is because of an Advanced SIMD or Floating-point instruction. Stall cycles because of a stall in the Wr stage, typically awaiting load data, are excluded"
  },
  {
    "code": "0xE7",
    "name": "Load Miss Stall",
    "architectural": false,
    "description": "Attributable Performance Impact Event Counts every cycle there is a stall in the Wr stage because of a load miss"
  },
  {
    "code": "0xE8",
    "name": "Store Buffer Stall",
    "architectural": false,
    "description": "Attributable Performance Impact Event. Counts every cycle there is a stall in the Wr stage because of a store"
  }
]
