<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_17_4W4K2M" LaunchPart="xc7z020clg400-1" LaunchTime="1651615369">
  <File Type="PA-TCL" Name="design_2_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="design_2_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="design_2_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="design_2_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="design_2_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="design_2_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="design_2_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="design_2_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="design_2_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../../rtl/mlite/mlite_pack.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/mlite/alu.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/mlite/bus_mux.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/platform/cpu_pack.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/platform/cache_cntrl.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/mlite/control.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/platform/cpu_axi_rd_cntrl.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/platform/cpu_axi_wr_cntrl.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/platform/mem_cntrl.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/mlite/mem_ctrl.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/mlite/mlite_cpu.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/mlite/mult.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/mlite/pc_next.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/mlite/pipeline.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/mlite/reg_bank.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/mlite/shifter.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/platform/cpu.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/platform/crossbar_pack.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/platform/crossbar.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/platform/crossbar_axi_rd_cntrl.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/platform/crossbar_axi_wr_cntrl.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/platform/crossbar_base.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/platform/crossbar_wrap_pack.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/platform/crossbar_wrap.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../boot_pack_zynq.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../boot_pack_zynq_sim.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../main_pack_opcodes.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/platform/bram.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/platform/axi_full2lite_converter_pack.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/platform/axi_full2lite_rd_cntrl.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/platform/axi_full2lite_wr_cntrl.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/platform/axi_full2lite_converter.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/platform/uart_pack.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/platform/uart_axi_rd_cntrl.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/platform/uart_axi_wr_cntrl.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/platform/uart_core.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/platform/uart_fifo.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../rtl/platform/uart.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_2/design_2.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_2/hdl/design_2_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_2_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/constraints.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_PerfOptimized_high" Flow="Vivado Synthesis 2020">
      <Desc>Higher performance designs, resource sharing is turned off, the global fanout guide is set to a lower number, FSM extraction forced to one-hot, LUT combining is disabled, equivalent registers are preserved, SRL are inferred  with a larger threshold</Desc>
    </StratHandle>
    <Step Id="synth_design">
      <Option Id="Directive">7</Option>
      <Option Id="ShregMinSize">5</Option>
      <Option Id="KeepEquivalentRegisters">1</Option>
      <Option Id="FsmExtraction">1</Option>
      <Option Id="ResourceSharing">2</Option>
      <Option Id="NoCombineLuts">1</Option>
    </Step>
  </Strategy>
</GenRun>
