OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/register_file/runs/RUN_2025.05.25_19.14.43/tmp/routing/25-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   register_file
Die area:                 ( 0 0 ) ( 96345 107065 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     964
Number of terminals:      37
Number of snets:          2
Number of nets:           439

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 86.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 16215.
[INFO DRT-0033] mcon shape region query size = 1464.
[INFO DRT-0033] met1 shape region query size = 2808.
[INFO DRT-0033] via shape region query size = 640.
[INFO DRT-0033] met2 shape region query size = 398.
[INFO DRT-0033] via2 shape region query size = 512.
[INFO DRT-0033] met3 shape region query size = 405.
[INFO DRT-0033] via3 shape region query size = 512.
[INFO DRT-0033] met4 shape region query size = 176.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 219 pins.
[INFO DRT-0081]   Complete 68 unique inst patterns.
[INFO DRT-0084]   Complete 249 groups.
#scanned instances     = 964
#unique  instances     = 86
#stdCellGenAp          = 1630
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1205
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1319
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:02, memory = 121.08 (MB), peak = 121.08 (MB)

Number of guides:     2978

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 13 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 15 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1058.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 784.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 421.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 48.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 8.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1487 vertical wires in 1 frboxes and 832 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 159 vertical wires in 1 frboxes and 251 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 126.93 (MB), peak = 126.93 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 126.93 (MB), peak = 126.93 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 136.28 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 134.26 (MB).
    Completing 30% with 30 violations.
    elapsed time = 00:00:01, memory = 141.07 (MB).
    Completing 40% with 39 violations.
    elapsed time = 00:00:01, memory = 142.47 (MB).
    Completing 50% with 39 violations.
    elapsed time = 00:00:02, memory = 152.39 (MB).
    Completing 60% with 87 violations.
    elapsed time = 00:00:04, memory = 155.42 (MB).
[INFO DRT-0199]   Number of violations = 247.
Viol/Layer        mcon   met1   met2   met3
Metal Spacing        0     34      5      2
Min Hole             0      2      0      0
Recheck              0     76     52      6
Short                1     60      9      0
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 488.75 (MB), peak = 488.75 (MB)
Total wire length = 9199 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4473 um.
Total wire length on LAYER met2 = 4101 um.
Total wire length on LAYER met3 = 489 um.
Total wire length on LAYER met4 = 136 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2716.
Up-via summary (total 2716):

-----------------------
 FR_MASTERSLICE       0
            li1    1321
           met1    1330
           met2      55
           met3      10
           met4       0
-----------------------
                   2716


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 247 violations.
    elapsed time = 00:00:00, memory = 490.04 (MB).
    Completing 20% with 247 violations.
    elapsed time = 00:00:00, memory = 490.04 (MB).
    Completing 30% with 247 violations.
    elapsed time = 00:00:00, memory = 493.14 (MB).
    Completing 40% with 247 violations.
    elapsed time = 00:00:00, memory = 493.14 (MB).
    Completing 50% with 252 violations.
    elapsed time = 00:00:00, memory = 494.94 (MB).
    Completing 60% with 252 violations.
    elapsed time = 00:00:00, memory = 494.94 (MB).
    Completing 70% with 232 violations.
    elapsed time = 00:00:00, memory = 495.71 (MB).
    Completing 80% with 232 violations.
    elapsed time = 00:00:01, memory = 495.71 (MB).
    Completing 90% with 156 violations.
    elapsed time = 00:00:03, memory = 495.71 (MB).
    Completing 100% with 32 violations.
    elapsed time = 00:00:03, memory = 495.71 (MB).
[INFO DRT-0199]   Number of violations = 32.
Viol/Layer        met1   met2
Metal Spacing        9      1
Short               21      1
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 495.71 (MB), peak = 495.71 (MB)
Total wire length = 9192 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4488 um.
Total wire length on LAYER met2 = 4082 um.
Total wire length on LAYER met3 = 481 um.
Total wire length on LAYER met4 = 139 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2727.
Up-via summary (total 2727):

-----------------------
 FR_MASTERSLICE       0
            li1    1320
           met1    1331
           met2      65
           met3      11
           met4       0
-----------------------
                   2727


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 32 violations.
    elapsed time = 00:00:00, memory = 495.71 (MB).
    Completing 20% with 32 violations.
    elapsed time = 00:00:00, memory = 495.71 (MB).
    Completing 30% with 32 violations.
    elapsed time = 00:00:00, memory = 495.71 (MB).
    Completing 40% with 32 violations.
    elapsed time = 00:00:00, memory = 499.58 (MB).
    Completing 50% with 31 violations.
    elapsed time = 00:00:00, memory = 499.58 (MB).
    Completing 60% with 31 violations.
    elapsed time = 00:00:01, memory = 511.50 (MB).
    Completing 70% with 37 violations.
    elapsed time = 00:00:01, memory = 511.50 (MB).
    Completing 80% with 37 violations.
    elapsed time = 00:00:01, memory = 512.79 (MB).
    Completing 90% with 39 violations.
    elapsed time = 00:00:05, memory = 512.79 (MB).
    Completing 100% with 41 violations.
    elapsed time = 00:00:05, memory = 512.79 (MB).
[INFO DRT-0199]   Number of violations = 41.
Viol/Layer        met1   met2
Metal Spacing       16      3
Short               22      0
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 512.79 (MB), peak = 512.79 (MB)
Total wire length = 9166 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4462 um.
Total wire length on LAYER met2 = 4093 um.
Total wire length on LAYER met3 = 477 um.
Total wire length on LAYER met4 = 133 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2728.
Up-via summary (total 2728):

-----------------------
 FR_MASTERSLICE       0
            li1    1320
           met1    1337
           met2      61
           met3      10
           met4       0
-----------------------
                   2728


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 41 violations.
    elapsed time = 00:00:00, memory = 512.79 (MB).
    Completing 20% with 41 violations.
    elapsed time = 00:00:02, memory = 512.79 (MB).
    Completing 30% with 41 violations.
    elapsed time = 00:00:02, memory = 512.79 (MB).
    Completing 40% with 39 violations.
    elapsed time = 00:00:02, memory = 512.79 (MB).
    Completing 50% with 39 violations.
    elapsed time = 00:00:03, memory = 512.79 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:04, memory = 512.79 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1
Metal Spacing        3
Short                2
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 512.79 (MB), peak = 512.79 (MB)
Total wire length = 9163 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4398 um.
Total wire length on LAYER met2 = 4119 um.
Total wire length on LAYER met3 = 512 um.
Total wire length on LAYER met4 = 133 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2730.
Up-via summary (total 2730):

-----------------------
 FR_MASTERSLICE       0
            li1    1320
           met1    1335
           met2      65
           met3      10
           met4       0
-----------------------
                   2730


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 512.79 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:01, memory = 512.79 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:01, memory = 512.79 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:01, memory = 512.79 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:01, memory = 512.79 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:01, memory = 512.79 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 512.79 (MB), peak = 512.79 (MB)
Total wire length = 9171 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4381 um.
Total wire length on LAYER met2 = 4128 um.
Total wire length on LAYER met3 = 528 um.
Total wire length on LAYER met4 = 133 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2744.
Up-via summary (total 2744):

-----------------------
 FR_MASTERSLICE       0
            li1    1320
           met1    1341
           met2      73
           met3      10
           met4       0
-----------------------
                   2744


[INFO DRT-0198] Complete detail routing.
Total wire length = 9171 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4381 um.
Total wire length on LAYER met2 = 4128 um.
Total wire length on LAYER met3 = 528 um.
Total wire length on LAYER met4 = 133 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2744.
Up-via summary (total 2744):

-----------------------
 FR_MASTERSLICE       0
            li1    1320
           met1    1341
           met2      73
           met3      10
           met4       0
-----------------------
                   2744


[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:19, memory = 512.79 (MB), peak = 512.79 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/register_file/runs/RUN_2025.05.25_19.14.43/results/routing/register_file.odb'…
Writing netlist to '/openlane/designs/register_file/runs/RUN_2025.05.25_19.14.43/results/routing/register_file.nl.v'…
Writing powered netlist to '/openlane/designs/register_file/runs/RUN_2025.05.25_19.14.43/results/routing/register_file.pnl.v'…
Writing layout to '/openlane/designs/register_file/runs/RUN_2025.05.25_19.14.43/results/routing/register_file.def'…
