Information: Updating design information... (UID-85)
Warning: Design 'DLX_IR_SIZE32_PC_SIZE32' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DLX_IR_SIZE32_PC_SIZE32
Version: O-2018.06-SP4
Date   : Sun Sep 13 02:15:20 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: datapath_i/execute_stage_dp/general_alu_i/clk_r_REG7851_S3
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG8031_S6
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX_IR_SIZE32_PC_SIZE32
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  datapath_i/execute_stage_dp/general_alu_i/clk_r_REG7851_S3/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  datapath_i/execute_stage_dp/general_alu_i/clk_r_REG7851_S3/QN (DFFR_X1)
                                                          0.14       0.14 r
  datapath_i/execute_stage_dp/general_alu_i/U871/ZN (OAI22_X1)
                                                          0.05       0.19 f
  datapath_i/execute_stage_dp/general_alu_i/U873/ZN (AOI211_X1)
                                                          0.12       0.31 r
  datapath_i/execute_stage_dp/general_alu_i/U933/ZN (OAI22_X1)
                                                          0.04       0.35 f
  datapath_i/execute_stage_dp/general_alu_i/U934/ZN (INV_X1)
                                                          0.03       0.38 r
  datapath_i/execute_stage_dp/general_alu_i/U935/ZN (OAI21_X1)
                                                          0.05       0.43 f
  datapath_i/execute_stage_dp/general_alu_i/U940/ZN (INV_X1)
                                                          0.04       0.47 r
  datapath_i/execute_stage_dp/general_alu_i/U941/ZN (OAI22_X1)
                                                          0.03       0.50 f
  datapath_i/execute_stage_dp/general_alu_i/U943/ZN (AOI211_X1)
                                                          0.14       0.63 r
  datapath_i/execute_stage_dp/general_alu_i/U944/ZN (OAI22_X1)
                                                          0.05       0.68 f
  datapath_i/execute_stage_dp/general_alu_i/U945/ZN (AOI211_X1)
                                                          0.11       0.80 r
  datapath_i/execute_stage_dp/general_alu_i/U999/ZN (INV_X1)
                                                          0.03       0.82 f
  datapath_i/execute_stage_dp/general_alu_i/U1011/ZN (AOI222_X1)
                                                          0.13       0.95 r
  datapath_i/execute_stage_dp/general_alu_i/U1286/ZN (OAI22_X1)
                                                          0.05       1.00 f
  datapath_i/execute_stage_dp/general_alu_i/U1287/ZN (OAI21_X1)
                                                          0.05       1.05 r
  datapath_i/execute_stage_dp/general_alu_i/U1288/ZN (OAI211_X1)
                                                          0.05       1.11 f
  datapath_i/execute_stage_dp/general_alu_i/OUTALU[2] (general_alu_N32)
                                                          0.00       1.11 f
  U2792/ZN (INV_X1)                                       0.04       1.14 r
  U2793/ZN (OAI22_X1)                                     0.03       1.18 f
  U2794/ZN (AOI21_X1)                                     0.09       1.27 r
  U2795/ZN (INV_X1)                                       0.04       1.31 f
  U2800/ZN (NAND2_X1)                                     0.05       1.36 r
  U2806/ZN (INV_X1)                                       0.03       1.39 f
  U2807/ZN (NAND2_X1)                                     0.04       1.43 r
  U2817/ZN (NOR2_X1)                                      0.04       1.46 f
  U2818/ZN (NAND2_X1)                                     0.04       1.51 r
  U2825/ZN (NOR2_X1)                                      0.04       1.54 f
  U2826/ZN (NAND2_X1)                                     0.05       1.59 r
  U2846/ZN (NOR2_X1)                                      0.04       1.63 f
  U2847/ZN (NAND2_X1)                                     0.05       1.67 r
  U2920/ZN (NOR2_X1)                                      0.04       1.71 f
  U2945/ZN (AOI211_X1)                                    0.09       1.80 r
  U2946/ZN (NOR2_X1)                                      0.03       1.82 f
  clk_r_REG8031_S6/D (DFFS_X1)                            0.01       1.83 f
  data arrival time                                                  1.83

  clock clk (rise edge)                                  16.14      16.14
  clock network delay (ideal)                             0.00      16.14
  clk_r_REG8031_S6/CK (DFFS_X1)                           0.00      16.14 r
  library setup time                                     -0.04      16.10
  data required time                                                16.10
  --------------------------------------------------------------------------
  data required time                                                16.10
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                       14.26


1
