==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'accelerator_hls/shufflenet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'accelerator_hls/components.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'accelerator_hls/accelerator.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 358.000 ; gain = 12.586 ; free physical = 7480 ; free virtual = 11710
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 358.000 ; gain = 12.586 ; free physical = 7475 ; free virtual = 11709
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 485.996 ; gain = 140.582 ; free physical = 7448 ; free virtual = 11685
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fc' into 'ShuffleNetV2' (accelerator_hls/shufflenet.cpp:1603) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 485.996 ; gain = 140.582 ; free physical = 7427 ; free virtual = 11666
INFO: [XFORM 203-602] Inlining function 'fc' into 'ShuffleNetV2' (accelerator_hls/shufflenet.cpp:1603) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator_hls/components.cpp:473:8) to (accelerator_hls/components.cpp:472:25) in function 'subconv_3x3_8_stride_no_relu'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator_hls/components.cpp:304:8) to (accelerator_hls/components.cpp:303:25) in function 'subconv_3x3_8_no_relu'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator_hls/components.cpp:495:8) to (accelerator_hls/components.cpp:494:25) in function 'subconv_3x3_4_no_relu'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator_hls/components.cpp:87:8) to (accelerator_hls/components.cpp:86:25) in function 'subconv_3x3_32_stride_no_relu'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator_hls/components.cpp:282:8) to (accelerator_hls/components.cpp:281:25) in function 'subconv_3x3_16_stride_no_relu'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator_hls/components.cpp:110:8) to (accelerator_hls/components.cpp:109:25) in function 'subconv_3x3_16_no_relu'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator_hls/components.cpp:18:8) to (accelerator_hls/components.cpp:17:25) in function 'conv1'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (accelerator_hls/shufflenet.cpp:1649:17) to (accelerator_hls/shufflenet.cpp:1653:1) in function 'ShuffleNetV2'... converting 2 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'subconv_3x3_8_no_relu' (accelerator_hls/components.cpp:294)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'subconv_3x3_4_no_relu' (accelerator_hls/components.cpp:485)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'subconv_3x3_16_no_relu' (accelerator_hls/components.cpp:100)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv1' (accelerator_hls/components.cpp:7)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 549.996 ; gain = 204.582 ; free physical = 7264 ; free virtual = 11551
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_32_stride_no_relu' (accelerator_hls/components.cpp:81:25) into subconv_3x3_32_strid.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_no_relu' (accelerator_hls/components.cpp:298:25) into subconv_3x3_8_no_rel.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_4_no_relu' (accelerator_hls/components.cpp:489:25) into subconv_3x3_4_no_rel.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_no_relu' (accelerator_hls/components.cpp:104:25) into subconv_3x3_16_no_re.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu' (accelerator_hls/components.cpp:467:25) into subconv_3x3_8_stride.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu' (accelerator_hls/components.cpp:276:25) into subconv_3x3_16_strid.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 933.996 ; gain = 588.582 ; free physical = 6934 ; free virtual = 11191
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ShuffleNetV2' ...
WARNING: [SYN 201-107] Renaming port name 'ShuffleNetV2/image' to 'ShuffleNetV2/image_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.83 seconds; current allocated memory: 557.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 557.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 558.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 558.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_32_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 558.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 559.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 559.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 559.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_24_l' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 560.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 560.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_24_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 560.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 560.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_16_no_re' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 560.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 561.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 561.604 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 561.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_16p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 562.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 562.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_16_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 562.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 563.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 563.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 563.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_48_l' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 564.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 564.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_48_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 564.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 564.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_8_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 565.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 565.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 565.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 565.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_8p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 566.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 566.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_8_stride' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 566.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 567.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 567.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 567.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_96_l' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 568.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 568.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_96_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 568.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 568.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_4_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 569.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 569.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 569.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 569.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'conv_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 570.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 570.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'avgpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 570.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 571.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'ShuffleNetV2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.59 seconds; current allocated memory: 592.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.16 seconds; current allocated memory: 617.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_fadd_32ns_32ns_32_5_full_dsp' to 'ShuffleNetV2_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_fmul_32ns_32ns_32_4_max_dsp' to 'ShuffleNetV2_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_fcmp_32ns_32ns_1_1' to 'ShuffleNetV2_fcmpdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fcmpdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [HLS 200-111]  Elapsed time: 8.41 seconds; current allocated memory: 619.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fcmpdEe' is changed to 'ShuffleNetV2_fcmpdEe_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fcmpdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_32'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 622.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_32_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_32_strid'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 624.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fcmpdEe' is changed to 'ShuffleNetV2_fcmpdEe_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fcmpdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_16'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 626.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_24_l' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_24_l'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 628.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_24_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_24_r'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 629.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_16_no_re' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_16_no_re'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 630.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_24'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 632.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_16p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fcmpdEe' is changed to 'ShuffleNetV2_fcmpdEe_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fcmpdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_16p'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 633.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_16_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_16_strid'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 635.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fcmpdEe' is changed to 'ShuffleNetV2_fcmpdEe_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fcmpdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_8'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 637.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_48_l' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_48_l'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 639.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_48_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_48_r'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 640.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_8_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_8_no_rel'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 641.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_48'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 643.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_8p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fcmpdEe' is changed to 'ShuffleNetV2_fcmpdEe_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fcmpdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_8p'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 644.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_8_stride' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_8_stride'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 646.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fcmpdEe' is changed to 'ShuffleNetV2_fcmpdEe_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fcmpdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_4'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 648.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_96_l' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_96_l'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 650.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_96_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_96_r'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 651.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_4_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_4_no_rel'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 652.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_96'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 654.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fcmpdEe' is changed to 'ShuffleNetV2_fcmpdEe_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fcmpdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_last'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 655.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'avgpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'avgpool'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 657.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShuffleNetV2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/image_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/conv1_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/shuffle_conv_3x3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/shuffle_conv_1x1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/conv_last_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/fc_weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/fc_output' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ShuffleNetV2' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'conv1_bias' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_bias' to 'ShuffleNetV2_conveOg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_bias' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_bias' to 'ShuffleNetV2_convfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'fc_bias' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_fc_bias' to 'ShuffleNetV2_fc_bg8j' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv1_output' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_output' to 'ShuffleNetV2_convhbi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1' to 'ShuffleNetV2_weigibs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bias_24' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_bias_24' to 'ShuffleNetV2_biasjbC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs' to 'ShuffleNetV2_ShufkbM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_1_3x3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_1_3x3' to 'ShuffleNetV2_weiglbW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer0_1_24_16x16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer0_1_24_16x16' to 'ShuffleNetV2_buffmb6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16' to 'ShuffleNetV2_buffncg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'downsampleunit0_outp' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_downsampleunit0_outp' to 'ShuffleNetV2_downocq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit0_0_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit0_0_outpu' to 'ShuffleNetV2_shufpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit0_1_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit0_1_outpu' to 'ShuffleNetV2_shufqcK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit0_2_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit0_2_outpu' to 'ShuffleNetV2_shufrcU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1' to 'ShuffleNetV2_weigsc4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bias_48' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_bias_48' to 'ShuffleNetV2_biastde' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs' to 'ShuffleNetV2_Shufudo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_1_3x3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_1_3x3' to 'ShuffleNetV2_weigvdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer0_1_48_8x8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer0_1_48_8x8' to 'ShuffleNetV2_buffwdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8' to 'ShuffleNetV2_buffxdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'downsampleunit1_outp' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_downsampleunit1_outp' to 'ShuffleNetV2_downyd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_0_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_0_outpu' to 'ShuffleNetV2_shufzec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_1_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_1_outpu' to 'ShuffleNetV2_shufAem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_2_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_2_outpu' to 'ShuffleNetV2_shufBew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_3_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_3_outpu' to 'ShuffleNetV2_shufCeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_4_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_4_outpu' to 'ShuffleNetV2_shufDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_5_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_5_outpu' to 'ShuffleNetV2_shufEe0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_6_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_6_outpu' to 'ShuffleNetV2_shufFfa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_7_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_7_outpu' to 'ShuffleNetV2_shufGfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1' to 'ShuffleNetV2_weigHfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bias_96' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_bias_96' to 'ShuffleNetV2_biasIfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs' to 'ShuffleNetV2_ShufJfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_1_3x3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_1_3x3' to 'ShuffleNetV2_weigKfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer0_1_96_4x4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer0_1_96_4x4' to 'ShuffleNetV2_buffLf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4' to 'ShuffleNetV2_buffMgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'downsampleunit2_outp' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_downsampleunit2_outp' to 'ShuffleNetV2_downNgs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit2_0_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit2_0_outpu' to 'ShuffleNetV2_shufOgC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit2_1_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit2_1_outpu' to 'ShuffleNetV2_shufPgM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit2_2_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit2_2_outpu' to 'ShuffleNetV2_shufQgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output' to 'ShuffleNetV2_convRg6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'avgpool_output' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_avgpool_output' to 'ShuffleNetV2_avgpShg' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_faddbkb' is changed to 'ShuffleNetV2_faddbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_fmulcud' is changed to 'ShuffleNetV2_fmulcud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShuffleNetV2'.
INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 691.323 MB.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_conveOg_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_convfYi_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_fc_bg8j_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_convhbi_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigibs_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weiglbW_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffmb6_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_downocq_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigsc4_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_biastde_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigvdy_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffwdI_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigHfu_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_biasIfE_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigKfY_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffLf8_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_convRg6_ram' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:20 ; elapsed = 00:01:17 . Memory (MB): peak = 1222.008 ; gain = 876.594 ; free physical = 6535 ; free virtual = 10951
INFO: [SYSC 207-301] Generating SystemC RTL for ShuffleNetV2.
INFO: [VHDL 208-304] Generating VHDL RTL for ShuffleNetV2.
INFO: [VLOG 209-307] Generating Verilog RTL for ShuffleNetV2.
INFO: [HLS 200-112] Total elapsed time: 77.1 seconds; peak allocated memory: 691.323 MB.
