{"abstract":"The interaction between computer architecture and IC technology is examined. To evaluate the attractiveness of particular technologies, computer designs are assessed primarily on the basis of performance and cost. The focus is mainly on CPU performance, both because it is easier to measure and because the impact of technology is most easily seen in the CPU. The technology trends discussed concern memory size, design complexity and time, and design scaling. Architectural trends in the areas of pipelining, memory systems, and multiprocessing are considered. Opportunities and problems to be solved in the years ahead are identified.<<ETX>>","arxivId":null,"authors":[{"authorId":"1772133","name":"J. Hennessy","url":"https://www.semanticscholar.org/author/1772133"},{"authorId":"1715454","name":"N. Jouppi","url":"https://www.semanticscholar.org/author/1715454"}],"citationVelocity":0,"citations":[{"arxivId":null,"authors":[{"authorId":"2285567799","name":"Qian Xie"}],"doi":"10.1088/1742-6596/1992/3/032101","intent":[],"isInfluential":false,"paperId":"2ccb11b6849bbc47d5556cde53477e13d8481f5a","title":"RETRACTED: Research on the Role of Computer Technology in the Media in the New Media Era","url":"https://www.semanticscholar.org/paper/2ccb11b6849bbc47d5556cde53477e13d8481f5a","venue":"Journal of Physics: Conference Series","year":2021},{"arxivId":null,"authors":[{"authorId":"1690566","name":"C. Piguet"}],"doi":"10.1201/9781315220710","intent":[],"isInfluential":false,"paperId":"ae58f0633c443b667977c1fede18539bb943e55b","title":"Low-Power CMOS Circuits","url":"https://www.semanticscholar.org/paper/ae58f0633c443b667977c1fede18539bb943e55b","venue":"","year":2018},{"arxivId":null,"authors":[{"authorId":"48539425","name":"Xing Hu"},{"authorId":"40255648","name":"Dylan C. Stow"},{"authorId":"1410066063","name":"Yuan Xie"}],"doi":"10.1109/MM.2018.011441561","intent":[],"isInfluential":false,"paperId":"9d0d3d3ef79c9e99bb9ea5c16d4cdf755a64df75","title":"Die Stacking Is Happening","url":"https://www.semanticscholar.org/paper/9d0d3d3ef79c9e99bb9ea5c16d4cdf755a64df75","venue":"IEEE Micro","year":2018},{"arxivId":null,"authors":[{"authorId":"70167233","name":"Lance Pompe v. Meerdervoort"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"27bf463657ea01fb393d26d395ebdf04bfc71729","title":"Performance implications of context switches no misses to dram.","url":"https://www.semanticscholar.org/paper/27bf463657ea01fb393d26d395ebdf04bfc71729","venue":"","year":2014},{"arxivId":null,"authors":[{"authorId":"2115806593","name":"Alexander Thomas"},{"authorId":"1959196","name":"Michael R\u00fcckauer"},{"authorId":"144493133","name":"J. Becker"}],"doi":"10.1109/SOCC.2011.6085115","intent":[],"isInfluential":false,"paperId":"17d4d7eb533e9aa4f12e7c8bb8b8b00520f0684a","title":"HoneyComb: A multi-grained dynamically reconfigurable runtime adaptive hardware architecture","url":"https://www.semanticscholar.org/paper/17d4d7eb533e9aa4f12e7c8bb8b8b00520f0684a","venue":"2011 IEEE International SOC Conference","year":2011},{"arxivId":null,"authors":[{"authorId":"1724100","name":"T. Kosar"},{"authorId":"1760706","name":"Mehmet Balman"}],"doi":"10.1016/j.future.2008.09.006","intent":["methodology"],"isInfluential":false,"paperId":"2e3d75b594a90fecf2d53021204f8ba8a7032a50","title":"A new paradigm: Data-aware scheduling in grid computing","url":"https://www.semanticscholar.org/paper/2e3d75b594a90fecf2d53021204f8ba8a7032a50","venue":"Future Gener. Comput. Syst.","year":2009},{"arxivId":null,"authors":[{"authorId":"1804570","name":"L. Devaux"},{"authorId":"1686603","name":"D. Chillet"},{"authorId":"1751313","name":"S. Pillement"},{"authorId":"1713155","name":"D. Demigny"}],"doi":"10.1109/SPL.2009.4914905","intent":[],"isInfluential":false,"paperId":"d1698c001c05f1dfd9e43f00eb08551ea1c1709d","title":"Flexible communication support for dynamically reconfigurable FPGAS","url":"https://www.semanticscholar.org/paper/d1698c001c05f1dfd9e43f00eb08551ea1c1709d","venue":"2009 5th Southern Conference on Programmable Logic (SPL)","year":2009},{"arxivId":null,"authors":[{"authorId":"1760706","name":"Mehmet Balman"}],"doi":"10.31390/gradschool_theses.1008","intent":["background"],"isInfluential":false,"paperId":"6b23cb116a26fd1b924684db430edf9993872dad","title":"Failure-awareness and dynamic adaptation in data scheduling","url":"https://www.semanticscholar.org/paper/6b23cb116a26fd1b924684db430edf9993872dad","venue":"","year":2009},{"arxivId":null,"authors":[{"authorId":"3139259","name":"J. Feehrer"},{"authorId":"3346942","name":"P. Rotker"},{"authorId":"39897924","name":"Milton Shih"},{"authorId":"1908340","name":"P. Gingras"},{"authorId":"1921985","name":"P. Yakutis"},{"authorId":"2069356400","name":"Stephen Phillips"},{"authorId":"144360644","name":"J. Heath"},{"authorId":"2165744","name":"Sebastian Turullols"}],"doi":"10.1109/HOTI.2008.12","intent":[],"isInfluential":false,"paperId":"2ad1b4b27b130f6574f698e240cd4a496f775466","title":"Coherency Hub Design for Multi-Node Victoria Falls Server Systems","url":"https://www.semanticscholar.org/paper/2ad1b4b27b130f6574f698e240cd4a496f775466","venue":"2008 16th IEEE Symposium on High Performance Interconnects","year":2008},{"arxivId":null,"authors":[{"authorId":"1837960","name":"M. Soliman"},{"authorId":"34583574","name":"S. Mohamed"}],"doi":"10.1016/j.jpdc.2007.12.004","intent":[],"isInfluential":false,"paperId":"9cef18bfd57d54e4724d9b2366ea59ae8a209576","title":"A highly efficient implementation of a backpropagation learning algorithm using matrix ISA","url":"https://www.semanticscholar.org/paper/9cef18bfd57d54e4724d9b2366ea59ae8a209576","venue":"J. Parallel Distributed Comput.","year":2008},{"arxivId":null,"authors":[{"authorId":"1756937","name":"P. Machanick"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"533946f8522d689356f8dda4de0e094e6bc21856","title":"An Object-Oriented Library For Shared-Memory Parallel Simulations","url":"https://www.semanticscholar.org/paper/533946f8522d689356f8dda4de0e094e6bc21856","venue":"","year":2008},{"arxivId":null,"authors":[{"authorId":"1805730","name":"O. Hammami"},{"authorId":"2016994","name":"G. Tian"}],"doi":"10.1109/MELCON.2008.4618452","intent":[],"isInfluential":false,"paperId":"c68144e056850ed8fc75be018a27113cca78081c","title":"Performance evaluation of parallel applications on multiprocessor systems on chip","url":"https://www.semanticscholar.org/paper/c68144e056850ed8fc75be018a27113cca78081c","venue":"MELECON 2008 - The 14th IEEE Mediterranean Electrotechnical Conference","year":2008},{"arxivId":null,"authors":[{"authorId":"1837960","name":"M. Soliman"},{"authorId":"34583574","name":"S. Mohamed"}],"doi":"10.5555/1315424.1315425","intent":[],"isInfluential":false,"paperId":"c6593264139ff06f503d44ed7cf9c4878aa5ccad","title":"A highly efficient implementation of back propagation algorithm using matrix instruction set architecture","url":"https://www.semanticscholar.org/paper/c6593264139ff06f503d44ed7cf9c4878aa5ccad","venue":"Neural Parallel Sci. Comput.","year":2007},{"arxivId":null,"authors":[{"authorId":"147047720","name":"J. M. R. Corral"},{"authorId":"1692532","name":"A. C. Balcells"},{"authorId":"1398437010","name":"G. Jim\u00e9nez-Moreno"},{"authorId":"2658598","name":"J. Sevillano"},{"authorId":"2833102","name":"Arturo Morgado Est\u00e9vez"}],"doi":"10.1142/S0218126606002927","intent":[],"isInfluential":false,"paperId":"3744ce0c4df5af887a3b0dca8d27b9391d9ca567","title":"Influence of Input/output Operations on Processor Performance","url":"https://www.semanticscholar.org/paper/3744ce0c4df5af887a3b0dca8d27b9391d9ca567","venue":"J. Circuits Syst. Comput.","year":2006},{"arxivId":null,"authors":[{"authorId":"2129276","name":"A. Abellard"},{"authorId":"7749754","name":"M. Khelifa"},{"authorId":"2089889481","name":"M. Bouchouicha"}],"doi":"10.1109/ITSC.2005.1520126","intent":["background"],"isInfluential":false,"paperId":"3ca7543ae05a1280cecec51aac245f2c38bd9b49","title":"A human-computer interface modelled with Petri nets for disabled transportation","url":"https://www.semanticscholar.org/paper/3ca7543ae05a1280cecec51aac245f2c38bd9b49","venue":"Proceedings. 2005 IEEE Intelligent Transportation Systems, 2005.","year":2005},{"arxivId":null,"authors":[{"authorId":"15211425","name":"M\u00e1rcio Cardim"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"0d6fc6c2b3593b7d990141f48872d698734fb30e","title":"RTRASSOC51 - M\u00d3DULO DE PIPELINE PARA UM PROCESSADOR COM ARQUITETURA HARVARD SUPERESCALAR EMBARCADO (PAHSE)","url":"https://www.semanticscholar.org/paper/0d6fc6c2b3593b7d990141f48872d698734fb30e","venue":"","year":2005},{"arxivId":null,"authors":[{"authorId":"2056856972","name":"H. Morimoto"},{"authorId":"70185168","name":"S. Komiyama"},{"authorId":"3315893","name":"Koichi Mouri"},{"authorId":"3305109","name":"Y. Yoshizawa"}],"doi":"10.1002/ECJC.20131","intent":[],"isInfluential":false,"paperId":"2c5545270b9d05570653beb45d86742034dc5593","title":"Development of instruction tracer for performance evaluation","url":"https://www.semanticscholar.org/paper/2c5545270b9d05570653beb45d86742034dc5593","venue":"","year":2004},{"arxivId":null,"authors":[{"authorId":"2511738","name":"H. Hashempour"},{"authorId":"145059512","name":"F. Lombardi"}],"doi":"10.1109/DFT.2004.18","intent":[],"isInfluential":false,"paperId":"d0226c55859e38135c2875b8f043c73e35fd7dca","title":"Compression of VLSI test data by arithmetic coding","url":"https://www.semanticscholar.org/paper/d0226c55859e38135c2875b8f043c73e35fd7dca","venue":"19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2004. DFT 2004. Proceedings.","year":2004},{"arxivId":null,"authors":[{"authorId":"144783325","name":"Ram Rangan"},{"authorId":"1689339","name":"Neil Vachharajani"},{"authorId":"1706392","name":"Manish Vachharajani"},{"authorId":"1722513","name":"David I. August"}],"doi":"10.1109/PACT.2004.14","intent":["background"],"isInfluential":false,"paperId":"0197a620f4d5f79167e6c8e1b68fd029478f88a8","title":"Decoupled software pipelining with the synchronization array","url":"https://www.semanticscholar.org/paper/0197a620f4d5f79167e6c8e1b68fd029478f88a8","venue":"Proceedings. 13th International Conference on Parallel Architecture and Compilation Techniques, 2004. PACT 2004.","year":2004},{"arxivId":null,"authors":[{"authorId":"2285491740","name":"Rakesh Kumar"},{"authorId":"1740142","name":"D. Tullsen"},{"authorId":"1770926","name":"Parthasarathy Ranganathan"},{"authorId":"1715454","name":"N. Jouppi"},{"authorId":"2285459771","name":"Keith I. Farkas"}],"doi":"10.1145/1028176.1006707","intent":[],"isInfluential":false,"paperId":"22c48792b83b668da5695c2e7499ae9b18c8b07e","title":"Single-ISA heterogeneous multi-core architectures for multithreaded workload performance","url":"https://www.semanticscholar.org/paper/22c48792b83b668da5695c2e7499ae9b18c8b07e","venue":"Proceedings. 31st Annual International Symposium on Computer Architecture, 2004.","year":2004},{"arxivId":null,"authors":[{"authorId":"98279644","name":"Kihwan Choi"},{"authorId":"34967773","name":"R. Soma"},{"authorId":"1691311","name":"Massoud Pedram"}],"doi":"10.1109/TCAD.2004.839485","intent":[],"isInfluential":false,"paperId":"090c1a44f09bf28b26a8aa535855e26199ec1b77","title":"Fine-grained dynamic voltage and frequency scaling for precise energy and performance trade-off based on the ratio of off-chip access to on-chip computation times","url":"https://www.semanticscholar.org/paper/090c1a44f09bf28b26a8aa535855e26199ec1b77","venue":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","year":2004},{"arxivId":null,"authors":[{"authorId":"2975523","name":"E. Sonoda"}],"doi":"10.11606/D.76.2001.TDE-19102001-135247","intent":["background"],"isInfluential":true,"paperId":"aa39308e22f6ffb512bc8a663e6334fa2214768c","title":"Paraleliza\u00e7\u00e3o de um programa para c\u00e1lculo de propriedades f\u00edsicas de impurezas magn\u00e9ticas em metais.","url":"https://www.semanticscholar.org/paper/aa39308e22f6ffb512bc8a663e6334fa2214768c","venue":"","year":2001},{"arxivId":null,"authors":[{"authorId":"1817241","name":"P. McKenney"},{"authorId":"2094022","name":"Jack Slingwine"},{"authorId":"144726315","name":"P. Krueger"}],"doi":"10.1002/spe.363","intent":[],"isInfluential":false,"paperId":"d3962a3db7018dabfc7adcea7670654612ac7908","title":"Experience with an efficient parallel kernel memory allocator","url":"https://www.semanticscholar.org/paper/d3962a3db7018dabfc7adcea7670654612ac7908","venue":"Softw. Pract. Exp.","year":2001},{"arxivId":null,"authors":[{"authorId":"1717382","name":"S. Cotofana"},{"authorId":"1717074","name":"B. Juurlink"},{"authorId":"1731641","name":"S. Vassiliadis"}],"doi":"10.1109/EURMIC.2000.874647","intent":["background"],"isInfluential":false,"paperId":"59a71f2bc8e53cdfc42ec40ea0a5c38be1e74c60","title":"Counter based superscalar instruction issuing","url":"https://www.semanticscholar.org/paper/59a71f2bc8e53cdfc42ec40ea0a5c38be1e74c60","venue":"Proceedings of the 26th Euromicro Conference. EUROMICRO 2000. Informatics: Inventing the Future","year":2000},{"arxivId":null,"authors":[{"authorId":"143610096","name":"R. Law"}],"doi":"10.1080/10963758.1999.10685223","intent":[],"isInfluential":false,"paperId":"1c3c0547b95381088f2246bada79dccc2ed0ebfe","title":"Computer-Assisted Instruction in Hospitality Education: An Intelligent Tutoring Systems Approach","url":"https://www.semanticscholar.org/paper/1c3c0547b95381088f2246bada79dccc2ed0ebfe","venue":"","year":1999},{"arxivId":null,"authors":[{"authorId":"1717382","name":"S. Cotofana"},{"authorId":"1731641","name":"S. Vassiliadis"}],"doi":"10.1109/EURMIC.1998.711811","intent":[],"isInfluential":false,"paperId":"c0575f986e5058e524a2657c446db032d5d6d188","title":"On the design complexity of the issue logic of superscalar machines","url":"https://www.semanticscholar.org/paper/c0575f986e5058e524a2657c446db032d5d6d188","venue":"Proceedings. 24th EUROMICRO Conference (Cat. No.98EX204)","year":1998},{"arxivId":null,"authors":[{"authorId":"40615988","name":"R. Yung"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"150cf38f7c353f27bbc602018bd467c32cb267d9","title":"Evaluation of a Commercial Microprocessor","url":"https://www.semanticscholar.org/paper/150cf38f7c353f27bbc602018bd467c32cb267d9","venue":"","year":1998},{"arxivId":null,"authors":[{"authorId":"1815861","name":"Murray Pearson"},{"authorId":"3195126","name":"Richard Littin"},{"authorId":"2227788","name":"J. McWha"},{"authorId":"1752317","name":"J. Cleary"}],"doi":"10.1109/HIPC.1997.634505","intent":["methodology"],"isInfluential":false,"paperId":"bf22d04b3031c0e30ee59bbe63b9bbde712b4f32","title":"Applying Time Warp to CPU design","url":"https://www.semanticscholar.org/paper/bf22d04b3031c0e30ee59bbe63b9bbde712b4f32","venue":"Proceedings Fourth International Conference on High-Performance Computing","year":1997},{"arxivId":null,"authors":[{"authorId":"2258344","name":"Cristina Hristea Seibert"},{"authorId":"2783245","name":"D. Lenoski"},{"authorId":"13279196","name":"John S. Keen"}],"doi":"10.1145/509593.509638","intent":["background"],"isInfluential":false,"paperId":"9c0edd6e2174b282ea2bf791f8266a2f7864f0a3","title":"Measuring Memory Hierarchy Performance of Cache-Coherent Multiprocessors Using Micro Benchmarks","url":"https://www.semanticscholar.org/paper/9c0edd6e2174b282ea2bf791f8266a2f7864f0a3","venue":"ACM/IEEE SC 1997 Conference (SC'97)","year":1997},{"arxivId":null,"authors":[{"authorId":"48016502","name":"Hong Wang"},{"authorId":"2113204617","name":"Tong Sun"},{"authorId":"50513922","name":"Qing Yang"}],"doi":"10.1109/12.644293","intent":[],"isInfluential":false,"paperId":"e9dc3e66d281fbcde14e5ced54c23400ccf9343c","title":"Minimizing Area Cost of On-Chip Cache Memories by Caching Address Tags","url":"https://www.semanticscholar.org/paper/e9dc3e66d281fbcde14e5ced54c23400ccf9343c","venue":"IEEE Trans. Computers","year":1997},{"arxivId":null,"authors":[{"authorId":"2153648778","name":"Xingbin Zhang"},{"authorId":"1678670","name":"Ali Dasdan"},{"authorId":"1772965","name":"M. Schulz"},{"authorId":"145504425","name":"Rajesh K. Gupta"},{"authorId":"1695232","name":"A. Chien"}],"doi":"10.1109/ICCD.1997.628862","intent":["background"],"isInfluential":false,"paperId":"813cbda19707bbf4b626e13bdee8bddd397d26d7","title":"Architectural adaptation for application-specific locality optimizations","url":"https://www.semanticscholar.org/paper/813cbda19707bbf4b626e13bdee8bddd397d26d7","venue":"Proceedings International Conference on Computer Design VLSI in Computers and Processors","year":1997},{"arxivId":null,"authors":[{"authorId":"1746638","name":"K. Olukotun"},{"authorId":"1751516","name":"T. Mudge"},{"authorId":"2117431513","name":"Richard B. Brown"}],"doi":"10.1109/12.628394","intent":[],"isInfluential":false,"paperId":"d3b733e437353547ff0ba5bc12cb7bd73d3c7eea","title":"Multilevel Optimization of Pipelined Caches","url":"https://www.semanticscholar.org/paper/d3b733e437353547ff0ba5bc12cb7bd73d3c7eea","venue":"IEEE Trans. Computers","year":1997},{"arxivId":null,"authors":[{"authorId":"1756937","name":"P. Machanick"}],"doi":"10.1145/242694.242709","intent":[],"isInfluential":false,"paperId":"57c1450ef144f742d226337bc57c2831870c4a4a","title":"The case for SRAM main memory","url":"https://www.semanticscholar.org/paper/57c1450ef144f742d226337bc57c2831870c4a4a","venue":"CARN","year":1996},{"arxivId":null,"authors":[{"authorId":"1746638","name":"K. Olukotun"},{"authorId":"1759625","name":"B. A. Nayfeh"},{"authorId":"145633620","name":"Lance Hammond"},{"authorId":"2105626962","name":"Kenneth G. Wilson"},{"authorId":"123790204","name":"Kunyung Chang"}],"doi":"10.1145/237090.237140","intent":[],"isInfluential":false,"paperId":"62f56f5881ec45685e22dae63b22a4b19e4eda1a","title":"The case for a single-chip multiprocessor","url":"https://www.semanticscholar.org/paper/62f56f5881ec45685e22dae63b22a4b19e4eda1a","venue":"ASPLOS VII","year":1996},{"arxivId":null,"authors":[{"authorId":"144781398","name":"J. Philbin"},{"authorId":"1968477","name":"J. Edler"},{"authorId":"1690511","name":"Otto J. Anshus"},{"authorId":"1788871","name":"C. Douglas"},{"authorId":"49243317","name":"Kai Li"}],"doi":"10.1145/237090.237151","intent":["background"],"isInfluential":false,"paperId":"e54304d00130b8f56f5583350e1bf85bca8d529a","title":"Thread scheduling for cache locality","url":"https://www.semanticscholar.org/paper/e54304d00130b8f56f5583350e1bf85bca8d529a","venue":"ASPLOS VII","year":1996},{"arxivId":null,"authors":[{"authorId":"2682683","name":"Toni Juan"},{"authorId":"145319101","name":"T. Lang"},{"authorId":"145591572","name":"J. Navarro"}],"doi":"10.1145/232973.232986","intent":[],"isInfluential":false,"paperId":"c9676731600e2574d079415ef46044c3258ef15c","title":"The Difference-Bit Cache","url":"https://www.semanticscholar.org/paper/c9676731600e2574d079415ef46044c3258ef15c","venue":"23rd Annual International Symposium on Computer Architecture (ISCA'96)","year":1996},{"arxivId":null,"authors":[{"authorId":"119760514","name":"Demetrius-Kl Rokos"},{"authorId":"2022290","name":"M. Armstrong"}],"doi":"10.1016/0098-3004(95)00105-0","intent":[],"isInfluential":false,"paperId":"55acb389da30f8706aa1da5c572d28911d6d609e","title":"Using Linda to compute spatial autocorrelation in parallel","url":"https://www.semanticscholar.org/paper/55acb389da30f8706aa1da5c572d28911d6d609e","venue":"","year":1996},{"arxivId":null,"authors":[{"authorId":"1783089","name":"Cindy Norris"},{"authorId":"1699934","name":"L. Pollock"}],"doi":"10.1109/MICRO.1995.476822","intent":[],"isInfluential":false,"paperId":"6dd9f215ab4c1c1d7a382260e2c2851733638b7d","title":"An experimental study of several cooperative register allocation and instruction scheduling strategies","url":"https://www.semanticscholar.org/paper/6dd9f215ab4c1c1d7a382260e2c2851733638b7d","venue":"Proceedings of the 28th Annual International Symposium on Microarchitecture","year":1995},{"arxivId":null,"authors":[{"authorId":"2908362","name":"Marco Fillo"},{"authorId":"1715863","name":"S. Keckler"},{"authorId":"80724002","name":"W. Dally"},{"authorId":"1803049","name":"N. Carter"},{"authorId":"47658417","name":"Andrew Chang"},{"authorId":"21732846","name":"Yevgeny Gurevich"},{"authorId":"2158228302","name":"W. S. Lee"}],"doi":"10.1109/MICRO.1995.476820","intent":["background"],"isInfluential":false,"paperId":"6942b4fb7391473ebfb6ec1909e1afe19b966dab","title":"The M-Machine multicomputer","url":"https://www.semanticscholar.org/paper/6942b4fb7391473ebfb6ec1909e1afe19b966dab","venue":"MICRO 28","year":1995},{"arxivId":null,"authors":[{"authorId":"1719413","name":"M. Herbordt"}],"doi":null,"intent":["background"],"isInfluential":false,"paperId":"2bf993cfad043b627ba1693ad6c9e16ec3387690","title":"The evaluation of massively parallel array architectures","url":"https://www.semanticscholar.org/paper/2bf993cfad043b627ba1693ad6c9e16ec3387690","venue":"","year":1995},{"arxivId":null,"authors":[{"authorId":"1729538","name":"A. E. Doroshenko"}],"doi":"10.1007/BF02366619","intent":[],"isInfluential":false,"paperId":"4b703d947796b29e9e3981682202a4dcf60b5dfa","title":"Dynamic models of parallel computations for macropipelined programs","url":"https://www.semanticscholar.org/paper/4b703d947796b29e9e3981682202a4dcf60b5dfa","venue":"","year":1995},{"arxivId":null,"authors":[{"authorId":"2336858","name":"Vidyadhar Phalke"},{"authorId":"2263197710","name":"Bhaskarpillai Gopinath"}],"doi":"10.1007/3-540-60368-9_35","intent":[],"isInfluential":false,"paperId":"80bbd42693d221d49ec1b663cdc3f13e66c1d3cb","title":"A Miss History-based Architecture for Cache Prefetching","url":"https://www.semanticscholar.org/paper/80bbd42693d221d49ec1b663cdc3f13e66c1d3cb","venue":"IWMM","year":1995},{"arxivId":null,"authors":[{"authorId":"145651581","name":"D. R. Kaiser"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"2663062d95508b3fe478e37879edbdea283ef720","title":"Loop optimization techniques on multi-issue architectures","url":"https://www.semanticscholar.org/paper/2663062d95508b3fe478e37879edbdea283ef720","venue":"","year":1995},{"arxivId":null,"authors":[{"authorId":"2651556","name":"M. Gschwind"},{"authorId":"40316383","name":"Thomas J. Pietsch"}],"doi":"10.1016/0956-0521(95)00048-8","intent":[],"isInfluential":false,"paperId":"48dd6068179fc65a72cbbefbb0815f9429077784","title":"A smart cache for improved vector performance","url":"https://www.semanticscholar.org/paper/48dd6068179fc65a72cbbefbb0815f9429077784","venue":"","year":1995},{"arxivId":null,"authors":[{"authorId":"48016502","name":"Hong Wang"},{"authorId":"2113204617","name":"Tong Sun"},{"authorId":"50513922","name":"Qing Yang"}],"doi":"10.1109/ISCA.1995.524577","intent":["background"],"isInfluential":false,"paperId":"dfbd63fccfef42b39cfcae2d5576d07a1500db8d","title":"CAT - caching address tags - a technique for reducing area cost of on-chip caches","url":"https://www.semanticscholar.org/paper/dfbd63fccfef42b39cfcae2d5576d07a1500db8d","venue":"Proceedings 22nd Annual International Symposium on Computer Architecture","year":1995},{"arxivId":null,"authors":[{"authorId":"1740142","name":"D. Tullsen"},{"authorId":"2010354","name":"S. Eggers"}],"doi":"10.1145/200912.201006","intent":[],"isInfluential":false,"paperId":"570a62f8765927fd02da75cc3fcb28627efdfb04","title":"Effective cache prefetching on bus-based multiprocessors","url":"https://www.semanticscholar.org/paper/570a62f8765927fd02da75cc3fcb28627efdfb04","venue":"TOCS","year":1995},{"arxivId":null,"authors":[{"authorId":"1817241","name":"P. McKenney"}],"doi":"10.1109/MASCOT.1995.378681","intent":[],"isInfluential":false,"paperId":"5e9173746f843a9560da88a2e2bbf36423f786fb","title":"Differential profiling","url":"https://www.semanticscholar.org/paper/5e9173746f843a9560da88a2e2bbf36423f786fb","venue":"MASCOTS '95. Proceedings of the Third International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems","year":1995},{"arxivId":null,"authors":[{"authorId":"1752317","name":"J. Cleary"},{"authorId":"1815861","name":"Murray Pearson"},{"authorId":"2525353","name":"Husam Kinawi"}],"doi":"10.1109/HICSS.1995.375397","intent":["background"],"isInfluential":false,"paperId":"d50a6119e4285dd8177862a003e2b3311ac4c802","title":"The architecture of an optimistic CPU: the WarpEngine","url":"https://www.semanticscholar.org/paper/d50a6119e4285dd8177862a003e2b3311ac4c802","venue":"Proceedings of the Twenty-Eighth Annual Hawaii International Conference on System Sciences","year":1995},{"arxivId":null,"authors":[{"authorId":"1746638","name":"K. Olukotun"},{"authorId":"2177931","name":"J. Bergmann"},{"authorId":"123790204","name":"Kunyung Chang"},{"authorId":"1759625","name":"B. A. Nayfeh"}],"doi":null,"intent":["methodology"],"isInfluential":false,"paperId":"5db7d96e20e9526aa68469486aa43a7b00d53fdd","title":"Rationale, Design and Performance of the Hydra Multiprocessor","url":"https://www.semanticscholar.org/paper/5db7d96e20e9526aa68469486aa43a7b00d53fdd","venue":"","year":1994},{"arxivId":null,"authors":[{"authorId":"32765211","name":"K. Boland"},{"authorId":"1711540","name":"A. Dollas"}],"doi":"10.1109/40.296166","intent":[],"isInfluential":false,"paperId":"a51e995d92e58a1d9b1db8fe99569e03a2a1b56f","title":"Predicting and precluding problems with memory latency","url":"https://www.semanticscholar.org/paper/a51e995d92e58a1d9b1db8fe99569e03a2a1b56f","venue":"IEEE Micro","year":1994},{"arxivId":null,"authors":[{"authorId":"2158170814","name":"Peter M. Chen"},{"authorId":"2216223803","name":"Edward K. F. Lee"},{"authorId":"40542293","name":"A. Drapeau"},{"authorId":"1834621","name":"Ken Lutz"},{"authorId":"1695221","name":"E. L. Miller"},{"authorId":"67327573","name":"S. Seshan"},{"authorId":"2991164","name":"K. Shirriff"},{"authorId":"1701130","name":"D. Patterson"},{"authorId":"38793222","name":"R. Katz"}],"doi":"10.1007/BF01266330","intent":[],"isInfluential":false,"paperId":"6a6ad041b545e9a6ad49271c13750d608c293476","title":"Performance and design evaluation of the RAID-II storage server","url":"https://www.semanticscholar.org/paper/6a6ad041b545e9a6ad49271c13750d608c293476","venue":"Distributed and Parallel Databases","year":1994},{"arxivId":null,"authors":[{"authorId":"1729538","name":"A. E. Doroshenko"}],"doi":"10.1007/BF02366568","intent":[],"isInfluential":false,"paperId":"b3db71ea34e387e8e066bc0acdab36cac86aabb8","title":"Performance enhancement methods for parallel programs with multilevel memory","url":"https://www.semanticscholar.org/paper/b3db71ea34e387e8e066bc0acdab36cac86aabb8","venue":"","year":1994},{"arxivId":null,"authors":[{"authorId":"49324294","name":"M. Reinhold"}],"doi":"10.1145/178243.178261","intent":["background"],"isInfluential":false,"paperId":"8b1541aa58cb3fd431acd396e4b92c4f23f830d9","title":"Cache performance of garbage-collected programs","url":"https://www.semanticscholar.org/paper/8b1541aa58cb3fd431acd396e4b92c4f23f830d9","venue":"PLDI '94","year":1994},{"arxivId":null,"authors":[{"authorId":"40542293","name":"A. Drapeau"},{"authorId":"2991164","name":"K. Shirriff"},{"authorId":"32314886","name":"J. Hartman"},{"authorId":"1695221","name":"E. L. Miller"},{"authorId":"67327573","name":"S. Seshan"},{"authorId":"38793222","name":"R. Katz"},{"authorId":"1834621","name":"Ken Lutz"},{"authorId":"1701130","name":"D. Patterson"},{"authorId":"2216223803","name":"Edward K. F. Lee"},{"authorId":"2158170814","name":"Peter M. Chen"},{"authorId":"30367882","name":"Garth A. Gibson"}],"doi":"10.1109/ISCA.1994.288146","intent":["background"],"isInfluential":false,"paperId":"cc07754f2ffa715d0cbf8f76d43b7c221bf698e0","title":"RAID-II: a high-bandwidth network file server","url":"https://www.semanticscholar.org/paper/cc07754f2ffa715d0cbf8f76d43b7c221bf698e0","venue":"Proceedings of 21 International Symposium on Computer Architecture","year":1994},{"arxivId":null,"authors":[{"authorId":"144295871","name":"K. Petersen"},{"authorId":"49243317","name":"Kai Li"}],"doi":"10.1109/IPPS.1994.288306","intent":[],"isInfluential":false,"paperId":"b9d9fad36b361e7b984a1ec554efdd490c5a28a3","title":"An evaluation of multiprocessor cache coherence based on virtual memory support","url":"https://www.semanticscholar.org/paper/b9d9fad36b361e7b984a1ec554efdd490c5a28a3","venue":"Proceedings of 8th International Parallel Processing Symposium","year":1994},{"arxivId":null,"authors":[{"authorId":"2665014","name":"B. Lampson"}],"doi":"10.1007/3-540-57840-4_21","intent":["background"],"isInfluential":false,"paperId":"d36ae5106aa8fa0b19910559a4247510640b4533","title":"Interconnecting Computers: Architecture, Technology, and Economics","url":"https://www.semanticscholar.org/paper/d36ae5106aa8fa0b19910559a4247510640b4533","venue":"Programming Languages and System Architectures","year":1994},{"arxivId":null,"authors":[{"authorId":"34644975","name":"J. Dennis"}],"doi":"10.1007/BF02577792","intent":["background"],"isInfluential":false,"paperId":"c6acfe23d4cba12e55148db80d3fd9963197df09","title":"Machines and models for parallel computing","url":"https://www.semanticscholar.org/paper/c6acfe23d4cba12e55148db80d3fd9963197df09","venue":"International Journal of Parallel Programming","year":1994},{"arxivId":null,"authors":[{"authorId":"145505074","name":"H. Sharif"},{"authorId":"2637939","name":"H. Vakilzadian"},{"authorId":"144248618","name":"Hong Jiang"}],"doi":"10.1109/MASCOT.1994.284437","intent":[],"isInfluential":false,"paperId":"a47445ea66582bd7b64805175db7424e6e8188b9","title":"Design and simulations of a serial-link interconnection network for a massively parallel computer system","url":"https://www.semanticscholar.org/paper/a47445ea66582bd7b64805175db7424e6e8188b9","venue":"Proceedings of International Workshop on Modeling, Analysis and Simulation of Computer and Telecommunication Systems","year":1994},{"arxivId":null,"authors":[{"authorId":"2062747","name":"M. Moudgill"},{"authorId":"1776186","name":"K. Pingali"},{"authorId":"1731641","name":"S. Vassiliadis"}],"doi":"10.1109/MICRO.1993.282756","intent":["background"],"isInfluential":false,"paperId":"31e31d5927bb0586c1b84658084470203ccda886","title":"Register renaming and dynamic speculation: an alternative approach","url":"https://www.semanticscholar.org/paper/31e31d5927bb0586c1b84658084470203ccda886","venue":"Proceedings of the 26th Annual International Symposium on Microarchitecture","year":1993},{"arxivId":null,"authors":[{"authorId":"2831955","name":"B. Sano"},{"authorId":"2169739","name":"A. Despain"}],"doi":"10.1109/MICRO.1993.282742","intent":["background"],"isInfluential":false,"paperId":"4e8ebdb7b0645b8954a4e5b2eb0c5067bc93d68a","title":"The 16-fold way: a microparallel taxonomy","url":"https://www.semanticscholar.org/paper/4e8ebdb7b0645b8954a4e5b2eb0c5067bc93d68a","venue":"Proceedings of the 26th Annual International Symposium on Microarchitecture","year":1993},{"arxivId":null,"authors":[{"authorId":"145570284","name":"Ing-Jer Huang"},{"authorId":"2169739","name":"A. Despain"}],"doi":"10.1109/MICRO.1993.282759","intent":[],"isInfluential":false,"paperId":"2159369f6d51997d21d3897e842037146a551b8a","title":"An extended classification of inter-instruction dependency and its application in automatic synthesis of pipelined processors","url":"https://www.semanticscholar.org/paper/2159369f6d51997d21d3897e842037146a551b8a","venue":"Proceedings of the 26th Annual International Symposium on Microarchitecture","year":1993},{"arxivId":null,"authors":[{"authorId":"2053305083","name":"Timothy J. Stanley"},{"authorId":"145668810","name":"M. Upton"},{"authorId":"3225032","name":"P. Sherhart"},{"authorId":"1751516","name":"T. Mudge"},{"authorId":"2117431513","name":"Richard B. Brown"}],"doi":"10.1109/MICRO.1993.282739","intent":[],"isInfluential":false,"paperId":"2893fc43d868875caa00e28d3102b9ad99570a82","title":"A microarchitectural performance evaluation of a 3.2 Gbyte/s microprocessor bus","url":"https://www.semanticscholar.org/paper/2893fc43d868875caa00e28d3102b9ad99570a82","venue":"Proceedings of the 26th Annual International Symposium on Microarchitecture","year":1993},{"arxivId":null,"authors":[{"authorId":"145696894","name":"Hiroshi Nakamura"},{"authorId":"2616076","name":"T. Boku"},{"authorId":"144836415","name":"Hideo Wada"},{"authorId":"2085108281","name":"Hiromitsu Imori"},{"authorId":"3162621","name":"Ikuo Nakata"},{"authorId":"2296474","name":"Y. Inagami"},{"authorId":"2428090","name":"K. Nakazawa"},{"authorId":"2071625628","name":"Yoshiyuki Yamashita"}],"doi":"10.1145/165939.165998","intent":[],"isInfluential":false,"paperId":"5db68d8a745bddf2fe4b542139df7340dcbe8bb7","title":"A scalar architecture for pseudo vector processing based on slide-windowed registers","url":"https://www.semanticscholar.org/paper/5db68d8a745bddf2fe4b542139df7340dcbe8bb7","venue":"ICS '93","year":1993},{"arxivId":null,"authors":[{"authorId":"80724002","name":"W. Dally"}],"doi":"10.1007/BF03037177","intent":[],"isInfluential":false,"paperId":"ce1241a479757362a3316788dfce0970517a0525","title":"A universal parallel computer architecture","url":"https://www.semanticscholar.org/paper/ce1241a479757362a3316788dfce0970517a0525","venue":"New Generation Computing","year":1993},{"arxivId":null,"authors":[{"authorId":"1708269","name":"M. Martonosi"},{"authorId":"2110759834","name":"Anoop Gupta"},{"authorId":"145559915","name":"T. Anderson"}],"doi":"10.1145/166955.167023","intent":["background"],"isInfluential":false,"paperId":"7e75b69b6e9917d12d20f52b6312b7992185d03f","title":"Effectiveness of trace sampling for performance debugging tools","url":"https://www.semanticscholar.org/paper/7e75b69b6e9917d12d20f52b6312b7992185d03f","venue":"SIGMETRICS '93","year":1993},{"arxivId":null,"authors":[{"authorId":"39904155","name":"B. Millard"},{"authorId":"50140537","name":"P. Dasgupta"},{"authorId":"32782897","name":"Sanjay G. Rao"},{"authorId":"2708931","name":"R. Kuramkote"}],"doi":"10.1109/ICDCS.1993.287673","intent":[],"isInfluential":false,"paperId":"819632cb4a993ed1393cdcd53c9152e513510d38","title":"Run-time support and storage management for memory-mapped persistent objects","url":"https://www.semanticscholar.org/paper/819632cb4a993ed1393cdcd53c9152e513510d38","venue":"[1993] Proceedings. The 13th International Conference on Distributed Computing Systems","year":1993},{"arxivId":null,"authors":[{"authorId":"1740142","name":"D. Tullsen"},{"authorId":"2010354","name":"S. Eggers"}],"doi":"10.1145/165123.165163","intent":["background"],"isInfluential":false,"paperId":"c3d32e8300f0cb498c0140c3fed6ac705663a5e4","title":"Limitations Of Cache Prefetching On A Bus-based Multiprocessor","url":"https://www.semanticscholar.org/paper/c3d32e8300f0cb498c0140c3fed6ac705663a5e4","venue":"Proceedings of the 20th Annual International Symposium on Computer Architecture","year":1993},{"arxivId":null,"authors":[{"authorId":"145067611","name":"S. Coleman"},{"authorId":"143975923","name":"R. Watson"}],"doi":"10.1109/5.219345","intent":[],"isInfluential":false,"paperId":"203ce486dba7a756085f669f140faf2f7e60215b","title":"The emerging paradigm shift in storage system architectures","url":"https://www.semanticscholar.org/paper/203ce486dba7a756085f669f140faf2f7e60215b","venue":"Proc. IEEE","year":1993},{"arxivId":null,"authors":[{"authorId":"93784243","name":"H. Kroger"},{"authorId":"48643889","name":"U. Ghoshal"}],"doi":"10.1109/77.233543","intent":[],"isInfluential":false,"paperId":"360b1a3586ed84ecf7cacb379a5149c2f215c7f4","title":"Can superconductive digital systems compete with semiconductor systems?","url":"https://www.semanticscholar.org/paper/360b1a3586ed84ecf7cacb379a5149c2f215c7f4","venue":"IEEE Transactions on Applied Superconductivity","year":1993},{"arxivId":null,"authors":[{"authorId":"2268208860","name":"Samuel"},{"authorId":"2268211868","name":"Coleman"},{"authorId":"2268214473","name":"Richard W. Watson"},{"authorId":"2268210369","name":"Lawrence"}],"doi":"10.1109/HICSS.1993.270763","intent":[],"isInfluential":false,"paperId":"220ddc287b3d79a97fdf6e0c938e331ef75d24d6","title":"New architecture to reduce I/O bottlenecks in high-performance systems","url":"https://www.semanticscholar.org/paper/220ddc287b3d79a97fdf6e0c938e331ef75d24d6","venue":"[1993] Proceedings of the Twenty-sixth Hawaii International Conference on System Sciences","year":1993},{"arxivId":null,"authors":[{"authorId":"2428090","name":"K. Nakazawa"},{"authorId":"145696894","name":"Hiroshi Nakamura"},{"authorId":"2085108281","name":"Hiromitsu Imori"},{"authorId":"34975395","name":"S. Kawabe"}],"doi":"10.1109/SUPERC.1992.236638","intent":["background"],"isInfluential":false,"paperId":"202c701707f9af3ffd570b3d220742fbdf654891","title":"Pseudo vector processor based on register-windowed superscalar pipeline","url":"https://www.semanticscholar.org/paper/202c701707f9af3ffd570b3d220742fbdf654891","venue":"Proceedings Supercomputing '92","year":1992},{"arxivId":null,"authors":[{"authorId":"2022290","name":"M. Armstrong"},{"authorId":"2202985","name":"P. Densham"}],"doi":"10.1016/0198-9715(92)90041-O","intent":[],"isInfluential":false,"paperId":"c4fc63a0b624d204be65c2219cb6b1ea2a291bbd","title":"DOMAIN DECOMPOSITION FOR PARALLEL PROCESSING OF SPATIAL PROBLEMS","url":"https://www.semanticscholar.org/paper/c4fc63a0b624d204be65c2219cb6b1ea2a291bbd","venue":"","year":1992},{"arxivId":null,"authors":[{"authorId":"1699786","name":"L. Hendren"},{"authorId":"50318619","name":"G. Gao"},{"authorId":"1682451","name":"E. Altman"},{"authorId":"2024662","name":"Chandrika Mukerji"}],"doi":"10.1007/3-540-55984-1_17","intent":["background"],"isInfluential":false,"paperId":"45c6d2dab37cf80f3a8cf9a66603dcb4977a256b","title":"A Register Allocation Framework Based on Hierarchical Cyclic Interval Graphs","url":"https://www.semanticscholar.org/paper/45c6d2dab37cf80f3a8cf9a66603dcb4977a256b","venue":"CC","year":1992},{"arxivId":null,"authors":[{"authorId":"1817241","name":"P. McKenney"},{"authorId":"3063348","name":"K. Dove"}],"doi":"10.1145/144179.144299","intent":["background"],"isInfluential":false,"paperId":"7e175890df88969e637e59666d779151117b9107","title":"Efficient demultiplexing of incoming TCP packets","url":"https://www.semanticscholar.org/paper/7e175890df88969e637e59666d779151117b9107","venue":"SIGCOMM '92","year":1992},{"arxivId":null,"authors":[{"authorId":"1731641","name":"S. Vassiliadis"},{"authorId":"1818001","name":"B. Blaner"},{"authorId":"3005309","name":"R. Eickemeyer"}],"doi":"10.1145/142880.142894","intent":[],"isInfluential":false,"paperId":"b971d878ff80127c5c1edabba22ed0f2b32a9606","title":"On the attributes of the SCISM organization","url":"https://www.semanticscholar.org/paper/b971d878ff80127c5c1edabba22ed0f2b32a9606","venue":"CARN","year":1992},{"arxivId":null,"authors":[{"authorId":"2056849025","name":"Anne Rogers"},{"authorId":"49243317","name":"Kai Li"}],"doi":"10.1145/143365.143484","intent":[],"isInfluential":false,"paperId":"e5c18ad9a53bbccbcdf0ff94e8a47079175f8bab","title":"Software support for speculative loads","url":"https://www.semanticscholar.org/paper/e5c18ad9a53bbccbcdf0ff94e8a47079175f8bab","venue":"ASPLOS V","year":1992},{"arxivId":null,"authors":[{"authorId":"152958943","name":"J. Sanz"}],"doi":"10.1109/ICPR.1992.202140","intent":[],"isInfluential":false,"paperId":"cb9a5aa50fcdf796669ef5aabcb66d65f9277d25","title":"Advances in massively parallel computing","url":"https://www.semanticscholar.org/paper/cb9a5aa50fcdf796669ef5aabcb66d65f9277d25","venue":"Proceedings., 11th IAPR International Conference on Pattern Recognition. Vol. IV. Conference D: Architectures for Vision and Pattern Recognition,","year":1992},{"arxivId":null,"authors":[{"authorId":"1708269","name":"M. Martonosi"},{"authorId":"2110759834","name":"Anoop Gupta"},{"authorId":"145559915","name":"T. Anderson"}],"doi":"10.1145/133057.133079","intent":[],"isInfluential":false,"paperId":"fbd08efd120fcb893efb54ecdf51af0e3852fd86","title":"MemSpy: analyzing memory system bottlenecks in programs","url":"https://www.semanticscholar.org/paper/fbd08efd120fcb893efb54ecdf51af0e3852fd86","venue":"SIGMETRICS '92/PERFORMANCE '92","year":1992},{"arxivId":null,"authors":[{"authorId":"38758823","name":"M. Botts"},{"authorId":"97220002","name":"R. J. Phillips"},{"authorId":"2114807373","name":"John V. Parker"},{"authorId":"2056620712","name":"P. D. Wright"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"d5d2ba13499595c6cf92c4624e0e1211469da633","title":"Functional requirements document for the Earth Observing System Data and Information System (EOSDIS) Scientific Computing Facilities (SCF) of the NASA/MSFC Earth Science and Applications Division, 1992","url":"https://www.semanticscholar.org/paper/d5d2ba13499595c6cf92c4624e0e1211469da633","venue":"","year":1992},{"arxivId":null,"authors":[{"authorId":"3223916","name":"D. Etiemble"}],"doi":"10.1109/ISMVL.1992.186790","intent":[],"isInfluential":false,"paperId":"53d79a71265234b7cadea0e66372a912400b25c6","title":"On the performance of multivalued integrated circuits: past, present and future","url":"https://www.semanticscholar.org/paper/53d79a71265234b7cadea0e66372a912400b25c6","venue":"[1992] Proceedings The Twenty-Second International Symposium on Multiple-Valued Logic","year":1992},{"arxivId":null,"authors":[{"authorId":"2238877928","name":"William R. Hamburgen"},{"authorId":"2238878587","name":"John S. Fitch"}],"doi":"10.1109/ECTC.1992.204241","intent":[],"isInfluential":false,"paperId":"b88b36076be22cbcd4c78575098ab0af5cbd244b","title":"Packaging a 150-W bipolar ECL microprocessor","url":"https://www.semanticscholar.org/paper/b88b36076be22cbcd4c78575098ab0af5cbd244b","venue":"1992 Proceedings 42nd Electronic Components & Technology Conference","year":1992},{"arxivId":null,"authors":[{"authorId":"2283543079","name":"Wei-Ming Hu"}],"doi":"10.1109/RISP.1992.213271","intent":[],"isInfluential":false,"paperId":"fa26de3a17976fe107e7dde31704d0530916f6ce","title":"Lattice scheduling and covert channels","url":"https://www.semanticscholar.org/paper/fa26de3a17976fe107e7dde31704d0530916f6ce","venue":"Proceedings 1992 IEEE Computer Society Symposium on Research in Security and Privacy","year":1992},{"arxivId":null,"authors":[{"authorId":"1730693","name":"D. Litaize"},{"authorId":"1739723","name":"A. Mzoughi"},{"authorId":"1730840","name":"Christine Rochange"},{"authorId":"1747534","name":"P. Sainrat"}],"doi":"10.1145/139669.139704","intent":[],"isInfluential":false,"paperId":"ad23765dfe97c466cf2314a982e2e2145e80852f","title":"Towards a Shared-memory Massively Parallel Multiprocessor","url":"https://www.semanticscholar.org/paper/ad23765dfe97c466cf2314a982e2e2145e80852f","venue":"[1992] Proceedings the 19th Annual International Symposium on Computer Architecture","year":1992},{"arxivId":null,"authors":[{"authorId":"1757712","name":"S. Gjessing"},{"authorId":"145819457","name":"G. Stone"},{"authorId":"66735099","name":"H. Wiggers"}],"doi":"10.1109/CMPCON.1992.186733","intent":[],"isInfluential":false,"paperId":"c7e27fa0539a93ce4e1be5600042942bb5d5c13e","title":"RamLink: a high-bandwidth point-to-point memory architecture","url":"https://www.semanticscholar.org/paper/c7e27fa0539a93ce4e1be5600042942bb5d5c13e","venue":"Digest of Papers COMPCON Spring 1992","year":1992},{"arxivId":null,"authors":[{"authorId":"2774418","name":"Honda Shing"},{"authorId":"1726587","name":"L. Ni"}],"doi":"10.1145/125826.125868","intent":["background"],"isInfluential":false,"paperId":"e2743224cfbe3ef72cabe4a9e5a05af88b7baf30","title":"A conflict-free memory design for multiprocessors","url":"https://www.semanticscholar.org/paper/e2743224cfbe3ef72cabe4a9e5a05af88b7baf30","venue":"Proceedings of the 1991 ACM/IEEE Conference on Supercomputing (Supercomputing '91)","year":1991},{"arxivId":null,"authors":[{"authorId":"34348330","name":"Douglas J. Joseph"}],"doi":null,"intent":["background"],"isInfluential":false,"paperId":"80d2c75c8123bf547dbbc405a6aa32ff18fad433","title":"Prefetching using Markov predictors - 25th Anniversary Retrospective","url":"https://www.semanticscholar.org/paper/80d2c75c8123bf547dbbc405a6aa32ff18fad433","venue":"","year":2023},{"arxivId":null,"authors":[{"authorId":"101306533","name":"Hassan N. Khan"}],"doi":"10.1184/R1/6721397.V1","intent":[],"isInfluential":false,"paperId":"57471c638e34de5ce1cef92921da5b4c5cf12ccd","title":"Scaling Moore\u2019s Wall: Existing Institutions and the End of a Technology Paradigm","url":"https://www.semanticscholar.org/paper/57471c638e34de5ce1cef92921da5b4c5cf12ccd","venue":"","year":2017},{"arxivId":null,"authors":[{"authorId":"13385549","name":"Lu-hong Zhou"}],"doi":"10.2991/EMCS-16.2016.434","intent":[],"isInfluential":false,"paperId":"6ce5de0b397f49949b5e06e0bbd2c080a211ea2f","title":"Application of Civil Engineering in Computer","url":"https://www.semanticscholar.org/paper/6ce5de0b397f49949b5e06e0bbd2c080a211ea2f","venue":"","year":2016},{"arxivId":null,"authors":[{"authorId":"98291324","name":"Dehai Qiu"}],"doi":"10.2991/EMCS-16.2016.433","intent":[],"isInfluential":false,"paperId":"9e9b8497005ea9f8f019883a0fd9522471ae6b78","title":"Computer Technology in the Application and Research of Office Automation","url":"https://www.semanticscholar.org/paper/9e9b8497005ea9f8f019883a0fd9522471ae6b78","venue":"","year":2016},{"arxivId":null,"authors":[{"authorId":"1934190227","name":"Ziyang Yang"}],"doi":"10.2991/EMCS-16.2016.350","intent":[],"isInfluential":false,"paperId":"41282066ff2fd5a1dc5c020e86d69a45f5bf169b","title":"Computer Science Technology and Network Technology in the Application of the Computer Room Security","url":"https://www.semanticscholar.org/paper/41282066ff2fd5a1dc5c020e86d69a45f5bf169b","venue":"","year":2016},{"arxivId":null,"authors":[{"authorId":"2097421","name":"E. Yildirim"},{"authorId":"1760706","name":"Mehmet Balman"},{"authorId":"1724100","name":"T. Kosar"}],"doi":"10.4018/978-1-61520-971-2.CH001","intent":[],"isInfluential":false,"paperId":"de93361c42e9a0f6aacb290530ac6519ec1d0c5a","title":"Data-Aware Distributed Computing","url":"https://www.semanticscholar.org/paper/de93361c42e9a0f6aacb290530ac6519ec1d0c5a","venue":"","year":2012},{"arxivId":null,"authors":[{"authorId":"1690566","name":"C. Piguet"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"5b587a8b3eefeac384ada9eb888197df2295c6f9","title":"Lo ow w- -P Po ow we er r S Sy ystems on Chip ps s ( (S So oC Cs s) )","url":"https://www.semanticscholar.org/paper/5b587a8b3eefeac384ada9eb888197df2295c6f9","venue":"","year":2009},{"arxivId":null,"authors":[{"authorId":"48757524","name":"G. Prodi"},{"authorId":"2076574293","name":"F. Zanini"}],"doi":null,"intent":["background"],"isInfluential":false,"paperId":"7f41f40fb5c0a80891f5cdecafca74cfbeb56331","title":"Fisica Elaborato finale Josephson Effect and Selected Applications : an Example of Quantum Effects in Macroscopic Systems","url":"https://www.semanticscholar.org/paper/7f41f40fb5c0a80891f5cdecafca74cfbeb56331","venue":"","year":2008},{"arxivId":null,"authors":[{"authorId":"1760706","name":"Mehmet Balman"},{"authorId":"1724100","name":"T. Kosar"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"8a73e4dc2da6a69f9c00f570ba253334971aac37","title":"From Micro- to Macro-processing: A Generic Data Management Model","url":"https://www.semanticscholar.org/paper/8a73e4dc2da6a69f9c00f570ba253334971aac37","venue":"","year":2007},{"arxivId":null,"authors":[{"authorId":"37865788","name":"D. Knight"}],"doi":null,"intent":["background"],"isInfluential":false,"paperId":"7727f058bf3acd64516e6e7e12feb8a5a351c4a1","title":"Parallel Computing in Computational Fluid Dynamics","url":"https://www.semanticscholar.org/paper/7727f058bf3acd64516e6e7e12feb8a5a351c4a1","venue":"","year":2007},{"arxivId":null,"authors":[{"authorId":"2108437344","name":"Rakesh Kumar"},{"authorId":"1740142","name":"D. Tullsen"}],"doi":"10.1016/S0065-2458(06)69001-3","intent":["background"],"isInfluential":false,"paperId":"c8e5c1bfbf256a8234195e936abaa7685f5cde8b","title":"The architecture of Efficient Multi-Core Processors: A Holistic Approach","url":"https://www.semanticscholar.org/paper/c8e5c1bfbf256a8234195e936abaa7685f5cde8b","venue":"Adv. Comput.","year":2007},{"arxivId":null,"authors":[{"authorId":"49365079","name":"H. Dybdahl"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"6d52c2a805eb8bd71c177f6e9d4849668dafe6df","title":"Haakon Dybdahl Architectural Techniques to Improve Cache Utilization","url":"https://www.semanticscholar.org/paper/6d52c2a805eb8bd71c177f6e9d4849668dafe6df","venue":"","year":2007},{"arxivId":null,"authors":[{"authorId":"2108437344","name":"Rakesh Kumar"}],"doi":null,"intent":["background"],"isInfluential":false,"paperId":"05d5d765bda797f8e67fc46a3c8db010b9b0c4bf","title":"Holistic design for multi-core architectures","url":"https://www.semanticscholar.org/paper/05d5d765bda797f8e67fc46a3c8db010b9b0c4bf","venue":"","year":2006},{"arxivId":null,"authors":[{"authorId":"1754590","name":"Hans Dieter Hellige"}],"doi":"10.1007/978-3-642-18631-8_16","intent":[],"isInfluential":false,"paperId":"2e502494801294ad8b8980f6583c10cf15492124","title":"Die Genese von Wissenschaftskonzepten der Computerarchitektur: Vom \u201esystem of organs\u201c zum Schichtenmodell des Designraums","url":"https://www.semanticscholar.org/paper/2e502494801294ad8b8980f6583c10cf15492124","venue":"","year":2004},{"arxivId":null,"authors":[{"authorId":"1817241","name":"P. McKenney"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"4551d7e6b32a83fc137591a84a6ae6c6b2d75f77","title":"- 1-PRACTICAL PERFORMANCE ESTIMATION ON SHARED-MEMORY MULTIPROCESSORS","url":"https://www.semanticscholar.org/paper/4551d7e6b32a83fc137591a84a6ae6c6b2d75f77","venue":"","year":2002},{"arxivId":null,"authors":[{"authorId":"1817241","name":"P. McKenney"},{"authorId":"2094022","name":"Jack Slingwine"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"21e51da40ab080ca2b71ad36094e2b686008b6cc","title":"READ-COPY UPDATE: USING EXECUTION HISTORY TO SOLVE CONCURRENCY PROBLEMS","url":"https://www.semanticscholar.org/paper/21e51da40ab080ca2b71ad36094e2b686008b6cc","venue":"","year":2002},{"arxivId":null,"authors":[{"authorId":"1709598","name":"R. Buyya"},{"authorId":"145811324","name":"Toni Cortes"},{"authorId":"145914256","name":"Hai Jin"}],"doi":"10.1109/9780470544839.CH26","intent":[],"isInfluential":false,"paperId":"a5a8fd47a8ed4b3544ed566417d1c19f4a8a6f41","title":"RAIDII: A HighBandwidth Network File Server","url":"https://www.semanticscholar.org/paper/a5a8fd47a8ed4b3544ed566417d1c19f4a8a6f41","venue":"","year":2002},{"arxivId":null,"authors":[{"authorId":"1817241","name":"P. McKenney"}],"doi":null,"intent":["background"],"isInfluential":false,"paperId":"84d53a1aa881e4088253927b2a65e32fa0068df5","title":"PRACTICAL PERFORMANCE ESTIMATION ON SHARED-MEMORY MULTIPROCESSORS","url":"https://www.semanticscholar.org/paper/84d53a1aa881e4088253927b2a65e32fa0068df5","venue":"","year":2002},{"arxivId":null,"authors":[{"authorId":"2571773","name":"Andreas Gr\u00e4vinghoff"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"b775a58bd3924cfa7db8b34608aad4814655f121","title":"On the realization of fine grained multithreading in software","url":"https://www.semanticscholar.org/paper/b775a58bd3924cfa7db8b34608aad4814655f121","venue":"","year":2002},{"arxivId":null,"authors":[{"authorId":"1817241","name":"P. McKenney"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"577e8e3940d515d82671fbd4ad29e5c8c7251908","title":"Two-Phase Update for Scalable Concurrent Data Structures","url":"https://www.semanticscholar.org/paper/577e8e3940d515d82671fbd4ad29e5c8c7251908","venue":"","year":2001},{"arxivId":null,"authors":[{"authorId":"3087489","name":"Z. Patel"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"823d167ff194c1ef24ce818c20bd66aeb59d1dc6","title":"Trace Caches in the Context of other Cache Enhancements","url":"https://www.semanticscholar.org/paper/823d167ff194c1ef24ce818c20bd66aeb59d1dc6","venue":"","year":2000},{"arxivId":null,"authors":[{"authorId":"1690566","name":"C. Piguet"}],"doi":null,"intent":["background"],"isInfluential":false,"paperId":"f3c4881ded74f1007f261fd0fc92cb10fcd7f20d","title":"Electronic Computer History: 1940-2000","url":"https://www.semanticscholar.org/paper/f3c4881ded74f1007f261fd0fc92cb10fcd7f20d","venue":"","year":2000},{"arxivId":null,"authors":[{"authorId":"1933556","name":"A. Hevner"},{"authorId":"1715130","name":"D. Berndt"}],"doi":"10.1016/S0065-2458(00)80016-9","intent":[],"isInfluential":false,"paperId":"4f14b25cf55e6590232c7563ab15695a1d7bfd29","title":"Eras of business computing","url":"https://www.semanticscholar.org/paper/4f14b25cf55e6590232c7563ab15695a1d7bfd29","venue":"Adv. Comput.","year":2000},{"arxivId":null,"authors":[{"authorId":"1756937","name":"P. Machanick"}],"doi":null,"intent":["background"],"isInfluential":false,"paperId":"784b519e135ccd55e1e8b18e6ec373807951d778","title":"On the Value of Qualifications: Why go to University or Technikon?","url":"https://www.semanticscholar.org/paper/784b519e135ccd55e1e8b18e6ec373807951d778","venue":"","year":2000},{"arxivId":null,"authors":[{"authorId":"1715454","name":"N. Jouppi"},{"authorId":"2057805623","name":"S. Menon"},{"authorId":"1704733","name":"S. Sidiropoulos"}],"doi":null,"intent":["background"],"isInfluential":false,"paperId":"aa38d87923d66eb3587f5bd5fb23f52b78f90c57","title":"Circuit and Process Directions for Low-Voltage Swing Submicron BiCMOS","url":"https://www.semanticscholar.org/paper/aa38d87923d66eb3587f5bd5fb23f52b78f90c57","venue":"","year":1999},{"arxivId":null,"authors":[{"authorId":"1756937","name":"P. Machanick"},{"authorId":"2202677","name":"P. Salverda"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"5b5e28c6210369fe186f48a769b1aa510ad70811","title":"Implications of emerging DRAM technologies for the RAMpage memory hierarchy","url":"https://www.semanticscholar.org/paper/5b5e28c6210369fe186f48a769b1aa510ad70811","venue":"","year":1998},{"arxivId":null,"authors":[{"authorId":"1756937","name":"P. Machanick"},{"authorId":"2202677","name":"P. Salverda"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"744f2fcb47841f288cb11da3906e7d4cb9ceecc3","title":"Preliminary investigation of the RAMpage memory hierarchy","url":"https://www.semanticscholar.org/paper/744f2fcb47841f288cb11da3906e7d4cb9ceecc3","venue":"","year":1998},{"arxivId":null,"authors":[{"authorId":"2202677","name":"P. Salverda"}],"doi":null,"intent":["background"],"isInfluential":true,"paperId":"e8668647df7220a355c1442234e226c3ba5dad2c","title":"An SRAM Main Memory Model","url":"https://www.semanticscholar.org/paper/e8668647df7220a355c1442234e226c3ba5dad2c","venue":"","year":1997},{"arxivId":null,"authors":[{"authorId":"51411321","name":"Cristina Hristea"}],"doi":null,"intent":["background"],"isInfluential":false,"paperId":"1d3209cc498254eac8fc1fea0afd8a4d285b0be9","title":"Micro benchmarks for multiprocessor memory hierachy performance","url":"https://www.semanticscholar.org/paper/1d3209cc498254eac8fc1fea0afd8a4d285b0be9","venue":"","year":1997},{"arxivId":null,"authors":[{"authorId":"70397689","name":"R. Cantu"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"7c4a7ee8ab7b327a4469256c6ce94dafaab0bbb8","title":"An investigation of hardware and software mindsets","url":"https://www.semanticscholar.org/paper/7c4a7ee8ab7b327a4469256c6ce94dafaab0bbb8","venue":"","year":1996},{"arxivId":null,"authors":[{"authorId":"70397689","name":"R. Cantu"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"bc444b931bdc49eb4f966750253c2f8d45a15eb1","title":"Hardware and Software Mindsets","url":"https://www.semanticscholar.org/paper/bc444b931bdc49eb4f966750253c2f8d45a15eb1","venue":"","year":1996},{"arxivId":null,"authors":[{"authorId":"114167871","name":"Paul E. Mckenney Sequent"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"ddd247da296517ab1127d0f8b14bc0fcddbf787a","title":"Selecting Locking Primitives for Parallel Programs","url":"https://www.semanticscholar.org/paper/ddd247da296517ab1127d0f8b14bc0fcddbf787a","venue":"","year":1996},{"arxivId":null,"authors":[{"authorId":"2099464860","name":"ProgramsPaul E. McKenneySequent"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"99220b8f573aa6a3c7098943ff8b8960c610a3f2","title":"Selecting Locking Primitives for Parallel","url":"https://www.semanticscholar.org/paper/99220b8f573aa6a3c7098943ff8b8960c610a3f2","venue":"","year":1996},{"arxivId":null,"authors":[{"authorId":"2908362","name":"Marco Fillo"},{"authorId":"1715863","name":"S. Keckler"},{"authorId":"80724002","name":"W. Dally"},{"authorId":"1803049","name":"N. Carter"},{"authorId":"47658417","name":"Andrew Chang"},{"authorId":"21732846","name":"Yevgeny Gurevich"},{"authorId":"2158228302","name":"W. S. Lee"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"80f4272cbe4a6db122ee9a1b749029eafdf1d0e3","title":"The Mmmachine Multicomputer","url":"https://www.semanticscholar.org/paper/80f4272cbe4a6db122ee9a1b749029eafdf1d0e3","venue":"","year":1995},{"arxivId":null,"authors":[{"authorId":"1817241","name":"P. McKenney"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"548881dec00d12d5f35e775dad128177f8c10168","title":"Diierential Prooling","url":"https://www.semanticscholar.org/paper/548881dec00d12d5f35e775dad128177f8c10168","venue":"","year":1995},{"arxivId":null,"authors":[{"authorId":"2060304312","name":"DesignTimothy J. Stanley"},{"authorId":"1751516","name":"T. Mudge"},{"authorId":"2080577997","name":"Beal StreetAdvanced"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"674c1416ae11ee0efd33e6eaec2cf2da61ed52fc","title":"A Parallel Genetic Algorithm for Multiobjective Microprocessor Design 1 Microprocessor Design Problem","url":"https://www.semanticscholar.org/paper/674c1416ae11ee0efd33e6eaec2cf2da61ed52fc","venue":"","year":1995},{"arxivId":null,"authors":[{"authorId":"2105109761","name":"LoadsStefanos"},{"authorId":"1394140853","name":"Damianakis"},{"authorId":"49243317","name":"Kai Li"},{"authorId":"2067373940","name":"Anne"},{"authorId":"2100328796","name":"RogersDepartment"}],"doi":null,"intent":["background"],"isInfluential":false,"paperId":"2daed5870865349f33d16a154f73787bb16c842a","title":"An Analysis of a Combined Hardware-softwareMechanism for Speculative","url":"https://www.semanticscholar.org/paper/2daed5870865349f33d16a154f73787bb16c842a","venue":"","year":1994},{"arxivId":null,"authors":[{"authorId":"122014900","name":"Van Peursem"},{"authorId":"2073500904","name":"James Edward"}],"doi":"10.31274/RTD-180813-9760","intent":[],"isInfluential":false,"paperId":"5e3ec38e76e037781244e464af509332f750125c","title":"A new hardware prefetching scheme based on dynamic interpretation of the instruction stream","url":"https://www.semanticscholar.org/paper/5e3ec38e76e037781244e464af509332f750125c","venue":"","year":1994},{"arxivId":null,"authors":[{"authorId":"1703329","name":"J. Hoe"}],"doi":null,"intent":["background"],"isInfluential":false,"paperId":"cd3d753b3c9c48f063e0780285cd3778408985a9","title":"Effective parallel computation on workstation cluster with a user-level communication network","url":"https://www.semanticscholar.org/paper/cd3d753b3c9c48f063e0780285cd3778408985a9","venue":"","year":1994},{"arxivId":null,"authors":[{"authorId":"144967224","name":"A. Miller"},{"authorId":"2730723","name":"A. Gunzinger"}],"doi":"10.1109/ICNN.1994.374845","intent":[],"isInfluential":false,"paperId":"70afe360f5004d01735fa5c7866f0a3089e9ffe5","title":"Neural net simulation on parallel computers","url":"https://www.semanticscholar.org/paper/70afe360f5004d01735fa5c7866f0a3089e9ffe5","venue":"Proceedings of 1994 IEEE International Conference on Neural Networks (ICNN'94)","year":1994},{"arxivId":null,"authors":[{"authorId":"1783241","name":"Takaya Arita"},{"authorId":"143626897","name":"Hiromitsu Takagi"},{"authorId":"11537680","name":"M. Sowa"}],"doi":"10.1109/HICSS.1994.323154","intent":[],"isInfluential":false,"paperId":"f76192855f679ca413fbcd34e6ee89ff76be7144","title":"V++: an instruction-restructurable processor architecture","url":"https://www.semanticscholar.org/paper/f76192855f679ca413fbcd34e6ee89ff76be7144","venue":"1994 Proceedings of the Twenty-Seventh Hawaii International Conference on System Sciences","year":1994},{"arxivId":null,"authors":[{"authorId":"1708269","name":"M. Martonosi"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"71486129fd8ca17e9ae2fbdef984f82dac85d1c3","title":"Analyzing and tuning memory performance in sequential and parallel programs","url":"https://www.semanticscholar.org/paper/71486129fd8ca17e9ae2fbdef984f82dac85d1c3","venue":"","year":1994},{"arxivId":null,"authors":[{"authorId":"145696894","name":"Hiroshi Nakamura"},{"authorId":"2428090","name":"K. Nakazawa"},{"authorId":"2118386403","name":"Han Li"},{"authorId":"2085108281","name":"Hiromitsu Imori"},{"authorId":"2616076","name":"T. Boku"},{"authorId":"3162621","name":"Ikuo Nakata"},{"authorId":"2071625628","name":"Yoshiyuki Yamashita"}],"doi":"10.1109/HICSS.1994.323156","intent":["background"],"isInfluential":false,"paperId":"5e35ed3a7595bb5721379fabe03e6fa9b2eff92c","title":"Evaluation of pseudo vector processor based on slide-windowed registers","url":"https://www.semanticscholar.org/paper/5e35ed3a7595bb5721379fabe03e6fa9b2eff92c","venue":"1994 Proceedings of the Twenty-Seventh Hawaii International Conference on System Sciences","year":1994},{"arxivId":null,"authors":[{"authorId":"34644975","name":"J. Dennis"},{"authorId":"50318619","name":"G. Gao"}],"doi":"10.1007/978-1-4615-2698-8_1","intent":[],"isInfluential":false,"paperId":"4f9409641b2cae0b30978f9e3d0ce14ff3a35017","title":"Multithreaded Architectures: Principles, Projects, and Issues","url":"https://www.semanticscholar.org/paper/4f9409641b2cae0b30978f9e3d0ce14ff3a35017","venue":"Multithreaded Computer Architecture","year":1994},{"arxivId":null,"authors":[{"authorId":"1757712","name":"S. Gjessing"},{"authorId":"145819457","name":"G. Stone"}],"doi":"10.1109/HICSS.1994.323176","intent":[],"isInfluential":false,"paperId":"20badf8911faa618a7ca7d5c4a2dc046edf7ce7c","title":"Performance of the RamLink memory architecture","url":"https://www.semanticscholar.org/paper/20badf8911faa618a7ca7d5c4a2dc046edf7ce7c","venue":"1994 Proceedings of the Twenty-Seventh Hawaii International Conference on System Sciences","year":1994},{"arxivId":null,"authors":[{"authorId":"2071704107","name":"Tim Oliver"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"266455cc2c3e1d91d8b29de1e1f8a5bcafd58f4c","title":"The design of numerical algorithms for transputer systems","url":"https://www.semanticscholar.org/paper/266455cc2c3e1d91d8b29de1e1f8a5bcafd58f4c","venue":"","year":1993},{"arxivId":null,"authors":[{"authorId":"1817241","name":"P. McKenney"},{"authorId":"3063348","name":"K. Dove"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"b516dccc19944bcc1c59b1d97cd083f41b09ab21","title":"Eecient Demultiplexing of Incoming Tcp Packets Sqn Tr92-01","url":"https://www.semanticscholar.org/paper/b516dccc19944bcc1c59b1d97cd083f41b09ab21","venue":"","year":1993},{"arxivId":null,"authors":[{"authorId":"2096243032","name":"PerformanceMichael K. Gschwind"},{"authorId":"2104061308","name":"Thomas J. Pietschfmike"}],"doi":null,"intent":["background"],"isInfluential":false,"paperId":"b23b3a3448ee016dc35949cb2b7168abd8e38b15","title":"A Smart Cache for Improved Vector","url":"https://www.semanticscholar.org/paper/b23b3a3448ee016dc35949cb2b7168abd8e38b15","venue":"","year":1993},{"arxivId":null,"authors":[{"authorId":"1772214","name":"P. Stenstr\u00f6m"},{"authorId":"2065218104","name":"H. Nilsson"},{"authorId":"1806418","name":"J. Skeppstedt"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"cd45ed6884d788b3a7419ee5b9ce9168616ca58c","title":"Using Graphics and Animation to Visulize Instruction Pipelining and its Hazards","url":"https://www.semanticscholar.org/paper/cd45ed6884d788b3a7419ee5b9ce9168616ca58c","venue":"","year":1993},{"arxivId":null,"authors":[{"authorId":"2138855","name":"D. Xiong"}],"doi":"10.1016/0965-8564(95)90248-1","intent":[],"isInfluential":false,"paperId":"1e06356d7864543db46cc859c13538475192bf86","title":"Strategies for real-time spatial analysis in a gis framework : an application to real-time traffic flow modeling on massively parallel computers /","url":"https://www.semanticscholar.org/paper/1e06356d7864543db46cc859c13538475192bf86","venue":"","year":1993},{"arxivId":null,"authors":[{"authorId":"2061132094","name":"John Nguyen"},{"authorId":"144691896","name":"S. A. Ward"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"dc01ba4898fde46c9da78cdd44cbac3190a6e7b2","title":"Compiler analysis to implement point-to-point synchronization in parallel programs","url":"https://www.semanticscholar.org/paper/dc01ba4898fde46c9da78cdd44cbac3190a6e7b2","venue":"","year":1993},{"arxivId":null,"authors":[{"authorId":"2832167","name":"Dake Liu"},{"authorId":"144278619","name":"C. Svensson"}],"doi":"10.1109/4.179198","intent":[],"isInfluential":false,"paperId":"b8e5ff5daf1640c2fa92d6432ea4009bd75261f2","title":"Trading speed for low power by choice of supply and threshold voltages","url":"https://www.semanticscholar.org/paper/b8e5ff5daf1640c2fa92d6432ea4009bd75261f2","venue":"","year":1993},{"arxivId":null,"authors":[{"authorId":"93784243","name":"H. Kroger"},{"authorId":"48643889","name":"U. Ghoshal"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"3b455135c492023b1ab94b64dacd86d27ca652a5","title":"CAN SUPERCONDUCTIVE DIGITAL SYSTEMS COMPETE WITH SEMICOND","url":"https://www.semanticscholar.org/paper/3b455135c492023b1ab94b64dacd86d27ca652a5","venue":"","year":1993},{"arxivId":null,"authors":[{"authorId":"144414812","name":"F. R. Bailey"},{"authorId":"35124559","name":"H. Simon"}],"doi":"10.2514/6.1992-2734","intent":[],"isInfluential":false,"paperId":"94969fa0a9a2f719891aa9b8bddbcffc95ade9ec","title":"Future directions in computing and CFD","url":"https://www.semanticscholar.org/paper/94969fa0a9a2f719891aa9b8bddbcffc95ade9ec","venue":"","year":1992},{"arxivId":null,"authors":[{"authorId":"46568282","name":"D. Nagle"},{"authorId":"145556658","name":"R. Uhlig"},{"authorId":"1751516","name":"T. Mudge"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"0bc6c71037c6a761766683fafdc2b04177dc4219","title":"Monster : a tool for analyzing the interaction between operating systems and computer architectures","url":"https://www.semanticscholar.org/paper/0bc6c71037c6a761766683fafdc2b04177dc4219","venue":"","year":1992},{"arxivId":null,"authors":[{"authorId":"1839978","name":"G. C. Fox"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"9a57f36b2067b00d0a21bfd7a7cfd01b2ffdcffc","title":"Prospects for Parallel Computing 1992","url":"https://www.semanticscholar.org/paper/9a57f36b2067b00d0a21bfd7a7cfd01b2ffdcffc","venue":"","year":1992},{"arxivId":null,"authors":[{"authorId":"1817192","name":"Corinna G. Lee"}],"doi":null,"intent":["background"],"isInfluential":false,"paperId":"9cf32de9f9895bc6e02a6dd468936849ad254af7","title":"Code optimizers and register organizations for vector architectures","url":"https://www.semanticscholar.org/paper/9cf32de9f9895bc6e02a6dd468936849ad254af7","venue":"","year":1992},{"arxivId":null,"authors":[{"authorId":"1817241","name":"P. McKenney"},{"authorId":"2327092","name":"G. Graunke"}],"doi":"10.1109/HPCS.1992.759449","intent":[],"isInfluential":false,"paperId":"8897208869ca96db1c1bf9e853d45a48ebe04578","title":"Efficient buffer allocation on shared-memory multiprocessors","url":"https://www.semanticscholar.org/paper/8897208869ca96db1c1bf9e853d45a48ebe04578","venue":"IEEE Workshop on the Architecture and Implementation of High Performance Communication Subsystems","year":1992},{"arxivId":null,"authors":[{"authorId":"73071111","name":"F. Ho\u03b2feld"}],"doi":"10.1007/978-3-642-77382-2_35","intent":[],"isInfluential":false,"paperId":"b711dcb065e0bf6b64b62438bfa8b55aec3d1432","title":"\u201cGrand Challenges\u201d - wie weit tragen die Antworten des Supercomputing?","url":"https://www.semanticscholar.org/paper/b711dcb065e0bf6b64b62438bfa8b55aec3d1432","venue":"","year":1992},{"arxivId":null,"authors":[{"authorId":"3260482","name":"D. Pre\u00dfmar"}],"doi":"10.1007/978-3-322-86127-6_15","intent":[],"isInfluential":false,"paperId":"7a22b274f5538dc4e44883661fbdf70020dc0c04","title":"Betriebswirtschaftliche Planung und mathematische Optimierung","url":"https://www.semanticscholar.org/paper/7a22b274f5538dc4e44883661fbdf70020dc0c04","venue":"","year":1992},{"arxivId":null,"authors":[{"authorId":"46211484","name":"R. P."}],"doi":null,"intent":[],"isInfluential":false,"paperId":"b13a22877bbb65e8f11086325e236e7d85e1d609","title":"N 9 4-1 8 Low Power Signal Processing Research at Stanford","url":"https://www.semanticscholar.org/paper/b13a22877bbb65e8f11086325e236e7d85e1d609","venue":"","year":null},{"arxivId":null,"authors":[],"doi":null,"intent":[],"isInfluential":false,"paperId":"d4d589b26fe4c33d678600556b19e0a5ea9df7fe","title":"Introduction 1.1 Introduction 1.2 Why Parallel Architecture","url":"https://www.semanticscholar.org/paper/d4d589b26fe4c33d678600556b19e0a5ea9df7fe","venue":"","year":null},{"arxivId":null,"authors":[{"authorId":"46211484","name":"R. P."}],"doi":null,"intent":["methodology"],"isInfluential":false,"paperId":"793b8d18d3b097306f3e7340c6451c7eb5642a08","title":"N 9 4-1 8 Low Power Signal Processing Research at Stanford","url":"https://www.semanticscholar.org/paper/793b8d18d3b097306f3e7340c6451c7eb5642a08","venue":"","year":null}],"corpusId":16547464,"doi":"10.1109/2.84896","fieldsOfStudy":["Computer Science"],"influentialCitationCount":2,"isOpenAccess":false,"isPublisherLicensed":true,"is_open_access":false,"is_publisher_licensed":true,"numCitedBy":150,"numCiting":17,"paperId":"7b496fc10c54f6c4cfa504d3e019e8a66310ca5c","references":[{"arxivId":null,"authors":[{"authorId":"24981170","name":"D. W. Wall"}],"doi":"10.1145/106972.106991","intent":[],"isInfluential":false,"paperId":"cbd57131407afdcf0c6acf42e02bd70d6de461d8","title":"Limits of instruction-level parallelism","url":"https://www.semanticscholar.org/paper/cbd57131407afdcf0c6acf42e02bd70d6de461d8","venue":"ASPLOS IV","year":1991},{"arxivId":null,"authors":[{"authorId":"1754655","name":"G. Sohi"},{"authorId":"47716476","name":"M. Franklin"}],"doi":"10.1145/106972.106980","intent":[],"isInfluential":false,"paperId":"a8fff0734b157fce19f3357d0a78eb31de5f3e02","title":"High-bandwidth data memory systems for superscalar processors","url":"https://www.semanticscholar.org/paper/a8fff0734b157fce19f3357d0a78eb31de5f3e02","venue":"ASPLOS IV","year":1991},{"arxivId":null,"authors":[{"authorId":"2607345","name":"D. Chaiken"},{"authorId":"144414562","name":"C. Fields"},{"authorId":"2067830822","name":"K. Kurihara"},{"authorId":"2248723704","name":"A. Agarwal"}],"doi":"10.1109/2.55500","intent":[],"isInfluential":false,"paperId":"de94a5fb88a7cf10ec1fdf60c746cff1e3577fad","title":"Directory-based cache coherence in large-scale multiprocessors","url":"https://www.semanticscholar.org/paper/de94a5fb88a7cf10ec1fdf60c746cff1e3577fad","venue":"Computer","year":1990},{"arxivId":null,"authors":[{"authorId":"2084443902","name":"Goosen"},{"authorId":"1759787","name":"D. Cheriton"},{"authorId":"2229017583","name":"Pre"},{"authorId":"40256260","name":"Anthony T. Laundrie"},{"authorId":"1754655","name":"G. Sohi"},{"authorId":"133835043","name":"D. James"},{"authorId":"1757712","name":"S. Gjessing"},{"authorId":"2010395","name":"D. Gustavson"}],"doi":"10.1109/2.55503","intent":[],"isInfluential":false,"paperId":"133b8ac84cd8824a068bcbbc98fe3ed922374fff","title":"Distributed-directory scheme: scalable coherent interface","url":"https://www.semanticscholar.org/paper/133b8ac84cd8824a068bcbbc98fe3ed922374fff","venue":"Computer","year":1990},{"arxivId":null,"authors":[{"authorId":"2143366","name":"S. Przybylski"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"eb39432f4325815f24df134405798e410700c5d1","title":"Cache and memory hierarchy design: a performance-directed approach","url":"https://www.semanticscholar.org/paper/eb39432f4325815f24df134405798e410700c5d1","venue":"","year":1990},{"arxivId":null,"authors":[{"authorId":"1715454","name":"N. Jouppi"}],"doi":"10.1109/12.40844","intent":[],"isInfluential":false,"paperId":"cfe6f7b69dda2ae6753bfcb5719e1ea273dcf516","title":"The Nonuniform Distribution of Instruction-Level and Machine Parallelism and Its Effect on Performance","url":"https://www.semanticscholar.org/paper/cfe6f7b69dda2ae6753bfcb5719e1ea273dcf516","venue":"IEEE Trans. Computers","year":1989},{"arxivId":null,"authors":[{"authorId":"2219700682","name":"Michael D. Smith"},{"authorId":"2109890759","name":"Mike Johnson"},{"authorId":"144764327","name":"M. Horowitz"}],"doi":"10.1145/70082.68209","intent":[],"isInfluential":false,"paperId":"00bcfa2b5f79882620237e818943c60efeba222c","title":"Limits on multiple instruction issue","url":"https://www.semanticscholar.org/paper/00bcfa2b5f79882620237e818943c60efeba222c","venue":"ASPLOS III","year":1989},{"arxivId":null,"authors":[{"authorId":"1715454","name":"N. Jouppi"},{"authorId":"24981170","name":"D. W. Wall"}],"doi":"10.1145/70082.68207","intent":[],"isInfluential":false,"paperId":"e38ffb272b5128d05818876fa382f3e5044843f8","title":"Available instruction-level parallelism for superscalar and superpipelined machines","url":"https://www.semanticscholar.org/paper/e38ffb272b5128d05818876fa382f3e5044843f8","venue":"ASPLOS III","year":1989},{"arxivId":null,"authors":[{"authorId":"144888943","name":"M. Hill"}],"doi":"10.1109/2.16187","intent":[],"isInfluential":false,"paperId":"c5f2aa7e7184c60d4c20621d3514a825b6d9f66a","title":"A case for direct-mapped caches","url":"https://www.semanticscholar.org/paper/c5f2aa7e7184c60d4c20621d3514a825b6d9f66a","venue":"Computer","year":1988},{"arxivId":null,"authors":[{"authorId":"2047589468","name":"Sah Chih-Tang"}],"doi":"10.1109/5.16328","intent":[],"isInfluential":false,"paperId":"14b11936e64c3535276f05e52eb2ac60be6007a1","title":"Evolution of the MOS transistor-from conception to VLSI","url":"https://www.semanticscholar.org/paper/14b11936e64c3535276f05e52eb2ac60be6007a1","venue":"Proc. IEEE","year":1988},{"arxivId":null,"authors":[{"authorId":"1701130","name":"D. Patterson"},{"authorId":"1772133","name":"J. Hennessy"}],"doi":null,"intent":[],"isInfluential":false,"paperId":"bccb4ff16f52113a93cde7025a82f581695beb19","title":"Computer Architecture: A Quantitative Approach","url":"https://www.semanticscholar.org/paper/bccb4ff16f52113a93cde7025a82f581695beb19","venue":"","year":1969},{"arxivId":null,"authors":[{"authorId":"2034304","name":"H. Bakoglu"},{"authorId":"2479924","name":"G. Grohoski"},{"authorId":"145731587","name":"L. E. Thatcher"},{"authorId":"33072839","name":"J. Kahle"},{"authorId":"144046725","name":"C. R. Moore"},{"authorId":"2082501035","name":"David P. Tuttle"},{"authorId":"2094767221","name":"Warren E. Maule"},{"authorId":"11044214","name":"W. R. Hardell"},{"authorId":"31704123","name":"Dwain A. Hicks"},{"authorId":"11025556","name":"M. Nguyenphu"},{"authorId":"2223733","name":"R. Montoye"},{"authorId":"145993658","name":"W. T. Glover"},{"authorId":"2168289","name":"Sudhir Dhawan"}],"doi":"10.1109/CMPCON.1990.63669","intent":[],"isInfluential":false,"paperId":"cc0d8da76a15a67f2981697ed5c31baeb28dabf4","title":"IBM second-generation RISC machine organization","url":"https://www.semanticscholar.org/paper/cc0d8da76a15a67f2981697ed5c31baeb28dabf4","venue":"Digest of Papers Compcon Spring '90. Thirty-Fifth IEEE Computer Society International Conference on Intellectual Leverage","year":1990},{"arxivId":null,"authors":[{"authorId":"2010395","name":"D. Gustavson"}],"doi":"10.1109/CMPCON.1989.301989","intent":[],"isInfluential":false,"paperId":"333f0d7c74b3a27a1f4ecf20d8fe7324cfda8324","title":"Scalable coherent interface","url":"https://www.semanticscholar.org/paper/333f0d7c74b3a27a1f4ecf20d8fe7324cfda8324","venue":"Digest of Papers. COMPCON Spring 89. Thirty-Fourth IEEE Computer Society International Conference: Intellectual Leverage","year":1989},{"arxivId":null,"authors":[{"authorId":"17141020","name":"C. Mead"},{"authorId":"7249370","name":"L. Conway"}],"doi":"10.1201/9781439897324","intent":["background"],"isInfluential":true,"paperId":"4b4aca407d90bcadc82474b78388a24901051985","title":"Introduction to VLSI systems","url":"https://www.semanticscholar.org/paper/4b4aca407d90bcadc82474b78388a24901051985","venue":"","year":1978},{"arxivId":null,"authors":[{"authorId":"144620977","name":"G. Bell"},{"authorId":"50085498","name":"W. Strecker"}],"doi":"10.1145/800110.803541","intent":[],"isInfluential":false,"paperId":"f4a014bb728b32b9bb1a9cf310befa88141199c5","title":"Computer structures: What have we learned from the PDP-11?","url":"https://www.semanticscholar.org/paper/f4a014bb728b32b9bb1a9cf310befa88141199c5","venue":"ISCA","year":1976}],"s2FieldsOfStudy":[{"category":"Computer Science","source":"external"},{"category":"Computer Science","source":"s2-fos-model"},{"category":"Engineering","source":"s2-fos-model"}],"title":"Computer technology and architecture: an evolving interaction","topics":[{"topic":"Central processing unit","topicId":"2752","url":"https://www.semanticscholar.org/topic/2752"},{"topic":"Multiprocessing","topicId":"900","url":"https://www.semanticscholar.org/topic/900"},{"topic":"Computer architecture","topicId":"19273","url":"https://www.semanticscholar.org/topic/19273"},{"topic":"Pipeline (computing)","topicId":"3598681","url":"https://www.semanticscholar.org/topic/3598681"},{"topic":"Computer performance","topicId":"122225","url":"https://www.semanticscholar.org/topic/122225"},{"topic":"Image scaling","topicId":"3237","url":"https://www.semanticscholar.org/topic/3237"}],"url":"https://www.semanticscholar.org/paper/7b496fc10c54f6c4cfa504d3e019e8a66310ca5c","venue":"Computer","year":1991}
