$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 8 # in [7:0] $end
  $var wire 8 $ out [7:0] $end
  $scope module hello $end
   $var wire 8 % in [7:0] $end
   $var wire 8 & out [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b01101000 #
b01101000 $
b01101000 %
b01101000 &
#1
b01100101 #
b01100101 $
b01100101 %
b01100101 &
#2
b01101100 #
b01101100 $
b01101100 %
b01101100 &
#3
#4
b01101111 #
b01101111 $
b01101111 %
b01101111 &
#5
b00100000 #
b00100000 $
b00100000 %
b00100000 &
#6
b01110111 #
b01110111 $
b01110111 %
b01110111 &
#7
b01101111 #
b01101111 $
b01101111 %
b01101111 &
#8
b01110010 #
b01110010 $
b01110010 %
b01110010 &
#9
b01101100 #
b01101100 $
b01101100 %
b01101100 &
#10
b01100100 #
b01100100 $
b01100100 %
b01100100 &
#11
#12
#13
#14
