
TRACKER_2020.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c0ac  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000458  0800c240  0800c240  0001c240  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c698  0800c698  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800c698  0800c698  0001c698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c6a0  0800c6a0  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c6a0  0800c6a0  0001c6a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c6a4  0800c6a4  0001c6a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800c6a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000010e4  200001f8  0800c8a0  000201f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200012dc  0800c8a0  000212dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001300f  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000269f  00000000  00000000  00033237  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001208  00000000  00000000  000358d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001100  00000000  00000000  00036ae0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023103  00000000  00000000  00037be0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d8f0  00000000  00000000  0005ace3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d2883  00000000  00000000  000685d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013ae56  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b40  00000000  00000000  0013aed4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f8 	.word	0x200001f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c224 	.word	0x0800c224

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	0800c224 	.word	0x0800c224

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <HMC5883L_initialize>:
 * averaging, 15 Hz data output rate, normal measurement bias, a,d 1090 gain (in
 * terms of LSB/Gauss). Be sure to adjust any settings you need specifically
 * after initialization, especially the gain settings if you happen to be seeing
 * a lot of -4096 values (see the datasheet for mor information).
 */
void HMC5883L_initialize() {
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
    devAddr = HMC5883L_DEFAULT_ADDRESS;
 8000f8c:	4b08      	ldr	r3, [pc, #32]	; (8000fb0 <HMC5883L_initialize+0x28>)
 8000f8e:	221e      	movs	r2, #30
 8000f90:	701a      	strb	r2, [r3, #0]
    // write CONFIG_A register
    I2Cdev_writeByte(devAddr, HMC5883L_RA_CONFIG_A,
 8000f92:	4b07      	ldr	r3, [pc, #28]	; (8000fb0 <HMC5883L_initialize+0x28>)
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	2270      	movs	r2, #112	; 0x70
 8000f98:	2100      	movs	r1, #0
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f000 f944 	bl	8001228 <I2Cdev_writeByte>
        (HMC5883L_AVERAGING_8 << (HMC5883L_CRA_AVERAGE_BIT - HMC5883L_CRA_AVERAGE_LENGTH + 1)) |
        (HMC5883L_RATE_15     << (HMC5883L_CRA_RATE_BIT - HMC5883L_CRA_RATE_LENGTH + 1)) |
        (HMC5883L_BIAS_NORMAL << (HMC5883L_CRA_BIAS_BIT - HMC5883L_CRA_BIAS_LENGTH + 1)));

    // write CONFIG_B register
    HMC5883L_setGain(HMC5883L_GAIN_1090);
 8000fa0:	2001      	movs	r0, #1
 8000fa2:	f000 f831 	bl	8001008 <HMC5883L_setGain>

    // write MODE register
    HMC5883L_setMode(HMC5883L_MODE_CONTINUOUS);
 8000fa6:	2000      	movs	r0, #0
 8000fa8:	f000 f842 	bl	8001030 <HMC5883L_setMode>
}
 8000fac:	bf00      	nop
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	20000214 	.word	0x20000214

08000fb4 <HMC5883L_testConnection>:

/** Verify the I2C connection.
 * Make sure the device is connected and responds as expected.
 * @return True if connection is valid, false otherwise
 */
bool HMC5883L_testConnection() {
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af02      	add	r7, sp, #8
    if (I2Cdev_readBytes(devAddr, HMC5883L_RA_ID_A, 3, buffer, 0) == 3) {
 8000fba:	4b11      	ldr	r3, [pc, #68]	; (8001000 <HMC5883L_testConnection+0x4c>)
 8000fbc:	7818      	ldrb	r0, [r3, #0]
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	9300      	str	r3, [sp, #0]
 8000fc2:	4b10      	ldr	r3, [pc, #64]	; (8001004 <HMC5883L_testConnection+0x50>)
 8000fc4:	2203      	movs	r2, #3
 8000fc6:	210a      	movs	r1, #10
 8000fc8:	f000 f8f6 	bl	80011b8 <I2Cdev_readBytes>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b03      	cmp	r3, #3
 8000fd0:	d112      	bne.n	8000ff8 <HMC5883L_testConnection+0x44>
        return (buffer[0] == 'H' && buffer[1] == '4' && buffer[2] == '3');
 8000fd2:	4b0c      	ldr	r3, [pc, #48]	; (8001004 <HMC5883L_testConnection+0x50>)
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	2b48      	cmp	r3, #72	; 0x48
 8000fd8:	d109      	bne.n	8000fee <HMC5883L_testConnection+0x3a>
 8000fda:	4b0a      	ldr	r3, [pc, #40]	; (8001004 <HMC5883L_testConnection+0x50>)
 8000fdc:	785b      	ldrb	r3, [r3, #1]
 8000fde:	2b34      	cmp	r3, #52	; 0x34
 8000fe0:	d105      	bne.n	8000fee <HMC5883L_testConnection+0x3a>
 8000fe2:	4b08      	ldr	r3, [pc, #32]	; (8001004 <HMC5883L_testConnection+0x50>)
 8000fe4:	789b      	ldrb	r3, [r3, #2]
 8000fe6:	2b33      	cmp	r3, #51	; 0x33
 8000fe8:	d101      	bne.n	8000fee <HMC5883L_testConnection+0x3a>
 8000fea:	2301      	movs	r3, #1
 8000fec:	e000      	b.n	8000ff0 <HMC5883L_testConnection+0x3c>
 8000fee:	2300      	movs	r3, #0
 8000ff0:	f003 0301 	and.w	r3, r3, #1
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	e000      	b.n	8000ffa <HMC5883L_testConnection+0x46>
    }
    return false;
 8000ff8:	2300      	movs	r3, #0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	20000214 	.word	0x20000214
 8001004:	20000218 	.word	0x20000218

08001008 <HMC5883L_setGain>:
 * @see getGain()
 * @see HMC5883L_RA_CONFIG_B
 * @see HMC5883L_CRB_GAIN_BIT
 * @see HMC5883L_CRB_GAIN_LENGTH
 */
void HMC5883L_setGain(uint8_t gain) {
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	71fb      	strb	r3, [r7, #7]
    // use this method to guarantee that bits 4-0 are set to zero, which is a
    // requirement specified in the datasheet; it's actually more efficient than
    // using the I2Cdev.writeBits method
    I2Cdev_writeByte(devAddr, HMC5883L_RA_CONFIG_B, gain << (HMC5883L_CRB_GAIN_BIT - HMC5883L_CRB_GAIN_LENGTH + 1));
 8001012:	4b06      	ldr	r3, [pc, #24]	; (800102c <HMC5883L_setGain+0x24>)
 8001014:	7818      	ldrb	r0, [r3, #0]
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	015b      	lsls	r3, r3, #5
 800101a:	b2db      	uxtb	r3, r3
 800101c:	461a      	mov	r2, r3
 800101e:	2101      	movs	r1, #1
 8001020:	f000 f902 	bl	8001228 <I2Cdev_writeByte>
}
 8001024:	bf00      	nop
 8001026:	3708      	adds	r7, #8
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	20000214 	.word	0x20000214

08001030 <HMC5883L_setMode>:
 * @see HMC5883L_MODE_IDLE
 * @see HMC5883L_RA_MODE
 * @see HMC5883L_MODEREG_BIT
 * @see HMC5883L_MODEREG_LENGTH
 */
void HMC5883L_setMode(uint8_t newMode) {
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	71fb      	strb	r3, [r7, #7]
    // use this method to guarantee that bits 7-2 are set to zero, which is a
    // requirement specified in the datasheet; it's actually more efficient than
    // using the I2Cdev.writeBits method
    I2Cdev_writeByte(devAddr, HMC5883L_RA_MODE, newMode << (HMC5883L_MODEREG_BIT - HMC5883L_MODEREG_LENGTH + 1));
 800103a:	4b07      	ldr	r3, [pc, #28]	; (8001058 <HMC5883L_setMode+0x28>)
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	79fa      	ldrb	r2, [r7, #7]
 8001040:	2102      	movs	r1, #2
 8001042:	4618      	mov	r0, r3
 8001044:	f000 f8f0 	bl	8001228 <I2Cdev_writeByte>
    mode = newMode; // track to tell if we have to clear bit 7 after a read
 8001048:	4a04      	ldr	r2, [pc, #16]	; (800105c <HMC5883L_setMode+0x2c>)
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	7013      	strb	r3, [r2, #0]
}
 800104e:	bf00      	nop
 8001050:	3708      	adds	r7, #8
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20000214 	.word	0x20000214
 800105c:	2000021e 	.word	0x2000021e

08001060 <HMC5883L_getHeading>:
 * @param x 16-bit signed integer container for X-axis heading
 * @param y 16-bit signed integer container for Y-axis heading
 * @param z 16-bit signed integer container for Z-axis heading
 * @see HMC5883L_RA_DATAX_H
 */
void HMC5883L_getHeading(int16_t *x, int16_t *y, int16_t *z) {
 8001060:	b580      	push	{r7, lr}
 8001062:	b086      	sub	sp, #24
 8001064:	af02      	add	r7, sp, #8
 8001066:	60f8      	str	r0, [r7, #12]
 8001068:	60b9      	str	r1, [r7, #8]
 800106a:	607a      	str	r2, [r7, #4]
    I2Cdev_readBytes(devAddr, HMC5883L_RA_DATAX_H, 6, buffer, 0);
 800106c:	4b1c      	ldr	r3, [pc, #112]	; (80010e0 <HMC5883L_getHeading+0x80>)
 800106e:	7818      	ldrb	r0, [r3, #0]
 8001070:	2300      	movs	r3, #0
 8001072:	9300      	str	r3, [sp, #0]
 8001074:	4b1b      	ldr	r3, [pc, #108]	; (80010e4 <HMC5883L_getHeading+0x84>)
 8001076:	2206      	movs	r2, #6
 8001078:	2103      	movs	r1, #3
 800107a:	f000 f89d 	bl	80011b8 <I2Cdev_readBytes>
    if (mode == HMC5883L_MODE_SINGLE) I2Cdev_writeByte(devAddr, HMC5883L_RA_MODE, HMC5883L_MODE_SINGLE << (HMC5883L_MODEREG_BIT - HMC5883L_MODEREG_LENGTH + 1));
 800107e:	4b1a      	ldr	r3, [pc, #104]	; (80010e8 <HMC5883L_getHeading+0x88>)
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	2b01      	cmp	r3, #1
 8001084:	d106      	bne.n	8001094 <HMC5883L_getHeading+0x34>
 8001086:	4b16      	ldr	r3, [pc, #88]	; (80010e0 <HMC5883L_getHeading+0x80>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	2201      	movs	r2, #1
 800108c:	2102      	movs	r1, #2
 800108e:	4618      	mov	r0, r3
 8001090:	f000 f8ca 	bl	8001228 <I2Cdev_writeByte>
    *x = (((int16_t)buffer[0]) << 8) | buffer[1];
 8001094:	4b13      	ldr	r3, [pc, #76]	; (80010e4 <HMC5883L_getHeading+0x84>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	021b      	lsls	r3, r3, #8
 800109a:	b21a      	sxth	r2, r3
 800109c:	4b11      	ldr	r3, [pc, #68]	; (80010e4 <HMC5883L_getHeading+0x84>)
 800109e:	785b      	ldrb	r3, [r3, #1]
 80010a0:	b21b      	sxth	r3, r3
 80010a2:	4313      	orrs	r3, r2
 80010a4:	b21a      	sxth	r2, r3
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	801a      	strh	r2, [r3, #0]
    *y = (((int16_t)buffer[4]) << 8) | buffer[5];
 80010aa:	4b0e      	ldr	r3, [pc, #56]	; (80010e4 <HMC5883L_getHeading+0x84>)
 80010ac:	791b      	ldrb	r3, [r3, #4]
 80010ae:	021b      	lsls	r3, r3, #8
 80010b0:	b21a      	sxth	r2, r3
 80010b2:	4b0c      	ldr	r3, [pc, #48]	; (80010e4 <HMC5883L_getHeading+0x84>)
 80010b4:	795b      	ldrb	r3, [r3, #5]
 80010b6:	b21b      	sxth	r3, r3
 80010b8:	4313      	orrs	r3, r2
 80010ba:	b21a      	sxth	r2, r3
 80010bc:	68bb      	ldr	r3, [r7, #8]
 80010be:	801a      	strh	r2, [r3, #0]
    *z = (((int16_t)buffer[2]) << 8) | buffer[3];
 80010c0:	4b08      	ldr	r3, [pc, #32]	; (80010e4 <HMC5883L_getHeading+0x84>)
 80010c2:	789b      	ldrb	r3, [r3, #2]
 80010c4:	021b      	lsls	r3, r3, #8
 80010c6:	b21a      	sxth	r2, r3
 80010c8:	4b06      	ldr	r3, [pc, #24]	; (80010e4 <HMC5883L_getHeading+0x84>)
 80010ca:	78db      	ldrb	r3, [r3, #3]
 80010cc:	b21b      	sxth	r3, r3
 80010ce:	4313      	orrs	r3, r2
 80010d0:	b21a      	sxth	r2, r3
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	801a      	strh	r2, [r3, #0]
}
 80010d6:	bf00      	nop
 80010d8:	3710      	adds	r7, #16
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	20000214 	.word	0x20000214
 80010e4:	20000218 	.word	0x20000218
 80010e8:	2000021e 	.word	0x2000021e

080010ec <HMC5883L_getReadyStatus>:
 * the status register for monitoring the device for measurement data.
 * @return Data ready status
 * @see HMC5883L_RA_STATUS
 * @see HMC5883L_STATUS_READY_BIT
 */
bool HMC5883L_getReadyStatus() {
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af02      	add	r7, sp, #8
    I2Cdev_readBit(devAddr, HMC5883L_RA_STATUS, HMC5883L_STATUS_READY_BIT, buffer, 0);
 80010f2:	4b09      	ldr	r3, [pc, #36]	; (8001118 <HMC5883L_getReadyStatus+0x2c>)
 80010f4:	7818      	ldrb	r0, [r3, #0]
 80010f6:	2300      	movs	r3, #0
 80010f8:	9300      	str	r3, [sp, #0]
 80010fa:	4b08      	ldr	r3, [pc, #32]	; (800111c <HMC5883L_getReadyStatus+0x30>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	2109      	movs	r1, #9
 8001100:	f000 f81e 	bl	8001140 <I2Cdev_readBit>
    return buffer[0];
 8001104:	4b05      	ldr	r3, [pc, #20]	; (800111c <HMC5883L_getReadyStatus+0x30>)
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	bf14      	ite	ne
 800110c:	2301      	movne	r3, #1
 800110e:	2300      	moveq	r3, #0
 8001110:	b2db      	uxtb	r3, r3
}
 8001112:	4618      	mov	r0, r3
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	20000214 	.word	0x20000214
 800111c:	20000218 	.word	0x20000218

08001120 <I2Cdev_init>:
uint16_t I2Cdev_readTimeout = I2CDEV_DEFAULT_READ_TIMEOUT;

/** Sets device handle to use for communications
 * You can call this function and set any other device at any moment
 */
void I2Cdev_init(I2C_HandleTypeDef * hi2c){
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
	I2Cdev_hi2c = hi2c;
 8001128:	4a04      	ldr	r2, [pc, #16]	; (800113c <I2Cdev_init+0x1c>)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6013      	str	r3, [r2, #0]
}
 800112e:	bf00      	nop
 8001130:	370c      	adds	r7, #12
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	20000220 	.word	0x20000220

08001140 <I2Cdev_readBit>:
 * @param data Container for single bit value
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev_readTimeout)
 * @return Status of read operation (true = success)
 */
uint8_t I2Cdev_readBit(uint8_t devAddr, uint8_t regAddr, uint8_t bitNum, uint8_t *data, uint16_t timeout)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0
 8001146:	603b      	str	r3, [r7, #0]
 8001148:	4603      	mov	r3, r0
 800114a:	71fb      	strb	r3, [r7, #7]
 800114c:	460b      	mov	r3, r1
 800114e:	71bb      	strb	r3, [r7, #6]
 8001150:	4613      	mov	r3, r2
 8001152:	717b      	strb	r3, [r7, #5]
    uint8_t b;
    uint8_t count = I2Cdev_readByte(devAddr, regAddr, &b, timeout);
 8001154:	8b3b      	ldrh	r3, [r7, #24]
 8001156:	f107 020e 	add.w	r2, r7, #14
 800115a:	79b9      	ldrb	r1, [r7, #6]
 800115c:	79f8      	ldrb	r0, [r7, #7]
 800115e:	f000 f813 	bl	8001188 <I2Cdev_readByte>
 8001162:	4603      	mov	r3, r0
 8001164:	73fb      	strb	r3, [r7, #15]
    *data = b & (1 << bitNum);
 8001166:	797b      	ldrb	r3, [r7, #5]
 8001168:	2201      	movs	r2, #1
 800116a:	fa02 f303 	lsl.w	r3, r2, r3
 800116e:	b25a      	sxtb	r2, r3
 8001170:	7bbb      	ldrb	r3, [r7, #14]
 8001172:	b25b      	sxtb	r3, r3
 8001174:	4013      	ands	r3, r2
 8001176:	b25b      	sxtb	r3, r3
 8001178:	b2da      	uxtb	r2, r3
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	701a      	strb	r2, [r3, #0]
    return count;
 800117e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001180:	4618      	mov	r0, r3
 8001182:	3710      	adds	r7, #16
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}

08001188 <I2Cdev_readByte>:
 * @param data Container for byte value read from device
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev_readTimeout)
 * @return Status of read operation (true = success)
 */
uint8_t I2Cdev_readByte(uint8_t devAddr, uint8_t regAddr, uint8_t *data, uint16_t timeout)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af02      	add	r7, sp, #8
 800118e:	603a      	str	r2, [r7, #0]
 8001190:	461a      	mov	r2, r3
 8001192:	4603      	mov	r3, r0
 8001194:	71fb      	strb	r3, [r7, #7]
 8001196:	460b      	mov	r3, r1
 8001198:	71bb      	strb	r3, [r7, #6]
 800119a:	4613      	mov	r3, r2
 800119c:	80bb      	strh	r3, [r7, #4]
    return I2Cdev_readBytes(devAddr, regAddr, 1, data, timeout);
 800119e:	79b9      	ldrb	r1, [r7, #6]
 80011a0:	79f8      	ldrb	r0, [r7, #7]
 80011a2:	88bb      	ldrh	r3, [r7, #4]
 80011a4:	9300      	str	r3, [sp, #0]
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	2201      	movs	r2, #1
 80011aa:	f000 f805 	bl	80011b8 <I2Cdev_readBytes>
 80011ae:	4603      	mov	r3, r0
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3708      	adds	r7, #8
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <I2Cdev_readBytes>:
 * @param data Buffer to store read data in
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev_readTimeout)
 * @return Number of bytes read (-1 indicates failure)
 */
uint8_t I2Cdev_readBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t *data, uint16_t timeout)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b086      	sub	sp, #24
 80011bc:	af02      	add	r7, sp, #8
 80011be:	603b      	str	r3, [r7, #0]
 80011c0:	4603      	mov	r3, r0
 80011c2:	71fb      	strb	r3, [r7, #7]
 80011c4:	460b      	mov	r3, r1
 80011c6:	71bb      	strb	r3, [r7, #6]
 80011c8:	4613      	mov	r3, r2
 80011ca:	717b      	strb	r3, [r7, #5]
    uint16_t tout = timeout > 0 ? timeout : I2CDEV_DEFAULT_READ_TIMEOUT;
 80011cc:	8b3b      	ldrh	r3, [r7, #24]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <I2Cdev_readBytes+0x1e>
 80011d2:	8b3b      	ldrh	r3, [r7, #24]
 80011d4:	e001      	b.n	80011da <I2Cdev_readBytes+0x22>
 80011d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011da:	81fb      	strh	r3, [r7, #14]

    HAL_I2C_Master_Transmit(I2Cdev_hi2c, devAddr << 1, &regAddr, 1, tout);
 80011dc:	4b11      	ldr	r3, [pc, #68]	; (8001224 <I2Cdev_readBytes+0x6c>)
 80011de:	6818      	ldr	r0, [r3, #0]
 80011e0:	79fb      	ldrb	r3, [r7, #7]
 80011e2:	b29b      	uxth	r3, r3
 80011e4:	005b      	lsls	r3, r3, #1
 80011e6:	b299      	uxth	r1, r3
 80011e8:	89fb      	ldrh	r3, [r7, #14]
 80011ea:	1dba      	adds	r2, r7, #6
 80011ec:	9300      	str	r3, [sp, #0]
 80011ee:	2301      	movs	r3, #1
 80011f0:	f003 fdfc 	bl	8004dec <HAL_I2C_Master_Transmit>
    if (HAL_I2C_Master_Receive(I2Cdev_hi2c, devAddr << 1, data, length, tout) == HAL_OK) return length;
 80011f4:	4b0b      	ldr	r3, [pc, #44]	; (8001224 <I2Cdev_readBytes+0x6c>)
 80011f6:	6818      	ldr	r0, [r3, #0]
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	b29b      	uxth	r3, r3
 80011fc:	005b      	lsls	r3, r3, #1
 80011fe:	b299      	uxth	r1, r3
 8001200:	797b      	ldrb	r3, [r7, #5]
 8001202:	b29a      	uxth	r2, r3
 8001204:	89fb      	ldrh	r3, [r7, #14]
 8001206:	9300      	str	r3, [sp, #0]
 8001208:	4613      	mov	r3, r2
 800120a:	683a      	ldr	r2, [r7, #0]
 800120c:	f003 feec 	bl	8004fe8 <HAL_I2C_Master_Receive>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d101      	bne.n	800121a <I2Cdev_readBytes+0x62>
 8001216:	797b      	ldrb	r3, [r7, #5]
 8001218:	e000      	b.n	800121c <I2Cdev_readBytes+0x64>
    return -1;
 800121a:	23ff      	movs	r3, #255	; 0xff
}
 800121c:	4618      	mov	r0, r3
 800121e:	3710      	adds	r7, #16
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	20000220 	.word	0x20000220

08001228 <I2Cdev_writeByte>:
 * @param regAddr Register address to write to
 * @param data New byte value to write
 * @return Status of operation (true = success)
 */
uint16_t I2Cdev_writeByte(uint8_t devAddr, uint8_t regAddr, uint8_t data)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	71fb      	strb	r3, [r7, #7]
 8001232:	460b      	mov	r3, r1
 8001234:	71bb      	strb	r3, [r7, #6]
 8001236:	4613      	mov	r3, r2
 8001238:	717b      	strb	r3, [r7, #5]
    return I2Cdev_writeBytes(devAddr, regAddr, 1, &data);
 800123a:	1d7b      	adds	r3, r7, #5
 800123c:	79b9      	ldrb	r1, [r7, #6]
 800123e:	79f8      	ldrb	r0, [r7, #7]
 8001240:	2201      	movs	r2, #1
 8001242:	f000 f805 	bl	8001250 <I2Cdev_writeBytes>
 8001246:	4603      	mov	r3, r0
}
 8001248:	4618      	mov	r0, r3
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <I2Cdev_writeBytes>:
 * @param length Number of bytes to write
 * @param data Buffer to copy new data from
 * @return Status of operation (true = success)
 */
uint16_t I2Cdev_writeBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t* pData)
{
 8001250:	b590      	push	{r4, r7, lr}
 8001252:	b089      	sub	sp, #36	; 0x24
 8001254:	af04      	add	r7, sp, #16
 8001256:	603b      	str	r3, [r7, #0]
 8001258:	4603      	mov	r3, r0
 800125a:	71fb      	strb	r3, [r7, #7]
 800125c:	460b      	mov	r3, r1
 800125e:	71bb      	strb	r3, [r7, #6]
 8001260:	4613      	mov	r3, r2
 8001262:	717b      	strb	r3, [r7, #5]
    HAL_StatusTypeDef status = HAL_I2C_Mem_Write(I2Cdev_hi2c, devAddr << 1, regAddr, I2C_MEMADD_SIZE_8BIT, pData, length, 1000);
 8001264:	4b10      	ldr	r3, [pc, #64]	; (80012a8 <I2Cdev_writeBytes+0x58>)
 8001266:	6818      	ldr	r0, [r3, #0]
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	b29b      	uxth	r3, r3
 800126c:	005b      	lsls	r3, r3, #1
 800126e:	b299      	uxth	r1, r3
 8001270:	79bb      	ldrb	r3, [r7, #6]
 8001272:	b29c      	uxth	r4, r3
 8001274:	797b      	ldrb	r3, [r7, #5]
 8001276:	b29b      	uxth	r3, r3
 8001278:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800127c:	9202      	str	r2, [sp, #8]
 800127e:	9301      	str	r3, [sp, #4]
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	9300      	str	r3, [sp, #0]
 8001284:	2301      	movs	r3, #1
 8001286:	4622      	mov	r2, r4
 8001288:	f004 f8d4 	bl	8005434 <HAL_I2C_Mem_Write>
 800128c:	4603      	mov	r3, r0
 800128e:	73fb      	strb	r3, [r7, #15]
    return status == HAL_OK;
 8001290:	7bfb      	ldrb	r3, [r7, #15]
 8001292:	2b00      	cmp	r3, #0
 8001294:	bf0c      	ite	eq
 8001296:	2301      	moveq	r3, #1
 8001298:	2300      	movne	r3, #0
 800129a:	b2db      	uxtb	r3, r3
 800129c:	b29b      	uxth	r3, r3
}
 800129e:	4618      	mov	r0, r3
 80012a0:	3714      	adds	r7, #20
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd90      	pop	{r4, r7, pc}
 80012a6:	bf00      	nop
 80012a8:	20000220 	.word	0x20000220

080012ac <baca_potensio>:
/* USER CODE BEGIN PFP */
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
float baca_potensio(){
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 80012b0:	4819      	ldr	r0, [pc, #100]	; (8001318 <baca_potensio+0x6c>)
 80012b2:	f002 f97f 	bl	80035b4 <HAL_ADC_Start>
	while (__HAL_ADC_GET_FLAG(&hadc1, ADC_FLAG_EOC) != SET){;}
 80012b6:	bf00      	nop
 80012b8:	4b17      	ldr	r3, [pc, #92]	; (8001318 <baca_potensio+0x6c>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f003 0302 	and.w	r3, r3, #2
 80012c2:	2b02      	cmp	r3, #2
 80012c4:	d1f8      	bne.n	80012b8 <baca_potensio+0xc>
		  HAL_ADC_Stop(&hadc1);
 80012c6:	4814      	ldr	r0, [pc, #80]	; (8001318 <baca_potensio+0x6c>)
 80012c8:	f002 fa3a 	bl	8003740 <HAL_ADC_Stop>
		  data_potensio = HAL_ADC_GetValue(&hadc1);
 80012cc:	4812      	ldr	r0, [pc, #72]	; (8001318 <baca_potensio+0x6c>)
 80012ce:	f002 fbab 	bl	8003a28 <HAL_ADC_GetValue>
 80012d2:	4602      	mov	r2, r0
 80012d4:	4b11      	ldr	r3, [pc, #68]	; (800131c <baca_potensio+0x70>)
 80012d6:	601a      	str	r2, [r3, #0]
		  analog_potensio = (float)data_potensio;
 80012d8:	4b10      	ldr	r3, [pc, #64]	; (800131c <baca_potensio+0x70>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	ee07 3a90 	vmov	s15, r3
 80012e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012e4:	4b0e      	ldr	r3, [pc, #56]	; (8001320 <baca_potensio+0x74>)
 80012e6:	edc3 7a00 	vstr	s15, [r3]
		  if (analog_potensio > 5200) analog_potensio = 5200;
 80012ea:	4b0d      	ldr	r3, [pc, #52]	; (8001320 <baca_potensio+0x74>)
 80012ec:	edd3 7a00 	vldr	s15, [r3]
 80012f0:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8001324 <baca_potensio+0x78>
 80012f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012fc:	dd02      	ble.n	8001304 <baca_potensio+0x58>
 80012fe:	4b08      	ldr	r3, [pc, #32]	; (8001320 <baca_potensio+0x74>)
 8001300:	4a09      	ldr	r2, [pc, #36]	; (8001328 <baca_potensio+0x7c>)
 8001302:	601a      	str	r2, [r3, #0]
		  return analog_potensio*(180.0f/5200.0f);
 8001304:	4b06      	ldr	r3, [pc, #24]	; (8001320 <baca_potensio+0x74>)
 8001306:	edd3 7a00 	vldr	s15, [r3]
 800130a:	ed9f 7a08 	vldr	s14, [pc, #32]	; 800132c <baca_potensio+0x80>
 800130e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001312:	eeb0 0a67 	vmov.f32	s0, s15
 8001316:	bd80      	pop	{r7, pc}
 8001318:	20000fb8 	.word	0x20000fb8
 800131c:	20000fa0 	.word	0x20000fa0
 8001320:	200012a8 	.word	0x200012a8
 8001324:	45a28000 	.word	0x45a28000
 8001328:	45a28000 	.word	0x45a28000
 800132c:	3d0dc8dd 	.word	0x3d0dc8dd

08001330 <GetPOTENSIO>:
void GetPOTENSIO(){
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
	  data_Pitch1 = baca_potensio();
 8001334:	f7ff ffba 	bl	80012ac <baca_potensio>
 8001338:	eef0 7a40 	vmov.f32	s15, s0
 800133c:	4b02      	ldr	r3, [pc, #8]	; (8001348 <GetPOTENSIO+0x18>)
 800133e:	edc3 7a00 	vstr	s15, [r3]
}
 8001342:	bf00      	nop
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	2000129c 	.word	0x2000129c

0800134c <HMC5883LInit>:
void HMC5883LInit(){
 800134c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800134e:	af00      	add	r7, sp, #0
	HMC5883L_initialize();
 8001350:	f7ff fe1a 	bl	8000f88 <HMC5883L_initialize>
	HAL_Delay(1000);
 8001354:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001358:	f002 f8c6 	bl	80034e8 <HAL_Delay>
	while (!HMC5883L_testConnection()){
 800135c:	e022      	b.n	80013a4 <HMC5883LInit+0x58>
		ukuranstring = sprintf((char*)buffer, "Inisialisasi HMC5893L GAGAL \r\n");
 800135e:	4a27      	ldr	r2, [pc, #156]	; (80013fc <HMC5883LInit+0xb0>)
 8001360:	4b27      	ldr	r3, [pc, #156]	; (8001400 <HMC5883LInit+0xb4>)
 8001362:	4615      	mov	r5, r2
 8001364:	461c      	mov	r4, r3
 8001366:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001368:	6028      	str	r0, [r5, #0]
 800136a:	6069      	str	r1, [r5, #4]
 800136c:	60aa      	str	r2, [r5, #8]
 800136e:	60eb      	str	r3, [r5, #12]
 8001370:	cc07      	ldmia	r4!, {r0, r1, r2}
 8001372:	6128      	str	r0, [r5, #16]
 8001374:	6169      	str	r1, [r5, #20]
 8001376:	61aa      	str	r2, [r5, #24]
 8001378:	8823      	ldrh	r3, [r4, #0]
 800137a:	78a2      	ldrb	r2, [r4, #2]
 800137c:	83ab      	strh	r3, [r5, #28]
 800137e:	4613      	mov	r3, r2
 8001380:	77ab      	strb	r3, [r5, #30]
 8001382:	231e      	movs	r3, #30
 8001384:	b29a      	uxth	r2, r3
 8001386:	4b1f      	ldr	r3, [pc, #124]	; (8001404 <HMC5883LInit+0xb8>)
 8001388:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, buffer, ukuranstring, 10);
 800138a:	4b1e      	ldr	r3, [pc, #120]	; (8001404 <HMC5883LInit+0xb8>)
 800138c:	881a      	ldrh	r2, [r3, #0]
 800138e:	230a      	movs	r3, #10
 8001390:	491a      	ldr	r1, [pc, #104]	; (80013fc <HMC5883LInit+0xb0>)
 8001392:	481d      	ldr	r0, [pc, #116]	; (8001408 <HMC5883LInit+0xbc>)
 8001394:	f005 ff5d 	bl	8007252 <HAL_UART_Transmit>
		HMC5883L_initialize();
 8001398:	f7ff fdf6 	bl	8000f88 <HMC5883L_initialize>
		HAL_Delay(500);
 800139c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013a0:	f002 f8a2 	bl	80034e8 <HAL_Delay>
	while (!HMC5883L_testConnection()){
 80013a4:	f7ff fe06 	bl	8000fb4 <HMC5883L_testConnection>
 80013a8:	4603      	mov	r3, r0
 80013aa:	f083 0301 	eor.w	r3, r3, #1
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d1d4      	bne.n	800135e <HMC5883LInit+0x12>
	}
	ukuranstring = sprintf((char*)buffer, "Inisialisasi HMC5893L Telah Berhasil \r\n");
 80013b4:	4b11      	ldr	r3, [pc, #68]	; (80013fc <HMC5883LInit+0xb0>)
 80013b6:	4a15      	ldr	r2, [pc, #84]	; (800140c <HMC5883LInit+0xc0>)
 80013b8:	4614      	mov	r4, r2
 80013ba:	469c      	mov	ip, r3
 80013bc:	f104 0e20 	add.w	lr, r4, #32
 80013c0:	4665      	mov	r5, ip
 80013c2:	4626      	mov	r6, r4
 80013c4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80013c6:	6028      	str	r0, [r5, #0]
 80013c8:	6069      	str	r1, [r5, #4]
 80013ca:	60aa      	str	r2, [r5, #8]
 80013cc:	60eb      	str	r3, [r5, #12]
 80013ce:	3410      	adds	r4, #16
 80013d0:	f10c 0c10 	add.w	ip, ip, #16
 80013d4:	4574      	cmp	r4, lr
 80013d6:	d1f3      	bne.n	80013c0 <HMC5883LInit+0x74>
 80013d8:	4662      	mov	r2, ip
 80013da:	4623      	mov	r3, r4
 80013dc:	cb03      	ldmia	r3!, {r0, r1}
 80013de:	6010      	str	r0, [r2, #0]
 80013e0:	6051      	str	r1, [r2, #4]
 80013e2:	2327      	movs	r3, #39	; 0x27
 80013e4:	b29a      	uxth	r2, r3
 80013e6:	4b07      	ldr	r3, [pc, #28]	; (8001404 <HMC5883LInit+0xb8>)
 80013e8:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, buffer, ukuranstring, 10);
 80013ea:	4b06      	ldr	r3, [pc, #24]	; (8001404 <HMC5883LInit+0xb8>)
 80013ec:	881a      	ldrh	r2, [r3, #0]
 80013ee:	230a      	movs	r3, #10
 80013f0:	4902      	ldr	r1, [pc, #8]	; (80013fc <HMC5883LInit+0xb0>)
 80013f2:	4805      	ldr	r0, [pc, #20]	; (8001408 <HMC5883LInit+0xbc>)
 80013f4:	f005 ff2d 	bl	8007252 <HAL_UART_Transmit>
}
 80013f8:	bf00      	nop
 80013fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80013fc:	200010d4 	.word	0x200010d4
 8001400:	0800c240 	.word	0x0800c240
 8001404:	200011de 	.word	0x200011de
 8001408:	20001088 	.word	0x20001088
 800140c:	0800c260 	.word	0x0800c260

08001410 <bacaheading>:
float bacaheading(){
 8001410:	b5b0      	push	{r4, r5, r7, lr}
 8001412:	af00      	add	r7, sp, #0
	HMC5883L_getHeading(&x_heading, &y_heading, &z_heading);
 8001414:	4a52      	ldr	r2, [pc, #328]	; (8001560 <bacaheading+0x150>)
 8001416:	4953      	ldr	r1, [pc, #332]	; (8001564 <bacaheading+0x154>)
 8001418:	4853      	ldr	r0, [pc, #332]	; (8001568 <bacaheading+0x158>)
 800141a:	f7ff fe21 	bl	8001060 <HMC5883L_getHeading>
	heading = (atan2(x_heading, y_heading));
 800141e:	4b52      	ldr	r3, [pc, #328]	; (8001568 <bacaheading+0x158>)
 8001420:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001424:	4618      	mov	r0, r3
 8001426:	f7ff f87d 	bl	8000524 <__aeabi_i2d>
 800142a:	4604      	mov	r4, r0
 800142c:	460d      	mov	r5, r1
 800142e:	4b4d      	ldr	r3, [pc, #308]	; (8001564 <bacaheading+0x154>)
 8001430:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff f875 	bl	8000524 <__aeabi_i2d>
 800143a:	4602      	mov	r2, r0
 800143c:	460b      	mov	r3, r1
 800143e:	ec43 2b11 	vmov	d1, r2, r3
 8001442:	ec45 4b10 	vmov	d0, r4, r5
 8001446:	f00a fc5f 	bl	800bd08 <atan2>
 800144a:	ec54 3b10 	vmov	r3, r4, d0
 800144e:	4618      	mov	r0, r3
 8001450:	4621      	mov	r1, r4
 8001452:	f7ff fbc9 	bl	8000be8 <__aeabi_d2f>
 8001456:	4602      	mov	r2, r0
 8001458:	4b44      	ldr	r3, [pc, #272]	; (800156c <bacaheading+0x15c>)
 800145a:	601a      	str	r2, [r3, #0]
	declinationAngle = 0.22;				//data untuk mendahului gerakan yaw saat wahana cepat
 800145c:	4b44      	ldr	r3, [pc, #272]	; (8001570 <bacaheading+0x160>)
 800145e:	4a45      	ldr	r2, [pc, #276]	; (8001574 <bacaheading+0x164>)
 8001460:	601a      	str	r2, [r3, #0]
	heading += declinationAngle;
 8001462:	4b42      	ldr	r3, [pc, #264]	; (800156c <bacaheading+0x15c>)
 8001464:	ed93 7a00 	vldr	s14, [r3]
 8001468:	4b41      	ldr	r3, [pc, #260]	; (8001570 <bacaheading+0x160>)
 800146a:	edd3 7a00 	vldr	s15, [r3]
 800146e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001472:	4b3e      	ldr	r3, [pc, #248]	; (800156c <bacaheading+0x15c>)
 8001474:	edc3 7a00 	vstr	s15, [r3]
	//normalise PI 0 sampai dengan 360
	if (heading < 0){
 8001478:	4b3c      	ldr	r3, [pc, #240]	; (800156c <bacaheading+0x15c>)
 800147a:	edd3 7a00 	vldr	s15, [r3]
 800147e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001482:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001486:	d509      	bpl.n	800149c <bacaheading+0x8c>
		heading += 2*PI;
 8001488:	4b38      	ldr	r3, [pc, #224]	; (800156c <bacaheading+0x15c>)
 800148a:	edd3 7a00 	vldr	s15, [r3]
 800148e:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8001578 <bacaheading+0x168>
 8001492:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001496:	4b35      	ldr	r3, [pc, #212]	; (800156c <bacaheading+0x15c>)
 8001498:	edc3 7a00 	vstr	s15, [r3]
	}
	if (heading > 2*PI){
 800149c:	4b33      	ldr	r3, [pc, #204]	; (800156c <bacaheading+0x15c>)
 800149e:	edd3 7a00 	vldr	s15, [r3]
 80014a2:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8001578 <bacaheading+0x168>
 80014a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ae:	dd09      	ble.n	80014c4 <bacaheading+0xb4>
		heading -= 2*PI;
 80014b0:	4b2e      	ldr	r3, [pc, #184]	; (800156c <bacaheading+0x15c>)
 80014b2:	edd3 7a00 	vldr	s15, [r3]
 80014b6:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8001578 <bacaheading+0x168>
 80014ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014be:	4b2b      	ldr	r3, [pc, #172]	; (800156c <bacaheading+0x15c>)
 80014c0:	edc3 7a00 	vstr	s15, [r3]
	}
	headingDegrees = heading * 180 / M_PI;	//konversi dari data radian menjadi degree
 80014c4:	4b29      	ldr	r3, [pc, #164]	; (800156c <bacaheading+0x15c>)
 80014c6:	edd3 7a00 	vldr	s15, [r3]
 80014ca:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800157c <bacaheading+0x16c>
 80014ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014d2:	ee17 0a90 	vmov	r0, s15
 80014d6:	f7ff f837 	bl	8000548 <__aeabi_f2d>
 80014da:	a31f      	add	r3, pc, #124	; (adr r3, 8001558 <bacaheading+0x148>)
 80014dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e0:	f7ff f9b4 	bl	800084c <__aeabi_ddiv>
 80014e4:	4603      	mov	r3, r0
 80014e6:	460c      	mov	r4, r1
 80014e8:	4618      	mov	r0, r3
 80014ea:	4621      	mov	r1, r4
 80014ec:	f7ff fb7c 	bl	8000be8 <__aeabi_d2f>
 80014f0:	4602      	mov	r2, r0
 80014f2:	4b23      	ldr	r3, [pc, #140]	; (8001580 <bacaheading+0x170>)
 80014f4:	601a      	str	r2, [r3, #0]
	if (headingDegrees < 0) headingDegrees += 360;
 80014f6:	4b22      	ldr	r3, [pc, #136]	; (8001580 <bacaheading+0x170>)
 80014f8:	edd3 7a00 	vldr	s15, [r3]
 80014fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001500:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001504:	d50a      	bpl.n	800151c <bacaheading+0x10c>
 8001506:	4b1e      	ldr	r3, [pc, #120]	; (8001580 <bacaheading+0x170>)
 8001508:	edd3 7a00 	vldr	s15, [r3]
 800150c:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8001584 <bacaheading+0x174>
 8001510:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001514:	4b1a      	ldr	r3, [pc, #104]	; (8001580 <bacaheading+0x170>)
 8001516:	edc3 7a00 	vstr	s15, [r3]
 800151a:	e013      	b.n	8001544 <bacaheading+0x134>
	else if (headingDegrees > 360) headingDegrees -= 360;
 800151c:	4b18      	ldr	r3, [pc, #96]	; (8001580 <bacaheading+0x170>)
 800151e:	edd3 7a00 	vldr	s15, [r3]
 8001522:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8001584 <bacaheading+0x174>
 8001526:	eef4 7ac7 	vcmpe.f32	s15, s14
 800152a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800152e:	dd09      	ble.n	8001544 <bacaheading+0x134>
 8001530:	4b13      	ldr	r3, [pc, #76]	; (8001580 <bacaheading+0x170>)
 8001532:	edd3 7a00 	vldr	s15, [r3]
 8001536:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001584 <bacaheading+0x174>
 800153a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800153e:	4b10      	ldr	r3, [pc, #64]	; (8001580 <bacaheading+0x170>)
 8001540:	edc3 7a00 	vstr	s15, [r3]
	return headingDegrees;
 8001544:	4b0e      	ldr	r3, [pc, #56]	; (8001580 <bacaheading+0x170>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	ee07 3a90 	vmov	s15, r3
}
 800154c:	eeb0 0a67 	vmov.f32	s0, s15
 8001550:	bdb0      	pop	{r4, r5, r7, pc}
 8001552:	bf00      	nop
 8001554:	f3af 8000 	nop.w
 8001558:	54442d18 	.word	0x54442d18
 800155c:	400921fb 	.word	0x400921fb
 8001560:	200012b0 	.word	0x200012b0
 8001564:	20000fa4 	.word	0x20000fa4
 8001568:	20000f9c 	.word	0x20000f9c
 800156c:	200012cc 	.word	0x200012cc
 8001570:	20000fb4 	.word	0x20000fb4
 8001574:	3e6147ae 	.word	0x3e6147ae
 8001578:	40c90fdb 	.word	0x40c90fdb
 800157c:	43340000 	.word	0x43340000
 8001580:	200012b4 	.word	0x200012b4
 8001584:	43b40000 	.word	0x43b40000

08001588 <GetHMC5893L>:
void GetHMC5893L(){
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
	if(HMC5883L_getReadyStatus()){
 800158c:	f7ff fdae 	bl	80010ec <HMC5883L_getReadyStatus>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d006      	beq.n	80015a4 <GetHMC5893L+0x1c>
		data_heading = bacaheading();
 8001596:	f7ff ff3b 	bl	8001410 <bacaheading>
 800159a:	eef0 7a40 	vmov.f32	s15, s0
 800159e:	4b02      	ldr	r3, [pc, #8]	; (80015a8 <GetHMC5893L+0x20>)
 80015a0:	edc3 7a00 	vstr	s15, [r3]
	}
}
 80015a4:	bf00      	nop
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	200012c4 	.word	0x200012c4

080015ac <cek_heading>:
void cek_heading(){
 80015ac:	b5b0      	push	{r4, r5, r7, lr}
 80015ae:	af00      	add	r7, sp, #0
	if(data_heading == 0.0){
 80015b0:	4b11      	ldr	r3, [pc, #68]	; (80015f8 <cek_heading+0x4c>)
 80015b2:	edd3 7a00 	vldr	s15, [r3]
 80015b6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80015ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015be:	d119      	bne.n	80015f4 <cek_heading+0x48>
		ukuranstring = sprintf((char*)buffer, "data heading INVALID !!\r\n");
 80015c0:	4a0e      	ldr	r2, [pc, #56]	; (80015fc <cek_heading+0x50>)
 80015c2:	4b0f      	ldr	r3, [pc, #60]	; (8001600 <cek_heading+0x54>)
 80015c4:	4615      	mov	r5, r2
 80015c6:	461c      	mov	r4, r3
 80015c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015ca:	6028      	str	r0, [r5, #0]
 80015cc:	6069      	str	r1, [r5, #4]
 80015ce:	60aa      	str	r2, [r5, #8]
 80015d0:	60eb      	str	r3, [r5, #12]
 80015d2:	cc03      	ldmia	r4!, {r0, r1}
 80015d4:	6128      	str	r0, [r5, #16]
 80015d6:	6169      	str	r1, [r5, #20]
 80015d8:	8823      	ldrh	r3, [r4, #0]
 80015da:	832b      	strh	r3, [r5, #24]
 80015dc:	2319      	movs	r3, #25
 80015de:	b29a      	uxth	r2, r3
 80015e0:	4b08      	ldr	r3, [pc, #32]	; (8001604 <cek_heading+0x58>)
 80015e2:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, buffer, ukuranstring, 10);
 80015e4:	4b07      	ldr	r3, [pc, #28]	; (8001604 <cek_heading+0x58>)
 80015e6:	881a      	ldrh	r2, [r3, #0]
 80015e8:	230a      	movs	r3, #10
 80015ea:	4904      	ldr	r1, [pc, #16]	; (80015fc <cek_heading+0x50>)
 80015ec:	4806      	ldr	r0, [pc, #24]	; (8001608 <cek_heading+0x5c>)
 80015ee:	f005 fe30 	bl	8007252 <HAL_UART_Transmit>
		return;
 80015f2:	bf00      	nop
	}
}
 80015f4:	bdb0      	pop	{r4, r5, r7, pc}
 80015f6:	bf00      	nop
 80015f8:	200012c4 	.word	0x200012c4
 80015fc:	200010d4 	.word	0x200010d4
 8001600:	0800c288 	.word	0x0800c288
 8001604:	200011de 	.word	0x200011de
 8001608:	20001088 	.word	0x20001088

0800160c <SetDriverMotor_yaw>:
void SetDriverMotor_yaw(int arah, uint16_t pwm){
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	460b      	mov	r3, r1
 8001616:	807b      	strh	r3, [r7, #2]
	switch (arah){
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d002      	beq.n	8001624 <SetDriverMotor_yaw+0x18>
 800161e:	2b01      	cmp	r3, #1
 8001620:	d00d      	beq.n	800163e <SetDriverMotor_yaw+0x32>
 8001622:	e019      	b.n	8001658 <SetDriverMotor_yaw+0x4c>
	case 0:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001624:	2201      	movs	r2, #1
 8001626:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800162a:	480f      	ldr	r0, [pc, #60]	; (8001668 <SetDriverMotor_yaw+0x5c>)
 800162c:	f003 fa8c 	bl	8004b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8001630:	2200      	movs	r2, #0
 8001632:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001636:	480c      	ldr	r0, [pc, #48]	; (8001668 <SetDriverMotor_yaw+0x5c>)
 8001638:	f003 fa86 	bl	8004b48 <HAL_GPIO_WritePin>
		break;
 800163c:	e00c      	b.n	8001658 <SetDriverMotor_yaw+0x4c>
	case 1:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 800163e:	2200      	movs	r2, #0
 8001640:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001644:	4808      	ldr	r0, [pc, #32]	; (8001668 <SetDriverMotor_yaw+0x5c>)
 8001646:	f003 fa7f 	bl	8004b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 800164a:	2201      	movs	r2, #1
 800164c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001650:	4805      	ldr	r0, [pc, #20]	; (8001668 <SetDriverMotor_yaw+0x5c>)
 8001652:	f003 fa79 	bl	8004b48 <HAL_GPIO_WritePin>
		break;
 8001656:	bf00      	nop
	}
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pwm);
 8001658:	4b04      	ldr	r3, [pc, #16]	; (800166c <SetDriverMotor_yaw+0x60>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	887a      	ldrh	r2, [r7, #2]
 800165e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001660:	bf00      	nop
 8001662:	3708      	adds	r7, #8
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	40020400 	.word	0x40020400
 800166c:	20001250 	.word	0x20001250

08001670 <SetDriverMotor_pitch>:
void SetDriverMotor_pitch(int arah, uint16_t pwm ){
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	460b      	mov	r3, r1
 800167a:	807b      	strh	r3, [r7, #2]
	switch (arah){
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d002      	beq.n	8001688 <SetDriverMotor_pitch+0x18>
 8001682:	2b01      	cmp	r3, #1
 8001684:	d00d      	beq.n	80016a2 <SetDriverMotor_pitch+0x32>
 8001686:	e019      	b.n	80016bc <SetDriverMotor_pitch+0x4c>
	case 0:
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_RESET);
 8001688:	2200      	movs	r2, #0
 800168a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800168e:	480f      	ldr	r0, [pc, #60]	; (80016cc <SetDriverMotor_pitch+0x5c>)
 8001690:	f003 fa5a 	bl	8004b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_SET);
 8001694:	2201      	movs	r2, #1
 8001696:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800169a:	480c      	ldr	r0, [pc, #48]	; (80016cc <SetDriverMotor_pitch+0x5c>)
 800169c:	f003 fa54 	bl	8004b48 <HAL_GPIO_WritePin>
		break;
 80016a0:	e00c      	b.n	80016bc <SetDriverMotor_pitch+0x4c>
	case 1:
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_SET);
 80016a2:	2201      	movs	r2, #1
 80016a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016a8:	4808      	ldr	r0, [pc, #32]	; (80016cc <SetDriverMotor_pitch+0x5c>)
 80016aa:	f003 fa4d 	bl	8004b48 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_RESET);
 80016ae:	2200      	movs	r2, #0
 80016b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016b4:	4805      	ldr	r0, [pc, #20]	; (80016cc <SetDriverMotor_pitch+0x5c>)
 80016b6:	f003 fa47 	bl	8004b48 <HAL_GPIO_WritePin>
		break;
 80016ba:	bf00      	nop
	}
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, pwm);
 80016bc:	4b04      	ldr	r3, [pc, #16]	; (80016d0 <SetDriverMotor_pitch+0x60>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	887a      	ldrh	r2, [r7, #2]
 80016c2:	639a      	str	r2, [r3, #56]	; 0x38
}
 80016c4:	bf00      	nop
 80016c6:	3708      	adds	r7, #8
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	40021000 	.word	0x40021000
 80016d0:	20001250 	.word	0x20001250

080016d4 <baca_input>:
				  }
				  while(pointer != NULL);
				  UART4DataFlag = false;
			  }
}
void baca_input(){
 80016d4:	b5b0      	push	{r4, r5, r7, lr}
 80016d6:	b086      	sub	sp, #24
 80016d8:	af04      	add	r7, sp, #16
	if(USART1DataFlag == true){
 80016da:	4b5b      	ldr	r3, [pc, #364]	; (8001848 <baca_input+0x174>)
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	f000 80ad 	beq.w	800183e <baca_input+0x16a>
		uint8_t pitch[2];
		uint8_t yaw[3];
		   if(data_input[0] == '#'){ //#,30,090
 80016e4:	4b59      	ldr	r3, [pc, #356]	; (800184c <baca_input+0x178>)
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	2b23      	cmp	r3, #35	; 0x23
 80016ea:	f040 8091 	bne.w	8001810 <baca_input+0x13c>
			   pitch[0] = data_input[2];
 80016ee:	4b57      	ldr	r3, [pc, #348]	; (800184c <baca_input+0x178>)
 80016f0:	789b      	ldrb	r3, [r3, #2]
 80016f2:	713b      	strb	r3, [r7, #4]
			   pitch[1] = data_input[3];
 80016f4:	4b55      	ldr	r3, [pc, #340]	; (800184c <baca_input+0x178>)
 80016f6:	78db      	ldrb	r3, [r3, #3]
 80016f8:	717b      	strb	r3, [r7, #5]

			   yaw[0] = data_input[5];
 80016fa:	4b54      	ldr	r3, [pc, #336]	; (800184c <baca_input+0x178>)
 80016fc:	795b      	ldrb	r3, [r3, #5]
 80016fe:	703b      	strb	r3, [r7, #0]
			   yaw[1] = data_input[6];
 8001700:	4b52      	ldr	r3, [pc, #328]	; (800184c <baca_input+0x178>)
 8001702:	799b      	ldrb	r3, [r3, #6]
 8001704:	707b      	strb	r3, [r7, #1]
			   yaw[2] = data_input[7];
 8001706:	4b51      	ldr	r3, [pc, #324]	; (800184c <baca_input+0x178>)
 8001708:	79db      	ldrb	r3, [r3, #7]
 800170a:	70bb      	strb	r3, [r7, #2]
			   ukuranstring = sprintf((char*)buffer, "Pitch: %s\tYaw: %s\r\n", pitch, yaw);
 800170c:	463b      	mov	r3, r7
 800170e:	1d3a      	adds	r2, r7, #4
 8001710:	494f      	ldr	r1, [pc, #316]	; (8001850 <baca_input+0x17c>)
 8001712:	4850      	ldr	r0, [pc, #320]	; (8001854 <baca_input+0x180>)
 8001714:	f007 fbdc 	bl	8008ed0 <siprintf>
 8001718:	4603      	mov	r3, r0
 800171a:	b29a      	uxth	r2, r3
 800171c:	4b4e      	ldr	r3, [pc, #312]	; (8001858 <baca_input+0x184>)
 800171e:	801a      	strh	r2, [r3, #0]
			   HAL_UART_Transmit(&huart1, buffer, ukuranstring, 100);
 8001720:	4b4d      	ldr	r3, [pc, #308]	; (8001858 <baca_input+0x184>)
 8001722:	881a      	ldrh	r2, [r3, #0]
 8001724:	2364      	movs	r3, #100	; 0x64
 8001726:	494b      	ldr	r1, [pc, #300]	; (8001854 <baca_input+0x180>)
 8001728:	484c      	ldr	r0, [pc, #304]	; (800185c <baca_input+0x188>)
 800172a:	f005 fd92 	bl	8007252 <HAL_UART_Transmit>

			   setPoint_pitch = atof ((char*)pitch);
 800172e:	1d3b      	adds	r3, r7, #4
 8001730:	4618      	mov	r0, r3
 8001732:	f006 fd4f 	bl	80081d4 <atof>
 8001736:	ec54 3b10 	vmov	r3, r4, d0
 800173a:	4618      	mov	r0, r3
 800173c:	4621      	mov	r1, r4
 800173e:	f7ff fa53 	bl	8000be8 <__aeabi_d2f>
 8001742:	4602      	mov	r2, r0
 8001744:	4b46      	ldr	r3, [pc, #280]	; (8001860 <baca_input+0x18c>)
 8001746:	601a      	str	r2, [r3, #0]
			   setPoint_yaw = atof ((char*)yaw);
 8001748:	463b      	mov	r3, r7
 800174a:	4618      	mov	r0, r3
 800174c:	f006 fd42 	bl	80081d4 <atof>
 8001750:	ec54 3b10 	vmov	r3, r4, d0
 8001754:	4618      	mov	r0, r3
 8001756:	4621      	mov	r1, r4
 8001758:	f7ff fa46 	bl	8000be8 <__aeabi_d2f>
 800175c:	4602      	mov	r2, r0
 800175e:	4b41      	ldr	r3, [pc, #260]	; (8001864 <baca_input+0x190>)
 8001760:	601a      	str	r2, [r3, #0]
			   if (setPoint_pitch > 90) setPoint_pitch = 90;
 8001762:	4b3f      	ldr	r3, [pc, #252]	; (8001860 <baca_input+0x18c>)
 8001764:	edd3 7a00 	vldr	s15, [r3]
 8001768:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8001868 <baca_input+0x194>
 800176c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001774:	dd02      	ble.n	800177c <baca_input+0xa8>
 8001776:	4b3a      	ldr	r3, [pc, #232]	; (8001860 <baca_input+0x18c>)
 8001778:	4a3c      	ldr	r2, [pc, #240]	; (800186c <baca_input+0x198>)
 800177a:	601a      	str	r2, [r3, #0]
			   if (setPoint_pitch <  0) setPoint_pitch = 0;
 800177c:	4b38      	ldr	r3, [pc, #224]	; (8001860 <baca_input+0x18c>)
 800177e:	edd3 7a00 	vldr	s15, [r3]
 8001782:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001786:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800178a:	d503      	bpl.n	8001794 <baca_input+0xc0>
 800178c:	4b34      	ldr	r3, [pc, #208]	; (8001860 <baca_input+0x18c>)
 800178e:	f04f 0200 	mov.w	r2, #0
 8001792:	601a      	str	r2, [r3, #0]
			   if (setPoint_yaw > 359) setPoint_yaw= 359;
 8001794:	4b33      	ldr	r3, [pc, #204]	; (8001864 <baca_input+0x190>)
 8001796:	edd3 7a00 	vldr	s15, [r3]
 800179a:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8001870 <baca_input+0x19c>
 800179e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017a6:	dd02      	ble.n	80017ae <baca_input+0xda>
 80017a8:	4b2e      	ldr	r3, [pc, #184]	; (8001864 <baca_input+0x190>)
 80017aa:	4a32      	ldr	r2, [pc, #200]	; (8001874 <baca_input+0x1a0>)
 80017ac:	601a      	str	r2, [r3, #0]
			   if (setPoint_yaw <  1 ) setPoint_yaw = 1;
 80017ae:	4b2d      	ldr	r3, [pc, #180]	; (8001864 <baca_input+0x190>)
 80017b0:	edd3 7a00 	vldr	s15, [r3]
 80017b4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80017b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c0:	d503      	bpl.n	80017ca <baca_input+0xf6>
 80017c2:	4b28      	ldr	r3, [pc, #160]	; (8001864 <baca_input+0x190>)
 80017c4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80017c8:	601a      	str	r2, [r3, #0]
			   ukuranstring = sprintf((char*)buffer, "data INPUT = %s | %f | %f\r\n", data_input, setPoint_pitch, setPoint_yaw);
 80017ca:	4b25      	ldr	r3, [pc, #148]	; (8001860 <baca_input+0x18c>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7fe feba 	bl	8000548 <__aeabi_f2d>
 80017d4:	4604      	mov	r4, r0
 80017d6:	460d      	mov	r5, r1
 80017d8:	4b22      	ldr	r3, [pc, #136]	; (8001864 <baca_input+0x190>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4618      	mov	r0, r3
 80017de:	f7fe feb3 	bl	8000548 <__aeabi_f2d>
 80017e2:	4602      	mov	r2, r0
 80017e4:	460b      	mov	r3, r1
 80017e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80017ea:	e9cd 4500 	strd	r4, r5, [sp]
 80017ee:	4a17      	ldr	r2, [pc, #92]	; (800184c <baca_input+0x178>)
 80017f0:	4921      	ldr	r1, [pc, #132]	; (8001878 <baca_input+0x1a4>)
 80017f2:	4818      	ldr	r0, [pc, #96]	; (8001854 <baca_input+0x180>)
 80017f4:	f007 fb6c 	bl	8008ed0 <siprintf>
 80017f8:	4603      	mov	r3, r0
 80017fa:	b29a      	uxth	r2, r3
 80017fc:	4b16      	ldr	r3, [pc, #88]	; (8001858 <baca_input+0x184>)
 80017fe:	801a      	strh	r2, [r3, #0]
			   HAL_UART_Transmit(&huart1, buffer, ukuranstring, 10);
 8001800:	4b15      	ldr	r3, [pc, #84]	; (8001858 <baca_input+0x184>)
 8001802:	881a      	ldrh	r2, [r3, #0]
 8001804:	230a      	movs	r3, #10
 8001806:	4913      	ldr	r1, [pc, #76]	; (8001854 <baca_input+0x180>)
 8001808:	4814      	ldr	r0, [pc, #80]	; (800185c <baca_input+0x188>)
 800180a:	f005 fd22 	bl	8007252 <HAL_UART_Transmit>
 800180e:	e013      	b.n	8001838 <baca_input+0x164>
		   } else{
			   ukuranstring = sprintf((char*)buffer, "Data salah\r\n");
 8001810:	4a10      	ldr	r2, [pc, #64]	; (8001854 <baca_input+0x180>)
 8001812:	4b1a      	ldr	r3, [pc, #104]	; (800187c <baca_input+0x1a8>)
 8001814:	4614      	mov	r4, r2
 8001816:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001818:	6020      	str	r0, [r4, #0]
 800181a:	6061      	str	r1, [r4, #4]
 800181c:	60a2      	str	r2, [r4, #8]
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	7323      	strb	r3, [r4, #12]
 8001822:	230c      	movs	r3, #12
 8001824:	b29a      	uxth	r2, r3
 8001826:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <baca_input+0x184>)
 8001828:	801a      	strh	r2, [r3, #0]
			   HAL_UART_Transmit(&huart1, buffer, ukuranstring, 100);
 800182a:	4b0b      	ldr	r3, [pc, #44]	; (8001858 <baca_input+0x184>)
 800182c:	881a      	ldrh	r2, [r3, #0]
 800182e:	2364      	movs	r3, #100	; 0x64
 8001830:	4908      	ldr	r1, [pc, #32]	; (8001854 <baca_input+0x180>)
 8001832:	480a      	ldr	r0, [pc, #40]	; (800185c <baca_input+0x188>)
 8001834:	f005 fd0d 	bl	8007252 <HAL_UART_Transmit>
		   }
		   USART1DataFlag = false;
 8001838:	4b03      	ldr	r3, [pc, #12]	; (8001848 <baca_input+0x174>)
 800183a:	2200      	movs	r2, #0
 800183c:	701a      	strb	r2, [r3, #0]
	}
}
 800183e:	bf00      	nop
 8001840:	3708      	adds	r7, #8
 8001842:	46bd      	mov	sp, r7
 8001844:	bdb0      	pop	{r4, r5, r7, pc}
 8001846:	bf00      	nop
 8001848:	20000620 	.word	0x20000620
 800184c:	2000042c 	.word	0x2000042c
 8001850:	0800c2bc 	.word	0x0800c2bc
 8001854:	200010d4 	.word	0x200010d4
 8001858:	200011de 	.word	0x200011de
 800185c:	20001088 	.word	0x20001088
 8001860:	20000624 	.word	0x20000624
 8001864:	20000010 	.word	0x20000010
 8001868:	42b40000 	.word	0x42b40000
 800186c:	42b40000 	.word	0x42b40000
 8001870:	43b38000 	.word	0x43b38000
 8001874:	43b38000 	.word	0x43b38000
 8001878:	0800c2d0 	.word	0x0800c2d0
 800187c:	0800c2ec 	.word	0x0800c2ec

08001880 <PID_PITCH>:
//------------------------PID CONTROL-----------------------
void PID_PITCH(){
 8001880:	b590      	push	{r4, r7, lr}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
	errorPitch = setPoint_pitch - data_Pitch1;
 8001886:	4b6b      	ldr	r3, [pc, #428]	; (8001a34 <PID_PITCH+0x1b4>)
 8001888:	ed93 7a00 	vldr	s14, [r3]
 800188c:	4b6a      	ldr	r3, [pc, #424]	; (8001a38 <PID_PITCH+0x1b8>)
 800188e:	edd3 7a00 	vldr	s15, [r3]
 8001892:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001896:	4b69      	ldr	r3, [pc, #420]	; (8001a3c <PID_PITCH+0x1bc>)
 8001898:	edc3 7a00 	vstr	s15, [r3]
	int maxPitchSpeed = 900;
 800189c:	f44f 7361 	mov.w	r3, #900	; 0x384
 80018a0:	607b      	str	r3, [r7, #4]
	ukuranstring = sprintf((char*)buffer, "erorPitch = %f", errorPitch);
 80018a2:	4b66      	ldr	r3, [pc, #408]	; (8001a3c <PID_PITCH+0x1bc>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7fe fe4e 	bl	8000548 <__aeabi_f2d>
 80018ac:	4603      	mov	r3, r0
 80018ae:	460c      	mov	r4, r1
 80018b0:	461a      	mov	r2, r3
 80018b2:	4623      	mov	r3, r4
 80018b4:	4962      	ldr	r1, [pc, #392]	; (8001a40 <PID_PITCH+0x1c0>)
 80018b6:	4863      	ldr	r0, [pc, #396]	; (8001a44 <PID_PITCH+0x1c4>)
 80018b8:	f007 fb0a 	bl	8008ed0 <siprintf>
 80018bc:	4603      	mov	r3, r0
 80018be:	b29a      	uxth	r2, r3
 80018c0:	4b61      	ldr	r3, [pc, #388]	; (8001a48 <PID_PITCH+0x1c8>)
 80018c2:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, buffer, ukuranstring, 10);
 80018c4:	4b60      	ldr	r3, [pc, #384]	; (8001a48 <PID_PITCH+0x1c8>)
 80018c6:	881a      	ldrh	r2, [r3, #0]
 80018c8:	230a      	movs	r3, #10
 80018ca:	495e      	ldr	r1, [pc, #376]	; (8001a44 <PID_PITCH+0x1c4>)
 80018cc:	485f      	ldr	r0, [pc, #380]	; (8001a4c <PID_PITCH+0x1cc>)
 80018ce:	f005 fcc0 	bl	8007252 <HAL_UART_Transmit>
	if (errorPitch < 0){
 80018d2:	4b5a      	ldr	r3, [pc, #360]	; (8001a3c <PID_PITCH+0x1bc>)
 80018d4:	edd3 7a00 	vldr	s15, [r3]
 80018d8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018e0:	d505      	bpl.n	80018ee <PID_PITCH+0x6e>
		dir_pitch = 0;   //TURUN
 80018e2:	4b5b      	ldr	r3, [pc, #364]	; (8001a50 <PID_PITCH+0x1d0>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
		maxPitchSpeed = 250;
 80018e8:	23fa      	movs	r3, #250	; 0xfa
 80018ea:	607b      	str	r3, [r7, #4]
 80018ec:	e002      	b.n	80018f4 <PID_PITCH+0x74>
	} else {
		dir_pitch = 1;  //NAIK
 80018ee:	4b58      	ldr	r3, [pc, #352]	; (8001a50 <PID_PITCH+0x1d0>)
 80018f0:	2201      	movs	r2, #1
 80018f2:	601a      	str	r2, [r3, #0]
	}

	pitch_P  = KP_PITCH * errorPitch;
 80018f4:	4b51      	ldr	r3, [pc, #324]	; (8001a3c <PID_PITCH+0x1bc>)
 80018f6:	edd3 7a00 	vldr	s15, [r3]
 80018fa:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8001a54 <PID_PITCH+0x1d4>
 80018fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001902:	4b55      	ldr	r3, [pc, #340]	; (8001a58 <PID_PITCH+0x1d8>)
 8001904:	edc3 7a00 	vstr	s15, [r3]
	pitch_I += KI_PITCH * errorPitch;
 8001908:	4b4c      	ldr	r3, [pc, #304]	; (8001a3c <PID_PITCH+0x1bc>)
 800190a:	edd3 7a00 	vldr	s15, [r3]
 800190e:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8001a5c <PID_PITCH+0x1dc>
 8001912:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001916:	4b52      	ldr	r3, [pc, #328]	; (8001a60 <PID_PITCH+0x1e0>)
 8001918:	edd3 7a00 	vldr	s15, [r3]
 800191c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001920:	4b4f      	ldr	r3, [pc, #316]	; (8001a60 <PID_PITCH+0x1e0>)
 8001922:	edc3 7a00 	vstr	s15, [r3]
	pitch_D  = KD_PITCH * (errorPitch - last_errorPitch);
 8001926:	4b45      	ldr	r3, [pc, #276]	; (8001a3c <PID_PITCH+0x1bc>)
 8001928:	ed93 7a00 	vldr	s14, [r3]
 800192c:	4b4d      	ldr	r3, [pc, #308]	; (8001a64 <PID_PITCH+0x1e4>)
 800192e:	edd3 7a00 	vldr	s15, [r3]
 8001932:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001936:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8001a68 <PID_PITCH+0x1e8>
 800193a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800193e:	4b4b      	ldr	r3, [pc, #300]	; (8001a6c <PID_PITCH+0x1ec>)
 8001940:	edc3 7a00 	vstr	s15, [r3]

	if (-5.0f < errorPitch && errorPitch < 5.0f){
 8001944:	4b3d      	ldr	r3, [pc, #244]	; (8001a3c <PID_PITCH+0x1bc>)
 8001946:	edd3 7a00 	vldr	s15, [r3]
 800194a:	eeb9 7a04 	vmov.f32	s14, #148	; 0xc0a00000 -5.0
 800194e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001956:	dd2a      	ble.n	80019ae <PID_PITCH+0x12e>
 8001958:	4b38      	ldr	r3, [pc, #224]	; (8001a3c <PID_PITCH+0x1bc>)
 800195a:	edd3 7a00 	vldr	s15, [r3]
 800195e:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8001962:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800196a:	d520      	bpl.n	80019ae <PID_PITCH+0x12e>
		if (pitch_I > 90)
 800196c:	4b3c      	ldr	r3, [pc, #240]	; (8001a60 <PID_PITCH+0x1e0>)
 800196e:	edd3 7a00 	vldr	s15, [r3]
 8001972:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8001a70 <PID_PITCH+0x1f0>
 8001976:	eef4 7ac7 	vcmpe.f32	s15, s14
 800197a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800197e:	dd03      	ble.n	8001988 <PID_PITCH+0x108>
			pitch_I = 90;
 8001980:	4b37      	ldr	r3, [pc, #220]	; (8001a60 <PID_PITCH+0x1e0>)
 8001982:	4a3c      	ldr	r2, [pc, #240]	; (8001a74 <PID_PITCH+0x1f4>)
 8001984:	601a      	str	r2, [r3, #0]
		if (pitch_I > 90)
 8001986:	e015      	b.n	80019b4 <PID_PITCH+0x134>
		else if (pitch_I < (-90)){
 8001988:	4b35      	ldr	r3, [pc, #212]	; (8001a60 <PID_PITCH+0x1e0>)
 800198a:	edd3 7a00 	vldr	s15, [r3]
 800198e:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8001a78 <PID_PITCH+0x1f8>
 8001992:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001996:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800199a:	d400      	bmi.n	800199e <PID_PITCH+0x11e>
		if (pitch_I > 90)
 800199c:	e00a      	b.n	80019b4 <PID_PITCH+0x134>
			pitch_I = -90;
 800199e:	4b30      	ldr	r3, [pc, #192]	; (8001a60 <PID_PITCH+0x1e0>)
 80019a0:	4a36      	ldr	r2, [pc, #216]	; (8001a7c <PID_PITCH+0x1fc>)
 80019a2:	601a      	str	r2, [r3, #0]
			KI_pitch = 0.5;
 80019a4:	4b36      	ldr	r3, [pc, #216]	; (8001a80 <PID_PITCH+0x200>)
 80019a6:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80019aa:	601a      	str	r2, [r3, #0]
		if (pitch_I > 90)
 80019ac:	e002      	b.n	80019b4 <PID_PITCH+0x134>
		}
	} else {
		KI_pitch = 0.9;
 80019ae:	4b34      	ldr	r3, [pc, #208]	; (8001a80 <PID_PITCH+0x200>)
 80019b0:	4a34      	ldr	r2, [pc, #208]	; (8001a84 <PID_PITCH+0x204>)
 80019b2:	601a      	str	r2, [r3, #0]
	}
	Out_PIDPITCH = pitch_P + pitch_I + pitch_D;
 80019b4:	4b28      	ldr	r3, [pc, #160]	; (8001a58 <PID_PITCH+0x1d8>)
 80019b6:	ed93 7a00 	vldr	s14, [r3]
 80019ba:	4b29      	ldr	r3, [pc, #164]	; (8001a60 <PID_PITCH+0x1e0>)
 80019bc:	edd3 7a00 	vldr	s15, [r3]
 80019c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019c4:	4b29      	ldr	r3, [pc, #164]	; (8001a6c <PID_PITCH+0x1ec>)
 80019c6:	edd3 7a00 	vldr	s15, [r3]
 80019ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019d2:	ee17 2a90 	vmov	r2, s15
 80019d6:	4b2c      	ldr	r3, [pc, #176]	; (8001a88 <PID_PITCH+0x208>)
 80019d8:	601a      	str	r2, [r3, #0]
	if (Out_PIDPITCH < 0)Out_PIDPITCH *= -1;
 80019da:	4b2b      	ldr	r3, [pc, #172]	; (8001a88 <PID_PITCH+0x208>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	da04      	bge.n	80019ec <PID_PITCH+0x16c>
 80019e2:	4b29      	ldr	r3, [pc, #164]	; (8001a88 <PID_PITCH+0x208>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	425b      	negs	r3, r3
 80019e8:	4a27      	ldr	r2, [pc, #156]	; (8001a88 <PID_PITCH+0x208>)
 80019ea:	6013      	str	r3, [r2, #0]
	if (Out_PIDPITCH > maxPitchSpeed) Out_PIDPITCH = maxPitchSpeed;
 80019ec:	4b26      	ldr	r3, [pc, #152]	; (8001a88 <PID_PITCH+0x208>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	429a      	cmp	r2, r3
 80019f4:	da02      	bge.n	80019fc <PID_PITCH+0x17c>
 80019f6:	4a24      	ldr	r2, [pc, #144]	; (8001a88 <PID_PITCH+0x208>)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6013      	str	r3, [r2, #0]
	if (errorPitch == 0) Out_PIDPITCH = 0;
 80019fc:	4b0f      	ldr	r3, [pc, #60]	; (8001a3c <PID_PITCH+0x1bc>)
 80019fe:	edd3 7a00 	vldr	s15, [r3]
 8001a02:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a0a:	d102      	bne.n	8001a12 <PID_PITCH+0x192>
 8001a0c:	4b1e      	ldr	r3, [pc, #120]	; (8001a88 <PID_PITCH+0x208>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	601a      	str	r2, [r3, #0]
		SetDriverMotor_pitch(dir_pitch, Out_PIDPITCH);
 8001a12:	4b0f      	ldr	r3, [pc, #60]	; (8001a50 <PID_PITCH+0x1d0>)
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	4b1c      	ldr	r3, [pc, #112]	; (8001a88 <PID_PITCH+0x208>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	b29b      	uxth	r3, r3
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	4610      	mov	r0, r2
 8001a20:	f7ff fe26 	bl	8001670 <SetDriverMotor_pitch>
		last_errorPitch = errorPitch;
 8001a24:	4b05      	ldr	r3, [pc, #20]	; (8001a3c <PID_PITCH+0x1bc>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a0e      	ldr	r2, [pc, #56]	; (8001a64 <PID_PITCH+0x1e4>)
 8001a2a:	6013      	str	r3, [r2, #0]
}
 8001a2c:	bf00      	nop
 8001a2e:	370c      	adds	r7, #12
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd90      	pop	{r4, r7, pc}
 8001a34:	20000624 	.word	0x20000624
 8001a38:	2000129c 	.word	0x2000129c
 8001a3c:	200011b0 	.word	0x200011b0
 8001a40:	0800c2fc 	.word	0x0800c2fc
 8001a44:	200010d4 	.word	0x200010d4
 8001a48:	200011de 	.word	0x200011de
 8001a4c:	20001088 	.word	0x20001088
 8001a50:	20000224 	.word	0x20000224
 8001a54:	42c80000 	.word	0x42c80000
 8001a58:	200011c0 	.word	0x200011c0
 8001a5c:	00000000 	.word	0x00000000
 8001a60:	20000a3c 	.word	0x20000a3c
 8001a64:	200012c0 	.word	0x200012c0
 8001a68:	42dc0000 	.word	0x42dc0000
 8001a6c:	20000f90 	.word	0x20000f90
 8001a70:	42b40000 	.word	0x42b40000
 8001a74:	42b40000 	.word	0x42b40000
 8001a78:	c2b40000 	.word	0xc2b40000
 8001a7c:	c2b40000 	.word	0xc2b40000
 8001a80:	2000022c 	.word	0x2000022c
 8001a84:	3f666666 	.word	0x3f666666
 8001a88:	200011f4 	.word	0x200011f4

08001a8c <PID_YAW>:
void PID_YAW(){
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
	errorYaw = setPoint_yaw - data_heading;
 8001a90:	4b89      	ldr	r3, [pc, #548]	; (8001cb8 <PID_YAW+0x22c>)
 8001a92:	ed93 7a00 	vldr	s14, [r3]
 8001a96:	4b89      	ldr	r3, [pc, #548]	; (8001cbc <PID_YAW+0x230>)
 8001a98:	edd3 7a00 	vldr	s15, [r3]
 8001a9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001aa0:	4b87      	ldr	r3, [pc, #540]	; (8001cc0 <PID_YAW+0x234>)
 8001aa2:	edc3 7a00 	vstr	s15, [r3]
	if (data_heading >= 265 && setPoint_yaw <= 95){
 8001aa6:	4b85      	ldr	r3, [pc, #532]	; (8001cbc <PID_YAW+0x230>)
 8001aa8:	edd3 7a00 	vldr	s15, [r3]
 8001aac:	ed9f 7a85 	vldr	s14, [pc, #532]	; 8001cc4 <PID_YAW+0x238>
 8001ab0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ab4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ab8:	db14      	blt.n	8001ae4 <PID_YAW+0x58>
 8001aba:	4b7f      	ldr	r3, [pc, #508]	; (8001cb8 <PID_YAW+0x22c>)
 8001abc:	edd3 7a00 	vldr	s15, [r3]
 8001ac0:	ed9f 7a81 	vldr	s14, [pc, #516]	; 8001cc8 <PID_YAW+0x23c>
 8001ac4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ac8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001acc:	d80a      	bhi.n	8001ae4 <PID_YAW+0x58>
		errorYaw += 359;
 8001ace:	4b7c      	ldr	r3, [pc, #496]	; (8001cc0 <PID_YAW+0x234>)
 8001ad0:	edd3 7a00 	vldr	s15, [r3]
 8001ad4:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8001ccc <PID_YAW+0x240>
 8001ad8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001adc:	4b78      	ldr	r3, [pc, #480]	; (8001cc0 <PID_YAW+0x234>)
 8001ade:	edc3 7a00 	vstr	s15, [r3]
 8001ae2:	e025      	b.n	8001b30 <PID_YAW+0xa4>
	} else if (data_heading <= 95 && setPoint_yaw >= 265){
 8001ae4:	4b75      	ldr	r3, [pc, #468]	; (8001cbc <PID_YAW+0x230>)
 8001ae6:	edd3 7a00 	vldr	s15, [r3]
 8001aea:	ed9f 7a77 	vldr	s14, [pc, #476]	; 8001cc8 <PID_YAW+0x23c>
 8001aee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001af6:	d81b      	bhi.n	8001b30 <PID_YAW+0xa4>
 8001af8:	4b6f      	ldr	r3, [pc, #444]	; (8001cb8 <PID_YAW+0x22c>)
 8001afa:	edd3 7a00 	vldr	s15, [r3]
 8001afe:	ed9f 7a71 	vldr	s14, [pc, #452]	; 8001cc4 <PID_YAW+0x238>
 8001b02:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b0a:	db11      	blt.n	8001b30 <PID_YAW+0xa4>
		errorYaw += 359;
 8001b0c:	4b6c      	ldr	r3, [pc, #432]	; (8001cc0 <PID_YAW+0x234>)
 8001b0e:	edd3 7a00 	vldr	s15, [r3]
 8001b12:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 8001ccc <PID_YAW+0x240>
 8001b16:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b1a:	4b69      	ldr	r3, [pc, #420]	; (8001cc0 <PID_YAW+0x234>)
 8001b1c:	edc3 7a00 	vstr	s15, [r3]
		errorYaw *= -1;
 8001b20:	4b67      	ldr	r3, [pc, #412]	; (8001cc0 <PID_YAW+0x234>)
 8001b22:	edd3 7a00 	vldr	s15, [r3]
 8001b26:	eef1 7a67 	vneg.f32	s15, s15
 8001b2a:	4b65      	ldr	r3, [pc, #404]	; (8001cc0 <PID_YAW+0x234>)
 8001b2c:	edc3 7a00 	vstr	s15, [r3]
	}
	if (errorYaw < 0){
 8001b30:	4b63      	ldr	r3, [pc, #396]	; (8001cc0 <PID_YAW+0x234>)
 8001b32:	edd3 7a00 	vldr	s15, [r3]
 8001b36:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b3e:	d503      	bpl.n	8001b48 <PID_YAW+0xbc>
		dir_yaw = 1;
 8001b40:	4b63      	ldr	r3, [pc, #396]	; (8001cd0 <PID_YAW+0x244>)
 8001b42:	2201      	movs	r2, #1
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	e002      	b.n	8001b4e <PID_YAW+0xc2>
	} else {
		dir_yaw = 0;
 8001b48:	4b61      	ldr	r3, [pc, #388]	; (8001cd0 <PID_YAW+0x244>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	601a      	str	r2, [r3, #0]
	}

	yaw_P  = KP_YAW * errorYaw;
 8001b4e:	4b5c      	ldr	r3, [pc, #368]	; (8001cc0 <PID_YAW+0x234>)
 8001b50:	edd3 7a00 	vldr	s15, [r3]
 8001b54:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001b58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b5c:	4b5d      	ldr	r3, [pc, #372]	; (8001cd4 <PID_YAW+0x248>)
 8001b5e:	edc3 7a00 	vstr	s15, [r3]
	yaw_I += KI_YAW * errorYaw;
 8001b62:	4b57      	ldr	r3, [pc, #348]	; (8001cc0 <PID_YAW+0x234>)
 8001b64:	edd3 7a00 	vldr	s15, [r3]
 8001b68:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 8001cd8 <PID_YAW+0x24c>
 8001b6c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001b70:	4b5a      	ldr	r3, [pc, #360]	; (8001cdc <PID_YAW+0x250>)
 8001b72:	edd3 7a00 	vldr	s15, [r3]
 8001b76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b7a:	4b58      	ldr	r3, [pc, #352]	; (8001cdc <PID_YAW+0x250>)
 8001b7c:	edc3 7a00 	vstr	s15, [r3]
	yaw_D  = KD_YAW * (errorYaw - last_errorYaw);
 8001b80:	4b4f      	ldr	r3, [pc, #316]	; (8001cc0 <PID_YAW+0x234>)
 8001b82:	ed93 7a00 	vldr	s14, [r3]
 8001b86:	4b56      	ldr	r3, [pc, #344]	; (8001ce0 <PID_YAW+0x254>)
 8001b88:	edd3 7a00 	vldr	s15, [r3]
 8001b8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b90:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8001ce4 <PID_YAW+0x258>
 8001b94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b98:	4b53      	ldr	r3, [pc, #332]	; (8001ce8 <PID_YAW+0x25c>)
 8001b9a:	edc3 7a00 	vstr	s15, [r3]

	if (-5.0f < errorYaw && errorYaw < 5.0f){
 8001b9e:	4b48      	ldr	r3, [pc, #288]	; (8001cc0 <PID_YAW+0x234>)
 8001ba0:	edd3 7a00 	vldr	s15, [r3]
 8001ba4:	eeb9 7a04 	vmov.f32	s14, #148	; 0xc0a00000 -5.0
 8001ba8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bb0:	dd33      	ble.n	8001c1a <PID_YAW+0x18e>
 8001bb2:	4b43      	ldr	r3, [pc, #268]	; (8001cc0 <PID_YAW+0x234>)
 8001bb4:	edd3 7a00 	vldr	s15, [r3]
 8001bb8:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8001bbc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bc4:	d529      	bpl.n	8001c1a <PID_YAW+0x18e>
		if (yaw_I > 120) yaw_I = -120;
 8001bc6:	4b45      	ldr	r3, [pc, #276]	; (8001cdc <PID_YAW+0x250>)
 8001bc8:	edd3 7a00 	vldr	s15, [r3]
 8001bcc:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8001cec <PID_YAW+0x260>
 8001bd0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bd8:	dd03      	ble.n	8001be2 <PID_YAW+0x156>
 8001bda:	4b40      	ldr	r3, [pc, #256]	; (8001cdc <PID_YAW+0x250>)
 8001bdc:	4a44      	ldr	r2, [pc, #272]	; (8001cf0 <PID_YAW+0x264>)
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	e01e      	b.n	8001c20 <PID_YAW+0x194>
		else if (-2.0f < errorYaw && errorYaw < 2.0f) KI_yaw = 0.2;
 8001be2:	4b37      	ldr	r3, [pc, #220]	; (8001cc0 <PID_YAW+0x234>)
 8001be4:	edd3 7a00 	vldr	s15, [r3]
 8001be8:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8001bec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bf4:	dd0d      	ble.n	8001c12 <PID_YAW+0x186>
 8001bf6:	4b32      	ldr	r3, [pc, #200]	; (8001cc0 <PID_YAW+0x234>)
 8001bf8:	edd3 7a00 	vldr	s15, [r3]
 8001bfc:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8001c00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c08:	d503      	bpl.n	8001c12 <PID_YAW+0x186>
 8001c0a:	4b3a      	ldr	r3, [pc, #232]	; (8001cf4 <PID_YAW+0x268>)
 8001c0c:	4a3a      	ldr	r2, [pc, #232]	; (8001cf8 <PID_YAW+0x26c>)
 8001c0e:	601a      	str	r2, [r3, #0]
		if (yaw_I > 120) yaw_I = -120;
 8001c10:	e006      	b.n	8001c20 <PID_YAW+0x194>
		else (KI_yaw = 0.4);
 8001c12:	4b38      	ldr	r3, [pc, #224]	; (8001cf4 <PID_YAW+0x268>)
 8001c14:	4a39      	ldr	r2, [pc, #228]	; (8001cfc <PID_YAW+0x270>)
 8001c16:	601a      	str	r2, [r3, #0]
		if (yaw_I > 120) yaw_I = -120;
 8001c18:	e002      	b.n	8001c20 <PID_YAW+0x194>
	} else {
		KI_yaw = 0.4;
 8001c1a:	4b36      	ldr	r3, [pc, #216]	; (8001cf4 <PID_YAW+0x268>)
 8001c1c:	4a37      	ldr	r2, [pc, #220]	; (8001cfc <PID_YAW+0x270>)
 8001c1e:	601a      	str	r2, [r3, #0]
	}
	Out_PIDYAW = yaw_P + yaw_I + yaw_D;
 8001c20:	4b2c      	ldr	r3, [pc, #176]	; (8001cd4 <PID_YAW+0x248>)
 8001c22:	ed93 7a00 	vldr	s14, [r3]
 8001c26:	4b2d      	ldr	r3, [pc, #180]	; (8001cdc <PID_YAW+0x250>)
 8001c28:	edd3 7a00 	vldr	s15, [r3]
 8001c2c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c30:	4b2d      	ldr	r3, [pc, #180]	; (8001ce8 <PID_YAW+0x25c>)
 8001c32:	edd3 7a00 	vldr	s15, [r3]
 8001c36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c3a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c3e:	ee17 2a90 	vmov	r2, s15
 8001c42:	4b2f      	ldr	r3, [pc, #188]	; (8001d00 <PID_YAW+0x274>)
 8001c44:	601a      	str	r2, [r3, #0]

	if (Out_PIDYAW < 0) Out_PIDYAW *= -1;
 8001c46:	4b2e      	ldr	r3, [pc, #184]	; (8001d00 <PID_YAW+0x274>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	da04      	bge.n	8001c58 <PID_YAW+0x1cc>
 8001c4e:	4b2c      	ldr	r3, [pc, #176]	; (8001d00 <PID_YAW+0x274>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	425b      	negs	r3, r3
 8001c54:	4a2a      	ldr	r2, [pc, #168]	; (8001d00 <PID_YAW+0x274>)
 8001c56:	6013      	str	r3, [r2, #0]
	if (Out_PIDYAW > 500) Out_PIDYAW = 500;
 8001c58:	4b29      	ldr	r3, [pc, #164]	; (8001d00 <PID_YAW+0x274>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001c60:	dd03      	ble.n	8001c6a <PID_YAW+0x1de>
 8001c62:	4b27      	ldr	r3, [pc, #156]	; (8001d00 <PID_YAW+0x274>)
 8001c64:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001c68:	601a      	str	r2, [r3, #0]

	if (-1.5f < errorYaw && errorYaw < 1.5f) Out_PIDYAW = 0;
 8001c6a:	4b15      	ldr	r3, [pc, #84]	; (8001cc0 <PID_YAW+0x234>)
 8001c6c:	edd3 7a00 	vldr	s15, [r3]
 8001c70:	eebf 7a08 	vmov.f32	s14, #248	; 0xbfc00000 -1.5
 8001c74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c7c:	dd0c      	ble.n	8001c98 <PID_YAW+0x20c>
 8001c7e:	4b10      	ldr	r3, [pc, #64]	; (8001cc0 <PID_YAW+0x234>)
 8001c80:	edd3 7a00 	vldr	s15, [r3]
 8001c84:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8001c88:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c90:	d502      	bpl.n	8001c98 <PID_YAW+0x20c>
 8001c92:	4b1b      	ldr	r3, [pc, #108]	; (8001d00 <PID_YAW+0x274>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	601a      	str	r2, [r3, #0]
	SetDriverMotor_yaw(dir_yaw, Out_PIDYAW);
 8001c98:	4b0d      	ldr	r3, [pc, #52]	; (8001cd0 <PID_YAW+0x244>)
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	4b18      	ldr	r3, [pc, #96]	; (8001d00 <PID_YAW+0x274>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	b29b      	uxth	r3, r3
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	4610      	mov	r0, r2
 8001ca6:	f7ff fcb1 	bl	800160c <SetDriverMotor_yaw>
	last_errorYaw = errorYaw;
 8001caa:	4b05      	ldr	r3, [pc, #20]	; (8001cc0 <PID_YAW+0x234>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a0c      	ldr	r2, [pc, #48]	; (8001ce0 <PID_YAW+0x254>)
 8001cb0:	6013      	str	r3, [r2, #0]
}
 8001cb2:	bf00      	nop
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	20000010 	.word	0x20000010
 8001cbc:	200012c4 	.word	0x200012c4
 8001cc0:	200011b4 	.word	0x200011b4
 8001cc4:	43848000 	.word	0x43848000
 8001cc8:	42be0000 	.word	0x42be0000
 8001ccc:	43b38000 	.word	0x43b38000
 8001cd0:	20000228 	.word	0x20000228
 8001cd4:	200011bc 	.word	0x200011bc
 8001cd8:	00000000 	.word	0x00000000
 8001cdc:	200011ac 	.word	0x200011ac
 8001ce0:	20000c94 	.word	0x20000c94
 8001ce4:	425c0000 	.word	0x425c0000
 8001ce8:	200011e4 	.word	0x200011e4
 8001cec:	42f00000 	.word	0x42f00000
 8001cf0:	c2f00000 	.word	0xc2f00000
 8001cf4:	20000230 	.word	0x20000230
 8001cf8:	3e4ccccd 	.word	0x3e4ccccd
 8001cfc:	3ecccccd 	.word	0x3ecccccd
 8001d00:	20001298 	.word	0x20001298

08001d04 <input_data_wahana>:
void input_data_wahana(){
 8001d04:	b598      	push	{r3, r4, r7, lr}
 8001d06:	af00      	add	r7, sp, #0
	if(USART3DataFlag == true){
 8001d08:	4b6b      	ldr	r3, [pc, #428]	; (8001eb8 <input_data_wahana+0x1b4>)
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	f000 8176 	beq.w	8001ffe <input_data_wahana+0x2fa>
		ukuranstring = sprintf((char*)buffer, "Wahana input = %s\r\n", data_wahana);
 8001d12:	4a6a      	ldr	r2, [pc, #424]	; (8001ebc <input_data_wahana+0x1b8>)
 8001d14:	496a      	ldr	r1, [pc, #424]	; (8001ec0 <input_data_wahana+0x1bc>)
 8001d16:	486b      	ldr	r0, [pc, #428]	; (8001ec4 <input_data_wahana+0x1c0>)
 8001d18:	f007 f8da 	bl	8008ed0 <siprintf>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	b29a      	uxth	r2, r3
 8001d20:	4b69      	ldr	r3, [pc, #420]	; (8001ec8 <input_data_wahana+0x1c4>)
 8001d22:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, buffer, ukuranstring, 10);
 8001d24:	4b68      	ldr	r3, [pc, #416]	; (8001ec8 <input_data_wahana+0x1c4>)
 8001d26:	881a      	ldrh	r2, [r3, #0]
 8001d28:	230a      	movs	r3, #10
 8001d2a:	4966      	ldr	r1, [pc, #408]	; (8001ec4 <input_data_wahana+0x1c0>)
 8001d2c:	4867      	ldr	r0, [pc, #412]	; (8001ecc <input_data_wahana+0x1c8>)
 8001d2e:	f005 fa90 	bl	8007252 <HAL_UART_Transmit>
		for (cek_w = 0; cek_w < sizeof(data_wahana); cek_w++){
 8001d32:	4b67      	ldr	r3, [pc, #412]	; (8001ed0 <input_data_wahana+0x1cc>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	601a      	str	r2, [r3, #0]
 8001d38:	e01b      	b.n	8001d72 <input_data_wahana+0x6e>
			if(('t' == data_wahana[cek_w]) && (flag_w == 0)){
 8001d3a:	4b65      	ldr	r3, [pc, #404]	; (8001ed0 <input_data_wahana+0x1cc>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a5f      	ldr	r2, [pc, #380]	; (8001ebc <input_data_wahana+0x1b8>)
 8001d40:	5cd3      	ldrb	r3, [r2, r3]
 8001d42:	2b74      	cmp	r3, #116	; 0x74
 8001d44:	d110      	bne.n	8001d68 <input_data_wahana+0x64>
 8001d46:	4b63      	ldr	r3, [pc, #396]	; (8001ed4 <input_data_wahana+0x1d0>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d10c      	bne.n	8001d68 <input_data_wahana+0x64>
				if(flag_w == 0){
 8001d4e:	4b61      	ldr	r3, [pc, #388]	; (8001ed4 <input_data_wahana+0x1d0>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d113      	bne.n	8001d7e <input_data_wahana+0x7a>
					a_w = cek_w + 1;
 8001d56:	4b5e      	ldr	r3, [pc, #376]	; (8001ed0 <input_data_wahana+0x1cc>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	4a5e      	ldr	r2, [pc, #376]	; (8001ed8 <input_data_wahana+0x1d4>)
 8001d5e:	6013      	str	r3, [r2, #0]
					flag_w = 9;
 8001d60:	4b5c      	ldr	r3, [pc, #368]	; (8001ed4 <input_data_wahana+0x1d0>)
 8001d62:	2209      	movs	r2, #9
 8001d64:	601a      	str	r2, [r3, #0]
				}
				break;
 8001d66:	e00a      	b.n	8001d7e <input_data_wahana+0x7a>
		for (cek_w = 0; cek_w < sizeof(data_wahana); cek_w++){
 8001d68:	4b59      	ldr	r3, [pc, #356]	; (8001ed0 <input_data_wahana+0x1cc>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	4a58      	ldr	r2, [pc, #352]	; (8001ed0 <input_data_wahana+0x1cc>)
 8001d70:	6013      	str	r3, [r2, #0]
 8001d72:	4b57      	ldr	r3, [pc, #348]	; (8001ed0 <input_data_wahana+0x1cc>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001d7a:	d3de      	bcc.n	8001d3a <input_data_wahana+0x36>
 8001d7c:	e000      	b.n	8001d80 <input_data_wahana+0x7c>
				break;
 8001d7e:	bf00      	nop
			}
		}
		if (flag_w == 9){
 8001d80:	4b54      	ldr	r3, [pc, #336]	; (8001ed4 <input_data_wahana+0x1d0>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2b09      	cmp	r3, #9
 8001d86:	f040 80d1 	bne.w	8001f2c <input_data_wahana+0x228>
			for(cek_w = a_w; cek_w < sizeof(data_wahana); cek_w++){
 8001d8a:	4b53      	ldr	r3, [pc, #332]	; (8001ed8 <input_data_wahana+0x1d4>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a50      	ldr	r2, [pc, #320]	; (8001ed0 <input_data_wahana+0x1cc>)
 8001d90:	6013      	str	r3, [r2, #0]
 8001d92:	e0c5      	b.n	8001f20 <input_data_wahana+0x21c>
				if (data_wahana[cek_w] == ','){
 8001d94:	4b4e      	ldr	r3, [pc, #312]	; (8001ed0 <input_data_wahana+0x1cc>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a48      	ldr	r2, [pc, #288]	; (8001ebc <input_data_wahana+0x1b8>)
 8001d9a:	5cd3      	ldrb	r3, [r2, r3]
 8001d9c:	2b2c      	cmp	r3, #44	; 0x2c
 8001d9e:	d108      	bne.n	8001db2 <input_data_wahana+0xae>
					bit_w ++;
 8001da0:	4b4e      	ldr	r3, [pc, #312]	; (8001edc <input_data_wahana+0x1d8>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	3301      	adds	r3, #1
 8001da6:	4a4d      	ldr	r2, [pc, #308]	; (8001edc <input_data_wahana+0x1d8>)
 8001da8:	6013      	str	r3, [r2, #0]
					ke_w = 0;
 8001daa:	4b4d      	ldr	r3, [pc, #308]	; (8001ee0 <input_data_wahana+0x1dc>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]
					continue;
 8001db0:	e0b1      	b.n	8001f16 <input_data_wahana+0x212>
				} else {
					if(bit_w == 1){
 8001db2:	4b4a      	ldr	r3, [pc, #296]	; (8001edc <input_data_wahana+0x1d8>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	d108      	bne.n	8001dcc <input_data_wahana+0xc8>
						data_mode_w[ke_w] = data_wahana[cek_w];
 8001dba:	4b45      	ldr	r3, [pc, #276]	; (8001ed0 <input_data_wahana+0x1cc>)
 8001dbc:	681a      	ldr	r2, [r3, #0]
 8001dbe:	4b48      	ldr	r3, [pc, #288]	; (8001ee0 <input_data_wahana+0x1dc>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	493e      	ldr	r1, [pc, #248]	; (8001ebc <input_data_wahana+0x1b8>)
 8001dc4:	5c89      	ldrb	r1, [r1, r2]
 8001dc6:	4a47      	ldr	r2, [pc, #284]	; (8001ee4 <input_data_wahana+0x1e0>)
 8001dc8:	54d1      	strb	r1, [r2, r3]
 8001dca:	e09f      	b.n	8001f0c <input_data_wahana+0x208>
					} else if (bit_w == 2){
 8001dcc:	4b43      	ldr	r3, [pc, #268]	; (8001edc <input_data_wahana+0x1d8>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	2b02      	cmp	r3, #2
 8001dd2:	d108      	bne.n	8001de6 <input_data_wahana+0xe2>
						data_yaw_w[ke_w] = data_wahana[cek_w];
 8001dd4:	4b3e      	ldr	r3, [pc, #248]	; (8001ed0 <input_data_wahana+0x1cc>)
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	4b41      	ldr	r3, [pc, #260]	; (8001ee0 <input_data_wahana+0x1dc>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4937      	ldr	r1, [pc, #220]	; (8001ebc <input_data_wahana+0x1b8>)
 8001dde:	5c89      	ldrb	r1, [r1, r2]
 8001de0:	4a41      	ldr	r2, [pc, #260]	; (8001ee8 <input_data_wahana+0x1e4>)
 8001de2:	54d1      	strb	r1, [r2, r3]
 8001de4:	e092      	b.n	8001f0c <input_data_wahana+0x208>
					} else if (bit_w == 3){
 8001de6:	4b3d      	ldr	r3, [pc, #244]	; (8001edc <input_data_wahana+0x1d8>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2b03      	cmp	r3, #3
 8001dec:	d108      	bne.n	8001e00 <input_data_wahana+0xfc>
						data_pitch_w[ke_w] = data_wahana[cek_w];
 8001dee:	4b38      	ldr	r3, [pc, #224]	; (8001ed0 <input_data_wahana+0x1cc>)
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	4b3b      	ldr	r3, [pc, #236]	; (8001ee0 <input_data_wahana+0x1dc>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4931      	ldr	r1, [pc, #196]	; (8001ebc <input_data_wahana+0x1b8>)
 8001df8:	5c89      	ldrb	r1, [r1, r2]
 8001dfa:	4a3c      	ldr	r2, [pc, #240]	; (8001eec <input_data_wahana+0x1e8>)
 8001dfc:	54d1      	strb	r1, [r2, r3]
 8001dfe:	e085      	b.n	8001f0c <input_data_wahana+0x208>
					} else if (bit_w == 4){
 8001e00:	4b36      	ldr	r3, [pc, #216]	; (8001edc <input_data_wahana+0x1d8>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	2b04      	cmp	r3, #4
 8001e06:	d108      	bne.n	8001e1a <input_data_wahana+0x116>
						data_roll_w[ke_w] = data_wahana[cek_w];
 8001e08:	4b31      	ldr	r3, [pc, #196]	; (8001ed0 <input_data_wahana+0x1cc>)
 8001e0a:	681a      	ldr	r2, [r3, #0]
 8001e0c:	4b34      	ldr	r3, [pc, #208]	; (8001ee0 <input_data_wahana+0x1dc>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	492a      	ldr	r1, [pc, #168]	; (8001ebc <input_data_wahana+0x1b8>)
 8001e12:	5c89      	ldrb	r1, [r1, r2]
 8001e14:	4a36      	ldr	r2, [pc, #216]	; (8001ef0 <input_data_wahana+0x1ec>)
 8001e16:	54d1      	strb	r1, [r2, r3]
 8001e18:	e078      	b.n	8001f0c <input_data_wahana+0x208>
					} else if (bit_w == 5){
 8001e1a:	4b30      	ldr	r3, [pc, #192]	; (8001edc <input_data_wahana+0x1d8>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	2b05      	cmp	r3, #5
 8001e20:	d108      	bne.n	8001e34 <input_data_wahana+0x130>
						data_angin_w[ke_w] = data_wahana[cek_w];
 8001e22:	4b2b      	ldr	r3, [pc, #172]	; (8001ed0 <input_data_wahana+0x1cc>)
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	4b2e      	ldr	r3, [pc, #184]	; (8001ee0 <input_data_wahana+0x1dc>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4924      	ldr	r1, [pc, #144]	; (8001ebc <input_data_wahana+0x1b8>)
 8001e2c:	5c89      	ldrb	r1, [r1, r2]
 8001e2e:	4a31      	ldr	r2, [pc, #196]	; (8001ef4 <input_data_wahana+0x1f0>)
 8001e30:	54d1      	strb	r1, [r2, r3]
 8001e32:	e06b      	b.n	8001f0c <input_data_wahana+0x208>
					} else if (bit_w == 6){
 8001e34:	4b29      	ldr	r3, [pc, #164]	; (8001edc <input_data_wahana+0x1d8>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	2b06      	cmp	r3, #6
 8001e3a:	d108      	bne.n	8001e4e <input_data_wahana+0x14a>
						data_alti_w[ke_w] = data_wahana[cek_w];
 8001e3c:	4b24      	ldr	r3, [pc, #144]	; (8001ed0 <input_data_wahana+0x1cc>)
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	4b27      	ldr	r3, [pc, #156]	; (8001ee0 <input_data_wahana+0x1dc>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	491d      	ldr	r1, [pc, #116]	; (8001ebc <input_data_wahana+0x1b8>)
 8001e46:	5c89      	ldrb	r1, [r1, r2]
 8001e48:	4a2b      	ldr	r2, [pc, #172]	; (8001ef8 <input_data_wahana+0x1f4>)
 8001e4a:	54d1      	strb	r1, [r2, r3]
 8001e4c:	e05e      	b.n	8001f0c <input_data_wahana+0x208>
					} else if (bit_w == 7){
 8001e4e:	4b23      	ldr	r3, [pc, #140]	; (8001edc <input_data_wahana+0x1d8>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	2b07      	cmp	r3, #7
 8001e54:	d108      	bne.n	8001e68 <input_data_wahana+0x164>
						data_lat_w[ke_w] = data_wahana[cek_w];
 8001e56:	4b1e      	ldr	r3, [pc, #120]	; (8001ed0 <input_data_wahana+0x1cc>)
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	4b21      	ldr	r3, [pc, #132]	; (8001ee0 <input_data_wahana+0x1dc>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4917      	ldr	r1, [pc, #92]	; (8001ebc <input_data_wahana+0x1b8>)
 8001e60:	5c89      	ldrb	r1, [r1, r2]
 8001e62:	4a26      	ldr	r2, [pc, #152]	; (8001efc <input_data_wahana+0x1f8>)
 8001e64:	54d1      	strb	r1, [r2, r3]
 8001e66:	e051      	b.n	8001f0c <input_data_wahana+0x208>
					} else if (bit_w == 8){
 8001e68:	4b1c      	ldr	r3, [pc, #112]	; (8001edc <input_data_wahana+0x1d8>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2b08      	cmp	r3, #8
 8001e6e:	d108      	bne.n	8001e82 <input_data_wahana+0x17e>
						data_long_w[ke_w] = data_wahana[cek_w];
 8001e70:	4b17      	ldr	r3, [pc, #92]	; (8001ed0 <input_data_wahana+0x1cc>)
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	4b1a      	ldr	r3, [pc, #104]	; (8001ee0 <input_data_wahana+0x1dc>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4910      	ldr	r1, [pc, #64]	; (8001ebc <input_data_wahana+0x1b8>)
 8001e7a:	5c89      	ldrb	r1, [r1, r2]
 8001e7c:	4a20      	ldr	r2, [pc, #128]	; (8001f00 <input_data_wahana+0x1fc>)
 8001e7e:	54d1      	strb	r1, [r2, r3]
 8001e80:	e044      	b.n	8001f0c <input_data_wahana+0x208>
					} else if (bit_w == 9){
 8001e82:	4b16      	ldr	r3, [pc, #88]	; (8001edc <input_data_wahana+0x1d8>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	2b09      	cmp	r3, #9
 8001e88:	d108      	bne.n	8001e9c <input_data_wahana+0x198>
						data_bat_w[ke_w] = data_wahana[cek_w];
 8001e8a:	4b11      	ldr	r3, [pc, #68]	; (8001ed0 <input_data_wahana+0x1cc>)
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	4b14      	ldr	r3, [pc, #80]	; (8001ee0 <input_data_wahana+0x1dc>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	490a      	ldr	r1, [pc, #40]	; (8001ebc <input_data_wahana+0x1b8>)
 8001e94:	5c89      	ldrb	r1, [r1, r2]
 8001e96:	4a1b      	ldr	r2, [pc, #108]	; (8001f04 <input_data_wahana+0x200>)
 8001e98:	54d1      	strb	r1, [r2, r3]
 8001e9a:	e037      	b.n	8001f0c <input_data_wahana+0x208>
					} else if (bit_w > 9){
 8001e9c:	4b0f      	ldr	r3, [pc, #60]	; (8001edc <input_data_wahana+0x1d8>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	2b09      	cmp	r3, #9
 8001ea2:	dd33      	ble.n	8001f0c <input_data_wahana+0x208>
						bit_w = 0;
 8001ea4:	4b0d      	ldr	r3, [pc, #52]	; (8001edc <input_data_wahana+0x1d8>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	601a      	str	r2, [r3, #0]
						flag_w = 0;
 8001eaa:	4b0a      	ldr	r3, [pc, #40]	; (8001ed4 <input_data_wahana+0x1d0>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
						out_w = 1;
 8001eb0:	4b15      	ldr	r3, [pc, #84]	; (8001f08 <input_data_wahana+0x204>)
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	601a      	str	r2, [r3, #0]
						break;
 8001eb6:	e039      	b.n	8001f2c <input_data_wahana+0x228>
 8001eb8:	2000081c 	.word	0x2000081c
 8001ebc:	20000628 	.word	0x20000628
 8001ec0:	0800c30c 	.word	0x0800c30c
 8001ec4:	200010d4 	.word	0x200010d4
 8001ec8:	200011de 	.word	0x200011de
 8001ecc:	20000f4c 	.word	0x20000f4c
 8001ed0:	200011f8 	.word	0x200011f8
 8001ed4:	200011e0 	.word	0x200011e0
 8001ed8:	20001290 	.word	0x20001290
 8001edc:	20000844 	.word	0x20000844
 8001ee0:	20000820 	.word	0x20000820
 8001ee4:	200011c8 	.word	0x200011c8
 8001ee8:	200011d4 	.word	0x200011d4
 8001eec:	20001070 	.word	0x20001070
 8001ef0:	20000fa8 	.word	0x20000fa8
 8001ef4:	200011a0 	.word	0x200011a0
 8001ef8:	200011e8 	.word	0x200011e8
 8001efc:	2000107c 	.word	0x2000107c
 8001f00:	20001244 	.word	0x20001244
 8001f04:	20001000 	.word	0x20001000
 8001f08:	200012a4 	.word	0x200012a4
					} ke_w++;
 8001f0c:	4b3d      	ldr	r3, [pc, #244]	; (8002004 <input_data_wahana+0x300>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	3301      	adds	r3, #1
 8001f12:	4a3c      	ldr	r2, [pc, #240]	; (8002004 <input_data_wahana+0x300>)
 8001f14:	6013      	str	r3, [r2, #0]
			for(cek_w = a_w; cek_w < sizeof(data_wahana); cek_w++){
 8001f16:	4b3c      	ldr	r3, [pc, #240]	; (8002008 <input_data_wahana+0x304>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	3301      	adds	r3, #1
 8001f1c:	4a3a      	ldr	r2, [pc, #232]	; (8002008 <input_data_wahana+0x304>)
 8001f1e:	6013      	str	r3, [r2, #0]
 8001f20:	4b39      	ldr	r3, [pc, #228]	; (8002008 <input_data_wahana+0x304>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001f28:	f4ff af34 	bcc.w	8001d94 <input_data_wahana+0x90>
				}
			}
		}
		mode_w  = atoi(data_mode_w);
 8001f2c:	4837      	ldr	r0, [pc, #220]	; (800200c <input_data_wahana+0x308>)
 8001f2e:	f006 f954 	bl	80081da <atoi>
 8001f32:	4602      	mov	r2, r0
 8001f34:	4b36      	ldr	r3, [pc, #216]	; (8002010 <input_data_wahana+0x30c>)
 8001f36:	601a      	str	r2, [r3, #0]
		yaw_w   = atof(data_yaw_w);
 8001f38:	4836      	ldr	r0, [pc, #216]	; (8002014 <input_data_wahana+0x310>)
 8001f3a:	f006 f94b 	bl	80081d4 <atof>
 8001f3e:	ec54 3b10 	vmov	r3, r4, d0
 8001f42:	4618      	mov	r0, r3
 8001f44:	4621      	mov	r1, r4
 8001f46:	f7fe fe4f 	bl	8000be8 <__aeabi_d2f>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	4b32      	ldr	r3, [pc, #200]	; (8002018 <input_data_wahana+0x314>)
 8001f4e:	601a      	str	r2, [r3, #0]
		pitch_w = atof(data_pitch_w);
 8001f50:	4832      	ldr	r0, [pc, #200]	; (800201c <input_data_wahana+0x318>)
 8001f52:	f006 f93f 	bl	80081d4 <atof>
 8001f56:	ec54 3b10 	vmov	r3, r4, d0
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	4621      	mov	r1, r4
 8001f5e:	f7fe fe43 	bl	8000be8 <__aeabi_d2f>
 8001f62:	4602      	mov	r2, r0
 8001f64:	4b2e      	ldr	r3, [pc, #184]	; (8002020 <input_data_wahana+0x31c>)
 8001f66:	601a      	str	r2, [r3, #0]
		roll_w  = atof(data_roll_w);
 8001f68:	482e      	ldr	r0, [pc, #184]	; (8002024 <input_data_wahana+0x320>)
 8001f6a:	f006 f933 	bl	80081d4 <atof>
 8001f6e:	ec54 3b10 	vmov	r3, r4, d0
 8001f72:	4618      	mov	r0, r3
 8001f74:	4621      	mov	r1, r4
 8001f76:	f7fe fe37 	bl	8000be8 <__aeabi_d2f>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	4b2a      	ldr	r3, [pc, #168]	; (8002028 <input_data_wahana+0x324>)
 8001f7e:	601a      	str	r2, [r3, #0]
		angin_w = atof(data_angin_w);
 8001f80:	482a      	ldr	r0, [pc, #168]	; (800202c <input_data_wahana+0x328>)
 8001f82:	f006 f927 	bl	80081d4 <atof>
 8001f86:	ec54 3b10 	vmov	r3, r4, d0
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	4621      	mov	r1, r4
 8001f8e:	f7fe fe2b 	bl	8000be8 <__aeabi_d2f>
 8001f92:	4602      	mov	r2, r0
 8001f94:	4b26      	ldr	r3, [pc, #152]	; (8002030 <input_data_wahana+0x32c>)
 8001f96:	601a      	str	r2, [r3, #0]
		alti_w  = atof(data_alti_w);
 8001f98:	4826      	ldr	r0, [pc, #152]	; (8002034 <input_data_wahana+0x330>)
 8001f9a:	f006 f91b 	bl	80081d4 <atof>
 8001f9e:	ec54 3b10 	vmov	r3, r4, d0
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	4621      	mov	r1, r4
 8001fa6:	f7fe fe1f 	bl	8000be8 <__aeabi_d2f>
 8001faa:	4602      	mov	r2, r0
 8001fac:	4b22      	ldr	r3, [pc, #136]	; (8002038 <input_data_wahana+0x334>)
 8001fae:	601a      	str	r2, [r3, #0]
		lat_w	= atof(data_lat_w);
 8001fb0:	4822      	ldr	r0, [pc, #136]	; (800203c <input_data_wahana+0x338>)
 8001fb2:	f006 f90f 	bl	80081d4 <atof>
 8001fb6:	ec54 3b10 	vmov	r3, r4, d0
 8001fba:	4618      	mov	r0, r3
 8001fbc:	4621      	mov	r1, r4
 8001fbe:	f7fe fe13 	bl	8000be8 <__aeabi_d2f>
 8001fc2:	4602      	mov	r2, r0
 8001fc4:	4b1e      	ldr	r3, [pc, #120]	; (8002040 <input_data_wahana+0x33c>)
 8001fc6:	601a      	str	r2, [r3, #0]
		long_w	= atof(data_long_w);
 8001fc8:	481e      	ldr	r0, [pc, #120]	; (8002044 <input_data_wahana+0x340>)
 8001fca:	f006 f903 	bl	80081d4 <atof>
 8001fce:	ec54 3b10 	vmov	r3, r4, d0
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	4621      	mov	r1, r4
 8001fd6:	f7fe fe07 	bl	8000be8 <__aeabi_d2f>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	4b1a      	ldr	r3, [pc, #104]	; (8002048 <input_data_wahana+0x344>)
 8001fde:	601a      	str	r2, [r3, #0]
		bat_w	= atof(data_bat_w);
 8001fe0:	481a      	ldr	r0, [pc, #104]	; (800204c <input_data_wahana+0x348>)
 8001fe2:	f006 f8f7 	bl	80081d4 <atof>
 8001fe6:	ec54 3b10 	vmov	r3, r4, d0
 8001fea:	4618      	mov	r0, r3
 8001fec:	4621      	mov	r1, r4
 8001fee:	f7fe fdfb 	bl	8000be8 <__aeabi_d2f>
 8001ff2:	4602      	mov	r2, r0
 8001ff4:	4b16      	ldr	r3, [pc, #88]	; (8002050 <input_data_wahana+0x34c>)
 8001ff6:	601a      	str	r2, [r3, #0]
		USART3DataFlag = false;
 8001ff8:	4b16      	ldr	r3, [pc, #88]	; (8002054 <input_data_wahana+0x350>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	701a      	strb	r2, [r3, #0]
	}
}
 8001ffe:	bf00      	nop
 8002000:	bd98      	pop	{r3, r4, r7, pc}
 8002002:	bf00      	nop
 8002004:	20000820 	.word	0x20000820
 8002008:	200011f8 	.word	0x200011f8
 800200c:	200011c8 	.word	0x200011c8
 8002010:	200011b8 	.word	0x200011b8
 8002014:	200011d4 	.word	0x200011d4
 8002018:	20000840 	.word	0x20000840
 800201c:	20001070 	.word	0x20001070
 8002020:	200012c8 	.word	0x200012c8
 8002024:	20000fa8 	.word	0x20000fa8
 8002028:	200012bc 	.word	0x200012bc
 800202c:	200011a0 	.word	0x200011a0
 8002030:	20000cf4 	.word	0x20000cf4
 8002034:	200011e8 	.word	0x200011e8
 8002038:	20000cec 	.word	0x20000cec
 800203c:	2000107c 	.word	0x2000107c
 8002040:	2000083c 	.word	0x2000083c
 8002044:	20001244 	.word	0x20001244
 8002048:	20000f94 	.word	0x20000f94
 800204c:	20001000 	.word	0x20001000
 8002050:	20000f8c 	.word	0x20000f8c
 8002054:	2000081c 	.word	0x2000081c

08002058 <kirim_GCS>:
void kirim_GCS(){
 8002058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800205c:	b0ab      	sub	sp, #172	; 0xac
 800205e:	af18      	add	r7, sp, #96	; 0x60
	ukuranstring = sprintf((char*)buffer, "%d,%2.f,%2.f,%2.f,%2.f,%2.f,%2.f,%f,%2.f,%f,%f,%f,%f\r\n", mode_w, yaw_w,
 8002060:	4b49      	ldr	r3, [pc, #292]	; (8002188 <kirim_GCS+0x130>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	647b      	str	r3, [r7, #68]	; 0x44
 8002066:	4b49      	ldr	r3, [pc, #292]	; (800218c <kirim_GCS+0x134>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4618      	mov	r0, r3
 800206c:	f7fe fa6c 	bl	8000548 <__aeabi_f2d>
 8002070:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
 8002074:	4b46      	ldr	r3, [pc, #280]	; (8002190 <kirim_GCS+0x138>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4618      	mov	r0, r3
 800207a:	f7fe fa65 	bl	8000548 <__aeabi_f2d>
 800207e:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
 8002082:	4b44      	ldr	r3, [pc, #272]	; (8002194 <kirim_GCS+0x13c>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4618      	mov	r0, r3
 8002088:	f7fe fa5e 	bl	8000548 <__aeabi_f2d>
 800208c:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
 8002090:	4b41      	ldr	r3, [pc, #260]	; (8002198 <kirim_GCS+0x140>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4618      	mov	r0, r3
 8002096:	f7fe fa57 	bl	8000548 <__aeabi_f2d>
 800209a:	e9c7 0108 	strd	r0, r1, [r7, #32]
 800209e:	4b3f      	ldr	r3, [pc, #252]	; (800219c <kirim_GCS+0x144>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4618      	mov	r0, r3
 80020a4:	f7fe fa50 	bl	8000548 <__aeabi_f2d>
 80020a8:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80020ac:	4b3c      	ldr	r3, [pc, #240]	; (80021a0 <kirim_GCS+0x148>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4618      	mov	r0, r3
 80020b2:	f7fe fa49 	bl	8000548 <__aeabi_f2d>
 80020b6:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80020ba:	4b3a      	ldr	r3, [pc, #232]	; (80021a4 <kirim_GCS+0x14c>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4618      	mov	r0, r3
 80020c0:	f7fe fa42 	bl	8000548 <__aeabi_f2d>
 80020c4:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80020c8:	4b37      	ldr	r3, [pc, #220]	; (80021a8 <kirim_GCS+0x150>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4618      	mov	r0, r3
 80020ce:	f7fe fa3b 	bl	8000548 <__aeabi_f2d>
 80020d2:	e9c7 0100 	strd	r0, r1, [r7]
 80020d6:	4b35      	ldr	r3, [pc, #212]	; (80021ac <kirim_GCS+0x154>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4618      	mov	r0, r3
 80020dc:	f7fe fa34 	bl	8000548 <__aeabi_f2d>
 80020e0:	4682      	mov	sl, r0
 80020e2:	468b      	mov	fp, r1
 80020e4:	4b32      	ldr	r3, [pc, #200]	; (80021b0 <kirim_GCS+0x158>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4618      	mov	r0, r3
 80020ea:	f7fe fa2d 	bl	8000548 <__aeabi_f2d>
 80020ee:	4680      	mov	r8, r0
 80020f0:	4689      	mov	r9, r1
 80020f2:	4b30      	ldr	r3, [pc, #192]	; (80021b4 <kirim_GCS+0x15c>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4618      	mov	r0, r3
 80020f8:	f7fe fa26 	bl	8000548 <__aeabi_f2d>
 80020fc:	4605      	mov	r5, r0
 80020fe:	460e      	mov	r6, r1
 8002100:	4b2d      	ldr	r3, [pc, #180]	; (80021b8 <kirim_GCS+0x160>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4618      	mov	r0, r3
 8002106:	f7fe fa1f 	bl	8000548 <__aeabi_f2d>
 800210a:	4603      	mov	r3, r0
 800210c:	460c      	mov	r4, r1
 800210e:	e9cd 3416 	strd	r3, r4, [sp, #88]	; 0x58
 8002112:	e9cd 5614 	strd	r5, r6, [sp, #80]	; 0x50
 8002116:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800211a:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800211e:	ed97 7b00 	vldr	d7, [r7]
 8002122:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8002126:	ed97 7b02 	vldr	d7, [r7, #8]
 800212a:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800212e:	ed97 7b04 	vldr	d7, [r7, #16]
 8002132:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8002136:	ed97 7b06 	vldr	d7, [r7, #24]
 800213a:	ed8d 7b08 	vstr	d7, [sp, #32]
 800213e:	ed97 7b08 	vldr	d7, [r7, #32]
 8002142:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002146:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 800214a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800214e:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 8002152:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002156:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 800215a:	ed8d 7b00 	vstr	d7, [sp]
 800215e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002160:	4916      	ldr	r1, [pc, #88]	; (80021bc <kirim_GCS+0x164>)
 8002162:	4817      	ldr	r0, [pc, #92]	; (80021c0 <kirim_GCS+0x168>)
 8002164:	f006 feb4 	bl	8008ed0 <siprintf>
 8002168:	4603      	mov	r3, r0
 800216a:	b29a      	uxth	r2, r3
 800216c:	4b15      	ldr	r3, [pc, #84]	; (80021c4 <kirim_GCS+0x16c>)
 800216e:	801a      	strh	r2, [r3, #0]
			pitch_w, roll_w, angin_w, alti_w, lat_w, long_w, bat_w, data_Pitch1, data_heading, lat_gps, lon_gps);
	//ukuranstring = sprintf((char*)buffer, "POT:%f | HMC:%f | P:%d | Y:%d\r\n", data_Pitch1, data_heading, Out_PIDPITCH, Out_PIDYAW);
	HAL_UART_Transmit(&huart1, buffer, ukuranstring, 30);
 8002170:	4b14      	ldr	r3, [pc, #80]	; (80021c4 <kirim_GCS+0x16c>)
 8002172:	881a      	ldrh	r2, [r3, #0]
 8002174:	231e      	movs	r3, #30
 8002176:	4912      	ldr	r1, [pc, #72]	; (80021c0 <kirim_GCS+0x168>)
 8002178:	4813      	ldr	r0, [pc, #76]	; (80021c8 <kirim_GCS+0x170>)
 800217a:	f005 f86a 	bl	8007252 <HAL_UART_Transmit>
}
 800217e:	bf00      	nop
 8002180:	374c      	adds	r7, #76	; 0x4c
 8002182:	46bd      	mov	sp, r7
 8002184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002188:	200011b8 	.word	0x200011b8
 800218c:	20000840 	.word	0x20000840
 8002190:	200012c8 	.word	0x200012c8
 8002194:	200012bc 	.word	0x200012bc
 8002198:	20000cf4 	.word	0x20000cf4
 800219c:	20000cec 	.word	0x20000cec
 80021a0:	2000083c 	.word	0x2000083c
 80021a4:	20000f94 	.word	0x20000f94
 80021a8:	20000f8c 	.word	0x20000f8c
 80021ac:	2000129c 	.word	0x2000129c
 80021b0:	200012c4 	.word	0x200012c4
 80021b4:	20001294 	.word	0x20001294
 80021b8:	200012b8 	.word	0x200012b8
 80021bc:	0800c320 	.word	0x0800c320
 80021c0:	200010d4 	.word	0x200010d4
 80021c4:	200011de 	.word	0x200011de
 80021c8:	20001088 	.word	0x20001088

080021cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021d0:	f001 f918 	bl	8003404 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021d4:	f000 f8c8 	bl	8002368 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021d8:	f000 faec 	bl	80027b4 <MX_GPIO_Init>
  MX_DMA_Init();
 80021dc:	f000 faac 	bl	8002738 <MX_DMA_Init>
  MX_I2C3_Init();
 80021e0:	f000 f97e 	bl	80024e0 <MX_I2C3_Init>
  MX_USART1_UART_Init();
 80021e4:	f000 fa54 	bl	8002690 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80021e8:	f000 f928 	bl	800243c <MX_ADC1_Init>
  MX_TIM2_Init();
 80021ec:	f000 f9a6 	bl	800253c <MX_TIM2_Init>
  MX_UART4_Init();
 80021f0:	f000 fa24 	bl	800263c <MX_UART4_Init>
  MX_USART3_UART_Init();
 80021f4:	f000 fa76 	bl	80026e4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  I2Cdev_init(&hi2c3);
 80021f8:	484f      	ldr	r0, [pc, #316]	; (8002338 <main+0x16c>)
 80021fa:	f7fe ff91 	bl	8001120 <I2Cdev_init>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80021fe:	2100      	movs	r1, #0
 8002200:	484e      	ldr	r0, [pc, #312]	; (800233c <main+0x170>)
 8002202:	f004 fa91 	bl	8006728 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8002206:	2104      	movs	r1, #4
 8002208:	484c      	ldr	r0, [pc, #304]	; (800233c <main+0x170>)
 800220a:	f004 fa8d 	bl	8006728 <HAL_TIM_PWM_Start>
  HMC5883LInit();
 800220e:	f7ff f89d 	bl	800134c <HMC5883LInit>
  bacaheading();
 8002212:	f7ff f8fd 	bl	8001410 <bacaheading>
  HAL_ADC_Start(&hadc1);
 8002216:	484a      	ldr	r0, [pc, #296]	; (8002340 <main+0x174>)
 8002218:	f001 f9cc 	bl	80035b4 <HAL_ADC_Start>

  //interupt usart4
  __HAL_UART_ENABLE_IT(&huart4, UART_IT_IDLE);
 800221c:	4b49      	ldr	r3, [pc, #292]	; (8002344 <main+0x178>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	68da      	ldr	r2, [r3, #12]
 8002222:	4b48      	ldr	r3, [pc, #288]	; (8002344 <main+0x178>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f042 0210 	orr.w	r2, r2, #16
 800222a:	60da      	str	r2, [r3, #12]
  if(HAL_UART_Receive_DMA(&huart4, dma_rx4_buf, DMA_BUF_SIZE) != HAL_OK){
 800222c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002230:	4945      	ldr	r1, [pc, #276]	; (8002348 <main+0x17c>)
 8002232:	4844      	ldr	r0, [pc, #272]	; (8002344 <main+0x178>)
 8002234:	f005 f8a6 	bl	8007384 <HAL_UART_Receive_DMA>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <main+0x76>
	  Error_Handler();
 800223e:	f000 fc97 	bl	8002b70 <Error_Handler>
  }

  __HAL_DMA_DISABLE_IT(huart4.hdmarx, DMA_IT_HT);
 8002242:	4b40      	ldr	r3, [pc, #256]	; (8002344 <main+0x178>)
 8002244:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	4b3e      	ldr	r3, [pc, #248]	; (8002344 <main+0x178>)
 800224c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f022 0208 	bic.w	r2, r2, #8
 8002254:	601a      	str	r2, [r3, #0]


  //interupt uart1
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8002256:	4b3d      	ldr	r3, [pc, #244]	; (800234c <main+0x180>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	68da      	ldr	r2, [r3, #12]
 800225c:	4b3b      	ldr	r3, [pc, #236]	; (800234c <main+0x180>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f042 0210 	orr.w	r2, r2, #16
 8002264:	60da      	str	r2, [r3, #12]
  if(HAL_UART_Receive_DMA(&huart1, dma_rx1_buf, DMA_BUF_SIZE) != HAL_OK){
 8002266:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800226a:	4939      	ldr	r1, [pc, #228]	; (8002350 <main+0x184>)
 800226c:	4837      	ldr	r0, [pc, #220]	; (800234c <main+0x180>)
 800226e:	f005 f889 	bl	8007384 <HAL_UART_Receive_DMA>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d001      	beq.n	800227c <main+0xb0>
	  Error_Handler();
 8002278:	f000 fc7a 	bl	8002b70 <Error_Handler>
  }

  __HAL_DMA_DISABLE_IT(huart1.hdmarx, DMA_IT_HT);
 800227c:	4b33      	ldr	r3, [pc, #204]	; (800234c <main+0x180>)
 800227e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	4b31      	ldr	r3, [pc, #196]	; (800234c <main+0x180>)
 8002286:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f022 0208 	bic.w	r2, r2, #8
 800228e:	601a      	str	r2, [r3, #0]


  //interupt usart2
  __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);
 8002290:	4b30      	ldr	r3, [pc, #192]	; (8002354 <main+0x188>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	68da      	ldr	r2, [r3, #12]
 8002296:	4b2f      	ldr	r3, [pc, #188]	; (8002354 <main+0x188>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f042 0210 	orr.w	r2, r2, #16
 800229e:	60da      	str	r2, [r3, #12]
  if(HAL_UART_Receive_DMA(&huart3, dma_rx3_buf, DMA_BUF_SIZE) != HAL_OK){
 80022a0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80022a4:	492c      	ldr	r1, [pc, #176]	; (8002358 <main+0x18c>)
 80022a6:	482b      	ldr	r0, [pc, #172]	; (8002354 <main+0x188>)
 80022a8:	f005 f86c 	bl	8007384 <HAL_UART_Receive_DMA>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <main+0xea>
	  Error_Handler();
 80022b2:	f000 fc5d 	bl	8002b70 <Error_Handler>
  }

  __HAL_DMA_DISABLE_IT(huart3.hdmarx, DMA_IT_HT);
 80022b6:	4b27      	ldr	r3, [pc, #156]	; (8002354 <main+0x188>)
 80022b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	4b25      	ldr	r3, [pc, #148]	; (8002354 <main+0x188>)
 80022c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f022 0208 	bic.w	r2, r2, #8
 80022c8:	601a      	str	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  ukuranstring = sprintf((char*)buffer, "=========SISTEM TRACKER DICOBA======\r\n");
 80022ca:	4b24      	ldr	r3, [pc, #144]	; (800235c <main+0x190>)
 80022cc:	4a24      	ldr	r2, [pc, #144]	; (8002360 <main+0x194>)
 80022ce:	4614      	mov	r4, r2
 80022d0:	469c      	mov	ip, r3
 80022d2:	f104 0e20 	add.w	lr, r4, #32
 80022d6:	4665      	mov	r5, ip
 80022d8:	4626      	mov	r6, r4
 80022da:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80022dc:	6028      	str	r0, [r5, #0]
 80022de:	6069      	str	r1, [r5, #4]
 80022e0:	60aa      	str	r2, [r5, #8]
 80022e2:	60eb      	str	r3, [r5, #12]
 80022e4:	3410      	adds	r4, #16
 80022e6:	f10c 0c10 	add.w	ip, ip, #16
 80022ea:	4574      	cmp	r4, lr
 80022ec:	d1f3      	bne.n	80022d6 <main+0x10a>
 80022ee:	4663      	mov	r3, ip
 80022f0:	4622      	mov	r2, r4
 80022f2:	6810      	ldr	r0, [r2, #0]
 80022f4:	6018      	str	r0, [r3, #0]
 80022f6:	8891      	ldrh	r1, [r2, #4]
 80022f8:	7992      	ldrb	r2, [r2, #6]
 80022fa:	8099      	strh	r1, [r3, #4]
 80022fc:	719a      	strb	r2, [r3, #6]
 80022fe:	2326      	movs	r3, #38	; 0x26
 8002300:	b29a      	uxth	r2, r3
 8002302:	4b18      	ldr	r3, [pc, #96]	; (8002364 <main+0x198>)
 8002304:	801a      	strh	r2, [r3, #0]
  HAL_UART_Transmit(&huart1, buffer, ukuranstring, 5);
 8002306:	4b17      	ldr	r3, [pc, #92]	; (8002364 <main+0x198>)
 8002308:	881a      	ldrh	r2, [r3, #0]
 800230a:	2305      	movs	r3, #5
 800230c:	4913      	ldr	r1, [pc, #76]	; (800235c <main+0x190>)
 800230e:	480f      	ldr	r0, [pc, #60]	; (800234c <main+0x180>)
 8002310:	f004 ff9f 	bl	8007252 <HAL_UART_Transmit>
  while (1)
  {
	  input_data_wahana();
 8002314:	f7ff fcf6 	bl	8001d04 <input_data_wahana>
	  //gps_parse();
	  GetHMC5893L();
 8002318:	f7ff f936 	bl	8001588 <GetHMC5893L>
	  GetPOTENSIO();
 800231c:	f7ff f808 	bl	8001330 <GetPOTENSIO>
	  cek_heading();
 8002320:	f7ff f944 	bl	80015ac <cek_heading>
	  baca_input();     //send : "#,{arahVertikal},{arahHorizontal}\n
 8002324:	f7ff f9d6 	bl	80016d4 <baca_input>
	  PID_PITCH();
 8002328:	f7ff faaa 	bl	8001880 <PID_PITCH>
	  PID_YAW();
 800232c:	f7ff fbae 	bl	8001a8c <PID_YAW>
	  kirim_GCS();
 8002330:	f7ff fe92 	bl	8002058 <kirim_GCS>
	  input_data_wahana();
 8002334:	e7ee      	b.n	8002314 <main+0x148>
 8002336:	bf00      	nop
 8002338:	20000c98 	.word	0x20000c98
 800233c:	20001250 	.word	0x20001250
 8002340:	20000fb8 	.word	0x20000fb8
 8002344:	20001200 	.word	0x20001200
 8002348:	20000848 	.word	0x20000848
 800234c:	20001088 	.word	0x20001088
 8002350:	20000aa0 	.word	0x20000aa0
 8002354:	20000f4c 	.word	0x20000f4c
 8002358:	20000cf8 	.word	0x20000cf8
 800235c:	200010d4 	.word	0x200010d4
 8002360:	0800c358 	.word	0x0800c358
 8002364:	200011de 	.word	0x200011de

08002368 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b094      	sub	sp, #80	; 0x50
 800236c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800236e:	f107 0320 	add.w	r3, r7, #32
 8002372:	2230      	movs	r2, #48	; 0x30
 8002374:	2100      	movs	r1, #0
 8002376:	4618      	mov	r0, r3
 8002378:	f005 ff5e 	bl	8008238 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800237c:	f107 030c 	add.w	r3, r7, #12
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]
 8002384:	605a      	str	r2, [r3, #4]
 8002386:	609a      	str	r2, [r3, #8]
 8002388:	60da      	str	r2, [r3, #12]
 800238a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800238c:	2300      	movs	r3, #0
 800238e:	60bb      	str	r3, [r7, #8]
 8002390:	4b28      	ldr	r3, [pc, #160]	; (8002434 <SystemClock_Config+0xcc>)
 8002392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002394:	4a27      	ldr	r2, [pc, #156]	; (8002434 <SystemClock_Config+0xcc>)
 8002396:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800239a:	6413      	str	r3, [r2, #64]	; 0x40
 800239c:	4b25      	ldr	r3, [pc, #148]	; (8002434 <SystemClock_Config+0xcc>)
 800239e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023a4:	60bb      	str	r3, [r7, #8]
 80023a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80023a8:	2300      	movs	r3, #0
 80023aa:	607b      	str	r3, [r7, #4]
 80023ac:	4b22      	ldr	r3, [pc, #136]	; (8002438 <SystemClock_Config+0xd0>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a21      	ldr	r2, [pc, #132]	; (8002438 <SystemClock_Config+0xd0>)
 80023b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023b6:	6013      	str	r3, [r2, #0]
 80023b8:	4b1f      	ldr	r3, [pc, #124]	; (8002438 <SystemClock_Config+0xd0>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023c0:	607b      	str	r3, [r7, #4]
 80023c2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80023c4:	2301      	movs	r3, #1
 80023c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80023c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023cc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023ce:	2302      	movs	r3, #2
 80023d0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80023d2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80023d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80023d8:	2308      	movs	r3, #8
 80023da:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80023dc:	23a8      	movs	r3, #168	; 0xa8
 80023de:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80023e0:	2302      	movs	r3, #2
 80023e2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80023e4:	2304      	movs	r3, #4
 80023e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023e8:	f107 0320 	add.w	r3, r7, #32
 80023ec:	4618      	mov	r0, r3
 80023ee:	f003 fcdb 	bl	8005da8 <HAL_RCC_OscConfig>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d001      	beq.n	80023fc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80023f8:	f000 fbba 	bl	8002b70 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023fc:	230f      	movs	r3, #15
 80023fe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002400:	2302      	movs	r3, #2
 8002402:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002404:	2300      	movs	r3, #0
 8002406:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002408:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800240c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800240e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002412:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002414:	f107 030c 	add.w	r3, r7, #12
 8002418:	2105      	movs	r1, #5
 800241a:	4618      	mov	r0, r3
 800241c:	f003 ff34 	bl	8006288 <HAL_RCC_ClockConfig>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d001      	beq.n	800242a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002426:	f000 fba3 	bl	8002b70 <Error_Handler>
  }
}
 800242a:	bf00      	nop
 800242c:	3750      	adds	r7, #80	; 0x50
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	40023800 	.word	0x40023800
 8002438:	40007000 	.word	0x40007000

0800243c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002442:	463b      	mov	r3, r7
 8002444:	2200      	movs	r2, #0
 8002446:	601a      	str	r2, [r3, #0]
 8002448:	605a      	str	r2, [r3, #4]
 800244a:	609a      	str	r2, [r3, #8]
 800244c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800244e:	4b21      	ldr	r3, [pc, #132]	; (80024d4 <MX_ADC1_Init+0x98>)
 8002450:	4a21      	ldr	r2, [pc, #132]	; (80024d8 <MX_ADC1_Init+0x9c>)
 8002452:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002454:	4b1f      	ldr	r3, [pc, #124]	; (80024d4 <MX_ADC1_Init+0x98>)
 8002456:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800245a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800245c:	4b1d      	ldr	r3, [pc, #116]	; (80024d4 <MX_ADC1_Init+0x98>)
 800245e:	2200      	movs	r2, #0
 8002460:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002462:	4b1c      	ldr	r3, [pc, #112]	; (80024d4 <MX_ADC1_Init+0x98>)
 8002464:	2200      	movs	r2, #0
 8002466:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002468:	4b1a      	ldr	r3, [pc, #104]	; (80024d4 <MX_ADC1_Init+0x98>)
 800246a:	2201      	movs	r2, #1
 800246c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800246e:	4b19      	ldr	r3, [pc, #100]	; (80024d4 <MX_ADC1_Init+0x98>)
 8002470:	2200      	movs	r2, #0
 8002472:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002476:	4b17      	ldr	r3, [pc, #92]	; (80024d4 <MX_ADC1_Init+0x98>)
 8002478:	2200      	movs	r2, #0
 800247a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800247c:	4b15      	ldr	r3, [pc, #84]	; (80024d4 <MX_ADC1_Init+0x98>)
 800247e:	4a17      	ldr	r2, [pc, #92]	; (80024dc <MX_ADC1_Init+0xa0>)
 8002480:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002482:	4b14      	ldr	r3, [pc, #80]	; (80024d4 <MX_ADC1_Init+0x98>)
 8002484:	2200      	movs	r2, #0
 8002486:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002488:	4b12      	ldr	r3, [pc, #72]	; (80024d4 <MX_ADC1_Init+0x98>)
 800248a:	2201      	movs	r2, #1
 800248c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800248e:	4b11      	ldr	r3, [pc, #68]	; (80024d4 <MX_ADC1_Init+0x98>)
 8002490:	2200      	movs	r2, #0
 8002492:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002496:	4b0f      	ldr	r3, [pc, #60]	; (80024d4 <MX_ADC1_Init+0x98>)
 8002498:	2201      	movs	r2, #1
 800249a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800249c:	480d      	ldr	r0, [pc, #52]	; (80024d4 <MX_ADC1_Init+0x98>)
 800249e:	f001 f845 	bl	800352c <HAL_ADC_Init>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80024a8:	f000 fb62 	bl	8002b70 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80024ac:	230e      	movs	r3, #14
 80024ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80024b0:	2301      	movs	r3, #1
 80024b2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80024b4:	2300      	movs	r3, #0
 80024b6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80024b8:	463b      	mov	r3, r7
 80024ba:	4619      	mov	r1, r3
 80024bc:	4805      	ldr	r0, [pc, #20]	; (80024d4 <MX_ADC1_Init+0x98>)
 80024be:	f001 fadf 	bl	8003a80 <HAL_ADC_ConfigChannel>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80024c8:	f000 fb52 	bl	8002b70 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80024cc:	bf00      	nop
 80024ce:	3710      	adds	r7, #16
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	20000fb8 	.word	0x20000fb8
 80024d8:	40012000 	.word	0x40012000
 80024dc:	0f000001 	.word	0x0f000001

080024e0 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80024e4:	4b12      	ldr	r3, [pc, #72]	; (8002530 <MX_I2C3_Init+0x50>)
 80024e6:	4a13      	ldr	r2, [pc, #76]	; (8002534 <MX_I2C3_Init+0x54>)
 80024e8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80024ea:	4b11      	ldr	r3, [pc, #68]	; (8002530 <MX_I2C3_Init+0x50>)
 80024ec:	4a12      	ldr	r2, [pc, #72]	; (8002538 <MX_I2C3_Init+0x58>)
 80024ee:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80024f0:	4b0f      	ldr	r3, [pc, #60]	; (8002530 <MX_I2C3_Init+0x50>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80024f6:	4b0e      	ldr	r3, [pc, #56]	; (8002530 <MX_I2C3_Init+0x50>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80024fc:	4b0c      	ldr	r3, [pc, #48]	; (8002530 <MX_I2C3_Init+0x50>)
 80024fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002502:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002504:	4b0a      	ldr	r3, [pc, #40]	; (8002530 <MX_I2C3_Init+0x50>)
 8002506:	2200      	movs	r2, #0
 8002508:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800250a:	4b09      	ldr	r3, [pc, #36]	; (8002530 <MX_I2C3_Init+0x50>)
 800250c:	2200      	movs	r2, #0
 800250e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002510:	4b07      	ldr	r3, [pc, #28]	; (8002530 <MX_I2C3_Init+0x50>)
 8002512:	2200      	movs	r2, #0
 8002514:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002516:	4b06      	ldr	r3, [pc, #24]	; (8002530 <MX_I2C3_Init+0x50>)
 8002518:	2200      	movs	r2, #0
 800251a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800251c:	4804      	ldr	r0, [pc, #16]	; (8002530 <MX_I2C3_Init+0x50>)
 800251e:	f002 fb2d 	bl	8004b7c <HAL_I2C_Init>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8002528:	f000 fb22 	bl	8002b70 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800252c:	bf00      	nop
 800252e:	bd80      	pop	{r7, pc}
 8002530:	20000c98 	.word	0x20000c98
 8002534:	40005c00 	.word	0x40005c00
 8002538:	000186a0 	.word	0x000186a0

0800253c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b08e      	sub	sp, #56	; 0x38
 8002540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002542:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002546:	2200      	movs	r2, #0
 8002548:	601a      	str	r2, [r3, #0]
 800254a:	605a      	str	r2, [r3, #4]
 800254c:	609a      	str	r2, [r3, #8]
 800254e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002550:	f107 0320 	add.w	r3, r7, #32
 8002554:	2200      	movs	r2, #0
 8002556:	601a      	str	r2, [r3, #0]
 8002558:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800255a:	1d3b      	adds	r3, r7, #4
 800255c:	2200      	movs	r2, #0
 800255e:	601a      	str	r2, [r3, #0]
 8002560:	605a      	str	r2, [r3, #4]
 8002562:	609a      	str	r2, [r3, #8]
 8002564:	60da      	str	r2, [r3, #12]
 8002566:	611a      	str	r2, [r3, #16]
 8002568:	615a      	str	r2, [r3, #20]
 800256a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800256c:	4b32      	ldr	r3, [pc, #200]	; (8002638 <MX_TIM2_Init+0xfc>)
 800256e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002572:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 168-1;
 8002574:	4b30      	ldr	r3, [pc, #192]	; (8002638 <MX_TIM2_Init+0xfc>)
 8002576:	22a7      	movs	r2, #167	; 0xa7
 8002578:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800257a:	4b2f      	ldr	r3, [pc, #188]	; (8002638 <MX_TIM2_Init+0xfc>)
 800257c:	2200      	movs	r2, #0
 800257e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000 - 1;
 8002580:	4b2d      	ldr	r3, [pc, #180]	; (8002638 <MX_TIM2_Init+0xfc>)
 8002582:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002586:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002588:	4b2b      	ldr	r3, [pc, #172]	; (8002638 <MX_TIM2_Init+0xfc>)
 800258a:	2200      	movs	r2, #0
 800258c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800258e:	4b2a      	ldr	r3, [pc, #168]	; (8002638 <MX_TIM2_Init+0xfc>)
 8002590:	2200      	movs	r2, #0
 8002592:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002594:	4828      	ldr	r0, [pc, #160]	; (8002638 <MX_TIM2_Init+0xfc>)
 8002596:	f004 f867 	bl	8006668 <HAL_TIM_Base_Init>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d001      	beq.n	80025a4 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80025a0:	f000 fae6 	bl	8002b70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025a8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80025aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80025ae:	4619      	mov	r1, r3
 80025b0:	4821      	ldr	r0, [pc, #132]	; (8002638 <MX_TIM2_Init+0xfc>)
 80025b2:	f004 f9bd 	bl	8006930 <HAL_TIM_ConfigClockSource>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d001      	beq.n	80025c0 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80025bc:	f000 fad8 	bl	8002b70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80025c0:	481d      	ldr	r0, [pc, #116]	; (8002638 <MX_TIM2_Init+0xfc>)
 80025c2:	f004 f87c 	bl	80066be <HAL_TIM_PWM_Init>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80025cc:	f000 fad0 	bl	8002b70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025d0:	2300      	movs	r3, #0
 80025d2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025d4:	2300      	movs	r3, #0
 80025d6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80025d8:	f107 0320 	add.w	r3, r7, #32
 80025dc:	4619      	mov	r1, r3
 80025de:	4816      	ldr	r0, [pc, #88]	; (8002638 <MX_TIM2_Init+0xfc>)
 80025e0:	f004 fd6e 	bl	80070c0 <HAL_TIMEx_MasterConfigSynchronization>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d001      	beq.n	80025ee <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80025ea:	f000 fac1 	bl	8002b70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025ee:	2360      	movs	r3, #96	; 0x60
 80025f0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80025f2:	2300      	movs	r3, #0
 80025f4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025f6:	2300      	movs	r3, #0
 80025f8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025fa:	2300      	movs	r3, #0
 80025fc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80025fe:	1d3b      	adds	r3, r7, #4
 8002600:	2200      	movs	r2, #0
 8002602:	4619      	mov	r1, r3
 8002604:	480c      	ldr	r0, [pc, #48]	; (8002638 <MX_TIM2_Init+0xfc>)
 8002606:	f004 f8cd 	bl	80067a4 <HAL_TIM_PWM_ConfigChannel>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d001      	beq.n	8002614 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002610:	f000 faae 	bl	8002b70 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002614:	1d3b      	adds	r3, r7, #4
 8002616:	2204      	movs	r2, #4
 8002618:	4619      	mov	r1, r3
 800261a:	4807      	ldr	r0, [pc, #28]	; (8002638 <MX_TIM2_Init+0xfc>)
 800261c:	f004 f8c2 	bl	80067a4 <HAL_TIM_PWM_ConfigChannel>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d001      	beq.n	800262a <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8002626:	f000 faa3 	bl	8002b70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800262a:	4803      	ldr	r0, [pc, #12]	; (8002638 <MX_TIM2_Init+0xfc>)
 800262c:	f000 fba6 	bl	8002d7c <HAL_TIM_MspPostInit>

}
 8002630:	bf00      	nop
 8002632:	3738      	adds	r7, #56	; 0x38
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	20001250 	.word	0x20001250

0800263c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002640:	4b11      	ldr	r3, [pc, #68]	; (8002688 <MX_UART4_Init+0x4c>)
 8002642:	4a12      	ldr	r2, [pc, #72]	; (800268c <MX_UART4_Init+0x50>)
 8002644:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002646:	4b10      	ldr	r3, [pc, #64]	; (8002688 <MX_UART4_Init+0x4c>)
 8002648:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800264c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800264e:	4b0e      	ldr	r3, [pc, #56]	; (8002688 <MX_UART4_Init+0x4c>)
 8002650:	2200      	movs	r2, #0
 8002652:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002654:	4b0c      	ldr	r3, [pc, #48]	; (8002688 <MX_UART4_Init+0x4c>)
 8002656:	2200      	movs	r2, #0
 8002658:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800265a:	4b0b      	ldr	r3, [pc, #44]	; (8002688 <MX_UART4_Init+0x4c>)
 800265c:	2200      	movs	r2, #0
 800265e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002660:	4b09      	ldr	r3, [pc, #36]	; (8002688 <MX_UART4_Init+0x4c>)
 8002662:	220c      	movs	r2, #12
 8002664:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002666:	4b08      	ldr	r3, [pc, #32]	; (8002688 <MX_UART4_Init+0x4c>)
 8002668:	2200      	movs	r2, #0
 800266a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800266c:	4b06      	ldr	r3, [pc, #24]	; (8002688 <MX_UART4_Init+0x4c>)
 800266e:	2200      	movs	r2, #0
 8002670:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002672:	4805      	ldr	r0, [pc, #20]	; (8002688 <MX_UART4_Init+0x4c>)
 8002674:	f004 fda0 	bl	80071b8 <HAL_UART_Init>
 8002678:	4603      	mov	r3, r0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d001      	beq.n	8002682 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800267e:	f000 fa77 	bl	8002b70 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002682:	bf00      	nop
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	20001200 	.word	0x20001200
 800268c:	40004c00 	.word	0x40004c00

08002690 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002694:	4b11      	ldr	r3, [pc, #68]	; (80026dc <MX_USART1_UART_Init+0x4c>)
 8002696:	4a12      	ldr	r2, [pc, #72]	; (80026e0 <MX_USART1_UART_Init+0x50>)
 8002698:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800269a:	4b10      	ldr	r3, [pc, #64]	; (80026dc <MX_USART1_UART_Init+0x4c>)
 800269c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80026a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80026a2:	4b0e      	ldr	r3, [pc, #56]	; (80026dc <MX_USART1_UART_Init+0x4c>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80026a8:	4b0c      	ldr	r3, [pc, #48]	; (80026dc <MX_USART1_UART_Init+0x4c>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80026ae:	4b0b      	ldr	r3, [pc, #44]	; (80026dc <MX_USART1_UART_Init+0x4c>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80026b4:	4b09      	ldr	r3, [pc, #36]	; (80026dc <MX_USART1_UART_Init+0x4c>)
 80026b6:	220c      	movs	r2, #12
 80026b8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026ba:	4b08      	ldr	r3, [pc, #32]	; (80026dc <MX_USART1_UART_Init+0x4c>)
 80026bc:	2200      	movs	r2, #0
 80026be:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80026c0:	4b06      	ldr	r3, [pc, #24]	; (80026dc <MX_USART1_UART_Init+0x4c>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80026c6:	4805      	ldr	r0, [pc, #20]	; (80026dc <MX_USART1_UART_Init+0x4c>)
 80026c8:	f004 fd76 	bl	80071b8 <HAL_UART_Init>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d001      	beq.n	80026d6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80026d2:	f000 fa4d 	bl	8002b70 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80026d6:	bf00      	nop
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	20001088 	.word	0x20001088
 80026e0:	40011000 	.word	0x40011000

080026e4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80026e8:	4b11      	ldr	r3, [pc, #68]	; (8002730 <MX_USART3_UART_Init+0x4c>)
 80026ea:	4a12      	ldr	r2, [pc, #72]	; (8002734 <MX_USART3_UART_Init+0x50>)
 80026ec:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80026ee:	4b10      	ldr	r3, [pc, #64]	; (8002730 <MX_USART3_UART_Init+0x4c>)
 80026f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80026f4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80026f6:	4b0e      	ldr	r3, [pc, #56]	; (8002730 <MX_USART3_UART_Init+0x4c>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80026fc:	4b0c      	ldr	r3, [pc, #48]	; (8002730 <MX_USART3_UART_Init+0x4c>)
 80026fe:	2200      	movs	r2, #0
 8002700:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002702:	4b0b      	ldr	r3, [pc, #44]	; (8002730 <MX_USART3_UART_Init+0x4c>)
 8002704:	2200      	movs	r2, #0
 8002706:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002708:	4b09      	ldr	r3, [pc, #36]	; (8002730 <MX_USART3_UART_Init+0x4c>)
 800270a:	220c      	movs	r2, #12
 800270c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800270e:	4b08      	ldr	r3, [pc, #32]	; (8002730 <MX_USART3_UART_Init+0x4c>)
 8002710:	2200      	movs	r2, #0
 8002712:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002714:	4b06      	ldr	r3, [pc, #24]	; (8002730 <MX_USART3_UART_Init+0x4c>)
 8002716:	2200      	movs	r2, #0
 8002718:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800271a:	4805      	ldr	r0, [pc, #20]	; (8002730 <MX_USART3_UART_Init+0x4c>)
 800271c:	f004 fd4c 	bl	80071b8 <HAL_UART_Init>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d001      	beq.n	800272a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002726:	f000 fa23 	bl	8002b70 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800272a:	bf00      	nop
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	20000f4c 	.word	0x20000f4c
 8002734:	40004800 	.word	0x40004800

08002738 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b082      	sub	sp, #8
 800273c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800273e:	2300      	movs	r3, #0
 8002740:	607b      	str	r3, [r7, #4]
 8002742:	4b1b      	ldr	r3, [pc, #108]	; (80027b0 <MX_DMA_Init+0x78>)
 8002744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002746:	4a1a      	ldr	r2, [pc, #104]	; (80027b0 <MX_DMA_Init+0x78>)
 8002748:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800274c:	6313      	str	r3, [r2, #48]	; 0x30
 800274e:	4b18      	ldr	r3, [pc, #96]	; (80027b0 <MX_DMA_Init+0x78>)
 8002750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002752:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002756:	607b      	str	r3, [r7, #4]
 8002758:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800275a:	2300      	movs	r3, #0
 800275c:	603b      	str	r3, [r7, #0]
 800275e:	4b14      	ldr	r3, [pc, #80]	; (80027b0 <MX_DMA_Init+0x78>)
 8002760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002762:	4a13      	ldr	r2, [pc, #76]	; (80027b0 <MX_DMA_Init+0x78>)
 8002764:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002768:	6313      	str	r3, [r2, #48]	; 0x30
 800276a:	4b11      	ldr	r3, [pc, #68]	; (80027b0 <MX_DMA_Init+0x78>)
 800276c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002772:	603b      	str	r3, [r7, #0]
 8002774:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8002776:	2200      	movs	r2, #0
 8002778:	2100      	movs	r1, #0
 800277a:	200c      	movs	r0, #12
 800277c:	f001 fc83 	bl	8004086 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002780:	200c      	movs	r0, #12
 8002782:	f001 fc9c 	bl	80040be <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8002786:	2200      	movs	r2, #0
 8002788:	2100      	movs	r1, #0
 800278a:	200d      	movs	r0, #13
 800278c:	f001 fc7b 	bl	8004086 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002790:	200d      	movs	r0, #13
 8002792:	f001 fc94 	bl	80040be <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002796:	2200      	movs	r2, #0
 8002798:	2100      	movs	r1, #0
 800279a:	203a      	movs	r0, #58	; 0x3a
 800279c:	f001 fc73 	bl	8004086 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80027a0:	203a      	movs	r0, #58	; 0x3a
 80027a2:	f001 fc8c 	bl	80040be <HAL_NVIC_EnableIRQ>

}
 80027a6:	bf00      	nop
 80027a8:	3708      	adds	r7, #8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	40023800 	.word	0x40023800

080027b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b08c      	sub	sp, #48	; 0x30
 80027b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027ba:	f107 031c 	add.w	r3, r7, #28
 80027be:	2200      	movs	r2, #0
 80027c0:	601a      	str	r2, [r3, #0]
 80027c2:	605a      	str	r2, [r3, #4]
 80027c4:	609a      	str	r2, [r3, #8]
 80027c6:	60da      	str	r2, [r3, #12]
 80027c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80027ca:	2300      	movs	r3, #0
 80027cc:	61bb      	str	r3, [r7, #24]
 80027ce:	4b40      	ldr	r3, [pc, #256]	; (80028d0 <MX_GPIO_Init+0x11c>)
 80027d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d2:	4a3f      	ldr	r2, [pc, #252]	; (80028d0 <MX_GPIO_Init+0x11c>)
 80027d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027d8:	6313      	str	r3, [r2, #48]	; 0x30
 80027da:	4b3d      	ldr	r3, [pc, #244]	; (80028d0 <MX_GPIO_Init+0x11c>)
 80027dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027e2:	61bb      	str	r3, [r7, #24]
 80027e4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027e6:	2300      	movs	r3, #0
 80027e8:	617b      	str	r3, [r7, #20]
 80027ea:	4b39      	ldr	r3, [pc, #228]	; (80028d0 <MX_GPIO_Init+0x11c>)
 80027ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ee:	4a38      	ldr	r2, [pc, #224]	; (80028d0 <MX_GPIO_Init+0x11c>)
 80027f0:	f043 0304 	orr.w	r3, r3, #4
 80027f4:	6313      	str	r3, [r2, #48]	; 0x30
 80027f6:	4b36      	ldr	r3, [pc, #216]	; (80028d0 <MX_GPIO_Init+0x11c>)
 80027f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027fa:	f003 0304 	and.w	r3, r3, #4
 80027fe:	617b      	str	r3, [r7, #20]
 8002800:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002802:	2300      	movs	r3, #0
 8002804:	613b      	str	r3, [r7, #16]
 8002806:	4b32      	ldr	r3, [pc, #200]	; (80028d0 <MX_GPIO_Init+0x11c>)
 8002808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800280a:	4a31      	ldr	r2, [pc, #196]	; (80028d0 <MX_GPIO_Init+0x11c>)
 800280c:	f043 0310 	orr.w	r3, r3, #16
 8002810:	6313      	str	r3, [r2, #48]	; 0x30
 8002812:	4b2f      	ldr	r3, [pc, #188]	; (80028d0 <MX_GPIO_Init+0x11c>)
 8002814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002816:	f003 0310 	and.w	r3, r3, #16
 800281a:	613b      	str	r3, [r7, #16]
 800281c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800281e:	2300      	movs	r3, #0
 8002820:	60fb      	str	r3, [r7, #12]
 8002822:	4b2b      	ldr	r3, [pc, #172]	; (80028d0 <MX_GPIO_Init+0x11c>)
 8002824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002826:	4a2a      	ldr	r2, [pc, #168]	; (80028d0 <MX_GPIO_Init+0x11c>)
 8002828:	f043 0302 	orr.w	r3, r3, #2
 800282c:	6313      	str	r3, [r2, #48]	; 0x30
 800282e:	4b28      	ldr	r3, [pc, #160]	; (80028d0 <MX_GPIO_Init+0x11c>)
 8002830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002832:	f003 0302 	and.w	r3, r3, #2
 8002836:	60fb      	str	r3, [r7, #12]
 8002838:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800283a:	2300      	movs	r3, #0
 800283c:	60bb      	str	r3, [r7, #8]
 800283e:	4b24      	ldr	r3, [pc, #144]	; (80028d0 <MX_GPIO_Init+0x11c>)
 8002840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002842:	4a23      	ldr	r2, [pc, #140]	; (80028d0 <MX_GPIO_Init+0x11c>)
 8002844:	f043 0308 	orr.w	r3, r3, #8
 8002848:	6313      	str	r3, [r2, #48]	; 0x30
 800284a:	4b21      	ldr	r3, [pc, #132]	; (80028d0 <MX_GPIO_Init+0x11c>)
 800284c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284e:	f003 0308 	and.w	r3, r3, #8
 8002852:	60bb      	str	r3, [r7, #8]
 8002854:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002856:	2300      	movs	r3, #0
 8002858:	607b      	str	r3, [r7, #4]
 800285a:	4b1d      	ldr	r3, [pc, #116]	; (80028d0 <MX_GPIO_Init+0x11c>)
 800285c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800285e:	4a1c      	ldr	r2, [pc, #112]	; (80028d0 <MX_GPIO_Init+0x11c>)
 8002860:	f043 0301 	orr.w	r3, r3, #1
 8002864:	6313      	str	r3, [r2, #48]	; 0x30
 8002866:	4b1a      	ldr	r3, [pc, #104]	; (80028d0 <MX_GPIO_Init+0x11c>)
 8002868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800286a:	f003 0301 	and.w	r3, r3, #1
 800286e:	607b      	str	r3, [r7, #4]
 8002870:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8002872:	2200      	movs	r2, #0
 8002874:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002878:	4816      	ldr	r0, [pc, #88]	; (80028d4 <MX_GPIO_Init+0x120>)
 800287a:	f002 f965 	bl	8004b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 800287e:	2200      	movs	r2, #0
 8002880:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8002884:	4814      	ldr	r0, [pc, #80]	; (80028d8 <MX_GPIO_Init+0x124>)
 8002886:	f002 f95f 	bl	8004b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE9 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800288a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800288e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002890:	2301      	movs	r3, #1
 8002892:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002894:	2300      	movs	r3, #0
 8002896:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002898:	2300      	movs	r3, #0
 800289a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800289c:	f107 031c 	add.w	r3, r7, #28
 80028a0:	4619      	mov	r1, r3
 80028a2:	480c      	ldr	r0, [pc, #48]	; (80028d4 <MX_GPIO_Init+0x120>)
 80028a4:	f001 ffb6 	bl	8004814 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80028a8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80028ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028ae:	2301      	movs	r3, #1
 80028b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b2:	2300      	movs	r3, #0
 80028b4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028b6:	2300      	movs	r3, #0
 80028b8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028ba:	f107 031c 	add.w	r3, r7, #28
 80028be:	4619      	mov	r1, r3
 80028c0:	4805      	ldr	r0, [pc, #20]	; (80028d8 <MX_GPIO_Init+0x124>)
 80028c2:	f001 ffa7 	bl	8004814 <HAL_GPIO_Init>

}
 80028c6:	bf00      	nop
 80028c8:	3730      	adds	r7, #48	; 0x30
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	40023800 	.word	0x40023800
 80028d4:	40021000 	.word	0x40021000
 80028d8:	40020400 	.word	0x40020400

080028dc <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80028dc:	b480      	push	{r7}
 80028de:	b08b      	sub	sp, #44	; 0x2c
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
	if(huart->Instance == UART4){
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a92      	ldr	r2, [pc, #584]	; (8002b34 <HAL_UART_RxCpltCallback+0x258>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d15b      	bne.n	80029a6 <HAL_UART_RxCpltCallback+0xca>
	    uint16_t i, pos, start, length;
	    uint16_t currCNDTR = __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	81bb      	strh	r3, [r7, #12]

	    if(dma_uart4_rx.flag && currCNDTR == DMA_BUF_SIZE)
 80028f8:	4b8f      	ldr	r3, [pc, #572]	; (8002b38 <HAL_UART_RxCpltCallback+0x25c>)
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d007      	beq.n	8002912 <HAL_UART_RxCpltCallback+0x36>
 8002902:	89bb      	ldrh	r3, [r7, #12]
 8002904:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002908:	d103      	bne.n	8002912 <HAL_UART_RxCpltCallback+0x36>
	    {
	        dma_uart4_rx.flag = 0;
 800290a:	4b8b      	ldr	r3, [pc, #556]	; (8002b38 <HAL_UART_RxCpltCallback+0x25c>)
 800290c:	2200      	movs	r2, #0
 800290e:	701a      	strb	r2, [r3, #0]
	        return;
 8002910:	e10a      	b.n	8002b28 <HAL_UART_RxCpltCallback+0x24c>
	    }
	    start = (dma_uart4_rx.prevCNDTR < DMA_BUF_SIZE) ? (DMA_BUF_SIZE - dma_uart4_rx.prevCNDTR) : 0;
 8002912:	4b89      	ldr	r3, [pc, #548]	; (8002b38 <HAL_UART_RxCpltCallback+0x25c>)
 8002914:	889b      	ldrh	r3, [r3, #4]
 8002916:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800291a:	d205      	bcs.n	8002928 <HAL_UART_RxCpltCallback+0x4c>
 800291c:	4b86      	ldr	r3, [pc, #536]	; (8002b38 <HAL_UART_RxCpltCallback+0x25c>)
 800291e:	889b      	ldrh	r3, [r3, #4]
 8002920:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 8002924:	b29b      	uxth	r3, r3
 8002926:	e000      	b.n	800292a <HAL_UART_RxCpltCallback+0x4e>
 8002928:	2300      	movs	r3, #0
 800292a:	817b      	strh	r3, [r7, #10]
	    if(dma_uart4_rx.flag)    /* Timeout event */
 800292c:	4b82      	ldr	r3, [pc, #520]	; (8002b38 <HAL_UART_RxCpltCallback+0x25c>)
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	b2db      	uxtb	r3, r3
 8002932:	2b00      	cmp	r3, #0
 8002934:	d016      	beq.n	8002964 <HAL_UART_RxCpltCallback+0x88>
	    {
	        length = (dma_uart4_rx.prevCNDTR < DMA_BUF_SIZE) ? (dma_uart4_rx.prevCNDTR - currCNDTR) : (DMA_BUF_SIZE - currCNDTR);
 8002936:	4b80      	ldr	r3, [pc, #512]	; (8002b38 <HAL_UART_RxCpltCallback+0x25c>)
 8002938:	889b      	ldrh	r3, [r3, #4]
 800293a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800293e:	d205      	bcs.n	800294c <HAL_UART_RxCpltCallback+0x70>
 8002940:	4b7d      	ldr	r3, [pc, #500]	; (8002b38 <HAL_UART_RxCpltCallback+0x25c>)
 8002942:	889a      	ldrh	r2, [r3, #4]
 8002944:	89bb      	ldrh	r3, [r7, #12]
 8002946:	1ad3      	subs	r3, r2, r3
 8002948:	b29b      	uxth	r3, r3
 800294a:	e003      	b.n	8002954 <HAL_UART_RxCpltCallback+0x78>
 800294c:	89bb      	ldrh	r3, [r7, #12]
 800294e:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 8002952:	b29b      	uxth	r3, r3
 8002954:	847b      	strh	r3, [r7, #34]	; 0x22
	        dma_uart4_rx.prevCNDTR = currCNDTR;
 8002956:	4a78      	ldr	r2, [pc, #480]	; (8002b38 <HAL_UART_RxCpltCallback+0x25c>)
 8002958:	89bb      	ldrh	r3, [r7, #12]
 800295a:	8093      	strh	r3, [r2, #4]
	        dma_uart4_rx.flag = 0;
 800295c:	4b76      	ldr	r3, [pc, #472]	; (8002b38 <HAL_UART_RxCpltCallback+0x25c>)
 800295e:	2200      	movs	r2, #0
 8002960:	701a      	strb	r2, [r3, #0]
 8002962:	e007      	b.n	8002974 <HAL_UART_RxCpltCallback+0x98>
	    }
	    else                /* DMA Rx Complete event */
	    {
	        length = DMA_BUF_SIZE - start;
 8002964:	897b      	ldrh	r3, [r7, #10]
 8002966:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 800296a:	847b      	strh	r3, [r7, #34]	; 0x22
	        dma_uart4_rx.prevCNDTR = DMA_BUF_SIZE;
 800296c:	4b72      	ldr	r3, [pc, #456]	; (8002b38 <HAL_UART_RxCpltCallback+0x25c>)
 800296e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002972:	809a      	strh	r2, [r3, #4]
	    }
	    for(i=0,pos=start; i<length; ++i,++pos)
 8002974:	2300      	movs	r3, #0
 8002976:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002978:	897b      	ldrh	r3, [r7, #10]
 800297a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800297c:	e00b      	b.n	8002996 <HAL_UART_RxCpltCallback+0xba>
	    {
	        data_gps[i] = dma_rx4_buf[pos];
 800297e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002980:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002982:	496e      	ldr	r1, [pc, #440]	; (8002b3c <HAL_UART_RxCpltCallback+0x260>)
 8002984:	5c89      	ldrb	r1, [r1, r2]
 8002986:	4a6e      	ldr	r2, [pc, #440]	; (8002b40 <HAL_UART_RxCpltCallback+0x264>)
 8002988:	54d1      	strb	r1, [r2, r3]
	    for(i=0,pos=start; i<length; ++i,++pos)
 800298a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800298c:	3301      	adds	r3, #1
 800298e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002990:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002992:	3301      	adds	r3, #1
 8002994:	84bb      	strh	r3, [r7, #36]	; 0x24
 8002996:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002998:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800299a:	429a      	cmp	r2, r3
 800299c:	d3ef      	bcc.n	800297e <HAL_UART_RxCpltCallback+0xa2>
	    }
	    UART4DataFlag = true;
 800299e:	4b69      	ldr	r3, [pc, #420]	; (8002b44 <HAL_UART_RxCpltCallback+0x268>)
 80029a0:	2201      	movs	r2, #1
 80029a2:	701a      	strb	r2, [r3, #0]
 80029a4:	e0c0      	b.n	8002b28 <HAL_UART_RxCpltCallback+0x24c>
	}
	else if(huart->Instance == USART1){
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a67      	ldr	r2, [pc, #412]	; (8002b48 <HAL_UART_RxCpltCallback+0x26c>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d15b      	bne.n	8002a68 <HAL_UART_RxCpltCallback+0x18c>
		uint16_t a, pos, mulai, kanan;
		uint16_t currCNDTR = __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	823b      	strh	r3, [r7, #16]
		if (dma_uart1_rx.flag && currCNDTR == DMA_BUF_SIZE){
 80029ba:	4b64      	ldr	r3, [pc, #400]	; (8002b4c <HAL_UART_RxCpltCallback+0x270>)
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	b2db      	uxtb	r3, r3
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d007      	beq.n	80029d4 <HAL_UART_RxCpltCallback+0xf8>
 80029c4:	8a3b      	ldrh	r3, [r7, #16]
 80029c6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80029ca:	d103      	bne.n	80029d4 <HAL_UART_RxCpltCallback+0xf8>
			dma_uart1_rx.flag = 0;
 80029cc:	4b5f      	ldr	r3, [pc, #380]	; (8002b4c <HAL_UART_RxCpltCallback+0x270>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	701a      	strb	r2, [r3, #0]
			return;
 80029d2:	e0a9      	b.n	8002b28 <HAL_UART_RxCpltCallback+0x24c>
		}
		mulai = (dma_uart1_rx.prevCNDTR < DMA_BUF_SIZE) ? (DMA_BUF_SIZE - dma_uart1_rx.prevCNDTR) : 0;
 80029d4:	4b5d      	ldr	r3, [pc, #372]	; (8002b4c <HAL_UART_RxCpltCallback+0x270>)
 80029d6:	889b      	ldrh	r3, [r3, #4]
 80029d8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80029dc:	d205      	bcs.n	80029ea <HAL_UART_RxCpltCallback+0x10e>
 80029de:	4b5b      	ldr	r3, [pc, #364]	; (8002b4c <HAL_UART_RxCpltCallback+0x270>)
 80029e0:	889b      	ldrh	r3, [r3, #4]
 80029e2:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 80029e6:	b29b      	uxth	r3, r3
 80029e8:	e000      	b.n	80029ec <HAL_UART_RxCpltCallback+0x110>
 80029ea:	2300      	movs	r3, #0
 80029ec:	81fb      	strh	r3, [r7, #14]

		if (dma_uart1_rx.flag) { // time out
 80029ee:	4b57      	ldr	r3, [pc, #348]	; (8002b4c <HAL_UART_RxCpltCallback+0x270>)
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	b2db      	uxtb	r3, r3
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d016      	beq.n	8002a26 <HAL_UART_RxCpltCallback+0x14a>
			kanan = (dma_uart1_rx.prevCNDTR < DMA_BUF_SIZE) ? (dma_uart1_rx.prevCNDTR - currCNDTR) : (DMA_BUF_SIZE - currCNDTR);
 80029f8:	4b54      	ldr	r3, [pc, #336]	; (8002b4c <HAL_UART_RxCpltCallback+0x270>)
 80029fa:	889b      	ldrh	r3, [r3, #4]
 80029fc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002a00:	d205      	bcs.n	8002a0e <HAL_UART_RxCpltCallback+0x132>
 8002a02:	4b52      	ldr	r3, [pc, #328]	; (8002b4c <HAL_UART_RxCpltCallback+0x270>)
 8002a04:	889a      	ldrh	r2, [r3, #4]
 8002a06:	8a3b      	ldrh	r3, [r7, #16]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	b29b      	uxth	r3, r3
 8002a0c:	e003      	b.n	8002a16 <HAL_UART_RxCpltCallback+0x13a>
 8002a0e:	8a3b      	ldrh	r3, [r7, #16]
 8002a10:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 8002a14:	b29b      	uxth	r3, r3
 8002a16:	83bb      	strh	r3, [r7, #28]
			dma_uart1_rx.prevCNDTR = currCNDTR;
 8002a18:	4a4c      	ldr	r2, [pc, #304]	; (8002b4c <HAL_UART_RxCpltCallback+0x270>)
 8002a1a:	8a3b      	ldrh	r3, [r7, #16]
 8002a1c:	8093      	strh	r3, [r2, #4]
			dma_uart1_rx.flag = 0;
 8002a1e:	4b4b      	ldr	r3, [pc, #300]	; (8002b4c <HAL_UART_RxCpltCallback+0x270>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	701a      	strb	r2, [r3, #0]
 8002a24:	e007      	b.n	8002a36 <HAL_UART_RxCpltCallback+0x15a>
		} else {				//complete event
			kanan = DMA_BUF_SIZE - mulai;
 8002a26:	89fb      	ldrh	r3, [r7, #14]
 8002a28:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 8002a2c:	83bb      	strh	r3, [r7, #28]
			dma_uart1_rx.prevCNDTR = DMA_BUF_SIZE;
 8002a2e:	4b47      	ldr	r3, [pc, #284]	; (8002b4c <HAL_UART_RxCpltCallback+0x270>)
 8002a30:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002a34:	809a      	strh	r2, [r3, #4]
		}
		for (a = 0,pos = mulai; a < kanan; ++a,++pos){
 8002a36:	2300      	movs	r3, #0
 8002a38:	843b      	strh	r3, [r7, #32]
 8002a3a:	89fb      	ldrh	r3, [r7, #14]
 8002a3c:	83fb      	strh	r3, [r7, #30]
 8002a3e:	e00b      	b.n	8002a58 <HAL_UART_RxCpltCallback+0x17c>
			data_input[a] = dma_rx1_buf[pos];
 8002a40:	8bfa      	ldrh	r2, [r7, #30]
 8002a42:	8c3b      	ldrh	r3, [r7, #32]
 8002a44:	4942      	ldr	r1, [pc, #264]	; (8002b50 <HAL_UART_RxCpltCallback+0x274>)
 8002a46:	5c89      	ldrb	r1, [r1, r2]
 8002a48:	4a42      	ldr	r2, [pc, #264]	; (8002b54 <HAL_UART_RxCpltCallback+0x278>)
 8002a4a:	54d1      	strb	r1, [r2, r3]
		for (a = 0,pos = mulai; a < kanan; ++a,++pos){
 8002a4c:	8c3b      	ldrh	r3, [r7, #32]
 8002a4e:	3301      	adds	r3, #1
 8002a50:	843b      	strh	r3, [r7, #32]
 8002a52:	8bfb      	ldrh	r3, [r7, #30]
 8002a54:	3301      	adds	r3, #1
 8002a56:	83fb      	strh	r3, [r7, #30]
 8002a58:	8c3a      	ldrh	r2, [r7, #32]
 8002a5a:	8bbb      	ldrh	r3, [r7, #28]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d3ef      	bcc.n	8002a40 <HAL_UART_RxCpltCallback+0x164>
		}
		USART1DataFlag = true;
 8002a60:	4b3d      	ldr	r3, [pc, #244]	; (8002b58 <HAL_UART_RxCpltCallback+0x27c>)
 8002a62:	2201      	movs	r2, #1
 8002a64:	701a      	strb	r2, [r3, #0]
 8002a66:	e05f      	b.n	8002b28 <HAL_UART_RxCpltCallback+0x24c>
	}
	else if (huart->Instance == USART3){
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a3b      	ldr	r2, [pc, #236]	; (8002b5c <HAL_UART_RxCpltCallback+0x280>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d15a      	bne.n	8002b28 <HAL_UART_RxCpltCallback+0x24c>
		uint16_t c, pos, mulai, kiri;
		uint16_t currCNDTR = __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	82bb      	strh	r3, [r7, #20]
		if(dma_uart3_rx.flag && currCNDTR == DMA_BUF_SIZE){
 8002a7c:	4b38      	ldr	r3, [pc, #224]	; (8002b60 <HAL_UART_RxCpltCallback+0x284>)
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d007      	beq.n	8002a96 <HAL_UART_RxCpltCallback+0x1ba>
 8002a86:	8abb      	ldrh	r3, [r7, #20]
 8002a88:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002a8c:	d103      	bne.n	8002a96 <HAL_UART_RxCpltCallback+0x1ba>
			dma_uart3_rx.flag = 0;
 8002a8e:	4b34      	ldr	r3, [pc, #208]	; (8002b60 <HAL_UART_RxCpltCallback+0x284>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	701a      	strb	r2, [r3, #0]
			return;
 8002a94:	e048      	b.n	8002b28 <HAL_UART_RxCpltCallback+0x24c>
		}
		mulai = (dma_uart3_rx.prevCNDTR < DMA_BUF_SIZE) ? (DMA_BUF_SIZE - dma_uart3_rx.prevCNDTR) : 0;
 8002a96:	4b32      	ldr	r3, [pc, #200]	; (8002b60 <HAL_UART_RxCpltCallback+0x284>)
 8002a98:	889b      	ldrh	r3, [r3, #4]
 8002a9a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002a9e:	d205      	bcs.n	8002aac <HAL_UART_RxCpltCallback+0x1d0>
 8002aa0:	4b2f      	ldr	r3, [pc, #188]	; (8002b60 <HAL_UART_RxCpltCallback+0x284>)
 8002aa2:	889b      	ldrh	r3, [r3, #4]
 8002aa4:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 8002aa8:	b29b      	uxth	r3, r3
 8002aaa:	e000      	b.n	8002aae <HAL_UART_RxCpltCallback+0x1d2>
 8002aac:	2300      	movs	r3, #0
 8002aae:	827b      	strh	r3, [r7, #18]

		if (dma_uart3_rx.flag){
 8002ab0:	4b2b      	ldr	r3, [pc, #172]	; (8002b60 <HAL_UART_RxCpltCallback+0x284>)
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d016      	beq.n	8002ae8 <HAL_UART_RxCpltCallback+0x20c>
			kiri = (dma_uart3_rx.prevCNDTR < DMA_BUF_SIZE) ? (dma_uart3_rx.prevCNDTR - currCNDTR) : (DMA_BUF_SIZE - currCNDTR);
 8002aba:	4b29      	ldr	r3, [pc, #164]	; (8002b60 <HAL_UART_RxCpltCallback+0x284>)
 8002abc:	889b      	ldrh	r3, [r3, #4]
 8002abe:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002ac2:	d205      	bcs.n	8002ad0 <HAL_UART_RxCpltCallback+0x1f4>
 8002ac4:	4b26      	ldr	r3, [pc, #152]	; (8002b60 <HAL_UART_RxCpltCallback+0x284>)
 8002ac6:	889a      	ldrh	r2, [r3, #4]
 8002ac8:	8abb      	ldrh	r3, [r7, #20]
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	b29b      	uxth	r3, r3
 8002ace:	e003      	b.n	8002ad8 <HAL_UART_RxCpltCallback+0x1fc>
 8002ad0:	8abb      	ldrh	r3, [r7, #20]
 8002ad2:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	82fb      	strh	r3, [r7, #22]
			dma_uart3_rx.prevCNDTR = currCNDTR;
 8002ada:	4a21      	ldr	r2, [pc, #132]	; (8002b60 <HAL_UART_RxCpltCallback+0x284>)
 8002adc:	8abb      	ldrh	r3, [r7, #20]
 8002ade:	8093      	strh	r3, [r2, #4]
			dma_uart3_rx.flag = 0;
 8002ae0:	4b1f      	ldr	r3, [pc, #124]	; (8002b60 <HAL_UART_RxCpltCallback+0x284>)
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	701a      	strb	r2, [r3, #0]
 8002ae6:	e007      	b.n	8002af8 <HAL_UART_RxCpltCallback+0x21c>
		} else {
			kiri = DMA_BUF_SIZE - mulai;
 8002ae8:	8a7b      	ldrh	r3, [r7, #18]
 8002aea:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 8002aee:	82fb      	strh	r3, [r7, #22]
			dma_uart3_rx.prevCNDTR = DMA_BUF_SIZE;
 8002af0:	4b1b      	ldr	r3, [pc, #108]	; (8002b60 <HAL_UART_RxCpltCallback+0x284>)
 8002af2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002af6:	809a      	strh	r2, [r3, #4]
		}
		for(c = 0,pos = mulai; c < kiri; ++c, ++pos){
 8002af8:	2300      	movs	r3, #0
 8002afa:	837b      	strh	r3, [r7, #26]
 8002afc:	8a7b      	ldrh	r3, [r7, #18]
 8002afe:	833b      	strh	r3, [r7, #24]
 8002b00:	e00b      	b.n	8002b1a <HAL_UART_RxCpltCallback+0x23e>
			data_wahana[c] = dma_rx3_buf[pos];
 8002b02:	8b3a      	ldrh	r2, [r7, #24]
 8002b04:	8b7b      	ldrh	r3, [r7, #26]
 8002b06:	4917      	ldr	r1, [pc, #92]	; (8002b64 <HAL_UART_RxCpltCallback+0x288>)
 8002b08:	5c89      	ldrb	r1, [r1, r2]
 8002b0a:	4a17      	ldr	r2, [pc, #92]	; (8002b68 <HAL_UART_RxCpltCallback+0x28c>)
 8002b0c:	54d1      	strb	r1, [r2, r3]
		for(c = 0,pos = mulai; c < kiri; ++c, ++pos){
 8002b0e:	8b7b      	ldrh	r3, [r7, #26]
 8002b10:	3301      	adds	r3, #1
 8002b12:	837b      	strh	r3, [r7, #26]
 8002b14:	8b3b      	ldrh	r3, [r7, #24]
 8002b16:	3301      	adds	r3, #1
 8002b18:	833b      	strh	r3, [r7, #24]
 8002b1a:	8b7a      	ldrh	r2, [r7, #26]
 8002b1c:	8afb      	ldrh	r3, [r7, #22]
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d3ef      	bcc.n	8002b02 <HAL_UART_RxCpltCallback+0x226>
		}
		USART3DataFlag = true;
 8002b22:	4b12      	ldr	r3, [pc, #72]	; (8002b6c <HAL_UART_RxCpltCallback+0x290>)
 8002b24:	2201      	movs	r2, #1
 8002b26:	701a      	strb	r2, [r3, #0]
	}
}
 8002b28:	372c      	adds	r7, #44	; 0x2c
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr
 8002b32:	bf00      	nop
 8002b34:	40004c00 	.word	0x40004c00
 8002b38:	20000000 	.word	0x20000000
 8002b3c:	20000848 	.word	0x20000848
 8002b40:	20000234 	.word	0x20000234
 8002b44:	20000428 	.word	0x20000428
 8002b48:	40011000 	.word	0x40011000
 8002b4c:	20000008 	.word	0x20000008
 8002b50:	20000aa0 	.word	0x20000aa0
 8002b54:	2000042c 	.word	0x2000042c
 8002b58:	20000620 	.word	0x20000620
 8002b5c:	40004800 	.word	0x40004800
 8002b60:	20000014 	.word	0x20000014
 8002b64:	20000cf8 	.word	0x20000cf8
 8002b68:	20000628 	.word	0x20000628
 8002b6c:	2000081c 	.word	0x2000081c

08002b70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b70:	b480      	push	{r7}
 8002b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002b74:	bf00      	nop
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr
	...

08002b80 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b86:	2300      	movs	r3, #0
 8002b88:	607b      	str	r3, [r7, #4]
 8002b8a:	4b10      	ldr	r3, [pc, #64]	; (8002bcc <HAL_MspInit+0x4c>)
 8002b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b8e:	4a0f      	ldr	r2, [pc, #60]	; (8002bcc <HAL_MspInit+0x4c>)
 8002b90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b94:	6453      	str	r3, [r2, #68]	; 0x44
 8002b96:	4b0d      	ldr	r3, [pc, #52]	; (8002bcc <HAL_MspInit+0x4c>)
 8002b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b9e:	607b      	str	r3, [r7, #4]
 8002ba0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	603b      	str	r3, [r7, #0]
 8002ba6:	4b09      	ldr	r3, [pc, #36]	; (8002bcc <HAL_MspInit+0x4c>)
 8002ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002baa:	4a08      	ldr	r2, [pc, #32]	; (8002bcc <HAL_MspInit+0x4c>)
 8002bac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bb0:	6413      	str	r3, [r2, #64]	; 0x40
 8002bb2:	4b06      	ldr	r3, [pc, #24]	; (8002bcc <HAL_MspInit+0x4c>)
 8002bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bba:	603b      	str	r3, [r7, #0]
 8002bbc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bbe:	bf00      	nop
 8002bc0:	370c      	adds	r7, #12
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr
 8002bca:	bf00      	nop
 8002bcc:	40023800 	.word	0x40023800

08002bd0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b08a      	sub	sp, #40	; 0x28
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd8:	f107 0314 	add.w	r3, r7, #20
 8002bdc:	2200      	movs	r2, #0
 8002bde:	601a      	str	r2, [r3, #0]
 8002be0:	605a      	str	r2, [r3, #4]
 8002be2:	609a      	str	r2, [r3, #8]
 8002be4:	60da      	str	r2, [r3, #12]
 8002be6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a1b      	ldr	r2, [pc, #108]	; (8002c5c <HAL_ADC_MspInit+0x8c>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d12f      	bne.n	8002c52 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	613b      	str	r3, [r7, #16]
 8002bf6:	4b1a      	ldr	r3, [pc, #104]	; (8002c60 <HAL_ADC_MspInit+0x90>)
 8002bf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bfa:	4a19      	ldr	r2, [pc, #100]	; (8002c60 <HAL_ADC_MspInit+0x90>)
 8002bfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c00:	6453      	str	r3, [r2, #68]	; 0x44
 8002c02:	4b17      	ldr	r3, [pc, #92]	; (8002c60 <HAL_ADC_MspInit+0x90>)
 8002c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c0a:	613b      	str	r3, [r7, #16]
 8002c0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c0e:	2300      	movs	r3, #0
 8002c10:	60fb      	str	r3, [r7, #12]
 8002c12:	4b13      	ldr	r3, [pc, #76]	; (8002c60 <HAL_ADC_MspInit+0x90>)
 8002c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c16:	4a12      	ldr	r2, [pc, #72]	; (8002c60 <HAL_ADC_MspInit+0x90>)
 8002c18:	f043 0304 	orr.w	r3, r3, #4
 8002c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c1e:	4b10      	ldr	r3, [pc, #64]	; (8002c60 <HAL_ADC_MspInit+0x90>)
 8002c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c22:	f003 0304 	and.w	r3, r3, #4
 8002c26:	60fb      	str	r3, [r7, #12]
 8002c28:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002c2a:	2310      	movs	r3, #16
 8002c2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c32:	2300      	movs	r3, #0
 8002c34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c36:	f107 0314 	add.w	r3, r7, #20
 8002c3a:	4619      	mov	r1, r3
 8002c3c:	4809      	ldr	r0, [pc, #36]	; (8002c64 <HAL_ADC_MspInit+0x94>)
 8002c3e:	f001 fde9 	bl	8004814 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002c42:	2200      	movs	r2, #0
 8002c44:	2100      	movs	r1, #0
 8002c46:	2012      	movs	r0, #18
 8002c48:	f001 fa1d 	bl	8004086 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002c4c:	2012      	movs	r0, #18
 8002c4e:	f001 fa36 	bl	80040be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002c52:	bf00      	nop
 8002c54:	3728      	adds	r7, #40	; 0x28
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	40012000 	.word	0x40012000
 8002c60:	40023800 	.word	0x40023800
 8002c64:	40020800 	.word	0x40020800

08002c68 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b08a      	sub	sp, #40	; 0x28
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c70:	f107 0314 	add.w	r3, r7, #20
 8002c74:	2200      	movs	r2, #0
 8002c76:	601a      	str	r2, [r3, #0]
 8002c78:	605a      	str	r2, [r3, #4]
 8002c7a:	609a      	str	r2, [r3, #8]
 8002c7c:	60da      	str	r2, [r3, #12]
 8002c7e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a29      	ldr	r2, [pc, #164]	; (8002d2c <HAL_I2C_MspInit+0xc4>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d14b      	bne.n	8002d22 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	613b      	str	r3, [r7, #16]
 8002c8e:	4b28      	ldr	r3, [pc, #160]	; (8002d30 <HAL_I2C_MspInit+0xc8>)
 8002c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c92:	4a27      	ldr	r2, [pc, #156]	; (8002d30 <HAL_I2C_MspInit+0xc8>)
 8002c94:	f043 0304 	orr.w	r3, r3, #4
 8002c98:	6313      	str	r3, [r2, #48]	; 0x30
 8002c9a:	4b25      	ldr	r3, [pc, #148]	; (8002d30 <HAL_I2C_MspInit+0xc8>)
 8002c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c9e:	f003 0304 	and.w	r3, r3, #4
 8002ca2:	613b      	str	r3, [r7, #16]
 8002ca4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	60fb      	str	r3, [r7, #12]
 8002caa:	4b21      	ldr	r3, [pc, #132]	; (8002d30 <HAL_I2C_MspInit+0xc8>)
 8002cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cae:	4a20      	ldr	r2, [pc, #128]	; (8002d30 <HAL_I2C_MspInit+0xc8>)
 8002cb0:	f043 0301 	orr.w	r3, r3, #1
 8002cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8002cb6:	4b1e      	ldr	r3, [pc, #120]	; (8002d30 <HAL_I2C_MspInit+0xc8>)
 8002cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cba:	f003 0301 	and.w	r3, r3, #1
 8002cbe:	60fb      	str	r3, [r7, #12]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002cc2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002cc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cc8:	2312      	movs	r3, #18
 8002cca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002cd4:	2304      	movs	r3, #4
 8002cd6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002cd8:	f107 0314 	add.w	r3, r7, #20
 8002cdc:	4619      	mov	r1, r3
 8002cde:	4815      	ldr	r0, [pc, #84]	; (8002d34 <HAL_I2C_MspInit+0xcc>)
 8002ce0:	f001 fd98 	bl	8004814 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002ce4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ce8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cea:	2312      	movs	r3, #18
 8002cec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002cf6:	2304      	movs	r3, #4
 8002cf8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cfa:	f107 0314 	add.w	r3, r7, #20
 8002cfe:	4619      	mov	r1, r3
 8002d00:	480d      	ldr	r0, [pc, #52]	; (8002d38 <HAL_I2C_MspInit+0xd0>)
 8002d02:	f001 fd87 	bl	8004814 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002d06:	2300      	movs	r3, #0
 8002d08:	60bb      	str	r3, [r7, #8]
 8002d0a:	4b09      	ldr	r3, [pc, #36]	; (8002d30 <HAL_I2C_MspInit+0xc8>)
 8002d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0e:	4a08      	ldr	r2, [pc, #32]	; (8002d30 <HAL_I2C_MspInit+0xc8>)
 8002d10:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002d14:	6413      	str	r3, [r2, #64]	; 0x40
 8002d16:	4b06      	ldr	r3, [pc, #24]	; (8002d30 <HAL_I2C_MspInit+0xc8>)
 8002d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002d1e:	60bb      	str	r3, [r7, #8]
 8002d20:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002d22:	bf00      	nop
 8002d24:	3728      	adds	r7, #40	; 0x28
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	40005c00 	.word	0x40005c00
 8002d30:	40023800 	.word	0x40023800
 8002d34:	40020800 	.word	0x40020800
 8002d38:	40020000 	.word	0x40020000

08002d3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b085      	sub	sp, #20
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d4c:	d10d      	bne.n	8002d6a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d4e:	2300      	movs	r3, #0
 8002d50:	60fb      	str	r3, [r7, #12]
 8002d52:	4b09      	ldr	r3, [pc, #36]	; (8002d78 <HAL_TIM_Base_MspInit+0x3c>)
 8002d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d56:	4a08      	ldr	r2, [pc, #32]	; (8002d78 <HAL_TIM_Base_MspInit+0x3c>)
 8002d58:	f043 0301 	orr.w	r3, r3, #1
 8002d5c:	6413      	str	r3, [r2, #64]	; 0x40
 8002d5e:	4b06      	ldr	r3, [pc, #24]	; (8002d78 <HAL_TIM_Base_MspInit+0x3c>)
 8002d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d62:	f003 0301 	and.w	r3, r3, #1
 8002d66:	60fb      	str	r3, [r7, #12]
 8002d68:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002d6a:	bf00      	nop
 8002d6c:	3714      	adds	r7, #20
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
 8002d76:	bf00      	nop
 8002d78:	40023800 	.word	0x40023800

08002d7c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b08a      	sub	sp, #40	; 0x28
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d84:	f107 0314 	add.w	r3, r7, #20
 8002d88:	2200      	movs	r2, #0
 8002d8a:	601a      	str	r2, [r3, #0]
 8002d8c:	605a      	str	r2, [r3, #4]
 8002d8e:	609a      	str	r2, [r3, #8]
 8002d90:	60da      	str	r2, [r3, #12]
 8002d92:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d9c:	d13c      	bne.n	8002e18 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d9e:	2300      	movs	r3, #0
 8002da0:	613b      	str	r3, [r7, #16]
 8002da2:	4b1f      	ldr	r3, [pc, #124]	; (8002e20 <HAL_TIM_MspPostInit+0xa4>)
 8002da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da6:	4a1e      	ldr	r2, [pc, #120]	; (8002e20 <HAL_TIM_MspPostInit+0xa4>)
 8002da8:	f043 0301 	orr.w	r3, r3, #1
 8002dac:	6313      	str	r3, [r2, #48]	; 0x30
 8002dae:	4b1c      	ldr	r3, [pc, #112]	; (8002e20 <HAL_TIM_MspPostInit+0xa4>)
 8002db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db2:	f003 0301 	and.w	r3, r3, #1
 8002db6:	613b      	str	r3, [r7, #16]
 8002db8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dba:	2300      	movs	r3, #0
 8002dbc:	60fb      	str	r3, [r7, #12]
 8002dbe:	4b18      	ldr	r3, [pc, #96]	; (8002e20 <HAL_TIM_MspPostInit+0xa4>)
 8002dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc2:	4a17      	ldr	r2, [pc, #92]	; (8002e20 <HAL_TIM_MspPostInit+0xa4>)
 8002dc4:	f043 0302 	orr.w	r3, r3, #2
 8002dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8002dca:	4b15      	ldr	r3, [pc, #84]	; (8002e20 <HAL_TIM_MspPostInit+0xa4>)
 8002dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dce:	f003 0302 	and.w	r3, r3, #2
 8002dd2:	60fb      	str	r3, [r7, #12]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002dd6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002dda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ddc:	2302      	movs	r3, #2
 8002dde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de0:	2300      	movs	r3, #0
 8002de2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002de4:	2300      	movs	r3, #0
 8002de6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002de8:	2301      	movs	r3, #1
 8002dea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dec:	f107 0314 	add.w	r3, r7, #20
 8002df0:	4619      	mov	r1, r3
 8002df2:	480c      	ldr	r0, [pc, #48]	; (8002e24 <HAL_TIM_MspPostInit+0xa8>)
 8002df4:	f001 fd0e 	bl	8004814 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002df8:	2308      	movs	r3, #8
 8002dfa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dfc:	2302      	movs	r3, #2
 8002dfe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e00:	2300      	movs	r3, #0
 8002e02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e04:	2300      	movs	r3, #0
 8002e06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e0c:	f107 0314 	add.w	r3, r7, #20
 8002e10:	4619      	mov	r1, r3
 8002e12:	4805      	ldr	r0, [pc, #20]	; (8002e28 <HAL_TIM_MspPostInit+0xac>)
 8002e14:	f001 fcfe 	bl	8004814 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002e18:	bf00      	nop
 8002e1a:	3728      	adds	r7, #40	; 0x28
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	40023800 	.word	0x40023800
 8002e24:	40020000 	.word	0x40020000
 8002e28:	40020400 	.word	0x40020400

08002e2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b08e      	sub	sp, #56	; 0x38
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e38:	2200      	movs	r2, #0
 8002e3a:	601a      	str	r2, [r3, #0]
 8002e3c:	605a      	str	r2, [r3, #4]
 8002e3e:	609a      	str	r2, [r3, #8]
 8002e40:	60da      	str	r2, [r3, #12]
 8002e42:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a9f      	ldr	r2, [pc, #636]	; (80030c8 <HAL_UART_MspInit+0x29c>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d164      	bne.n	8002f18 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002e4e:	2300      	movs	r3, #0
 8002e50:	623b      	str	r3, [r7, #32]
 8002e52:	4b9e      	ldr	r3, [pc, #632]	; (80030cc <HAL_UART_MspInit+0x2a0>)
 8002e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e56:	4a9d      	ldr	r2, [pc, #628]	; (80030cc <HAL_UART_MspInit+0x2a0>)
 8002e58:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002e5c:	6413      	str	r3, [r2, #64]	; 0x40
 8002e5e:	4b9b      	ldr	r3, [pc, #620]	; (80030cc <HAL_UART_MspInit+0x2a0>)
 8002e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e62:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e66:	623b      	str	r3, [r7, #32]
 8002e68:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	61fb      	str	r3, [r7, #28]
 8002e6e:	4b97      	ldr	r3, [pc, #604]	; (80030cc <HAL_UART_MspInit+0x2a0>)
 8002e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e72:	4a96      	ldr	r2, [pc, #600]	; (80030cc <HAL_UART_MspInit+0x2a0>)
 8002e74:	f043 0304 	orr.w	r3, r3, #4
 8002e78:	6313      	str	r3, [r2, #48]	; 0x30
 8002e7a:	4b94      	ldr	r3, [pc, #592]	; (80030cc <HAL_UART_MspInit+0x2a0>)
 8002e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e7e:	f003 0304 	and.w	r3, r3, #4
 8002e82:	61fb      	str	r3, [r7, #28]
 8002e84:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002e86:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002e8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e8c:	2302      	movs	r3, #2
 8002e8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e90:	2301      	movs	r3, #1
 8002e92:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e94:	2303      	movs	r3, #3
 8002e96:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002e98:	2308      	movs	r3, #8
 8002e9a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	488b      	ldr	r0, [pc, #556]	; (80030d0 <HAL_UART_MspInit+0x2a4>)
 8002ea4:	f001 fcb6 	bl	8004814 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8002ea8:	4b8a      	ldr	r3, [pc, #552]	; (80030d4 <HAL_UART_MspInit+0x2a8>)
 8002eaa:	4a8b      	ldr	r2, [pc, #556]	; (80030d8 <HAL_UART_MspInit+0x2ac>)
 8002eac:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8002eae:	4b89      	ldr	r3, [pc, #548]	; (80030d4 <HAL_UART_MspInit+0x2a8>)
 8002eb0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002eb4:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002eb6:	4b87      	ldr	r3, [pc, #540]	; (80030d4 <HAL_UART_MspInit+0x2a8>)
 8002eb8:	2200      	movs	r2, #0
 8002eba:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ebc:	4b85      	ldr	r3, [pc, #532]	; (80030d4 <HAL_UART_MspInit+0x2a8>)
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002ec2:	4b84      	ldr	r3, [pc, #528]	; (80030d4 <HAL_UART_MspInit+0x2a8>)
 8002ec4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ec8:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002eca:	4b82      	ldr	r3, [pc, #520]	; (80030d4 <HAL_UART_MspInit+0x2a8>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ed0:	4b80      	ldr	r3, [pc, #512]	; (80030d4 <HAL_UART_MspInit+0x2a8>)
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8002ed6:	4b7f      	ldr	r3, [pc, #508]	; (80030d4 <HAL_UART_MspInit+0x2a8>)
 8002ed8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002edc:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002ede:	4b7d      	ldr	r3, [pc, #500]	; (80030d4 <HAL_UART_MspInit+0x2a8>)
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ee4:	4b7b      	ldr	r3, [pc, #492]	; (80030d4 <HAL_UART_MspInit+0x2a8>)
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8002eea:	487a      	ldr	r0, [pc, #488]	; (80030d4 <HAL_UART_MspInit+0x2a8>)
 8002eec:	f001 f902 	bl	80040f4 <HAL_DMA_Init>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d001      	beq.n	8002efa <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8002ef6:	f7ff fe3b 	bl	8002b70 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	4a75      	ldr	r2, [pc, #468]	; (80030d4 <HAL_UART_MspInit+0x2a8>)
 8002efe:	635a      	str	r2, [r3, #52]	; 0x34
 8002f00:	4a74      	ldr	r2, [pc, #464]	; (80030d4 <HAL_UART_MspInit+0x2a8>)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8002f06:	2200      	movs	r2, #0
 8002f08:	2100      	movs	r1, #0
 8002f0a:	2034      	movs	r0, #52	; 0x34
 8002f0c:	f001 f8bb 	bl	8004086 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002f10:	2034      	movs	r0, #52	; 0x34
 8002f12:	f001 f8d4 	bl	80040be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002f16:	e0d2      	b.n	80030be <HAL_UART_MspInit+0x292>
  else if(huart->Instance==USART1)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a6f      	ldr	r2, [pc, #444]	; (80030dc <HAL_UART_MspInit+0x2b0>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d164      	bne.n	8002fec <HAL_UART_MspInit+0x1c0>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002f22:	2300      	movs	r3, #0
 8002f24:	61bb      	str	r3, [r7, #24]
 8002f26:	4b69      	ldr	r3, [pc, #420]	; (80030cc <HAL_UART_MspInit+0x2a0>)
 8002f28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f2a:	4a68      	ldr	r2, [pc, #416]	; (80030cc <HAL_UART_MspInit+0x2a0>)
 8002f2c:	f043 0310 	orr.w	r3, r3, #16
 8002f30:	6453      	str	r3, [r2, #68]	; 0x44
 8002f32:	4b66      	ldr	r3, [pc, #408]	; (80030cc <HAL_UART_MspInit+0x2a0>)
 8002f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f36:	f003 0310 	and.w	r3, r3, #16
 8002f3a:	61bb      	str	r3, [r7, #24]
 8002f3c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f3e:	2300      	movs	r3, #0
 8002f40:	617b      	str	r3, [r7, #20]
 8002f42:	4b62      	ldr	r3, [pc, #392]	; (80030cc <HAL_UART_MspInit+0x2a0>)
 8002f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f46:	4a61      	ldr	r2, [pc, #388]	; (80030cc <HAL_UART_MspInit+0x2a0>)
 8002f48:	f043 0301 	orr.w	r3, r3, #1
 8002f4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f4e:	4b5f      	ldr	r3, [pc, #380]	; (80030cc <HAL_UART_MspInit+0x2a0>)
 8002f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f52:	f003 0301 	and.w	r3, r3, #1
 8002f56:	617b      	str	r3, [r7, #20]
 8002f58:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002f5a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002f5e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f60:	2302      	movs	r3, #2
 8002f62:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f64:	2300      	movs	r3, #0
 8002f66:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f68:	2303      	movs	r3, #3
 8002f6a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002f6c:	2307      	movs	r3, #7
 8002f6e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f74:	4619      	mov	r1, r3
 8002f76:	485a      	ldr	r0, [pc, #360]	; (80030e0 <HAL_UART_MspInit+0x2b4>)
 8002f78:	f001 fc4c 	bl	8004814 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002f7c:	4b59      	ldr	r3, [pc, #356]	; (80030e4 <HAL_UART_MspInit+0x2b8>)
 8002f7e:	4a5a      	ldr	r2, [pc, #360]	; (80030e8 <HAL_UART_MspInit+0x2bc>)
 8002f80:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002f82:	4b58      	ldr	r3, [pc, #352]	; (80030e4 <HAL_UART_MspInit+0x2b8>)
 8002f84:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002f88:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f8a:	4b56      	ldr	r3, [pc, #344]	; (80030e4 <HAL_UART_MspInit+0x2b8>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f90:	4b54      	ldr	r3, [pc, #336]	; (80030e4 <HAL_UART_MspInit+0x2b8>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002f96:	4b53      	ldr	r3, [pc, #332]	; (80030e4 <HAL_UART_MspInit+0x2b8>)
 8002f98:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f9c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f9e:	4b51      	ldr	r3, [pc, #324]	; (80030e4 <HAL_UART_MspInit+0x2b8>)
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002fa4:	4b4f      	ldr	r3, [pc, #316]	; (80030e4 <HAL_UART_MspInit+0x2b8>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002faa:	4b4e      	ldr	r3, [pc, #312]	; (80030e4 <HAL_UART_MspInit+0x2b8>)
 8002fac:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002fb0:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002fb2:	4b4c      	ldr	r3, [pc, #304]	; (80030e4 <HAL_UART_MspInit+0x2b8>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002fb8:	4b4a      	ldr	r3, [pc, #296]	; (80030e4 <HAL_UART_MspInit+0x2b8>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002fbe:	4849      	ldr	r0, [pc, #292]	; (80030e4 <HAL_UART_MspInit+0x2b8>)
 8002fc0:	f001 f898 	bl	80040f4 <HAL_DMA_Init>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d001      	beq.n	8002fce <HAL_UART_MspInit+0x1a2>
      Error_Handler();
 8002fca:	f7ff fdd1 	bl	8002b70 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a44      	ldr	r2, [pc, #272]	; (80030e4 <HAL_UART_MspInit+0x2b8>)
 8002fd2:	635a      	str	r2, [r3, #52]	; 0x34
 8002fd4:	4a43      	ldr	r2, [pc, #268]	; (80030e4 <HAL_UART_MspInit+0x2b8>)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002fda:	2200      	movs	r2, #0
 8002fdc:	2100      	movs	r1, #0
 8002fde:	2025      	movs	r0, #37	; 0x25
 8002fe0:	f001 f851 	bl	8004086 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002fe4:	2025      	movs	r0, #37	; 0x25
 8002fe6:	f001 f86a 	bl	80040be <HAL_NVIC_EnableIRQ>
}
 8002fea:	e068      	b.n	80030be <HAL_UART_MspInit+0x292>
  else if(huart->Instance==USART3)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a3e      	ldr	r2, [pc, #248]	; (80030ec <HAL_UART_MspInit+0x2c0>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d163      	bne.n	80030be <HAL_UART_MspInit+0x292>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	613b      	str	r3, [r7, #16]
 8002ffa:	4b34      	ldr	r3, [pc, #208]	; (80030cc <HAL_UART_MspInit+0x2a0>)
 8002ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ffe:	4a33      	ldr	r2, [pc, #204]	; (80030cc <HAL_UART_MspInit+0x2a0>)
 8003000:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003004:	6413      	str	r3, [r2, #64]	; 0x40
 8003006:	4b31      	ldr	r3, [pc, #196]	; (80030cc <HAL_UART_MspInit+0x2a0>)
 8003008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800300e:	613b      	str	r3, [r7, #16]
 8003010:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003012:	2300      	movs	r3, #0
 8003014:	60fb      	str	r3, [r7, #12]
 8003016:	4b2d      	ldr	r3, [pc, #180]	; (80030cc <HAL_UART_MspInit+0x2a0>)
 8003018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800301a:	4a2c      	ldr	r2, [pc, #176]	; (80030cc <HAL_UART_MspInit+0x2a0>)
 800301c:	f043 0308 	orr.w	r3, r3, #8
 8003020:	6313      	str	r3, [r2, #48]	; 0x30
 8003022:	4b2a      	ldr	r3, [pc, #168]	; (80030cc <HAL_UART_MspInit+0x2a0>)
 8003024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003026:	f003 0308 	and.w	r3, r3, #8
 800302a:	60fb      	str	r3, [r7, #12]
 800302c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800302e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003032:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003034:	2302      	movs	r3, #2
 8003036:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003038:	2300      	movs	r3, #0
 800303a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800303c:	2303      	movs	r3, #3
 800303e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003040:	2307      	movs	r3, #7
 8003042:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003044:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003048:	4619      	mov	r1, r3
 800304a:	4829      	ldr	r0, [pc, #164]	; (80030f0 <HAL_UART_MspInit+0x2c4>)
 800304c:	f001 fbe2 	bl	8004814 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8003050:	4b28      	ldr	r3, [pc, #160]	; (80030f4 <HAL_UART_MspInit+0x2c8>)
 8003052:	4a29      	ldr	r2, [pc, #164]	; (80030f8 <HAL_UART_MspInit+0x2cc>)
 8003054:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8003056:	4b27      	ldr	r3, [pc, #156]	; (80030f4 <HAL_UART_MspInit+0x2c8>)
 8003058:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800305c:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800305e:	4b25      	ldr	r3, [pc, #148]	; (80030f4 <HAL_UART_MspInit+0x2c8>)
 8003060:	2200      	movs	r2, #0
 8003062:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003064:	4b23      	ldr	r3, [pc, #140]	; (80030f4 <HAL_UART_MspInit+0x2c8>)
 8003066:	2200      	movs	r2, #0
 8003068:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800306a:	4b22      	ldr	r3, [pc, #136]	; (80030f4 <HAL_UART_MspInit+0x2c8>)
 800306c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003070:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003072:	4b20      	ldr	r3, [pc, #128]	; (80030f4 <HAL_UART_MspInit+0x2c8>)
 8003074:	2200      	movs	r2, #0
 8003076:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003078:	4b1e      	ldr	r3, [pc, #120]	; (80030f4 <HAL_UART_MspInit+0x2c8>)
 800307a:	2200      	movs	r2, #0
 800307c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800307e:	4b1d      	ldr	r3, [pc, #116]	; (80030f4 <HAL_UART_MspInit+0x2c8>)
 8003080:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003084:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003086:	4b1b      	ldr	r3, [pc, #108]	; (80030f4 <HAL_UART_MspInit+0x2c8>)
 8003088:	2200      	movs	r2, #0
 800308a:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800308c:	4b19      	ldr	r3, [pc, #100]	; (80030f4 <HAL_UART_MspInit+0x2c8>)
 800308e:	2200      	movs	r2, #0
 8003090:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003092:	4818      	ldr	r0, [pc, #96]	; (80030f4 <HAL_UART_MspInit+0x2c8>)
 8003094:	f001 f82e 	bl	80040f4 <HAL_DMA_Init>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d001      	beq.n	80030a2 <HAL_UART_MspInit+0x276>
      Error_Handler();
 800309e:	f7ff fd67 	bl	8002b70 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4a13      	ldr	r2, [pc, #76]	; (80030f4 <HAL_UART_MspInit+0x2c8>)
 80030a6:	635a      	str	r2, [r3, #52]	; 0x34
 80030a8:	4a12      	ldr	r2, [pc, #72]	; (80030f4 <HAL_UART_MspInit+0x2c8>)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80030ae:	2200      	movs	r2, #0
 80030b0:	2100      	movs	r1, #0
 80030b2:	2027      	movs	r0, #39	; 0x27
 80030b4:	f000 ffe7 	bl	8004086 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80030b8:	2027      	movs	r0, #39	; 0x27
 80030ba:	f001 f800 	bl	80040be <HAL_NVIC_EnableIRQ>
}
 80030be:	bf00      	nop
 80030c0:	3738      	adds	r7, #56	; 0x38
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	40004c00 	.word	0x40004c00
 80030cc:	40023800 	.word	0x40023800
 80030d0:	40020800 	.word	0x40020800
 80030d4:	20000a40 	.word	0x20000a40
 80030d8:	40026040 	.word	0x40026040
 80030dc:	40011000 	.word	0x40011000
 80030e0:	40020000 	.word	0x40020000
 80030e4:	2000100c 	.word	0x2000100c
 80030e8:	40026440 	.word	0x40026440
 80030ec:	40004800 	.word	0x40004800
 80030f0:	40020c00 	.word	0x40020c00
 80030f4:	20000eec 	.word	0x20000eec
 80030f8:	40026028 	.word	0x40026028

080030fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003100:	bf00      	nop
 8003102:	46bd      	mov	sp, r7
 8003104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003108:	4770      	bx	lr

0800310a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800310a:	b480      	push	{r7}
 800310c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800310e:	e7fe      	b.n	800310e <HardFault_Handler+0x4>

08003110 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003110:	b480      	push	{r7}
 8003112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003114:	e7fe      	b.n	8003114 <MemManage_Handler+0x4>

08003116 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003116:	b480      	push	{r7}
 8003118:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800311a:	e7fe      	b.n	800311a <BusFault_Handler+0x4>

0800311c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800311c:	b480      	push	{r7}
 800311e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003120:	e7fe      	b.n	8003120 <UsageFault_Handler+0x4>

08003122 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003122:	b480      	push	{r7}
 8003124:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003126:	bf00      	nop
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr

08003130 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003130:	b480      	push	{r7}
 8003132:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003134:	bf00      	nop
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr

0800313e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800313e:	b480      	push	{r7}
 8003140:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003142:	bf00      	nop
 8003144:	46bd      	mov	sp, r7
 8003146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314a:	4770      	bx	lr

0800314c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003150:	f000 f9aa 	bl	80034a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  	  //uart 4
  	  if(dma_uart4_rx.timer == 1)
 8003154:	4b20      	ldr	r3, [pc, #128]	; (80031d8 <SysTick_Handler+0x8c>)
 8003156:	885b      	ldrh	r3, [r3, #2]
 8003158:	2b01      	cmp	r3, #1
 800315a:	d106      	bne.n	800316a <SysTick_Handler+0x1e>
      	  {
          /* DMA Timeout event: set Timeout Flag and call DMA Rx Complete Callback */
          dma_uart4_rx.flag = 1;
 800315c:	4b1e      	ldr	r3, [pc, #120]	; (80031d8 <SysTick_Handler+0x8c>)
 800315e:	2201      	movs	r2, #1
 8003160:	701a      	strb	r2, [r3, #0]
          hdma_uart4_rx.XferCpltCallback(&hdma_uart4_rx);
 8003162:	4b1e      	ldr	r3, [pc, #120]	; (80031dc <SysTick_Handler+0x90>)
 8003164:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003166:	481d      	ldr	r0, [pc, #116]	; (80031dc <SysTick_Handler+0x90>)
 8003168:	4798      	blx	r3
      	  }
      if(dma_uart4_rx.timer) { --dma_uart4_rx.timer; }
 800316a:	4b1b      	ldr	r3, [pc, #108]	; (80031d8 <SysTick_Handler+0x8c>)
 800316c:	885b      	ldrh	r3, [r3, #2]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d005      	beq.n	800317e <SysTick_Handler+0x32>
 8003172:	4b19      	ldr	r3, [pc, #100]	; (80031d8 <SysTick_Handler+0x8c>)
 8003174:	885b      	ldrh	r3, [r3, #2]
 8003176:	3b01      	subs	r3, #1
 8003178:	b29a      	uxth	r2, r3
 800317a:	4b17      	ldr	r3, [pc, #92]	; (80031d8 <SysTick_Handler+0x8c>)
 800317c:	805a      	strh	r2, [r3, #2]
      //usart 1
      if(dma_uart1_rx.timer == 1)
 800317e:	4b18      	ldr	r3, [pc, #96]	; (80031e0 <SysTick_Handler+0x94>)
 8003180:	885b      	ldrh	r3, [r3, #2]
 8003182:	2b01      	cmp	r3, #1
 8003184:	d106      	bne.n	8003194 <SysTick_Handler+0x48>
          {
              /* DMA Timeout event: set Timeout Flag and call DMA Rx Complete Callback */
              dma_uart1_rx.flag = 1;
 8003186:	4b16      	ldr	r3, [pc, #88]	; (80031e0 <SysTick_Handler+0x94>)
 8003188:	2201      	movs	r2, #1
 800318a:	701a      	strb	r2, [r3, #0]
              hdma_usart1_rx.XferCpltCallback(&hdma_usart1_rx);
 800318c:	4b15      	ldr	r3, [pc, #84]	; (80031e4 <SysTick_Handler+0x98>)
 800318e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003190:	4814      	ldr	r0, [pc, #80]	; (80031e4 <SysTick_Handler+0x98>)
 8003192:	4798      	blx	r3
          }
       if(dma_uart1_rx.timer) { --dma_uart1_rx.timer; }
 8003194:	4b12      	ldr	r3, [pc, #72]	; (80031e0 <SysTick_Handler+0x94>)
 8003196:	885b      	ldrh	r3, [r3, #2]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d005      	beq.n	80031a8 <SysTick_Handler+0x5c>
 800319c:	4b10      	ldr	r3, [pc, #64]	; (80031e0 <SysTick_Handler+0x94>)
 800319e:	885b      	ldrh	r3, [r3, #2]
 80031a0:	3b01      	subs	r3, #1
 80031a2:	b29a      	uxth	r2, r3
 80031a4:	4b0e      	ldr	r3, [pc, #56]	; (80031e0 <SysTick_Handler+0x94>)
 80031a6:	805a      	strh	r2, [r3, #2]
       //usart2
       if(dma_uart3_rx.timer == 1)
 80031a8:	4b0f      	ldr	r3, [pc, #60]	; (80031e8 <SysTick_Handler+0x9c>)
 80031aa:	885b      	ldrh	r3, [r3, #2]
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d106      	bne.n	80031be <SysTick_Handler+0x72>
         {
            	/* DMA Timeout event: set Timeout Flag and call DMA Rx Complete Callback */
                dma_uart3_rx.flag = 1;
 80031b0:	4b0d      	ldr	r3, [pc, #52]	; (80031e8 <SysTick_Handler+0x9c>)
 80031b2:	2201      	movs	r2, #1
 80031b4:	701a      	strb	r2, [r3, #0]
                hdma_usart3_rx.XferCpltCallback(&hdma_usart3_rx);
 80031b6:	4b0d      	ldr	r3, [pc, #52]	; (80031ec <SysTick_Handler+0xa0>)
 80031b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031ba:	480c      	ldr	r0, [pc, #48]	; (80031ec <SysTick_Handler+0xa0>)
 80031bc:	4798      	blx	r3
          }
       if(dma_uart3_rx.timer) { --dma_uart3_rx.timer; }
 80031be:	4b0a      	ldr	r3, [pc, #40]	; (80031e8 <SysTick_Handler+0x9c>)
 80031c0:	885b      	ldrh	r3, [r3, #2]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d005      	beq.n	80031d2 <SysTick_Handler+0x86>
 80031c6:	4b08      	ldr	r3, [pc, #32]	; (80031e8 <SysTick_Handler+0x9c>)
 80031c8:	885b      	ldrh	r3, [r3, #2]
 80031ca:	3b01      	subs	r3, #1
 80031cc:	b29a      	uxth	r2, r3
 80031ce:	4b06      	ldr	r3, [pc, #24]	; (80031e8 <SysTick_Handler+0x9c>)
 80031d0:	805a      	strh	r2, [r3, #2]
  /* USER CODE END SysTick_IRQn 1 */
}
 80031d2:	bf00      	nop
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	20000000 	.word	0x20000000
 80031dc:	20000a40 	.word	0x20000a40
 80031e0:	20000008 	.word	0x20000008
 80031e4:	2000100c 	.word	0x2000100c
 80031e8:	20000014 	.word	0x20000014
 80031ec:	20000eec 	.word	0x20000eec

080031f0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80031f4:	4802      	ldr	r0, [pc, #8]	; (8003200 <DMA1_Stream1_IRQHandler+0x10>)
 80031f6:	f001 f8a5 	bl	8004344 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80031fa:	bf00      	nop
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	20000eec 	.word	0x20000eec

08003204 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8003208:	4802      	ldr	r0, [pc, #8]	; (8003214 <DMA1_Stream2_IRQHandler+0x10>)
 800320a:	f001 f89b 	bl	8004344 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800320e:	bf00      	nop
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	20000a40 	.word	0x20000a40

08003218 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800321c:	4802      	ldr	r0, [pc, #8]	; (8003228 <ADC_IRQHandler+0x10>)
 800321e:	f000 fac2 	bl	80037a6 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8003222:	bf00      	nop
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	20000fb8 	.word	0x20000fb8

0800322c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b082      	sub	sp, #8
 8003230:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
    if((USART1->SR & USART_SR_IDLE) != RESET)
 8003232:	4b0d      	ldr	r3, [pc, #52]	; (8003268 <USART1_IRQHandler+0x3c>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 0310 	and.w	r3, r3, #16
 800323a:	2b00      	cmp	r3, #0
 800323c:	d00d      	beq.n	800325a <USART1_IRQHandler+0x2e>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 800323e:	2300      	movs	r3, #0
 8003240:	607b      	str	r3, [r7, #4]
 8003242:	4b0a      	ldr	r3, [pc, #40]	; (800326c <USART1_IRQHandler+0x40>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	607b      	str	r3, [r7, #4]
 800324a:	4b08      	ldr	r3, [pc, #32]	; (800326c <USART1_IRQHandler+0x40>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	607b      	str	r3, [r7, #4]
 8003252:	687b      	ldr	r3, [r7, #4]
        /* Start DMA timer */
        dma_uart1_rx.timer = DMA_TIMEOUT_MS;
 8003254:	4b06      	ldr	r3, [pc, #24]	; (8003270 <USART1_IRQHandler+0x44>)
 8003256:	220a      	movs	r2, #10
 8003258:	805a      	strh	r2, [r3, #2]
    }
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800325a:	4804      	ldr	r0, [pc, #16]	; (800326c <USART1_IRQHandler+0x40>)
 800325c:	f004 f912 	bl	8007484 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003260:	bf00      	nop
 8003262:	3708      	adds	r7, #8
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	40011000 	.word	0x40011000
 800326c:	20001088 	.word	0x20001088
 8003270:	20000008 	.word	0x20000008

08003274 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b082      	sub	sp, #8
 8003278:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
    if((USART3->SR & USART_SR_IDLE) != RESET)
 800327a:	4b0d      	ldr	r3, [pc, #52]	; (80032b0 <USART3_IRQHandler+0x3c>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 0310 	and.w	r3, r3, #16
 8003282:	2b00      	cmp	r3, #0
 8003284:	d00d      	beq.n	80032a2 <USART3_IRQHandler+0x2e>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart3);
 8003286:	2300      	movs	r3, #0
 8003288:	607b      	str	r3, [r7, #4]
 800328a:	4b0a      	ldr	r3, [pc, #40]	; (80032b4 <USART3_IRQHandler+0x40>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	607b      	str	r3, [r7, #4]
 8003292:	4b08      	ldr	r3, [pc, #32]	; (80032b4 <USART3_IRQHandler+0x40>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	607b      	str	r3, [r7, #4]
 800329a:	687b      	ldr	r3, [r7, #4]
        /* Start DMA timer */
        dma_uart3_rx.timer = DMA_TIMEOUT_MS;
 800329c:	4b06      	ldr	r3, [pc, #24]	; (80032b8 <USART3_IRQHandler+0x44>)
 800329e:	220a      	movs	r2, #10
 80032a0:	805a      	strh	r2, [r3, #2]
    }
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80032a2:	4804      	ldr	r0, [pc, #16]	; (80032b4 <USART3_IRQHandler+0x40>)
 80032a4:	f004 f8ee 	bl	8007484 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80032a8:	bf00      	nop
 80032aa:	3708      	adds	r7, #8
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	40004800 	.word	0x40004800
 80032b4:	20000f4c 	.word	0x20000f4c
 80032b8:	20000014 	.word	0x20000014

080032bc <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b082      	sub	sp, #8
 80032c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
    if(__HAL_UART_GET_FLAG(&huart4, UART_FLAG_IDLE) != RESET)
 80032c2:	4b0e      	ldr	r3, [pc, #56]	; (80032fc <UART4_IRQHandler+0x40>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 0310 	and.w	r3, r3, #16
 80032cc:	2b10      	cmp	r3, #16
 80032ce:	d10d      	bne.n	80032ec <UART4_IRQHandler+0x30>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart4);
 80032d0:	2300      	movs	r3, #0
 80032d2:	607b      	str	r3, [r7, #4]
 80032d4:	4b09      	ldr	r3, [pc, #36]	; (80032fc <UART4_IRQHandler+0x40>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	607b      	str	r3, [r7, #4]
 80032dc:	4b07      	ldr	r3, [pc, #28]	; (80032fc <UART4_IRQHandler+0x40>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	607b      	str	r3, [r7, #4]
 80032e4:	687b      	ldr	r3, [r7, #4]
        /* Start DMA timer */
        dma_uart4_rx.timer = DMA_TIMEOUT_MS;
 80032e6:	4b06      	ldr	r3, [pc, #24]	; (8003300 <UART4_IRQHandler+0x44>)
 80032e8:	220a      	movs	r2, #10
 80032ea:	805a      	strh	r2, [r3, #2]
    }
  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80032ec:	4803      	ldr	r0, [pc, #12]	; (80032fc <UART4_IRQHandler+0x40>)
 80032ee:	f004 f8c9 	bl	8007484 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80032f2:	bf00      	nop
 80032f4:	3708      	adds	r7, #8
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop
 80032fc:	20001200 	.word	0x20001200
 8003300:	20000000 	.word	0x20000000

08003304 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003308:	4802      	ldr	r0, [pc, #8]	; (8003314 <DMA2_Stream2_IRQHandler+0x10>)
 800330a:	f001 f81b 	bl	8004344 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800330e:	bf00      	nop
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	2000100c 	.word	0x2000100c

08003318 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b086      	sub	sp, #24
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003320:	4a14      	ldr	r2, [pc, #80]	; (8003374 <_sbrk+0x5c>)
 8003322:	4b15      	ldr	r3, [pc, #84]	; (8003378 <_sbrk+0x60>)
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800332c:	4b13      	ldr	r3, [pc, #76]	; (800337c <_sbrk+0x64>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d102      	bne.n	800333a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003334:	4b11      	ldr	r3, [pc, #68]	; (800337c <_sbrk+0x64>)
 8003336:	4a12      	ldr	r2, [pc, #72]	; (8003380 <_sbrk+0x68>)
 8003338:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800333a:	4b10      	ldr	r3, [pc, #64]	; (800337c <_sbrk+0x64>)
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	4413      	add	r3, r2
 8003342:	693a      	ldr	r2, [r7, #16]
 8003344:	429a      	cmp	r2, r3
 8003346:	d207      	bcs.n	8003358 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003348:	f004 ff4c 	bl	80081e4 <__errno>
 800334c:	4602      	mov	r2, r0
 800334e:	230c      	movs	r3, #12
 8003350:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8003352:	f04f 33ff 	mov.w	r3, #4294967295
 8003356:	e009      	b.n	800336c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003358:	4b08      	ldr	r3, [pc, #32]	; (800337c <_sbrk+0x64>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800335e:	4b07      	ldr	r3, [pc, #28]	; (800337c <_sbrk+0x64>)
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	4413      	add	r3, r2
 8003366:	4a05      	ldr	r2, [pc, #20]	; (800337c <_sbrk+0x64>)
 8003368:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800336a:	68fb      	ldr	r3, [r7, #12]
}
 800336c:	4618      	mov	r0, r3
 800336e:	3718      	adds	r7, #24
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}
 8003374:	20020000 	.word	0x20020000
 8003378:	00000400 	.word	0x00000400
 800337c:	20000824 	.word	0x20000824
 8003380:	200012e0 	.word	0x200012e0

08003384 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003384:	b480      	push	{r7}
 8003386:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003388:	4b08      	ldr	r3, [pc, #32]	; (80033ac <SystemInit+0x28>)
 800338a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800338e:	4a07      	ldr	r2, [pc, #28]	; (80033ac <SystemInit+0x28>)
 8003390:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003394:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003398:	4b04      	ldr	r3, [pc, #16]	; (80033ac <SystemInit+0x28>)
 800339a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800339e:	609a      	str	r2, [r3, #8]
#endif
}
 80033a0:	bf00      	nop
 80033a2:	46bd      	mov	sp, r7
 80033a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop
 80033ac:	e000ed00 	.word	0xe000ed00

080033b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80033b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80033e8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80033b4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80033b6:	e003      	b.n	80033c0 <LoopCopyDataInit>

080033b8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80033b8:	4b0c      	ldr	r3, [pc, #48]	; (80033ec <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80033ba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80033bc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80033be:	3104      	adds	r1, #4

080033c0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80033c0:	480b      	ldr	r0, [pc, #44]	; (80033f0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80033c2:	4b0c      	ldr	r3, [pc, #48]	; (80033f4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80033c4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80033c6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80033c8:	d3f6      	bcc.n	80033b8 <CopyDataInit>
  ldr  r2, =_sbss
 80033ca:	4a0b      	ldr	r2, [pc, #44]	; (80033f8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80033cc:	e002      	b.n	80033d4 <LoopFillZerobss>

080033ce <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80033ce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80033d0:	f842 3b04 	str.w	r3, [r2], #4

080033d4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80033d4:	4b09      	ldr	r3, [pc, #36]	; (80033fc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80033d6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80033d8:	d3f9      	bcc.n	80033ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80033da:	f7ff ffd3 	bl	8003384 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80033de:	f004 ff07 	bl	80081f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80033e2:	f7fe fef3 	bl	80021cc <main>
  bx  lr    
 80033e6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80033e8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80033ec:	0800c6a8 	.word	0x0800c6a8
  ldr  r0, =_sdata
 80033f0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80033f4:	200001f8 	.word	0x200001f8
  ldr  r2, =_sbss
 80033f8:	200001f8 	.word	0x200001f8
  ldr  r3, = _ebss
 80033fc:	200012dc 	.word	0x200012dc

08003400 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003400:	e7fe      	b.n	8003400 <CAN1_RX0_IRQHandler>
	...

08003404 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003408:	4b0e      	ldr	r3, [pc, #56]	; (8003444 <HAL_Init+0x40>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a0d      	ldr	r2, [pc, #52]	; (8003444 <HAL_Init+0x40>)
 800340e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003412:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003414:	4b0b      	ldr	r3, [pc, #44]	; (8003444 <HAL_Init+0x40>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a0a      	ldr	r2, [pc, #40]	; (8003444 <HAL_Init+0x40>)
 800341a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800341e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003420:	4b08      	ldr	r3, [pc, #32]	; (8003444 <HAL_Init+0x40>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a07      	ldr	r2, [pc, #28]	; (8003444 <HAL_Init+0x40>)
 8003426:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800342a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800342c:	2003      	movs	r0, #3
 800342e:	f000 fe1f 	bl	8004070 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003432:	2000      	movs	r0, #0
 8003434:	f000 f808 	bl	8003448 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003438:	f7ff fba2 	bl	8002b80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800343c:	2300      	movs	r3, #0
}
 800343e:	4618      	mov	r0, r3
 8003440:	bd80      	pop	{r7, pc}
 8003442:	bf00      	nop
 8003444:	40023c00 	.word	0x40023c00

08003448 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b082      	sub	sp, #8
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003450:	4b12      	ldr	r3, [pc, #72]	; (800349c <HAL_InitTick+0x54>)
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	4b12      	ldr	r3, [pc, #72]	; (80034a0 <HAL_InitTick+0x58>)
 8003456:	781b      	ldrb	r3, [r3, #0]
 8003458:	4619      	mov	r1, r3
 800345a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800345e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003462:	fbb2 f3f3 	udiv	r3, r2, r3
 8003466:	4618      	mov	r0, r3
 8003468:	f000 fe37 	bl	80040da <HAL_SYSTICK_Config>
 800346c:	4603      	mov	r3, r0
 800346e:	2b00      	cmp	r3, #0
 8003470:	d001      	beq.n	8003476 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e00e      	b.n	8003494 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2b0f      	cmp	r3, #15
 800347a:	d80a      	bhi.n	8003492 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800347c:	2200      	movs	r2, #0
 800347e:	6879      	ldr	r1, [r7, #4]
 8003480:	f04f 30ff 	mov.w	r0, #4294967295
 8003484:	f000 fdff 	bl	8004086 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003488:	4a06      	ldr	r2, [pc, #24]	; (80034a4 <HAL_InitTick+0x5c>)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800348e:	2300      	movs	r3, #0
 8003490:	e000      	b.n	8003494 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
}
 8003494:	4618      	mov	r0, r3
 8003496:	3708      	adds	r7, #8
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}
 800349c:	2000001c 	.word	0x2000001c
 80034a0:	20000024 	.word	0x20000024
 80034a4:	20000020 	.word	0x20000020

080034a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034a8:	b480      	push	{r7}
 80034aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80034ac:	4b06      	ldr	r3, [pc, #24]	; (80034c8 <HAL_IncTick+0x20>)
 80034ae:	781b      	ldrb	r3, [r3, #0]
 80034b0:	461a      	mov	r2, r3
 80034b2:	4b06      	ldr	r3, [pc, #24]	; (80034cc <HAL_IncTick+0x24>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4413      	add	r3, r2
 80034b8:	4a04      	ldr	r2, [pc, #16]	; (80034cc <HAL_IncTick+0x24>)
 80034ba:	6013      	str	r3, [r2, #0]
}
 80034bc:	bf00      	nop
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	20000024 	.word	0x20000024
 80034cc:	200012d4 	.word	0x200012d4

080034d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034d0:	b480      	push	{r7}
 80034d2:	af00      	add	r7, sp, #0
  return uwTick;
 80034d4:	4b03      	ldr	r3, [pc, #12]	; (80034e4 <HAL_GetTick+0x14>)
 80034d6:	681b      	ldr	r3, [r3, #0]
}
 80034d8:	4618      	mov	r0, r3
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr
 80034e2:	bf00      	nop
 80034e4:	200012d4 	.word	0x200012d4

080034e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b084      	sub	sp, #16
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034f0:	f7ff ffee 	bl	80034d0 <HAL_GetTick>
 80034f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003500:	d005      	beq.n	800350e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003502:	4b09      	ldr	r3, [pc, #36]	; (8003528 <HAL_Delay+0x40>)
 8003504:	781b      	ldrb	r3, [r3, #0]
 8003506:	461a      	mov	r2, r3
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	4413      	add	r3, r2
 800350c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800350e:	bf00      	nop
 8003510:	f7ff ffde 	bl	80034d0 <HAL_GetTick>
 8003514:	4602      	mov	r2, r0
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	68fa      	ldr	r2, [r7, #12]
 800351c:	429a      	cmp	r2, r3
 800351e:	d8f7      	bhi.n	8003510 <HAL_Delay+0x28>
  {
  }
}
 8003520:	bf00      	nop
 8003522:	3710      	adds	r7, #16
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}
 8003528:	20000024 	.word	0x20000024

0800352c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b084      	sub	sp, #16
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003534:	2300      	movs	r3, #0
 8003536:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d101      	bne.n	8003542 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e033      	b.n	80035aa <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003546:	2b00      	cmp	r3, #0
 8003548:	d109      	bne.n	800355e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f7ff fb40 	bl	8002bd0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2200      	movs	r2, #0
 8003554:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2200      	movs	r2, #0
 800355a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003562:	f003 0310 	and.w	r3, r3, #16
 8003566:	2b00      	cmp	r3, #0
 8003568:	d118      	bne.n	800359c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800356e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003572:	f023 0302 	bic.w	r3, r3, #2
 8003576:	f043 0202 	orr.w	r2, r3, #2
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f000 fba0 	bl	8003cc4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358e:	f023 0303 	bic.w	r3, r3, #3
 8003592:	f043 0201 	orr.w	r2, r3, #1
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	641a      	str	r2, [r3, #64]	; 0x40
 800359a:	e001      	b.n	80035a0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80035a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	3710      	adds	r7, #16
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}
	...

080035b4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b085      	sub	sp, #20
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80035bc:	2300      	movs	r3, #0
 80035be:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d101      	bne.n	80035ce <HAL_ADC_Start+0x1a>
 80035ca:	2302      	movs	r3, #2
 80035cc:	e0a5      	b.n	800371a <HAL_ADC_Start+0x166>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2201      	movs	r2, #1
 80035d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	f003 0301 	and.w	r3, r3, #1
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d018      	beq.n	8003616 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	689a      	ldr	r2, [r3, #8]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f042 0201 	orr.w	r2, r2, #1
 80035f2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80035f4:	4b4c      	ldr	r3, [pc, #304]	; (8003728 <HAL_ADC_Start+0x174>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a4c      	ldr	r2, [pc, #304]	; (800372c <HAL_ADC_Start+0x178>)
 80035fa:	fba2 2303 	umull	r2, r3, r2, r3
 80035fe:	0c9a      	lsrs	r2, r3, #18
 8003600:	4613      	mov	r3, r2
 8003602:	005b      	lsls	r3, r3, #1
 8003604:	4413      	add	r3, r2
 8003606:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003608:	e002      	b.n	8003610 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	3b01      	subs	r3, #1
 800360e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d1f9      	bne.n	800360a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	f003 0301 	and.w	r3, r3, #1
 8003620:	2b01      	cmp	r3, #1
 8003622:	d179      	bne.n	8003718 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003628:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800362c:	f023 0301 	bic.w	r3, r3, #1
 8003630:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003642:	2b00      	cmp	r3, #0
 8003644:	d007      	beq.n	8003656 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800364a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800364e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800365a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800365e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003662:	d106      	bne.n	8003672 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003668:	f023 0206 	bic.w	r2, r3, #6
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	645a      	str	r2, [r3, #68]	; 0x44
 8003670:	e002      	b.n	8003678 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2200      	movs	r2, #0
 8003676:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2200      	movs	r2, #0
 800367c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003680:	4b2b      	ldr	r3, [pc, #172]	; (8003730 <HAL_ADC_Start+0x17c>)
 8003682:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800368c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	f003 031f 	and.w	r3, r3, #31
 8003696:	2b00      	cmp	r3, #0
 8003698:	d12a      	bne.n	80036f0 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a25      	ldr	r2, [pc, #148]	; (8003734 <HAL_ADC_Start+0x180>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d015      	beq.n	80036d0 <HAL_ADC_Start+0x11c>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a23      	ldr	r2, [pc, #140]	; (8003738 <HAL_ADC_Start+0x184>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d105      	bne.n	80036ba <HAL_ADC_Start+0x106>
 80036ae:	4b20      	ldr	r3, [pc, #128]	; (8003730 <HAL_ADC_Start+0x17c>)
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	f003 031f 	and.w	r3, r3, #31
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d00a      	beq.n	80036d0 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a1f      	ldr	r2, [pc, #124]	; (800373c <HAL_ADC_Start+0x188>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d129      	bne.n	8003718 <HAL_ADC_Start+0x164>
 80036c4:	4b1a      	ldr	r3, [pc, #104]	; (8003730 <HAL_ADC_Start+0x17c>)
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	f003 031f 	and.w	r3, r3, #31
 80036cc:	2b0f      	cmp	r3, #15
 80036ce:	d823      	bhi.n	8003718 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d11c      	bne.n	8003718 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	689a      	ldr	r2, [r3, #8]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80036ec:	609a      	str	r2, [r3, #8]
 80036ee:	e013      	b.n	8003718 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a0f      	ldr	r2, [pc, #60]	; (8003734 <HAL_ADC_Start+0x180>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d10e      	bne.n	8003718 <HAL_ADC_Start+0x164>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	689b      	ldr	r3, [r3, #8]
 8003700:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003704:	2b00      	cmp	r3, #0
 8003706:	d107      	bne.n	8003718 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	689a      	ldr	r2, [r3, #8]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003716:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8003718:	2300      	movs	r3, #0
}
 800371a:	4618      	mov	r0, r3
 800371c:	3714      	adds	r7, #20
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr
 8003726:	bf00      	nop
 8003728:	2000001c 	.word	0x2000001c
 800372c:	431bde83 	.word	0x431bde83
 8003730:	40012300 	.word	0x40012300
 8003734:	40012000 	.word	0x40012000
 8003738:	40012100 	.word	0x40012100
 800373c:	40012200 	.word	0x40012200

08003740 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003740:	b480      	push	{r7}
 8003742:	b083      	sub	sp, #12
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800374e:	2b01      	cmp	r3, #1
 8003750:	d101      	bne.n	8003756 <HAL_ADC_Stop+0x16>
 8003752:	2302      	movs	r3, #2
 8003754:	e021      	b.n	800379a <HAL_ADC_Stop+0x5a>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2201      	movs	r2, #1
 800375a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	689a      	ldr	r2, [r3, #8]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f022 0201 	bic.w	r2, r2, #1
 800376c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	f003 0301 	and.w	r3, r3, #1
 8003778:	2b00      	cmp	r3, #0
 800377a:	d109      	bne.n	8003790 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003780:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003784:	f023 0301 	bic.w	r3, r3, #1
 8003788:	f043 0201 	orr.w	r2, r3, #1
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2200      	movs	r2, #0
 8003794:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003798:	2300      	movs	r3, #0
}
 800379a:	4618      	mov	r0, r3
 800379c:	370c      	adds	r7, #12
 800379e:	46bd      	mov	sp, r7
 80037a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a4:	4770      	bx	lr

080037a6 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80037a6:	b580      	push	{r7, lr}
 80037a8:	b084      	sub	sp, #16
 80037aa:	af00      	add	r7, sp, #0
 80037ac:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80037ae:	2300      	movs	r3, #0
 80037b0:	60fb      	str	r3, [r7, #12]
 80037b2:	2300      	movs	r3, #0
 80037b4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 0302 	and.w	r3, r3, #2
 80037c0:	2b02      	cmp	r3, #2
 80037c2:	bf0c      	ite	eq
 80037c4:	2301      	moveq	r3, #1
 80037c6:	2300      	movne	r3, #0
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	f003 0320 	and.w	r3, r3, #32
 80037d6:	2b20      	cmp	r3, #32
 80037d8:	bf0c      	ite	eq
 80037da:	2301      	moveq	r3, #1
 80037dc:	2300      	movne	r3, #0
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d049      	beq.n	800387c <HAL_ADC_IRQHandler+0xd6>
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d046      	beq.n	800387c <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f2:	f003 0310 	and.w	r3, r3, #16
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d105      	bne.n	8003806 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037fe:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003810:	2b00      	cmp	r3, #0
 8003812:	d12b      	bne.n	800386c <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003818:	2b00      	cmp	r3, #0
 800381a:	d127      	bne.n	800386c <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003822:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003826:	2b00      	cmp	r3, #0
 8003828:	d006      	beq.n	8003838 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003834:	2b00      	cmp	r3, #0
 8003836:	d119      	bne.n	800386c <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	685a      	ldr	r2, [r3, #4]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f022 0220 	bic.w	r2, r2, #32
 8003846:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800384c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003858:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800385c:	2b00      	cmp	r3, #0
 800385e:	d105      	bne.n	800386c <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003864:	f043 0201 	orr.w	r2, r3, #1
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800386c:	6878      	ldr	r0, [r7, #4]
 800386e:	f000 f8e8 	bl	8003a42 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f06f 0212 	mvn.w	r2, #18
 800387a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0304 	and.w	r3, r3, #4
 8003886:	2b04      	cmp	r3, #4
 8003888:	bf0c      	ite	eq
 800388a:	2301      	moveq	r3, #1
 800388c:	2300      	movne	r3, #0
 800388e:	b2db      	uxtb	r3, r3
 8003890:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800389c:	2b80      	cmp	r3, #128	; 0x80
 800389e:	bf0c      	ite	eq
 80038a0:	2301      	moveq	r3, #1
 80038a2:	2300      	movne	r3, #0
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d057      	beq.n	800395e <HAL_ADC_IRQHandler+0x1b8>
 80038ae:	68bb      	ldr	r3, [r7, #8]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d054      	beq.n	800395e <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b8:	f003 0310 	and.w	r3, r3, #16
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d105      	bne.n	80038cc <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d139      	bne.n	800394e <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038e0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d006      	beq.n	80038f6 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d12b      	bne.n	800394e <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003900:	2b00      	cmp	r3, #0
 8003902:	d124      	bne.n	800394e <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800390e:	2b00      	cmp	r3, #0
 8003910:	d11d      	bne.n	800394e <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003916:	2b00      	cmp	r3, #0
 8003918:	d119      	bne.n	800394e <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	685a      	ldr	r2, [r3, #4]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003928:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800392e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800393a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800393e:	2b00      	cmp	r3, #0
 8003940:	d105      	bne.n	800394e <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003946:	f043 0201 	orr.w	r2, r3, #1
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f000 fab4 	bl	8003ebc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f06f 020c 	mvn.w	r2, #12
 800395c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 0301 	and.w	r3, r3, #1
 8003968:	2b01      	cmp	r3, #1
 800396a:	bf0c      	ite	eq
 800396c:	2301      	moveq	r3, #1
 800396e:	2300      	movne	r3, #0
 8003970:	b2db      	uxtb	r3, r3
 8003972:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800397e:	2b40      	cmp	r3, #64	; 0x40
 8003980:	bf0c      	ite	eq
 8003982:	2301      	moveq	r3, #1
 8003984:	2300      	movne	r3, #0
 8003986:	b2db      	uxtb	r3, r3
 8003988:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d017      	beq.n	80039c0 <HAL_ADC_IRQHandler+0x21a>
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d014      	beq.n	80039c0 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f003 0301 	and.w	r3, r3, #1
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d10d      	bne.n	80039c0 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80039b0:	6878      	ldr	r0, [r7, #4]
 80039b2:	f000 f850 	bl	8003a56 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f06f 0201 	mvn.w	r2, #1
 80039be:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0320 	and.w	r3, r3, #32
 80039ca:	2b20      	cmp	r3, #32
 80039cc:	bf0c      	ite	eq
 80039ce:	2301      	moveq	r3, #1
 80039d0:	2300      	movne	r3, #0
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80039e0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80039e4:	bf0c      	ite	eq
 80039e6:	2301      	moveq	r3, #1
 80039e8:	2300      	movne	r3, #0
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d015      	beq.n	8003a20 <HAL_ADC_IRQHandler+0x27a>
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d012      	beq.n	8003a20 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039fe:	f043 0202 	orr.w	r2, r3, #2
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f06f 0220 	mvn.w	r2, #32
 8003a0e:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	f000 f82a 	bl	8003a6a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f06f 0220 	mvn.w	r2, #32
 8003a1e:	601a      	str	r2, [r3, #0]
  }
}
 8003a20:	bf00      	nop
 8003a22:	3710      	adds	r7, #16
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}

08003a28 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003a28:	b480      	push	{r7}
 8003a2a:	b083      	sub	sp, #12
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	370c      	adds	r7, #12
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr

08003a42 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003a42:	b480      	push	{r7}
 8003a44:	b083      	sub	sp, #12
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003a4a:	bf00      	nop
 8003a4c:	370c      	adds	r7, #12
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr

08003a56 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003a56:	b480      	push	{r7}
 8003a58:	b083      	sub	sp, #12
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003a5e:	bf00      	nop
 8003a60:	370c      	adds	r7, #12
 8003a62:	46bd      	mov	sp, r7
 8003a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a68:	4770      	bx	lr

08003a6a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003a6a:	b480      	push	{r7}
 8003a6c:	b083      	sub	sp, #12
 8003a6e:	af00      	add	r7, sp, #0
 8003a70:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003a72:	bf00      	nop
 8003a74:	370c      	adds	r7, #12
 8003a76:	46bd      	mov	sp, r7
 8003a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7c:	4770      	bx	lr
	...

08003a80 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b085      	sub	sp, #20
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d101      	bne.n	8003a9c <HAL_ADC_ConfigChannel+0x1c>
 8003a98:	2302      	movs	r3, #2
 8003a9a:	e105      	b.n	8003ca8 <HAL_ADC_ConfigChannel+0x228>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	2b09      	cmp	r3, #9
 8003aaa:	d925      	bls.n	8003af8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	68d9      	ldr	r1, [r3, #12]
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	b29b      	uxth	r3, r3
 8003ab8:	461a      	mov	r2, r3
 8003aba:	4613      	mov	r3, r2
 8003abc:	005b      	lsls	r3, r3, #1
 8003abe:	4413      	add	r3, r2
 8003ac0:	3b1e      	subs	r3, #30
 8003ac2:	2207      	movs	r2, #7
 8003ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac8:	43da      	mvns	r2, r3
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	400a      	ands	r2, r1
 8003ad0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	68d9      	ldr	r1, [r3, #12]
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	689a      	ldr	r2, [r3, #8]
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	b29b      	uxth	r3, r3
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	005b      	lsls	r3, r3, #1
 8003ae8:	4403      	add	r3, r0
 8003aea:	3b1e      	subs	r3, #30
 8003aec:	409a      	lsls	r2, r3
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	430a      	orrs	r2, r1
 8003af4:	60da      	str	r2, [r3, #12]
 8003af6:	e022      	b.n	8003b3e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	6919      	ldr	r1, [r3, #16]
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	461a      	mov	r2, r3
 8003b06:	4613      	mov	r3, r2
 8003b08:	005b      	lsls	r3, r3, #1
 8003b0a:	4413      	add	r3, r2
 8003b0c:	2207      	movs	r2, #7
 8003b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b12:	43da      	mvns	r2, r3
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	400a      	ands	r2, r1
 8003b1a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	6919      	ldr	r1, [r3, #16]
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	689a      	ldr	r2, [r3, #8]
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	b29b      	uxth	r3, r3
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	4603      	mov	r3, r0
 8003b30:	005b      	lsls	r3, r3, #1
 8003b32:	4403      	add	r3, r0
 8003b34:	409a      	lsls	r2, r3
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	2b06      	cmp	r3, #6
 8003b44:	d824      	bhi.n	8003b90 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	685a      	ldr	r2, [r3, #4]
 8003b50:	4613      	mov	r3, r2
 8003b52:	009b      	lsls	r3, r3, #2
 8003b54:	4413      	add	r3, r2
 8003b56:	3b05      	subs	r3, #5
 8003b58:	221f      	movs	r2, #31
 8003b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b5e:	43da      	mvns	r2, r3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	400a      	ands	r2, r1
 8003b66:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	b29b      	uxth	r3, r3
 8003b74:	4618      	mov	r0, r3
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	685a      	ldr	r2, [r3, #4]
 8003b7a:	4613      	mov	r3, r2
 8003b7c:	009b      	lsls	r3, r3, #2
 8003b7e:	4413      	add	r3, r2
 8003b80:	3b05      	subs	r3, #5
 8003b82:	fa00 f203 	lsl.w	r2, r0, r3
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	430a      	orrs	r2, r1
 8003b8c:	635a      	str	r2, [r3, #52]	; 0x34
 8003b8e:	e04c      	b.n	8003c2a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	2b0c      	cmp	r3, #12
 8003b96:	d824      	bhi.n	8003be2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	685a      	ldr	r2, [r3, #4]
 8003ba2:	4613      	mov	r3, r2
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	4413      	add	r3, r2
 8003ba8:	3b23      	subs	r3, #35	; 0x23
 8003baa:	221f      	movs	r2, #31
 8003bac:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb0:	43da      	mvns	r2, r3
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	400a      	ands	r2, r1
 8003bb8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	b29b      	uxth	r3, r3
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	685a      	ldr	r2, [r3, #4]
 8003bcc:	4613      	mov	r3, r2
 8003bce:	009b      	lsls	r3, r3, #2
 8003bd0:	4413      	add	r3, r2
 8003bd2:	3b23      	subs	r3, #35	; 0x23
 8003bd4:	fa00 f203 	lsl.w	r2, r0, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	430a      	orrs	r2, r1
 8003bde:	631a      	str	r2, [r3, #48]	; 0x30
 8003be0:	e023      	b.n	8003c2a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	685a      	ldr	r2, [r3, #4]
 8003bec:	4613      	mov	r3, r2
 8003bee:	009b      	lsls	r3, r3, #2
 8003bf0:	4413      	add	r3, r2
 8003bf2:	3b41      	subs	r3, #65	; 0x41
 8003bf4:	221f      	movs	r2, #31
 8003bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bfa:	43da      	mvns	r2, r3
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	400a      	ands	r2, r1
 8003c02:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	4618      	mov	r0, r3
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	685a      	ldr	r2, [r3, #4]
 8003c16:	4613      	mov	r3, r2
 8003c18:	009b      	lsls	r3, r3, #2
 8003c1a:	4413      	add	r3, r2
 8003c1c:	3b41      	subs	r3, #65	; 0x41
 8003c1e:	fa00 f203 	lsl.w	r2, r0, r3
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	430a      	orrs	r2, r1
 8003c28:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003c2a:	4b22      	ldr	r3, [pc, #136]	; (8003cb4 <HAL_ADC_ConfigChannel+0x234>)
 8003c2c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a21      	ldr	r2, [pc, #132]	; (8003cb8 <HAL_ADC_ConfigChannel+0x238>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d109      	bne.n	8003c4c <HAL_ADC_ConfigChannel+0x1cc>
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	2b12      	cmp	r3, #18
 8003c3e:	d105      	bne.n	8003c4c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a19      	ldr	r2, [pc, #100]	; (8003cb8 <HAL_ADC_ConfigChannel+0x238>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d123      	bne.n	8003c9e <HAL_ADC_ConfigChannel+0x21e>
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2b10      	cmp	r3, #16
 8003c5c:	d003      	beq.n	8003c66 <HAL_ADC_ConfigChannel+0x1e6>
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	2b11      	cmp	r3, #17
 8003c64:	d11b      	bne.n	8003c9e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	2b10      	cmp	r3, #16
 8003c78:	d111      	bne.n	8003c9e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003c7a:	4b10      	ldr	r3, [pc, #64]	; (8003cbc <HAL_ADC_ConfigChannel+0x23c>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a10      	ldr	r2, [pc, #64]	; (8003cc0 <HAL_ADC_ConfigChannel+0x240>)
 8003c80:	fba2 2303 	umull	r2, r3, r2, r3
 8003c84:	0c9a      	lsrs	r2, r3, #18
 8003c86:	4613      	mov	r3, r2
 8003c88:	009b      	lsls	r3, r3, #2
 8003c8a:	4413      	add	r3, r2
 8003c8c:	005b      	lsls	r3, r3, #1
 8003c8e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003c90:	e002      	b.n	8003c98 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	3b01      	subs	r3, #1
 8003c96:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d1f9      	bne.n	8003c92 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003ca6:	2300      	movs	r3, #0
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3714      	adds	r7, #20
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr
 8003cb4:	40012300 	.word	0x40012300
 8003cb8:	40012000 	.word	0x40012000
 8003cbc:	2000001c 	.word	0x2000001c
 8003cc0:	431bde83 	.word	0x431bde83

08003cc4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b085      	sub	sp, #20
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003ccc:	4b79      	ldr	r3, [pc, #484]	; (8003eb4 <ADC_Init+0x1f0>)
 8003cce:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	685a      	ldr	r2, [r3, #4]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	431a      	orrs	r2, r3
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	685a      	ldr	r2, [r3, #4]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003cf8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	6859      	ldr	r1, [r3, #4]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	691b      	ldr	r3, [r3, #16]
 8003d04:	021a      	lsls	r2, r3, #8
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	430a      	orrs	r2, r1
 8003d0c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	685a      	ldr	r2, [r3, #4]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003d1c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	6859      	ldr	r1, [r3, #4]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	689a      	ldr	r2, [r3, #8]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	430a      	orrs	r2, r1
 8003d2e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	689a      	ldr	r2, [r3, #8]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d3e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	6899      	ldr	r1, [r3, #8]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	68da      	ldr	r2, [r3, #12]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	430a      	orrs	r2, r1
 8003d50:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d56:	4a58      	ldr	r2, [pc, #352]	; (8003eb8 <ADC_Init+0x1f4>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d022      	beq.n	8003da2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	689a      	ldr	r2, [r3, #8]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003d6a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	6899      	ldr	r1, [r3, #8]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	689a      	ldr	r2, [r3, #8]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003d8c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	6899      	ldr	r1, [r3, #8]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	430a      	orrs	r2, r1
 8003d9e:	609a      	str	r2, [r3, #8]
 8003da0:	e00f      	b.n	8003dc2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	689a      	ldr	r2, [r3, #8]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003db0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	689a      	ldr	r2, [r3, #8]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003dc0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	689a      	ldr	r2, [r3, #8]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f022 0202 	bic.w	r2, r2, #2
 8003dd0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	6899      	ldr	r1, [r3, #8]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	7e1b      	ldrb	r3, [r3, #24]
 8003ddc:	005a      	lsls	r2, r3, #1
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	430a      	orrs	r2, r1
 8003de4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d01b      	beq.n	8003e28 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	685a      	ldr	r2, [r3, #4]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003dfe:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	685a      	ldr	r2, [r3, #4]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003e0e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	6859      	ldr	r1, [r3, #4]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e1a:	3b01      	subs	r3, #1
 8003e1c:	035a      	lsls	r2, r3, #13
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	430a      	orrs	r2, r1
 8003e24:	605a      	str	r2, [r3, #4]
 8003e26:	e007      	b.n	8003e38 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	685a      	ldr	r2, [r3, #4]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e36:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003e46:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	69db      	ldr	r3, [r3, #28]
 8003e52:	3b01      	subs	r3, #1
 8003e54:	051a      	lsls	r2, r3, #20
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	430a      	orrs	r2, r1
 8003e5c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	689a      	ldr	r2, [r3, #8]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003e6c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	6899      	ldr	r1, [r3, #8]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003e7a:	025a      	lsls	r2, r3, #9
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	430a      	orrs	r2, r1
 8003e82:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	689a      	ldr	r2, [r3, #8]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e92:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	6899      	ldr	r1, [r3, #8]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	695b      	ldr	r3, [r3, #20]
 8003e9e:	029a      	lsls	r2, r3, #10
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	430a      	orrs	r2, r1
 8003ea6:	609a      	str	r2, [r3, #8]
}
 8003ea8:	bf00      	nop
 8003eaa:	3714      	adds	r7, #20
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr
 8003eb4:	40012300 	.word	0x40012300
 8003eb8:	0f000001 	.word	0x0f000001

08003ebc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003ec4:	bf00      	nop
 8003ec6:	370c      	adds	r7, #12
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr

08003ed0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b085      	sub	sp, #20
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	f003 0307 	and.w	r3, r3, #7
 8003ede:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ee0:	4b0c      	ldr	r3, [pc, #48]	; (8003f14 <__NVIC_SetPriorityGrouping+0x44>)
 8003ee2:	68db      	ldr	r3, [r3, #12]
 8003ee4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ee6:	68ba      	ldr	r2, [r7, #8]
 8003ee8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003eec:	4013      	ands	r3, r2
 8003eee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ef8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003efc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f02:	4a04      	ldr	r2, [pc, #16]	; (8003f14 <__NVIC_SetPriorityGrouping+0x44>)
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	60d3      	str	r3, [r2, #12]
}
 8003f08:	bf00      	nop
 8003f0a:	3714      	adds	r7, #20
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr
 8003f14:	e000ed00 	.word	0xe000ed00

08003f18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f1c:	4b04      	ldr	r3, [pc, #16]	; (8003f30 <__NVIC_GetPriorityGrouping+0x18>)
 8003f1e:	68db      	ldr	r3, [r3, #12]
 8003f20:	0a1b      	lsrs	r3, r3, #8
 8003f22:	f003 0307 	and.w	r3, r3, #7
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2e:	4770      	bx	lr
 8003f30:	e000ed00 	.word	0xe000ed00

08003f34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f34:	b480      	push	{r7}
 8003f36:	b083      	sub	sp, #12
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	db0b      	blt.n	8003f5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f46:	79fb      	ldrb	r3, [r7, #7]
 8003f48:	f003 021f 	and.w	r2, r3, #31
 8003f4c:	4907      	ldr	r1, [pc, #28]	; (8003f6c <__NVIC_EnableIRQ+0x38>)
 8003f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f52:	095b      	lsrs	r3, r3, #5
 8003f54:	2001      	movs	r0, #1
 8003f56:	fa00 f202 	lsl.w	r2, r0, r2
 8003f5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003f5e:	bf00      	nop
 8003f60:	370c      	adds	r7, #12
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr
 8003f6a:	bf00      	nop
 8003f6c:	e000e100 	.word	0xe000e100

08003f70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	4603      	mov	r3, r0
 8003f78:	6039      	str	r1, [r7, #0]
 8003f7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	db0a      	blt.n	8003f9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	b2da      	uxtb	r2, r3
 8003f88:	490c      	ldr	r1, [pc, #48]	; (8003fbc <__NVIC_SetPriority+0x4c>)
 8003f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f8e:	0112      	lsls	r2, r2, #4
 8003f90:	b2d2      	uxtb	r2, r2
 8003f92:	440b      	add	r3, r1
 8003f94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f98:	e00a      	b.n	8003fb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	b2da      	uxtb	r2, r3
 8003f9e:	4908      	ldr	r1, [pc, #32]	; (8003fc0 <__NVIC_SetPriority+0x50>)
 8003fa0:	79fb      	ldrb	r3, [r7, #7]
 8003fa2:	f003 030f 	and.w	r3, r3, #15
 8003fa6:	3b04      	subs	r3, #4
 8003fa8:	0112      	lsls	r2, r2, #4
 8003faa:	b2d2      	uxtb	r2, r2
 8003fac:	440b      	add	r3, r1
 8003fae:	761a      	strb	r2, [r3, #24]
}
 8003fb0:	bf00      	nop
 8003fb2:	370c      	adds	r7, #12
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr
 8003fbc:	e000e100 	.word	0xe000e100
 8003fc0:	e000ed00 	.word	0xe000ed00

08003fc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b089      	sub	sp, #36	; 0x24
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	60f8      	str	r0, [r7, #12]
 8003fcc:	60b9      	str	r1, [r7, #8]
 8003fce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f003 0307 	and.w	r3, r3, #7
 8003fd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	f1c3 0307 	rsb	r3, r3, #7
 8003fde:	2b04      	cmp	r3, #4
 8003fe0:	bf28      	it	cs
 8003fe2:	2304      	movcs	r3, #4
 8003fe4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003fe6:	69fb      	ldr	r3, [r7, #28]
 8003fe8:	3304      	adds	r3, #4
 8003fea:	2b06      	cmp	r3, #6
 8003fec:	d902      	bls.n	8003ff4 <NVIC_EncodePriority+0x30>
 8003fee:	69fb      	ldr	r3, [r7, #28]
 8003ff0:	3b03      	subs	r3, #3
 8003ff2:	e000      	b.n	8003ff6 <NVIC_EncodePriority+0x32>
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ff8:	f04f 32ff 	mov.w	r2, #4294967295
 8003ffc:	69bb      	ldr	r3, [r7, #24]
 8003ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8004002:	43da      	mvns	r2, r3
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	401a      	ands	r2, r3
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800400c:	f04f 31ff 	mov.w	r1, #4294967295
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	fa01 f303 	lsl.w	r3, r1, r3
 8004016:	43d9      	mvns	r1, r3
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800401c:	4313      	orrs	r3, r2
         );
}
 800401e:	4618      	mov	r0, r3
 8004020:	3724      	adds	r7, #36	; 0x24
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr
	...

0800402c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b082      	sub	sp, #8
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	3b01      	subs	r3, #1
 8004038:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800403c:	d301      	bcc.n	8004042 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800403e:	2301      	movs	r3, #1
 8004040:	e00f      	b.n	8004062 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004042:	4a0a      	ldr	r2, [pc, #40]	; (800406c <SysTick_Config+0x40>)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	3b01      	subs	r3, #1
 8004048:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800404a:	210f      	movs	r1, #15
 800404c:	f04f 30ff 	mov.w	r0, #4294967295
 8004050:	f7ff ff8e 	bl	8003f70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004054:	4b05      	ldr	r3, [pc, #20]	; (800406c <SysTick_Config+0x40>)
 8004056:	2200      	movs	r2, #0
 8004058:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800405a:	4b04      	ldr	r3, [pc, #16]	; (800406c <SysTick_Config+0x40>)
 800405c:	2207      	movs	r2, #7
 800405e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004060:	2300      	movs	r3, #0
}
 8004062:	4618      	mov	r0, r3
 8004064:	3708      	adds	r7, #8
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	e000e010 	.word	0xe000e010

08004070 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b082      	sub	sp, #8
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	f7ff ff29 	bl	8003ed0 <__NVIC_SetPriorityGrouping>
}
 800407e:	bf00      	nop
 8004080:	3708      	adds	r7, #8
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}

08004086 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004086:	b580      	push	{r7, lr}
 8004088:	b086      	sub	sp, #24
 800408a:	af00      	add	r7, sp, #0
 800408c:	4603      	mov	r3, r0
 800408e:	60b9      	str	r1, [r7, #8]
 8004090:	607a      	str	r2, [r7, #4]
 8004092:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004094:	2300      	movs	r3, #0
 8004096:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004098:	f7ff ff3e 	bl	8003f18 <__NVIC_GetPriorityGrouping>
 800409c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	68b9      	ldr	r1, [r7, #8]
 80040a2:	6978      	ldr	r0, [r7, #20]
 80040a4:	f7ff ff8e 	bl	8003fc4 <NVIC_EncodePriority>
 80040a8:	4602      	mov	r2, r0
 80040aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040ae:	4611      	mov	r1, r2
 80040b0:	4618      	mov	r0, r3
 80040b2:	f7ff ff5d 	bl	8003f70 <__NVIC_SetPriority>
}
 80040b6:	bf00      	nop
 80040b8:	3718      	adds	r7, #24
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}

080040be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040be:	b580      	push	{r7, lr}
 80040c0:	b082      	sub	sp, #8
 80040c2:	af00      	add	r7, sp, #0
 80040c4:	4603      	mov	r3, r0
 80040c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040cc:	4618      	mov	r0, r3
 80040ce:	f7ff ff31 	bl	8003f34 <__NVIC_EnableIRQ>
}
 80040d2:	bf00      	nop
 80040d4:	3708      	adds	r7, #8
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}

080040da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80040da:	b580      	push	{r7, lr}
 80040dc:	b082      	sub	sp, #8
 80040de:	af00      	add	r7, sp, #0
 80040e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f7ff ffa2 	bl	800402c <SysTick_Config>
 80040e8:	4603      	mov	r3, r0
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3708      	adds	r7, #8
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}
	...

080040f4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b086      	sub	sp, #24
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80040fc:	2300      	movs	r3, #0
 80040fe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004100:	f7ff f9e6 	bl	80034d0 <HAL_GetTick>
 8004104:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d101      	bne.n	8004110 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	e099      	b.n	8004244 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2202      	movs	r2, #2
 800411c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f022 0201 	bic.w	r2, r2, #1
 800412e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004130:	e00f      	b.n	8004152 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004132:	f7ff f9cd 	bl	80034d0 <HAL_GetTick>
 8004136:	4602      	mov	r2, r0
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	1ad3      	subs	r3, r2, r3
 800413c:	2b05      	cmp	r3, #5
 800413e:	d908      	bls.n	8004152 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2220      	movs	r2, #32
 8004144:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2203      	movs	r2, #3
 800414a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800414e:	2303      	movs	r3, #3
 8004150:	e078      	b.n	8004244 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f003 0301 	and.w	r3, r3, #1
 800415c:	2b00      	cmp	r3, #0
 800415e:	d1e8      	bne.n	8004132 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004168:	697a      	ldr	r2, [r7, #20]
 800416a:	4b38      	ldr	r3, [pc, #224]	; (800424c <HAL_DMA_Init+0x158>)
 800416c:	4013      	ands	r3, r2
 800416e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	685a      	ldr	r2, [r3, #4]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800417e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	691b      	ldr	r3, [r3, #16]
 8004184:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800418a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	699b      	ldr	r3, [r3, #24]
 8004190:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004196:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6a1b      	ldr	r3, [r3, #32]
 800419c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800419e:	697a      	ldr	r2, [r7, #20]
 80041a0:	4313      	orrs	r3, r2
 80041a2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a8:	2b04      	cmp	r3, #4
 80041aa:	d107      	bne.n	80041bc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041b4:	4313      	orrs	r3, r2
 80041b6:	697a      	ldr	r2, [r7, #20]
 80041b8:	4313      	orrs	r3, r2
 80041ba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	697a      	ldr	r2, [r7, #20]
 80041c2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	695b      	ldr	r3, [r3, #20]
 80041ca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	f023 0307 	bic.w	r3, r3, #7
 80041d2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d8:	697a      	ldr	r2, [r7, #20]
 80041da:	4313      	orrs	r3, r2
 80041dc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041e2:	2b04      	cmp	r3, #4
 80041e4:	d117      	bne.n	8004216 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ea:	697a      	ldr	r2, [r7, #20]
 80041ec:	4313      	orrs	r3, r2
 80041ee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d00e      	beq.n	8004216 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f000 fa91 	bl	8004720 <DMA_CheckFifoParam>
 80041fe:	4603      	mov	r3, r0
 8004200:	2b00      	cmp	r3, #0
 8004202:	d008      	beq.n	8004216 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2240      	movs	r2, #64	; 0x40
 8004208:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2201      	movs	r2, #1
 800420e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004212:	2301      	movs	r3, #1
 8004214:	e016      	b.n	8004244 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	697a      	ldr	r2, [r7, #20]
 800421c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f000 fa48 	bl	80046b4 <DMA_CalcBaseAndBitshift>
 8004224:	4603      	mov	r3, r0
 8004226:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800422c:	223f      	movs	r2, #63	; 0x3f
 800422e:	409a      	lsls	r2, r3
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2200      	movs	r2, #0
 8004238:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2201      	movs	r2, #1
 800423e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004242:	2300      	movs	r3, #0
}
 8004244:	4618      	mov	r0, r3
 8004246:	3718      	adds	r7, #24
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}
 800424c:	f010803f 	.word	0xf010803f

08004250 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b086      	sub	sp, #24
 8004254:	af00      	add	r7, sp, #0
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	60b9      	str	r1, [r7, #8]
 800425a:	607a      	str	r2, [r7, #4]
 800425c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800425e:	2300      	movs	r3, #0
 8004260:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004266:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800426e:	2b01      	cmp	r3, #1
 8004270:	d101      	bne.n	8004276 <HAL_DMA_Start_IT+0x26>
 8004272:	2302      	movs	r3, #2
 8004274:	e040      	b.n	80042f8 <HAL_DMA_Start_IT+0xa8>
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2201      	movs	r2, #1
 800427a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004284:	b2db      	uxtb	r3, r3
 8004286:	2b01      	cmp	r3, #1
 8004288:	d12f      	bne.n	80042ea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2202      	movs	r2, #2
 800428e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2200      	movs	r2, #0
 8004296:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	68b9      	ldr	r1, [r7, #8]
 800429e:	68f8      	ldr	r0, [r7, #12]
 80042a0:	f000 f9da 	bl	8004658 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042a8:	223f      	movs	r2, #63	; 0x3f
 80042aa:	409a      	lsls	r2, r3
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f042 0216 	orr.w	r2, r2, #22
 80042be:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d007      	beq.n	80042d8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f042 0208 	orr.w	r2, r2, #8
 80042d6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f042 0201 	orr.w	r2, r2, #1
 80042e6:	601a      	str	r2, [r3, #0]
 80042e8:	e005      	b.n	80042f6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2200      	movs	r2, #0
 80042ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80042f2:	2302      	movs	r3, #2
 80042f4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80042f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3718      	adds	r7, #24
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}

08004300 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004300:	b480      	push	{r7}
 8004302:	b083      	sub	sp, #12
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800430e:	b2db      	uxtb	r3, r3
 8004310:	2b02      	cmp	r3, #2
 8004312:	d004      	beq.n	800431e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2280      	movs	r2, #128	; 0x80
 8004318:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e00c      	b.n	8004338 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2205      	movs	r2, #5
 8004322:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f022 0201 	bic.w	r2, r2, #1
 8004334:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004336:	2300      	movs	r3, #0
}
 8004338:	4618      	mov	r0, r3
 800433a:	370c      	adds	r7, #12
 800433c:	46bd      	mov	sp, r7
 800433e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004342:	4770      	bx	lr

08004344 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b086      	sub	sp, #24
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800434c:	2300      	movs	r3, #0
 800434e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004350:	4b92      	ldr	r3, [pc, #584]	; (800459c <HAL_DMA_IRQHandler+0x258>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a92      	ldr	r2, [pc, #584]	; (80045a0 <HAL_DMA_IRQHandler+0x25c>)
 8004356:	fba2 2303 	umull	r2, r3, r2, r3
 800435a:	0a9b      	lsrs	r3, r3, #10
 800435c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004362:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800436e:	2208      	movs	r2, #8
 8004370:	409a      	lsls	r2, r3
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	4013      	ands	r3, r2
 8004376:	2b00      	cmp	r3, #0
 8004378:	d01a      	beq.n	80043b0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 0304 	and.w	r3, r3, #4
 8004384:	2b00      	cmp	r3, #0
 8004386:	d013      	beq.n	80043b0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f022 0204 	bic.w	r2, r2, #4
 8004396:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800439c:	2208      	movs	r2, #8
 800439e:	409a      	lsls	r2, r3
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043a8:	f043 0201 	orr.w	r2, r3, #1
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043b4:	2201      	movs	r2, #1
 80043b6:	409a      	lsls	r2, r3
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	4013      	ands	r3, r2
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d012      	beq.n	80043e6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	695b      	ldr	r3, [r3, #20]
 80043c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d00b      	beq.n	80043e6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043d2:	2201      	movs	r2, #1
 80043d4:	409a      	lsls	r2, r3
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043de:	f043 0202 	orr.w	r2, r3, #2
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043ea:	2204      	movs	r2, #4
 80043ec:	409a      	lsls	r2, r3
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	4013      	ands	r3, r2
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d012      	beq.n	800441c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f003 0302 	and.w	r3, r3, #2
 8004400:	2b00      	cmp	r3, #0
 8004402:	d00b      	beq.n	800441c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004408:	2204      	movs	r2, #4
 800440a:	409a      	lsls	r2, r3
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004414:	f043 0204 	orr.w	r2, r3, #4
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004420:	2210      	movs	r2, #16
 8004422:	409a      	lsls	r2, r3
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	4013      	ands	r3, r2
 8004428:	2b00      	cmp	r3, #0
 800442a:	d043      	beq.n	80044b4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0308 	and.w	r3, r3, #8
 8004436:	2b00      	cmp	r3, #0
 8004438:	d03c      	beq.n	80044b4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800443e:	2210      	movs	r2, #16
 8004440:	409a      	lsls	r2, r3
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004450:	2b00      	cmp	r3, #0
 8004452:	d018      	beq.n	8004486 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800445e:	2b00      	cmp	r3, #0
 8004460:	d108      	bne.n	8004474 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004466:	2b00      	cmp	r3, #0
 8004468:	d024      	beq.n	80044b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800446e:	6878      	ldr	r0, [r7, #4]
 8004470:	4798      	blx	r3
 8004472:	e01f      	b.n	80044b4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004478:	2b00      	cmp	r3, #0
 800447a:	d01b      	beq.n	80044b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004480:	6878      	ldr	r0, [r7, #4]
 8004482:	4798      	blx	r3
 8004484:	e016      	b.n	80044b4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004490:	2b00      	cmp	r3, #0
 8004492:	d107      	bne.n	80044a4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f022 0208 	bic.w	r2, r2, #8
 80044a2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d003      	beq.n	80044b4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044b8:	2220      	movs	r2, #32
 80044ba:	409a      	lsls	r2, r3
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	4013      	ands	r3, r2
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	f000 808e 	beq.w	80045e2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f003 0310 	and.w	r3, r3, #16
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	f000 8086 	beq.w	80045e2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044da:	2220      	movs	r2, #32
 80044dc:	409a      	lsls	r2, r3
 80044de:	693b      	ldr	r3, [r7, #16]
 80044e0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	2b05      	cmp	r3, #5
 80044ec:	d136      	bne.n	800455c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f022 0216 	bic.w	r2, r2, #22
 80044fc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	695a      	ldr	r2, [r3, #20]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800450c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004512:	2b00      	cmp	r3, #0
 8004514:	d103      	bne.n	800451e <HAL_DMA_IRQHandler+0x1da>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800451a:	2b00      	cmp	r3, #0
 800451c:	d007      	beq.n	800452e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f022 0208 	bic.w	r2, r2, #8
 800452c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004532:	223f      	movs	r2, #63	; 0x3f
 8004534:	409a      	lsls	r2, r3
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2201      	movs	r2, #1
 8004546:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800454e:	2b00      	cmp	r3, #0
 8004550:	d07d      	beq.n	800464e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	4798      	blx	r3
        }
        return;
 800455a:	e078      	b.n	800464e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004566:	2b00      	cmp	r3, #0
 8004568:	d01c      	beq.n	80045a4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004574:	2b00      	cmp	r3, #0
 8004576:	d108      	bne.n	800458a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800457c:	2b00      	cmp	r3, #0
 800457e:	d030      	beq.n	80045e2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004584:	6878      	ldr	r0, [r7, #4]
 8004586:	4798      	blx	r3
 8004588:	e02b      	b.n	80045e2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800458e:	2b00      	cmp	r3, #0
 8004590:	d027      	beq.n	80045e2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	4798      	blx	r3
 800459a:	e022      	b.n	80045e2 <HAL_DMA_IRQHandler+0x29e>
 800459c:	2000001c 	.word	0x2000001c
 80045a0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d10f      	bne.n	80045d2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f022 0210 	bic.w	r2, r2, #16
 80045c0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2201      	movs	r2, #1
 80045ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d003      	beq.n	80045e2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d032      	beq.n	8004650 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045ee:	f003 0301 	and.w	r3, r3, #1
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d022      	beq.n	800463c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2205      	movs	r2, #5
 80045fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f022 0201 	bic.w	r2, r2, #1
 800460c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	3301      	adds	r3, #1
 8004612:	60bb      	str	r3, [r7, #8]
 8004614:	697a      	ldr	r2, [r7, #20]
 8004616:	429a      	cmp	r2, r3
 8004618:	d307      	bcc.n	800462a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 0301 	and.w	r3, r3, #1
 8004624:	2b00      	cmp	r3, #0
 8004626:	d1f2      	bne.n	800460e <HAL_DMA_IRQHandler+0x2ca>
 8004628:	e000      	b.n	800462c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800462a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2201      	movs	r2, #1
 8004638:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004640:	2b00      	cmp	r3, #0
 8004642:	d005      	beq.n	8004650 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	4798      	blx	r3
 800464c:	e000      	b.n	8004650 <HAL_DMA_IRQHandler+0x30c>
        return;
 800464e:	bf00      	nop
    }
  }
}
 8004650:	3718      	adds	r7, #24
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}
 8004656:	bf00      	nop

08004658 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004658:	b480      	push	{r7}
 800465a:	b085      	sub	sp, #20
 800465c:	af00      	add	r7, sp, #0
 800465e:	60f8      	str	r0, [r7, #12]
 8004660:	60b9      	str	r1, [r7, #8]
 8004662:	607a      	str	r2, [r7, #4]
 8004664:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004674:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	683a      	ldr	r2, [r7, #0]
 800467c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	2b40      	cmp	r3, #64	; 0x40
 8004684:	d108      	bne.n	8004698 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	68ba      	ldr	r2, [r7, #8]
 8004694:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004696:	e007      	b.n	80046a8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	68ba      	ldr	r2, [r7, #8]
 800469e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	60da      	str	r2, [r3, #12]
}
 80046a8:	bf00      	nop
 80046aa:	3714      	adds	r7, #20
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr

080046b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b085      	sub	sp, #20
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	3b10      	subs	r3, #16
 80046c4:	4a14      	ldr	r2, [pc, #80]	; (8004718 <DMA_CalcBaseAndBitshift+0x64>)
 80046c6:	fba2 2303 	umull	r2, r3, r2, r3
 80046ca:	091b      	lsrs	r3, r3, #4
 80046cc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80046ce:	4a13      	ldr	r2, [pc, #76]	; (800471c <DMA_CalcBaseAndBitshift+0x68>)
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	4413      	add	r3, r2
 80046d4:	781b      	ldrb	r3, [r3, #0]
 80046d6:	461a      	mov	r2, r3
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2b03      	cmp	r3, #3
 80046e0:	d909      	bls.n	80046f6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80046ea:	f023 0303 	bic.w	r3, r3, #3
 80046ee:	1d1a      	adds	r2, r3, #4
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	659a      	str	r2, [r3, #88]	; 0x58
 80046f4:	e007      	b.n	8004706 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80046fe:	f023 0303 	bic.w	r3, r3, #3
 8004702:	687a      	ldr	r2, [r7, #4]
 8004704:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800470a:	4618      	mov	r0, r3
 800470c:	3714      	adds	r7, #20
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr
 8004716:	bf00      	nop
 8004718:	aaaaaaab 	.word	0xaaaaaaab
 800471c:	0800c398 	.word	0x0800c398

08004720 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004720:	b480      	push	{r7}
 8004722:	b085      	sub	sp, #20
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004728:	2300      	movs	r3, #0
 800472a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004730:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	699b      	ldr	r3, [r3, #24]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d11f      	bne.n	800477a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	2b03      	cmp	r3, #3
 800473e:	d855      	bhi.n	80047ec <DMA_CheckFifoParam+0xcc>
 8004740:	a201      	add	r2, pc, #4	; (adr r2, 8004748 <DMA_CheckFifoParam+0x28>)
 8004742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004746:	bf00      	nop
 8004748:	08004759 	.word	0x08004759
 800474c:	0800476b 	.word	0x0800476b
 8004750:	08004759 	.word	0x08004759
 8004754:	080047ed 	.word	0x080047ed
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800475c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004760:	2b00      	cmp	r3, #0
 8004762:	d045      	beq.n	80047f0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004768:	e042      	b.n	80047f0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800476e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004772:	d13f      	bne.n	80047f4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8004774:	2301      	movs	r3, #1
 8004776:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004778:	e03c      	b.n	80047f4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	699b      	ldr	r3, [r3, #24]
 800477e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004782:	d121      	bne.n	80047c8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	2b03      	cmp	r3, #3
 8004788:	d836      	bhi.n	80047f8 <DMA_CheckFifoParam+0xd8>
 800478a:	a201      	add	r2, pc, #4	; (adr r2, 8004790 <DMA_CheckFifoParam+0x70>)
 800478c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004790:	080047a1 	.word	0x080047a1
 8004794:	080047a7 	.word	0x080047a7
 8004798:	080047a1 	.word	0x080047a1
 800479c:	080047b9 	.word	0x080047b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	73fb      	strb	r3, [r7, #15]
      break;
 80047a4:	e02f      	b.n	8004806 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d024      	beq.n	80047fc <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047b6:	e021      	b.n	80047fc <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047bc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80047c0:	d11e      	bne.n	8004800 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80047c6:	e01b      	b.n	8004800 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	2b02      	cmp	r3, #2
 80047cc:	d902      	bls.n	80047d4 <DMA_CheckFifoParam+0xb4>
 80047ce:	2b03      	cmp	r3, #3
 80047d0:	d003      	beq.n	80047da <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80047d2:	e018      	b.n	8004806 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	73fb      	strb	r3, [r7, #15]
      break;
 80047d8:	e015      	b.n	8004806 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d00e      	beq.n	8004804 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	73fb      	strb	r3, [r7, #15]
      break;
 80047ea:	e00b      	b.n	8004804 <DMA_CheckFifoParam+0xe4>
      break;
 80047ec:	bf00      	nop
 80047ee:	e00a      	b.n	8004806 <DMA_CheckFifoParam+0xe6>
      break;
 80047f0:	bf00      	nop
 80047f2:	e008      	b.n	8004806 <DMA_CheckFifoParam+0xe6>
      break;
 80047f4:	bf00      	nop
 80047f6:	e006      	b.n	8004806 <DMA_CheckFifoParam+0xe6>
      break;
 80047f8:	bf00      	nop
 80047fa:	e004      	b.n	8004806 <DMA_CheckFifoParam+0xe6>
      break;
 80047fc:	bf00      	nop
 80047fe:	e002      	b.n	8004806 <DMA_CheckFifoParam+0xe6>
      break;   
 8004800:	bf00      	nop
 8004802:	e000      	b.n	8004806 <DMA_CheckFifoParam+0xe6>
      break;
 8004804:	bf00      	nop
    }
  } 
  
  return status; 
 8004806:	7bfb      	ldrb	r3, [r7, #15]
}
 8004808:	4618      	mov	r0, r3
 800480a:	3714      	adds	r7, #20
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr

08004814 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004814:	b480      	push	{r7}
 8004816:	b089      	sub	sp, #36	; 0x24
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
 800481c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800481e:	2300      	movs	r3, #0
 8004820:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004822:	2300      	movs	r3, #0
 8004824:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004826:	2300      	movs	r3, #0
 8004828:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800482a:	2300      	movs	r3, #0
 800482c:	61fb      	str	r3, [r7, #28]
 800482e:	e16b      	b.n	8004b08 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004830:	2201      	movs	r2, #1
 8004832:	69fb      	ldr	r3, [r7, #28]
 8004834:	fa02 f303 	lsl.w	r3, r2, r3
 8004838:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	697a      	ldr	r2, [r7, #20]
 8004840:	4013      	ands	r3, r2
 8004842:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004844:	693a      	ldr	r2, [r7, #16]
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	429a      	cmp	r2, r3
 800484a:	f040 815a 	bne.w	8004b02 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	2b01      	cmp	r3, #1
 8004854:	d00b      	beq.n	800486e <HAL_GPIO_Init+0x5a>
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	2b02      	cmp	r3, #2
 800485c:	d007      	beq.n	800486e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004862:	2b11      	cmp	r3, #17
 8004864:	d003      	beq.n	800486e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	2b12      	cmp	r3, #18
 800486c:	d130      	bne.n	80048d0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004874:	69fb      	ldr	r3, [r7, #28]
 8004876:	005b      	lsls	r3, r3, #1
 8004878:	2203      	movs	r2, #3
 800487a:	fa02 f303 	lsl.w	r3, r2, r3
 800487e:	43db      	mvns	r3, r3
 8004880:	69ba      	ldr	r2, [r7, #24]
 8004882:	4013      	ands	r3, r2
 8004884:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	68da      	ldr	r2, [r3, #12]
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	005b      	lsls	r3, r3, #1
 800488e:	fa02 f303 	lsl.w	r3, r2, r3
 8004892:	69ba      	ldr	r2, [r7, #24]
 8004894:	4313      	orrs	r3, r2
 8004896:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	69ba      	ldr	r2, [r7, #24]
 800489c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80048a4:	2201      	movs	r2, #1
 80048a6:	69fb      	ldr	r3, [r7, #28]
 80048a8:	fa02 f303 	lsl.w	r3, r2, r3
 80048ac:	43db      	mvns	r3, r3
 80048ae:	69ba      	ldr	r2, [r7, #24]
 80048b0:	4013      	ands	r3, r2
 80048b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	091b      	lsrs	r3, r3, #4
 80048ba:	f003 0201 	and.w	r2, r3, #1
 80048be:	69fb      	ldr	r3, [r7, #28]
 80048c0:	fa02 f303 	lsl.w	r3, r2, r3
 80048c4:	69ba      	ldr	r2, [r7, #24]
 80048c6:	4313      	orrs	r3, r2
 80048c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	69ba      	ldr	r2, [r7, #24]
 80048ce:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	68db      	ldr	r3, [r3, #12]
 80048d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80048d6:	69fb      	ldr	r3, [r7, #28]
 80048d8:	005b      	lsls	r3, r3, #1
 80048da:	2203      	movs	r2, #3
 80048dc:	fa02 f303 	lsl.w	r3, r2, r3
 80048e0:	43db      	mvns	r3, r3
 80048e2:	69ba      	ldr	r2, [r7, #24]
 80048e4:	4013      	ands	r3, r2
 80048e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	689a      	ldr	r2, [r3, #8]
 80048ec:	69fb      	ldr	r3, [r7, #28]
 80048ee:	005b      	lsls	r3, r3, #1
 80048f0:	fa02 f303 	lsl.w	r3, r2, r3
 80048f4:	69ba      	ldr	r2, [r7, #24]
 80048f6:	4313      	orrs	r3, r2
 80048f8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	69ba      	ldr	r2, [r7, #24]
 80048fe:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	2b02      	cmp	r3, #2
 8004906:	d003      	beq.n	8004910 <HAL_GPIO_Init+0xfc>
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	2b12      	cmp	r3, #18
 800490e:	d123      	bne.n	8004958 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004910:	69fb      	ldr	r3, [r7, #28]
 8004912:	08da      	lsrs	r2, r3, #3
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	3208      	adds	r2, #8
 8004918:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800491c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800491e:	69fb      	ldr	r3, [r7, #28]
 8004920:	f003 0307 	and.w	r3, r3, #7
 8004924:	009b      	lsls	r3, r3, #2
 8004926:	220f      	movs	r2, #15
 8004928:	fa02 f303 	lsl.w	r3, r2, r3
 800492c:	43db      	mvns	r3, r3
 800492e:	69ba      	ldr	r2, [r7, #24]
 8004930:	4013      	ands	r3, r2
 8004932:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	691a      	ldr	r2, [r3, #16]
 8004938:	69fb      	ldr	r3, [r7, #28]
 800493a:	f003 0307 	and.w	r3, r3, #7
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	fa02 f303 	lsl.w	r3, r2, r3
 8004944:	69ba      	ldr	r2, [r7, #24]
 8004946:	4313      	orrs	r3, r2
 8004948:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800494a:	69fb      	ldr	r3, [r7, #28]
 800494c:	08da      	lsrs	r2, r3, #3
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	3208      	adds	r2, #8
 8004952:	69b9      	ldr	r1, [r7, #24]
 8004954:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800495e:	69fb      	ldr	r3, [r7, #28]
 8004960:	005b      	lsls	r3, r3, #1
 8004962:	2203      	movs	r2, #3
 8004964:	fa02 f303 	lsl.w	r3, r2, r3
 8004968:	43db      	mvns	r3, r3
 800496a:	69ba      	ldr	r2, [r7, #24]
 800496c:	4013      	ands	r3, r2
 800496e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	f003 0203 	and.w	r2, r3, #3
 8004978:	69fb      	ldr	r3, [r7, #28]
 800497a:	005b      	lsls	r3, r3, #1
 800497c:	fa02 f303 	lsl.w	r3, r2, r3
 8004980:	69ba      	ldr	r2, [r7, #24]
 8004982:	4313      	orrs	r3, r2
 8004984:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	69ba      	ldr	r2, [r7, #24]
 800498a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004994:	2b00      	cmp	r3, #0
 8004996:	f000 80b4 	beq.w	8004b02 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800499a:	2300      	movs	r3, #0
 800499c:	60fb      	str	r3, [r7, #12]
 800499e:	4b5f      	ldr	r3, [pc, #380]	; (8004b1c <HAL_GPIO_Init+0x308>)
 80049a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049a2:	4a5e      	ldr	r2, [pc, #376]	; (8004b1c <HAL_GPIO_Init+0x308>)
 80049a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80049a8:	6453      	str	r3, [r2, #68]	; 0x44
 80049aa:	4b5c      	ldr	r3, [pc, #368]	; (8004b1c <HAL_GPIO_Init+0x308>)
 80049ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80049b2:	60fb      	str	r3, [r7, #12]
 80049b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80049b6:	4a5a      	ldr	r2, [pc, #360]	; (8004b20 <HAL_GPIO_Init+0x30c>)
 80049b8:	69fb      	ldr	r3, [r7, #28]
 80049ba:	089b      	lsrs	r3, r3, #2
 80049bc:	3302      	adds	r3, #2
 80049be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80049c4:	69fb      	ldr	r3, [r7, #28]
 80049c6:	f003 0303 	and.w	r3, r3, #3
 80049ca:	009b      	lsls	r3, r3, #2
 80049cc:	220f      	movs	r2, #15
 80049ce:	fa02 f303 	lsl.w	r3, r2, r3
 80049d2:	43db      	mvns	r3, r3
 80049d4:	69ba      	ldr	r2, [r7, #24]
 80049d6:	4013      	ands	r3, r2
 80049d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4a51      	ldr	r2, [pc, #324]	; (8004b24 <HAL_GPIO_Init+0x310>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d02b      	beq.n	8004a3a <HAL_GPIO_Init+0x226>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4a50      	ldr	r2, [pc, #320]	; (8004b28 <HAL_GPIO_Init+0x314>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d025      	beq.n	8004a36 <HAL_GPIO_Init+0x222>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	4a4f      	ldr	r2, [pc, #316]	; (8004b2c <HAL_GPIO_Init+0x318>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d01f      	beq.n	8004a32 <HAL_GPIO_Init+0x21e>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	4a4e      	ldr	r2, [pc, #312]	; (8004b30 <HAL_GPIO_Init+0x31c>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d019      	beq.n	8004a2e <HAL_GPIO_Init+0x21a>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4a4d      	ldr	r2, [pc, #308]	; (8004b34 <HAL_GPIO_Init+0x320>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d013      	beq.n	8004a2a <HAL_GPIO_Init+0x216>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	4a4c      	ldr	r2, [pc, #304]	; (8004b38 <HAL_GPIO_Init+0x324>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d00d      	beq.n	8004a26 <HAL_GPIO_Init+0x212>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4a4b      	ldr	r2, [pc, #300]	; (8004b3c <HAL_GPIO_Init+0x328>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d007      	beq.n	8004a22 <HAL_GPIO_Init+0x20e>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	4a4a      	ldr	r2, [pc, #296]	; (8004b40 <HAL_GPIO_Init+0x32c>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d101      	bne.n	8004a1e <HAL_GPIO_Init+0x20a>
 8004a1a:	2307      	movs	r3, #7
 8004a1c:	e00e      	b.n	8004a3c <HAL_GPIO_Init+0x228>
 8004a1e:	2308      	movs	r3, #8
 8004a20:	e00c      	b.n	8004a3c <HAL_GPIO_Init+0x228>
 8004a22:	2306      	movs	r3, #6
 8004a24:	e00a      	b.n	8004a3c <HAL_GPIO_Init+0x228>
 8004a26:	2305      	movs	r3, #5
 8004a28:	e008      	b.n	8004a3c <HAL_GPIO_Init+0x228>
 8004a2a:	2304      	movs	r3, #4
 8004a2c:	e006      	b.n	8004a3c <HAL_GPIO_Init+0x228>
 8004a2e:	2303      	movs	r3, #3
 8004a30:	e004      	b.n	8004a3c <HAL_GPIO_Init+0x228>
 8004a32:	2302      	movs	r3, #2
 8004a34:	e002      	b.n	8004a3c <HAL_GPIO_Init+0x228>
 8004a36:	2301      	movs	r3, #1
 8004a38:	e000      	b.n	8004a3c <HAL_GPIO_Init+0x228>
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	69fa      	ldr	r2, [r7, #28]
 8004a3e:	f002 0203 	and.w	r2, r2, #3
 8004a42:	0092      	lsls	r2, r2, #2
 8004a44:	4093      	lsls	r3, r2
 8004a46:	69ba      	ldr	r2, [r7, #24]
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004a4c:	4934      	ldr	r1, [pc, #208]	; (8004b20 <HAL_GPIO_Init+0x30c>)
 8004a4e:	69fb      	ldr	r3, [r7, #28]
 8004a50:	089b      	lsrs	r3, r3, #2
 8004a52:	3302      	adds	r3, #2
 8004a54:	69ba      	ldr	r2, [r7, #24]
 8004a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004a5a:	4b3a      	ldr	r3, [pc, #232]	; (8004b44 <HAL_GPIO_Init+0x330>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	43db      	mvns	r3, r3
 8004a64:	69ba      	ldr	r2, [r7, #24]
 8004a66:	4013      	ands	r3, r2
 8004a68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d003      	beq.n	8004a7e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004a76:	69ba      	ldr	r2, [r7, #24]
 8004a78:	693b      	ldr	r3, [r7, #16]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004a7e:	4a31      	ldr	r2, [pc, #196]	; (8004b44 <HAL_GPIO_Init+0x330>)
 8004a80:	69bb      	ldr	r3, [r7, #24]
 8004a82:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004a84:	4b2f      	ldr	r3, [pc, #188]	; (8004b44 <HAL_GPIO_Init+0x330>)
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	43db      	mvns	r3, r3
 8004a8e:	69ba      	ldr	r2, [r7, #24]
 8004a90:	4013      	ands	r3, r2
 8004a92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d003      	beq.n	8004aa8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004aa0:	69ba      	ldr	r2, [r7, #24]
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004aa8:	4a26      	ldr	r2, [pc, #152]	; (8004b44 <HAL_GPIO_Init+0x330>)
 8004aaa:	69bb      	ldr	r3, [r7, #24]
 8004aac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004aae:	4b25      	ldr	r3, [pc, #148]	; (8004b44 <HAL_GPIO_Init+0x330>)
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	43db      	mvns	r3, r3
 8004ab8:	69ba      	ldr	r2, [r7, #24]
 8004aba:	4013      	ands	r3, r2
 8004abc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d003      	beq.n	8004ad2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004aca:	69ba      	ldr	r2, [r7, #24]
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004ad2:	4a1c      	ldr	r2, [pc, #112]	; (8004b44 <HAL_GPIO_Init+0x330>)
 8004ad4:	69bb      	ldr	r3, [r7, #24]
 8004ad6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ad8:	4b1a      	ldr	r3, [pc, #104]	; (8004b44 <HAL_GPIO_Init+0x330>)
 8004ada:	68db      	ldr	r3, [r3, #12]
 8004adc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	43db      	mvns	r3, r3
 8004ae2:	69ba      	ldr	r2, [r7, #24]
 8004ae4:	4013      	ands	r3, r2
 8004ae6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d003      	beq.n	8004afc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004af4:	69ba      	ldr	r2, [r7, #24]
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004afc:	4a11      	ldr	r2, [pc, #68]	; (8004b44 <HAL_GPIO_Init+0x330>)
 8004afe:	69bb      	ldr	r3, [r7, #24]
 8004b00:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b02:	69fb      	ldr	r3, [r7, #28]
 8004b04:	3301      	adds	r3, #1
 8004b06:	61fb      	str	r3, [r7, #28]
 8004b08:	69fb      	ldr	r3, [r7, #28]
 8004b0a:	2b0f      	cmp	r3, #15
 8004b0c:	f67f ae90 	bls.w	8004830 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004b10:	bf00      	nop
 8004b12:	3724      	adds	r7, #36	; 0x24
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr
 8004b1c:	40023800 	.word	0x40023800
 8004b20:	40013800 	.word	0x40013800
 8004b24:	40020000 	.word	0x40020000
 8004b28:	40020400 	.word	0x40020400
 8004b2c:	40020800 	.word	0x40020800
 8004b30:	40020c00 	.word	0x40020c00
 8004b34:	40021000 	.word	0x40021000
 8004b38:	40021400 	.word	0x40021400
 8004b3c:	40021800 	.word	0x40021800
 8004b40:	40021c00 	.word	0x40021c00
 8004b44:	40013c00 	.word	0x40013c00

08004b48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b083      	sub	sp, #12
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
 8004b50:	460b      	mov	r3, r1
 8004b52:	807b      	strh	r3, [r7, #2]
 8004b54:	4613      	mov	r3, r2
 8004b56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004b58:	787b      	ldrb	r3, [r7, #1]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d003      	beq.n	8004b66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004b5e:	887a      	ldrh	r2, [r7, #2]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004b64:	e003      	b.n	8004b6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004b66:	887b      	ldrh	r3, [r7, #2]
 8004b68:	041a      	lsls	r2, r3, #16
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	619a      	str	r2, [r3, #24]
}
 8004b6e:	bf00      	nop
 8004b70:	370c      	adds	r7, #12
 8004b72:	46bd      	mov	sp, r7
 8004b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b78:	4770      	bx	lr
	...

08004b7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b084      	sub	sp, #16
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d101      	bne.n	8004b8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e11f      	b.n	8004dce <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d106      	bne.n	8004ba8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f7fe f860 	bl	8002c68 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2224      	movs	r2, #36	; 0x24
 8004bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f022 0201 	bic.w	r2, r2, #1
 8004bbe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004bce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004bde:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004be0:	f001 fd1a 	bl	8006618 <HAL_RCC_GetPCLK1Freq>
 8004be4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	4a7b      	ldr	r2, [pc, #492]	; (8004dd8 <HAL_I2C_Init+0x25c>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d807      	bhi.n	8004c00 <HAL_I2C_Init+0x84>
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	4a7a      	ldr	r2, [pc, #488]	; (8004ddc <HAL_I2C_Init+0x260>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	bf94      	ite	ls
 8004bf8:	2301      	movls	r3, #1
 8004bfa:	2300      	movhi	r3, #0
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	e006      	b.n	8004c0e <HAL_I2C_Init+0x92>
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	4a77      	ldr	r2, [pc, #476]	; (8004de0 <HAL_I2C_Init+0x264>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	bf94      	ite	ls
 8004c08:	2301      	movls	r3, #1
 8004c0a:	2300      	movhi	r3, #0
 8004c0c:	b2db      	uxtb	r3, r3
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d001      	beq.n	8004c16 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004c12:	2301      	movs	r3, #1
 8004c14:	e0db      	b.n	8004dce <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	4a72      	ldr	r2, [pc, #456]	; (8004de4 <HAL_I2C_Init+0x268>)
 8004c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c1e:	0c9b      	lsrs	r3, r3, #18
 8004c20:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	68ba      	ldr	r2, [r7, #8]
 8004c32:	430a      	orrs	r2, r1
 8004c34:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	6a1b      	ldr	r3, [r3, #32]
 8004c3c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	4a64      	ldr	r2, [pc, #400]	; (8004dd8 <HAL_I2C_Init+0x25c>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d802      	bhi.n	8004c50 <HAL_I2C_Init+0xd4>
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	3301      	adds	r3, #1
 8004c4e:	e009      	b.n	8004c64 <HAL_I2C_Init+0xe8>
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004c56:	fb02 f303 	mul.w	r3, r2, r3
 8004c5a:	4a63      	ldr	r2, [pc, #396]	; (8004de8 <HAL_I2C_Init+0x26c>)
 8004c5c:	fba2 2303 	umull	r2, r3, r2, r3
 8004c60:	099b      	lsrs	r3, r3, #6
 8004c62:	3301      	adds	r3, #1
 8004c64:	687a      	ldr	r2, [r7, #4]
 8004c66:	6812      	ldr	r2, [r2, #0]
 8004c68:	430b      	orrs	r3, r1
 8004c6a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	69db      	ldr	r3, [r3, #28]
 8004c72:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004c76:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	4956      	ldr	r1, [pc, #344]	; (8004dd8 <HAL_I2C_Init+0x25c>)
 8004c80:	428b      	cmp	r3, r1
 8004c82:	d80d      	bhi.n	8004ca0 <HAL_I2C_Init+0x124>
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	1e59      	subs	r1, r3, #1
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	005b      	lsls	r3, r3, #1
 8004c8e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c92:	3301      	adds	r3, #1
 8004c94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c98:	2b04      	cmp	r3, #4
 8004c9a:	bf38      	it	cc
 8004c9c:	2304      	movcc	r3, #4
 8004c9e:	e04f      	b.n	8004d40 <HAL_I2C_Init+0x1c4>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d111      	bne.n	8004ccc <HAL_I2C_Init+0x150>
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	1e58      	subs	r0, r3, #1
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6859      	ldr	r1, [r3, #4]
 8004cb0:	460b      	mov	r3, r1
 8004cb2:	005b      	lsls	r3, r3, #1
 8004cb4:	440b      	add	r3, r1
 8004cb6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cba:	3301      	adds	r3, #1
 8004cbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	bf0c      	ite	eq
 8004cc4:	2301      	moveq	r3, #1
 8004cc6:	2300      	movne	r3, #0
 8004cc8:	b2db      	uxtb	r3, r3
 8004cca:	e012      	b.n	8004cf2 <HAL_I2C_Init+0x176>
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	1e58      	subs	r0, r3, #1
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6859      	ldr	r1, [r3, #4]
 8004cd4:	460b      	mov	r3, r1
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	440b      	add	r3, r1
 8004cda:	0099      	lsls	r1, r3, #2
 8004cdc:	440b      	add	r3, r1
 8004cde:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ce2:	3301      	adds	r3, #1
 8004ce4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	bf0c      	ite	eq
 8004cec:	2301      	moveq	r3, #1
 8004cee:	2300      	movne	r3, #0
 8004cf0:	b2db      	uxtb	r3, r3
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d001      	beq.n	8004cfa <HAL_I2C_Init+0x17e>
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e022      	b.n	8004d40 <HAL_I2C_Init+0x1c4>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d10e      	bne.n	8004d20 <HAL_I2C_Init+0x1a4>
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	1e58      	subs	r0, r3, #1
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6859      	ldr	r1, [r3, #4]
 8004d0a:	460b      	mov	r3, r1
 8004d0c:	005b      	lsls	r3, r3, #1
 8004d0e:	440b      	add	r3, r1
 8004d10:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d14:	3301      	adds	r3, #1
 8004d16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d1a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d1e:	e00f      	b.n	8004d40 <HAL_I2C_Init+0x1c4>
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	1e58      	subs	r0, r3, #1
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6859      	ldr	r1, [r3, #4]
 8004d28:	460b      	mov	r3, r1
 8004d2a:	009b      	lsls	r3, r3, #2
 8004d2c:	440b      	add	r3, r1
 8004d2e:	0099      	lsls	r1, r3, #2
 8004d30:	440b      	add	r3, r1
 8004d32:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d36:	3301      	adds	r3, #1
 8004d38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d3c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004d40:	6879      	ldr	r1, [r7, #4]
 8004d42:	6809      	ldr	r1, [r1, #0]
 8004d44:	4313      	orrs	r3, r2
 8004d46:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	69da      	ldr	r2, [r3, #28]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6a1b      	ldr	r3, [r3, #32]
 8004d5a:	431a      	orrs	r2, r3
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	430a      	orrs	r2, r1
 8004d62:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004d6e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004d72:	687a      	ldr	r2, [r7, #4]
 8004d74:	6911      	ldr	r1, [r2, #16]
 8004d76:	687a      	ldr	r2, [r7, #4]
 8004d78:	68d2      	ldr	r2, [r2, #12]
 8004d7a:	4311      	orrs	r1, r2
 8004d7c:	687a      	ldr	r2, [r7, #4]
 8004d7e:	6812      	ldr	r2, [r2, #0]
 8004d80:	430b      	orrs	r3, r1
 8004d82:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	68db      	ldr	r3, [r3, #12]
 8004d8a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	695a      	ldr	r2, [r3, #20]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	699b      	ldr	r3, [r3, #24]
 8004d96:	431a      	orrs	r2, r3
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	430a      	orrs	r2, r1
 8004d9e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	681a      	ldr	r2, [r3, #0]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f042 0201 	orr.w	r2, r2, #1
 8004dae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2200      	movs	r2, #0
 8004db4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2220      	movs	r2, #32
 8004dba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004dcc:	2300      	movs	r3, #0
}
 8004dce:	4618      	mov	r0, r3
 8004dd0:	3710      	adds	r7, #16
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}
 8004dd6:	bf00      	nop
 8004dd8:	000186a0 	.word	0x000186a0
 8004ddc:	001e847f 	.word	0x001e847f
 8004de0:	003d08ff 	.word	0x003d08ff
 8004de4:	431bde83 	.word	0x431bde83
 8004de8:	10624dd3 	.word	0x10624dd3

08004dec <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b088      	sub	sp, #32
 8004df0:	af02      	add	r7, sp, #8
 8004df2:	60f8      	str	r0, [r7, #12]
 8004df4:	607a      	str	r2, [r7, #4]
 8004df6:	461a      	mov	r2, r3
 8004df8:	460b      	mov	r3, r1
 8004dfa:	817b      	strh	r3, [r7, #10]
 8004dfc:	4613      	mov	r3, r2
 8004dfe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004e00:	f7fe fb66 	bl	80034d0 <HAL_GetTick>
 8004e04:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	2b20      	cmp	r3, #32
 8004e10:	f040 80e0 	bne.w	8004fd4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	9300      	str	r3, [sp, #0]
 8004e18:	2319      	movs	r3, #25
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	4970      	ldr	r1, [pc, #448]	; (8004fe0 <HAL_I2C_Master_Transmit+0x1f4>)
 8004e1e:	68f8      	ldr	r0, [r7, #12]
 8004e20:	f000 fde4 	bl	80059ec <I2C_WaitOnFlagUntilTimeout>
 8004e24:	4603      	mov	r3, r0
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d001      	beq.n	8004e2e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004e2a:	2302      	movs	r3, #2
 8004e2c:	e0d3      	b.n	8004fd6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e34:	2b01      	cmp	r3, #1
 8004e36:	d101      	bne.n	8004e3c <HAL_I2C_Master_Transmit+0x50>
 8004e38:	2302      	movs	r3, #2
 8004e3a:	e0cc      	b.n	8004fd6 <HAL_I2C_Master_Transmit+0x1ea>
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f003 0301 	and.w	r3, r3, #1
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d007      	beq.n	8004e62 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	681a      	ldr	r2, [r3, #0]
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f042 0201 	orr.w	r2, r2, #1
 8004e60:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	681a      	ldr	r2, [r3, #0]
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e70:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2221      	movs	r2, #33	; 0x21
 8004e76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2210      	movs	r2, #16
 8004e7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2200      	movs	r2, #0
 8004e86:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	687a      	ldr	r2, [r7, #4]
 8004e8c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	893a      	ldrh	r2, [r7, #8]
 8004e92:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e98:	b29a      	uxth	r2, r3
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	4a50      	ldr	r2, [pc, #320]	; (8004fe4 <HAL_I2C_Master_Transmit+0x1f8>)
 8004ea2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004ea4:	8979      	ldrh	r1, [r7, #10]
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	6a3a      	ldr	r2, [r7, #32]
 8004eaa:	68f8      	ldr	r0, [r7, #12]
 8004eac:	f000 fbbc 	bl	8005628 <I2C_MasterRequestWrite>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d001      	beq.n	8004eba <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e08d      	b.n	8004fd6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004eba:	2300      	movs	r3, #0
 8004ebc:	613b      	str	r3, [r7, #16]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	695b      	ldr	r3, [r3, #20]
 8004ec4:	613b      	str	r3, [r7, #16]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	699b      	ldr	r3, [r3, #24]
 8004ecc:	613b      	str	r3, [r7, #16]
 8004ece:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004ed0:	e066      	b.n	8004fa0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ed2:	697a      	ldr	r2, [r7, #20]
 8004ed4:	6a39      	ldr	r1, [r7, #32]
 8004ed6:	68f8      	ldr	r0, [r7, #12]
 8004ed8:	f000 fe5e 	bl	8005b98 <I2C_WaitOnTXEFlagUntilTimeout>
 8004edc:	4603      	mov	r3, r0
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d00d      	beq.n	8004efe <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee6:	2b04      	cmp	r3, #4
 8004ee8:	d107      	bne.n	8004efa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ef8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e06b      	b.n	8004fd6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f02:	781a      	ldrb	r2, [r3, #0]
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0e:	1c5a      	adds	r2, r3, #1
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f18:	b29b      	uxth	r3, r3
 8004f1a:	3b01      	subs	r3, #1
 8004f1c:	b29a      	uxth	r2, r3
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f26:	3b01      	subs	r3, #1
 8004f28:	b29a      	uxth	r2, r3
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	695b      	ldr	r3, [r3, #20]
 8004f34:	f003 0304 	and.w	r3, r3, #4
 8004f38:	2b04      	cmp	r3, #4
 8004f3a:	d11b      	bne.n	8004f74 <HAL_I2C_Master_Transmit+0x188>
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d017      	beq.n	8004f74 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f48:	781a      	ldrb	r2, [r3, #0]
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f54:	1c5a      	adds	r2, r3, #1
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f5e:	b29b      	uxth	r3, r3
 8004f60:	3b01      	subs	r3, #1
 8004f62:	b29a      	uxth	r2, r3
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f6c:	3b01      	subs	r3, #1
 8004f6e:	b29a      	uxth	r2, r3
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f74:	697a      	ldr	r2, [r7, #20]
 8004f76:	6a39      	ldr	r1, [r7, #32]
 8004f78:	68f8      	ldr	r0, [r7, #12]
 8004f7a:	f000 fe4e 	bl	8005c1a <I2C_WaitOnBTFFlagUntilTimeout>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d00d      	beq.n	8004fa0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f88:	2b04      	cmp	r3, #4
 8004f8a:	d107      	bne.n	8004f9c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f9a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	e01a      	b.n	8004fd6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d194      	bne.n	8004ed2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fb6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	2220      	movs	r2, #32
 8004fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	e000      	b.n	8004fd6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004fd4:	2302      	movs	r3, #2
  }
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	3718      	adds	r7, #24
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	00100002 	.word	0x00100002
 8004fe4:	ffff0000 	.word	0xffff0000

08004fe8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b08c      	sub	sp, #48	; 0x30
 8004fec:	af02      	add	r7, sp, #8
 8004fee:	60f8      	str	r0, [r7, #12]
 8004ff0:	607a      	str	r2, [r7, #4]
 8004ff2:	461a      	mov	r2, r3
 8004ff4:	460b      	mov	r3, r1
 8004ff6:	817b      	strh	r3, [r7, #10]
 8004ff8:	4613      	mov	r3, r2
 8004ffa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004ffc:	f7fe fa68 	bl	80034d0 <HAL_GetTick>
 8005000:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005008:	b2db      	uxtb	r3, r3
 800500a:	2b20      	cmp	r3, #32
 800500c:	f040 820b 	bne.w	8005426 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005012:	9300      	str	r3, [sp, #0]
 8005014:	2319      	movs	r3, #25
 8005016:	2201      	movs	r2, #1
 8005018:	497c      	ldr	r1, [pc, #496]	; (800520c <HAL_I2C_Master_Receive+0x224>)
 800501a:	68f8      	ldr	r0, [r7, #12]
 800501c:	f000 fce6 	bl	80059ec <I2C_WaitOnFlagUntilTimeout>
 8005020:	4603      	mov	r3, r0
 8005022:	2b00      	cmp	r3, #0
 8005024:	d001      	beq.n	800502a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005026:	2302      	movs	r3, #2
 8005028:	e1fe      	b.n	8005428 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005030:	2b01      	cmp	r3, #1
 8005032:	d101      	bne.n	8005038 <HAL_I2C_Master_Receive+0x50>
 8005034:	2302      	movs	r3, #2
 8005036:	e1f7      	b.n	8005428 <HAL_I2C_Master_Receive+0x440>
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2201      	movs	r2, #1
 800503c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 0301 	and.w	r3, r3, #1
 800504a:	2b01      	cmp	r3, #1
 800504c:	d007      	beq.n	800505e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f042 0201 	orr.w	r2, r2, #1
 800505c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800506c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2222      	movs	r2, #34	; 0x22
 8005072:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2210      	movs	r2, #16
 800507a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2200      	movs	r2, #0
 8005082:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	687a      	ldr	r2, [r7, #4]
 8005088:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	893a      	ldrh	r2, [r7, #8]
 800508e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005094:	b29a      	uxth	r2, r3
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	4a5c      	ldr	r2, [pc, #368]	; (8005210 <HAL_I2C_Master_Receive+0x228>)
 800509e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80050a0:	8979      	ldrh	r1, [r7, #10]
 80050a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80050a6:	68f8      	ldr	r0, [r7, #12]
 80050a8:	f000 fb40 	bl	800572c <I2C_MasterRequestRead>
 80050ac:	4603      	mov	r3, r0
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d001      	beq.n	80050b6 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e1b8      	b.n	8005428 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d113      	bne.n	80050e6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050be:	2300      	movs	r3, #0
 80050c0:	623b      	str	r3, [r7, #32]
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	695b      	ldr	r3, [r3, #20]
 80050c8:	623b      	str	r3, [r7, #32]
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	699b      	ldr	r3, [r3, #24]
 80050d0:	623b      	str	r3, [r7, #32]
 80050d2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050e2:	601a      	str	r2, [r3, #0]
 80050e4:	e18c      	b.n	8005400 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050ea:	2b01      	cmp	r3, #1
 80050ec:	d11b      	bne.n	8005126 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050fc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050fe:	2300      	movs	r3, #0
 8005100:	61fb      	str	r3, [r7, #28]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	695b      	ldr	r3, [r3, #20]
 8005108:	61fb      	str	r3, [r7, #28]
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	699b      	ldr	r3, [r3, #24]
 8005110:	61fb      	str	r3, [r7, #28]
 8005112:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005122:	601a      	str	r2, [r3, #0]
 8005124:	e16c      	b.n	8005400 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800512a:	2b02      	cmp	r3, #2
 800512c:	d11b      	bne.n	8005166 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800513c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800514c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800514e:	2300      	movs	r3, #0
 8005150:	61bb      	str	r3, [r7, #24]
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	695b      	ldr	r3, [r3, #20]
 8005158:	61bb      	str	r3, [r7, #24]
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	699b      	ldr	r3, [r3, #24]
 8005160:	61bb      	str	r3, [r7, #24]
 8005162:	69bb      	ldr	r3, [r7, #24]
 8005164:	e14c      	b.n	8005400 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005174:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005176:	2300      	movs	r3, #0
 8005178:	617b      	str	r3, [r7, #20]
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	695b      	ldr	r3, [r3, #20]
 8005180:	617b      	str	r3, [r7, #20]
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	699b      	ldr	r3, [r3, #24]
 8005188:	617b      	str	r3, [r7, #20]
 800518a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800518c:	e138      	b.n	8005400 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005192:	2b03      	cmp	r3, #3
 8005194:	f200 80f1 	bhi.w	800537a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800519c:	2b01      	cmp	r3, #1
 800519e:	d123      	bne.n	80051e8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051a2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80051a4:	68f8      	ldr	r0, [r7, #12]
 80051a6:	f000 fd79 	bl	8005c9c <I2C_WaitOnRXNEFlagUntilTimeout>
 80051aa:	4603      	mov	r3, r0
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d001      	beq.n	80051b4 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80051b0:	2301      	movs	r3, #1
 80051b2:	e139      	b.n	8005428 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	691a      	ldr	r2, [r3, #16]
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051be:	b2d2      	uxtb	r2, r2
 80051c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c6:	1c5a      	adds	r2, r3, #1
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051d0:	3b01      	subs	r3, #1
 80051d2:	b29a      	uxth	r2, r3
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051dc:	b29b      	uxth	r3, r3
 80051de:	3b01      	subs	r3, #1
 80051e0:	b29a      	uxth	r2, r3
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80051e6:	e10b      	b.n	8005400 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051ec:	2b02      	cmp	r3, #2
 80051ee:	d14e      	bne.n	800528e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80051f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051f2:	9300      	str	r3, [sp, #0]
 80051f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051f6:	2200      	movs	r2, #0
 80051f8:	4906      	ldr	r1, [pc, #24]	; (8005214 <HAL_I2C_Master_Receive+0x22c>)
 80051fa:	68f8      	ldr	r0, [r7, #12]
 80051fc:	f000 fbf6 	bl	80059ec <I2C_WaitOnFlagUntilTimeout>
 8005200:	4603      	mov	r3, r0
 8005202:	2b00      	cmp	r3, #0
 8005204:	d008      	beq.n	8005218 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	e10e      	b.n	8005428 <HAL_I2C_Master_Receive+0x440>
 800520a:	bf00      	nop
 800520c:	00100002 	.word	0x00100002
 8005210:	ffff0000 	.word	0xffff0000
 8005214:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005226:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	691a      	ldr	r2, [r3, #16]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005232:	b2d2      	uxtb	r2, r2
 8005234:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800523a:	1c5a      	adds	r2, r3, #1
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005244:	3b01      	subs	r3, #1
 8005246:	b29a      	uxth	r2, r3
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005250:	b29b      	uxth	r3, r3
 8005252:	3b01      	subs	r3, #1
 8005254:	b29a      	uxth	r2, r3
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	691a      	ldr	r2, [r3, #16]
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005264:	b2d2      	uxtb	r2, r2
 8005266:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800526c:	1c5a      	adds	r2, r3, #1
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005276:	3b01      	subs	r3, #1
 8005278:	b29a      	uxth	r2, r3
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005282:	b29b      	uxth	r3, r3
 8005284:	3b01      	subs	r3, #1
 8005286:	b29a      	uxth	r2, r3
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800528c:	e0b8      	b.n	8005400 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800528e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005290:	9300      	str	r3, [sp, #0]
 8005292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005294:	2200      	movs	r2, #0
 8005296:	4966      	ldr	r1, [pc, #408]	; (8005430 <HAL_I2C_Master_Receive+0x448>)
 8005298:	68f8      	ldr	r0, [r7, #12]
 800529a:	f000 fba7 	bl	80059ec <I2C_WaitOnFlagUntilTimeout>
 800529e:	4603      	mov	r3, r0
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d001      	beq.n	80052a8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	e0bf      	b.n	8005428 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	681a      	ldr	r2, [r3, #0]
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	691a      	ldr	r2, [r3, #16]
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c2:	b2d2      	uxtb	r2, r2
 80052c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ca:	1c5a      	adds	r2, r3, #1
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052d4:	3b01      	subs	r3, #1
 80052d6:	b29a      	uxth	r2, r3
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052e0:	b29b      	uxth	r3, r3
 80052e2:	3b01      	subs	r3, #1
 80052e4:	b29a      	uxth	r2, r3
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80052ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ec:	9300      	str	r3, [sp, #0]
 80052ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052f0:	2200      	movs	r2, #0
 80052f2:	494f      	ldr	r1, [pc, #316]	; (8005430 <HAL_I2C_Master_Receive+0x448>)
 80052f4:	68f8      	ldr	r0, [r7, #12]
 80052f6:	f000 fb79 	bl	80059ec <I2C_WaitOnFlagUntilTimeout>
 80052fa:	4603      	mov	r3, r0
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d001      	beq.n	8005304 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	e091      	b.n	8005428 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	681a      	ldr	r2, [r3, #0]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005312:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	691a      	ldr	r2, [r3, #16]
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800531e:	b2d2      	uxtb	r2, r2
 8005320:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005326:	1c5a      	adds	r2, r3, #1
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005330:	3b01      	subs	r3, #1
 8005332:	b29a      	uxth	r2, r3
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800533c:	b29b      	uxth	r3, r3
 800533e:	3b01      	subs	r3, #1
 8005340:	b29a      	uxth	r2, r3
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	691a      	ldr	r2, [r3, #16]
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005350:	b2d2      	uxtb	r2, r2
 8005352:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005358:	1c5a      	adds	r2, r3, #1
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005362:	3b01      	subs	r3, #1
 8005364:	b29a      	uxth	r2, r3
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800536e:	b29b      	uxth	r3, r3
 8005370:	3b01      	subs	r3, #1
 8005372:	b29a      	uxth	r2, r3
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005378:	e042      	b.n	8005400 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800537a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800537c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800537e:	68f8      	ldr	r0, [r7, #12]
 8005380:	f000 fc8c 	bl	8005c9c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005384:	4603      	mov	r3, r0
 8005386:	2b00      	cmp	r3, #0
 8005388:	d001      	beq.n	800538e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e04c      	b.n	8005428 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	691a      	ldr	r2, [r3, #16]
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005398:	b2d2      	uxtb	r2, r2
 800539a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a0:	1c5a      	adds	r2, r3, #1
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053aa:	3b01      	subs	r3, #1
 80053ac:	b29a      	uxth	r2, r3
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053b6:	b29b      	uxth	r3, r3
 80053b8:	3b01      	subs	r3, #1
 80053ba:	b29a      	uxth	r2, r3
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	695b      	ldr	r3, [r3, #20]
 80053c6:	f003 0304 	and.w	r3, r3, #4
 80053ca:	2b04      	cmp	r3, #4
 80053cc:	d118      	bne.n	8005400 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	691a      	ldr	r2, [r3, #16]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053d8:	b2d2      	uxtb	r2, r2
 80053da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e0:	1c5a      	adds	r2, r3, #1
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053ea:	3b01      	subs	r3, #1
 80053ec:	b29a      	uxth	r2, r3
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053f6:	b29b      	uxth	r3, r3
 80053f8:	3b01      	subs	r3, #1
 80053fa:	b29a      	uxth	r2, r3
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005404:	2b00      	cmp	r3, #0
 8005406:	f47f aec2 	bne.w	800518e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2220      	movs	r2, #32
 800540e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2200      	movs	r2, #0
 8005416:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2200      	movs	r2, #0
 800541e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005422:	2300      	movs	r3, #0
 8005424:	e000      	b.n	8005428 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005426:	2302      	movs	r3, #2
  }
}
 8005428:	4618      	mov	r0, r3
 800542a:	3728      	adds	r7, #40	; 0x28
 800542c:	46bd      	mov	sp, r7
 800542e:	bd80      	pop	{r7, pc}
 8005430:	00010004 	.word	0x00010004

08005434 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b088      	sub	sp, #32
 8005438:	af02      	add	r7, sp, #8
 800543a:	60f8      	str	r0, [r7, #12]
 800543c:	4608      	mov	r0, r1
 800543e:	4611      	mov	r1, r2
 8005440:	461a      	mov	r2, r3
 8005442:	4603      	mov	r3, r0
 8005444:	817b      	strh	r3, [r7, #10]
 8005446:	460b      	mov	r3, r1
 8005448:	813b      	strh	r3, [r7, #8]
 800544a:	4613      	mov	r3, r2
 800544c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800544e:	f7fe f83f 	bl	80034d0 <HAL_GetTick>
 8005452:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800545a:	b2db      	uxtb	r3, r3
 800545c:	2b20      	cmp	r3, #32
 800545e:	f040 80d9 	bne.w	8005614 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	9300      	str	r3, [sp, #0]
 8005466:	2319      	movs	r3, #25
 8005468:	2201      	movs	r2, #1
 800546a:	496d      	ldr	r1, [pc, #436]	; (8005620 <HAL_I2C_Mem_Write+0x1ec>)
 800546c:	68f8      	ldr	r0, [r7, #12]
 800546e:	f000 fabd 	bl	80059ec <I2C_WaitOnFlagUntilTimeout>
 8005472:	4603      	mov	r3, r0
 8005474:	2b00      	cmp	r3, #0
 8005476:	d001      	beq.n	800547c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005478:	2302      	movs	r3, #2
 800547a:	e0cc      	b.n	8005616 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005482:	2b01      	cmp	r3, #1
 8005484:	d101      	bne.n	800548a <HAL_I2C_Mem_Write+0x56>
 8005486:	2302      	movs	r3, #2
 8005488:	e0c5      	b.n	8005616 <HAL_I2C_Mem_Write+0x1e2>
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2201      	movs	r2, #1
 800548e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f003 0301 	and.w	r3, r3, #1
 800549c:	2b01      	cmp	r3, #1
 800549e:	d007      	beq.n	80054b0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f042 0201 	orr.w	r2, r2, #1
 80054ae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80054be:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2221      	movs	r2, #33	; 0x21
 80054c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2240      	movs	r2, #64	; 0x40
 80054cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2200      	movs	r2, #0
 80054d4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	6a3a      	ldr	r2, [r7, #32]
 80054da:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80054e0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054e6:	b29a      	uxth	r2, r3
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	4a4d      	ldr	r2, [pc, #308]	; (8005624 <HAL_I2C_Mem_Write+0x1f0>)
 80054f0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80054f2:	88f8      	ldrh	r0, [r7, #6]
 80054f4:	893a      	ldrh	r2, [r7, #8]
 80054f6:	8979      	ldrh	r1, [r7, #10]
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	9301      	str	r3, [sp, #4]
 80054fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054fe:	9300      	str	r3, [sp, #0]
 8005500:	4603      	mov	r3, r0
 8005502:	68f8      	ldr	r0, [r7, #12]
 8005504:	f000 f9de 	bl	80058c4 <I2C_RequestMemoryWrite>
 8005508:	4603      	mov	r3, r0
 800550a:	2b00      	cmp	r3, #0
 800550c:	d052      	beq.n	80055b4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800550e:	2301      	movs	r3, #1
 8005510:	e081      	b.n	8005616 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005512:	697a      	ldr	r2, [r7, #20]
 8005514:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005516:	68f8      	ldr	r0, [r7, #12]
 8005518:	f000 fb3e 	bl	8005b98 <I2C_WaitOnTXEFlagUntilTimeout>
 800551c:	4603      	mov	r3, r0
 800551e:	2b00      	cmp	r3, #0
 8005520:	d00d      	beq.n	800553e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005526:	2b04      	cmp	r3, #4
 8005528:	d107      	bne.n	800553a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	681a      	ldr	r2, [r3, #0]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005538:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	e06b      	b.n	8005616 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005542:	781a      	ldrb	r2, [r3, #0]
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800554e:	1c5a      	adds	r2, r3, #1
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005558:	3b01      	subs	r3, #1
 800555a:	b29a      	uxth	r2, r3
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005564:	b29b      	uxth	r3, r3
 8005566:	3b01      	subs	r3, #1
 8005568:	b29a      	uxth	r2, r3
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	695b      	ldr	r3, [r3, #20]
 8005574:	f003 0304 	and.w	r3, r3, #4
 8005578:	2b04      	cmp	r3, #4
 800557a:	d11b      	bne.n	80055b4 <HAL_I2C_Mem_Write+0x180>
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005580:	2b00      	cmp	r3, #0
 8005582:	d017      	beq.n	80055b4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005588:	781a      	ldrb	r2, [r3, #0]
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005594:	1c5a      	adds	r2, r3, #1
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800559e:	3b01      	subs	r3, #1
 80055a0:	b29a      	uxth	r2, r3
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055aa:	b29b      	uxth	r3, r3
 80055ac:	3b01      	subs	r3, #1
 80055ae:	b29a      	uxth	r2, r3
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d1aa      	bne.n	8005512 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055bc:	697a      	ldr	r2, [r7, #20]
 80055be:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80055c0:	68f8      	ldr	r0, [r7, #12]
 80055c2:	f000 fb2a 	bl	8005c1a <I2C_WaitOnBTFFlagUntilTimeout>
 80055c6:	4603      	mov	r3, r0
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d00d      	beq.n	80055e8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055d0:	2b04      	cmp	r3, #4
 80055d2:	d107      	bne.n	80055e4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055e2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	e016      	b.n	8005616 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2220      	movs	r2, #32
 80055fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2200      	movs	r2, #0
 8005604:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2200      	movs	r2, #0
 800560c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005610:	2300      	movs	r3, #0
 8005612:	e000      	b.n	8005616 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005614:	2302      	movs	r3, #2
  }
}
 8005616:	4618      	mov	r0, r3
 8005618:	3718      	adds	r7, #24
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}
 800561e:	bf00      	nop
 8005620:	00100002 	.word	0x00100002
 8005624:	ffff0000 	.word	0xffff0000

08005628 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b088      	sub	sp, #32
 800562c:	af02      	add	r7, sp, #8
 800562e:	60f8      	str	r0, [r7, #12]
 8005630:	607a      	str	r2, [r7, #4]
 8005632:	603b      	str	r3, [r7, #0]
 8005634:	460b      	mov	r3, r1
 8005636:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800563c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	2b08      	cmp	r3, #8
 8005642:	d006      	beq.n	8005652 <I2C_MasterRequestWrite+0x2a>
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	2b01      	cmp	r3, #1
 8005648:	d003      	beq.n	8005652 <I2C_MasterRequestWrite+0x2a>
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005650:	d108      	bne.n	8005664 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	681a      	ldr	r2, [r3, #0]
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005660:	601a      	str	r2, [r3, #0]
 8005662:	e00b      	b.n	800567c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005668:	2b12      	cmp	r3, #18
 800566a:	d107      	bne.n	800567c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	681a      	ldr	r2, [r3, #0]
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800567a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	9300      	str	r3, [sp, #0]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2200      	movs	r2, #0
 8005684:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005688:	68f8      	ldr	r0, [r7, #12]
 800568a:	f000 f9af 	bl	80059ec <I2C_WaitOnFlagUntilTimeout>
 800568e:	4603      	mov	r3, r0
 8005690:	2b00      	cmp	r3, #0
 8005692:	d00c      	beq.n	80056ae <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d003      	beq.n	80056aa <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80056a8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80056aa:	2303      	movs	r3, #3
 80056ac:	e035      	b.n	800571a <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	691b      	ldr	r3, [r3, #16]
 80056b2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80056b6:	d108      	bne.n	80056ca <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80056b8:	897b      	ldrh	r3, [r7, #10]
 80056ba:	b2db      	uxtb	r3, r3
 80056bc:	461a      	mov	r2, r3
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80056c6:	611a      	str	r2, [r3, #16]
 80056c8:	e01b      	b.n	8005702 <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80056ca:	897b      	ldrh	r3, [r7, #10]
 80056cc:	11db      	asrs	r3, r3, #7
 80056ce:	b2db      	uxtb	r3, r3
 80056d0:	f003 0306 	and.w	r3, r3, #6
 80056d4:	b2db      	uxtb	r3, r3
 80056d6:	f063 030f 	orn	r3, r3, #15
 80056da:	b2da      	uxtb	r2, r3
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	687a      	ldr	r2, [r7, #4]
 80056e6:	490f      	ldr	r1, [pc, #60]	; (8005724 <I2C_MasterRequestWrite+0xfc>)
 80056e8:	68f8      	ldr	r0, [r7, #12]
 80056ea:	f000 f9d6 	bl	8005a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80056ee:	4603      	mov	r3, r0
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d001      	beq.n	80056f8 <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 80056f4:	2301      	movs	r3, #1
 80056f6:	e010      	b.n	800571a <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80056f8:	897b      	ldrh	r3, [r7, #10]
 80056fa:	b2da      	uxtb	r2, r3
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	687a      	ldr	r2, [r7, #4]
 8005706:	4908      	ldr	r1, [pc, #32]	; (8005728 <I2C_MasterRequestWrite+0x100>)
 8005708:	68f8      	ldr	r0, [r7, #12]
 800570a:	f000 f9c6 	bl	8005a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800570e:	4603      	mov	r3, r0
 8005710:	2b00      	cmp	r3, #0
 8005712:	d001      	beq.n	8005718 <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 8005714:	2301      	movs	r3, #1
 8005716:	e000      	b.n	800571a <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 8005718:	2300      	movs	r3, #0
}
 800571a:	4618      	mov	r0, r3
 800571c:	3718      	adds	r7, #24
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
 8005722:	bf00      	nop
 8005724:	00010008 	.word	0x00010008
 8005728:	00010002 	.word	0x00010002

0800572c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b088      	sub	sp, #32
 8005730:	af02      	add	r7, sp, #8
 8005732:	60f8      	str	r0, [r7, #12]
 8005734:	607a      	str	r2, [r7, #4]
 8005736:	603b      	str	r3, [r7, #0]
 8005738:	460b      	mov	r3, r1
 800573a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005740:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005750:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	2b08      	cmp	r3, #8
 8005756:	d006      	beq.n	8005766 <I2C_MasterRequestRead+0x3a>
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	2b01      	cmp	r3, #1
 800575c:	d003      	beq.n	8005766 <I2C_MasterRequestRead+0x3a>
 800575e:	697b      	ldr	r3, [r7, #20]
 8005760:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005764:	d108      	bne.n	8005778 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	681a      	ldr	r2, [r3, #0]
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005774:	601a      	str	r2, [r3, #0]
 8005776:	e00b      	b.n	8005790 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800577c:	2b11      	cmp	r3, #17
 800577e:	d107      	bne.n	8005790 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	681a      	ldr	r2, [r3, #0]
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800578e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	9300      	str	r3, [sp, #0]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2200      	movs	r2, #0
 8005798:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800579c:	68f8      	ldr	r0, [r7, #12]
 800579e:	f000 f925 	bl	80059ec <I2C_WaitOnFlagUntilTimeout>
 80057a2:	4603      	mov	r3, r0
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d00c      	beq.n	80057c2 <I2C_MasterRequestRead+0x96>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d003      	beq.n	80057be <I2C_MasterRequestRead+0x92>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80057bc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80057be:	2303      	movs	r3, #3
 80057c0:	e078      	b.n	80058b4 <I2C_MasterRequestRead+0x188>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	691b      	ldr	r3, [r3, #16]
 80057c6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80057ca:	d108      	bne.n	80057de <I2C_MasterRequestRead+0xb2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80057cc:	897b      	ldrh	r3, [r7, #10]
 80057ce:	b2db      	uxtb	r3, r3
 80057d0:	f043 0301 	orr.w	r3, r3, #1
 80057d4:	b2da      	uxtb	r2, r3
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	611a      	str	r2, [r3, #16]
 80057dc:	e05e      	b.n	800589c <I2C_MasterRequestRead+0x170>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80057de:	897b      	ldrh	r3, [r7, #10]
 80057e0:	11db      	asrs	r3, r3, #7
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	f003 0306 	and.w	r3, r3, #6
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	f063 030f 	orn	r3, r3, #15
 80057ee:	b2da      	uxtb	r2, r3
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	687a      	ldr	r2, [r7, #4]
 80057fa:	4930      	ldr	r1, [pc, #192]	; (80058bc <I2C_MasterRequestRead+0x190>)
 80057fc:	68f8      	ldr	r0, [r7, #12]
 80057fe:	f000 f94c 	bl	8005a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005802:	4603      	mov	r3, r0
 8005804:	2b00      	cmp	r3, #0
 8005806:	d001      	beq.n	800580c <I2C_MasterRequestRead+0xe0>
    {
      return HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	e053      	b.n	80058b4 <I2C_MasterRequestRead+0x188>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800580c:	897b      	ldrh	r3, [r7, #10]
 800580e:	b2da      	uxtb	r2, r3
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	687a      	ldr	r2, [r7, #4]
 800581a:	4929      	ldr	r1, [pc, #164]	; (80058c0 <I2C_MasterRequestRead+0x194>)
 800581c:	68f8      	ldr	r0, [r7, #12]
 800581e:	f000 f93c 	bl	8005a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005822:	4603      	mov	r3, r0
 8005824:	2b00      	cmp	r3, #0
 8005826:	d001      	beq.n	800582c <I2C_MasterRequestRead+0x100>
    {
      return HAL_ERROR;
 8005828:	2301      	movs	r3, #1
 800582a:	e043      	b.n	80058b4 <I2C_MasterRequestRead+0x188>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800582c:	2300      	movs	r3, #0
 800582e:	613b      	str	r3, [r7, #16]
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	695b      	ldr	r3, [r3, #20]
 8005836:	613b      	str	r3, [r7, #16]
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	699b      	ldr	r3, [r3, #24]
 800583e:	613b      	str	r3, [r7, #16]
 8005840:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005850:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	9300      	str	r3, [sp, #0]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2200      	movs	r2, #0
 800585a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800585e:	68f8      	ldr	r0, [r7, #12]
 8005860:	f000 f8c4 	bl	80059ec <I2C_WaitOnFlagUntilTimeout>
 8005864:	4603      	mov	r3, r0
 8005866:	2b00      	cmp	r3, #0
 8005868:	d00c      	beq.n	8005884 <I2C_MasterRequestRead+0x158>
    {
      if (hi2c->Instance->CR1 & I2C_CR1_START)
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005874:	2b00      	cmp	r3, #0
 8005876:	d003      	beq.n	8005880 <I2C_MasterRequestRead+0x154>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800587e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005880:	2303      	movs	r3, #3
 8005882:	e017      	b.n	80058b4 <I2C_MasterRequestRead+0x188>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005884:	897b      	ldrh	r3, [r7, #10]
 8005886:	11db      	asrs	r3, r3, #7
 8005888:	b2db      	uxtb	r3, r3
 800588a:	f003 0306 	and.w	r3, r3, #6
 800588e:	b2db      	uxtb	r3, r3
 8005890:	f063 030e 	orn	r3, r3, #14
 8005894:	b2da      	uxtb	r2, r3
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	687a      	ldr	r2, [r7, #4]
 80058a0:	4907      	ldr	r1, [pc, #28]	; (80058c0 <I2C_MasterRequestRead+0x194>)
 80058a2:	68f8      	ldr	r0, [r7, #12]
 80058a4:	f000 f8f9 	bl	8005a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80058a8:	4603      	mov	r3, r0
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d001      	beq.n	80058b2 <I2C_MasterRequestRead+0x186>
  {
    return HAL_ERROR;
 80058ae:	2301      	movs	r3, #1
 80058b0:	e000      	b.n	80058b4 <I2C_MasterRequestRead+0x188>
  }

  return HAL_OK;
 80058b2:	2300      	movs	r3, #0
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3718      	adds	r7, #24
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}
 80058bc:	00010008 	.word	0x00010008
 80058c0:	00010002 	.word	0x00010002

080058c4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b088      	sub	sp, #32
 80058c8:	af02      	add	r7, sp, #8
 80058ca:	60f8      	str	r0, [r7, #12]
 80058cc:	4608      	mov	r0, r1
 80058ce:	4611      	mov	r1, r2
 80058d0:	461a      	mov	r2, r3
 80058d2:	4603      	mov	r3, r0
 80058d4:	817b      	strh	r3, [r7, #10]
 80058d6:	460b      	mov	r3, r1
 80058d8:	813b      	strh	r3, [r7, #8]
 80058da:	4613      	mov	r3, r2
 80058dc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	681a      	ldr	r2, [r3, #0]
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80058ec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80058ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058f0:	9300      	str	r3, [sp, #0]
 80058f2:	6a3b      	ldr	r3, [r7, #32]
 80058f4:	2200      	movs	r2, #0
 80058f6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80058fa:	68f8      	ldr	r0, [r7, #12]
 80058fc:	f000 f876 	bl	80059ec <I2C_WaitOnFlagUntilTimeout>
 8005900:	4603      	mov	r3, r0
 8005902:	2b00      	cmp	r3, #0
 8005904:	d00c      	beq.n	8005920 <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005910:	2b00      	cmp	r3, #0
 8005912:	d003      	beq.n	800591c <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f44f 7200 	mov.w	r2, #512	; 0x200
 800591a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800591c:	2303      	movs	r3, #3
 800591e:	e05f      	b.n	80059e0 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005920:	897b      	ldrh	r3, [r7, #10]
 8005922:	b2db      	uxtb	r3, r3
 8005924:	461a      	mov	r2, r3
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800592e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005932:	6a3a      	ldr	r2, [r7, #32]
 8005934:	492c      	ldr	r1, [pc, #176]	; (80059e8 <I2C_RequestMemoryWrite+0x124>)
 8005936:	68f8      	ldr	r0, [r7, #12]
 8005938:	f000 f8af 	bl	8005a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800593c:	4603      	mov	r3, r0
 800593e:	2b00      	cmp	r3, #0
 8005940:	d001      	beq.n	8005946 <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 8005942:	2301      	movs	r3, #1
 8005944:	e04c      	b.n	80059e0 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005946:	2300      	movs	r3, #0
 8005948:	617b      	str	r3, [r7, #20]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	695b      	ldr	r3, [r3, #20]
 8005950:	617b      	str	r3, [r7, #20]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	699b      	ldr	r3, [r3, #24]
 8005958:	617b      	str	r3, [r7, #20]
 800595a:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800595c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800595e:	6a39      	ldr	r1, [r7, #32]
 8005960:	68f8      	ldr	r0, [r7, #12]
 8005962:	f000 f919 	bl	8005b98 <I2C_WaitOnTXEFlagUntilTimeout>
 8005966:	4603      	mov	r3, r0
 8005968:	2b00      	cmp	r3, #0
 800596a:	d00d      	beq.n	8005988 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005970:	2b04      	cmp	r3, #4
 8005972:	d107      	bne.n	8005984 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	681a      	ldr	r2, [r3, #0]
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005982:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005984:	2301      	movs	r3, #1
 8005986:	e02b      	b.n	80059e0 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005988:	88fb      	ldrh	r3, [r7, #6]
 800598a:	2b01      	cmp	r3, #1
 800598c:	d105      	bne.n	800599a <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800598e:	893b      	ldrh	r3, [r7, #8]
 8005990:	b2da      	uxtb	r2, r3
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	611a      	str	r2, [r3, #16]
 8005998:	e021      	b.n	80059de <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800599a:	893b      	ldrh	r3, [r7, #8]
 800599c:	0a1b      	lsrs	r3, r3, #8
 800599e:	b29b      	uxth	r3, r3
 80059a0:	b2da      	uxtb	r2, r3
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059aa:	6a39      	ldr	r1, [r7, #32]
 80059ac:	68f8      	ldr	r0, [r7, #12]
 80059ae:	f000 f8f3 	bl	8005b98 <I2C_WaitOnTXEFlagUntilTimeout>
 80059b2:	4603      	mov	r3, r0
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d00d      	beq.n	80059d4 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059bc:	2b04      	cmp	r3, #4
 80059be:	d107      	bne.n	80059d0 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059ce:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	e005      	b.n	80059e0 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80059d4:	893b      	ldrh	r3, [r7, #8]
 80059d6:	b2da      	uxtb	r2, r3
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80059de:	2300      	movs	r3, #0
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	3718      	adds	r7, #24
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}
 80059e8:	00010002 	.word	0x00010002

080059ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b084      	sub	sp, #16
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	60f8      	str	r0, [r7, #12]
 80059f4:	60b9      	str	r1, [r7, #8]
 80059f6:	603b      	str	r3, [r7, #0]
 80059f8:	4613      	mov	r3, r2
 80059fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80059fc:	e025      	b.n	8005a4a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a04:	d021      	beq.n	8005a4a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a06:	f7fd fd63 	bl	80034d0 <HAL_GetTick>
 8005a0a:	4602      	mov	r2, r0
 8005a0c:	69bb      	ldr	r3, [r7, #24]
 8005a0e:	1ad3      	subs	r3, r2, r3
 8005a10:	683a      	ldr	r2, [r7, #0]
 8005a12:	429a      	cmp	r2, r3
 8005a14:	d302      	bcc.n	8005a1c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d116      	bne.n	8005a4a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2220      	movs	r2, #32
 8005a26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a36:	f043 0220 	orr.w	r2, r3, #32
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2200      	movs	r2, #0
 8005a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005a46:	2301      	movs	r3, #1
 8005a48:	e023      	b.n	8005a92 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	0c1b      	lsrs	r3, r3, #16
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d10d      	bne.n	8005a70 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	695b      	ldr	r3, [r3, #20]
 8005a5a:	43da      	mvns	r2, r3
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	4013      	ands	r3, r2
 8005a60:	b29b      	uxth	r3, r3
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	bf0c      	ite	eq
 8005a66:	2301      	moveq	r3, #1
 8005a68:	2300      	movne	r3, #0
 8005a6a:	b2db      	uxtb	r3, r3
 8005a6c:	461a      	mov	r2, r3
 8005a6e:	e00c      	b.n	8005a8a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	699b      	ldr	r3, [r3, #24]
 8005a76:	43da      	mvns	r2, r3
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	4013      	ands	r3, r2
 8005a7c:	b29b      	uxth	r3, r3
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	bf0c      	ite	eq
 8005a82:	2301      	moveq	r3, #1
 8005a84:	2300      	movne	r3, #0
 8005a86:	b2db      	uxtb	r3, r3
 8005a88:	461a      	mov	r2, r3
 8005a8a:	79fb      	ldrb	r3, [r7, #7]
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	d0b6      	beq.n	80059fe <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005a90:	2300      	movs	r3, #0
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	3710      	adds	r7, #16
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}

08005a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005a9a:	b580      	push	{r7, lr}
 8005a9c:	b084      	sub	sp, #16
 8005a9e:	af00      	add	r7, sp, #0
 8005aa0:	60f8      	str	r0, [r7, #12]
 8005aa2:	60b9      	str	r1, [r7, #8]
 8005aa4:	607a      	str	r2, [r7, #4]
 8005aa6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005aa8:	e051      	b.n	8005b4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	695b      	ldr	r3, [r3, #20]
 8005ab0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ab4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ab8:	d123      	bne.n	8005b02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	681a      	ldr	r2, [r3, #0]
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ac8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005ad2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2220      	movs	r2, #32
 8005ade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aee:	f043 0204 	orr.w	r2, r3, #4
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2200      	movs	r2, #0
 8005afa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e046      	b.n	8005b90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b08:	d021      	beq.n	8005b4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b0a:	f7fd fce1 	bl	80034d0 <HAL_GetTick>
 8005b0e:	4602      	mov	r2, r0
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	1ad3      	subs	r3, r2, r3
 8005b14:	687a      	ldr	r2, [r7, #4]
 8005b16:	429a      	cmp	r2, r3
 8005b18:	d302      	bcc.n	8005b20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d116      	bne.n	8005b4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2200      	movs	r2, #0
 8005b24:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2220      	movs	r2, #32
 8005b2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2200      	movs	r2, #0
 8005b32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b3a:	f043 0220 	orr.w	r2, r3, #32
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2200      	movs	r2, #0
 8005b46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e020      	b.n	8005b90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	0c1b      	lsrs	r3, r3, #16
 8005b52:	b2db      	uxtb	r3, r3
 8005b54:	2b01      	cmp	r3, #1
 8005b56:	d10c      	bne.n	8005b72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	695b      	ldr	r3, [r3, #20]
 8005b5e:	43da      	mvns	r2, r3
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	4013      	ands	r3, r2
 8005b64:	b29b      	uxth	r3, r3
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	bf14      	ite	ne
 8005b6a:	2301      	movne	r3, #1
 8005b6c:	2300      	moveq	r3, #0
 8005b6e:	b2db      	uxtb	r3, r3
 8005b70:	e00b      	b.n	8005b8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	699b      	ldr	r3, [r3, #24]
 8005b78:	43da      	mvns	r2, r3
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	4013      	ands	r3, r2
 8005b7e:	b29b      	uxth	r3, r3
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	bf14      	ite	ne
 8005b84:	2301      	movne	r3, #1
 8005b86:	2300      	moveq	r3, #0
 8005b88:	b2db      	uxtb	r3, r3
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d18d      	bne.n	8005aaa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005b8e:	2300      	movs	r3, #0
}
 8005b90:	4618      	mov	r0, r3
 8005b92:	3710      	adds	r7, #16
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}

08005b98 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b084      	sub	sp, #16
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	60f8      	str	r0, [r7, #12]
 8005ba0:	60b9      	str	r1, [r7, #8]
 8005ba2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ba4:	e02d      	b.n	8005c02 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005ba6:	68f8      	ldr	r0, [r7, #12]
 8005ba8:	f000 f8ce 	bl	8005d48 <I2C_IsAcknowledgeFailed>
 8005bac:	4603      	mov	r3, r0
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d001      	beq.n	8005bb6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e02d      	b.n	8005c12 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bbc:	d021      	beq.n	8005c02 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bbe:	f7fd fc87 	bl	80034d0 <HAL_GetTick>
 8005bc2:	4602      	mov	r2, r0
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	1ad3      	subs	r3, r2, r3
 8005bc8:	68ba      	ldr	r2, [r7, #8]
 8005bca:	429a      	cmp	r2, r3
 8005bcc:	d302      	bcc.n	8005bd4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d116      	bne.n	8005c02 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	2220      	movs	r2, #32
 8005bde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2200      	movs	r2, #0
 8005be6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bee:	f043 0220 	orr.w	r2, r3, #32
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005bfe:	2301      	movs	r3, #1
 8005c00:	e007      	b.n	8005c12 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	695b      	ldr	r3, [r3, #20]
 8005c08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c0c:	2b80      	cmp	r3, #128	; 0x80
 8005c0e:	d1ca      	bne.n	8005ba6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005c10:	2300      	movs	r3, #0
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3710      	adds	r7, #16
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}

08005c1a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c1a:	b580      	push	{r7, lr}
 8005c1c:	b084      	sub	sp, #16
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	60f8      	str	r0, [r7, #12]
 8005c22:	60b9      	str	r1, [r7, #8]
 8005c24:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005c26:	e02d      	b.n	8005c84 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005c28:	68f8      	ldr	r0, [r7, #12]
 8005c2a:	f000 f88d 	bl	8005d48 <I2C_IsAcknowledgeFailed>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d001      	beq.n	8005c38 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005c34:	2301      	movs	r3, #1
 8005c36:	e02d      	b.n	8005c94 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c3e:	d021      	beq.n	8005c84 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c40:	f7fd fc46 	bl	80034d0 <HAL_GetTick>
 8005c44:	4602      	mov	r2, r0
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	1ad3      	subs	r3, r2, r3
 8005c4a:	68ba      	ldr	r2, [r7, #8]
 8005c4c:	429a      	cmp	r2, r3
 8005c4e:	d302      	bcc.n	8005c56 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d116      	bne.n	8005c84 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	2220      	movs	r2, #32
 8005c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2200      	movs	r2, #0
 8005c68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c70:	f043 0220 	orr.w	r2, r3, #32
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005c80:	2301      	movs	r3, #1
 8005c82:	e007      	b.n	8005c94 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	695b      	ldr	r3, [r3, #20]
 8005c8a:	f003 0304 	and.w	r3, r3, #4
 8005c8e:	2b04      	cmp	r3, #4
 8005c90:	d1ca      	bne.n	8005c28 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005c92:	2300      	movs	r3, #0
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	3710      	adds	r7, #16
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}

08005c9c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b084      	sub	sp, #16
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	60f8      	str	r0, [r7, #12]
 8005ca4:	60b9      	str	r1, [r7, #8]
 8005ca6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005ca8:	e042      	b.n	8005d30 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	695b      	ldr	r3, [r3, #20]
 8005cb0:	f003 0310 	and.w	r3, r3, #16
 8005cb4:	2b10      	cmp	r3, #16
 8005cb6:	d119      	bne.n	8005cec <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f06f 0210 	mvn.w	r2, #16
 8005cc0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2220      	movs	r2, #32
 8005ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e029      	b.n	8005d40 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cec:	f7fd fbf0 	bl	80034d0 <HAL_GetTick>
 8005cf0:	4602      	mov	r2, r0
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	1ad3      	subs	r3, r2, r3
 8005cf6:	68ba      	ldr	r2, [r7, #8]
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	d302      	bcc.n	8005d02 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d116      	bne.n	8005d30 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2200      	movs	r2, #0
 8005d06:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2220      	movs	r2, #32
 8005d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	2200      	movs	r2, #0
 8005d14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d1c:	f043 0220 	orr.w	r2, r3, #32
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2200      	movs	r2, #0
 8005d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	e007      	b.n	8005d40 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	695b      	ldr	r3, [r3, #20]
 8005d36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d3a:	2b40      	cmp	r3, #64	; 0x40
 8005d3c:	d1b5      	bne.n	8005caa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005d3e:	2300      	movs	r3, #0
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	3710      	adds	r7, #16
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bd80      	pop	{r7, pc}

08005d48 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b083      	sub	sp, #12
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	695b      	ldr	r3, [r3, #20]
 8005d56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d5e:	d11b      	bne.n	8005d98 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005d68:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2220      	movs	r2, #32
 8005d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d84:	f043 0204 	orr.w	r2, r3, #4
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005d94:	2301      	movs	r3, #1
 8005d96:	e000      	b.n	8005d9a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005d98:	2300      	movs	r3, #0
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	370c      	adds	r7, #12
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da4:	4770      	bx	lr
	...

08005da8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b086      	sub	sp, #24
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d101      	bne.n	8005dba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005db6:	2301      	movs	r3, #1
 8005db8:	e25b      	b.n	8006272 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 0301 	and.w	r3, r3, #1
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d075      	beq.n	8005eb2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005dc6:	4ba3      	ldr	r3, [pc, #652]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	f003 030c 	and.w	r3, r3, #12
 8005dce:	2b04      	cmp	r3, #4
 8005dd0:	d00c      	beq.n	8005dec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005dd2:	4ba0      	ldr	r3, [pc, #640]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005dd4:	689b      	ldr	r3, [r3, #8]
 8005dd6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005dda:	2b08      	cmp	r3, #8
 8005ddc:	d112      	bne.n	8005e04 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005dde:	4b9d      	ldr	r3, [pc, #628]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005de6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005dea:	d10b      	bne.n	8005e04 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005dec:	4b99      	ldr	r3, [pc, #612]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d05b      	beq.n	8005eb0 <HAL_RCC_OscConfig+0x108>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d157      	bne.n	8005eb0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005e00:	2301      	movs	r3, #1
 8005e02:	e236      	b.n	8006272 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e0c:	d106      	bne.n	8005e1c <HAL_RCC_OscConfig+0x74>
 8005e0e:	4b91      	ldr	r3, [pc, #580]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a90      	ldr	r2, [pc, #576]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005e14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e18:	6013      	str	r3, [r2, #0]
 8005e1a:	e01d      	b.n	8005e58 <HAL_RCC_OscConfig+0xb0>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005e24:	d10c      	bne.n	8005e40 <HAL_RCC_OscConfig+0x98>
 8005e26:	4b8b      	ldr	r3, [pc, #556]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4a8a      	ldr	r2, [pc, #552]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005e2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005e30:	6013      	str	r3, [r2, #0]
 8005e32:	4b88      	ldr	r3, [pc, #544]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	4a87      	ldr	r2, [pc, #540]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005e38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e3c:	6013      	str	r3, [r2, #0]
 8005e3e:	e00b      	b.n	8005e58 <HAL_RCC_OscConfig+0xb0>
 8005e40:	4b84      	ldr	r3, [pc, #528]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a83      	ldr	r2, [pc, #524]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005e46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e4a:	6013      	str	r3, [r2, #0]
 8005e4c:	4b81      	ldr	r3, [pc, #516]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a80      	ldr	r2, [pc, #512]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005e52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005e56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d013      	beq.n	8005e88 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e60:	f7fd fb36 	bl	80034d0 <HAL_GetTick>
 8005e64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e66:	e008      	b.n	8005e7a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e68:	f7fd fb32 	bl	80034d0 <HAL_GetTick>
 8005e6c:	4602      	mov	r2, r0
 8005e6e:	693b      	ldr	r3, [r7, #16]
 8005e70:	1ad3      	subs	r3, r2, r3
 8005e72:	2b64      	cmp	r3, #100	; 0x64
 8005e74:	d901      	bls.n	8005e7a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005e76:	2303      	movs	r3, #3
 8005e78:	e1fb      	b.n	8006272 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e7a:	4b76      	ldr	r3, [pc, #472]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d0f0      	beq.n	8005e68 <HAL_RCC_OscConfig+0xc0>
 8005e86:	e014      	b.n	8005eb2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e88:	f7fd fb22 	bl	80034d0 <HAL_GetTick>
 8005e8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e8e:	e008      	b.n	8005ea2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e90:	f7fd fb1e 	bl	80034d0 <HAL_GetTick>
 8005e94:	4602      	mov	r2, r0
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	1ad3      	subs	r3, r2, r3
 8005e9a:	2b64      	cmp	r3, #100	; 0x64
 8005e9c:	d901      	bls.n	8005ea2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005e9e:	2303      	movs	r3, #3
 8005ea0:	e1e7      	b.n	8006272 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ea2:	4b6c      	ldr	r3, [pc, #432]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d1f0      	bne.n	8005e90 <HAL_RCC_OscConfig+0xe8>
 8005eae:	e000      	b.n	8005eb2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005eb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f003 0302 	and.w	r3, r3, #2
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d063      	beq.n	8005f86 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005ebe:	4b65      	ldr	r3, [pc, #404]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	f003 030c 	and.w	r3, r3, #12
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d00b      	beq.n	8005ee2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005eca:	4b62      	ldr	r3, [pc, #392]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005ecc:	689b      	ldr	r3, [r3, #8]
 8005ece:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005ed2:	2b08      	cmp	r3, #8
 8005ed4:	d11c      	bne.n	8005f10 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ed6:	4b5f      	ldr	r3, [pc, #380]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d116      	bne.n	8005f10 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ee2:	4b5c      	ldr	r3, [pc, #368]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f003 0302 	and.w	r3, r3, #2
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d005      	beq.n	8005efa <HAL_RCC_OscConfig+0x152>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	68db      	ldr	r3, [r3, #12]
 8005ef2:	2b01      	cmp	r3, #1
 8005ef4:	d001      	beq.n	8005efa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	e1bb      	b.n	8006272 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005efa:	4b56      	ldr	r3, [pc, #344]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	691b      	ldr	r3, [r3, #16]
 8005f06:	00db      	lsls	r3, r3, #3
 8005f08:	4952      	ldr	r1, [pc, #328]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f0e:	e03a      	b.n	8005f86 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	68db      	ldr	r3, [r3, #12]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d020      	beq.n	8005f5a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f18:	4b4f      	ldr	r3, [pc, #316]	; (8006058 <HAL_RCC_OscConfig+0x2b0>)
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f1e:	f7fd fad7 	bl	80034d0 <HAL_GetTick>
 8005f22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f24:	e008      	b.n	8005f38 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f26:	f7fd fad3 	bl	80034d0 <HAL_GetTick>
 8005f2a:	4602      	mov	r2, r0
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	1ad3      	subs	r3, r2, r3
 8005f30:	2b02      	cmp	r3, #2
 8005f32:	d901      	bls.n	8005f38 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005f34:	2303      	movs	r3, #3
 8005f36:	e19c      	b.n	8006272 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f38:	4b46      	ldr	r3, [pc, #280]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f003 0302 	and.w	r3, r3, #2
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d0f0      	beq.n	8005f26 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f44:	4b43      	ldr	r3, [pc, #268]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	691b      	ldr	r3, [r3, #16]
 8005f50:	00db      	lsls	r3, r3, #3
 8005f52:	4940      	ldr	r1, [pc, #256]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005f54:	4313      	orrs	r3, r2
 8005f56:	600b      	str	r3, [r1, #0]
 8005f58:	e015      	b.n	8005f86 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f5a:	4b3f      	ldr	r3, [pc, #252]	; (8006058 <HAL_RCC_OscConfig+0x2b0>)
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f60:	f7fd fab6 	bl	80034d0 <HAL_GetTick>
 8005f64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f66:	e008      	b.n	8005f7a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f68:	f7fd fab2 	bl	80034d0 <HAL_GetTick>
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	1ad3      	subs	r3, r2, r3
 8005f72:	2b02      	cmp	r3, #2
 8005f74:	d901      	bls.n	8005f7a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005f76:	2303      	movs	r3, #3
 8005f78:	e17b      	b.n	8006272 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f7a:	4b36      	ldr	r3, [pc, #216]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f003 0302 	and.w	r3, r3, #2
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d1f0      	bne.n	8005f68 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f003 0308 	and.w	r3, r3, #8
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d030      	beq.n	8005ff4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	695b      	ldr	r3, [r3, #20]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d016      	beq.n	8005fc8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f9a:	4b30      	ldr	r3, [pc, #192]	; (800605c <HAL_RCC_OscConfig+0x2b4>)
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fa0:	f7fd fa96 	bl	80034d0 <HAL_GetTick>
 8005fa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005fa6:	e008      	b.n	8005fba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005fa8:	f7fd fa92 	bl	80034d0 <HAL_GetTick>
 8005fac:	4602      	mov	r2, r0
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	1ad3      	subs	r3, r2, r3
 8005fb2:	2b02      	cmp	r3, #2
 8005fb4:	d901      	bls.n	8005fba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005fb6:	2303      	movs	r3, #3
 8005fb8:	e15b      	b.n	8006272 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005fba:	4b26      	ldr	r3, [pc, #152]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005fbc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005fbe:	f003 0302 	and.w	r3, r3, #2
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d0f0      	beq.n	8005fa8 <HAL_RCC_OscConfig+0x200>
 8005fc6:	e015      	b.n	8005ff4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005fc8:	4b24      	ldr	r3, [pc, #144]	; (800605c <HAL_RCC_OscConfig+0x2b4>)
 8005fca:	2200      	movs	r2, #0
 8005fcc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005fce:	f7fd fa7f 	bl	80034d0 <HAL_GetTick>
 8005fd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fd4:	e008      	b.n	8005fe8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005fd6:	f7fd fa7b 	bl	80034d0 <HAL_GetTick>
 8005fda:	4602      	mov	r2, r0
 8005fdc:	693b      	ldr	r3, [r7, #16]
 8005fde:	1ad3      	subs	r3, r2, r3
 8005fe0:	2b02      	cmp	r3, #2
 8005fe2:	d901      	bls.n	8005fe8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005fe4:	2303      	movs	r3, #3
 8005fe6:	e144      	b.n	8006272 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fe8:	4b1a      	ldr	r3, [pc, #104]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8005fea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005fec:	f003 0302 	and.w	r3, r3, #2
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d1f0      	bne.n	8005fd6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f003 0304 	and.w	r3, r3, #4
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	f000 80a0 	beq.w	8006142 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006002:	2300      	movs	r3, #0
 8006004:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006006:	4b13      	ldr	r3, [pc, #76]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8006008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800600a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800600e:	2b00      	cmp	r3, #0
 8006010:	d10f      	bne.n	8006032 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006012:	2300      	movs	r3, #0
 8006014:	60bb      	str	r3, [r7, #8]
 8006016:	4b0f      	ldr	r3, [pc, #60]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8006018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800601a:	4a0e      	ldr	r2, [pc, #56]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 800601c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006020:	6413      	str	r3, [r2, #64]	; 0x40
 8006022:	4b0c      	ldr	r3, [pc, #48]	; (8006054 <HAL_RCC_OscConfig+0x2ac>)
 8006024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006026:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800602a:	60bb      	str	r3, [r7, #8]
 800602c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800602e:	2301      	movs	r3, #1
 8006030:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006032:	4b0b      	ldr	r3, [pc, #44]	; (8006060 <HAL_RCC_OscConfig+0x2b8>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800603a:	2b00      	cmp	r3, #0
 800603c:	d121      	bne.n	8006082 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800603e:	4b08      	ldr	r3, [pc, #32]	; (8006060 <HAL_RCC_OscConfig+0x2b8>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4a07      	ldr	r2, [pc, #28]	; (8006060 <HAL_RCC_OscConfig+0x2b8>)
 8006044:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006048:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800604a:	f7fd fa41 	bl	80034d0 <HAL_GetTick>
 800604e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006050:	e011      	b.n	8006076 <HAL_RCC_OscConfig+0x2ce>
 8006052:	bf00      	nop
 8006054:	40023800 	.word	0x40023800
 8006058:	42470000 	.word	0x42470000
 800605c:	42470e80 	.word	0x42470e80
 8006060:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006064:	f7fd fa34 	bl	80034d0 <HAL_GetTick>
 8006068:	4602      	mov	r2, r0
 800606a:	693b      	ldr	r3, [r7, #16]
 800606c:	1ad3      	subs	r3, r2, r3
 800606e:	2b02      	cmp	r3, #2
 8006070:	d901      	bls.n	8006076 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006072:	2303      	movs	r3, #3
 8006074:	e0fd      	b.n	8006272 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006076:	4b81      	ldr	r3, [pc, #516]	; (800627c <HAL_RCC_OscConfig+0x4d4>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800607e:	2b00      	cmp	r3, #0
 8006080:	d0f0      	beq.n	8006064 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	2b01      	cmp	r3, #1
 8006088:	d106      	bne.n	8006098 <HAL_RCC_OscConfig+0x2f0>
 800608a:	4b7d      	ldr	r3, [pc, #500]	; (8006280 <HAL_RCC_OscConfig+0x4d8>)
 800608c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800608e:	4a7c      	ldr	r2, [pc, #496]	; (8006280 <HAL_RCC_OscConfig+0x4d8>)
 8006090:	f043 0301 	orr.w	r3, r3, #1
 8006094:	6713      	str	r3, [r2, #112]	; 0x70
 8006096:	e01c      	b.n	80060d2 <HAL_RCC_OscConfig+0x32a>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	689b      	ldr	r3, [r3, #8]
 800609c:	2b05      	cmp	r3, #5
 800609e:	d10c      	bne.n	80060ba <HAL_RCC_OscConfig+0x312>
 80060a0:	4b77      	ldr	r3, [pc, #476]	; (8006280 <HAL_RCC_OscConfig+0x4d8>)
 80060a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060a4:	4a76      	ldr	r2, [pc, #472]	; (8006280 <HAL_RCC_OscConfig+0x4d8>)
 80060a6:	f043 0304 	orr.w	r3, r3, #4
 80060aa:	6713      	str	r3, [r2, #112]	; 0x70
 80060ac:	4b74      	ldr	r3, [pc, #464]	; (8006280 <HAL_RCC_OscConfig+0x4d8>)
 80060ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060b0:	4a73      	ldr	r2, [pc, #460]	; (8006280 <HAL_RCC_OscConfig+0x4d8>)
 80060b2:	f043 0301 	orr.w	r3, r3, #1
 80060b6:	6713      	str	r3, [r2, #112]	; 0x70
 80060b8:	e00b      	b.n	80060d2 <HAL_RCC_OscConfig+0x32a>
 80060ba:	4b71      	ldr	r3, [pc, #452]	; (8006280 <HAL_RCC_OscConfig+0x4d8>)
 80060bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060be:	4a70      	ldr	r2, [pc, #448]	; (8006280 <HAL_RCC_OscConfig+0x4d8>)
 80060c0:	f023 0301 	bic.w	r3, r3, #1
 80060c4:	6713      	str	r3, [r2, #112]	; 0x70
 80060c6:	4b6e      	ldr	r3, [pc, #440]	; (8006280 <HAL_RCC_OscConfig+0x4d8>)
 80060c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060ca:	4a6d      	ldr	r2, [pc, #436]	; (8006280 <HAL_RCC_OscConfig+0x4d8>)
 80060cc:	f023 0304 	bic.w	r3, r3, #4
 80060d0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d015      	beq.n	8006106 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060da:	f7fd f9f9 	bl	80034d0 <HAL_GetTick>
 80060de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060e0:	e00a      	b.n	80060f8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060e2:	f7fd f9f5 	bl	80034d0 <HAL_GetTick>
 80060e6:	4602      	mov	r2, r0
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	1ad3      	subs	r3, r2, r3
 80060ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d901      	bls.n	80060f8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80060f4:	2303      	movs	r3, #3
 80060f6:	e0bc      	b.n	8006272 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060f8:	4b61      	ldr	r3, [pc, #388]	; (8006280 <HAL_RCC_OscConfig+0x4d8>)
 80060fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060fc:	f003 0302 	and.w	r3, r3, #2
 8006100:	2b00      	cmp	r3, #0
 8006102:	d0ee      	beq.n	80060e2 <HAL_RCC_OscConfig+0x33a>
 8006104:	e014      	b.n	8006130 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006106:	f7fd f9e3 	bl	80034d0 <HAL_GetTick>
 800610a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800610c:	e00a      	b.n	8006124 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800610e:	f7fd f9df 	bl	80034d0 <HAL_GetTick>
 8006112:	4602      	mov	r2, r0
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	1ad3      	subs	r3, r2, r3
 8006118:	f241 3288 	movw	r2, #5000	; 0x1388
 800611c:	4293      	cmp	r3, r2
 800611e:	d901      	bls.n	8006124 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006120:	2303      	movs	r3, #3
 8006122:	e0a6      	b.n	8006272 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006124:	4b56      	ldr	r3, [pc, #344]	; (8006280 <HAL_RCC_OscConfig+0x4d8>)
 8006126:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006128:	f003 0302 	and.w	r3, r3, #2
 800612c:	2b00      	cmp	r3, #0
 800612e:	d1ee      	bne.n	800610e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006130:	7dfb      	ldrb	r3, [r7, #23]
 8006132:	2b01      	cmp	r3, #1
 8006134:	d105      	bne.n	8006142 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006136:	4b52      	ldr	r3, [pc, #328]	; (8006280 <HAL_RCC_OscConfig+0x4d8>)
 8006138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800613a:	4a51      	ldr	r2, [pc, #324]	; (8006280 <HAL_RCC_OscConfig+0x4d8>)
 800613c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006140:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	699b      	ldr	r3, [r3, #24]
 8006146:	2b00      	cmp	r3, #0
 8006148:	f000 8092 	beq.w	8006270 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800614c:	4b4c      	ldr	r3, [pc, #304]	; (8006280 <HAL_RCC_OscConfig+0x4d8>)
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	f003 030c 	and.w	r3, r3, #12
 8006154:	2b08      	cmp	r3, #8
 8006156:	d05c      	beq.n	8006212 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	699b      	ldr	r3, [r3, #24]
 800615c:	2b02      	cmp	r3, #2
 800615e:	d141      	bne.n	80061e4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006160:	4b48      	ldr	r3, [pc, #288]	; (8006284 <HAL_RCC_OscConfig+0x4dc>)
 8006162:	2200      	movs	r2, #0
 8006164:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006166:	f7fd f9b3 	bl	80034d0 <HAL_GetTick>
 800616a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800616c:	e008      	b.n	8006180 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800616e:	f7fd f9af 	bl	80034d0 <HAL_GetTick>
 8006172:	4602      	mov	r2, r0
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	1ad3      	subs	r3, r2, r3
 8006178:	2b02      	cmp	r3, #2
 800617a:	d901      	bls.n	8006180 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800617c:	2303      	movs	r3, #3
 800617e:	e078      	b.n	8006272 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006180:	4b3f      	ldr	r3, [pc, #252]	; (8006280 <HAL_RCC_OscConfig+0x4d8>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006188:	2b00      	cmp	r3, #0
 800618a:	d1f0      	bne.n	800616e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	69da      	ldr	r2, [r3, #28]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6a1b      	ldr	r3, [r3, #32]
 8006194:	431a      	orrs	r2, r3
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800619a:	019b      	lsls	r3, r3, #6
 800619c:	431a      	orrs	r2, r3
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061a2:	085b      	lsrs	r3, r3, #1
 80061a4:	3b01      	subs	r3, #1
 80061a6:	041b      	lsls	r3, r3, #16
 80061a8:	431a      	orrs	r2, r3
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061ae:	061b      	lsls	r3, r3, #24
 80061b0:	4933      	ldr	r1, [pc, #204]	; (8006280 <HAL_RCC_OscConfig+0x4d8>)
 80061b2:	4313      	orrs	r3, r2
 80061b4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061b6:	4b33      	ldr	r3, [pc, #204]	; (8006284 <HAL_RCC_OscConfig+0x4dc>)
 80061b8:	2201      	movs	r2, #1
 80061ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061bc:	f7fd f988 	bl	80034d0 <HAL_GetTick>
 80061c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061c2:	e008      	b.n	80061d6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061c4:	f7fd f984 	bl	80034d0 <HAL_GetTick>
 80061c8:	4602      	mov	r2, r0
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	1ad3      	subs	r3, r2, r3
 80061ce:	2b02      	cmp	r3, #2
 80061d0:	d901      	bls.n	80061d6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80061d2:	2303      	movs	r3, #3
 80061d4:	e04d      	b.n	8006272 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061d6:	4b2a      	ldr	r3, [pc, #168]	; (8006280 <HAL_RCC_OscConfig+0x4d8>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d0f0      	beq.n	80061c4 <HAL_RCC_OscConfig+0x41c>
 80061e2:	e045      	b.n	8006270 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061e4:	4b27      	ldr	r3, [pc, #156]	; (8006284 <HAL_RCC_OscConfig+0x4dc>)
 80061e6:	2200      	movs	r2, #0
 80061e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061ea:	f7fd f971 	bl	80034d0 <HAL_GetTick>
 80061ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061f0:	e008      	b.n	8006204 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061f2:	f7fd f96d 	bl	80034d0 <HAL_GetTick>
 80061f6:	4602      	mov	r2, r0
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	1ad3      	subs	r3, r2, r3
 80061fc:	2b02      	cmp	r3, #2
 80061fe:	d901      	bls.n	8006204 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006200:	2303      	movs	r3, #3
 8006202:	e036      	b.n	8006272 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006204:	4b1e      	ldr	r3, [pc, #120]	; (8006280 <HAL_RCC_OscConfig+0x4d8>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800620c:	2b00      	cmp	r3, #0
 800620e:	d1f0      	bne.n	80061f2 <HAL_RCC_OscConfig+0x44a>
 8006210:	e02e      	b.n	8006270 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	699b      	ldr	r3, [r3, #24]
 8006216:	2b01      	cmp	r3, #1
 8006218:	d101      	bne.n	800621e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800621a:	2301      	movs	r3, #1
 800621c:	e029      	b.n	8006272 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800621e:	4b18      	ldr	r3, [pc, #96]	; (8006280 <HAL_RCC_OscConfig+0x4d8>)
 8006220:	685b      	ldr	r3, [r3, #4]
 8006222:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	69db      	ldr	r3, [r3, #28]
 800622e:	429a      	cmp	r2, r3
 8006230:	d11c      	bne.n	800626c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800623c:	429a      	cmp	r2, r3
 800623e:	d115      	bne.n	800626c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006240:	68fa      	ldr	r2, [r7, #12]
 8006242:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006246:	4013      	ands	r3, r2
 8006248:	687a      	ldr	r2, [r7, #4]
 800624a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800624c:	4293      	cmp	r3, r2
 800624e:	d10d      	bne.n	800626c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800625a:	429a      	cmp	r2, r3
 800625c:	d106      	bne.n	800626c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006268:	429a      	cmp	r2, r3
 800626a:	d001      	beq.n	8006270 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800626c:	2301      	movs	r3, #1
 800626e:	e000      	b.n	8006272 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8006270:	2300      	movs	r3, #0
}
 8006272:	4618      	mov	r0, r3
 8006274:	3718      	adds	r7, #24
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}
 800627a:	bf00      	nop
 800627c:	40007000 	.word	0x40007000
 8006280:	40023800 	.word	0x40023800
 8006284:	42470060 	.word	0x42470060

08006288 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b084      	sub	sp, #16
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d101      	bne.n	800629c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006298:	2301      	movs	r3, #1
 800629a:	e0cc      	b.n	8006436 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800629c:	4b68      	ldr	r3, [pc, #416]	; (8006440 <HAL_RCC_ClockConfig+0x1b8>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f003 030f 	and.w	r3, r3, #15
 80062a4:	683a      	ldr	r2, [r7, #0]
 80062a6:	429a      	cmp	r2, r3
 80062a8:	d90c      	bls.n	80062c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062aa:	4b65      	ldr	r3, [pc, #404]	; (8006440 <HAL_RCC_ClockConfig+0x1b8>)
 80062ac:	683a      	ldr	r2, [r7, #0]
 80062ae:	b2d2      	uxtb	r2, r2
 80062b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80062b2:	4b63      	ldr	r3, [pc, #396]	; (8006440 <HAL_RCC_ClockConfig+0x1b8>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f003 030f 	and.w	r3, r3, #15
 80062ba:	683a      	ldr	r2, [r7, #0]
 80062bc:	429a      	cmp	r2, r3
 80062be:	d001      	beq.n	80062c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80062c0:	2301      	movs	r3, #1
 80062c2:	e0b8      	b.n	8006436 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f003 0302 	and.w	r3, r3, #2
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d020      	beq.n	8006312 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f003 0304 	and.w	r3, r3, #4
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d005      	beq.n	80062e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80062dc:	4b59      	ldr	r3, [pc, #356]	; (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 80062de:	689b      	ldr	r3, [r3, #8]
 80062e0:	4a58      	ldr	r2, [pc, #352]	; (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 80062e2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80062e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f003 0308 	and.w	r3, r3, #8
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d005      	beq.n	8006300 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80062f4:	4b53      	ldr	r3, [pc, #332]	; (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	4a52      	ldr	r2, [pc, #328]	; (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 80062fa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80062fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006300:	4b50      	ldr	r3, [pc, #320]	; (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 8006302:	689b      	ldr	r3, [r3, #8]
 8006304:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	689b      	ldr	r3, [r3, #8]
 800630c:	494d      	ldr	r1, [pc, #308]	; (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 800630e:	4313      	orrs	r3, r2
 8006310:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f003 0301 	and.w	r3, r3, #1
 800631a:	2b00      	cmp	r3, #0
 800631c:	d044      	beq.n	80063a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	685b      	ldr	r3, [r3, #4]
 8006322:	2b01      	cmp	r3, #1
 8006324:	d107      	bne.n	8006336 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006326:	4b47      	ldr	r3, [pc, #284]	; (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800632e:	2b00      	cmp	r3, #0
 8006330:	d119      	bne.n	8006366 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	e07f      	b.n	8006436 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	2b02      	cmp	r3, #2
 800633c:	d003      	beq.n	8006346 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006342:	2b03      	cmp	r3, #3
 8006344:	d107      	bne.n	8006356 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006346:	4b3f      	ldr	r3, [pc, #252]	; (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800634e:	2b00      	cmp	r3, #0
 8006350:	d109      	bne.n	8006366 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	e06f      	b.n	8006436 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006356:	4b3b      	ldr	r3, [pc, #236]	; (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f003 0302 	and.w	r3, r3, #2
 800635e:	2b00      	cmp	r3, #0
 8006360:	d101      	bne.n	8006366 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006362:	2301      	movs	r3, #1
 8006364:	e067      	b.n	8006436 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006366:	4b37      	ldr	r3, [pc, #220]	; (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	f023 0203 	bic.w	r2, r3, #3
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	4934      	ldr	r1, [pc, #208]	; (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 8006374:	4313      	orrs	r3, r2
 8006376:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006378:	f7fd f8aa 	bl	80034d0 <HAL_GetTick>
 800637c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800637e:	e00a      	b.n	8006396 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006380:	f7fd f8a6 	bl	80034d0 <HAL_GetTick>
 8006384:	4602      	mov	r2, r0
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	1ad3      	subs	r3, r2, r3
 800638a:	f241 3288 	movw	r2, #5000	; 0x1388
 800638e:	4293      	cmp	r3, r2
 8006390:	d901      	bls.n	8006396 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006392:	2303      	movs	r3, #3
 8006394:	e04f      	b.n	8006436 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006396:	4b2b      	ldr	r3, [pc, #172]	; (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 8006398:	689b      	ldr	r3, [r3, #8]
 800639a:	f003 020c 	and.w	r2, r3, #12
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	685b      	ldr	r3, [r3, #4]
 80063a2:	009b      	lsls	r3, r3, #2
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d1eb      	bne.n	8006380 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80063a8:	4b25      	ldr	r3, [pc, #148]	; (8006440 <HAL_RCC_ClockConfig+0x1b8>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f003 030f 	and.w	r3, r3, #15
 80063b0:	683a      	ldr	r2, [r7, #0]
 80063b2:	429a      	cmp	r2, r3
 80063b4:	d20c      	bcs.n	80063d0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063b6:	4b22      	ldr	r3, [pc, #136]	; (8006440 <HAL_RCC_ClockConfig+0x1b8>)
 80063b8:	683a      	ldr	r2, [r7, #0]
 80063ba:	b2d2      	uxtb	r2, r2
 80063bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80063be:	4b20      	ldr	r3, [pc, #128]	; (8006440 <HAL_RCC_ClockConfig+0x1b8>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f003 030f 	and.w	r3, r3, #15
 80063c6:	683a      	ldr	r2, [r7, #0]
 80063c8:	429a      	cmp	r2, r3
 80063ca:	d001      	beq.n	80063d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80063cc:	2301      	movs	r3, #1
 80063ce:	e032      	b.n	8006436 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f003 0304 	and.w	r3, r3, #4
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d008      	beq.n	80063ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80063dc:	4b19      	ldr	r3, [pc, #100]	; (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 80063de:	689b      	ldr	r3, [r3, #8]
 80063e0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	68db      	ldr	r3, [r3, #12]
 80063e8:	4916      	ldr	r1, [pc, #88]	; (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 80063ea:	4313      	orrs	r3, r2
 80063ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f003 0308 	and.w	r3, r3, #8
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d009      	beq.n	800640e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80063fa:	4b12      	ldr	r3, [pc, #72]	; (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 80063fc:	689b      	ldr	r3, [r3, #8]
 80063fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	691b      	ldr	r3, [r3, #16]
 8006406:	00db      	lsls	r3, r3, #3
 8006408:	490e      	ldr	r1, [pc, #56]	; (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 800640a:	4313      	orrs	r3, r2
 800640c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800640e:	f000 f821 	bl	8006454 <HAL_RCC_GetSysClockFreq>
 8006412:	4601      	mov	r1, r0
 8006414:	4b0b      	ldr	r3, [pc, #44]	; (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	091b      	lsrs	r3, r3, #4
 800641a:	f003 030f 	and.w	r3, r3, #15
 800641e:	4a0a      	ldr	r2, [pc, #40]	; (8006448 <HAL_RCC_ClockConfig+0x1c0>)
 8006420:	5cd3      	ldrb	r3, [r2, r3]
 8006422:	fa21 f303 	lsr.w	r3, r1, r3
 8006426:	4a09      	ldr	r2, [pc, #36]	; (800644c <HAL_RCC_ClockConfig+0x1c4>)
 8006428:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800642a:	4b09      	ldr	r3, [pc, #36]	; (8006450 <HAL_RCC_ClockConfig+0x1c8>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	4618      	mov	r0, r3
 8006430:	f7fd f80a 	bl	8003448 <HAL_InitTick>

  return HAL_OK;
 8006434:	2300      	movs	r3, #0
}
 8006436:	4618      	mov	r0, r3
 8006438:	3710      	adds	r7, #16
 800643a:	46bd      	mov	sp, r7
 800643c:	bd80      	pop	{r7, pc}
 800643e:	bf00      	nop
 8006440:	40023c00 	.word	0x40023c00
 8006444:	40023800 	.word	0x40023800
 8006448:	0800c380 	.word	0x0800c380
 800644c:	2000001c 	.word	0x2000001c
 8006450:	20000020 	.word	0x20000020

08006454 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006456:	b085      	sub	sp, #20
 8006458:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800645a:	2300      	movs	r3, #0
 800645c:	607b      	str	r3, [r7, #4]
 800645e:	2300      	movs	r3, #0
 8006460:	60fb      	str	r3, [r7, #12]
 8006462:	2300      	movs	r3, #0
 8006464:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006466:	2300      	movs	r3, #0
 8006468:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800646a:	4b63      	ldr	r3, [pc, #396]	; (80065f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	f003 030c 	and.w	r3, r3, #12
 8006472:	2b04      	cmp	r3, #4
 8006474:	d007      	beq.n	8006486 <HAL_RCC_GetSysClockFreq+0x32>
 8006476:	2b08      	cmp	r3, #8
 8006478:	d008      	beq.n	800648c <HAL_RCC_GetSysClockFreq+0x38>
 800647a:	2b00      	cmp	r3, #0
 800647c:	f040 80b4 	bne.w	80065e8 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006480:	4b5e      	ldr	r3, [pc, #376]	; (80065fc <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006482:	60bb      	str	r3, [r7, #8]
       break;
 8006484:	e0b3      	b.n	80065ee <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006486:	4b5d      	ldr	r3, [pc, #372]	; (80065fc <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006488:	60bb      	str	r3, [r7, #8]
      break;
 800648a:	e0b0      	b.n	80065ee <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800648c:	4b5a      	ldr	r3, [pc, #360]	; (80065f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006494:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006496:	4b58      	ldr	r3, [pc, #352]	; (80065f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d04a      	beq.n	8006538 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80064a2:	4b55      	ldr	r3, [pc, #340]	; (80065f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80064a4:	685b      	ldr	r3, [r3, #4]
 80064a6:	099b      	lsrs	r3, r3, #6
 80064a8:	f04f 0400 	mov.w	r4, #0
 80064ac:	f240 11ff 	movw	r1, #511	; 0x1ff
 80064b0:	f04f 0200 	mov.w	r2, #0
 80064b4:	ea03 0501 	and.w	r5, r3, r1
 80064b8:	ea04 0602 	and.w	r6, r4, r2
 80064bc:	4629      	mov	r1, r5
 80064be:	4632      	mov	r2, r6
 80064c0:	f04f 0300 	mov.w	r3, #0
 80064c4:	f04f 0400 	mov.w	r4, #0
 80064c8:	0154      	lsls	r4, r2, #5
 80064ca:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80064ce:	014b      	lsls	r3, r1, #5
 80064d0:	4619      	mov	r1, r3
 80064d2:	4622      	mov	r2, r4
 80064d4:	1b49      	subs	r1, r1, r5
 80064d6:	eb62 0206 	sbc.w	r2, r2, r6
 80064da:	f04f 0300 	mov.w	r3, #0
 80064de:	f04f 0400 	mov.w	r4, #0
 80064e2:	0194      	lsls	r4, r2, #6
 80064e4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80064e8:	018b      	lsls	r3, r1, #6
 80064ea:	1a5b      	subs	r3, r3, r1
 80064ec:	eb64 0402 	sbc.w	r4, r4, r2
 80064f0:	f04f 0100 	mov.w	r1, #0
 80064f4:	f04f 0200 	mov.w	r2, #0
 80064f8:	00e2      	lsls	r2, r4, #3
 80064fa:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80064fe:	00d9      	lsls	r1, r3, #3
 8006500:	460b      	mov	r3, r1
 8006502:	4614      	mov	r4, r2
 8006504:	195b      	adds	r3, r3, r5
 8006506:	eb44 0406 	adc.w	r4, r4, r6
 800650a:	f04f 0100 	mov.w	r1, #0
 800650e:	f04f 0200 	mov.w	r2, #0
 8006512:	02a2      	lsls	r2, r4, #10
 8006514:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006518:	0299      	lsls	r1, r3, #10
 800651a:	460b      	mov	r3, r1
 800651c:	4614      	mov	r4, r2
 800651e:	4618      	mov	r0, r3
 8006520:	4621      	mov	r1, r4
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	f04f 0400 	mov.w	r4, #0
 8006528:	461a      	mov	r2, r3
 800652a:	4623      	mov	r3, r4
 800652c:	f7fa fbac 	bl	8000c88 <__aeabi_uldivmod>
 8006530:	4603      	mov	r3, r0
 8006532:	460c      	mov	r4, r1
 8006534:	60fb      	str	r3, [r7, #12]
 8006536:	e049      	b.n	80065cc <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006538:	4b2f      	ldr	r3, [pc, #188]	; (80065f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	099b      	lsrs	r3, r3, #6
 800653e:	f04f 0400 	mov.w	r4, #0
 8006542:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006546:	f04f 0200 	mov.w	r2, #0
 800654a:	ea03 0501 	and.w	r5, r3, r1
 800654e:	ea04 0602 	and.w	r6, r4, r2
 8006552:	4629      	mov	r1, r5
 8006554:	4632      	mov	r2, r6
 8006556:	f04f 0300 	mov.w	r3, #0
 800655a:	f04f 0400 	mov.w	r4, #0
 800655e:	0154      	lsls	r4, r2, #5
 8006560:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006564:	014b      	lsls	r3, r1, #5
 8006566:	4619      	mov	r1, r3
 8006568:	4622      	mov	r2, r4
 800656a:	1b49      	subs	r1, r1, r5
 800656c:	eb62 0206 	sbc.w	r2, r2, r6
 8006570:	f04f 0300 	mov.w	r3, #0
 8006574:	f04f 0400 	mov.w	r4, #0
 8006578:	0194      	lsls	r4, r2, #6
 800657a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800657e:	018b      	lsls	r3, r1, #6
 8006580:	1a5b      	subs	r3, r3, r1
 8006582:	eb64 0402 	sbc.w	r4, r4, r2
 8006586:	f04f 0100 	mov.w	r1, #0
 800658a:	f04f 0200 	mov.w	r2, #0
 800658e:	00e2      	lsls	r2, r4, #3
 8006590:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006594:	00d9      	lsls	r1, r3, #3
 8006596:	460b      	mov	r3, r1
 8006598:	4614      	mov	r4, r2
 800659a:	195b      	adds	r3, r3, r5
 800659c:	eb44 0406 	adc.w	r4, r4, r6
 80065a0:	f04f 0100 	mov.w	r1, #0
 80065a4:	f04f 0200 	mov.w	r2, #0
 80065a8:	02a2      	lsls	r2, r4, #10
 80065aa:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80065ae:	0299      	lsls	r1, r3, #10
 80065b0:	460b      	mov	r3, r1
 80065b2:	4614      	mov	r4, r2
 80065b4:	4618      	mov	r0, r3
 80065b6:	4621      	mov	r1, r4
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	f04f 0400 	mov.w	r4, #0
 80065be:	461a      	mov	r2, r3
 80065c0:	4623      	mov	r3, r4
 80065c2:	f7fa fb61 	bl	8000c88 <__aeabi_uldivmod>
 80065c6:	4603      	mov	r3, r0
 80065c8:	460c      	mov	r4, r1
 80065ca:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80065cc:	4b0a      	ldr	r3, [pc, #40]	; (80065f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80065ce:	685b      	ldr	r3, [r3, #4]
 80065d0:	0c1b      	lsrs	r3, r3, #16
 80065d2:	f003 0303 	and.w	r3, r3, #3
 80065d6:	3301      	adds	r3, #1
 80065d8:	005b      	lsls	r3, r3, #1
 80065da:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80065dc:	68fa      	ldr	r2, [r7, #12]
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80065e4:	60bb      	str	r3, [r7, #8]
      break;
 80065e6:	e002      	b.n	80065ee <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80065e8:	4b04      	ldr	r3, [pc, #16]	; (80065fc <HAL_RCC_GetSysClockFreq+0x1a8>)
 80065ea:	60bb      	str	r3, [r7, #8]
      break;
 80065ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80065ee:	68bb      	ldr	r3, [r7, #8]
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3714      	adds	r7, #20
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80065f8:	40023800 	.word	0x40023800
 80065fc:	00f42400 	.word	0x00f42400

08006600 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006600:	b480      	push	{r7}
 8006602:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006604:	4b03      	ldr	r3, [pc, #12]	; (8006614 <HAL_RCC_GetHCLKFreq+0x14>)
 8006606:	681b      	ldr	r3, [r3, #0]
}
 8006608:	4618      	mov	r0, r3
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr
 8006612:	bf00      	nop
 8006614:	2000001c 	.word	0x2000001c

08006618 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800661c:	f7ff fff0 	bl	8006600 <HAL_RCC_GetHCLKFreq>
 8006620:	4601      	mov	r1, r0
 8006622:	4b05      	ldr	r3, [pc, #20]	; (8006638 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	0a9b      	lsrs	r3, r3, #10
 8006628:	f003 0307 	and.w	r3, r3, #7
 800662c:	4a03      	ldr	r2, [pc, #12]	; (800663c <HAL_RCC_GetPCLK1Freq+0x24>)
 800662e:	5cd3      	ldrb	r3, [r2, r3]
 8006630:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006634:	4618      	mov	r0, r3
 8006636:	bd80      	pop	{r7, pc}
 8006638:	40023800 	.word	0x40023800
 800663c:	0800c390 	.word	0x0800c390

08006640 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006644:	f7ff ffdc 	bl	8006600 <HAL_RCC_GetHCLKFreq>
 8006648:	4601      	mov	r1, r0
 800664a:	4b05      	ldr	r3, [pc, #20]	; (8006660 <HAL_RCC_GetPCLK2Freq+0x20>)
 800664c:	689b      	ldr	r3, [r3, #8]
 800664e:	0b5b      	lsrs	r3, r3, #13
 8006650:	f003 0307 	and.w	r3, r3, #7
 8006654:	4a03      	ldr	r2, [pc, #12]	; (8006664 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006656:	5cd3      	ldrb	r3, [r2, r3]
 8006658:	fa21 f303 	lsr.w	r3, r1, r3
}
 800665c:	4618      	mov	r0, r3
 800665e:	bd80      	pop	{r7, pc}
 8006660:	40023800 	.word	0x40023800
 8006664:	0800c390 	.word	0x0800c390

08006668 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b082      	sub	sp, #8
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d101      	bne.n	800667a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006676:	2301      	movs	r3, #1
 8006678:	e01d      	b.n	80066b6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006680:	b2db      	uxtb	r3, r3
 8006682:	2b00      	cmp	r3, #0
 8006684:	d106      	bne.n	8006694 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2200      	movs	r2, #0
 800668a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f7fc fb54 	bl	8002d3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2202      	movs	r2, #2
 8006698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	3304      	adds	r3, #4
 80066a4:	4619      	mov	r1, r3
 80066a6:	4610      	mov	r0, r2
 80066a8:	f000 f9fa 	bl	8006aa0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2201      	movs	r2, #1
 80066b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066b4:	2300      	movs	r3, #0
}
 80066b6:	4618      	mov	r0, r3
 80066b8:	3708      	adds	r7, #8
 80066ba:	46bd      	mov	sp, r7
 80066bc:	bd80      	pop	{r7, pc}

080066be <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80066be:	b580      	push	{r7, lr}
 80066c0:	b082      	sub	sp, #8
 80066c2:	af00      	add	r7, sp, #0
 80066c4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d101      	bne.n	80066d0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80066cc:	2301      	movs	r3, #1
 80066ce:	e01d      	b.n	800670c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066d6:	b2db      	uxtb	r3, r3
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d106      	bne.n	80066ea <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2200      	movs	r2, #0
 80066e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80066e4:	6878      	ldr	r0, [r7, #4]
 80066e6:	f000 f815 	bl	8006714 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2202      	movs	r2, #2
 80066ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681a      	ldr	r2, [r3, #0]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	3304      	adds	r3, #4
 80066fa:	4619      	mov	r1, r3
 80066fc:	4610      	mov	r0, r2
 80066fe:	f000 f9cf 	bl	8006aa0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2201      	movs	r2, #1
 8006706:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800670a:	2300      	movs	r3, #0
}
 800670c:	4618      	mov	r0, r3
 800670e:	3708      	adds	r7, #8
 8006710:	46bd      	mov	sp, r7
 8006712:	bd80      	pop	{r7, pc}

08006714 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006714:	b480      	push	{r7}
 8006716:	b083      	sub	sp, #12
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800671c:	bf00      	nop
 800671e:	370c      	adds	r7, #12
 8006720:	46bd      	mov	sp, r7
 8006722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006726:	4770      	bx	lr

08006728 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b084      	sub	sp, #16
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
 8006730:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	2201      	movs	r2, #1
 8006738:	6839      	ldr	r1, [r7, #0]
 800673a:	4618      	mov	r0, r3
 800673c:	f000 fc9a 	bl	8007074 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4a15      	ldr	r2, [pc, #84]	; (800679c <HAL_TIM_PWM_Start+0x74>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d004      	beq.n	8006754 <HAL_TIM_PWM_Start+0x2c>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	4a14      	ldr	r2, [pc, #80]	; (80067a0 <HAL_TIM_PWM_Start+0x78>)
 8006750:	4293      	cmp	r3, r2
 8006752:	d101      	bne.n	8006758 <HAL_TIM_PWM_Start+0x30>
 8006754:	2301      	movs	r3, #1
 8006756:	e000      	b.n	800675a <HAL_TIM_PWM_Start+0x32>
 8006758:	2300      	movs	r3, #0
 800675a:	2b00      	cmp	r3, #0
 800675c:	d007      	beq.n	800676e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800676c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	689b      	ldr	r3, [r3, #8]
 8006774:	f003 0307 	and.w	r3, r3, #7
 8006778:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	2b06      	cmp	r3, #6
 800677e:	d007      	beq.n	8006790 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	681a      	ldr	r2, [r3, #0]
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f042 0201 	orr.w	r2, r2, #1
 800678e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006790:	2300      	movs	r3, #0
}
 8006792:	4618      	mov	r0, r3
 8006794:	3710      	adds	r7, #16
 8006796:	46bd      	mov	sp, r7
 8006798:	bd80      	pop	{r7, pc}
 800679a:	bf00      	nop
 800679c:	40010000 	.word	0x40010000
 80067a0:	40010400 	.word	0x40010400

080067a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b084      	sub	sp, #16
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	60f8      	str	r0, [r7, #12]
 80067ac:	60b9      	str	r1, [r7, #8]
 80067ae:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067b6:	2b01      	cmp	r3, #1
 80067b8:	d101      	bne.n	80067be <HAL_TIM_PWM_ConfigChannel+0x1a>
 80067ba:	2302      	movs	r3, #2
 80067bc:	e0b4      	b.n	8006928 <HAL_TIM_PWM_ConfigChannel+0x184>
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	2201      	movs	r2, #1
 80067c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2202      	movs	r2, #2
 80067ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2b0c      	cmp	r3, #12
 80067d2:	f200 809f 	bhi.w	8006914 <HAL_TIM_PWM_ConfigChannel+0x170>
 80067d6:	a201      	add	r2, pc, #4	; (adr r2, 80067dc <HAL_TIM_PWM_ConfigChannel+0x38>)
 80067d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067dc:	08006811 	.word	0x08006811
 80067e0:	08006915 	.word	0x08006915
 80067e4:	08006915 	.word	0x08006915
 80067e8:	08006915 	.word	0x08006915
 80067ec:	08006851 	.word	0x08006851
 80067f0:	08006915 	.word	0x08006915
 80067f4:	08006915 	.word	0x08006915
 80067f8:	08006915 	.word	0x08006915
 80067fc:	08006893 	.word	0x08006893
 8006800:	08006915 	.word	0x08006915
 8006804:	08006915 	.word	0x08006915
 8006808:	08006915 	.word	0x08006915
 800680c:	080068d3 	.word	0x080068d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	68b9      	ldr	r1, [r7, #8]
 8006816:	4618      	mov	r0, r3
 8006818:	f000 f9e2 	bl	8006be0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	699a      	ldr	r2, [r3, #24]
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f042 0208 	orr.w	r2, r2, #8
 800682a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	699a      	ldr	r2, [r3, #24]
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f022 0204 	bic.w	r2, r2, #4
 800683a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	6999      	ldr	r1, [r3, #24]
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	691a      	ldr	r2, [r3, #16]
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	430a      	orrs	r2, r1
 800684c:	619a      	str	r2, [r3, #24]
      break;
 800684e:	e062      	b.n	8006916 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	68b9      	ldr	r1, [r7, #8]
 8006856:	4618      	mov	r0, r3
 8006858:	f000 fa32 	bl	8006cc0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	699a      	ldr	r2, [r3, #24]
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800686a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	699a      	ldr	r2, [r3, #24]
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800687a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	6999      	ldr	r1, [r3, #24]
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	691b      	ldr	r3, [r3, #16]
 8006886:	021a      	lsls	r2, r3, #8
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	430a      	orrs	r2, r1
 800688e:	619a      	str	r2, [r3, #24]
      break;
 8006890:	e041      	b.n	8006916 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	68b9      	ldr	r1, [r7, #8]
 8006898:	4618      	mov	r0, r3
 800689a:	f000 fa87 	bl	8006dac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	69da      	ldr	r2, [r3, #28]
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f042 0208 	orr.w	r2, r2, #8
 80068ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	69da      	ldr	r2, [r3, #28]
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f022 0204 	bic.w	r2, r2, #4
 80068bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	69d9      	ldr	r1, [r3, #28]
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	691a      	ldr	r2, [r3, #16]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	430a      	orrs	r2, r1
 80068ce:	61da      	str	r2, [r3, #28]
      break;
 80068d0:	e021      	b.n	8006916 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	68b9      	ldr	r1, [r7, #8]
 80068d8:	4618      	mov	r0, r3
 80068da:	f000 fadb 	bl	8006e94 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	69da      	ldr	r2, [r3, #28]
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80068ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	69da      	ldr	r2, [r3, #28]
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	69d9      	ldr	r1, [r3, #28]
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	691b      	ldr	r3, [r3, #16]
 8006908:	021a      	lsls	r2, r3, #8
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	430a      	orrs	r2, r1
 8006910:	61da      	str	r2, [r3, #28]
      break;
 8006912:	e000      	b.n	8006916 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8006914:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2201      	movs	r2, #1
 800691a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2200      	movs	r2, #0
 8006922:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006926:	2300      	movs	r3, #0
}
 8006928:	4618      	mov	r0, r3
 800692a:	3710      	adds	r7, #16
 800692c:	46bd      	mov	sp, r7
 800692e:	bd80      	pop	{r7, pc}

08006930 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b084      	sub	sp, #16
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
 8006938:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006940:	2b01      	cmp	r3, #1
 8006942:	d101      	bne.n	8006948 <HAL_TIM_ConfigClockSource+0x18>
 8006944:	2302      	movs	r3, #2
 8006946:	e0a6      	b.n	8006a96 <HAL_TIM_ConfigClockSource+0x166>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2201      	movs	r2, #1
 800694c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2202      	movs	r2, #2
 8006954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	689b      	ldr	r3, [r3, #8]
 800695e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006966:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800696e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	68fa      	ldr	r2, [r7, #12]
 8006976:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	2b40      	cmp	r3, #64	; 0x40
 800697e:	d067      	beq.n	8006a50 <HAL_TIM_ConfigClockSource+0x120>
 8006980:	2b40      	cmp	r3, #64	; 0x40
 8006982:	d80b      	bhi.n	800699c <HAL_TIM_ConfigClockSource+0x6c>
 8006984:	2b10      	cmp	r3, #16
 8006986:	d073      	beq.n	8006a70 <HAL_TIM_ConfigClockSource+0x140>
 8006988:	2b10      	cmp	r3, #16
 800698a:	d802      	bhi.n	8006992 <HAL_TIM_ConfigClockSource+0x62>
 800698c:	2b00      	cmp	r3, #0
 800698e:	d06f      	beq.n	8006a70 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006990:	e078      	b.n	8006a84 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006992:	2b20      	cmp	r3, #32
 8006994:	d06c      	beq.n	8006a70 <HAL_TIM_ConfigClockSource+0x140>
 8006996:	2b30      	cmp	r3, #48	; 0x30
 8006998:	d06a      	beq.n	8006a70 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800699a:	e073      	b.n	8006a84 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800699c:	2b70      	cmp	r3, #112	; 0x70
 800699e:	d00d      	beq.n	80069bc <HAL_TIM_ConfigClockSource+0x8c>
 80069a0:	2b70      	cmp	r3, #112	; 0x70
 80069a2:	d804      	bhi.n	80069ae <HAL_TIM_ConfigClockSource+0x7e>
 80069a4:	2b50      	cmp	r3, #80	; 0x50
 80069a6:	d033      	beq.n	8006a10 <HAL_TIM_ConfigClockSource+0xe0>
 80069a8:	2b60      	cmp	r3, #96	; 0x60
 80069aa:	d041      	beq.n	8006a30 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80069ac:	e06a      	b.n	8006a84 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80069ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069b2:	d066      	beq.n	8006a82 <HAL_TIM_ConfigClockSource+0x152>
 80069b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069b8:	d017      	beq.n	80069ea <HAL_TIM_ConfigClockSource+0xba>
      break;
 80069ba:	e063      	b.n	8006a84 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6818      	ldr	r0, [r3, #0]
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	6899      	ldr	r1, [r3, #8]
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	685a      	ldr	r2, [r3, #4]
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	68db      	ldr	r3, [r3, #12]
 80069cc:	f000 fb32 	bl	8007034 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	689b      	ldr	r3, [r3, #8]
 80069d6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80069de:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	68fa      	ldr	r2, [r7, #12]
 80069e6:	609a      	str	r2, [r3, #8]
      break;
 80069e8:	e04c      	b.n	8006a84 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6818      	ldr	r0, [r3, #0]
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	6899      	ldr	r1, [r3, #8]
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	685a      	ldr	r2, [r3, #4]
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	68db      	ldr	r3, [r3, #12]
 80069fa:	f000 fb1b 	bl	8007034 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	689a      	ldr	r2, [r3, #8]
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006a0c:	609a      	str	r2, [r3, #8]
      break;
 8006a0e:	e039      	b.n	8006a84 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6818      	ldr	r0, [r3, #0]
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	6859      	ldr	r1, [r3, #4]
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	68db      	ldr	r3, [r3, #12]
 8006a1c:	461a      	mov	r2, r3
 8006a1e:	f000 fa8f 	bl	8006f40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	2150      	movs	r1, #80	; 0x50
 8006a28:	4618      	mov	r0, r3
 8006a2a:	f000 fae8 	bl	8006ffe <TIM_ITRx_SetConfig>
      break;
 8006a2e:	e029      	b.n	8006a84 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6818      	ldr	r0, [r3, #0]
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	6859      	ldr	r1, [r3, #4]
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	68db      	ldr	r3, [r3, #12]
 8006a3c:	461a      	mov	r2, r3
 8006a3e:	f000 faae 	bl	8006f9e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	2160      	movs	r1, #96	; 0x60
 8006a48:	4618      	mov	r0, r3
 8006a4a:	f000 fad8 	bl	8006ffe <TIM_ITRx_SetConfig>
      break;
 8006a4e:	e019      	b.n	8006a84 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6818      	ldr	r0, [r3, #0]
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	6859      	ldr	r1, [r3, #4]
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	68db      	ldr	r3, [r3, #12]
 8006a5c:	461a      	mov	r2, r3
 8006a5e:	f000 fa6f 	bl	8006f40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	2140      	movs	r1, #64	; 0x40
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f000 fac8 	bl	8006ffe <TIM_ITRx_SetConfig>
      break;
 8006a6e:	e009      	b.n	8006a84 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681a      	ldr	r2, [r3, #0]
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4619      	mov	r1, r3
 8006a7a:	4610      	mov	r0, r2
 8006a7c:	f000 fabf 	bl	8006ffe <TIM_ITRx_SetConfig>
      break;
 8006a80:	e000      	b.n	8006a84 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8006a82:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2201      	movs	r2, #1
 8006a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a94:	2300      	movs	r3, #0
}
 8006a96:	4618      	mov	r0, r3
 8006a98:	3710      	adds	r7, #16
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bd80      	pop	{r7, pc}
	...

08006aa0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b085      	sub	sp, #20
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	4a40      	ldr	r2, [pc, #256]	; (8006bb4 <TIM_Base_SetConfig+0x114>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d013      	beq.n	8006ae0 <TIM_Base_SetConfig+0x40>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006abe:	d00f      	beq.n	8006ae0 <TIM_Base_SetConfig+0x40>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	4a3d      	ldr	r2, [pc, #244]	; (8006bb8 <TIM_Base_SetConfig+0x118>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d00b      	beq.n	8006ae0 <TIM_Base_SetConfig+0x40>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	4a3c      	ldr	r2, [pc, #240]	; (8006bbc <TIM_Base_SetConfig+0x11c>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d007      	beq.n	8006ae0 <TIM_Base_SetConfig+0x40>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	4a3b      	ldr	r2, [pc, #236]	; (8006bc0 <TIM_Base_SetConfig+0x120>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d003      	beq.n	8006ae0 <TIM_Base_SetConfig+0x40>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	4a3a      	ldr	r2, [pc, #232]	; (8006bc4 <TIM_Base_SetConfig+0x124>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d108      	bne.n	8006af2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ae6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	68fa      	ldr	r2, [r7, #12]
 8006aee:	4313      	orrs	r3, r2
 8006af0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	4a2f      	ldr	r2, [pc, #188]	; (8006bb4 <TIM_Base_SetConfig+0x114>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d02b      	beq.n	8006b52 <TIM_Base_SetConfig+0xb2>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b00:	d027      	beq.n	8006b52 <TIM_Base_SetConfig+0xb2>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	4a2c      	ldr	r2, [pc, #176]	; (8006bb8 <TIM_Base_SetConfig+0x118>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d023      	beq.n	8006b52 <TIM_Base_SetConfig+0xb2>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	4a2b      	ldr	r2, [pc, #172]	; (8006bbc <TIM_Base_SetConfig+0x11c>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d01f      	beq.n	8006b52 <TIM_Base_SetConfig+0xb2>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	4a2a      	ldr	r2, [pc, #168]	; (8006bc0 <TIM_Base_SetConfig+0x120>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d01b      	beq.n	8006b52 <TIM_Base_SetConfig+0xb2>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	4a29      	ldr	r2, [pc, #164]	; (8006bc4 <TIM_Base_SetConfig+0x124>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d017      	beq.n	8006b52 <TIM_Base_SetConfig+0xb2>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	4a28      	ldr	r2, [pc, #160]	; (8006bc8 <TIM_Base_SetConfig+0x128>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d013      	beq.n	8006b52 <TIM_Base_SetConfig+0xb2>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	4a27      	ldr	r2, [pc, #156]	; (8006bcc <TIM_Base_SetConfig+0x12c>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d00f      	beq.n	8006b52 <TIM_Base_SetConfig+0xb2>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	4a26      	ldr	r2, [pc, #152]	; (8006bd0 <TIM_Base_SetConfig+0x130>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d00b      	beq.n	8006b52 <TIM_Base_SetConfig+0xb2>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	4a25      	ldr	r2, [pc, #148]	; (8006bd4 <TIM_Base_SetConfig+0x134>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d007      	beq.n	8006b52 <TIM_Base_SetConfig+0xb2>
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	4a24      	ldr	r2, [pc, #144]	; (8006bd8 <TIM_Base_SetConfig+0x138>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d003      	beq.n	8006b52 <TIM_Base_SetConfig+0xb2>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	4a23      	ldr	r2, [pc, #140]	; (8006bdc <TIM_Base_SetConfig+0x13c>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d108      	bne.n	8006b64 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	68db      	ldr	r3, [r3, #12]
 8006b5e:	68fa      	ldr	r2, [r7, #12]
 8006b60:	4313      	orrs	r3, r2
 8006b62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	695b      	ldr	r3, [r3, #20]
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	68fa      	ldr	r2, [r7, #12]
 8006b76:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	689a      	ldr	r2, [r3, #8]
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	681a      	ldr	r2, [r3, #0]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	4a0a      	ldr	r2, [pc, #40]	; (8006bb4 <TIM_Base_SetConfig+0x114>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d003      	beq.n	8006b98 <TIM_Base_SetConfig+0xf8>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	4a0c      	ldr	r2, [pc, #48]	; (8006bc4 <TIM_Base_SetConfig+0x124>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d103      	bne.n	8006ba0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	691a      	ldr	r2, [r3, #16]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	615a      	str	r2, [r3, #20]
}
 8006ba6:	bf00      	nop
 8006ba8:	3714      	adds	r7, #20
 8006baa:	46bd      	mov	sp, r7
 8006bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb0:	4770      	bx	lr
 8006bb2:	bf00      	nop
 8006bb4:	40010000 	.word	0x40010000
 8006bb8:	40000400 	.word	0x40000400
 8006bbc:	40000800 	.word	0x40000800
 8006bc0:	40000c00 	.word	0x40000c00
 8006bc4:	40010400 	.word	0x40010400
 8006bc8:	40014000 	.word	0x40014000
 8006bcc:	40014400 	.word	0x40014400
 8006bd0:	40014800 	.word	0x40014800
 8006bd4:	40001800 	.word	0x40001800
 8006bd8:	40001c00 	.word	0x40001c00
 8006bdc:	40002000 	.word	0x40002000

08006be0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006be0:	b480      	push	{r7}
 8006be2:	b087      	sub	sp, #28
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
 8006be8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6a1b      	ldr	r3, [r3, #32]
 8006bee:	f023 0201 	bic.w	r2, r3, #1
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6a1b      	ldr	r3, [r3, #32]
 8006bfa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	685b      	ldr	r3, [r3, #4]
 8006c00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	699b      	ldr	r3, [r3, #24]
 8006c06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	f023 0303 	bic.w	r3, r3, #3
 8006c16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	68fa      	ldr	r2, [r7, #12]
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	f023 0302 	bic.w	r3, r3, #2
 8006c28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	689b      	ldr	r3, [r3, #8]
 8006c2e:	697a      	ldr	r2, [r7, #20]
 8006c30:	4313      	orrs	r3, r2
 8006c32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	4a20      	ldr	r2, [pc, #128]	; (8006cb8 <TIM_OC1_SetConfig+0xd8>)
 8006c38:	4293      	cmp	r3, r2
 8006c3a:	d003      	beq.n	8006c44 <TIM_OC1_SetConfig+0x64>
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	4a1f      	ldr	r2, [pc, #124]	; (8006cbc <TIM_OC1_SetConfig+0xdc>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d10c      	bne.n	8006c5e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006c44:	697b      	ldr	r3, [r7, #20]
 8006c46:	f023 0308 	bic.w	r3, r3, #8
 8006c4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	68db      	ldr	r3, [r3, #12]
 8006c50:	697a      	ldr	r2, [r7, #20]
 8006c52:	4313      	orrs	r3, r2
 8006c54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	f023 0304 	bic.w	r3, r3, #4
 8006c5c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	4a15      	ldr	r2, [pc, #84]	; (8006cb8 <TIM_OC1_SetConfig+0xd8>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d003      	beq.n	8006c6e <TIM_OC1_SetConfig+0x8e>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	4a14      	ldr	r2, [pc, #80]	; (8006cbc <TIM_OC1_SetConfig+0xdc>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d111      	bne.n	8006c92 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006c6e:	693b      	ldr	r3, [r7, #16]
 8006c70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006c74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006c76:	693b      	ldr	r3, [r7, #16]
 8006c78:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006c7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	695b      	ldr	r3, [r3, #20]
 8006c82:	693a      	ldr	r2, [r7, #16]
 8006c84:	4313      	orrs	r3, r2
 8006c86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	699b      	ldr	r3, [r3, #24]
 8006c8c:	693a      	ldr	r2, [r7, #16]
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	693a      	ldr	r2, [r7, #16]
 8006c96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	68fa      	ldr	r2, [r7, #12]
 8006c9c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	685a      	ldr	r2, [r3, #4]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	697a      	ldr	r2, [r7, #20]
 8006caa:	621a      	str	r2, [r3, #32]
}
 8006cac:	bf00      	nop
 8006cae:	371c      	adds	r7, #28
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb6:	4770      	bx	lr
 8006cb8:	40010000 	.word	0x40010000
 8006cbc:	40010400 	.word	0x40010400

08006cc0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b087      	sub	sp, #28
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
 8006cc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6a1b      	ldr	r3, [r3, #32]
 8006cce:	f023 0210 	bic.w	r2, r3, #16
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6a1b      	ldr	r3, [r3, #32]
 8006cda:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	699b      	ldr	r3, [r3, #24]
 8006ce6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006cee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006cf6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	021b      	lsls	r3, r3, #8
 8006cfe:	68fa      	ldr	r2, [r7, #12]
 8006d00:	4313      	orrs	r3, r2
 8006d02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006d04:	697b      	ldr	r3, [r7, #20]
 8006d06:	f023 0320 	bic.w	r3, r3, #32
 8006d0a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	689b      	ldr	r3, [r3, #8]
 8006d10:	011b      	lsls	r3, r3, #4
 8006d12:	697a      	ldr	r2, [r7, #20]
 8006d14:	4313      	orrs	r3, r2
 8006d16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	4a22      	ldr	r2, [pc, #136]	; (8006da4 <TIM_OC2_SetConfig+0xe4>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d003      	beq.n	8006d28 <TIM_OC2_SetConfig+0x68>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	4a21      	ldr	r2, [pc, #132]	; (8006da8 <TIM_OC2_SetConfig+0xe8>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d10d      	bne.n	8006d44 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006d28:	697b      	ldr	r3, [r7, #20]
 8006d2a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	68db      	ldr	r3, [r3, #12]
 8006d34:	011b      	lsls	r3, r3, #4
 8006d36:	697a      	ldr	r2, [r7, #20]
 8006d38:	4313      	orrs	r3, r2
 8006d3a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006d3c:	697b      	ldr	r3, [r7, #20]
 8006d3e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d42:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	4a17      	ldr	r2, [pc, #92]	; (8006da4 <TIM_OC2_SetConfig+0xe4>)
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d003      	beq.n	8006d54 <TIM_OC2_SetConfig+0x94>
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	4a16      	ldr	r2, [pc, #88]	; (8006da8 <TIM_OC2_SetConfig+0xe8>)
 8006d50:	4293      	cmp	r3, r2
 8006d52:	d113      	bne.n	8006d7c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006d54:	693b      	ldr	r3, [r7, #16]
 8006d56:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006d5a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006d5c:	693b      	ldr	r3, [r7, #16]
 8006d5e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006d62:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	695b      	ldr	r3, [r3, #20]
 8006d68:	009b      	lsls	r3, r3, #2
 8006d6a:	693a      	ldr	r2, [r7, #16]
 8006d6c:	4313      	orrs	r3, r2
 8006d6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	699b      	ldr	r3, [r3, #24]
 8006d74:	009b      	lsls	r3, r3, #2
 8006d76:	693a      	ldr	r2, [r7, #16]
 8006d78:	4313      	orrs	r3, r2
 8006d7a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	693a      	ldr	r2, [r7, #16]
 8006d80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	68fa      	ldr	r2, [r7, #12]
 8006d86:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	685a      	ldr	r2, [r3, #4]
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	697a      	ldr	r2, [r7, #20]
 8006d94:	621a      	str	r2, [r3, #32]
}
 8006d96:	bf00      	nop
 8006d98:	371c      	adds	r7, #28
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da0:	4770      	bx	lr
 8006da2:	bf00      	nop
 8006da4:	40010000 	.word	0x40010000
 8006da8:	40010400 	.word	0x40010400

08006dac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006dac:	b480      	push	{r7}
 8006dae:	b087      	sub	sp, #28
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
 8006db4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6a1b      	ldr	r3, [r3, #32]
 8006dba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6a1b      	ldr	r3, [r3, #32]
 8006dc6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	685b      	ldr	r3, [r3, #4]
 8006dcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	69db      	ldr	r3, [r3, #28]
 8006dd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	f023 0303 	bic.w	r3, r3, #3
 8006de2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	68fa      	ldr	r2, [r7, #12]
 8006dea:	4313      	orrs	r3, r2
 8006dec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006df4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	689b      	ldr	r3, [r3, #8]
 8006dfa:	021b      	lsls	r3, r3, #8
 8006dfc:	697a      	ldr	r2, [r7, #20]
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	4a21      	ldr	r2, [pc, #132]	; (8006e8c <TIM_OC3_SetConfig+0xe0>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d003      	beq.n	8006e12 <TIM_OC3_SetConfig+0x66>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	4a20      	ldr	r2, [pc, #128]	; (8006e90 <TIM_OC3_SetConfig+0xe4>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d10d      	bne.n	8006e2e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006e18:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	68db      	ldr	r3, [r3, #12]
 8006e1e:	021b      	lsls	r3, r3, #8
 8006e20:	697a      	ldr	r2, [r7, #20]
 8006e22:	4313      	orrs	r3, r2
 8006e24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006e26:	697b      	ldr	r3, [r7, #20]
 8006e28:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006e2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	4a16      	ldr	r2, [pc, #88]	; (8006e8c <TIM_OC3_SetConfig+0xe0>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d003      	beq.n	8006e3e <TIM_OC3_SetConfig+0x92>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	4a15      	ldr	r2, [pc, #84]	; (8006e90 <TIM_OC3_SetConfig+0xe4>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d113      	bne.n	8006e66 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006e3e:	693b      	ldr	r3, [r7, #16]
 8006e40:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006e44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006e4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	695b      	ldr	r3, [r3, #20]
 8006e52:	011b      	lsls	r3, r3, #4
 8006e54:	693a      	ldr	r2, [r7, #16]
 8006e56:	4313      	orrs	r3, r2
 8006e58:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	699b      	ldr	r3, [r3, #24]
 8006e5e:	011b      	lsls	r3, r3, #4
 8006e60:	693a      	ldr	r2, [r7, #16]
 8006e62:	4313      	orrs	r3, r2
 8006e64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	693a      	ldr	r2, [r7, #16]
 8006e6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	68fa      	ldr	r2, [r7, #12]
 8006e70:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	685a      	ldr	r2, [r3, #4]
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	697a      	ldr	r2, [r7, #20]
 8006e7e:	621a      	str	r2, [r3, #32]
}
 8006e80:	bf00      	nop
 8006e82:	371c      	adds	r7, #28
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr
 8006e8c:	40010000 	.word	0x40010000
 8006e90:	40010400 	.word	0x40010400

08006e94 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006e94:	b480      	push	{r7}
 8006e96:	b087      	sub	sp, #28
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
 8006e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6a1b      	ldr	r3, [r3, #32]
 8006ea2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6a1b      	ldr	r3, [r3, #32]
 8006eae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	685b      	ldr	r3, [r3, #4]
 8006eb4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	69db      	ldr	r3, [r3, #28]
 8006eba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ec2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006eca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	021b      	lsls	r3, r3, #8
 8006ed2:	68fa      	ldr	r2, [r7, #12]
 8006ed4:	4313      	orrs	r3, r2
 8006ed6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006ed8:	693b      	ldr	r3, [r7, #16]
 8006eda:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ede:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	689b      	ldr	r3, [r3, #8]
 8006ee4:	031b      	lsls	r3, r3, #12
 8006ee6:	693a      	ldr	r2, [r7, #16]
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	4a12      	ldr	r2, [pc, #72]	; (8006f38 <TIM_OC4_SetConfig+0xa4>)
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d003      	beq.n	8006efc <TIM_OC4_SetConfig+0x68>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	4a11      	ldr	r2, [pc, #68]	; (8006f3c <TIM_OC4_SetConfig+0xa8>)
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d109      	bne.n	8006f10 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006efc:	697b      	ldr	r3, [r7, #20]
 8006efe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f02:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	695b      	ldr	r3, [r3, #20]
 8006f08:	019b      	lsls	r3, r3, #6
 8006f0a:	697a      	ldr	r2, [r7, #20]
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	697a      	ldr	r2, [r7, #20]
 8006f14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	68fa      	ldr	r2, [r7, #12]
 8006f1a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	685a      	ldr	r2, [r3, #4]
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	693a      	ldr	r2, [r7, #16]
 8006f28:	621a      	str	r2, [r3, #32]
}
 8006f2a:	bf00      	nop
 8006f2c:	371c      	adds	r7, #28
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f34:	4770      	bx	lr
 8006f36:	bf00      	nop
 8006f38:	40010000 	.word	0x40010000
 8006f3c:	40010400 	.word	0x40010400

08006f40 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f40:	b480      	push	{r7}
 8006f42:	b087      	sub	sp, #28
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	60f8      	str	r0, [r7, #12]
 8006f48:	60b9      	str	r1, [r7, #8]
 8006f4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	6a1b      	ldr	r3, [r3, #32]
 8006f50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	6a1b      	ldr	r3, [r3, #32]
 8006f56:	f023 0201 	bic.w	r2, r3, #1
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	699b      	ldr	r3, [r3, #24]
 8006f62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006f6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	011b      	lsls	r3, r3, #4
 8006f70:	693a      	ldr	r2, [r7, #16]
 8006f72:	4313      	orrs	r3, r2
 8006f74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006f76:	697b      	ldr	r3, [r7, #20]
 8006f78:	f023 030a 	bic.w	r3, r3, #10
 8006f7c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006f7e:	697a      	ldr	r2, [r7, #20]
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	4313      	orrs	r3, r2
 8006f84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	693a      	ldr	r2, [r7, #16]
 8006f8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	697a      	ldr	r2, [r7, #20]
 8006f90:	621a      	str	r2, [r3, #32]
}
 8006f92:	bf00      	nop
 8006f94:	371c      	adds	r7, #28
 8006f96:	46bd      	mov	sp, r7
 8006f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9c:	4770      	bx	lr

08006f9e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f9e:	b480      	push	{r7}
 8006fa0:	b087      	sub	sp, #28
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	60f8      	str	r0, [r7, #12]
 8006fa6:	60b9      	str	r1, [r7, #8]
 8006fa8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	6a1b      	ldr	r3, [r3, #32]
 8006fae:	f023 0210 	bic.w	r2, r3, #16
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	699b      	ldr	r3, [r3, #24]
 8006fba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	6a1b      	ldr	r3, [r3, #32]
 8006fc0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006fc2:	697b      	ldr	r3, [r7, #20]
 8006fc4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006fc8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	031b      	lsls	r3, r3, #12
 8006fce:	697a      	ldr	r2, [r7, #20]
 8006fd0:	4313      	orrs	r3, r2
 8006fd2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006fd4:	693b      	ldr	r3, [r7, #16]
 8006fd6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006fda:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006fdc:	68bb      	ldr	r3, [r7, #8]
 8006fde:	011b      	lsls	r3, r3, #4
 8006fe0:	693a      	ldr	r2, [r7, #16]
 8006fe2:	4313      	orrs	r3, r2
 8006fe4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	697a      	ldr	r2, [r7, #20]
 8006fea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	693a      	ldr	r2, [r7, #16]
 8006ff0:	621a      	str	r2, [r3, #32]
}
 8006ff2:	bf00      	nop
 8006ff4:	371c      	adds	r7, #28
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffc:	4770      	bx	lr

08006ffe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006ffe:	b480      	push	{r7}
 8007000:	b085      	sub	sp, #20
 8007002:	af00      	add	r7, sp, #0
 8007004:	6078      	str	r0, [r7, #4]
 8007006:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	689b      	ldr	r3, [r3, #8]
 800700c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007014:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007016:	683a      	ldr	r2, [r7, #0]
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	4313      	orrs	r3, r2
 800701c:	f043 0307 	orr.w	r3, r3, #7
 8007020:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	68fa      	ldr	r2, [r7, #12]
 8007026:	609a      	str	r2, [r3, #8]
}
 8007028:	bf00      	nop
 800702a:	3714      	adds	r7, #20
 800702c:	46bd      	mov	sp, r7
 800702e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007032:	4770      	bx	lr

08007034 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007034:	b480      	push	{r7}
 8007036:	b087      	sub	sp, #28
 8007038:	af00      	add	r7, sp, #0
 800703a:	60f8      	str	r0, [r7, #12]
 800703c:	60b9      	str	r1, [r7, #8]
 800703e:	607a      	str	r2, [r7, #4]
 8007040:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	689b      	ldr	r3, [r3, #8]
 8007046:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007048:	697b      	ldr	r3, [r7, #20]
 800704a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800704e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	021a      	lsls	r2, r3, #8
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	431a      	orrs	r2, r3
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	4313      	orrs	r3, r2
 800705c:	697a      	ldr	r2, [r7, #20]
 800705e:	4313      	orrs	r3, r2
 8007060:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	697a      	ldr	r2, [r7, #20]
 8007066:	609a      	str	r2, [r3, #8]
}
 8007068:	bf00      	nop
 800706a:	371c      	adds	r7, #28
 800706c:	46bd      	mov	sp, r7
 800706e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007072:	4770      	bx	lr

08007074 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007074:	b480      	push	{r7}
 8007076:	b087      	sub	sp, #28
 8007078:	af00      	add	r7, sp, #0
 800707a:	60f8      	str	r0, [r7, #12]
 800707c:	60b9      	str	r1, [r7, #8]
 800707e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	f003 031f 	and.w	r3, r3, #31
 8007086:	2201      	movs	r2, #1
 8007088:	fa02 f303 	lsl.w	r3, r2, r3
 800708c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	6a1a      	ldr	r2, [r3, #32]
 8007092:	697b      	ldr	r3, [r7, #20]
 8007094:	43db      	mvns	r3, r3
 8007096:	401a      	ands	r2, r3
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	6a1a      	ldr	r2, [r3, #32]
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	f003 031f 	and.w	r3, r3, #31
 80070a6:	6879      	ldr	r1, [r7, #4]
 80070a8:	fa01 f303 	lsl.w	r3, r1, r3
 80070ac:	431a      	orrs	r2, r3
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	621a      	str	r2, [r3, #32]
}
 80070b2:	bf00      	nop
 80070b4:	371c      	adds	r7, #28
 80070b6:	46bd      	mov	sp, r7
 80070b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070bc:	4770      	bx	lr
	...

080070c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b085      	sub	sp, #20
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
 80070c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80070d0:	2b01      	cmp	r3, #1
 80070d2:	d101      	bne.n	80070d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80070d4:	2302      	movs	r3, #2
 80070d6:	e05a      	b.n	800718e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2201      	movs	r2, #1
 80070dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2202      	movs	r2, #2
 80070e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	685b      	ldr	r3, [r3, #4]
 80070ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	689b      	ldr	r3, [r3, #8]
 80070f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	68fa      	ldr	r2, [r7, #12]
 8007106:	4313      	orrs	r3, r2
 8007108:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	68fa      	ldr	r2, [r7, #12]
 8007110:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	4a21      	ldr	r2, [pc, #132]	; (800719c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d022      	beq.n	8007162 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007124:	d01d      	beq.n	8007162 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	4a1d      	ldr	r2, [pc, #116]	; (80071a0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d018      	beq.n	8007162 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4a1b      	ldr	r2, [pc, #108]	; (80071a4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d013      	beq.n	8007162 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	4a1a      	ldr	r2, [pc, #104]	; (80071a8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007140:	4293      	cmp	r3, r2
 8007142:	d00e      	beq.n	8007162 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a18      	ldr	r2, [pc, #96]	; (80071ac <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d009      	beq.n	8007162 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4a17      	ldr	r2, [pc, #92]	; (80071b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d004      	beq.n	8007162 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	4a15      	ldr	r2, [pc, #84]	; (80071b4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800715e:	4293      	cmp	r3, r2
 8007160:	d10c      	bne.n	800717c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007168:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	685b      	ldr	r3, [r3, #4]
 800716e:	68ba      	ldr	r2, [r7, #8]
 8007170:	4313      	orrs	r3, r2
 8007172:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	68ba      	ldr	r2, [r7, #8]
 800717a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2201      	movs	r2, #1
 8007180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2200      	movs	r2, #0
 8007188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800718c:	2300      	movs	r3, #0
}
 800718e:	4618      	mov	r0, r3
 8007190:	3714      	adds	r7, #20
 8007192:	46bd      	mov	sp, r7
 8007194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007198:	4770      	bx	lr
 800719a:	bf00      	nop
 800719c:	40010000 	.word	0x40010000
 80071a0:	40000400 	.word	0x40000400
 80071a4:	40000800 	.word	0x40000800
 80071a8:	40000c00 	.word	0x40000c00
 80071ac:	40010400 	.word	0x40010400
 80071b0:	40014000 	.word	0x40014000
 80071b4:	40001800 	.word	0x40001800

080071b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b082      	sub	sp, #8
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d101      	bne.n	80071ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80071c6:	2301      	movs	r3, #1
 80071c8:	e03f      	b.n	800724a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80071d0:	b2db      	uxtb	r3, r3
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d106      	bne.n	80071e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2200      	movs	r2, #0
 80071da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f7fb fe24 	bl	8002e2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2224      	movs	r2, #36	; 0x24
 80071e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	68da      	ldr	r2, [r3, #12]
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80071fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80071fc:	6878      	ldr	r0, [r7, #4]
 80071fe:	f000 fc6d 	bl	8007adc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	691a      	ldr	r2, [r3, #16]
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007210:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	695a      	ldr	r2, [r3, #20]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007220:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	68da      	ldr	r2, [r3, #12]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007230:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2200      	movs	r2, #0
 8007236:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2220      	movs	r2, #32
 800723c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2220      	movs	r2, #32
 8007244:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007248:	2300      	movs	r3, #0
}
 800724a:	4618      	mov	r0, r3
 800724c:	3708      	adds	r7, #8
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}

08007252 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007252:	b580      	push	{r7, lr}
 8007254:	b088      	sub	sp, #32
 8007256:	af02      	add	r7, sp, #8
 8007258:	60f8      	str	r0, [r7, #12]
 800725a:	60b9      	str	r1, [r7, #8]
 800725c:	603b      	str	r3, [r7, #0]
 800725e:	4613      	mov	r3, r2
 8007260:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8007262:	2300      	movs	r3, #0
 8007264:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800726c:	b2db      	uxtb	r3, r3
 800726e:	2b20      	cmp	r3, #32
 8007270:	f040 8083 	bne.w	800737a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d002      	beq.n	8007280 <HAL_UART_Transmit+0x2e>
 800727a:	88fb      	ldrh	r3, [r7, #6]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d101      	bne.n	8007284 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8007280:	2301      	movs	r3, #1
 8007282:	e07b      	b.n	800737c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800728a:	2b01      	cmp	r3, #1
 800728c:	d101      	bne.n	8007292 <HAL_UART_Transmit+0x40>
 800728e:	2302      	movs	r3, #2
 8007290:	e074      	b.n	800737c <HAL_UART_Transmit+0x12a>
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2201      	movs	r2, #1
 8007296:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	2200      	movs	r2, #0
 800729e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	2221      	movs	r2, #33	; 0x21
 80072a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80072a8:	f7fc f912 	bl	80034d0 <HAL_GetTick>
 80072ac:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	88fa      	ldrh	r2, [r7, #6]
 80072b2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	88fa      	ldrh	r2, [r7, #6]
 80072b8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	2200      	movs	r2, #0
 80072be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80072c2:	e042      	b.n	800734a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80072c8:	b29b      	uxth	r3, r3
 80072ca:	3b01      	subs	r3, #1
 80072cc:	b29a      	uxth	r2, r3
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	689b      	ldr	r3, [r3, #8]
 80072d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072da:	d122      	bne.n	8007322 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	9300      	str	r3, [sp, #0]
 80072e0:	697b      	ldr	r3, [r7, #20]
 80072e2:	2200      	movs	r2, #0
 80072e4:	2180      	movs	r1, #128	; 0x80
 80072e6:	68f8      	ldr	r0, [r7, #12]
 80072e8:	f000 fa76 	bl	80077d8 <UART_WaitOnFlagUntilTimeout>
 80072ec:	4603      	mov	r3, r0
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d001      	beq.n	80072f6 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80072f2:	2303      	movs	r3, #3
 80072f4:	e042      	b.n	800737c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	881b      	ldrh	r3, [r3, #0]
 80072fe:	461a      	mov	r2, r3
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007308:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	691b      	ldr	r3, [r3, #16]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d103      	bne.n	800731a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8007312:	68bb      	ldr	r3, [r7, #8]
 8007314:	3302      	adds	r3, #2
 8007316:	60bb      	str	r3, [r7, #8]
 8007318:	e017      	b.n	800734a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	3301      	adds	r3, #1
 800731e:	60bb      	str	r3, [r7, #8]
 8007320:	e013      	b.n	800734a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	9300      	str	r3, [sp, #0]
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	2200      	movs	r2, #0
 800732a:	2180      	movs	r1, #128	; 0x80
 800732c:	68f8      	ldr	r0, [r7, #12]
 800732e:	f000 fa53 	bl	80077d8 <UART_WaitOnFlagUntilTimeout>
 8007332:	4603      	mov	r3, r0
 8007334:	2b00      	cmp	r3, #0
 8007336:	d001      	beq.n	800733c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8007338:	2303      	movs	r3, #3
 800733a:	e01f      	b.n	800737c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800733c:	68bb      	ldr	r3, [r7, #8]
 800733e:	1c5a      	adds	r2, r3, #1
 8007340:	60ba      	str	r2, [r7, #8]
 8007342:	781a      	ldrb	r2, [r3, #0]
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800734e:	b29b      	uxth	r3, r3
 8007350:	2b00      	cmp	r3, #0
 8007352:	d1b7      	bne.n	80072c4 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	9300      	str	r3, [sp, #0]
 8007358:	697b      	ldr	r3, [r7, #20]
 800735a:	2200      	movs	r2, #0
 800735c:	2140      	movs	r1, #64	; 0x40
 800735e:	68f8      	ldr	r0, [r7, #12]
 8007360:	f000 fa3a 	bl	80077d8 <UART_WaitOnFlagUntilTimeout>
 8007364:	4603      	mov	r3, r0
 8007366:	2b00      	cmp	r3, #0
 8007368:	d001      	beq.n	800736e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800736a:	2303      	movs	r3, #3
 800736c:	e006      	b.n	800737c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	2220      	movs	r2, #32
 8007372:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8007376:	2300      	movs	r3, #0
 8007378:	e000      	b.n	800737c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800737a:	2302      	movs	r3, #2
  }
}
 800737c:	4618      	mov	r0, r3
 800737e:	3718      	adds	r7, #24
 8007380:	46bd      	mov	sp, r7
 8007382:	bd80      	pop	{r7, pc}

08007384 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b086      	sub	sp, #24
 8007388:	af00      	add	r7, sp, #0
 800738a:	60f8      	str	r0, [r7, #12]
 800738c:	60b9      	str	r1, [r7, #8]
 800738e:	4613      	mov	r3, r2
 8007390:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007398:	b2db      	uxtb	r3, r3
 800739a:	2b20      	cmp	r3, #32
 800739c:	d166      	bne.n	800746c <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d002      	beq.n	80073aa <HAL_UART_Receive_DMA+0x26>
 80073a4:	88fb      	ldrh	r3, [r7, #6]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d101      	bne.n	80073ae <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80073aa:	2301      	movs	r3, #1
 80073ac:	e05f      	b.n	800746e <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	d101      	bne.n	80073bc <HAL_UART_Receive_DMA+0x38>
 80073b8:	2302      	movs	r3, #2
 80073ba:	e058      	b.n	800746e <HAL_UART_Receive_DMA+0xea>
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	2201      	movs	r2, #1
 80073c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80073c4:	68ba      	ldr	r2, [r7, #8]
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	88fa      	ldrh	r2, [r7, #6]
 80073ce:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2200      	movs	r2, #0
 80073d4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	2222      	movs	r2, #34	; 0x22
 80073da:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073e2:	4a25      	ldr	r2, [pc, #148]	; (8007478 <HAL_UART_Receive_DMA+0xf4>)
 80073e4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073ea:	4a24      	ldr	r2, [pc, #144]	; (800747c <HAL_UART_Receive_DMA+0xf8>)
 80073ec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073f2:	4a23      	ldr	r2, [pc, #140]	; (8007480 <HAL_UART_Receive_DMA+0xfc>)
 80073f4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073fa:	2200      	movs	r2, #0
 80073fc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 80073fe:	f107 0308 	add.w	r3, r7, #8
 8007402:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	3304      	adds	r3, #4
 800740e:	4619      	mov	r1, r3
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	681a      	ldr	r2, [r3, #0]
 8007414:	88fb      	ldrh	r3, [r7, #6]
 8007416:	f7fc ff1b 	bl	8004250 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800741a:	2300      	movs	r3, #0
 800741c:	613b      	str	r3, [r7, #16]
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	613b      	str	r3, [r7, #16]
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	685b      	ldr	r3, [r3, #4]
 800742c:	613b      	str	r3, [r7, #16]
 800742e:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2200      	movs	r2, #0
 8007434:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	68da      	ldr	r2, [r3, #12]
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007446:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	695a      	ldr	r2, [r3, #20]
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f042 0201 	orr.w	r2, r2, #1
 8007456:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	695a      	ldr	r2, [r3, #20]
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007466:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8007468:	2300      	movs	r3, #0
 800746a:	e000      	b.n	800746e <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800746c:	2302      	movs	r3, #2
  }
}
 800746e:	4618      	mov	r0, r3
 8007470:	3718      	adds	r7, #24
 8007472:	46bd      	mov	sp, r7
 8007474:	bd80      	pop	{r7, pc}
 8007476:	bf00      	nop
 8007478:	080076c1 	.word	0x080076c1
 800747c:	08007729 	.word	0x08007729
 8007480:	08007745 	.word	0x08007745

08007484 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b088      	sub	sp, #32
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	68db      	ldr	r3, [r3, #12]
 800749a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	695b      	ldr	r3, [r3, #20]
 80074a2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80074a4:	2300      	movs	r3, #0
 80074a6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80074a8:	2300      	movs	r3, #0
 80074aa:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80074ac:	69fb      	ldr	r3, [r7, #28]
 80074ae:	f003 030f 	and.w	r3, r3, #15
 80074b2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80074b4:	693b      	ldr	r3, [r7, #16]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d10d      	bne.n	80074d6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80074ba:	69fb      	ldr	r3, [r7, #28]
 80074bc:	f003 0320 	and.w	r3, r3, #32
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d008      	beq.n	80074d6 <HAL_UART_IRQHandler+0x52>
 80074c4:	69bb      	ldr	r3, [r7, #24]
 80074c6:	f003 0320 	and.w	r3, r3, #32
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d003      	beq.n	80074d6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f000 fa82 	bl	80079d8 <UART_Receive_IT>
      return;
 80074d4:	e0d1      	b.n	800767a <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80074d6:	693b      	ldr	r3, [r7, #16]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	f000 80b0 	beq.w	800763e <HAL_UART_IRQHandler+0x1ba>
 80074de:	697b      	ldr	r3, [r7, #20]
 80074e0:	f003 0301 	and.w	r3, r3, #1
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d105      	bne.n	80074f4 <HAL_UART_IRQHandler+0x70>
 80074e8:	69bb      	ldr	r3, [r7, #24]
 80074ea:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	f000 80a5 	beq.w	800763e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80074f4:	69fb      	ldr	r3, [r7, #28]
 80074f6:	f003 0301 	and.w	r3, r3, #1
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d00a      	beq.n	8007514 <HAL_UART_IRQHandler+0x90>
 80074fe:	69bb      	ldr	r3, [r7, #24]
 8007500:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007504:	2b00      	cmp	r3, #0
 8007506:	d005      	beq.n	8007514 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800750c:	f043 0201 	orr.w	r2, r3, #1
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007514:	69fb      	ldr	r3, [r7, #28]
 8007516:	f003 0304 	and.w	r3, r3, #4
 800751a:	2b00      	cmp	r3, #0
 800751c:	d00a      	beq.n	8007534 <HAL_UART_IRQHandler+0xb0>
 800751e:	697b      	ldr	r3, [r7, #20]
 8007520:	f003 0301 	and.w	r3, r3, #1
 8007524:	2b00      	cmp	r3, #0
 8007526:	d005      	beq.n	8007534 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800752c:	f043 0202 	orr.w	r2, r3, #2
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007534:	69fb      	ldr	r3, [r7, #28]
 8007536:	f003 0302 	and.w	r3, r3, #2
 800753a:	2b00      	cmp	r3, #0
 800753c:	d00a      	beq.n	8007554 <HAL_UART_IRQHandler+0xd0>
 800753e:	697b      	ldr	r3, [r7, #20]
 8007540:	f003 0301 	and.w	r3, r3, #1
 8007544:	2b00      	cmp	r3, #0
 8007546:	d005      	beq.n	8007554 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800754c:	f043 0204 	orr.w	r2, r3, #4
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007554:	69fb      	ldr	r3, [r7, #28]
 8007556:	f003 0308 	and.w	r3, r3, #8
 800755a:	2b00      	cmp	r3, #0
 800755c:	d00f      	beq.n	800757e <HAL_UART_IRQHandler+0xfa>
 800755e:	69bb      	ldr	r3, [r7, #24]
 8007560:	f003 0320 	and.w	r3, r3, #32
 8007564:	2b00      	cmp	r3, #0
 8007566:	d104      	bne.n	8007572 <HAL_UART_IRQHandler+0xee>
 8007568:	697b      	ldr	r3, [r7, #20]
 800756a:	f003 0301 	and.w	r3, r3, #1
 800756e:	2b00      	cmp	r3, #0
 8007570:	d005      	beq.n	800757e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007576:	f043 0208 	orr.w	r2, r3, #8
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007582:	2b00      	cmp	r3, #0
 8007584:	d078      	beq.n	8007678 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007586:	69fb      	ldr	r3, [r7, #28]
 8007588:	f003 0320 	and.w	r3, r3, #32
 800758c:	2b00      	cmp	r3, #0
 800758e:	d007      	beq.n	80075a0 <HAL_UART_IRQHandler+0x11c>
 8007590:	69bb      	ldr	r3, [r7, #24]
 8007592:	f003 0320 	and.w	r3, r3, #32
 8007596:	2b00      	cmp	r3, #0
 8007598:	d002      	beq.n	80075a0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f000 fa1c 	bl	80079d8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	695b      	ldr	r3, [r3, #20]
 80075a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075aa:	2b40      	cmp	r3, #64	; 0x40
 80075ac:	bf0c      	ite	eq
 80075ae:	2301      	moveq	r3, #1
 80075b0:	2300      	movne	r3, #0
 80075b2:	b2db      	uxtb	r3, r3
 80075b4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075ba:	f003 0308 	and.w	r3, r3, #8
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d102      	bne.n	80075c8 <HAL_UART_IRQHandler+0x144>
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d031      	beq.n	800762c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	f000 f965 	bl	8007898 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	695b      	ldr	r3, [r3, #20]
 80075d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075d8:	2b40      	cmp	r3, #64	; 0x40
 80075da:	d123      	bne.n	8007624 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	695a      	ldr	r2, [r3, #20]
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80075ea:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d013      	beq.n	800761c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075f8:	4a21      	ldr	r2, [pc, #132]	; (8007680 <HAL_UART_IRQHandler+0x1fc>)
 80075fa:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007600:	4618      	mov	r0, r3
 8007602:	f7fc fe7d 	bl	8004300 <HAL_DMA_Abort_IT>
 8007606:	4603      	mov	r3, r0
 8007608:	2b00      	cmp	r3, #0
 800760a:	d016      	beq.n	800763a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007610:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007612:	687a      	ldr	r2, [r7, #4]
 8007614:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007616:	4610      	mov	r0, r2
 8007618:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800761a:	e00e      	b.n	800763a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800761c:	6878      	ldr	r0, [r7, #4]
 800761e:	f000 f845 	bl	80076ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007622:	e00a      	b.n	800763a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007624:	6878      	ldr	r0, [r7, #4]
 8007626:	f000 f841 	bl	80076ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800762a:	e006      	b.n	800763a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800762c:	6878      	ldr	r0, [r7, #4]
 800762e:	f000 f83d 	bl	80076ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	2200      	movs	r2, #0
 8007636:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8007638:	e01e      	b.n	8007678 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800763a:	bf00      	nop
    return;
 800763c:	e01c      	b.n	8007678 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800763e:	69fb      	ldr	r3, [r7, #28]
 8007640:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007644:	2b00      	cmp	r3, #0
 8007646:	d008      	beq.n	800765a <HAL_UART_IRQHandler+0x1d6>
 8007648:	69bb      	ldr	r3, [r7, #24]
 800764a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800764e:	2b00      	cmp	r3, #0
 8007650:	d003      	beq.n	800765a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f000 f952 	bl	80078fc <UART_Transmit_IT>
    return;
 8007658:	e00f      	b.n	800767a <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800765a:	69fb      	ldr	r3, [r7, #28]
 800765c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007660:	2b00      	cmp	r3, #0
 8007662:	d00a      	beq.n	800767a <HAL_UART_IRQHandler+0x1f6>
 8007664:	69bb      	ldr	r3, [r7, #24]
 8007666:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800766a:	2b00      	cmp	r3, #0
 800766c:	d005      	beq.n	800767a <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	f000 f99a 	bl	80079a8 <UART_EndTransmit_IT>
    return;
 8007674:	bf00      	nop
 8007676:	e000      	b.n	800767a <HAL_UART_IRQHandler+0x1f6>
    return;
 8007678:	bf00      	nop
  }
}
 800767a:	3720      	adds	r7, #32
 800767c:	46bd      	mov	sp, r7
 800767e:	bd80      	pop	{r7, pc}
 8007680:	080078d5 	.word	0x080078d5

08007684 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007684:	b480      	push	{r7}
 8007686:	b083      	sub	sp, #12
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800768c:	bf00      	nop
 800768e:	370c      	adds	r7, #12
 8007690:	46bd      	mov	sp, r7
 8007692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007696:	4770      	bx	lr

08007698 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007698:	b480      	push	{r7}
 800769a:	b083      	sub	sp, #12
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80076a0:	bf00      	nop
 80076a2:	370c      	adds	r7, #12
 80076a4:	46bd      	mov	sp, r7
 80076a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076aa:	4770      	bx	lr

080076ac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b083      	sub	sp, #12
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80076b4:	bf00      	nop
 80076b6:	370c      	adds	r7, #12
 80076b8:	46bd      	mov	sp, r7
 80076ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076be:	4770      	bx	lr

080076c0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b084      	sub	sp, #16
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076cc:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d11e      	bne.n	800771a <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	2200      	movs	r2, #0
 80076e0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	68da      	ldr	r2, [r3, #12]
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80076f0:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	695a      	ldr	r2, [r3, #20]
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	f022 0201 	bic.w	r2, r2, #1
 8007700:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	695a      	ldr	r2, [r3, #20]
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007710:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	2220      	movs	r2, #32
 8007716:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800771a:	68f8      	ldr	r0, [r7, #12]
 800771c:	f7fb f8de 	bl	80028dc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007720:	bf00      	nop
 8007722:	3710      	adds	r7, #16
 8007724:	46bd      	mov	sp, r7
 8007726:	bd80      	pop	{r7, pc}

08007728 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b084      	sub	sp, #16
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007734:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8007736:	68f8      	ldr	r0, [r7, #12]
 8007738:	f7ff ffae 	bl	8007698 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800773c:	bf00      	nop
 800773e:	3710      	adds	r7, #16
 8007740:	46bd      	mov	sp, r7
 8007742:	bd80      	pop	{r7, pc}

08007744 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b084      	sub	sp, #16
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800774c:	2300      	movs	r3, #0
 800774e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007754:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	695b      	ldr	r3, [r3, #20]
 800775c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007760:	2b80      	cmp	r3, #128	; 0x80
 8007762:	bf0c      	ite	eq
 8007764:	2301      	moveq	r3, #1
 8007766:	2300      	movne	r3, #0
 8007768:	b2db      	uxtb	r3, r3
 800776a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007772:	b2db      	uxtb	r3, r3
 8007774:	2b21      	cmp	r3, #33	; 0x21
 8007776:	d108      	bne.n	800778a <UART_DMAError+0x46>
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d005      	beq.n	800778a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	2200      	movs	r2, #0
 8007782:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007784:	68b8      	ldr	r0, [r7, #8]
 8007786:	f000 f871 	bl	800786c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800778a:	68bb      	ldr	r3, [r7, #8]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	695b      	ldr	r3, [r3, #20]
 8007790:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007794:	2b40      	cmp	r3, #64	; 0x40
 8007796:	bf0c      	ite	eq
 8007798:	2301      	moveq	r3, #1
 800779a:	2300      	movne	r3, #0
 800779c:	b2db      	uxtb	r3, r3
 800779e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80077a6:	b2db      	uxtb	r3, r3
 80077a8:	2b22      	cmp	r3, #34	; 0x22
 80077aa:	d108      	bne.n	80077be <UART_DMAError+0x7a>
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d005      	beq.n	80077be <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	2200      	movs	r2, #0
 80077b6:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80077b8:	68b8      	ldr	r0, [r7, #8]
 80077ba:	f000 f86d 	bl	8007898 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077c2:	f043 0210 	orr.w	r2, r3, #16
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80077ca:	68b8      	ldr	r0, [r7, #8]
 80077cc:	f7ff ff6e 	bl	80076ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80077d0:	bf00      	nop
 80077d2:	3710      	adds	r7, #16
 80077d4:	46bd      	mov	sp, r7
 80077d6:	bd80      	pop	{r7, pc}

080077d8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b084      	sub	sp, #16
 80077dc:	af00      	add	r7, sp, #0
 80077de:	60f8      	str	r0, [r7, #12]
 80077e0:	60b9      	str	r1, [r7, #8]
 80077e2:	603b      	str	r3, [r7, #0]
 80077e4:	4613      	mov	r3, r2
 80077e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077e8:	e02c      	b.n	8007844 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80077ea:	69bb      	ldr	r3, [r7, #24]
 80077ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077f0:	d028      	beq.n	8007844 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80077f2:	69bb      	ldr	r3, [r7, #24]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d007      	beq.n	8007808 <UART_WaitOnFlagUntilTimeout+0x30>
 80077f8:	f7fb fe6a 	bl	80034d0 <HAL_GetTick>
 80077fc:	4602      	mov	r2, r0
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	1ad3      	subs	r3, r2, r3
 8007802:	69ba      	ldr	r2, [r7, #24]
 8007804:	429a      	cmp	r2, r3
 8007806:	d21d      	bcs.n	8007844 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	68da      	ldr	r2, [r3, #12]
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007816:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	695a      	ldr	r2, [r3, #20]
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f022 0201 	bic.w	r2, r2, #1
 8007826:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	2220      	movs	r2, #32
 800782c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2220      	movs	r2, #32
 8007834:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	2200      	movs	r2, #0
 800783c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8007840:	2303      	movs	r3, #3
 8007842:	e00f      	b.n	8007864 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	681a      	ldr	r2, [r3, #0]
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	4013      	ands	r3, r2
 800784e:	68ba      	ldr	r2, [r7, #8]
 8007850:	429a      	cmp	r2, r3
 8007852:	bf0c      	ite	eq
 8007854:	2301      	moveq	r3, #1
 8007856:	2300      	movne	r3, #0
 8007858:	b2db      	uxtb	r3, r3
 800785a:	461a      	mov	r2, r3
 800785c:	79fb      	ldrb	r3, [r7, #7]
 800785e:	429a      	cmp	r2, r3
 8007860:	d0c3      	beq.n	80077ea <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007862:	2300      	movs	r3, #0
}
 8007864:	4618      	mov	r0, r3
 8007866:	3710      	adds	r7, #16
 8007868:	46bd      	mov	sp, r7
 800786a:	bd80      	pop	{r7, pc}

0800786c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800786c:	b480      	push	{r7}
 800786e:	b083      	sub	sp, #12
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	68da      	ldr	r2, [r3, #12]
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007882:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2220      	movs	r2, #32
 8007888:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800788c:	bf00      	nop
 800788e:	370c      	adds	r7, #12
 8007890:	46bd      	mov	sp, r7
 8007892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007896:	4770      	bx	lr

08007898 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007898:	b480      	push	{r7}
 800789a:	b083      	sub	sp, #12
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	68da      	ldr	r2, [r3, #12]
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80078ae:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	695a      	ldr	r2, [r3, #20]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f022 0201 	bic.w	r2, r2, #1
 80078be:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2220      	movs	r2, #32
 80078c4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80078c8:	bf00      	nop
 80078ca:	370c      	adds	r7, #12
 80078cc:	46bd      	mov	sp, r7
 80078ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d2:	4770      	bx	lr

080078d4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b084      	sub	sp, #16
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078e0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	2200      	movs	r2, #0
 80078e6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2200      	movs	r2, #0
 80078ec:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80078ee:	68f8      	ldr	r0, [r7, #12]
 80078f0:	f7ff fedc 	bl	80076ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80078f4:	bf00      	nop
 80078f6:	3710      	adds	r7, #16
 80078f8:	46bd      	mov	sp, r7
 80078fa:	bd80      	pop	{r7, pc}

080078fc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b085      	sub	sp, #20
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800790a:	b2db      	uxtb	r3, r3
 800790c:	2b21      	cmp	r3, #33	; 0x21
 800790e:	d144      	bne.n	800799a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	689b      	ldr	r3, [r3, #8]
 8007914:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007918:	d11a      	bne.n	8007950 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6a1b      	ldr	r3, [r3, #32]
 800791e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	881b      	ldrh	r3, [r3, #0]
 8007924:	461a      	mov	r2, r3
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800792e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	691b      	ldr	r3, [r3, #16]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d105      	bne.n	8007944 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6a1b      	ldr	r3, [r3, #32]
 800793c:	1c9a      	adds	r2, r3, #2
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	621a      	str	r2, [r3, #32]
 8007942:	e00e      	b.n	8007962 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6a1b      	ldr	r3, [r3, #32]
 8007948:	1c5a      	adds	r2, r3, #1
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	621a      	str	r2, [r3, #32]
 800794e:	e008      	b.n	8007962 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6a1b      	ldr	r3, [r3, #32]
 8007954:	1c59      	adds	r1, r3, #1
 8007956:	687a      	ldr	r2, [r7, #4]
 8007958:	6211      	str	r1, [r2, #32]
 800795a:	781a      	ldrb	r2, [r3, #0]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007966:	b29b      	uxth	r3, r3
 8007968:	3b01      	subs	r3, #1
 800796a:	b29b      	uxth	r3, r3
 800796c:	687a      	ldr	r2, [r7, #4]
 800796e:	4619      	mov	r1, r3
 8007970:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007972:	2b00      	cmp	r3, #0
 8007974:	d10f      	bne.n	8007996 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	68da      	ldr	r2, [r3, #12]
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007984:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	68da      	ldr	r2, [r3, #12]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007994:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007996:	2300      	movs	r3, #0
 8007998:	e000      	b.n	800799c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800799a:	2302      	movs	r3, #2
  }
}
 800799c:	4618      	mov	r0, r3
 800799e:	3714      	adds	r7, #20
 80079a0:	46bd      	mov	sp, r7
 80079a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a6:	4770      	bx	lr

080079a8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b082      	sub	sp, #8
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	68da      	ldr	r2, [r3, #12]
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80079be:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2220      	movs	r2, #32
 80079c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	f7ff fe5b 	bl	8007684 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80079ce:	2300      	movs	r3, #0
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	3708      	adds	r7, #8
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bd80      	pop	{r7, pc}

080079d8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b084      	sub	sp, #16
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80079e6:	b2db      	uxtb	r3, r3
 80079e8:	2b22      	cmp	r3, #34	; 0x22
 80079ea:	d171      	bne.n	8007ad0 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	689b      	ldr	r3, [r3, #8]
 80079f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079f4:	d123      	bne.n	8007a3e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079fa:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	691b      	ldr	r3, [r3, #16]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d10e      	bne.n	8007a22 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	b29b      	uxth	r3, r3
 8007a0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a10:	b29a      	uxth	r2, r3
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a1a:	1c9a      	adds	r2, r3, #2
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	629a      	str	r2, [r3, #40]	; 0x28
 8007a20:	e029      	b.n	8007a76 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	685b      	ldr	r3, [r3, #4]
 8007a28:	b29b      	uxth	r3, r3
 8007a2a:	b2db      	uxtb	r3, r3
 8007a2c:	b29a      	uxth	r2, r3
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a36:	1c5a      	adds	r2, r3, #1
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	629a      	str	r2, [r3, #40]	; 0x28
 8007a3c:	e01b      	b.n	8007a76 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	691b      	ldr	r3, [r3, #16]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d10a      	bne.n	8007a5c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	6858      	ldr	r0, [r3, #4]
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a50:	1c59      	adds	r1, r3, #1
 8007a52:	687a      	ldr	r2, [r7, #4]
 8007a54:	6291      	str	r1, [r2, #40]	; 0x28
 8007a56:	b2c2      	uxtb	r2, r0
 8007a58:	701a      	strb	r2, [r3, #0]
 8007a5a:	e00c      	b.n	8007a76 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	b2da      	uxtb	r2, r3
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a68:	1c58      	adds	r0, r3, #1
 8007a6a:	6879      	ldr	r1, [r7, #4]
 8007a6c:	6288      	str	r0, [r1, #40]	; 0x28
 8007a6e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007a72:	b2d2      	uxtb	r2, r2
 8007a74:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007a7a:	b29b      	uxth	r3, r3
 8007a7c:	3b01      	subs	r3, #1
 8007a7e:	b29b      	uxth	r3, r3
 8007a80:	687a      	ldr	r2, [r7, #4]
 8007a82:	4619      	mov	r1, r3
 8007a84:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d120      	bne.n	8007acc <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	68da      	ldr	r2, [r3, #12]
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f022 0220 	bic.w	r2, r2, #32
 8007a98:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	68da      	ldr	r2, [r3, #12]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007aa8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	695a      	ldr	r2, [r3, #20]
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f022 0201 	bic.w	r2, r2, #1
 8007ab8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2220      	movs	r2, #32
 8007abe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8007ac2:	6878      	ldr	r0, [r7, #4]
 8007ac4:	f7fa ff0a 	bl	80028dc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8007ac8:	2300      	movs	r3, #0
 8007aca:	e002      	b.n	8007ad2 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8007acc:	2300      	movs	r3, #0
 8007ace:	e000      	b.n	8007ad2 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8007ad0:	2302      	movs	r3, #2
  }
}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	3710      	adds	r7, #16
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	bd80      	pop	{r7, pc}
	...

08007adc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ae0:	b085      	sub	sp, #20
 8007ae2:	af00      	add	r7, sp, #0
 8007ae4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	691b      	ldr	r3, [r3, #16]
 8007aec:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	68da      	ldr	r2, [r3, #12]
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	430a      	orrs	r2, r1
 8007afa:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	689a      	ldr	r2, [r3, #8]
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	691b      	ldr	r3, [r3, #16]
 8007b04:	431a      	orrs	r2, r3
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	695b      	ldr	r3, [r3, #20]
 8007b0a:	431a      	orrs	r2, r3
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	69db      	ldr	r3, [r3, #28]
 8007b10:	4313      	orrs	r3, r2
 8007b12:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	68db      	ldr	r3, [r3, #12]
 8007b1a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007b1e:	f023 030c 	bic.w	r3, r3, #12
 8007b22:	687a      	ldr	r2, [r7, #4]
 8007b24:	6812      	ldr	r2, [r2, #0]
 8007b26:	68f9      	ldr	r1, [r7, #12]
 8007b28:	430b      	orrs	r3, r1
 8007b2a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	695b      	ldr	r3, [r3, #20]
 8007b32:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	699a      	ldr	r2, [r3, #24]
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	430a      	orrs	r2, r1
 8007b40:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	69db      	ldr	r3, [r3, #28]
 8007b46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007b4a:	f040 818b 	bne.w	8007e64 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4ac1      	ldr	r2, [pc, #772]	; (8007e58 <UART_SetConfig+0x37c>)
 8007b54:	4293      	cmp	r3, r2
 8007b56:	d005      	beq.n	8007b64 <UART_SetConfig+0x88>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	4abf      	ldr	r2, [pc, #764]	; (8007e5c <UART_SetConfig+0x380>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	f040 80bd 	bne.w	8007cde <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007b64:	f7fe fd6c 	bl	8006640 <HAL_RCC_GetPCLK2Freq>
 8007b68:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	461d      	mov	r5, r3
 8007b6e:	f04f 0600 	mov.w	r6, #0
 8007b72:	46a8      	mov	r8, r5
 8007b74:	46b1      	mov	r9, r6
 8007b76:	eb18 0308 	adds.w	r3, r8, r8
 8007b7a:	eb49 0409 	adc.w	r4, r9, r9
 8007b7e:	4698      	mov	r8, r3
 8007b80:	46a1      	mov	r9, r4
 8007b82:	eb18 0805 	adds.w	r8, r8, r5
 8007b86:	eb49 0906 	adc.w	r9, r9, r6
 8007b8a:	f04f 0100 	mov.w	r1, #0
 8007b8e:	f04f 0200 	mov.w	r2, #0
 8007b92:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007b96:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007b9a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007b9e:	4688      	mov	r8, r1
 8007ba0:	4691      	mov	r9, r2
 8007ba2:	eb18 0005 	adds.w	r0, r8, r5
 8007ba6:	eb49 0106 	adc.w	r1, r9, r6
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	685b      	ldr	r3, [r3, #4]
 8007bae:	461d      	mov	r5, r3
 8007bb0:	f04f 0600 	mov.w	r6, #0
 8007bb4:	196b      	adds	r3, r5, r5
 8007bb6:	eb46 0406 	adc.w	r4, r6, r6
 8007bba:	461a      	mov	r2, r3
 8007bbc:	4623      	mov	r3, r4
 8007bbe:	f7f9 f863 	bl	8000c88 <__aeabi_uldivmod>
 8007bc2:	4603      	mov	r3, r0
 8007bc4:	460c      	mov	r4, r1
 8007bc6:	461a      	mov	r2, r3
 8007bc8:	4ba5      	ldr	r3, [pc, #660]	; (8007e60 <UART_SetConfig+0x384>)
 8007bca:	fba3 2302 	umull	r2, r3, r3, r2
 8007bce:	095b      	lsrs	r3, r3, #5
 8007bd0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	461d      	mov	r5, r3
 8007bd8:	f04f 0600 	mov.w	r6, #0
 8007bdc:	46a9      	mov	r9, r5
 8007bde:	46b2      	mov	sl, r6
 8007be0:	eb19 0309 	adds.w	r3, r9, r9
 8007be4:	eb4a 040a 	adc.w	r4, sl, sl
 8007be8:	4699      	mov	r9, r3
 8007bea:	46a2      	mov	sl, r4
 8007bec:	eb19 0905 	adds.w	r9, r9, r5
 8007bf0:	eb4a 0a06 	adc.w	sl, sl, r6
 8007bf4:	f04f 0100 	mov.w	r1, #0
 8007bf8:	f04f 0200 	mov.w	r2, #0
 8007bfc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007c00:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007c04:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007c08:	4689      	mov	r9, r1
 8007c0a:	4692      	mov	sl, r2
 8007c0c:	eb19 0005 	adds.w	r0, r9, r5
 8007c10:	eb4a 0106 	adc.w	r1, sl, r6
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	685b      	ldr	r3, [r3, #4]
 8007c18:	461d      	mov	r5, r3
 8007c1a:	f04f 0600 	mov.w	r6, #0
 8007c1e:	196b      	adds	r3, r5, r5
 8007c20:	eb46 0406 	adc.w	r4, r6, r6
 8007c24:	461a      	mov	r2, r3
 8007c26:	4623      	mov	r3, r4
 8007c28:	f7f9 f82e 	bl	8000c88 <__aeabi_uldivmod>
 8007c2c:	4603      	mov	r3, r0
 8007c2e:	460c      	mov	r4, r1
 8007c30:	461a      	mov	r2, r3
 8007c32:	4b8b      	ldr	r3, [pc, #556]	; (8007e60 <UART_SetConfig+0x384>)
 8007c34:	fba3 1302 	umull	r1, r3, r3, r2
 8007c38:	095b      	lsrs	r3, r3, #5
 8007c3a:	2164      	movs	r1, #100	; 0x64
 8007c3c:	fb01 f303 	mul.w	r3, r1, r3
 8007c40:	1ad3      	subs	r3, r2, r3
 8007c42:	00db      	lsls	r3, r3, #3
 8007c44:	3332      	adds	r3, #50	; 0x32
 8007c46:	4a86      	ldr	r2, [pc, #536]	; (8007e60 <UART_SetConfig+0x384>)
 8007c48:	fba2 2303 	umull	r2, r3, r2, r3
 8007c4c:	095b      	lsrs	r3, r3, #5
 8007c4e:	005b      	lsls	r3, r3, #1
 8007c50:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007c54:	4498      	add	r8, r3
 8007c56:	68bb      	ldr	r3, [r7, #8]
 8007c58:	461d      	mov	r5, r3
 8007c5a:	f04f 0600 	mov.w	r6, #0
 8007c5e:	46a9      	mov	r9, r5
 8007c60:	46b2      	mov	sl, r6
 8007c62:	eb19 0309 	adds.w	r3, r9, r9
 8007c66:	eb4a 040a 	adc.w	r4, sl, sl
 8007c6a:	4699      	mov	r9, r3
 8007c6c:	46a2      	mov	sl, r4
 8007c6e:	eb19 0905 	adds.w	r9, r9, r5
 8007c72:	eb4a 0a06 	adc.w	sl, sl, r6
 8007c76:	f04f 0100 	mov.w	r1, #0
 8007c7a:	f04f 0200 	mov.w	r2, #0
 8007c7e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007c82:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007c86:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007c8a:	4689      	mov	r9, r1
 8007c8c:	4692      	mov	sl, r2
 8007c8e:	eb19 0005 	adds.w	r0, r9, r5
 8007c92:	eb4a 0106 	adc.w	r1, sl, r6
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	461d      	mov	r5, r3
 8007c9c:	f04f 0600 	mov.w	r6, #0
 8007ca0:	196b      	adds	r3, r5, r5
 8007ca2:	eb46 0406 	adc.w	r4, r6, r6
 8007ca6:	461a      	mov	r2, r3
 8007ca8:	4623      	mov	r3, r4
 8007caa:	f7f8 ffed 	bl	8000c88 <__aeabi_uldivmod>
 8007cae:	4603      	mov	r3, r0
 8007cb0:	460c      	mov	r4, r1
 8007cb2:	461a      	mov	r2, r3
 8007cb4:	4b6a      	ldr	r3, [pc, #424]	; (8007e60 <UART_SetConfig+0x384>)
 8007cb6:	fba3 1302 	umull	r1, r3, r3, r2
 8007cba:	095b      	lsrs	r3, r3, #5
 8007cbc:	2164      	movs	r1, #100	; 0x64
 8007cbe:	fb01 f303 	mul.w	r3, r1, r3
 8007cc2:	1ad3      	subs	r3, r2, r3
 8007cc4:	00db      	lsls	r3, r3, #3
 8007cc6:	3332      	adds	r3, #50	; 0x32
 8007cc8:	4a65      	ldr	r2, [pc, #404]	; (8007e60 <UART_SetConfig+0x384>)
 8007cca:	fba2 2303 	umull	r2, r3, r2, r3
 8007cce:	095b      	lsrs	r3, r3, #5
 8007cd0:	f003 0207 	and.w	r2, r3, #7
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	4442      	add	r2, r8
 8007cda:	609a      	str	r2, [r3, #8]
 8007cdc:	e26f      	b.n	80081be <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007cde:	f7fe fc9b 	bl	8006618 <HAL_RCC_GetPCLK1Freq>
 8007ce2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	461d      	mov	r5, r3
 8007ce8:	f04f 0600 	mov.w	r6, #0
 8007cec:	46a8      	mov	r8, r5
 8007cee:	46b1      	mov	r9, r6
 8007cf0:	eb18 0308 	adds.w	r3, r8, r8
 8007cf4:	eb49 0409 	adc.w	r4, r9, r9
 8007cf8:	4698      	mov	r8, r3
 8007cfa:	46a1      	mov	r9, r4
 8007cfc:	eb18 0805 	adds.w	r8, r8, r5
 8007d00:	eb49 0906 	adc.w	r9, r9, r6
 8007d04:	f04f 0100 	mov.w	r1, #0
 8007d08:	f04f 0200 	mov.w	r2, #0
 8007d0c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007d10:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007d14:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007d18:	4688      	mov	r8, r1
 8007d1a:	4691      	mov	r9, r2
 8007d1c:	eb18 0005 	adds.w	r0, r8, r5
 8007d20:	eb49 0106 	adc.w	r1, r9, r6
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	685b      	ldr	r3, [r3, #4]
 8007d28:	461d      	mov	r5, r3
 8007d2a:	f04f 0600 	mov.w	r6, #0
 8007d2e:	196b      	adds	r3, r5, r5
 8007d30:	eb46 0406 	adc.w	r4, r6, r6
 8007d34:	461a      	mov	r2, r3
 8007d36:	4623      	mov	r3, r4
 8007d38:	f7f8 ffa6 	bl	8000c88 <__aeabi_uldivmod>
 8007d3c:	4603      	mov	r3, r0
 8007d3e:	460c      	mov	r4, r1
 8007d40:	461a      	mov	r2, r3
 8007d42:	4b47      	ldr	r3, [pc, #284]	; (8007e60 <UART_SetConfig+0x384>)
 8007d44:	fba3 2302 	umull	r2, r3, r3, r2
 8007d48:	095b      	lsrs	r3, r3, #5
 8007d4a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	461d      	mov	r5, r3
 8007d52:	f04f 0600 	mov.w	r6, #0
 8007d56:	46a9      	mov	r9, r5
 8007d58:	46b2      	mov	sl, r6
 8007d5a:	eb19 0309 	adds.w	r3, r9, r9
 8007d5e:	eb4a 040a 	adc.w	r4, sl, sl
 8007d62:	4699      	mov	r9, r3
 8007d64:	46a2      	mov	sl, r4
 8007d66:	eb19 0905 	adds.w	r9, r9, r5
 8007d6a:	eb4a 0a06 	adc.w	sl, sl, r6
 8007d6e:	f04f 0100 	mov.w	r1, #0
 8007d72:	f04f 0200 	mov.w	r2, #0
 8007d76:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007d7a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007d7e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007d82:	4689      	mov	r9, r1
 8007d84:	4692      	mov	sl, r2
 8007d86:	eb19 0005 	adds.w	r0, r9, r5
 8007d8a:	eb4a 0106 	adc.w	r1, sl, r6
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	685b      	ldr	r3, [r3, #4]
 8007d92:	461d      	mov	r5, r3
 8007d94:	f04f 0600 	mov.w	r6, #0
 8007d98:	196b      	adds	r3, r5, r5
 8007d9a:	eb46 0406 	adc.w	r4, r6, r6
 8007d9e:	461a      	mov	r2, r3
 8007da0:	4623      	mov	r3, r4
 8007da2:	f7f8 ff71 	bl	8000c88 <__aeabi_uldivmod>
 8007da6:	4603      	mov	r3, r0
 8007da8:	460c      	mov	r4, r1
 8007daa:	461a      	mov	r2, r3
 8007dac:	4b2c      	ldr	r3, [pc, #176]	; (8007e60 <UART_SetConfig+0x384>)
 8007dae:	fba3 1302 	umull	r1, r3, r3, r2
 8007db2:	095b      	lsrs	r3, r3, #5
 8007db4:	2164      	movs	r1, #100	; 0x64
 8007db6:	fb01 f303 	mul.w	r3, r1, r3
 8007dba:	1ad3      	subs	r3, r2, r3
 8007dbc:	00db      	lsls	r3, r3, #3
 8007dbe:	3332      	adds	r3, #50	; 0x32
 8007dc0:	4a27      	ldr	r2, [pc, #156]	; (8007e60 <UART_SetConfig+0x384>)
 8007dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8007dc6:	095b      	lsrs	r3, r3, #5
 8007dc8:	005b      	lsls	r3, r3, #1
 8007dca:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007dce:	4498      	add	r8, r3
 8007dd0:	68bb      	ldr	r3, [r7, #8]
 8007dd2:	461d      	mov	r5, r3
 8007dd4:	f04f 0600 	mov.w	r6, #0
 8007dd8:	46a9      	mov	r9, r5
 8007dda:	46b2      	mov	sl, r6
 8007ddc:	eb19 0309 	adds.w	r3, r9, r9
 8007de0:	eb4a 040a 	adc.w	r4, sl, sl
 8007de4:	4699      	mov	r9, r3
 8007de6:	46a2      	mov	sl, r4
 8007de8:	eb19 0905 	adds.w	r9, r9, r5
 8007dec:	eb4a 0a06 	adc.w	sl, sl, r6
 8007df0:	f04f 0100 	mov.w	r1, #0
 8007df4:	f04f 0200 	mov.w	r2, #0
 8007df8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007dfc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007e00:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007e04:	4689      	mov	r9, r1
 8007e06:	4692      	mov	sl, r2
 8007e08:	eb19 0005 	adds.w	r0, r9, r5
 8007e0c:	eb4a 0106 	adc.w	r1, sl, r6
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	685b      	ldr	r3, [r3, #4]
 8007e14:	461d      	mov	r5, r3
 8007e16:	f04f 0600 	mov.w	r6, #0
 8007e1a:	196b      	adds	r3, r5, r5
 8007e1c:	eb46 0406 	adc.w	r4, r6, r6
 8007e20:	461a      	mov	r2, r3
 8007e22:	4623      	mov	r3, r4
 8007e24:	f7f8 ff30 	bl	8000c88 <__aeabi_uldivmod>
 8007e28:	4603      	mov	r3, r0
 8007e2a:	460c      	mov	r4, r1
 8007e2c:	461a      	mov	r2, r3
 8007e2e:	4b0c      	ldr	r3, [pc, #48]	; (8007e60 <UART_SetConfig+0x384>)
 8007e30:	fba3 1302 	umull	r1, r3, r3, r2
 8007e34:	095b      	lsrs	r3, r3, #5
 8007e36:	2164      	movs	r1, #100	; 0x64
 8007e38:	fb01 f303 	mul.w	r3, r1, r3
 8007e3c:	1ad3      	subs	r3, r2, r3
 8007e3e:	00db      	lsls	r3, r3, #3
 8007e40:	3332      	adds	r3, #50	; 0x32
 8007e42:	4a07      	ldr	r2, [pc, #28]	; (8007e60 <UART_SetConfig+0x384>)
 8007e44:	fba2 2303 	umull	r2, r3, r2, r3
 8007e48:	095b      	lsrs	r3, r3, #5
 8007e4a:	f003 0207 	and.w	r2, r3, #7
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	4442      	add	r2, r8
 8007e54:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8007e56:	e1b2      	b.n	80081be <UART_SetConfig+0x6e2>
 8007e58:	40011000 	.word	0x40011000
 8007e5c:	40011400 	.word	0x40011400
 8007e60:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	4ad7      	ldr	r2, [pc, #860]	; (80081c8 <UART_SetConfig+0x6ec>)
 8007e6a:	4293      	cmp	r3, r2
 8007e6c:	d005      	beq.n	8007e7a <UART_SetConfig+0x39e>
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	4ad6      	ldr	r2, [pc, #856]	; (80081cc <UART_SetConfig+0x6f0>)
 8007e74:	4293      	cmp	r3, r2
 8007e76:	f040 80d1 	bne.w	800801c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8007e7a:	f7fe fbe1 	bl	8006640 <HAL_RCC_GetPCLK2Freq>
 8007e7e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007e80:	68bb      	ldr	r3, [r7, #8]
 8007e82:	469a      	mov	sl, r3
 8007e84:	f04f 0b00 	mov.w	fp, #0
 8007e88:	46d0      	mov	r8, sl
 8007e8a:	46d9      	mov	r9, fp
 8007e8c:	eb18 0308 	adds.w	r3, r8, r8
 8007e90:	eb49 0409 	adc.w	r4, r9, r9
 8007e94:	4698      	mov	r8, r3
 8007e96:	46a1      	mov	r9, r4
 8007e98:	eb18 080a 	adds.w	r8, r8, sl
 8007e9c:	eb49 090b 	adc.w	r9, r9, fp
 8007ea0:	f04f 0100 	mov.w	r1, #0
 8007ea4:	f04f 0200 	mov.w	r2, #0
 8007ea8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007eac:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007eb0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007eb4:	4688      	mov	r8, r1
 8007eb6:	4691      	mov	r9, r2
 8007eb8:	eb1a 0508 	adds.w	r5, sl, r8
 8007ebc:	eb4b 0609 	adc.w	r6, fp, r9
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	685b      	ldr	r3, [r3, #4]
 8007ec4:	4619      	mov	r1, r3
 8007ec6:	f04f 0200 	mov.w	r2, #0
 8007eca:	f04f 0300 	mov.w	r3, #0
 8007ece:	f04f 0400 	mov.w	r4, #0
 8007ed2:	0094      	lsls	r4, r2, #2
 8007ed4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007ed8:	008b      	lsls	r3, r1, #2
 8007eda:	461a      	mov	r2, r3
 8007edc:	4623      	mov	r3, r4
 8007ede:	4628      	mov	r0, r5
 8007ee0:	4631      	mov	r1, r6
 8007ee2:	f7f8 fed1 	bl	8000c88 <__aeabi_uldivmod>
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	460c      	mov	r4, r1
 8007eea:	461a      	mov	r2, r3
 8007eec:	4bb8      	ldr	r3, [pc, #736]	; (80081d0 <UART_SetConfig+0x6f4>)
 8007eee:	fba3 2302 	umull	r2, r3, r3, r2
 8007ef2:	095b      	lsrs	r3, r3, #5
 8007ef4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007ef8:	68bb      	ldr	r3, [r7, #8]
 8007efa:	469b      	mov	fp, r3
 8007efc:	f04f 0c00 	mov.w	ip, #0
 8007f00:	46d9      	mov	r9, fp
 8007f02:	46e2      	mov	sl, ip
 8007f04:	eb19 0309 	adds.w	r3, r9, r9
 8007f08:	eb4a 040a 	adc.w	r4, sl, sl
 8007f0c:	4699      	mov	r9, r3
 8007f0e:	46a2      	mov	sl, r4
 8007f10:	eb19 090b 	adds.w	r9, r9, fp
 8007f14:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007f18:	f04f 0100 	mov.w	r1, #0
 8007f1c:	f04f 0200 	mov.w	r2, #0
 8007f20:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007f24:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007f28:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007f2c:	4689      	mov	r9, r1
 8007f2e:	4692      	mov	sl, r2
 8007f30:	eb1b 0509 	adds.w	r5, fp, r9
 8007f34:	eb4c 060a 	adc.w	r6, ip, sl
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	685b      	ldr	r3, [r3, #4]
 8007f3c:	4619      	mov	r1, r3
 8007f3e:	f04f 0200 	mov.w	r2, #0
 8007f42:	f04f 0300 	mov.w	r3, #0
 8007f46:	f04f 0400 	mov.w	r4, #0
 8007f4a:	0094      	lsls	r4, r2, #2
 8007f4c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007f50:	008b      	lsls	r3, r1, #2
 8007f52:	461a      	mov	r2, r3
 8007f54:	4623      	mov	r3, r4
 8007f56:	4628      	mov	r0, r5
 8007f58:	4631      	mov	r1, r6
 8007f5a:	f7f8 fe95 	bl	8000c88 <__aeabi_uldivmod>
 8007f5e:	4603      	mov	r3, r0
 8007f60:	460c      	mov	r4, r1
 8007f62:	461a      	mov	r2, r3
 8007f64:	4b9a      	ldr	r3, [pc, #616]	; (80081d0 <UART_SetConfig+0x6f4>)
 8007f66:	fba3 1302 	umull	r1, r3, r3, r2
 8007f6a:	095b      	lsrs	r3, r3, #5
 8007f6c:	2164      	movs	r1, #100	; 0x64
 8007f6e:	fb01 f303 	mul.w	r3, r1, r3
 8007f72:	1ad3      	subs	r3, r2, r3
 8007f74:	011b      	lsls	r3, r3, #4
 8007f76:	3332      	adds	r3, #50	; 0x32
 8007f78:	4a95      	ldr	r2, [pc, #596]	; (80081d0 <UART_SetConfig+0x6f4>)
 8007f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8007f7e:	095b      	lsrs	r3, r3, #5
 8007f80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007f84:	4498      	add	r8, r3
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	469b      	mov	fp, r3
 8007f8a:	f04f 0c00 	mov.w	ip, #0
 8007f8e:	46d9      	mov	r9, fp
 8007f90:	46e2      	mov	sl, ip
 8007f92:	eb19 0309 	adds.w	r3, r9, r9
 8007f96:	eb4a 040a 	adc.w	r4, sl, sl
 8007f9a:	4699      	mov	r9, r3
 8007f9c:	46a2      	mov	sl, r4
 8007f9e:	eb19 090b 	adds.w	r9, r9, fp
 8007fa2:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007fa6:	f04f 0100 	mov.w	r1, #0
 8007faa:	f04f 0200 	mov.w	r2, #0
 8007fae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007fb2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007fb6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007fba:	4689      	mov	r9, r1
 8007fbc:	4692      	mov	sl, r2
 8007fbe:	eb1b 0509 	adds.w	r5, fp, r9
 8007fc2:	eb4c 060a 	adc.w	r6, ip, sl
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	685b      	ldr	r3, [r3, #4]
 8007fca:	4619      	mov	r1, r3
 8007fcc:	f04f 0200 	mov.w	r2, #0
 8007fd0:	f04f 0300 	mov.w	r3, #0
 8007fd4:	f04f 0400 	mov.w	r4, #0
 8007fd8:	0094      	lsls	r4, r2, #2
 8007fda:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007fde:	008b      	lsls	r3, r1, #2
 8007fe0:	461a      	mov	r2, r3
 8007fe2:	4623      	mov	r3, r4
 8007fe4:	4628      	mov	r0, r5
 8007fe6:	4631      	mov	r1, r6
 8007fe8:	f7f8 fe4e 	bl	8000c88 <__aeabi_uldivmod>
 8007fec:	4603      	mov	r3, r0
 8007fee:	460c      	mov	r4, r1
 8007ff0:	461a      	mov	r2, r3
 8007ff2:	4b77      	ldr	r3, [pc, #476]	; (80081d0 <UART_SetConfig+0x6f4>)
 8007ff4:	fba3 1302 	umull	r1, r3, r3, r2
 8007ff8:	095b      	lsrs	r3, r3, #5
 8007ffa:	2164      	movs	r1, #100	; 0x64
 8007ffc:	fb01 f303 	mul.w	r3, r1, r3
 8008000:	1ad3      	subs	r3, r2, r3
 8008002:	011b      	lsls	r3, r3, #4
 8008004:	3332      	adds	r3, #50	; 0x32
 8008006:	4a72      	ldr	r2, [pc, #456]	; (80081d0 <UART_SetConfig+0x6f4>)
 8008008:	fba2 2303 	umull	r2, r3, r2, r3
 800800c:	095b      	lsrs	r3, r3, #5
 800800e:	f003 020f 	and.w	r2, r3, #15
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	4442      	add	r2, r8
 8008018:	609a      	str	r2, [r3, #8]
 800801a:	e0d0      	b.n	80081be <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800801c:	f7fe fafc 	bl	8006618 <HAL_RCC_GetPCLK1Freq>
 8008020:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	469a      	mov	sl, r3
 8008026:	f04f 0b00 	mov.w	fp, #0
 800802a:	46d0      	mov	r8, sl
 800802c:	46d9      	mov	r9, fp
 800802e:	eb18 0308 	adds.w	r3, r8, r8
 8008032:	eb49 0409 	adc.w	r4, r9, r9
 8008036:	4698      	mov	r8, r3
 8008038:	46a1      	mov	r9, r4
 800803a:	eb18 080a 	adds.w	r8, r8, sl
 800803e:	eb49 090b 	adc.w	r9, r9, fp
 8008042:	f04f 0100 	mov.w	r1, #0
 8008046:	f04f 0200 	mov.w	r2, #0
 800804a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800804e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008052:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008056:	4688      	mov	r8, r1
 8008058:	4691      	mov	r9, r2
 800805a:	eb1a 0508 	adds.w	r5, sl, r8
 800805e:	eb4b 0609 	adc.w	r6, fp, r9
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	685b      	ldr	r3, [r3, #4]
 8008066:	4619      	mov	r1, r3
 8008068:	f04f 0200 	mov.w	r2, #0
 800806c:	f04f 0300 	mov.w	r3, #0
 8008070:	f04f 0400 	mov.w	r4, #0
 8008074:	0094      	lsls	r4, r2, #2
 8008076:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800807a:	008b      	lsls	r3, r1, #2
 800807c:	461a      	mov	r2, r3
 800807e:	4623      	mov	r3, r4
 8008080:	4628      	mov	r0, r5
 8008082:	4631      	mov	r1, r6
 8008084:	f7f8 fe00 	bl	8000c88 <__aeabi_uldivmod>
 8008088:	4603      	mov	r3, r0
 800808a:	460c      	mov	r4, r1
 800808c:	461a      	mov	r2, r3
 800808e:	4b50      	ldr	r3, [pc, #320]	; (80081d0 <UART_SetConfig+0x6f4>)
 8008090:	fba3 2302 	umull	r2, r3, r3, r2
 8008094:	095b      	lsrs	r3, r3, #5
 8008096:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	469b      	mov	fp, r3
 800809e:	f04f 0c00 	mov.w	ip, #0
 80080a2:	46d9      	mov	r9, fp
 80080a4:	46e2      	mov	sl, ip
 80080a6:	eb19 0309 	adds.w	r3, r9, r9
 80080aa:	eb4a 040a 	adc.w	r4, sl, sl
 80080ae:	4699      	mov	r9, r3
 80080b0:	46a2      	mov	sl, r4
 80080b2:	eb19 090b 	adds.w	r9, r9, fp
 80080b6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80080ba:	f04f 0100 	mov.w	r1, #0
 80080be:	f04f 0200 	mov.w	r2, #0
 80080c2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80080c6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80080ca:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80080ce:	4689      	mov	r9, r1
 80080d0:	4692      	mov	sl, r2
 80080d2:	eb1b 0509 	adds.w	r5, fp, r9
 80080d6:	eb4c 060a 	adc.w	r6, ip, sl
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	685b      	ldr	r3, [r3, #4]
 80080de:	4619      	mov	r1, r3
 80080e0:	f04f 0200 	mov.w	r2, #0
 80080e4:	f04f 0300 	mov.w	r3, #0
 80080e8:	f04f 0400 	mov.w	r4, #0
 80080ec:	0094      	lsls	r4, r2, #2
 80080ee:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80080f2:	008b      	lsls	r3, r1, #2
 80080f4:	461a      	mov	r2, r3
 80080f6:	4623      	mov	r3, r4
 80080f8:	4628      	mov	r0, r5
 80080fa:	4631      	mov	r1, r6
 80080fc:	f7f8 fdc4 	bl	8000c88 <__aeabi_uldivmod>
 8008100:	4603      	mov	r3, r0
 8008102:	460c      	mov	r4, r1
 8008104:	461a      	mov	r2, r3
 8008106:	4b32      	ldr	r3, [pc, #200]	; (80081d0 <UART_SetConfig+0x6f4>)
 8008108:	fba3 1302 	umull	r1, r3, r3, r2
 800810c:	095b      	lsrs	r3, r3, #5
 800810e:	2164      	movs	r1, #100	; 0x64
 8008110:	fb01 f303 	mul.w	r3, r1, r3
 8008114:	1ad3      	subs	r3, r2, r3
 8008116:	011b      	lsls	r3, r3, #4
 8008118:	3332      	adds	r3, #50	; 0x32
 800811a:	4a2d      	ldr	r2, [pc, #180]	; (80081d0 <UART_SetConfig+0x6f4>)
 800811c:	fba2 2303 	umull	r2, r3, r2, r3
 8008120:	095b      	lsrs	r3, r3, #5
 8008122:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008126:	4498      	add	r8, r3
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	469b      	mov	fp, r3
 800812c:	f04f 0c00 	mov.w	ip, #0
 8008130:	46d9      	mov	r9, fp
 8008132:	46e2      	mov	sl, ip
 8008134:	eb19 0309 	adds.w	r3, r9, r9
 8008138:	eb4a 040a 	adc.w	r4, sl, sl
 800813c:	4699      	mov	r9, r3
 800813e:	46a2      	mov	sl, r4
 8008140:	eb19 090b 	adds.w	r9, r9, fp
 8008144:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008148:	f04f 0100 	mov.w	r1, #0
 800814c:	f04f 0200 	mov.w	r2, #0
 8008150:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008154:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008158:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800815c:	4689      	mov	r9, r1
 800815e:	4692      	mov	sl, r2
 8008160:	eb1b 0509 	adds.w	r5, fp, r9
 8008164:	eb4c 060a 	adc.w	r6, ip, sl
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	685b      	ldr	r3, [r3, #4]
 800816c:	4619      	mov	r1, r3
 800816e:	f04f 0200 	mov.w	r2, #0
 8008172:	f04f 0300 	mov.w	r3, #0
 8008176:	f04f 0400 	mov.w	r4, #0
 800817a:	0094      	lsls	r4, r2, #2
 800817c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008180:	008b      	lsls	r3, r1, #2
 8008182:	461a      	mov	r2, r3
 8008184:	4623      	mov	r3, r4
 8008186:	4628      	mov	r0, r5
 8008188:	4631      	mov	r1, r6
 800818a:	f7f8 fd7d 	bl	8000c88 <__aeabi_uldivmod>
 800818e:	4603      	mov	r3, r0
 8008190:	460c      	mov	r4, r1
 8008192:	461a      	mov	r2, r3
 8008194:	4b0e      	ldr	r3, [pc, #56]	; (80081d0 <UART_SetConfig+0x6f4>)
 8008196:	fba3 1302 	umull	r1, r3, r3, r2
 800819a:	095b      	lsrs	r3, r3, #5
 800819c:	2164      	movs	r1, #100	; 0x64
 800819e:	fb01 f303 	mul.w	r3, r1, r3
 80081a2:	1ad3      	subs	r3, r2, r3
 80081a4:	011b      	lsls	r3, r3, #4
 80081a6:	3332      	adds	r3, #50	; 0x32
 80081a8:	4a09      	ldr	r2, [pc, #36]	; (80081d0 <UART_SetConfig+0x6f4>)
 80081aa:	fba2 2303 	umull	r2, r3, r2, r3
 80081ae:	095b      	lsrs	r3, r3, #5
 80081b0:	f003 020f 	and.w	r2, r3, #15
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	4442      	add	r2, r8
 80081ba:	609a      	str	r2, [r3, #8]
}
 80081bc:	e7ff      	b.n	80081be <UART_SetConfig+0x6e2>
 80081be:	bf00      	nop
 80081c0:	3714      	adds	r7, #20
 80081c2:	46bd      	mov	sp, r7
 80081c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081c8:	40011000 	.word	0x40011000
 80081cc:	40011400 	.word	0x40011400
 80081d0:	51eb851f 	.word	0x51eb851f

080081d4 <atof>:
 80081d4:	2100      	movs	r1, #0
 80081d6:	f001 bccf 	b.w	8009b78 <strtod>

080081da <atoi>:
 80081da:	220a      	movs	r2, #10
 80081dc:	2100      	movs	r1, #0
 80081de:	f001 bd6d 	b.w	8009cbc <strtol>
	...

080081e4 <__errno>:
 80081e4:	4b01      	ldr	r3, [pc, #4]	; (80081ec <__errno+0x8>)
 80081e6:	6818      	ldr	r0, [r3, #0]
 80081e8:	4770      	bx	lr
 80081ea:	bf00      	nop
 80081ec:	20000028 	.word	0x20000028

080081f0 <__libc_init_array>:
 80081f0:	b570      	push	{r4, r5, r6, lr}
 80081f2:	4e0d      	ldr	r6, [pc, #52]	; (8008228 <__libc_init_array+0x38>)
 80081f4:	4c0d      	ldr	r4, [pc, #52]	; (800822c <__libc_init_array+0x3c>)
 80081f6:	1ba4      	subs	r4, r4, r6
 80081f8:	10a4      	asrs	r4, r4, #2
 80081fa:	2500      	movs	r5, #0
 80081fc:	42a5      	cmp	r5, r4
 80081fe:	d109      	bne.n	8008214 <__libc_init_array+0x24>
 8008200:	4e0b      	ldr	r6, [pc, #44]	; (8008230 <__libc_init_array+0x40>)
 8008202:	4c0c      	ldr	r4, [pc, #48]	; (8008234 <__libc_init_array+0x44>)
 8008204:	f004 f80e 	bl	800c224 <_init>
 8008208:	1ba4      	subs	r4, r4, r6
 800820a:	10a4      	asrs	r4, r4, #2
 800820c:	2500      	movs	r5, #0
 800820e:	42a5      	cmp	r5, r4
 8008210:	d105      	bne.n	800821e <__libc_init_array+0x2e>
 8008212:	bd70      	pop	{r4, r5, r6, pc}
 8008214:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008218:	4798      	blx	r3
 800821a:	3501      	adds	r5, #1
 800821c:	e7ee      	b.n	80081fc <__libc_init_array+0xc>
 800821e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008222:	4798      	blx	r3
 8008224:	3501      	adds	r5, #1
 8008226:	e7f2      	b.n	800820e <__libc_init_array+0x1e>
 8008228:	0800c6a0 	.word	0x0800c6a0
 800822c:	0800c6a0 	.word	0x0800c6a0
 8008230:	0800c6a0 	.word	0x0800c6a0
 8008234:	0800c6a4 	.word	0x0800c6a4

08008238 <memset>:
 8008238:	4402      	add	r2, r0
 800823a:	4603      	mov	r3, r0
 800823c:	4293      	cmp	r3, r2
 800823e:	d100      	bne.n	8008242 <memset+0xa>
 8008240:	4770      	bx	lr
 8008242:	f803 1b01 	strb.w	r1, [r3], #1
 8008246:	e7f9      	b.n	800823c <memset+0x4>

08008248 <__cvt>:
 8008248:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800824c:	ec55 4b10 	vmov	r4, r5, d0
 8008250:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8008252:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008256:	2d00      	cmp	r5, #0
 8008258:	460e      	mov	r6, r1
 800825a:	4691      	mov	r9, r2
 800825c:	4619      	mov	r1, r3
 800825e:	bfb8      	it	lt
 8008260:	4622      	movlt	r2, r4
 8008262:	462b      	mov	r3, r5
 8008264:	f027 0720 	bic.w	r7, r7, #32
 8008268:	bfbb      	ittet	lt
 800826a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800826e:	461d      	movlt	r5, r3
 8008270:	2300      	movge	r3, #0
 8008272:	232d      	movlt	r3, #45	; 0x2d
 8008274:	bfb8      	it	lt
 8008276:	4614      	movlt	r4, r2
 8008278:	2f46      	cmp	r7, #70	; 0x46
 800827a:	700b      	strb	r3, [r1, #0]
 800827c:	d004      	beq.n	8008288 <__cvt+0x40>
 800827e:	2f45      	cmp	r7, #69	; 0x45
 8008280:	d100      	bne.n	8008284 <__cvt+0x3c>
 8008282:	3601      	adds	r6, #1
 8008284:	2102      	movs	r1, #2
 8008286:	e000      	b.n	800828a <__cvt+0x42>
 8008288:	2103      	movs	r1, #3
 800828a:	ab03      	add	r3, sp, #12
 800828c:	9301      	str	r3, [sp, #4]
 800828e:	ab02      	add	r3, sp, #8
 8008290:	9300      	str	r3, [sp, #0]
 8008292:	4632      	mov	r2, r6
 8008294:	4653      	mov	r3, sl
 8008296:	ec45 4b10 	vmov	d0, r4, r5
 800829a:	f001 fdb1 	bl	8009e00 <_dtoa_r>
 800829e:	2f47      	cmp	r7, #71	; 0x47
 80082a0:	4680      	mov	r8, r0
 80082a2:	d102      	bne.n	80082aa <__cvt+0x62>
 80082a4:	f019 0f01 	tst.w	r9, #1
 80082a8:	d026      	beq.n	80082f8 <__cvt+0xb0>
 80082aa:	2f46      	cmp	r7, #70	; 0x46
 80082ac:	eb08 0906 	add.w	r9, r8, r6
 80082b0:	d111      	bne.n	80082d6 <__cvt+0x8e>
 80082b2:	f898 3000 	ldrb.w	r3, [r8]
 80082b6:	2b30      	cmp	r3, #48	; 0x30
 80082b8:	d10a      	bne.n	80082d0 <__cvt+0x88>
 80082ba:	2200      	movs	r2, #0
 80082bc:	2300      	movs	r3, #0
 80082be:	4620      	mov	r0, r4
 80082c0:	4629      	mov	r1, r5
 80082c2:	f7f8 fc01 	bl	8000ac8 <__aeabi_dcmpeq>
 80082c6:	b918      	cbnz	r0, 80082d0 <__cvt+0x88>
 80082c8:	f1c6 0601 	rsb	r6, r6, #1
 80082cc:	f8ca 6000 	str.w	r6, [sl]
 80082d0:	f8da 3000 	ldr.w	r3, [sl]
 80082d4:	4499      	add	r9, r3
 80082d6:	2200      	movs	r2, #0
 80082d8:	2300      	movs	r3, #0
 80082da:	4620      	mov	r0, r4
 80082dc:	4629      	mov	r1, r5
 80082de:	f7f8 fbf3 	bl	8000ac8 <__aeabi_dcmpeq>
 80082e2:	b938      	cbnz	r0, 80082f4 <__cvt+0xac>
 80082e4:	2230      	movs	r2, #48	; 0x30
 80082e6:	9b03      	ldr	r3, [sp, #12]
 80082e8:	454b      	cmp	r3, r9
 80082ea:	d205      	bcs.n	80082f8 <__cvt+0xb0>
 80082ec:	1c59      	adds	r1, r3, #1
 80082ee:	9103      	str	r1, [sp, #12]
 80082f0:	701a      	strb	r2, [r3, #0]
 80082f2:	e7f8      	b.n	80082e6 <__cvt+0x9e>
 80082f4:	f8cd 900c 	str.w	r9, [sp, #12]
 80082f8:	9b03      	ldr	r3, [sp, #12]
 80082fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80082fc:	eba3 0308 	sub.w	r3, r3, r8
 8008300:	4640      	mov	r0, r8
 8008302:	6013      	str	r3, [r2, #0]
 8008304:	b004      	add	sp, #16
 8008306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800830a <__exponent>:
 800830a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800830c:	2900      	cmp	r1, #0
 800830e:	4604      	mov	r4, r0
 8008310:	bfba      	itte	lt
 8008312:	4249      	neglt	r1, r1
 8008314:	232d      	movlt	r3, #45	; 0x2d
 8008316:	232b      	movge	r3, #43	; 0x2b
 8008318:	2909      	cmp	r1, #9
 800831a:	f804 2b02 	strb.w	r2, [r4], #2
 800831e:	7043      	strb	r3, [r0, #1]
 8008320:	dd20      	ble.n	8008364 <__exponent+0x5a>
 8008322:	f10d 0307 	add.w	r3, sp, #7
 8008326:	461f      	mov	r7, r3
 8008328:	260a      	movs	r6, #10
 800832a:	fb91 f5f6 	sdiv	r5, r1, r6
 800832e:	fb06 1115 	mls	r1, r6, r5, r1
 8008332:	3130      	adds	r1, #48	; 0x30
 8008334:	2d09      	cmp	r5, #9
 8008336:	f803 1c01 	strb.w	r1, [r3, #-1]
 800833a:	f103 32ff 	add.w	r2, r3, #4294967295
 800833e:	4629      	mov	r1, r5
 8008340:	dc09      	bgt.n	8008356 <__exponent+0x4c>
 8008342:	3130      	adds	r1, #48	; 0x30
 8008344:	3b02      	subs	r3, #2
 8008346:	f802 1c01 	strb.w	r1, [r2, #-1]
 800834a:	42bb      	cmp	r3, r7
 800834c:	4622      	mov	r2, r4
 800834e:	d304      	bcc.n	800835a <__exponent+0x50>
 8008350:	1a10      	subs	r0, r2, r0
 8008352:	b003      	add	sp, #12
 8008354:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008356:	4613      	mov	r3, r2
 8008358:	e7e7      	b.n	800832a <__exponent+0x20>
 800835a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800835e:	f804 2b01 	strb.w	r2, [r4], #1
 8008362:	e7f2      	b.n	800834a <__exponent+0x40>
 8008364:	2330      	movs	r3, #48	; 0x30
 8008366:	4419      	add	r1, r3
 8008368:	7083      	strb	r3, [r0, #2]
 800836a:	1d02      	adds	r2, r0, #4
 800836c:	70c1      	strb	r1, [r0, #3]
 800836e:	e7ef      	b.n	8008350 <__exponent+0x46>

08008370 <_printf_float>:
 8008370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008374:	b08d      	sub	sp, #52	; 0x34
 8008376:	460c      	mov	r4, r1
 8008378:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800837c:	4616      	mov	r6, r2
 800837e:	461f      	mov	r7, r3
 8008380:	4605      	mov	r5, r0
 8008382:	f002 fe21 	bl	800afc8 <_localeconv_r>
 8008386:	6803      	ldr	r3, [r0, #0]
 8008388:	9304      	str	r3, [sp, #16]
 800838a:	4618      	mov	r0, r3
 800838c:	f7f7 ff70 	bl	8000270 <strlen>
 8008390:	2300      	movs	r3, #0
 8008392:	930a      	str	r3, [sp, #40]	; 0x28
 8008394:	f8d8 3000 	ldr.w	r3, [r8]
 8008398:	9005      	str	r0, [sp, #20]
 800839a:	3307      	adds	r3, #7
 800839c:	f023 0307 	bic.w	r3, r3, #7
 80083a0:	f103 0208 	add.w	r2, r3, #8
 80083a4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80083a8:	f8d4 b000 	ldr.w	fp, [r4]
 80083ac:	f8c8 2000 	str.w	r2, [r8]
 80083b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083b4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80083b8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80083bc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80083c0:	9307      	str	r3, [sp, #28]
 80083c2:	f8cd 8018 	str.w	r8, [sp, #24]
 80083c6:	f04f 32ff 	mov.w	r2, #4294967295
 80083ca:	4ba7      	ldr	r3, [pc, #668]	; (8008668 <_printf_float+0x2f8>)
 80083cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80083d0:	f7f8 fbac 	bl	8000b2c <__aeabi_dcmpun>
 80083d4:	bb70      	cbnz	r0, 8008434 <_printf_float+0xc4>
 80083d6:	f04f 32ff 	mov.w	r2, #4294967295
 80083da:	4ba3      	ldr	r3, [pc, #652]	; (8008668 <_printf_float+0x2f8>)
 80083dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80083e0:	f7f8 fb86 	bl	8000af0 <__aeabi_dcmple>
 80083e4:	bb30      	cbnz	r0, 8008434 <_printf_float+0xc4>
 80083e6:	2200      	movs	r2, #0
 80083e8:	2300      	movs	r3, #0
 80083ea:	4640      	mov	r0, r8
 80083ec:	4649      	mov	r1, r9
 80083ee:	f7f8 fb75 	bl	8000adc <__aeabi_dcmplt>
 80083f2:	b110      	cbz	r0, 80083fa <_printf_float+0x8a>
 80083f4:	232d      	movs	r3, #45	; 0x2d
 80083f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80083fa:	4a9c      	ldr	r2, [pc, #624]	; (800866c <_printf_float+0x2fc>)
 80083fc:	4b9c      	ldr	r3, [pc, #624]	; (8008670 <_printf_float+0x300>)
 80083fe:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8008402:	bf8c      	ite	hi
 8008404:	4690      	movhi	r8, r2
 8008406:	4698      	movls	r8, r3
 8008408:	2303      	movs	r3, #3
 800840a:	f02b 0204 	bic.w	r2, fp, #4
 800840e:	6123      	str	r3, [r4, #16]
 8008410:	6022      	str	r2, [r4, #0]
 8008412:	f04f 0900 	mov.w	r9, #0
 8008416:	9700      	str	r7, [sp, #0]
 8008418:	4633      	mov	r3, r6
 800841a:	aa0b      	add	r2, sp, #44	; 0x2c
 800841c:	4621      	mov	r1, r4
 800841e:	4628      	mov	r0, r5
 8008420:	f000 f9e6 	bl	80087f0 <_printf_common>
 8008424:	3001      	adds	r0, #1
 8008426:	f040 808d 	bne.w	8008544 <_printf_float+0x1d4>
 800842a:	f04f 30ff 	mov.w	r0, #4294967295
 800842e:	b00d      	add	sp, #52	; 0x34
 8008430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008434:	4642      	mov	r2, r8
 8008436:	464b      	mov	r3, r9
 8008438:	4640      	mov	r0, r8
 800843a:	4649      	mov	r1, r9
 800843c:	f7f8 fb76 	bl	8000b2c <__aeabi_dcmpun>
 8008440:	b110      	cbz	r0, 8008448 <_printf_float+0xd8>
 8008442:	4a8c      	ldr	r2, [pc, #560]	; (8008674 <_printf_float+0x304>)
 8008444:	4b8c      	ldr	r3, [pc, #560]	; (8008678 <_printf_float+0x308>)
 8008446:	e7da      	b.n	80083fe <_printf_float+0x8e>
 8008448:	6861      	ldr	r1, [r4, #4]
 800844a:	1c4b      	adds	r3, r1, #1
 800844c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8008450:	a80a      	add	r0, sp, #40	; 0x28
 8008452:	d13e      	bne.n	80084d2 <_printf_float+0x162>
 8008454:	2306      	movs	r3, #6
 8008456:	6063      	str	r3, [r4, #4]
 8008458:	2300      	movs	r3, #0
 800845a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800845e:	ab09      	add	r3, sp, #36	; 0x24
 8008460:	9300      	str	r3, [sp, #0]
 8008462:	ec49 8b10 	vmov	d0, r8, r9
 8008466:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800846a:	6022      	str	r2, [r4, #0]
 800846c:	f8cd a004 	str.w	sl, [sp, #4]
 8008470:	6861      	ldr	r1, [r4, #4]
 8008472:	4628      	mov	r0, r5
 8008474:	f7ff fee8 	bl	8008248 <__cvt>
 8008478:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800847c:	2b47      	cmp	r3, #71	; 0x47
 800847e:	4680      	mov	r8, r0
 8008480:	d109      	bne.n	8008496 <_printf_float+0x126>
 8008482:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008484:	1cd8      	adds	r0, r3, #3
 8008486:	db02      	blt.n	800848e <_printf_float+0x11e>
 8008488:	6862      	ldr	r2, [r4, #4]
 800848a:	4293      	cmp	r3, r2
 800848c:	dd47      	ble.n	800851e <_printf_float+0x1ae>
 800848e:	f1aa 0a02 	sub.w	sl, sl, #2
 8008492:	fa5f fa8a 	uxtb.w	sl, sl
 8008496:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800849a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800849c:	d824      	bhi.n	80084e8 <_printf_float+0x178>
 800849e:	3901      	subs	r1, #1
 80084a0:	4652      	mov	r2, sl
 80084a2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80084a6:	9109      	str	r1, [sp, #36]	; 0x24
 80084a8:	f7ff ff2f 	bl	800830a <__exponent>
 80084ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80084ae:	1813      	adds	r3, r2, r0
 80084b0:	2a01      	cmp	r2, #1
 80084b2:	4681      	mov	r9, r0
 80084b4:	6123      	str	r3, [r4, #16]
 80084b6:	dc02      	bgt.n	80084be <_printf_float+0x14e>
 80084b8:	6822      	ldr	r2, [r4, #0]
 80084ba:	07d1      	lsls	r1, r2, #31
 80084bc:	d501      	bpl.n	80084c2 <_printf_float+0x152>
 80084be:	3301      	adds	r3, #1
 80084c0:	6123      	str	r3, [r4, #16]
 80084c2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d0a5      	beq.n	8008416 <_printf_float+0xa6>
 80084ca:	232d      	movs	r3, #45	; 0x2d
 80084cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80084d0:	e7a1      	b.n	8008416 <_printf_float+0xa6>
 80084d2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80084d6:	f000 8177 	beq.w	80087c8 <_printf_float+0x458>
 80084da:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80084de:	d1bb      	bne.n	8008458 <_printf_float+0xe8>
 80084e0:	2900      	cmp	r1, #0
 80084e2:	d1b9      	bne.n	8008458 <_printf_float+0xe8>
 80084e4:	2301      	movs	r3, #1
 80084e6:	e7b6      	b.n	8008456 <_printf_float+0xe6>
 80084e8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80084ec:	d119      	bne.n	8008522 <_printf_float+0x1b2>
 80084ee:	2900      	cmp	r1, #0
 80084f0:	6863      	ldr	r3, [r4, #4]
 80084f2:	dd0c      	ble.n	800850e <_printf_float+0x19e>
 80084f4:	6121      	str	r1, [r4, #16]
 80084f6:	b913      	cbnz	r3, 80084fe <_printf_float+0x18e>
 80084f8:	6822      	ldr	r2, [r4, #0]
 80084fa:	07d2      	lsls	r2, r2, #31
 80084fc:	d502      	bpl.n	8008504 <_printf_float+0x194>
 80084fe:	3301      	adds	r3, #1
 8008500:	440b      	add	r3, r1
 8008502:	6123      	str	r3, [r4, #16]
 8008504:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008506:	65a3      	str	r3, [r4, #88]	; 0x58
 8008508:	f04f 0900 	mov.w	r9, #0
 800850c:	e7d9      	b.n	80084c2 <_printf_float+0x152>
 800850e:	b913      	cbnz	r3, 8008516 <_printf_float+0x1a6>
 8008510:	6822      	ldr	r2, [r4, #0]
 8008512:	07d0      	lsls	r0, r2, #31
 8008514:	d501      	bpl.n	800851a <_printf_float+0x1aa>
 8008516:	3302      	adds	r3, #2
 8008518:	e7f3      	b.n	8008502 <_printf_float+0x192>
 800851a:	2301      	movs	r3, #1
 800851c:	e7f1      	b.n	8008502 <_printf_float+0x192>
 800851e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8008522:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008526:	4293      	cmp	r3, r2
 8008528:	db05      	blt.n	8008536 <_printf_float+0x1c6>
 800852a:	6822      	ldr	r2, [r4, #0]
 800852c:	6123      	str	r3, [r4, #16]
 800852e:	07d1      	lsls	r1, r2, #31
 8008530:	d5e8      	bpl.n	8008504 <_printf_float+0x194>
 8008532:	3301      	adds	r3, #1
 8008534:	e7e5      	b.n	8008502 <_printf_float+0x192>
 8008536:	2b00      	cmp	r3, #0
 8008538:	bfd4      	ite	le
 800853a:	f1c3 0302 	rsble	r3, r3, #2
 800853e:	2301      	movgt	r3, #1
 8008540:	4413      	add	r3, r2
 8008542:	e7de      	b.n	8008502 <_printf_float+0x192>
 8008544:	6823      	ldr	r3, [r4, #0]
 8008546:	055a      	lsls	r2, r3, #21
 8008548:	d407      	bmi.n	800855a <_printf_float+0x1ea>
 800854a:	6923      	ldr	r3, [r4, #16]
 800854c:	4642      	mov	r2, r8
 800854e:	4631      	mov	r1, r6
 8008550:	4628      	mov	r0, r5
 8008552:	47b8      	blx	r7
 8008554:	3001      	adds	r0, #1
 8008556:	d12b      	bne.n	80085b0 <_printf_float+0x240>
 8008558:	e767      	b.n	800842a <_printf_float+0xba>
 800855a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800855e:	f240 80dc 	bls.w	800871a <_printf_float+0x3aa>
 8008562:	2200      	movs	r2, #0
 8008564:	2300      	movs	r3, #0
 8008566:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800856a:	f7f8 faad 	bl	8000ac8 <__aeabi_dcmpeq>
 800856e:	2800      	cmp	r0, #0
 8008570:	d033      	beq.n	80085da <_printf_float+0x26a>
 8008572:	2301      	movs	r3, #1
 8008574:	4a41      	ldr	r2, [pc, #260]	; (800867c <_printf_float+0x30c>)
 8008576:	4631      	mov	r1, r6
 8008578:	4628      	mov	r0, r5
 800857a:	47b8      	blx	r7
 800857c:	3001      	adds	r0, #1
 800857e:	f43f af54 	beq.w	800842a <_printf_float+0xba>
 8008582:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008586:	429a      	cmp	r2, r3
 8008588:	db02      	blt.n	8008590 <_printf_float+0x220>
 800858a:	6823      	ldr	r3, [r4, #0]
 800858c:	07d8      	lsls	r0, r3, #31
 800858e:	d50f      	bpl.n	80085b0 <_printf_float+0x240>
 8008590:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008594:	4631      	mov	r1, r6
 8008596:	4628      	mov	r0, r5
 8008598:	47b8      	blx	r7
 800859a:	3001      	adds	r0, #1
 800859c:	f43f af45 	beq.w	800842a <_printf_float+0xba>
 80085a0:	f04f 0800 	mov.w	r8, #0
 80085a4:	f104 091a 	add.w	r9, r4, #26
 80085a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085aa:	3b01      	subs	r3, #1
 80085ac:	4543      	cmp	r3, r8
 80085ae:	dc09      	bgt.n	80085c4 <_printf_float+0x254>
 80085b0:	6823      	ldr	r3, [r4, #0]
 80085b2:	079b      	lsls	r3, r3, #30
 80085b4:	f100 8103 	bmi.w	80087be <_printf_float+0x44e>
 80085b8:	68e0      	ldr	r0, [r4, #12]
 80085ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085bc:	4298      	cmp	r0, r3
 80085be:	bfb8      	it	lt
 80085c0:	4618      	movlt	r0, r3
 80085c2:	e734      	b.n	800842e <_printf_float+0xbe>
 80085c4:	2301      	movs	r3, #1
 80085c6:	464a      	mov	r2, r9
 80085c8:	4631      	mov	r1, r6
 80085ca:	4628      	mov	r0, r5
 80085cc:	47b8      	blx	r7
 80085ce:	3001      	adds	r0, #1
 80085d0:	f43f af2b 	beq.w	800842a <_printf_float+0xba>
 80085d4:	f108 0801 	add.w	r8, r8, #1
 80085d8:	e7e6      	b.n	80085a8 <_printf_float+0x238>
 80085da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085dc:	2b00      	cmp	r3, #0
 80085de:	dc2b      	bgt.n	8008638 <_printf_float+0x2c8>
 80085e0:	2301      	movs	r3, #1
 80085e2:	4a26      	ldr	r2, [pc, #152]	; (800867c <_printf_float+0x30c>)
 80085e4:	4631      	mov	r1, r6
 80085e6:	4628      	mov	r0, r5
 80085e8:	47b8      	blx	r7
 80085ea:	3001      	adds	r0, #1
 80085ec:	f43f af1d 	beq.w	800842a <_printf_float+0xba>
 80085f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085f2:	b923      	cbnz	r3, 80085fe <_printf_float+0x28e>
 80085f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085f6:	b913      	cbnz	r3, 80085fe <_printf_float+0x28e>
 80085f8:	6823      	ldr	r3, [r4, #0]
 80085fa:	07d9      	lsls	r1, r3, #31
 80085fc:	d5d8      	bpl.n	80085b0 <_printf_float+0x240>
 80085fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008602:	4631      	mov	r1, r6
 8008604:	4628      	mov	r0, r5
 8008606:	47b8      	blx	r7
 8008608:	3001      	adds	r0, #1
 800860a:	f43f af0e 	beq.w	800842a <_printf_float+0xba>
 800860e:	f04f 0900 	mov.w	r9, #0
 8008612:	f104 0a1a 	add.w	sl, r4, #26
 8008616:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008618:	425b      	negs	r3, r3
 800861a:	454b      	cmp	r3, r9
 800861c:	dc01      	bgt.n	8008622 <_printf_float+0x2b2>
 800861e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008620:	e794      	b.n	800854c <_printf_float+0x1dc>
 8008622:	2301      	movs	r3, #1
 8008624:	4652      	mov	r2, sl
 8008626:	4631      	mov	r1, r6
 8008628:	4628      	mov	r0, r5
 800862a:	47b8      	blx	r7
 800862c:	3001      	adds	r0, #1
 800862e:	f43f aefc 	beq.w	800842a <_printf_float+0xba>
 8008632:	f109 0901 	add.w	r9, r9, #1
 8008636:	e7ee      	b.n	8008616 <_printf_float+0x2a6>
 8008638:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800863a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800863c:	429a      	cmp	r2, r3
 800863e:	bfa8      	it	ge
 8008640:	461a      	movge	r2, r3
 8008642:	2a00      	cmp	r2, #0
 8008644:	4691      	mov	r9, r2
 8008646:	dd07      	ble.n	8008658 <_printf_float+0x2e8>
 8008648:	4613      	mov	r3, r2
 800864a:	4631      	mov	r1, r6
 800864c:	4642      	mov	r2, r8
 800864e:	4628      	mov	r0, r5
 8008650:	47b8      	blx	r7
 8008652:	3001      	adds	r0, #1
 8008654:	f43f aee9 	beq.w	800842a <_printf_float+0xba>
 8008658:	f104 031a 	add.w	r3, r4, #26
 800865c:	f04f 0b00 	mov.w	fp, #0
 8008660:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008664:	9306      	str	r3, [sp, #24]
 8008666:	e015      	b.n	8008694 <_printf_float+0x324>
 8008668:	7fefffff 	.word	0x7fefffff
 800866c:	0800c3a4 	.word	0x0800c3a4
 8008670:	0800c3a0 	.word	0x0800c3a0
 8008674:	0800c3ac 	.word	0x0800c3ac
 8008678:	0800c3a8 	.word	0x0800c3a8
 800867c:	0800c3b0 	.word	0x0800c3b0
 8008680:	2301      	movs	r3, #1
 8008682:	9a06      	ldr	r2, [sp, #24]
 8008684:	4631      	mov	r1, r6
 8008686:	4628      	mov	r0, r5
 8008688:	47b8      	blx	r7
 800868a:	3001      	adds	r0, #1
 800868c:	f43f aecd 	beq.w	800842a <_printf_float+0xba>
 8008690:	f10b 0b01 	add.w	fp, fp, #1
 8008694:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8008698:	ebaa 0309 	sub.w	r3, sl, r9
 800869c:	455b      	cmp	r3, fp
 800869e:	dcef      	bgt.n	8008680 <_printf_float+0x310>
 80086a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80086a4:	429a      	cmp	r2, r3
 80086a6:	44d0      	add	r8, sl
 80086a8:	db15      	blt.n	80086d6 <_printf_float+0x366>
 80086aa:	6823      	ldr	r3, [r4, #0]
 80086ac:	07da      	lsls	r2, r3, #31
 80086ae:	d412      	bmi.n	80086d6 <_printf_float+0x366>
 80086b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80086b4:	eba3 020a 	sub.w	r2, r3, sl
 80086b8:	eba3 0a01 	sub.w	sl, r3, r1
 80086bc:	4592      	cmp	sl, r2
 80086be:	bfa8      	it	ge
 80086c0:	4692      	movge	sl, r2
 80086c2:	f1ba 0f00 	cmp.w	sl, #0
 80086c6:	dc0e      	bgt.n	80086e6 <_printf_float+0x376>
 80086c8:	f04f 0800 	mov.w	r8, #0
 80086cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80086d0:	f104 091a 	add.w	r9, r4, #26
 80086d4:	e019      	b.n	800870a <_printf_float+0x39a>
 80086d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80086da:	4631      	mov	r1, r6
 80086dc:	4628      	mov	r0, r5
 80086de:	47b8      	blx	r7
 80086e0:	3001      	adds	r0, #1
 80086e2:	d1e5      	bne.n	80086b0 <_printf_float+0x340>
 80086e4:	e6a1      	b.n	800842a <_printf_float+0xba>
 80086e6:	4653      	mov	r3, sl
 80086e8:	4642      	mov	r2, r8
 80086ea:	4631      	mov	r1, r6
 80086ec:	4628      	mov	r0, r5
 80086ee:	47b8      	blx	r7
 80086f0:	3001      	adds	r0, #1
 80086f2:	d1e9      	bne.n	80086c8 <_printf_float+0x358>
 80086f4:	e699      	b.n	800842a <_printf_float+0xba>
 80086f6:	2301      	movs	r3, #1
 80086f8:	464a      	mov	r2, r9
 80086fa:	4631      	mov	r1, r6
 80086fc:	4628      	mov	r0, r5
 80086fe:	47b8      	blx	r7
 8008700:	3001      	adds	r0, #1
 8008702:	f43f ae92 	beq.w	800842a <_printf_float+0xba>
 8008706:	f108 0801 	add.w	r8, r8, #1
 800870a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800870e:	1a9b      	subs	r3, r3, r2
 8008710:	eba3 030a 	sub.w	r3, r3, sl
 8008714:	4543      	cmp	r3, r8
 8008716:	dcee      	bgt.n	80086f6 <_printf_float+0x386>
 8008718:	e74a      	b.n	80085b0 <_printf_float+0x240>
 800871a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800871c:	2a01      	cmp	r2, #1
 800871e:	dc01      	bgt.n	8008724 <_printf_float+0x3b4>
 8008720:	07db      	lsls	r3, r3, #31
 8008722:	d53a      	bpl.n	800879a <_printf_float+0x42a>
 8008724:	2301      	movs	r3, #1
 8008726:	4642      	mov	r2, r8
 8008728:	4631      	mov	r1, r6
 800872a:	4628      	mov	r0, r5
 800872c:	47b8      	blx	r7
 800872e:	3001      	adds	r0, #1
 8008730:	f43f ae7b 	beq.w	800842a <_printf_float+0xba>
 8008734:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008738:	4631      	mov	r1, r6
 800873a:	4628      	mov	r0, r5
 800873c:	47b8      	blx	r7
 800873e:	3001      	adds	r0, #1
 8008740:	f108 0801 	add.w	r8, r8, #1
 8008744:	f43f ae71 	beq.w	800842a <_printf_float+0xba>
 8008748:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800874a:	2200      	movs	r2, #0
 800874c:	f103 3aff 	add.w	sl, r3, #4294967295
 8008750:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008754:	2300      	movs	r3, #0
 8008756:	f7f8 f9b7 	bl	8000ac8 <__aeabi_dcmpeq>
 800875a:	b9c8      	cbnz	r0, 8008790 <_printf_float+0x420>
 800875c:	4653      	mov	r3, sl
 800875e:	4642      	mov	r2, r8
 8008760:	4631      	mov	r1, r6
 8008762:	4628      	mov	r0, r5
 8008764:	47b8      	blx	r7
 8008766:	3001      	adds	r0, #1
 8008768:	d10e      	bne.n	8008788 <_printf_float+0x418>
 800876a:	e65e      	b.n	800842a <_printf_float+0xba>
 800876c:	2301      	movs	r3, #1
 800876e:	4652      	mov	r2, sl
 8008770:	4631      	mov	r1, r6
 8008772:	4628      	mov	r0, r5
 8008774:	47b8      	blx	r7
 8008776:	3001      	adds	r0, #1
 8008778:	f43f ae57 	beq.w	800842a <_printf_float+0xba>
 800877c:	f108 0801 	add.w	r8, r8, #1
 8008780:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008782:	3b01      	subs	r3, #1
 8008784:	4543      	cmp	r3, r8
 8008786:	dcf1      	bgt.n	800876c <_printf_float+0x3fc>
 8008788:	464b      	mov	r3, r9
 800878a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800878e:	e6de      	b.n	800854e <_printf_float+0x1de>
 8008790:	f04f 0800 	mov.w	r8, #0
 8008794:	f104 0a1a 	add.w	sl, r4, #26
 8008798:	e7f2      	b.n	8008780 <_printf_float+0x410>
 800879a:	2301      	movs	r3, #1
 800879c:	e7df      	b.n	800875e <_printf_float+0x3ee>
 800879e:	2301      	movs	r3, #1
 80087a0:	464a      	mov	r2, r9
 80087a2:	4631      	mov	r1, r6
 80087a4:	4628      	mov	r0, r5
 80087a6:	47b8      	blx	r7
 80087a8:	3001      	adds	r0, #1
 80087aa:	f43f ae3e 	beq.w	800842a <_printf_float+0xba>
 80087ae:	f108 0801 	add.w	r8, r8, #1
 80087b2:	68e3      	ldr	r3, [r4, #12]
 80087b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80087b6:	1a9b      	subs	r3, r3, r2
 80087b8:	4543      	cmp	r3, r8
 80087ba:	dcf0      	bgt.n	800879e <_printf_float+0x42e>
 80087bc:	e6fc      	b.n	80085b8 <_printf_float+0x248>
 80087be:	f04f 0800 	mov.w	r8, #0
 80087c2:	f104 0919 	add.w	r9, r4, #25
 80087c6:	e7f4      	b.n	80087b2 <_printf_float+0x442>
 80087c8:	2900      	cmp	r1, #0
 80087ca:	f43f ae8b 	beq.w	80084e4 <_printf_float+0x174>
 80087ce:	2300      	movs	r3, #0
 80087d0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80087d4:	ab09      	add	r3, sp, #36	; 0x24
 80087d6:	9300      	str	r3, [sp, #0]
 80087d8:	ec49 8b10 	vmov	d0, r8, r9
 80087dc:	6022      	str	r2, [r4, #0]
 80087de:	f8cd a004 	str.w	sl, [sp, #4]
 80087e2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80087e6:	4628      	mov	r0, r5
 80087e8:	f7ff fd2e 	bl	8008248 <__cvt>
 80087ec:	4680      	mov	r8, r0
 80087ee:	e648      	b.n	8008482 <_printf_float+0x112>

080087f0 <_printf_common>:
 80087f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087f4:	4691      	mov	r9, r2
 80087f6:	461f      	mov	r7, r3
 80087f8:	688a      	ldr	r2, [r1, #8]
 80087fa:	690b      	ldr	r3, [r1, #16]
 80087fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008800:	4293      	cmp	r3, r2
 8008802:	bfb8      	it	lt
 8008804:	4613      	movlt	r3, r2
 8008806:	f8c9 3000 	str.w	r3, [r9]
 800880a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800880e:	4606      	mov	r6, r0
 8008810:	460c      	mov	r4, r1
 8008812:	b112      	cbz	r2, 800881a <_printf_common+0x2a>
 8008814:	3301      	adds	r3, #1
 8008816:	f8c9 3000 	str.w	r3, [r9]
 800881a:	6823      	ldr	r3, [r4, #0]
 800881c:	0699      	lsls	r1, r3, #26
 800881e:	bf42      	ittt	mi
 8008820:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008824:	3302      	addmi	r3, #2
 8008826:	f8c9 3000 	strmi.w	r3, [r9]
 800882a:	6825      	ldr	r5, [r4, #0]
 800882c:	f015 0506 	ands.w	r5, r5, #6
 8008830:	d107      	bne.n	8008842 <_printf_common+0x52>
 8008832:	f104 0a19 	add.w	sl, r4, #25
 8008836:	68e3      	ldr	r3, [r4, #12]
 8008838:	f8d9 2000 	ldr.w	r2, [r9]
 800883c:	1a9b      	subs	r3, r3, r2
 800883e:	42ab      	cmp	r3, r5
 8008840:	dc28      	bgt.n	8008894 <_printf_common+0xa4>
 8008842:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008846:	6822      	ldr	r2, [r4, #0]
 8008848:	3300      	adds	r3, #0
 800884a:	bf18      	it	ne
 800884c:	2301      	movne	r3, #1
 800884e:	0692      	lsls	r2, r2, #26
 8008850:	d42d      	bmi.n	80088ae <_printf_common+0xbe>
 8008852:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008856:	4639      	mov	r1, r7
 8008858:	4630      	mov	r0, r6
 800885a:	47c0      	blx	r8
 800885c:	3001      	adds	r0, #1
 800885e:	d020      	beq.n	80088a2 <_printf_common+0xb2>
 8008860:	6823      	ldr	r3, [r4, #0]
 8008862:	68e5      	ldr	r5, [r4, #12]
 8008864:	f8d9 2000 	ldr.w	r2, [r9]
 8008868:	f003 0306 	and.w	r3, r3, #6
 800886c:	2b04      	cmp	r3, #4
 800886e:	bf08      	it	eq
 8008870:	1aad      	subeq	r5, r5, r2
 8008872:	68a3      	ldr	r3, [r4, #8]
 8008874:	6922      	ldr	r2, [r4, #16]
 8008876:	bf0c      	ite	eq
 8008878:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800887c:	2500      	movne	r5, #0
 800887e:	4293      	cmp	r3, r2
 8008880:	bfc4      	itt	gt
 8008882:	1a9b      	subgt	r3, r3, r2
 8008884:	18ed      	addgt	r5, r5, r3
 8008886:	f04f 0900 	mov.w	r9, #0
 800888a:	341a      	adds	r4, #26
 800888c:	454d      	cmp	r5, r9
 800888e:	d11a      	bne.n	80088c6 <_printf_common+0xd6>
 8008890:	2000      	movs	r0, #0
 8008892:	e008      	b.n	80088a6 <_printf_common+0xb6>
 8008894:	2301      	movs	r3, #1
 8008896:	4652      	mov	r2, sl
 8008898:	4639      	mov	r1, r7
 800889a:	4630      	mov	r0, r6
 800889c:	47c0      	blx	r8
 800889e:	3001      	adds	r0, #1
 80088a0:	d103      	bne.n	80088aa <_printf_common+0xba>
 80088a2:	f04f 30ff 	mov.w	r0, #4294967295
 80088a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088aa:	3501      	adds	r5, #1
 80088ac:	e7c3      	b.n	8008836 <_printf_common+0x46>
 80088ae:	18e1      	adds	r1, r4, r3
 80088b0:	1c5a      	adds	r2, r3, #1
 80088b2:	2030      	movs	r0, #48	; 0x30
 80088b4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80088b8:	4422      	add	r2, r4
 80088ba:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80088be:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80088c2:	3302      	adds	r3, #2
 80088c4:	e7c5      	b.n	8008852 <_printf_common+0x62>
 80088c6:	2301      	movs	r3, #1
 80088c8:	4622      	mov	r2, r4
 80088ca:	4639      	mov	r1, r7
 80088cc:	4630      	mov	r0, r6
 80088ce:	47c0      	blx	r8
 80088d0:	3001      	adds	r0, #1
 80088d2:	d0e6      	beq.n	80088a2 <_printf_common+0xb2>
 80088d4:	f109 0901 	add.w	r9, r9, #1
 80088d8:	e7d8      	b.n	800888c <_printf_common+0x9c>
	...

080088dc <_printf_i>:
 80088dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80088e0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80088e4:	460c      	mov	r4, r1
 80088e6:	7e09      	ldrb	r1, [r1, #24]
 80088e8:	b085      	sub	sp, #20
 80088ea:	296e      	cmp	r1, #110	; 0x6e
 80088ec:	4617      	mov	r7, r2
 80088ee:	4606      	mov	r6, r0
 80088f0:	4698      	mov	r8, r3
 80088f2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80088f4:	f000 80b3 	beq.w	8008a5e <_printf_i+0x182>
 80088f8:	d822      	bhi.n	8008940 <_printf_i+0x64>
 80088fa:	2963      	cmp	r1, #99	; 0x63
 80088fc:	d036      	beq.n	800896c <_printf_i+0x90>
 80088fe:	d80a      	bhi.n	8008916 <_printf_i+0x3a>
 8008900:	2900      	cmp	r1, #0
 8008902:	f000 80b9 	beq.w	8008a78 <_printf_i+0x19c>
 8008906:	2958      	cmp	r1, #88	; 0x58
 8008908:	f000 8083 	beq.w	8008a12 <_printf_i+0x136>
 800890c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008910:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008914:	e032      	b.n	800897c <_printf_i+0xa0>
 8008916:	2964      	cmp	r1, #100	; 0x64
 8008918:	d001      	beq.n	800891e <_printf_i+0x42>
 800891a:	2969      	cmp	r1, #105	; 0x69
 800891c:	d1f6      	bne.n	800890c <_printf_i+0x30>
 800891e:	6820      	ldr	r0, [r4, #0]
 8008920:	6813      	ldr	r3, [r2, #0]
 8008922:	0605      	lsls	r5, r0, #24
 8008924:	f103 0104 	add.w	r1, r3, #4
 8008928:	d52a      	bpl.n	8008980 <_printf_i+0xa4>
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	6011      	str	r1, [r2, #0]
 800892e:	2b00      	cmp	r3, #0
 8008930:	da03      	bge.n	800893a <_printf_i+0x5e>
 8008932:	222d      	movs	r2, #45	; 0x2d
 8008934:	425b      	negs	r3, r3
 8008936:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800893a:	486f      	ldr	r0, [pc, #444]	; (8008af8 <_printf_i+0x21c>)
 800893c:	220a      	movs	r2, #10
 800893e:	e039      	b.n	80089b4 <_printf_i+0xd8>
 8008940:	2973      	cmp	r1, #115	; 0x73
 8008942:	f000 809d 	beq.w	8008a80 <_printf_i+0x1a4>
 8008946:	d808      	bhi.n	800895a <_printf_i+0x7e>
 8008948:	296f      	cmp	r1, #111	; 0x6f
 800894a:	d020      	beq.n	800898e <_printf_i+0xb2>
 800894c:	2970      	cmp	r1, #112	; 0x70
 800894e:	d1dd      	bne.n	800890c <_printf_i+0x30>
 8008950:	6823      	ldr	r3, [r4, #0]
 8008952:	f043 0320 	orr.w	r3, r3, #32
 8008956:	6023      	str	r3, [r4, #0]
 8008958:	e003      	b.n	8008962 <_printf_i+0x86>
 800895a:	2975      	cmp	r1, #117	; 0x75
 800895c:	d017      	beq.n	800898e <_printf_i+0xb2>
 800895e:	2978      	cmp	r1, #120	; 0x78
 8008960:	d1d4      	bne.n	800890c <_printf_i+0x30>
 8008962:	2378      	movs	r3, #120	; 0x78
 8008964:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008968:	4864      	ldr	r0, [pc, #400]	; (8008afc <_printf_i+0x220>)
 800896a:	e055      	b.n	8008a18 <_printf_i+0x13c>
 800896c:	6813      	ldr	r3, [r2, #0]
 800896e:	1d19      	adds	r1, r3, #4
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	6011      	str	r1, [r2, #0]
 8008974:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008978:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800897c:	2301      	movs	r3, #1
 800897e:	e08c      	b.n	8008a9a <_printf_i+0x1be>
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	6011      	str	r1, [r2, #0]
 8008984:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008988:	bf18      	it	ne
 800898a:	b21b      	sxthne	r3, r3
 800898c:	e7cf      	b.n	800892e <_printf_i+0x52>
 800898e:	6813      	ldr	r3, [r2, #0]
 8008990:	6825      	ldr	r5, [r4, #0]
 8008992:	1d18      	adds	r0, r3, #4
 8008994:	6010      	str	r0, [r2, #0]
 8008996:	0628      	lsls	r0, r5, #24
 8008998:	d501      	bpl.n	800899e <_printf_i+0xc2>
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	e002      	b.n	80089a4 <_printf_i+0xc8>
 800899e:	0668      	lsls	r0, r5, #25
 80089a0:	d5fb      	bpl.n	800899a <_printf_i+0xbe>
 80089a2:	881b      	ldrh	r3, [r3, #0]
 80089a4:	4854      	ldr	r0, [pc, #336]	; (8008af8 <_printf_i+0x21c>)
 80089a6:	296f      	cmp	r1, #111	; 0x6f
 80089a8:	bf14      	ite	ne
 80089aa:	220a      	movne	r2, #10
 80089ac:	2208      	moveq	r2, #8
 80089ae:	2100      	movs	r1, #0
 80089b0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80089b4:	6865      	ldr	r5, [r4, #4]
 80089b6:	60a5      	str	r5, [r4, #8]
 80089b8:	2d00      	cmp	r5, #0
 80089ba:	f2c0 8095 	blt.w	8008ae8 <_printf_i+0x20c>
 80089be:	6821      	ldr	r1, [r4, #0]
 80089c0:	f021 0104 	bic.w	r1, r1, #4
 80089c4:	6021      	str	r1, [r4, #0]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d13d      	bne.n	8008a46 <_printf_i+0x16a>
 80089ca:	2d00      	cmp	r5, #0
 80089cc:	f040 808e 	bne.w	8008aec <_printf_i+0x210>
 80089d0:	4665      	mov	r5, ip
 80089d2:	2a08      	cmp	r2, #8
 80089d4:	d10b      	bne.n	80089ee <_printf_i+0x112>
 80089d6:	6823      	ldr	r3, [r4, #0]
 80089d8:	07db      	lsls	r3, r3, #31
 80089da:	d508      	bpl.n	80089ee <_printf_i+0x112>
 80089dc:	6923      	ldr	r3, [r4, #16]
 80089de:	6862      	ldr	r2, [r4, #4]
 80089e0:	429a      	cmp	r2, r3
 80089e2:	bfde      	ittt	le
 80089e4:	2330      	movle	r3, #48	; 0x30
 80089e6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80089ea:	f105 35ff 	addle.w	r5, r5, #4294967295
 80089ee:	ebac 0305 	sub.w	r3, ip, r5
 80089f2:	6123      	str	r3, [r4, #16]
 80089f4:	f8cd 8000 	str.w	r8, [sp]
 80089f8:	463b      	mov	r3, r7
 80089fa:	aa03      	add	r2, sp, #12
 80089fc:	4621      	mov	r1, r4
 80089fe:	4630      	mov	r0, r6
 8008a00:	f7ff fef6 	bl	80087f0 <_printf_common>
 8008a04:	3001      	adds	r0, #1
 8008a06:	d14d      	bne.n	8008aa4 <_printf_i+0x1c8>
 8008a08:	f04f 30ff 	mov.w	r0, #4294967295
 8008a0c:	b005      	add	sp, #20
 8008a0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008a12:	4839      	ldr	r0, [pc, #228]	; (8008af8 <_printf_i+0x21c>)
 8008a14:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008a18:	6813      	ldr	r3, [r2, #0]
 8008a1a:	6821      	ldr	r1, [r4, #0]
 8008a1c:	1d1d      	adds	r5, r3, #4
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	6015      	str	r5, [r2, #0]
 8008a22:	060a      	lsls	r2, r1, #24
 8008a24:	d50b      	bpl.n	8008a3e <_printf_i+0x162>
 8008a26:	07ca      	lsls	r2, r1, #31
 8008a28:	bf44      	itt	mi
 8008a2a:	f041 0120 	orrmi.w	r1, r1, #32
 8008a2e:	6021      	strmi	r1, [r4, #0]
 8008a30:	b91b      	cbnz	r3, 8008a3a <_printf_i+0x15e>
 8008a32:	6822      	ldr	r2, [r4, #0]
 8008a34:	f022 0220 	bic.w	r2, r2, #32
 8008a38:	6022      	str	r2, [r4, #0]
 8008a3a:	2210      	movs	r2, #16
 8008a3c:	e7b7      	b.n	80089ae <_printf_i+0xd2>
 8008a3e:	064d      	lsls	r5, r1, #25
 8008a40:	bf48      	it	mi
 8008a42:	b29b      	uxthmi	r3, r3
 8008a44:	e7ef      	b.n	8008a26 <_printf_i+0x14a>
 8008a46:	4665      	mov	r5, ip
 8008a48:	fbb3 f1f2 	udiv	r1, r3, r2
 8008a4c:	fb02 3311 	mls	r3, r2, r1, r3
 8008a50:	5cc3      	ldrb	r3, [r0, r3]
 8008a52:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008a56:	460b      	mov	r3, r1
 8008a58:	2900      	cmp	r1, #0
 8008a5a:	d1f5      	bne.n	8008a48 <_printf_i+0x16c>
 8008a5c:	e7b9      	b.n	80089d2 <_printf_i+0xf6>
 8008a5e:	6813      	ldr	r3, [r2, #0]
 8008a60:	6825      	ldr	r5, [r4, #0]
 8008a62:	6961      	ldr	r1, [r4, #20]
 8008a64:	1d18      	adds	r0, r3, #4
 8008a66:	6010      	str	r0, [r2, #0]
 8008a68:	0628      	lsls	r0, r5, #24
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	d501      	bpl.n	8008a72 <_printf_i+0x196>
 8008a6e:	6019      	str	r1, [r3, #0]
 8008a70:	e002      	b.n	8008a78 <_printf_i+0x19c>
 8008a72:	066a      	lsls	r2, r5, #25
 8008a74:	d5fb      	bpl.n	8008a6e <_printf_i+0x192>
 8008a76:	8019      	strh	r1, [r3, #0]
 8008a78:	2300      	movs	r3, #0
 8008a7a:	6123      	str	r3, [r4, #16]
 8008a7c:	4665      	mov	r5, ip
 8008a7e:	e7b9      	b.n	80089f4 <_printf_i+0x118>
 8008a80:	6813      	ldr	r3, [r2, #0]
 8008a82:	1d19      	adds	r1, r3, #4
 8008a84:	6011      	str	r1, [r2, #0]
 8008a86:	681d      	ldr	r5, [r3, #0]
 8008a88:	6862      	ldr	r2, [r4, #4]
 8008a8a:	2100      	movs	r1, #0
 8008a8c:	4628      	mov	r0, r5
 8008a8e:	f7f7 fb9f 	bl	80001d0 <memchr>
 8008a92:	b108      	cbz	r0, 8008a98 <_printf_i+0x1bc>
 8008a94:	1b40      	subs	r0, r0, r5
 8008a96:	6060      	str	r0, [r4, #4]
 8008a98:	6863      	ldr	r3, [r4, #4]
 8008a9a:	6123      	str	r3, [r4, #16]
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008aa2:	e7a7      	b.n	80089f4 <_printf_i+0x118>
 8008aa4:	6923      	ldr	r3, [r4, #16]
 8008aa6:	462a      	mov	r2, r5
 8008aa8:	4639      	mov	r1, r7
 8008aaa:	4630      	mov	r0, r6
 8008aac:	47c0      	blx	r8
 8008aae:	3001      	adds	r0, #1
 8008ab0:	d0aa      	beq.n	8008a08 <_printf_i+0x12c>
 8008ab2:	6823      	ldr	r3, [r4, #0]
 8008ab4:	079b      	lsls	r3, r3, #30
 8008ab6:	d413      	bmi.n	8008ae0 <_printf_i+0x204>
 8008ab8:	68e0      	ldr	r0, [r4, #12]
 8008aba:	9b03      	ldr	r3, [sp, #12]
 8008abc:	4298      	cmp	r0, r3
 8008abe:	bfb8      	it	lt
 8008ac0:	4618      	movlt	r0, r3
 8008ac2:	e7a3      	b.n	8008a0c <_printf_i+0x130>
 8008ac4:	2301      	movs	r3, #1
 8008ac6:	464a      	mov	r2, r9
 8008ac8:	4639      	mov	r1, r7
 8008aca:	4630      	mov	r0, r6
 8008acc:	47c0      	blx	r8
 8008ace:	3001      	adds	r0, #1
 8008ad0:	d09a      	beq.n	8008a08 <_printf_i+0x12c>
 8008ad2:	3501      	adds	r5, #1
 8008ad4:	68e3      	ldr	r3, [r4, #12]
 8008ad6:	9a03      	ldr	r2, [sp, #12]
 8008ad8:	1a9b      	subs	r3, r3, r2
 8008ada:	42ab      	cmp	r3, r5
 8008adc:	dcf2      	bgt.n	8008ac4 <_printf_i+0x1e8>
 8008ade:	e7eb      	b.n	8008ab8 <_printf_i+0x1dc>
 8008ae0:	2500      	movs	r5, #0
 8008ae2:	f104 0919 	add.w	r9, r4, #25
 8008ae6:	e7f5      	b.n	8008ad4 <_printf_i+0x1f8>
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d1ac      	bne.n	8008a46 <_printf_i+0x16a>
 8008aec:	7803      	ldrb	r3, [r0, #0]
 8008aee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008af2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008af6:	e76c      	b.n	80089d2 <_printf_i+0xf6>
 8008af8:	0800c3b2 	.word	0x0800c3b2
 8008afc:	0800c3c3 	.word	0x0800c3c3

08008b00 <_scanf_float>:
 8008b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b04:	469a      	mov	sl, r3
 8008b06:	688b      	ldr	r3, [r1, #8]
 8008b08:	4616      	mov	r6, r2
 8008b0a:	1e5a      	subs	r2, r3, #1
 8008b0c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008b10:	b087      	sub	sp, #28
 8008b12:	bf83      	ittte	hi
 8008b14:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8008b18:	189b      	addhi	r3, r3, r2
 8008b1a:	9301      	strhi	r3, [sp, #4]
 8008b1c:	2300      	movls	r3, #0
 8008b1e:	bf86      	itte	hi
 8008b20:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008b24:	608b      	strhi	r3, [r1, #8]
 8008b26:	9301      	strls	r3, [sp, #4]
 8008b28:	680b      	ldr	r3, [r1, #0]
 8008b2a:	4688      	mov	r8, r1
 8008b2c:	f04f 0b00 	mov.w	fp, #0
 8008b30:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008b34:	f848 3b1c 	str.w	r3, [r8], #28
 8008b38:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8008b3c:	4607      	mov	r7, r0
 8008b3e:	460c      	mov	r4, r1
 8008b40:	4645      	mov	r5, r8
 8008b42:	465a      	mov	r2, fp
 8008b44:	46d9      	mov	r9, fp
 8008b46:	f8cd b008 	str.w	fp, [sp, #8]
 8008b4a:	68a1      	ldr	r1, [r4, #8]
 8008b4c:	b181      	cbz	r1, 8008b70 <_scanf_float+0x70>
 8008b4e:	6833      	ldr	r3, [r6, #0]
 8008b50:	781b      	ldrb	r3, [r3, #0]
 8008b52:	2b49      	cmp	r3, #73	; 0x49
 8008b54:	d071      	beq.n	8008c3a <_scanf_float+0x13a>
 8008b56:	d84d      	bhi.n	8008bf4 <_scanf_float+0xf4>
 8008b58:	2b39      	cmp	r3, #57	; 0x39
 8008b5a:	d840      	bhi.n	8008bde <_scanf_float+0xde>
 8008b5c:	2b31      	cmp	r3, #49	; 0x31
 8008b5e:	f080 8088 	bcs.w	8008c72 <_scanf_float+0x172>
 8008b62:	2b2d      	cmp	r3, #45	; 0x2d
 8008b64:	f000 8090 	beq.w	8008c88 <_scanf_float+0x188>
 8008b68:	d815      	bhi.n	8008b96 <_scanf_float+0x96>
 8008b6a:	2b2b      	cmp	r3, #43	; 0x2b
 8008b6c:	f000 808c 	beq.w	8008c88 <_scanf_float+0x188>
 8008b70:	f1b9 0f00 	cmp.w	r9, #0
 8008b74:	d003      	beq.n	8008b7e <_scanf_float+0x7e>
 8008b76:	6823      	ldr	r3, [r4, #0]
 8008b78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008b7c:	6023      	str	r3, [r4, #0]
 8008b7e:	3a01      	subs	r2, #1
 8008b80:	2a01      	cmp	r2, #1
 8008b82:	f200 80ea 	bhi.w	8008d5a <_scanf_float+0x25a>
 8008b86:	4545      	cmp	r5, r8
 8008b88:	f200 80dc 	bhi.w	8008d44 <_scanf_float+0x244>
 8008b8c:	2601      	movs	r6, #1
 8008b8e:	4630      	mov	r0, r6
 8008b90:	b007      	add	sp, #28
 8008b92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b96:	2b2e      	cmp	r3, #46	; 0x2e
 8008b98:	f000 809f 	beq.w	8008cda <_scanf_float+0x1da>
 8008b9c:	2b30      	cmp	r3, #48	; 0x30
 8008b9e:	d1e7      	bne.n	8008b70 <_scanf_float+0x70>
 8008ba0:	6820      	ldr	r0, [r4, #0]
 8008ba2:	f410 7f80 	tst.w	r0, #256	; 0x100
 8008ba6:	d064      	beq.n	8008c72 <_scanf_float+0x172>
 8008ba8:	9b01      	ldr	r3, [sp, #4]
 8008baa:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8008bae:	6020      	str	r0, [r4, #0]
 8008bb0:	f109 0901 	add.w	r9, r9, #1
 8008bb4:	b11b      	cbz	r3, 8008bbe <_scanf_float+0xbe>
 8008bb6:	3b01      	subs	r3, #1
 8008bb8:	3101      	adds	r1, #1
 8008bba:	9301      	str	r3, [sp, #4]
 8008bbc:	60a1      	str	r1, [r4, #8]
 8008bbe:	68a3      	ldr	r3, [r4, #8]
 8008bc0:	3b01      	subs	r3, #1
 8008bc2:	60a3      	str	r3, [r4, #8]
 8008bc4:	6923      	ldr	r3, [r4, #16]
 8008bc6:	3301      	adds	r3, #1
 8008bc8:	6123      	str	r3, [r4, #16]
 8008bca:	6873      	ldr	r3, [r6, #4]
 8008bcc:	3b01      	subs	r3, #1
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	6073      	str	r3, [r6, #4]
 8008bd2:	f340 80ac 	ble.w	8008d2e <_scanf_float+0x22e>
 8008bd6:	6833      	ldr	r3, [r6, #0]
 8008bd8:	3301      	adds	r3, #1
 8008bda:	6033      	str	r3, [r6, #0]
 8008bdc:	e7b5      	b.n	8008b4a <_scanf_float+0x4a>
 8008bde:	2b45      	cmp	r3, #69	; 0x45
 8008be0:	f000 8085 	beq.w	8008cee <_scanf_float+0x1ee>
 8008be4:	2b46      	cmp	r3, #70	; 0x46
 8008be6:	d06a      	beq.n	8008cbe <_scanf_float+0x1be>
 8008be8:	2b41      	cmp	r3, #65	; 0x41
 8008bea:	d1c1      	bne.n	8008b70 <_scanf_float+0x70>
 8008bec:	2a01      	cmp	r2, #1
 8008bee:	d1bf      	bne.n	8008b70 <_scanf_float+0x70>
 8008bf0:	2202      	movs	r2, #2
 8008bf2:	e046      	b.n	8008c82 <_scanf_float+0x182>
 8008bf4:	2b65      	cmp	r3, #101	; 0x65
 8008bf6:	d07a      	beq.n	8008cee <_scanf_float+0x1ee>
 8008bf8:	d818      	bhi.n	8008c2c <_scanf_float+0x12c>
 8008bfa:	2b54      	cmp	r3, #84	; 0x54
 8008bfc:	d066      	beq.n	8008ccc <_scanf_float+0x1cc>
 8008bfe:	d811      	bhi.n	8008c24 <_scanf_float+0x124>
 8008c00:	2b4e      	cmp	r3, #78	; 0x4e
 8008c02:	d1b5      	bne.n	8008b70 <_scanf_float+0x70>
 8008c04:	2a00      	cmp	r2, #0
 8008c06:	d146      	bne.n	8008c96 <_scanf_float+0x196>
 8008c08:	f1b9 0f00 	cmp.w	r9, #0
 8008c0c:	d145      	bne.n	8008c9a <_scanf_float+0x19a>
 8008c0e:	6821      	ldr	r1, [r4, #0]
 8008c10:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8008c14:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8008c18:	d13f      	bne.n	8008c9a <_scanf_float+0x19a>
 8008c1a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8008c1e:	6021      	str	r1, [r4, #0]
 8008c20:	2201      	movs	r2, #1
 8008c22:	e02e      	b.n	8008c82 <_scanf_float+0x182>
 8008c24:	2b59      	cmp	r3, #89	; 0x59
 8008c26:	d01e      	beq.n	8008c66 <_scanf_float+0x166>
 8008c28:	2b61      	cmp	r3, #97	; 0x61
 8008c2a:	e7de      	b.n	8008bea <_scanf_float+0xea>
 8008c2c:	2b6e      	cmp	r3, #110	; 0x6e
 8008c2e:	d0e9      	beq.n	8008c04 <_scanf_float+0x104>
 8008c30:	d815      	bhi.n	8008c5e <_scanf_float+0x15e>
 8008c32:	2b66      	cmp	r3, #102	; 0x66
 8008c34:	d043      	beq.n	8008cbe <_scanf_float+0x1be>
 8008c36:	2b69      	cmp	r3, #105	; 0x69
 8008c38:	d19a      	bne.n	8008b70 <_scanf_float+0x70>
 8008c3a:	f1bb 0f00 	cmp.w	fp, #0
 8008c3e:	d138      	bne.n	8008cb2 <_scanf_float+0x1b2>
 8008c40:	f1b9 0f00 	cmp.w	r9, #0
 8008c44:	d197      	bne.n	8008b76 <_scanf_float+0x76>
 8008c46:	6821      	ldr	r1, [r4, #0]
 8008c48:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8008c4c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8008c50:	d195      	bne.n	8008b7e <_scanf_float+0x7e>
 8008c52:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8008c56:	6021      	str	r1, [r4, #0]
 8008c58:	f04f 0b01 	mov.w	fp, #1
 8008c5c:	e011      	b.n	8008c82 <_scanf_float+0x182>
 8008c5e:	2b74      	cmp	r3, #116	; 0x74
 8008c60:	d034      	beq.n	8008ccc <_scanf_float+0x1cc>
 8008c62:	2b79      	cmp	r3, #121	; 0x79
 8008c64:	d184      	bne.n	8008b70 <_scanf_float+0x70>
 8008c66:	f1bb 0f07 	cmp.w	fp, #7
 8008c6a:	d181      	bne.n	8008b70 <_scanf_float+0x70>
 8008c6c:	f04f 0b08 	mov.w	fp, #8
 8008c70:	e007      	b.n	8008c82 <_scanf_float+0x182>
 8008c72:	eb12 0f0b 	cmn.w	r2, fp
 8008c76:	f47f af7b 	bne.w	8008b70 <_scanf_float+0x70>
 8008c7a:	6821      	ldr	r1, [r4, #0]
 8008c7c:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8008c80:	6021      	str	r1, [r4, #0]
 8008c82:	702b      	strb	r3, [r5, #0]
 8008c84:	3501      	adds	r5, #1
 8008c86:	e79a      	b.n	8008bbe <_scanf_float+0xbe>
 8008c88:	6821      	ldr	r1, [r4, #0]
 8008c8a:	0608      	lsls	r0, r1, #24
 8008c8c:	f57f af70 	bpl.w	8008b70 <_scanf_float+0x70>
 8008c90:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008c94:	e7f4      	b.n	8008c80 <_scanf_float+0x180>
 8008c96:	2a02      	cmp	r2, #2
 8008c98:	d047      	beq.n	8008d2a <_scanf_float+0x22a>
 8008c9a:	f1bb 0f01 	cmp.w	fp, #1
 8008c9e:	d003      	beq.n	8008ca8 <_scanf_float+0x1a8>
 8008ca0:	f1bb 0f04 	cmp.w	fp, #4
 8008ca4:	f47f af64 	bne.w	8008b70 <_scanf_float+0x70>
 8008ca8:	f10b 0b01 	add.w	fp, fp, #1
 8008cac:	fa5f fb8b 	uxtb.w	fp, fp
 8008cb0:	e7e7      	b.n	8008c82 <_scanf_float+0x182>
 8008cb2:	f1bb 0f03 	cmp.w	fp, #3
 8008cb6:	d0f7      	beq.n	8008ca8 <_scanf_float+0x1a8>
 8008cb8:	f1bb 0f05 	cmp.w	fp, #5
 8008cbc:	e7f2      	b.n	8008ca4 <_scanf_float+0x1a4>
 8008cbe:	f1bb 0f02 	cmp.w	fp, #2
 8008cc2:	f47f af55 	bne.w	8008b70 <_scanf_float+0x70>
 8008cc6:	f04f 0b03 	mov.w	fp, #3
 8008cca:	e7da      	b.n	8008c82 <_scanf_float+0x182>
 8008ccc:	f1bb 0f06 	cmp.w	fp, #6
 8008cd0:	f47f af4e 	bne.w	8008b70 <_scanf_float+0x70>
 8008cd4:	f04f 0b07 	mov.w	fp, #7
 8008cd8:	e7d3      	b.n	8008c82 <_scanf_float+0x182>
 8008cda:	6821      	ldr	r1, [r4, #0]
 8008cdc:	0588      	lsls	r0, r1, #22
 8008cde:	f57f af47 	bpl.w	8008b70 <_scanf_float+0x70>
 8008ce2:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8008ce6:	6021      	str	r1, [r4, #0]
 8008ce8:	f8cd 9008 	str.w	r9, [sp, #8]
 8008cec:	e7c9      	b.n	8008c82 <_scanf_float+0x182>
 8008cee:	6821      	ldr	r1, [r4, #0]
 8008cf0:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8008cf4:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8008cf8:	d006      	beq.n	8008d08 <_scanf_float+0x208>
 8008cfa:	0548      	lsls	r0, r1, #21
 8008cfc:	f57f af38 	bpl.w	8008b70 <_scanf_float+0x70>
 8008d00:	f1b9 0f00 	cmp.w	r9, #0
 8008d04:	f43f af3b 	beq.w	8008b7e <_scanf_float+0x7e>
 8008d08:	0588      	lsls	r0, r1, #22
 8008d0a:	bf58      	it	pl
 8008d0c:	9802      	ldrpl	r0, [sp, #8]
 8008d0e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8008d12:	bf58      	it	pl
 8008d14:	eba9 0000 	subpl.w	r0, r9, r0
 8008d18:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8008d1c:	bf58      	it	pl
 8008d1e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8008d22:	6021      	str	r1, [r4, #0]
 8008d24:	f04f 0900 	mov.w	r9, #0
 8008d28:	e7ab      	b.n	8008c82 <_scanf_float+0x182>
 8008d2a:	2203      	movs	r2, #3
 8008d2c:	e7a9      	b.n	8008c82 <_scanf_float+0x182>
 8008d2e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008d32:	9205      	str	r2, [sp, #20]
 8008d34:	4631      	mov	r1, r6
 8008d36:	4638      	mov	r0, r7
 8008d38:	4798      	blx	r3
 8008d3a:	9a05      	ldr	r2, [sp, #20]
 8008d3c:	2800      	cmp	r0, #0
 8008d3e:	f43f af04 	beq.w	8008b4a <_scanf_float+0x4a>
 8008d42:	e715      	b.n	8008b70 <_scanf_float+0x70>
 8008d44:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008d48:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8008d4c:	4632      	mov	r2, r6
 8008d4e:	4638      	mov	r0, r7
 8008d50:	4798      	blx	r3
 8008d52:	6923      	ldr	r3, [r4, #16]
 8008d54:	3b01      	subs	r3, #1
 8008d56:	6123      	str	r3, [r4, #16]
 8008d58:	e715      	b.n	8008b86 <_scanf_float+0x86>
 8008d5a:	f10b 33ff 	add.w	r3, fp, #4294967295
 8008d5e:	2b06      	cmp	r3, #6
 8008d60:	d80a      	bhi.n	8008d78 <_scanf_float+0x278>
 8008d62:	f1bb 0f02 	cmp.w	fp, #2
 8008d66:	d968      	bls.n	8008e3a <_scanf_float+0x33a>
 8008d68:	f1ab 0b03 	sub.w	fp, fp, #3
 8008d6c:	fa5f fb8b 	uxtb.w	fp, fp
 8008d70:	eba5 0b0b 	sub.w	fp, r5, fp
 8008d74:	455d      	cmp	r5, fp
 8008d76:	d14b      	bne.n	8008e10 <_scanf_float+0x310>
 8008d78:	6823      	ldr	r3, [r4, #0]
 8008d7a:	05da      	lsls	r2, r3, #23
 8008d7c:	d51f      	bpl.n	8008dbe <_scanf_float+0x2be>
 8008d7e:	055b      	lsls	r3, r3, #21
 8008d80:	d468      	bmi.n	8008e54 <_scanf_float+0x354>
 8008d82:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008d86:	6923      	ldr	r3, [r4, #16]
 8008d88:	2965      	cmp	r1, #101	; 0x65
 8008d8a:	f103 33ff 	add.w	r3, r3, #4294967295
 8008d8e:	f105 3bff 	add.w	fp, r5, #4294967295
 8008d92:	6123      	str	r3, [r4, #16]
 8008d94:	d00d      	beq.n	8008db2 <_scanf_float+0x2b2>
 8008d96:	2945      	cmp	r1, #69	; 0x45
 8008d98:	d00b      	beq.n	8008db2 <_scanf_float+0x2b2>
 8008d9a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008d9e:	4632      	mov	r2, r6
 8008da0:	4638      	mov	r0, r7
 8008da2:	4798      	blx	r3
 8008da4:	6923      	ldr	r3, [r4, #16]
 8008da6:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8008daa:	3b01      	subs	r3, #1
 8008dac:	f1a5 0b02 	sub.w	fp, r5, #2
 8008db0:	6123      	str	r3, [r4, #16]
 8008db2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008db6:	4632      	mov	r2, r6
 8008db8:	4638      	mov	r0, r7
 8008dba:	4798      	blx	r3
 8008dbc:	465d      	mov	r5, fp
 8008dbe:	6826      	ldr	r6, [r4, #0]
 8008dc0:	f016 0610 	ands.w	r6, r6, #16
 8008dc4:	d17a      	bne.n	8008ebc <_scanf_float+0x3bc>
 8008dc6:	702e      	strb	r6, [r5, #0]
 8008dc8:	6823      	ldr	r3, [r4, #0]
 8008dca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008dce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008dd2:	d142      	bne.n	8008e5a <_scanf_float+0x35a>
 8008dd4:	9b02      	ldr	r3, [sp, #8]
 8008dd6:	eba9 0303 	sub.w	r3, r9, r3
 8008dda:	425a      	negs	r2, r3
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d149      	bne.n	8008e74 <_scanf_float+0x374>
 8008de0:	2200      	movs	r2, #0
 8008de2:	4641      	mov	r1, r8
 8008de4:	4638      	mov	r0, r7
 8008de6:	f000 feb7 	bl	8009b58 <_strtod_r>
 8008dea:	6825      	ldr	r5, [r4, #0]
 8008dec:	f8da 3000 	ldr.w	r3, [sl]
 8008df0:	f015 0f02 	tst.w	r5, #2
 8008df4:	f103 0204 	add.w	r2, r3, #4
 8008df8:	ec59 8b10 	vmov	r8, r9, d0
 8008dfc:	f8ca 2000 	str.w	r2, [sl]
 8008e00:	d043      	beq.n	8008e8a <_scanf_float+0x38a>
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	e9c3 8900 	strd	r8, r9, [r3]
 8008e08:	68e3      	ldr	r3, [r4, #12]
 8008e0a:	3301      	adds	r3, #1
 8008e0c:	60e3      	str	r3, [r4, #12]
 8008e0e:	e6be      	b.n	8008b8e <_scanf_float+0x8e>
 8008e10:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008e14:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8008e18:	4632      	mov	r2, r6
 8008e1a:	4638      	mov	r0, r7
 8008e1c:	4798      	blx	r3
 8008e1e:	6923      	ldr	r3, [r4, #16]
 8008e20:	3b01      	subs	r3, #1
 8008e22:	6123      	str	r3, [r4, #16]
 8008e24:	e7a6      	b.n	8008d74 <_scanf_float+0x274>
 8008e26:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008e2a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8008e2e:	4632      	mov	r2, r6
 8008e30:	4638      	mov	r0, r7
 8008e32:	4798      	blx	r3
 8008e34:	6923      	ldr	r3, [r4, #16]
 8008e36:	3b01      	subs	r3, #1
 8008e38:	6123      	str	r3, [r4, #16]
 8008e3a:	4545      	cmp	r5, r8
 8008e3c:	d8f3      	bhi.n	8008e26 <_scanf_float+0x326>
 8008e3e:	e6a5      	b.n	8008b8c <_scanf_float+0x8c>
 8008e40:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008e44:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8008e48:	4632      	mov	r2, r6
 8008e4a:	4638      	mov	r0, r7
 8008e4c:	4798      	blx	r3
 8008e4e:	6923      	ldr	r3, [r4, #16]
 8008e50:	3b01      	subs	r3, #1
 8008e52:	6123      	str	r3, [r4, #16]
 8008e54:	4545      	cmp	r5, r8
 8008e56:	d8f3      	bhi.n	8008e40 <_scanf_float+0x340>
 8008e58:	e698      	b.n	8008b8c <_scanf_float+0x8c>
 8008e5a:	9b03      	ldr	r3, [sp, #12]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d0bf      	beq.n	8008de0 <_scanf_float+0x2e0>
 8008e60:	9904      	ldr	r1, [sp, #16]
 8008e62:	230a      	movs	r3, #10
 8008e64:	4632      	mov	r2, r6
 8008e66:	3101      	adds	r1, #1
 8008e68:	4638      	mov	r0, r7
 8008e6a:	f000 ff15 	bl	8009c98 <_strtol_r>
 8008e6e:	9b03      	ldr	r3, [sp, #12]
 8008e70:	9d04      	ldr	r5, [sp, #16]
 8008e72:	1ac2      	subs	r2, r0, r3
 8008e74:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008e78:	429d      	cmp	r5, r3
 8008e7a:	bf28      	it	cs
 8008e7c:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8008e80:	490f      	ldr	r1, [pc, #60]	; (8008ec0 <_scanf_float+0x3c0>)
 8008e82:	4628      	mov	r0, r5
 8008e84:	f000 f824 	bl	8008ed0 <siprintf>
 8008e88:	e7aa      	b.n	8008de0 <_scanf_float+0x2e0>
 8008e8a:	f015 0504 	ands.w	r5, r5, #4
 8008e8e:	d1b8      	bne.n	8008e02 <_scanf_float+0x302>
 8008e90:	681f      	ldr	r7, [r3, #0]
 8008e92:	ee10 2a10 	vmov	r2, s0
 8008e96:	464b      	mov	r3, r9
 8008e98:	ee10 0a10 	vmov	r0, s0
 8008e9c:	4649      	mov	r1, r9
 8008e9e:	f7f7 fe45 	bl	8000b2c <__aeabi_dcmpun>
 8008ea2:	b128      	cbz	r0, 8008eb0 <_scanf_float+0x3b0>
 8008ea4:	4628      	mov	r0, r5
 8008ea6:	f000 f80d 	bl	8008ec4 <nanf>
 8008eaa:	ed87 0a00 	vstr	s0, [r7]
 8008eae:	e7ab      	b.n	8008e08 <_scanf_float+0x308>
 8008eb0:	4640      	mov	r0, r8
 8008eb2:	4649      	mov	r1, r9
 8008eb4:	f7f7 fe98 	bl	8000be8 <__aeabi_d2f>
 8008eb8:	6038      	str	r0, [r7, #0]
 8008eba:	e7a5      	b.n	8008e08 <_scanf_float+0x308>
 8008ebc:	2600      	movs	r6, #0
 8008ebe:	e666      	b.n	8008b8e <_scanf_float+0x8e>
 8008ec0:	0800c3d4 	.word	0x0800c3d4

08008ec4 <nanf>:
 8008ec4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008ecc <nanf+0x8>
 8008ec8:	4770      	bx	lr
 8008eca:	bf00      	nop
 8008ecc:	7fc00000 	.word	0x7fc00000

08008ed0 <siprintf>:
 8008ed0:	b40e      	push	{r1, r2, r3}
 8008ed2:	b500      	push	{lr}
 8008ed4:	b09c      	sub	sp, #112	; 0x70
 8008ed6:	ab1d      	add	r3, sp, #116	; 0x74
 8008ed8:	9002      	str	r0, [sp, #8]
 8008eda:	9006      	str	r0, [sp, #24]
 8008edc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008ee0:	4809      	ldr	r0, [pc, #36]	; (8008f08 <siprintf+0x38>)
 8008ee2:	9107      	str	r1, [sp, #28]
 8008ee4:	9104      	str	r1, [sp, #16]
 8008ee6:	4909      	ldr	r1, [pc, #36]	; (8008f0c <siprintf+0x3c>)
 8008ee8:	f853 2b04 	ldr.w	r2, [r3], #4
 8008eec:	9105      	str	r1, [sp, #20]
 8008eee:	6800      	ldr	r0, [r0, #0]
 8008ef0:	9301      	str	r3, [sp, #4]
 8008ef2:	a902      	add	r1, sp, #8
 8008ef4:	f002 fdaa 	bl	800ba4c <_svfiprintf_r>
 8008ef8:	9b02      	ldr	r3, [sp, #8]
 8008efa:	2200      	movs	r2, #0
 8008efc:	701a      	strb	r2, [r3, #0]
 8008efe:	b01c      	add	sp, #112	; 0x70
 8008f00:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f04:	b003      	add	sp, #12
 8008f06:	4770      	bx	lr
 8008f08:	20000028 	.word	0x20000028
 8008f0c:	ffff0208 	.word	0xffff0208

08008f10 <strncmp>:
 8008f10:	b510      	push	{r4, lr}
 8008f12:	b16a      	cbz	r2, 8008f30 <strncmp+0x20>
 8008f14:	3901      	subs	r1, #1
 8008f16:	1884      	adds	r4, r0, r2
 8008f18:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008f1c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008f20:	4293      	cmp	r3, r2
 8008f22:	d103      	bne.n	8008f2c <strncmp+0x1c>
 8008f24:	42a0      	cmp	r0, r4
 8008f26:	d001      	beq.n	8008f2c <strncmp+0x1c>
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d1f5      	bne.n	8008f18 <strncmp+0x8>
 8008f2c:	1a98      	subs	r0, r3, r2
 8008f2e:	bd10      	pop	{r4, pc}
 8008f30:	4610      	mov	r0, r2
 8008f32:	e7fc      	b.n	8008f2e <strncmp+0x1e>

08008f34 <sulp>:
 8008f34:	b570      	push	{r4, r5, r6, lr}
 8008f36:	4604      	mov	r4, r0
 8008f38:	460d      	mov	r5, r1
 8008f3a:	ec45 4b10 	vmov	d0, r4, r5
 8008f3e:	4616      	mov	r6, r2
 8008f40:	f002 fb40 	bl	800b5c4 <__ulp>
 8008f44:	ec51 0b10 	vmov	r0, r1, d0
 8008f48:	b17e      	cbz	r6, 8008f6a <sulp+0x36>
 8008f4a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008f4e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	dd09      	ble.n	8008f6a <sulp+0x36>
 8008f56:	051b      	lsls	r3, r3, #20
 8008f58:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008f5c:	2400      	movs	r4, #0
 8008f5e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008f62:	4622      	mov	r2, r4
 8008f64:	462b      	mov	r3, r5
 8008f66:	f7f7 fb47 	bl	80005f8 <__aeabi_dmul>
 8008f6a:	bd70      	pop	{r4, r5, r6, pc}
 8008f6c:	0000      	movs	r0, r0
	...

08008f70 <_strtod_l>:
 8008f70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f74:	461f      	mov	r7, r3
 8008f76:	b0a1      	sub	sp, #132	; 0x84
 8008f78:	2300      	movs	r3, #0
 8008f7a:	4681      	mov	r9, r0
 8008f7c:	4638      	mov	r0, r7
 8008f7e:	460e      	mov	r6, r1
 8008f80:	9217      	str	r2, [sp, #92]	; 0x5c
 8008f82:	931c      	str	r3, [sp, #112]	; 0x70
 8008f84:	f002 f81d 	bl	800afc2 <__localeconv_l>
 8008f88:	4680      	mov	r8, r0
 8008f8a:	6800      	ldr	r0, [r0, #0]
 8008f8c:	f7f7 f970 	bl	8000270 <strlen>
 8008f90:	f04f 0a00 	mov.w	sl, #0
 8008f94:	4604      	mov	r4, r0
 8008f96:	f04f 0b00 	mov.w	fp, #0
 8008f9a:	961b      	str	r6, [sp, #108]	; 0x6c
 8008f9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008f9e:	781a      	ldrb	r2, [r3, #0]
 8008fa0:	2a0d      	cmp	r2, #13
 8008fa2:	d832      	bhi.n	800900a <_strtod_l+0x9a>
 8008fa4:	2a09      	cmp	r2, #9
 8008fa6:	d236      	bcs.n	8009016 <_strtod_l+0xa6>
 8008fa8:	2a00      	cmp	r2, #0
 8008faa:	d03e      	beq.n	800902a <_strtod_l+0xba>
 8008fac:	2300      	movs	r3, #0
 8008fae:	930d      	str	r3, [sp, #52]	; 0x34
 8008fb0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8008fb2:	782b      	ldrb	r3, [r5, #0]
 8008fb4:	2b30      	cmp	r3, #48	; 0x30
 8008fb6:	f040 80ac 	bne.w	8009112 <_strtod_l+0x1a2>
 8008fba:	786b      	ldrb	r3, [r5, #1]
 8008fbc:	2b58      	cmp	r3, #88	; 0x58
 8008fbe:	d001      	beq.n	8008fc4 <_strtod_l+0x54>
 8008fc0:	2b78      	cmp	r3, #120	; 0x78
 8008fc2:	d167      	bne.n	8009094 <_strtod_l+0x124>
 8008fc4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008fc6:	9301      	str	r3, [sp, #4]
 8008fc8:	ab1c      	add	r3, sp, #112	; 0x70
 8008fca:	9300      	str	r3, [sp, #0]
 8008fcc:	9702      	str	r7, [sp, #8]
 8008fce:	ab1d      	add	r3, sp, #116	; 0x74
 8008fd0:	4a88      	ldr	r2, [pc, #544]	; (80091f4 <_strtod_l+0x284>)
 8008fd2:	a91b      	add	r1, sp, #108	; 0x6c
 8008fd4:	4648      	mov	r0, r9
 8008fd6:	f001 fd1a 	bl	800aa0e <__gethex>
 8008fda:	f010 0407 	ands.w	r4, r0, #7
 8008fde:	4606      	mov	r6, r0
 8008fe0:	d005      	beq.n	8008fee <_strtod_l+0x7e>
 8008fe2:	2c06      	cmp	r4, #6
 8008fe4:	d12b      	bne.n	800903e <_strtod_l+0xce>
 8008fe6:	3501      	adds	r5, #1
 8008fe8:	2300      	movs	r3, #0
 8008fea:	951b      	str	r5, [sp, #108]	; 0x6c
 8008fec:	930d      	str	r3, [sp, #52]	; 0x34
 8008fee:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	f040 859a 	bne.w	8009b2a <_strtod_l+0xbba>
 8008ff6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008ff8:	b1e3      	cbz	r3, 8009034 <_strtod_l+0xc4>
 8008ffa:	4652      	mov	r2, sl
 8008ffc:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009000:	ec43 2b10 	vmov	d0, r2, r3
 8009004:	b021      	add	sp, #132	; 0x84
 8009006:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800900a:	2a2b      	cmp	r2, #43	; 0x2b
 800900c:	d015      	beq.n	800903a <_strtod_l+0xca>
 800900e:	2a2d      	cmp	r2, #45	; 0x2d
 8009010:	d004      	beq.n	800901c <_strtod_l+0xac>
 8009012:	2a20      	cmp	r2, #32
 8009014:	d1ca      	bne.n	8008fac <_strtod_l+0x3c>
 8009016:	3301      	adds	r3, #1
 8009018:	931b      	str	r3, [sp, #108]	; 0x6c
 800901a:	e7bf      	b.n	8008f9c <_strtod_l+0x2c>
 800901c:	2201      	movs	r2, #1
 800901e:	920d      	str	r2, [sp, #52]	; 0x34
 8009020:	1c5a      	adds	r2, r3, #1
 8009022:	921b      	str	r2, [sp, #108]	; 0x6c
 8009024:	785b      	ldrb	r3, [r3, #1]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d1c2      	bne.n	8008fb0 <_strtod_l+0x40>
 800902a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800902c:	961b      	str	r6, [sp, #108]	; 0x6c
 800902e:	2b00      	cmp	r3, #0
 8009030:	f040 8579 	bne.w	8009b26 <_strtod_l+0xbb6>
 8009034:	4652      	mov	r2, sl
 8009036:	465b      	mov	r3, fp
 8009038:	e7e2      	b.n	8009000 <_strtod_l+0x90>
 800903a:	2200      	movs	r2, #0
 800903c:	e7ef      	b.n	800901e <_strtod_l+0xae>
 800903e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009040:	b13a      	cbz	r2, 8009052 <_strtod_l+0xe2>
 8009042:	2135      	movs	r1, #53	; 0x35
 8009044:	a81e      	add	r0, sp, #120	; 0x78
 8009046:	f002 fbb5 	bl	800b7b4 <__copybits>
 800904a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800904c:	4648      	mov	r0, r9
 800904e:	f002 f822 	bl	800b096 <_Bfree>
 8009052:	3c01      	subs	r4, #1
 8009054:	2c04      	cmp	r4, #4
 8009056:	d806      	bhi.n	8009066 <_strtod_l+0xf6>
 8009058:	e8df f004 	tbb	[pc, r4]
 800905c:	1714030a 	.word	0x1714030a
 8009060:	0a          	.byte	0x0a
 8009061:	00          	.byte	0x00
 8009062:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8009066:	0730      	lsls	r0, r6, #28
 8009068:	d5c1      	bpl.n	8008fee <_strtod_l+0x7e>
 800906a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800906e:	e7be      	b.n	8008fee <_strtod_l+0x7e>
 8009070:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8009074:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8009076:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800907a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800907e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009082:	e7f0      	b.n	8009066 <_strtod_l+0xf6>
 8009084:	f8df b170 	ldr.w	fp, [pc, #368]	; 80091f8 <_strtod_l+0x288>
 8009088:	e7ed      	b.n	8009066 <_strtod_l+0xf6>
 800908a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800908e:	f04f 3aff 	mov.w	sl, #4294967295
 8009092:	e7e8      	b.n	8009066 <_strtod_l+0xf6>
 8009094:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009096:	1c5a      	adds	r2, r3, #1
 8009098:	921b      	str	r2, [sp, #108]	; 0x6c
 800909a:	785b      	ldrb	r3, [r3, #1]
 800909c:	2b30      	cmp	r3, #48	; 0x30
 800909e:	d0f9      	beq.n	8009094 <_strtod_l+0x124>
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d0a4      	beq.n	8008fee <_strtod_l+0x7e>
 80090a4:	2301      	movs	r3, #1
 80090a6:	2500      	movs	r5, #0
 80090a8:	9306      	str	r3, [sp, #24]
 80090aa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80090ac:	9308      	str	r3, [sp, #32]
 80090ae:	9507      	str	r5, [sp, #28]
 80090b0:	9505      	str	r5, [sp, #20]
 80090b2:	220a      	movs	r2, #10
 80090b4:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80090b6:	7807      	ldrb	r7, [r0, #0]
 80090b8:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80090bc:	b2d9      	uxtb	r1, r3
 80090be:	2909      	cmp	r1, #9
 80090c0:	d929      	bls.n	8009116 <_strtod_l+0x1a6>
 80090c2:	4622      	mov	r2, r4
 80090c4:	f8d8 1000 	ldr.w	r1, [r8]
 80090c8:	f7ff ff22 	bl	8008f10 <strncmp>
 80090cc:	2800      	cmp	r0, #0
 80090ce:	d031      	beq.n	8009134 <_strtod_l+0x1c4>
 80090d0:	2000      	movs	r0, #0
 80090d2:	9c05      	ldr	r4, [sp, #20]
 80090d4:	9004      	str	r0, [sp, #16]
 80090d6:	463b      	mov	r3, r7
 80090d8:	4602      	mov	r2, r0
 80090da:	2b65      	cmp	r3, #101	; 0x65
 80090dc:	d001      	beq.n	80090e2 <_strtod_l+0x172>
 80090de:	2b45      	cmp	r3, #69	; 0x45
 80090e0:	d114      	bne.n	800910c <_strtod_l+0x19c>
 80090e2:	b924      	cbnz	r4, 80090ee <_strtod_l+0x17e>
 80090e4:	b910      	cbnz	r0, 80090ec <_strtod_l+0x17c>
 80090e6:	9b06      	ldr	r3, [sp, #24]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d09e      	beq.n	800902a <_strtod_l+0xba>
 80090ec:	2400      	movs	r4, #0
 80090ee:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80090f0:	1c73      	adds	r3, r6, #1
 80090f2:	931b      	str	r3, [sp, #108]	; 0x6c
 80090f4:	7873      	ldrb	r3, [r6, #1]
 80090f6:	2b2b      	cmp	r3, #43	; 0x2b
 80090f8:	d078      	beq.n	80091ec <_strtod_l+0x27c>
 80090fa:	2b2d      	cmp	r3, #45	; 0x2d
 80090fc:	d070      	beq.n	80091e0 <_strtod_l+0x270>
 80090fe:	f04f 0c00 	mov.w	ip, #0
 8009102:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8009106:	2f09      	cmp	r7, #9
 8009108:	d97c      	bls.n	8009204 <_strtod_l+0x294>
 800910a:	961b      	str	r6, [sp, #108]	; 0x6c
 800910c:	f04f 0e00 	mov.w	lr, #0
 8009110:	e09a      	b.n	8009248 <_strtod_l+0x2d8>
 8009112:	2300      	movs	r3, #0
 8009114:	e7c7      	b.n	80090a6 <_strtod_l+0x136>
 8009116:	9905      	ldr	r1, [sp, #20]
 8009118:	2908      	cmp	r1, #8
 800911a:	bfdd      	ittte	le
 800911c:	9907      	ldrle	r1, [sp, #28]
 800911e:	fb02 3301 	mlale	r3, r2, r1, r3
 8009122:	9307      	strle	r3, [sp, #28]
 8009124:	fb02 3505 	mlagt	r5, r2, r5, r3
 8009128:	9b05      	ldr	r3, [sp, #20]
 800912a:	3001      	adds	r0, #1
 800912c:	3301      	adds	r3, #1
 800912e:	9305      	str	r3, [sp, #20]
 8009130:	901b      	str	r0, [sp, #108]	; 0x6c
 8009132:	e7bf      	b.n	80090b4 <_strtod_l+0x144>
 8009134:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009136:	191a      	adds	r2, r3, r4
 8009138:	921b      	str	r2, [sp, #108]	; 0x6c
 800913a:	9a05      	ldr	r2, [sp, #20]
 800913c:	5d1b      	ldrb	r3, [r3, r4]
 800913e:	2a00      	cmp	r2, #0
 8009140:	d037      	beq.n	80091b2 <_strtod_l+0x242>
 8009142:	9c05      	ldr	r4, [sp, #20]
 8009144:	4602      	mov	r2, r0
 8009146:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800914a:	2909      	cmp	r1, #9
 800914c:	d913      	bls.n	8009176 <_strtod_l+0x206>
 800914e:	2101      	movs	r1, #1
 8009150:	9104      	str	r1, [sp, #16]
 8009152:	e7c2      	b.n	80090da <_strtod_l+0x16a>
 8009154:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009156:	1c5a      	adds	r2, r3, #1
 8009158:	921b      	str	r2, [sp, #108]	; 0x6c
 800915a:	785b      	ldrb	r3, [r3, #1]
 800915c:	3001      	adds	r0, #1
 800915e:	2b30      	cmp	r3, #48	; 0x30
 8009160:	d0f8      	beq.n	8009154 <_strtod_l+0x1e4>
 8009162:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8009166:	2a08      	cmp	r2, #8
 8009168:	f200 84e4 	bhi.w	8009b34 <_strtod_l+0xbc4>
 800916c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800916e:	9208      	str	r2, [sp, #32]
 8009170:	4602      	mov	r2, r0
 8009172:	2000      	movs	r0, #0
 8009174:	4604      	mov	r4, r0
 8009176:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800917a:	f100 0101 	add.w	r1, r0, #1
 800917e:	d012      	beq.n	80091a6 <_strtod_l+0x236>
 8009180:	440a      	add	r2, r1
 8009182:	eb00 0c04 	add.w	ip, r0, r4
 8009186:	4621      	mov	r1, r4
 8009188:	270a      	movs	r7, #10
 800918a:	458c      	cmp	ip, r1
 800918c:	d113      	bne.n	80091b6 <_strtod_l+0x246>
 800918e:	1821      	adds	r1, r4, r0
 8009190:	2908      	cmp	r1, #8
 8009192:	f104 0401 	add.w	r4, r4, #1
 8009196:	4404      	add	r4, r0
 8009198:	dc19      	bgt.n	80091ce <_strtod_l+0x25e>
 800919a:	9b07      	ldr	r3, [sp, #28]
 800919c:	210a      	movs	r1, #10
 800919e:	fb01 e303 	mla	r3, r1, r3, lr
 80091a2:	9307      	str	r3, [sp, #28]
 80091a4:	2100      	movs	r1, #0
 80091a6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80091a8:	1c58      	adds	r0, r3, #1
 80091aa:	901b      	str	r0, [sp, #108]	; 0x6c
 80091ac:	785b      	ldrb	r3, [r3, #1]
 80091ae:	4608      	mov	r0, r1
 80091b0:	e7c9      	b.n	8009146 <_strtod_l+0x1d6>
 80091b2:	9805      	ldr	r0, [sp, #20]
 80091b4:	e7d3      	b.n	800915e <_strtod_l+0x1ee>
 80091b6:	2908      	cmp	r1, #8
 80091b8:	f101 0101 	add.w	r1, r1, #1
 80091bc:	dc03      	bgt.n	80091c6 <_strtod_l+0x256>
 80091be:	9b07      	ldr	r3, [sp, #28]
 80091c0:	437b      	muls	r3, r7
 80091c2:	9307      	str	r3, [sp, #28]
 80091c4:	e7e1      	b.n	800918a <_strtod_l+0x21a>
 80091c6:	2910      	cmp	r1, #16
 80091c8:	bfd8      	it	le
 80091ca:	437d      	mulle	r5, r7
 80091cc:	e7dd      	b.n	800918a <_strtod_l+0x21a>
 80091ce:	2c10      	cmp	r4, #16
 80091d0:	bfdc      	itt	le
 80091d2:	210a      	movle	r1, #10
 80091d4:	fb01 e505 	mlale	r5, r1, r5, lr
 80091d8:	e7e4      	b.n	80091a4 <_strtod_l+0x234>
 80091da:	2301      	movs	r3, #1
 80091dc:	9304      	str	r3, [sp, #16]
 80091de:	e781      	b.n	80090e4 <_strtod_l+0x174>
 80091e0:	f04f 0c01 	mov.w	ip, #1
 80091e4:	1cb3      	adds	r3, r6, #2
 80091e6:	931b      	str	r3, [sp, #108]	; 0x6c
 80091e8:	78b3      	ldrb	r3, [r6, #2]
 80091ea:	e78a      	b.n	8009102 <_strtod_l+0x192>
 80091ec:	f04f 0c00 	mov.w	ip, #0
 80091f0:	e7f8      	b.n	80091e4 <_strtod_l+0x274>
 80091f2:	bf00      	nop
 80091f4:	0800c3dc 	.word	0x0800c3dc
 80091f8:	7ff00000 	.word	0x7ff00000
 80091fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80091fe:	1c5f      	adds	r7, r3, #1
 8009200:	971b      	str	r7, [sp, #108]	; 0x6c
 8009202:	785b      	ldrb	r3, [r3, #1]
 8009204:	2b30      	cmp	r3, #48	; 0x30
 8009206:	d0f9      	beq.n	80091fc <_strtod_l+0x28c>
 8009208:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800920c:	2f08      	cmp	r7, #8
 800920e:	f63f af7d 	bhi.w	800910c <_strtod_l+0x19c>
 8009212:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8009216:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009218:	930a      	str	r3, [sp, #40]	; 0x28
 800921a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800921c:	1c5f      	adds	r7, r3, #1
 800921e:	971b      	str	r7, [sp, #108]	; 0x6c
 8009220:	785b      	ldrb	r3, [r3, #1]
 8009222:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8009226:	f1b8 0f09 	cmp.w	r8, #9
 800922a:	d937      	bls.n	800929c <_strtod_l+0x32c>
 800922c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800922e:	1a7f      	subs	r7, r7, r1
 8009230:	2f08      	cmp	r7, #8
 8009232:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8009236:	dc37      	bgt.n	80092a8 <_strtod_l+0x338>
 8009238:	45be      	cmp	lr, r7
 800923a:	bfa8      	it	ge
 800923c:	46be      	movge	lr, r7
 800923e:	f1bc 0f00 	cmp.w	ip, #0
 8009242:	d001      	beq.n	8009248 <_strtod_l+0x2d8>
 8009244:	f1ce 0e00 	rsb	lr, lr, #0
 8009248:	2c00      	cmp	r4, #0
 800924a:	d151      	bne.n	80092f0 <_strtod_l+0x380>
 800924c:	2800      	cmp	r0, #0
 800924e:	f47f aece 	bne.w	8008fee <_strtod_l+0x7e>
 8009252:	9a06      	ldr	r2, [sp, #24]
 8009254:	2a00      	cmp	r2, #0
 8009256:	f47f aeca 	bne.w	8008fee <_strtod_l+0x7e>
 800925a:	9a04      	ldr	r2, [sp, #16]
 800925c:	2a00      	cmp	r2, #0
 800925e:	f47f aee4 	bne.w	800902a <_strtod_l+0xba>
 8009262:	2b4e      	cmp	r3, #78	; 0x4e
 8009264:	d027      	beq.n	80092b6 <_strtod_l+0x346>
 8009266:	dc21      	bgt.n	80092ac <_strtod_l+0x33c>
 8009268:	2b49      	cmp	r3, #73	; 0x49
 800926a:	f47f aede 	bne.w	800902a <_strtod_l+0xba>
 800926e:	49a0      	ldr	r1, [pc, #640]	; (80094f0 <_strtod_l+0x580>)
 8009270:	a81b      	add	r0, sp, #108	; 0x6c
 8009272:	f001 fdff 	bl	800ae74 <__match>
 8009276:	2800      	cmp	r0, #0
 8009278:	f43f aed7 	beq.w	800902a <_strtod_l+0xba>
 800927c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800927e:	499d      	ldr	r1, [pc, #628]	; (80094f4 <_strtod_l+0x584>)
 8009280:	3b01      	subs	r3, #1
 8009282:	a81b      	add	r0, sp, #108	; 0x6c
 8009284:	931b      	str	r3, [sp, #108]	; 0x6c
 8009286:	f001 fdf5 	bl	800ae74 <__match>
 800928a:	b910      	cbnz	r0, 8009292 <_strtod_l+0x322>
 800928c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800928e:	3301      	adds	r3, #1
 8009290:	931b      	str	r3, [sp, #108]	; 0x6c
 8009292:	f8df b274 	ldr.w	fp, [pc, #628]	; 8009508 <_strtod_l+0x598>
 8009296:	f04f 0a00 	mov.w	sl, #0
 800929a:	e6a8      	b.n	8008fee <_strtod_l+0x7e>
 800929c:	210a      	movs	r1, #10
 800929e:	fb01 3e0e 	mla	lr, r1, lr, r3
 80092a2:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80092a6:	e7b8      	b.n	800921a <_strtod_l+0x2aa>
 80092a8:	46be      	mov	lr, r7
 80092aa:	e7c8      	b.n	800923e <_strtod_l+0x2ce>
 80092ac:	2b69      	cmp	r3, #105	; 0x69
 80092ae:	d0de      	beq.n	800926e <_strtod_l+0x2fe>
 80092b0:	2b6e      	cmp	r3, #110	; 0x6e
 80092b2:	f47f aeba 	bne.w	800902a <_strtod_l+0xba>
 80092b6:	4990      	ldr	r1, [pc, #576]	; (80094f8 <_strtod_l+0x588>)
 80092b8:	a81b      	add	r0, sp, #108	; 0x6c
 80092ba:	f001 fddb 	bl	800ae74 <__match>
 80092be:	2800      	cmp	r0, #0
 80092c0:	f43f aeb3 	beq.w	800902a <_strtod_l+0xba>
 80092c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80092c6:	781b      	ldrb	r3, [r3, #0]
 80092c8:	2b28      	cmp	r3, #40	; 0x28
 80092ca:	d10e      	bne.n	80092ea <_strtod_l+0x37a>
 80092cc:	aa1e      	add	r2, sp, #120	; 0x78
 80092ce:	498b      	ldr	r1, [pc, #556]	; (80094fc <_strtod_l+0x58c>)
 80092d0:	a81b      	add	r0, sp, #108	; 0x6c
 80092d2:	f001 fde3 	bl	800ae9c <__hexnan>
 80092d6:	2805      	cmp	r0, #5
 80092d8:	d107      	bne.n	80092ea <_strtod_l+0x37a>
 80092da:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80092dc:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 80092e0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80092e4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80092e8:	e681      	b.n	8008fee <_strtod_l+0x7e>
 80092ea:	f8df b224 	ldr.w	fp, [pc, #548]	; 8009510 <_strtod_l+0x5a0>
 80092ee:	e7d2      	b.n	8009296 <_strtod_l+0x326>
 80092f0:	ebae 0302 	sub.w	r3, lr, r2
 80092f4:	9306      	str	r3, [sp, #24]
 80092f6:	9b05      	ldr	r3, [sp, #20]
 80092f8:	9807      	ldr	r0, [sp, #28]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	bf08      	it	eq
 80092fe:	4623      	moveq	r3, r4
 8009300:	2c10      	cmp	r4, #16
 8009302:	9305      	str	r3, [sp, #20]
 8009304:	46a0      	mov	r8, r4
 8009306:	bfa8      	it	ge
 8009308:	f04f 0810 	movge.w	r8, #16
 800930c:	f7f7 f8fa 	bl	8000504 <__aeabi_ui2d>
 8009310:	2c09      	cmp	r4, #9
 8009312:	4682      	mov	sl, r0
 8009314:	468b      	mov	fp, r1
 8009316:	dc13      	bgt.n	8009340 <_strtod_l+0x3d0>
 8009318:	9b06      	ldr	r3, [sp, #24]
 800931a:	2b00      	cmp	r3, #0
 800931c:	f43f ae67 	beq.w	8008fee <_strtod_l+0x7e>
 8009320:	9b06      	ldr	r3, [sp, #24]
 8009322:	dd7a      	ble.n	800941a <_strtod_l+0x4aa>
 8009324:	2b16      	cmp	r3, #22
 8009326:	dc61      	bgt.n	80093ec <_strtod_l+0x47c>
 8009328:	4a75      	ldr	r2, [pc, #468]	; (8009500 <_strtod_l+0x590>)
 800932a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800932e:	e9de 0100 	ldrd	r0, r1, [lr]
 8009332:	4652      	mov	r2, sl
 8009334:	465b      	mov	r3, fp
 8009336:	f7f7 f95f 	bl	80005f8 <__aeabi_dmul>
 800933a:	4682      	mov	sl, r0
 800933c:	468b      	mov	fp, r1
 800933e:	e656      	b.n	8008fee <_strtod_l+0x7e>
 8009340:	4b6f      	ldr	r3, [pc, #444]	; (8009500 <_strtod_l+0x590>)
 8009342:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009346:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800934a:	f7f7 f955 	bl	80005f8 <__aeabi_dmul>
 800934e:	4606      	mov	r6, r0
 8009350:	4628      	mov	r0, r5
 8009352:	460f      	mov	r7, r1
 8009354:	f7f7 f8d6 	bl	8000504 <__aeabi_ui2d>
 8009358:	4602      	mov	r2, r0
 800935a:	460b      	mov	r3, r1
 800935c:	4630      	mov	r0, r6
 800935e:	4639      	mov	r1, r7
 8009360:	f7f6 ff94 	bl	800028c <__adddf3>
 8009364:	2c0f      	cmp	r4, #15
 8009366:	4682      	mov	sl, r0
 8009368:	468b      	mov	fp, r1
 800936a:	ddd5      	ble.n	8009318 <_strtod_l+0x3a8>
 800936c:	9b06      	ldr	r3, [sp, #24]
 800936e:	eba4 0808 	sub.w	r8, r4, r8
 8009372:	4498      	add	r8, r3
 8009374:	f1b8 0f00 	cmp.w	r8, #0
 8009378:	f340 8096 	ble.w	80094a8 <_strtod_l+0x538>
 800937c:	f018 030f 	ands.w	r3, r8, #15
 8009380:	d00a      	beq.n	8009398 <_strtod_l+0x428>
 8009382:	495f      	ldr	r1, [pc, #380]	; (8009500 <_strtod_l+0x590>)
 8009384:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009388:	4652      	mov	r2, sl
 800938a:	465b      	mov	r3, fp
 800938c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009390:	f7f7 f932 	bl	80005f8 <__aeabi_dmul>
 8009394:	4682      	mov	sl, r0
 8009396:	468b      	mov	fp, r1
 8009398:	f038 080f 	bics.w	r8, r8, #15
 800939c:	d073      	beq.n	8009486 <_strtod_l+0x516>
 800939e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80093a2:	dd47      	ble.n	8009434 <_strtod_l+0x4c4>
 80093a4:	2400      	movs	r4, #0
 80093a6:	46a0      	mov	r8, r4
 80093a8:	9407      	str	r4, [sp, #28]
 80093aa:	9405      	str	r4, [sp, #20]
 80093ac:	2322      	movs	r3, #34	; 0x22
 80093ae:	f8df b158 	ldr.w	fp, [pc, #344]	; 8009508 <_strtod_l+0x598>
 80093b2:	f8c9 3000 	str.w	r3, [r9]
 80093b6:	f04f 0a00 	mov.w	sl, #0
 80093ba:	9b07      	ldr	r3, [sp, #28]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	f43f ae16 	beq.w	8008fee <_strtod_l+0x7e>
 80093c2:	991c      	ldr	r1, [sp, #112]	; 0x70
 80093c4:	4648      	mov	r0, r9
 80093c6:	f001 fe66 	bl	800b096 <_Bfree>
 80093ca:	9905      	ldr	r1, [sp, #20]
 80093cc:	4648      	mov	r0, r9
 80093ce:	f001 fe62 	bl	800b096 <_Bfree>
 80093d2:	4641      	mov	r1, r8
 80093d4:	4648      	mov	r0, r9
 80093d6:	f001 fe5e 	bl	800b096 <_Bfree>
 80093da:	9907      	ldr	r1, [sp, #28]
 80093dc:	4648      	mov	r0, r9
 80093de:	f001 fe5a 	bl	800b096 <_Bfree>
 80093e2:	4621      	mov	r1, r4
 80093e4:	4648      	mov	r0, r9
 80093e6:	f001 fe56 	bl	800b096 <_Bfree>
 80093ea:	e600      	b.n	8008fee <_strtod_l+0x7e>
 80093ec:	9a06      	ldr	r2, [sp, #24]
 80093ee:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80093f2:	4293      	cmp	r3, r2
 80093f4:	dbba      	blt.n	800936c <_strtod_l+0x3fc>
 80093f6:	4d42      	ldr	r5, [pc, #264]	; (8009500 <_strtod_l+0x590>)
 80093f8:	f1c4 040f 	rsb	r4, r4, #15
 80093fc:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8009400:	4652      	mov	r2, sl
 8009402:	465b      	mov	r3, fp
 8009404:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009408:	f7f7 f8f6 	bl	80005f8 <__aeabi_dmul>
 800940c:	9b06      	ldr	r3, [sp, #24]
 800940e:	1b1c      	subs	r4, r3, r4
 8009410:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8009414:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009418:	e78d      	b.n	8009336 <_strtod_l+0x3c6>
 800941a:	f113 0f16 	cmn.w	r3, #22
 800941e:	dba5      	blt.n	800936c <_strtod_l+0x3fc>
 8009420:	4a37      	ldr	r2, [pc, #220]	; (8009500 <_strtod_l+0x590>)
 8009422:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8009426:	e9d2 2300 	ldrd	r2, r3, [r2]
 800942a:	4650      	mov	r0, sl
 800942c:	4659      	mov	r1, fp
 800942e:	f7f7 fa0d 	bl	800084c <__aeabi_ddiv>
 8009432:	e782      	b.n	800933a <_strtod_l+0x3ca>
 8009434:	2300      	movs	r3, #0
 8009436:	4e33      	ldr	r6, [pc, #204]	; (8009504 <_strtod_l+0x594>)
 8009438:	ea4f 1828 	mov.w	r8, r8, asr #4
 800943c:	4650      	mov	r0, sl
 800943e:	4659      	mov	r1, fp
 8009440:	461d      	mov	r5, r3
 8009442:	f1b8 0f01 	cmp.w	r8, #1
 8009446:	dc21      	bgt.n	800948c <_strtod_l+0x51c>
 8009448:	b10b      	cbz	r3, 800944e <_strtod_l+0x4de>
 800944a:	4682      	mov	sl, r0
 800944c:	468b      	mov	fp, r1
 800944e:	4b2d      	ldr	r3, [pc, #180]	; (8009504 <_strtod_l+0x594>)
 8009450:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8009454:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8009458:	4652      	mov	r2, sl
 800945a:	465b      	mov	r3, fp
 800945c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8009460:	f7f7 f8ca 	bl	80005f8 <__aeabi_dmul>
 8009464:	4b28      	ldr	r3, [pc, #160]	; (8009508 <_strtod_l+0x598>)
 8009466:	460a      	mov	r2, r1
 8009468:	400b      	ands	r3, r1
 800946a:	4928      	ldr	r1, [pc, #160]	; (800950c <_strtod_l+0x59c>)
 800946c:	428b      	cmp	r3, r1
 800946e:	4682      	mov	sl, r0
 8009470:	d898      	bhi.n	80093a4 <_strtod_l+0x434>
 8009472:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009476:	428b      	cmp	r3, r1
 8009478:	bf86      	itte	hi
 800947a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8009514 <_strtod_l+0x5a4>
 800947e:	f04f 3aff 	movhi.w	sl, #4294967295
 8009482:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8009486:	2300      	movs	r3, #0
 8009488:	9304      	str	r3, [sp, #16]
 800948a:	e077      	b.n	800957c <_strtod_l+0x60c>
 800948c:	f018 0f01 	tst.w	r8, #1
 8009490:	d006      	beq.n	80094a0 <_strtod_l+0x530>
 8009492:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8009496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800949a:	f7f7 f8ad 	bl	80005f8 <__aeabi_dmul>
 800949e:	2301      	movs	r3, #1
 80094a0:	3501      	adds	r5, #1
 80094a2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80094a6:	e7cc      	b.n	8009442 <_strtod_l+0x4d2>
 80094a8:	d0ed      	beq.n	8009486 <_strtod_l+0x516>
 80094aa:	f1c8 0800 	rsb	r8, r8, #0
 80094ae:	f018 020f 	ands.w	r2, r8, #15
 80094b2:	d00a      	beq.n	80094ca <_strtod_l+0x55a>
 80094b4:	4b12      	ldr	r3, [pc, #72]	; (8009500 <_strtod_l+0x590>)
 80094b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80094ba:	4650      	mov	r0, sl
 80094bc:	4659      	mov	r1, fp
 80094be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094c2:	f7f7 f9c3 	bl	800084c <__aeabi_ddiv>
 80094c6:	4682      	mov	sl, r0
 80094c8:	468b      	mov	fp, r1
 80094ca:	ea5f 1828 	movs.w	r8, r8, asr #4
 80094ce:	d0da      	beq.n	8009486 <_strtod_l+0x516>
 80094d0:	f1b8 0f1f 	cmp.w	r8, #31
 80094d4:	dd20      	ble.n	8009518 <_strtod_l+0x5a8>
 80094d6:	2400      	movs	r4, #0
 80094d8:	46a0      	mov	r8, r4
 80094da:	9407      	str	r4, [sp, #28]
 80094dc:	9405      	str	r4, [sp, #20]
 80094de:	2322      	movs	r3, #34	; 0x22
 80094e0:	f04f 0a00 	mov.w	sl, #0
 80094e4:	f04f 0b00 	mov.w	fp, #0
 80094e8:	f8c9 3000 	str.w	r3, [r9]
 80094ec:	e765      	b.n	80093ba <_strtod_l+0x44a>
 80094ee:	bf00      	nop
 80094f0:	0800c3a5 	.word	0x0800c3a5
 80094f4:	0800c433 	.word	0x0800c433
 80094f8:	0800c3ad 	.word	0x0800c3ad
 80094fc:	0800c3f0 	.word	0x0800c3f0
 8009500:	0800c470 	.word	0x0800c470
 8009504:	0800c448 	.word	0x0800c448
 8009508:	7ff00000 	.word	0x7ff00000
 800950c:	7ca00000 	.word	0x7ca00000
 8009510:	fff80000 	.word	0xfff80000
 8009514:	7fefffff 	.word	0x7fefffff
 8009518:	f018 0310 	ands.w	r3, r8, #16
 800951c:	bf18      	it	ne
 800951e:	236a      	movne	r3, #106	; 0x6a
 8009520:	4da0      	ldr	r5, [pc, #640]	; (80097a4 <_strtod_l+0x834>)
 8009522:	9304      	str	r3, [sp, #16]
 8009524:	4650      	mov	r0, sl
 8009526:	4659      	mov	r1, fp
 8009528:	2300      	movs	r3, #0
 800952a:	f1b8 0f00 	cmp.w	r8, #0
 800952e:	f300 810a 	bgt.w	8009746 <_strtod_l+0x7d6>
 8009532:	b10b      	cbz	r3, 8009538 <_strtod_l+0x5c8>
 8009534:	4682      	mov	sl, r0
 8009536:	468b      	mov	fp, r1
 8009538:	9b04      	ldr	r3, [sp, #16]
 800953a:	b1bb      	cbz	r3, 800956c <_strtod_l+0x5fc>
 800953c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8009540:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009544:	2b00      	cmp	r3, #0
 8009546:	4659      	mov	r1, fp
 8009548:	dd10      	ble.n	800956c <_strtod_l+0x5fc>
 800954a:	2b1f      	cmp	r3, #31
 800954c:	f340 8107 	ble.w	800975e <_strtod_l+0x7ee>
 8009550:	2b34      	cmp	r3, #52	; 0x34
 8009552:	bfde      	ittt	le
 8009554:	3b20      	suble	r3, #32
 8009556:	f04f 32ff 	movle.w	r2, #4294967295
 800955a:	fa02 f303 	lslle.w	r3, r2, r3
 800955e:	f04f 0a00 	mov.w	sl, #0
 8009562:	bfcc      	ite	gt
 8009564:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8009568:	ea03 0b01 	andle.w	fp, r3, r1
 800956c:	2200      	movs	r2, #0
 800956e:	2300      	movs	r3, #0
 8009570:	4650      	mov	r0, sl
 8009572:	4659      	mov	r1, fp
 8009574:	f7f7 faa8 	bl	8000ac8 <__aeabi_dcmpeq>
 8009578:	2800      	cmp	r0, #0
 800957a:	d1ac      	bne.n	80094d6 <_strtod_l+0x566>
 800957c:	9b07      	ldr	r3, [sp, #28]
 800957e:	9300      	str	r3, [sp, #0]
 8009580:	9a05      	ldr	r2, [sp, #20]
 8009582:	9908      	ldr	r1, [sp, #32]
 8009584:	4623      	mov	r3, r4
 8009586:	4648      	mov	r0, r9
 8009588:	f001 fdd7 	bl	800b13a <__s2b>
 800958c:	9007      	str	r0, [sp, #28]
 800958e:	2800      	cmp	r0, #0
 8009590:	f43f af08 	beq.w	80093a4 <_strtod_l+0x434>
 8009594:	9a06      	ldr	r2, [sp, #24]
 8009596:	9b06      	ldr	r3, [sp, #24]
 8009598:	2a00      	cmp	r2, #0
 800959a:	f1c3 0300 	rsb	r3, r3, #0
 800959e:	bfa8      	it	ge
 80095a0:	2300      	movge	r3, #0
 80095a2:	930e      	str	r3, [sp, #56]	; 0x38
 80095a4:	2400      	movs	r4, #0
 80095a6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80095aa:	9316      	str	r3, [sp, #88]	; 0x58
 80095ac:	46a0      	mov	r8, r4
 80095ae:	9b07      	ldr	r3, [sp, #28]
 80095b0:	4648      	mov	r0, r9
 80095b2:	6859      	ldr	r1, [r3, #4]
 80095b4:	f001 fd3b 	bl	800b02e <_Balloc>
 80095b8:	9005      	str	r0, [sp, #20]
 80095ba:	2800      	cmp	r0, #0
 80095bc:	f43f aef6 	beq.w	80093ac <_strtod_l+0x43c>
 80095c0:	9b07      	ldr	r3, [sp, #28]
 80095c2:	691a      	ldr	r2, [r3, #16]
 80095c4:	3202      	adds	r2, #2
 80095c6:	f103 010c 	add.w	r1, r3, #12
 80095ca:	0092      	lsls	r2, r2, #2
 80095cc:	300c      	adds	r0, #12
 80095ce:	f001 fd23 	bl	800b018 <memcpy>
 80095d2:	aa1e      	add	r2, sp, #120	; 0x78
 80095d4:	a91d      	add	r1, sp, #116	; 0x74
 80095d6:	ec4b ab10 	vmov	d0, sl, fp
 80095da:	4648      	mov	r0, r9
 80095dc:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80095e0:	f002 f866 	bl	800b6b0 <__d2b>
 80095e4:	901c      	str	r0, [sp, #112]	; 0x70
 80095e6:	2800      	cmp	r0, #0
 80095e8:	f43f aee0 	beq.w	80093ac <_strtod_l+0x43c>
 80095ec:	2101      	movs	r1, #1
 80095ee:	4648      	mov	r0, r9
 80095f0:	f001 fe2f 	bl	800b252 <__i2b>
 80095f4:	4680      	mov	r8, r0
 80095f6:	2800      	cmp	r0, #0
 80095f8:	f43f aed8 	beq.w	80093ac <_strtod_l+0x43c>
 80095fc:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80095fe:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009600:	2e00      	cmp	r6, #0
 8009602:	bfab      	itete	ge
 8009604:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8009606:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8009608:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800960a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800960c:	bfac      	ite	ge
 800960e:	18f7      	addge	r7, r6, r3
 8009610:	1b9d      	sublt	r5, r3, r6
 8009612:	9b04      	ldr	r3, [sp, #16]
 8009614:	1af6      	subs	r6, r6, r3
 8009616:	4416      	add	r6, r2
 8009618:	4b63      	ldr	r3, [pc, #396]	; (80097a8 <_strtod_l+0x838>)
 800961a:	3e01      	subs	r6, #1
 800961c:	429e      	cmp	r6, r3
 800961e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009622:	f280 80af 	bge.w	8009784 <_strtod_l+0x814>
 8009626:	1b9b      	subs	r3, r3, r6
 8009628:	2b1f      	cmp	r3, #31
 800962a:	eba2 0203 	sub.w	r2, r2, r3
 800962e:	f04f 0101 	mov.w	r1, #1
 8009632:	f300 809b 	bgt.w	800976c <_strtod_l+0x7fc>
 8009636:	fa01 f303 	lsl.w	r3, r1, r3
 800963a:	930f      	str	r3, [sp, #60]	; 0x3c
 800963c:	2300      	movs	r3, #0
 800963e:	930a      	str	r3, [sp, #40]	; 0x28
 8009640:	18be      	adds	r6, r7, r2
 8009642:	9b04      	ldr	r3, [sp, #16]
 8009644:	42b7      	cmp	r7, r6
 8009646:	4415      	add	r5, r2
 8009648:	441d      	add	r5, r3
 800964a:	463b      	mov	r3, r7
 800964c:	bfa8      	it	ge
 800964e:	4633      	movge	r3, r6
 8009650:	42ab      	cmp	r3, r5
 8009652:	bfa8      	it	ge
 8009654:	462b      	movge	r3, r5
 8009656:	2b00      	cmp	r3, #0
 8009658:	bfc2      	ittt	gt
 800965a:	1af6      	subgt	r6, r6, r3
 800965c:	1aed      	subgt	r5, r5, r3
 800965e:	1aff      	subgt	r7, r7, r3
 8009660:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009662:	b1bb      	cbz	r3, 8009694 <_strtod_l+0x724>
 8009664:	4641      	mov	r1, r8
 8009666:	461a      	mov	r2, r3
 8009668:	4648      	mov	r0, r9
 800966a:	f001 fe91 	bl	800b390 <__pow5mult>
 800966e:	4680      	mov	r8, r0
 8009670:	2800      	cmp	r0, #0
 8009672:	f43f ae9b 	beq.w	80093ac <_strtod_l+0x43c>
 8009676:	4601      	mov	r1, r0
 8009678:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800967a:	4648      	mov	r0, r9
 800967c:	f001 fdf2 	bl	800b264 <__multiply>
 8009680:	900c      	str	r0, [sp, #48]	; 0x30
 8009682:	2800      	cmp	r0, #0
 8009684:	f43f ae92 	beq.w	80093ac <_strtod_l+0x43c>
 8009688:	991c      	ldr	r1, [sp, #112]	; 0x70
 800968a:	4648      	mov	r0, r9
 800968c:	f001 fd03 	bl	800b096 <_Bfree>
 8009690:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009692:	931c      	str	r3, [sp, #112]	; 0x70
 8009694:	2e00      	cmp	r6, #0
 8009696:	dc7a      	bgt.n	800978e <_strtod_l+0x81e>
 8009698:	9b06      	ldr	r3, [sp, #24]
 800969a:	2b00      	cmp	r3, #0
 800969c:	dd08      	ble.n	80096b0 <_strtod_l+0x740>
 800969e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80096a0:	9905      	ldr	r1, [sp, #20]
 80096a2:	4648      	mov	r0, r9
 80096a4:	f001 fe74 	bl	800b390 <__pow5mult>
 80096a8:	9005      	str	r0, [sp, #20]
 80096aa:	2800      	cmp	r0, #0
 80096ac:	f43f ae7e 	beq.w	80093ac <_strtod_l+0x43c>
 80096b0:	2d00      	cmp	r5, #0
 80096b2:	dd08      	ble.n	80096c6 <_strtod_l+0x756>
 80096b4:	462a      	mov	r2, r5
 80096b6:	9905      	ldr	r1, [sp, #20]
 80096b8:	4648      	mov	r0, r9
 80096ba:	f001 feb7 	bl	800b42c <__lshift>
 80096be:	9005      	str	r0, [sp, #20]
 80096c0:	2800      	cmp	r0, #0
 80096c2:	f43f ae73 	beq.w	80093ac <_strtod_l+0x43c>
 80096c6:	2f00      	cmp	r7, #0
 80096c8:	dd08      	ble.n	80096dc <_strtod_l+0x76c>
 80096ca:	4641      	mov	r1, r8
 80096cc:	463a      	mov	r2, r7
 80096ce:	4648      	mov	r0, r9
 80096d0:	f001 feac 	bl	800b42c <__lshift>
 80096d4:	4680      	mov	r8, r0
 80096d6:	2800      	cmp	r0, #0
 80096d8:	f43f ae68 	beq.w	80093ac <_strtod_l+0x43c>
 80096dc:	9a05      	ldr	r2, [sp, #20]
 80096de:	991c      	ldr	r1, [sp, #112]	; 0x70
 80096e0:	4648      	mov	r0, r9
 80096e2:	f001 ff11 	bl	800b508 <__mdiff>
 80096e6:	4604      	mov	r4, r0
 80096e8:	2800      	cmp	r0, #0
 80096ea:	f43f ae5f 	beq.w	80093ac <_strtod_l+0x43c>
 80096ee:	68c3      	ldr	r3, [r0, #12]
 80096f0:	930c      	str	r3, [sp, #48]	; 0x30
 80096f2:	2300      	movs	r3, #0
 80096f4:	60c3      	str	r3, [r0, #12]
 80096f6:	4641      	mov	r1, r8
 80096f8:	f001 feec 	bl	800b4d4 <__mcmp>
 80096fc:	2800      	cmp	r0, #0
 80096fe:	da55      	bge.n	80097ac <_strtod_l+0x83c>
 8009700:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009702:	b9e3      	cbnz	r3, 800973e <_strtod_l+0x7ce>
 8009704:	f1ba 0f00 	cmp.w	sl, #0
 8009708:	d119      	bne.n	800973e <_strtod_l+0x7ce>
 800970a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800970e:	b9b3      	cbnz	r3, 800973e <_strtod_l+0x7ce>
 8009710:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009714:	0d1b      	lsrs	r3, r3, #20
 8009716:	051b      	lsls	r3, r3, #20
 8009718:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800971c:	d90f      	bls.n	800973e <_strtod_l+0x7ce>
 800971e:	6963      	ldr	r3, [r4, #20]
 8009720:	b913      	cbnz	r3, 8009728 <_strtod_l+0x7b8>
 8009722:	6923      	ldr	r3, [r4, #16]
 8009724:	2b01      	cmp	r3, #1
 8009726:	dd0a      	ble.n	800973e <_strtod_l+0x7ce>
 8009728:	4621      	mov	r1, r4
 800972a:	2201      	movs	r2, #1
 800972c:	4648      	mov	r0, r9
 800972e:	f001 fe7d 	bl	800b42c <__lshift>
 8009732:	4641      	mov	r1, r8
 8009734:	4604      	mov	r4, r0
 8009736:	f001 fecd 	bl	800b4d4 <__mcmp>
 800973a:	2800      	cmp	r0, #0
 800973c:	dc67      	bgt.n	800980e <_strtod_l+0x89e>
 800973e:	9b04      	ldr	r3, [sp, #16]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d171      	bne.n	8009828 <_strtod_l+0x8b8>
 8009744:	e63d      	b.n	80093c2 <_strtod_l+0x452>
 8009746:	f018 0f01 	tst.w	r8, #1
 800974a:	d004      	beq.n	8009756 <_strtod_l+0x7e6>
 800974c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009750:	f7f6 ff52 	bl	80005f8 <__aeabi_dmul>
 8009754:	2301      	movs	r3, #1
 8009756:	ea4f 0868 	mov.w	r8, r8, asr #1
 800975a:	3508      	adds	r5, #8
 800975c:	e6e5      	b.n	800952a <_strtod_l+0x5ba>
 800975e:	f04f 32ff 	mov.w	r2, #4294967295
 8009762:	fa02 f303 	lsl.w	r3, r2, r3
 8009766:	ea03 0a0a 	and.w	sl, r3, sl
 800976a:	e6ff      	b.n	800956c <_strtod_l+0x5fc>
 800976c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8009770:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8009774:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8009778:	36e2      	adds	r6, #226	; 0xe2
 800977a:	fa01 f306 	lsl.w	r3, r1, r6
 800977e:	930a      	str	r3, [sp, #40]	; 0x28
 8009780:	910f      	str	r1, [sp, #60]	; 0x3c
 8009782:	e75d      	b.n	8009640 <_strtod_l+0x6d0>
 8009784:	2300      	movs	r3, #0
 8009786:	930a      	str	r3, [sp, #40]	; 0x28
 8009788:	2301      	movs	r3, #1
 800978a:	930f      	str	r3, [sp, #60]	; 0x3c
 800978c:	e758      	b.n	8009640 <_strtod_l+0x6d0>
 800978e:	4632      	mov	r2, r6
 8009790:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009792:	4648      	mov	r0, r9
 8009794:	f001 fe4a 	bl	800b42c <__lshift>
 8009798:	901c      	str	r0, [sp, #112]	; 0x70
 800979a:	2800      	cmp	r0, #0
 800979c:	f47f af7c 	bne.w	8009698 <_strtod_l+0x728>
 80097a0:	e604      	b.n	80093ac <_strtod_l+0x43c>
 80097a2:	bf00      	nop
 80097a4:	0800c408 	.word	0x0800c408
 80097a8:	fffffc02 	.word	0xfffffc02
 80097ac:	465d      	mov	r5, fp
 80097ae:	f040 8086 	bne.w	80098be <_strtod_l+0x94e>
 80097b2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80097b4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80097b8:	b32a      	cbz	r2, 8009806 <_strtod_l+0x896>
 80097ba:	4aaf      	ldr	r2, [pc, #700]	; (8009a78 <_strtod_l+0xb08>)
 80097bc:	4293      	cmp	r3, r2
 80097be:	d153      	bne.n	8009868 <_strtod_l+0x8f8>
 80097c0:	9b04      	ldr	r3, [sp, #16]
 80097c2:	4650      	mov	r0, sl
 80097c4:	b1d3      	cbz	r3, 80097fc <_strtod_l+0x88c>
 80097c6:	4aad      	ldr	r2, [pc, #692]	; (8009a7c <_strtod_l+0xb0c>)
 80097c8:	402a      	ands	r2, r5
 80097ca:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80097ce:	f04f 31ff 	mov.w	r1, #4294967295
 80097d2:	d816      	bhi.n	8009802 <_strtod_l+0x892>
 80097d4:	0d12      	lsrs	r2, r2, #20
 80097d6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80097da:	fa01 f303 	lsl.w	r3, r1, r3
 80097de:	4298      	cmp	r0, r3
 80097e0:	d142      	bne.n	8009868 <_strtod_l+0x8f8>
 80097e2:	4ba7      	ldr	r3, [pc, #668]	; (8009a80 <_strtod_l+0xb10>)
 80097e4:	429d      	cmp	r5, r3
 80097e6:	d102      	bne.n	80097ee <_strtod_l+0x87e>
 80097e8:	3001      	adds	r0, #1
 80097ea:	f43f addf 	beq.w	80093ac <_strtod_l+0x43c>
 80097ee:	4ba3      	ldr	r3, [pc, #652]	; (8009a7c <_strtod_l+0xb0c>)
 80097f0:	402b      	ands	r3, r5
 80097f2:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80097f6:	f04f 0a00 	mov.w	sl, #0
 80097fa:	e7a0      	b.n	800973e <_strtod_l+0x7ce>
 80097fc:	f04f 33ff 	mov.w	r3, #4294967295
 8009800:	e7ed      	b.n	80097de <_strtod_l+0x86e>
 8009802:	460b      	mov	r3, r1
 8009804:	e7eb      	b.n	80097de <_strtod_l+0x86e>
 8009806:	bb7b      	cbnz	r3, 8009868 <_strtod_l+0x8f8>
 8009808:	f1ba 0f00 	cmp.w	sl, #0
 800980c:	d12c      	bne.n	8009868 <_strtod_l+0x8f8>
 800980e:	9904      	ldr	r1, [sp, #16]
 8009810:	4a9a      	ldr	r2, [pc, #616]	; (8009a7c <_strtod_l+0xb0c>)
 8009812:	465b      	mov	r3, fp
 8009814:	b1f1      	cbz	r1, 8009854 <_strtod_l+0x8e4>
 8009816:	ea02 010b 	and.w	r1, r2, fp
 800981a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800981e:	dc19      	bgt.n	8009854 <_strtod_l+0x8e4>
 8009820:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009824:	f77f ae5b 	ble.w	80094de <_strtod_l+0x56e>
 8009828:	4a96      	ldr	r2, [pc, #600]	; (8009a84 <_strtod_l+0xb14>)
 800982a:	2300      	movs	r3, #0
 800982c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8009830:	4650      	mov	r0, sl
 8009832:	4659      	mov	r1, fp
 8009834:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009838:	f7f6 fede 	bl	80005f8 <__aeabi_dmul>
 800983c:	4682      	mov	sl, r0
 800983e:	468b      	mov	fp, r1
 8009840:	2900      	cmp	r1, #0
 8009842:	f47f adbe 	bne.w	80093c2 <_strtod_l+0x452>
 8009846:	2800      	cmp	r0, #0
 8009848:	f47f adbb 	bne.w	80093c2 <_strtod_l+0x452>
 800984c:	2322      	movs	r3, #34	; 0x22
 800984e:	f8c9 3000 	str.w	r3, [r9]
 8009852:	e5b6      	b.n	80093c2 <_strtod_l+0x452>
 8009854:	4013      	ands	r3, r2
 8009856:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800985a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800985e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009862:	f04f 3aff 	mov.w	sl, #4294967295
 8009866:	e76a      	b.n	800973e <_strtod_l+0x7ce>
 8009868:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800986a:	b193      	cbz	r3, 8009892 <_strtod_l+0x922>
 800986c:	422b      	tst	r3, r5
 800986e:	f43f af66 	beq.w	800973e <_strtod_l+0x7ce>
 8009872:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009874:	9a04      	ldr	r2, [sp, #16]
 8009876:	4650      	mov	r0, sl
 8009878:	4659      	mov	r1, fp
 800987a:	b173      	cbz	r3, 800989a <_strtod_l+0x92a>
 800987c:	f7ff fb5a 	bl	8008f34 <sulp>
 8009880:	4602      	mov	r2, r0
 8009882:	460b      	mov	r3, r1
 8009884:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009888:	f7f6 fd00 	bl	800028c <__adddf3>
 800988c:	4682      	mov	sl, r0
 800988e:	468b      	mov	fp, r1
 8009890:	e755      	b.n	800973e <_strtod_l+0x7ce>
 8009892:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009894:	ea13 0f0a 	tst.w	r3, sl
 8009898:	e7e9      	b.n	800986e <_strtod_l+0x8fe>
 800989a:	f7ff fb4b 	bl	8008f34 <sulp>
 800989e:	4602      	mov	r2, r0
 80098a0:	460b      	mov	r3, r1
 80098a2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80098a6:	f7f6 fcef 	bl	8000288 <__aeabi_dsub>
 80098aa:	2200      	movs	r2, #0
 80098ac:	2300      	movs	r3, #0
 80098ae:	4682      	mov	sl, r0
 80098b0:	468b      	mov	fp, r1
 80098b2:	f7f7 f909 	bl	8000ac8 <__aeabi_dcmpeq>
 80098b6:	2800      	cmp	r0, #0
 80098b8:	f47f ae11 	bne.w	80094de <_strtod_l+0x56e>
 80098bc:	e73f      	b.n	800973e <_strtod_l+0x7ce>
 80098be:	4641      	mov	r1, r8
 80098c0:	4620      	mov	r0, r4
 80098c2:	f001 ff44 	bl	800b74e <__ratio>
 80098c6:	ec57 6b10 	vmov	r6, r7, d0
 80098ca:	2200      	movs	r2, #0
 80098cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80098d0:	ee10 0a10 	vmov	r0, s0
 80098d4:	4639      	mov	r1, r7
 80098d6:	f7f7 f90b 	bl	8000af0 <__aeabi_dcmple>
 80098da:	2800      	cmp	r0, #0
 80098dc:	d077      	beq.n	80099ce <_strtod_l+0xa5e>
 80098de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d04a      	beq.n	800997a <_strtod_l+0xa0a>
 80098e4:	4b68      	ldr	r3, [pc, #416]	; (8009a88 <_strtod_l+0xb18>)
 80098e6:	2200      	movs	r2, #0
 80098e8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80098ec:	4f66      	ldr	r7, [pc, #408]	; (8009a88 <_strtod_l+0xb18>)
 80098ee:	2600      	movs	r6, #0
 80098f0:	4b62      	ldr	r3, [pc, #392]	; (8009a7c <_strtod_l+0xb0c>)
 80098f2:	402b      	ands	r3, r5
 80098f4:	930f      	str	r3, [sp, #60]	; 0x3c
 80098f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80098f8:	4b64      	ldr	r3, [pc, #400]	; (8009a8c <_strtod_l+0xb1c>)
 80098fa:	429a      	cmp	r2, r3
 80098fc:	f040 80ce 	bne.w	8009a9c <_strtod_l+0xb2c>
 8009900:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009904:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009908:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800990c:	ec4b ab10 	vmov	d0, sl, fp
 8009910:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8009914:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009918:	f001 fe54 	bl	800b5c4 <__ulp>
 800991c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009920:	ec53 2b10 	vmov	r2, r3, d0
 8009924:	f7f6 fe68 	bl	80005f8 <__aeabi_dmul>
 8009928:	4652      	mov	r2, sl
 800992a:	465b      	mov	r3, fp
 800992c:	f7f6 fcae 	bl	800028c <__adddf3>
 8009930:	460b      	mov	r3, r1
 8009932:	4952      	ldr	r1, [pc, #328]	; (8009a7c <_strtod_l+0xb0c>)
 8009934:	4a56      	ldr	r2, [pc, #344]	; (8009a90 <_strtod_l+0xb20>)
 8009936:	4019      	ands	r1, r3
 8009938:	4291      	cmp	r1, r2
 800993a:	4682      	mov	sl, r0
 800993c:	d95b      	bls.n	80099f6 <_strtod_l+0xa86>
 800993e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009940:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009944:	4293      	cmp	r3, r2
 8009946:	d103      	bne.n	8009950 <_strtod_l+0x9e0>
 8009948:	9b08      	ldr	r3, [sp, #32]
 800994a:	3301      	adds	r3, #1
 800994c:	f43f ad2e 	beq.w	80093ac <_strtod_l+0x43c>
 8009950:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8009a80 <_strtod_l+0xb10>
 8009954:	f04f 3aff 	mov.w	sl, #4294967295
 8009958:	991c      	ldr	r1, [sp, #112]	; 0x70
 800995a:	4648      	mov	r0, r9
 800995c:	f001 fb9b 	bl	800b096 <_Bfree>
 8009960:	9905      	ldr	r1, [sp, #20]
 8009962:	4648      	mov	r0, r9
 8009964:	f001 fb97 	bl	800b096 <_Bfree>
 8009968:	4641      	mov	r1, r8
 800996a:	4648      	mov	r0, r9
 800996c:	f001 fb93 	bl	800b096 <_Bfree>
 8009970:	4621      	mov	r1, r4
 8009972:	4648      	mov	r0, r9
 8009974:	f001 fb8f 	bl	800b096 <_Bfree>
 8009978:	e619      	b.n	80095ae <_strtod_l+0x63e>
 800997a:	f1ba 0f00 	cmp.w	sl, #0
 800997e:	d11a      	bne.n	80099b6 <_strtod_l+0xa46>
 8009980:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009984:	b9eb      	cbnz	r3, 80099c2 <_strtod_l+0xa52>
 8009986:	2200      	movs	r2, #0
 8009988:	4b3f      	ldr	r3, [pc, #252]	; (8009a88 <_strtod_l+0xb18>)
 800998a:	4630      	mov	r0, r6
 800998c:	4639      	mov	r1, r7
 800998e:	f7f7 f8a5 	bl	8000adc <__aeabi_dcmplt>
 8009992:	b9c8      	cbnz	r0, 80099c8 <_strtod_l+0xa58>
 8009994:	4630      	mov	r0, r6
 8009996:	4639      	mov	r1, r7
 8009998:	2200      	movs	r2, #0
 800999a:	4b3e      	ldr	r3, [pc, #248]	; (8009a94 <_strtod_l+0xb24>)
 800999c:	f7f6 fe2c 	bl	80005f8 <__aeabi_dmul>
 80099a0:	4606      	mov	r6, r0
 80099a2:	460f      	mov	r7, r1
 80099a4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80099a8:	9618      	str	r6, [sp, #96]	; 0x60
 80099aa:	9319      	str	r3, [sp, #100]	; 0x64
 80099ac:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 80099b0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80099b4:	e79c      	b.n	80098f0 <_strtod_l+0x980>
 80099b6:	f1ba 0f01 	cmp.w	sl, #1
 80099ba:	d102      	bne.n	80099c2 <_strtod_l+0xa52>
 80099bc:	2d00      	cmp	r5, #0
 80099be:	f43f ad8e 	beq.w	80094de <_strtod_l+0x56e>
 80099c2:	2200      	movs	r2, #0
 80099c4:	4b34      	ldr	r3, [pc, #208]	; (8009a98 <_strtod_l+0xb28>)
 80099c6:	e78f      	b.n	80098e8 <_strtod_l+0x978>
 80099c8:	2600      	movs	r6, #0
 80099ca:	4f32      	ldr	r7, [pc, #200]	; (8009a94 <_strtod_l+0xb24>)
 80099cc:	e7ea      	b.n	80099a4 <_strtod_l+0xa34>
 80099ce:	4b31      	ldr	r3, [pc, #196]	; (8009a94 <_strtod_l+0xb24>)
 80099d0:	4630      	mov	r0, r6
 80099d2:	4639      	mov	r1, r7
 80099d4:	2200      	movs	r2, #0
 80099d6:	f7f6 fe0f 	bl	80005f8 <__aeabi_dmul>
 80099da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80099dc:	4606      	mov	r6, r0
 80099de:	460f      	mov	r7, r1
 80099e0:	b933      	cbnz	r3, 80099f0 <_strtod_l+0xa80>
 80099e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80099e6:	9010      	str	r0, [sp, #64]	; 0x40
 80099e8:	9311      	str	r3, [sp, #68]	; 0x44
 80099ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80099ee:	e7df      	b.n	80099b0 <_strtod_l+0xa40>
 80099f0:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80099f4:	e7f9      	b.n	80099ea <_strtod_l+0xa7a>
 80099f6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80099fa:	9b04      	ldr	r3, [sp, #16]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d1ab      	bne.n	8009958 <_strtod_l+0x9e8>
 8009a00:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009a04:	0d1b      	lsrs	r3, r3, #20
 8009a06:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009a08:	051b      	lsls	r3, r3, #20
 8009a0a:	429a      	cmp	r2, r3
 8009a0c:	465d      	mov	r5, fp
 8009a0e:	d1a3      	bne.n	8009958 <_strtod_l+0x9e8>
 8009a10:	4639      	mov	r1, r7
 8009a12:	4630      	mov	r0, r6
 8009a14:	f7f7 f8a0 	bl	8000b58 <__aeabi_d2iz>
 8009a18:	f7f6 fd84 	bl	8000524 <__aeabi_i2d>
 8009a1c:	460b      	mov	r3, r1
 8009a1e:	4602      	mov	r2, r0
 8009a20:	4639      	mov	r1, r7
 8009a22:	4630      	mov	r0, r6
 8009a24:	f7f6 fc30 	bl	8000288 <__aeabi_dsub>
 8009a28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a2a:	4606      	mov	r6, r0
 8009a2c:	460f      	mov	r7, r1
 8009a2e:	b933      	cbnz	r3, 8009a3e <_strtod_l+0xace>
 8009a30:	f1ba 0f00 	cmp.w	sl, #0
 8009a34:	d103      	bne.n	8009a3e <_strtod_l+0xace>
 8009a36:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8009a3a:	2d00      	cmp	r5, #0
 8009a3c:	d06d      	beq.n	8009b1a <_strtod_l+0xbaa>
 8009a3e:	a30a      	add	r3, pc, #40	; (adr r3, 8009a68 <_strtod_l+0xaf8>)
 8009a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a44:	4630      	mov	r0, r6
 8009a46:	4639      	mov	r1, r7
 8009a48:	f7f7 f848 	bl	8000adc <__aeabi_dcmplt>
 8009a4c:	2800      	cmp	r0, #0
 8009a4e:	f47f acb8 	bne.w	80093c2 <_strtod_l+0x452>
 8009a52:	a307      	add	r3, pc, #28	; (adr r3, 8009a70 <_strtod_l+0xb00>)
 8009a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a58:	4630      	mov	r0, r6
 8009a5a:	4639      	mov	r1, r7
 8009a5c:	f7f7 f85c 	bl	8000b18 <__aeabi_dcmpgt>
 8009a60:	2800      	cmp	r0, #0
 8009a62:	f43f af79 	beq.w	8009958 <_strtod_l+0x9e8>
 8009a66:	e4ac      	b.n	80093c2 <_strtod_l+0x452>
 8009a68:	94a03595 	.word	0x94a03595
 8009a6c:	3fdfffff 	.word	0x3fdfffff
 8009a70:	35afe535 	.word	0x35afe535
 8009a74:	3fe00000 	.word	0x3fe00000
 8009a78:	000fffff 	.word	0x000fffff
 8009a7c:	7ff00000 	.word	0x7ff00000
 8009a80:	7fefffff 	.word	0x7fefffff
 8009a84:	39500000 	.word	0x39500000
 8009a88:	3ff00000 	.word	0x3ff00000
 8009a8c:	7fe00000 	.word	0x7fe00000
 8009a90:	7c9fffff 	.word	0x7c9fffff
 8009a94:	3fe00000 	.word	0x3fe00000
 8009a98:	bff00000 	.word	0xbff00000
 8009a9c:	9b04      	ldr	r3, [sp, #16]
 8009a9e:	b333      	cbz	r3, 8009aee <_strtod_l+0xb7e>
 8009aa0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009aa2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009aa6:	d822      	bhi.n	8009aee <_strtod_l+0xb7e>
 8009aa8:	a327      	add	r3, pc, #156	; (adr r3, 8009b48 <_strtod_l+0xbd8>)
 8009aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aae:	4630      	mov	r0, r6
 8009ab0:	4639      	mov	r1, r7
 8009ab2:	f7f7 f81d 	bl	8000af0 <__aeabi_dcmple>
 8009ab6:	b1a0      	cbz	r0, 8009ae2 <_strtod_l+0xb72>
 8009ab8:	4639      	mov	r1, r7
 8009aba:	4630      	mov	r0, r6
 8009abc:	f7f7 f874 	bl	8000ba8 <__aeabi_d2uiz>
 8009ac0:	2800      	cmp	r0, #0
 8009ac2:	bf08      	it	eq
 8009ac4:	2001      	moveq	r0, #1
 8009ac6:	f7f6 fd1d 	bl	8000504 <__aeabi_ui2d>
 8009aca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009acc:	4606      	mov	r6, r0
 8009ace:	460f      	mov	r7, r1
 8009ad0:	bb03      	cbnz	r3, 8009b14 <_strtod_l+0xba4>
 8009ad2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009ad6:	9012      	str	r0, [sp, #72]	; 0x48
 8009ad8:	9313      	str	r3, [sp, #76]	; 0x4c
 8009ada:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8009ade:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8009ae2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ae4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009ae6:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009aea:	1a9b      	subs	r3, r3, r2
 8009aec:	930b      	str	r3, [sp, #44]	; 0x2c
 8009aee:	ed9d 0b08 	vldr	d0, [sp, #32]
 8009af2:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8009af6:	f001 fd65 	bl	800b5c4 <__ulp>
 8009afa:	4650      	mov	r0, sl
 8009afc:	ec53 2b10 	vmov	r2, r3, d0
 8009b00:	4659      	mov	r1, fp
 8009b02:	f7f6 fd79 	bl	80005f8 <__aeabi_dmul>
 8009b06:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009b0a:	f7f6 fbbf 	bl	800028c <__adddf3>
 8009b0e:	4682      	mov	sl, r0
 8009b10:	468b      	mov	fp, r1
 8009b12:	e772      	b.n	80099fa <_strtod_l+0xa8a>
 8009b14:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8009b18:	e7df      	b.n	8009ada <_strtod_l+0xb6a>
 8009b1a:	a30d      	add	r3, pc, #52	; (adr r3, 8009b50 <_strtod_l+0xbe0>)
 8009b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b20:	f7f6 ffdc 	bl	8000adc <__aeabi_dcmplt>
 8009b24:	e79c      	b.n	8009a60 <_strtod_l+0xaf0>
 8009b26:	2300      	movs	r3, #0
 8009b28:	930d      	str	r3, [sp, #52]	; 0x34
 8009b2a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009b2c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009b2e:	6013      	str	r3, [r2, #0]
 8009b30:	f7ff ba61 	b.w	8008ff6 <_strtod_l+0x86>
 8009b34:	2b65      	cmp	r3, #101	; 0x65
 8009b36:	f04f 0200 	mov.w	r2, #0
 8009b3a:	f43f ab4e 	beq.w	80091da <_strtod_l+0x26a>
 8009b3e:	2101      	movs	r1, #1
 8009b40:	4614      	mov	r4, r2
 8009b42:	9104      	str	r1, [sp, #16]
 8009b44:	f7ff bacb 	b.w	80090de <_strtod_l+0x16e>
 8009b48:	ffc00000 	.word	0xffc00000
 8009b4c:	41dfffff 	.word	0x41dfffff
 8009b50:	94a03595 	.word	0x94a03595
 8009b54:	3fcfffff 	.word	0x3fcfffff

08009b58 <_strtod_r>:
 8009b58:	4b05      	ldr	r3, [pc, #20]	; (8009b70 <_strtod_r+0x18>)
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	b410      	push	{r4}
 8009b5e:	6a1b      	ldr	r3, [r3, #32]
 8009b60:	4c04      	ldr	r4, [pc, #16]	; (8009b74 <_strtod_r+0x1c>)
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	bf08      	it	eq
 8009b66:	4623      	moveq	r3, r4
 8009b68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b6c:	f7ff ba00 	b.w	8008f70 <_strtod_l>
 8009b70:	20000028 	.word	0x20000028
 8009b74:	2000008c 	.word	0x2000008c

08009b78 <strtod>:
 8009b78:	4b07      	ldr	r3, [pc, #28]	; (8009b98 <strtod+0x20>)
 8009b7a:	4a08      	ldr	r2, [pc, #32]	; (8009b9c <strtod+0x24>)
 8009b7c:	b410      	push	{r4}
 8009b7e:	681c      	ldr	r4, [r3, #0]
 8009b80:	6a23      	ldr	r3, [r4, #32]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	bf08      	it	eq
 8009b86:	4613      	moveq	r3, r2
 8009b88:	460a      	mov	r2, r1
 8009b8a:	4601      	mov	r1, r0
 8009b8c:	4620      	mov	r0, r4
 8009b8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b92:	f7ff b9ed 	b.w	8008f70 <_strtod_l>
 8009b96:	bf00      	nop
 8009b98:	20000028 	.word	0x20000028
 8009b9c:	2000008c 	.word	0x2000008c

08009ba0 <_strtol_l.isra.0>:
 8009ba0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ba4:	4680      	mov	r8, r0
 8009ba6:	4689      	mov	r9, r1
 8009ba8:	4692      	mov	sl, r2
 8009baa:	461e      	mov	r6, r3
 8009bac:	460f      	mov	r7, r1
 8009bae:	463d      	mov	r5, r7
 8009bb0:	9808      	ldr	r0, [sp, #32]
 8009bb2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009bb6:	f001 fa01 	bl	800afbc <__locale_ctype_ptr_l>
 8009bba:	4420      	add	r0, r4
 8009bbc:	7843      	ldrb	r3, [r0, #1]
 8009bbe:	f013 0308 	ands.w	r3, r3, #8
 8009bc2:	d132      	bne.n	8009c2a <_strtol_l.isra.0+0x8a>
 8009bc4:	2c2d      	cmp	r4, #45	; 0x2d
 8009bc6:	d132      	bne.n	8009c2e <_strtol_l.isra.0+0x8e>
 8009bc8:	787c      	ldrb	r4, [r7, #1]
 8009bca:	1cbd      	adds	r5, r7, #2
 8009bcc:	2201      	movs	r2, #1
 8009bce:	2e00      	cmp	r6, #0
 8009bd0:	d05d      	beq.n	8009c8e <_strtol_l.isra.0+0xee>
 8009bd2:	2e10      	cmp	r6, #16
 8009bd4:	d109      	bne.n	8009bea <_strtol_l.isra.0+0x4a>
 8009bd6:	2c30      	cmp	r4, #48	; 0x30
 8009bd8:	d107      	bne.n	8009bea <_strtol_l.isra.0+0x4a>
 8009bda:	782b      	ldrb	r3, [r5, #0]
 8009bdc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009be0:	2b58      	cmp	r3, #88	; 0x58
 8009be2:	d14f      	bne.n	8009c84 <_strtol_l.isra.0+0xe4>
 8009be4:	786c      	ldrb	r4, [r5, #1]
 8009be6:	2610      	movs	r6, #16
 8009be8:	3502      	adds	r5, #2
 8009bea:	2a00      	cmp	r2, #0
 8009bec:	bf14      	ite	ne
 8009bee:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8009bf2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8009bf6:	2700      	movs	r7, #0
 8009bf8:	fbb1 fcf6 	udiv	ip, r1, r6
 8009bfc:	4638      	mov	r0, r7
 8009bfe:	fb06 1e1c 	mls	lr, r6, ip, r1
 8009c02:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8009c06:	2b09      	cmp	r3, #9
 8009c08:	d817      	bhi.n	8009c3a <_strtol_l.isra.0+0x9a>
 8009c0a:	461c      	mov	r4, r3
 8009c0c:	42a6      	cmp	r6, r4
 8009c0e:	dd23      	ble.n	8009c58 <_strtol_l.isra.0+0xb8>
 8009c10:	1c7b      	adds	r3, r7, #1
 8009c12:	d007      	beq.n	8009c24 <_strtol_l.isra.0+0x84>
 8009c14:	4584      	cmp	ip, r0
 8009c16:	d31c      	bcc.n	8009c52 <_strtol_l.isra.0+0xb2>
 8009c18:	d101      	bne.n	8009c1e <_strtol_l.isra.0+0x7e>
 8009c1a:	45a6      	cmp	lr, r4
 8009c1c:	db19      	blt.n	8009c52 <_strtol_l.isra.0+0xb2>
 8009c1e:	fb00 4006 	mla	r0, r0, r6, r4
 8009c22:	2701      	movs	r7, #1
 8009c24:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009c28:	e7eb      	b.n	8009c02 <_strtol_l.isra.0+0x62>
 8009c2a:	462f      	mov	r7, r5
 8009c2c:	e7bf      	b.n	8009bae <_strtol_l.isra.0+0xe>
 8009c2e:	2c2b      	cmp	r4, #43	; 0x2b
 8009c30:	bf04      	itt	eq
 8009c32:	1cbd      	addeq	r5, r7, #2
 8009c34:	787c      	ldrbeq	r4, [r7, #1]
 8009c36:	461a      	mov	r2, r3
 8009c38:	e7c9      	b.n	8009bce <_strtol_l.isra.0+0x2e>
 8009c3a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8009c3e:	2b19      	cmp	r3, #25
 8009c40:	d801      	bhi.n	8009c46 <_strtol_l.isra.0+0xa6>
 8009c42:	3c37      	subs	r4, #55	; 0x37
 8009c44:	e7e2      	b.n	8009c0c <_strtol_l.isra.0+0x6c>
 8009c46:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8009c4a:	2b19      	cmp	r3, #25
 8009c4c:	d804      	bhi.n	8009c58 <_strtol_l.isra.0+0xb8>
 8009c4e:	3c57      	subs	r4, #87	; 0x57
 8009c50:	e7dc      	b.n	8009c0c <_strtol_l.isra.0+0x6c>
 8009c52:	f04f 37ff 	mov.w	r7, #4294967295
 8009c56:	e7e5      	b.n	8009c24 <_strtol_l.isra.0+0x84>
 8009c58:	1c7b      	adds	r3, r7, #1
 8009c5a:	d108      	bne.n	8009c6e <_strtol_l.isra.0+0xce>
 8009c5c:	2322      	movs	r3, #34	; 0x22
 8009c5e:	f8c8 3000 	str.w	r3, [r8]
 8009c62:	4608      	mov	r0, r1
 8009c64:	f1ba 0f00 	cmp.w	sl, #0
 8009c68:	d107      	bne.n	8009c7a <_strtol_l.isra.0+0xda>
 8009c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c6e:	b102      	cbz	r2, 8009c72 <_strtol_l.isra.0+0xd2>
 8009c70:	4240      	negs	r0, r0
 8009c72:	f1ba 0f00 	cmp.w	sl, #0
 8009c76:	d0f8      	beq.n	8009c6a <_strtol_l.isra.0+0xca>
 8009c78:	b10f      	cbz	r7, 8009c7e <_strtol_l.isra.0+0xde>
 8009c7a:	f105 39ff 	add.w	r9, r5, #4294967295
 8009c7e:	f8ca 9000 	str.w	r9, [sl]
 8009c82:	e7f2      	b.n	8009c6a <_strtol_l.isra.0+0xca>
 8009c84:	2430      	movs	r4, #48	; 0x30
 8009c86:	2e00      	cmp	r6, #0
 8009c88:	d1af      	bne.n	8009bea <_strtol_l.isra.0+0x4a>
 8009c8a:	2608      	movs	r6, #8
 8009c8c:	e7ad      	b.n	8009bea <_strtol_l.isra.0+0x4a>
 8009c8e:	2c30      	cmp	r4, #48	; 0x30
 8009c90:	d0a3      	beq.n	8009bda <_strtol_l.isra.0+0x3a>
 8009c92:	260a      	movs	r6, #10
 8009c94:	e7a9      	b.n	8009bea <_strtol_l.isra.0+0x4a>
	...

08009c98 <_strtol_r>:
 8009c98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009c9a:	4c06      	ldr	r4, [pc, #24]	; (8009cb4 <_strtol_r+0x1c>)
 8009c9c:	4d06      	ldr	r5, [pc, #24]	; (8009cb8 <_strtol_r+0x20>)
 8009c9e:	6824      	ldr	r4, [r4, #0]
 8009ca0:	6a24      	ldr	r4, [r4, #32]
 8009ca2:	2c00      	cmp	r4, #0
 8009ca4:	bf08      	it	eq
 8009ca6:	462c      	moveq	r4, r5
 8009ca8:	9400      	str	r4, [sp, #0]
 8009caa:	f7ff ff79 	bl	8009ba0 <_strtol_l.isra.0>
 8009cae:	b003      	add	sp, #12
 8009cb0:	bd30      	pop	{r4, r5, pc}
 8009cb2:	bf00      	nop
 8009cb4:	20000028 	.word	0x20000028
 8009cb8:	2000008c 	.word	0x2000008c

08009cbc <strtol>:
 8009cbc:	4b08      	ldr	r3, [pc, #32]	; (8009ce0 <strtol+0x24>)
 8009cbe:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009cc0:	681c      	ldr	r4, [r3, #0]
 8009cc2:	4d08      	ldr	r5, [pc, #32]	; (8009ce4 <strtol+0x28>)
 8009cc4:	6a23      	ldr	r3, [r4, #32]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	bf08      	it	eq
 8009cca:	462b      	moveq	r3, r5
 8009ccc:	9300      	str	r3, [sp, #0]
 8009cce:	4613      	mov	r3, r2
 8009cd0:	460a      	mov	r2, r1
 8009cd2:	4601      	mov	r1, r0
 8009cd4:	4620      	mov	r0, r4
 8009cd6:	f7ff ff63 	bl	8009ba0 <_strtol_l.isra.0>
 8009cda:	b003      	add	sp, #12
 8009cdc:	bd30      	pop	{r4, r5, pc}
 8009cde:	bf00      	nop
 8009ce0:	20000028 	.word	0x20000028
 8009ce4:	2000008c 	.word	0x2000008c

08009ce8 <quorem>:
 8009ce8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cec:	6903      	ldr	r3, [r0, #16]
 8009cee:	690c      	ldr	r4, [r1, #16]
 8009cf0:	42a3      	cmp	r3, r4
 8009cf2:	4680      	mov	r8, r0
 8009cf4:	f2c0 8082 	blt.w	8009dfc <quorem+0x114>
 8009cf8:	3c01      	subs	r4, #1
 8009cfa:	f101 0714 	add.w	r7, r1, #20
 8009cfe:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8009d02:	f100 0614 	add.w	r6, r0, #20
 8009d06:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8009d0a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8009d0e:	eb06 030c 	add.w	r3, r6, ip
 8009d12:	3501      	adds	r5, #1
 8009d14:	eb07 090c 	add.w	r9, r7, ip
 8009d18:	9301      	str	r3, [sp, #4]
 8009d1a:	fbb0 f5f5 	udiv	r5, r0, r5
 8009d1e:	b395      	cbz	r5, 8009d86 <quorem+0x9e>
 8009d20:	f04f 0a00 	mov.w	sl, #0
 8009d24:	4638      	mov	r0, r7
 8009d26:	46b6      	mov	lr, r6
 8009d28:	46d3      	mov	fp, sl
 8009d2a:	f850 2b04 	ldr.w	r2, [r0], #4
 8009d2e:	b293      	uxth	r3, r2
 8009d30:	fb05 a303 	mla	r3, r5, r3, sl
 8009d34:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009d38:	b29b      	uxth	r3, r3
 8009d3a:	ebab 0303 	sub.w	r3, fp, r3
 8009d3e:	0c12      	lsrs	r2, r2, #16
 8009d40:	f8de b000 	ldr.w	fp, [lr]
 8009d44:	fb05 a202 	mla	r2, r5, r2, sl
 8009d48:	fa13 f38b 	uxtah	r3, r3, fp
 8009d4c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8009d50:	fa1f fb82 	uxth.w	fp, r2
 8009d54:	f8de 2000 	ldr.w	r2, [lr]
 8009d58:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8009d5c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009d60:	b29b      	uxth	r3, r3
 8009d62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009d66:	4581      	cmp	r9, r0
 8009d68:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8009d6c:	f84e 3b04 	str.w	r3, [lr], #4
 8009d70:	d2db      	bcs.n	8009d2a <quorem+0x42>
 8009d72:	f856 300c 	ldr.w	r3, [r6, ip]
 8009d76:	b933      	cbnz	r3, 8009d86 <quorem+0x9e>
 8009d78:	9b01      	ldr	r3, [sp, #4]
 8009d7a:	3b04      	subs	r3, #4
 8009d7c:	429e      	cmp	r6, r3
 8009d7e:	461a      	mov	r2, r3
 8009d80:	d330      	bcc.n	8009de4 <quorem+0xfc>
 8009d82:	f8c8 4010 	str.w	r4, [r8, #16]
 8009d86:	4640      	mov	r0, r8
 8009d88:	f001 fba4 	bl	800b4d4 <__mcmp>
 8009d8c:	2800      	cmp	r0, #0
 8009d8e:	db25      	blt.n	8009ddc <quorem+0xf4>
 8009d90:	3501      	adds	r5, #1
 8009d92:	4630      	mov	r0, r6
 8009d94:	f04f 0c00 	mov.w	ip, #0
 8009d98:	f857 2b04 	ldr.w	r2, [r7], #4
 8009d9c:	f8d0 e000 	ldr.w	lr, [r0]
 8009da0:	b293      	uxth	r3, r2
 8009da2:	ebac 0303 	sub.w	r3, ip, r3
 8009da6:	0c12      	lsrs	r2, r2, #16
 8009da8:	fa13 f38e 	uxtah	r3, r3, lr
 8009dac:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009db0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009db4:	b29b      	uxth	r3, r3
 8009db6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009dba:	45b9      	cmp	r9, r7
 8009dbc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009dc0:	f840 3b04 	str.w	r3, [r0], #4
 8009dc4:	d2e8      	bcs.n	8009d98 <quorem+0xb0>
 8009dc6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8009dca:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8009dce:	b92a      	cbnz	r2, 8009ddc <quorem+0xf4>
 8009dd0:	3b04      	subs	r3, #4
 8009dd2:	429e      	cmp	r6, r3
 8009dd4:	461a      	mov	r2, r3
 8009dd6:	d30b      	bcc.n	8009df0 <quorem+0x108>
 8009dd8:	f8c8 4010 	str.w	r4, [r8, #16]
 8009ddc:	4628      	mov	r0, r5
 8009dde:	b003      	add	sp, #12
 8009de0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009de4:	6812      	ldr	r2, [r2, #0]
 8009de6:	3b04      	subs	r3, #4
 8009de8:	2a00      	cmp	r2, #0
 8009dea:	d1ca      	bne.n	8009d82 <quorem+0x9a>
 8009dec:	3c01      	subs	r4, #1
 8009dee:	e7c5      	b.n	8009d7c <quorem+0x94>
 8009df0:	6812      	ldr	r2, [r2, #0]
 8009df2:	3b04      	subs	r3, #4
 8009df4:	2a00      	cmp	r2, #0
 8009df6:	d1ef      	bne.n	8009dd8 <quorem+0xf0>
 8009df8:	3c01      	subs	r4, #1
 8009dfa:	e7ea      	b.n	8009dd2 <quorem+0xea>
 8009dfc:	2000      	movs	r0, #0
 8009dfe:	e7ee      	b.n	8009dde <quorem+0xf6>

08009e00 <_dtoa_r>:
 8009e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e04:	ec57 6b10 	vmov	r6, r7, d0
 8009e08:	b097      	sub	sp, #92	; 0x5c
 8009e0a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009e0c:	9106      	str	r1, [sp, #24]
 8009e0e:	4604      	mov	r4, r0
 8009e10:	920b      	str	r2, [sp, #44]	; 0x2c
 8009e12:	9312      	str	r3, [sp, #72]	; 0x48
 8009e14:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009e18:	e9cd 6700 	strd	r6, r7, [sp]
 8009e1c:	b93d      	cbnz	r5, 8009e2e <_dtoa_r+0x2e>
 8009e1e:	2010      	movs	r0, #16
 8009e20:	f001 f8e0 	bl	800afe4 <malloc>
 8009e24:	6260      	str	r0, [r4, #36]	; 0x24
 8009e26:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009e2a:	6005      	str	r5, [r0, #0]
 8009e2c:	60c5      	str	r5, [r0, #12]
 8009e2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e30:	6819      	ldr	r1, [r3, #0]
 8009e32:	b151      	cbz	r1, 8009e4a <_dtoa_r+0x4a>
 8009e34:	685a      	ldr	r2, [r3, #4]
 8009e36:	604a      	str	r2, [r1, #4]
 8009e38:	2301      	movs	r3, #1
 8009e3a:	4093      	lsls	r3, r2
 8009e3c:	608b      	str	r3, [r1, #8]
 8009e3e:	4620      	mov	r0, r4
 8009e40:	f001 f929 	bl	800b096 <_Bfree>
 8009e44:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e46:	2200      	movs	r2, #0
 8009e48:	601a      	str	r2, [r3, #0]
 8009e4a:	1e3b      	subs	r3, r7, #0
 8009e4c:	bfbb      	ittet	lt
 8009e4e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009e52:	9301      	strlt	r3, [sp, #4]
 8009e54:	2300      	movge	r3, #0
 8009e56:	2201      	movlt	r2, #1
 8009e58:	bfac      	ite	ge
 8009e5a:	f8c8 3000 	strge.w	r3, [r8]
 8009e5e:	f8c8 2000 	strlt.w	r2, [r8]
 8009e62:	4baf      	ldr	r3, [pc, #700]	; (800a120 <_dtoa_r+0x320>)
 8009e64:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009e68:	ea33 0308 	bics.w	r3, r3, r8
 8009e6c:	d114      	bne.n	8009e98 <_dtoa_r+0x98>
 8009e6e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009e70:	f242 730f 	movw	r3, #9999	; 0x270f
 8009e74:	6013      	str	r3, [r2, #0]
 8009e76:	9b00      	ldr	r3, [sp, #0]
 8009e78:	b923      	cbnz	r3, 8009e84 <_dtoa_r+0x84>
 8009e7a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8009e7e:	2800      	cmp	r0, #0
 8009e80:	f000 8542 	beq.w	800a908 <_dtoa_r+0xb08>
 8009e84:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e86:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800a134 <_dtoa_r+0x334>
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	f000 8544 	beq.w	800a918 <_dtoa_r+0xb18>
 8009e90:	f10b 0303 	add.w	r3, fp, #3
 8009e94:	f000 bd3e 	b.w	800a914 <_dtoa_r+0xb14>
 8009e98:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	4630      	mov	r0, r6
 8009ea2:	4639      	mov	r1, r7
 8009ea4:	f7f6 fe10 	bl	8000ac8 <__aeabi_dcmpeq>
 8009ea8:	4681      	mov	r9, r0
 8009eaa:	b168      	cbz	r0, 8009ec8 <_dtoa_r+0xc8>
 8009eac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009eae:	2301      	movs	r3, #1
 8009eb0:	6013      	str	r3, [r2, #0]
 8009eb2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	f000 8524 	beq.w	800a902 <_dtoa_r+0xb02>
 8009eba:	4b9a      	ldr	r3, [pc, #616]	; (800a124 <_dtoa_r+0x324>)
 8009ebc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009ebe:	f103 3bff 	add.w	fp, r3, #4294967295
 8009ec2:	6013      	str	r3, [r2, #0]
 8009ec4:	f000 bd28 	b.w	800a918 <_dtoa_r+0xb18>
 8009ec8:	aa14      	add	r2, sp, #80	; 0x50
 8009eca:	a915      	add	r1, sp, #84	; 0x54
 8009ecc:	ec47 6b10 	vmov	d0, r6, r7
 8009ed0:	4620      	mov	r0, r4
 8009ed2:	f001 fbed 	bl	800b6b0 <__d2b>
 8009ed6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009eda:	9004      	str	r0, [sp, #16]
 8009edc:	2d00      	cmp	r5, #0
 8009ede:	d07c      	beq.n	8009fda <_dtoa_r+0x1da>
 8009ee0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009ee4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8009ee8:	46b2      	mov	sl, r6
 8009eea:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8009eee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009ef2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8009ef6:	2200      	movs	r2, #0
 8009ef8:	4b8b      	ldr	r3, [pc, #556]	; (800a128 <_dtoa_r+0x328>)
 8009efa:	4650      	mov	r0, sl
 8009efc:	4659      	mov	r1, fp
 8009efe:	f7f6 f9c3 	bl	8000288 <__aeabi_dsub>
 8009f02:	a381      	add	r3, pc, #516	; (adr r3, 800a108 <_dtoa_r+0x308>)
 8009f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f08:	f7f6 fb76 	bl	80005f8 <__aeabi_dmul>
 8009f0c:	a380      	add	r3, pc, #512	; (adr r3, 800a110 <_dtoa_r+0x310>)
 8009f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f12:	f7f6 f9bb 	bl	800028c <__adddf3>
 8009f16:	4606      	mov	r6, r0
 8009f18:	4628      	mov	r0, r5
 8009f1a:	460f      	mov	r7, r1
 8009f1c:	f7f6 fb02 	bl	8000524 <__aeabi_i2d>
 8009f20:	a37d      	add	r3, pc, #500	; (adr r3, 800a118 <_dtoa_r+0x318>)
 8009f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f26:	f7f6 fb67 	bl	80005f8 <__aeabi_dmul>
 8009f2a:	4602      	mov	r2, r0
 8009f2c:	460b      	mov	r3, r1
 8009f2e:	4630      	mov	r0, r6
 8009f30:	4639      	mov	r1, r7
 8009f32:	f7f6 f9ab 	bl	800028c <__adddf3>
 8009f36:	4606      	mov	r6, r0
 8009f38:	460f      	mov	r7, r1
 8009f3a:	f7f6 fe0d 	bl	8000b58 <__aeabi_d2iz>
 8009f3e:	2200      	movs	r2, #0
 8009f40:	4682      	mov	sl, r0
 8009f42:	2300      	movs	r3, #0
 8009f44:	4630      	mov	r0, r6
 8009f46:	4639      	mov	r1, r7
 8009f48:	f7f6 fdc8 	bl	8000adc <__aeabi_dcmplt>
 8009f4c:	b148      	cbz	r0, 8009f62 <_dtoa_r+0x162>
 8009f4e:	4650      	mov	r0, sl
 8009f50:	f7f6 fae8 	bl	8000524 <__aeabi_i2d>
 8009f54:	4632      	mov	r2, r6
 8009f56:	463b      	mov	r3, r7
 8009f58:	f7f6 fdb6 	bl	8000ac8 <__aeabi_dcmpeq>
 8009f5c:	b908      	cbnz	r0, 8009f62 <_dtoa_r+0x162>
 8009f5e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009f62:	f1ba 0f16 	cmp.w	sl, #22
 8009f66:	d859      	bhi.n	800a01c <_dtoa_r+0x21c>
 8009f68:	4970      	ldr	r1, [pc, #448]	; (800a12c <_dtoa_r+0x32c>)
 8009f6a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8009f6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f72:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f76:	f7f6 fdcf 	bl	8000b18 <__aeabi_dcmpgt>
 8009f7a:	2800      	cmp	r0, #0
 8009f7c:	d050      	beq.n	800a020 <_dtoa_r+0x220>
 8009f7e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009f82:	2300      	movs	r3, #0
 8009f84:	930f      	str	r3, [sp, #60]	; 0x3c
 8009f86:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009f88:	1b5d      	subs	r5, r3, r5
 8009f8a:	f1b5 0801 	subs.w	r8, r5, #1
 8009f8e:	bf49      	itett	mi
 8009f90:	f1c5 0301 	rsbmi	r3, r5, #1
 8009f94:	2300      	movpl	r3, #0
 8009f96:	9305      	strmi	r3, [sp, #20]
 8009f98:	f04f 0800 	movmi.w	r8, #0
 8009f9c:	bf58      	it	pl
 8009f9e:	9305      	strpl	r3, [sp, #20]
 8009fa0:	f1ba 0f00 	cmp.w	sl, #0
 8009fa4:	db3e      	blt.n	800a024 <_dtoa_r+0x224>
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	44d0      	add	r8, sl
 8009faa:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8009fae:	9307      	str	r3, [sp, #28]
 8009fb0:	9b06      	ldr	r3, [sp, #24]
 8009fb2:	2b09      	cmp	r3, #9
 8009fb4:	f200 8090 	bhi.w	800a0d8 <_dtoa_r+0x2d8>
 8009fb8:	2b05      	cmp	r3, #5
 8009fba:	bfc4      	itt	gt
 8009fbc:	3b04      	subgt	r3, #4
 8009fbe:	9306      	strgt	r3, [sp, #24]
 8009fc0:	9b06      	ldr	r3, [sp, #24]
 8009fc2:	f1a3 0302 	sub.w	r3, r3, #2
 8009fc6:	bfcc      	ite	gt
 8009fc8:	2500      	movgt	r5, #0
 8009fca:	2501      	movle	r5, #1
 8009fcc:	2b03      	cmp	r3, #3
 8009fce:	f200 808f 	bhi.w	800a0f0 <_dtoa_r+0x2f0>
 8009fd2:	e8df f003 	tbb	[pc, r3]
 8009fd6:	7f7d      	.short	0x7f7d
 8009fd8:	7131      	.short	0x7131
 8009fda:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8009fde:	441d      	add	r5, r3
 8009fe0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8009fe4:	2820      	cmp	r0, #32
 8009fe6:	dd13      	ble.n	800a010 <_dtoa_r+0x210>
 8009fe8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8009fec:	9b00      	ldr	r3, [sp, #0]
 8009fee:	fa08 f800 	lsl.w	r8, r8, r0
 8009ff2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8009ff6:	fa23 f000 	lsr.w	r0, r3, r0
 8009ffa:	ea48 0000 	orr.w	r0, r8, r0
 8009ffe:	f7f6 fa81 	bl	8000504 <__aeabi_ui2d>
 800a002:	2301      	movs	r3, #1
 800a004:	4682      	mov	sl, r0
 800a006:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800a00a:	3d01      	subs	r5, #1
 800a00c:	9313      	str	r3, [sp, #76]	; 0x4c
 800a00e:	e772      	b.n	8009ef6 <_dtoa_r+0xf6>
 800a010:	9b00      	ldr	r3, [sp, #0]
 800a012:	f1c0 0020 	rsb	r0, r0, #32
 800a016:	fa03 f000 	lsl.w	r0, r3, r0
 800a01a:	e7f0      	b.n	8009ffe <_dtoa_r+0x1fe>
 800a01c:	2301      	movs	r3, #1
 800a01e:	e7b1      	b.n	8009f84 <_dtoa_r+0x184>
 800a020:	900f      	str	r0, [sp, #60]	; 0x3c
 800a022:	e7b0      	b.n	8009f86 <_dtoa_r+0x186>
 800a024:	9b05      	ldr	r3, [sp, #20]
 800a026:	eba3 030a 	sub.w	r3, r3, sl
 800a02a:	9305      	str	r3, [sp, #20]
 800a02c:	f1ca 0300 	rsb	r3, sl, #0
 800a030:	9307      	str	r3, [sp, #28]
 800a032:	2300      	movs	r3, #0
 800a034:	930e      	str	r3, [sp, #56]	; 0x38
 800a036:	e7bb      	b.n	8009fb0 <_dtoa_r+0x1b0>
 800a038:	2301      	movs	r3, #1
 800a03a:	930a      	str	r3, [sp, #40]	; 0x28
 800a03c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a03e:	2b00      	cmp	r3, #0
 800a040:	dd59      	ble.n	800a0f6 <_dtoa_r+0x2f6>
 800a042:	9302      	str	r3, [sp, #8]
 800a044:	4699      	mov	r9, r3
 800a046:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a048:	2200      	movs	r2, #0
 800a04a:	6072      	str	r2, [r6, #4]
 800a04c:	2204      	movs	r2, #4
 800a04e:	f102 0014 	add.w	r0, r2, #20
 800a052:	4298      	cmp	r0, r3
 800a054:	6871      	ldr	r1, [r6, #4]
 800a056:	d953      	bls.n	800a100 <_dtoa_r+0x300>
 800a058:	4620      	mov	r0, r4
 800a05a:	f000 ffe8 	bl	800b02e <_Balloc>
 800a05e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a060:	6030      	str	r0, [r6, #0]
 800a062:	f1b9 0f0e 	cmp.w	r9, #14
 800a066:	f8d3 b000 	ldr.w	fp, [r3]
 800a06a:	f200 80e6 	bhi.w	800a23a <_dtoa_r+0x43a>
 800a06e:	2d00      	cmp	r5, #0
 800a070:	f000 80e3 	beq.w	800a23a <_dtoa_r+0x43a>
 800a074:	ed9d 7b00 	vldr	d7, [sp]
 800a078:	f1ba 0f00 	cmp.w	sl, #0
 800a07c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800a080:	dd74      	ble.n	800a16c <_dtoa_r+0x36c>
 800a082:	4a2a      	ldr	r2, [pc, #168]	; (800a12c <_dtoa_r+0x32c>)
 800a084:	f00a 030f 	and.w	r3, sl, #15
 800a088:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a08c:	ed93 7b00 	vldr	d7, [r3]
 800a090:	ea4f 162a 	mov.w	r6, sl, asr #4
 800a094:	06f0      	lsls	r0, r6, #27
 800a096:	ed8d 7b08 	vstr	d7, [sp, #32]
 800a09a:	d565      	bpl.n	800a168 <_dtoa_r+0x368>
 800a09c:	4b24      	ldr	r3, [pc, #144]	; (800a130 <_dtoa_r+0x330>)
 800a09e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a0a2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a0a6:	f7f6 fbd1 	bl	800084c <__aeabi_ddiv>
 800a0aa:	e9cd 0100 	strd	r0, r1, [sp]
 800a0ae:	f006 060f 	and.w	r6, r6, #15
 800a0b2:	2503      	movs	r5, #3
 800a0b4:	4f1e      	ldr	r7, [pc, #120]	; (800a130 <_dtoa_r+0x330>)
 800a0b6:	e04c      	b.n	800a152 <_dtoa_r+0x352>
 800a0b8:	2301      	movs	r3, #1
 800a0ba:	930a      	str	r3, [sp, #40]	; 0x28
 800a0bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a0be:	4453      	add	r3, sl
 800a0c0:	f103 0901 	add.w	r9, r3, #1
 800a0c4:	9302      	str	r3, [sp, #8]
 800a0c6:	464b      	mov	r3, r9
 800a0c8:	2b01      	cmp	r3, #1
 800a0ca:	bfb8      	it	lt
 800a0cc:	2301      	movlt	r3, #1
 800a0ce:	e7ba      	b.n	800a046 <_dtoa_r+0x246>
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	e7b2      	b.n	800a03a <_dtoa_r+0x23a>
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	e7f0      	b.n	800a0ba <_dtoa_r+0x2ba>
 800a0d8:	2501      	movs	r5, #1
 800a0da:	2300      	movs	r3, #0
 800a0dc:	9306      	str	r3, [sp, #24]
 800a0de:	950a      	str	r5, [sp, #40]	; 0x28
 800a0e0:	f04f 33ff 	mov.w	r3, #4294967295
 800a0e4:	9302      	str	r3, [sp, #8]
 800a0e6:	4699      	mov	r9, r3
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	2312      	movs	r3, #18
 800a0ec:	920b      	str	r2, [sp, #44]	; 0x2c
 800a0ee:	e7aa      	b.n	800a046 <_dtoa_r+0x246>
 800a0f0:	2301      	movs	r3, #1
 800a0f2:	930a      	str	r3, [sp, #40]	; 0x28
 800a0f4:	e7f4      	b.n	800a0e0 <_dtoa_r+0x2e0>
 800a0f6:	2301      	movs	r3, #1
 800a0f8:	9302      	str	r3, [sp, #8]
 800a0fa:	4699      	mov	r9, r3
 800a0fc:	461a      	mov	r2, r3
 800a0fe:	e7f5      	b.n	800a0ec <_dtoa_r+0x2ec>
 800a100:	3101      	adds	r1, #1
 800a102:	6071      	str	r1, [r6, #4]
 800a104:	0052      	lsls	r2, r2, #1
 800a106:	e7a2      	b.n	800a04e <_dtoa_r+0x24e>
 800a108:	636f4361 	.word	0x636f4361
 800a10c:	3fd287a7 	.word	0x3fd287a7
 800a110:	8b60c8b3 	.word	0x8b60c8b3
 800a114:	3fc68a28 	.word	0x3fc68a28
 800a118:	509f79fb 	.word	0x509f79fb
 800a11c:	3fd34413 	.word	0x3fd34413
 800a120:	7ff00000 	.word	0x7ff00000
 800a124:	0800c3b1 	.word	0x0800c3b1
 800a128:	3ff80000 	.word	0x3ff80000
 800a12c:	0800c470 	.word	0x0800c470
 800a130:	0800c448 	.word	0x0800c448
 800a134:	0800c439 	.word	0x0800c439
 800a138:	07f1      	lsls	r1, r6, #31
 800a13a:	d508      	bpl.n	800a14e <_dtoa_r+0x34e>
 800a13c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a140:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a144:	f7f6 fa58 	bl	80005f8 <__aeabi_dmul>
 800a148:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a14c:	3501      	adds	r5, #1
 800a14e:	1076      	asrs	r6, r6, #1
 800a150:	3708      	adds	r7, #8
 800a152:	2e00      	cmp	r6, #0
 800a154:	d1f0      	bne.n	800a138 <_dtoa_r+0x338>
 800a156:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a15a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a15e:	f7f6 fb75 	bl	800084c <__aeabi_ddiv>
 800a162:	e9cd 0100 	strd	r0, r1, [sp]
 800a166:	e01a      	b.n	800a19e <_dtoa_r+0x39e>
 800a168:	2502      	movs	r5, #2
 800a16a:	e7a3      	b.n	800a0b4 <_dtoa_r+0x2b4>
 800a16c:	f000 80a0 	beq.w	800a2b0 <_dtoa_r+0x4b0>
 800a170:	f1ca 0600 	rsb	r6, sl, #0
 800a174:	4b9f      	ldr	r3, [pc, #636]	; (800a3f4 <_dtoa_r+0x5f4>)
 800a176:	4fa0      	ldr	r7, [pc, #640]	; (800a3f8 <_dtoa_r+0x5f8>)
 800a178:	f006 020f 	and.w	r2, r6, #15
 800a17c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a180:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a184:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a188:	f7f6 fa36 	bl	80005f8 <__aeabi_dmul>
 800a18c:	e9cd 0100 	strd	r0, r1, [sp]
 800a190:	1136      	asrs	r6, r6, #4
 800a192:	2300      	movs	r3, #0
 800a194:	2502      	movs	r5, #2
 800a196:	2e00      	cmp	r6, #0
 800a198:	d17f      	bne.n	800a29a <_dtoa_r+0x49a>
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d1e1      	bne.n	800a162 <_dtoa_r+0x362>
 800a19e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	f000 8087 	beq.w	800a2b4 <_dtoa_r+0x4b4>
 800a1a6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	4b93      	ldr	r3, [pc, #588]	; (800a3fc <_dtoa_r+0x5fc>)
 800a1ae:	4630      	mov	r0, r6
 800a1b0:	4639      	mov	r1, r7
 800a1b2:	f7f6 fc93 	bl	8000adc <__aeabi_dcmplt>
 800a1b6:	2800      	cmp	r0, #0
 800a1b8:	d07c      	beq.n	800a2b4 <_dtoa_r+0x4b4>
 800a1ba:	f1b9 0f00 	cmp.w	r9, #0
 800a1be:	d079      	beq.n	800a2b4 <_dtoa_r+0x4b4>
 800a1c0:	9b02      	ldr	r3, [sp, #8]
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	dd35      	ble.n	800a232 <_dtoa_r+0x432>
 800a1c6:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a1ca:	9308      	str	r3, [sp, #32]
 800a1cc:	4639      	mov	r1, r7
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	4b8b      	ldr	r3, [pc, #556]	; (800a400 <_dtoa_r+0x600>)
 800a1d2:	4630      	mov	r0, r6
 800a1d4:	f7f6 fa10 	bl	80005f8 <__aeabi_dmul>
 800a1d8:	e9cd 0100 	strd	r0, r1, [sp]
 800a1dc:	9f02      	ldr	r7, [sp, #8]
 800a1de:	3501      	adds	r5, #1
 800a1e0:	4628      	mov	r0, r5
 800a1e2:	f7f6 f99f 	bl	8000524 <__aeabi_i2d>
 800a1e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a1ea:	f7f6 fa05 	bl	80005f8 <__aeabi_dmul>
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	4b84      	ldr	r3, [pc, #528]	; (800a404 <_dtoa_r+0x604>)
 800a1f2:	f7f6 f84b 	bl	800028c <__adddf3>
 800a1f6:	4605      	mov	r5, r0
 800a1f8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800a1fc:	2f00      	cmp	r7, #0
 800a1fe:	d15d      	bne.n	800a2bc <_dtoa_r+0x4bc>
 800a200:	2200      	movs	r2, #0
 800a202:	4b81      	ldr	r3, [pc, #516]	; (800a408 <_dtoa_r+0x608>)
 800a204:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a208:	f7f6 f83e 	bl	8000288 <__aeabi_dsub>
 800a20c:	462a      	mov	r2, r5
 800a20e:	4633      	mov	r3, r6
 800a210:	e9cd 0100 	strd	r0, r1, [sp]
 800a214:	f7f6 fc80 	bl	8000b18 <__aeabi_dcmpgt>
 800a218:	2800      	cmp	r0, #0
 800a21a:	f040 8288 	bne.w	800a72e <_dtoa_r+0x92e>
 800a21e:	462a      	mov	r2, r5
 800a220:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a224:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a228:	f7f6 fc58 	bl	8000adc <__aeabi_dcmplt>
 800a22c:	2800      	cmp	r0, #0
 800a22e:	f040 827c 	bne.w	800a72a <_dtoa_r+0x92a>
 800a232:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a236:	e9cd 2300 	strd	r2, r3, [sp]
 800a23a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	f2c0 8150 	blt.w	800a4e2 <_dtoa_r+0x6e2>
 800a242:	f1ba 0f0e 	cmp.w	sl, #14
 800a246:	f300 814c 	bgt.w	800a4e2 <_dtoa_r+0x6e2>
 800a24a:	4b6a      	ldr	r3, [pc, #424]	; (800a3f4 <_dtoa_r+0x5f4>)
 800a24c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a250:	ed93 7b00 	vldr	d7, [r3]
 800a254:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a256:	2b00      	cmp	r3, #0
 800a258:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a25c:	f280 80d8 	bge.w	800a410 <_dtoa_r+0x610>
 800a260:	f1b9 0f00 	cmp.w	r9, #0
 800a264:	f300 80d4 	bgt.w	800a410 <_dtoa_r+0x610>
 800a268:	f040 825e 	bne.w	800a728 <_dtoa_r+0x928>
 800a26c:	2200      	movs	r2, #0
 800a26e:	4b66      	ldr	r3, [pc, #408]	; (800a408 <_dtoa_r+0x608>)
 800a270:	ec51 0b17 	vmov	r0, r1, d7
 800a274:	f7f6 f9c0 	bl	80005f8 <__aeabi_dmul>
 800a278:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a27c:	f7f6 fc42 	bl	8000b04 <__aeabi_dcmpge>
 800a280:	464f      	mov	r7, r9
 800a282:	464e      	mov	r6, r9
 800a284:	2800      	cmp	r0, #0
 800a286:	f040 8234 	bne.w	800a6f2 <_dtoa_r+0x8f2>
 800a28a:	2331      	movs	r3, #49	; 0x31
 800a28c:	f10b 0501 	add.w	r5, fp, #1
 800a290:	f88b 3000 	strb.w	r3, [fp]
 800a294:	f10a 0a01 	add.w	sl, sl, #1
 800a298:	e22f      	b.n	800a6fa <_dtoa_r+0x8fa>
 800a29a:	07f2      	lsls	r2, r6, #31
 800a29c:	d505      	bpl.n	800a2aa <_dtoa_r+0x4aa>
 800a29e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a2a2:	f7f6 f9a9 	bl	80005f8 <__aeabi_dmul>
 800a2a6:	3501      	adds	r5, #1
 800a2a8:	2301      	movs	r3, #1
 800a2aa:	1076      	asrs	r6, r6, #1
 800a2ac:	3708      	adds	r7, #8
 800a2ae:	e772      	b.n	800a196 <_dtoa_r+0x396>
 800a2b0:	2502      	movs	r5, #2
 800a2b2:	e774      	b.n	800a19e <_dtoa_r+0x39e>
 800a2b4:	f8cd a020 	str.w	sl, [sp, #32]
 800a2b8:	464f      	mov	r7, r9
 800a2ba:	e791      	b.n	800a1e0 <_dtoa_r+0x3e0>
 800a2bc:	4b4d      	ldr	r3, [pc, #308]	; (800a3f4 <_dtoa_r+0x5f4>)
 800a2be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a2c2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800a2c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d047      	beq.n	800a35c <_dtoa_r+0x55c>
 800a2cc:	4602      	mov	r2, r0
 800a2ce:	460b      	mov	r3, r1
 800a2d0:	2000      	movs	r0, #0
 800a2d2:	494e      	ldr	r1, [pc, #312]	; (800a40c <_dtoa_r+0x60c>)
 800a2d4:	f7f6 faba 	bl	800084c <__aeabi_ddiv>
 800a2d8:	462a      	mov	r2, r5
 800a2da:	4633      	mov	r3, r6
 800a2dc:	f7f5 ffd4 	bl	8000288 <__aeabi_dsub>
 800a2e0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a2e4:	465d      	mov	r5, fp
 800a2e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a2ea:	f7f6 fc35 	bl	8000b58 <__aeabi_d2iz>
 800a2ee:	4606      	mov	r6, r0
 800a2f0:	f7f6 f918 	bl	8000524 <__aeabi_i2d>
 800a2f4:	4602      	mov	r2, r0
 800a2f6:	460b      	mov	r3, r1
 800a2f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a2fc:	f7f5 ffc4 	bl	8000288 <__aeabi_dsub>
 800a300:	3630      	adds	r6, #48	; 0x30
 800a302:	f805 6b01 	strb.w	r6, [r5], #1
 800a306:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a30a:	e9cd 0100 	strd	r0, r1, [sp]
 800a30e:	f7f6 fbe5 	bl	8000adc <__aeabi_dcmplt>
 800a312:	2800      	cmp	r0, #0
 800a314:	d163      	bne.n	800a3de <_dtoa_r+0x5de>
 800a316:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a31a:	2000      	movs	r0, #0
 800a31c:	4937      	ldr	r1, [pc, #220]	; (800a3fc <_dtoa_r+0x5fc>)
 800a31e:	f7f5 ffb3 	bl	8000288 <__aeabi_dsub>
 800a322:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a326:	f7f6 fbd9 	bl	8000adc <__aeabi_dcmplt>
 800a32a:	2800      	cmp	r0, #0
 800a32c:	f040 80b7 	bne.w	800a49e <_dtoa_r+0x69e>
 800a330:	eba5 030b 	sub.w	r3, r5, fp
 800a334:	429f      	cmp	r7, r3
 800a336:	f77f af7c 	ble.w	800a232 <_dtoa_r+0x432>
 800a33a:	2200      	movs	r2, #0
 800a33c:	4b30      	ldr	r3, [pc, #192]	; (800a400 <_dtoa_r+0x600>)
 800a33e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a342:	f7f6 f959 	bl	80005f8 <__aeabi_dmul>
 800a346:	2200      	movs	r2, #0
 800a348:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a34c:	4b2c      	ldr	r3, [pc, #176]	; (800a400 <_dtoa_r+0x600>)
 800a34e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a352:	f7f6 f951 	bl	80005f8 <__aeabi_dmul>
 800a356:	e9cd 0100 	strd	r0, r1, [sp]
 800a35a:	e7c4      	b.n	800a2e6 <_dtoa_r+0x4e6>
 800a35c:	462a      	mov	r2, r5
 800a35e:	4633      	mov	r3, r6
 800a360:	f7f6 f94a 	bl	80005f8 <__aeabi_dmul>
 800a364:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a368:	eb0b 0507 	add.w	r5, fp, r7
 800a36c:	465e      	mov	r6, fp
 800a36e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a372:	f7f6 fbf1 	bl	8000b58 <__aeabi_d2iz>
 800a376:	4607      	mov	r7, r0
 800a378:	f7f6 f8d4 	bl	8000524 <__aeabi_i2d>
 800a37c:	3730      	adds	r7, #48	; 0x30
 800a37e:	4602      	mov	r2, r0
 800a380:	460b      	mov	r3, r1
 800a382:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a386:	f7f5 ff7f 	bl	8000288 <__aeabi_dsub>
 800a38a:	f806 7b01 	strb.w	r7, [r6], #1
 800a38e:	42ae      	cmp	r6, r5
 800a390:	e9cd 0100 	strd	r0, r1, [sp]
 800a394:	f04f 0200 	mov.w	r2, #0
 800a398:	d126      	bne.n	800a3e8 <_dtoa_r+0x5e8>
 800a39a:	4b1c      	ldr	r3, [pc, #112]	; (800a40c <_dtoa_r+0x60c>)
 800a39c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a3a0:	f7f5 ff74 	bl	800028c <__adddf3>
 800a3a4:	4602      	mov	r2, r0
 800a3a6:	460b      	mov	r3, r1
 800a3a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a3ac:	f7f6 fbb4 	bl	8000b18 <__aeabi_dcmpgt>
 800a3b0:	2800      	cmp	r0, #0
 800a3b2:	d174      	bne.n	800a49e <_dtoa_r+0x69e>
 800a3b4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a3b8:	2000      	movs	r0, #0
 800a3ba:	4914      	ldr	r1, [pc, #80]	; (800a40c <_dtoa_r+0x60c>)
 800a3bc:	f7f5 ff64 	bl	8000288 <__aeabi_dsub>
 800a3c0:	4602      	mov	r2, r0
 800a3c2:	460b      	mov	r3, r1
 800a3c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a3c8:	f7f6 fb88 	bl	8000adc <__aeabi_dcmplt>
 800a3cc:	2800      	cmp	r0, #0
 800a3ce:	f43f af30 	beq.w	800a232 <_dtoa_r+0x432>
 800a3d2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a3d6:	2b30      	cmp	r3, #48	; 0x30
 800a3d8:	f105 32ff 	add.w	r2, r5, #4294967295
 800a3dc:	d002      	beq.n	800a3e4 <_dtoa_r+0x5e4>
 800a3de:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a3e2:	e04a      	b.n	800a47a <_dtoa_r+0x67a>
 800a3e4:	4615      	mov	r5, r2
 800a3e6:	e7f4      	b.n	800a3d2 <_dtoa_r+0x5d2>
 800a3e8:	4b05      	ldr	r3, [pc, #20]	; (800a400 <_dtoa_r+0x600>)
 800a3ea:	f7f6 f905 	bl	80005f8 <__aeabi_dmul>
 800a3ee:	e9cd 0100 	strd	r0, r1, [sp]
 800a3f2:	e7bc      	b.n	800a36e <_dtoa_r+0x56e>
 800a3f4:	0800c470 	.word	0x0800c470
 800a3f8:	0800c448 	.word	0x0800c448
 800a3fc:	3ff00000 	.word	0x3ff00000
 800a400:	40240000 	.word	0x40240000
 800a404:	401c0000 	.word	0x401c0000
 800a408:	40140000 	.word	0x40140000
 800a40c:	3fe00000 	.word	0x3fe00000
 800a410:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a414:	465d      	mov	r5, fp
 800a416:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a41a:	4630      	mov	r0, r6
 800a41c:	4639      	mov	r1, r7
 800a41e:	f7f6 fa15 	bl	800084c <__aeabi_ddiv>
 800a422:	f7f6 fb99 	bl	8000b58 <__aeabi_d2iz>
 800a426:	4680      	mov	r8, r0
 800a428:	f7f6 f87c 	bl	8000524 <__aeabi_i2d>
 800a42c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a430:	f7f6 f8e2 	bl	80005f8 <__aeabi_dmul>
 800a434:	4602      	mov	r2, r0
 800a436:	460b      	mov	r3, r1
 800a438:	4630      	mov	r0, r6
 800a43a:	4639      	mov	r1, r7
 800a43c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800a440:	f7f5 ff22 	bl	8000288 <__aeabi_dsub>
 800a444:	f805 6b01 	strb.w	r6, [r5], #1
 800a448:	eba5 060b 	sub.w	r6, r5, fp
 800a44c:	45b1      	cmp	r9, r6
 800a44e:	4602      	mov	r2, r0
 800a450:	460b      	mov	r3, r1
 800a452:	d139      	bne.n	800a4c8 <_dtoa_r+0x6c8>
 800a454:	f7f5 ff1a 	bl	800028c <__adddf3>
 800a458:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a45c:	4606      	mov	r6, r0
 800a45e:	460f      	mov	r7, r1
 800a460:	f7f6 fb5a 	bl	8000b18 <__aeabi_dcmpgt>
 800a464:	b9c8      	cbnz	r0, 800a49a <_dtoa_r+0x69a>
 800a466:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a46a:	4630      	mov	r0, r6
 800a46c:	4639      	mov	r1, r7
 800a46e:	f7f6 fb2b 	bl	8000ac8 <__aeabi_dcmpeq>
 800a472:	b110      	cbz	r0, 800a47a <_dtoa_r+0x67a>
 800a474:	f018 0f01 	tst.w	r8, #1
 800a478:	d10f      	bne.n	800a49a <_dtoa_r+0x69a>
 800a47a:	9904      	ldr	r1, [sp, #16]
 800a47c:	4620      	mov	r0, r4
 800a47e:	f000 fe0a 	bl	800b096 <_Bfree>
 800a482:	2300      	movs	r3, #0
 800a484:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a486:	702b      	strb	r3, [r5, #0]
 800a488:	f10a 0301 	add.w	r3, sl, #1
 800a48c:	6013      	str	r3, [r2, #0]
 800a48e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a490:	2b00      	cmp	r3, #0
 800a492:	f000 8241 	beq.w	800a918 <_dtoa_r+0xb18>
 800a496:	601d      	str	r5, [r3, #0]
 800a498:	e23e      	b.n	800a918 <_dtoa_r+0xb18>
 800a49a:	f8cd a020 	str.w	sl, [sp, #32]
 800a49e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a4a2:	2a39      	cmp	r2, #57	; 0x39
 800a4a4:	f105 33ff 	add.w	r3, r5, #4294967295
 800a4a8:	d108      	bne.n	800a4bc <_dtoa_r+0x6bc>
 800a4aa:	459b      	cmp	fp, r3
 800a4ac:	d10a      	bne.n	800a4c4 <_dtoa_r+0x6c4>
 800a4ae:	9b08      	ldr	r3, [sp, #32]
 800a4b0:	3301      	adds	r3, #1
 800a4b2:	9308      	str	r3, [sp, #32]
 800a4b4:	2330      	movs	r3, #48	; 0x30
 800a4b6:	f88b 3000 	strb.w	r3, [fp]
 800a4ba:	465b      	mov	r3, fp
 800a4bc:	781a      	ldrb	r2, [r3, #0]
 800a4be:	3201      	adds	r2, #1
 800a4c0:	701a      	strb	r2, [r3, #0]
 800a4c2:	e78c      	b.n	800a3de <_dtoa_r+0x5de>
 800a4c4:	461d      	mov	r5, r3
 800a4c6:	e7ea      	b.n	800a49e <_dtoa_r+0x69e>
 800a4c8:	2200      	movs	r2, #0
 800a4ca:	4b9b      	ldr	r3, [pc, #620]	; (800a738 <_dtoa_r+0x938>)
 800a4cc:	f7f6 f894 	bl	80005f8 <__aeabi_dmul>
 800a4d0:	2200      	movs	r2, #0
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	4606      	mov	r6, r0
 800a4d6:	460f      	mov	r7, r1
 800a4d8:	f7f6 faf6 	bl	8000ac8 <__aeabi_dcmpeq>
 800a4dc:	2800      	cmp	r0, #0
 800a4de:	d09a      	beq.n	800a416 <_dtoa_r+0x616>
 800a4e0:	e7cb      	b.n	800a47a <_dtoa_r+0x67a>
 800a4e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a4e4:	2a00      	cmp	r2, #0
 800a4e6:	f000 808b 	beq.w	800a600 <_dtoa_r+0x800>
 800a4ea:	9a06      	ldr	r2, [sp, #24]
 800a4ec:	2a01      	cmp	r2, #1
 800a4ee:	dc6e      	bgt.n	800a5ce <_dtoa_r+0x7ce>
 800a4f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a4f2:	2a00      	cmp	r2, #0
 800a4f4:	d067      	beq.n	800a5c6 <_dtoa_r+0x7c6>
 800a4f6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a4fa:	9f07      	ldr	r7, [sp, #28]
 800a4fc:	9d05      	ldr	r5, [sp, #20]
 800a4fe:	9a05      	ldr	r2, [sp, #20]
 800a500:	2101      	movs	r1, #1
 800a502:	441a      	add	r2, r3
 800a504:	4620      	mov	r0, r4
 800a506:	9205      	str	r2, [sp, #20]
 800a508:	4498      	add	r8, r3
 800a50a:	f000 fea2 	bl	800b252 <__i2b>
 800a50e:	4606      	mov	r6, r0
 800a510:	2d00      	cmp	r5, #0
 800a512:	dd0c      	ble.n	800a52e <_dtoa_r+0x72e>
 800a514:	f1b8 0f00 	cmp.w	r8, #0
 800a518:	dd09      	ble.n	800a52e <_dtoa_r+0x72e>
 800a51a:	4545      	cmp	r5, r8
 800a51c:	9a05      	ldr	r2, [sp, #20]
 800a51e:	462b      	mov	r3, r5
 800a520:	bfa8      	it	ge
 800a522:	4643      	movge	r3, r8
 800a524:	1ad2      	subs	r2, r2, r3
 800a526:	9205      	str	r2, [sp, #20]
 800a528:	1aed      	subs	r5, r5, r3
 800a52a:	eba8 0803 	sub.w	r8, r8, r3
 800a52e:	9b07      	ldr	r3, [sp, #28]
 800a530:	b1eb      	cbz	r3, 800a56e <_dtoa_r+0x76e>
 800a532:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a534:	2b00      	cmp	r3, #0
 800a536:	d067      	beq.n	800a608 <_dtoa_r+0x808>
 800a538:	b18f      	cbz	r7, 800a55e <_dtoa_r+0x75e>
 800a53a:	4631      	mov	r1, r6
 800a53c:	463a      	mov	r2, r7
 800a53e:	4620      	mov	r0, r4
 800a540:	f000 ff26 	bl	800b390 <__pow5mult>
 800a544:	9a04      	ldr	r2, [sp, #16]
 800a546:	4601      	mov	r1, r0
 800a548:	4606      	mov	r6, r0
 800a54a:	4620      	mov	r0, r4
 800a54c:	f000 fe8a 	bl	800b264 <__multiply>
 800a550:	9904      	ldr	r1, [sp, #16]
 800a552:	9008      	str	r0, [sp, #32]
 800a554:	4620      	mov	r0, r4
 800a556:	f000 fd9e 	bl	800b096 <_Bfree>
 800a55a:	9b08      	ldr	r3, [sp, #32]
 800a55c:	9304      	str	r3, [sp, #16]
 800a55e:	9b07      	ldr	r3, [sp, #28]
 800a560:	1bda      	subs	r2, r3, r7
 800a562:	d004      	beq.n	800a56e <_dtoa_r+0x76e>
 800a564:	9904      	ldr	r1, [sp, #16]
 800a566:	4620      	mov	r0, r4
 800a568:	f000 ff12 	bl	800b390 <__pow5mult>
 800a56c:	9004      	str	r0, [sp, #16]
 800a56e:	2101      	movs	r1, #1
 800a570:	4620      	mov	r0, r4
 800a572:	f000 fe6e 	bl	800b252 <__i2b>
 800a576:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a578:	4607      	mov	r7, r0
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	f000 81d0 	beq.w	800a920 <_dtoa_r+0xb20>
 800a580:	461a      	mov	r2, r3
 800a582:	4601      	mov	r1, r0
 800a584:	4620      	mov	r0, r4
 800a586:	f000 ff03 	bl	800b390 <__pow5mult>
 800a58a:	9b06      	ldr	r3, [sp, #24]
 800a58c:	2b01      	cmp	r3, #1
 800a58e:	4607      	mov	r7, r0
 800a590:	dc40      	bgt.n	800a614 <_dtoa_r+0x814>
 800a592:	9b00      	ldr	r3, [sp, #0]
 800a594:	2b00      	cmp	r3, #0
 800a596:	d139      	bne.n	800a60c <_dtoa_r+0x80c>
 800a598:	9b01      	ldr	r3, [sp, #4]
 800a59a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d136      	bne.n	800a610 <_dtoa_r+0x810>
 800a5a2:	9b01      	ldr	r3, [sp, #4]
 800a5a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a5a8:	0d1b      	lsrs	r3, r3, #20
 800a5aa:	051b      	lsls	r3, r3, #20
 800a5ac:	b12b      	cbz	r3, 800a5ba <_dtoa_r+0x7ba>
 800a5ae:	9b05      	ldr	r3, [sp, #20]
 800a5b0:	3301      	adds	r3, #1
 800a5b2:	9305      	str	r3, [sp, #20]
 800a5b4:	f108 0801 	add.w	r8, r8, #1
 800a5b8:	2301      	movs	r3, #1
 800a5ba:	9307      	str	r3, [sp, #28]
 800a5bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d12a      	bne.n	800a618 <_dtoa_r+0x818>
 800a5c2:	2001      	movs	r0, #1
 800a5c4:	e030      	b.n	800a628 <_dtoa_r+0x828>
 800a5c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a5c8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a5cc:	e795      	b.n	800a4fa <_dtoa_r+0x6fa>
 800a5ce:	9b07      	ldr	r3, [sp, #28]
 800a5d0:	f109 37ff 	add.w	r7, r9, #4294967295
 800a5d4:	42bb      	cmp	r3, r7
 800a5d6:	bfbf      	itttt	lt
 800a5d8:	9b07      	ldrlt	r3, [sp, #28]
 800a5da:	9707      	strlt	r7, [sp, #28]
 800a5dc:	1afa      	sublt	r2, r7, r3
 800a5de:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800a5e0:	bfbb      	ittet	lt
 800a5e2:	189b      	addlt	r3, r3, r2
 800a5e4:	930e      	strlt	r3, [sp, #56]	; 0x38
 800a5e6:	1bdf      	subge	r7, r3, r7
 800a5e8:	2700      	movlt	r7, #0
 800a5ea:	f1b9 0f00 	cmp.w	r9, #0
 800a5ee:	bfb5      	itete	lt
 800a5f0:	9b05      	ldrlt	r3, [sp, #20]
 800a5f2:	9d05      	ldrge	r5, [sp, #20]
 800a5f4:	eba3 0509 	sublt.w	r5, r3, r9
 800a5f8:	464b      	movge	r3, r9
 800a5fa:	bfb8      	it	lt
 800a5fc:	2300      	movlt	r3, #0
 800a5fe:	e77e      	b.n	800a4fe <_dtoa_r+0x6fe>
 800a600:	9f07      	ldr	r7, [sp, #28]
 800a602:	9d05      	ldr	r5, [sp, #20]
 800a604:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800a606:	e783      	b.n	800a510 <_dtoa_r+0x710>
 800a608:	9a07      	ldr	r2, [sp, #28]
 800a60a:	e7ab      	b.n	800a564 <_dtoa_r+0x764>
 800a60c:	2300      	movs	r3, #0
 800a60e:	e7d4      	b.n	800a5ba <_dtoa_r+0x7ba>
 800a610:	9b00      	ldr	r3, [sp, #0]
 800a612:	e7d2      	b.n	800a5ba <_dtoa_r+0x7ba>
 800a614:	2300      	movs	r3, #0
 800a616:	9307      	str	r3, [sp, #28]
 800a618:	693b      	ldr	r3, [r7, #16]
 800a61a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800a61e:	6918      	ldr	r0, [r3, #16]
 800a620:	f000 fdc9 	bl	800b1b6 <__hi0bits>
 800a624:	f1c0 0020 	rsb	r0, r0, #32
 800a628:	4440      	add	r0, r8
 800a62a:	f010 001f 	ands.w	r0, r0, #31
 800a62e:	d047      	beq.n	800a6c0 <_dtoa_r+0x8c0>
 800a630:	f1c0 0320 	rsb	r3, r0, #32
 800a634:	2b04      	cmp	r3, #4
 800a636:	dd3b      	ble.n	800a6b0 <_dtoa_r+0x8b0>
 800a638:	9b05      	ldr	r3, [sp, #20]
 800a63a:	f1c0 001c 	rsb	r0, r0, #28
 800a63e:	4403      	add	r3, r0
 800a640:	9305      	str	r3, [sp, #20]
 800a642:	4405      	add	r5, r0
 800a644:	4480      	add	r8, r0
 800a646:	9b05      	ldr	r3, [sp, #20]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	dd05      	ble.n	800a658 <_dtoa_r+0x858>
 800a64c:	461a      	mov	r2, r3
 800a64e:	9904      	ldr	r1, [sp, #16]
 800a650:	4620      	mov	r0, r4
 800a652:	f000 feeb 	bl	800b42c <__lshift>
 800a656:	9004      	str	r0, [sp, #16]
 800a658:	f1b8 0f00 	cmp.w	r8, #0
 800a65c:	dd05      	ble.n	800a66a <_dtoa_r+0x86a>
 800a65e:	4639      	mov	r1, r7
 800a660:	4642      	mov	r2, r8
 800a662:	4620      	mov	r0, r4
 800a664:	f000 fee2 	bl	800b42c <__lshift>
 800a668:	4607      	mov	r7, r0
 800a66a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a66c:	b353      	cbz	r3, 800a6c4 <_dtoa_r+0x8c4>
 800a66e:	4639      	mov	r1, r7
 800a670:	9804      	ldr	r0, [sp, #16]
 800a672:	f000 ff2f 	bl	800b4d4 <__mcmp>
 800a676:	2800      	cmp	r0, #0
 800a678:	da24      	bge.n	800a6c4 <_dtoa_r+0x8c4>
 800a67a:	2300      	movs	r3, #0
 800a67c:	220a      	movs	r2, #10
 800a67e:	9904      	ldr	r1, [sp, #16]
 800a680:	4620      	mov	r0, r4
 800a682:	f000 fd1f 	bl	800b0c4 <__multadd>
 800a686:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a688:	9004      	str	r0, [sp, #16]
 800a68a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a68e:	2b00      	cmp	r3, #0
 800a690:	f000 814d 	beq.w	800a92e <_dtoa_r+0xb2e>
 800a694:	2300      	movs	r3, #0
 800a696:	4631      	mov	r1, r6
 800a698:	220a      	movs	r2, #10
 800a69a:	4620      	mov	r0, r4
 800a69c:	f000 fd12 	bl	800b0c4 <__multadd>
 800a6a0:	9b02      	ldr	r3, [sp, #8]
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	4606      	mov	r6, r0
 800a6a6:	dc4f      	bgt.n	800a748 <_dtoa_r+0x948>
 800a6a8:	9b06      	ldr	r3, [sp, #24]
 800a6aa:	2b02      	cmp	r3, #2
 800a6ac:	dd4c      	ble.n	800a748 <_dtoa_r+0x948>
 800a6ae:	e011      	b.n	800a6d4 <_dtoa_r+0x8d4>
 800a6b0:	d0c9      	beq.n	800a646 <_dtoa_r+0x846>
 800a6b2:	9a05      	ldr	r2, [sp, #20]
 800a6b4:	331c      	adds	r3, #28
 800a6b6:	441a      	add	r2, r3
 800a6b8:	9205      	str	r2, [sp, #20]
 800a6ba:	441d      	add	r5, r3
 800a6bc:	4498      	add	r8, r3
 800a6be:	e7c2      	b.n	800a646 <_dtoa_r+0x846>
 800a6c0:	4603      	mov	r3, r0
 800a6c2:	e7f6      	b.n	800a6b2 <_dtoa_r+0x8b2>
 800a6c4:	f1b9 0f00 	cmp.w	r9, #0
 800a6c8:	dc38      	bgt.n	800a73c <_dtoa_r+0x93c>
 800a6ca:	9b06      	ldr	r3, [sp, #24]
 800a6cc:	2b02      	cmp	r3, #2
 800a6ce:	dd35      	ble.n	800a73c <_dtoa_r+0x93c>
 800a6d0:	f8cd 9008 	str.w	r9, [sp, #8]
 800a6d4:	9b02      	ldr	r3, [sp, #8]
 800a6d6:	b963      	cbnz	r3, 800a6f2 <_dtoa_r+0x8f2>
 800a6d8:	4639      	mov	r1, r7
 800a6da:	2205      	movs	r2, #5
 800a6dc:	4620      	mov	r0, r4
 800a6de:	f000 fcf1 	bl	800b0c4 <__multadd>
 800a6e2:	4601      	mov	r1, r0
 800a6e4:	4607      	mov	r7, r0
 800a6e6:	9804      	ldr	r0, [sp, #16]
 800a6e8:	f000 fef4 	bl	800b4d4 <__mcmp>
 800a6ec:	2800      	cmp	r0, #0
 800a6ee:	f73f adcc 	bgt.w	800a28a <_dtoa_r+0x48a>
 800a6f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a6f4:	465d      	mov	r5, fp
 800a6f6:	ea6f 0a03 	mvn.w	sl, r3
 800a6fa:	f04f 0900 	mov.w	r9, #0
 800a6fe:	4639      	mov	r1, r7
 800a700:	4620      	mov	r0, r4
 800a702:	f000 fcc8 	bl	800b096 <_Bfree>
 800a706:	2e00      	cmp	r6, #0
 800a708:	f43f aeb7 	beq.w	800a47a <_dtoa_r+0x67a>
 800a70c:	f1b9 0f00 	cmp.w	r9, #0
 800a710:	d005      	beq.n	800a71e <_dtoa_r+0x91e>
 800a712:	45b1      	cmp	r9, r6
 800a714:	d003      	beq.n	800a71e <_dtoa_r+0x91e>
 800a716:	4649      	mov	r1, r9
 800a718:	4620      	mov	r0, r4
 800a71a:	f000 fcbc 	bl	800b096 <_Bfree>
 800a71e:	4631      	mov	r1, r6
 800a720:	4620      	mov	r0, r4
 800a722:	f000 fcb8 	bl	800b096 <_Bfree>
 800a726:	e6a8      	b.n	800a47a <_dtoa_r+0x67a>
 800a728:	2700      	movs	r7, #0
 800a72a:	463e      	mov	r6, r7
 800a72c:	e7e1      	b.n	800a6f2 <_dtoa_r+0x8f2>
 800a72e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a732:	463e      	mov	r6, r7
 800a734:	e5a9      	b.n	800a28a <_dtoa_r+0x48a>
 800a736:	bf00      	nop
 800a738:	40240000 	.word	0x40240000
 800a73c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a73e:	f8cd 9008 	str.w	r9, [sp, #8]
 800a742:	2b00      	cmp	r3, #0
 800a744:	f000 80fa 	beq.w	800a93c <_dtoa_r+0xb3c>
 800a748:	2d00      	cmp	r5, #0
 800a74a:	dd05      	ble.n	800a758 <_dtoa_r+0x958>
 800a74c:	4631      	mov	r1, r6
 800a74e:	462a      	mov	r2, r5
 800a750:	4620      	mov	r0, r4
 800a752:	f000 fe6b 	bl	800b42c <__lshift>
 800a756:	4606      	mov	r6, r0
 800a758:	9b07      	ldr	r3, [sp, #28]
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d04c      	beq.n	800a7f8 <_dtoa_r+0x9f8>
 800a75e:	6871      	ldr	r1, [r6, #4]
 800a760:	4620      	mov	r0, r4
 800a762:	f000 fc64 	bl	800b02e <_Balloc>
 800a766:	6932      	ldr	r2, [r6, #16]
 800a768:	3202      	adds	r2, #2
 800a76a:	4605      	mov	r5, r0
 800a76c:	0092      	lsls	r2, r2, #2
 800a76e:	f106 010c 	add.w	r1, r6, #12
 800a772:	300c      	adds	r0, #12
 800a774:	f000 fc50 	bl	800b018 <memcpy>
 800a778:	2201      	movs	r2, #1
 800a77a:	4629      	mov	r1, r5
 800a77c:	4620      	mov	r0, r4
 800a77e:	f000 fe55 	bl	800b42c <__lshift>
 800a782:	9b00      	ldr	r3, [sp, #0]
 800a784:	f8cd b014 	str.w	fp, [sp, #20]
 800a788:	f003 0301 	and.w	r3, r3, #1
 800a78c:	46b1      	mov	r9, r6
 800a78e:	9307      	str	r3, [sp, #28]
 800a790:	4606      	mov	r6, r0
 800a792:	4639      	mov	r1, r7
 800a794:	9804      	ldr	r0, [sp, #16]
 800a796:	f7ff faa7 	bl	8009ce8 <quorem>
 800a79a:	4649      	mov	r1, r9
 800a79c:	4605      	mov	r5, r0
 800a79e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a7a2:	9804      	ldr	r0, [sp, #16]
 800a7a4:	f000 fe96 	bl	800b4d4 <__mcmp>
 800a7a8:	4632      	mov	r2, r6
 800a7aa:	9000      	str	r0, [sp, #0]
 800a7ac:	4639      	mov	r1, r7
 800a7ae:	4620      	mov	r0, r4
 800a7b0:	f000 feaa 	bl	800b508 <__mdiff>
 800a7b4:	68c3      	ldr	r3, [r0, #12]
 800a7b6:	4602      	mov	r2, r0
 800a7b8:	bb03      	cbnz	r3, 800a7fc <_dtoa_r+0x9fc>
 800a7ba:	4601      	mov	r1, r0
 800a7bc:	9008      	str	r0, [sp, #32]
 800a7be:	9804      	ldr	r0, [sp, #16]
 800a7c0:	f000 fe88 	bl	800b4d4 <__mcmp>
 800a7c4:	9a08      	ldr	r2, [sp, #32]
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	4611      	mov	r1, r2
 800a7ca:	4620      	mov	r0, r4
 800a7cc:	9308      	str	r3, [sp, #32]
 800a7ce:	f000 fc62 	bl	800b096 <_Bfree>
 800a7d2:	9b08      	ldr	r3, [sp, #32]
 800a7d4:	b9a3      	cbnz	r3, 800a800 <_dtoa_r+0xa00>
 800a7d6:	9a06      	ldr	r2, [sp, #24]
 800a7d8:	b992      	cbnz	r2, 800a800 <_dtoa_r+0xa00>
 800a7da:	9a07      	ldr	r2, [sp, #28]
 800a7dc:	b982      	cbnz	r2, 800a800 <_dtoa_r+0xa00>
 800a7de:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a7e2:	d029      	beq.n	800a838 <_dtoa_r+0xa38>
 800a7e4:	9b00      	ldr	r3, [sp, #0]
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	dd01      	ble.n	800a7ee <_dtoa_r+0x9ee>
 800a7ea:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800a7ee:	9b05      	ldr	r3, [sp, #20]
 800a7f0:	1c5d      	adds	r5, r3, #1
 800a7f2:	f883 8000 	strb.w	r8, [r3]
 800a7f6:	e782      	b.n	800a6fe <_dtoa_r+0x8fe>
 800a7f8:	4630      	mov	r0, r6
 800a7fa:	e7c2      	b.n	800a782 <_dtoa_r+0x982>
 800a7fc:	2301      	movs	r3, #1
 800a7fe:	e7e3      	b.n	800a7c8 <_dtoa_r+0x9c8>
 800a800:	9a00      	ldr	r2, [sp, #0]
 800a802:	2a00      	cmp	r2, #0
 800a804:	db04      	blt.n	800a810 <_dtoa_r+0xa10>
 800a806:	d125      	bne.n	800a854 <_dtoa_r+0xa54>
 800a808:	9a06      	ldr	r2, [sp, #24]
 800a80a:	bb1a      	cbnz	r2, 800a854 <_dtoa_r+0xa54>
 800a80c:	9a07      	ldr	r2, [sp, #28]
 800a80e:	bb0a      	cbnz	r2, 800a854 <_dtoa_r+0xa54>
 800a810:	2b00      	cmp	r3, #0
 800a812:	ddec      	ble.n	800a7ee <_dtoa_r+0x9ee>
 800a814:	2201      	movs	r2, #1
 800a816:	9904      	ldr	r1, [sp, #16]
 800a818:	4620      	mov	r0, r4
 800a81a:	f000 fe07 	bl	800b42c <__lshift>
 800a81e:	4639      	mov	r1, r7
 800a820:	9004      	str	r0, [sp, #16]
 800a822:	f000 fe57 	bl	800b4d4 <__mcmp>
 800a826:	2800      	cmp	r0, #0
 800a828:	dc03      	bgt.n	800a832 <_dtoa_r+0xa32>
 800a82a:	d1e0      	bne.n	800a7ee <_dtoa_r+0x9ee>
 800a82c:	f018 0f01 	tst.w	r8, #1
 800a830:	d0dd      	beq.n	800a7ee <_dtoa_r+0x9ee>
 800a832:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a836:	d1d8      	bne.n	800a7ea <_dtoa_r+0x9ea>
 800a838:	9b05      	ldr	r3, [sp, #20]
 800a83a:	9a05      	ldr	r2, [sp, #20]
 800a83c:	1c5d      	adds	r5, r3, #1
 800a83e:	2339      	movs	r3, #57	; 0x39
 800a840:	7013      	strb	r3, [r2, #0]
 800a842:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a846:	2b39      	cmp	r3, #57	; 0x39
 800a848:	f105 32ff 	add.w	r2, r5, #4294967295
 800a84c:	d04f      	beq.n	800a8ee <_dtoa_r+0xaee>
 800a84e:	3301      	adds	r3, #1
 800a850:	7013      	strb	r3, [r2, #0]
 800a852:	e754      	b.n	800a6fe <_dtoa_r+0x8fe>
 800a854:	9a05      	ldr	r2, [sp, #20]
 800a856:	2b00      	cmp	r3, #0
 800a858:	f102 0501 	add.w	r5, r2, #1
 800a85c:	dd06      	ble.n	800a86c <_dtoa_r+0xa6c>
 800a85e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a862:	d0e9      	beq.n	800a838 <_dtoa_r+0xa38>
 800a864:	f108 0801 	add.w	r8, r8, #1
 800a868:	9b05      	ldr	r3, [sp, #20]
 800a86a:	e7c2      	b.n	800a7f2 <_dtoa_r+0x9f2>
 800a86c:	9a02      	ldr	r2, [sp, #8]
 800a86e:	f805 8c01 	strb.w	r8, [r5, #-1]
 800a872:	eba5 030b 	sub.w	r3, r5, fp
 800a876:	4293      	cmp	r3, r2
 800a878:	d021      	beq.n	800a8be <_dtoa_r+0xabe>
 800a87a:	2300      	movs	r3, #0
 800a87c:	220a      	movs	r2, #10
 800a87e:	9904      	ldr	r1, [sp, #16]
 800a880:	4620      	mov	r0, r4
 800a882:	f000 fc1f 	bl	800b0c4 <__multadd>
 800a886:	45b1      	cmp	r9, r6
 800a888:	9004      	str	r0, [sp, #16]
 800a88a:	f04f 0300 	mov.w	r3, #0
 800a88e:	f04f 020a 	mov.w	r2, #10
 800a892:	4649      	mov	r1, r9
 800a894:	4620      	mov	r0, r4
 800a896:	d105      	bne.n	800a8a4 <_dtoa_r+0xaa4>
 800a898:	f000 fc14 	bl	800b0c4 <__multadd>
 800a89c:	4681      	mov	r9, r0
 800a89e:	4606      	mov	r6, r0
 800a8a0:	9505      	str	r5, [sp, #20]
 800a8a2:	e776      	b.n	800a792 <_dtoa_r+0x992>
 800a8a4:	f000 fc0e 	bl	800b0c4 <__multadd>
 800a8a8:	4631      	mov	r1, r6
 800a8aa:	4681      	mov	r9, r0
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	220a      	movs	r2, #10
 800a8b0:	4620      	mov	r0, r4
 800a8b2:	f000 fc07 	bl	800b0c4 <__multadd>
 800a8b6:	4606      	mov	r6, r0
 800a8b8:	e7f2      	b.n	800a8a0 <_dtoa_r+0xaa0>
 800a8ba:	f04f 0900 	mov.w	r9, #0
 800a8be:	2201      	movs	r2, #1
 800a8c0:	9904      	ldr	r1, [sp, #16]
 800a8c2:	4620      	mov	r0, r4
 800a8c4:	f000 fdb2 	bl	800b42c <__lshift>
 800a8c8:	4639      	mov	r1, r7
 800a8ca:	9004      	str	r0, [sp, #16]
 800a8cc:	f000 fe02 	bl	800b4d4 <__mcmp>
 800a8d0:	2800      	cmp	r0, #0
 800a8d2:	dcb6      	bgt.n	800a842 <_dtoa_r+0xa42>
 800a8d4:	d102      	bne.n	800a8dc <_dtoa_r+0xadc>
 800a8d6:	f018 0f01 	tst.w	r8, #1
 800a8da:	d1b2      	bne.n	800a842 <_dtoa_r+0xa42>
 800a8dc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a8e0:	2b30      	cmp	r3, #48	; 0x30
 800a8e2:	f105 32ff 	add.w	r2, r5, #4294967295
 800a8e6:	f47f af0a 	bne.w	800a6fe <_dtoa_r+0x8fe>
 800a8ea:	4615      	mov	r5, r2
 800a8ec:	e7f6      	b.n	800a8dc <_dtoa_r+0xadc>
 800a8ee:	4593      	cmp	fp, r2
 800a8f0:	d105      	bne.n	800a8fe <_dtoa_r+0xafe>
 800a8f2:	2331      	movs	r3, #49	; 0x31
 800a8f4:	f10a 0a01 	add.w	sl, sl, #1
 800a8f8:	f88b 3000 	strb.w	r3, [fp]
 800a8fc:	e6ff      	b.n	800a6fe <_dtoa_r+0x8fe>
 800a8fe:	4615      	mov	r5, r2
 800a900:	e79f      	b.n	800a842 <_dtoa_r+0xa42>
 800a902:	f8df b064 	ldr.w	fp, [pc, #100]	; 800a968 <_dtoa_r+0xb68>
 800a906:	e007      	b.n	800a918 <_dtoa_r+0xb18>
 800a908:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a90a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800a96c <_dtoa_r+0xb6c>
 800a90e:	b11b      	cbz	r3, 800a918 <_dtoa_r+0xb18>
 800a910:	f10b 0308 	add.w	r3, fp, #8
 800a914:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a916:	6013      	str	r3, [r2, #0]
 800a918:	4658      	mov	r0, fp
 800a91a:	b017      	add	sp, #92	; 0x5c
 800a91c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a920:	9b06      	ldr	r3, [sp, #24]
 800a922:	2b01      	cmp	r3, #1
 800a924:	f77f ae35 	ble.w	800a592 <_dtoa_r+0x792>
 800a928:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a92a:	9307      	str	r3, [sp, #28]
 800a92c:	e649      	b.n	800a5c2 <_dtoa_r+0x7c2>
 800a92e:	9b02      	ldr	r3, [sp, #8]
 800a930:	2b00      	cmp	r3, #0
 800a932:	dc03      	bgt.n	800a93c <_dtoa_r+0xb3c>
 800a934:	9b06      	ldr	r3, [sp, #24]
 800a936:	2b02      	cmp	r3, #2
 800a938:	f73f aecc 	bgt.w	800a6d4 <_dtoa_r+0x8d4>
 800a93c:	465d      	mov	r5, fp
 800a93e:	4639      	mov	r1, r7
 800a940:	9804      	ldr	r0, [sp, #16]
 800a942:	f7ff f9d1 	bl	8009ce8 <quorem>
 800a946:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a94a:	f805 8b01 	strb.w	r8, [r5], #1
 800a94e:	9a02      	ldr	r2, [sp, #8]
 800a950:	eba5 030b 	sub.w	r3, r5, fp
 800a954:	429a      	cmp	r2, r3
 800a956:	ddb0      	ble.n	800a8ba <_dtoa_r+0xaba>
 800a958:	2300      	movs	r3, #0
 800a95a:	220a      	movs	r2, #10
 800a95c:	9904      	ldr	r1, [sp, #16]
 800a95e:	4620      	mov	r0, r4
 800a960:	f000 fbb0 	bl	800b0c4 <__multadd>
 800a964:	9004      	str	r0, [sp, #16]
 800a966:	e7ea      	b.n	800a93e <_dtoa_r+0xb3e>
 800a968:	0800c3b0 	.word	0x0800c3b0
 800a96c:	0800c430 	.word	0x0800c430

0800a970 <rshift>:
 800a970:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a972:	6906      	ldr	r6, [r0, #16]
 800a974:	114b      	asrs	r3, r1, #5
 800a976:	429e      	cmp	r6, r3
 800a978:	f100 0414 	add.w	r4, r0, #20
 800a97c:	dd30      	ble.n	800a9e0 <rshift+0x70>
 800a97e:	f011 011f 	ands.w	r1, r1, #31
 800a982:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800a986:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800a98a:	d108      	bne.n	800a99e <rshift+0x2e>
 800a98c:	4621      	mov	r1, r4
 800a98e:	42b2      	cmp	r2, r6
 800a990:	460b      	mov	r3, r1
 800a992:	d211      	bcs.n	800a9b8 <rshift+0x48>
 800a994:	f852 3b04 	ldr.w	r3, [r2], #4
 800a998:	f841 3b04 	str.w	r3, [r1], #4
 800a99c:	e7f7      	b.n	800a98e <rshift+0x1e>
 800a99e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800a9a2:	f1c1 0c20 	rsb	ip, r1, #32
 800a9a6:	40cd      	lsrs	r5, r1
 800a9a8:	3204      	adds	r2, #4
 800a9aa:	4623      	mov	r3, r4
 800a9ac:	42b2      	cmp	r2, r6
 800a9ae:	4617      	mov	r7, r2
 800a9b0:	d30c      	bcc.n	800a9cc <rshift+0x5c>
 800a9b2:	601d      	str	r5, [r3, #0]
 800a9b4:	b105      	cbz	r5, 800a9b8 <rshift+0x48>
 800a9b6:	3304      	adds	r3, #4
 800a9b8:	1b1a      	subs	r2, r3, r4
 800a9ba:	42a3      	cmp	r3, r4
 800a9bc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a9c0:	bf08      	it	eq
 800a9c2:	2300      	moveq	r3, #0
 800a9c4:	6102      	str	r2, [r0, #16]
 800a9c6:	bf08      	it	eq
 800a9c8:	6143      	streq	r3, [r0, #20]
 800a9ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a9cc:	683f      	ldr	r7, [r7, #0]
 800a9ce:	fa07 f70c 	lsl.w	r7, r7, ip
 800a9d2:	433d      	orrs	r5, r7
 800a9d4:	f843 5b04 	str.w	r5, [r3], #4
 800a9d8:	f852 5b04 	ldr.w	r5, [r2], #4
 800a9dc:	40cd      	lsrs	r5, r1
 800a9de:	e7e5      	b.n	800a9ac <rshift+0x3c>
 800a9e0:	4623      	mov	r3, r4
 800a9e2:	e7e9      	b.n	800a9b8 <rshift+0x48>

0800a9e4 <__hexdig_fun>:
 800a9e4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a9e8:	2b09      	cmp	r3, #9
 800a9ea:	d802      	bhi.n	800a9f2 <__hexdig_fun+0xe>
 800a9ec:	3820      	subs	r0, #32
 800a9ee:	b2c0      	uxtb	r0, r0
 800a9f0:	4770      	bx	lr
 800a9f2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a9f6:	2b05      	cmp	r3, #5
 800a9f8:	d801      	bhi.n	800a9fe <__hexdig_fun+0x1a>
 800a9fa:	3847      	subs	r0, #71	; 0x47
 800a9fc:	e7f7      	b.n	800a9ee <__hexdig_fun+0xa>
 800a9fe:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800aa02:	2b05      	cmp	r3, #5
 800aa04:	d801      	bhi.n	800aa0a <__hexdig_fun+0x26>
 800aa06:	3827      	subs	r0, #39	; 0x27
 800aa08:	e7f1      	b.n	800a9ee <__hexdig_fun+0xa>
 800aa0a:	2000      	movs	r0, #0
 800aa0c:	4770      	bx	lr

0800aa0e <__gethex>:
 800aa0e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa12:	b08b      	sub	sp, #44	; 0x2c
 800aa14:	468a      	mov	sl, r1
 800aa16:	9002      	str	r0, [sp, #8]
 800aa18:	9816      	ldr	r0, [sp, #88]	; 0x58
 800aa1a:	9306      	str	r3, [sp, #24]
 800aa1c:	4690      	mov	r8, r2
 800aa1e:	f000 fad0 	bl	800afc2 <__localeconv_l>
 800aa22:	6803      	ldr	r3, [r0, #0]
 800aa24:	9303      	str	r3, [sp, #12]
 800aa26:	4618      	mov	r0, r3
 800aa28:	f7f5 fc22 	bl	8000270 <strlen>
 800aa2c:	9b03      	ldr	r3, [sp, #12]
 800aa2e:	9001      	str	r0, [sp, #4]
 800aa30:	4403      	add	r3, r0
 800aa32:	f04f 0b00 	mov.w	fp, #0
 800aa36:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800aa3a:	9307      	str	r3, [sp, #28]
 800aa3c:	f8da 3000 	ldr.w	r3, [sl]
 800aa40:	3302      	adds	r3, #2
 800aa42:	461f      	mov	r7, r3
 800aa44:	f813 0b01 	ldrb.w	r0, [r3], #1
 800aa48:	2830      	cmp	r0, #48	; 0x30
 800aa4a:	d06c      	beq.n	800ab26 <__gethex+0x118>
 800aa4c:	f7ff ffca 	bl	800a9e4 <__hexdig_fun>
 800aa50:	4604      	mov	r4, r0
 800aa52:	2800      	cmp	r0, #0
 800aa54:	d16a      	bne.n	800ab2c <__gethex+0x11e>
 800aa56:	9a01      	ldr	r2, [sp, #4]
 800aa58:	9903      	ldr	r1, [sp, #12]
 800aa5a:	4638      	mov	r0, r7
 800aa5c:	f7fe fa58 	bl	8008f10 <strncmp>
 800aa60:	2800      	cmp	r0, #0
 800aa62:	d166      	bne.n	800ab32 <__gethex+0x124>
 800aa64:	9b01      	ldr	r3, [sp, #4]
 800aa66:	5cf8      	ldrb	r0, [r7, r3]
 800aa68:	18fe      	adds	r6, r7, r3
 800aa6a:	f7ff ffbb 	bl	800a9e4 <__hexdig_fun>
 800aa6e:	2800      	cmp	r0, #0
 800aa70:	d062      	beq.n	800ab38 <__gethex+0x12a>
 800aa72:	4633      	mov	r3, r6
 800aa74:	7818      	ldrb	r0, [r3, #0]
 800aa76:	2830      	cmp	r0, #48	; 0x30
 800aa78:	461f      	mov	r7, r3
 800aa7a:	f103 0301 	add.w	r3, r3, #1
 800aa7e:	d0f9      	beq.n	800aa74 <__gethex+0x66>
 800aa80:	f7ff ffb0 	bl	800a9e4 <__hexdig_fun>
 800aa84:	fab0 f580 	clz	r5, r0
 800aa88:	096d      	lsrs	r5, r5, #5
 800aa8a:	4634      	mov	r4, r6
 800aa8c:	f04f 0b01 	mov.w	fp, #1
 800aa90:	463a      	mov	r2, r7
 800aa92:	4616      	mov	r6, r2
 800aa94:	3201      	adds	r2, #1
 800aa96:	7830      	ldrb	r0, [r6, #0]
 800aa98:	f7ff ffa4 	bl	800a9e4 <__hexdig_fun>
 800aa9c:	2800      	cmp	r0, #0
 800aa9e:	d1f8      	bne.n	800aa92 <__gethex+0x84>
 800aaa0:	9a01      	ldr	r2, [sp, #4]
 800aaa2:	9903      	ldr	r1, [sp, #12]
 800aaa4:	4630      	mov	r0, r6
 800aaa6:	f7fe fa33 	bl	8008f10 <strncmp>
 800aaaa:	b950      	cbnz	r0, 800aac2 <__gethex+0xb4>
 800aaac:	b954      	cbnz	r4, 800aac4 <__gethex+0xb6>
 800aaae:	9b01      	ldr	r3, [sp, #4]
 800aab0:	18f4      	adds	r4, r6, r3
 800aab2:	4622      	mov	r2, r4
 800aab4:	4616      	mov	r6, r2
 800aab6:	3201      	adds	r2, #1
 800aab8:	7830      	ldrb	r0, [r6, #0]
 800aaba:	f7ff ff93 	bl	800a9e4 <__hexdig_fun>
 800aabe:	2800      	cmp	r0, #0
 800aac0:	d1f8      	bne.n	800aab4 <__gethex+0xa6>
 800aac2:	b10c      	cbz	r4, 800aac8 <__gethex+0xba>
 800aac4:	1ba4      	subs	r4, r4, r6
 800aac6:	00a4      	lsls	r4, r4, #2
 800aac8:	7833      	ldrb	r3, [r6, #0]
 800aaca:	2b50      	cmp	r3, #80	; 0x50
 800aacc:	d001      	beq.n	800aad2 <__gethex+0xc4>
 800aace:	2b70      	cmp	r3, #112	; 0x70
 800aad0:	d140      	bne.n	800ab54 <__gethex+0x146>
 800aad2:	7873      	ldrb	r3, [r6, #1]
 800aad4:	2b2b      	cmp	r3, #43	; 0x2b
 800aad6:	d031      	beq.n	800ab3c <__gethex+0x12e>
 800aad8:	2b2d      	cmp	r3, #45	; 0x2d
 800aada:	d033      	beq.n	800ab44 <__gethex+0x136>
 800aadc:	1c71      	adds	r1, r6, #1
 800aade:	f04f 0900 	mov.w	r9, #0
 800aae2:	7808      	ldrb	r0, [r1, #0]
 800aae4:	f7ff ff7e 	bl	800a9e4 <__hexdig_fun>
 800aae8:	1e43      	subs	r3, r0, #1
 800aaea:	b2db      	uxtb	r3, r3
 800aaec:	2b18      	cmp	r3, #24
 800aaee:	d831      	bhi.n	800ab54 <__gethex+0x146>
 800aaf0:	f1a0 0210 	sub.w	r2, r0, #16
 800aaf4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800aaf8:	f7ff ff74 	bl	800a9e4 <__hexdig_fun>
 800aafc:	1e43      	subs	r3, r0, #1
 800aafe:	b2db      	uxtb	r3, r3
 800ab00:	2b18      	cmp	r3, #24
 800ab02:	d922      	bls.n	800ab4a <__gethex+0x13c>
 800ab04:	f1b9 0f00 	cmp.w	r9, #0
 800ab08:	d000      	beq.n	800ab0c <__gethex+0xfe>
 800ab0a:	4252      	negs	r2, r2
 800ab0c:	4414      	add	r4, r2
 800ab0e:	f8ca 1000 	str.w	r1, [sl]
 800ab12:	b30d      	cbz	r5, 800ab58 <__gethex+0x14a>
 800ab14:	f1bb 0f00 	cmp.w	fp, #0
 800ab18:	bf0c      	ite	eq
 800ab1a:	2706      	moveq	r7, #6
 800ab1c:	2700      	movne	r7, #0
 800ab1e:	4638      	mov	r0, r7
 800ab20:	b00b      	add	sp, #44	; 0x2c
 800ab22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab26:	f10b 0b01 	add.w	fp, fp, #1
 800ab2a:	e78a      	b.n	800aa42 <__gethex+0x34>
 800ab2c:	2500      	movs	r5, #0
 800ab2e:	462c      	mov	r4, r5
 800ab30:	e7ae      	b.n	800aa90 <__gethex+0x82>
 800ab32:	463e      	mov	r6, r7
 800ab34:	2501      	movs	r5, #1
 800ab36:	e7c7      	b.n	800aac8 <__gethex+0xba>
 800ab38:	4604      	mov	r4, r0
 800ab3a:	e7fb      	b.n	800ab34 <__gethex+0x126>
 800ab3c:	f04f 0900 	mov.w	r9, #0
 800ab40:	1cb1      	adds	r1, r6, #2
 800ab42:	e7ce      	b.n	800aae2 <__gethex+0xd4>
 800ab44:	f04f 0901 	mov.w	r9, #1
 800ab48:	e7fa      	b.n	800ab40 <__gethex+0x132>
 800ab4a:	230a      	movs	r3, #10
 800ab4c:	fb03 0202 	mla	r2, r3, r2, r0
 800ab50:	3a10      	subs	r2, #16
 800ab52:	e7cf      	b.n	800aaf4 <__gethex+0xe6>
 800ab54:	4631      	mov	r1, r6
 800ab56:	e7da      	b.n	800ab0e <__gethex+0x100>
 800ab58:	1bf3      	subs	r3, r6, r7
 800ab5a:	3b01      	subs	r3, #1
 800ab5c:	4629      	mov	r1, r5
 800ab5e:	2b07      	cmp	r3, #7
 800ab60:	dc49      	bgt.n	800abf6 <__gethex+0x1e8>
 800ab62:	9802      	ldr	r0, [sp, #8]
 800ab64:	f000 fa63 	bl	800b02e <_Balloc>
 800ab68:	9b01      	ldr	r3, [sp, #4]
 800ab6a:	f100 0914 	add.w	r9, r0, #20
 800ab6e:	f04f 0b00 	mov.w	fp, #0
 800ab72:	f1c3 0301 	rsb	r3, r3, #1
 800ab76:	4605      	mov	r5, r0
 800ab78:	f8cd 9010 	str.w	r9, [sp, #16]
 800ab7c:	46da      	mov	sl, fp
 800ab7e:	9308      	str	r3, [sp, #32]
 800ab80:	42b7      	cmp	r7, r6
 800ab82:	d33b      	bcc.n	800abfc <__gethex+0x1ee>
 800ab84:	9804      	ldr	r0, [sp, #16]
 800ab86:	f840 ab04 	str.w	sl, [r0], #4
 800ab8a:	eba0 0009 	sub.w	r0, r0, r9
 800ab8e:	1080      	asrs	r0, r0, #2
 800ab90:	6128      	str	r0, [r5, #16]
 800ab92:	0147      	lsls	r7, r0, #5
 800ab94:	4650      	mov	r0, sl
 800ab96:	f000 fb0e 	bl	800b1b6 <__hi0bits>
 800ab9a:	f8d8 6000 	ldr.w	r6, [r8]
 800ab9e:	1a3f      	subs	r7, r7, r0
 800aba0:	42b7      	cmp	r7, r6
 800aba2:	dd64      	ble.n	800ac6e <__gethex+0x260>
 800aba4:	1bbf      	subs	r7, r7, r6
 800aba6:	4639      	mov	r1, r7
 800aba8:	4628      	mov	r0, r5
 800abaa:	f000 fe1d 	bl	800b7e8 <__any_on>
 800abae:	4682      	mov	sl, r0
 800abb0:	b178      	cbz	r0, 800abd2 <__gethex+0x1c4>
 800abb2:	1e7b      	subs	r3, r7, #1
 800abb4:	1159      	asrs	r1, r3, #5
 800abb6:	f003 021f 	and.w	r2, r3, #31
 800abba:	f04f 0a01 	mov.w	sl, #1
 800abbe:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800abc2:	fa0a f202 	lsl.w	r2, sl, r2
 800abc6:	420a      	tst	r2, r1
 800abc8:	d003      	beq.n	800abd2 <__gethex+0x1c4>
 800abca:	4553      	cmp	r3, sl
 800abcc:	dc46      	bgt.n	800ac5c <__gethex+0x24e>
 800abce:	f04f 0a02 	mov.w	sl, #2
 800abd2:	4639      	mov	r1, r7
 800abd4:	4628      	mov	r0, r5
 800abd6:	f7ff fecb 	bl	800a970 <rshift>
 800abda:	443c      	add	r4, r7
 800abdc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800abe0:	42a3      	cmp	r3, r4
 800abe2:	da52      	bge.n	800ac8a <__gethex+0x27c>
 800abe4:	4629      	mov	r1, r5
 800abe6:	9802      	ldr	r0, [sp, #8]
 800abe8:	f000 fa55 	bl	800b096 <_Bfree>
 800abec:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800abee:	2300      	movs	r3, #0
 800abf0:	6013      	str	r3, [r2, #0]
 800abf2:	27a3      	movs	r7, #163	; 0xa3
 800abf4:	e793      	b.n	800ab1e <__gethex+0x110>
 800abf6:	3101      	adds	r1, #1
 800abf8:	105b      	asrs	r3, r3, #1
 800abfa:	e7b0      	b.n	800ab5e <__gethex+0x150>
 800abfc:	1e73      	subs	r3, r6, #1
 800abfe:	9305      	str	r3, [sp, #20]
 800ac00:	9a07      	ldr	r2, [sp, #28]
 800ac02:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ac06:	4293      	cmp	r3, r2
 800ac08:	d018      	beq.n	800ac3c <__gethex+0x22e>
 800ac0a:	f1bb 0f20 	cmp.w	fp, #32
 800ac0e:	d107      	bne.n	800ac20 <__gethex+0x212>
 800ac10:	9b04      	ldr	r3, [sp, #16]
 800ac12:	f8c3 a000 	str.w	sl, [r3]
 800ac16:	3304      	adds	r3, #4
 800ac18:	f04f 0a00 	mov.w	sl, #0
 800ac1c:	9304      	str	r3, [sp, #16]
 800ac1e:	46d3      	mov	fp, sl
 800ac20:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800ac24:	f7ff fede 	bl	800a9e4 <__hexdig_fun>
 800ac28:	f000 000f 	and.w	r0, r0, #15
 800ac2c:	fa00 f00b 	lsl.w	r0, r0, fp
 800ac30:	ea4a 0a00 	orr.w	sl, sl, r0
 800ac34:	f10b 0b04 	add.w	fp, fp, #4
 800ac38:	9b05      	ldr	r3, [sp, #20]
 800ac3a:	e00d      	b.n	800ac58 <__gethex+0x24a>
 800ac3c:	9b05      	ldr	r3, [sp, #20]
 800ac3e:	9a08      	ldr	r2, [sp, #32]
 800ac40:	4413      	add	r3, r2
 800ac42:	42bb      	cmp	r3, r7
 800ac44:	d3e1      	bcc.n	800ac0a <__gethex+0x1fc>
 800ac46:	4618      	mov	r0, r3
 800ac48:	9a01      	ldr	r2, [sp, #4]
 800ac4a:	9903      	ldr	r1, [sp, #12]
 800ac4c:	9309      	str	r3, [sp, #36]	; 0x24
 800ac4e:	f7fe f95f 	bl	8008f10 <strncmp>
 800ac52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac54:	2800      	cmp	r0, #0
 800ac56:	d1d8      	bne.n	800ac0a <__gethex+0x1fc>
 800ac58:	461e      	mov	r6, r3
 800ac5a:	e791      	b.n	800ab80 <__gethex+0x172>
 800ac5c:	1eb9      	subs	r1, r7, #2
 800ac5e:	4628      	mov	r0, r5
 800ac60:	f000 fdc2 	bl	800b7e8 <__any_on>
 800ac64:	2800      	cmp	r0, #0
 800ac66:	d0b2      	beq.n	800abce <__gethex+0x1c0>
 800ac68:	f04f 0a03 	mov.w	sl, #3
 800ac6c:	e7b1      	b.n	800abd2 <__gethex+0x1c4>
 800ac6e:	da09      	bge.n	800ac84 <__gethex+0x276>
 800ac70:	1bf7      	subs	r7, r6, r7
 800ac72:	4629      	mov	r1, r5
 800ac74:	463a      	mov	r2, r7
 800ac76:	9802      	ldr	r0, [sp, #8]
 800ac78:	f000 fbd8 	bl	800b42c <__lshift>
 800ac7c:	1be4      	subs	r4, r4, r7
 800ac7e:	4605      	mov	r5, r0
 800ac80:	f100 0914 	add.w	r9, r0, #20
 800ac84:	f04f 0a00 	mov.w	sl, #0
 800ac88:	e7a8      	b.n	800abdc <__gethex+0x1ce>
 800ac8a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800ac8e:	42a0      	cmp	r0, r4
 800ac90:	dd6a      	ble.n	800ad68 <__gethex+0x35a>
 800ac92:	1b04      	subs	r4, r0, r4
 800ac94:	42a6      	cmp	r6, r4
 800ac96:	dc2e      	bgt.n	800acf6 <__gethex+0x2e8>
 800ac98:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ac9c:	2b02      	cmp	r3, #2
 800ac9e:	d022      	beq.n	800ace6 <__gethex+0x2d8>
 800aca0:	2b03      	cmp	r3, #3
 800aca2:	d024      	beq.n	800acee <__gethex+0x2e0>
 800aca4:	2b01      	cmp	r3, #1
 800aca6:	d115      	bne.n	800acd4 <__gethex+0x2c6>
 800aca8:	42a6      	cmp	r6, r4
 800acaa:	d113      	bne.n	800acd4 <__gethex+0x2c6>
 800acac:	2e01      	cmp	r6, #1
 800acae:	dc0b      	bgt.n	800acc8 <__gethex+0x2ba>
 800acb0:	9a06      	ldr	r2, [sp, #24]
 800acb2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800acb6:	6013      	str	r3, [r2, #0]
 800acb8:	2301      	movs	r3, #1
 800acba:	612b      	str	r3, [r5, #16]
 800acbc:	f8c9 3000 	str.w	r3, [r9]
 800acc0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800acc2:	2762      	movs	r7, #98	; 0x62
 800acc4:	601d      	str	r5, [r3, #0]
 800acc6:	e72a      	b.n	800ab1e <__gethex+0x110>
 800acc8:	1e71      	subs	r1, r6, #1
 800acca:	4628      	mov	r0, r5
 800accc:	f000 fd8c 	bl	800b7e8 <__any_on>
 800acd0:	2800      	cmp	r0, #0
 800acd2:	d1ed      	bne.n	800acb0 <__gethex+0x2a2>
 800acd4:	4629      	mov	r1, r5
 800acd6:	9802      	ldr	r0, [sp, #8]
 800acd8:	f000 f9dd 	bl	800b096 <_Bfree>
 800acdc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800acde:	2300      	movs	r3, #0
 800ace0:	6013      	str	r3, [r2, #0]
 800ace2:	2750      	movs	r7, #80	; 0x50
 800ace4:	e71b      	b.n	800ab1e <__gethex+0x110>
 800ace6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d0e1      	beq.n	800acb0 <__gethex+0x2a2>
 800acec:	e7f2      	b.n	800acd4 <__gethex+0x2c6>
 800acee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d1dd      	bne.n	800acb0 <__gethex+0x2a2>
 800acf4:	e7ee      	b.n	800acd4 <__gethex+0x2c6>
 800acf6:	1e67      	subs	r7, r4, #1
 800acf8:	f1ba 0f00 	cmp.w	sl, #0
 800acfc:	d131      	bne.n	800ad62 <__gethex+0x354>
 800acfe:	b127      	cbz	r7, 800ad0a <__gethex+0x2fc>
 800ad00:	4639      	mov	r1, r7
 800ad02:	4628      	mov	r0, r5
 800ad04:	f000 fd70 	bl	800b7e8 <__any_on>
 800ad08:	4682      	mov	sl, r0
 800ad0a:	117a      	asrs	r2, r7, #5
 800ad0c:	2301      	movs	r3, #1
 800ad0e:	f007 071f 	and.w	r7, r7, #31
 800ad12:	fa03 f707 	lsl.w	r7, r3, r7
 800ad16:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800ad1a:	4621      	mov	r1, r4
 800ad1c:	421f      	tst	r7, r3
 800ad1e:	4628      	mov	r0, r5
 800ad20:	bf18      	it	ne
 800ad22:	f04a 0a02 	orrne.w	sl, sl, #2
 800ad26:	1b36      	subs	r6, r6, r4
 800ad28:	f7ff fe22 	bl	800a970 <rshift>
 800ad2c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800ad30:	2702      	movs	r7, #2
 800ad32:	f1ba 0f00 	cmp.w	sl, #0
 800ad36:	d048      	beq.n	800adca <__gethex+0x3bc>
 800ad38:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ad3c:	2b02      	cmp	r3, #2
 800ad3e:	d015      	beq.n	800ad6c <__gethex+0x35e>
 800ad40:	2b03      	cmp	r3, #3
 800ad42:	d017      	beq.n	800ad74 <__gethex+0x366>
 800ad44:	2b01      	cmp	r3, #1
 800ad46:	d109      	bne.n	800ad5c <__gethex+0x34e>
 800ad48:	f01a 0f02 	tst.w	sl, #2
 800ad4c:	d006      	beq.n	800ad5c <__gethex+0x34e>
 800ad4e:	f8d9 3000 	ldr.w	r3, [r9]
 800ad52:	ea4a 0a03 	orr.w	sl, sl, r3
 800ad56:	f01a 0f01 	tst.w	sl, #1
 800ad5a:	d10e      	bne.n	800ad7a <__gethex+0x36c>
 800ad5c:	f047 0710 	orr.w	r7, r7, #16
 800ad60:	e033      	b.n	800adca <__gethex+0x3bc>
 800ad62:	f04f 0a01 	mov.w	sl, #1
 800ad66:	e7d0      	b.n	800ad0a <__gethex+0x2fc>
 800ad68:	2701      	movs	r7, #1
 800ad6a:	e7e2      	b.n	800ad32 <__gethex+0x324>
 800ad6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ad6e:	f1c3 0301 	rsb	r3, r3, #1
 800ad72:	9315      	str	r3, [sp, #84]	; 0x54
 800ad74:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d0f0      	beq.n	800ad5c <__gethex+0x34e>
 800ad7a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800ad7e:	f105 0314 	add.w	r3, r5, #20
 800ad82:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800ad86:	eb03 010a 	add.w	r1, r3, sl
 800ad8a:	f04f 0c00 	mov.w	ip, #0
 800ad8e:	4618      	mov	r0, r3
 800ad90:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad94:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ad98:	d01c      	beq.n	800add4 <__gethex+0x3c6>
 800ad9a:	3201      	adds	r2, #1
 800ad9c:	6002      	str	r2, [r0, #0]
 800ad9e:	2f02      	cmp	r7, #2
 800ada0:	f105 0314 	add.w	r3, r5, #20
 800ada4:	d138      	bne.n	800ae18 <__gethex+0x40a>
 800ada6:	f8d8 2000 	ldr.w	r2, [r8]
 800adaa:	3a01      	subs	r2, #1
 800adac:	42b2      	cmp	r2, r6
 800adae:	d10a      	bne.n	800adc6 <__gethex+0x3b8>
 800adb0:	1171      	asrs	r1, r6, #5
 800adb2:	2201      	movs	r2, #1
 800adb4:	f006 061f 	and.w	r6, r6, #31
 800adb8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800adbc:	fa02 f606 	lsl.w	r6, r2, r6
 800adc0:	421e      	tst	r6, r3
 800adc2:	bf18      	it	ne
 800adc4:	4617      	movne	r7, r2
 800adc6:	f047 0720 	orr.w	r7, r7, #32
 800adca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800adcc:	601d      	str	r5, [r3, #0]
 800adce:	9b06      	ldr	r3, [sp, #24]
 800add0:	601c      	str	r4, [r3, #0]
 800add2:	e6a4      	b.n	800ab1e <__gethex+0x110>
 800add4:	4299      	cmp	r1, r3
 800add6:	f843 cc04 	str.w	ip, [r3, #-4]
 800adda:	d8d8      	bhi.n	800ad8e <__gethex+0x380>
 800addc:	68ab      	ldr	r3, [r5, #8]
 800adde:	4599      	cmp	r9, r3
 800ade0:	db12      	blt.n	800ae08 <__gethex+0x3fa>
 800ade2:	6869      	ldr	r1, [r5, #4]
 800ade4:	9802      	ldr	r0, [sp, #8]
 800ade6:	3101      	adds	r1, #1
 800ade8:	f000 f921 	bl	800b02e <_Balloc>
 800adec:	692a      	ldr	r2, [r5, #16]
 800adee:	3202      	adds	r2, #2
 800adf0:	f105 010c 	add.w	r1, r5, #12
 800adf4:	4683      	mov	fp, r0
 800adf6:	0092      	lsls	r2, r2, #2
 800adf8:	300c      	adds	r0, #12
 800adfa:	f000 f90d 	bl	800b018 <memcpy>
 800adfe:	4629      	mov	r1, r5
 800ae00:	9802      	ldr	r0, [sp, #8]
 800ae02:	f000 f948 	bl	800b096 <_Bfree>
 800ae06:	465d      	mov	r5, fp
 800ae08:	692b      	ldr	r3, [r5, #16]
 800ae0a:	1c5a      	adds	r2, r3, #1
 800ae0c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800ae10:	612a      	str	r2, [r5, #16]
 800ae12:	2201      	movs	r2, #1
 800ae14:	615a      	str	r2, [r3, #20]
 800ae16:	e7c2      	b.n	800ad9e <__gethex+0x390>
 800ae18:	692a      	ldr	r2, [r5, #16]
 800ae1a:	454a      	cmp	r2, r9
 800ae1c:	dd0b      	ble.n	800ae36 <__gethex+0x428>
 800ae1e:	2101      	movs	r1, #1
 800ae20:	4628      	mov	r0, r5
 800ae22:	f7ff fda5 	bl	800a970 <rshift>
 800ae26:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ae2a:	3401      	adds	r4, #1
 800ae2c:	42a3      	cmp	r3, r4
 800ae2e:	f6ff aed9 	blt.w	800abe4 <__gethex+0x1d6>
 800ae32:	2701      	movs	r7, #1
 800ae34:	e7c7      	b.n	800adc6 <__gethex+0x3b8>
 800ae36:	f016 061f 	ands.w	r6, r6, #31
 800ae3a:	d0fa      	beq.n	800ae32 <__gethex+0x424>
 800ae3c:	449a      	add	sl, r3
 800ae3e:	f1c6 0620 	rsb	r6, r6, #32
 800ae42:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800ae46:	f000 f9b6 	bl	800b1b6 <__hi0bits>
 800ae4a:	42b0      	cmp	r0, r6
 800ae4c:	dbe7      	blt.n	800ae1e <__gethex+0x410>
 800ae4e:	e7f0      	b.n	800ae32 <__gethex+0x424>

0800ae50 <L_shift>:
 800ae50:	f1c2 0208 	rsb	r2, r2, #8
 800ae54:	0092      	lsls	r2, r2, #2
 800ae56:	b570      	push	{r4, r5, r6, lr}
 800ae58:	f1c2 0620 	rsb	r6, r2, #32
 800ae5c:	6843      	ldr	r3, [r0, #4]
 800ae5e:	6804      	ldr	r4, [r0, #0]
 800ae60:	fa03 f506 	lsl.w	r5, r3, r6
 800ae64:	432c      	orrs	r4, r5
 800ae66:	40d3      	lsrs	r3, r2
 800ae68:	6004      	str	r4, [r0, #0]
 800ae6a:	f840 3f04 	str.w	r3, [r0, #4]!
 800ae6e:	4288      	cmp	r0, r1
 800ae70:	d3f4      	bcc.n	800ae5c <L_shift+0xc>
 800ae72:	bd70      	pop	{r4, r5, r6, pc}

0800ae74 <__match>:
 800ae74:	b530      	push	{r4, r5, lr}
 800ae76:	6803      	ldr	r3, [r0, #0]
 800ae78:	3301      	adds	r3, #1
 800ae7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae7e:	b914      	cbnz	r4, 800ae86 <__match+0x12>
 800ae80:	6003      	str	r3, [r0, #0]
 800ae82:	2001      	movs	r0, #1
 800ae84:	bd30      	pop	{r4, r5, pc}
 800ae86:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae8a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800ae8e:	2d19      	cmp	r5, #25
 800ae90:	bf98      	it	ls
 800ae92:	3220      	addls	r2, #32
 800ae94:	42a2      	cmp	r2, r4
 800ae96:	d0f0      	beq.n	800ae7a <__match+0x6>
 800ae98:	2000      	movs	r0, #0
 800ae9a:	e7f3      	b.n	800ae84 <__match+0x10>

0800ae9c <__hexnan>:
 800ae9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aea0:	680b      	ldr	r3, [r1, #0]
 800aea2:	6801      	ldr	r1, [r0, #0]
 800aea4:	115f      	asrs	r7, r3, #5
 800aea6:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800aeaa:	f013 031f 	ands.w	r3, r3, #31
 800aeae:	b087      	sub	sp, #28
 800aeb0:	bf18      	it	ne
 800aeb2:	3704      	addne	r7, #4
 800aeb4:	2500      	movs	r5, #0
 800aeb6:	1f3e      	subs	r6, r7, #4
 800aeb8:	4682      	mov	sl, r0
 800aeba:	4690      	mov	r8, r2
 800aebc:	9301      	str	r3, [sp, #4]
 800aebe:	f847 5c04 	str.w	r5, [r7, #-4]
 800aec2:	46b1      	mov	r9, r6
 800aec4:	4634      	mov	r4, r6
 800aec6:	9502      	str	r5, [sp, #8]
 800aec8:	46ab      	mov	fp, r5
 800aeca:	784a      	ldrb	r2, [r1, #1]
 800aecc:	1c4b      	adds	r3, r1, #1
 800aece:	9303      	str	r3, [sp, #12]
 800aed0:	b342      	cbz	r2, 800af24 <__hexnan+0x88>
 800aed2:	4610      	mov	r0, r2
 800aed4:	9105      	str	r1, [sp, #20]
 800aed6:	9204      	str	r2, [sp, #16]
 800aed8:	f7ff fd84 	bl	800a9e4 <__hexdig_fun>
 800aedc:	2800      	cmp	r0, #0
 800aede:	d143      	bne.n	800af68 <__hexnan+0xcc>
 800aee0:	9a04      	ldr	r2, [sp, #16]
 800aee2:	9905      	ldr	r1, [sp, #20]
 800aee4:	2a20      	cmp	r2, #32
 800aee6:	d818      	bhi.n	800af1a <__hexnan+0x7e>
 800aee8:	9b02      	ldr	r3, [sp, #8]
 800aeea:	459b      	cmp	fp, r3
 800aeec:	dd13      	ble.n	800af16 <__hexnan+0x7a>
 800aeee:	454c      	cmp	r4, r9
 800aef0:	d206      	bcs.n	800af00 <__hexnan+0x64>
 800aef2:	2d07      	cmp	r5, #7
 800aef4:	dc04      	bgt.n	800af00 <__hexnan+0x64>
 800aef6:	462a      	mov	r2, r5
 800aef8:	4649      	mov	r1, r9
 800aefa:	4620      	mov	r0, r4
 800aefc:	f7ff ffa8 	bl	800ae50 <L_shift>
 800af00:	4544      	cmp	r4, r8
 800af02:	d944      	bls.n	800af8e <__hexnan+0xf2>
 800af04:	2300      	movs	r3, #0
 800af06:	f1a4 0904 	sub.w	r9, r4, #4
 800af0a:	f844 3c04 	str.w	r3, [r4, #-4]
 800af0e:	f8cd b008 	str.w	fp, [sp, #8]
 800af12:	464c      	mov	r4, r9
 800af14:	461d      	mov	r5, r3
 800af16:	9903      	ldr	r1, [sp, #12]
 800af18:	e7d7      	b.n	800aeca <__hexnan+0x2e>
 800af1a:	2a29      	cmp	r2, #41	; 0x29
 800af1c:	d14a      	bne.n	800afb4 <__hexnan+0x118>
 800af1e:	3102      	adds	r1, #2
 800af20:	f8ca 1000 	str.w	r1, [sl]
 800af24:	f1bb 0f00 	cmp.w	fp, #0
 800af28:	d044      	beq.n	800afb4 <__hexnan+0x118>
 800af2a:	454c      	cmp	r4, r9
 800af2c:	d206      	bcs.n	800af3c <__hexnan+0xa0>
 800af2e:	2d07      	cmp	r5, #7
 800af30:	dc04      	bgt.n	800af3c <__hexnan+0xa0>
 800af32:	462a      	mov	r2, r5
 800af34:	4649      	mov	r1, r9
 800af36:	4620      	mov	r0, r4
 800af38:	f7ff ff8a 	bl	800ae50 <L_shift>
 800af3c:	4544      	cmp	r4, r8
 800af3e:	d928      	bls.n	800af92 <__hexnan+0xf6>
 800af40:	4643      	mov	r3, r8
 800af42:	f854 2b04 	ldr.w	r2, [r4], #4
 800af46:	f843 2b04 	str.w	r2, [r3], #4
 800af4a:	42a6      	cmp	r6, r4
 800af4c:	d2f9      	bcs.n	800af42 <__hexnan+0xa6>
 800af4e:	2200      	movs	r2, #0
 800af50:	f843 2b04 	str.w	r2, [r3], #4
 800af54:	429e      	cmp	r6, r3
 800af56:	d2fb      	bcs.n	800af50 <__hexnan+0xb4>
 800af58:	6833      	ldr	r3, [r6, #0]
 800af5a:	b91b      	cbnz	r3, 800af64 <__hexnan+0xc8>
 800af5c:	4546      	cmp	r6, r8
 800af5e:	d127      	bne.n	800afb0 <__hexnan+0x114>
 800af60:	2301      	movs	r3, #1
 800af62:	6033      	str	r3, [r6, #0]
 800af64:	2005      	movs	r0, #5
 800af66:	e026      	b.n	800afb6 <__hexnan+0x11a>
 800af68:	3501      	adds	r5, #1
 800af6a:	2d08      	cmp	r5, #8
 800af6c:	f10b 0b01 	add.w	fp, fp, #1
 800af70:	dd06      	ble.n	800af80 <__hexnan+0xe4>
 800af72:	4544      	cmp	r4, r8
 800af74:	d9cf      	bls.n	800af16 <__hexnan+0x7a>
 800af76:	2300      	movs	r3, #0
 800af78:	f844 3c04 	str.w	r3, [r4, #-4]
 800af7c:	2501      	movs	r5, #1
 800af7e:	3c04      	subs	r4, #4
 800af80:	6822      	ldr	r2, [r4, #0]
 800af82:	f000 000f 	and.w	r0, r0, #15
 800af86:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800af8a:	6020      	str	r0, [r4, #0]
 800af8c:	e7c3      	b.n	800af16 <__hexnan+0x7a>
 800af8e:	2508      	movs	r5, #8
 800af90:	e7c1      	b.n	800af16 <__hexnan+0x7a>
 800af92:	9b01      	ldr	r3, [sp, #4]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d0df      	beq.n	800af58 <__hexnan+0xbc>
 800af98:	f04f 32ff 	mov.w	r2, #4294967295
 800af9c:	f1c3 0320 	rsb	r3, r3, #32
 800afa0:	fa22 f303 	lsr.w	r3, r2, r3
 800afa4:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800afa8:	401a      	ands	r2, r3
 800afaa:	f847 2c04 	str.w	r2, [r7, #-4]
 800afae:	e7d3      	b.n	800af58 <__hexnan+0xbc>
 800afb0:	3e04      	subs	r6, #4
 800afb2:	e7d1      	b.n	800af58 <__hexnan+0xbc>
 800afb4:	2004      	movs	r0, #4
 800afb6:	b007      	add	sp, #28
 800afb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800afbc <__locale_ctype_ptr_l>:
 800afbc:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800afc0:	4770      	bx	lr

0800afc2 <__localeconv_l>:
 800afc2:	30f0      	adds	r0, #240	; 0xf0
 800afc4:	4770      	bx	lr
	...

0800afc8 <_localeconv_r>:
 800afc8:	4b04      	ldr	r3, [pc, #16]	; (800afdc <_localeconv_r+0x14>)
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	6a18      	ldr	r0, [r3, #32]
 800afce:	4b04      	ldr	r3, [pc, #16]	; (800afe0 <_localeconv_r+0x18>)
 800afd0:	2800      	cmp	r0, #0
 800afd2:	bf08      	it	eq
 800afd4:	4618      	moveq	r0, r3
 800afd6:	30f0      	adds	r0, #240	; 0xf0
 800afd8:	4770      	bx	lr
 800afda:	bf00      	nop
 800afdc:	20000028 	.word	0x20000028
 800afe0:	2000008c 	.word	0x2000008c

0800afe4 <malloc>:
 800afe4:	4b02      	ldr	r3, [pc, #8]	; (800aff0 <malloc+0xc>)
 800afe6:	4601      	mov	r1, r0
 800afe8:	6818      	ldr	r0, [r3, #0]
 800afea:	f000 bc7b 	b.w	800b8e4 <_malloc_r>
 800afee:	bf00      	nop
 800aff0:	20000028 	.word	0x20000028

0800aff4 <__ascii_mbtowc>:
 800aff4:	b082      	sub	sp, #8
 800aff6:	b901      	cbnz	r1, 800affa <__ascii_mbtowc+0x6>
 800aff8:	a901      	add	r1, sp, #4
 800affa:	b142      	cbz	r2, 800b00e <__ascii_mbtowc+0x1a>
 800affc:	b14b      	cbz	r3, 800b012 <__ascii_mbtowc+0x1e>
 800affe:	7813      	ldrb	r3, [r2, #0]
 800b000:	600b      	str	r3, [r1, #0]
 800b002:	7812      	ldrb	r2, [r2, #0]
 800b004:	1c10      	adds	r0, r2, #0
 800b006:	bf18      	it	ne
 800b008:	2001      	movne	r0, #1
 800b00a:	b002      	add	sp, #8
 800b00c:	4770      	bx	lr
 800b00e:	4610      	mov	r0, r2
 800b010:	e7fb      	b.n	800b00a <__ascii_mbtowc+0x16>
 800b012:	f06f 0001 	mvn.w	r0, #1
 800b016:	e7f8      	b.n	800b00a <__ascii_mbtowc+0x16>

0800b018 <memcpy>:
 800b018:	b510      	push	{r4, lr}
 800b01a:	1e43      	subs	r3, r0, #1
 800b01c:	440a      	add	r2, r1
 800b01e:	4291      	cmp	r1, r2
 800b020:	d100      	bne.n	800b024 <memcpy+0xc>
 800b022:	bd10      	pop	{r4, pc}
 800b024:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b028:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b02c:	e7f7      	b.n	800b01e <memcpy+0x6>

0800b02e <_Balloc>:
 800b02e:	b570      	push	{r4, r5, r6, lr}
 800b030:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b032:	4604      	mov	r4, r0
 800b034:	460e      	mov	r6, r1
 800b036:	b93d      	cbnz	r5, 800b048 <_Balloc+0x1a>
 800b038:	2010      	movs	r0, #16
 800b03a:	f7ff ffd3 	bl	800afe4 <malloc>
 800b03e:	6260      	str	r0, [r4, #36]	; 0x24
 800b040:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b044:	6005      	str	r5, [r0, #0]
 800b046:	60c5      	str	r5, [r0, #12]
 800b048:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b04a:	68eb      	ldr	r3, [r5, #12]
 800b04c:	b183      	cbz	r3, 800b070 <_Balloc+0x42>
 800b04e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b050:	68db      	ldr	r3, [r3, #12]
 800b052:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b056:	b9b8      	cbnz	r0, 800b088 <_Balloc+0x5a>
 800b058:	2101      	movs	r1, #1
 800b05a:	fa01 f506 	lsl.w	r5, r1, r6
 800b05e:	1d6a      	adds	r2, r5, #5
 800b060:	0092      	lsls	r2, r2, #2
 800b062:	4620      	mov	r0, r4
 800b064:	f000 fbe1 	bl	800b82a <_calloc_r>
 800b068:	b160      	cbz	r0, 800b084 <_Balloc+0x56>
 800b06a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800b06e:	e00e      	b.n	800b08e <_Balloc+0x60>
 800b070:	2221      	movs	r2, #33	; 0x21
 800b072:	2104      	movs	r1, #4
 800b074:	4620      	mov	r0, r4
 800b076:	f000 fbd8 	bl	800b82a <_calloc_r>
 800b07a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b07c:	60e8      	str	r0, [r5, #12]
 800b07e:	68db      	ldr	r3, [r3, #12]
 800b080:	2b00      	cmp	r3, #0
 800b082:	d1e4      	bne.n	800b04e <_Balloc+0x20>
 800b084:	2000      	movs	r0, #0
 800b086:	bd70      	pop	{r4, r5, r6, pc}
 800b088:	6802      	ldr	r2, [r0, #0]
 800b08a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800b08e:	2300      	movs	r3, #0
 800b090:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b094:	e7f7      	b.n	800b086 <_Balloc+0x58>

0800b096 <_Bfree>:
 800b096:	b570      	push	{r4, r5, r6, lr}
 800b098:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800b09a:	4606      	mov	r6, r0
 800b09c:	460d      	mov	r5, r1
 800b09e:	b93c      	cbnz	r4, 800b0b0 <_Bfree+0x1a>
 800b0a0:	2010      	movs	r0, #16
 800b0a2:	f7ff ff9f 	bl	800afe4 <malloc>
 800b0a6:	6270      	str	r0, [r6, #36]	; 0x24
 800b0a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b0ac:	6004      	str	r4, [r0, #0]
 800b0ae:	60c4      	str	r4, [r0, #12]
 800b0b0:	b13d      	cbz	r5, 800b0c2 <_Bfree+0x2c>
 800b0b2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b0b4:	686a      	ldr	r2, [r5, #4]
 800b0b6:	68db      	ldr	r3, [r3, #12]
 800b0b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b0bc:	6029      	str	r1, [r5, #0]
 800b0be:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800b0c2:	bd70      	pop	{r4, r5, r6, pc}

0800b0c4 <__multadd>:
 800b0c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0c8:	690d      	ldr	r5, [r1, #16]
 800b0ca:	461f      	mov	r7, r3
 800b0cc:	4606      	mov	r6, r0
 800b0ce:	460c      	mov	r4, r1
 800b0d0:	f101 0c14 	add.w	ip, r1, #20
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	f8dc 0000 	ldr.w	r0, [ip]
 800b0da:	b281      	uxth	r1, r0
 800b0dc:	fb02 7101 	mla	r1, r2, r1, r7
 800b0e0:	0c0f      	lsrs	r7, r1, #16
 800b0e2:	0c00      	lsrs	r0, r0, #16
 800b0e4:	fb02 7000 	mla	r0, r2, r0, r7
 800b0e8:	b289      	uxth	r1, r1
 800b0ea:	3301      	adds	r3, #1
 800b0ec:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800b0f0:	429d      	cmp	r5, r3
 800b0f2:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800b0f6:	f84c 1b04 	str.w	r1, [ip], #4
 800b0fa:	dcec      	bgt.n	800b0d6 <__multadd+0x12>
 800b0fc:	b1d7      	cbz	r7, 800b134 <__multadd+0x70>
 800b0fe:	68a3      	ldr	r3, [r4, #8]
 800b100:	42ab      	cmp	r3, r5
 800b102:	dc12      	bgt.n	800b12a <__multadd+0x66>
 800b104:	6861      	ldr	r1, [r4, #4]
 800b106:	4630      	mov	r0, r6
 800b108:	3101      	adds	r1, #1
 800b10a:	f7ff ff90 	bl	800b02e <_Balloc>
 800b10e:	6922      	ldr	r2, [r4, #16]
 800b110:	3202      	adds	r2, #2
 800b112:	f104 010c 	add.w	r1, r4, #12
 800b116:	4680      	mov	r8, r0
 800b118:	0092      	lsls	r2, r2, #2
 800b11a:	300c      	adds	r0, #12
 800b11c:	f7ff ff7c 	bl	800b018 <memcpy>
 800b120:	4621      	mov	r1, r4
 800b122:	4630      	mov	r0, r6
 800b124:	f7ff ffb7 	bl	800b096 <_Bfree>
 800b128:	4644      	mov	r4, r8
 800b12a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b12e:	3501      	adds	r5, #1
 800b130:	615f      	str	r7, [r3, #20]
 800b132:	6125      	str	r5, [r4, #16]
 800b134:	4620      	mov	r0, r4
 800b136:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b13a <__s2b>:
 800b13a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b13e:	460c      	mov	r4, r1
 800b140:	4615      	mov	r5, r2
 800b142:	461f      	mov	r7, r3
 800b144:	2209      	movs	r2, #9
 800b146:	3308      	adds	r3, #8
 800b148:	4606      	mov	r6, r0
 800b14a:	fb93 f3f2 	sdiv	r3, r3, r2
 800b14e:	2100      	movs	r1, #0
 800b150:	2201      	movs	r2, #1
 800b152:	429a      	cmp	r2, r3
 800b154:	db20      	blt.n	800b198 <__s2b+0x5e>
 800b156:	4630      	mov	r0, r6
 800b158:	f7ff ff69 	bl	800b02e <_Balloc>
 800b15c:	9b08      	ldr	r3, [sp, #32]
 800b15e:	6143      	str	r3, [r0, #20]
 800b160:	2d09      	cmp	r5, #9
 800b162:	f04f 0301 	mov.w	r3, #1
 800b166:	6103      	str	r3, [r0, #16]
 800b168:	dd19      	ble.n	800b19e <__s2b+0x64>
 800b16a:	f104 0809 	add.w	r8, r4, #9
 800b16e:	46c1      	mov	r9, r8
 800b170:	442c      	add	r4, r5
 800b172:	f819 3b01 	ldrb.w	r3, [r9], #1
 800b176:	4601      	mov	r1, r0
 800b178:	3b30      	subs	r3, #48	; 0x30
 800b17a:	220a      	movs	r2, #10
 800b17c:	4630      	mov	r0, r6
 800b17e:	f7ff ffa1 	bl	800b0c4 <__multadd>
 800b182:	45a1      	cmp	r9, r4
 800b184:	d1f5      	bne.n	800b172 <__s2b+0x38>
 800b186:	eb08 0405 	add.w	r4, r8, r5
 800b18a:	3c08      	subs	r4, #8
 800b18c:	1b2d      	subs	r5, r5, r4
 800b18e:	1963      	adds	r3, r4, r5
 800b190:	42bb      	cmp	r3, r7
 800b192:	db07      	blt.n	800b1a4 <__s2b+0x6a>
 800b194:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b198:	0052      	lsls	r2, r2, #1
 800b19a:	3101      	adds	r1, #1
 800b19c:	e7d9      	b.n	800b152 <__s2b+0x18>
 800b19e:	340a      	adds	r4, #10
 800b1a0:	2509      	movs	r5, #9
 800b1a2:	e7f3      	b.n	800b18c <__s2b+0x52>
 800b1a4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b1a8:	4601      	mov	r1, r0
 800b1aa:	3b30      	subs	r3, #48	; 0x30
 800b1ac:	220a      	movs	r2, #10
 800b1ae:	4630      	mov	r0, r6
 800b1b0:	f7ff ff88 	bl	800b0c4 <__multadd>
 800b1b4:	e7eb      	b.n	800b18e <__s2b+0x54>

0800b1b6 <__hi0bits>:
 800b1b6:	0c02      	lsrs	r2, r0, #16
 800b1b8:	0412      	lsls	r2, r2, #16
 800b1ba:	4603      	mov	r3, r0
 800b1bc:	b9b2      	cbnz	r2, 800b1ec <__hi0bits+0x36>
 800b1be:	0403      	lsls	r3, r0, #16
 800b1c0:	2010      	movs	r0, #16
 800b1c2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b1c6:	bf04      	itt	eq
 800b1c8:	021b      	lsleq	r3, r3, #8
 800b1ca:	3008      	addeq	r0, #8
 800b1cc:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b1d0:	bf04      	itt	eq
 800b1d2:	011b      	lsleq	r3, r3, #4
 800b1d4:	3004      	addeq	r0, #4
 800b1d6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b1da:	bf04      	itt	eq
 800b1dc:	009b      	lsleq	r3, r3, #2
 800b1de:	3002      	addeq	r0, #2
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	db06      	blt.n	800b1f2 <__hi0bits+0x3c>
 800b1e4:	005b      	lsls	r3, r3, #1
 800b1e6:	d503      	bpl.n	800b1f0 <__hi0bits+0x3a>
 800b1e8:	3001      	adds	r0, #1
 800b1ea:	4770      	bx	lr
 800b1ec:	2000      	movs	r0, #0
 800b1ee:	e7e8      	b.n	800b1c2 <__hi0bits+0xc>
 800b1f0:	2020      	movs	r0, #32
 800b1f2:	4770      	bx	lr

0800b1f4 <__lo0bits>:
 800b1f4:	6803      	ldr	r3, [r0, #0]
 800b1f6:	f013 0207 	ands.w	r2, r3, #7
 800b1fa:	4601      	mov	r1, r0
 800b1fc:	d00b      	beq.n	800b216 <__lo0bits+0x22>
 800b1fe:	07da      	lsls	r2, r3, #31
 800b200:	d423      	bmi.n	800b24a <__lo0bits+0x56>
 800b202:	0798      	lsls	r0, r3, #30
 800b204:	bf49      	itett	mi
 800b206:	085b      	lsrmi	r3, r3, #1
 800b208:	089b      	lsrpl	r3, r3, #2
 800b20a:	2001      	movmi	r0, #1
 800b20c:	600b      	strmi	r3, [r1, #0]
 800b20e:	bf5c      	itt	pl
 800b210:	600b      	strpl	r3, [r1, #0]
 800b212:	2002      	movpl	r0, #2
 800b214:	4770      	bx	lr
 800b216:	b298      	uxth	r0, r3
 800b218:	b9a8      	cbnz	r0, 800b246 <__lo0bits+0x52>
 800b21a:	0c1b      	lsrs	r3, r3, #16
 800b21c:	2010      	movs	r0, #16
 800b21e:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b222:	bf04      	itt	eq
 800b224:	0a1b      	lsreq	r3, r3, #8
 800b226:	3008      	addeq	r0, #8
 800b228:	071a      	lsls	r2, r3, #28
 800b22a:	bf04      	itt	eq
 800b22c:	091b      	lsreq	r3, r3, #4
 800b22e:	3004      	addeq	r0, #4
 800b230:	079a      	lsls	r2, r3, #30
 800b232:	bf04      	itt	eq
 800b234:	089b      	lsreq	r3, r3, #2
 800b236:	3002      	addeq	r0, #2
 800b238:	07da      	lsls	r2, r3, #31
 800b23a:	d402      	bmi.n	800b242 <__lo0bits+0x4e>
 800b23c:	085b      	lsrs	r3, r3, #1
 800b23e:	d006      	beq.n	800b24e <__lo0bits+0x5a>
 800b240:	3001      	adds	r0, #1
 800b242:	600b      	str	r3, [r1, #0]
 800b244:	4770      	bx	lr
 800b246:	4610      	mov	r0, r2
 800b248:	e7e9      	b.n	800b21e <__lo0bits+0x2a>
 800b24a:	2000      	movs	r0, #0
 800b24c:	4770      	bx	lr
 800b24e:	2020      	movs	r0, #32
 800b250:	4770      	bx	lr

0800b252 <__i2b>:
 800b252:	b510      	push	{r4, lr}
 800b254:	460c      	mov	r4, r1
 800b256:	2101      	movs	r1, #1
 800b258:	f7ff fee9 	bl	800b02e <_Balloc>
 800b25c:	2201      	movs	r2, #1
 800b25e:	6144      	str	r4, [r0, #20]
 800b260:	6102      	str	r2, [r0, #16]
 800b262:	bd10      	pop	{r4, pc}

0800b264 <__multiply>:
 800b264:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b268:	4614      	mov	r4, r2
 800b26a:	690a      	ldr	r2, [r1, #16]
 800b26c:	6923      	ldr	r3, [r4, #16]
 800b26e:	429a      	cmp	r2, r3
 800b270:	bfb8      	it	lt
 800b272:	460b      	movlt	r3, r1
 800b274:	4688      	mov	r8, r1
 800b276:	bfbc      	itt	lt
 800b278:	46a0      	movlt	r8, r4
 800b27a:	461c      	movlt	r4, r3
 800b27c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b280:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b284:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b288:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b28c:	eb07 0609 	add.w	r6, r7, r9
 800b290:	42b3      	cmp	r3, r6
 800b292:	bfb8      	it	lt
 800b294:	3101      	addlt	r1, #1
 800b296:	f7ff feca 	bl	800b02e <_Balloc>
 800b29a:	f100 0514 	add.w	r5, r0, #20
 800b29e:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800b2a2:	462b      	mov	r3, r5
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	4573      	cmp	r3, lr
 800b2a8:	d316      	bcc.n	800b2d8 <__multiply+0x74>
 800b2aa:	f104 0214 	add.w	r2, r4, #20
 800b2ae:	f108 0114 	add.w	r1, r8, #20
 800b2b2:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800b2b6:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800b2ba:	9300      	str	r3, [sp, #0]
 800b2bc:	9b00      	ldr	r3, [sp, #0]
 800b2be:	9201      	str	r2, [sp, #4]
 800b2c0:	4293      	cmp	r3, r2
 800b2c2:	d80c      	bhi.n	800b2de <__multiply+0x7a>
 800b2c4:	2e00      	cmp	r6, #0
 800b2c6:	dd03      	ble.n	800b2d0 <__multiply+0x6c>
 800b2c8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d05d      	beq.n	800b38c <__multiply+0x128>
 800b2d0:	6106      	str	r6, [r0, #16]
 800b2d2:	b003      	add	sp, #12
 800b2d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2d8:	f843 2b04 	str.w	r2, [r3], #4
 800b2dc:	e7e3      	b.n	800b2a6 <__multiply+0x42>
 800b2de:	f8b2 b000 	ldrh.w	fp, [r2]
 800b2e2:	f1bb 0f00 	cmp.w	fp, #0
 800b2e6:	d023      	beq.n	800b330 <__multiply+0xcc>
 800b2e8:	4689      	mov	r9, r1
 800b2ea:	46ac      	mov	ip, r5
 800b2ec:	f04f 0800 	mov.w	r8, #0
 800b2f0:	f859 4b04 	ldr.w	r4, [r9], #4
 800b2f4:	f8dc a000 	ldr.w	sl, [ip]
 800b2f8:	b2a3      	uxth	r3, r4
 800b2fa:	fa1f fa8a 	uxth.w	sl, sl
 800b2fe:	fb0b a303 	mla	r3, fp, r3, sl
 800b302:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b306:	f8dc 4000 	ldr.w	r4, [ip]
 800b30a:	4443      	add	r3, r8
 800b30c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b310:	fb0b 840a 	mla	r4, fp, sl, r8
 800b314:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800b318:	46e2      	mov	sl, ip
 800b31a:	b29b      	uxth	r3, r3
 800b31c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b320:	454f      	cmp	r7, r9
 800b322:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b326:	f84a 3b04 	str.w	r3, [sl], #4
 800b32a:	d82b      	bhi.n	800b384 <__multiply+0x120>
 800b32c:	f8cc 8004 	str.w	r8, [ip, #4]
 800b330:	9b01      	ldr	r3, [sp, #4]
 800b332:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800b336:	3204      	adds	r2, #4
 800b338:	f1ba 0f00 	cmp.w	sl, #0
 800b33c:	d020      	beq.n	800b380 <__multiply+0x11c>
 800b33e:	682b      	ldr	r3, [r5, #0]
 800b340:	4689      	mov	r9, r1
 800b342:	46a8      	mov	r8, r5
 800b344:	f04f 0b00 	mov.w	fp, #0
 800b348:	f8b9 c000 	ldrh.w	ip, [r9]
 800b34c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800b350:	fb0a 440c 	mla	r4, sl, ip, r4
 800b354:	445c      	add	r4, fp
 800b356:	46c4      	mov	ip, r8
 800b358:	b29b      	uxth	r3, r3
 800b35a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b35e:	f84c 3b04 	str.w	r3, [ip], #4
 800b362:	f859 3b04 	ldr.w	r3, [r9], #4
 800b366:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800b36a:	0c1b      	lsrs	r3, r3, #16
 800b36c:	fb0a b303 	mla	r3, sl, r3, fp
 800b370:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800b374:	454f      	cmp	r7, r9
 800b376:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800b37a:	d805      	bhi.n	800b388 <__multiply+0x124>
 800b37c:	f8c8 3004 	str.w	r3, [r8, #4]
 800b380:	3504      	adds	r5, #4
 800b382:	e79b      	b.n	800b2bc <__multiply+0x58>
 800b384:	46d4      	mov	ip, sl
 800b386:	e7b3      	b.n	800b2f0 <__multiply+0x8c>
 800b388:	46e0      	mov	r8, ip
 800b38a:	e7dd      	b.n	800b348 <__multiply+0xe4>
 800b38c:	3e01      	subs	r6, #1
 800b38e:	e799      	b.n	800b2c4 <__multiply+0x60>

0800b390 <__pow5mult>:
 800b390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b394:	4615      	mov	r5, r2
 800b396:	f012 0203 	ands.w	r2, r2, #3
 800b39a:	4606      	mov	r6, r0
 800b39c:	460f      	mov	r7, r1
 800b39e:	d007      	beq.n	800b3b0 <__pow5mult+0x20>
 800b3a0:	3a01      	subs	r2, #1
 800b3a2:	4c21      	ldr	r4, [pc, #132]	; (800b428 <__pow5mult+0x98>)
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b3aa:	f7ff fe8b 	bl	800b0c4 <__multadd>
 800b3ae:	4607      	mov	r7, r0
 800b3b0:	10ad      	asrs	r5, r5, #2
 800b3b2:	d035      	beq.n	800b420 <__pow5mult+0x90>
 800b3b4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b3b6:	b93c      	cbnz	r4, 800b3c8 <__pow5mult+0x38>
 800b3b8:	2010      	movs	r0, #16
 800b3ba:	f7ff fe13 	bl	800afe4 <malloc>
 800b3be:	6270      	str	r0, [r6, #36]	; 0x24
 800b3c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b3c4:	6004      	str	r4, [r0, #0]
 800b3c6:	60c4      	str	r4, [r0, #12]
 800b3c8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b3cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b3d0:	b94c      	cbnz	r4, 800b3e6 <__pow5mult+0x56>
 800b3d2:	f240 2171 	movw	r1, #625	; 0x271
 800b3d6:	4630      	mov	r0, r6
 800b3d8:	f7ff ff3b 	bl	800b252 <__i2b>
 800b3dc:	2300      	movs	r3, #0
 800b3de:	f8c8 0008 	str.w	r0, [r8, #8]
 800b3e2:	4604      	mov	r4, r0
 800b3e4:	6003      	str	r3, [r0, #0]
 800b3e6:	f04f 0800 	mov.w	r8, #0
 800b3ea:	07eb      	lsls	r3, r5, #31
 800b3ec:	d50a      	bpl.n	800b404 <__pow5mult+0x74>
 800b3ee:	4639      	mov	r1, r7
 800b3f0:	4622      	mov	r2, r4
 800b3f2:	4630      	mov	r0, r6
 800b3f4:	f7ff ff36 	bl	800b264 <__multiply>
 800b3f8:	4639      	mov	r1, r7
 800b3fa:	4681      	mov	r9, r0
 800b3fc:	4630      	mov	r0, r6
 800b3fe:	f7ff fe4a 	bl	800b096 <_Bfree>
 800b402:	464f      	mov	r7, r9
 800b404:	106d      	asrs	r5, r5, #1
 800b406:	d00b      	beq.n	800b420 <__pow5mult+0x90>
 800b408:	6820      	ldr	r0, [r4, #0]
 800b40a:	b938      	cbnz	r0, 800b41c <__pow5mult+0x8c>
 800b40c:	4622      	mov	r2, r4
 800b40e:	4621      	mov	r1, r4
 800b410:	4630      	mov	r0, r6
 800b412:	f7ff ff27 	bl	800b264 <__multiply>
 800b416:	6020      	str	r0, [r4, #0]
 800b418:	f8c0 8000 	str.w	r8, [r0]
 800b41c:	4604      	mov	r4, r0
 800b41e:	e7e4      	b.n	800b3ea <__pow5mult+0x5a>
 800b420:	4638      	mov	r0, r7
 800b422:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b426:	bf00      	nop
 800b428:	0800c538 	.word	0x0800c538

0800b42c <__lshift>:
 800b42c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b430:	460c      	mov	r4, r1
 800b432:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b436:	6923      	ldr	r3, [r4, #16]
 800b438:	6849      	ldr	r1, [r1, #4]
 800b43a:	eb0a 0903 	add.w	r9, sl, r3
 800b43e:	68a3      	ldr	r3, [r4, #8]
 800b440:	4607      	mov	r7, r0
 800b442:	4616      	mov	r6, r2
 800b444:	f109 0501 	add.w	r5, r9, #1
 800b448:	42ab      	cmp	r3, r5
 800b44a:	db32      	blt.n	800b4b2 <__lshift+0x86>
 800b44c:	4638      	mov	r0, r7
 800b44e:	f7ff fdee 	bl	800b02e <_Balloc>
 800b452:	2300      	movs	r3, #0
 800b454:	4680      	mov	r8, r0
 800b456:	f100 0114 	add.w	r1, r0, #20
 800b45a:	461a      	mov	r2, r3
 800b45c:	4553      	cmp	r3, sl
 800b45e:	db2b      	blt.n	800b4b8 <__lshift+0x8c>
 800b460:	6920      	ldr	r0, [r4, #16]
 800b462:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b466:	f104 0314 	add.w	r3, r4, #20
 800b46a:	f016 021f 	ands.w	r2, r6, #31
 800b46e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b472:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b476:	d025      	beq.n	800b4c4 <__lshift+0x98>
 800b478:	f1c2 0e20 	rsb	lr, r2, #32
 800b47c:	2000      	movs	r0, #0
 800b47e:	681e      	ldr	r6, [r3, #0]
 800b480:	468a      	mov	sl, r1
 800b482:	4096      	lsls	r6, r2
 800b484:	4330      	orrs	r0, r6
 800b486:	f84a 0b04 	str.w	r0, [sl], #4
 800b48a:	f853 0b04 	ldr.w	r0, [r3], #4
 800b48e:	459c      	cmp	ip, r3
 800b490:	fa20 f00e 	lsr.w	r0, r0, lr
 800b494:	d814      	bhi.n	800b4c0 <__lshift+0x94>
 800b496:	6048      	str	r0, [r1, #4]
 800b498:	b108      	cbz	r0, 800b49e <__lshift+0x72>
 800b49a:	f109 0502 	add.w	r5, r9, #2
 800b49e:	3d01      	subs	r5, #1
 800b4a0:	4638      	mov	r0, r7
 800b4a2:	f8c8 5010 	str.w	r5, [r8, #16]
 800b4a6:	4621      	mov	r1, r4
 800b4a8:	f7ff fdf5 	bl	800b096 <_Bfree>
 800b4ac:	4640      	mov	r0, r8
 800b4ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4b2:	3101      	adds	r1, #1
 800b4b4:	005b      	lsls	r3, r3, #1
 800b4b6:	e7c7      	b.n	800b448 <__lshift+0x1c>
 800b4b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b4bc:	3301      	adds	r3, #1
 800b4be:	e7cd      	b.n	800b45c <__lshift+0x30>
 800b4c0:	4651      	mov	r1, sl
 800b4c2:	e7dc      	b.n	800b47e <__lshift+0x52>
 800b4c4:	3904      	subs	r1, #4
 800b4c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b4ca:	f841 2f04 	str.w	r2, [r1, #4]!
 800b4ce:	459c      	cmp	ip, r3
 800b4d0:	d8f9      	bhi.n	800b4c6 <__lshift+0x9a>
 800b4d2:	e7e4      	b.n	800b49e <__lshift+0x72>

0800b4d4 <__mcmp>:
 800b4d4:	6903      	ldr	r3, [r0, #16]
 800b4d6:	690a      	ldr	r2, [r1, #16]
 800b4d8:	1a9b      	subs	r3, r3, r2
 800b4da:	b530      	push	{r4, r5, lr}
 800b4dc:	d10c      	bne.n	800b4f8 <__mcmp+0x24>
 800b4de:	0092      	lsls	r2, r2, #2
 800b4e0:	3014      	adds	r0, #20
 800b4e2:	3114      	adds	r1, #20
 800b4e4:	1884      	adds	r4, r0, r2
 800b4e6:	4411      	add	r1, r2
 800b4e8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b4ec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b4f0:	4295      	cmp	r5, r2
 800b4f2:	d003      	beq.n	800b4fc <__mcmp+0x28>
 800b4f4:	d305      	bcc.n	800b502 <__mcmp+0x2e>
 800b4f6:	2301      	movs	r3, #1
 800b4f8:	4618      	mov	r0, r3
 800b4fa:	bd30      	pop	{r4, r5, pc}
 800b4fc:	42a0      	cmp	r0, r4
 800b4fe:	d3f3      	bcc.n	800b4e8 <__mcmp+0x14>
 800b500:	e7fa      	b.n	800b4f8 <__mcmp+0x24>
 800b502:	f04f 33ff 	mov.w	r3, #4294967295
 800b506:	e7f7      	b.n	800b4f8 <__mcmp+0x24>

0800b508 <__mdiff>:
 800b508:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b50c:	460d      	mov	r5, r1
 800b50e:	4607      	mov	r7, r0
 800b510:	4611      	mov	r1, r2
 800b512:	4628      	mov	r0, r5
 800b514:	4614      	mov	r4, r2
 800b516:	f7ff ffdd 	bl	800b4d4 <__mcmp>
 800b51a:	1e06      	subs	r6, r0, #0
 800b51c:	d108      	bne.n	800b530 <__mdiff+0x28>
 800b51e:	4631      	mov	r1, r6
 800b520:	4638      	mov	r0, r7
 800b522:	f7ff fd84 	bl	800b02e <_Balloc>
 800b526:	2301      	movs	r3, #1
 800b528:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800b52c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b530:	bfa4      	itt	ge
 800b532:	4623      	movge	r3, r4
 800b534:	462c      	movge	r4, r5
 800b536:	4638      	mov	r0, r7
 800b538:	6861      	ldr	r1, [r4, #4]
 800b53a:	bfa6      	itte	ge
 800b53c:	461d      	movge	r5, r3
 800b53e:	2600      	movge	r6, #0
 800b540:	2601      	movlt	r6, #1
 800b542:	f7ff fd74 	bl	800b02e <_Balloc>
 800b546:	692b      	ldr	r3, [r5, #16]
 800b548:	60c6      	str	r6, [r0, #12]
 800b54a:	6926      	ldr	r6, [r4, #16]
 800b54c:	f105 0914 	add.w	r9, r5, #20
 800b550:	f104 0214 	add.w	r2, r4, #20
 800b554:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800b558:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800b55c:	f100 0514 	add.w	r5, r0, #20
 800b560:	f04f 0e00 	mov.w	lr, #0
 800b564:	f852 ab04 	ldr.w	sl, [r2], #4
 800b568:	f859 4b04 	ldr.w	r4, [r9], #4
 800b56c:	fa1e f18a 	uxtah	r1, lr, sl
 800b570:	b2a3      	uxth	r3, r4
 800b572:	1ac9      	subs	r1, r1, r3
 800b574:	0c23      	lsrs	r3, r4, #16
 800b576:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800b57a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b57e:	b289      	uxth	r1, r1
 800b580:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800b584:	45c8      	cmp	r8, r9
 800b586:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800b58a:	4694      	mov	ip, r2
 800b58c:	f845 3b04 	str.w	r3, [r5], #4
 800b590:	d8e8      	bhi.n	800b564 <__mdiff+0x5c>
 800b592:	45bc      	cmp	ip, r7
 800b594:	d304      	bcc.n	800b5a0 <__mdiff+0x98>
 800b596:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800b59a:	b183      	cbz	r3, 800b5be <__mdiff+0xb6>
 800b59c:	6106      	str	r6, [r0, #16]
 800b59e:	e7c5      	b.n	800b52c <__mdiff+0x24>
 800b5a0:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b5a4:	fa1e f381 	uxtah	r3, lr, r1
 800b5a8:	141a      	asrs	r2, r3, #16
 800b5aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b5ae:	b29b      	uxth	r3, r3
 800b5b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b5b4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800b5b8:	f845 3b04 	str.w	r3, [r5], #4
 800b5bc:	e7e9      	b.n	800b592 <__mdiff+0x8a>
 800b5be:	3e01      	subs	r6, #1
 800b5c0:	e7e9      	b.n	800b596 <__mdiff+0x8e>
	...

0800b5c4 <__ulp>:
 800b5c4:	4b12      	ldr	r3, [pc, #72]	; (800b610 <__ulp+0x4c>)
 800b5c6:	ee10 2a90 	vmov	r2, s1
 800b5ca:	401a      	ands	r2, r3
 800b5cc:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	dd04      	ble.n	800b5de <__ulp+0x1a>
 800b5d4:	2000      	movs	r0, #0
 800b5d6:	4619      	mov	r1, r3
 800b5d8:	ec41 0b10 	vmov	d0, r0, r1
 800b5dc:	4770      	bx	lr
 800b5de:	425b      	negs	r3, r3
 800b5e0:	151b      	asrs	r3, r3, #20
 800b5e2:	2b13      	cmp	r3, #19
 800b5e4:	f04f 0000 	mov.w	r0, #0
 800b5e8:	f04f 0100 	mov.w	r1, #0
 800b5ec:	dc04      	bgt.n	800b5f8 <__ulp+0x34>
 800b5ee:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800b5f2:	fa42 f103 	asr.w	r1, r2, r3
 800b5f6:	e7ef      	b.n	800b5d8 <__ulp+0x14>
 800b5f8:	3b14      	subs	r3, #20
 800b5fa:	2b1e      	cmp	r3, #30
 800b5fc:	f04f 0201 	mov.w	r2, #1
 800b600:	bfda      	itte	le
 800b602:	f1c3 031f 	rsble	r3, r3, #31
 800b606:	fa02 f303 	lslle.w	r3, r2, r3
 800b60a:	4613      	movgt	r3, r2
 800b60c:	4618      	mov	r0, r3
 800b60e:	e7e3      	b.n	800b5d8 <__ulp+0x14>
 800b610:	7ff00000 	.word	0x7ff00000

0800b614 <__b2d>:
 800b614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b616:	6905      	ldr	r5, [r0, #16]
 800b618:	f100 0714 	add.w	r7, r0, #20
 800b61c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800b620:	1f2e      	subs	r6, r5, #4
 800b622:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800b626:	4620      	mov	r0, r4
 800b628:	f7ff fdc5 	bl	800b1b6 <__hi0bits>
 800b62c:	f1c0 0320 	rsb	r3, r0, #32
 800b630:	280a      	cmp	r0, #10
 800b632:	600b      	str	r3, [r1, #0]
 800b634:	f8df c074 	ldr.w	ip, [pc, #116]	; 800b6ac <__b2d+0x98>
 800b638:	dc14      	bgt.n	800b664 <__b2d+0x50>
 800b63a:	f1c0 0e0b 	rsb	lr, r0, #11
 800b63e:	fa24 f10e 	lsr.w	r1, r4, lr
 800b642:	42b7      	cmp	r7, r6
 800b644:	ea41 030c 	orr.w	r3, r1, ip
 800b648:	bf34      	ite	cc
 800b64a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b64e:	2100      	movcs	r1, #0
 800b650:	3015      	adds	r0, #21
 800b652:	fa04 f000 	lsl.w	r0, r4, r0
 800b656:	fa21 f10e 	lsr.w	r1, r1, lr
 800b65a:	ea40 0201 	orr.w	r2, r0, r1
 800b65e:	ec43 2b10 	vmov	d0, r2, r3
 800b662:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b664:	42b7      	cmp	r7, r6
 800b666:	bf3a      	itte	cc
 800b668:	f1a5 0608 	subcc.w	r6, r5, #8
 800b66c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b670:	2100      	movcs	r1, #0
 800b672:	380b      	subs	r0, #11
 800b674:	d015      	beq.n	800b6a2 <__b2d+0x8e>
 800b676:	4084      	lsls	r4, r0
 800b678:	f1c0 0520 	rsb	r5, r0, #32
 800b67c:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800b680:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800b684:	42be      	cmp	r6, r7
 800b686:	fa21 fc05 	lsr.w	ip, r1, r5
 800b68a:	ea44 030c 	orr.w	r3, r4, ip
 800b68e:	bf8c      	ite	hi
 800b690:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800b694:	2400      	movls	r4, #0
 800b696:	fa01 f000 	lsl.w	r0, r1, r0
 800b69a:	40ec      	lsrs	r4, r5
 800b69c:	ea40 0204 	orr.w	r2, r0, r4
 800b6a0:	e7dd      	b.n	800b65e <__b2d+0x4a>
 800b6a2:	ea44 030c 	orr.w	r3, r4, ip
 800b6a6:	460a      	mov	r2, r1
 800b6a8:	e7d9      	b.n	800b65e <__b2d+0x4a>
 800b6aa:	bf00      	nop
 800b6ac:	3ff00000 	.word	0x3ff00000

0800b6b0 <__d2b>:
 800b6b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b6b4:	460e      	mov	r6, r1
 800b6b6:	2101      	movs	r1, #1
 800b6b8:	ec59 8b10 	vmov	r8, r9, d0
 800b6bc:	4615      	mov	r5, r2
 800b6be:	f7ff fcb6 	bl	800b02e <_Balloc>
 800b6c2:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800b6c6:	4607      	mov	r7, r0
 800b6c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b6cc:	bb34      	cbnz	r4, 800b71c <__d2b+0x6c>
 800b6ce:	9301      	str	r3, [sp, #4]
 800b6d0:	f1b8 0300 	subs.w	r3, r8, #0
 800b6d4:	d027      	beq.n	800b726 <__d2b+0x76>
 800b6d6:	a802      	add	r0, sp, #8
 800b6d8:	f840 3d08 	str.w	r3, [r0, #-8]!
 800b6dc:	f7ff fd8a 	bl	800b1f4 <__lo0bits>
 800b6e0:	9900      	ldr	r1, [sp, #0]
 800b6e2:	b1f0      	cbz	r0, 800b722 <__d2b+0x72>
 800b6e4:	9a01      	ldr	r2, [sp, #4]
 800b6e6:	f1c0 0320 	rsb	r3, r0, #32
 800b6ea:	fa02 f303 	lsl.w	r3, r2, r3
 800b6ee:	430b      	orrs	r3, r1
 800b6f0:	40c2      	lsrs	r2, r0
 800b6f2:	617b      	str	r3, [r7, #20]
 800b6f4:	9201      	str	r2, [sp, #4]
 800b6f6:	9b01      	ldr	r3, [sp, #4]
 800b6f8:	61bb      	str	r3, [r7, #24]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	bf14      	ite	ne
 800b6fe:	2102      	movne	r1, #2
 800b700:	2101      	moveq	r1, #1
 800b702:	6139      	str	r1, [r7, #16]
 800b704:	b1c4      	cbz	r4, 800b738 <__d2b+0x88>
 800b706:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800b70a:	4404      	add	r4, r0
 800b70c:	6034      	str	r4, [r6, #0]
 800b70e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b712:	6028      	str	r0, [r5, #0]
 800b714:	4638      	mov	r0, r7
 800b716:	b003      	add	sp, #12
 800b718:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b71c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b720:	e7d5      	b.n	800b6ce <__d2b+0x1e>
 800b722:	6179      	str	r1, [r7, #20]
 800b724:	e7e7      	b.n	800b6f6 <__d2b+0x46>
 800b726:	a801      	add	r0, sp, #4
 800b728:	f7ff fd64 	bl	800b1f4 <__lo0bits>
 800b72c:	9b01      	ldr	r3, [sp, #4]
 800b72e:	617b      	str	r3, [r7, #20]
 800b730:	2101      	movs	r1, #1
 800b732:	6139      	str	r1, [r7, #16]
 800b734:	3020      	adds	r0, #32
 800b736:	e7e5      	b.n	800b704 <__d2b+0x54>
 800b738:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800b73c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b740:	6030      	str	r0, [r6, #0]
 800b742:	6918      	ldr	r0, [r3, #16]
 800b744:	f7ff fd37 	bl	800b1b6 <__hi0bits>
 800b748:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800b74c:	e7e1      	b.n	800b712 <__d2b+0x62>

0800b74e <__ratio>:
 800b74e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b752:	4688      	mov	r8, r1
 800b754:	4669      	mov	r1, sp
 800b756:	4681      	mov	r9, r0
 800b758:	f7ff ff5c 	bl	800b614 <__b2d>
 800b75c:	a901      	add	r1, sp, #4
 800b75e:	4640      	mov	r0, r8
 800b760:	ec57 6b10 	vmov	r6, r7, d0
 800b764:	f7ff ff56 	bl	800b614 <__b2d>
 800b768:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b76c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b770:	eba3 0c02 	sub.w	ip, r3, r2
 800b774:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b778:	1a9b      	subs	r3, r3, r2
 800b77a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b77e:	ec5b ab10 	vmov	sl, fp, d0
 800b782:	2b00      	cmp	r3, #0
 800b784:	bfce      	itee	gt
 800b786:	463a      	movgt	r2, r7
 800b788:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b78c:	465a      	movle	r2, fp
 800b78e:	4659      	mov	r1, fp
 800b790:	463d      	mov	r5, r7
 800b792:	bfd4      	ite	le
 800b794:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800b798:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800b79c:	4630      	mov	r0, r6
 800b79e:	ee10 2a10 	vmov	r2, s0
 800b7a2:	460b      	mov	r3, r1
 800b7a4:	4629      	mov	r1, r5
 800b7a6:	f7f5 f851 	bl	800084c <__aeabi_ddiv>
 800b7aa:	ec41 0b10 	vmov	d0, r0, r1
 800b7ae:	b003      	add	sp, #12
 800b7b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b7b4 <__copybits>:
 800b7b4:	3901      	subs	r1, #1
 800b7b6:	b510      	push	{r4, lr}
 800b7b8:	1149      	asrs	r1, r1, #5
 800b7ba:	6914      	ldr	r4, [r2, #16]
 800b7bc:	3101      	adds	r1, #1
 800b7be:	f102 0314 	add.w	r3, r2, #20
 800b7c2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b7c6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b7ca:	42a3      	cmp	r3, r4
 800b7cc:	4602      	mov	r2, r0
 800b7ce:	d303      	bcc.n	800b7d8 <__copybits+0x24>
 800b7d0:	2300      	movs	r3, #0
 800b7d2:	428a      	cmp	r2, r1
 800b7d4:	d305      	bcc.n	800b7e2 <__copybits+0x2e>
 800b7d6:	bd10      	pop	{r4, pc}
 800b7d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b7dc:	f840 2b04 	str.w	r2, [r0], #4
 800b7e0:	e7f3      	b.n	800b7ca <__copybits+0x16>
 800b7e2:	f842 3b04 	str.w	r3, [r2], #4
 800b7e6:	e7f4      	b.n	800b7d2 <__copybits+0x1e>

0800b7e8 <__any_on>:
 800b7e8:	f100 0214 	add.w	r2, r0, #20
 800b7ec:	6900      	ldr	r0, [r0, #16]
 800b7ee:	114b      	asrs	r3, r1, #5
 800b7f0:	4298      	cmp	r0, r3
 800b7f2:	b510      	push	{r4, lr}
 800b7f4:	db11      	blt.n	800b81a <__any_on+0x32>
 800b7f6:	dd0a      	ble.n	800b80e <__any_on+0x26>
 800b7f8:	f011 011f 	ands.w	r1, r1, #31
 800b7fc:	d007      	beq.n	800b80e <__any_on+0x26>
 800b7fe:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b802:	fa24 f001 	lsr.w	r0, r4, r1
 800b806:	fa00 f101 	lsl.w	r1, r0, r1
 800b80a:	428c      	cmp	r4, r1
 800b80c:	d10b      	bne.n	800b826 <__any_on+0x3e>
 800b80e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b812:	4293      	cmp	r3, r2
 800b814:	d803      	bhi.n	800b81e <__any_on+0x36>
 800b816:	2000      	movs	r0, #0
 800b818:	bd10      	pop	{r4, pc}
 800b81a:	4603      	mov	r3, r0
 800b81c:	e7f7      	b.n	800b80e <__any_on+0x26>
 800b81e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b822:	2900      	cmp	r1, #0
 800b824:	d0f5      	beq.n	800b812 <__any_on+0x2a>
 800b826:	2001      	movs	r0, #1
 800b828:	e7f6      	b.n	800b818 <__any_on+0x30>

0800b82a <_calloc_r>:
 800b82a:	b538      	push	{r3, r4, r5, lr}
 800b82c:	fb02 f401 	mul.w	r4, r2, r1
 800b830:	4621      	mov	r1, r4
 800b832:	f000 f857 	bl	800b8e4 <_malloc_r>
 800b836:	4605      	mov	r5, r0
 800b838:	b118      	cbz	r0, 800b842 <_calloc_r+0x18>
 800b83a:	4622      	mov	r2, r4
 800b83c:	2100      	movs	r1, #0
 800b83e:	f7fc fcfb 	bl	8008238 <memset>
 800b842:	4628      	mov	r0, r5
 800b844:	bd38      	pop	{r3, r4, r5, pc}
	...

0800b848 <_free_r>:
 800b848:	b538      	push	{r3, r4, r5, lr}
 800b84a:	4605      	mov	r5, r0
 800b84c:	2900      	cmp	r1, #0
 800b84e:	d045      	beq.n	800b8dc <_free_r+0x94>
 800b850:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b854:	1f0c      	subs	r4, r1, #4
 800b856:	2b00      	cmp	r3, #0
 800b858:	bfb8      	it	lt
 800b85a:	18e4      	addlt	r4, r4, r3
 800b85c:	f000 fa24 	bl	800bca8 <__malloc_lock>
 800b860:	4a1f      	ldr	r2, [pc, #124]	; (800b8e0 <_free_r+0x98>)
 800b862:	6813      	ldr	r3, [r2, #0]
 800b864:	4610      	mov	r0, r2
 800b866:	b933      	cbnz	r3, 800b876 <_free_r+0x2e>
 800b868:	6063      	str	r3, [r4, #4]
 800b86a:	6014      	str	r4, [r2, #0]
 800b86c:	4628      	mov	r0, r5
 800b86e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b872:	f000 ba1a 	b.w	800bcaa <__malloc_unlock>
 800b876:	42a3      	cmp	r3, r4
 800b878:	d90c      	bls.n	800b894 <_free_r+0x4c>
 800b87a:	6821      	ldr	r1, [r4, #0]
 800b87c:	1862      	adds	r2, r4, r1
 800b87e:	4293      	cmp	r3, r2
 800b880:	bf04      	itt	eq
 800b882:	681a      	ldreq	r2, [r3, #0]
 800b884:	685b      	ldreq	r3, [r3, #4]
 800b886:	6063      	str	r3, [r4, #4]
 800b888:	bf04      	itt	eq
 800b88a:	1852      	addeq	r2, r2, r1
 800b88c:	6022      	streq	r2, [r4, #0]
 800b88e:	6004      	str	r4, [r0, #0]
 800b890:	e7ec      	b.n	800b86c <_free_r+0x24>
 800b892:	4613      	mov	r3, r2
 800b894:	685a      	ldr	r2, [r3, #4]
 800b896:	b10a      	cbz	r2, 800b89c <_free_r+0x54>
 800b898:	42a2      	cmp	r2, r4
 800b89a:	d9fa      	bls.n	800b892 <_free_r+0x4a>
 800b89c:	6819      	ldr	r1, [r3, #0]
 800b89e:	1858      	adds	r0, r3, r1
 800b8a0:	42a0      	cmp	r0, r4
 800b8a2:	d10b      	bne.n	800b8bc <_free_r+0x74>
 800b8a4:	6820      	ldr	r0, [r4, #0]
 800b8a6:	4401      	add	r1, r0
 800b8a8:	1858      	adds	r0, r3, r1
 800b8aa:	4282      	cmp	r2, r0
 800b8ac:	6019      	str	r1, [r3, #0]
 800b8ae:	d1dd      	bne.n	800b86c <_free_r+0x24>
 800b8b0:	6810      	ldr	r0, [r2, #0]
 800b8b2:	6852      	ldr	r2, [r2, #4]
 800b8b4:	605a      	str	r2, [r3, #4]
 800b8b6:	4401      	add	r1, r0
 800b8b8:	6019      	str	r1, [r3, #0]
 800b8ba:	e7d7      	b.n	800b86c <_free_r+0x24>
 800b8bc:	d902      	bls.n	800b8c4 <_free_r+0x7c>
 800b8be:	230c      	movs	r3, #12
 800b8c0:	602b      	str	r3, [r5, #0]
 800b8c2:	e7d3      	b.n	800b86c <_free_r+0x24>
 800b8c4:	6820      	ldr	r0, [r4, #0]
 800b8c6:	1821      	adds	r1, r4, r0
 800b8c8:	428a      	cmp	r2, r1
 800b8ca:	bf04      	itt	eq
 800b8cc:	6811      	ldreq	r1, [r2, #0]
 800b8ce:	6852      	ldreq	r2, [r2, #4]
 800b8d0:	6062      	str	r2, [r4, #4]
 800b8d2:	bf04      	itt	eq
 800b8d4:	1809      	addeq	r1, r1, r0
 800b8d6:	6021      	streq	r1, [r4, #0]
 800b8d8:	605c      	str	r4, [r3, #4]
 800b8da:	e7c7      	b.n	800b86c <_free_r+0x24>
 800b8dc:	bd38      	pop	{r3, r4, r5, pc}
 800b8de:	bf00      	nop
 800b8e0:	20000828 	.word	0x20000828

0800b8e4 <_malloc_r>:
 800b8e4:	b570      	push	{r4, r5, r6, lr}
 800b8e6:	1ccd      	adds	r5, r1, #3
 800b8e8:	f025 0503 	bic.w	r5, r5, #3
 800b8ec:	3508      	adds	r5, #8
 800b8ee:	2d0c      	cmp	r5, #12
 800b8f0:	bf38      	it	cc
 800b8f2:	250c      	movcc	r5, #12
 800b8f4:	2d00      	cmp	r5, #0
 800b8f6:	4606      	mov	r6, r0
 800b8f8:	db01      	blt.n	800b8fe <_malloc_r+0x1a>
 800b8fa:	42a9      	cmp	r1, r5
 800b8fc:	d903      	bls.n	800b906 <_malloc_r+0x22>
 800b8fe:	230c      	movs	r3, #12
 800b900:	6033      	str	r3, [r6, #0]
 800b902:	2000      	movs	r0, #0
 800b904:	bd70      	pop	{r4, r5, r6, pc}
 800b906:	f000 f9cf 	bl	800bca8 <__malloc_lock>
 800b90a:	4a21      	ldr	r2, [pc, #132]	; (800b990 <_malloc_r+0xac>)
 800b90c:	6814      	ldr	r4, [r2, #0]
 800b90e:	4621      	mov	r1, r4
 800b910:	b991      	cbnz	r1, 800b938 <_malloc_r+0x54>
 800b912:	4c20      	ldr	r4, [pc, #128]	; (800b994 <_malloc_r+0xb0>)
 800b914:	6823      	ldr	r3, [r4, #0]
 800b916:	b91b      	cbnz	r3, 800b920 <_malloc_r+0x3c>
 800b918:	4630      	mov	r0, r6
 800b91a:	f000 f98f 	bl	800bc3c <_sbrk_r>
 800b91e:	6020      	str	r0, [r4, #0]
 800b920:	4629      	mov	r1, r5
 800b922:	4630      	mov	r0, r6
 800b924:	f000 f98a 	bl	800bc3c <_sbrk_r>
 800b928:	1c43      	adds	r3, r0, #1
 800b92a:	d124      	bne.n	800b976 <_malloc_r+0x92>
 800b92c:	230c      	movs	r3, #12
 800b92e:	6033      	str	r3, [r6, #0]
 800b930:	4630      	mov	r0, r6
 800b932:	f000 f9ba 	bl	800bcaa <__malloc_unlock>
 800b936:	e7e4      	b.n	800b902 <_malloc_r+0x1e>
 800b938:	680b      	ldr	r3, [r1, #0]
 800b93a:	1b5b      	subs	r3, r3, r5
 800b93c:	d418      	bmi.n	800b970 <_malloc_r+0x8c>
 800b93e:	2b0b      	cmp	r3, #11
 800b940:	d90f      	bls.n	800b962 <_malloc_r+0x7e>
 800b942:	600b      	str	r3, [r1, #0]
 800b944:	50cd      	str	r5, [r1, r3]
 800b946:	18cc      	adds	r4, r1, r3
 800b948:	4630      	mov	r0, r6
 800b94a:	f000 f9ae 	bl	800bcaa <__malloc_unlock>
 800b94e:	f104 000b 	add.w	r0, r4, #11
 800b952:	1d23      	adds	r3, r4, #4
 800b954:	f020 0007 	bic.w	r0, r0, #7
 800b958:	1ac3      	subs	r3, r0, r3
 800b95a:	d0d3      	beq.n	800b904 <_malloc_r+0x20>
 800b95c:	425a      	negs	r2, r3
 800b95e:	50e2      	str	r2, [r4, r3]
 800b960:	e7d0      	b.n	800b904 <_malloc_r+0x20>
 800b962:	428c      	cmp	r4, r1
 800b964:	684b      	ldr	r3, [r1, #4]
 800b966:	bf16      	itet	ne
 800b968:	6063      	strne	r3, [r4, #4]
 800b96a:	6013      	streq	r3, [r2, #0]
 800b96c:	460c      	movne	r4, r1
 800b96e:	e7eb      	b.n	800b948 <_malloc_r+0x64>
 800b970:	460c      	mov	r4, r1
 800b972:	6849      	ldr	r1, [r1, #4]
 800b974:	e7cc      	b.n	800b910 <_malloc_r+0x2c>
 800b976:	1cc4      	adds	r4, r0, #3
 800b978:	f024 0403 	bic.w	r4, r4, #3
 800b97c:	42a0      	cmp	r0, r4
 800b97e:	d005      	beq.n	800b98c <_malloc_r+0xa8>
 800b980:	1a21      	subs	r1, r4, r0
 800b982:	4630      	mov	r0, r6
 800b984:	f000 f95a 	bl	800bc3c <_sbrk_r>
 800b988:	3001      	adds	r0, #1
 800b98a:	d0cf      	beq.n	800b92c <_malloc_r+0x48>
 800b98c:	6025      	str	r5, [r4, #0]
 800b98e:	e7db      	b.n	800b948 <_malloc_r+0x64>
 800b990:	20000828 	.word	0x20000828
 800b994:	2000082c 	.word	0x2000082c

0800b998 <__ssputs_r>:
 800b998:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b99c:	688e      	ldr	r6, [r1, #8]
 800b99e:	429e      	cmp	r6, r3
 800b9a0:	4682      	mov	sl, r0
 800b9a2:	460c      	mov	r4, r1
 800b9a4:	4690      	mov	r8, r2
 800b9a6:	4699      	mov	r9, r3
 800b9a8:	d837      	bhi.n	800ba1a <__ssputs_r+0x82>
 800b9aa:	898a      	ldrh	r2, [r1, #12]
 800b9ac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b9b0:	d031      	beq.n	800ba16 <__ssputs_r+0x7e>
 800b9b2:	6825      	ldr	r5, [r4, #0]
 800b9b4:	6909      	ldr	r1, [r1, #16]
 800b9b6:	1a6f      	subs	r7, r5, r1
 800b9b8:	6965      	ldr	r5, [r4, #20]
 800b9ba:	2302      	movs	r3, #2
 800b9bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b9c0:	fb95 f5f3 	sdiv	r5, r5, r3
 800b9c4:	f109 0301 	add.w	r3, r9, #1
 800b9c8:	443b      	add	r3, r7
 800b9ca:	429d      	cmp	r5, r3
 800b9cc:	bf38      	it	cc
 800b9ce:	461d      	movcc	r5, r3
 800b9d0:	0553      	lsls	r3, r2, #21
 800b9d2:	d530      	bpl.n	800ba36 <__ssputs_r+0x9e>
 800b9d4:	4629      	mov	r1, r5
 800b9d6:	f7ff ff85 	bl	800b8e4 <_malloc_r>
 800b9da:	4606      	mov	r6, r0
 800b9dc:	b950      	cbnz	r0, 800b9f4 <__ssputs_r+0x5c>
 800b9de:	230c      	movs	r3, #12
 800b9e0:	f8ca 3000 	str.w	r3, [sl]
 800b9e4:	89a3      	ldrh	r3, [r4, #12]
 800b9e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b9ea:	81a3      	strh	r3, [r4, #12]
 800b9ec:	f04f 30ff 	mov.w	r0, #4294967295
 800b9f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9f4:	463a      	mov	r2, r7
 800b9f6:	6921      	ldr	r1, [r4, #16]
 800b9f8:	f7ff fb0e 	bl	800b018 <memcpy>
 800b9fc:	89a3      	ldrh	r3, [r4, #12]
 800b9fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ba02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba06:	81a3      	strh	r3, [r4, #12]
 800ba08:	6126      	str	r6, [r4, #16]
 800ba0a:	6165      	str	r5, [r4, #20]
 800ba0c:	443e      	add	r6, r7
 800ba0e:	1bed      	subs	r5, r5, r7
 800ba10:	6026      	str	r6, [r4, #0]
 800ba12:	60a5      	str	r5, [r4, #8]
 800ba14:	464e      	mov	r6, r9
 800ba16:	454e      	cmp	r6, r9
 800ba18:	d900      	bls.n	800ba1c <__ssputs_r+0x84>
 800ba1a:	464e      	mov	r6, r9
 800ba1c:	4632      	mov	r2, r6
 800ba1e:	4641      	mov	r1, r8
 800ba20:	6820      	ldr	r0, [r4, #0]
 800ba22:	f000 f928 	bl	800bc76 <memmove>
 800ba26:	68a3      	ldr	r3, [r4, #8]
 800ba28:	1b9b      	subs	r3, r3, r6
 800ba2a:	60a3      	str	r3, [r4, #8]
 800ba2c:	6823      	ldr	r3, [r4, #0]
 800ba2e:	441e      	add	r6, r3
 800ba30:	6026      	str	r6, [r4, #0]
 800ba32:	2000      	movs	r0, #0
 800ba34:	e7dc      	b.n	800b9f0 <__ssputs_r+0x58>
 800ba36:	462a      	mov	r2, r5
 800ba38:	f000 f938 	bl	800bcac <_realloc_r>
 800ba3c:	4606      	mov	r6, r0
 800ba3e:	2800      	cmp	r0, #0
 800ba40:	d1e2      	bne.n	800ba08 <__ssputs_r+0x70>
 800ba42:	6921      	ldr	r1, [r4, #16]
 800ba44:	4650      	mov	r0, sl
 800ba46:	f7ff feff 	bl	800b848 <_free_r>
 800ba4a:	e7c8      	b.n	800b9de <__ssputs_r+0x46>

0800ba4c <_svfiprintf_r>:
 800ba4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba50:	461d      	mov	r5, r3
 800ba52:	898b      	ldrh	r3, [r1, #12]
 800ba54:	061f      	lsls	r7, r3, #24
 800ba56:	b09d      	sub	sp, #116	; 0x74
 800ba58:	4680      	mov	r8, r0
 800ba5a:	460c      	mov	r4, r1
 800ba5c:	4616      	mov	r6, r2
 800ba5e:	d50f      	bpl.n	800ba80 <_svfiprintf_r+0x34>
 800ba60:	690b      	ldr	r3, [r1, #16]
 800ba62:	b96b      	cbnz	r3, 800ba80 <_svfiprintf_r+0x34>
 800ba64:	2140      	movs	r1, #64	; 0x40
 800ba66:	f7ff ff3d 	bl	800b8e4 <_malloc_r>
 800ba6a:	6020      	str	r0, [r4, #0]
 800ba6c:	6120      	str	r0, [r4, #16]
 800ba6e:	b928      	cbnz	r0, 800ba7c <_svfiprintf_r+0x30>
 800ba70:	230c      	movs	r3, #12
 800ba72:	f8c8 3000 	str.w	r3, [r8]
 800ba76:	f04f 30ff 	mov.w	r0, #4294967295
 800ba7a:	e0c8      	b.n	800bc0e <_svfiprintf_r+0x1c2>
 800ba7c:	2340      	movs	r3, #64	; 0x40
 800ba7e:	6163      	str	r3, [r4, #20]
 800ba80:	2300      	movs	r3, #0
 800ba82:	9309      	str	r3, [sp, #36]	; 0x24
 800ba84:	2320      	movs	r3, #32
 800ba86:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ba8a:	2330      	movs	r3, #48	; 0x30
 800ba8c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ba90:	9503      	str	r5, [sp, #12]
 800ba92:	f04f 0b01 	mov.w	fp, #1
 800ba96:	4637      	mov	r7, r6
 800ba98:	463d      	mov	r5, r7
 800ba9a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ba9e:	b10b      	cbz	r3, 800baa4 <_svfiprintf_r+0x58>
 800baa0:	2b25      	cmp	r3, #37	; 0x25
 800baa2:	d13e      	bne.n	800bb22 <_svfiprintf_r+0xd6>
 800baa4:	ebb7 0a06 	subs.w	sl, r7, r6
 800baa8:	d00b      	beq.n	800bac2 <_svfiprintf_r+0x76>
 800baaa:	4653      	mov	r3, sl
 800baac:	4632      	mov	r2, r6
 800baae:	4621      	mov	r1, r4
 800bab0:	4640      	mov	r0, r8
 800bab2:	f7ff ff71 	bl	800b998 <__ssputs_r>
 800bab6:	3001      	adds	r0, #1
 800bab8:	f000 80a4 	beq.w	800bc04 <_svfiprintf_r+0x1b8>
 800babc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800babe:	4453      	add	r3, sl
 800bac0:	9309      	str	r3, [sp, #36]	; 0x24
 800bac2:	783b      	ldrb	r3, [r7, #0]
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	f000 809d 	beq.w	800bc04 <_svfiprintf_r+0x1b8>
 800baca:	2300      	movs	r3, #0
 800bacc:	f04f 32ff 	mov.w	r2, #4294967295
 800bad0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bad4:	9304      	str	r3, [sp, #16]
 800bad6:	9307      	str	r3, [sp, #28]
 800bad8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800badc:	931a      	str	r3, [sp, #104]	; 0x68
 800bade:	462f      	mov	r7, r5
 800bae0:	2205      	movs	r2, #5
 800bae2:	f817 1b01 	ldrb.w	r1, [r7], #1
 800bae6:	4850      	ldr	r0, [pc, #320]	; (800bc28 <_svfiprintf_r+0x1dc>)
 800bae8:	f7f4 fb72 	bl	80001d0 <memchr>
 800baec:	9b04      	ldr	r3, [sp, #16]
 800baee:	b9d0      	cbnz	r0, 800bb26 <_svfiprintf_r+0xda>
 800baf0:	06d9      	lsls	r1, r3, #27
 800baf2:	bf44      	itt	mi
 800baf4:	2220      	movmi	r2, #32
 800baf6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800bafa:	071a      	lsls	r2, r3, #28
 800bafc:	bf44      	itt	mi
 800bafe:	222b      	movmi	r2, #43	; 0x2b
 800bb00:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800bb04:	782a      	ldrb	r2, [r5, #0]
 800bb06:	2a2a      	cmp	r2, #42	; 0x2a
 800bb08:	d015      	beq.n	800bb36 <_svfiprintf_r+0xea>
 800bb0a:	9a07      	ldr	r2, [sp, #28]
 800bb0c:	462f      	mov	r7, r5
 800bb0e:	2000      	movs	r0, #0
 800bb10:	250a      	movs	r5, #10
 800bb12:	4639      	mov	r1, r7
 800bb14:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb18:	3b30      	subs	r3, #48	; 0x30
 800bb1a:	2b09      	cmp	r3, #9
 800bb1c:	d94d      	bls.n	800bbba <_svfiprintf_r+0x16e>
 800bb1e:	b1b8      	cbz	r0, 800bb50 <_svfiprintf_r+0x104>
 800bb20:	e00f      	b.n	800bb42 <_svfiprintf_r+0xf6>
 800bb22:	462f      	mov	r7, r5
 800bb24:	e7b8      	b.n	800ba98 <_svfiprintf_r+0x4c>
 800bb26:	4a40      	ldr	r2, [pc, #256]	; (800bc28 <_svfiprintf_r+0x1dc>)
 800bb28:	1a80      	subs	r0, r0, r2
 800bb2a:	fa0b f000 	lsl.w	r0, fp, r0
 800bb2e:	4318      	orrs	r0, r3
 800bb30:	9004      	str	r0, [sp, #16]
 800bb32:	463d      	mov	r5, r7
 800bb34:	e7d3      	b.n	800bade <_svfiprintf_r+0x92>
 800bb36:	9a03      	ldr	r2, [sp, #12]
 800bb38:	1d11      	adds	r1, r2, #4
 800bb3a:	6812      	ldr	r2, [r2, #0]
 800bb3c:	9103      	str	r1, [sp, #12]
 800bb3e:	2a00      	cmp	r2, #0
 800bb40:	db01      	blt.n	800bb46 <_svfiprintf_r+0xfa>
 800bb42:	9207      	str	r2, [sp, #28]
 800bb44:	e004      	b.n	800bb50 <_svfiprintf_r+0x104>
 800bb46:	4252      	negs	r2, r2
 800bb48:	f043 0302 	orr.w	r3, r3, #2
 800bb4c:	9207      	str	r2, [sp, #28]
 800bb4e:	9304      	str	r3, [sp, #16]
 800bb50:	783b      	ldrb	r3, [r7, #0]
 800bb52:	2b2e      	cmp	r3, #46	; 0x2e
 800bb54:	d10c      	bne.n	800bb70 <_svfiprintf_r+0x124>
 800bb56:	787b      	ldrb	r3, [r7, #1]
 800bb58:	2b2a      	cmp	r3, #42	; 0x2a
 800bb5a:	d133      	bne.n	800bbc4 <_svfiprintf_r+0x178>
 800bb5c:	9b03      	ldr	r3, [sp, #12]
 800bb5e:	1d1a      	adds	r2, r3, #4
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	9203      	str	r2, [sp, #12]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	bfb8      	it	lt
 800bb68:	f04f 33ff 	movlt.w	r3, #4294967295
 800bb6c:	3702      	adds	r7, #2
 800bb6e:	9305      	str	r3, [sp, #20]
 800bb70:	4d2e      	ldr	r5, [pc, #184]	; (800bc2c <_svfiprintf_r+0x1e0>)
 800bb72:	7839      	ldrb	r1, [r7, #0]
 800bb74:	2203      	movs	r2, #3
 800bb76:	4628      	mov	r0, r5
 800bb78:	f7f4 fb2a 	bl	80001d0 <memchr>
 800bb7c:	b138      	cbz	r0, 800bb8e <_svfiprintf_r+0x142>
 800bb7e:	2340      	movs	r3, #64	; 0x40
 800bb80:	1b40      	subs	r0, r0, r5
 800bb82:	fa03 f000 	lsl.w	r0, r3, r0
 800bb86:	9b04      	ldr	r3, [sp, #16]
 800bb88:	4303      	orrs	r3, r0
 800bb8a:	3701      	adds	r7, #1
 800bb8c:	9304      	str	r3, [sp, #16]
 800bb8e:	7839      	ldrb	r1, [r7, #0]
 800bb90:	4827      	ldr	r0, [pc, #156]	; (800bc30 <_svfiprintf_r+0x1e4>)
 800bb92:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bb96:	2206      	movs	r2, #6
 800bb98:	1c7e      	adds	r6, r7, #1
 800bb9a:	f7f4 fb19 	bl	80001d0 <memchr>
 800bb9e:	2800      	cmp	r0, #0
 800bba0:	d038      	beq.n	800bc14 <_svfiprintf_r+0x1c8>
 800bba2:	4b24      	ldr	r3, [pc, #144]	; (800bc34 <_svfiprintf_r+0x1e8>)
 800bba4:	bb13      	cbnz	r3, 800bbec <_svfiprintf_r+0x1a0>
 800bba6:	9b03      	ldr	r3, [sp, #12]
 800bba8:	3307      	adds	r3, #7
 800bbaa:	f023 0307 	bic.w	r3, r3, #7
 800bbae:	3308      	adds	r3, #8
 800bbb0:	9303      	str	r3, [sp, #12]
 800bbb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbb4:	444b      	add	r3, r9
 800bbb6:	9309      	str	r3, [sp, #36]	; 0x24
 800bbb8:	e76d      	b.n	800ba96 <_svfiprintf_r+0x4a>
 800bbba:	fb05 3202 	mla	r2, r5, r2, r3
 800bbbe:	2001      	movs	r0, #1
 800bbc0:	460f      	mov	r7, r1
 800bbc2:	e7a6      	b.n	800bb12 <_svfiprintf_r+0xc6>
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	3701      	adds	r7, #1
 800bbc8:	9305      	str	r3, [sp, #20]
 800bbca:	4619      	mov	r1, r3
 800bbcc:	250a      	movs	r5, #10
 800bbce:	4638      	mov	r0, r7
 800bbd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bbd4:	3a30      	subs	r2, #48	; 0x30
 800bbd6:	2a09      	cmp	r2, #9
 800bbd8:	d903      	bls.n	800bbe2 <_svfiprintf_r+0x196>
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d0c8      	beq.n	800bb70 <_svfiprintf_r+0x124>
 800bbde:	9105      	str	r1, [sp, #20]
 800bbe0:	e7c6      	b.n	800bb70 <_svfiprintf_r+0x124>
 800bbe2:	fb05 2101 	mla	r1, r5, r1, r2
 800bbe6:	2301      	movs	r3, #1
 800bbe8:	4607      	mov	r7, r0
 800bbea:	e7f0      	b.n	800bbce <_svfiprintf_r+0x182>
 800bbec:	ab03      	add	r3, sp, #12
 800bbee:	9300      	str	r3, [sp, #0]
 800bbf0:	4622      	mov	r2, r4
 800bbf2:	4b11      	ldr	r3, [pc, #68]	; (800bc38 <_svfiprintf_r+0x1ec>)
 800bbf4:	a904      	add	r1, sp, #16
 800bbf6:	4640      	mov	r0, r8
 800bbf8:	f7fc fbba 	bl	8008370 <_printf_float>
 800bbfc:	f1b0 3fff 	cmp.w	r0, #4294967295
 800bc00:	4681      	mov	r9, r0
 800bc02:	d1d6      	bne.n	800bbb2 <_svfiprintf_r+0x166>
 800bc04:	89a3      	ldrh	r3, [r4, #12]
 800bc06:	065b      	lsls	r3, r3, #25
 800bc08:	f53f af35 	bmi.w	800ba76 <_svfiprintf_r+0x2a>
 800bc0c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc0e:	b01d      	add	sp, #116	; 0x74
 800bc10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc14:	ab03      	add	r3, sp, #12
 800bc16:	9300      	str	r3, [sp, #0]
 800bc18:	4622      	mov	r2, r4
 800bc1a:	4b07      	ldr	r3, [pc, #28]	; (800bc38 <_svfiprintf_r+0x1ec>)
 800bc1c:	a904      	add	r1, sp, #16
 800bc1e:	4640      	mov	r0, r8
 800bc20:	f7fc fe5c 	bl	80088dc <_printf_i>
 800bc24:	e7ea      	b.n	800bbfc <_svfiprintf_r+0x1b0>
 800bc26:	bf00      	nop
 800bc28:	0800c544 	.word	0x0800c544
 800bc2c:	0800c54a 	.word	0x0800c54a
 800bc30:	0800c54e 	.word	0x0800c54e
 800bc34:	08008371 	.word	0x08008371
 800bc38:	0800b999 	.word	0x0800b999

0800bc3c <_sbrk_r>:
 800bc3c:	b538      	push	{r3, r4, r5, lr}
 800bc3e:	4c06      	ldr	r4, [pc, #24]	; (800bc58 <_sbrk_r+0x1c>)
 800bc40:	2300      	movs	r3, #0
 800bc42:	4605      	mov	r5, r0
 800bc44:	4608      	mov	r0, r1
 800bc46:	6023      	str	r3, [r4, #0]
 800bc48:	f7f7 fb66 	bl	8003318 <_sbrk>
 800bc4c:	1c43      	adds	r3, r0, #1
 800bc4e:	d102      	bne.n	800bc56 <_sbrk_r+0x1a>
 800bc50:	6823      	ldr	r3, [r4, #0]
 800bc52:	b103      	cbz	r3, 800bc56 <_sbrk_r+0x1a>
 800bc54:	602b      	str	r3, [r5, #0]
 800bc56:	bd38      	pop	{r3, r4, r5, pc}
 800bc58:	200012d8 	.word	0x200012d8

0800bc5c <__ascii_wctomb>:
 800bc5c:	b149      	cbz	r1, 800bc72 <__ascii_wctomb+0x16>
 800bc5e:	2aff      	cmp	r2, #255	; 0xff
 800bc60:	bf85      	ittet	hi
 800bc62:	238a      	movhi	r3, #138	; 0x8a
 800bc64:	6003      	strhi	r3, [r0, #0]
 800bc66:	700a      	strbls	r2, [r1, #0]
 800bc68:	f04f 30ff 	movhi.w	r0, #4294967295
 800bc6c:	bf98      	it	ls
 800bc6e:	2001      	movls	r0, #1
 800bc70:	4770      	bx	lr
 800bc72:	4608      	mov	r0, r1
 800bc74:	4770      	bx	lr

0800bc76 <memmove>:
 800bc76:	4288      	cmp	r0, r1
 800bc78:	b510      	push	{r4, lr}
 800bc7a:	eb01 0302 	add.w	r3, r1, r2
 800bc7e:	d807      	bhi.n	800bc90 <memmove+0x1a>
 800bc80:	1e42      	subs	r2, r0, #1
 800bc82:	4299      	cmp	r1, r3
 800bc84:	d00a      	beq.n	800bc9c <memmove+0x26>
 800bc86:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bc8a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800bc8e:	e7f8      	b.n	800bc82 <memmove+0xc>
 800bc90:	4283      	cmp	r3, r0
 800bc92:	d9f5      	bls.n	800bc80 <memmove+0xa>
 800bc94:	1881      	adds	r1, r0, r2
 800bc96:	1ad2      	subs	r2, r2, r3
 800bc98:	42d3      	cmn	r3, r2
 800bc9a:	d100      	bne.n	800bc9e <memmove+0x28>
 800bc9c:	bd10      	pop	{r4, pc}
 800bc9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bca2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800bca6:	e7f7      	b.n	800bc98 <memmove+0x22>

0800bca8 <__malloc_lock>:
 800bca8:	4770      	bx	lr

0800bcaa <__malloc_unlock>:
 800bcaa:	4770      	bx	lr

0800bcac <_realloc_r>:
 800bcac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcae:	4607      	mov	r7, r0
 800bcb0:	4614      	mov	r4, r2
 800bcb2:	460e      	mov	r6, r1
 800bcb4:	b921      	cbnz	r1, 800bcc0 <_realloc_r+0x14>
 800bcb6:	4611      	mov	r1, r2
 800bcb8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bcbc:	f7ff be12 	b.w	800b8e4 <_malloc_r>
 800bcc0:	b922      	cbnz	r2, 800bccc <_realloc_r+0x20>
 800bcc2:	f7ff fdc1 	bl	800b848 <_free_r>
 800bcc6:	4625      	mov	r5, r4
 800bcc8:	4628      	mov	r0, r5
 800bcca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bccc:	f000 f814 	bl	800bcf8 <_malloc_usable_size_r>
 800bcd0:	42a0      	cmp	r0, r4
 800bcd2:	d20f      	bcs.n	800bcf4 <_realloc_r+0x48>
 800bcd4:	4621      	mov	r1, r4
 800bcd6:	4638      	mov	r0, r7
 800bcd8:	f7ff fe04 	bl	800b8e4 <_malloc_r>
 800bcdc:	4605      	mov	r5, r0
 800bcde:	2800      	cmp	r0, #0
 800bce0:	d0f2      	beq.n	800bcc8 <_realloc_r+0x1c>
 800bce2:	4631      	mov	r1, r6
 800bce4:	4622      	mov	r2, r4
 800bce6:	f7ff f997 	bl	800b018 <memcpy>
 800bcea:	4631      	mov	r1, r6
 800bcec:	4638      	mov	r0, r7
 800bcee:	f7ff fdab 	bl	800b848 <_free_r>
 800bcf2:	e7e9      	b.n	800bcc8 <_realloc_r+0x1c>
 800bcf4:	4635      	mov	r5, r6
 800bcf6:	e7e7      	b.n	800bcc8 <_realloc_r+0x1c>

0800bcf8 <_malloc_usable_size_r>:
 800bcf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bcfc:	1f18      	subs	r0, r3, #4
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	bfbc      	itt	lt
 800bd02:	580b      	ldrlt	r3, [r1, r0]
 800bd04:	18c0      	addlt	r0, r0, r3
 800bd06:	4770      	bx	lr

0800bd08 <atan2>:
 800bd08:	f000 b802 	b.w	800bd10 <__ieee754_atan2>
 800bd0c:	0000      	movs	r0, r0
	...

0800bd10 <__ieee754_atan2>:
 800bd10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd14:	ec57 6b11 	vmov	r6, r7, d1
 800bd18:	4273      	negs	r3, r6
 800bd1a:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800bd1e:	4333      	orrs	r3, r6
 800bd20:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 800bec8 <__ieee754_atan2+0x1b8>
 800bd24:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800bd28:	4573      	cmp	r3, lr
 800bd2a:	ec51 0b10 	vmov	r0, r1, d0
 800bd2e:	ee11 8a10 	vmov	r8, s2
 800bd32:	d80a      	bhi.n	800bd4a <__ieee754_atan2+0x3a>
 800bd34:	4244      	negs	r4, r0
 800bd36:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800bd3a:	4304      	orrs	r4, r0
 800bd3c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800bd40:	4574      	cmp	r4, lr
 800bd42:	468c      	mov	ip, r1
 800bd44:	ee10 9a10 	vmov	r9, s0
 800bd48:	d907      	bls.n	800bd5a <__ieee754_atan2+0x4a>
 800bd4a:	4632      	mov	r2, r6
 800bd4c:	463b      	mov	r3, r7
 800bd4e:	f7f4 fa9d 	bl	800028c <__adddf3>
 800bd52:	ec41 0b10 	vmov	d0, r0, r1
 800bd56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd5a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800bd5e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800bd62:	4334      	orrs	r4, r6
 800bd64:	d103      	bne.n	800bd6e <__ieee754_atan2+0x5e>
 800bd66:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd6a:	f000 b8b1 	b.w	800bed0 <atan>
 800bd6e:	17bc      	asrs	r4, r7, #30
 800bd70:	f004 0402 	and.w	r4, r4, #2
 800bd74:	ea53 0909 	orrs.w	r9, r3, r9
 800bd78:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800bd7c:	d107      	bne.n	800bd8e <__ieee754_atan2+0x7e>
 800bd7e:	2c02      	cmp	r4, #2
 800bd80:	d073      	beq.n	800be6a <__ieee754_atan2+0x15a>
 800bd82:	2c03      	cmp	r4, #3
 800bd84:	d1e5      	bne.n	800bd52 <__ieee754_atan2+0x42>
 800bd86:	a13e      	add	r1, pc, #248	; (adr r1, 800be80 <__ieee754_atan2+0x170>)
 800bd88:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd8c:	e7e1      	b.n	800bd52 <__ieee754_atan2+0x42>
 800bd8e:	ea52 0808 	orrs.w	r8, r2, r8
 800bd92:	d106      	bne.n	800bda2 <__ieee754_atan2+0x92>
 800bd94:	f1bc 0f00 	cmp.w	ip, #0
 800bd98:	da6b      	bge.n	800be72 <__ieee754_atan2+0x162>
 800bd9a:	a13b      	add	r1, pc, #236	; (adr r1, 800be88 <__ieee754_atan2+0x178>)
 800bd9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bda0:	e7d7      	b.n	800bd52 <__ieee754_atan2+0x42>
 800bda2:	4572      	cmp	r2, lr
 800bda4:	d120      	bne.n	800bde8 <__ieee754_atan2+0xd8>
 800bda6:	4293      	cmp	r3, r2
 800bda8:	d111      	bne.n	800bdce <__ieee754_atan2+0xbe>
 800bdaa:	2c02      	cmp	r4, #2
 800bdac:	d007      	beq.n	800bdbe <__ieee754_atan2+0xae>
 800bdae:	2c03      	cmp	r4, #3
 800bdb0:	d009      	beq.n	800bdc6 <__ieee754_atan2+0xb6>
 800bdb2:	2c01      	cmp	r4, #1
 800bdb4:	d155      	bne.n	800be62 <__ieee754_atan2+0x152>
 800bdb6:	a136      	add	r1, pc, #216	; (adr r1, 800be90 <__ieee754_atan2+0x180>)
 800bdb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bdbc:	e7c9      	b.n	800bd52 <__ieee754_atan2+0x42>
 800bdbe:	a136      	add	r1, pc, #216	; (adr r1, 800be98 <__ieee754_atan2+0x188>)
 800bdc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bdc4:	e7c5      	b.n	800bd52 <__ieee754_atan2+0x42>
 800bdc6:	a136      	add	r1, pc, #216	; (adr r1, 800bea0 <__ieee754_atan2+0x190>)
 800bdc8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bdcc:	e7c1      	b.n	800bd52 <__ieee754_atan2+0x42>
 800bdce:	2c02      	cmp	r4, #2
 800bdd0:	d04b      	beq.n	800be6a <__ieee754_atan2+0x15a>
 800bdd2:	2c03      	cmp	r4, #3
 800bdd4:	d0d7      	beq.n	800bd86 <__ieee754_atan2+0x76>
 800bdd6:	2c01      	cmp	r4, #1
 800bdd8:	f04f 0000 	mov.w	r0, #0
 800bddc:	d102      	bne.n	800bde4 <__ieee754_atan2+0xd4>
 800bdde:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800bde2:	e7b6      	b.n	800bd52 <__ieee754_atan2+0x42>
 800bde4:	2100      	movs	r1, #0
 800bde6:	e7b4      	b.n	800bd52 <__ieee754_atan2+0x42>
 800bde8:	4573      	cmp	r3, lr
 800bdea:	d0d3      	beq.n	800bd94 <__ieee754_atan2+0x84>
 800bdec:	1a9b      	subs	r3, r3, r2
 800bdee:	151b      	asrs	r3, r3, #20
 800bdf0:	2b3c      	cmp	r3, #60	; 0x3c
 800bdf2:	dc1e      	bgt.n	800be32 <__ieee754_atan2+0x122>
 800bdf4:	2f00      	cmp	r7, #0
 800bdf6:	da01      	bge.n	800bdfc <__ieee754_atan2+0xec>
 800bdf8:	333c      	adds	r3, #60	; 0x3c
 800bdfa:	db1e      	blt.n	800be3a <__ieee754_atan2+0x12a>
 800bdfc:	4632      	mov	r2, r6
 800bdfe:	463b      	mov	r3, r7
 800be00:	f7f4 fd24 	bl	800084c <__aeabi_ddiv>
 800be04:	ec41 0b10 	vmov	d0, r0, r1
 800be08:	f000 fa02 	bl	800c210 <fabs>
 800be0c:	f000 f860 	bl	800bed0 <atan>
 800be10:	ec51 0b10 	vmov	r0, r1, d0
 800be14:	2c01      	cmp	r4, #1
 800be16:	d013      	beq.n	800be40 <__ieee754_atan2+0x130>
 800be18:	2c02      	cmp	r4, #2
 800be1a:	d015      	beq.n	800be48 <__ieee754_atan2+0x138>
 800be1c:	2c00      	cmp	r4, #0
 800be1e:	d098      	beq.n	800bd52 <__ieee754_atan2+0x42>
 800be20:	a321      	add	r3, pc, #132	; (adr r3, 800bea8 <__ieee754_atan2+0x198>)
 800be22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be26:	f7f4 fa2f 	bl	8000288 <__aeabi_dsub>
 800be2a:	a321      	add	r3, pc, #132	; (adr r3, 800beb0 <__ieee754_atan2+0x1a0>)
 800be2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be30:	e014      	b.n	800be5c <__ieee754_atan2+0x14c>
 800be32:	a121      	add	r1, pc, #132	; (adr r1, 800beb8 <__ieee754_atan2+0x1a8>)
 800be34:	e9d1 0100 	ldrd	r0, r1, [r1]
 800be38:	e7ec      	b.n	800be14 <__ieee754_atan2+0x104>
 800be3a:	2000      	movs	r0, #0
 800be3c:	2100      	movs	r1, #0
 800be3e:	e7e9      	b.n	800be14 <__ieee754_atan2+0x104>
 800be40:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800be44:	4619      	mov	r1, r3
 800be46:	e784      	b.n	800bd52 <__ieee754_atan2+0x42>
 800be48:	a317      	add	r3, pc, #92	; (adr r3, 800bea8 <__ieee754_atan2+0x198>)
 800be4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be4e:	f7f4 fa1b 	bl	8000288 <__aeabi_dsub>
 800be52:	4602      	mov	r2, r0
 800be54:	460b      	mov	r3, r1
 800be56:	a116      	add	r1, pc, #88	; (adr r1, 800beb0 <__ieee754_atan2+0x1a0>)
 800be58:	e9d1 0100 	ldrd	r0, r1, [r1]
 800be5c:	f7f4 fa14 	bl	8000288 <__aeabi_dsub>
 800be60:	e777      	b.n	800bd52 <__ieee754_atan2+0x42>
 800be62:	a117      	add	r1, pc, #92	; (adr r1, 800bec0 <__ieee754_atan2+0x1b0>)
 800be64:	e9d1 0100 	ldrd	r0, r1, [r1]
 800be68:	e773      	b.n	800bd52 <__ieee754_atan2+0x42>
 800be6a:	a111      	add	r1, pc, #68	; (adr r1, 800beb0 <__ieee754_atan2+0x1a0>)
 800be6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800be70:	e76f      	b.n	800bd52 <__ieee754_atan2+0x42>
 800be72:	a111      	add	r1, pc, #68	; (adr r1, 800beb8 <__ieee754_atan2+0x1a8>)
 800be74:	e9d1 0100 	ldrd	r0, r1, [r1]
 800be78:	e76b      	b.n	800bd52 <__ieee754_atan2+0x42>
 800be7a:	bf00      	nop
 800be7c:	f3af 8000 	nop.w
 800be80:	54442d18 	.word	0x54442d18
 800be84:	c00921fb 	.word	0xc00921fb
 800be88:	54442d18 	.word	0x54442d18
 800be8c:	bff921fb 	.word	0xbff921fb
 800be90:	54442d18 	.word	0x54442d18
 800be94:	bfe921fb 	.word	0xbfe921fb
 800be98:	7f3321d2 	.word	0x7f3321d2
 800be9c:	4002d97c 	.word	0x4002d97c
 800bea0:	7f3321d2 	.word	0x7f3321d2
 800bea4:	c002d97c 	.word	0xc002d97c
 800bea8:	33145c07 	.word	0x33145c07
 800beac:	3ca1a626 	.word	0x3ca1a626
 800beb0:	54442d18 	.word	0x54442d18
 800beb4:	400921fb 	.word	0x400921fb
 800beb8:	54442d18 	.word	0x54442d18
 800bebc:	3ff921fb 	.word	0x3ff921fb
 800bec0:	54442d18 	.word	0x54442d18
 800bec4:	3fe921fb 	.word	0x3fe921fb
 800bec8:	7ff00000 	.word	0x7ff00000
 800becc:	00000000 	.word	0x00000000

0800bed0 <atan>:
 800bed0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bed4:	ec55 4b10 	vmov	r4, r5, d0
 800bed8:	4bc3      	ldr	r3, [pc, #780]	; (800c1e8 <atan+0x318>)
 800beda:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800bede:	429e      	cmp	r6, r3
 800bee0:	46ab      	mov	fp, r5
 800bee2:	dd18      	ble.n	800bf16 <atan+0x46>
 800bee4:	4bc1      	ldr	r3, [pc, #772]	; (800c1ec <atan+0x31c>)
 800bee6:	429e      	cmp	r6, r3
 800bee8:	dc01      	bgt.n	800beee <atan+0x1e>
 800beea:	d109      	bne.n	800bf00 <atan+0x30>
 800beec:	b144      	cbz	r4, 800bf00 <atan+0x30>
 800beee:	4622      	mov	r2, r4
 800bef0:	462b      	mov	r3, r5
 800bef2:	4620      	mov	r0, r4
 800bef4:	4629      	mov	r1, r5
 800bef6:	f7f4 f9c9 	bl	800028c <__adddf3>
 800befa:	4604      	mov	r4, r0
 800befc:	460d      	mov	r5, r1
 800befe:	e006      	b.n	800bf0e <atan+0x3e>
 800bf00:	f1bb 0f00 	cmp.w	fp, #0
 800bf04:	f340 8131 	ble.w	800c16a <atan+0x29a>
 800bf08:	a59b      	add	r5, pc, #620	; (adr r5, 800c178 <atan+0x2a8>)
 800bf0a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bf0e:	ec45 4b10 	vmov	d0, r4, r5
 800bf12:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf16:	4bb6      	ldr	r3, [pc, #728]	; (800c1f0 <atan+0x320>)
 800bf18:	429e      	cmp	r6, r3
 800bf1a:	dc14      	bgt.n	800bf46 <atan+0x76>
 800bf1c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800bf20:	429e      	cmp	r6, r3
 800bf22:	dc0d      	bgt.n	800bf40 <atan+0x70>
 800bf24:	a396      	add	r3, pc, #600	; (adr r3, 800c180 <atan+0x2b0>)
 800bf26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf2a:	ee10 0a10 	vmov	r0, s0
 800bf2e:	4629      	mov	r1, r5
 800bf30:	f7f4 f9ac 	bl	800028c <__adddf3>
 800bf34:	2200      	movs	r2, #0
 800bf36:	4baf      	ldr	r3, [pc, #700]	; (800c1f4 <atan+0x324>)
 800bf38:	f7f4 fdee 	bl	8000b18 <__aeabi_dcmpgt>
 800bf3c:	2800      	cmp	r0, #0
 800bf3e:	d1e6      	bne.n	800bf0e <atan+0x3e>
 800bf40:	f04f 3aff 	mov.w	sl, #4294967295
 800bf44:	e02b      	b.n	800bf9e <atan+0xce>
 800bf46:	f000 f963 	bl	800c210 <fabs>
 800bf4a:	4bab      	ldr	r3, [pc, #684]	; (800c1f8 <atan+0x328>)
 800bf4c:	429e      	cmp	r6, r3
 800bf4e:	ec55 4b10 	vmov	r4, r5, d0
 800bf52:	f300 80bf 	bgt.w	800c0d4 <atan+0x204>
 800bf56:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800bf5a:	429e      	cmp	r6, r3
 800bf5c:	f300 80a0 	bgt.w	800c0a0 <atan+0x1d0>
 800bf60:	ee10 2a10 	vmov	r2, s0
 800bf64:	ee10 0a10 	vmov	r0, s0
 800bf68:	462b      	mov	r3, r5
 800bf6a:	4629      	mov	r1, r5
 800bf6c:	f7f4 f98e 	bl	800028c <__adddf3>
 800bf70:	2200      	movs	r2, #0
 800bf72:	4ba0      	ldr	r3, [pc, #640]	; (800c1f4 <atan+0x324>)
 800bf74:	f7f4 f988 	bl	8000288 <__aeabi_dsub>
 800bf78:	2200      	movs	r2, #0
 800bf7a:	4606      	mov	r6, r0
 800bf7c:	460f      	mov	r7, r1
 800bf7e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bf82:	4620      	mov	r0, r4
 800bf84:	4629      	mov	r1, r5
 800bf86:	f7f4 f981 	bl	800028c <__adddf3>
 800bf8a:	4602      	mov	r2, r0
 800bf8c:	460b      	mov	r3, r1
 800bf8e:	4630      	mov	r0, r6
 800bf90:	4639      	mov	r1, r7
 800bf92:	f7f4 fc5b 	bl	800084c <__aeabi_ddiv>
 800bf96:	f04f 0a00 	mov.w	sl, #0
 800bf9a:	4604      	mov	r4, r0
 800bf9c:	460d      	mov	r5, r1
 800bf9e:	4622      	mov	r2, r4
 800bfa0:	462b      	mov	r3, r5
 800bfa2:	4620      	mov	r0, r4
 800bfa4:	4629      	mov	r1, r5
 800bfa6:	f7f4 fb27 	bl	80005f8 <__aeabi_dmul>
 800bfaa:	4602      	mov	r2, r0
 800bfac:	460b      	mov	r3, r1
 800bfae:	4680      	mov	r8, r0
 800bfb0:	4689      	mov	r9, r1
 800bfb2:	f7f4 fb21 	bl	80005f8 <__aeabi_dmul>
 800bfb6:	a374      	add	r3, pc, #464	; (adr r3, 800c188 <atan+0x2b8>)
 800bfb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfbc:	4606      	mov	r6, r0
 800bfbe:	460f      	mov	r7, r1
 800bfc0:	f7f4 fb1a 	bl	80005f8 <__aeabi_dmul>
 800bfc4:	a372      	add	r3, pc, #456	; (adr r3, 800c190 <atan+0x2c0>)
 800bfc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfca:	f7f4 f95f 	bl	800028c <__adddf3>
 800bfce:	4632      	mov	r2, r6
 800bfd0:	463b      	mov	r3, r7
 800bfd2:	f7f4 fb11 	bl	80005f8 <__aeabi_dmul>
 800bfd6:	a370      	add	r3, pc, #448	; (adr r3, 800c198 <atan+0x2c8>)
 800bfd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfdc:	f7f4 f956 	bl	800028c <__adddf3>
 800bfe0:	4632      	mov	r2, r6
 800bfe2:	463b      	mov	r3, r7
 800bfe4:	f7f4 fb08 	bl	80005f8 <__aeabi_dmul>
 800bfe8:	a36d      	add	r3, pc, #436	; (adr r3, 800c1a0 <atan+0x2d0>)
 800bfea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfee:	f7f4 f94d 	bl	800028c <__adddf3>
 800bff2:	4632      	mov	r2, r6
 800bff4:	463b      	mov	r3, r7
 800bff6:	f7f4 faff 	bl	80005f8 <__aeabi_dmul>
 800bffa:	a36b      	add	r3, pc, #428	; (adr r3, 800c1a8 <atan+0x2d8>)
 800bffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c000:	f7f4 f944 	bl	800028c <__adddf3>
 800c004:	4632      	mov	r2, r6
 800c006:	463b      	mov	r3, r7
 800c008:	f7f4 faf6 	bl	80005f8 <__aeabi_dmul>
 800c00c:	a368      	add	r3, pc, #416	; (adr r3, 800c1b0 <atan+0x2e0>)
 800c00e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c012:	f7f4 f93b 	bl	800028c <__adddf3>
 800c016:	4642      	mov	r2, r8
 800c018:	464b      	mov	r3, r9
 800c01a:	f7f4 faed 	bl	80005f8 <__aeabi_dmul>
 800c01e:	a366      	add	r3, pc, #408	; (adr r3, 800c1b8 <atan+0x2e8>)
 800c020:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c024:	4680      	mov	r8, r0
 800c026:	4689      	mov	r9, r1
 800c028:	4630      	mov	r0, r6
 800c02a:	4639      	mov	r1, r7
 800c02c:	f7f4 fae4 	bl	80005f8 <__aeabi_dmul>
 800c030:	a363      	add	r3, pc, #396	; (adr r3, 800c1c0 <atan+0x2f0>)
 800c032:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c036:	f7f4 f927 	bl	8000288 <__aeabi_dsub>
 800c03a:	4632      	mov	r2, r6
 800c03c:	463b      	mov	r3, r7
 800c03e:	f7f4 fadb 	bl	80005f8 <__aeabi_dmul>
 800c042:	a361      	add	r3, pc, #388	; (adr r3, 800c1c8 <atan+0x2f8>)
 800c044:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c048:	f7f4 f91e 	bl	8000288 <__aeabi_dsub>
 800c04c:	4632      	mov	r2, r6
 800c04e:	463b      	mov	r3, r7
 800c050:	f7f4 fad2 	bl	80005f8 <__aeabi_dmul>
 800c054:	a35e      	add	r3, pc, #376	; (adr r3, 800c1d0 <atan+0x300>)
 800c056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c05a:	f7f4 f915 	bl	8000288 <__aeabi_dsub>
 800c05e:	4632      	mov	r2, r6
 800c060:	463b      	mov	r3, r7
 800c062:	f7f4 fac9 	bl	80005f8 <__aeabi_dmul>
 800c066:	a35c      	add	r3, pc, #368	; (adr r3, 800c1d8 <atan+0x308>)
 800c068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c06c:	f7f4 f90c 	bl	8000288 <__aeabi_dsub>
 800c070:	4632      	mov	r2, r6
 800c072:	463b      	mov	r3, r7
 800c074:	f7f4 fac0 	bl	80005f8 <__aeabi_dmul>
 800c078:	4602      	mov	r2, r0
 800c07a:	460b      	mov	r3, r1
 800c07c:	4640      	mov	r0, r8
 800c07e:	4649      	mov	r1, r9
 800c080:	f7f4 f904 	bl	800028c <__adddf3>
 800c084:	4622      	mov	r2, r4
 800c086:	462b      	mov	r3, r5
 800c088:	f7f4 fab6 	bl	80005f8 <__aeabi_dmul>
 800c08c:	f1ba 3fff 	cmp.w	sl, #4294967295
 800c090:	4602      	mov	r2, r0
 800c092:	460b      	mov	r3, r1
 800c094:	d14b      	bne.n	800c12e <atan+0x25e>
 800c096:	4620      	mov	r0, r4
 800c098:	4629      	mov	r1, r5
 800c09a:	f7f4 f8f5 	bl	8000288 <__aeabi_dsub>
 800c09e:	e72c      	b.n	800befa <atan+0x2a>
 800c0a0:	ee10 0a10 	vmov	r0, s0
 800c0a4:	2200      	movs	r2, #0
 800c0a6:	4b53      	ldr	r3, [pc, #332]	; (800c1f4 <atan+0x324>)
 800c0a8:	4629      	mov	r1, r5
 800c0aa:	f7f4 f8ed 	bl	8000288 <__aeabi_dsub>
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	4606      	mov	r6, r0
 800c0b2:	460f      	mov	r7, r1
 800c0b4:	4b4f      	ldr	r3, [pc, #316]	; (800c1f4 <atan+0x324>)
 800c0b6:	4620      	mov	r0, r4
 800c0b8:	4629      	mov	r1, r5
 800c0ba:	f7f4 f8e7 	bl	800028c <__adddf3>
 800c0be:	4602      	mov	r2, r0
 800c0c0:	460b      	mov	r3, r1
 800c0c2:	4630      	mov	r0, r6
 800c0c4:	4639      	mov	r1, r7
 800c0c6:	f7f4 fbc1 	bl	800084c <__aeabi_ddiv>
 800c0ca:	f04f 0a01 	mov.w	sl, #1
 800c0ce:	4604      	mov	r4, r0
 800c0d0:	460d      	mov	r5, r1
 800c0d2:	e764      	b.n	800bf9e <atan+0xce>
 800c0d4:	4b49      	ldr	r3, [pc, #292]	; (800c1fc <atan+0x32c>)
 800c0d6:	429e      	cmp	r6, r3
 800c0d8:	dc1d      	bgt.n	800c116 <atan+0x246>
 800c0da:	ee10 0a10 	vmov	r0, s0
 800c0de:	2200      	movs	r2, #0
 800c0e0:	4b47      	ldr	r3, [pc, #284]	; (800c200 <atan+0x330>)
 800c0e2:	4629      	mov	r1, r5
 800c0e4:	f7f4 f8d0 	bl	8000288 <__aeabi_dsub>
 800c0e8:	2200      	movs	r2, #0
 800c0ea:	4606      	mov	r6, r0
 800c0ec:	460f      	mov	r7, r1
 800c0ee:	4b44      	ldr	r3, [pc, #272]	; (800c200 <atan+0x330>)
 800c0f0:	4620      	mov	r0, r4
 800c0f2:	4629      	mov	r1, r5
 800c0f4:	f7f4 fa80 	bl	80005f8 <__aeabi_dmul>
 800c0f8:	2200      	movs	r2, #0
 800c0fa:	4b3e      	ldr	r3, [pc, #248]	; (800c1f4 <atan+0x324>)
 800c0fc:	f7f4 f8c6 	bl	800028c <__adddf3>
 800c100:	4602      	mov	r2, r0
 800c102:	460b      	mov	r3, r1
 800c104:	4630      	mov	r0, r6
 800c106:	4639      	mov	r1, r7
 800c108:	f7f4 fba0 	bl	800084c <__aeabi_ddiv>
 800c10c:	f04f 0a02 	mov.w	sl, #2
 800c110:	4604      	mov	r4, r0
 800c112:	460d      	mov	r5, r1
 800c114:	e743      	b.n	800bf9e <atan+0xce>
 800c116:	462b      	mov	r3, r5
 800c118:	ee10 2a10 	vmov	r2, s0
 800c11c:	2000      	movs	r0, #0
 800c11e:	4939      	ldr	r1, [pc, #228]	; (800c204 <atan+0x334>)
 800c120:	f7f4 fb94 	bl	800084c <__aeabi_ddiv>
 800c124:	f04f 0a03 	mov.w	sl, #3
 800c128:	4604      	mov	r4, r0
 800c12a:	460d      	mov	r5, r1
 800c12c:	e737      	b.n	800bf9e <atan+0xce>
 800c12e:	4b36      	ldr	r3, [pc, #216]	; (800c208 <atan+0x338>)
 800c130:	4e36      	ldr	r6, [pc, #216]	; (800c20c <atan+0x33c>)
 800c132:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800c136:	4456      	add	r6, sl
 800c138:	449a      	add	sl, r3
 800c13a:	e9da 2300 	ldrd	r2, r3, [sl]
 800c13e:	f7f4 f8a3 	bl	8000288 <__aeabi_dsub>
 800c142:	4622      	mov	r2, r4
 800c144:	462b      	mov	r3, r5
 800c146:	f7f4 f89f 	bl	8000288 <__aeabi_dsub>
 800c14a:	4602      	mov	r2, r0
 800c14c:	460b      	mov	r3, r1
 800c14e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800c152:	f7f4 f899 	bl	8000288 <__aeabi_dsub>
 800c156:	f1bb 0f00 	cmp.w	fp, #0
 800c15a:	4604      	mov	r4, r0
 800c15c:	460d      	mov	r5, r1
 800c15e:	f6bf aed6 	bge.w	800bf0e <atan+0x3e>
 800c162:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c166:	461d      	mov	r5, r3
 800c168:	e6d1      	b.n	800bf0e <atan+0x3e>
 800c16a:	a51d      	add	r5, pc, #116	; (adr r5, 800c1e0 <atan+0x310>)
 800c16c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c170:	e6cd      	b.n	800bf0e <atan+0x3e>
 800c172:	bf00      	nop
 800c174:	f3af 8000 	nop.w
 800c178:	54442d18 	.word	0x54442d18
 800c17c:	3ff921fb 	.word	0x3ff921fb
 800c180:	8800759c 	.word	0x8800759c
 800c184:	7e37e43c 	.word	0x7e37e43c
 800c188:	e322da11 	.word	0xe322da11
 800c18c:	3f90ad3a 	.word	0x3f90ad3a
 800c190:	24760deb 	.word	0x24760deb
 800c194:	3fa97b4b 	.word	0x3fa97b4b
 800c198:	a0d03d51 	.word	0xa0d03d51
 800c19c:	3fb10d66 	.word	0x3fb10d66
 800c1a0:	c54c206e 	.word	0xc54c206e
 800c1a4:	3fb745cd 	.word	0x3fb745cd
 800c1a8:	920083ff 	.word	0x920083ff
 800c1ac:	3fc24924 	.word	0x3fc24924
 800c1b0:	5555550d 	.word	0x5555550d
 800c1b4:	3fd55555 	.word	0x3fd55555
 800c1b8:	2c6a6c2f 	.word	0x2c6a6c2f
 800c1bc:	bfa2b444 	.word	0xbfa2b444
 800c1c0:	52defd9a 	.word	0x52defd9a
 800c1c4:	3fadde2d 	.word	0x3fadde2d
 800c1c8:	af749a6d 	.word	0xaf749a6d
 800c1cc:	3fb3b0f2 	.word	0x3fb3b0f2
 800c1d0:	fe231671 	.word	0xfe231671
 800c1d4:	3fbc71c6 	.word	0x3fbc71c6
 800c1d8:	9998ebc4 	.word	0x9998ebc4
 800c1dc:	3fc99999 	.word	0x3fc99999
 800c1e0:	54442d18 	.word	0x54442d18
 800c1e4:	bff921fb 	.word	0xbff921fb
 800c1e8:	440fffff 	.word	0x440fffff
 800c1ec:	7ff00000 	.word	0x7ff00000
 800c1f0:	3fdbffff 	.word	0x3fdbffff
 800c1f4:	3ff00000 	.word	0x3ff00000
 800c1f8:	3ff2ffff 	.word	0x3ff2ffff
 800c1fc:	40037fff 	.word	0x40037fff
 800c200:	3ff80000 	.word	0x3ff80000
 800c204:	bff00000 	.word	0xbff00000
 800c208:	0800c678 	.word	0x0800c678
 800c20c:	0800c658 	.word	0x0800c658

0800c210 <fabs>:
 800c210:	ec51 0b10 	vmov	r0, r1, d0
 800c214:	ee10 2a10 	vmov	r2, s0
 800c218:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c21c:	ec43 2b10 	vmov	d0, r2, r3
 800c220:	4770      	bx	lr
	...

0800c224 <_init>:
 800c224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c226:	bf00      	nop
 800c228:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c22a:	bc08      	pop	{r3}
 800c22c:	469e      	mov	lr, r3
 800c22e:	4770      	bx	lr

0800c230 <_fini>:
 800c230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c232:	bf00      	nop
 800c234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c236:	bc08      	pop	{r3}
 800c238:	469e      	mov	lr, r3
 800c23a:	4770      	bx	lr
