<project name="H_264">
  <requires>retry</requires>
  <asic frequency="1000000" tech="32" suite="dct"/>
  <asic base="H264"/>
  <catalyst base="H264" test=""/>
  <fpga base="H264" tool="synplify"/>
  <testbench base="H264_tb" suite="vcs" ttb="H264.v">
    <verilog>tests/H264_tb.v</verilog>
    <source>
    tests/H264_tb.cpp
    tests/H264_ttb.cpp
    </source>
    <tab>tests/H264_ttb.tab</tab>
  </testbench>

  <regression target="test"> H264_tb </regression>
  <regression target="asic"> H264 </regression>
  <regression target="fpga"> H264 </regression>
 </project>