
*** Running vivado
    with args -log FPBN_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FPBN_top.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source FPBN_top.tcl -notrace
Command: synth_design -top FPBN_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15893 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1182.172 ; gain = 66.000 ; free physical = 4556 ; free virtual = 16301
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FPBN_top' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/FPBN_top.vhd:80]
	Parameter N_parents bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Network' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/network.vhd:11' bound to instance 'netW' of component 'network' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/FPBN_top.vhd:256]
INFO: [Synth 8-638] synthesizing module 'Network' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/network.vhd:31]
	Parameter N_parents bound to: 4 - type: integer 
	Parameter N_parents bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Node' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/Node.vhd:34' bound to instance 'N1' of component 'Node' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/network.vhd:94]
INFO: [Synth 8-638] synthesizing module 'Node' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/Node.vhd:54]
	Parameter N_parents bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'INV_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/INV_behavorial.vhd:34' bound to instance 'I1' of component 'INV_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/Node.vhd:91]
INFO: [Synth 8-638] synthesizing module 'INV_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/INV_behavorial.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'INV_behavorial' (1#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/INV_behavorial.vhd:39]
INFO: [Synth 8-3491] module 'TRNG_10bit' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/TRNG_10bit.vhd:34' bound to instance 'R1' of component 'TRNG_10bit' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/Node.vhd:93]
INFO: [Synth 8-638] synthesizing module 'TRNG_10bit' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/TRNG_10bit.vhd:39]
INFO: [Synth 8-3491] module 'ring_loop' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:4' bound to instance 'r0' of component 'ring_loop' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/TRNG_10bit.vhd:47]
INFO: [Synth 8-638] synthesizing module 'ring_loop' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:9]
INFO: [Synth 8-3491] module 'clock_generator_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/clock_generator_behavorial.vhd:34' bound to instance 'g1' of component 'clock_generator_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:77]
INFO: [Synth 8-638] synthesizing module 'clock_generator_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/clock_generator_behavorial.vhd:40]
INFO: [Synth 8-4471] merging register 'tmp_reg' into 'clk_div2_reg' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/clock_generator_behavorial.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/clock_generator_behavorial.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'clock_generator_behavorial' (2#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/clock_generator_behavorial.vhd:40]
INFO: [Synth 8-3491] module 'MUX_Behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/MUX_Behavorial.vhd:34' bound to instance 'm1' of component 'MUX_Behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:79]
INFO: [Synth 8-638] synthesizing module 'MUX_Behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/MUX_Behavorial.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_Behavorial' (3#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/MUX_Behavorial.vhd:41]
INFO: [Synth 8-3491] module 'MUX_Behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/MUX_Behavorial.vhd:34' bound to instance 'm2' of component 'MUX_Behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:80]
INFO: [Synth 8-3491] module 'MUX_Behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/MUX_Behavorial.vhd:34' bound to instance 'm3' of component 'MUX_Behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:81]
INFO: [Synth 8-3491] module 'MUX_Behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/MUX_Behavorial.vhd:34' bound to instance 'm4' of component 'MUX_Behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:82]
INFO: [Synth 8-3491] module 'MUX_Behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/MUX_Behavorial.vhd:34' bound to instance 'm5' of component 'MUX_Behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:83]
INFO: [Synth 8-3491] module 'INV_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/INV_behavorial.vhd:34' bound to instance 'i1' of component 'INV_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:84]
INFO: [Synth 8-3491] module 'INV_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/INV_behavorial.vhd:34' bound to instance 'i2' of component 'INV_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:85]
INFO: [Synth 8-3491] module 'INV_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/INV_behavorial.vhd:34' bound to instance 'i3' of component 'INV_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:86]
INFO: [Synth 8-3491] module 'INV_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/INV_behavorial.vhd:34' bound to instance 'i4' of component 'INV_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:87]
INFO: [Synth 8-3491] module 'INV_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/INV_behavorial.vhd:34' bound to instance 'i5' of component 'INV_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:88]
INFO: [Synth 8-3491] module 'XOR_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/XOR_behavorial.vhd:34' bound to instance 'xo1' of component 'XOR_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:92]
INFO: [Synth 8-638] synthesizing module 'XOR_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/XOR_behavorial.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'XOR_behavorial' (4#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/XOR_behavorial.vhd:40]
INFO: [Synth 8-3491] module 'XOR_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/XOR_behavorial.vhd:34' bound to instance 'xo2' of component 'XOR_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:93]
INFO: [Synth 8-3491] module 'register_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/register_behavorial.vhd:34' bound to instance 'r1' of component 'register_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:95]
INFO: [Synth 8-638] synthesizing module 'register_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/register_behavorial.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'register_behavorial' (5#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/register_behavorial.vhd:39]
INFO: [Synth 8-3491] module 'register_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/register_behavorial.vhd:34' bound to instance 'r2' of component 'register_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:96]
INFO: [Synth 8-3491] module 'register_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/register_behavorial.vhd:34' bound to instance 'r3' of component 'register_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:97]
INFO: [Synth 8-3491] module 'register_behavorial' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/register_behavorial.vhd:34' bound to instance 'r4' of component 'register_behavorial' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'ring_loop' (6#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:9]
INFO: [Synth 8-3491] module 'ring_loop' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:4' bound to instance 'r1' of component 'ring_loop' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/TRNG_10bit.vhd:48]
INFO: [Synth 8-3491] module 'ring_loop' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:4' bound to instance 'r2' of component 'ring_loop' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/TRNG_10bit.vhd:49]
INFO: [Synth 8-3491] module 'ring_loop' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:4' bound to instance 'r3' of component 'ring_loop' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/TRNG_10bit.vhd:50]
INFO: [Synth 8-3491] module 'ring_loop' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:4' bound to instance 'r4' of component 'ring_loop' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/TRNG_10bit.vhd:51]
INFO: [Synth 8-3491] module 'ring_loop' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:4' bound to instance 'r5' of component 'ring_loop' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/TRNG_10bit.vhd:52]
INFO: [Synth 8-3491] module 'ring_loop' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:4' bound to instance 'r6' of component 'ring_loop' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/TRNG_10bit.vhd:53]
INFO: [Synth 8-3491] module 'ring_loop' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:4' bound to instance 'r7' of component 'ring_loop' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/TRNG_10bit.vhd:54]
INFO: [Synth 8-3491] module 'ring_loop' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:4' bound to instance 'r8' of component 'ring_loop' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/TRNG_10bit.vhd:55]
INFO: [Synth 8-3491] module 'ring_loop' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/ring_loop.vhd:4' bound to instance 'r9' of component 'ring_loop' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/TRNG_10bit.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'TRNG_10bit' (7#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/TRNG_10bit.vhd:39]
	Parameter N_parents bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'CORE' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/core.vhd:11' bound to instance 'N1' of component 'CORE' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/Node.vhd:95]
INFO: [Synth 8-638] synthesizing module 'CORE' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/core.vhd:34]
	Parameter N_parents bound to: 4 - type: integer 
	Parameter N_parents bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'GATEWAY' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/gateway.vhd:11' bound to instance 'G0' of component 'GATEWAY' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/core.vhd:80]
INFO: [Synth 8-638] synthesizing module 'GATEWAY' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/gateway.vhd:27]
	Parameter N_parents bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GATEWAY' (8#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/gateway.vhd:27]
INFO: [Synth 8-3491] module 'Memory' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:11' bound to instance 'MEM0' of component 'Memory' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/core.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Memory' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'Memory' (9#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'CORE' (10#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/core.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Node' (11#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/Node.vhd:54]
	Parameter N_parents bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Node' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/Node.vhd:34' bound to instance 'N2' of component 'Node' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/network.vhd:96]
	Parameter N_parents bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Node' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/Node.vhd:34' bound to instance 'N3' of component 'Node' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/network.vhd:98]
	Parameter N_parents bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Node' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/Node.vhd:34' bound to instance 'N4' of component 'Node' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/network.vhd:100]
	Parameter N_parents bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Node' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/Node.vhd:34' bound to instance 'N5' of component 'Node' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/network.vhd:102]
	Parameter N_parents bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Node' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/Node.vhd:34' bound to instance 'N6' of component 'Node' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/network.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'Network' (12#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/network.vhd:31]
INFO: [Synth 8-3491] module 'VIP_moy' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/bench/VIP_moy.vhd:11' bound to instance 'vip_moy1' of component 'VIP_moy' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/FPBN_top.vhd:257]
INFO: [Synth 8-638] synthesizing module 'VIP_moy' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/bench/VIP_moy.vhd:23]
INFO: [Synth 8-3491] module 'div_gen_0' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/synth_1/.Xil/Vivado-15886-ocaepc07/realtime/div_gen_0_stub.vhdl:5' bound to instance 'D1' of component 'div_gen_0' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/bench/VIP_moy.vhd:156]
INFO: [Synth 8-638] synthesizing module 'div_gen_0' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/synth_1/.Xil/Vivado-15886-ocaepc07/realtime/div_gen_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'VIP_moy' (13#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/bench/VIP_moy.vhd:23]
INFO: [Synth 8-3491] module 'VIP_moy' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/bench/VIP_moy.vhd:11' bound to instance 'vip_moy2' of component 'VIP_moy' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/FPBN_top.vhd:258]
	Parameter N_parents bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'prog' declared at '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Prog.vhd:11' bound to instance 'programmeur' of component 'prog' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/FPBN_top.vhd:259]
INFO: [Synth 8-638] synthesizing module 'prog' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Prog.vhd:26]
	Parameter N_parents bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sig_send_MEM_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Prog.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element sig_send_GW_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Prog.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Prog.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'prog' (14#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Prog.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FPBN_top' (15#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/new/FPBN_top.vhd:80]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1225.672 ; gain = 109.500 ; free physical = 4561 ; free virtual = 16306
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1225.672 ; gain = 109.500 ; free physical = 4562 ; free virtual = 16308
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/synth_1/.Xil/Vivado-15886-ocaepc07/dcp3/div_gen_0_in_context.xdc] for cell 'vip_moy1/D1'
Finished Parsing XDC File [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/synth_1/.Xil/Vivado-15886-ocaepc07/dcp3/div_gen_0_in_context.xdc] for cell 'vip_moy1/D1'
Parsing XDC File [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/synth_1/.Xil/Vivado-15886-ocaepc07/dcp3/div_gen_0_in_context.xdc] for cell 'vip_moy2/D1'
Finished Parsing XDC File [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/synth_1/.Xil/Vivado-15886-ocaepc07/dcp3/div_gen_0_in_context.xdc] for cell 'vip_moy2/D1'
Parsing XDC File [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r0/g1/inv1_inferred_i_1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:97]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r0/g1/inv1_inferred_i_1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:97]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r0/g1/inv2_inferred_i_1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:98]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r0/g1/inv2_inferred_i_1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:98]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r0/g1/inv3_inferred_i_1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:99]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r0/g1/inv3_inferred_i_1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:99]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r0/g1/inv4_inferred_i_1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:100]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r0/g1/inv4_inferred_i_1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:100]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r0/g1/inv5_inferred_i_1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:101]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r0/g1/inv5_inferred_i_1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:101]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r1/g1/inv1_inferred_i_1__0'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:104]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r1/g1/inv1_inferred_i_1__0]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:104]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r1/g1/inv2_inferred_i_1__0'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:105]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r1/g1/inv2_inferred_i_1__0]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:105]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r1/g1/inv3_inferred_i_1__0'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:106]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r1/g1/inv3_inferred_i_1__0]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:106]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r1/g1/inv4_inferred_i_1__0'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:107]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r1/g1/inv4_inferred_i_1__0]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:107]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r1/g1/inv5_inferred_i_1__0'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:108]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r1/g1/inv5_inferred_i_1__0]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:108]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r2/g1/inv1_inferred_i_1__1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:110]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r2/g1/inv1_inferred_i_1__1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:110]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r2/g1/inv2_inferred_i_1__1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:111]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r2/g1/inv2_inferred_i_1__1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:111]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r2/g1/inv3_inferred_i_1__1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:112]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r2/g1/inv3_inferred_i_1__1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:112]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r2/g1/inv4_inferred_i_1__1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:113]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r2/g1/inv4_inferred_i_1__1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:113]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r2/g1/inv5_inferred_i_1__1'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:114]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r2/g1/inv5_inferred_i_1__1]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:114]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r3/g1/inv1_inferred_i_1__2'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:116]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r3/g1/inv1_inferred_i_1__2]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:116]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r3/g1/inv2_inferred_i_1__2'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:117]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r3/g1/inv2_inferred_i_1__2]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:117]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r3/g1/inv3_inferred_i_1__2'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:118]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r3/g1/inv3_inferred_i_1__2]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:118]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r3/g1/inv4_inferred_i_1__2'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:119]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r3/g1/inv4_inferred_i_1__2]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:119]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r3/g1/inv5_inferred_i_1__2'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:120]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r3/g1/inv5_inferred_i_1__2]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:120]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r4/g1/inv1_inferred_i_1__3'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:122]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r4/g1/inv1_inferred_i_1__3]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:122]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r4/g1/inv2_inferred_i_1__3'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:123]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r4/g1/inv2_inferred_i_1__3]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:123]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r4/g1/inv3_inferred_i_1__3'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:124]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r4/g1/inv3_inferred_i_1__3]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:124]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r4/g1/inv4_inferred_i_1__3'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:125]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r4/g1/inv4_inferred_i_1__3]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:125]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r4/g1/inv5_inferred_i_1__3'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:126]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r4/g1/inv5_inferred_i_1__3]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:126]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r5/g1/inv1_inferred_i_1__4'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:128]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r5/g1/inv1_inferred_i_1__4]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:128]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r5/g1/inv2_inferred_i_1__4'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:129]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r5/g1/inv2_inferred_i_1__4]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:129]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r5/g1/inv3_inferred_i_1__4'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:130]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r5/g1/inv3_inferred_i_1__4]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:130]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r5/g1/inv4_inferred_i_1__4'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:131]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r5/g1/inv4_inferred_i_1__4]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:131]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r5/g1/inv5_inferred_i_1__4'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:132]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r5/g1/inv5_inferred_i_1__4]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:132]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r6/g1/inv1_inferred_i_1__5'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:134]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r6/g1/inv1_inferred_i_1__5]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:134]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r6/g1/inv2_inferred_i_1__5'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:135]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r6/g1/inv2_inferred_i_1__5]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:135]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r6/g1/inv3_inferred_i_1__5'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:136]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r6/g1/inv3_inferred_i_1__5]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:136]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r6/g1/inv4_inferred_i_1__5'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:137]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r6/g1/inv4_inferred_i_1__5]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:137]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r6/g1/inv5_inferred_i_1__5'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:138]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r6/g1/inv5_inferred_i_1__5]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:138]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r7/g1/inv1_inferred_i_1__6'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:140]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r7/g1/inv1_inferred_i_1__6]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:140]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r7/g1/inv2_inferred_i_1__6'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:141]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r7/g1/inv2_inferred_i_1__6]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:141]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r7/g1/inv3_inferred_i_1__6'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:142]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r7/g1/inv3_inferred_i_1__6]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:142]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r7/g1/inv4_inferred_i_1__6'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:143]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r7/g1/inv4_inferred_i_1__6]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:143]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r7/g1/inv5_inferred_i_1__6'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:144]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r7/g1/inv5_inferred_i_1__6]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:144]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r8/g1/inv1_inferred_i_1__7'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:146]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r8/g1/inv1_inferred_i_1__7]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:146]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r8/g1/inv2_inferred_i_1__7'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:147]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r8/g1/inv2_inferred_i_1__7]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:147]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r8/g1/inv3_inferred_i_1__7'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:148]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r8/g1/inv3_inferred_i_1__7]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:148]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r8/g1/inv4_inferred_i_1__7'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:149]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r8/g1/inv4_inferred_i_1__7]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:149]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r8/g1/inv5_inferred_i_1__7'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:150]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r8/g1/inv5_inferred_i_1__7]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:150]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r9/g1/inv1_inferred_i_1__8'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:152]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r9/g1/inv1_inferred_i_1__8]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:152]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r9/g1/inv2_inferred_i_1__8'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:153]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r9/g1/inv2_inferred_i_1__8]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:153]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r9/g1/inv3_inferred_i_1__8'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:154]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r9/g1/inv3_inferred_i_1__8]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:154]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r9/g1/inv4_inferred_i_1__8'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:155]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r9/g1/inv4_inferred_i_1__8]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:155]
WARNING: [Vivado 12-180] No cells matched 'netW/N1/R1/r9/g1/inv5_inferred_i_1__8'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:156]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N1/R1/r9/g1/inv5_inferred_i_1__8]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:156]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r0/g1/inv1_inferred_i_1__9'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:158]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r0/g1/inv1_inferred_i_1__9]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:158]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r0/g1/inv2_inferred_i_1__9'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:159]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r0/g1/inv2_inferred_i_1__9]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:159]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r0/g1/inv3_inferred_i_1__9'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:160]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r0/g1/inv3_inferred_i_1__9]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:160]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r0/g1/inv4_inferred_i_1__9'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:161]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r0/g1/inv4_inferred_i_1__9]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:161]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r0/g1/inv5_inferred_i_1__9'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:162]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r0/g1/inv5_inferred_i_1__9]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:162]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r1/g1/inv1_inferred_i_1__10'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:164]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r1/g1/inv1_inferred_i_1__10]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:164]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r1/g1/inv2_inferred_i_1__10'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:165]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r1/g1/inv2_inferred_i_1__10]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:165]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r1/g1/inv3_inferred_i_1__10'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:166]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r1/g1/inv3_inferred_i_1__10]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:166]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r1/g1/inv4_inferred_i_1__10'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:167]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r1/g1/inv4_inferred_i_1__10]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:167]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r1/g1/inv5_inferred_i_1__10'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:168]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r1/g1/inv5_inferred_i_1__10]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:168]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r2/g1/inv1_inferred_i_1__11'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:171]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r2/g1/inv1_inferred_i_1__11]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:171]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r2/g1/inv2_inferred_i_1__11'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:172]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r2/g1/inv2_inferred_i_1__11]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:172]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r2/g1/inv3_inferred_i_1__11'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:173]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r2/g1/inv3_inferred_i_1__11]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:173]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r2/g1/inv4_inferred_i_1__11'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:174]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r2/g1/inv4_inferred_i_1__11]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:174]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r2/g1/inv5_inferred_i_1__11'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:175]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r2/g1/inv5_inferred_i_1__11]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:175]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r3/g1/inv1_inferred_i_1__12'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:177]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r3/g1/inv1_inferred_i_1__12]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:177]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r3/g1/inv2_inferred_i_1__12'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:178]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r3/g1/inv2_inferred_i_1__12]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:178]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r3/g1/inv3_inferred_i_1__12'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:179]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r3/g1/inv3_inferred_i_1__12]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:179]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r3/g1/inv4_inferred_i_1__12'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:180]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r3/g1/inv4_inferred_i_1__12]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:180]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r3/g1/inv5_inferred_i_1__12'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:181]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r3/g1/inv5_inferred_i_1__12]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:181]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r4/g1/inv1_inferred_i_1__13'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:183]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r4/g1/inv1_inferred_i_1__13]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:183]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r4/g1/inv2_inferred_i_1__13'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:184]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r4/g1/inv2_inferred_i_1__13]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:184]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r4/g1/inv3_inferred_i_1__13'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:185]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r4/g1/inv3_inferred_i_1__13]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:185]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r4/g1/inv4_inferred_i_1__13'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:186]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r4/g1/inv4_inferred_i_1__13]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:186]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r4/g1/inv5_inferred_i_1__13'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:187]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r4/g1/inv5_inferred_i_1__13]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:187]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r5/g1/inv1_inferred_i_1__14'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:189]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r5/g1/inv1_inferred_i_1__14]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:189]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r5/g1/inv2_inferred_i_1__14'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:190]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r5/g1/inv2_inferred_i_1__14]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:190]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r5/g1/inv3_inferred_i_1__14'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:191]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r5/g1/inv3_inferred_i_1__14]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:191]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r5/g1/inv4_inferred_i_1__14'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:192]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r5/g1/inv4_inferred_i_1__14]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:192]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r5/g1/inv5_inferred_i_1__14'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:193]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r5/g1/inv5_inferred_i_1__14]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:193]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r6/g1/inv1_inferred_i_1__15'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:195]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r6/g1/inv1_inferred_i_1__15]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:195]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r6/g1/inv2_inferred_i_1__15'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:196]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r6/g1/inv2_inferred_i_1__15]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:196]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r6/g1/inv3_inferred_i_1__15'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:197]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r6/g1/inv3_inferred_i_1__15]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:197]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r6/g1/inv4_inferred_i_1__15'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:198]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r6/g1/inv4_inferred_i_1__15]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:198]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r6/g1/inv5_inferred_i_1__15'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:199]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r6/g1/inv5_inferred_i_1__15]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:199]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r7/g1/inv1_inferred_i_1__16'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:201]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r7/g1/inv1_inferred_i_1__16]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:201]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r7/g1/inv2_inferred_i_1__16'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:202]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r7/g1/inv2_inferred_i_1__16]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:202]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r7/g1/inv3_inferred_i_1__16'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:203]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r7/g1/inv3_inferred_i_1__16]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:203]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r7/g1/inv4_inferred_i_1__16'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:204]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r7/g1/inv4_inferred_i_1__16]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:204]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r7/g1/inv5_inferred_i_1__16'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:205]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r7/g1/inv5_inferred_i_1__16]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:205]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r8/g1/inv1_inferred_i_1__17'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:207]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r8/g1/inv1_inferred_i_1__17]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:207]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r8/g1/inv2_inferred_i_1__17'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:208]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r8/g1/inv2_inferred_i_1__17]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:208]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r8/g1/inv3_inferred_i_1__17'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:209]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r8/g1/inv3_inferred_i_1__17]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:209]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r8/g1/inv4_inferred_i_1__17'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:210]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r8/g1/inv4_inferred_i_1__17]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:210]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r8/g1/inv5_inferred_i_1__17'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:211]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r8/g1/inv5_inferred_i_1__17]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:211]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r9/g1/inv1_inferred_i_1__18'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:213]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r9/g1/inv1_inferred_i_1__18]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:213]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r9/g1/inv2_inferred_i_1__18'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:214]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r9/g1/inv2_inferred_i_1__18]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:214]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r9/g1/inv3_inferred_i_1__18'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:215]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r9/g1/inv3_inferred_i_1__18]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:215]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r9/g1/inv4_inferred_i_1__18'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:216]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r9/g1/inv4_inferred_i_1__18]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:216]
WARNING: [Vivado 12-180] No cells matched 'netW/N2/R1/r9/g1/inv5_inferred_i_1__18'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:217]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:217]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells netW/N2/R1/r9/g1/inv5_inferred_i_1__18]'. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:217]
INFO: [Common 17-14] Message 'Vivado 12-1023' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc:217]
Finished Parsing XDC File [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/FPBN_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/constrs_1/new/contrainte_combinatorial_loop.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FPBN_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FPBN_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1569.617 ; gain = 0.000 ; free physical = 4302 ; free virtual = 16048
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1570.617 ; gain = 454.445 ; free physical = 4378 ; free virtual = 16124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1570.617 ; gain = 454.445 ; free physical = 4378 ; free virtual = 16124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for vip_moy1/D1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vip_moy2/D1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1570.617 ; gain = 454.445 ; free physical = 4380 ; free virtual = 16125
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'GATEWAY'
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/gateway.vhd:51]
INFO: [Synth 8-5544] ROM "full_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prog_link_reg_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prog_link_reg_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prog_link_reg_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prog_link_reg_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Memory'
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:43]
INFO: [Synth 8-5546] ROM "full_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Prob_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element accu_one_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/bench/VIP_moy.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element accu_total_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/bench/VIP_moy.vhd:125]
WARNING: [Synth 8-6014] Unused sequential element accu_one_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/bench/VIP_moy.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element accu_total_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/bench/VIP_moy.vhd:125]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'prog'
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Prog.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/gateway.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/gateway.vhd:51]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                  bypass |                              001 |                              011
                    prog |                              010 |                              001
               wait_idle |                              011 |                              100
                    idle |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'GATEWAY'
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/gateway.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'addr_out_reg' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/gateway.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'index_temp_reg' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/gateway.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'prog_link_out_reg' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/gateway.vhd:77]
WARNING: [Synth 8-327] inferring latch for variable 'prog_link_reg_reg[0]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/gateway.vhd:86]
WARNING: [Synth 8-327] inferring latch for variable 'prog_link_reg_reg[1]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/gateway.vhd:86]
WARNING: [Synth 8-327] inferring latch for variable 'prog_link_reg_reg[2]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/gateway.vhd:86]
WARNING: [Synth 8-327] inferring latch for variable 'prog_link_reg_reg[3]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/gateway.vhd:86]
WARNING: [Synth 8-327] inferring latch for variable 'prog_link_reg_reg[4]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/gateway.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:43]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                  bypass |                              001 |                              011
                    prog |                              010 |                              001
               wait_idle |                              011 |                              100
                    idle |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Memory'
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:43]
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'index_temp_reg' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[0]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[1]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[2]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[3]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[4]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[5]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[6]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[7]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[8]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[9]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[10]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[11]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[12]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[13]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[14]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[15]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[16]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[17]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[18]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[19]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[20]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[21]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[22]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[23]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[24]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[25]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[26]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[27]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[28]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[29]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[30]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'Prob_reg[31]' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Memory.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'sig_prob_reg' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/core.vhd:116]
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/core.vhd:114]
WARNING: [Synth 8-327] inferring latch for variable 'sig_full_in_G_reg' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/core.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'sig_full_in_M_reg' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/core.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Prog.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Prog.vhd:54]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
           init_prog_mem |                           000010 |                              001
                prog_mem |                           000100 |                              010
            wait_prog_gw |                           001000 |                              101
            init_prog_gw |                           010000 |                              100
                 prog_gw |                           100000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'prog'
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Prog.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'index_temp_reg' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Prog.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'prog_link_out_reg' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Prog.vhd:127]
WARNING: [Synth 8-327] inferring latch for variable 'prob_out_reg' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Prog.vhd:96]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1570.617 ; gain = 454.445 ; free physical = 4372 ; free virtual = 16117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 120   
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 302   
+---Multipliers : 
	                11x32  Multipliers := 2     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 6     
	   5 Input      5 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 6     
	  11 Input      3 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 528   
	   5 Input      1 Bit        Muxes := 276   
	   6 Input      1 Bit        Muxes := 4     
	  30 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_generator_behavorial 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX_Behavorial 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module XOR_behavorial 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module register_behavorial 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module GATEWAY 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 10    
Module Memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   5 Input      1 Bit        Muxes := 36    
Module CORE 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module VIP_moy__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                11x32  Multipliers := 1     
Module VIP_moy 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                11x32  Multipliers := 1     
Module prog 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	  30 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element vip_moy1/accu_total_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/bench/VIP_moy.vhd:125]
WARNING: [Synth 8-6014] Unused sequential element vip_moy1/accu_one_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/bench/VIP_moy.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element vip_moy2/accu_total_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/bench/VIP_moy.vhd:125]
WARNING: [Synth 8-6014] Unused sequential element vip_moy2/accu_one_reg was removed.  [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/bench/VIP_moy.vhd:126]
INFO: [Synth 8-3886] merging instance 'programmeur/prog_link_out_reg[4]' (LD) to 'programmeur/prog_link_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'programmeur/prog_link_out_reg[3]' (LD) to 'programmeur/prog_link_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'programmeur/prog_link_out_reg[1]' (LD) to 'programmeur/prog_link_out_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\programmeur/prog_link_out_reg[2] )
INFO: [Synth 8-3886] merging instance 'programmeur/prob_out_reg[2]' (LD) to 'programmeur/prob_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/G0/addr_out_reg[0]' (LD) to 'netW/N1/N1/G0/addr_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/G0/addr_out_reg[1]' (LD) to 'netW/N1/N1/G0/addr_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/G0/addr_out_reg[2]' (LD) to 'netW/N1/N1/G0/addr_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/G0/addr_out_reg[3]' (LD) to 'netW/N1/N1/G0/addr_out_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N1/N1/G0/addr_out_reg[4] )
INFO: [Synth 8-3886] merging instance 'netW/N2/N1/G0/addr_out_reg[0]' (LD) to 'netW/N2/N1/G0/addr_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'netW/N2/N1/G0/addr_out_reg[1]' (LD) to 'netW/N2/N1/G0/addr_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'netW/N2/N1/G0/addr_out_reg[2]' (LD) to 'netW/N2/N1/G0/addr_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'netW/N2/N1/G0/addr_out_reg[3]' (LD) to 'netW/N2/N1/G0/addr_out_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N2/N1/G0/addr_out_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (netW/\N6/N1/sig_full_in_G_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (netW/\N6/N1/sig_full_in_M_reg )
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[31][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[30][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[30][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[29][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[29][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[28][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[28][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[27][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[27][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[26][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[26][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[25][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[25][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[24][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[24][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[23][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[23][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[22][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[22][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[21][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[21][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[20][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[20][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[19][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[19][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[18][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[17][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[17][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[16][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[16][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[15][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[14][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[13][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[13][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[12][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[12][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[11][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[11][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[10][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[10][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[9][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[8][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[7][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[6][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[5][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[4][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[3][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[2][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[1][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/Prob_reg[0][2]' (LD) to 'netW/N1/N1/MEM0/Prob_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/G0/prog_link_out_reg[2]' (LD) to 'netW/N1/N1/G0/prog_link_out_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N1/N1/G0/prog_link_out_reg[1] )
INFO: [Synth 8-3886] merging instance 'netW/N2/N1/G0/prog_link_out_reg[2]' (LD) to 'netW/N2/N1/G0/prog_link_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/G0/prog_link_reg_reg[0][2]' (LD) to 'netW/N3/N1/G0/prog_link_reg_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/G0/prog_link_reg_reg[1][2]' (LD) to 'netW/N3/N1/G0/prog_link_reg_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/G0/prog_link_reg_reg[2][2]' (LD) to 'netW/N3/N1/G0/prog_link_reg_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/G0/prog_link_reg_reg[3][2]' (LD) to 'netW/N3/N1/G0/prog_link_reg_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/G0/prog_link_reg_reg[4][2]' (LD) to 'netW/N3/N1/G0/prog_link_reg_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/G0/prog_link_out_reg[2]' (LD) to 'netW/N3/N1/G0/prog_link_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'netW/N4/N1/G0/prog_link_out_reg[2]' (LD) to 'netW/N4/N1/G0/prog_link_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'netW/N5/N1/G0/prog_link_reg_reg[0][2]' (LD) to 'netW/N5/N1/G0/prog_link_reg_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'netW/N5/N1/G0/prog_link_reg_reg[1][2]' (LD) to 'netW/N5/N1/G0/prog_link_reg_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'netW/N5/N1/G0/prog_link_reg_reg[2][2]' (LD) to 'netW/N5/N1/G0/prog_link_reg_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'netW/N5/N1/G0/prog_link_reg_reg[3][2]' (LD) to 'netW/N5/N1/G0/prog_link_reg_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'netW/N5/N1/G0/prog_link_reg_reg[4][2]' (LD) to 'netW/N5/N1/G0/prog_link_reg_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/MEM0/data_out_reg[2]' (LD) to 'netW/N1/N1/MEM0/data_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N2/N1/G0/prog_link_out_reg[1] )
INFO: [Synth 8-3886] merging instance 'netW/N4/N1/G0/prog_link_reg_reg[0][2]' (LD) to 'netW/N4/N1/G0/prog_link_reg_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'netW/N4/N1/G0/prog_link_reg_reg[1][2]' (LD) to 'netW/N4/N1/G0/prog_link_reg_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'netW/N4/N1/G0/prog_link_reg_reg[2][2]' (LD) to 'netW/N4/N1/G0/prog_link_reg_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'netW/N4/N1/G0/prog_link_reg_reg[3][2]' (LD) to 'netW/N4/N1/G0/prog_link_reg_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'netW/N4/N1/G0/prog_link_reg_reg[4][2]' (LD) to 'netW/N4/N1/G0/prog_link_reg_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/sig_prob_reg[2]' (LD) to 'netW/N1/N1/sig_prob_reg[7]'
INFO: [Synth 8-3886] merging instance 'netW/N5/N1/G0/prog_link_out_reg[2]' (LD) to 'netW/N5/N1/G0/prog_link_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'netW/N6/N1/G0/prog_link_reg_reg[0][2]' (LD) to 'netW/N6/N1/G0/prog_link_reg_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'netW/N6/N1/G0/prog_link_reg_reg[1][2]' (LD) to 'netW/N6/N1/G0/prog_link_reg_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'netW/N6/N1/G0/prog_link_reg_reg[2][2]' (LD) to 'netW/N6/N1/G0/prog_link_reg_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'netW/N6/N1/G0/prog_link_reg_reg[3][2]' (LD) to 'netW/N6/N1/G0/prog_link_reg_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'netW/N6/N1/G0/prog_link_reg_reg[4][2]' (LD) to 'netW/N6/N1/G0/prog_link_reg_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'netW/N1/N1/data_out_reg[2]' (LD) to 'netW/N1/N1/data_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'netW/N2/N1/MEM0/Prob_reg[0][2]' (LD) to 'netW/N2/N1/MEM0/Prob_reg[0][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N3/N1/G0/prog_link_reg_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N3/N1/G0/prog_link_reg_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N3/N1/G0/prog_link_reg_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N3/N1/G0/prog_link_reg_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N3/N1/G0/prog_link_reg_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N3/N1/G0/prog_link_out_reg[1] )
INFO: [Synth 8-3886] merging instance 'netW/N2/N1/MEM0/data_out_reg[2]' (LD) to 'netW/N2/N1/MEM0/data_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N4/N1/G0/prog_link_reg_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N4/N1/G0/prog_link_reg_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N4/N1/G0/prog_link_reg_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N4/N1/G0/prog_link_reg_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N4/N1/G0/prog_link_reg_reg[4][1] )
INFO: [Synth 8-3886] merging instance 'netW/N2/N1/sig_prob_reg[2]' (LD) to 'netW/N2/N1/sig_prob_reg[7]'
INFO: [Synth 8-3886] merging instance 'netW/N2/N1/data_out_reg[2]' (LD) to 'netW/N2/N1/data_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/MEM0/Prob_reg[31][2]' (LD) to 'netW/N3/N1/MEM0/Prob_reg[31][7]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/MEM0/Prob_reg[30][2]' (LD) to 'netW/N3/N1/MEM0/Prob_reg[30][7]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/MEM0/Prob_reg[29][2]' (LD) to 'netW/N3/N1/MEM0/Prob_reg[29][7]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/MEM0/Prob_reg[28][2]' (LD) to 'netW/N3/N1/MEM0/Prob_reg[28][7]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/MEM0/Prob_reg[27][2]' (LD) to 'netW/N3/N1/MEM0/Prob_reg[27][7]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/MEM0/Prob_reg[26][2]' (LD) to 'netW/N3/N1/MEM0/Prob_reg[26][7]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/MEM0/Prob_reg[25][2]' (LD) to 'netW/N3/N1/MEM0/Prob_reg[25][7]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/MEM0/Prob_reg[24][2]' (LD) to 'netW/N3/N1/MEM0/Prob_reg[24][7]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/MEM0/Prob_reg[23][2]' (LD) to 'netW/N3/N1/MEM0/Prob_reg[23][7]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/MEM0/Prob_reg[22][2]' (LD) to 'netW/N3/N1/MEM0/Prob_reg[22][7]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/MEM0/Prob_reg[21][2]' (LD) to 'netW/N3/N1/MEM0/Prob_reg[21][7]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/MEM0/Prob_reg[20][2]' (LD) to 'netW/N3/N1/MEM0/Prob_reg[20][7]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/MEM0/Prob_reg[19][2]' (LD) to 'netW/N3/N1/MEM0/Prob_reg[19][7]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/MEM0/Prob_reg[18][2]' (LD) to 'netW/N3/N1/MEM0/Prob_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/MEM0/Prob_reg[17][2]' (LD) to 'netW/N3/N1/MEM0/Prob_reg[17][7]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/MEM0/Prob_reg[16][2]' (LD) to 'netW/N3/N1/MEM0/Prob_reg[16][7]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/MEM0/Prob_reg[15][2]' (LD) to 'netW/N3/N1/MEM0/Prob_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/MEM0/Prob_reg[14][2]' (LD) to 'netW/N3/N1/MEM0/Prob_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/MEM0/Prob_reg[13][2]' (LD) to 'netW/N3/N1/MEM0/Prob_reg[13][7]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/MEM0/Prob_reg[12][2]' (LD) to 'netW/N3/N1/MEM0/Prob_reg[12][7]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/MEM0/Prob_reg[11][2]' (LD) to 'netW/N3/N1/MEM0/Prob_reg[11][7]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/MEM0/Prob_reg[10][2]' (LD) to 'netW/N3/N1/MEM0/Prob_reg[10][7]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/MEM0/Prob_reg[9][2]' (LD) to 'netW/N3/N1/MEM0/Prob_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'netW/N3/N1/MEM0/Prob_reg[8][2]' (LD) to 'netW/N3/N1/MEM0/Prob_reg[8][7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N4/N1/G0/prog_link_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N5/N1/G0/prog_link_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N5/N1/G0/prog_link_reg_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N5/N1/G0/prog_link_reg_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N5/N1/G0/prog_link_reg_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N5/N1/G0/prog_link_reg_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N5/N1/G0/prog_link_reg_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N6/N1/G0/prog_link_reg_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N6/N1/G0/prog_link_reg_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N6/N1/G0/prog_link_reg_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N6/N1/G0/prog_link_reg_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (netW/\N6/N1/G0/prog_link_reg_reg[4][1] )
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/addr_out_reg[4]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_out_reg[4]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_out_reg[3]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_out_reg[1]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_reg_reg[0][4]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_reg_reg[0][3]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_reg_reg[0][2]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_reg_reg[0][1]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_reg_reg[0][0]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_reg_reg[1][4]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_reg_reg[1][3]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_reg_reg[1][2]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_reg_reg[1][1]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_reg_reg[1][0]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_reg_reg[2][4]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_reg_reg[2][3]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_reg_reg[2][2]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_reg_reg[2][1]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_reg_reg[2][0]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_reg_reg[3][4]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_reg_reg[3][3]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_reg_reg[3][2]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_reg_reg[3][1]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_reg_reg[3][0]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_reg_reg[4][4]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_reg_reg[4][3]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_reg_reg[4][2]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_reg_reg[4][1]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/G0/prog_link_reg_reg[4][0]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[1][9]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[1][8]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[1][7]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[1][6]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[1][5]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[1][4]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[1][3]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[1][1]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[1][0]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[2][9]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[2][8]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[2][7]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[2][6]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[2][5]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[2][4]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[2][3]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[2][1]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[2][0]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[3][9]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[3][8]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[3][7]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[3][6]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[3][5]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[3][4]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[3][3]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[3][1]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[3][0]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[4][9]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[4][8]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[4][7]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[4][6]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[4][5]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[4][4]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[4][3]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[4][1]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[4][0]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[5][9]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[5][8]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[5][7]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[5][6]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[5][5]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[5][4]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[5][3]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[5][1]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[5][0]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[6][9]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[6][8]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[6][7]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[6][6]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[6][5]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[6][4]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[6][3]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[6][1]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[6][0]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[7][9]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[7][8]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[7][7]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[7][6]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[7][5]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[7][4]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[7][3]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[7][1]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[7][0]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[8][9]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[8][8]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[8][7]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[8][6]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[8][5]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[8][4]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[8][3]) is unused and will be removed from module Network.
WARNING: [Synth 8-3332] Sequential element (N1/N1/MEM0/Prob_reg[8][1]) is unused and will be removed from module Network.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1571.617 ; gain = 455.445 ; free physical = 4350 ; free virtual = 16096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------------------+---------------+----------------+
|Module Name | RTL Object                   | Depth x Width | Implemented As | 
+------------+------------------------------+---------------+----------------+
|prog        | Prog_MEM_data[0]             | 256x10        | LUT            | 
|FPBN_top    | programmeur/Prog_MEM_data[0] | 256x10        | LUT            | 
+------------+------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1571.617 ; gain = 455.445 ; free physical = 4223 ; free virtual = 15969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1571.617 ; gain = 455.445 ; free physical = 4221 ; free virtual = 15967
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1587.023 ; gain = 470.852 ; free physical = 4221 ; free virtual = 15967
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin netW/N1/R1/r0/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N1/R1/r1/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N1/R1/r2/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N1/R1/r3/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N1/R1/r4/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N1/R1/r5/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N1/R1/r6/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N1/R1/r7/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N1/R1/r8/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N1/R1/r9/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N2/R1/r0/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N2/R1/r1/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N2/R1/r2/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N2/R1/r3/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N2/R1/r4/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N2/R1/r5/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N2/R1/r6/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N2/R1/r7/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N2/R1/r8/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N2/R1/r9/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N3/R1/r0/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N3/R1/r1/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N3/R1/r2/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N3/R1/r3/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N3/R1/r4/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N3/R1/r5/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N3/R1/r6/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N3/R1/r7/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N3/R1/r8/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N3/R1/r9/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N4/R1/r0/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N4/R1/r1/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N4/R1/r2/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N4/R1/r3/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N4/R1/r4/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N4/R1/r5/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N4/R1/r6/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N4/R1/r7/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N4/R1/r8/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N4/R1/r9/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N5/R1/r0/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N5/R1/r1/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N5/R1/r2/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N5/R1/r3/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N5/R1/r4/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N5/R1/r5/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N5/R1/r6/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N5/R1/r7/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N5/R1/r8/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N5/R1/r9/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N6/R1/r0/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N6/R1/r1/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N6/R1/r2/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N6/R1/r3/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N6/R1/r4/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N6/R1/r5/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N6/R1/r6/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N6/R1/r7/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N6/R1/r8/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin netW/N6/R1/r9/Q_temp_inferred:in0 to constant 0
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Prog.vhd:127]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/imports/vhd/Prog.vhd:96]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1587.027 ; gain = 470.855 ; free physical = 4221 ; free virtual = 15967
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1587.027 ; gain = 470.855 ; free physical = 4221 ; free virtual = 15967
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1587.027 ; gain = 470.855 ; free physical = 4221 ; free virtual = 15966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1587.027 ; gain = 470.855 ; free physical = 4221 ; free virtual = 15966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1587.027 ; gain = 470.855 ; free physical = 4221 ; free virtual = 15966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1587.027 ; gain = 470.855 ; free physical = 4221 ; free virtual = 15966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |div_gen_0     |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |div_gen_0_bbox    |     1|
|2     |div_gen_0_bbox__2 |     1|
|3     |BUFG              |     3|
|4     |CARRY4            |   104|
|5     |LUT1              |   258|
|6     |LUT2              |   405|
|7     |LUT3              |   409|
|8     |LUT4              |   127|
|9     |LUT5              |    88|
|10    |LUT6              |   507|
|11    |MUXF7             |   132|
|12    |FDRE              |   605|
|13    |FDSE              |     2|
|14    |LD                |  1296|
|15    |IBUF              |     4|
|16    |OBUF              |    23|
+------+------------------+------+

Report Instance Areas: 
+------+--------------+-------------------------------+------+
|      |Instance      |Module                         |Cells |
+------+--------------+-------------------------------+------+
|1     |top           |                               |  4065|
|2     |  netW        |Network                        |  3180|
|3     |    N1        |Node                           |   254|
|4     |      N1      |CORE_119                       |   104|
|5     |        G0    |GATEWAY_141                    |    21|
|6     |        MEM0  |Memory_142                     |    53|
|7     |      R1      |TRNG_10bit_120                 |    90|
|8     |        r0    |ring_loop_121                  |     9|
|9     |          g1  |clock_generator_behavorial_140 |     8|
|10    |        r1    |ring_loop_122                  |     9|
|11    |          g1  |clock_generator_behavorial_139 |     8|
|12    |        r2    |ring_loop_123                  |     9|
|13    |          g1  |clock_generator_behavorial_138 |     8|
|14    |        r3    |ring_loop_124                  |     9|
|15    |          g1  |clock_generator_behavorial_137 |     8|
|16    |        r4    |ring_loop_125                  |     9|
|17    |          g1  |clock_generator_behavorial_136 |     8|
|18    |        r5    |ring_loop_126                  |     9|
|19    |          g1  |clock_generator_behavorial_135 |     8|
|20    |        r6    |ring_loop_127                  |     9|
|21    |          g1  |clock_generator_behavorial_134 |     8|
|22    |        r7    |ring_loop_128                  |     9|
|23    |          g1  |clock_generator_behavorial_133 |     8|
|24    |        r8    |ring_loop_129                  |     9|
|25    |          g1  |clock_generator_behavorial_132 |     8|
|26    |        r9    |ring_loop_130                  |     9|
|27    |          g1  |clock_generator_behavorial_131 |     8|
|28    |    N2        |Node_0                         |   264|
|29    |      N1      |CORE_95                        |   114|
|30    |        G0    |GATEWAY_117                    |    31|
|31    |        MEM0  |Memory_118                     |    53|
|32    |      R1      |TRNG_10bit_96                  |    90|
|33    |        r0    |ring_loop_97                   |     9|
|34    |          g1  |clock_generator_behavorial_116 |     8|
|35    |        r1    |ring_loop_98                   |     9|
|36    |          g1  |clock_generator_behavorial_115 |     8|
|37    |        r2    |ring_loop_99                   |     9|
|38    |          g1  |clock_generator_behavorial_114 |     8|
|39    |        r3    |ring_loop_100                  |     9|
|40    |          g1  |clock_generator_behavorial_113 |     8|
|41    |        r4    |ring_loop_101                  |     9|
|42    |          g1  |clock_generator_behavorial_112 |     8|
|43    |        r5    |ring_loop_102                  |     9|
|44    |          g1  |clock_generator_behavorial_111 |     8|
|45    |        r6    |ring_loop_103                  |     9|
|46    |          g1  |clock_generator_behavorial_110 |     8|
|47    |        r7    |ring_loop_104                  |     9|
|48    |          g1  |clock_generator_behavorial_109 |     8|
|49    |        r8    |ring_loop_105                  |     9|
|50    |          g1  |clock_generator_behavorial_108 |     8|
|51    |        r9    |ring_loop_106                  |     9|
|52    |          g1  |clock_generator_behavorial_107 |     8|
|53    |    N3        |Node_1                         |   666|
|54    |      N1      |CORE_71                        |   516|
|55    |        G0    |GATEWAY_93                     |    37|
|56    |        MEM0  |Memory_94                      |   449|
|57    |      R1      |TRNG_10bit_72                  |    90|
|58    |        r0    |ring_loop_73                   |     9|
|59    |          g1  |clock_generator_behavorial_92  |     8|
|60    |        r1    |ring_loop_74                   |     9|
|61    |          g1  |clock_generator_behavorial_91  |     8|
|62    |        r2    |ring_loop_75                   |     9|
|63    |          g1  |clock_generator_behavorial_90  |     8|
|64    |        r3    |ring_loop_76                   |     9|
|65    |          g1  |clock_generator_behavorial_89  |     8|
|66    |        r4    |ring_loop_77                   |     9|
|67    |          g1  |clock_generator_behavorial_88  |     8|
|68    |        r5    |ring_loop_78                   |     9|
|69    |          g1  |clock_generator_behavorial_87  |     8|
|70    |        r6    |ring_loop_79                   |     9|
|71    |          g1  |clock_generator_behavorial_86  |     8|
|72    |        r7    |ring_loop_80                   |     9|
|73    |          g1  |clock_generator_behavorial_85  |     8|
|74    |        r8    |ring_loop_81                   |     9|
|75    |          g1  |clock_generator_behavorial_84  |     8|
|76    |        r9    |ring_loop_82                   |     9|
|77    |          g1  |clock_generator_behavorial_83  |     8|
|78    |    N4        |Node_2                         |   676|
|79    |      N1      |CORE_47                        |   526|
|80    |        G0    |GATEWAY_69                     |    47|
|81    |        MEM0  |Memory_70                      |   449|
|82    |      R1      |TRNG_10bit_48                  |    90|
|83    |        r0    |ring_loop_49                   |     9|
|84    |          g1  |clock_generator_behavorial_68  |     8|
|85    |        r1    |ring_loop_50                   |     9|
|86    |          g1  |clock_generator_behavorial_67  |     8|
|87    |        r2    |ring_loop_51                   |     9|
|88    |          g1  |clock_generator_behavorial_66  |     8|
|89    |        r3    |ring_loop_52                   |     9|
|90    |          g1  |clock_generator_behavorial_65  |     8|
|91    |        r4    |ring_loop_53                   |     9|
|92    |          g1  |clock_generator_behavorial_64  |     8|
|93    |        r5    |ring_loop_54                   |     9|
|94    |          g1  |clock_generator_behavorial_63  |     8|
|95    |        r6    |ring_loop_55                   |     9|
|96    |          g1  |clock_generator_behavorial_62  |     8|
|97    |        r7    |ring_loop_56                   |     9|
|98    |          g1  |clock_generator_behavorial_61  |     8|
|99    |        r8    |ring_loop_57                   |     9|
|100   |          g1  |clock_generator_behavorial_60  |     8|
|101   |        r9    |ring_loop_58                   |     9|
|102   |          g1  |clock_generator_behavorial_59  |     8|
|103   |    N5        |Node_3                         |   666|
|104   |      N1      |CORE_23                        |   516|
|105   |        G0    |GATEWAY_45                     |    37|
|106   |        MEM0  |Memory_46                      |   449|
|107   |      R1      |TRNG_10bit_24                  |    90|
|108   |        r0    |ring_loop_25                   |     9|
|109   |          g1  |clock_generator_behavorial_44  |     8|
|110   |        r1    |ring_loop_26                   |     9|
|111   |          g1  |clock_generator_behavorial_43  |     8|
|112   |        r2    |ring_loop_27                   |     9|
|113   |          g1  |clock_generator_behavorial_42  |     8|
|114   |        r3    |ring_loop_28                   |     9|
|115   |          g1  |clock_generator_behavorial_41  |     8|
|116   |        r4    |ring_loop_29                   |     9|
|117   |          g1  |clock_generator_behavorial_40  |     8|
|118   |        r5    |ring_loop_30                   |     9|
|119   |          g1  |clock_generator_behavorial_39  |     8|
|120   |        r6    |ring_loop_31                   |     9|
|121   |          g1  |clock_generator_behavorial_38  |     8|
|122   |        r7    |ring_loop_32                   |     9|
|123   |          g1  |clock_generator_behavorial_37  |     8|
|124   |        r8    |ring_loop_33                   |     9|
|125   |          g1  |clock_generator_behavorial_36  |     8|
|126   |        r9    |ring_loop_34                   |     9|
|127   |          g1  |clock_generator_behavorial_35  |     8|
|128   |    N6        |Node_4                         |   654|
|129   |      N1      |CORE                           |   504|
|130   |        G0    |GATEWAY                        |    34|
|131   |        MEM0  |Memory                         |   450|
|132   |      R1      |TRNG_10bit                     |    90|
|133   |        r0    |ring_loop                      |     9|
|134   |          g1  |clock_generator_behavorial_22  |     8|
|135   |        r1    |ring_loop_5                    |     9|
|136   |          g1  |clock_generator_behavorial_21  |     8|
|137   |        r2    |ring_loop_6                    |     9|
|138   |          g1  |clock_generator_behavorial_20  |     8|
|139   |        r3    |ring_loop_7                    |     9|
|140   |          g1  |clock_generator_behavorial_19  |     8|
|141   |        r4    |ring_loop_8                    |     9|
|142   |          g1  |clock_generator_behavorial_18  |     8|
|143   |        r5    |ring_loop_9                    |     9|
|144   |          g1  |clock_generator_behavorial_17  |     8|
|145   |        r6    |ring_loop_10                   |     9|
|146   |          g1  |clock_generator_behavorial_16  |     8|
|147   |        r7    |ring_loop_11                   |     9|
|148   |          g1  |clock_generator_behavorial_15  |     8|
|149   |        r8    |ring_loop_12                   |     9|
|150   |          g1  |clock_generator_behavorial_14  |     8|
|151   |        r9    |ring_loop_13                   |     9|
|152   |          g1  |clock_generator_behavorial     |     8|
|153   |  programmeur |prog                           |    71|
|154   |  vip_moy1    |VIP_moy__xdcDup__1             |   392|
|155   |  vip_moy2    |VIP_moy                        |   392|
+------+--------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1587.027 ; gain = 470.855 ; free physical = 4221 ; free virtual = 15966
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 946 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1587.027 ; gain = 125.910 ; free physical = 4279 ; free virtual = 16025
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1587.031 ; gain = 470.855 ; free physical = 4281 ; free virtual = 16027
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1404 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1296 instances were transformed.
  LD => LDCE: 1296 instances

269 Infos, 436 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1588.023 ; gain = 487.434 ; free physical = 4250 ; free virtual = 15996
INFO: [Common 17-1381] The checkpoint '/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.runs/synth_1/FPBN_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1612.039 ; gain = 0.000 ; free physical = 4250 ; free virtual = 15996
INFO: [Common 17-206] Exiting Vivado at Mon Jan 22 16:55:43 2018...
