Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr 20 18:01:04 2020
| Host         : KomaroKomp running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    99 |
|    Minimum number of control sets                        |    99 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   101 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    99 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |    87 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              76 |           43 |
| No           | No                    | Yes                    |             442 |          140 |
| No           | Yes                   | No                     |              16 |           16 |
| Yes          | No                    | No                     |              12 |            3 |
| Yes          | No                    | Yes                    |             121 |           39 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                         Enable Signal                        |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+----------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[4]_2[0]                                | system_reset/rst                                     |                1 |              2 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | uart_fifo_0/uart_core_0/tx_0/count_n                         | system_reset/rst                                     |                1 |              4 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | uart_fifo_0/ugen1.uart_fifo_rx_0/count[3]_i_1__0_n_0         | system_reset/rst                                     |                1 |              4 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | uart_fifo_0/ugen1.uart_fifo_tx_0/count[3]_i_1_n_0            | system_reset/rst                                     |                1 |              4 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/E[0]                                             | system_reset/rst                                     |                2 |              7 |
|  ledseg_0/timer/c_c_reg[0]_0                       |                                                              |                                                      |                6 |              8 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | uart_fifo_0/uart_core_0/tx_0/ctr_n                           | system_reset/rst                                     |                2 |              8 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | uart_fifo_0/uart_core_0/tx_0/di_n_0                          | system_reset/rst                                     |                1 |              8 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | uart_fifo_0/uart_core_0/rx_0/ctr_c[7]_i_1__0_n_0             | system_reset/rst                                     |                4 |              8 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | system_reset/rst                                             |                                                      |                3 |             12 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | timer_0/count[0]_i_1__1_n_0                                  | system_reset/rst                                     |                4 |             13 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[3]_1[0]                                | system_reset/rst                                     |                3 |             15 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5_i_1__0_n_0 |                                                      |                2 |             16 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | uart_fifo_0/uart_core_0/p_0_in                               |                                                      |                2 |             16 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/io_write.uart_clock_rx_we_reg                    | system_reset/rst                                     |                6 |             16 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[2]_2[0]                                | system_reset/rst                                     |                5 |             16 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[2]_1[0]                                | system_reset/rst                                     |                8 |             16 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 |                                                              | core_0/h2_0/tos_c_reg[14]_0                          |               16 |             16 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 |                                                              | sw_debouncer/debouncer[4].d_instance/rst_reg_n_0     |                4 |             19 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 |                                                              | sw_debouncer/debouncer[5].d_instance/rst_reg_n_0     |                5 |             19 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 |                                                              | sw_debouncer/debouncer[6].d_instance/rst_reg_n_0     |                4 |             19 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 |                                                              | sw_debouncer/debouncer[7].d_instance/rst             |                5 |             19 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 |                                                              | sw_debouncer/debouncer[2].d_instance/rst_reg_n_0     |                4 |             19 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 |                                                              | sw_debouncer/debouncer[1].d_instance/rst_reg_n_0     |                4 |             19 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 |                                                              | sw_debouncer/debouncer[3].d_instance/rst_reg_n_0     |                4 |             19 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 |                                                              | button_debouncer/debouncer[4].d_instance/rst         |                4 |             19 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 |                                                              | button_debouncer/debouncer[3].d_instance/rst_reg_n_0 |                4 |             19 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 |                                                              | sw_debouncer/debouncer[0].d_instance/rst_reg_n_0     |                5 |             19 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 |                                                              | button_debouncer/debouncer[2].d_instance/rst_reg_n_0 |                4 |             19 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 |                                                              | button_debouncer/debouncer[1].d_instance/rst_reg_n_0 |                5 |             19 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 |                                                              | button_debouncer/debouncer[0].d_instance/rst_reg_n_0 |                6 |             19 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/mem_h2_0/dstk_we                                      |                                                      |                6 |             24 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/rstk_we                                          |                                                      |                6 |             24 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[10]_2                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[10]_4                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[10]_8                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[10]_9                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[10]_3                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[11]_0                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[11]_1                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[10]_11                                 |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[11]_2                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[11]_3                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[11]_6                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[13]_4                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[11]_5                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[15]_2                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[12]_7                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[15]_3                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[8]_0                                   |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[8]_1                                   |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[13]_5                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[12]_5                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[12]_3                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[8]_11                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[8]_13                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[12]_8                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[12]_2                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[8]_10                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[8]_12                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[13]_0                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[8]_14                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[13]_6                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[8]_15                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[12]_9                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[13]_3                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[13]_1                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[11]_4                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[13]_7                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[12]_6                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[12]_1                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[12]_4                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[13]_2                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[9]_5                                   |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[8]_7                                   |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[9]_9                                   |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[9]_2                                   |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[9]_8                                   |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[9]_3                                   |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[9]_6                                   |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[9]_12                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[8]_2                                   |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[8]_6                                   |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[9]_11                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[8]_4                                   |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[9]_1                                   |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[9]_4                                   |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[9]_7                                   |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[8]_8                                   |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[8]_3                                   |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[9]_10                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[8]_9                                   |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[10]_10                                 |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[10]_5                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[10]_6                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[10]_7                                  |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 | core_0/h2_0/tos_c_reg[8]_5                                   |                                                      |               16 |             64 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 |                                                              |                                                      |               37 |             68 |
|  clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1 |                                                              | system_reset/rst                                     |               82 |            195 |
+----------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------+----------------+


