<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Parameters</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part206.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part208.htm">Next &gt;</a></p><p class="s25" style="padding-top: 18pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark245">&zwnj;</a>Parameters<a name="bookmark414">&zwnj;</a></p><p class="s18" style="padding-top: 8pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Table 167: <span class="h4">ACX_MLP72_INT Parameters</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:6.375pt" cellspacing="0"><tr style="height:29pt"><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s55" style="padding-left: 28pt;text-indent: 0pt;text-align: left;">Parameter</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s55" style="padding-top: 5pt;padding-left: 18pt;padding-right: 10pt;text-indent: -7pt;line-height: 106%;text-align: left;">Supported Values</p></td><td style="width:40pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s55" style="padding-top: 5pt;padding-left: 10pt;padding-right: 8pt;text-indent: -3pt;line-height: 106%;text-align: left;">Default Value</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s55" style="text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:39pt"><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">clk_polarity</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">&quot;rise&quot;, &quot;fall&quot;</p></td><td style="width:40pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">&quot;rise&quot;</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;padding-right: 143pt;text-indent: 0pt;line-height: 130%;text-align: left;">Determines which edge of the input clock to use: &quot;rise&quot; – rising edge of clock.</p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;line-height: 6pt;text-align: left;">&quot;fall&quot; – falling edge of clock.</p></td></tr><tr style="height:21pt"><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">operand_width</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">3, 4, 6, 7, 8, 16</p></td><td style="width:40pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">8</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Determines the width of the <span class="s56">a </span>and <span class="s56">b </span>input operands.</p></td></tr><tr style="height:65pt"><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">number_format</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">0, 1, 2, 3, 4</p></td><td style="width:40pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Determines the format of the input operands and the output result:</p><p class="s57" style="padding-top: 2pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">0 – unsigned (only supported for operand_width of 8 and 16).</p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1 – signed two&#39;s complement.</p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">2 – signed-magnitude (only supported for operand_width of 8 or less).</p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">3 – unsigned &quot;A&quot; input with signed &quot;B&quot; input (only supported for operand_width of 16).</p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">4 – signed &quot;A&quot; input with unsigned &quot;B&quot; input (only supported for operand_width of 16).</p></td></tr><tr style="height:39pt"><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">accumulator_enable</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">0, 1</p></td><td style="width:40pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Controls whether or not the optional accumulator is enabled:</p><p class="s57" style="padding-top: 2pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">0 – accumulator is not enabled.</p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1 – accumulator is enabled.</p></td></tr><tr style="height:39pt"><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;line-height: 112%;text-align: left;">inreg_enable reg_enable outreg_enable</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">0, 1</p></td><td style="width:40pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">0</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Controls whether or not the input register, intermediate registers and output register is enabled:</p><p class="s57" style="padding-top: 2pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">0 – disable the register.</p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1 – enable the register. Results in extra latency.</p></td></tr><tr style="height:75pt"><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">inreg_sr_assertion</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;line-height: 106%;text-align: left;">&quot;clocked&quot;, &quot;unclocked&quot;</p></td><td style="width:40pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">&quot;clocked&quot;</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;padding-right: 6pt;text-indent: 0pt;line-height: 106%;text-align: left;">Controls whether the assertion of the reset of the input registers is synchronous or asynchronous with respect to the <span class="s56">clk </span>input:</p><p class="s57" style="padding-top: 1pt;padding-left: 4pt;padding-right: 6pt;text-indent: 0pt;text-align: left;">&quot;clocked&quot; – synchronous reset; the register is reset upon the next rising edge of the clock when the associated <span class="s56">rstn </span>signal is asserted low. This mode is supported for all <span class="s56">operand_widths</span>. &quot;unclocked&quot; – asynchronous reset. The register is reset immediately when the associated <span class="s56">rstn </span><a href="part211.htm#bookmark418" style=" color: #303030; font-family:Arial, sans-serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 7pt;">signal is asserted low. See the section, </a><span style=" color: #007D39;">Asynchronous Reset Rules, (see page 156) </span>for more details.</p></td></tr><tr style="height:66pt"><td style="width:91pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">outreg_sr_assertion</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;line-height: 106%;text-align: left;">&quot;clocked&quot;, &quot;unclocked&quot;</p></td><td style="width:40pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">&quot;clocked&quot;</p></td><td style="width:312pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;padding-right: 14pt;text-indent: 0pt;line-height: 106%;text-align: left;">Controls whether the assertion of the reset of the output registers is synchronous or asynchronous with respect to the <span class="s56">clk </span>input:</p><p class="s57" style="padding-top: 1pt;padding-left: 4pt;padding-right: 6pt;text-indent: 0pt;line-height: 106%;text-align: left;">&quot;clocked&quot; – synchronous reset. The register is reset upon the next rising edge of the clock when the associated <span class="s56">rstn </span>signal is asserted low.</p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;line-height: 8pt;text-align: left;">&quot;unclocked&quot; – asynchronous reset. The register is reset immediately when the associated <span class="s56">rstn</span></p><p class="s57" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">signal is asserted low.</p></td></tr></table><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part206.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part208.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
