# üñ•Ô∏è RISC-V SoC Tapeout Program ‚Äì VSD Edition  

<div align="center">

[![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv)](https://riscv.org/)  
[![VSD](https://img.shields.io/badge/VSD%20Program-OpenSource-orange?style=for-the-badge)](https://vsdiat.vlsisystemdesign.com/)  
![Participants](https://img.shields.io/badge/Participants-3500%2B-brightgreen?style=for-the-badge)  
![India](https://img.shields.io/badge/Proudly%20from-India-saffron?style=for-the-badge&logo=data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMjQiIGhlaWdodD0iMjQiIHZpZXdCb3g9IjAgMCAyNCAyNCIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KPHJlY3Qgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRjk5MzMiLz4KPHJlY3QgeT0iOCIgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRkZGRkYiLz4KPHJlY3QgeT0iMTYiIHdpZHRoPSIyNCIgaGVpZ2h0PSI4IiBmaWxsPSIjMTM4ODA4Ii8+Cjwvc3ZnPgo=)

</div>  

---

Welcome to my repository documenting the **RISC-V SoC Reference Tapeout Program by VSD** üöÄ  
Here I‚Äôll share my **weekly tasks, learnings, and progress** as part of this national-level open-source initiative.  

> üèóÔ∏è The program focuses on designing a complete **System-on-Chip (SoC)** ‚Äì starting from RTL coding and simulation to layout generation (GDSII) ‚Äì using only open-source EDA tools.  

It is part of **India‚Äôs largest collaborative RISC-V initiative**, bringing together **3500+ contributors** to strengthen the semiconductor ecosystem.  

---

## üìÖ Week 0 ‚Äî Environment Setup  

| Task | Details | Status |
|------|----------|---------|
| [**Task 0**](Week0/Task0/README.md) | ‚öôÔ∏è Installed and validated **Icarus Verilog**, **Yosys**, and **GTKWave** for simulation & synthesis | ‚úÖ Completed |

### ‚ú® Highlights from Week 0  
- Successfully installed and verified **essential open-source EDA tools**.  
- Understood the importance of a **clean environment setup** before RTL-to-GDSII flow.  
- Got my system ready for further **chip design experiments**.  

---

## üôå Acknowledgments  

I am grateful to **[Kunal Ghosh](https://github.com/kunalg123)** and the **VLSI System Design (VSD)** team for enabling this one-of-a-kind program.  

Special thanks to the supporting organizations:  
- **RISC-V International**  
- **India Semiconductor Mission (ISM)**  
- **VLSI Society of India (VSI)**  
- **[Efabless](https://github.com/efabless)**  

---

## üìä Weekly Progress  

[![Week0](https://img.shields.io/badge/Week%200-Setup%20Complete-success?style=flat-square)](Week0)  
![Week 1](https://img.shields.io/badge/Week%201-In%20Progress-lightgrey?style=flat-square)  
![Week 2](https://img.shields.io/badge/Week%202-Upcoming-lightgrey?style=flat-square)  

---

## üîó Program Resources  

[![VSD Website](https://img.shields.io/badge/VSD-Website-blue?style=flat-square)](https://vsdiat.vlsisystemdesign.com/)  
[![RISC-V](https://img.shields.io/badge/RISC--V-International-green?style=flat-square)](https://riscv.org/)  
[![Efabless](https://img.shields.io/badge/Efabless-Platform-orange?style=flat-square)](https://efabless.com/)  

---
