
Weerstation-Release-Code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b42c  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006c0  0800b4f0  0800b4f0  0001b4f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bbb0  0800bbb0  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800bbb0  0800bbb0  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800bbb0  0800bbb0  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bbb0  0800bbb0  0001bbb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bbb4  0800bbb4  0001bbb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800bbb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000014ac  200001e0  0800bd98  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000168c  0800bd98  0002168c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c6c5  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003b1a  00000000  00000000  0003c8cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001680  00000000  00000000  000403e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001498  00000000  00000000  00041a68  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00011a72  00000000  00000000  00042f00  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00013d7d  00000000  00000000  00054972  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0005d1e5  00000000  00000000  000686ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c58d4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a5c  00000000  00000000  000c5950  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001e0 	.word	0x200001e0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800b4d4 	.word	0x0800b4d4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e4 	.word	0x200001e4
 8000104:	0800b4d4 	.word	0x0800b4d4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	; 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	; 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <__aeabi_cdrcmple>:
 8000418:	4684      	mov	ip, r0
 800041a:	1c10      	adds	r0, r2, #0
 800041c:	4662      	mov	r2, ip
 800041e:	468c      	mov	ip, r1
 8000420:	1c19      	adds	r1, r3, #0
 8000422:	4663      	mov	r3, ip
 8000424:	e000      	b.n	8000428 <__aeabi_cdcmpeq>
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdcmpeq>:
 8000428:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800042a:	f000 fef1 	bl	8001210 <__ledf2>
 800042e:	2800      	cmp	r0, #0
 8000430:	d401      	bmi.n	8000436 <__aeabi_cdcmpeq+0xe>
 8000432:	2100      	movs	r1, #0
 8000434:	42c8      	cmn	r0, r1
 8000436:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000438 <__aeabi_dcmpeq>:
 8000438:	b510      	push	{r4, lr}
 800043a:	f000 fe49 	bl	80010d0 <__eqdf2>
 800043e:	4240      	negs	r0, r0
 8000440:	3001      	adds	r0, #1
 8000442:	bd10      	pop	{r4, pc}

08000444 <__aeabi_dcmplt>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f000 fee3 	bl	8001210 <__ledf2>
 800044a:	2800      	cmp	r0, #0
 800044c:	db01      	blt.n	8000452 <__aeabi_dcmplt+0xe>
 800044e:	2000      	movs	r0, #0
 8000450:	bd10      	pop	{r4, pc}
 8000452:	2001      	movs	r0, #1
 8000454:	bd10      	pop	{r4, pc}
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__aeabi_dcmple>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 fed9 	bl	8001210 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	dd01      	ble.n	8000466 <__aeabi_dcmple+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmpgt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 fe6b 	bl	8001148 <__gedf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dc01      	bgt.n	800047a <__aeabi_dcmpgt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpge>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 fe61 	bl	8001148 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	da01      	bge.n	800048e <__aeabi_dcmpge+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dadd>:
 8000494:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000496:	464f      	mov	r7, r9
 8000498:	4646      	mov	r6, r8
 800049a:	46d6      	mov	lr, sl
 800049c:	000c      	movs	r4, r1
 800049e:	0309      	lsls	r1, r1, #12
 80004a0:	b5c0      	push	{r6, r7, lr}
 80004a2:	0a49      	lsrs	r1, r1, #9
 80004a4:	0f47      	lsrs	r7, r0, #29
 80004a6:	005e      	lsls	r6, r3, #1
 80004a8:	4339      	orrs	r1, r7
 80004aa:	031f      	lsls	r7, r3, #12
 80004ac:	0fdb      	lsrs	r3, r3, #31
 80004ae:	469c      	mov	ip, r3
 80004b0:	0065      	lsls	r5, r4, #1
 80004b2:	0a7b      	lsrs	r3, r7, #9
 80004b4:	0f57      	lsrs	r7, r2, #29
 80004b6:	431f      	orrs	r7, r3
 80004b8:	0d6d      	lsrs	r5, r5, #21
 80004ba:	0fe4      	lsrs	r4, r4, #31
 80004bc:	0d76      	lsrs	r6, r6, #21
 80004be:	46a1      	mov	r9, r4
 80004c0:	00c0      	lsls	r0, r0, #3
 80004c2:	46b8      	mov	r8, r7
 80004c4:	00d2      	lsls	r2, r2, #3
 80004c6:	1bab      	subs	r3, r5, r6
 80004c8:	4564      	cmp	r4, ip
 80004ca:	d07b      	beq.n	80005c4 <__aeabi_dadd+0x130>
 80004cc:	2b00      	cmp	r3, #0
 80004ce:	dd5f      	ble.n	8000590 <__aeabi_dadd+0xfc>
 80004d0:	2e00      	cmp	r6, #0
 80004d2:	d000      	beq.n	80004d6 <__aeabi_dadd+0x42>
 80004d4:	e0a4      	b.n	8000620 <__aeabi_dadd+0x18c>
 80004d6:	003e      	movs	r6, r7
 80004d8:	4316      	orrs	r6, r2
 80004da:	d100      	bne.n	80004de <__aeabi_dadd+0x4a>
 80004dc:	e112      	b.n	8000704 <__aeabi_dadd+0x270>
 80004de:	1e5e      	subs	r6, r3, #1
 80004e0:	2e00      	cmp	r6, #0
 80004e2:	d000      	beq.n	80004e6 <__aeabi_dadd+0x52>
 80004e4:	e19e      	b.n	8000824 <__aeabi_dadd+0x390>
 80004e6:	1a87      	subs	r7, r0, r2
 80004e8:	4643      	mov	r3, r8
 80004ea:	42b8      	cmp	r0, r7
 80004ec:	4180      	sbcs	r0, r0
 80004ee:	2501      	movs	r5, #1
 80004f0:	1ac9      	subs	r1, r1, r3
 80004f2:	4240      	negs	r0, r0
 80004f4:	1a09      	subs	r1, r1, r0
 80004f6:	020b      	lsls	r3, r1, #8
 80004f8:	d400      	bmi.n	80004fc <__aeabi_dadd+0x68>
 80004fa:	e131      	b.n	8000760 <__aeabi_dadd+0x2cc>
 80004fc:	0249      	lsls	r1, r1, #9
 80004fe:	0a4e      	lsrs	r6, r1, #9
 8000500:	2e00      	cmp	r6, #0
 8000502:	d100      	bne.n	8000506 <__aeabi_dadd+0x72>
 8000504:	e16e      	b.n	80007e4 <__aeabi_dadd+0x350>
 8000506:	0030      	movs	r0, r6
 8000508:	f001 fe38 	bl	800217c <__clzsi2>
 800050c:	0003      	movs	r3, r0
 800050e:	3b08      	subs	r3, #8
 8000510:	2b1f      	cmp	r3, #31
 8000512:	dd00      	ble.n	8000516 <__aeabi_dadd+0x82>
 8000514:	e161      	b.n	80007da <__aeabi_dadd+0x346>
 8000516:	2220      	movs	r2, #32
 8000518:	0039      	movs	r1, r7
 800051a:	1ad2      	subs	r2, r2, r3
 800051c:	409e      	lsls	r6, r3
 800051e:	40d1      	lsrs	r1, r2
 8000520:	409f      	lsls	r7, r3
 8000522:	430e      	orrs	r6, r1
 8000524:	429d      	cmp	r5, r3
 8000526:	dd00      	ble.n	800052a <__aeabi_dadd+0x96>
 8000528:	e151      	b.n	80007ce <__aeabi_dadd+0x33a>
 800052a:	1b5d      	subs	r5, r3, r5
 800052c:	1c6b      	adds	r3, r5, #1
 800052e:	2b1f      	cmp	r3, #31
 8000530:	dd00      	ble.n	8000534 <__aeabi_dadd+0xa0>
 8000532:	e17c      	b.n	800082e <__aeabi_dadd+0x39a>
 8000534:	2120      	movs	r1, #32
 8000536:	1ac9      	subs	r1, r1, r3
 8000538:	003d      	movs	r5, r7
 800053a:	0030      	movs	r0, r6
 800053c:	408f      	lsls	r7, r1
 800053e:	4088      	lsls	r0, r1
 8000540:	40dd      	lsrs	r5, r3
 8000542:	1e79      	subs	r1, r7, #1
 8000544:	418f      	sbcs	r7, r1
 8000546:	0031      	movs	r1, r6
 8000548:	2207      	movs	r2, #7
 800054a:	4328      	orrs	r0, r5
 800054c:	40d9      	lsrs	r1, r3
 800054e:	2500      	movs	r5, #0
 8000550:	4307      	orrs	r7, r0
 8000552:	403a      	ands	r2, r7
 8000554:	2a00      	cmp	r2, #0
 8000556:	d009      	beq.n	800056c <__aeabi_dadd+0xd8>
 8000558:	230f      	movs	r3, #15
 800055a:	403b      	ands	r3, r7
 800055c:	2b04      	cmp	r3, #4
 800055e:	d005      	beq.n	800056c <__aeabi_dadd+0xd8>
 8000560:	1d3b      	adds	r3, r7, #4
 8000562:	42bb      	cmp	r3, r7
 8000564:	41bf      	sbcs	r7, r7
 8000566:	427f      	negs	r7, r7
 8000568:	19c9      	adds	r1, r1, r7
 800056a:	001f      	movs	r7, r3
 800056c:	020b      	lsls	r3, r1, #8
 800056e:	d400      	bmi.n	8000572 <__aeabi_dadd+0xde>
 8000570:	e226      	b.n	80009c0 <__aeabi_dadd+0x52c>
 8000572:	1c6a      	adds	r2, r5, #1
 8000574:	4bc6      	ldr	r3, [pc, #792]	; (8000890 <__aeabi_dadd+0x3fc>)
 8000576:	0555      	lsls	r5, r2, #21
 8000578:	0d6d      	lsrs	r5, r5, #21
 800057a:	429a      	cmp	r2, r3
 800057c:	d100      	bne.n	8000580 <__aeabi_dadd+0xec>
 800057e:	e106      	b.n	800078e <__aeabi_dadd+0x2fa>
 8000580:	4ac4      	ldr	r2, [pc, #784]	; (8000894 <__aeabi_dadd+0x400>)
 8000582:	08ff      	lsrs	r7, r7, #3
 8000584:	400a      	ands	r2, r1
 8000586:	0753      	lsls	r3, r2, #29
 8000588:	0252      	lsls	r2, r2, #9
 800058a:	433b      	orrs	r3, r7
 800058c:	0b12      	lsrs	r2, r2, #12
 800058e:	e08e      	b.n	80006ae <__aeabi_dadd+0x21a>
 8000590:	2b00      	cmp	r3, #0
 8000592:	d000      	beq.n	8000596 <__aeabi_dadd+0x102>
 8000594:	e0b8      	b.n	8000708 <__aeabi_dadd+0x274>
 8000596:	1c6b      	adds	r3, r5, #1
 8000598:	055b      	lsls	r3, r3, #21
 800059a:	0d5b      	lsrs	r3, r3, #21
 800059c:	2b01      	cmp	r3, #1
 800059e:	dc00      	bgt.n	80005a2 <__aeabi_dadd+0x10e>
 80005a0:	e130      	b.n	8000804 <__aeabi_dadd+0x370>
 80005a2:	1a87      	subs	r7, r0, r2
 80005a4:	4643      	mov	r3, r8
 80005a6:	42b8      	cmp	r0, r7
 80005a8:	41b6      	sbcs	r6, r6
 80005aa:	1acb      	subs	r3, r1, r3
 80005ac:	4276      	negs	r6, r6
 80005ae:	1b9e      	subs	r6, r3, r6
 80005b0:	0233      	lsls	r3, r6, #8
 80005b2:	d500      	bpl.n	80005b6 <__aeabi_dadd+0x122>
 80005b4:	e14c      	b.n	8000850 <__aeabi_dadd+0x3bc>
 80005b6:	003b      	movs	r3, r7
 80005b8:	4333      	orrs	r3, r6
 80005ba:	d1a1      	bne.n	8000500 <__aeabi_dadd+0x6c>
 80005bc:	2200      	movs	r2, #0
 80005be:	2400      	movs	r4, #0
 80005c0:	2500      	movs	r5, #0
 80005c2:	e070      	b.n	80006a6 <__aeabi_dadd+0x212>
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	dc00      	bgt.n	80005ca <__aeabi_dadd+0x136>
 80005c8:	e0e5      	b.n	8000796 <__aeabi_dadd+0x302>
 80005ca:	2e00      	cmp	r6, #0
 80005cc:	d100      	bne.n	80005d0 <__aeabi_dadd+0x13c>
 80005ce:	e083      	b.n	80006d8 <__aeabi_dadd+0x244>
 80005d0:	4eaf      	ldr	r6, [pc, #700]	; (8000890 <__aeabi_dadd+0x3fc>)
 80005d2:	42b5      	cmp	r5, r6
 80005d4:	d060      	beq.n	8000698 <__aeabi_dadd+0x204>
 80005d6:	2680      	movs	r6, #128	; 0x80
 80005d8:	0436      	lsls	r6, r6, #16
 80005da:	4337      	orrs	r7, r6
 80005dc:	46b8      	mov	r8, r7
 80005de:	2b38      	cmp	r3, #56	; 0x38
 80005e0:	dc00      	bgt.n	80005e4 <__aeabi_dadd+0x150>
 80005e2:	e13e      	b.n	8000862 <__aeabi_dadd+0x3ce>
 80005e4:	4643      	mov	r3, r8
 80005e6:	4313      	orrs	r3, r2
 80005e8:	001f      	movs	r7, r3
 80005ea:	1e7a      	subs	r2, r7, #1
 80005ec:	4197      	sbcs	r7, r2
 80005ee:	183f      	adds	r7, r7, r0
 80005f0:	4287      	cmp	r7, r0
 80005f2:	4180      	sbcs	r0, r0
 80005f4:	4240      	negs	r0, r0
 80005f6:	1809      	adds	r1, r1, r0
 80005f8:	020b      	lsls	r3, r1, #8
 80005fa:	d400      	bmi.n	80005fe <__aeabi_dadd+0x16a>
 80005fc:	e0b0      	b.n	8000760 <__aeabi_dadd+0x2cc>
 80005fe:	4ba4      	ldr	r3, [pc, #656]	; (8000890 <__aeabi_dadd+0x3fc>)
 8000600:	3501      	adds	r5, #1
 8000602:	429d      	cmp	r5, r3
 8000604:	d100      	bne.n	8000608 <__aeabi_dadd+0x174>
 8000606:	e0c3      	b.n	8000790 <__aeabi_dadd+0x2fc>
 8000608:	4aa2      	ldr	r2, [pc, #648]	; (8000894 <__aeabi_dadd+0x400>)
 800060a:	087b      	lsrs	r3, r7, #1
 800060c:	400a      	ands	r2, r1
 800060e:	2101      	movs	r1, #1
 8000610:	400f      	ands	r7, r1
 8000612:	431f      	orrs	r7, r3
 8000614:	0851      	lsrs	r1, r2, #1
 8000616:	07d3      	lsls	r3, r2, #31
 8000618:	2207      	movs	r2, #7
 800061a:	431f      	orrs	r7, r3
 800061c:	403a      	ands	r2, r7
 800061e:	e799      	b.n	8000554 <__aeabi_dadd+0xc0>
 8000620:	4e9b      	ldr	r6, [pc, #620]	; (8000890 <__aeabi_dadd+0x3fc>)
 8000622:	42b5      	cmp	r5, r6
 8000624:	d038      	beq.n	8000698 <__aeabi_dadd+0x204>
 8000626:	2680      	movs	r6, #128	; 0x80
 8000628:	0436      	lsls	r6, r6, #16
 800062a:	4337      	orrs	r7, r6
 800062c:	46b8      	mov	r8, r7
 800062e:	2b38      	cmp	r3, #56	; 0x38
 8000630:	dd00      	ble.n	8000634 <__aeabi_dadd+0x1a0>
 8000632:	e0dc      	b.n	80007ee <__aeabi_dadd+0x35a>
 8000634:	2b1f      	cmp	r3, #31
 8000636:	dc00      	bgt.n	800063a <__aeabi_dadd+0x1a6>
 8000638:	e130      	b.n	800089c <__aeabi_dadd+0x408>
 800063a:	001e      	movs	r6, r3
 800063c:	4647      	mov	r7, r8
 800063e:	3e20      	subs	r6, #32
 8000640:	40f7      	lsrs	r7, r6
 8000642:	46bc      	mov	ip, r7
 8000644:	2b20      	cmp	r3, #32
 8000646:	d004      	beq.n	8000652 <__aeabi_dadd+0x1be>
 8000648:	2640      	movs	r6, #64	; 0x40
 800064a:	1af3      	subs	r3, r6, r3
 800064c:	4646      	mov	r6, r8
 800064e:	409e      	lsls	r6, r3
 8000650:	4332      	orrs	r2, r6
 8000652:	0017      	movs	r7, r2
 8000654:	4663      	mov	r3, ip
 8000656:	1e7a      	subs	r2, r7, #1
 8000658:	4197      	sbcs	r7, r2
 800065a:	431f      	orrs	r7, r3
 800065c:	e0cc      	b.n	80007f8 <__aeabi_dadd+0x364>
 800065e:	2b00      	cmp	r3, #0
 8000660:	d100      	bne.n	8000664 <__aeabi_dadd+0x1d0>
 8000662:	e204      	b.n	8000a6e <__aeabi_dadd+0x5da>
 8000664:	4643      	mov	r3, r8
 8000666:	4313      	orrs	r3, r2
 8000668:	d100      	bne.n	800066c <__aeabi_dadd+0x1d8>
 800066a:	e159      	b.n	8000920 <__aeabi_dadd+0x48c>
 800066c:	074b      	lsls	r3, r1, #29
 800066e:	08c0      	lsrs	r0, r0, #3
 8000670:	4318      	orrs	r0, r3
 8000672:	2380      	movs	r3, #128	; 0x80
 8000674:	08c9      	lsrs	r1, r1, #3
 8000676:	031b      	lsls	r3, r3, #12
 8000678:	4219      	tst	r1, r3
 800067a:	d008      	beq.n	800068e <__aeabi_dadd+0x1fa>
 800067c:	4645      	mov	r5, r8
 800067e:	08ed      	lsrs	r5, r5, #3
 8000680:	421d      	tst	r5, r3
 8000682:	d104      	bne.n	800068e <__aeabi_dadd+0x1fa>
 8000684:	4643      	mov	r3, r8
 8000686:	08d0      	lsrs	r0, r2, #3
 8000688:	0759      	lsls	r1, r3, #29
 800068a:	4308      	orrs	r0, r1
 800068c:	0029      	movs	r1, r5
 800068e:	0f42      	lsrs	r2, r0, #29
 8000690:	00c9      	lsls	r1, r1, #3
 8000692:	4d7f      	ldr	r5, [pc, #508]	; (8000890 <__aeabi_dadd+0x3fc>)
 8000694:	4311      	orrs	r1, r2
 8000696:	00c0      	lsls	r0, r0, #3
 8000698:	074b      	lsls	r3, r1, #29
 800069a:	08ca      	lsrs	r2, r1, #3
 800069c:	497c      	ldr	r1, [pc, #496]	; (8000890 <__aeabi_dadd+0x3fc>)
 800069e:	08c0      	lsrs	r0, r0, #3
 80006a0:	4303      	orrs	r3, r0
 80006a2:	428d      	cmp	r5, r1
 80006a4:	d068      	beq.n	8000778 <__aeabi_dadd+0x2e4>
 80006a6:	0312      	lsls	r2, r2, #12
 80006a8:	056d      	lsls	r5, r5, #21
 80006aa:	0b12      	lsrs	r2, r2, #12
 80006ac:	0d6d      	lsrs	r5, r5, #21
 80006ae:	2100      	movs	r1, #0
 80006b0:	0312      	lsls	r2, r2, #12
 80006b2:	0018      	movs	r0, r3
 80006b4:	0b13      	lsrs	r3, r2, #12
 80006b6:	0d0a      	lsrs	r2, r1, #20
 80006b8:	0512      	lsls	r2, r2, #20
 80006ba:	431a      	orrs	r2, r3
 80006bc:	4b76      	ldr	r3, [pc, #472]	; (8000898 <__aeabi_dadd+0x404>)
 80006be:	052d      	lsls	r5, r5, #20
 80006c0:	4013      	ands	r3, r2
 80006c2:	432b      	orrs	r3, r5
 80006c4:	005b      	lsls	r3, r3, #1
 80006c6:	07e4      	lsls	r4, r4, #31
 80006c8:	085b      	lsrs	r3, r3, #1
 80006ca:	4323      	orrs	r3, r4
 80006cc:	0019      	movs	r1, r3
 80006ce:	bc1c      	pop	{r2, r3, r4}
 80006d0:	4690      	mov	r8, r2
 80006d2:	4699      	mov	r9, r3
 80006d4:	46a2      	mov	sl, r4
 80006d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006d8:	003e      	movs	r6, r7
 80006da:	4316      	orrs	r6, r2
 80006dc:	d012      	beq.n	8000704 <__aeabi_dadd+0x270>
 80006de:	1e5e      	subs	r6, r3, #1
 80006e0:	2e00      	cmp	r6, #0
 80006e2:	d000      	beq.n	80006e6 <__aeabi_dadd+0x252>
 80006e4:	e100      	b.n	80008e8 <__aeabi_dadd+0x454>
 80006e6:	1887      	adds	r7, r0, r2
 80006e8:	4287      	cmp	r7, r0
 80006ea:	4180      	sbcs	r0, r0
 80006ec:	4441      	add	r1, r8
 80006ee:	4240      	negs	r0, r0
 80006f0:	1809      	adds	r1, r1, r0
 80006f2:	2501      	movs	r5, #1
 80006f4:	020b      	lsls	r3, r1, #8
 80006f6:	d533      	bpl.n	8000760 <__aeabi_dadd+0x2cc>
 80006f8:	2502      	movs	r5, #2
 80006fa:	e785      	b.n	8000608 <__aeabi_dadd+0x174>
 80006fc:	4664      	mov	r4, ip
 80006fe:	0033      	movs	r3, r6
 8000700:	4641      	mov	r1, r8
 8000702:	0010      	movs	r0, r2
 8000704:	001d      	movs	r5, r3
 8000706:	e7c7      	b.n	8000698 <__aeabi_dadd+0x204>
 8000708:	2d00      	cmp	r5, #0
 800070a:	d000      	beq.n	800070e <__aeabi_dadd+0x27a>
 800070c:	e0da      	b.n	80008c4 <__aeabi_dadd+0x430>
 800070e:	000c      	movs	r4, r1
 8000710:	4304      	orrs	r4, r0
 8000712:	d0f3      	beq.n	80006fc <__aeabi_dadd+0x268>
 8000714:	1c5c      	adds	r4, r3, #1
 8000716:	d100      	bne.n	800071a <__aeabi_dadd+0x286>
 8000718:	e19f      	b.n	8000a5a <__aeabi_dadd+0x5c6>
 800071a:	4c5d      	ldr	r4, [pc, #372]	; (8000890 <__aeabi_dadd+0x3fc>)
 800071c:	42a6      	cmp	r6, r4
 800071e:	d100      	bne.n	8000722 <__aeabi_dadd+0x28e>
 8000720:	e12f      	b.n	8000982 <__aeabi_dadd+0x4ee>
 8000722:	43db      	mvns	r3, r3
 8000724:	2b38      	cmp	r3, #56	; 0x38
 8000726:	dd00      	ble.n	800072a <__aeabi_dadd+0x296>
 8000728:	e166      	b.n	80009f8 <__aeabi_dadd+0x564>
 800072a:	2b1f      	cmp	r3, #31
 800072c:	dd00      	ble.n	8000730 <__aeabi_dadd+0x29c>
 800072e:	e183      	b.n	8000a38 <__aeabi_dadd+0x5a4>
 8000730:	2420      	movs	r4, #32
 8000732:	0005      	movs	r5, r0
 8000734:	1ae4      	subs	r4, r4, r3
 8000736:	000f      	movs	r7, r1
 8000738:	40dd      	lsrs	r5, r3
 800073a:	40d9      	lsrs	r1, r3
 800073c:	40a0      	lsls	r0, r4
 800073e:	4643      	mov	r3, r8
 8000740:	40a7      	lsls	r7, r4
 8000742:	1a5b      	subs	r3, r3, r1
 8000744:	1e44      	subs	r4, r0, #1
 8000746:	41a0      	sbcs	r0, r4
 8000748:	4698      	mov	r8, r3
 800074a:	432f      	orrs	r7, r5
 800074c:	4338      	orrs	r0, r7
 800074e:	1a17      	subs	r7, r2, r0
 8000750:	42ba      	cmp	r2, r7
 8000752:	4192      	sbcs	r2, r2
 8000754:	4643      	mov	r3, r8
 8000756:	4252      	negs	r2, r2
 8000758:	1a99      	subs	r1, r3, r2
 800075a:	4664      	mov	r4, ip
 800075c:	0035      	movs	r5, r6
 800075e:	e6ca      	b.n	80004f6 <__aeabi_dadd+0x62>
 8000760:	2207      	movs	r2, #7
 8000762:	403a      	ands	r2, r7
 8000764:	2a00      	cmp	r2, #0
 8000766:	d000      	beq.n	800076a <__aeabi_dadd+0x2d6>
 8000768:	e6f6      	b.n	8000558 <__aeabi_dadd+0xc4>
 800076a:	074b      	lsls	r3, r1, #29
 800076c:	08ca      	lsrs	r2, r1, #3
 800076e:	4948      	ldr	r1, [pc, #288]	; (8000890 <__aeabi_dadd+0x3fc>)
 8000770:	08ff      	lsrs	r7, r7, #3
 8000772:	433b      	orrs	r3, r7
 8000774:	428d      	cmp	r5, r1
 8000776:	d196      	bne.n	80006a6 <__aeabi_dadd+0x212>
 8000778:	0019      	movs	r1, r3
 800077a:	4311      	orrs	r1, r2
 800077c:	d100      	bne.n	8000780 <__aeabi_dadd+0x2ec>
 800077e:	e19e      	b.n	8000abe <__aeabi_dadd+0x62a>
 8000780:	2180      	movs	r1, #128	; 0x80
 8000782:	0309      	lsls	r1, r1, #12
 8000784:	430a      	orrs	r2, r1
 8000786:	0312      	lsls	r2, r2, #12
 8000788:	0b12      	lsrs	r2, r2, #12
 800078a:	4d41      	ldr	r5, [pc, #260]	; (8000890 <__aeabi_dadd+0x3fc>)
 800078c:	e78f      	b.n	80006ae <__aeabi_dadd+0x21a>
 800078e:	0015      	movs	r5, r2
 8000790:	2200      	movs	r2, #0
 8000792:	2300      	movs	r3, #0
 8000794:	e78b      	b.n	80006ae <__aeabi_dadd+0x21a>
 8000796:	2b00      	cmp	r3, #0
 8000798:	d000      	beq.n	800079c <__aeabi_dadd+0x308>
 800079a:	e0c7      	b.n	800092c <__aeabi_dadd+0x498>
 800079c:	1c6b      	adds	r3, r5, #1
 800079e:	055f      	lsls	r7, r3, #21
 80007a0:	0d7f      	lsrs	r7, r7, #21
 80007a2:	2f01      	cmp	r7, #1
 80007a4:	dc00      	bgt.n	80007a8 <__aeabi_dadd+0x314>
 80007a6:	e0f1      	b.n	800098c <__aeabi_dadd+0x4f8>
 80007a8:	4d39      	ldr	r5, [pc, #228]	; (8000890 <__aeabi_dadd+0x3fc>)
 80007aa:	42ab      	cmp	r3, r5
 80007ac:	d100      	bne.n	80007b0 <__aeabi_dadd+0x31c>
 80007ae:	e0b9      	b.n	8000924 <__aeabi_dadd+0x490>
 80007b0:	1885      	adds	r5, r0, r2
 80007b2:	000a      	movs	r2, r1
 80007b4:	4285      	cmp	r5, r0
 80007b6:	4189      	sbcs	r1, r1
 80007b8:	4442      	add	r2, r8
 80007ba:	4249      	negs	r1, r1
 80007bc:	1851      	adds	r1, r2, r1
 80007be:	2207      	movs	r2, #7
 80007c0:	07cf      	lsls	r7, r1, #31
 80007c2:	086d      	lsrs	r5, r5, #1
 80007c4:	432f      	orrs	r7, r5
 80007c6:	0849      	lsrs	r1, r1, #1
 80007c8:	403a      	ands	r2, r7
 80007ca:	001d      	movs	r5, r3
 80007cc:	e6c2      	b.n	8000554 <__aeabi_dadd+0xc0>
 80007ce:	2207      	movs	r2, #7
 80007d0:	4930      	ldr	r1, [pc, #192]	; (8000894 <__aeabi_dadd+0x400>)
 80007d2:	1aed      	subs	r5, r5, r3
 80007d4:	4031      	ands	r1, r6
 80007d6:	403a      	ands	r2, r7
 80007d8:	e6bc      	b.n	8000554 <__aeabi_dadd+0xc0>
 80007da:	003e      	movs	r6, r7
 80007dc:	3828      	subs	r0, #40	; 0x28
 80007de:	4086      	lsls	r6, r0
 80007e0:	2700      	movs	r7, #0
 80007e2:	e69f      	b.n	8000524 <__aeabi_dadd+0x90>
 80007e4:	0038      	movs	r0, r7
 80007e6:	f001 fcc9 	bl	800217c <__clzsi2>
 80007ea:	3020      	adds	r0, #32
 80007ec:	e68e      	b.n	800050c <__aeabi_dadd+0x78>
 80007ee:	4643      	mov	r3, r8
 80007f0:	4313      	orrs	r3, r2
 80007f2:	001f      	movs	r7, r3
 80007f4:	1e7a      	subs	r2, r7, #1
 80007f6:	4197      	sbcs	r7, r2
 80007f8:	1bc7      	subs	r7, r0, r7
 80007fa:	42b8      	cmp	r0, r7
 80007fc:	4180      	sbcs	r0, r0
 80007fe:	4240      	negs	r0, r0
 8000800:	1a09      	subs	r1, r1, r0
 8000802:	e678      	b.n	80004f6 <__aeabi_dadd+0x62>
 8000804:	000e      	movs	r6, r1
 8000806:	003b      	movs	r3, r7
 8000808:	4306      	orrs	r6, r0
 800080a:	4313      	orrs	r3, r2
 800080c:	2d00      	cmp	r5, #0
 800080e:	d161      	bne.n	80008d4 <__aeabi_dadd+0x440>
 8000810:	2e00      	cmp	r6, #0
 8000812:	d000      	beq.n	8000816 <__aeabi_dadd+0x382>
 8000814:	e0f4      	b.n	8000a00 <__aeabi_dadd+0x56c>
 8000816:	2b00      	cmp	r3, #0
 8000818:	d100      	bne.n	800081c <__aeabi_dadd+0x388>
 800081a:	e11b      	b.n	8000a54 <__aeabi_dadd+0x5c0>
 800081c:	4664      	mov	r4, ip
 800081e:	0039      	movs	r1, r7
 8000820:	0010      	movs	r0, r2
 8000822:	e739      	b.n	8000698 <__aeabi_dadd+0x204>
 8000824:	4f1a      	ldr	r7, [pc, #104]	; (8000890 <__aeabi_dadd+0x3fc>)
 8000826:	42bb      	cmp	r3, r7
 8000828:	d07a      	beq.n	8000920 <__aeabi_dadd+0x48c>
 800082a:	0033      	movs	r3, r6
 800082c:	e6ff      	b.n	800062e <__aeabi_dadd+0x19a>
 800082e:	0030      	movs	r0, r6
 8000830:	3d1f      	subs	r5, #31
 8000832:	40e8      	lsrs	r0, r5
 8000834:	2b20      	cmp	r3, #32
 8000836:	d003      	beq.n	8000840 <__aeabi_dadd+0x3ac>
 8000838:	2140      	movs	r1, #64	; 0x40
 800083a:	1acb      	subs	r3, r1, r3
 800083c:	409e      	lsls	r6, r3
 800083e:	4337      	orrs	r7, r6
 8000840:	1e7b      	subs	r3, r7, #1
 8000842:	419f      	sbcs	r7, r3
 8000844:	2207      	movs	r2, #7
 8000846:	4307      	orrs	r7, r0
 8000848:	403a      	ands	r2, r7
 800084a:	2100      	movs	r1, #0
 800084c:	2500      	movs	r5, #0
 800084e:	e789      	b.n	8000764 <__aeabi_dadd+0x2d0>
 8000850:	1a17      	subs	r7, r2, r0
 8000852:	4643      	mov	r3, r8
 8000854:	42ba      	cmp	r2, r7
 8000856:	41b6      	sbcs	r6, r6
 8000858:	1a59      	subs	r1, r3, r1
 800085a:	4276      	negs	r6, r6
 800085c:	1b8e      	subs	r6, r1, r6
 800085e:	4664      	mov	r4, ip
 8000860:	e64e      	b.n	8000500 <__aeabi_dadd+0x6c>
 8000862:	2b1f      	cmp	r3, #31
 8000864:	dd00      	ble.n	8000868 <__aeabi_dadd+0x3d4>
 8000866:	e0ad      	b.n	80009c4 <__aeabi_dadd+0x530>
 8000868:	2620      	movs	r6, #32
 800086a:	4647      	mov	r7, r8
 800086c:	1af6      	subs	r6, r6, r3
 800086e:	40b7      	lsls	r7, r6
 8000870:	46b9      	mov	r9, r7
 8000872:	0017      	movs	r7, r2
 8000874:	46b2      	mov	sl, r6
 8000876:	40df      	lsrs	r7, r3
 8000878:	464e      	mov	r6, r9
 800087a:	433e      	orrs	r6, r7
 800087c:	0037      	movs	r7, r6
 800087e:	4656      	mov	r6, sl
 8000880:	40b2      	lsls	r2, r6
 8000882:	1e56      	subs	r6, r2, #1
 8000884:	41b2      	sbcs	r2, r6
 8000886:	4317      	orrs	r7, r2
 8000888:	4642      	mov	r2, r8
 800088a:	40da      	lsrs	r2, r3
 800088c:	1889      	adds	r1, r1, r2
 800088e:	e6ae      	b.n	80005ee <__aeabi_dadd+0x15a>
 8000890:	000007ff 	.word	0x000007ff
 8000894:	ff7fffff 	.word	0xff7fffff
 8000898:	800fffff 	.word	0x800fffff
 800089c:	2620      	movs	r6, #32
 800089e:	4647      	mov	r7, r8
 80008a0:	1af6      	subs	r6, r6, r3
 80008a2:	40b7      	lsls	r7, r6
 80008a4:	46b9      	mov	r9, r7
 80008a6:	0017      	movs	r7, r2
 80008a8:	46b2      	mov	sl, r6
 80008aa:	40df      	lsrs	r7, r3
 80008ac:	464e      	mov	r6, r9
 80008ae:	433e      	orrs	r6, r7
 80008b0:	0037      	movs	r7, r6
 80008b2:	4656      	mov	r6, sl
 80008b4:	40b2      	lsls	r2, r6
 80008b6:	1e56      	subs	r6, r2, #1
 80008b8:	41b2      	sbcs	r2, r6
 80008ba:	4317      	orrs	r7, r2
 80008bc:	4642      	mov	r2, r8
 80008be:	40da      	lsrs	r2, r3
 80008c0:	1a89      	subs	r1, r1, r2
 80008c2:	e799      	b.n	80007f8 <__aeabi_dadd+0x364>
 80008c4:	4c7f      	ldr	r4, [pc, #508]	; (8000ac4 <__aeabi_dadd+0x630>)
 80008c6:	42a6      	cmp	r6, r4
 80008c8:	d05b      	beq.n	8000982 <__aeabi_dadd+0x4ee>
 80008ca:	2480      	movs	r4, #128	; 0x80
 80008cc:	0424      	lsls	r4, r4, #16
 80008ce:	425b      	negs	r3, r3
 80008d0:	4321      	orrs	r1, r4
 80008d2:	e727      	b.n	8000724 <__aeabi_dadd+0x290>
 80008d4:	2e00      	cmp	r6, #0
 80008d6:	d10c      	bne.n	80008f2 <__aeabi_dadd+0x45e>
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d100      	bne.n	80008de <__aeabi_dadd+0x44a>
 80008dc:	e0cb      	b.n	8000a76 <__aeabi_dadd+0x5e2>
 80008de:	4664      	mov	r4, ip
 80008e0:	0039      	movs	r1, r7
 80008e2:	0010      	movs	r0, r2
 80008e4:	4d77      	ldr	r5, [pc, #476]	; (8000ac4 <__aeabi_dadd+0x630>)
 80008e6:	e6d7      	b.n	8000698 <__aeabi_dadd+0x204>
 80008e8:	4f76      	ldr	r7, [pc, #472]	; (8000ac4 <__aeabi_dadd+0x630>)
 80008ea:	42bb      	cmp	r3, r7
 80008ec:	d018      	beq.n	8000920 <__aeabi_dadd+0x48c>
 80008ee:	0033      	movs	r3, r6
 80008f0:	e675      	b.n	80005de <__aeabi_dadd+0x14a>
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d014      	beq.n	8000920 <__aeabi_dadd+0x48c>
 80008f6:	074b      	lsls	r3, r1, #29
 80008f8:	08c0      	lsrs	r0, r0, #3
 80008fa:	4318      	orrs	r0, r3
 80008fc:	2380      	movs	r3, #128	; 0x80
 80008fe:	08c9      	lsrs	r1, r1, #3
 8000900:	031b      	lsls	r3, r3, #12
 8000902:	4219      	tst	r1, r3
 8000904:	d007      	beq.n	8000916 <__aeabi_dadd+0x482>
 8000906:	08fc      	lsrs	r4, r7, #3
 8000908:	421c      	tst	r4, r3
 800090a:	d104      	bne.n	8000916 <__aeabi_dadd+0x482>
 800090c:	0779      	lsls	r1, r7, #29
 800090e:	08d0      	lsrs	r0, r2, #3
 8000910:	4308      	orrs	r0, r1
 8000912:	46e1      	mov	r9, ip
 8000914:	0021      	movs	r1, r4
 8000916:	464c      	mov	r4, r9
 8000918:	0f42      	lsrs	r2, r0, #29
 800091a:	00c9      	lsls	r1, r1, #3
 800091c:	4311      	orrs	r1, r2
 800091e:	00c0      	lsls	r0, r0, #3
 8000920:	4d68      	ldr	r5, [pc, #416]	; (8000ac4 <__aeabi_dadd+0x630>)
 8000922:	e6b9      	b.n	8000698 <__aeabi_dadd+0x204>
 8000924:	001d      	movs	r5, r3
 8000926:	2200      	movs	r2, #0
 8000928:	2300      	movs	r3, #0
 800092a:	e6c0      	b.n	80006ae <__aeabi_dadd+0x21a>
 800092c:	2d00      	cmp	r5, #0
 800092e:	d15b      	bne.n	80009e8 <__aeabi_dadd+0x554>
 8000930:	000d      	movs	r5, r1
 8000932:	4305      	orrs	r5, r0
 8000934:	d100      	bne.n	8000938 <__aeabi_dadd+0x4a4>
 8000936:	e6e2      	b.n	80006fe <__aeabi_dadd+0x26a>
 8000938:	1c5d      	adds	r5, r3, #1
 800093a:	d100      	bne.n	800093e <__aeabi_dadd+0x4aa>
 800093c:	e0b0      	b.n	8000aa0 <__aeabi_dadd+0x60c>
 800093e:	4d61      	ldr	r5, [pc, #388]	; (8000ac4 <__aeabi_dadd+0x630>)
 8000940:	42ae      	cmp	r6, r5
 8000942:	d01f      	beq.n	8000984 <__aeabi_dadd+0x4f0>
 8000944:	43db      	mvns	r3, r3
 8000946:	2b38      	cmp	r3, #56	; 0x38
 8000948:	dc71      	bgt.n	8000a2e <__aeabi_dadd+0x59a>
 800094a:	2b1f      	cmp	r3, #31
 800094c:	dd00      	ble.n	8000950 <__aeabi_dadd+0x4bc>
 800094e:	e096      	b.n	8000a7e <__aeabi_dadd+0x5ea>
 8000950:	2520      	movs	r5, #32
 8000952:	000f      	movs	r7, r1
 8000954:	1aed      	subs	r5, r5, r3
 8000956:	40af      	lsls	r7, r5
 8000958:	46b9      	mov	r9, r7
 800095a:	0007      	movs	r7, r0
 800095c:	46aa      	mov	sl, r5
 800095e:	40df      	lsrs	r7, r3
 8000960:	464d      	mov	r5, r9
 8000962:	433d      	orrs	r5, r7
 8000964:	002f      	movs	r7, r5
 8000966:	4655      	mov	r5, sl
 8000968:	40a8      	lsls	r0, r5
 800096a:	40d9      	lsrs	r1, r3
 800096c:	1e45      	subs	r5, r0, #1
 800096e:	41a8      	sbcs	r0, r5
 8000970:	4488      	add	r8, r1
 8000972:	4307      	orrs	r7, r0
 8000974:	18bf      	adds	r7, r7, r2
 8000976:	4297      	cmp	r7, r2
 8000978:	4192      	sbcs	r2, r2
 800097a:	4251      	negs	r1, r2
 800097c:	4441      	add	r1, r8
 800097e:	0035      	movs	r5, r6
 8000980:	e63a      	b.n	80005f8 <__aeabi_dadd+0x164>
 8000982:	4664      	mov	r4, ip
 8000984:	0035      	movs	r5, r6
 8000986:	4641      	mov	r1, r8
 8000988:	0010      	movs	r0, r2
 800098a:	e685      	b.n	8000698 <__aeabi_dadd+0x204>
 800098c:	000b      	movs	r3, r1
 800098e:	4303      	orrs	r3, r0
 8000990:	2d00      	cmp	r5, #0
 8000992:	d000      	beq.n	8000996 <__aeabi_dadd+0x502>
 8000994:	e663      	b.n	800065e <__aeabi_dadd+0x1ca>
 8000996:	2b00      	cmp	r3, #0
 8000998:	d0f5      	beq.n	8000986 <__aeabi_dadd+0x4f2>
 800099a:	4643      	mov	r3, r8
 800099c:	4313      	orrs	r3, r2
 800099e:	d100      	bne.n	80009a2 <__aeabi_dadd+0x50e>
 80009a0:	e67a      	b.n	8000698 <__aeabi_dadd+0x204>
 80009a2:	1887      	adds	r7, r0, r2
 80009a4:	4287      	cmp	r7, r0
 80009a6:	4180      	sbcs	r0, r0
 80009a8:	2207      	movs	r2, #7
 80009aa:	4441      	add	r1, r8
 80009ac:	4240      	negs	r0, r0
 80009ae:	1809      	adds	r1, r1, r0
 80009b0:	403a      	ands	r2, r7
 80009b2:	020b      	lsls	r3, r1, #8
 80009b4:	d400      	bmi.n	80009b8 <__aeabi_dadd+0x524>
 80009b6:	e6d5      	b.n	8000764 <__aeabi_dadd+0x2d0>
 80009b8:	4b43      	ldr	r3, [pc, #268]	; (8000ac8 <__aeabi_dadd+0x634>)
 80009ba:	3501      	adds	r5, #1
 80009bc:	4019      	ands	r1, r3
 80009be:	e5c9      	b.n	8000554 <__aeabi_dadd+0xc0>
 80009c0:	0038      	movs	r0, r7
 80009c2:	e669      	b.n	8000698 <__aeabi_dadd+0x204>
 80009c4:	001e      	movs	r6, r3
 80009c6:	4647      	mov	r7, r8
 80009c8:	3e20      	subs	r6, #32
 80009ca:	40f7      	lsrs	r7, r6
 80009cc:	46bc      	mov	ip, r7
 80009ce:	2b20      	cmp	r3, #32
 80009d0:	d004      	beq.n	80009dc <__aeabi_dadd+0x548>
 80009d2:	2640      	movs	r6, #64	; 0x40
 80009d4:	1af3      	subs	r3, r6, r3
 80009d6:	4646      	mov	r6, r8
 80009d8:	409e      	lsls	r6, r3
 80009da:	4332      	orrs	r2, r6
 80009dc:	0017      	movs	r7, r2
 80009de:	4663      	mov	r3, ip
 80009e0:	1e7a      	subs	r2, r7, #1
 80009e2:	4197      	sbcs	r7, r2
 80009e4:	431f      	orrs	r7, r3
 80009e6:	e602      	b.n	80005ee <__aeabi_dadd+0x15a>
 80009e8:	4d36      	ldr	r5, [pc, #216]	; (8000ac4 <__aeabi_dadd+0x630>)
 80009ea:	42ae      	cmp	r6, r5
 80009ec:	d0ca      	beq.n	8000984 <__aeabi_dadd+0x4f0>
 80009ee:	2580      	movs	r5, #128	; 0x80
 80009f0:	042d      	lsls	r5, r5, #16
 80009f2:	425b      	negs	r3, r3
 80009f4:	4329      	orrs	r1, r5
 80009f6:	e7a6      	b.n	8000946 <__aeabi_dadd+0x4b2>
 80009f8:	4308      	orrs	r0, r1
 80009fa:	1e41      	subs	r1, r0, #1
 80009fc:	4188      	sbcs	r0, r1
 80009fe:	e6a6      	b.n	800074e <__aeabi_dadd+0x2ba>
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d100      	bne.n	8000a06 <__aeabi_dadd+0x572>
 8000a04:	e648      	b.n	8000698 <__aeabi_dadd+0x204>
 8000a06:	1a87      	subs	r7, r0, r2
 8000a08:	4643      	mov	r3, r8
 8000a0a:	42b8      	cmp	r0, r7
 8000a0c:	41b6      	sbcs	r6, r6
 8000a0e:	1acb      	subs	r3, r1, r3
 8000a10:	4276      	negs	r6, r6
 8000a12:	1b9e      	subs	r6, r3, r6
 8000a14:	0233      	lsls	r3, r6, #8
 8000a16:	d54b      	bpl.n	8000ab0 <__aeabi_dadd+0x61c>
 8000a18:	1a17      	subs	r7, r2, r0
 8000a1a:	4643      	mov	r3, r8
 8000a1c:	42ba      	cmp	r2, r7
 8000a1e:	4192      	sbcs	r2, r2
 8000a20:	1a59      	subs	r1, r3, r1
 8000a22:	4252      	negs	r2, r2
 8000a24:	1a89      	subs	r1, r1, r2
 8000a26:	2207      	movs	r2, #7
 8000a28:	4664      	mov	r4, ip
 8000a2a:	403a      	ands	r2, r7
 8000a2c:	e592      	b.n	8000554 <__aeabi_dadd+0xc0>
 8000a2e:	4301      	orrs	r1, r0
 8000a30:	000f      	movs	r7, r1
 8000a32:	1e79      	subs	r1, r7, #1
 8000a34:	418f      	sbcs	r7, r1
 8000a36:	e79d      	b.n	8000974 <__aeabi_dadd+0x4e0>
 8000a38:	001c      	movs	r4, r3
 8000a3a:	000f      	movs	r7, r1
 8000a3c:	3c20      	subs	r4, #32
 8000a3e:	40e7      	lsrs	r7, r4
 8000a40:	2b20      	cmp	r3, #32
 8000a42:	d003      	beq.n	8000a4c <__aeabi_dadd+0x5b8>
 8000a44:	2440      	movs	r4, #64	; 0x40
 8000a46:	1ae3      	subs	r3, r4, r3
 8000a48:	4099      	lsls	r1, r3
 8000a4a:	4308      	orrs	r0, r1
 8000a4c:	1e41      	subs	r1, r0, #1
 8000a4e:	4188      	sbcs	r0, r1
 8000a50:	4338      	orrs	r0, r7
 8000a52:	e67c      	b.n	800074e <__aeabi_dadd+0x2ba>
 8000a54:	2200      	movs	r2, #0
 8000a56:	2400      	movs	r4, #0
 8000a58:	e625      	b.n	80006a6 <__aeabi_dadd+0x212>
 8000a5a:	1a17      	subs	r7, r2, r0
 8000a5c:	4643      	mov	r3, r8
 8000a5e:	42ba      	cmp	r2, r7
 8000a60:	4192      	sbcs	r2, r2
 8000a62:	1a59      	subs	r1, r3, r1
 8000a64:	4252      	negs	r2, r2
 8000a66:	1a89      	subs	r1, r1, r2
 8000a68:	4664      	mov	r4, ip
 8000a6a:	0035      	movs	r5, r6
 8000a6c:	e543      	b.n	80004f6 <__aeabi_dadd+0x62>
 8000a6e:	4641      	mov	r1, r8
 8000a70:	0010      	movs	r0, r2
 8000a72:	4d14      	ldr	r5, [pc, #80]	; (8000ac4 <__aeabi_dadd+0x630>)
 8000a74:	e610      	b.n	8000698 <__aeabi_dadd+0x204>
 8000a76:	2280      	movs	r2, #128	; 0x80
 8000a78:	2400      	movs	r4, #0
 8000a7a:	0312      	lsls	r2, r2, #12
 8000a7c:	e680      	b.n	8000780 <__aeabi_dadd+0x2ec>
 8000a7e:	001d      	movs	r5, r3
 8000a80:	000f      	movs	r7, r1
 8000a82:	3d20      	subs	r5, #32
 8000a84:	40ef      	lsrs	r7, r5
 8000a86:	46bc      	mov	ip, r7
 8000a88:	2b20      	cmp	r3, #32
 8000a8a:	d003      	beq.n	8000a94 <__aeabi_dadd+0x600>
 8000a8c:	2540      	movs	r5, #64	; 0x40
 8000a8e:	1aeb      	subs	r3, r5, r3
 8000a90:	4099      	lsls	r1, r3
 8000a92:	4308      	orrs	r0, r1
 8000a94:	0007      	movs	r7, r0
 8000a96:	4663      	mov	r3, ip
 8000a98:	1e78      	subs	r0, r7, #1
 8000a9a:	4187      	sbcs	r7, r0
 8000a9c:	431f      	orrs	r7, r3
 8000a9e:	e769      	b.n	8000974 <__aeabi_dadd+0x4e0>
 8000aa0:	1887      	adds	r7, r0, r2
 8000aa2:	4297      	cmp	r7, r2
 8000aa4:	419b      	sbcs	r3, r3
 8000aa6:	4441      	add	r1, r8
 8000aa8:	425b      	negs	r3, r3
 8000aaa:	18c9      	adds	r1, r1, r3
 8000aac:	0035      	movs	r5, r6
 8000aae:	e5a3      	b.n	80005f8 <__aeabi_dadd+0x164>
 8000ab0:	003b      	movs	r3, r7
 8000ab2:	4333      	orrs	r3, r6
 8000ab4:	d0ce      	beq.n	8000a54 <__aeabi_dadd+0x5c0>
 8000ab6:	2207      	movs	r2, #7
 8000ab8:	0031      	movs	r1, r6
 8000aba:	403a      	ands	r2, r7
 8000abc:	e652      	b.n	8000764 <__aeabi_dadd+0x2d0>
 8000abe:	2300      	movs	r3, #0
 8000ac0:	001a      	movs	r2, r3
 8000ac2:	e5f4      	b.n	80006ae <__aeabi_dadd+0x21a>
 8000ac4:	000007ff 	.word	0x000007ff
 8000ac8:	ff7fffff 	.word	0xff7fffff

08000acc <__aeabi_ddiv>:
 8000acc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ace:	4657      	mov	r7, sl
 8000ad0:	46de      	mov	lr, fp
 8000ad2:	464e      	mov	r6, r9
 8000ad4:	4645      	mov	r5, r8
 8000ad6:	b5e0      	push	{r5, r6, r7, lr}
 8000ad8:	4683      	mov	fp, r0
 8000ada:	0007      	movs	r7, r0
 8000adc:	030e      	lsls	r6, r1, #12
 8000ade:	0048      	lsls	r0, r1, #1
 8000ae0:	b085      	sub	sp, #20
 8000ae2:	4692      	mov	sl, r2
 8000ae4:	001c      	movs	r4, r3
 8000ae6:	0b36      	lsrs	r6, r6, #12
 8000ae8:	0d40      	lsrs	r0, r0, #21
 8000aea:	0fcd      	lsrs	r5, r1, #31
 8000aec:	2800      	cmp	r0, #0
 8000aee:	d100      	bne.n	8000af2 <__aeabi_ddiv+0x26>
 8000af0:	e09d      	b.n	8000c2e <__aeabi_ddiv+0x162>
 8000af2:	4b95      	ldr	r3, [pc, #596]	; (8000d48 <__aeabi_ddiv+0x27c>)
 8000af4:	4298      	cmp	r0, r3
 8000af6:	d039      	beq.n	8000b6c <__aeabi_ddiv+0xa0>
 8000af8:	2380      	movs	r3, #128	; 0x80
 8000afa:	00f6      	lsls	r6, r6, #3
 8000afc:	041b      	lsls	r3, r3, #16
 8000afe:	431e      	orrs	r6, r3
 8000b00:	4a92      	ldr	r2, [pc, #584]	; (8000d4c <__aeabi_ddiv+0x280>)
 8000b02:	0f7b      	lsrs	r3, r7, #29
 8000b04:	4333      	orrs	r3, r6
 8000b06:	4699      	mov	r9, r3
 8000b08:	4694      	mov	ip, r2
 8000b0a:	0003      	movs	r3, r0
 8000b0c:	4463      	add	r3, ip
 8000b0e:	9300      	str	r3, [sp, #0]
 8000b10:	2300      	movs	r3, #0
 8000b12:	2600      	movs	r6, #0
 8000b14:	00ff      	lsls	r7, r7, #3
 8000b16:	9302      	str	r3, [sp, #8]
 8000b18:	0323      	lsls	r3, r4, #12
 8000b1a:	0b1b      	lsrs	r3, r3, #12
 8000b1c:	4698      	mov	r8, r3
 8000b1e:	0063      	lsls	r3, r4, #1
 8000b20:	0fe4      	lsrs	r4, r4, #31
 8000b22:	4652      	mov	r2, sl
 8000b24:	0d5b      	lsrs	r3, r3, #21
 8000b26:	9401      	str	r4, [sp, #4]
 8000b28:	d100      	bne.n	8000b2c <__aeabi_ddiv+0x60>
 8000b2a:	e0b3      	b.n	8000c94 <__aeabi_ddiv+0x1c8>
 8000b2c:	4986      	ldr	r1, [pc, #536]	; (8000d48 <__aeabi_ddiv+0x27c>)
 8000b2e:	428b      	cmp	r3, r1
 8000b30:	d100      	bne.n	8000b34 <__aeabi_ddiv+0x68>
 8000b32:	e09e      	b.n	8000c72 <__aeabi_ddiv+0x1a6>
 8000b34:	4642      	mov	r2, r8
 8000b36:	00d1      	lsls	r1, r2, #3
 8000b38:	2280      	movs	r2, #128	; 0x80
 8000b3a:	0412      	lsls	r2, r2, #16
 8000b3c:	430a      	orrs	r2, r1
 8000b3e:	4651      	mov	r1, sl
 8000b40:	0f49      	lsrs	r1, r1, #29
 8000b42:	4311      	orrs	r1, r2
 8000b44:	468b      	mov	fp, r1
 8000b46:	4981      	ldr	r1, [pc, #516]	; (8000d4c <__aeabi_ddiv+0x280>)
 8000b48:	4652      	mov	r2, sl
 8000b4a:	468c      	mov	ip, r1
 8000b4c:	9900      	ldr	r1, [sp, #0]
 8000b4e:	4463      	add	r3, ip
 8000b50:	1acb      	subs	r3, r1, r3
 8000b52:	2100      	movs	r1, #0
 8000b54:	00d2      	lsls	r2, r2, #3
 8000b56:	9300      	str	r3, [sp, #0]
 8000b58:	002b      	movs	r3, r5
 8000b5a:	4063      	eors	r3, r4
 8000b5c:	469a      	mov	sl, r3
 8000b5e:	2e0f      	cmp	r6, #15
 8000b60:	d900      	bls.n	8000b64 <__aeabi_ddiv+0x98>
 8000b62:	e105      	b.n	8000d70 <__aeabi_ddiv+0x2a4>
 8000b64:	4b7a      	ldr	r3, [pc, #488]	; (8000d50 <__aeabi_ddiv+0x284>)
 8000b66:	00b6      	lsls	r6, r6, #2
 8000b68:	599b      	ldr	r3, [r3, r6]
 8000b6a:	469f      	mov	pc, r3
 8000b6c:	465b      	mov	r3, fp
 8000b6e:	4333      	orrs	r3, r6
 8000b70:	4699      	mov	r9, r3
 8000b72:	d000      	beq.n	8000b76 <__aeabi_ddiv+0xaa>
 8000b74:	e0b8      	b.n	8000ce8 <__aeabi_ddiv+0x21c>
 8000b76:	2302      	movs	r3, #2
 8000b78:	2608      	movs	r6, #8
 8000b7a:	2700      	movs	r7, #0
 8000b7c:	9000      	str	r0, [sp, #0]
 8000b7e:	9302      	str	r3, [sp, #8]
 8000b80:	e7ca      	b.n	8000b18 <__aeabi_ddiv+0x4c>
 8000b82:	46cb      	mov	fp, r9
 8000b84:	003a      	movs	r2, r7
 8000b86:	9902      	ldr	r1, [sp, #8]
 8000b88:	9501      	str	r5, [sp, #4]
 8000b8a:	9b01      	ldr	r3, [sp, #4]
 8000b8c:	469a      	mov	sl, r3
 8000b8e:	2902      	cmp	r1, #2
 8000b90:	d027      	beq.n	8000be2 <__aeabi_ddiv+0x116>
 8000b92:	2903      	cmp	r1, #3
 8000b94:	d100      	bne.n	8000b98 <__aeabi_ddiv+0xcc>
 8000b96:	e280      	b.n	800109a <__aeabi_ddiv+0x5ce>
 8000b98:	2901      	cmp	r1, #1
 8000b9a:	d044      	beq.n	8000c26 <__aeabi_ddiv+0x15a>
 8000b9c:	496d      	ldr	r1, [pc, #436]	; (8000d54 <__aeabi_ddiv+0x288>)
 8000b9e:	9b00      	ldr	r3, [sp, #0]
 8000ba0:	468c      	mov	ip, r1
 8000ba2:	4463      	add	r3, ip
 8000ba4:	001c      	movs	r4, r3
 8000ba6:	2c00      	cmp	r4, #0
 8000ba8:	dd38      	ble.n	8000c1c <__aeabi_ddiv+0x150>
 8000baa:	0753      	lsls	r3, r2, #29
 8000bac:	d000      	beq.n	8000bb0 <__aeabi_ddiv+0xe4>
 8000bae:	e213      	b.n	8000fd8 <__aeabi_ddiv+0x50c>
 8000bb0:	08d2      	lsrs	r2, r2, #3
 8000bb2:	465b      	mov	r3, fp
 8000bb4:	01db      	lsls	r3, r3, #7
 8000bb6:	d509      	bpl.n	8000bcc <__aeabi_ddiv+0x100>
 8000bb8:	4659      	mov	r1, fp
 8000bba:	4b67      	ldr	r3, [pc, #412]	; (8000d58 <__aeabi_ddiv+0x28c>)
 8000bbc:	4019      	ands	r1, r3
 8000bbe:	468b      	mov	fp, r1
 8000bc0:	2180      	movs	r1, #128	; 0x80
 8000bc2:	00c9      	lsls	r1, r1, #3
 8000bc4:	468c      	mov	ip, r1
 8000bc6:	9b00      	ldr	r3, [sp, #0]
 8000bc8:	4463      	add	r3, ip
 8000bca:	001c      	movs	r4, r3
 8000bcc:	4b63      	ldr	r3, [pc, #396]	; (8000d5c <__aeabi_ddiv+0x290>)
 8000bce:	429c      	cmp	r4, r3
 8000bd0:	dc07      	bgt.n	8000be2 <__aeabi_ddiv+0x116>
 8000bd2:	465b      	mov	r3, fp
 8000bd4:	0564      	lsls	r4, r4, #21
 8000bd6:	075f      	lsls	r7, r3, #29
 8000bd8:	025b      	lsls	r3, r3, #9
 8000bda:	4317      	orrs	r7, r2
 8000bdc:	0b1b      	lsrs	r3, r3, #12
 8000bde:	0d62      	lsrs	r2, r4, #21
 8000be0:	e002      	b.n	8000be8 <__aeabi_ddiv+0x11c>
 8000be2:	2300      	movs	r3, #0
 8000be4:	2700      	movs	r7, #0
 8000be6:	4a58      	ldr	r2, [pc, #352]	; (8000d48 <__aeabi_ddiv+0x27c>)
 8000be8:	2100      	movs	r1, #0
 8000bea:	031b      	lsls	r3, r3, #12
 8000bec:	0b1c      	lsrs	r4, r3, #12
 8000bee:	0d0b      	lsrs	r3, r1, #20
 8000bf0:	051b      	lsls	r3, r3, #20
 8000bf2:	4323      	orrs	r3, r4
 8000bf4:	0514      	lsls	r4, r2, #20
 8000bf6:	4a5a      	ldr	r2, [pc, #360]	; (8000d60 <__aeabi_ddiv+0x294>)
 8000bf8:	0038      	movs	r0, r7
 8000bfa:	4013      	ands	r3, r2
 8000bfc:	431c      	orrs	r4, r3
 8000bfe:	4653      	mov	r3, sl
 8000c00:	0064      	lsls	r4, r4, #1
 8000c02:	07db      	lsls	r3, r3, #31
 8000c04:	0864      	lsrs	r4, r4, #1
 8000c06:	431c      	orrs	r4, r3
 8000c08:	0021      	movs	r1, r4
 8000c0a:	b005      	add	sp, #20
 8000c0c:	bc3c      	pop	{r2, r3, r4, r5}
 8000c0e:	4690      	mov	r8, r2
 8000c10:	4699      	mov	r9, r3
 8000c12:	46a2      	mov	sl, r4
 8000c14:	46ab      	mov	fp, r5
 8000c16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c18:	2201      	movs	r2, #1
 8000c1a:	4252      	negs	r2, r2
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	1b1b      	subs	r3, r3, r4
 8000c20:	2b38      	cmp	r3, #56	; 0x38
 8000c22:	dc00      	bgt.n	8000c26 <__aeabi_ddiv+0x15a>
 8000c24:	e1ad      	b.n	8000f82 <__aeabi_ddiv+0x4b6>
 8000c26:	2200      	movs	r2, #0
 8000c28:	2300      	movs	r3, #0
 8000c2a:	2700      	movs	r7, #0
 8000c2c:	e7dc      	b.n	8000be8 <__aeabi_ddiv+0x11c>
 8000c2e:	465b      	mov	r3, fp
 8000c30:	4333      	orrs	r3, r6
 8000c32:	4699      	mov	r9, r3
 8000c34:	d05e      	beq.n	8000cf4 <__aeabi_ddiv+0x228>
 8000c36:	2e00      	cmp	r6, #0
 8000c38:	d100      	bne.n	8000c3c <__aeabi_ddiv+0x170>
 8000c3a:	e18a      	b.n	8000f52 <__aeabi_ddiv+0x486>
 8000c3c:	0030      	movs	r0, r6
 8000c3e:	f001 fa9d 	bl	800217c <__clzsi2>
 8000c42:	0003      	movs	r3, r0
 8000c44:	3b0b      	subs	r3, #11
 8000c46:	2b1c      	cmp	r3, #28
 8000c48:	dd00      	ble.n	8000c4c <__aeabi_ddiv+0x180>
 8000c4a:	e17b      	b.n	8000f44 <__aeabi_ddiv+0x478>
 8000c4c:	221d      	movs	r2, #29
 8000c4e:	1ad3      	subs	r3, r2, r3
 8000c50:	465a      	mov	r2, fp
 8000c52:	0001      	movs	r1, r0
 8000c54:	40da      	lsrs	r2, r3
 8000c56:	3908      	subs	r1, #8
 8000c58:	408e      	lsls	r6, r1
 8000c5a:	0013      	movs	r3, r2
 8000c5c:	465f      	mov	r7, fp
 8000c5e:	4333      	orrs	r3, r6
 8000c60:	4699      	mov	r9, r3
 8000c62:	408f      	lsls	r7, r1
 8000c64:	4b3f      	ldr	r3, [pc, #252]	; (8000d64 <__aeabi_ddiv+0x298>)
 8000c66:	2600      	movs	r6, #0
 8000c68:	1a1b      	subs	r3, r3, r0
 8000c6a:	9300      	str	r3, [sp, #0]
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	9302      	str	r3, [sp, #8]
 8000c70:	e752      	b.n	8000b18 <__aeabi_ddiv+0x4c>
 8000c72:	4641      	mov	r1, r8
 8000c74:	4653      	mov	r3, sl
 8000c76:	430b      	orrs	r3, r1
 8000c78:	493b      	ldr	r1, [pc, #236]	; (8000d68 <__aeabi_ddiv+0x29c>)
 8000c7a:	469b      	mov	fp, r3
 8000c7c:	468c      	mov	ip, r1
 8000c7e:	9b00      	ldr	r3, [sp, #0]
 8000c80:	4463      	add	r3, ip
 8000c82:	9300      	str	r3, [sp, #0]
 8000c84:	465b      	mov	r3, fp
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d13b      	bne.n	8000d02 <__aeabi_ddiv+0x236>
 8000c8a:	2302      	movs	r3, #2
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	431e      	orrs	r6, r3
 8000c90:	2102      	movs	r1, #2
 8000c92:	e761      	b.n	8000b58 <__aeabi_ddiv+0x8c>
 8000c94:	4643      	mov	r3, r8
 8000c96:	4313      	orrs	r3, r2
 8000c98:	469b      	mov	fp, r3
 8000c9a:	d037      	beq.n	8000d0c <__aeabi_ddiv+0x240>
 8000c9c:	4643      	mov	r3, r8
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d100      	bne.n	8000ca4 <__aeabi_ddiv+0x1d8>
 8000ca2:	e162      	b.n	8000f6a <__aeabi_ddiv+0x49e>
 8000ca4:	4640      	mov	r0, r8
 8000ca6:	f001 fa69 	bl	800217c <__clzsi2>
 8000caa:	0003      	movs	r3, r0
 8000cac:	3b0b      	subs	r3, #11
 8000cae:	2b1c      	cmp	r3, #28
 8000cb0:	dd00      	ble.n	8000cb4 <__aeabi_ddiv+0x1e8>
 8000cb2:	e153      	b.n	8000f5c <__aeabi_ddiv+0x490>
 8000cb4:	0002      	movs	r2, r0
 8000cb6:	4641      	mov	r1, r8
 8000cb8:	3a08      	subs	r2, #8
 8000cba:	4091      	lsls	r1, r2
 8000cbc:	4688      	mov	r8, r1
 8000cbe:	211d      	movs	r1, #29
 8000cc0:	1acb      	subs	r3, r1, r3
 8000cc2:	4651      	mov	r1, sl
 8000cc4:	40d9      	lsrs	r1, r3
 8000cc6:	000b      	movs	r3, r1
 8000cc8:	4641      	mov	r1, r8
 8000cca:	430b      	orrs	r3, r1
 8000ccc:	469b      	mov	fp, r3
 8000cce:	4653      	mov	r3, sl
 8000cd0:	4093      	lsls	r3, r2
 8000cd2:	001a      	movs	r2, r3
 8000cd4:	9b00      	ldr	r3, [sp, #0]
 8000cd6:	4925      	ldr	r1, [pc, #148]	; (8000d6c <__aeabi_ddiv+0x2a0>)
 8000cd8:	469c      	mov	ip, r3
 8000cda:	4460      	add	r0, ip
 8000cdc:	0003      	movs	r3, r0
 8000cde:	468c      	mov	ip, r1
 8000ce0:	4463      	add	r3, ip
 8000ce2:	9300      	str	r3, [sp, #0]
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	e737      	b.n	8000b58 <__aeabi_ddiv+0x8c>
 8000ce8:	2303      	movs	r3, #3
 8000cea:	46b1      	mov	r9, r6
 8000cec:	9000      	str	r0, [sp, #0]
 8000cee:	260c      	movs	r6, #12
 8000cf0:	9302      	str	r3, [sp, #8]
 8000cf2:	e711      	b.n	8000b18 <__aeabi_ddiv+0x4c>
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	9300      	str	r3, [sp, #0]
 8000cf8:	3301      	adds	r3, #1
 8000cfa:	2604      	movs	r6, #4
 8000cfc:	2700      	movs	r7, #0
 8000cfe:	9302      	str	r3, [sp, #8]
 8000d00:	e70a      	b.n	8000b18 <__aeabi_ddiv+0x4c>
 8000d02:	2303      	movs	r3, #3
 8000d04:	46c3      	mov	fp, r8
 8000d06:	431e      	orrs	r6, r3
 8000d08:	2103      	movs	r1, #3
 8000d0a:	e725      	b.n	8000b58 <__aeabi_ddiv+0x8c>
 8000d0c:	3301      	adds	r3, #1
 8000d0e:	431e      	orrs	r6, r3
 8000d10:	2200      	movs	r2, #0
 8000d12:	2101      	movs	r1, #1
 8000d14:	e720      	b.n	8000b58 <__aeabi_ddiv+0x8c>
 8000d16:	2300      	movs	r3, #0
 8000d18:	469a      	mov	sl, r3
 8000d1a:	2380      	movs	r3, #128	; 0x80
 8000d1c:	2700      	movs	r7, #0
 8000d1e:	031b      	lsls	r3, r3, #12
 8000d20:	4a09      	ldr	r2, [pc, #36]	; (8000d48 <__aeabi_ddiv+0x27c>)
 8000d22:	e761      	b.n	8000be8 <__aeabi_ddiv+0x11c>
 8000d24:	2380      	movs	r3, #128	; 0x80
 8000d26:	4649      	mov	r1, r9
 8000d28:	031b      	lsls	r3, r3, #12
 8000d2a:	4219      	tst	r1, r3
 8000d2c:	d100      	bne.n	8000d30 <__aeabi_ddiv+0x264>
 8000d2e:	e0e2      	b.n	8000ef6 <__aeabi_ddiv+0x42a>
 8000d30:	4659      	mov	r1, fp
 8000d32:	4219      	tst	r1, r3
 8000d34:	d000      	beq.n	8000d38 <__aeabi_ddiv+0x26c>
 8000d36:	e0de      	b.n	8000ef6 <__aeabi_ddiv+0x42a>
 8000d38:	430b      	orrs	r3, r1
 8000d3a:	031b      	lsls	r3, r3, #12
 8000d3c:	0017      	movs	r7, r2
 8000d3e:	0b1b      	lsrs	r3, r3, #12
 8000d40:	46a2      	mov	sl, r4
 8000d42:	4a01      	ldr	r2, [pc, #4]	; (8000d48 <__aeabi_ddiv+0x27c>)
 8000d44:	e750      	b.n	8000be8 <__aeabi_ddiv+0x11c>
 8000d46:	46c0      	nop			; (mov r8, r8)
 8000d48:	000007ff 	.word	0x000007ff
 8000d4c:	fffffc01 	.word	0xfffffc01
 8000d50:	0800b894 	.word	0x0800b894
 8000d54:	000003ff 	.word	0x000003ff
 8000d58:	feffffff 	.word	0xfeffffff
 8000d5c:	000007fe 	.word	0x000007fe
 8000d60:	800fffff 	.word	0x800fffff
 8000d64:	fffffc0d 	.word	0xfffffc0d
 8000d68:	fffff801 	.word	0xfffff801
 8000d6c:	000003f3 	.word	0x000003f3
 8000d70:	45d9      	cmp	r9, fp
 8000d72:	d900      	bls.n	8000d76 <__aeabi_ddiv+0x2aa>
 8000d74:	e0cb      	b.n	8000f0e <__aeabi_ddiv+0x442>
 8000d76:	d100      	bne.n	8000d7a <__aeabi_ddiv+0x2ae>
 8000d78:	e0c6      	b.n	8000f08 <__aeabi_ddiv+0x43c>
 8000d7a:	003c      	movs	r4, r7
 8000d7c:	4648      	mov	r0, r9
 8000d7e:	2700      	movs	r7, #0
 8000d80:	9b00      	ldr	r3, [sp, #0]
 8000d82:	3b01      	subs	r3, #1
 8000d84:	9300      	str	r3, [sp, #0]
 8000d86:	465b      	mov	r3, fp
 8000d88:	0e16      	lsrs	r6, r2, #24
 8000d8a:	021b      	lsls	r3, r3, #8
 8000d8c:	431e      	orrs	r6, r3
 8000d8e:	0213      	lsls	r3, r2, #8
 8000d90:	4698      	mov	r8, r3
 8000d92:	0433      	lsls	r3, r6, #16
 8000d94:	0c1b      	lsrs	r3, r3, #16
 8000d96:	4699      	mov	r9, r3
 8000d98:	0c31      	lsrs	r1, r6, #16
 8000d9a:	9101      	str	r1, [sp, #4]
 8000d9c:	f7ff fa4c 	bl	8000238 <__aeabi_uidivmod>
 8000da0:	464a      	mov	r2, r9
 8000da2:	4342      	muls	r2, r0
 8000da4:	040b      	lsls	r3, r1, #16
 8000da6:	0c21      	lsrs	r1, r4, #16
 8000da8:	0005      	movs	r5, r0
 8000daa:	4319      	orrs	r1, r3
 8000dac:	428a      	cmp	r2, r1
 8000dae:	d907      	bls.n	8000dc0 <__aeabi_ddiv+0x2f4>
 8000db0:	1989      	adds	r1, r1, r6
 8000db2:	3d01      	subs	r5, #1
 8000db4:	428e      	cmp	r6, r1
 8000db6:	d803      	bhi.n	8000dc0 <__aeabi_ddiv+0x2f4>
 8000db8:	428a      	cmp	r2, r1
 8000dba:	d901      	bls.n	8000dc0 <__aeabi_ddiv+0x2f4>
 8000dbc:	1e85      	subs	r5, r0, #2
 8000dbe:	1989      	adds	r1, r1, r6
 8000dc0:	1a88      	subs	r0, r1, r2
 8000dc2:	9901      	ldr	r1, [sp, #4]
 8000dc4:	f7ff fa38 	bl	8000238 <__aeabi_uidivmod>
 8000dc8:	0409      	lsls	r1, r1, #16
 8000dca:	468c      	mov	ip, r1
 8000dcc:	464a      	mov	r2, r9
 8000dce:	0421      	lsls	r1, r4, #16
 8000dd0:	4664      	mov	r4, ip
 8000dd2:	4342      	muls	r2, r0
 8000dd4:	0c09      	lsrs	r1, r1, #16
 8000dd6:	0003      	movs	r3, r0
 8000dd8:	4321      	orrs	r1, r4
 8000dda:	428a      	cmp	r2, r1
 8000ddc:	d904      	bls.n	8000de8 <__aeabi_ddiv+0x31c>
 8000dde:	1989      	adds	r1, r1, r6
 8000de0:	3b01      	subs	r3, #1
 8000de2:	428e      	cmp	r6, r1
 8000de4:	d800      	bhi.n	8000de8 <__aeabi_ddiv+0x31c>
 8000de6:	e0f1      	b.n	8000fcc <__aeabi_ddiv+0x500>
 8000de8:	042d      	lsls	r5, r5, #16
 8000dea:	431d      	orrs	r5, r3
 8000dec:	46ab      	mov	fp, r5
 8000dee:	4643      	mov	r3, r8
 8000df0:	1a89      	subs	r1, r1, r2
 8000df2:	4642      	mov	r2, r8
 8000df4:	0c28      	lsrs	r0, r5, #16
 8000df6:	0412      	lsls	r2, r2, #16
 8000df8:	0c1d      	lsrs	r5, r3, #16
 8000dfa:	465b      	mov	r3, fp
 8000dfc:	0c14      	lsrs	r4, r2, #16
 8000dfe:	0022      	movs	r2, r4
 8000e00:	041b      	lsls	r3, r3, #16
 8000e02:	0c1b      	lsrs	r3, r3, #16
 8000e04:	435a      	muls	r2, r3
 8000e06:	9403      	str	r4, [sp, #12]
 8000e08:	436b      	muls	r3, r5
 8000e0a:	4344      	muls	r4, r0
 8000e0c:	9502      	str	r5, [sp, #8]
 8000e0e:	4368      	muls	r0, r5
 8000e10:	191b      	adds	r3, r3, r4
 8000e12:	0c15      	lsrs	r5, r2, #16
 8000e14:	18eb      	adds	r3, r5, r3
 8000e16:	429c      	cmp	r4, r3
 8000e18:	d903      	bls.n	8000e22 <__aeabi_ddiv+0x356>
 8000e1a:	2480      	movs	r4, #128	; 0x80
 8000e1c:	0264      	lsls	r4, r4, #9
 8000e1e:	46a4      	mov	ip, r4
 8000e20:	4460      	add	r0, ip
 8000e22:	0c1c      	lsrs	r4, r3, #16
 8000e24:	0415      	lsls	r5, r2, #16
 8000e26:	041b      	lsls	r3, r3, #16
 8000e28:	0c2d      	lsrs	r5, r5, #16
 8000e2a:	1820      	adds	r0, r4, r0
 8000e2c:	195d      	adds	r5, r3, r5
 8000e2e:	4281      	cmp	r1, r0
 8000e30:	d377      	bcc.n	8000f22 <__aeabi_ddiv+0x456>
 8000e32:	d073      	beq.n	8000f1c <__aeabi_ddiv+0x450>
 8000e34:	1a0c      	subs	r4, r1, r0
 8000e36:	4aa2      	ldr	r2, [pc, #648]	; (80010c0 <__aeabi_ddiv+0x5f4>)
 8000e38:	1b7d      	subs	r5, r7, r5
 8000e3a:	42af      	cmp	r7, r5
 8000e3c:	41bf      	sbcs	r7, r7
 8000e3e:	4694      	mov	ip, r2
 8000e40:	9b00      	ldr	r3, [sp, #0]
 8000e42:	427f      	negs	r7, r7
 8000e44:	4463      	add	r3, ip
 8000e46:	1be0      	subs	r0, r4, r7
 8000e48:	001c      	movs	r4, r3
 8000e4a:	4286      	cmp	r6, r0
 8000e4c:	d100      	bne.n	8000e50 <__aeabi_ddiv+0x384>
 8000e4e:	e0db      	b.n	8001008 <__aeabi_ddiv+0x53c>
 8000e50:	9901      	ldr	r1, [sp, #4]
 8000e52:	f7ff f9f1 	bl	8000238 <__aeabi_uidivmod>
 8000e56:	464a      	mov	r2, r9
 8000e58:	4342      	muls	r2, r0
 8000e5a:	040b      	lsls	r3, r1, #16
 8000e5c:	0c29      	lsrs	r1, r5, #16
 8000e5e:	0007      	movs	r7, r0
 8000e60:	4319      	orrs	r1, r3
 8000e62:	428a      	cmp	r2, r1
 8000e64:	d907      	bls.n	8000e76 <__aeabi_ddiv+0x3aa>
 8000e66:	1989      	adds	r1, r1, r6
 8000e68:	3f01      	subs	r7, #1
 8000e6a:	428e      	cmp	r6, r1
 8000e6c:	d803      	bhi.n	8000e76 <__aeabi_ddiv+0x3aa>
 8000e6e:	428a      	cmp	r2, r1
 8000e70:	d901      	bls.n	8000e76 <__aeabi_ddiv+0x3aa>
 8000e72:	1e87      	subs	r7, r0, #2
 8000e74:	1989      	adds	r1, r1, r6
 8000e76:	1a88      	subs	r0, r1, r2
 8000e78:	9901      	ldr	r1, [sp, #4]
 8000e7a:	f7ff f9dd 	bl	8000238 <__aeabi_uidivmod>
 8000e7e:	0409      	lsls	r1, r1, #16
 8000e80:	464a      	mov	r2, r9
 8000e82:	4689      	mov	r9, r1
 8000e84:	0429      	lsls	r1, r5, #16
 8000e86:	464d      	mov	r5, r9
 8000e88:	4342      	muls	r2, r0
 8000e8a:	0c09      	lsrs	r1, r1, #16
 8000e8c:	0003      	movs	r3, r0
 8000e8e:	4329      	orrs	r1, r5
 8000e90:	428a      	cmp	r2, r1
 8000e92:	d907      	bls.n	8000ea4 <__aeabi_ddiv+0x3d8>
 8000e94:	1989      	adds	r1, r1, r6
 8000e96:	3b01      	subs	r3, #1
 8000e98:	428e      	cmp	r6, r1
 8000e9a:	d803      	bhi.n	8000ea4 <__aeabi_ddiv+0x3d8>
 8000e9c:	428a      	cmp	r2, r1
 8000e9e:	d901      	bls.n	8000ea4 <__aeabi_ddiv+0x3d8>
 8000ea0:	1e83      	subs	r3, r0, #2
 8000ea2:	1989      	adds	r1, r1, r6
 8000ea4:	043f      	lsls	r7, r7, #16
 8000ea6:	1a89      	subs	r1, r1, r2
 8000ea8:	003a      	movs	r2, r7
 8000eaa:	9f03      	ldr	r7, [sp, #12]
 8000eac:	431a      	orrs	r2, r3
 8000eae:	0038      	movs	r0, r7
 8000eb0:	0413      	lsls	r3, r2, #16
 8000eb2:	0c1b      	lsrs	r3, r3, #16
 8000eb4:	4358      	muls	r0, r3
 8000eb6:	4681      	mov	r9, r0
 8000eb8:	9802      	ldr	r0, [sp, #8]
 8000eba:	0c15      	lsrs	r5, r2, #16
 8000ebc:	436f      	muls	r7, r5
 8000ebe:	4343      	muls	r3, r0
 8000ec0:	4345      	muls	r5, r0
 8000ec2:	4648      	mov	r0, r9
 8000ec4:	0c00      	lsrs	r0, r0, #16
 8000ec6:	4684      	mov	ip, r0
 8000ec8:	19db      	adds	r3, r3, r7
 8000eca:	4463      	add	r3, ip
 8000ecc:	429f      	cmp	r7, r3
 8000ece:	d903      	bls.n	8000ed8 <__aeabi_ddiv+0x40c>
 8000ed0:	2080      	movs	r0, #128	; 0x80
 8000ed2:	0240      	lsls	r0, r0, #9
 8000ed4:	4684      	mov	ip, r0
 8000ed6:	4465      	add	r5, ip
 8000ed8:	4648      	mov	r0, r9
 8000eda:	0c1f      	lsrs	r7, r3, #16
 8000edc:	0400      	lsls	r0, r0, #16
 8000ede:	041b      	lsls	r3, r3, #16
 8000ee0:	0c00      	lsrs	r0, r0, #16
 8000ee2:	197d      	adds	r5, r7, r5
 8000ee4:	1818      	adds	r0, r3, r0
 8000ee6:	42a9      	cmp	r1, r5
 8000ee8:	d200      	bcs.n	8000eec <__aeabi_ddiv+0x420>
 8000eea:	e084      	b.n	8000ff6 <__aeabi_ddiv+0x52a>
 8000eec:	d100      	bne.n	8000ef0 <__aeabi_ddiv+0x424>
 8000eee:	e07f      	b.n	8000ff0 <__aeabi_ddiv+0x524>
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	431a      	orrs	r2, r3
 8000ef4:	e657      	b.n	8000ba6 <__aeabi_ddiv+0xda>
 8000ef6:	2380      	movs	r3, #128	; 0x80
 8000ef8:	464a      	mov	r2, r9
 8000efa:	031b      	lsls	r3, r3, #12
 8000efc:	4313      	orrs	r3, r2
 8000efe:	031b      	lsls	r3, r3, #12
 8000f00:	0b1b      	lsrs	r3, r3, #12
 8000f02:	46aa      	mov	sl, r5
 8000f04:	4a6f      	ldr	r2, [pc, #444]	; (80010c4 <__aeabi_ddiv+0x5f8>)
 8000f06:	e66f      	b.n	8000be8 <__aeabi_ddiv+0x11c>
 8000f08:	42ba      	cmp	r2, r7
 8000f0a:	d900      	bls.n	8000f0e <__aeabi_ddiv+0x442>
 8000f0c:	e735      	b.n	8000d7a <__aeabi_ddiv+0x2ae>
 8000f0e:	464b      	mov	r3, r9
 8000f10:	07dc      	lsls	r4, r3, #31
 8000f12:	0858      	lsrs	r0, r3, #1
 8000f14:	087b      	lsrs	r3, r7, #1
 8000f16:	431c      	orrs	r4, r3
 8000f18:	07ff      	lsls	r7, r7, #31
 8000f1a:	e734      	b.n	8000d86 <__aeabi_ddiv+0x2ba>
 8000f1c:	2400      	movs	r4, #0
 8000f1e:	42af      	cmp	r7, r5
 8000f20:	d289      	bcs.n	8000e36 <__aeabi_ddiv+0x36a>
 8000f22:	4447      	add	r7, r8
 8000f24:	4547      	cmp	r7, r8
 8000f26:	41a4      	sbcs	r4, r4
 8000f28:	465b      	mov	r3, fp
 8000f2a:	4264      	negs	r4, r4
 8000f2c:	19a4      	adds	r4, r4, r6
 8000f2e:	1864      	adds	r4, r4, r1
 8000f30:	3b01      	subs	r3, #1
 8000f32:	42a6      	cmp	r6, r4
 8000f34:	d21e      	bcs.n	8000f74 <__aeabi_ddiv+0x4a8>
 8000f36:	42a0      	cmp	r0, r4
 8000f38:	d86d      	bhi.n	8001016 <__aeabi_ddiv+0x54a>
 8000f3a:	d100      	bne.n	8000f3e <__aeabi_ddiv+0x472>
 8000f3c:	e0b6      	b.n	80010ac <__aeabi_ddiv+0x5e0>
 8000f3e:	1a24      	subs	r4, r4, r0
 8000f40:	469b      	mov	fp, r3
 8000f42:	e778      	b.n	8000e36 <__aeabi_ddiv+0x36a>
 8000f44:	0003      	movs	r3, r0
 8000f46:	465a      	mov	r2, fp
 8000f48:	3b28      	subs	r3, #40	; 0x28
 8000f4a:	409a      	lsls	r2, r3
 8000f4c:	2700      	movs	r7, #0
 8000f4e:	4691      	mov	r9, r2
 8000f50:	e688      	b.n	8000c64 <__aeabi_ddiv+0x198>
 8000f52:	4658      	mov	r0, fp
 8000f54:	f001 f912 	bl	800217c <__clzsi2>
 8000f58:	3020      	adds	r0, #32
 8000f5a:	e672      	b.n	8000c42 <__aeabi_ddiv+0x176>
 8000f5c:	0003      	movs	r3, r0
 8000f5e:	4652      	mov	r2, sl
 8000f60:	3b28      	subs	r3, #40	; 0x28
 8000f62:	409a      	lsls	r2, r3
 8000f64:	4693      	mov	fp, r2
 8000f66:	2200      	movs	r2, #0
 8000f68:	e6b4      	b.n	8000cd4 <__aeabi_ddiv+0x208>
 8000f6a:	4650      	mov	r0, sl
 8000f6c:	f001 f906 	bl	800217c <__clzsi2>
 8000f70:	3020      	adds	r0, #32
 8000f72:	e69a      	b.n	8000caa <__aeabi_ddiv+0x1de>
 8000f74:	42a6      	cmp	r6, r4
 8000f76:	d1e2      	bne.n	8000f3e <__aeabi_ddiv+0x472>
 8000f78:	45b8      	cmp	r8, r7
 8000f7a:	d9dc      	bls.n	8000f36 <__aeabi_ddiv+0x46a>
 8000f7c:	1a34      	subs	r4, r6, r0
 8000f7e:	469b      	mov	fp, r3
 8000f80:	e759      	b.n	8000e36 <__aeabi_ddiv+0x36a>
 8000f82:	2b1f      	cmp	r3, #31
 8000f84:	dc65      	bgt.n	8001052 <__aeabi_ddiv+0x586>
 8000f86:	4c50      	ldr	r4, [pc, #320]	; (80010c8 <__aeabi_ddiv+0x5fc>)
 8000f88:	9900      	ldr	r1, [sp, #0]
 8000f8a:	46a4      	mov	ip, r4
 8000f8c:	465c      	mov	r4, fp
 8000f8e:	4461      	add	r1, ip
 8000f90:	0008      	movs	r0, r1
 8000f92:	408c      	lsls	r4, r1
 8000f94:	0011      	movs	r1, r2
 8000f96:	4082      	lsls	r2, r0
 8000f98:	40d9      	lsrs	r1, r3
 8000f9a:	1e50      	subs	r0, r2, #1
 8000f9c:	4182      	sbcs	r2, r0
 8000f9e:	430c      	orrs	r4, r1
 8000fa0:	4314      	orrs	r4, r2
 8000fa2:	465a      	mov	r2, fp
 8000fa4:	40da      	lsrs	r2, r3
 8000fa6:	0013      	movs	r3, r2
 8000fa8:	0762      	lsls	r2, r4, #29
 8000faa:	d009      	beq.n	8000fc0 <__aeabi_ddiv+0x4f4>
 8000fac:	220f      	movs	r2, #15
 8000fae:	4022      	ands	r2, r4
 8000fb0:	2a04      	cmp	r2, #4
 8000fb2:	d005      	beq.n	8000fc0 <__aeabi_ddiv+0x4f4>
 8000fb4:	0022      	movs	r2, r4
 8000fb6:	1d14      	adds	r4, r2, #4
 8000fb8:	4294      	cmp	r4, r2
 8000fba:	4189      	sbcs	r1, r1
 8000fbc:	4249      	negs	r1, r1
 8000fbe:	185b      	adds	r3, r3, r1
 8000fc0:	021a      	lsls	r2, r3, #8
 8000fc2:	d562      	bpl.n	800108a <__aeabi_ddiv+0x5be>
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	2700      	movs	r7, #0
 8000fca:	e60d      	b.n	8000be8 <__aeabi_ddiv+0x11c>
 8000fcc:	428a      	cmp	r2, r1
 8000fce:	d800      	bhi.n	8000fd2 <__aeabi_ddiv+0x506>
 8000fd0:	e70a      	b.n	8000de8 <__aeabi_ddiv+0x31c>
 8000fd2:	1e83      	subs	r3, r0, #2
 8000fd4:	1989      	adds	r1, r1, r6
 8000fd6:	e707      	b.n	8000de8 <__aeabi_ddiv+0x31c>
 8000fd8:	230f      	movs	r3, #15
 8000fda:	4013      	ands	r3, r2
 8000fdc:	2b04      	cmp	r3, #4
 8000fde:	d100      	bne.n	8000fe2 <__aeabi_ddiv+0x516>
 8000fe0:	e5e6      	b.n	8000bb0 <__aeabi_ddiv+0xe4>
 8000fe2:	1d17      	adds	r7, r2, #4
 8000fe4:	4297      	cmp	r7, r2
 8000fe6:	4192      	sbcs	r2, r2
 8000fe8:	4253      	negs	r3, r2
 8000fea:	449b      	add	fp, r3
 8000fec:	08fa      	lsrs	r2, r7, #3
 8000fee:	e5e0      	b.n	8000bb2 <__aeabi_ddiv+0xe6>
 8000ff0:	2800      	cmp	r0, #0
 8000ff2:	d100      	bne.n	8000ff6 <__aeabi_ddiv+0x52a>
 8000ff4:	e5d7      	b.n	8000ba6 <__aeabi_ddiv+0xda>
 8000ff6:	1871      	adds	r1, r6, r1
 8000ff8:	1e53      	subs	r3, r2, #1
 8000ffa:	42b1      	cmp	r1, r6
 8000ffc:	d327      	bcc.n	800104e <__aeabi_ddiv+0x582>
 8000ffe:	42a9      	cmp	r1, r5
 8001000:	d315      	bcc.n	800102e <__aeabi_ddiv+0x562>
 8001002:	d058      	beq.n	80010b6 <__aeabi_ddiv+0x5ea>
 8001004:	001a      	movs	r2, r3
 8001006:	e773      	b.n	8000ef0 <__aeabi_ddiv+0x424>
 8001008:	2b00      	cmp	r3, #0
 800100a:	dc00      	bgt.n	800100e <__aeabi_ddiv+0x542>
 800100c:	e604      	b.n	8000c18 <__aeabi_ddiv+0x14c>
 800100e:	2301      	movs	r3, #1
 8001010:	2200      	movs	r2, #0
 8001012:	449b      	add	fp, r3
 8001014:	e5cd      	b.n	8000bb2 <__aeabi_ddiv+0xe6>
 8001016:	2302      	movs	r3, #2
 8001018:	4447      	add	r7, r8
 800101a:	4547      	cmp	r7, r8
 800101c:	4189      	sbcs	r1, r1
 800101e:	425b      	negs	r3, r3
 8001020:	469c      	mov	ip, r3
 8001022:	4249      	negs	r1, r1
 8001024:	1989      	adds	r1, r1, r6
 8001026:	190c      	adds	r4, r1, r4
 8001028:	44e3      	add	fp, ip
 800102a:	1a24      	subs	r4, r4, r0
 800102c:	e703      	b.n	8000e36 <__aeabi_ddiv+0x36a>
 800102e:	4643      	mov	r3, r8
 8001030:	005f      	lsls	r7, r3, #1
 8001032:	4547      	cmp	r7, r8
 8001034:	419b      	sbcs	r3, r3
 8001036:	46b8      	mov	r8, r7
 8001038:	425b      	negs	r3, r3
 800103a:	199e      	adds	r6, r3, r6
 800103c:	3a02      	subs	r2, #2
 800103e:	1989      	adds	r1, r1, r6
 8001040:	42a9      	cmp	r1, r5
 8001042:	d000      	beq.n	8001046 <__aeabi_ddiv+0x57a>
 8001044:	e754      	b.n	8000ef0 <__aeabi_ddiv+0x424>
 8001046:	4540      	cmp	r0, r8
 8001048:	d000      	beq.n	800104c <__aeabi_ddiv+0x580>
 800104a:	e751      	b.n	8000ef0 <__aeabi_ddiv+0x424>
 800104c:	e5ab      	b.n	8000ba6 <__aeabi_ddiv+0xda>
 800104e:	001a      	movs	r2, r3
 8001050:	e7f6      	b.n	8001040 <__aeabi_ddiv+0x574>
 8001052:	211f      	movs	r1, #31
 8001054:	465f      	mov	r7, fp
 8001056:	4249      	negs	r1, r1
 8001058:	1b0c      	subs	r4, r1, r4
 800105a:	40e7      	lsrs	r7, r4
 800105c:	2b20      	cmp	r3, #32
 800105e:	d007      	beq.n	8001070 <__aeabi_ddiv+0x5a4>
 8001060:	491a      	ldr	r1, [pc, #104]	; (80010cc <__aeabi_ddiv+0x600>)
 8001062:	9b00      	ldr	r3, [sp, #0]
 8001064:	468c      	mov	ip, r1
 8001066:	4463      	add	r3, ip
 8001068:	0018      	movs	r0, r3
 800106a:	465b      	mov	r3, fp
 800106c:	4083      	lsls	r3, r0
 800106e:	431a      	orrs	r2, r3
 8001070:	1e50      	subs	r0, r2, #1
 8001072:	4182      	sbcs	r2, r0
 8001074:	433a      	orrs	r2, r7
 8001076:	2707      	movs	r7, #7
 8001078:	2300      	movs	r3, #0
 800107a:	4017      	ands	r7, r2
 800107c:	d009      	beq.n	8001092 <__aeabi_ddiv+0x5c6>
 800107e:	210f      	movs	r1, #15
 8001080:	2300      	movs	r3, #0
 8001082:	4011      	ands	r1, r2
 8001084:	0014      	movs	r4, r2
 8001086:	2904      	cmp	r1, #4
 8001088:	d195      	bne.n	8000fb6 <__aeabi_ddiv+0x4ea>
 800108a:	0022      	movs	r2, r4
 800108c:	075f      	lsls	r7, r3, #29
 800108e:	025b      	lsls	r3, r3, #9
 8001090:	0b1b      	lsrs	r3, r3, #12
 8001092:	08d2      	lsrs	r2, r2, #3
 8001094:	4317      	orrs	r7, r2
 8001096:	2200      	movs	r2, #0
 8001098:	e5a6      	b.n	8000be8 <__aeabi_ddiv+0x11c>
 800109a:	2380      	movs	r3, #128	; 0x80
 800109c:	4659      	mov	r1, fp
 800109e:	031b      	lsls	r3, r3, #12
 80010a0:	430b      	orrs	r3, r1
 80010a2:	031b      	lsls	r3, r3, #12
 80010a4:	0017      	movs	r7, r2
 80010a6:	0b1b      	lsrs	r3, r3, #12
 80010a8:	4a06      	ldr	r2, [pc, #24]	; (80010c4 <__aeabi_ddiv+0x5f8>)
 80010aa:	e59d      	b.n	8000be8 <__aeabi_ddiv+0x11c>
 80010ac:	42bd      	cmp	r5, r7
 80010ae:	d8b2      	bhi.n	8001016 <__aeabi_ddiv+0x54a>
 80010b0:	469b      	mov	fp, r3
 80010b2:	2400      	movs	r4, #0
 80010b4:	e6bf      	b.n	8000e36 <__aeabi_ddiv+0x36a>
 80010b6:	4580      	cmp	r8, r0
 80010b8:	d3b9      	bcc.n	800102e <__aeabi_ddiv+0x562>
 80010ba:	001a      	movs	r2, r3
 80010bc:	e7c3      	b.n	8001046 <__aeabi_ddiv+0x57a>
 80010be:	46c0      	nop			; (mov r8, r8)
 80010c0:	000003ff 	.word	0x000003ff
 80010c4:	000007ff 	.word	0x000007ff
 80010c8:	0000041e 	.word	0x0000041e
 80010cc:	0000043e 	.word	0x0000043e

080010d0 <__eqdf2>:
 80010d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010d2:	464f      	mov	r7, r9
 80010d4:	4646      	mov	r6, r8
 80010d6:	46d6      	mov	lr, sl
 80010d8:	4684      	mov	ip, r0
 80010da:	b5c0      	push	{r6, r7, lr}
 80010dc:	4680      	mov	r8, r0
 80010de:	4e19      	ldr	r6, [pc, #100]	; (8001144 <__eqdf2+0x74>)
 80010e0:	0318      	lsls	r0, r3, #12
 80010e2:	030f      	lsls	r7, r1, #12
 80010e4:	004d      	lsls	r5, r1, #1
 80010e6:	0b00      	lsrs	r0, r0, #12
 80010e8:	005c      	lsls	r4, r3, #1
 80010ea:	4682      	mov	sl, r0
 80010ec:	0b3f      	lsrs	r7, r7, #12
 80010ee:	0d6d      	lsrs	r5, r5, #21
 80010f0:	0fc9      	lsrs	r1, r1, #31
 80010f2:	4691      	mov	r9, r2
 80010f4:	0d64      	lsrs	r4, r4, #21
 80010f6:	0fdb      	lsrs	r3, r3, #31
 80010f8:	2001      	movs	r0, #1
 80010fa:	42b5      	cmp	r5, r6
 80010fc:	d00a      	beq.n	8001114 <__eqdf2+0x44>
 80010fe:	42b4      	cmp	r4, r6
 8001100:	d003      	beq.n	800110a <__eqdf2+0x3a>
 8001102:	42a5      	cmp	r5, r4
 8001104:	d101      	bne.n	800110a <__eqdf2+0x3a>
 8001106:	4557      	cmp	r7, sl
 8001108:	d00c      	beq.n	8001124 <__eqdf2+0x54>
 800110a:	bc1c      	pop	{r2, r3, r4}
 800110c:	4690      	mov	r8, r2
 800110e:	4699      	mov	r9, r3
 8001110:	46a2      	mov	sl, r4
 8001112:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001114:	4666      	mov	r6, ip
 8001116:	433e      	orrs	r6, r7
 8001118:	d1f7      	bne.n	800110a <__eqdf2+0x3a>
 800111a:	42ac      	cmp	r4, r5
 800111c:	d1f5      	bne.n	800110a <__eqdf2+0x3a>
 800111e:	4654      	mov	r4, sl
 8001120:	4314      	orrs	r4, r2
 8001122:	d1f2      	bne.n	800110a <__eqdf2+0x3a>
 8001124:	2001      	movs	r0, #1
 8001126:	45c8      	cmp	r8, r9
 8001128:	d1ef      	bne.n	800110a <__eqdf2+0x3a>
 800112a:	4299      	cmp	r1, r3
 800112c:	d007      	beq.n	800113e <__eqdf2+0x6e>
 800112e:	2d00      	cmp	r5, #0
 8001130:	d1eb      	bne.n	800110a <__eqdf2+0x3a>
 8001132:	4663      	mov	r3, ip
 8001134:	431f      	orrs	r7, r3
 8001136:	0038      	movs	r0, r7
 8001138:	1e47      	subs	r7, r0, #1
 800113a:	41b8      	sbcs	r0, r7
 800113c:	e7e5      	b.n	800110a <__eqdf2+0x3a>
 800113e:	2000      	movs	r0, #0
 8001140:	e7e3      	b.n	800110a <__eqdf2+0x3a>
 8001142:	46c0      	nop			; (mov r8, r8)
 8001144:	000007ff 	.word	0x000007ff

08001148 <__gedf2>:
 8001148:	b5f0      	push	{r4, r5, r6, r7, lr}
 800114a:	464f      	mov	r7, r9
 800114c:	4646      	mov	r6, r8
 800114e:	46d6      	mov	lr, sl
 8001150:	004d      	lsls	r5, r1, #1
 8001152:	b5c0      	push	{r6, r7, lr}
 8001154:	030e      	lsls	r6, r1, #12
 8001156:	0fc9      	lsrs	r1, r1, #31
 8001158:	468a      	mov	sl, r1
 800115a:	492c      	ldr	r1, [pc, #176]	; (800120c <__gedf2+0xc4>)
 800115c:	031f      	lsls	r7, r3, #12
 800115e:	005c      	lsls	r4, r3, #1
 8001160:	4680      	mov	r8, r0
 8001162:	0b36      	lsrs	r6, r6, #12
 8001164:	0d6d      	lsrs	r5, r5, #21
 8001166:	4691      	mov	r9, r2
 8001168:	0b3f      	lsrs	r7, r7, #12
 800116a:	0d64      	lsrs	r4, r4, #21
 800116c:	0fdb      	lsrs	r3, r3, #31
 800116e:	428d      	cmp	r5, r1
 8001170:	d01e      	beq.n	80011b0 <__gedf2+0x68>
 8001172:	428c      	cmp	r4, r1
 8001174:	d016      	beq.n	80011a4 <__gedf2+0x5c>
 8001176:	2d00      	cmp	r5, #0
 8001178:	d11e      	bne.n	80011b8 <__gedf2+0x70>
 800117a:	4330      	orrs	r0, r6
 800117c:	4684      	mov	ip, r0
 800117e:	2c00      	cmp	r4, #0
 8001180:	d101      	bne.n	8001186 <__gedf2+0x3e>
 8001182:	433a      	orrs	r2, r7
 8001184:	d023      	beq.n	80011ce <__gedf2+0x86>
 8001186:	4662      	mov	r2, ip
 8001188:	2a00      	cmp	r2, #0
 800118a:	d01a      	beq.n	80011c2 <__gedf2+0x7a>
 800118c:	459a      	cmp	sl, r3
 800118e:	d029      	beq.n	80011e4 <__gedf2+0x9c>
 8001190:	4651      	mov	r1, sl
 8001192:	2002      	movs	r0, #2
 8001194:	3901      	subs	r1, #1
 8001196:	4008      	ands	r0, r1
 8001198:	3801      	subs	r0, #1
 800119a:	bc1c      	pop	{r2, r3, r4}
 800119c:	4690      	mov	r8, r2
 800119e:	4699      	mov	r9, r3
 80011a0:	46a2      	mov	sl, r4
 80011a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011a4:	0039      	movs	r1, r7
 80011a6:	4311      	orrs	r1, r2
 80011a8:	d0e5      	beq.n	8001176 <__gedf2+0x2e>
 80011aa:	2002      	movs	r0, #2
 80011ac:	4240      	negs	r0, r0
 80011ae:	e7f4      	b.n	800119a <__gedf2+0x52>
 80011b0:	4330      	orrs	r0, r6
 80011b2:	d1fa      	bne.n	80011aa <__gedf2+0x62>
 80011b4:	42ac      	cmp	r4, r5
 80011b6:	d00f      	beq.n	80011d8 <__gedf2+0x90>
 80011b8:	2c00      	cmp	r4, #0
 80011ba:	d10f      	bne.n	80011dc <__gedf2+0x94>
 80011bc:	433a      	orrs	r2, r7
 80011be:	d0e7      	beq.n	8001190 <__gedf2+0x48>
 80011c0:	e00c      	b.n	80011dc <__gedf2+0x94>
 80011c2:	2201      	movs	r2, #1
 80011c4:	3b01      	subs	r3, #1
 80011c6:	4393      	bics	r3, r2
 80011c8:	0018      	movs	r0, r3
 80011ca:	3001      	adds	r0, #1
 80011cc:	e7e5      	b.n	800119a <__gedf2+0x52>
 80011ce:	4663      	mov	r3, ip
 80011d0:	2000      	movs	r0, #0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d0e1      	beq.n	800119a <__gedf2+0x52>
 80011d6:	e7db      	b.n	8001190 <__gedf2+0x48>
 80011d8:	433a      	orrs	r2, r7
 80011da:	d1e6      	bne.n	80011aa <__gedf2+0x62>
 80011dc:	459a      	cmp	sl, r3
 80011de:	d1d7      	bne.n	8001190 <__gedf2+0x48>
 80011e0:	42a5      	cmp	r5, r4
 80011e2:	dcd5      	bgt.n	8001190 <__gedf2+0x48>
 80011e4:	42a5      	cmp	r5, r4
 80011e6:	db05      	blt.n	80011f4 <__gedf2+0xac>
 80011e8:	42be      	cmp	r6, r7
 80011ea:	d8d1      	bhi.n	8001190 <__gedf2+0x48>
 80011ec:	d008      	beq.n	8001200 <__gedf2+0xb8>
 80011ee:	2000      	movs	r0, #0
 80011f0:	42be      	cmp	r6, r7
 80011f2:	d2d2      	bcs.n	800119a <__gedf2+0x52>
 80011f4:	4650      	mov	r0, sl
 80011f6:	2301      	movs	r3, #1
 80011f8:	3801      	subs	r0, #1
 80011fa:	4398      	bics	r0, r3
 80011fc:	3001      	adds	r0, #1
 80011fe:	e7cc      	b.n	800119a <__gedf2+0x52>
 8001200:	45c8      	cmp	r8, r9
 8001202:	d8c5      	bhi.n	8001190 <__gedf2+0x48>
 8001204:	2000      	movs	r0, #0
 8001206:	45c8      	cmp	r8, r9
 8001208:	d3f4      	bcc.n	80011f4 <__gedf2+0xac>
 800120a:	e7c6      	b.n	800119a <__gedf2+0x52>
 800120c:	000007ff 	.word	0x000007ff

08001210 <__ledf2>:
 8001210:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001212:	464f      	mov	r7, r9
 8001214:	4646      	mov	r6, r8
 8001216:	46d6      	mov	lr, sl
 8001218:	004d      	lsls	r5, r1, #1
 800121a:	b5c0      	push	{r6, r7, lr}
 800121c:	030e      	lsls	r6, r1, #12
 800121e:	0fc9      	lsrs	r1, r1, #31
 8001220:	468a      	mov	sl, r1
 8001222:	492e      	ldr	r1, [pc, #184]	; (80012dc <__ledf2+0xcc>)
 8001224:	031f      	lsls	r7, r3, #12
 8001226:	005c      	lsls	r4, r3, #1
 8001228:	4680      	mov	r8, r0
 800122a:	0b36      	lsrs	r6, r6, #12
 800122c:	0d6d      	lsrs	r5, r5, #21
 800122e:	4691      	mov	r9, r2
 8001230:	0b3f      	lsrs	r7, r7, #12
 8001232:	0d64      	lsrs	r4, r4, #21
 8001234:	0fdb      	lsrs	r3, r3, #31
 8001236:	428d      	cmp	r5, r1
 8001238:	d018      	beq.n	800126c <__ledf2+0x5c>
 800123a:	428c      	cmp	r4, r1
 800123c:	d011      	beq.n	8001262 <__ledf2+0x52>
 800123e:	2d00      	cmp	r5, #0
 8001240:	d118      	bne.n	8001274 <__ledf2+0x64>
 8001242:	4330      	orrs	r0, r6
 8001244:	4684      	mov	ip, r0
 8001246:	2c00      	cmp	r4, #0
 8001248:	d11e      	bne.n	8001288 <__ledf2+0x78>
 800124a:	433a      	orrs	r2, r7
 800124c:	d11c      	bne.n	8001288 <__ledf2+0x78>
 800124e:	4663      	mov	r3, ip
 8001250:	2000      	movs	r0, #0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d030      	beq.n	80012b8 <__ledf2+0xa8>
 8001256:	4651      	mov	r1, sl
 8001258:	2002      	movs	r0, #2
 800125a:	3901      	subs	r1, #1
 800125c:	4008      	ands	r0, r1
 800125e:	3801      	subs	r0, #1
 8001260:	e02a      	b.n	80012b8 <__ledf2+0xa8>
 8001262:	0039      	movs	r1, r7
 8001264:	4311      	orrs	r1, r2
 8001266:	d0ea      	beq.n	800123e <__ledf2+0x2e>
 8001268:	2002      	movs	r0, #2
 800126a:	e025      	b.n	80012b8 <__ledf2+0xa8>
 800126c:	4330      	orrs	r0, r6
 800126e:	d1fb      	bne.n	8001268 <__ledf2+0x58>
 8001270:	42ac      	cmp	r4, r5
 8001272:	d026      	beq.n	80012c2 <__ledf2+0xb2>
 8001274:	2c00      	cmp	r4, #0
 8001276:	d126      	bne.n	80012c6 <__ledf2+0xb6>
 8001278:	433a      	orrs	r2, r7
 800127a:	d124      	bne.n	80012c6 <__ledf2+0xb6>
 800127c:	4651      	mov	r1, sl
 800127e:	2002      	movs	r0, #2
 8001280:	3901      	subs	r1, #1
 8001282:	4008      	ands	r0, r1
 8001284:	3801      	subs	r0, #1
 8001286:	e017      	b.n	80012b8 <__ledf2+0xa8>
 8001288:	4662      	mov	r2, ip
 800128a:	2a00      	cmp	r2, #0
 800128c:	d00f      	beq.n	80012ae <__ledf2+0x9e>
 800128e:	459a      	cmp	sl, r3
 8001290:	d1e1      	bne.n	8001256 <__ledf2+0x46>
 8001292:	42a5      	cmp	r5, r4
 8001294:	db05      	blt.n	80012a2 <__ledf2+0x92>
 8001296:	42be      	cmp	r6, r7
 8001298:	d8dd      	bhi.n	8001256 <__ledf2+0x46>
 800129a:	d019      	beq.n	80012d0 <__ledf2+0xc0>
 800129c:	2000      	movs	r0, #0
 800129e:	42be      	cmp	r6, r7
 80012a0:	d20a      	bcs.n	80012b8 <__ledf2+0xa8>
 80012a2:	4650      	mov	r0, sl
 80012a4:	2301      	movs	r3, #1
 80012a6:	3801      	subs	r0, #1
 80012a8:	4398      	bics	r0, r3
 80012aa:	3001      	adds	r0, #1
 80012ac:	e004      	b.n	80012b8 <__ledf2+0xa8>
 80012ae:	2201      	movs	r2, #1
 80012b0:	3b01      	subs	r3, #1
 80012b2:	4393      	bics	r3, r2
 80012b4:	0018      	movs	r0, r3
 80012b6:	3001      	adds	r0, #1
 80012b8:	bc1c      	pop	{r2, r3, r4}
 80012ba:	4690      	mov	r8, r2
 80012bc:	4699      	mov	r9, r3
 80012be:	46a2      	mov	sl, r4
 80012c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012c2:	433a      	orrs	r2, r7
 80012c4:	d1d0      	bne.n	8001268 <__ledf2+0x58>
 80012c6:	459a      	cmp	sl, r3
 80012c8:	d1c5      	bne.n	8001256 <__ledf2+0x46>
 80012ca:	42a5      	cmp	r5, r4
 80012cc:	dcc3      	bgt.n	8001256 <__ledf2+0x46>
 80012ce:	e7e0      	b.n	8001292 <__ledf2+0x82>
 80012d0:	45c8      	cmp	r8, r9
 80012d2:	d8c0      	bhi.n	8001256 <__ledf2+0x46>
 80012d4:	2000      	movs	r0, #0
 80012d6:	45c8      	cmp	r8, r9
 80012d8:	d3e3      	bcc.n	80012a2 <__ledf2+0x92>
 80012da:	e7ed      	b.n	80012b8 <__ledf2+0xa8>
 80012dc:	000007ff 	.word	0x000007ff

080012e0 <__aeabi_dmul>:
 80012e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012e2:	4657      	mov	r7, sl
 80012e4:	46de      	mov	lr, fp
 80012e6:	464e      	mov	r6, r9
 80012e8:	4645      	mov	r5, r8
 80012ea:	b5e0      	push	{r5, r6, r7, lr}
 80012ec:	4683      	mov	fp, r0
 80012ee:	0006      	movs	r6, r0
 80012f0:	030f      	lsls	r7, r1, #12
 80012f2:	0048      	lsls	r0, r1, #1
 80012f4:	b087      	sub	sp, #28
 80012f6:	4692      	mov	sl, r2
 80012f8:	001d      	movs	r5, r3
 80012fa:	0b3f      	lsrs	r7, r7, #12
 80012fc:	0d40      	lsrs	r0, r0, #21
 80012fe:	0fcc      	lsrs	r4, r1, #31
 8001300:	2800      	cmp	r0, #0
 8001302:	d100      	bne.n	8001306 <__aeabi_dmul+0x26>
 8001304:	e06f      	b.n	80013e6 <__aeabi_dmul+0x106>
 8001306:	4bde      	ldr	r3, [pc, #888]	; (8001680 <__aeabi_dmul+0x3a0>)
 8001308:	4298      	cmp	r0, r3
 800130a:	d038      	beq.n	800137e <__aeabi_dmul+0x9e>
 800130c:	2380      	movs	r3, #128	; 0x80
 800130e:	00ff      	lsls	r7, r7, #3
 8001310:	041b      	lsls	r3, r3, #16
 8001312:	431f      	orrs	r7, r3
 8001314:	0f73      	lsrs	r3, r6, #29
 8001316:	433b      	orrs	r3, r7
 8001318:	9301      	str	r3, [sp, #4]
 800131a:	4bda      	ldr	r3, [pc, #872]	; (8001684 <__aeabi_dmul+0x3a4>)
 800131c:	2700      	movs	r7, #0
 800131e:	4699      	mov	r9, r3
 8001320:	2300      	movs	r3, #0
 8001322:	469b      	mov	fp, r3
 8001324:	00f6      	lsls	r6, r6, #3
 8001326:	4481      	add	r9, r0
 8001328:	032b      	lsls	r3, r5, #12
 800132a:	0069      	lsls	r1, r5, #1
 800132c:	0b1b      	lsrs	r3, r3, #12
 800132e:	4652      	mov	r2, sl
 8001330:	4698      	mov	r8, r3
 8001332:	0d49      	lsrs	r1, r1, #21
 8001334:	0fed      	lsrs	r5, r5, #31
 8001336:	2900      	cmp	r1, #0
 8001338:	d100      	bne.n	800133c <__aeabi_dmul+0x5c>
 800133a:	e085      	b.n	8001448 <__aeabi_dmul+0x168>
 800133c:	4bd0      	ldr	r3, [pc, #832]	; (8001680 <__aeabi_dmul+0x3a0>)
 800133e:	4299      	cmp	r1, r3
 8001340:	d100      	bne.n	8001344 <__aeabi_dmul+0x64>
 8001342:	e073      	b.n	800142c <__aeabi_dmul+0x14c>
 8001344:	4643      	mov	r3, r8
 8001346:	00da      	lsls	r2, r3, #3
 8001348:	2380      	movs	r3, #128	; 0x80
 800134a:	041b      	lsls	r3, r3, #16
 800134c:	4313      	orrs	r3, r2
 800134e:	4652      	mov	r2, sl
 8001350:	48cc      	ldr	r0, [pc, #816]	; (8001684 <__aeabi_dmul+0x3a4>)
 8001352:	0f52      	lsrs	r2, r2, #29
 8001354:	4684      	mov	ip, r0
 8001356:	4313      	orrs	r3, r2
 8001358:	4652      	mov	r2, sl
 800135a:	2000      	movs	r0, #0
 800135c:	4461      	add	r1, ip
 800135e:	00d2      	lsls	r2, r2, #3
 8001360:	4489      	add	r9, r1
 8001362:	0021      	movs	r1, r4
 8001364:	4069      	eors	r1, r5
 8001366:	9100      	str	r1, [sp, #0]
 8001368:	468c      	mov	ip, r1
 800136a:	2101      	movs	r1, #1
 800136c:	4449      	add	r1, r9
 800136e:	468a      	mov	sl, r1
 8001370:	2f0f      	cmp	r7, #15
 8001372:	d900      	bls.n	8001376 <__aeabi_dmul+0x96>
 8001374:	e090      	b.n	8001498 <__aeabi_dmul+0x1b8>
 8001376:	49c4      	ldr	r1, [pc, #784]	; (8001688 <__aeabi_dmul+0x3a8>)
 8001378:	00bf      	lsls	r7, r7, #2
 800137a:	59cf      	ldr	r7, [r1, r7]
 800137c:	46bf      	mov	pc, r7
 800137e:	465b      	mov	r3, fp
 8001380:	433b      	orrs	r3, r7
 8001382:	9301      	str	r3, [sp, #4]
 8001384:	d000      	beq.n	8001388 <__aeabi_dmul+0xa8>
 8001386:	e16a      	b.n	800165e <__aeabi_dmul+0x37e>
 8001388:	2302      	movs	r3, #2
 800138a:	2708      	movs	r7, #8
 800138c:	2600      	movs	r6, #0
 800138e:	4681      	mov	r9, r0
 8001390:	469b      	mov	fp, r3
 8001392:	e7c9      	b.n	8001328 <__aeabi_dmul+0x48>
 8001394:	0032      	movs	r2, r6
 8001396:	4658      	mov	r0, fp
 8001398:	9b01      	ldr	r3, [sp, #4]
 800139a:	4661      	mov	r1, ip
 800139c:	9100      	str	r1, [sp, #0]
 800139e:	2802      	cmp	r0, #2
 80013a0:	d100      	bne.n	80013a4 <__aeabi_dmul+0xc4>
 80013a2:	e075      	b.n	8001490 <__aeabi_dmul+0x1b0>
 80013a4:	2803      	cmp	r0, #3
 80013a6:	d100      	bne.n	80013aa <__aeabi_dmul+0xca>
 80013a8:	e1fe      	b.n	80017a8 <__aeabi_dmul+0x4c8>
 80013aa:	2801      	cmp	r0, #1
 80013ac:	d000      	beq.n	80013b0 <__aeabi_dmul+0xd0>
 80013ae:	e12c      	b.n	800160a <__aeabi_dmul+0x32a>
 80013b0:	2300      	movs	r3, #0
 80013b2:	2700      	movs	r7, #0
 80013b4:	2600      	movs	r6, #0
 80013b6:	2500      	movs	r5, #0
 80013b8:	033f      	lsls	r7, r7, #12
 80013ba:	0d2a      	lsrs	r2, r5, #20
 80013bc:	0b3f      	lsrs	r7, r7, #12
 80013be:	48b3      	ldr	r0, [pc, #716]	; (800168c <__aeabi_dmul+0x3ac>)
 80013c0:	0512      	lsls	r2, r2, #20
 80013c2:	433a      	orrs	r2, r7
 80013c4:	4002      	ands	r2, r0
 80013c6:	051b      	lsls	r3, r3, #20
 80013c8:	4313      	orrs	r3, r2
 80013ca:	9a00      	ldr	r2, [sp, #0]
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	07d1      	lsls	r1, r2, #31
 80013d0:	085b      	lsrs	r3, r3, #1
 80013d2:	430b      	orrs	r3, r1
 80013d4:	0030      	movs	r0, r6
 80013d6:	0019      	movs	r1, r3
 80013d8:	b007      	add	sp, #28
 80013da:	bc3c      	pop	{r2, r3, r4, r5}
 80013dc:	4690      	mov	r8, r2
 80013de:	4699      	mov	r9, r3
 80013e0:	46a2      	mov	sl, r4
 80013e2:	46ab      	mov	fp, r5
 80013e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013e6:	465b      	mov	r3, fp
 80013e8:	433b      	orrs	r3, r7
 80013ea:	9301      	str	r3, [sp, #4]
 80013ec:	d100      	bne.n	80013f0 <__aeabi_dmul+0x110>
 80013ee:	e12f      	b.n	8001650 <__aeabi_dmul+0x370>
 80013f0:	2f00      	cmp	r7, #0
 80013f2:	d100      	bne.n	80013f6 <__aeabi_dmul+0x116>
 80013f4:	e1a5      	b.n	8001742 <__aeabi_dmul+0x462>
 80013f6:	0038      	movs	r0, r7
 80013f8:	f000 fec0 	bl	800217c <__clzsi2>
 80013fc:	0003      	movs	r3, r0
 80013fe:	3b0b      	subs	r3, #11
 8001400:	2b1c      	cmp	r3, #28
 8001402:	dd00      	ble.n	8001406 <__aeabi_dmul+0x126>
 8001404:	e196      	b.n	8001734 <__aeabi_dmul+0x454>
 8001406:	221d      	movs	r2, #29
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	465a      	mov	r2, fp
 800140c:	0001      	movs	r1, r0
 800140e:	40da      	lsrs	r2, r3
 8001410:	465e      	mov	r6, fp
 8001412:	3908      	subs	r1, #8
 8001414:	408f      	lsls	r7, r1
 8001416:	0013      	movs	r3, r2
 8001418:	408e      	lsls	r6, r1
 800141a:	433b      	orrs	r3, r7
 800141c:	9301      	str	r3, [sp, #4]
 800141e:	4b9c      	ldr	r3, [pc, #624]	; (8001690 <__aeabi_dmul+0x3b0>)
 8001420:	2700      	movs	r7, #0
 8001422:	1a1b      	subs	r3, r3, r0
 8001424:	4699      	mov	r9, r3
 8001426:	2300      	movs	r3, #0
 8001428:	469b      	mov	fp, r3
 800142a:	e77d      	b.n	8001328 <__aeabi_dmul+0x48>
 800142c:	4641      	mov	r1, r8
 800142e:	4653      	mov	r3, sl
 8001430:	430b      	orrs	r3, r1
 8001432:	4993      	ldr	r1, [pc, #588]	; (8001680 <__aeabi_dmul+0x3a0>)
 8001434:	468c      	mov	ip, r1
 8001436:	44e1      	add	r9, ip
 8001438:	2b00      	cmp	r3, #0
 800143a:	d000      	beq.n	800143e <__aeabi_dmul+0x15e>
 800143c:	e11a      	b.n	8001674 <__aeabi_dmul+0x394>
 800143e:	2202      	movs	r2, #2
 8001440:	2002      	movs	r0, #2
 8001442:	4317      	orrs	r7, r2
 8001444:	2200      	movs	r2, #0
 8001446:	e78c      	b.n	8001362 <__aeabi_dmul+0x82>
 8001448:	4313      	orrs	r3, r2
 800144a:	d100      	bne.n	800144e <__aeabi_dmul+0x16e>
 800144c:	e10d      	b.n	800166a <__aeabi_dmul+0x38a>
 800144e:	4643      	mov	r3, r8
 8001450:	2b00      	cmp	r3, #0
 8001452:	d100      	bne.n	8001456 <__aeabi_dmul+0x176>
 8001454:	e181      	b.n	800175a <__aeabi_dmul+0x47a>
 8001456:	4640      	mov	r0, r8
 8001458:	f000 fe90 	bl	800217c <__clzsi2>
 800145c:	0002      	movs	r2, r0
 800145e:	3a0b      	subs	r2, #11
 8001460:	2a1c      	cmp	r2, #28
 8001462:	dd00      	ble.n	8001466 <__aeabi_dmul+0x186>
 8001464:	e172      	b.n	800174c <__aeabi_dmul+0x46c>
 8001466:	0001      	movs	r1, r0
 8001468:	4643      	mov	r3, r8
 800146a:	3908      	subs	r1, #8
 800146c:	408b      	lsls	r3, r1
 800146e:	4698      	mov	r8, r3
 8001470:	231d      	movs	r3, #29
 8001472:	1a9a      	subs	r2, r3, r2
 8001474:	4653      	mov	r3, sl
 8001476:	40d3      	lsrs	r3, r2
 8001478:	001a      	movs	r2, r3
 800147a:	4643      	mov	r3, r8
 800147c:	4313      	orrs	r3, r2
 800147e:	4652      	mov	r2, sl
 8001480:	408a      	lsls	r2, r1
 8001482:	4649      	mov	r1, r9
 8001484:	1a08      	subs	r0, r1, r0
 8001486:	4982      	ldr	r1, [pc, #520]	; (8001690 <__aeabi_dmul+0x3b0>)
 8001488:	4689      	mov	r9, r1
 800148a:	4481      	add	r9, r0
 800148c:	2000      	movs	r0, #0
 800148e:	e768      	b.n	8001362 <__aeabi_dmul+0x82>
 8001490:	4b7b      	ldr	r3, [pc, #492]	; (8001680 <__aeabi_dmul+0x3a0>)
 8001492:	2700      	movs	r7, #0
 8001494:	2600      	movs	r6, #0
 8001496:	e78e      	b.n	80013b6 <__aeabi_dmul+0xd6>
 8001498:	0c14      	lsrs	r4, r2, #16
 800149a:	0412      	lsls	r2, r2, #16
 800149c:	0c12      	lsrs	r2, r2, #16
 800149e:	0011      	movs	r1, r2
 80014a0:	0c37      	lsrs	r7, r6, #16
 80014a2:	0436      	lsls	r6, r6, #16
 80014a4:	0c35      	lsrs	r5, r6, #16
 80014a6:	4379      	muls	r1, r7
 80014a8:	0028      	movs	r0, r5
 80014aa:	468c      	mov	ip, r1
 80014ac:	002e      	movs	r6, r5
 80014ae:	4360      	muls	r0, r4
 80014b0:	4460      	add	r0, ip
 80014b2:	4683      	mov	fp, r0
 80014b4:	4356      	muls	r6, r2
 80014b6:	0021      	movs	r1, r4
 80014b8:	0c30      	lsrs	r0, r6, #16
 80014ba:	4680      	mov	r8, r0
 80014bc:	4658      	mov	r0, fp
 80014be:	4379      	muls	r1, r7
 80014c0:	4440      	add	r0, r8
 80014c2:	9102      	str	r1, [sp, #8]
 80014c4:	4584      	cmp	ip, r0
 80014c6:	d906      	bls.n	80014d6 <__aeabi_dmul+0x1f6>
 80014c8:	4688      	mov	r8, r1
 80014ca:	2180      	movs	r1, #128	; 0x80
 80014cc:	0249      	lsls	r1, r1, #9
 80014ce:	468c      	mov	ip, r1
 80014d0:	44e0      	add	r8, ip
 80014d2:	4641      	mov	r1, r8
 80014d4:	9102      	str	r1, [sp, #8]
 80014d6:	0436      	lsls	r6, r6, #16
 80014d8:	0c01      	lsrs	r1, r0, #16
 80014da:	0c36      	lsrs	r6, r6, #16
 80014dc:	0400      	lsls	r0, r0, #16
 80014de:	468b      	mov	fp, r1
 80014e0:	1981      	adds	r1, r0, r6
 80014e2:	0c1e      	lsrs	r6, r3, #16
 80014e4:	041b      	lsls	r3, r3, #16
 80014e6:	0c1b      	lsrs	r3, r3, #16
 80014e8:	9103      	str	r1, [sp, #12]
 80014ea:	0019      	movs	r1, r3
 80014ec:	4379      	muls	r1, r7
 80014ee:	468c      	mov	ip, r1
 80014f0:	0028      	movs	r0, r5
 80014f2:	4375      	muls	r5, r6
 80014f4:	4465      	add	r5, ip
 80014f6:	46a8      	mov	r8, r5
 80014f8:	4358      	muls	r0, r3
 80014fa:	0c05      	lsrs	r5, r0, #16
 80014fc:	4445      	add	r5, r8
 80014fe:	4377      	muls	r7, r6
 8001500:	42a9      	cmp	r1, r5
 8001502:	d903      	bls.n	800150c <__aeabi_dmul+0x22c>
 8001504:	2180      	movs	r1, #128	; 0x80
 8001506:	0249      	lsls	r1, r1, #9
 8001508:	468c      	mov	ip, r1
 800150a:	4467      	add	r7, ip
 800150c:	0c29      	lsrs	r1, r5, #16
 800150e:	468c      	mov	ip, r1
 8001510:	0039      	movs	r1, r7
 8001512:	0400      	lsls	r0, r0, #16
 8001514:	0c00      	lsrs	r0, r0, #16
 8001516:	042d      	lsls	r5, r5, #16
 8001518:	182d      	adds	r5, r5, r0
 800151a:	4461      	add	r1, ip
 800151c:	44ab      	add	fp, r5
 800151e:	9105      	str	r1, [sp, #20]
 8001520:	4659      	mov	r1, fp
 8001522:	9104      	str	r1, [sp, #16]
 8001524:	9901      	ldr	r1, [sp, #4]
 8001526:	040f      	lsls	r7, r1, #16
 8001528:	0c3f      	lsrs	r7, r7, #16
 800152a:	0c08      	lsrs	r0, r1, #16
 800152c:	0039      	movs	r1, r7
 800152e:	4351      	muls	r1, r2
 8001530:	4342      	muls	r2, r0
 8001532:	4690      	mov	r8, r2
 8001534:	0002      	movs	r2, r0
 8001536:	468c      	mov	ip, r1
 8001538:	0c09      	lsrs	r1, r1, #16
 800153a:	468b      	mov	fp, r1
 800153c:	4362      	muls	r2, r4
 800153e:	437c      	muls	r4, r7
 8001540:	4444      	add	r4, r8
 8001542:	445c      	add	r4, fp
 8001544:	45a0      	cmp	r8, r4
 8001546:	d903      	bls.n	8001550 <__aeabi_dmul+0x270>
 8001548:	2180      	movs	r1, #128	; 0x80
 800154a:	0249      	lsls	r1, r1, #9
 800154c:	4688      	mov	r8, r1
 800154e:	4442      	add	r2, r8
 8001550:	0c21      	lsrs	r1, r4, #16
 8001552:	4688      	mov	r8, r1
 8001554:	4661      	mov	r1, ip
 8001556:	0409      	lsls	r1, r1, #16
 8001558:	0c09      	lsrs	r1, r1, #16
 800155a:	468c      	mov	ip, r1
 800155c:	0039      	movs	r1, r7
 800155e:	4359      	muls	r1, r3
 8001560:	4343      	muls	r3, r0
 8001562:	4370      	muls	r0, r6
 8001564:	437e      	muls	r6, r7
 8001566:	0c0f      	lsrs	r7, r1, #16
 8001568:	18f6      	adds	r6, r6, r3
 800156a:	0424      	lsls	r4, r4, #16
 800156c:	19be      	adds	r6, r7, r6
 800156e:	4464      	add	r4, ip
 8001570:	4442      	add	r2, r8
 8001572:	468c      	mov	ip, r1
 8001574:	42b3      	cmp	r3, r6
 8001576:	d903      	bls.n	8001580 <__aeabi_dmul+0x2a0>
 8001578:	2380      	movs	r3, #128	; 0x80
 800157a:	025b      	lsls	r3, r3, #9
 800157c:	4698      	mov	r8, r3
 800157e:	4440      	add	r0, r8
 8001580:	9b02      	ldr	r3, [sp, #8]
 8001582:	4661      	mov	r1, ip
 8001584:	4698      	mov	r8, r3
 8001586:	9b04      	ldr	r3, [sp, #16]
 8001588:	0437      	lsls	r7, r6, #16
 800158a:	4443      	add	r3, r8
 800158c:	469b      	mov	fp, r3
 800158e:	45ab      	cmp	fp, r5
 8001590:	41ad      	sbcs	r5, r5
 8001592:	426b      	negs	r3, r5
 8001594:	040d      	lsls	r5, r1, #16
 8001596:	9905      	ldr	r1, [sp, #20]
 8001598:	0c2d      	lsrs	r5, r5, #16
 800159a:	468c      	mov	ip, r1
 800159c:	197f      	adds	r7, r7, r5
 800159e:	4467      	add	r7, ip
 80015a0:	18fd      	adds	r5, r7, r3
 80015a2:	46a8      	mov	r8, r5
 80015a4:	465d      	mov	r5, fp
 80015a6:	192d      	adds	r5, r5, r4
 80015a8:	42a5      	cmp	r5, r4
 80015aa:	41a4      	sbcs	r4, r4
 80015ac:	4693      	mov	fp, r2
 80015ae:	4264      	negs	r4, r4
 80015b0:	46a4      	mov	ip, r4
 80015b2:	44c3      	add	fp, r8
 80015b4:	44dc      	add	ip, fp
 80015b6:	428f      	cmp	r7, r1
 80015b8:	41bf      	sbcs	r7, r7
 80015ba:	4598      	cmp	r8, r3
 80015bc:	419b      	sbcs	r3, r3
 80015be:	4593      	cmp	fp, r2
 80015c0:	4192      	sbcs	r2, r2
 80015c2:	45a4      	cmp	ip, r4
 80015c4:	41a4      	sbcs	r4, r4
 80015c6:	425b      	negs	r3, r3
 80015c8:	427f      	negs	r7, r7
 80015ca:	431f      	orrs	r7, r3
 80015cc:	0c36      	lsrs	r6, r6, #16
 80015ce:	4252      	negs	r2, r2
 80015d0:	4264      	negs	r4, r4
 80015d2:	19bf      	adds	r7, r7, r6
 80015d4:	4322      	orrs	r2, r4
 80015d6:	18bf      	adds	r7, r7, r2
 80015d8:	4662      	mov	r2, ip
 80015da:	1838      	adds	r0, r7, r0
 80015dc:	0243      	lsls	r3, r0, #9
 80015de:	0dd2      	lsrs	r2, r2, #23
 80015e0:	9903      	ldr	r1, [sp, #12]
 80015e2:	4313      	orrs	r3, r2
 80015e4:	026a      	lsls	r2, r5, #9
 80015e6:	430a      	orrs	r2, r1
 80015e8:	1e50      	subs	r0, r2, #1
 80015ea:	4182      	sbcs	r2, r0
 80015ec:	4661      	mov	r1, ip
 80015ee:	0ded      	lsrs	r5, r5, #23
 80015f0:	432a      	orrs	r2, r5
 80015f2:	024e      	lsls	r6, r1, #9
 80015f4:	4332      	orrs	r2, r6
 80015f6:	01d9      	lsls	r1, r3, #7
 80015f8:	d400      	bmi.n	80015fc <__aeabi_dmul+0x31c>
 80015fa:	e0b3      	b.n	8001764 <__aeabi_dmul+0x484>
 80015fc:	2601      	movs	r6, #1
 80015fe:	0850      	lsrs	r0, r2, #1
 8001600:	4032      	ands	r2, r6
 8001602:	4302      	orrs	r2, r0
 8001604:	07de      	lsls	r6, r3, #31
 8001606:	4332      	orrs	r2, r6
 8001608:	085b      	lsrs	r3, r3, #1
 800160a:	4c22      	ldr	r4, [pc, #136]	; (8001694 <__aeabi_dmul+0x3b4>)
 800160c:	4454      	add	r4, sl
 800160e:	2c00      	cmp	r4, #0
 8001610:	dd62      	ble.n	80016d8 <__aeabi_dmul+0x3f8>
 8001612:	0751      	lsls	r1, r2, #29
 8001614:	d009      	beq.n	800162a <__aeabi_dmul+0x34a>
 8001616:	200f      	movs	r0, #15
 8001618:	4010      	ands	r0, r2
 800161a:	2804      	cmp	r0, #4
 800161c:	d005      	beq.n	800162a <__aeabi_dmul+0x34a>
 800161e:	1d10      	adds	r0, r2, #4
 8001620:	4290      	cmp	r0, r2
 8001622:	4192      	sbcs	r2, r2
 8001624:	4252      	negs	r2, r2
 8001626:	189b      	adds	r3, r3, r2
 8001628:	0002      	movs	r2, r0
 800162a:	01d9      	lsls	r1, r3, #7
 800162c:	d504      	bpl.n	8001638 <__aeabi_dmul+0x358>
 800162e:	2480      	movs	r4, #128	; 0x80
 8001630:	4819      	ldr	r0, [pc, #100]	; (8001698 <__aeabi_dmul+0x3b8>)
 8001632:	00e4      	lsls	r4, r4, #3
 8001634:	4003      	ands	r3, r0
 8001636:	4454      	add	r4, sl
 8001638:	4818      	ldr	r0, [pc, #96]	; (800169c <__aeabi_dmul+0x3bc>)
 800163a:	4284      	cmp	r4, r0
 800163c:	dd00      	ble.n	8001640 <__aeabi_dmul+0x360>
 800163e:	e727      	b.n	8001490 <__aeabi_dmul+0x1b0>
 8001640:	075e      	lsls	r6, r3, #29
 8001642:	025b      	lsls	r3, r3, #9
 8001644:	08d2      	lsrs	r2, r2, #3
 8001646:	0b1f      	lsrs	r7, r3, #12
 8001648:	0563      	lsls	r3, r4, #21
 800164a:	4316      	orrs	r6, r2
 800164c:	0d5b      	lsrs	r3, r3, #21
 800164e:	e6b2      	b.n	80013b6 <__aeabi_dmul+0xd6>
 8001650:	2300      	movs	r3, #0
 8001652:	4699      	mov	r9, r3
 8001654:	3301      	adds	r3, #1
 8001656:	2704      	movs	r7, #4
 8001658:	2600      	movs	r6, #0
 800165a:	469b      	mov	fp, r3
 800165c:	e664      	b.n	8001328 <__aeabi_dmul+0x48>
 800165e:	2303      	movs	r3, #3
 8001660:	9701      	str	r7, [sp, #4]
 8001662:	4681      	mov	r9, r0
 8001664:	270c      	movs	r7, #12
 8001666:	469b      	mov	fp, r3
 8001668:	e65e      	b.n	8001328 <__aeabi_dmul+0x48>
 800166a:	2201      	movs	r2, #1
 800166c:	2001      	movs	r0, #1
 800166e:	4317      	orrs	r7, r2
 8001670:	2200      	movs	r2, #0
 8001672:	e676      	b.n	8001362 <__aeabi_dmul+0x82>
 8001674:	2303      	movs	r3, #3
 8001676:	2003      	movs	r0, #3
 8001678:	431f      	orrs	r7, r3
 800167a:	4643      	mov	r3, r8
 800167c:	e671      	b.n	8001362 <__aeabi_dmul+0x82>
 800167e:	46c0      	nop			; (mov r8, r8)
 8001680:	000007ff 	.word	0x000007ff
 8001684:	fffffc01 	.word	0xfffffc01
 8001688:	0800b8d4 	.word	0x0800b8d4
 800168c:	800fffff 	.word	0x800fffff
 8001690:	fffffc0d 	.word	0xfffffc0d
 8001694:	000003ff 	.word	0x000003ff
 8001698:	feffffff 	.word	0xfeffffff
 800169c:	000007fe 	.word	0x000007fe
 80016a0:	2300      	movs	r3, #0
 80016a2:	2780      	movs	r7, #128	; 0x80
 80016a4:	9300      	str	r3, [sp, #0]
 80016a6:	033f      	lsls	r7, r7, #12
 80016a8:	2600      	movs	r6, #0
 80016aa:	4b43      	ldr	r3, [pc, #268]	; (80017b8 <__aeabi_dmul+0x4d8>)
 80016ac:	e683      	b.n	80013b6 <__aeabi_dmul+0xd6>
 80016ae:	9b01      	ldr	r3, [sp, #4]
 80016b0:	0032      	movs	r2, r6
 80016b2:	46a4      	mov	ip, r4
 80016b4:	4658      	mov	r0, fp
 80016b6:	e670      	b.n	800139a <__aeabi_dmul+0xba>
 80016b8:	46ac      	mov	ip, r5
 80016ba:	e66e      	b.n	800139a <__aeabi_dmul+0xba>
 80016bc:	2780      	movs	r7, #128	; 0x80
 80016be:	9901      	ldr	r1, [sp, #4]
 80016c0:	033f      	lsls	r7, r7, #12
 80016c2:	4239      	tst	r1, r7
 80016c4:	d02d      	beq.n	8001722 <__aeabi_dmul+0x442>
 80016c6:	423b      	tst	r3, r7
 80016c8:	d12b      	bne.n	8001722 <__aeabi_dmul+0x442>
 80016ca:	431f      	orrs	r7, r3
 80016cc:	033f      	lsls	r7, r7, #12
 80016ce:	0b3f      	lsrs	r7, r7, #12
 80016d0:	9500      	str	r5, [sp, #0]
 80016d2:	0016      	movs	r6, r2
 80016d4:	4b38      	ldr	r3, [pc, #224]	; (80017b8 <__aeabi_dmul+0x4d8>)
 80016d6:	e66e      	b.n	80013b6 <__aeabi_dmul+0xd6>
 80016d8:	2501      	movs	r5, #1
 80016da:	1b2d      	subs	r5, r5, r4
 80016dc:	2d38      	cmp	r5, #56	; 0x38
 80016de:	dd00      	ble.n	80016e2 <__aeabi_dmul+0x402>
 80016e0:	e666      	b.n	80013b0 <__aeabi_dmul+0xd0>
 80016e2:	2d1f      	cmp	r5, #31
 80016e4:	dc40      	bgt.n	8001768 <__aeabi_dmul+0x488>
 80016e6:	4835      	ldr	r0, [pc, #212]	; (80017bc <__aeabi_dmul+0x4dc>)
 80016e8:	001c      	movs	r4, r3
 80016ea:	4450      	add	r0, sl
 80016ec:	0016      	movs	r6, r2
 80016ee:	4082      	lsls	r2, r0
 80016f0:	4084      	lsls	r4, r0
 80016f2:	40ee      	lsrs	r6, r5
 80016f4:	1e50      	subs	r0, r2, #1
 80016f6:	4182      	sbcs	r2, r0
 80016f8:	4334      	orrs	r4, r6
 80016fa:	4314      	orrs	r4, r2
 80016fc:	40eb      	lsrs	r3, r5
 80016fe:	0762      	lsls	r2, r4, #29
 8001700:	d009      	beq.n	8001716 <__aeabi_dmul+0x436>
 8001702:	220f      	movs	r2, #15
 8001704:	4022      	ands	r2, r4
 8001706:	2a04      	cmp	r2, #4
 8001708:	d005      	beq.n	8001716 <__aeabi_dmul+0x436>
 800170a:	0022      	movs	r2, r4
 800170c:	1d14      	adds	r4, r2, #4
 800170e:	4294      	cmp	r4, r2
 8001710:	4180      	sbcs	r0, r0
 8001712:	4240      	negs	r0, r0
 8001714:	181b      	adds	r3, r3, r0
 8001716:	021a      	lsls	r2, r3, #8
 8001718:	d53e      	bpl.n	8001798 <__aeabi_dmul+0x4b8>
 800171a:	2301      	movs	r3, #1
 800171c:	2700      	movs	r7, #0
 800171e:	2600      	movs	r6, #0
 8001720:	e649      	b.n	80013b6 <__aeabi_dmul+0xd6>
 8001722:	2780      	movs	r7, #128	; 0x80
 8001724:	9b01      	ldr	r3, [sp, #4]
 8001726:	033f      	lsls	r7, r7, #12
 8001728:	431f      	orrs	r7, r3
 800172a:	033f      	lsls	r7, r7, #12
 800172c:	0b3f      	lsrs	r7, r7, #12
 800172e:	9400      	str	r4, [sp, #0]
 8001730:	4b21      	ldr	r3, [pc, #132]	; (80017b8 <__aeabi_dmul+0x4d8>)
 8001732:	e640      	b.n	80013b6 <__aeabi_dmul+0xd6>
 8001734:	0003      	movs	r3, r0
 8001736:	465a      	mov	r2, fp
 8001738:	3b28      	subs	r3, #40	; 0x28
 800173a:	409a      	lsls	r2, r3
 800173c:	2600      	movs	r6, #0
 800173e:	9201      	str	r2, [sp, #4]
 8001740:	e66d      	b.n	800141e <__aeabi_dmul+0x13e>
 8001742:	4658      	mov	r0, fp
 8001744:	f000 fd1a 	bl	800217c <__clzsi2>
 8001748:	3020      	adds	r0, #32
 800174a:	e657      	b.n	80013fc <__aeabi_dmul+0x11c>
 800174c:	0003      	movs	r3, r0
 800174e:	4652      	mov	r2, sl
 8001750:	3b28      	subs	r3, #40	; 0x28
 8001752:	409a      	lsls	r2, r3
 8001754:	0013      	movs	r3, r2
 8001756:	2200      	movs	r2, #0
 8001758:	e693      	b.n	8001482 <__aeabi_dmul+0x1a2>
 800175a:	4650      	mov	r0, sl
 800175c:	f000 fd0e 	bl	800217c <__clzsi2>
 8001760:	3020      	adds	r0, #32
 8001762:	e67b      	b.n	800145c <__aeabi_dmul+0x17c>
 8001764:	46ca      	mov	sl, r9
 8001766:	e750      	b.n	800160a <__aeabi_dmul+0x32a>
 8001768:	201f      	movs	r0, #31
 800176a:	001e      	movs	r6, r3
 800176c:	4240      	negs	r0, r0
 800176e:	1b04      	subs	r4, r0, r4
 8001770:	40e6      	lsrs	r6, r4
 8001772:	2d20      	cmp	r5, #32
 8001774:	d003      	beq.n	800177e <__aeabi_dmul+0x49e>
 8001776:	4c12      	ldr	r4, [pc, #72]	; (80017c0 <__aeabi_dmul+0x4e0>)
 8001778:	4454      	add	r4, sl
 800177a:	40a3      	lsls	r3, r4
 800177c:	431a      	orrs	r2, r3
 800177e:	1e50      	subs	r0, r2, #1
 8001780:	4182      	sbcs	r2, r0
 8001782:	4332      	orrs	r2, r6
 8001784:	2607      	movs	r6, #7
 8001786:	2700      	movs	r7, #0
 8001788:	4016      	ands	r6, r2
 800178a:	d009      	beq.n	80017a0 <__aeabi_dmul+0x4c0>
 800178c:	200f      	movs	r0, #15
 800178e:	2300      	movs	r3, #0
 8001790:	4010      	ands	r0, r2
 8001792:	0014      	movs	r4, r2
 8001794:	2804      	cmp	r0, #4
 8001796:	d1b9      	bne.n	800170c <__aeabi_dmul+0x42c>
 8001798:	0022      	movs	r2, r4
 800179a:	075e      	lsls	r6, r3, #29
 800179c:	025b      	lsls	r3, r3, #9
 800179e:	0b1f      	lsrs	r7, r3, #12
 80017a0:	08d2      	lsrs	r2, r2, #3
 80017a2:	4316      	orrs	r6, r2
 80017a4:	2300      	movs	r3, #0
 80017a6:	e606      	b.n	80013b6 <__aeabi_dmul+0xd6>
 80017a8:	2780      	movs	r7, #128	; 0x80
 80017aa:	033f      	lsls	r7, r7, #12
 80017ac:	431f      	orrs	r7, r3
 80017ae:	033f      	lsls	r7, r7, #12
 80017b0:	0b3f      	lsrs	r7, r7, #12
 80017b2:	0016      	movs	r6, r2
 80017b4:	4b00      	ldr	r3, [pc, #0]	; (80017b8 <__aeabi_dmul+0x4d8>)
 80017b6:	e5fe      	b.n	80013b6 <__aeabi_dmul+0xd6>
 80017b8:	000007ff 	.word	0x000007ff
 80017bc:	0000041e 	.word	0x0000041e
 80017c0:	0000043e 	.word	0x0000043e

080017c4 <__aeabi_dsub>:
 80017c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017c6:	4657      	mov	r7, sl
 80017c8:	464e      	mov	r6, r9
 80017ca:	4645      	mov	r5, r8
 80017cc:	46de      	mov	lr, fp
 80017ce:	000c      	movs	r4, r1
 80017d0:	0309      	lsls	r1, r1, #12
 80017d2:	b5e0      	push	{r5, r6, r7, lr}
 80017d4:	0a49      	lsrs	r1, r1, #9
 80017d6:	0f46      	lsrs	r6, r0, #29
 80017d8:	005f      	lsls	r7, r3, #1
 80017da:	4331      	orrs	r1, r6
 80017dc:	031e      	lsls	r6, r3, #12
 80017de:	0fdb      	lsrs	r3, r3, #31
 80017e0:	0a76      	lsrs	r6, r6, #9
 80017e2:	469b      	mov	fp, r3
 80017e4:	0f53      	lsrs	r3, r2, #29
 80017e6:	4333      	orrs	r3, r6
 80017e8:	4ec8      	ldr	r6, [pc, #800]	; (8001b0c <__aeabi_dsub+0x348>)
 80017ea:	0065      	lsls	r5, r4, #1
 80017ec:	00c0      	lsls	r0, r0, #3
 80017ee:	0fe4      	lsrs	r4, r4, #31
 80017f0:	00d2      	lsls	r2, r2, #3
 80017f2:	0d6d      	lsrs	r5, r5, #21
 80017f4:	46a2      	mov	sl, r4
 80017f6:	4681      	mov	r9, r0
 80017f8:	0d7f      	lsrs	r7, r7, #21
 80017fa:	469c      	mov	ip, r3
 80017fc:	4690      	mov	r8, r2
 80017fe:	42b7      	cmp	r7, r6
 8001800:	d100      	bne.n	8001804 <__aeabi_dsub+0x40>
 8001802:	e0b9      	b.n	8001978 <__aeabi_dsub+0x1b4>
 8001804:	465b      	mov	r3, fp
 8001806:	2601      	movs	r6, #1
 8001808:	4073      	eors	r3, r6
 800180a:	469b      	mov	fp, r3
 800180c:	1bee      	subs	r6, r5, r7
 800180e:	45a3      	cmp	fp, r4
 8001810:	d100      	bne.n	8001814 <__aeabi_dsub+0x50>
 8001812:	e083      	b.n	800191c <__aeabi_dsub+0x158>
 8001814:	2e00      	cmp	r6, #0
 8001816:	dd63      	ble.n	80018e0 <__aeabi_dsub+0x11c>
 8001818:	2f00      	cmp	r7, #0
 800181a:	d000      	beq.n	800181e <__aeabi_dsub+0x5a>
 800181c:	e0b1      	b.n	8001982 <__aeabi_dsub+0x1be>
 800181e:	4663      	mov	r3, ip
 8001820:	4313      	orrs	r3, r2
 8001822:	d100      	bne.n	8001826 <__aeabi_dsub+0x62>
 8001824:	e123      	b.n	8001a6e <__aeabi_dsub+0x2aa>
 8001826:	1e73      	subs	r3, r6, #1
 8001828:	2b00      	cmp	r3, #0
 800182a:	d000      	beq.n	800182e <__aeabi_dsub+0x6a>
 800182c:	e1ba      	b.n	8001ba4 <__aeabi_dsub+0x3e0>
 800182e:	1a86      	subs	r6, r0, r2
 8001830:	4663      	mov	r3, ip
 8001832:	42b0      	cmp	r0, r6
 8001834:	4180      	sbcs	r0, r0
 8001836:	2501      	movs	r5, #1
 8001838:	1ac9      	subs	r1, r1, r3
 800183a:	4240      	negs	r0, r0
 800183c:	1a09      	subs	r1, r1, r0
 800183e:	020b      	lsls	r3, r1, #8
 8001840:	d400      	bmi.n	8001844 <__aeabi_dsub+0x80>
 8001842:	e147      	b.n	8001ad4 <__aeabi_dsub+0x310>
 8001844:	0249      	lsls	r1, r1, #9
 8001846:	0a4b      	lsrs	r3, r1, #9
 8001848:	4698      	mov	r8, r3
 800184a:	4643      	mov	r3, r8
 800184c:	2b00      	cmp	r3, #0
 800184e:	d100      	bne.n	8001852 <__aeabi_dsub+0x8e>
 8001850:	e189      	b.n	8001b66 <__aeabi_dsub+0x3a2>
 8001852:	4640      	mov	r0, r8
 8001854:	f000 fc92 	bl	800217c <__clzsi2>
 8001858:	0003      	movs	r3, r0
 800185a:	3b08      	subs	r3, #8
 800185c:	2b1f      	cmp	r3, #31
 800185e:	dd00      	ble.n	8001862 <__aeabi_dsub+0x9e>
 8001860:	e17c      	b.n	8001b5c <__aeabi_dsub+0x398>
 8001862:	2220      	movs	r2, #32
 8001864:	0030      	movs	r0, r6
 8001866:	1ad2      	subs	r2, r2, r3
 8001868:	4641      	mov	r1, r8
 800186a:	40d0      	lsrs	r0, r2
 800186c:	4099      	lsls	r1, r3
 800186e:	0002      	movs	r2, r0
 8001870:	409e      	lsls	r6, r3
 8001872:	430a      	orrs	r2, r1
 8001874:	429d      	cmp	r5, r3
 8001876:	dd00      	ble.n	800187a <__aeabi_dsub+0xb6>
 8001878:	e16a      	b.n	8001b50 <__aeabi_dsub+0x38c>
 800187a:	1b5d      	subs	r5, r3, r5
 800187c:	1c6b      	adds	r3, r5, #1
 800187e:	2b1f      	cmp	r3, #31
 8001880:	dd00      	ble.n	8001884 <__aeabi_dsub+0xc0>
 8001882:	e194      	b.n	8001bae <__aeabi_dsub+0x3ea>
 8001884:	2120      	movs	r1, #32
 8001886:	0010      	movs	r0, r2
 8001888:	0035      	movs	r5, r6
 800188a:	1ac9      	subs	r1, r1, r3
 800188c:	408e      	lsls	r6, r1
 800188e:	40da      	lsrs	r2, r3
 8001890:	4088      	lsls	r0, r1
 8001892:	40dd      	lsrs	r5, r3
 8001894:	1e71      	subs	r1, r6, #1
 8001896:	418e      	sbcs	r6, r1
 8001898:	0011      	movs	r1, r2
 800189a:	2207      	movs	r2, #7
 800189c:	4328      	orrs	r0, r5
 800189e:	2500      	movs	r5, #0
 80018a0:	4306      	orrs	r6, r0
 80018a2:	4032      	ands	r2, r6
 80018a4:	2a00      	cmp	r2, #0
 80018a6:	d009      	beq.n	80018bc <__aeabi_dsub+0xf8>
 80018a8:	230f      	movs	r3, #15
 80018aa:	4033      	ands	r3, r6
 80018ac:	2b04      	cmp	r3, #4
 80018ae:	d005      	beq.n	80018bc <__aeabi_dsub+0xf8>
 80018b0:	1d33      	adds	r3, r6, #4
 80018b2:	42b3      	cmp	r3, r6
 80018b4:	41b6      	sbcs	r6, r6
 80018b6:	4276      	negs	r6, r6
 80018b8:	1989      	adds	r1, r1, r6
 80018ba:	001e      	movs	r6, r3
 80018bc:	020b      	lsls	r3, r1, #8
 80018be:	d400      	bmi.n	80018c2 <__aeabi_dsub+0xfe>
 80018c0:	e23d      	b.n	8001d3e <__aeabi_dsub+0x57a>
 80018c2:	1c6a      	adds	r2, r5, #1
 80018c4:	4b91      	ldr	r3, [pc, #580]	; (8001b0c <__aeabi_dsub+0x348>)
 80018c6:	0555      	lsls	r5, r2, #21
 80018c8:	0d6d      	lsrs	r5, r5, #21
 80018ca:	429a      	cmp	r2, r3
 80018cc:	d100      	bne.n	80018d0 <__aeabi_dsub+0x10c>
 80018ce:	e119      	b.n	8001b04 <__aeabi_dsub+0x340>
 80018d0:	4a8f      	ldr	r2, [pc, #572]	; (8001b10 <__aeabi_dsub+0x34c>)
 80018d2:	08f6      	lsrs	r6, r6, #3
 80018d4:	400a      	ands	r2, r1
 80018d6:	0757      	lsls	r7, r2, #29
 80018d8:	0252      	lsls	r2, r2, #9
 80018da:	4337      	orrs	r7, r6
 80018dc:	0b12      	lsrs	r2, r2, #12
 80018de:	e09b      	b.n	8001a18 <__aeabi_dsub+0x254>
 80018e0:	2e00      	cmp	r6, #0
 80018e2:	d000      	beq.n	80018e6 <__aeabi_dsub+0x122>
 80018e4:	e0c5      	b.n	8001a72 <__aeabi_dsub+0x2ae>
 80018e6:	1c6e      	adds	r6, r5, #1
 80018e8:	0576      	lsls	r6, r6, #21
 80018ea:	0d76      	lsrs	r6, r6, #21
 80018ec:	2e01      	cmp	r6, #1
 80018ee:	dc00      	bgt.n	80018f2 <__aeabi_dsub+0x12e>
 80018f0:	e148      	b.n	8001b84 <__aeabi_dsub+0x3c0>
 80018f2:	4667      	mov	r7, ip
 80018f4:	1a86      	subs	r6, r0, r2
 80018f6:	1bcb      	subs	r3, r1, r7
 80018f8:	42b0      	cmp	r0, r6
 80018fa:	41bf      	sbcs	r7, r7
 80018fc:	427f      	negs	r7, r7
 80018fe:	46b8      	mov	r8, r7
 8001900:	001f      	movs	r7, r3
 8001902:	4643      	mov	r3, r8
 8001904:	1aff      	subs	r7, r7, r3
 8001906:	003b      	movs	r3, r7
 8001908:	46b8      	mov	r8, r7
 800190a:	021b      	lsls	r3, r3, #8
 800190c:	d500      	bpl.n	8001910 <__aeabi_dsub+0x14c>
 800190e:	e15f      	b.n	8001bd0 <__aeabi_dsub+0x40c>
 8001910:	4337      	orrs	r7, r6
 8001912:	d19a      	bne.n	800184a <__aeabi_dsub+0x86>
 8001914:	2200      	movs	r2, #0
 8001916:	2400      	movs	r4, #0
 8001918:	2500      	movs	r5, #0
 800191a:	e079      	b.n	8001a10 <__aeabi_dsub+0x24c>
 800191c:	2e00      	cmp	r6, #0
 800191e:	dc00      	bgt.n	8001922 <__aeabi_dsub+0x15e>
 8001920:	e0fa      	b.n	8001b18 <__aeabi_dsub+0x354>
 8001922:	2f00      	cmp	r7, #0
 8001924:	d100      	bne.n	8001928 <__aeabi_dsub+0x164>
 8001926:	e08d      	b.n	8001a44 <__aeabi_dsub+0x280>
 8001928:	4b78      	ldr	r3, [pc, #480]	; (8001b0c <__aeabi_dsub+0x348>)
 800192a:	429d      	cmp	r5, r3
 800192c:	d067      	beq.n	80019fe <__aeabi_dsub+0x23a>
 800192e:	2380      	movs	r3, #128	; 0x80
 8001930:	4667      	mov	r7, ip
 8001932:	041b      	lsls	r3, r3, #16
 8001934:	431f      	orrs	r7, r3
 8001936:	46bc      	mov	ip, r7
 8001938:	2e38      	cmp	r6, #56	; 0x38
 800193a:	dc00      	bgt.n	800193e <__aeabi_dsub+0x17a>
 800193c:	e152      	b.n	8001be4 <__aeabi_dsub+0x420>
 800193e:	4663      	mov	r3, ip
 8001940:	4313      	orrs	r3, r2
 8001942:	1e5a      	subs	r2, r3, #1
 8001944:	4193      	sbcs	r3, r2
 8001946:	181e      	adds	r6, r3, r0
 8001948:	4286      	cmp	r6, r0
 800194a:	4180      	sbcs	r0, r0
 800194c:	4240      	negs	r0, r0
 800194e:	1809      	adds	r1, r1, r0
 8001950:	020b      	lsls	r3, r1, #8
 8001952:	d400      	bmi.n	8001956 <__aeabi_dsub+0x192>
 8001954:	e0be      	b.n	8001ad4 <__aeabi_dsub+0x310>
 8001956:	4b6d      	ldr	r3, [pc, #436]	; (8001b0c <__aeabi_dsub+0x348>)
 8001958:	3501      	adds	r5, #1
 800195a:	429d      	cmp	r5, r3
 800195c:	d100      	bne.n	8001960 <__aeabi_dsub+0x19c>
 800195e:	e0d2      	b.n	8001b06 <__aeabi_dsub+0x342>
 8001960:	4a6b      	ldr	r2, [pc, #428]	; (8001b10 <__aeabi_dsub+0x34c>)
 8001962:	0873      	lsrs	r3, r6, #1
 8001964:	400a      	ands	r2, r1
 8001966:	2101      	movs	r1, #1
 8001968:	400e      	ands	r6, r1
 800196a:	431e      	orrs	r6, r3
 800196c:	0851      	lsrs	r1, r2, #1
 800196e:	07d3      	lsls	r3, r2, #31
 8001970:	2207      	movs	r2, #7
 8001972:	431e      	orrs	r6, r3
 8001974:	4032      	ands	r2, r6
 8001976:	e795      	b.n	80018a4 <__aeabi_dsub+0xe0>
 8001978:	001e      	movs	r6, r3
 800197a:	4316      	orrs	r6, r2
 800197c:	d000      	beq.n	8001980 <__aeabi_dsub+0x1bc>
 800197e:	e745      	b.n	800180c <__aeabi_dsub+0x48>
 8001980:	e740      	b.n	8001804 <__aeabi_dsub+0x40>
 8001982:	4b62      	ldr	r3, [pc, #392]	; (8001b0c <__aeabi_dsub+0x348>)
 8001984:	429d      	cmp	r5, r3
 8001986:	d03a      	beq.n	80019fe <__aeabi_dsub+0x23a>
 8001988:	2380      	movs	r3, #128	; 0x80
 800198a:	4667      	mov	r7, ip
 800198c:	041b      	lsls	r3, r3, #16
 800198e:	431f      	orrs	r7, r3
 8001990:	46bc      	mov	ip, r7
 8001992:	2e38      	cmp	r6, #56	; 0x38
 8001994:	dd00      	ble.n	8001998 <__aeabi_dsub+0x1d4>
 8001996:	e0eb      	b.n	8001b70 <__aeabi_dsub+0x3ac>
 8001998:	2e1f      	cmp	r6, #31
 800199a:	dc00      	bgt.n	800199e <__aeabi_dsub+0x1da>
 800199c:	e13a      	b.n	8001c14 <__aeabi_dsub+0x450>
 800199e:	0033      	movs	r3, r6
 80019a0:	4667      	mov	r7, ip
 80019a2:	3b20      	subs	r3, #32
 80019a4:	40df      	lsrs	r7, r3
 80019a6:	003b      	movs	r3, r7
 80019a8:	2e20      	cmp	r6, #32
 80019aa:	d005      	beq.n	80019b8 <__aeabi_dsub+0x1f4>
 80019ac:	2740      	movs	r7, #64	; 0x40
 80019ae:	1bbf      	subs	r7, r7, r6
 80019b0:	4666      	mov	r6, ip
 80019b2:	40be      	lsls	r6, r7
 80019b4:	4332      	orrs	r2, r6
 80019b6:	4690      	mov	r8, r2
 80019b8:	4646      	mov	r6, r8
 80019ba:	1e72      	subs	r2, r6, #1
 80019bc:	4196      	sbcs	r6, r2
 80019be:	4333      	orrs	r3, r6
 80019c0:	e0da      	b.n	8001b78 <__aeabi_dsub+0x3b4>
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d100      	bne.n	80019c8 <__aeabi_dsub+0x204>
 80019c6:	e214      	b.n	8001df2 <__aeabi_dsub+0x62e>
 80019c8:	4663      	mov	r3, ip
 80019ca:	4313      	orrs	r3, r2
 80019cc:	d100      	bne.n	80019d0 <__aeabi_dsub+0x20c>
 80019ce:	e168      	b.n	8001ca2 <__aeabi_dsub+0x4de>
 80019d0:	2380      	movs	r3, #128	; 0x80
 80019d2:	074e      	lsls	r6, r1, #29
 80019d4:	08c0      	lsrs	r0, r0, #3
 80019d6:	08c9      	lsrs	r1, r1, #3
 80019d8:	031b      	lsls	r3, r3, #12
 80019da:	4306      	orrs	r6, r0
 80019dc:	4219      	tst	r1, r3
 80019de:	d008      	beq.n	80019f2 <__aeabi_dsub+0x22e>
 80019e0:	4660      	mov	r0, ip
 80019e2:	08c0      	lsrs	r0, r0, #3
 80019e4:	4218      	tst	r0, r3
 80019e6:	d104      	bne.n	80019f2 <__aeabi_dsub+0x22e>
 80019e8:	4663      	mov	r3, ip
 80019ea:	0001      	movs	r1, r0
 80019ec:	08d2      	lsrs	r2, r2, #3
 80019ee:	075e      	lsls	r6, r3, #29
 80019f0:	4316      	orrs	r6, r2
 80019f2:	00f3      	lsls	r3, r6, #3
 80019f4:	4699      	mov	r9, r3
 80019f6:	00c9      	lsls	r1, r1, #3
 80019f8:	0f72      	lsrs	r2, r6, #29
 80019fa:	4d44      	ldr	r5, [pc, #272]	; (8001b0c <__aeabi_dsub+0x348>)
 80019fc:	4311      	orrs	r1, r2
 80019fe:	464b      	mov	r3, r9
 8001a00:	08de      	lsrs	r6, r3, #3
 8001a02:	4b42      	ldr	r3, [pc, #264]	; (8001b0c <__aeabi_dsub+0x348>)
 8001a04:	074f      	lsls	r7, r1, #29
 8001a06:	4337      	orrs	r7, r6
 8001a08:	08ca      	lsrs	r2, r1, #3
 8001a0a:	429d      	cmp	r5, r3
 8001a0c:	d100      	bne.n	8001a10 <__aeabi_dsub+0x24c>
 8001a0e:	e06e      	b.n	8001aee <__aeabi_dsub+0x32a>
 8001a10:	0312      	lsls	r2, r2, #12
 8001a12:	056d      	lsls	r5, r5, #21
 8001a14:	0b12      	lsrs	r2, r2, #12
 8001a16:	0d6d      	lsrs	r5, r5, #21
 8001a18:	2100      	movs	r1, #0
 8001a1a:	0312      	lsls	r2, r2, #12
 8001a1c:	0b13      	lsrs	r3, r2, #12
 8001a1e:	0d0a      	lsrs	r2, r1, #20
 8001a20:	0512      	lsls	r2, r2, #20
 8001a22:	431a      	orrs	r2, r3
 8001a24:	4b3b      	ldr	r3, [pc, #236]	; (8001b14 <__aeabi_dsub+0x350>)
 8001a26:	052d      	lsls	r5, r5, #20
 8001a28:	4013      	ands	r3, r2
 8001a2a:	432b      	orrs	r3, r5
 8001a2c:	005b      	lsls	r3, r3, #1
 8001a2e:	07e4      	lsls	r4, r4, #31
 8001a30:	085b      	lsrs	r3, r3, #1
 8001a32:	4323      	orrs	r3, r4
 8001a34:	0038      	movs	r0, r7
 8001a36:	0019      	movs	r1, r3
 8001a38:	bc3c      	pop	{r2, r3, r4, r5}
 8001a3a:	4690      	mov	r8, r2
 8001a3c:	4699      	mov	r9, r3
 8001a3e:	46a2      	mov	sl, r4
 8001a40:	46ab      	mov	fp, r5
 8001a42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001a44:	4663      	mov	r3, ip
 8001a46:	4313      	orrs	r3, r2
 8001a48:	d011      	beq.n	8001a6e <__aeabi_dsub+0x2aa>
 8001a4a:	1e73      	subs	r3, r6, #1
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d000      	beq.n	8001a52 <__aeabi_dsub+0x28e>
 8001a50:	e107      	b.n	8001c62 <__aeabi_dsub+0x49e>
 8001a52:	1886      	adds	r6, r0, r2
 8001a54:	4286      	cmp	r6, r0
 8001a56:	4180      	sbcs	r0, r0
 8001a58:	4461      	add	r1, ip
 8001a5a:	4240      	negs	r0, r0
 8001a5c:	1809      	adds	r1, r1, r0
 8001a5e:	2501      	movs	r5, #1
 8001a60:	020b      	lsls	r3, r1, #8
 8001a62:	d537      	bpl.n	8001ad4 <__aeabi_dsub+0x310>
 8001a64:	2502      	movs	r5, #2
 8001a66:	e77b      	b.n	8001960 <__aeabi_dsub+0x19c>
 8001a68:	003e      	movs	r6, r7
 8001a6a:	4661      	mov	r1, ip
 8001a6c:	4691      	mov	r9, r2
 8001a6e:	0035      	movs	r5, r6
 8001a70:	e7c5      	b.n	80019fe <__aeabi_dsub+0x23a>
 8001a72:	465c      	mov	r4, fp
 8001a74:	2d00      	cmp	r5, #0
 8001a76:	d000      	beq.n	8001a7a <__aeabi_dsub+0x2b6>
 8001a78:	e0e1      	b.n	8001c3e <__aeabi_dsub+0x47a>
 8001a7a:	000b      	movs	r3, r1
 8001a7c:	4303      	orrs	r3, r0
 8001a7e:	d0f3      	beq.n	8001a68 <__aeabi_dsub+0x2a4>
 8001a80:	1c73      	adds	r3, r6, #1
 8001a82:	d100      	bne.n	8001a86 <__aeabi_dsub+0x2c2>
 8001a84:	e1ac      	b.n	8001de0 <__aeabi_dsub+0x61c>
 8001a86:	4b21      	ldr	r3, [pc, #132]	; (8001b0c <__aeabi_dsub+0x348>)
 8001a88:	429f      	cmp	r7, r3
 8001a8a:	d100      	bne.n	8001a8e <__aeabi_dsub+0x2ca>
 8001a8c:	e13a      	b.n	8001d04 <__aeabi_dsub+0x540>
 8001a8e:	43f3      	mvns	r3, r6
 8001a90:	2b38      	cmp	r3, #56	; 0x38
 8001a92:	dd00      	ble.n	8001a96 <__aeabi_dsub+0x2d2>
 8001a94:	e16f      	b.n	8001d76 <__aeabi_dsub+0x5b2>
 8001a96:	2b1f      	cmp	r3, #31
 8001a98:	dd00      	ble.n	8001a9c <__aeabi_dsub+0x2d8>
 8001a9a:	e18c      	b.n	8001db6 <__aeabi_dsub+0x5f2>
 8001a9c:	2520      	movs	r5, #32
 8001a9e:	000e      	movs	r6, r1
 8001aa0:	1aed      	subs	r5, r5, r3
 8001aa2:	40ae      	lsls	r6, r5
 8001aa4:	46b0      	mov	r8, r6
 8001aa6:	0006      	movs	r6, r0
 8001aa8:	46aa      	mov	sl, r5
 8001aaa:	40de      	lsrs	r6, r3
 8001aac:	4645      	mov	r5, r8
 8001aae:	4335      	orrs	r5, r6
 8001ab0:	002e      	movs	r6, r5
 8001ab2:	4655      	mov	r5, sl
 8001ab4:	40d9      	lsrs	r1, r3
 8001ab6:	40a8      	lsls	r0, r5
 8001ab8:	4663      	mov	r3, ip
 8001aba:	1e45      	subs	r5, r0, #1
 8001abc:	41a8      	sbcs	r0, r5
 8001abe:	1a5b      	subs	r3, r3, r1
 8001ac0:	469c      	mov	ip, r3
 8001ac2:	4330      	orrs	r0, r6
 8001ac4:	1a16      	subs	r6, r2, r0
 8001ac6:	42b2      	cmp	r2, r6
 8001ac8:	4192      	sbcs	r2, r2
 8001aca:	4663      	mov	r3, ip
 8001acc:	4252      	negs	r2, r2
 8001ace:	1a99      	subs	r1, r3, r2
 8001ad0:	003d      	movs	r5, r7
 8001ad2:	e6b4      	b.n	800183e <__aeabi_dsub+0x7a>
 8001ad4:	2207      	movs	r2, #7
 8001ad6:	4032      	ands	r2, r6
 8001ad8:	2a00      	cmp	r2, #0
 8001ada:	d000      	beq.n	8001ade <__aeabi_dsub+0x31a>
 8001adc:	e6e4      	b.n	80018a8 <__aeabi_dsub+0xe4>
 8001ade:	4b0b      	ldr	r3, [pc, #44]	; (8001b0c <__aeabi_dsub+0x348>)
 8001ae0:	08f6      	lsrs	r6, r6, #3
 8001ae2:	074f      	lsls	r7, r1, #29
 8001ae4:	4337      	orrs	r7, r6
 8001ae6:	08ca      	lsrs	r2, r1, #3
 8001ae8:	429d      	cmp	r5, r3
 8001aea:	d000      	beq.n	8001aee <__aeabi_dsub+0x32a>
 8001aec:	e790      	b.n	8001a10 <__aeabi_dsub+0x24c>
 8001aee:	003b      	movs	r3, r7
 8001af0:	4313      	orrs	r3, r2
 8001af2:	d100      	bne.n	8001af6 <__aeabi_dsub+0x332>
 8001af4:	e1a6      	b.n	8001e44 <__aeabi_dsub+0x680>
 8001af6:	2380      	movs	r3, #128	; 0x80
 8001af8:	031b      	lsls	r3, r3, #12
 8001afa:	431a      	orrs	r2, r3
 8001afc:	0312      	lsls	r2, r2, #12
 8001afe:	0b12      	lsrs	r2, r2, #12
 8001b00:	4d02      	ldr	r5, [pc, #8]	; (8001b0c <__aeabi_dsub+0x348>)
 8001b02:	e789      	b.n	8001a18 <__aeabi_dsub+0x254>
 8001b04:	0015      	movs	r5, r2
 8001b06:	2200      	movs	r2, #0
 8001b08:	2700      	movs	r7, #0
 8001b0a:	e785      	b.n	8001a18 <__aeabi_dsub+0x254>
 8001b0c:	000007ff 	.word	0x000007ff
 8001b10:	ff7fffff 	.word	0xff7fffff
 8001b14:	800fffff 	.word	0x800fffff
 8001b18:	2e00      	cmp	r6, #0
 8001b1a:	d000      	beq.n	8001b1e <__aeabi_dsub+0x35a>
 8001b1c:	e0c7      	b.n	8001cae <__aeabi_dsub+0x4ea>
 8001b1e:	1c6b      	adds	r3, r5, #1
 8001b20:	055e      	lsls	r6, r3, #21
 8001b22:	0d76      	lsrs	r6, r6, #21
 8001b24:	2e01      	cmp	r6, #1
 8001b26:	dc00      	bgt.n	8001b2a <__aeabi_dsub+0x366>
 8001b28:	e0f0      	b.n	8001d0c <__aeabi_dsub+0x548>
 8001b2a:	4dc8      	ldr	r5, [pc, #800]	; (8001e4c <__aeabi_dsub+0x688>)
 8001b2c:	42ab      	cmp	r3, r5
 8001b2e:	d100      	bne.n	8001b32 <__aeabi_dsub+0x36e>
 8001b30:	e0b9      	b.n	8001ca6 <__aeabi_dsub+0x4e2>
 8001b32:	1885      	adds	r5, r0, r2
 8001b34:	000a      	movs	r2, r1
 8001b36:	4285      	cmp	r5, r0
 8001b38:	4189      	sbcs	r1, r1
 8001b3a:	4462      	add	r2, ip
 8001b3c:	4249      	negs	r1, r1
 8001b3e:	1851      	adds	r1, r2, r1
 8001b40:	2207      	movs	r2, #7
 8001b42:	07ce      	lsls	r6, r1, #31
 8001b44:	086d      	lsrs	r5, r5, #1
 8001b46:	432e      	orrs	r6, r5
 8001b48:	0849      	lsrs	r1, r1, #1
 8001b4a:	4032      	ands	r2, r6
 8001b4c:	001d      	movs	r5, r3
 8001b4e:	e6a9      	b.n	80018a4 <__aeabi_dsub+0xe0>
 8001b50:	49bf      	ldr	r1, [pc, #764]	; (8001e50 <__aeabi_dsub+0x68c>)
 8001b52:	1aed      	subs	r5, r5, r3
 8001b54:	4011      	ands	r1, r2
 8001b56:	2207      	movs	r2, #7
 8001b58:	4032      	ands	r2, r6
 8001b5a:	e6a3      	b.n	80018a4 <__aeabi_dsub+0xe0>
 8001b5c:	0032      	movs	r2, r6
 8001b5e:	3828      	subs	r0, #40	; 0x28
 8001b60:	4082      	lsls	r2, r0
 8001b62:	2600      	movs	r6, #0
 8001b64:	e686      	b.n	8001874 <__aeabi_dsub+0xb0>
 8001b66:	0030      	movs	r0, r6
 8001b68:	f000 fb08 	bl	800217c <__clzsi2>
 8001b6c:	3020      	adds	r0, #32
 8001b6e:	e673      	b.n	8001858 <__aeabi_dsub+0x94>
 8001b70:	4663      	mov	r3, ip
 8001b72:	4313      	orrs	r3, r2
 8001b74:	1e5a      	subs	r2, r3, #1
 8001b76:	4193      	sbcs	r3, r2
 8001b78:	1ac6      	subs	r6, r0, r3
 8001b7a:	42b0      	cmp	r0, r6
 8001b7c:	4180      	sbcs	r0, r0
 8001b7e:	4240      	negs	r0, r0
 8001b80:	1a09      	subs	r1, r1, r0
 8001b82:	e65c      	b.n	800183e <__aeabi_dsub+0x7a>
 8001b84:	000e      	movs	r6, r1
 8001b86:	4667      	mov	r7, ip
 8001b88:	4306      	orrs	r6, r0
 8001b8a:	4317      	orrs	r7, r2
 8001b8c:	2d00      	cmp	r5, #0
 8001b8e:	d15e      	bne.n	8001c4e <__aeabi_dsub+0x48a>
 8001b90:	2e00      	cmp	r6, #0
 8001b92:	d000      	beq.n	8001b96 <__aeabi_dsub+0x3d2>
 8001b94:	e0f3      	b.n	8001d7e <__aeabi_dsub+0x5ba>
 8001b96:	2f00      	cmp	r7, #0
 8001b98:	d100      	bne.n	8001b9c <__aeabi_dsub+0x3d8>
 8001b9a:	e11e      	b.n	8001dda <__aeabi_dsub+0x616>
 8001b9c:	465c      	mov	r4, fp
 8001b9e:	4661      	mov	r1, ip
 8001ba0:	4691      	mov	r9, r2
 8001ba2:	e72c      	b.n	80019fe <__aeabi_dsub+0x23a>
 8001ba4:	4fa9      	ldr	r7, [pc, #676]	; (8001e4c <__aeabi_dsub+0x688>)
 8001ba6:	42be      	cmp	r6, r7
 8001ba8:	d07b      	beq.n	8001ca2 <__aeabi_dsub+0x4de>
 8001baa:	001e      	movs	r6, r3
 8001bac:	e6f1      	b.n	8001992 <__aeabi_dsub+0x1ce>
 8001bae:	0010      	movs	r0, r2
 8001bb0:	3d1f      	subs	r5, #31
 8001bb2:	40e8      	lsrs	r0, r5
 8001bb4:	2b20      	cmp	r3, #32
 8001bb6:	d003      	beq.n	8001bc0 <__aeabi_dsub+0x3fc>
 8001bb8:	2140      	movs	r1, #64	; 0x40
 8001bba:	1acb      	subs	r3, r1, r3
 8001bbc:	409a      	lsls	r2, r3
 8001bbe:	4316      	orrs	r6, r2
 8001bc0:	1e73      	subs	r3, r6, #1
 8001bc2:	419e      	sbcs	r6, r3
 8001bc4:	2207      	movs	r2, #7
 8001bc6:	4306      	orrs	r6, r0
 8001bc8:	4032      	ands	r2, r6
 8001bca:	2100      	movs	r1, #0
 8001bcc:	2500      	movs	r5, #0
 8001bce:	e783      	b.n	8001ad8 <__aeabi_dsub+0x314>
 8001bd0:	1a16      	subs	r6, r2, r0
 8001bd2:	4663      	mov	r3, ip
 8001bd4:	42b2      	cmp	r2, r6
 8001bd6:	4180      	sbcs	r0, r0
 8001bd8:	1a59      	subs	r1, r3, r1
 8001bda:	4240      	negs	r0, r0
 8001bdc:	1a0b      	subs	r3, r1, r0
 8001bde:	4698      	mov	r8, r3
 8001be0:	465c      	mov	r4, fp
 8001be2:	e632      	b.n	800184a <__aeabi_dsub+0x86>
 8001be4:	2e1f      	cmp	r6, #31
 8001be6:	dd00      	ble.n	8001bea <__aeabi_dsub+0x426>
 8001be8:	e0ab      	b.n	8001d42 <__aeabi_dsub+0x57e>
 8001bea:	2720      	movs	r7, #32
 8001bec:	1bbb      	subs	r3, r7, r6
 8001bee:	469a      	mov	sl, r3
 8001bf0:	4663      	mov	r3, ip
 8001bf2:	4657      	mov	r7, sl
 8001bf4:	40bb      	lsls	r3, r7
 8001bf6:	4699      	mov	r9, r3
 8001bf8:	0013      	movs	r3, r2
 8001bfa:	464f      	mov	r7, r9
 8001bfc:	40f3      	lsrs	r3, r6
 8001bfe:	431f      	orrs	r7, r3
 8001c00:	003b      	movs	r3, r7
 8001c02:	4657      	mov	r7, sl
 8001c04:	40ba      	lsls	r2, r7
 8001c06:	1e57      	subs	r7, r2, #1
 8001c08:	41ba      	sbcs	r2, r7
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	4662      	mov	r2, ip
 8001c0e:	40f2      	lsrs	r2, r6
 8001c10:	1889      	adds	r1, r1, r2
 8001c12:	e698      	b.n	8001946 <__aeabi_dsub+0x182>
 8001c14:	2720      	movs	r7, #32
 8001c16:	1bbb      	subs	r3, r7, r6
 8001c18:	469a      	mov	sl, r3
 8001c1a:	4663      	mov	r3, ip
 8001c1c:	4657      	mov	r7, sl
 8001c1e:	40bb      	lsls	r3, r7
 8001c20:	4699      	mov	r9, r3
 8001c22:	0013      	movs	r3, r2
 8001c24:	464f      	mov	r7, r9
 8001c26:	40f3      	lsrs	r3, r6
 8001c28:	431f      	orrs	r7, r3
 8001c2a:	003b      	movs	r3, r7
 8001c2c:	4657      	mov	r7, sl
 8001c2e:	40ba      	lsls	r2, r7
 8001c30:	1e57      	subs	r7, r2, #1
 8001c32:	41ba      	sbcs	r2, r7
 8001c34:	4313      	orrs	r3, r2
 8001c36:	4662      	mov	r2, ip
 8001c38:	40f2      	lsrs	r2, r6
 8001c3a:	1a89      	subs	r1, r1, r2
 8001c3c:	e79c      	b.n	8001b78 <__aeabi_dsub+0x3b4>
 8001c3e:	4b83      	ldr	r3, [pc, #524]	; (8001e4c <__aeabi_dsub+0x688>)
 8001c40:	429f      	cmp	r7, r3
 8001c42:	d05f      	beq.n	8001d04 <__aeabi_dsub+0x540>
 8001c44:	2580      	movs	r5, #128	; 0x80
 8001c46:	042d      	lsls	r5, r5, #16
 8001c48:	4273      	negs	r3, r6
 8001c4a:	4329      	orrs	r1, r5
 8001c4c:	e720      	b.n	8001a90 <__aeabi_dsub+0x2cc>
 8001c4e:	2e00      	cmp	r6, #0
 8001c50:	d10c      	bne.n	8001c6c <__aeabi_dsub+0x4a8>
 8001c52:	2f00      	cmp	r7, #0
 8001c54:	d100      	bne.n	8001c58 <__aeabi_dsub+0x494>
 8001c56:	e0d0      	b.n	8001dfa <__aeabi_dsub+0x636>
 8001c58:	465c      	mov	r4, fp
 8001c5a:	4661      	mov	r1, ip
 8001c5c:	4691      	mov	r9, r2
 8001c5e:	4d7b      	ldr	r5, [pc, #492]	; (8001e4c <__aeabi_dsub+0x688>)
 8001c60:	e6cd      	b.n	80019fe <__aeabi_dsub+0x23a>
 8001c62:	4f7a      	ldr	r7, [pc, #488]	; (8001e4c <__aeabi_dsub+0x688>)
 8001c64:	42be      	cmp	r6, r7
 8001c66:	d01c      	beq.n	8001ca2 <__aeabi_dsub+0x4de>
 8001c68:	001e      	movs	r6, r3
 8001c6a:	e665      	b.n	8001938 <__aeabi_dsub+0x174>
 8001c6c:	2f00      	cmp	r7, #0
 8001c6e:	d018      	beq.n	8001ca2 <__aeabi_dsub+0x4de>
 8001c70:	08c0      	lsrs	r0, r0, #3
 8001c72:	074e      	lsls	r6, r1, #29
 8001c74:	4306      	orrs	r6, r0
 8001c76:	2080      	movs	r0, #128	; 0x80
 8001c78:	08c9      	lsrs	r1, r1, #3
 8001c7a:	0300      	lsls	r0, r0, #12
 8001c7c:	4201      	tst	r1, r0
 8001c7e:	d008      	beq.n	8001c92 <__aeabi_dsub+0x4ce>
 8001c80:	4663      	mov	r3, ip
 8001c82:	08dc      	lsrs	r4, r3, #3
 8001c84:	4204      	tst	r4, r0
 8001c86:	d104      	bne.n	8001c92 <__aeabi_dsub+0x4ce>
 8001c88:	0021      	movs	r1, r4
 8001c8a:	46da      	mov	sl, fp
 8001c8c:	08d2      	lsrs	r2, r2, #3
 8001c8e:	075e      	lsls	r6, r3, #29
 8001c90:	4316      	orrs	r6, r2
 8001c92:	00f3      	lsls	r3, r6, #3
 8001c94:	4699      	mov	r9, r3
 8001c96:	2401      	movs	r4, #1
 8001c98:	4653      	mov	r3, sl
 8001c9a:	00c9      	lsls	r1, r1, #3
 8001c9c:	0f72      	lsrs	r2, r6, #29
 8001c9e:	4311      	orrs	r1, r2
 8001ca0:	401c      	ands	r4, r3
 8001ca2:	4d6a      	ldr	r5, [pc, #424]	; (8001e4c <__aeabi_dsub+0x688>)
 8001ca4:	e6ab      	b.n	80019fe <__aeabi_dsub+0x23a>
 8001ca6:	001d      	movs	r5, r3
 8001ca8:	2200      	movs	r2, #0
 8001caa:	2700      	movs	r7, #0
 8001cac:	e6b4      	b.n	8001a18 <__aeabi_dsub+0x254>
 8001cae:	2d00      	cmp	r5, #0
 8001cb0:	d159      	bne.n	8001d66 <__aeabi_dsub+0x5a2>
 8001cb2:	000b      	movs	r3, r1
 8001cb4:	4303      	orrs	r3, r0
 8001cb6:	d100      	bne.n	8001cba <__aeabi_dsub+0x4f6>
 8001cb8:	e6d6      	b.n	8001a68 <__aeabi_dsub+0x2a4>
 8001cba:	1c73      	adds	r3, r6, #1
 8001cbc:	d100      	bne.n	8001cc0 <__aeabi_dsub+0x4fc>
 8001cbe:	e0b2      	b.n	8001e26 <__aeabi_dsub+0x662>
 8001cc0:	4b62      	ldr	r3, [pc, #392]	; (8001e4c <__aeabi_dsub+0x688>)
 8001cc2:	429f      	cmp	r7, r3
 8001cc4:	d01e      	beq.n	8001d04 <__aeabi_dsub+0x540>
 8001cc6:	43f3      	mvns	r3, r6
 8001cc8:	2b38      	cmp	r3, #56	; 0x38
 8001cca:	dc6f      	bgt.n	8001dac <__aeabi_dsub+0x5e8>
 8001ccc:	2b1f      	cmp	r3, #31
 8001cce:	dd00      	ble.n	8001cd2 <__aeabi_dsub+0x50e>
 8001cd0:	e097      	b.n	8001e02 <__aeabi_dsub+0x63e>
 8001cd2:	2520      	movs	r5, #32
 8001cd4:	000e      	movs	r6, r1
 8001cd6:	1aed      	subs	r5, r5, r3
 8001cd8:	40ae      	lsls	r6, r5
 8001cda:	46b0      	mov	r8, r6
 8001cdc:	0006      	movs	r6, r0
 8001cde:	46aa      	mov	sl, r5
 8001ce0:	40de      	lsrs	r6, r3
 8001ce2:	4645      	mov	r5, r8
 8001ce4:	4335      	orrs	r5, r6
 8001ce6:	002e      	movs	r6, r5
 8001ce8:	4655      	mov	r5, sl
 8001cea:	40a8      	lsls	r0, r5
 8001cec:	40d9      	lsrs	r1, r3
 8001cee:	1e45      	subs	r5, r0, #1
 8001cf0:	41a8      	sbcs	r0, r5
 8001cf2:	448c      	add	ip, r1
 8001cf4:	4306      	orrs	r6, r0
 8001cf6:	18b6      	adds	r6, r6, r2
 8001cf8:	4296      	cmp	r6, r2
 8001cfa:	4192      	sbcs	r2, r2
 8001cfc:	4251      	negs	r1, r2
 8001cfe:	4461      	add	r1, ip
 8001d00:	003d      	movs	r5, r7
 8001d02:	e625      	b.n	8001950 <__aeabi_dsub+0x18c>
 8001d04:	003d      	movs	r5, r7
 8001d06:	4661      	mov	r1, ip
 8001d08:	4691      	mov	r9, r2
 8001d0a:	e678      	b.n	80019fe <__aeabi_dsub+0x23a>
 8001d0c:	000b      	movs	r3, r1
 8001d0e:	4303      	orrs	r3, r0
 8001d10:	2d00      	cmp	r5, #0
 8001d12:	d000      	beq.n	8001d16 <__aeabi_dsub+0x552>
 8001d14:	e655      	b.n	80019c2 <__aeabi_dsub+0x1fe>
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d0f5      	beq.n	8001d06 <__aeabi_dsub+0x542>
 8001d1a:	4663      	mov	r3, ip
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	d100      	bne.n	8001d22 <__aeabi_dsub+0x55e>
 8001d20:	e66d      	b.n	80019fe <__aeabi_dsub+0x23a>
 8001d22:	1886      	adds	r6, r0, r2
 8001d24:	4286      	cmp	r6, r0
 8001d26:	4180      	sbcs	r0, r0
 8001d28:	4461      	add	r1, ip
 8001d2a:	4240      	negs	r0, r0
 8001d2c:	1809      	adds	r1, r1, r0
 8001d2e:	2200      	movs	r2, #0
 8001d30:	020b      	lsls	r3, r1, #8
 8001d32:	d400      	bmi.n	8001d36 <__aeabi_dsub+0x572>
 8001d34:	e6d0      	b.n	8001ad8 <__aeabi_dsub+0x314>
 8001d36:	4b46      	ldr	r3, [pc, #280]	; (8001e50 <__aeabi_dsub+0x68c>)
 8001d38:	3501      	adds	r5, #1
 8001d3a:	4019      	ands	r1, r3
 8001d3c:	e5b2      	b.n	80018a4 <__aeabi_dsub+0xe0>
 8001d3e:	46b1      	mov	r9, r6
 8001d40:	e65d      	b.n	80019fe <__aeabi_dsub+0x23a>
 8001d42:	0033      	movs	r3, r6
 8001d44:	4667      	mov	r7, ip
 8001d46:	3b20      	subs	r3, #32
 8001d48:	40df      	lsrs	r7, r3
 8001d4a:	003b      	movs	r3, r7
 8001d4c:	2e20      	cmp	r6, #32
 8001d4e:	d005      	beq.n	8001d5c <__aeabi_dsub+0x598>
 8001d50:	2740      	movs	r7, #64	; 0x40
 8001d52:	1bbf      	subs	r7, r7, r6
 8001d54:	4666      	mov	r6, ip
 8001d56:	40be      	lsls	r6, r7
 8001d58:	4332      	orrs	r2, r6
 8001d5a:	4690      	mov	r8, r2
 8001d5c:	4646      	mov	r6, r8
 8001d5e:	1e72      	subs	r2, r6, #1
 8001d60:	4196      	sbcs	r6, r2
 8001d62:	4333      	orrs	r3, r6
 8001d64:	e5ef      	b.n	8001946 <__aeabi_dsub+0x182>
 8001d66:	4b39      	ldr	r3, [pc, #228]	; (8001e4c <__aeabi_dsub+0x688>)
 8001d68:	429f      	cmp	r7, r3
 8001d6a:	d0cb      	beq.n	8001d04 <__aeabi_dsub+0x540>
 8001d6c:	2580      	movs	r5, #128	; 0x80
 8001d6e:	042d      	lsls	r5, r5, #16
 8001d70:	4273      	negs	r3, r6
 8001d72:	4329      	orrs	r1, r5
 8001d74:	e7a8      	b.n	8001cc8 <__aeabi_dsub+0x504>
 8001d76:	4308      	orrs	r0, r1
 8001d78:	1e41      	subs	r1, r0, #1
 8001d7a:	4188      	sbcs	r0, r1
 8001d7c:	e6a2      	b.n	8001ac4 <__aeabi_dsub+0x300>
 8001d7e:	2f00      	cmp	r7, #0
 8001d80:	d100      	bne.n	8001d84 <__aeabi_dsub+0x5c0>
 8001d82:	e63c      	b.n	80019fe <__aeabi_dsub+0x23a>
 8001d84:	4663      	mov	r3, ip
 8001d86:	1a86      	subs	r6, r0, r2
 8001d88:	1acf      	subs	r7, r1, r3
 8001d8a:	42b0      	cmp	r0, r6
 8001d8c:	419b      	sbcs	r3, r3
 8001d8e:	425b      	negs	r3, r3
 8001d90:	1afb      	subs	r3, r7, r3
 8001d92:	4698      	mov	r8, r3
 8001d94:	021b      	lsls	r3, r3, #8
 8001d96:	d54e      	bpl.n	8001e36 <__aeabi_dsub+0x672>
 8001d98:	1a16      	subs	r6, r2, r0
 8001d9a:	4663      	mov	r3, ip
 8001d9c:	42b2      	cmp	r2, r6
 8001d9e:	4192      	sbcs	r2, r2
 8001da0:	1a59      	subs	r1, r3, r1
 8001da2:	4252      	negs	r2, r2
 8001da4:	1a89      	subs	r1, r1, r2
 8001da6:	465c      	mov	r4, fp
 8001da8:	2200      	movs	r2, #0
 8001daa:	e57b      	b.n	80018a4 <__aeabi_dsub+0xe0>
 8001dac:	4301      	orrs	r1, r0
 8001dae:	000e      	movs	r6, r1
 8001db0:	1e71      	subs	r1, r6, #1
 8001db2:	418e      	sbcs	r6, r1
 8001db4:	e79f      	b.n	8001cf6 <__aeabi_dsub+0x532>
 8001db6:	001d      	movs	r5, r3
 8001db8:	000e      	movs	r6, r1
 8001dba:	3d20      	subs	r5, #32
 8001dbc:	40ee      	lsrs	r6, r5
 8001dbe:	46b0      	mov	r8, r6
 8001dc0:	2b20      	cmp	r3, #32
 8001dc2:	d004      	beq.n	8001dce <__aeabi_dsub+0x60a>
 8001dc4:	2540      	movs	r5, #64	; 0x40
 8001dc6:	1aeb      	subs	r3, r5, r3
 8001dc8:	4099      	lsls	r1, r3
 8001dca:	4308      	orrs	r0, r1
 8001dcc:	4681      	mov	r9, r0
 8001dce:	4648      	mov	r0, r9
 8001dd0:	4643      	mov	r3, r8
 8001dd2:	1e41      	subs	r1, r0, #1
 8001dd4:	4188      	sbcs	r0, r1
 8001dd6:	4318      	orrs	r0, r3
 8001dd8:	e674      	b.n	8001ac4 <__aeabi_dsub+0x300>
 8001dda:	2200      	movs	r2, #0
 8001ddc:	2400      	movs	r4, #0
 8001dde:	e617      	b.n	8001a10 <__aeabi_dsub+0x24c>
 8001de0:	1a16      	subs	r6, r2, r0
 8001de2:	4663      	mov	r3, ip
 8001de4:	42b2      	cmp	r2, r6
 8001de6:	4192      	sbcs	r2, r2
 8001de8:	1a59      	subs	r1, r3, r1
 8001dea:	4252      	negs	r2, r2
 8001dec:	1a89      	subs	r1, r1, r2
 8001dee:	003d      	movs	r5, r7
 8001df0:	e525      	b.n	800183e <__aeabi_dsub+0x7a>
 8001df2:	4661      	mov	r1, ip
 8001df4:	4691      	mov	r9, r2
 8001df6:	4d15      	ldr	r5, [pc, #84]	; (8001e4c <__aeabi_dsub+0x688>)
 8001df8:	e601      	b.n	80019fe <__aeabi_dsub+0x23a>
 8001dfa:	2280      	movs	r2, #128	; 0x80
 8001dfc:	2400      	movs	r4, #0
 8001dfe:	0312      	lsls	r2, r2, #12
 8001e00:	e679      	b.n	8001af6 <__aeabi_dsub+0x332>
 8001e02:	001d      	movs	r5, r3
 8001e04:	000e      	movs	r6, r1
 8001e06:	3d20      	subs	r5, #32
 8001e08:	40ee      	lsrs	r6, r5
 8001e0a:	46b0      	mov	r8, r6
 8001e0c:	2b20      	cmp	r3, #32
 8001e0e:	d004      	beq.n	8001e1a <__aeabi_dsub+0x656>
 8001e10:	2540      	movs	r5, #64	; 0x40
 8001e12:	1aeb      	subs	r3, r5, r3
 8001e14:	4099      	lsls	r1, r3
 8001e16:	4308      	orrs	r0, r1
 8001e18:	4681      	mov	r9, r0
 8001e1a:	464e      	mov	r6, r9
 8001e1c:	4643      	mov	r3, r8
 8001e1e:	1e71      	subs	r1, r6, #1
 8001e20:	418e      	sbcs	r6, r1
 8001e22:	431e      	orrs	r6, r3
 8001e24:	e767      	b.n	8001cf6 <__aeabi_dsub+0x532>
 8001e26:	1886      	adds	r6, r0, r2
 8001e28:	4296      	cmp	r6, r2
 8001e2a:	419b      	sbcs	r3, r3
 8001e2c:	4461      	add	r1, ip
 8001e2e:	425b      	negs	r3, r3
 8001e30:	18c9      	adds	r1, r1, r3
 8001e32:	003d      	movs	r5, r7
 8001e34:	e58c      	b.n	8001950 <__aeabi_dsub+0x18c>
 8001e36:	4647      	mov	r7, r8
 8001e38:	4337      	orrs	r7, r6
 8001e3a:	d0ce      	beq.n	8001dda <__aeabi_dsub+0x616>
 8001e3c:	2207      	movs	r2, #7
 8001e3e:	4641      	mov	r1, r8
 8001e40:	4032      	ands	r2, r6
 8001e42:	e649      	b.n	8001ad8 <__aeabi_dsub+0x314>
 8001e44:	2700      	movs	r7, #0
 8001e46:	003a      	movs	r2, r7
 8001e48:	e5e6      	b.n	8001a18 <__aeabi_dsub+0x254>
 8001e4a:	46c0      	nop			; (mov r8, r8)
 8001e4c:	000007ff 	.word	0x000007ff
 8001e50:	ff7fffff 	.word	0xff7fffff

08001e54 <__aeabi_dcmpun>:
 8001e54:	b570      	push	{r4, r5, r6, lr}
 8001e56:	4e0c      	ldr	r6, [pc, #48]	; (8001e88 <__aeabi_dcmpun+0x34>)
 8001e58:	030d      	lsls	r5, r1, #12
 8001e5a:	031c      	lsls	r4, r3, #12
 8001e5c:	0049      	lsls	r1, r1, #1
 8001e5e:	005b      	lsls	r3, r3, #1
 8001e60:	0b2d      	lsrs	r5, r5, #12
 8001e62:	0d49      	lsrs	r1, r1, #21
 8001e64:	0b24      	lsrs	r4, r4, #12
 8001e66:	0d5b      	lsrs	r3, r3, #21
 8001e68:	42b1      	cmp	r1, r6
 8001e6a:	d008      	beq.n	8001e7e <__aeabi_dcmpun+0x2a>
 8001e6c:	4906      	ldr	r1, [pc, #24]	; (8001e88 <__aeabi_dcmpun+0x34>)
 8001e6e:	2000      	movs	r0, #0
 8001e70:	428b      	cmp	r3, r1
 8001e72:	d103      	bne.n	8001e7c <__aeabi_dcmpun+0x28>
 8001e74:	4314      	orrs	r4, r2
 8001e76:	0020      	movs	r0, r4
 8001e78:	1e44      	subs	r4, r0, #1
 8001e7a:	41a0      	sbcs	r0, r4
 8001e7c:	bd70      	pop	{r4, r5, r6, pc}
 8001e7e:	4305      	orrs	r5, r0
 8001e80:	2001      	movs	r0, #1
 8001e82:	2d00      	cmp	r5, #0
 8001e84:	d1fa      	bne.n	8001e7c <__aeabi_dcmpun+0x28>
 8001e86:	e7f1      	b.n	8001e6c <__aeabi_dcmpun+0x18>
 8001e88:	000007ff 	.word	0x000007ff

08001e8c <__aeabi_d2iz>:
 8001e8c:	b530      	push	{r4, r5, lr}
 8001e8e:	4d14      	ldr	r5, [pc, #80]	; (8001ee0 <__aeabi_d2iz+0x54>)
 8001e90:	030a      	lsls	r2, r1, #12
 8001e92:	004b      	lsls	r3, r1, #1
 8001e94:	0b12      	lsrs	r2, r2, #12
 8001e96:	0d5b      	lsrs	r3, r3, #21
 8001e98:	0fc9      	lsrs	r1, r1, #31
 8001e9a:	2400      	movs	r4, #0
 8001e9c:	42ab      	cmp	r3, r5
 8001e9e:	dd11      	ble.n	8001ec4 <__aeabi_d2iz+0x38>
 8001ea0:	4c10      	ldr	r4, [pc, #64]	; (8001ee4 <__aeabi_d2iz+0x58>)
 8001ea2:	42a3      	cmp	r3, r4
 8001ea4:	dc10      	bgt.n	8001ec8 <__aeabi_d2iz+0x3c>
 8001ea6:	2480      	movs	r4, #128	; 0x80
 8001ea8:	0364      	lsls	r4, r4, #13
 8001eaa:	4322      	orrs	r2, r4
 8001eac:	4c0e      	ldr	r4, [pc, #56]	; (8001ee8 <__aeabi_d2iz+0x5c>)
 8001eae:	1ae4      	subs	r4, r4, r3
 8001eb0:	2c1f      	cmp	r4, #31
 8001eb2:	dd0c      	ble.n	8001ece <__aeabi_d2iz+0x42>
 8001eb4:	480d      	ldr	r0, [pc, #52]	; (8001eec <__aeabi_d2iz+0x60>)
 8001eb6:	1ac3      	subs	r3, r0, r3
 8001eb8:	40da      	lsrs	r2, r3
 8001eba:	0013      	movs	r3, r2
 8001ebc:	425c      	negs	r4, r3
 8001ebe:	2900      	cmp	r1, #0
 8001ec0:	d100      	bne.n	8001ec4 <__aeabi_d2iz+0x38>
 8001ec2:	001c      	movs	r4, r3
 8001ec4:	0020      	movs	r0, r4
 8001ec6:	bd30      	pop	{r4, r5, pc}
 8001ec8:	4b09      	ldr	r3, [pc, #36]	; (8001ef0 <__aeabi_d2iz+0x64>)
 8001eca:	18cc      	adds	r4, r1, r3
 8001ecc:	e7fa      	b.n	8001ec4 <__aeabi_d2iz+0x38>
 8001ece:	4d09      	ldr	r5, [pc, #36]	; (8001ef4 <__aeabi_d2iz+0x68>)
 8001ed0:	40e0      	lsrs	r0, r4
 8001ed2:	46ac      	mov	ip, r5
 8001ed4:	4463      	add	r3, ip
 8001ed6:	409a      	lsls	r2, r3
 8001ed8:	0013      	movs	r3, r2
 8001eda:	4303      	orrs	r3, r0
 8001edc:	e7ee      	b.n	8001ebc <__aeabi_d2iz+0x30>
 8001ede:	46c0      	nop			; (mov r8, r8)
 8001ee0:	000003fe 	.word	0x000003fe
 8001ee4:	0000041d 	.word	0x0000041d
 8001ee8:	00000433 	.word	0x00000433
 8001eec:	00000413 	.word	0x00000413
 8001ef0:	7fffffff 	.word	0x7fffffff
 8001ef4:	fffffbed 	.word	0xfffffbed

08001ef8 <__aeabi_i2d>:
 8001ef8:	b570      	push	{r4, r5, r6, lr}
 8001efa:	2800      	cmp	r0, #0
 8001efc:	d02d      	beq.n	8001f5a <__aeabi_i2d+0x62>
 8001efe:	17c3      	asrs	r3, r0, #31
 8001f00:	18c5      	adds	r5, r0, r3
 8001f02:	405d      	eors	r5, r3
 8001f04:	0fc4      	lsrs	r4, r0, #31
 8001f06:	0028      	movs	r0, r5
 8001f08:	f000 f938 	bl	800217c <__clzsi2>
 8001f0c:	4b15      	ldr	r3, [pc, #84]	; (8001f64 <__aeabi_i2d+0x6c>)
 8001f0e:	1a1b      	subs	r3, r3, r0
 8001f10:	055b      	lsls	r3, r3, #21
 8001f12:	0d5b      	lsrs	r3, r3, #21
 8001f14:	280a      	cmp	r0, #10
 8001f16:	dd15      	ble.n	8001f44 <__aeabi_i2d+0x4c>
 8001f18:	380b      	subs	r0, #11
 8001f1a:	4085      	lsls	r5, r0
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	032d      	lsls	r5, r5, #12
 8001f20:	0b2d      	lsrs	r5, r5, #12
 8001f22:	2100      	movs	r1, #0
 8001f24:	0010      	movs	r0, r2
 8001f26:	032d      	lsls	r5, r5, #12
 8001f28:	0d0a      	lsrs	r2, r1, #20
 8001f2a:	0b2d      	lsrs	r5, r5, #12
 8001f2c:	0512      	lsls	r2, r2, #20
 8001f2e:	432a      	orrs	r2, r5
 8001f30:	4d0d      	ldr	r5, [pc, #52]	; (8001f68 <__aeabi_i2d+0x70>)
 8001f32:	051b      	lsls	r3, r3, #20
 8001f34:	402a      	ands	r2, r5
 8001f36:	4313      	orrs	r3, r2
 8001f38:	005b      	lsls	r3, r3, #1
 8001f3a:	07e4      	lsls	r4, r4, #31
 8001f3c:	085b      	lsrs	r3, r3, #1
 8001f3e:	4323      	orrs	r3, r4
 8001f40:	0019      	movs	r1, r3
 8001f42:	bd70      	pop	{r4, r5, r6, pc}
 8001f44:	0002      	movs	r2, r0
 8001f46:	0029      	movs	r1, r5
 8001f48:	3215      	adds	r2, #21
 8001f4a:	4091      	lsls	r1, r2
 8001f4c:	000a      	movs	r2, r1
 8001f4e:	210b      	movs	r1, #11
 8001f50:	1a08      	subs	r0, r1, r0
 8001f52:	40c5      	lsrs	r5, r0
 8001f54:	032d      	lsls	r5, r5, #12
 8001f56:	0b2d      	lsrs	r5, r5, #12
 8001f58:	e7e3      	b.n	8001f22 <__aeabi_i2d+0x2a>
 8001f5a:	2400      	movs	r4, #0
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	2500      	movs	r5, #0
 8001f60:	2200      	movs	r2, #0
 8001f62:	e7de      	b.n	8001f22 <__aeabi_i2d+0x2a>
 8001f64:	0000041e 	.word	0x0000041e
 8001f68:	800fffff 	.word	0x800fffff

08001f6c <__aeabi_ui2d>:
 8001f6c:	b510      	push	{r4, lr}
 8001f6e:	1e04      	subs	r4, r0, #0
 8001f70:	d025      	beq.n	8001fbe <__aeabi_ui2d+0x52>
 8001f72:	f000 f903 	bl	800217c <__clzsi2>
 8001f76:	4b14      	ldr	r3, [pc, #80]	; (8001fc8 <__aeabi_ui2d+0x5c>)
 8001f78:	1a1b      	subs	r3, r3, r0
 8001f7a:	055b      	lsls	r3, r3, #21
 8001f7c:	0d5b      	lsrs	r3, r3, #21
 8001f7e:	280a      	cmp	r0, #10
 8001f80:	dd12      	ble.n	8001fa8 <__aeabi_ui2d+0x3c>
 8001f82:	380b      	subs	r0, #11
 8001f84:	4084      	lsls	r4, r0
 8001f86:	2200      	movs	r2, #0
 8001f88:	0324      	lsls	r4, r4, #12
 8001f8a:	0b24      	lsrs	r4, r4, #12
 8001f8c:	2100      	movs	r1, #0
 8001f8e:	0010      	movs	r0, r2
 8001f90:	0324      	lsls	r4, r4, #12
 8001f92:	0d0a      	lsrs	r2, r1, #20
 8001f94:	0b24      	lsrs	r4, r4, #12
 8001f96:	0512      	lsls	r2, r2, #20
 8001f98:	4322      	orrs	r2, r4
 8001f9a:	4c0c      	ldr	r4, [pc, #48]	; (8001fcc <__aeabi_ui2d+0x60>)
 8001f9c:	051b      	lsls	r3, r3, #20
 8001f9e:	4022      	ands	r2, r4
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	005b      	lsls	r3, r3, #1
 8001fa4:	0859      	lsrs	r1, r3, #1
 8001fa6:	bd10      	pop	{r4, pc}
 8001fa8:	0002      	movs	r2, r0
 8001faa:	0021      	movs	r1, r4
 8001fac:	3215      	adds	r2, #21
 8001fae:	4091      	lsls	r1, r2
 8001fb0:	000a      	movs	r2, r1
 8001fb2:	210b      	movs	r1, #11
 8001fb4:	1a08      	subs	r0, r1, r0
 8001fb6:	40c4      	lsrs	r4, r0
 8001fb8:	0324      	lsls	r4, r4, #12
 8001fba:	0b24      	lsrs	r4, r4, #12
 8001fbc:	e7e6      	b.n	8001f8c <__aeabi_ui2d+0x20>
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	2400      	movs	r4, #0
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	e7e2      	b.n	8001f8c <__aeabi_ui2d+0x20>
 8001fc6:	46c0      	nop			; (mov r8, r8)
 8001fc8:	0000041e 	.word	0x0000041e
 8001fcc:	800fffff 	.word	0x800fffff

08001fd0 <__aeabi_f2d>:
 8001fd0:	0041      	lsls	r1, r0, #1
 8001fd2:	0e09      	lsrs	r1, r1, #24
 8001fd4:	1c4b      	adds	r3, r1, #1
 8001fd6:	b570      	push	{r4, r5, r6, lr}
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	0246      	lsls	r6, r0, #9
 8001fdc:	0a75      	lsrs	r5, r6, #9
 8001fde:	0fc4      	lsrs	r4, r0, #31
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	dd14      	ble.n	800200e <__aeabi_f2d+0x3e>
 8001fe4:	23e0      	movs	r3, #224	; 0xe0
 8001fe6:	009b      	lsls	r3, r3, #2
 8001fe8:	076d      	lsls	r5, r5, #29
 8001fea:	0b36      	lsrs	r6, r6, #12
 8001fec:	18cb      	adds	r3, r1, r3
 8001fee:	2100      	movs	r1, #0
 8001ff0:	0d0a      	lsrs	r2, r1, #20
 8001ff2:	0028      	movs	r0, r5
 8001ff4:	0512      	lsls	r2, r2, #20
 8001ff6:	4d1c      	ldr	r5, [pc, #112]	; (8002068 <__aeabi_f2d+0x98>)
 8001ff8:	4332      	orrs	r2, r6
 8001ffa:	055b      	lsls	r3, r3, #21
 8001ffc:	402a      	ands	r2, r5
 8001ffe:	085b      	lsrs	r3, r3, #1
 8002000:	4313      	orrs	r3, r2
 8002002:	005b      	lsls	r3, r3, #1
 8002004:	07e4      	lsls	r4, r4, #31
 8002006:	085b      	lsrs	r3, r3, #1
 8002008:	4323      	orrs	r3, r4
 800200a:	0019      	movs	r1, r3
 800200c:	bd70      	pop	{r4, r5, r6, pc}
 800200e:	2900      	cmp	r1, #0
 8002010:	d114      	bne.n	800203c <__aeabi_f2d+0x6c>
 8002012:	2d00      	cmp	r5, #0
 8002014:	d01e      	beq.n	8002054 <__aeabi_f2d+0x84>
 8002016:	0028      	movs	r0, r5
 8002018:	f000 f8b0 	bl	800217c <__clzsi2>
 800201c:	280a      	cmp	r0, #10
 800201e:	dc1c      	bgt.n	800205a <__aeabi_f2d+0x8a>
 8002020:	230b      	movs	r3, #11
 8002022:	002a      	movs	r2, r5
 8002024:	1a1b      	subs	r3, r3, r0
 8002026:	40da      	lsrs	r2, r3
 8002028:	0003      	movs	r3, r0
 800202a:	3315      	adds	r3, #21
 800202c:	409d      	lsls	r5, r3
 800202e:	4b0f      	ldr	r3, [pc, #60]	; (800206c <__aeabi_f2d+0x9c>)
 8002030:	0312      	lsls	r2, r2, #12
 8002032:	1a1b      	subs	r3, r3, r0
 8002034:	055b      	lsls	r3, r3, #21
 8002036:	0b16      	lsrs	r6, r2, #12
 8002038:	0d5b      	lsrs	r3, r3, #21
 800203a:	e7d8      	b.n	8001fee <__aeabi_f2d+0x1e>
 800203c:	2d00      	cmp	r5, #0
 800203e:	d006      	beq.n	800204e <__aeabi_f2d+0x7e>
 8002040:	0b32      	lsrs	r2, r6, #12
 8002042:	2680      	movs	r6, #128	; 0x80
 8002044:	0336      	lsls	r6, r6, #12
 8002046:	076d      	lsls	r5, r5, #29
 8002048:	4316      	orrs	r6, r2
 800204a:	4b09      	ldr	r3, [pc, #36]	; (8002070 <__aeabi_f2d+0xa0>)
 800204c:	e7cf      	b.n	8001fee <__aeabi_f2d+0x1e>
 800204e:	4b08      	ldr	r3, [pc, #32]	; (8002070 <__aeabi_f2d+0xa0>)
 8002050:	2600      	movs	r6, #0
 8002052:	e7cc      	b.n	8001fee <__aeabi_f2d+0x1e>
 8002054:	2300      	movs	r3, #0
 8002056:	2600      	movs	r6, #0
 8002058:	e7c9      	b.n	8001fee <__aeabi_f2d+0x1e>
 800205a:	0003      	movs	r3, r0
 800205c:	002a      	movs	r2, r5
 800205e:	3b0b      	subs	r3, #11
 8002060:	409a      	lsls	r2, r3
 8002062:	2500      	movs	r5, #0
 8002064:	e7e3      	b.n	800202e <__aeabi_f2d+0x5e>
 8002066:	46c0      	nop			; (mov r8, r8)
 8002068:	800fffff 	.word	0x800fffff
 800206c:	00000389 	.word	0x00000389
 8002070:	000007ff 	.word	0x000007ff

08002074 <__aeabi_d2f>:
 8002074:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002076:	004c      	lsls	r4, r1, #1
 8002078:	0d64      	lsrs	r4, r4, #21
 800207a:	030b      	lsls	r3, r1, #12
 800207c:	1c62      	adds	r2, r4, #1
 800207e:	0a5b      	lsrs	r3, r3, #9
 8002080:	0f46      	lsrs	r6, r0, #29
 8002082:	0552      	lsls	r2, r2, #21
 8002084:	0fc9      	lsrs	r1, r1, #31
 8002086:	431e      	orrs	r6, r3
 8002088:	00c5      	lsls	r5, r0, #3
 800208a:	0d52      	lsrs	r2, r2, #21
 800208c:	2a01      	cmp	r2, #1
 800208e:	dd29      	ble.n	80020e4 <__aeabi_d2f+0x70>
 8002090:	4b37      	ldr	r3, [pc, #220]	; (8002170 <__aeabi_d2f+0xfc>)
 8002092:	18e7      	adds	r7, r4, r3
 8002094:	2ffe      	cmp	r7, #254	; 0xfe
 8002096:	dc1c      	bgt.n	80020d2 <__aeabi_d2f+0x5e>
 8002098:	2f00      	cmp	r7, #0
 800209a:	dd3b      	ble.n	8002114 <__aeabi_d2f+0xa0>
 800209c:	0180      	lsls	r0, r0, #6
 800209e:	1e43      	subs	r3, r0, #1
 80020a0:	4198      	sbcs	r0, r3
 80020a2:	2207      	movs	r2, #7
 80020a4:	00f3      	lsls	r3, r6, #3
 80020a6:	0f6d      	lsrs	r5, r5, #29
 80020a8:	4303      	orrs	r3, r0
 80020aa:	432b      	orrs	r3, r5
 80020ac:	401a      	ands	r2, r3
 80020ae:	2a00      	cmp	r2, #0
 80020b0:	d004      	beq.n	80020bc <__aeabi_d2f+0x48>
 80020b2:	220f      	movs	r2, #15
 80020b4:	401a      	ands	r2, r3
 80020b6:	2a04      	cmp	r2, #4
 80020b8:	d000      	beq.n	80020bc <__aeabi_d2f+0x48>
 80020ba:	3304      	adds	r3, #4
 80020bc:	2280      	movs	r2, #128	; 0x80
 80020be:	04d2      	lsls	r2, r2, #19
 80020c0:	401a      	ands	r2, r3
 80020c2:	d024      	beq.n	800210e <__aeabi_d2f+0x9a>
 80020c4:	3701      	adds	r7, #1
 80020c6:	b2fa      	uxtb	r2, r7
 80020c8:	2fff      	cmp	r7, #255	; 0xff
 80020ca:	d002      	beq.n	80020d2 <__aeabi_d2f+0x5e>
 80020cc:	019b      	lsls	r3, r3, #6
 80020ce:	0a58      	lsrs	r0, r3, #9
 80020d0:	e001      	b.n	80020d6 <__aeabi_d2f+0x62>
 80020d2:	22ff      	movs	r2, #255	; 0xff
 80020d4:	2000      	movs	r0, #0
 80020d6:	0240      	lsls	r0, r0, #9
 80020d8:	05d2      	lsls	r2, r2, #23
 80020da:	0a40      	lsrs	r0, r0, #9
 80020dc:	07c9      	lsls	r1, r1, #31
 80020de:	4310      	orrs	r0, r2
 80020e0:	4308      	orrs	r0, r1
 80020e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020e4:	4335      	orrs	r5, r6
 80020e6:	2c00      	cmp	r4, #0
 80020e8:	d104      	bne.n	80020f4 <__aeabi_d2f+0x80>
 80020ea:	2d00      	cmp	r5, #0
 80020ec:	d10a      	bne.n	8002104 <__aeabi_d2f+0x90>
 80020ee:	2200      	movs	r2, #0
 80020f0:	2000      	movs	r0, #0
 80020f2:	e7f0      	b.n	80020d6 <__aeabi_d2f+0x62>
 80020f4:	2d00      	cmp	r5, #0
 80020f6:	d0ec      	beq.n	80020d2 <__aeabi_d2f+0x5e>
 80020f8:	2080      	movs	r0, #128	; 0x80
 80020fa:	03c0      	lsls	r0, r0, #15
 80020fc:	4330      	orrs	r0, r6
 80020fe:	22ff      	movs	r2, #255	; 0xff
 8002100:	e7e9      	b.n	80020d6 <__aeabi_d2f+0x62>
 8002102:	2400      	movs	r4, #0
 8002104:	2300      	movs	r3, #0
 8002106:	025b      	lsls	r3, r3, #9
 8002108:	0a58      	lsrs	r0, r3, #9
 800210a:	b2e2      	uxtb	r2, r4
 800210c:	e7e3      	b.n	80020d6 <__aeabi_d2f+0x62>
 800210e:	08db      	lsrs	r3, r3, #3
 8002110:	003c      	movs	r4, r7
 8002112:	e7f8      	b.n	8002106 <__aeabi_d2f+0x92>
 8002114:	003b      	movs	r3, r7
 8002116:	3317      	adds	r3, #23
 8002118:	dbf3      	blt.n	8002102 <__aeabi_d2f+0x8e>
 800211a:	2380      	movs	r3, #128	; 0x80
 800211c:	041b      	lsls	r3, r3, #16
 800211e:	4333      	orrs	r3, r6
 8002120:	261e      	movs	r6, #30
 8002122:	1bf6      	subs	r6, r6, r7
 8002124:	2e1f      	cmp	r6, #31
 8002126:	dd14      	ble.n	8002152 <__aeabi_d2f+0xde>
 8002128:	2202      	movs	r2, #2
 800212a:	4252      	negs	r2, r2
 800212c:	1bd7      	subs	r7, r2, r7
 800212e:	001a      	movs	r2, r3
 8002130:	40fa      	lsrs	r2, r7
 8002132:	0017      	movs	r7, r2
 8002134:	2e20      	cmp	r6, #32
 8002136:	d004      	beq.n	8002142 <__aeabi_d2f+0xce>
 8002138:	4a0e      	ldr	r2, [pc, #56]	; (8002174 <__aeabi_d2f+0x100>)
 800213a:	4694      	mov	ip, r2
 800213c:	4464      	add	r4, ip
 800213e:	40a3      	lsls	r3, r4
 8002140:	431d      	orrs	r5, r3
 8002142:	002b      	movs	r3, r5
 8002144:	1e5d      	subs	r5, r3, #1
 8002146:	41ab      	sbcs	r3, r5
 8002148:	2207      	movs	r2, #7
 800214a:	433b      	orrs	r3, r7
 800214c:	401a      	ands	r2, r3
 800214e:	2700      	movs	r7, #0
 8002150:	e7ad      	b.n	80020ae <__aeabi_d2f+0x3a>
 8002152:	4a09      	ldr	r2, [pc, #36]	; (8002178 <__aeabi_d2f+0x104>)
 8002154:	0028      	movs	r0, r5
 8002156:	18a2      	adds	r2, r4, r2
 8002158:	4095      	lsls	r5, r2
 800215a:	4093      	lsls	r3, r2
 800215c:	1e6c      	subs	r4, r5, #1
 800215e:	41a5      	sbcs	r5, r4
 8002160:	40f0      	lsrs	r0, r6
 8002162:	2207      	movs	r2, #7
 8002164:	432b      	orrs	r3, r5
 8002166:	4303      	orrs	r3, r0
 8002168:	401a      	ands	r2, r3
 800216a:	2700      	movs	r7, #0
 800216c:	e79f      	b.n	80020ae <__aeabi_d2f+0x3a>
 800216e:	46c0      	nop			; (mov r8, r8)
 8002170:	fffffc80 	.word	0xfffffc80
 8002174:	fffffca2 	.word	0xfffffca2
 8002178:	fffffc82 	.word	0xfffffc82

0800217c <__clzsi2>:
 800217c:	211c      	movs	r1, #28
 800217e:	2301      	movs	r3, #1
 8002180:	041b      	lsls	r3, r3, #16
 8002182:	4298      	cmp	r0, r3
 8002184:	d301      	bcc.n	800218a <__clzsi2+0xe>
 8002186:	0c00      	lsrs	r0, r0, #16
 8002188:	3910      	subs	r1, #16
 800218a:	0a1b      	lsrs	r3, r3, #8
 800218c:	4298      	cmp	r0, r3
 800218e:	d301      	bcc.n	8002194 <__clzsi2+0x18>
 8002190:	0a00      	lsrs	r0, r0, #8
 8002192:	3908      	subs	r1, #8
 8002194:	091b      	lsrs	r3, r3, #4
 8002196:	4298      	cmp	r0, r3
 8002198:	d301      	bcc.n	800219e <__clzsi2+0x22>
 800219a:	0900      	lsrs	r0, r0, #4
 800219c:	3904      	subs	r1, #4
 800219e:	a202      	add	r2, pc, #8	; (adr r2, 80021a8 <__clzsi2+0x2c>)
 80021a0:	5c10      	ldrb	r0, [r2, r0]
 80021a2:	1840      	adds	r0, r0, r1
 80021a4:	4770      	bx	lr
 80021a6:	46c0      	nop			; (mov r8, r8)
 80021a8:	02020304 	.word	0x02020304
 80021ac:	01010101 	.word	0x01010101
	...

080021b8 <espInit>:
 *
 * Reset the ESP using the Uart connection
 * @param  argument: Not used
 * @retval None
 */
void espInit() {
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b084      	sub	sp, #16
 80021bc:	af00      	add	r7, sp, #0
	consoleSend("Restarting ESP\n");
 80021be:	4b0e      	ldr	r3, [pc, #56]	; (80021f8 <espInit+0x40>)
 80021c0:	0018      	movs	r0, r3
 80021c2:	f000 fb31 	bl	8002828 <consoleSend>
	// Create command
	const char Data[] = "AT+RST\r\n";
 80021c6:	1d3b      	adds	r3, r7, #4
 80021c8:	4a0c      	ldr	r2, [pc, #48]	; (80021fc <espInit+0x44>)
 80021ca:	ca03      	ldmia	r2!, {r0, r1}
 80021cc:	c303      	stmia	r3!, {r0, r1}
 80021ce:	7812      	ldrb	r2, [r2, #0]
 80021d0:	701a      	strb	r2, [r3, #0]

	// Send Uart command
	HAL_UART_Transmit(&huart1, (uint8_t*) Data, sizeof(Data), 100);
 80021d2:	1d39      	adds	r1, r7, #4
 80021d4:	480a      	ldr	r0, [pc, #40]	; (8002200 <espInit+0x48>)
 80021d6:	2364      	movs	r3, #100	; 0x64
 80021d8:	2209      	movs	r2, #9
 80021da:	f005 f91d 	bl	8007418 <HAL_UART_Transmit>

	//Startup delay
	HAL_Delay(500);
 80021de:	23fa      	movs	r3, #250	; 0xfa
 80021e0:	005b      	lsls	r3, r3, #1
 80021e2:	0018      	movs	r0, r3
 80021e4:	f002 f8da 	bl	800439c <HAL_Delay>
	consoleSend("Done restarting ESP\n");
 80021e8:	4b06      	ldr	r3, [pc, #24]	; (8002204 <espInit+0x4c>)
 80021ea:	0018      	movs	r0, r3
 80021ec:	f000 fb1c 	bl	8002828 <consoleSend>
}
 80021f0:	46c0      	nop			; (mov r8, r8)
 80021f2:	46bd      	mov	sp, r7
 80021f4:	b004      	add	sp, #16
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	0800b4f4 	.word	0x0800b4f4
 80021fc:	0800b51c 	.word	0x0800b51c
 8002200:	20001334 	.word	0x20001334
 8002204:	0800b504 	.word	0x0800b504

08002208 <espConnect>:
 * Connect to a wireless network using the SSID and the Password
 * @param  ssid: Network SSID name
 * @param  passw: Network Password
 * @retval bool: Connected or not connected
 */
bool espConnect(char *ssid, char *passw) {
 8002208:	b590      	push	{r4, r7, lr}
 800220a:	b087      	sub	sp, #28
 800220c:	af02      	add	r7, sp, #8
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
	// Variables
	static char sendBuffer[80];
	memcpy(sendBuffer, "", sizeof(sendBuffer));
 8002212:	4b44      	ldr	r3, [pc, #272]	; (8002324 <espConnect+0x11c>)
 8002214:	2200      	movs	r2, #0
 8002216:	601a      	str	r2, [r3, #0]
 8002218:	3304      	adds	r3, #4
 800221a:	224c      	movs	r2, #76	; 0x4c
 800221c:	2100      	movs	r1, #0
 800221e:	0018      	movs	r0, r3
 8002220:	f007 f87b 	bl	800931a <memset>
	clearChar(receiveBuffer, sizeof(receiveBuffer));
 8002224:	4b40      	ldr	r3, [pc, #256]	; (8002328 <espConnect+0x120>)
 8002226:	21c8      	movs	r1, #200	; 0xc8
 8002228:	0018      	movs	r0, r3
 800222a:	f000 fb13 	bl	8002854 <clearChar>

	HAL_StatusTypeDef uartRet;

	// Reset ESP
	espInit();
 800222e:	f7ff ffc3 	bl	80021b8 <espInit>

	// Create commands
	snprintf(sendBuffer, sizeof(sendBuffer), "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid,
 8002232:	6879      	ldr	r1, [r7, #4]
 8002234:	4a3d      	ldr	r2, [pc, #244]	; (800232c <espConnect+0x124>)
 8002236:	483b      	ldr	r0, [pc, #236]	; (8002324 <espConnect+0x11c>)
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	9300      	str	r3, [sp, #0]
 800223c:	000b      	movs	r3, r1
 800223e:	2150      	movs	r1, #80	; 0x50
 8002240:	f007 fcd2 	bl	8009be8 <sniprintf>
			passw);

	// Update User
	consoleSend("Connecting to WiFi...\n");
 8002244:	4b3a      	ldr	r3, [pc, #232]	; (8002330 <espConnect+0x128>)
 8002246:	0018      	movs	r0, r3
 8002248:	f000 faee 	bl	8002828 <consoleSend>

	// Reset UART1
	HAL_UART_AbortReceive(&huart1);
 800224c:	4b39      	ldr	r3, [pc, #228]	; (8002334 <espConnect+0x12c>)
 800224e:	0018      	movs	r0, r3
 8002250:	f005 fa2e 	bl	80076b0 <HAL_UART_AbortReceive>

	// Send commands
	HAL_UART_Transmit(&huart1, (uint8_t*) sendBuffer, strlen(sendBuffer), 10);
 8002254:	4b33      	ldr	r3, [pc, #204]	; (8002324 <espConnect+0x11c>)
 8002256:	0018      	movs	r0, r3
 8002258:	f7fd ff56 	bl	8000108 <strlen>
 800225c:	0003      	movs	r3, r0
 800225e:	b29a      	uxth	r2, r3
 8002260:	4930      	ldr	r1, [pc, #192]	; (8002324 <espConnect+0x11c>)
 8002262:	4834      	ldr	r0, [pc, #208]	; (8002334 <espConnect+0x12c>)
 8002264:	230a      	movs	r3, #10
 8002266:	f005 f8d7 	bl	8007418 <HAL_UART_Transmit>

	// Receive answer
	uartRet = HAL_UART_Receive_IT(&huart1, (uint8_t*) receiveBuffer, 200);
 800226a:	230f      	movs	r3, #15
 800226c:	18fc      	adds	r4, r7, r3
 800226e:	492e      	ldr	r1, [pc, #184]	; (8002328 <espConnect+0x120>)
 8002270:	4b30      	ldr	r3, [pc, #192]	; (8002334 <espConnect+0x12c>)
 8002272:	22c8      	movs	r2, #200	; 0xc8
 8002274:	0018      	movs	r0, r3
 8002276:	f005 f977 	bl	8007568 <HAL_UART_Receive_IT>
 800227a:	0003      	movs	r3, r0
 800227c:	7023      	strb	r3, [r4, #0]
	tickdelay = HAL_GetTick() + 5000;
 800227e:	f002 f883 	bl	8004388 <HAL_GetTick>
 8002282:	0003      	movs	r3, r0
 8002284:	4a2c      	ldr	r2, [pc, #176]	; (8002338 <espConnect+0x130>)
 8002286:	189a      	adds	r2, r3, r2
 8002288:	4b2c      	ldr	r3, [pc, #176]	; (800233c <espConnect+0x134>)
 800228a:	601a      	str	r2, [r3, #0]
	while ((strstr(receiveBuffer, "OK") == 0
 800228c:	46c0      	nop			; (mov r8, r8)
 800228e:	4a2c      	ldr	r2, [pc, #176]	; (8002340 <espConnect+0x138>)
 8002290:	4b25      	ldr	r3, [pc, #148]	; (8002328 <espConnect+0x120>)
 8002292:	0011      	movs	r1, r2
 8002294:	0018      	movs	r0, r3
 8002296:	f007 fcd9 	bl	8009c4c <strstr>
 800229a:	1e03      	subs	r3, r0, #0
 800229c:	d10e      	bne.n	80022bc <espConnect+0xb4>
			&& strstr(receiveBuffer, "ERROR") == 0)
 800229e:	4a29      	ldr	r2, [pc, #164]	; (8002344 <espConnect+0x13c>)
 80022a0:	4b21      	ldr	r3, [pc, #132]	; (8002328 <espConnect+0x120>)
 80022a2:	0011      	movs	r1, r2
 80022a4:	0018      	movs	r0, r3
 80022a6:	f007 fcd1 	bl	8009c4c <strstr>
 80022aa:	1e03      	subs	r3, r0, #0
 80022ac:	d106      	bne.n	80022bc <espConnect+0xb4>
			&& HAL_GetTick() <= tickdelay)
 80022ae:	f002 f86b 	bl	8004388 <HAL_GetTick>
 80022b2:	0002      	movs	r2, r0
 80022b4:	4b21      	ldr	r3, [pc, #132]	; (800233c <espConnect+0x134>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d9e8      	bls.n	800228e <espConnect+0x86>
		;		// Hold for read

	// Check answer
	if (uartRet != HAL_ERROR) {
 80022bc:	230f      	movs	r3, #15
 80022be:	18fb      	adds	r3, r7, r3
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d029      	beq.n	800231a <espConnect+0x112>
		if (strstr(receiveBuffer, "OK")) {
 80022c6:	4a1e      	ldr	r2, [pc, #120]	; (8002340 <espConnect+0x138>)
 80022c8:	4b17      	ldr	r3, [pc, #92]	; (8002328 <espConnect+0x120>)
 80022ca:	0011      	movs	r1, r2
 80022cc:	0018      	movs	r0, r3
 80022ce:	f007 fcbd 	bl	8009c4c <strstr>
 80022d2:	1e03      	subs	r3, r0, #0
 80022d4:	d005      	beq.n	80022e2 <espConnect+0xda>
			// Update User
			consoleSend("Connected to WiFi\n");
 80022d6:	4b1c      	ldr	r3, [pc, #112]	; (8002348 <espConnect+0x140>)
 80022d8:	0018      	movs	r0, r3
 80022da:	f000 faa5 	bl	8002828 <consoleSend>
			return true;
 80022de:	2301      	movs	r3, #1
 80022e0:	e01c      	b.n	800231c <espConnect+0x114>
		} else if (strstr(receiveBuffer, "FAIL")) {
 80022e2:	4a1a      	ldr	r2, [pc, #104]	; (800234c <espConnect+0x144>)
 80022e4:	4b10      	ldr	r3, [pc, #64]	; (8002328 <espConnect+0x120>)
 80022e6:	0011      	movs	r1, r2
 80022e8:	0018      	movs	r0, r3
 80022ea:	f007 fcaf 	bl	8009c4c <strstr>
 80022ee:	1e03      	subs	r3, r0, #0
 80022f0:	d005      	beq.n	80022fe <espConnect+0xf6>
			// Update User
			consoleSend("Failed to connect\n");
 80022f2:	4b17      	ldr	r3, [pc, #92]	; (8002350 <espConnect+0x148>)
 80022f4:	0018      	movs	r0, r3
 80022f6:	f000 fa97 	bl	8002828 <consoleSend>
			return false;
 80022fa:	2300      	movs	r3, #0
 80022fc:	e00e      	b.n	800231c <espConnect+0x114>
		} else if (strstr(receiveBuffer, "ERR")) {
 80022fe:	4a15      	ldr	r2, [pc, #84]	; (8002354 <espConnect+0x14c>)
 8002300:	4b09      	ldr	r3, [pc, #36]	; (8002328 <espConnect+0x120>)
 8002302:	0011      	movs	r1, r2
 8002304:	0018      	movs	r0, r3
 8002306:	f007 fca1 	bl	8009c4c <strstr>
 800230a:	1e03      	subs	r3, r0, #0
 800230c:	d005      	beq.n	800231a <espConnect+0x112>
			// Update User
			consoleSend("Error connecting to WiFi\n");
 800230e:	4b12      	ldr	r3, [pc, #72]	; (8002358 <espConnect+0x150>)
 8002310:	0018      	movs	r0, r3
 8002312:	f000 fa89 	bl	8002828 <consoleSend>
			return false;
 8002316:	2300      	movs	r3, #0
 8002318:	e000      	b.n	800231c <espConnect+0x114>
		}
	}

	return false;
 800231a:	2300      	movs	r3, #0
}
 800231c:	0018      	movs	r0, r3
 800231e:	46bd      	mov	sp, r7
 8002320:	b005      	add	sp, #20
 8002322:	bd90      	pop	{r4, r7, pc}
 8002324:	20000200 	.word	0x20000200
 8002328:	20001474 	.word	0x20001474
 800232c:	0800b528 	.word	0x0800b528
 8002330:	0800b540 	.word	0x0800b540
 8002334:	20001334 	.word	0x20001334
 8002338:	00001388 	.word	0x00001388
 800233c:	200001fc 	.word	0x200001fc
 8002340:	0800b558 	.word	0x0800b558
 8002344:	0800b55c 	.word	0x0800b55c
 8002348:	0800b564 	.word	0x0800b564
 800234c:	0800b578 	.word	0x0800b578
 8002350:	0800b580 	.word	0x0800b580
 8002354:	0800b594 	.word	0x0800b594
 8002358:	0800b598 	.word	0x0800b598

0800235c <tcpConnect>:
 * Connect to the TCP webserver using the IP address of the server and the port
 * @param  address: Webserver IP address
 * @param  port: Webserver port
 * @retval bool: Connected or not connected
 */
bool tcpConnect(char *address, char *port) {
 800235c:	b590      	push	{r4, r7, lr}
 800235e:	b087      	sub	sp, #28
 8002360:	af02      	add	r7, sp, #8
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	6039      	str	r1, [r7, #0]
	// Variables
	static char sendBuffer[50];
	memcpy(sendBuffer, "", sizeof(sendBuffer));
 8002366:	4b4c      	ldr	r3, [pc, #304]	; (8002498 <tcpConnect+0x13c>)
 8002368:	2200      	movs	r2, #0
 800236a:	601a      	str	r2, [r3, #0]
 800236c:	3304      	adds	r3, #4
 800236e:	222e      	movs	r2, #46	; 0x2e
 8002370:	2100      	movs	r1, #0
 8002372:	0018      	movs	r0, r3
 8002374:	f006 ffd1 	bl	800931a <memset>
	clearChar(receiveBuffer, sizeof(receiveBuffer));
 8002378:	4b48      	ldr	r3, [pc, #288]	; (800249c <tcpConnect+0x140>)
 800237a:	21c8      	movs	r1, #200	; 0xc8
 800237c:	0018      	movs	r0, r3
 800237e:	f000 fa69 	bl	8002854 <clearChar>
	hostIP = address;
 8002382:	4b47      	ldr	r3, [pc, #284]	; (80024a0 <tcpConnect+0x144>)
 8002384:	687a      	ldr	r2, [r7, #4]
 8002386:	601a      	str	r2, [r3, #0]

	HAL_StatusTypeDef uartRet;

	// Create commands
	snprintf(sendBuffer, sizeof(sendBuffer),
 8002388:	6879      	ldr	r1, [r7, #4]
 800238a:	4a46      	ldr	r2, [pc, #280]	; (80024a4 <tcpConnect+0x148>)
 800238c:	4842      	ldr	r0, [pc, #264]	; (8002498 <tcpConnect+0x13c>)
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	9300      	str	r3, [sp, #0]
 8002392:	000b      	movs	r3, r1
 8002394:	2132      	movs	r1, #50	; 0x32
 8002396:	f007 fc27 	bl	8009be8 <sniprintf>
			"AT+CIPSTART=\"TCP\",\"%s\",%s\r\n", address, port);

	// Update User
	consoleSend("Connecting to TCP server...\n");
 800239a:	4b43      	ldr	r3, [pc, #268]	; (80024a8 <tcpConnect+0x14c>)
 800239c:	0018      	movs	r0, r3
 800239e:	f000 fa43 	bl	8002828 <consoleSend>

	// Reset UART1
	HAL_UART_AbortReceive(&huart1);
 80023a2:	4b42      	ldr	r3, [pc, #264]	; (80024ac <tcpConnect+0x150>)
 80023a4:	0018      	movs	r0, r3
 80023a6:	f005 f983 	bl	80076b0 <HAL_UART_AbortReceive>

	// Send commands
	HAL_UART_Transmit(&huart1, (uint8_t*) sendBuffer, strlen(sendBuffer), 10);
 80023aa:	4b3b      	ldr	r3, [pc, #236]	; (8002498 <tcpConnect+0x13c>)
 80023ac:	0018      	movs	r0, r3
 80023ae:	f7fd feab 	bl	8000108 <strlen>
 80023b2:	0003      	movs	r3, r0
 80023b4:	b29a      	uxth	r2, r3
 80023b6:	4938      	ldr	r1, [pc, #224]	; (8002498 <tcpConnect+0x13c>)
 80023b8:	483c      	ldr	r0, [pc, #240]	; (80024ac <tcpConnect+0x150>)
 80023ba:	230a      	movs	r3, #10
 80023bc:	f005 f82c 	bl	8007418 <HAL_UART_Transmit>

	// Receive answer
	uartRet = HAL_UART_Receive_IT(&huart1, (uint8_t*) receiveBuffer, 200);
 80023c0:	230f      	movs	r3, #15
 80023c2:	18fc      	adds	r4, r7, r3
 80023c4:	4935      	ldr	r1, [pc, #212]	; (800249c <tcpConnect+0x140>)
 80023c6:	4b39      	ldr	r3, [pc, #228]	; (80024ac <tcpConnect+0x150>)
 80023c8:	22c8      	movs	r2, #200	; 0xc8
 80023ca:	0018      	movs	r0, r3
 80023cc:	f005 f8cc 	bl	8007568 <HAL_UART_Receive_IT>
 80023d0:	0003      	movs	r3, r0
 80023d2:	7023      	strb	r3, [r4, #0]
	tickdelay = HAL_GetTick() + 5000;
 80023d4:	f001 ffd8 	bl	8004388 <HAL_GetTick>
 80023d8:	0003      	movs	r3, r0
 80023da:	4a35      	ldr	r2, [pc, #212]	; (80024b0 <tcpConnect+0x154>)
 80023dc:	189a      	adds	r2, r3, r2
 80023de:	4b35      	ldr	r3, [pc, #212]	; (80024b4 <tcpConnect+0x158>)
 80023e0:	601a      	str	r2, [r3, #0]
	while ((strstr(receiveBuffer, "OK") == 0
 80023e2:	46c0      	nop			; (mov r8, r8)
 80023e4:	4a34      	ldr	r2, [pc, #208]	; (80024b8 <tcpConnect+0x15c>)
 80023e6:	4b2d      	ldr	r3, [pc, #180]	; (800249c <tcpConnect+0x140>)
 80023e8:	0011      	movs	r1, r2
 80023ea:	0018      	movs	r0, r3
 80023ec:	f007 fc2e 	bl	8009c4c <strstr>
 80023f0:	1e03      	subs	r3, r0, #0
 80023f2:	d10e      	bne.n	8002412 <tcpConnect+0xb6>
			&& strstr(receiveBuffer, "ERROR") == 0)
 80023f4:	4a31      	ldr	r2, [pc, #196]	; (80024bc <tcpConnect+0x160>)
 80023f6:	4b29      	ldr	r3, [pc, #164]	; (800249c <tcpConnect+0x140>)
 80023f8:	0011      	movs	r1, r2
 80023fa:	0018      	movs	r0, r3
 80023fc:	f007 fc26 	bl	8009c4c <strstr>
 8002400:	1e03      	subs	r3, r0, #0
 8002402:	d106      	bne.n	8002412 <tcpConnect+0xb6>
			&& HAL_GetTick() <= tickdelay)
 8002404:	f001 ffc0 	bl	8004388 <HAL_GetTick>
 8002408:	0002      	movs	r2, r0
 800240a:	4b2a      	ldr	r3, [pc, #168]	; (80024b4 <tcpConnect+0x158>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	429a      	cmp	r2, r3
 8002410:	d9e8      	bls.n	80023e4 <tcpConnect+0x88>
		;		// Hold for read

	// Check answer
	if (uartRet != HAL_ERROR) {
 8002412:	230f      	movs	r3, #15
 8002414:	18fb      	adds	r3, r7, r3
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	2b01      	cmp	r3, #1
 800241a:	d037      	beq.n	800248c <tcpConnect+0x130>
		if (strstr(receiveBuffer, "busy")) {
 800241c:	4a28      	ldr	r2, [pc, #160]	; (80024c0 <tcpConnect+0x164>)
 800241e:	4b1f      	ldr	r3, [pc, #124]	; (800249c <tcpConnect+0x140>)
 8002420:	0011      	movs	r1, r2
 8002422:	0018      	movs	r0, r3
 8002424:	f007 fc12 	bl	8009c4c <strstr>
 8002428:	1e03      	subs	r3, r0, #0
 800242a:	d005      	beq.n	8002438 <tcpConnect+0xdc>
			// Update User
			consoleSend("Error connecting to TCP server Busy...\n");
 800242c:	4b25      	ldr	r3, [pc, #148]	; (80024c4 <tcpConnect+0x168>)
 800242e:	0018      	movs	r0, r3
 8002430:	f000 f9fa 	bl	8002828 <consoleSend>
			return false;
 8002434:	2300      	movs	r3, #0
 8002436:	e02a      	b.n	800248e <tcpConnect+0x132>
		} else if (strstr(receiveBuffer, "ALREADY CONN")) {
 8002438:	4a23      	ldr	r2, [pc, #140]	; (80024c8 <tcpConnect+0x16c>)
 800243a:	4b18      	ldr	r3, [pc, #96]	; (800249c <tcpConnect+0x140>)
 800243c:	0011      	movs	r1, r2
 800243e:	0018      	movs	r0, r3
 8002440:	f007 fc04 	bl	8009c4c <strstr>
 8002444:	1e03      	subs	r3, r0, #0
 8002446:	d005      	beq.n	8002454 <tcpConnect+0xf8>
			// Update User
			consoleSend("Already connected to TCP Server\n");
 8002448:	4b20      	ldr	r3, [pc, #128]	; (80024cc <tcpConnect+0x170>)
 800244a:	0018      	movs	r0, r3
 800244c:	f000 f9ec 	bl	8002828 <consoleSend>
			return true;
 8002450:	2301      	movs	r3, #1
 8002452:	e01c      	b.n	800248e <tcpConnect+0x132>
		} else if (strstr(receiveBuffer, "ERR")) {
 8002454:	4a1e      	ldr	r2, [pc, #120]	; (80024d0 <tcpConnect+0x174>)
 8002456:	4b11      	ldr	r3, [pc, #68]	; (800249c <tcpConnect+0x140>)
 8002458:	0011      	movs	r1, r2
 800245a:	0018      	movs	r0, r3
 800245c:	f007 fbf6 	bl	8009c4c <strstr>
 8002460:	1e03      	subs	r3, r0, #0
 8002462:	d005      	beq.n	8002470 <tcpConnect+0x114>
			// Update User
			consoleSend("Error connecting to TCP server\n");
 8002464:	4b1b      	ldr	r3, [pc, #108]	; (80024d4 <tcpConnect+0x178>)
 8002466:	0018      	movs	r0, r3
 8002468:	f000 f9de 	bl	8002828 <consoleSend>
			return false;
 800246c:	2300      	movs	r3, #0
 800246e:	e00e      	b.n	800248e <tcpConnect+0x132>
		} else if (strstr(receiveBuffer, "OK")) {
 8002470:	4a11      	ldr	r2, [pc, #68]	; (80024b8 <tcpConnect+0x15c>)
 8002472:	4b0a      	ldr	r3, [pc, #40]	; (800249c <tcpConnect+0x140>)
 8002474:	0011      	movs	r1, r2
 8002476:	0018      	movs	r0, r3
 8002478:	f007 fbe8 	bl	8009c4c <strstr>
 800247c:	1e03      	subs	r3, r0, #0
 800247e:	d005      	beq.n	800248c <tcpConnect+0x130>
			// Update User
			consoleSend("Connected to TCP Server\n");
 8002480:	4b15      	ldr	r3, [pc, #84]	; (80024d8 <tcpConnect+0x17c>)
 8002482:	0018      	movs	r0, r3
 8002484:	f000 f9d0 	bl	8002828 <consoleSend>
			return true;
 8002488:	2301      	movs	r3, #1
 800248a:	e000      	b.n	800248e <tcpConnect+0x132>
		}
	}

	return false;
 800248c:	2300      	movs	r3, #0
}
 800248e:	0018      	movs	r0, r3
 8002490:	46bd      	mov	sp, r7
 8002492:	b005      	add	sp, #20
 8002494:	bd90      	pop	{r4, r7, pc}
 8002496:	46c0      	nop			; (mov r8, r8)
 8002498:	20000250 	.word	0x20000250
 800249c:	20001474 	.word	0x20001474
 80024a0:	20000000 	.word	0x20000000
 80024a4:	0800b5b4 	.word	0x0800b5b4
 80024a8:	0800b5d0 	.word	0x0800b5d0
 80024ac:	20001334 	.word	0x20001334
 80024b0:	00001388 	.word	0x00001388
 80024b4:	200001fc 	.word	0x200001fc
 80024b8:	0800b558 	.word	0x0800b558
 80024bc:	0800b55c 	.word	0x0800b55c
 80024c0:	0800b5f0 	.word	0x0800b5f0
 80024c4:	0800b5f8 	.word	0x0800b5f8
 80024c8:	0800b620 	.word	0x0800b620
 80024cc:	0800b630 	.word	0x0800b630
 80024d0:	0800b594 	.word	0x0800b594
 80024d4:	0800b654 	.word	0x0800b654
 80024d8:	0800b674 	.word	0x0800b674

080024dc <tcpSend>:
 * @param  pressure: Pressure value
 * @param  lux: Light level
 * @param  missedCyl: Minutes data could not be stored on the database
 * @retval bool: Data send successfully or not successfully
 */
bool tcpSend(float temp, float humid, float pressure, float lux, int missedCyl) {
 80024dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024de:	46c6      	mov	lr, r8
 80024e0:	b500      	push	{lr}
 80024e2:	b0ac      	sub	sp, #176	; 0xb0
 80024e4:	af0a      	add	r7, sp, #40	; 0x28
 80024e6:	6278      	str	r0, [r7, #36]	; 0x24
 80024e8:	6239      	str	r1, [r7, #32]
 80024ea:	61fa      	str	r2, [r7, #28]
 80024ec:	61bb      	str	r3, [r7, #24]
	// Variables
	static char sendBuffer[20];
	memcpy(sendBuffer, "", sizeof(sendBuffer));
 80024ee:	4bbc      	ldr	r3, [pc, #752]	; (80027e0 <tcpSend+0x304>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	601a      	str	r2, [r3, #0]
 80024f4:	3304      	adds	r3, #4
 80024f6:	2210      	movs	r2, #16
 80024f8:	2100      	movs	r1, #0
 80024fa:	0018      	movs	r0, r3
 80024fc:	f006 ff0d 	bl	800931a <memset>
	clearChar(receiveBuffer, sizeof(receiveBuffer));
 8002500:	4bb8      	ldr	r3, [pc, #736]	; (80027e4 <tcpSend+0x308>)
 8002502:	21c8      	movs	r1, #200	; 0xc8
 8002504:	0018      	movs	r0, r3
 8002506:	f000 f9a5 	bl	8002854 <clearChar>

	HAL_StatusTypeDef uartRet;

	static char dataOut[100];									// Data for post
	int dataLength = 0;
 800250a:	2300      	movs	r3, #0
 800250c:	2284      	movs	r2, #132	; 0x84
 800250e:	18ba      	adds	r2, r7, r2
 8002510:	6013      	str	r3, [r2, #0]

	const char headerOut[] = "POST /weerstationPost.php HTTP/1.1\r\n";// Post header
 8002512:	2544      	movs	r5, #68	; 0x44
 8002514:	2410      	movs	r4, #16
 8002516:	2308      	movs	r3, #8
 8002518:	18fb      	adds	r3, r7, r3
 800251a:	191a      	adds	r2, r3, r4
 800251c:	1953      	adds	r3, r2, r5
 800251e:	4ab2      	ldr	r2, [pc, #712]	; (80027e8 <tcpSend+0x30c>)
 8002520:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002522:	c313      	stmia	r3!, {r0, r1, r4}
 8002524:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002526:	c313      	stmia	r3!, {r0, r1, r4}
 8002528:	ca13      	ldmia	r2!, {r0, r1, r4}
 800252a:	c313      	stmia	r3!, {r0, r1, r4}
 800252c:	7812      	ldrb	r2, [r2, #0]
 800252e:	701a      	strb	r2, [r3, #0]
	static char hostOut[30];								// Host IP for post
	const char contentOut[] =
 8002530:	2610      	movs	r6, #16
 8002532:	2410      	movs	r4, #16
 8002534:	2308      	movs	r3, #8
 8002536:	18fb      	adds	r3, r7, r3
 8002538:	191a      	adds	r2, r3, r4
 800253a:	1992      	adds	r2, r2, r6
 800253c:	4bab      	ldr	r3, [pc, #684]	; (80027ec <tcpSend+0x310>)
 800253e:	0010      	movs	r0, r2
 8002540:	0019      	movs	r1, r3
 8002542:	2332      	movs	r3, #50	; 0x32
 8002544:	001a      	movs	r2, r3
 8002546:	f006 fedf 	bl	8009308 <memcpy>
			"Content-Type: application/x-www-form-urlencoded\r\n";// Content Type for post
	static char dataLenOut[30] = "";			// Length of dataOut for post

	// Create commands
	memcpy(dataOut, "", sizeof(dataOut));
 800254a:	4ba9      	ldr	r3, [pc, #676]	; (80027f0 <tcpSend+0x314>)
 800254c:	2200      	movs	r2, #0
 800254e:	601a      	str	r2, [r3, #0]
 8002550:	3304      	adds	r3, #4
 8002552:	2260      	movs	r2, #96	; 0x60
 8002554:	2100      	movs	r1, #0
 8002556:	0018      	movs	r0, r3
 8002558:	f006 fedf 	bl	800931a <memset>
	snprintf(dataOut, sizeof(dataOut),
 800255c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800255e:	f7ff fd37 	bl	8001fd0 <__aeabi_f2d>
 8002562:	0004      	movs	r4, r0
 8002564:	000d      	movs	r5, r1
 8002566:	6a38      	ldr	r0, [r7, #32]
 8002568:	f7ff fd32 	bl	8001fd0 <__aeabi_f2d>
 800256c:	6138      	str	r0, [r7, #16]
 800256e:	6179      	str	r1, [r7, #20]
 8002570:	69f8      	ldr	r0, [r7, #28]
 8002572:	f7ff fd2d 	bl	8001fd0 <__aeabi_f2d>
 8002576:	60b8      	str	r0, [r7, #8]
 8002578:	60f9      	str	r1, [r7, #12]
 800257a:	69b8      	ldr	r0, [r7, #24]
 800257c:	f7ff fd28 	bl	8001fd0 <__aeabi_f2d>
 8002580:	6038      	str	r0, [r7, #0]
 8002582:	6079      	str	r1, [r7, #4]
 8002584:	4e9b      	ldr	r6, [pc, #620]	; (80027f4 <tcpSend+0x318>)
 8002586:	489a      	ldr	r0, [pc, #616]	; (80027f0 <tcpSend+0x314>)
 8002588:	2188      	movs	r1, #136	; 0x88
 800258a:	2210      	movs	r2, #16
 800258c:	4694      	mov	ip, r2
 800258e:	2308      	movs	r3, #8
 8002590:	4698      	mov	r8, r3
 8002592:	44b8      	add	r8, r7
 8002594:	44c4      	add	ip, r8
 8002596:	4461      	add	r1, ip
 8002598:	6809      	ldr	r1, [r1, #0]
 800259a:	9108      	str	r1, [sp, #32]
 800259c:	683a      	ldr	r2, [r7, #0]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	9206      	str	r2, [sp, #24]
 80025a2:	9307      	str	r3, [sp, #28]
 80025a4:	68ba      	ldr	r2, [r7, #8]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	9204      	str	r2, [sp, #16]
 80025aa:	9305      	str	r3, [sp, #20]
 80025ac:	693a      	ldr	r2, [r7, #16]
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	9202      	str	r2, [sp, #8]
 80025b2:	9303      	str	r3, [sp, #12]
 80025b4:	9400      	str	r4, [sp, #0]
 80025b6:	9501      	str	r5, [sp, #4]
 80025b8:	0032      	movs	r2, r6
 80025ba:	2164      	movs	r1, #100	; 0x64
 80025bc:	f007 fb14 	bl	8009be8 <sniprintf>
			"api_key=tPmAT5Ab3j7F9&temp=%0.2f&humid=%0.2f&pressure=%0.2f&lux=%0.2f&date=%d",
			temp, humid, pressure, lux, missedCyl);	// Set data

	memcpy(hostOut, "", sizeof(hostOut));
 80025c0:	4b8d      	ldr	r3, [pc, #564]	; (80027f8 <tcpSend+0x31c>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	601a      	str	r2, [r3, #0]
 80025c6:	3304      	adds	r3, #4
 80025c8:	221a      	movs	r2, #26
 80025ca:	2100      	movs	r1, #0
 80025cc:	0018      	movs	r0, r3
 80025ce:	f006 fea4 	bl	800931a <memset>
	snprintf(hostOut, sizeof(hostOut), "Host: %s\r\n", hostIP);	// Set Host IP
 80025d2:	4b8a      	ldr	r3, [pc, #552]	; (80027fc <tcpSend+0x320>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a8a      	ldr	r2, [pc, #552]	; (8002800 <tcpSend+0x324>)
 80025d8:	4887      	ldr	r0, [pc, #540]	; (80027f8 <tcpSend+0x31c>)
 80025da:	211e      	movs	r1, #30
 80025dc:	f007 fb04 	bl	8009be8 <sniprintf>

	memcpy(dataLenOut, "", sizeof(dataLenOut));
 80025e0:	4b88      	ldr	r3, [pc, #544]	; (8002804 <tcpSend+0x328>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	601a      	str	r2, [r3, #0]
 80025e6:	3304      	adds	r3, #4
 80025e8:	221a      	movs	r2, #26
 80025ea:	2100      	movs	r1, #0
 80025ec:	0018      	movs	r0, r3
 80025ee:	f006 fe94 	bl	800931a <memset>
	snprintf(dataLenOut, sizeof(dataLenOut), "Content-Length: %d\r\n\r\n",
 80025f2:	4b7f      	ldr	r3, [pc, #508]	; (80027f0 <tcpSend+0x314>)
 80025f4:	0018      	movs	r0, r3
 80025f6:	f7fd fd87 	bl	8000108 <strlen>
 80025fa:	0003      	movs	r3, r0
 80025fc:	4a82      	ldr	r2, [pc, #520]	; (8002808 <tcpSend+0x32c>)
 80025fe:	4881      	ldr	r0, [pc, #516]	; (8002804 <tcpSend+0x328>)
 8002600:	211e      	movs	r1, #30
 8002602:	f007 faf1 	bl	8009be8 <sniprintf>
			strlen(dataOut));	// Get data length

	strcat(dataOut, "\r\n");										// Add Tale
 8002606:	4b7a      	ldr	r3, [pc, #488]	; (80027f0 <tcpSend+0x314>)
 8002608:	0018      	movs	r0, r3
 800260a:	f7fd fd7d 	bl	8000108 <strlen>
 800260e:	0003      	movs	r3, r0
 8002610:	001a      	movs	r2, r3
 8002612:	4b77      	ldr	r3, [pc, #476]	; (80027f0 <tcpSend+0x314>)
 8002614:	18d2      	adds	r2, r2, r3
 8002616:	4b7d      	ldr	r3, [pc, #500]	; (800280c <tcpSend+0x330>)
 8002618:	0010      	movs	r0, r2
 800261a:	0019      	movs	r1, r3
 800261c:	2303      	movs	r3, #3
 800261e:	001a      	movs	r2, r3
 8002620:	f006 fe72 	bl	8009308 <memcpy>

	dataLength = strlen(headerOut) + strlen(hostOut) + strlen(contentOut)
 8002624:	2544      	movs	r5, #68	; 0x44
 8002626:	2410      	movs	r4, #16
 8002628:	2308      	movs	r3, #8
 800262a:	18fb      	adds	r3, r7, r3
 800262c:	191a      	adds	r2, r3, r4
 800262e:	1953      	adds	r3, r2, r5
 8002630:	0018      	movs	r0, r3
 8002632:	f7fd fd69 	bl	8000108 <strlen>
 8002636:	0004      	movs	r4, r0
 8002638:	4b6f      	ldr	r3, [pc, #444]	; (80027f8 <tcpSend+0x31c>)
 800263a:	0018      	movs	r0, r3
 800263c:	f7fd fd64 	bl	8000108 <strlen>
 8002640:	0003      	movs	r3, r0
 8002642:	18e4      	adds	r4, r4, r3
 8002644:	2610      	movs	r6, #16
 8002646:	2310      	movs	r3, #16
 8002648:	2208      	movs	r2, #8
 800264a:	18ba      	adds	r2, r7, r2
 800264c:	18d2      	adds	r2, r2, r3
 800264e:	1993      	adds	r3, r2, r6
 8002650:	0018      	movs	r0, r3
 8002652:	f7fd fd59 	bl	8000108 <strlen>
 8002656:	0003      	movs	r3, r0
 8002658:	18e4      	adds	r4, r4, r3
			+ strlen(dataLenOut) + strlen(dataOut);
 800265a:	4b6a      	ldr	r3, [pc, #424]	; (8002804 <tcpSend+0x328>)
 800265c:	0018      	movs	r0, r3
 800265e:	f7fd fd53 	bl	8000108 <strlen>
 8002662:	0003      	movs	r3, r0
 8002664:	18e4      	adds	r4, r4, r3
 8002666:	4b62      	ldr	r3, [pc, #392]	; (80027f0 <tcpSend+0x314>)
 8002668:	0018      	movs	r0, r3
 800266a:	f7fd fd4d 	bl	8000108 <strlen>
 800266e:	0003      	movs	r3, r0
 8002670:	18e3      	adds	r3, r4, r3
	dataLength = strlen(headerOut) + strlen(hostOut) + strlen(contentOut)
 8002672:	2284      	movs	r2, #132	; 0x84
 8002674:	18ba      	adds	r2, r7, r2
 8002676:	6013      	str	r3, [r2, #0]

	snprintf(sendBuffer, sizeof(sendBuffer), "AT+CIPSEND=%d\r\n", dataLength);
 8002678:	2384      	movs	r3, #132	; 0x84
 800267a:	18fb      	adds	r3, r7, r3
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a64      	ldr	r2, [pc, #400]	; (8002810 <tcpSend+0x334>)
 8002680:	4857      	ldr	r0, [pc, #348]	; (80027e0 <tcpSend+0x304>)
 8002682:	2114      	movs	r1, #20
 8002684:	f007 fab0 	bl	8009be8 <sniprintf>

	// Update User
	//consoleSend("Sending HTTP Post...\n");

	// Send commands
	HAL_UART_Transmit(&huart1, (uint8_t*) sendBuffer, strlen(sendBuffer), 10);// Send start command
 8002688:	4b55      	ldr	r3, [pc, #340]	; (80027e0 <tcpSend+0x304>)
 800268a:	0018      	movs	r0, r3
 800268c:	f7fd fd3c 	bl	8000108 <strlen>
 8002690:	0003      	movs	r3, r0
 8002692:	b29a      	uxth	r2, r3
 8002694:	4952      	ldr	r1, [pc, #328]	; (80027e0 <tcpSend+0x304>)
 8002696:	485f      	ldr	r0, [pc, #380]	; (8002814 <tcpSend+0x338>)
 8002698:	230a      	movs	r3, #10
 800269a:	f004 febd 	bl	8007418 <HAL_UART_Transmit>
	HAL_Delay(2);
 800269e:	2002      	movs	r0, #2
 80026a0:	f001 fe7c 	bl	800439c <HAL_Delay>

	HAL_UART_Transmit(&huart1, (uint8_t*) headerOut, strlen(headerOut), 10);
 80026a4:	2410      	movs	r4, #16
 80026a6:	2308      	movs	r3, #8
 80026a8:	18fb      	adds	r3, r7, r3
 80026aa:	191b      	adds	r3, r3, r4
 80026ac:	195b      	adds	r3, r3, r5
 80026ae:	0018      	movs	r0, r3
 80026b0:	f7fd fd2a 	bl	8000108 <strlen>
 80026b4:	0003      	movs	r3, r0
 80026b6:	b29a      	uxth	r2, r3
 80026b8:	2308      	movs	r3, #8
 80026ba:	18fb      	adds	r3, r7, r3
 80026bc:	191b      	adds	r3, r3, r4
 80026be:	1959      	adds	r1, r3, r5
 80026c0:	4854      	ldr	r0, [pc, #336]	; (8002814 <tcpSend+0x338>)
 80026c2:	230a      	movs	r3, #10
 80026c4:	f004 fea8 	bl	8007418 <HAL_UART_Transmit>
	HAL_Delay(2);
 80026c8:	2002      	movs	r0, #2
 80026ca:	f001 fe67 	bl	800439c <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t*) hostOut, strlen(hostOut), 10);
 80026ce:	4b4a      	ldr	r3, [pc, #296]	; (80027f8 <tcpSend+0x31c>)
 80026d0:	0018      	movs	r0, r3
 80026d2:	f7fd fd19 	bl	8000108 <strlen>
 80026d6:	0003      	movs	r3, r0
 80026d8:	b29a      	uxth	r2, r3
 80026da:	4947      	ldr	r1, [pc, #284]	; (80027f8 <tcpSend+0x31c>)
 80026dc:	484d      	ldr	r0, [pc, #308]	; (8002814 <tcpSend+0x338>)
 80026de:	230a      	movs	r3, #10
 80026e0:	f004 fe9a 	bl	8007418 <HAL_UART_Transmit>
	HAL_Delay(2);
 80026e4:	2002      	movs	r0, #2
 80026e6:	f001 fe59 	bl	800439c <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t*) contentOut, strlen(contentOut), 10);
 80026ea:	2308      	movs	r3, #8
 80026ec:	18fb      	adds	r3, r7, r3
 80026ee:	191b      	adds	r3, r3, r4
 80026f0:	199b      	adds	r3, r3, r6
 80026f2:	0018      	movs	r0, r3
 80026f4:	f7fd fd08 	bl	8000108 <strlen>
 80026f8:	0003      	movs	r3, r0
 80026fa:	b29a      	uxth	r2, r3
 80026fc:	2308      	movs	r3, #8
 80026fe:	18fb      	adds	r3, r7, r3
 8002700:	191b      	adds	r3, r3, r4
 8002702:	1999      	adds	r1, r3, r6
 8002704:	4843      	ldr	r0, [pc, #268]	; (8002814 <tcpSend+0x338>)
 8002706:	230a      	movs	r3, #10
 8002708:	f004 fe86 	bl	8007418 <HAL_UART_Transmit>
	HAL_Delay(2);
 800270c:	2002      	movs	r0, #2
 800270e:	f001 fe45 	bl	800439c <HAL_Delay>
	HAL_UART_Transmit(&huart1, (uint8_t*) dataLenOut, strlen(dataLenOut), 10);
 8002712:	4b3c      	ldr	r3, [pc, #240]	; (8002804 <tcpSend+0x328>)
 8002714:	0018      	movs	r0, r3
 8002716:	f7fd fcf7 	bl	8000108 <strlen>
 800271a:	0003      	movs	r3, r0
 800271c:	b29a      	uxth	r2, r3
 800271e:	4939      	ldr	r1, [pc, #228]	; (8002804 <tcpSend+0x328>)
 8002720:	483c      	ldr	r0, [pc, #240]	; (8002814 <tcpSend+0x338>)
 8002722:	230a      	movs	r3, #10
 8002724:	f004 fe78 	bl	8007418 <HAL_UART_Transmit>
	HAL_Delay(2);
 8002728:	2002      	movs	r0, #2
 800272a:	f001 fe37 	bl	800439c <HAL_Delay>

	// Reset UART1
	HAL_UART_AbortReceive(&huart1);
 800272e:	4b39      	ldr	r3, [pc, #228]	; (8002814 <tcpSend+0x338>)
 8002730:	0018      	movs	r0, r3
 8002732:	f004 ffbd 	bl	80076b0 <HAL_UART_AbortReceive>

	// Last Send
	HAL_UART_Transmit(&huart1, (uint8_t*) dataOut, strlen(dataOut), 10);
 8002736:	4b2e      	ldr	r3, [pc, #184]	; (80027f0 <tcpSend+0x314>)
 8002738:	0018      	movs	r0, r3
 800273a:	f7fd fce5 	bl	8000108 <strlen>
 800273e:	0003      	movs	r3, r0
 8002740:	b29a      	uxth	r2, r3
 8002742:	492b      	ldr	r1, [pc, #172]	; (80027f0 <tcpSend+0x314>)
 8002744:	4833      	ldr	r0, [pc, #204]	; (8002814 <tcpSend+0x338>)
 8002746:	230a      	movs	r3, #10
 8002748:	f004 fe66 	bl	8007418 <HAL_UART_Transmit>

	// Receive answer
	uartRet = HAL_UART_Receive_IT(&huart1, (uint8_t*) receiveBuffer, 200);
 800274c:	236b      	movs	r3, #107	; 0x6b
 800274e:	2208      	movs	r2, #8
 8002750:	18ba      	adds	r2, r7, r2
 8002752:	1912      	adds	r2, r2, r4
 8002754:	18d4      	adds	r4, r2, r3
 8002756:	4923      	ldr	r1, [pc, #140]	; (80027e4 <tcpSend+0x308>)
 8002758:	4b2e      	ldr	r3, [pc, #184]	; (8002814 <tcpSend+0x338>)
 800275a:	22c8      	movs	r2, #200	; 0xc8
 800275c:	0018      	movs	r0, r3
 800275e:	f004 ff03 	bl	8007568 <HAL_UART_Receive_IT>
 8002762:	0003      	movs	r3, r0
 8002764:	7023      	strb	r3, [r4, #0]
	tickdelay = HAL_GetTick()+200 ;
 8002766:	f001 fe0f 	bl	8004388 <HAL_GetTick>
 800276a:	0003      	movs	r3, r0
 800276c:	33c8      	adds	r3, #200	; 0xc8
 800276e:	001a      	movs	r2, r3
 8002770:	4b29      	ldr	r3, [pc, #164]	; (8002818 <tcpSend+0x33c>)
 8002772:	601a      	str	r2, [r3, #0]
	while (strstr(receiveBuffer, "200 OK") == 0 && HAL_GetTick() <= tickdelay)
 8002774:	46c0      	nop			; (mov r8, r8)
 8002776:	4a29      	ldr	r2, [pc, #164]	; (800281c <tcpSend+0x340>)
 8002778:	4b1a      	ldr	r3, [pc, #104]	; (80027e4 <tcpSend+0x308>)
 800277a:	0011      	movs	r1, r2
 800277c:	0018      	movs	r0, r3
 800277e:	f007 fa65 	bl	8009c4c <strstr>
 8002782:	1e03      	subs	r3, r0, #0
 8002784:	d106      	bne.n	8002794 <tcpSend+0x2b8>
 8002786:	f001 fdff 	bl	8004388 <HAL_GetTick>
 800278a:	0002      	movs	r2, r0
 800278c:	4b22      	ldr	r3, [pc, #136]	; (8002818 <tcpSend+0x33c>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	429a      	cmp	r2, r3
 8002792:	d9f0      	bls.n	8002776 <tcpSend+0x29a>
		;		// Hold for read

	// Check answer
	if (uartRet != HAL_ERROR) {
 8002794:	236b      	movs	r3, #107	; 0x6b
 8002796:	2210      	movs	r2, #16
 8002798:	4694      	mov	ip, r2
 800279a:	2208      	movs	r2, #8
 800279c:	4690      	mov	r8, r2
 800279e:	44b8      	add	r8, r7
 80027a0:	44c4      	add	ip, r8
 80027a2:	4463      	add	r3, ip
 80027a4:	781b      	ldrb	r3, [r3, #0]
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d013      	beq.n	80027d2 <tcpSend+0x2f6>
		if (strstr(receiveBuffer, "200 OK")) {
 80027aa:	4a1c      	ldr	r2, [pc, #112]	; (800281c <tcpSend+0x340>)
 80027ac:	4b0d      	ldr	r3, [pc, #52]	; (80027e4 <tcpSend+0x308>)
 80027ae:	0011      	movs	r1, r2
 80027b0:	0018      	movs	r0, r3
 80027b2:	f007 fa4b 	bl	8009c4c <strstr>
 80027b6:	1e03      	subs	r3, r0, #0
 80027b8:	d005      	beq.n	80027c6 <tcpSend+0x2ea>
			// Update User
		consoleSend("Success\n");
 80027ba:	4b19      	ldr	r3, [pc, #100]	; (8002820 <tcpSend+0x344>)
 80027bc:	0018      	movs	r0, r3
 80027be:	f000 f833 	bl	8002828 <consoleSend>
			return true;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e006      	b.n	80027d4 <tcpSend+0x2f8>
		} else {
			// Update User
		consoleSend("Failed\n");
 80027c6:	4b17      	ldr	r3, [pc, #92]	; (8002824 <tcpSend+0x348>)
 80027c8:	0018      	movs	r0, r3
 80027ca:	f000 f82d 	bl	8002828 <consoleSend>
			return false;
 80027ce:	2300      	movs	r3, #0
 80027d0:	e000      	b.n	80027d4 <tcpSend+0x2f8>
		}
	}

	return false;
 80027d2:	2300      	movs	r3, #0
}
 80027d4:	0018      	movs	r0, r3
 80027d6:	46bd      	mov	sp, r7
 80027d8:	b022      	add	sp, #136	; 0x88
 80027da:	bc04      	pop	{r2}
 80027dc:	4690      	mov	r8, r2
 80027de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027e0:	20000284 	.word	0x20000284
 80027e4:	20001474 	.word	0x20001474
 80027e8:	0800b734 	.word	0x0800b734
 80027ec:	0800b75c 	.word	0x0800b75c
 80027f0:	20000298 	.word	0x20000298
 80027f4:	0800b690 	.word	0x0800b690
 80027f8:	200002fc 	.word	0x200002fc
 80027fc:	20000000 	.word	0x20000000
 8002800:	0800b6e0 	.word	0x0800b6e0
 8002804:	2000031c 	.word	0x2000031c
 8002808:	0800b6ec 	.word	0x0800b6ec
 800280c:	0800b704 	.word	0x0800b704
 8002810:	0800b708 	.word	0x0800b708
 8002814:	20001334 	.word	0x20001334
 8002818:	200001fc 	.word	0x200001fc
 800281c:	0800b718 	.word	0x0800b718
 8002820:	0800b720 	.word	0x0800b720
 8002824:	0800b72c 	.word	0x0800b72c

08002828 <consoleSend>:
/**
 * @brief  Function send Uart message to the USB
 * @param  message: Message to send to the Uart
 * @retval None
 */
void consoleSend(char *message) {
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) message, strlen(message), 10);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	0018      	movs	r0, r3
 8002834:	f7fd fc68 	bl	8000108 <strlen>
 8002838:	0003      	movs	r3, r0
 800283a:	b29a      	uxth	r2, r3
 800283c:	6879      	ldr	r1, [r7, #4]
 800283e:	4804      	ldr	r0, [pc, #16]	; (8002850 <consoleSend+0x28>)
 8002840:	230a      	movs	r3, #10
 8002842:	f004 fde9 	bl	8007418 <HAL_UART_Transmit>

}
 8002846:	46c0      	nop			; (mov r8, r8)
 8002848:	46bd      	mov	sp, r7
 800284a:	b002      	add	sp, #8
 800284c:	bd80      	pop	{r7, pc}
 800284e:	46c0      	nop			; (mov r8, r8)
 8002850:	200013b4 	.word	0x200013b4

08002854 <clearChar>:
 * @brief  Function clear char array
 * @param  arr: char array to be cleared
 * @param  leng: length of the char array
 * @retval None
 */
void clearChar(char *arr, int leng) {
 8002854:	b580      	push	{r7, lr}
 8002856:	b084      	sub	sp, #16
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
 800285c:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < leng; i++) {
 800285e:	2300      	movs	r3, #0
 8002860:	60fb      	str	r3, [r7, #12]
 8002862:	e007      	b.n	8002874 <clearChar+0x20>
		arr[i] = '\0';
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	18d3      	adds	r3, r2, r3
 800286a:	2200      	movs	r2, #0
 800286c:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < leng; i++) {
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	3301      	adds	r3, #1
 8002872:	60fb      	str	r3, [r7, #12]
 8002874:	68fa      	ldr	r2, [r7, #12]
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	429a      	cmp	r2, r3
 800287a:	dbf3      	blt.n	8002864 <clearChar+0x10>
	}
}
 800287c:	46c0      	nop			; (mov r8, r8)
 800287e:	46bd      	mov	sp, r7
 8002880:	b004      	add	sp, #16
 8002882:	bd80      	pop	{r7, pc}

08002884 <Read_Sensor_16_unsigned>:
 * This will be done in two i2c read cycles.
 * @param  sensoradres: address van slave-address
 * @param  sensAddress: address van register-address
 * @retval uint16_t: data
 */
uint16_t Read_Sensor_16_unsigned(uint8_t sensoradres, uint16_t sensAddress) {
 8002884:	b590      	push	{r4, r7, lr}
 8002886:	b089      	sub	sp, #36	; 0x24
 8002888:	af02      	add	r7, sp, #8
 800288a:	0002      	movs	r2, r0
 800288c:	1dfb      	adds	r3, r7, #7
 800288e:	701a      	strb	r2, [r3, #0]
 8002890:	1d3b      	adds	r3, r7, #4
 8002892:	1c0a      	adds	r2, r1, #0
 8002894:	801a      	strh	r2, [r3, #0]
	uint16_t Data2;
	if (HAL_I2C_IsDeviceReady(&hi2c1, sensAddress, 2, 1000) == HAL_ERROR) {
 8002896:	23fa      	movs	r3, #250	; 0xfa
 8002898:	009a      	lsls	r2, r3, #2
 800289a:	1d3b      	adds	r3, r7, #4
 800289c:	8819      	ldrh	r1, [r3, #0]
 800289e:	4829      	ldr	r0, [pc, #164]	; (8002944 <Read_Sensor_16_unsigned+0xc0>)
 80028a0:	0013      	movs	r3, r2
 80028a2:	2202      	movs	r2, #2
 80028a4:	f002 feaa 	bl	80055fc <HAL_I2C_IsDeviceReady>
 80028a8:	0003      	movs	r3, r0
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	d107      	bne.n	80028be <Read_Sensor_16_unsigned+0x3a>
		HAL_UART_Transmit(&huart2, (uint8_t*) "I2c error\n",
 80028ae:	4926      	ldr	r1, [pc, #152]	; (8002948 <Read_Sensor_16_unsigned+0xc4>)
 80028b0:	4826      	ldr	r0, [pc, #152]	; (800294c <Read_Sensor_16_unsigned+0xc8>)
 80028b2:	2364      	movs	r3, #100	; 0x64
 80028b4:	220b      	movs	r2, #11
 80028b6:	f004 fdaf 	bl	8007418 <HAL_UART_Transmit>
		I2C_MEMADD_SIZE_8BIT, 1000);
		Data2 = (Data[1] << 8) + Data[0];
		return Data2;
	}

	return 0;
 80028ba:	2300      	movs	r3, #0
 80028bc:	e03d      	b.n	800293a <Read_Sensor_16_unsigned+0xb6>
		Data[0] = sensoradres;
 80028be:	240c      	movs	r4, #12
 80028c0:	193b      	adds	r3, r7, r4
 80028c2:	1dfa      	adds	r2, r7, #7
 80028c4:	7812      	ldrb	r2, [r2, #0]
 80028c6:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Master_Transmit(&hi2c1, sensAddress, (uint8_t*) &Data[0],
 80028c8:	193a      	adds	r2, r7, r4
 80028ca:	1d3b      	adds	r3, r7, #4
 80028cc:	8819      	ldrh	r1, [r3, #0]
 80028ce:	481d      	ldr	r0, [pc, #116]	; (8002944 <Read_Sensor_16_unsigned+0xc0>)
 80028d0:	23fa      	movs	r3, #250	; 0xfa
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	9300      	str	r3, [sp, #0]
 80028d6:	2301      	movs	r3, #1
 80028d8:	f002 fc80 	bl	80051dc <HAL_I2C_Master_Transmit>
		HAL_Delay(200);
 80028dc:	20c8      	movs	r0, #200	; 0xc8
 80028de:	f001 fd5d 	bl	800439c <HAL_Delay>
		HAL_I2C_Master_Receive(&hi2c1, sensAddress, (uint8_t*) &Data[0],
 80028e2:	193a      	adds	r2, r7, r4
 80028e4:	1d3b      	adds	r3, r7, #4
 80028e6:	8819      	ldrh	r1, [r3, #0]
 80028e8:	4816      	ldr	r0, [pc, #88]	; (8002944 <Read_Sensor_16_unsigned+0xc0>)
 80028ea:	23fa      	movs	r3, #250	; 0xfa
 80028ec:	009b      	lsls	r3, r3, #2
 80028ee:	9300      	str	r3, [sp, #0]
 80028f0:	2301      	movs	r3, #1
 80028f2:	f002 fd7b 	bl	80053ec <HAL_I2C_Master_Receive>
		HAL_Delay(200);
 80028f6:	20c8      	movs	r0, #200	; 0xc8
 80028f8:	f001 fd50 	bl	800439c <HAL_Delay>
		HAL_I2C_Master_Receive(&hi2c1, sensAddress |= 0x01, (uint8_t*) &Data[1],
 80028fc:	1d3b      	adds	r3, r7, #4
 80028fe:	1d3a      	adds	r2, r7, #4
 8002900:	8812      	ldrh	r2, [r2, #0]
 8002902:	2101      	movs	r1, #1
 8002904:	430a      	orrs	r2, r1
 8002906:	801a      	strh	r2, [r3, #0]
 8002908:	193b      	adds	r3, r7, r4
 800290a:	1c5a      	adds	r2, r3, #1
 800290c:	1d3b      	adds	r3, r7, #4
 800290e:	8819      	ldrh	r1, [r3, #0]
 8002910:	480c      	ldr	r0, [pc, #48]	; (8002944 <Read_Sensor_16_unsigned+0xc0>)
 8002912:	23fa      	movs	r3, #250	; 0xfa
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	9300      	str	r3, [sp, #0]
 8002918:	2301      	movs	r3, #1
 800291a:	f002 fd67 	bl	80053ec <HAL_I2C_Master_Receive>
		Data2 = (Data[1] << 8) + Data[0];
 800291e:	193b      	adds	r3, r7, r4
 8002920:	785b      	ldrb	r3, [r3, #1]
 8002922:	b29b      	uxth	r3, r3
 8002924:	021b      	lsls	r3, r3, #8
 8002926:	b299      	uxth	r1, r3
 8002928:	193b      	adds	r3, r7, r4
 800292a:	781b      	ldrb	r3, [r3, #0]
 800292c:	b29a      	uxth	r2, r3
 800292e:	2016      	movs	r0, #22
 8002930:	183b      	adds	r3, r7, r0
 8002932:	188a      	adds	r2, r1, r2
 8002934:	801a      	strh	r2, [r3, #0]
		return Data2;
 8002936:	183b      	adds	r3, r7, r0
 8002938:	881b      	ldrh	r3, [r3, #0]
}
 800293a:	0018      	movs	r0, r3
 800293c:	46bd      	mov	sp, r7
 800293e:	b007      	add	sp, #28
 8002940:	bd90      	pop	{r4, r7, pc}
 8002942:	46c0      	nop			; (mov r8, r8)
 8002944:	200012e8 	.word	0x200012e8
 8002948:	0800b790 	.word	0x0800b790
 800294c:	200013b4 	.word	0x200013b4

08002950 <Read_Sensor_16_signed>:
 * This will be done in two i2c read cycles.
 * @param  sensoradres: address van slave-address
 * @param  sensAddress: address van register-address
 * @retval int16_t: data
 */
int16_t Read_Sensor_16_signed(uint8_t sensoradres, uint16_t sensAddress) {
 8002950:	b590      	push	{r4, r7, lr}
 8002952:	b089      	sub	sp, #36	; 0x24
 8002954:	af02      	add	r7, sp, #8
 8002956:	0002      	movs	r2, r0
 8002958:	1dfb      	adds	r3, r7, #7
 800295a:	701a      	strb	r2, [r3, #0]
 800295c:	1d3b      	adds	r3, r7, #4
 800295e:	1c0a      	adds	r2, r1, #0
 8002960:	801a      	strh	r2, [r3, #0]
	int16_t Data2;
	if (HAL_I2C_IsDeviceReady(&hi2c1, sensAddress, 2, 1000) == HAL_ERROR) {
 8002962:	23fa      	movs	r3, #250	; 0xfa
 8002964:	009a      	lsls	r2, r3, #2
 8002966:	1d3b      	adds	r3, r7, #4
 8002968:	8819      	ldrh	r1, [r3, #0]
 800296a:	482a      	ldr	r0, [pc, #168]	; (8002a14 <Read_Sensor_16_signed+0xc4>)
 800296c:	0013      	movs	r3, r2
 800296e:	2202      	movs	r2, #2
 8002970:	f002 fe44 	bl	80055fc <HAL_I2C_IsDeviceReady>
 8002974:	0003      	movs	r3, r0
 8002976:	2b01      	cmp	r3, #1
 8002978:	d107      	bne.n	800298a <Read_Sensor_16_signed+0x3a>
		HAL_UART_Transmit(&huart2, (uint8_t*) "I2c error\n",
 800297a:	4927      	ldr	r1, [pc, #156]	; (8002a18 <Read_Sensor_16_signed+0xc8>)
 800297c:	4827      	ldr	r0, [pc, #156]	; (8002a1c <Read_Sensor_16_signed+0xcc>)
 800297e:	2364      	movs	r3, #100	; 0x64
 8002980:	220b      	movs	r2, #11
 8002982:	f004 fd49 	bl	8007418 <HAL_UART_Transmit>
		I2C_MEMADD_SIZE_8BIT, 1000);
		Data2 = (Data[1] << 8) + (Data[0]);
		return Data2;
	}

	return 0;
 8002986:	2300      	movs	r3, #0
 8002988:	e03f      	b.n	8002a0a <Read_Sensor_16_signed+0xba>
		Data[0] = sensoradres;
 800298a:	240c      	movs	r4, #12
 800298c:	193b      	adds	r3, r7, r4
 800298e:	1dfa      	adds	r2, r7, #7
 8002990:	7812      	ldrb	r2, [r2, #0]
 8002992:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Master_Transmit(&hi2c1, sensAddress, (uint8_t*) &Data[0],
 8002994:	193a      	adds	r2, r7, r4
 8002996:	1d3b      	adds	r3, r7, #4
 8002998:	8819      	ldrh	r1, [r3, #0]
 800299a:	481e      	ldr	r0, [pc, #120]	; (8002a14 <Read_Sensor_16_signed+0xc4>)
 800299c:	23fa      	movs	r3, #250	; 0xfa
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	9300      	str	r3, [sp, #0]
 80029a2:	2301      	movs	r3, #1
 80029a4:	f002 fc1a 	bl	80051dc <HAL_I2C_Master_Transmit>
		HAL_Delay(200);
 80029a8:	20c8      	movs	r0, #200	; 0xc8
 80029aa:	f001 fcf7 	bl	800439c <HAL_Delay>
		HAL_I2C_Master_Receive(&hi2c1, sensAddress, (uint8_t*) &Data[0],
 80029ae:	193a      	adds	r2, r7, r4
 80029b0:	1d3b      	adds	r3, r7, #4
 80029b2:	8819      	ldrh	r1, [r3, #0]
 80029b4:	4817      	ldr	r0, [pc, #92]	; (8002a14 <Read_Sensor_16_signed+0xc4>)
 80029b6:	23fa      	movs	r3, #250	; 0xfa
 80029b8:	009b      	lsls	r3, r3, #2
 80029ba:	9300      	str	r3, [sp, #0]
 80029bc:	2301      	movs	r3, #1
 80029be:	f002 fd15 	bl	80053ec <HAL_I2C_Master_Receive>
		HAL_Delay(200);
 80029c2:	20c8      	movs	r0, #200	; 0xc8
 80029c4:	f001 fcea 	bl	800439c <HAL_Delay>
		HAL_I2C_Master_Receive(&hi2c1, sensAddress |= 0x01, (uint8_t*) &Data[1],
 80029c8:	1d3b      	adds	r3, r7, #4
 80029ca:	1d3a      	adds	r2, r7, #4
 80029cc:	8812      	ldrh	r2, [r2, #0]
 80029ce:	2101      	movs	r1, #1
 80029d0:	430a      	orrs	r2, r1
 80029d2:	801a      	strh	r2, [r3, #0]
 80029d4:	193b      	adds	r3, r7, r4
 80029d6:	1c5a      	adds	r2, r3, #1
 80029d8:	1d3b      	adds	r3, r7, #4
 80029da:	8819      	ldrh	r1, [r3, #0]
 80029dc:	480d      	ldr	r0, [pc, #52]	; (8002a14 <Read_Sensor_16_signed+0xc4>)
 80029de:	23fa      	movs	r3, #250	; 0xfa
 80029e0:	009b      	lsls	r3, r3, #2
 80029e2:	9300      	str	r3, [sp, #0]
 80029e4:	2301      	movs	r3, #1
 80029e6:	f002 fd01 	bl	80053ec <HAL_I2C_Master_Receive>
		Data2 = (Data[1] << 8) + (Data[0]);
 80029ea:	193b      	adds	r3, r7, r4
 80029ec:	785b      	ldrb	r3, [r3, #1]
 80029ee:	b29b      	uxth	r3, r3
 80029f0:	021b      	lsls	r3, r3, #8
 80029f2:	b29a      	uxth	r2, r3
 80029f4:	193b      	adds	r3, r7, r4
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	b29b      	uxth	r3, r3
 80029fa:	18d3      	adds	r3, r2, r3
 80029fc:	b29a      	uxth	r2, r3
 80029fe:	2116      	movs	r1, #22
 8002a00:	187b      	adds	r3, r7, r1
 8002a02:	801a      	strh	r2, [r3, #0]
		return Data2;
 8002a04:	187b      	adds	r3, r7, r1
 8002a06:	2200      	movs	r2, #0
 8002a08:	5e9b      	ldrsh	r3, [r3, r2]
}
 8002a0a:	0018      	movs	r0, r3
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	b007      	add	sp, #28
 8002a10:	bd90      	pop	{r4, r7, pc}
 8002a12:	46c0      	nop			; (mov r8, r8)
 8002a14:	200012e8 	.word	0x200012e8
 8002a18:	0800b790 	.word	0x0800b790
 8002a1c:	200013b4 	.word	0x200013b4

08002a20 <Read_Sensor_20>:
 * This will be done in two i2c read cycles.
 * @param  sensoradres: address van slave-address
 * @param  sensAddress: address van register-address
 * @retval double: Pressure value
 */
int Read_Sensor_20(uint8_t sensoradres, uint16_t sensAddress) {
 8002a20:	b590      	push	{r4, r7, lr}
 8002a22:	b089      	sub	sp, #36	; 0x24
 8002a24:	af02      	add	r7, sp, #8
 8002a26:	0002      	movs	r2, r0
 8002a28:	1dfb      	adds	r3, r7, #7
 8002a2a:	701a      	strb	r2, [r3, #0]
 8002a2c:	1d3b      	adds	r3, r7, #4
 8002a2e:	1c0a      	adds	r2, r1, #0
 8002a30:	801a      	strh	r2, [r3, #0]
	int Data2;
	if (HAL_I2C_IsDeviceReady(&hi2c1, sensAddress, 2, 1000) == HAL_ERROR) {
 8002a32:	23fa      	movs	r3, #250	; 0xfa
 8002a34:	009a      	lsls	r2, r3, #2
 8002a36:	1d3b      	adds	r3, r7, #4
 8002a38:	8819      	ldrh	r1, [r3, #0]
 8002a3a:	4838      	ldr	r0, [pc, #224]	; (8002b1c <Read_Sensor_20+0xfc>)
 8002a3c:	0013      	movs	r3, r2
 8002a3e:	2202      	movs	r2, #2
 8002a40:	f002 fddc 	bl	80055fc <HAL_I2C_IsDeviceReady>
 8002a44:	0003      	movs	r3, r0
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d107      	bne.n	8002a5a <Read_Sensor_20+0x3a>

		HAL_UART_Transmit(&huart2, (uint8_t*) "I2c error\n",
 8002a4a:	4935      	ldr	r1, [pc, #212]	; (8002b20 <Read_Sensor_20+0x100>)
 8002a4c:	4835      	ldr	r0, [pc, #212]	; (8002b24 <Read_Sensor_20+0x104>)
 8002a4e:	2364      	movs	r3, #100	; 0x64
 8002a50:	2217      	movs	r2, #23
 8002a52:	f004 fce1 	bl	8007418 <HAL_UART_Transmit>
		I2C_MEMADD_SIZE_8BIT, 1000);
		Data2 = (((Data[0] << 8) + Data[1]) << 4) + (Data[3] >> 3);

		return Data2;
	}
	return 0;
 8002a56:	2300      	movs	r3, #0
 8002a58:	e05b      	b.n	8002b12 <Read_Sensor_20+0xf2>
		Data[5] = sensoradres;
 8002a5a:	2408      	movs	r4, #8
 8002a5c:	193b      	adds	r3, r7, r4
 8002a5e:	1dfa      	adds	r2, r7, #7
 8002a60:	7812      	ldrb	r2, [r2, #0]
 8002a62:	715a      	strb	r2, [r3, #5]
		HAL_I2C_Master_Transmit(&hi2c1, sensAddress, (uint8_t*) &Data[5],
 8002a64:	193b      	adds	r3, r7, r4
 8002a66:	1d5a      	adds	r2, r3, #5
 8002a68:	1d3b      	adds	r3, r7, #4
 8002a6a:	8819      	ldrh	r1, [r3, #0]
 8002a6c:	482b      	ldr	r0, [pc, #172]	; (8002b1c <Read_Sensor_20+0xfc>)
 8002a6e:	23fa      	movs	r3, #250	; 0xfa
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	9300      	str	r3, [sp, #0]
 8002a74:	2301      	movs	r3, #1
 8002a76:	f002 fbb1 	bl	80051dc <HAL_I2C_Master_Transmit>
		HAL_Delay(1);
 8002a7a:	2001      	movs	r0, #1
 8002a7c:	f001 fc8e 	bl	800439c <HAL_Delay>
		HAL_I2C_Master_Receive(&hi2c1, sensAddress, (uint8_t*) &Data[0],
 8002a80:	193a      	adds	r2, r7, r4
 8002a82:	1d3b      	adds	r3, r7, #4
 8002a84:	8819      	ldrh	r1, [r3, #0]
 8002a86:	4825      	ldr	r0, [pc, #148]	; (8002b1c <Read_Sensor_20+0xfc>)
 8002a88:	23fa      	movs	r3, #250	; 0xfa
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	9300      	str	r3, [sp, #0]
 8002a8e:	2301      	movs	r3, #1
 8002a90:	f002 fcac 	bl	80053ec <HAL_I2C_Master_Receive>
		HAL_Delay(1);
 8002a94:	2001      	movs	r0, #1
 8002a96:	f001 fc81 	bl	800439c <HAL_Delay>
		HAL_I2C_Master_Receive(&hi2c1, sensAddress |= 0x01, (uint8_t*) &Data[1],
 8002a9a:	1d3b      	adds	r3, r7, #4
 8002a9c:	1d3a      	adds	r2, r7, #4
 8002a9e:	8812      	ldrh	r2, [r2, #0]
 8002aa0:	2101      	movs	r1, #1
 8002aa2:	430a      	orrs	r2, r1
 8002aa4:	801a      	strh	r2, [r3, #0]
 8002aa6:	193b      	adds	r3, r7, r4
 8002aa8:	1c5a      	adds	r2, r3, #1
 8002aaa:	1d3b      	adds	r3, r7, #4
 8002aac:	8819      	ldrh	r1, [r3, #0]
 8002aae:	481b      	ldr	r0, [pc, #108]	; (8002b1c <Read_Sensor_20+0xfc>)
 8002ab0:	23fa      	movs	r3, #250	; 0xfa
 8002ab2:	009b      	lsls	r3, r3, #2
 8002ab4:	9300      	str	r3, [sp, #0]
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	f002 fc98 	bl	80053ec <HAL_I2C_Master_Receive>
		HAL_Delay(1);
 8002abc:	2001      	movs	r0, #1
 8002abe:	f001 fc6d 	bl	800439c <HAL_Delay>
		HAL_I2C_Master_Transmit(&hi2c1, sensAddress, (uint8_t*) &Data[5],
 8002ac2:	193b      	adds	r3, r7, r4
 8002ac4:	1d5a      	adds	r2, r3, #5
 8002ac6:	1d3b      	adds	r3, r7, #4
 8002ac8:	8819      	ldrh	r1, [r3, #0]
 8002aca:	4814      	ldr	r0, [pc, #80]	; (8002b1c <Read_Sensor_20+0xfc>)
 8002acc:	23fa      	movs	r3, #250	; 0xfa
 8002ace:	009b      	lsls	r3, r3, #2
 8002ad0:	9300      	str	r3, [sp, #0]
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	f002 fb82 	bl	80051dc <HAL_I2C_Master_Transmit>
		HAL_Delay(1);
 8002ad8:	2001      	movs	r0, #1
 8002ada:	f001 fc5f 	bl	800439c <HAL_Delay>
		HAL_I2C_Master_Receive(&hi2c1, sensAddress, (uint8_t*) &Data[3],
 8002ade:	193b      	adds	r3, r7, r4
 8002ae0:	1cda      	adds	r2, r3, #3
 8002ae2:	1d3b      	adds	r3, r7, #4
 8002ae4:	8819      	ldrh	r1, [r3, #0]
 8002ae6:	480d      	ldr	r0, [pc, #52]	; (8002b1c <Read_Sensor_20+0xfc>)
 8002ae8:	23fa      	movs	r3, #250	; 0xfa
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	9300      	str	r3, [sp, #0]
 8002aee:	2301      	movs	r3, #1
 8002af0:	f002 fc7c 	bl	80053ec <HAL_I2C_Master_Receive>
		Data2 = (((Data[0] << 8) + Data[1]) << 4) + (Data[3] >> 3);
 8002af4:	0021      	movs	r1, r4
 8002af6:	187b      	adds	r3, r7, r1
 8002af8:	781b      	ldrb	r3, [r3, #0]
 8002afa:	021b      	lsls	r3, r3, #8
 8002afc:	187a      	adds	r2, r7, r1
 8002afe:	7852      	ldrb	r2, [r2, #1]
 8002b00:	189b      	adds	r3, r3, r2
 8002b02:	011b      	lsls	r3, r3, #4
 8002b04:	187a      	adds	r2, r7, r1
 8002b06:	78d2      	ldrb	r2, [r2, #3]
 8002b08:	08d2      	lsrs	r2, r2, #3
 8002b0a:	b2d2      	uxtb	r2, r2
 8002b0c:	189b      	adds	r3, r3, r2
 8002b0e:	617b      	str	r3, [r7, #20]
		return Data2;
 8002b10:	697b      	ldr	r3, [r7, #20]
}
 8002b12:	0018      	movs	r0, r3
 8002b14:	46bd      	mov	sp, r7
 8002b16:	b007      	add	sp, #28
 8002b18:	bd90      	pop	{r4, r7, pc}
 8002b1a:	46c0      	nop			; (mov r8, r8)
 8002b1c:	200012e8 	.word	0x200012e8
 8002b20:	0800b790 	.word	0x0800b790
 8002b24:	200013b4 	.word	0x200013b4

08002b28 <readFlash_cycles>:
 * @param  cycles_counter: the address of the cycles_counter variable.
 * @param  input: The address of the stored struct.
 * @retval double: Pressure value
 */

void readFlash_cycles(int *cycles_counter, SensorData *input) {
 8002b28:	b590      	push	{r4, r7, lr}
 8002b2a:	b08b      	sub	sp, #44	; 0x2c
 8002b2c:	af02      	add	r7, sp, #8
 8002b2e:	6078      	str	r0, [r7, #4]
 8002b30:	6039      	str	r1, [r7, #0]
	uint8_t Data[10];
	Data[0] = 0x00;
 8002b32:	2414      	movs	r4, #20
 8002b34:	193b      	adds	r3, r7, r4
 8002b36:	2200      	movs	r2, #0
 8002b38:	701a      	strb	r2, [r3, #0]
	Data[1] = 0x00;
 8002b3a:	193b      	adds	r3, r7, r4
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit(&hi2c1, 0xA1, (uint8_t*) &Data, 2, 1000);
 8002b40:	193a      	adds	r2, r7, r4
 8002b42:	481a      	ldr	r0, [pc, #104]	; (8002bac <readFlash_cycles+0x84>)
 8002b44:	23fa      	movs	r3, #250	; 0xfa
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	9300      	str	r3, [sp, #0]
 8002b4a:	2302      	movs	r3, #2
 8002b4c:	21a1      	movs	r1, #161	; 0xa1
 8002b4e:	f002 fb45 	bl	80051dc <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 8002b52:	200a      	movs	r0, #10
 8002b54:	f001 fc22 	bl	800439c <HAL_Delay>
	HAL_I2C_Master_Receive(&hi2c1, 0xA0, (uint8_t*) &Data, 1, 1000);
 8002b58:	193a      	adds	r2, r7, r4
 8002b5a:	4814      	ldr	r0, [pc, #80]	; (8002bac <readFlash_cycles+0x84>)
 8002b5c:	23fa      	movs	r3, #250	; 0xfa
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	9300      	str	r3, [sp, #0]
 8002b62:	2301      	movs	r3, #1
 8002b64:	21a0      	movs	r1, #160	; 0xa0
 8002b66:	f002 fc41 	bl	80053ec <HAL_I2C_Master_Receive>
	HAL_Delay(10);
 8002b6a:	200a      	movs	r0, #10
 8002b6c:	f001 fc16 	bl	800439c <HAL_Delay>

	char Data3[10];
	*cycles_counter = Data[0];
 8002b70:	0021      	movs	r1, r4
 8002b72:	187b      	adds	r3, r7, r1
 8002b74:	781b      	ldrb	r3, [r3, #0]
 8002b76:	001a      	movs	r2, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	601a      	str	r2, [r3, #0]
	itoa(Data[0], Data3, 10);
 8002b7c:	187b      	adds	r3, r7, r1
 8002b7e:	781b      	ldrb	r3, [r3, #0]
 8002b80:	0018      	movs	r0, r3
 8002b82:	2408      	movs	r4, #8
 8002b84:	193b      	adds	r3, r7, r4
 8002b86:	220a      	movs	r2, #10
 8002b88:	0019      	movs	r1, r3
 8002b8a:	f006 fbb9 	bl	8009300 <itoa>
	HAL_UART_Transmit(&huart2, (uint8_t*) Data3, strlen(Data3), 100);
 8002b8e:	193b      	adds	r3, r7, r4
 8002b90:	0018      	movs	r0, r3
 8002b92:	f7fd fab9 	bl	8000108 <strlen>
 8002b96:	0003      	movs	r3, r0
 8002b98:	b29a      	uxth	r2, r3
 8002b9a:	1939      	adds	r1, r7, r4
 8002b9c:	4804      	ldr	r0, [pc, #16]	; (8002bb0 <readFlash_cycles+0x88>)
 8002b9e:	2364      	movs	r3, #100	; 0x64
 8002ba0:	f004 fc3a 	bl	8007418 <HAL_UART_Transmit>

}
 8002ba4:	46c0      	nop			; (mov r8, r8)
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	b009      	add	sp, #36	; 0x24
 8002baa:	bd90      	pop	{r4, r7, pc}
 8002bac:	200012e8 	.word	0x200012e8
 8002bb0:	200013b4 	.word	0x200013b4

08002bb4 <readFlash_Measure_DATA>:
 *
 * @param  cycles_counter: the address of the cycles_counter variable.
 * @param  input: The address of the stored struct.
 * @retval double: Pressure value
 */
void readFlash_Measure_DATA(int *cycles_counter, SensorData *input) {
 8002bb4:	b590      	push	{r4, r7, lr}
 8002bb6:	b08f      	sub	sp, #60	; 0x3c
 8002bb8:	af02      	add	r7, sp, #8
 8002bba:	6078      	str	r0, [r7, #4]
 8002bbc:	6039      	str	r1, [r7, #0]
	int i = *cycles_counter;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	62bb      	str	r3, [r7, #40]	; 0x28
	float g[4];
	uint8_t Data[10];
	HAL_Delay(1);
 8002bc4:	2001      	movs	r0, #1
 8002bc6:	f001 fbe9 	bl	800439c <HAL_Delay>
	for (int j = 0; j < 4; j++) {
 8002bca:	2300      	movs	r3, #0
 8002bcc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002bce:	e041      	b.n	8002c54 <readFlash_Measure_DATA+0xa0>
		uint16_t address = 0x05 + 0x05 * j + i * 0x20;
 8002bd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	b29b      	uxth	r3, r3
 8002bd6:	1c1a      	adds	r2, r3, #0
 8002bd8:	0092      	lsls	r2, r2, #2
 8002bda:	18d3      	adds	r3, r2, r3
 8002bdc:	b299      	uxth	r1, r3
 8002bde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002be0:	b29b      	uxth	r3, r3
 8002be2:	015b      	lsls	r3, r3, #5
 8002be4:	b29a      	uxth	r2, r3
 8002be6:	2026      	movs	r0, #38	; 0x26
 8002be8:	183b      	adds	r3, r7, r0
 8002bea:	188a      	adds	r2, r1, r2
 8002bec:	801a      	strh	r2, [r3, #0]
		Data[0] = (address >> 8);
 8002bee:	183b      	adds	r3, r7, r0
 8002bf0:	881b      	ldrh	r3, [r3, #0]
 8002bf2:	0a1b      	lsrs	r3, r3, #8
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	b2da      	uxtb	r2, r3
 8002bf8:	2108      	movs	r1, #8
 8002bfa:	187b      	adds	r3, r7, r1
 8002bfc:	701a      	strb	r2, [r3, #0]
		Data[1] = address ;
 8002bfe:	183b      	adds	r3, r7, r0
 8002c00:	881b      	ldrh	r3, [r3, #0]
 8002c02:	b2da      	uxtb	r2, r3
 8002c04:	000c      	movs	r4, r1
 8002c06:	193b      	adds	r3, r7, r4
 8002c08:	705a      	strb	r2, [r3, #1]
		HAL_I2C_Master_Transmit(&hi2c1, 0xA1, (uint8_t*) &Data, 2, 1000);
 8002c0a:	193a      	adds	r2, r7, r4
 8002c0c:	482b      	ldr	r0, [pc, #172]	; (8002cbc <readFlash_Measure_DATA+0x108>)
 8002c0e:	23fa      	movs	r3, #250	; 0xfa
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	9300      	str	r3, [sp, #0]
 8002c14:	2302      	movs	r3, #2
 8002c16:	21a1      	movs	r1, #161	; 0xa1
 8002c18:	f002 fae0 	bl	80051dc <HAL_I2C_Master_Transmit>
		HAL_Delay(1);
 8002c1c:	2001      	movs	r0, #1
 8002c1e:	f001 fbbd 	bl	800439c <HAL_Delay>
		HAL_I2C_Master_Receive(&hi2c1, 0xA0, (uint8_t*) &Data, 4, 1000);
 8002c22:	193a      	adds	r2, r7, r4
 8002c24:	4825      	ldr	r0, [pc, #148]	; (8002cbc <readFlash_Measure_DATA+0x108>)
 8002c26:	23fa      	movs	r3, #250	; 0xfa
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	9300      	str	r3, [sp, #0]
 8002c2c:	2304      	movs	r3, #4
 8002c2e:	21a0      	movs	r1, #160	; 0xa0
 8002c30:	f002 fbdc 	bl	80053ec <HAL_I2C_Master_Receive>
		HAL_Delay(1);
 8002c34:	2001      	movs	r0, #1
 8002c36:	f001 fbb1 	bl	800439c <HAL_Delay>
		memcpy(&g[j], Data, sizeof g[j]);
 8002c3a:	2314      	movs	r3, #20
 8002c3c:	18fa      	adds	r2, r7, r3
 8002c3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c40:	009b      	lsls	r3, r3, #2
 8002c42:	18d3      	adds	r3, r2, r3
 8002c44:	1939      	adds	r1, r7, r4
 8002c46:	2204      	movs	r2, #4
 8002c48:	0018      	movs	r0, r3
 8002c4a:	f006 fb5d 	bl	8009308 <memcpy>
	for (int j = 0; j < 4; j++) {
 8002c4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c50:	3301      	adds	r3, #1
 8002c52:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c56:	2b03      	cmp	r3, #3
 8002c58:	ddba      	ble.n	8002bd0 <readFlash_Measure_DATA+0x1c>
	}
	input[i].T = g[0];
 8002c5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c5c:	0013      	movs	r3, r2
 8002c5e:	009b      	lsls	r3, r3, #2
 8002c60:	189b      	adds	r3, r3, r2
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	001a      	movs	r2, r3
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	189b      	adds	r3, r3, r2
 8002c6a:	2114      	movs	r1, #20
 8002c6c:	187a      	adds	r2, r7, r1
 8002c6e:	6812      	ldr	r2, [r2, #0]
 8002c70:	601a      	str	r2, [r3, #0]
	input[i].H = g[1];
 8002c72:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c74:	0013      	movs	r3, r2
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	189b      	adds	r3, r3, r2
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	001a      	movs	r2, r3
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	189b      	adds	r3, r3, r2
 8002c82:	187a      	adds	r2, r7, r1
 8002c84:	6852      	ldr	r2, [r2, #4]
 8002c86:	605a      	str	r2, [r3, #4]
	input[i].A = g[2];
 8002c88:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c8a:	0013      	movs	r3, r2
 8002c8c:	009b      	lsls	r3, r3, #2
 8002c8e:	189b      	adds	r3, r3, r2
 8002c90:	009b      	lsls	r3, r3, #2
 8002c92:	001a      	movs	r2, r3
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	189b      	adds	r3, r3, r2
 8002c98:	187a      	adds	r2, r7, r1
 8002c9a:	6892      	ldr	r2, [r2, #8]
 8002c9c:	609a      	str	r2, [r3, #8]
	input[i].L = g[3];
 8002c9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ca0:	0013      	movs	r3, r2
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	189b      	adds	r3, r3, r2
 8002ca6:	009b      	lsls	r3, r3, #2
 8002ca8:	001a      	movs	r2, r3
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	189b      	adds	r3, r3, r2
 8002cae:	187a      	adds	r2, r7, r1
 8002cb0:	68d2      	ldr	r2, [r2, #12]
 8002cb2:	60da      	str	r2, [r3, #12]
}
 8002cb4:	46c0      	nop			; (mov r8, r8)
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	b00d      	add	sp, #52	; 0x34
 8002cba:	bd90      	pop	{r4, r7, pc}
 8002cbc:	200012e8 	.word	0x200012e8

08002cc0 <writeFlash>:
 *
 * @param  cycles_counter: the address of the cycles_counter variable.
 * @param  input: The address of the stored struct.
 * @retval double: Pressure value
 */
void writeFlash(int *cycles_counter, SensorData *input) {
 8002cc0:	b5b0      	push	{r4, r5, r7, lr}
 8002cc2:	b092      	sub	sp, #72	; 0x48
 8002cc4:	af02      	add	r7, sp, #8
 8002cc6:	6078      	str	r0, [r7, #4]
 8002cc8:	6039      	str	r1, [r7, #0]
	char Data3[10];
	if (HAL_I2C_IsDeviceReady(&hi2c1, 0xA1, 2, 1000) == HAL_ERROR) {
 8002cca:	23fa      	movs	r3, #250	; 0xfa
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	485e      	ldr	r0, [pc, #376]	; (8002e48 <writeFlash+0x188>)
 8002cd0:	2202      	movs	r2, #2
 8002cd2:	21a1      	movs	r1, #161	; 0xa1
 8002cd4:	f002 fc92 	bl	80055fc <HAL_I2C_IsDeviceReady>
 8002cd8:	0003      	movs	r3, r0
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d116      	bne.n	8002d0c <writeFlash+0x4c>
		strcpy(Data3, "ERROR With External EEPROM\n");
 8002cde:	212c      	movs	r1, #44	; 0x2c
 8002ce0:	187b      	adds	r3, r7, r1
 8002ce2:	4a5a      	ldr	r2, [pc, #360]	; (8002e4c <writeFlash+0x18c>)
 8002ce4:	ca31      	ldmia	r2!, {r0, r4, r5}
 8002ce6:	c331      	stmia	r3!, {r0, r4, r5}
 8002ce8:	ca31      	ldmia	r2!, {r0, r4, r5}
 8002cea:	c331      	stmia	r3!, {r0, r4, r5}
 8002cec:	6812      	ldr	r2, [r2, #0]
 8002cee:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, (uint8_t*) Data3, strlen(Data3), 100);
 8002cf0:	000c      	movs	r4, r1
 8002cf2:	187b      	adds	r3, r7, r1
 8002cf4:	0018      	movs	r0, r3
 8002cf6:	f7fd fa07 	bl	8000108 <strlen>
 8002cfa:	0003      	movs	r3, r0
 8002cfc:	b29a      	uxth	r2, r3
 8002cfe:	0021      	movs	r1, r4
 8002d00:	1879      	adds	r1, r7, r1
 8002d02:	4853      	ldr	r0, [pc, #332]	; (8002e50 <writeFlash+0x190>)
 8002d04:	2364      	movs	r3, #100	; 0x64
 8002d06:	f004 fb87 	bl	8007418 <HAL_UART_Transmit>
			Data[5] = Data2[3];
			HAL_Delay(5);
			HAL_I2C_Master_Transmit(&hi2c1, 0xA1, (uint8_t*) &Data, 6, 1000);
		}
	}
}
 8002d0a:	e099      	b.n	8002e40 <writeFlash+0x180>
		Data[0] = 0x00;
 8002d0c:	2120      	movs	r1, #32
 8002d0e:	187b      	adds	r3, r7, r1
 8002d10:	2200      	movs	r2, #0
 8002d12:	701a      	strb	r2, [r3, #0]
		Data[1] = 0x00;
 8002d14:	187b      	adds	r3, r7, r1
 8002d16:	2200      	movs	r2, #0
 8002d18:	705a      	strb	r2, [r3, #1]
		Data[2] = *cycles_counter & 0xFF;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	b2da      	uxtb	r2, r3
 8002d20:	187b      	adds	r3, r7, r1
 8002d22:	709a      	strb	r2, [r3, #2]
		HAL_I2C_Master_Transmit(&hi2c1, 0xA1, (uint8_t*) &Data, 3, 1000);
 8002d24:	000c      	movs	r4, r1
 8002d26:	187a      	adds	r2, r7, r1
 8002d28:	4847      	ldr	r0, [pc, #284]	; (8002e48 <writeFlash+0x188>)
 8002d2a:	23fa      	movs	r3, #250	; 0xfa
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	9300      	str	r3, [sp, #0]
 8002d30:	2303      	movs	r3, #3
 8002d32:	21a1      	movs	r1, #161	; 0xa1
 8002d34:	f002 fa52 	bl	80051dc <HAL_I2C_Master_Transmit>
		itoa(Data[2], Data3, 10);
 8002d38:	0021      	movs	r1, r4
 8002d3a:	187b      	adds	r3, r7, r1
 8002d3c:	789b      	ldrb	r3, [r3, #2]
 8002d3e:	0018      	movs	r0, r3
 8002d40:	242c      	movs	r4, #44	; 0x2c
 8002d42:	193b      	adds	r3, r7, r4
 8002d44:	220a      	movs	r2, #10
 8002d46:	0019      	movs	r1, r3
 8002d48:	f006 fada 	bl	8009300 <itoa>
		HAL_UART_Transmit(&huart2, (uint8_t*) Data3, strlen(Data3), 100);
 8002d4c:	193b      	adds	r3, r7, r4
 8002d4e:	0018      	movs	r0, r3
 8002d50:	f7fd f9da 	bl	8000108 <strlen>
 8002d54:	0003      	movs	r3, r0
 8002d56:	b29a      	uxth	r2, r3
 8002d58:	1939      	adds	r1, r7, r4
 8002d5a:	483d      	ldr	r0, [pc, #244]	; (8002e50 <writeFlash+0x190>)
 8002d5c:	2364      	movs	r3, #100	; 0x64
 8002d5e:	f004 fb5b 	bl	8007418 <HAL_UART_Transmit>
		int i = *cycles_counter - 1;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	3b01      	subs	r3, #1
 8002d68:	63bb      	str	r3, [r7, #56]	; 0x38
		float in[4] = { input[10].T, input[10].H, input[10].A, input[10].L };
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	33c8      	adds	r3, #200	; 0xc8
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	210c      	movs	r1, #12
 8002d72:	187b      	adds	r3, r7, r1
 8002d74:	601a      	str	r2, [r3, #0]
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	33c8      	adds	r3, #200	; 0xc8
 8002d7a:	685a      	ldr	r2, [r3, #4]
 8002d7c:	187b      	adds	r3, r7, r1
 8002d7e:	605a      	str	r2, [r3, #4]
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	33c8      	adds	r3, #200	; 0xc8
 8002d84:	689a      	ldr	r2, [r3, #8]
 8002d86:	187b      	adds	r3, r7, r1
 8002d88:	609a      	str	r2, [r3, #8]
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	33c8      	adds	r3, #200	; 0xc8
 8002d8e:	68da      	ldr	r2, [r3, #12]
 8002d90:	187b      	adds	r3, r7, r1
 8002d92:	60da      	str	r2, [r3, #12]
		for (int j = 0; j < 5; j++) {
 8002d94:	2300      	movs	r3, #0
 8002d96:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d98:	e04f      	b.n	8002e3a <writeFlash+0x17a>
			memcpy(Data2, &in[j], sizeof in[j]);
 8002d9a:	230c      	movs	r3, #12
 8002d9c:	18fa      	adds	r2, r7, r3
 8002d9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002da0:	009b      	lsls	r3, r3, #2
 8002da2:	18d1      	adds	r1, r2, r3
 8002da4:	241c      	movs	r4, #28
 8002da6:	193b      	adds	r3, r7, r4
 8002da8:	2204      	movs	r2, #4
 8002daa:	0018      	movs	r0, r3
 8002dac:	f006 faac 	bl	8009308 <memcpy>
			uint16_t address = 0x05 + 0x05 * j + i * 0x20;
 8002db0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002db2:	3301      	adds	r3, #1
 8002db4:	b29b      	uxth	r3, r3
 8002db6:	1c1a      	adds	r2, r3, #0
 8002db8:	0092      	lsls	r2, r2, #2
 8002dba:	18d3      	adds	r3, r2, r3
 8002dbc:	b299      	uxth	r1, r3
 8002dbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dc0:	b29b      	uxth	r3, r3
 8002dc2:	015b      	lsls	r3, r3, #5
 8002dc4:	b29a      	uxth	r2, r3
 8002dc6:	2036      	movs	r0, #54	; 0x36
 8002dc8:	183b      	adds	r3, r7, r0
 8002dca:	188a      	adds	r2, r1, r2
 8002dcc:	801a      	strh	r2, [r3, #0]
			Data[0] = (address >> 8);
 8002dce:	183b      	adds	r3, r7, r0
 8002dd0:	881b      	ldrh	r3, [r3, #0]
 8002dd2:	0a1b      	lsrs	r3, r3, #8
 8002dd4:	b29b      	uxth	r3, r3
 8002dd6:	b2da      	uxtb	r2, r3
 8002dd8:	2120      	movs	r1, #32
 8002dda:	187b      	adds	r3, r7, r1
 8002ddc:	701a      	strb	r2, [r3, #0]
			Data[1] = address;
 8002dde:	183b      	adds	r3, r7, r0
 8002de0:	881b      	ldrh	r3, [r3, #0]
 8002de2:	b2da      	uxtb	r2, r3
 8002de4:	187b      	adds	r3, r7, r1
 8002de6:	705a      	strb	r2, [r3, #1]
			Data[2] = Data2[0];
 8002de8:	193b      	adds	r3, r7, r4
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	b25b      	sxtb	r3, r3
 8002dee:	b2da      	uxtb	r2, r3
 8002df0:	187b      	adds	r3, r7, r1
 8002df2:	709a      	strb	r2, [r3, #2]
			Data[3] = Data2[1];
 8002df4:	193b      	adds	r3, r7, r4
 8002df6:	785b      	ldrb	r3, [r3, #1]
 8002df8:	b25b      	sxtb	r3, r3
 8002dfa:	b2da      	uxtb	r2, r3
 8002dfc:	187b      	adds	r3, r7, r1
 8002dfe:	70da      	strb	r2, [r3, #3]
			Data[4] = Data2[2];
 8002e00:	193b      	adds	r3, r7, r4
 8002e02:	789b      	ldrb	r3, [r3, #2]
 8002e04:	b25b      	sxtb	r3, r3
 8002e06:	b2da      	uxtb	r2, r3
 8002e08:	187b      	adds	r3, r7, r1
 8002e0a:	711a      	strb	r2, [r3, #4]
			Data[5] = Data2[3];
 8002e0c:	193b      	adds	r3, r7, r4
 8002e0e:	78db      	ldrb	r3, [r3, #3]
 8002e10:	b25b      	sxtb	r3, r3
 8002e12:	b2da      	uxtb	r2, r3
 8002e14:	000c      	movs	r4, r1
 8002e16:	187b      	adds	r3, r7, r1
 8002e18:	715a      	strb	r2, [r3, #5]
			HAL_Delay(5);
 8002e1a:	2005      	movs	r0, #5
 8002e1c:	f001 fabe 	bl	800439c <HAL_Delay>
			HAL_I2C_Master_Transmit(&hi2c1, 0xA1, (uint8_t*) &Data, 6, 1000);
 8002e20:	0021      	movs	r1, r4
 8002e22:	187a      	adds	r2, r7, r1
 8002e24:	4808      	ldr	r0, [pc, #32]	; (8002e48 <writeFlash+0x188>)
 8002e26:	23fa      	movs	r3, #250	; 0xfa
 8002e28:	009b      	lsls	r3, r3, #2
 8002e2a:	9300      	str	r3, [sp, #0]
 8002e2c:	2306      	movs	r3, #6
 8002e2e:	21a1      	movs	r1, #161	; 0xa1
 8002e30:	f002 f9d4 	bl	80051dc <HAL_I2C_Master_Transmit>
		for (int j = 0; j < 5; j++) {
 8002e34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e36:	3301      	adds	r3, #1
 8002e38:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e3c:	2b04      	cmp	r3, #4
 8002e3e:	ddac      	ble.n	8002d9a <writeFlash+0xda>
}
 8002e40:	46c0      	nop			; (mov r8, r8)
 8002e42:	46bd      	mov	sp, r7
 8002e44:	b010      	add	sp, #64	; 0x40
 8002e46:	bdb0      	pop	{r4, r5, r7, pc}
 8002e48:	200012e8 	.word	0x200012e8
 8002e4c:	0800b79c 	.word	0x0800b79c
 8002e50:	200013b4 	.word	0x200013b4

08002e54 <Read_Pressure_Sensor>:
 * Read the registers of the bmp280 and calculate the temperature
 * and after that it will use that value to calculate the pressure.
 * @param  argument: Not used
 * @retval double: Pressure value
 */
double Read_Pressure_Sensor() {
 8002e54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e56:	b093      	sub	sp, #76	; 0x4c
 8002e58:	af00      	add	r7, sp, #0
	uint16_t dig_value_T1 = Read_Sensor_16_unsigned(0x88, (0x76 << 1));
 8002e5a:	263e      	movs	r6, #62	; 0x3e
 8002e5c:	2508      	movs	r5, #8
 8002e5e:	197b      	adds	r3, r7, r5
 8002e60:	199c      	adds	r4, r3, r6
 8002e62:	21ec      	movs	r1, #236	; 0xec
 8002e64:	2088      	movs	r0, #136	; 0x88
 8002e66:	f7ff fd0d 	bl	8002884 <Read_Sensor_16_unsigned>
 8002e6a:	0003      	movs	r3, r0
 8002e6c:	8023      	strh	r3, [r4, #0]
	int16_t dig_value_T2 = Read_Sensor_16_signed(0x8A, (0x76 << 1));
 8002e6e:	233c      	movs	r3, #60	; 0x3c
 8002e70:	197a      	adds	r2, r7, r5
 8002e72:	18d4      	adds	r4, r2, r3
 8002e74:	21ec      	movs	r1, #236	; 0xec
 8002e76:	208a      	movs	r0, #138	; 0x8a
 8002e78:	f7ff fd6a 	bl	8002950 <Read_Sensor_16_signed>
 8002e7c:	0003      	movs	r3, r0
 8002e7e:	8023      	strh	r3, [r4, #0]
	int16_t dig_value_T3 = Read_Sensor_16_signed(0x8C, (0x76 << 1));
 8002e80:	223a      	movs	r2, #58	; 0x3a
 8002e82:	197b      	adds	r3, r7, r5
 8002e84:	189c      	adds	r4, r3, r2
 8002e86:	21ec      	movs	r1, #236	; 0xec
 8002e88:	208c      	movs	r0, #140	; 0x8c
 8002e8a:	f7ff fd61 	bl	8002950 <Read_Sensor_16_signed>
 8002e8e:	0003      	movs	r3, r0
 8002e90:	8023      	strh	r3, [r4, #0]
	uint16_t dig_value_P1 = Read_Sensor_16_unsigned(0x8E, (0x76 << 1));
 8002e92:	2138      	movs	r1, #56	; 0x38
 8002e94:	197b      	adds	r3, r7, r5
 8002e96:	185c      	adds	r4, r3, r1
 8002e98:	21ec      	movs	r1, #236	; 0xec
 8002e9a:	208e      	movs	r0, #142	; 0x8e
 8002e9c:	f7ff fcf2 	bl	8002884 <Read_Sensor_16_unsigned>
 8002ea0:	0003      	movs	r3, r0
 8002ea2:	8023      	strh	r3, [r4, #0]
	int16_t dig_value_P2 = Read_Sensor_16_signed(0x90, (0x76 << 1));
 8002ea4:	2036      	movs	r0, #54	; 0x36
 8002ea6:	002b      	movs	r3, r5
 8002ea8:	18fa      	adds	r2, r7, r3
 8002eaa:	1814      	adds	r4, r2, r0
 8002eac:	21ec      	movs	r1, #236	; 0xec
 8002eae:	2090      	movs	r0, #144	; 0x90
 8002eb0:	f7ff fd4e 	bl	8002950 <Read_Sensor_16_signed>
 8002eb4:	0003      	movs	r3, r0
 8002eb6:	8023      	strh	r3, [r4, #0]
	int16_t dig_value_P3 = Read_Sensor_16_signed(0x92, (0x76 << 1));
 8002eb8:	2434      	movs	r4, #52	; 0x34
 8002eba:	2208      	movs	r2, #8
 8002ebc:	4694      	mov	ip, r2
 8002ebe:	44bc      	add	ip, r7
 8002ec0:	4464      	add	r4, ip
 8002ec2:	21ec      	movs	r1, #236	; 0xec
 8002ec4:	2092      	movs	r0, #146	; 0x92
 8002ec6:	f7ff fd43 	bl	8002950 <Read_Sensor_16_signed>
 8002eca:	0003      	movs	r3, r0
 8002ecc:	8023      	strh	r3, [r4, #0]
	int16_t dig_value_P4 = Read_Sensor_16_signed(0x94, (0x76 << 1));
 8002ece:	2532      	movs	r5, #50	; 0x32
 8002ed0:	2308      	movs	r3, #8
 8002ed2:	18fa      	adds	r2, r7, r3
 8002ed4:	1954      	adds	r4, r2, r5
 8002ed6:	21ec      	movs	r1, #236	; 0xec
 8002ed8:	2094      	movs	r0, #148	; 0x94
 8002eda:	f7ff fd39 	bl	8002950 <Read_Sensor_16_signed>
 8002ede:	0003      	movs	r3, r0
 8002ee0:	8023      	strh	r3, [r4, #0]
	int16_t dig_value_P5 = Read_Sensor_16_signed(0x96, (0x76 << 1));
 8002ee2:	2530      	movs	r5, #48	; 0x30
 8002ee4:	2308      	movs	r3, #8
 8002ee6:	18fa      	adds	r2, r7, r3
 8002ee8:	1954      	adds	r4, r2, r5
 8002eea:	21ec      	movs	r1, #236	; 0xec
 8002eec:	2096      	movs	r0, #150	; 0x96
 8002eee:	f7ff fd2f 	bl	8002950 <Read_Sensor_16_signed>
 8002ef2:	0003      	movs	r3, r0
 8002ef4:	8023      	strh	r3, [r4, #0]
	int16_t dig_value_P6 = Read_Sensor_16_signed(0x98, (0x76 << 1));
 8002ef6:	212e      	movs	r1, #46	; 0x2e
 8002ef8:	2508      	movs	r5, #8
 8002efa:	197b      	adds	r3, r7, r5
 8002efc:	185c      	adds	r4, r3, r1
 8002efe:	21ec      	movs	r1, #236	; 0xec
 8002f00:	2098      	movs	r0, #152	; 0x98
 8002f02:	f7ff fd25 	bl	8002950 <Read_Sensor_16_signed>
 8002f06:	0003      	movs	r3, r0
 8002f08:	8023      	strh	r3, [r4, #0]
	int16_t dig_value_P7 = Read_Sensor_16_signed(0x9A, (0x76 << 1));
 8002f0a:	202c      	movs	r0, #44	; 0x2c
 8002f0c:	002b      	movs	r3, r5
 8002f0e:	18fa      	adds	r2, r7, r3
 8002f10:	1814      	adds	r4, r2, r0
 8002f12:	21ec      	movs	r1, #236	; 0xec
 8002f14:	209a      	movs	r0, #154	; 0x9a
 8002f16:	f7ff fd1b 	bl	8002950 <Read_Sensor_16_signed>
 8002f1a:	0003      	movs	r3, r0
 8002f1c:	8023      	strh	r3, [r4, #0]
	int16_t dig_value_P8 = Read_Sensor_16_signed(0x9C, (0x76 << 1));
 8002f1e:	242a      	movs	r4, #42	; 0x2a
 8002f20:	2208      	movs	r2, #8
 8002f22:	4694      	mov	ip, r2
 8002f24:	44bc      	add	ip, r7
 8002f26:	4464      	add	r4, ip
 8002f28:	21ec      	movs	r1, #236	; 0xec
 8002f2a:	209c      	movs	r0, #156	; 0x9c
 8002f2c:	f7ff fd10 	bl	8002950 <Read_Sensor_16_signed>
 8002f30:	0003      	movs	r3, r0
 8002f32:	8023      	strh	r3, [r4, #0]
	int16_t dig_value_P9 = Read_Sensor_16_signed(0x9E, (0x76 << 1));
 8002f34:	2528      	movs	r5, #40	; 0x28
 8002f36:	2308      	movs	r3, #8
 8002f38:	18fa      	adds	r2, r7, r3
 8002f3a:	1954      	adds	r4, r2, r5
 8002f3c:	21ec      	movs	r1, #236	; 0xec
 8002f3e:	209e      	movs	r0, #158	; 0x9e
 8002f40:	f7ff fd06 	bl	8002950 <Read_Sensor_16_signed>
 8002f44:	0003      	movs	r3, r0
 8002f46:	8023      	strh	r3, [r4, #0]
	int value1 = Read_Sensor_20(0xF7, (0x76 << 1));
 8002f48:	21ec      	movs	r1, #236	; 0xec
 8002f4a:	20f7      	movs	r0, #247	; 0xf7
 8002f4c:	f7ff fd68 	bl	8002a20 <Read_Sensor_20>
 8002f50:	0003      	movs	r3, r0
 8002f52:	62fb      	str	r3, [r7, #44]	; 0x2c
	int value2 = Read_Sensor_20(0xF, (0x76 << 1));
 8002f54:	21ec      	movs	r1, #236	; 0xec
 8002f56:	200f      	movs	r0, #15
 8002f58:	f7ff fd62 	bl	8002a20 <Read_Sensor_20>
 8002f5c:	0003      	movs	r3, r0
 8002f5e:	62bb      	str	r3, [r7, #40]	; 0x28

	double var1 = ((value1 / 16384.0) - (dig_value_T1 / 1024.0)) * dig_value_T2;
 8002f60:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002f62:	f7fe ffc9 	bl	8001ef8 <__aeabi_i2d>
 8002f66:	2200      	movs	r2, #0
 8002f68:	4bf1      	ldr	r3, [pc, #964]	; (8003330 <Read_Pressure_Sensor+0x4dc>)
 8002f6a:	f7fd fdaf 	bl	8000acc <__aeabi_ddiv>
 8002f6e:	0003      	movs	r3, r0
 8002f70:	000c      	movs	r4, r1
 8002f72:	0025      	movs	r5, r4
 8002f74:	001c      	movs	r4, r3
 8002f76:	2308      	movs	r3, #8
 8002f78:	18fb      	adds	r3, r7, r3
 8002f7a:	199b      	adds	r3, r3, r6
 8002f7c:	881b      	ldrh	r3, [r3, #0]
 8002f7e:	0018      	movs	r0, r3
 8002f80:	f7fe ffba 	bl	8001ef8 <__aeabi_i2d>
 8002f84:	2200      	movs	r2, #0
 8002f86:	4beb      	ldr	r3, [pc, #940]	; (8003334 <Read_Pressure_Sensor+0x4e0>)
 8002f88:	f7fd fda0 	bl	8000acc <__aeabi_ddiv>
 8002f8c:	0002      	movs	r2, r0
 8002f8e:	000b      	movs	r3, r1
 8002f90:	0020      	movs	r0, r4
 8002f92:	0029      	movs	r1, r5
 8002f94:	f7fe fc16 	bl	80017c4 <__aeabi_dsub>
 8002f98:	0003      	movs	r3, r0
 8002f9a:	000c      	movs	r4, r1
 8002f9c:	0025      	movs	r5, r4
 8002f9e:	001c      	movs	r4, r3
 8002fa0:	233c      	movs	r3, #60	; 0x3c
 8002fa2:	2208      	movs	r2, #8
 8002fa4:	4694      	mov	ip, r2
 8002fa6:	44bc      	add	ip, r7
 8002fa8:	4463      	add	r3, ip
 8002faa:	2200      	movs	r2, #0
 8002fac:	5e9b      	ldrsh	r3, [r3, r2]
 8002fae:	0018      	movs	r0, r3
 8002fb0:	f7fe ffa2 	bl	8001ef8 <__aeabi_i2d>
 8002fb4:	0002      	movs	r2, r0
 8002fb6:	000b      	movs	r3, r1
 8002fb8:	0020      	movs	r0, r4
 8002fba:	0029      	movs	r1, r5
 8002fbc:	f7fe f990 	bl	80012e0 <__aeabi_dmul>
 8002fc0:	0003      	movs	r3, r0
 8002fc2:	000c      	movs	r4, r1
 8002fc4:	623b      	str	r3, [r7, #32]
 8002fc6:	627c      	str	r4, [r7, #36]	; 0x24
	double var2 = ((value1 / 131072.0) - (dig_value_T1 / 8192.0))
 8002fc8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002fca:	f7fe ff95 	bl	8001ef8 <__aeabi_i2d>
 8002fce:	2200      	movs	r2, #0
 8002fd0:	2382      	movs	r3, #130	; 0x82
 8002fd2:	05db      	lsls	r3, r3, #23
 8002fd4:	f7fd fd7a 	bl	8000acc <__aeabi_ddiv>
 8002fd8:	0003      	movs	r3, r0
 8002fda:	000c      	movs	r4, r1
 8002fdc:	0025      	movs	r5, r4
 8002fde:	001c      	movs	r4, r3
 8002fe0:	2308      	movs	r3, #8
 8002fe2:	18fa      	adds	r2, r7, r3
 8002fe4:	1993      	adds	r3, r2, r6
 8002fe6:	881b      	ldrh	r3, [r3, #0]
 8002fe8:	0018      	movs	r0, r3
 8002fea:	f7fe ff85 	bl	8001ef8 <__aeabi_i2d>
 8002fee:	2200      	movs	r2, #0
 8002ff0:	4bd1      	ldr	r3, [pc, #836]	; (8003338 <Read_Pressure_Sensor+0x4e4>)
 8002ff2:	f7fd fd6b 	bl	8000acc <__aeabi_ddiv>
 8002ff6:	0002      	movs	r2, r0
 8002ff8:	000b      	movs	r3, r1
 8002ffa:	0020      	movs	r0, r4
 8002ffc:	0029      	movs	r1, r5
 8002ffe:	f7fe fbe1 	bl	80017c4 <__aeabi_dsub>
 8003002:	0003      	movs	r3, r0
 8003004:	000c      	movs	r4, r1
 8003006:	0025      	movs	r5, r4
 8003008:	001c      	movs	r4, r3
			* ((value1 / 131072.0) - (dig_value_T1 / 8192.0)) * dig_value_T3;
 800300a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800300c:	f7fe ff74 	bl	8001ef8 <__aeabi_i2d>
 8003010:	2200      	movs	r2, #0
 8003012:	2382      	movs	r3, #130	; 0x82
 8003014:	05db      	lsls	r3, r3, #23
 8003016:	f7fd fd59 	bl	8000acc <__aeabi_ddiv>
 800301a:	0002      	movs	r2, r0
 800301c:	000b      	movs	r3, r1
 800301e:	603a      	str	r2, [r7, #0]
 8003020:	607b      	str	r3, [r7, #4]
 8003022:	2308      	movs	r3, #8
 8003024:	18fa      	adds	r2, r7, r3
 8003026:	1993      	adds	r3, r2, r6
 8003028:	881b      	ldrh	r3, [r3, #0]
 800302a:	0018      	movs	r0, r3
 800302c:	f7fe ff64 	bl	8001ef8 <__aeabi_i2d>
 8003030:	2200      	movs	r2, #0
 8003032:	4bc1      	ldr	r3, [pc, #772]	; (8003338 <Read_Pressure_Sensor+0x4e4>)
 8003034:	f7fd fd4a 	bl	8000acc <__aeabi_ddiv>
 8003038:	0002      	movs	r2, r0
 800303a:	000b      	movs	r3, r1
 800303c:	6838      	ldr	r0, [r7, #0]
 800303e:	6879      	ldr	r1, [r7, #4]
 8003040:	f7fe fbc0 	bl	80017c4 <__aeabi_dsub>
 8003044:	0002      	movs	r2, r0
 8003046:	000b      	movs	r3, r1
 8003048:	0020      	movs	r0, r4
 800304a:	0029      	movs	r1, r5
 800304c:	f7fe f948 	bl	80012e0 <__aeabi_dmul>
 8003050:	0003      	movs	r3, r0
 8003052:	000c      	movs	r4, r1
 8003054:	0025      	movs	r5, r4
 8003056:	001c      	movs	r4, r3
 8003058:	223a      	movs	r2, #58	; 0x3a
 800305a:	2608      	movs	r6, #8
 800305c:	19b9      	adds	r1, r7, r6
 800305e:	188b      	adds	r3, r1, r2
 8003060:	2200      	movs	r2, #0
 8003062:	5e9b      	ldrsh	r3, [r3, r2]
 8003064:	0018      	movs	r0, r3
 8003066:	f7fe ff47 	bl	8001ef8 <__aeabi_i2d>
 800306a:	0002      	movs	r2, r0
 800306c:	000b      	movs	r3, r1
	double var2 = ((value1 / 131072.0) - (dig_value_T1 / 8192.0))
 800306e:	0020      	movs	r0, r4
 8003070:	0029      	movs	r1, r5
 8003072:	f7fe f935 	bl	80012e0 <__aeabi_dmul>
 8003076:	0003      	movs	r3, r0
 8003078:	000c      	movs	r4, r1
 800307a:	61bb      	str	r3, [r7, #24]
 800307c:	61fc      	str	r4, [r7, #28]
	//double T= (var1+var2)/5120.0;
	double var3 = var1 + var2;
 800307e:	69ba      	ldr	r2, [r7, #24]
 8003080:	69fb      	ldr	r3, [r7, #28]
 8003082:	6a38      	ldr	r0, [r7, #32]
 8003084:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003086:	f7fd fa05 	bl	8000494 <__aeabi_dadd>
 800308a:	0003      	movs	r3, r0
 800308c:	000c      	movs	r4, r1
 800308e:	613b      	str	r3, [r7, #16]
 8003090:	617c      	str	r4, [r7, #20]

	var1 = (var3 / 2.0) - 64000.0;
 8003092:	2200      	movs	r2, #0
 8003094:	2380      	movs	r3, #128	; 0x80
 8003096:	05db      	lsls	r3, r3, #23
 8003098:	6938      	ldr	r0, [r7, #16]
 800309a:	6979      	ldr	r1, [r7, #20]
 800309c:	f7fd fd16 	bl	8000acc <__aeabi_ddiv>
 80030a0:	0003      	movs	r3, r0
 80030a2:	000c      	movs	r4, r1
 80030a4:	0018      	movs	r0, r3
 80030a6:	0021      	movs	r1, r4
 80030a8:	2200      	movs	r2, #0
 80030aa:	4ba4      	ldr	r3, [pc, #656]	; (800333c <Read_Pressure_Sensor+0x4e8>)
 80030ac:	f7fe fb8a 	bl	80017c4 <__aeabi_dsub>
 80030b0:	0003      	movs	r3, r0
 80030b2:	000c      	movs	r4, r1
 80030b4:	623b      	str	r3, [r7, #32]
 80030b6:	627c      	str	r4, [r7, #36]	; 0x24
	var2 = var1 * var1 * dig_value_P6 / 32768.0;
 80030b8:	6a3a      	ldr	r2, [r7, #32]
 80030ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030bc:	6a38      	ldr	r0, [r7, #32]
 80030be:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80030c0:	f7fe f90e 	bl	80012e0 <__aeabi_dmul>
 80030c4:	0003      	movs	r3, r0
 80030c6:	000c      	movs	r4, r1
 80030c8:	0025      	movs	r5, r4
 80030ca:	001c      	movs	r4, r3
 80030cc:	262e      	movs	r6, #46	; 0x2e
 80030ce:	2308      	movs	r3, #8
 80030d0:	18fa      	adds	r2, r7, r3
 80030d2:	1993      	adds	r3, r2, r6
 80030d4:	2600      	movs	r6, #0
 80030d6:	5f9b      	ldrsh	r3, [r3, r6]
 80030d8:	0018      	movs	r0, r3
 80030da:	f7fe ff0d 	bl	8001ef8 <__aeabi_i2d>
 80030de:	0002      	movs	r2, r0
 80030e0:	000b      	movs	r3, r1
 80030e2:	0020      	movs	r0, r4
 80030e4:	0029      	movs	r1, r5
 80030e6:	f7fe f8fb 	bl	80012e0 <__aeabi_dmul>
 80030ea:	0003      	movs	r3, r0
 80030ec:	000c      	movs	r4, r1
 80030ee:	0018      	movs	r0, r3
 80030f0:	0021      	movs	r1, r4
 80030f2:	2200      	movs	r2, #0
 80030f4:	4b92      	ldr	r3, [pc, #584]	; (8003340 <Read_Pressure_Sensor+0x4ec>)
 80030f6:	f7fd fce9 	bl	8000acc <__aeabi_ddiv>
 80030fa:	0003      	movs	r3, r0
 80030fc:	000c      	movs	r4, r1
 80030fe:	61bb      	str	r3, [r7, #24]
 8003100:	61fc      	str	r4, [r7, #28]
	var2 = var2 + var1 * dig_value_P5 * 2.0;
 8003102:	2230      	movs	r2, #48	; 0x30
 8003104:	2608      	movs	r6, #8
 8003106:	19bb      	adds	r3, r7, r6
 8003108:	189b      	adds	r3, r3, r2
 800310a:	2200      	movs	r2, #0
 800310c:	5e9b      	ldrsh	r3, [r3, r2]
 800310e:	0018      	movs	r0, r3
 8003110:	f7fe fef2 	bl	8001ef8 <__aeabi_i2d>
 8003114:	6a3a      	ldr	r2, [r7, #32]
 8003116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003118:	f7fe f8e2 	bl	80012e0 <__aeabi_dmul>
 800311c:	0003      	movs	r3, r0
 800311e:	000c      	movs	r4, r1
 8003120:	0018      	movs	r0, r3
 8003122:	0021      	movs	r1, r4
 8003124:	0002      	movs	r2, r0
 8003126:	000b      	movs	r3, r1
 8003128:	f7fd f9b4 	bl	8000494 <__aeabi_dadd>
 800312c:	0003      	movs	r3, r0
 800312e:	000c      	movs	r4, r1
 8003130:	001a      	movs	r2, r3
 8003132:	0023      	movs	r3, r4
 8003134:	69b8      	ldr	r0, [r7, #24]
 8003136:	69f9      	ldr	r1, [r7, #28]
 8003138:	f7fd f9ac 	bl	8000494 <__aeabi_dadd>
 800313c:	0003      	movs	r3, r0
 800313e:	000c      	movs	r4, r1
 8003140:	61bb      	str	r3, [r7, #24]
 8003142:	61fc      	str	r4, [r7, #28]
	var2 = (var2 / 4.0) + (dig_value_P4 * 65536.0);
 8003144:	2200      	movs	r2, #0
 8003146:	4b7f      	ldr	r3, [pc, #508]	; (8003344 <Read_Pressure_Sensor+0x4f0>)
 8003148:	69b8      	ldr	r0, [r7, #24]
 800314a:	69f9      	ldr	r1, [r7, #28]
 800314c:	f7fd fcbe 	bl	8000acc <__aeabi_ddiv>
 8003150:	0003      	movs	r3, r0
 8003152:	000c      	movs	r4, r1
 8003154:	0025      	movs	r5, r4
 8003156:	001c      	movs	r4, r3
 8003158:	2332      	movs	r3, #50	; 0x32
 800315a:	2208      	movs	r2, #8
 800315c:	4694      	mov	ip, r2
 800315e:	44bc      	add	ip, r7
 8003160:	4463      	add	r3, ip
 8003162:	2200      	movs	r2, #0
 8003164:	5e9b      	ldrsh	r3, [r3, r2]
 8003166:	0018      	movs	r0, r3
 8003168:	f7fe fec6 	bl	8001ef8 <__aeabi_i2d>
 800316c:	2200      	movs	r2, #0
 800316e:	4b76      	ldr	r3, [pc, #472]	; (8003348 <Read_Pressure_Sensor+0x4f4>)
 8003170:	f7fe f8b6 	bl	80012e0 <__aeabi_dmul>
 8003174:	0002      	movs	r2, r0
 8003176:	000b      	movs	r3, r1
 8003178:	0020      	movs	r0, r4
 800317a:	0029      	movs	r1, r5
 800317c:	f7fd f98a 	bl	8000494 <__aeabi_dadd>
 8003180:	0003      	movs	r3, r0
 8003182:	000c      	movs	r4, r1
 8003184:	61bb      	str	r3, [r7, #24]
 8003186:	61fc      	str	r4, [r7, #28]
	var1 = (dig_value_P3 * var1 * var1 / 524288.0 + dig_value_P2 * var1)
 8003188:	2434      	movs	r4, #52	; 0x34
 800318a:	19bb      	adds	r3, r7, r6
 800318c:	191b      	adds	r3, r3, r4
 800318e:	2200      	movs	r2, #0
 8003190:	5e9b      	ldrsh	r3, [r3, r2]
 8003192:	0018      	movs	r0, r3
 8003194:	f7fe feb0 	bl	8001ef8 <__aeabi_i2d>
 8003198:	6a3a      	ldr	r2, [r7, #32]
 800319a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800319c:	f7fe f8a0 	bl	80012e0 <__aeabi_dmul>
 80031a0:	0003      	movs	r3, r0
 80031a2:	000c      	movs	r4, r1
 80031a4:	0018      	movs	r0, r3
 80031a6:	0021      	movs	r1, r4
 80031a8:	6a3a      	ldr	r2, [r7, #32]
 80031aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ac:	f7fe f898 	bl	80012e0 <__aeabi_dmul>
 80031b0:	0003      	movs	r3, r0
 80031b2:	000c      	movs	r4, r1
 80031b4:	0018      	movs	r0, r3
 80031b6:	0021      	movs	r1, r4
 80031b8:	2200      	movs	r2, #0
 80031ba:	4b64      	ldr	r3, [pc, #400]	; (800334c <Read_Pressure_Sensor+0x4f8>)
 80031bc:	f7fd fc86 	bl	8000acc <__aeabi_ddiv>
 80031c0:	0003      	movs	r3, r0
 80031c2:	000c      	movs	r4, r1
 80031c4:	0025      	movs	r5, r4
 80031c6:	001c      	movs	r4, r3
 80031c8:	2036      	movs	r0, #54	; 0x36
 80031ca:	19bb      	adds	r3, r7, r6
 80031cc:	181b      	adds	r3, r3, r0
 80031ce:	2200      	movs	r2, #0
 80031d0:	5e9b      	ldrsh	r3, [r3, r2]
 80031d2:	0018      	movs	r0, r3
 80031d4:	f7fe fe90 	bl	8001ef8 <__aeabi_i2d>
 80031d8:	6a3a      	ldr	r2, [r7, #32]
 80031da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031dc:	f7fe f880 	bl	80012e0 <__aeabi_dmul>
 80031e0:	0002      	movs	r2, r0
 80031e2:	000b      	movs	r3, r1
 80031e4:	0020      	movs	r0, r4
 80031e6:	0029      	movs	r1, r5
 80031e8:	f7fd f954 	bl	8000494 <__aeabi_dadd>
 80031ec:	0003      	movs	r3, r0
 80031ee:	000c      	movs	r4, r1
 80031f0:	0018      	movs	r0, r3
 80031f2:	0021      	movs	r1, r4
 80031f4:	2200      	movs	r2, #0
 80031f6:	4b55      	ldr	r3, [pc, #340]	; (800334c <Read_Pressure_Sensor+0x4f8>)
 80031f8:	f7fd fc68 	bl	8000acc <__aeabi_ddiv>
 80031fc:	0003      	movs	r3, r0
 80031fe:	000c      	movs	r4, r1
 8003200:	623b      	str	r3, [r7, #32]
 8003202:	627c      	str	r4, [r7, #36]	; 0x24
			/ 524288.0;
	var1 = (1.0 + var1 / 32768) * dig_value_P1;
 8003204:	2200      	movs	r2, #0
 8003206:	4b4e      	ldr	r3, [pc, #312]	; (8003340 <Read_Pressure_Sensor+0x4ec>)
 8003208:	6a38      	ldr	r0, [r7, #32]
 800320a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800320c:	f7fd fc5e 	bl	8000acc <__aeabi_ddiv>
 8003210:	0003      	movs	r3, r0
 8003212:	000c      	movs	r4, r1
 8003214:	0018      	movs	r0, r3
 8003216:	0021      	movs	r1, r4
 8003218:	2200      	movs	r2, #0
 800321a:	4b4d      	ldr	r3, [pc, #308]	; (8003350 <Read_Pressure_Sensor+0x4fc>)
 800321c:	f7fd f93a 	bl	8000494 <__aeabi_dadd>
 8003220:	0003      	movs	r3, r0
 8003222:	000c      	movs	r4, r1
 8003224:	0025      	movs	r5, r4
 8003226:	001c      	movs	r4, r3
 8003228:	2138      	movs	r1, #56	; 0x38
 800322a:	19bb      	adds	r3, r7, r6
 800322c:	185b      	adds	r3, r3, r1
 800322e:	881b      	ldrh	r3, [r3, #0]
 8003230:	0018      	movs	r0, r3
 8003232:	f7fe fe61 	bl	8001ef8 <__aeabi_i2d>
 8003236:	0002      	movs	r2, r0
 8003238:	000b      	movs	r3, r1
 800323a:	0020      	movs	r0, r4
 800323c:	0029      	movs	r1, r5
 800323e:	f7fe f84f 	bl	80012e0 <__aeabi_dmul>
 8003242:	0003      	movs	r3, r0
 8003244:	000c      	movs	r4, r1
 8003246:	623b      	str	r3, [r7, #32]
 8003248:	627c      	str	r4, [r7, #36]	; 0x24
	double P = 1048576 - value2;
 800324a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800324c:	2280      	movs	r2, #128	; 0x80
 800324e:	0352      	lsls	r2, r2, #13
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	0018      	movs	r0, r3
 8003254:	f7fe fe50 	bl	8001ef8 <__aeabi_i2d>
 8003258:	0003      	movs	r3, r0
 800325a:	000c      	movs	r4, r1
 800325c:	60bb      	str	r3, [r7, #8]
 800325e:	60fc      	str	r4, [r7, #12]
	P = (P - (var2 / 4096)) * 6250 / var1;
 8003260:	2200      	movs	r2, #0
 8003262:	4b3c      	ldr	r3, [pc, #240]	; (8003354 <Read_Pressure_Sensor+0x500>)
 8003264:	69b8      	ldr	r0, [r7, #24]
 8003266:	69f9      	ldr	r1, [r7, #28]
 8003268:	f7fd fc30 	bl	8000acc <__aeabi_ddiv>
 800326c:	0003      	movs	r3, r0
 800326e:	000c      	movs	r4, r1
 8003270:	001a      	movs	r2, r3
 8003272:	0023      	movs	r3, r4
 8003274:	68b8      	ldr	r0, [r7, #8]
 8003276:	68f9      	ldr	r1, [r7, #12]
 8003278:	f7fe faa4 	bl	80017c4 <__aeabi_dsub>
 800327c:	0003      	movs	r3, r0
 800327e:	000c      	movs	r4, r1
 8003280:	0018      	movs	r0, r3
 8003282:	0021      	movs	r1, r4
 8003284:	2200      	movs	r2, #0
 8003286:	4b34      	ldr	r3, [pc, #208]	; (8003358 <Read_Pressure_Sensor+0x504>)
 8003288:	f7fe f82a 	bl	80012e0 <__aeabi_dmul>
 800328c:	0003      	movs	r3, r0
 800328e:	000c      	movs	r4, r1
 8003290:	0018      	movs	r0, r3
 8003292:	0021      	movs	r1, r4
 8003294:	6a3a      	ldr	r2, [r7, #32]
 8003296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003298:	f7fd fc18 	bl	8000acc <__aeabi_ddiv>
 800329c:	0003      	movs	r3, r0
 800329e:	000c      	movs	r4, r1
 80032a0:	60bb      	str	r3, [r7, #8]
 80032a2:	60fc      	str	r4, [r7, #12]
	var1 = dig_value_P9 * P * P / 2147483648.0;
 80032a4:	2528      	movs	r5, #40	; 0x28
 80032a6:	19bb      	adds	r3, r7, r6
 80032a8:	195b      	adds	r3, r3, r5
 80032aa:	2200      	movs	r2, #0
 80032ac:	5e9b      	ldrsh	r3, [r3, r2]
 80032ae:	0018      	movs	r0, r3
 80032b0:	f7fe fe22 	bl	8001ef8 <__aeabi_i2d>
 80032b4:	68ba      	ldr	r2, [r7, #8]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	f7fe f812 	bl	80012e0 <__aeabi_dmul>
 80032bc:	0003      	movs	r3, r0
 80032be:	000c      	movs	r4, r1
 80032c0:	0018      	movs	r0, r3
 80032c2:	0021      	movs	r1, r4
 80032c4:	68ba      	ldr	r2, [r7, #8]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	f7fe f80a 	bl	80012e0 <__aeabi_dmul>
 80032cc:	0003      	movs	r3, r0
 80032ce:	000c      	movs	r4, r1
 80032d0:	0018      	movs	r0, r3
 80032d2:	0021      	movs	r1, r4
 80032d4:	2200      	movs	r2, #0
 80032d6:	4b21      	ldr	r3, [pc, #132]	; (800335c <Read_Pressure_Sensor+0x508>)
 80032d8:	f7fd fbf8 	bl	8000acc <__aeabi_ddiv>
 80032dc:	0003      	movs	r3, r0
 80032de:	000c      	movs	r4, r1
 80032e0:	623b      	str	r3, [r7, #32]
 80032e2:	627c      	str	r4, [r7, #36]	; 0x24
	var2 = P * dig_value_P8 / 32768;
 80032e4:	242a      	movs	r4, #42	; 0x2a
 80032e6:	19bb      	adds	r3, r7, r6
 80032e8:	191b      	adds	r3, r3, r4
 80032ea:	2200      	movs	r2, #0
 80032ec:	5e9b      	ldrsh	r3, [r3, r2]
 80032ee:	0018      	movs	r0, r3
 80032f0:	f7fe fe02 	bl	8001ef8 <__aeabi_i2d>
 80032f4:	68ba      	ldr	r2, [r7, #8]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	f7fd fff2 	bl	80012e0 <__aeabi_dmul>
 80032fc:	0003      	movs	r3, r0
 80032fe:	000c      	movs	r4, r1
 8003300:	0018      	movs	r0, r3
 8003302:	0021      	movs	r1, r4
 8003304:	2200      	movs	r2, #0
 8003306:	4b0e      	ldr	r3, [pc, #56]	; (8003340 <Read_Pressure_Sensor+0x4ec>)
 8003308:	f7fd fbe0 	bl	8000acc <__aeabi_ddiv>
 800330c:	0003      	movs	r3, r0
 800330e:	000c      	movs	r4, r1
 8003310:	61bb      	str	r3, [r7, #24]
 8003312:	61fc      	str	r4, [r7, #28]
	P = P + (var1 + var2 + dig_value_P7) / 16;
 8003314:	69ba      	ldr	r2, [r7, #24]
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	6a38      	ldr	r0, [r7, #32]
 800331a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800331c:	f7fd f8ba 	bl	8000494 <__aeabi_dadd>
 8003320:	0003      	movs	r3, r0
 8003322:	000c      	movs	r4, r1
 8003324:	0025      	movs	r5, r4
 8003326:	001c      	movs	r4, r3
 8003328:	202c      	movs	r0, #44	; 0x2c
 800332a:	19bb      	adds	r3, r7, r6
 800332c:	181b      	adds	r3, r3, r0
 800332e:	e017      	b.n	8003360 <Read_Pressure_Sensor+0x50c>
 8003330:	40d00000 	.word	0x40d00000
 8003334:	40900000 	.word	0x40900000
 8003338:	40c00000 	.word	0x40c00000
 800333c:	40ef4000 	.word	0x40ef4000
 8003340:	40e00000 	.word	0x40e00000
 8003344:	40100000 	.word	0x40100000
 8003348:	40f00000 	.word	0x40f00000
 800334c:	41200000 	.word	0x41200000
 8003350:	3ff00000 	.word	0x3ff00000
 8003354:	40b00000 	.word	0x40b00000
 8003358:	40b86a00 	.word	0x40b86a00
 800335c:	41e00000 	.word	0x41e00000
 8003360:	2200      	movs	r2, #0
 8003362:	5e9b      	ldrsh	r3, [r3, r2]
 8003364:	0018      	movs	r0, r3
 8003366:	f7fe fdc7 	bl	8001ef8 <__aeabi_i2d>
 800336a:	0002      	movs	r2, r0
 800336c:	000b      	movs	r3, r1
 800336e:	0020      	movs	r0, r4
 8003370:	0029      	movs	r1, r5
 8003372:	f7fd f88f 	bl	8000494 <__aeabi_dadd>
 8003376:	0003      	movs	r3, r0
 8003378:	000c      	movs	r4, r1
 800337a:	0018      	movs	r0, r3
 800337c:	0021      	movs	r1, r4
 800337e:	2200      	movs	r2, #0
 8003380:	4b0a      	ldr	r3, [pc, #40]	; (80033ac <Read_Pressure_Sensor+0x558>)
 8003382:	f7fd fba3 	bl	8000acc <__aeabi_ddiv>
 8003386:	0003      	movs	r3, r0
 8003388:	000c      	movs	r4, r1
 800338a:	001a      	movs	r2, r3
 800338c:	0023      	movs	r3, r4
 800338e:	68b8      	ldr	r0, [r7, #8]
 8003390:	68f9      	ldr	r1, [r7, #12]
 8003392:	f7fd f87f 	bl	8000494 <__aeabi_dadd>
 8003396:	0003      	movs	r3, r0
 8003398:	000c      	movs	r4, r1
 800339a:	60bb      	str	r3, [r7, #8]
 800339c:	60fc      	str	r4, [r7, #12]
	return P;
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	68fc      	ldr	r4, [r7, #12]
}
 80033a2:	0018      	movs	r0, r3
 80033a4:	0021      	movs	r1, r4
 80033a6:	46bd      	mov	sp, r7
 80033a8:	b013      	add	sp, #76	; 0x4c
 80033aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80033ac:	40300000 	.word	0x40300000

080033b0 <Tem_Sensor>:
 *
 * Read the sensor via i2c and calculate the temperature.
 * @param  argument: Not used
 * @retval double: Temperature value
 */
double Tem_Sensor() {
 80033b0:	b590      	push	{r4, r7, lr}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
	double T =
			((175.72 * ((Read_Sensor_16_signed(0xF3, (0x40 << 1)))) / (65536))
 80033b6:	2180      	movs	r1, #128	; 0x80
 80033b8:	20f3      	movs	r0, #243	; 0xf3
 80033ba:	f7ff fac9 	bl	8002950 <Read_Sensor_16_signed>
 80033be:	0003      	movs	r3, r0
 80033c0:	0018      	movs	r0, r3
 80033c2:	f7fe fd99 	bl	8001ef8 <__aeabi_i2d>
 80033c6:	4a0f      	ldr	r2, [pc, #60]	; (8003404 <Tem_Sensor+0x54>)
 80033c8:	4b0f      	ldr	r3, [pc, #60]	; (8003408 <Tem_Sensor+0x58>)
 80033ca:	f7fd ff89 	bl	80012e0 <__aeabi_dmul>
 80033ce:	0003      	movs	r3, r0
 80033d0:	000c      	movs	r4, r1
 80033d2:	0018      	movs	r0, r3
 80033d4:	0021      	movs	r1, r4
 80033d6:	2200      	movs	r2, #0
 80033d8:	4b0c      	ldr	r3, [pc, #48]	; (800340c <Tem_Sensor+0x5c>)
 80033da:	f7fd fb77 	bl	8000acc <__aeabi_ddiv>
 80033de:	0003      	movs	r3, r0
 80033e0:	000c      	movs	r4, r1
 80033e2:	0018      	movs	r0, r3
 80033e4:	0021      	movs	r1, r4
	double T =
 80033e6:	4a0a      	ldr	r2, [pc, #40]	; (8003410 <Tem_Sensor+0x60>)
 80033e8:	4b0a      	ldr	r3, [pc, #40]	; (8003414 <Tem_Sensor+0x64>)
 80033ea:	f7fe f9eb 	bl	80017c4 <__aeabi_dsub>
 80033ee:	0003      	movs	r3, r0
 80033f0:	000c      	movs	r4, r1
 80033f2:	603b      	str	r3, [r7, #0]
 80033f4:	607c      	str	r4, [r7, #4]
					- 46.85);
	return T;
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	687c      	ldr	r4, [r7, #4]
}
 80033fa:	0018      	movs	r0, r3
 80033fc:	0021      	movs	r1, r4
 80033fe:	46bd      	mov	sp, r7
 8003400:	b003      	add	sp, #12
 8003402:	bd90      	pop	{r4, r7, pc}
 8003404:	3d70a3d7 	.word	0x3d70a3d7
 8003408:	4065f70a 	.word	0x4065f70a
 800340c:	40f00000 	.word	0x40f00000
 8003410:	cccccccd 	.word	0xcccccccd
 8003414:	40476ccc 	.word	0x40476ccc

08003418 <Hum_Sensor>:
 *
 * Read the sensor via i2c and calculate the humidity.
 * @param  argument: Not used
 * @retval double: humidity value
 */
double Hum_Sensor() {
 8003418:	b590      	push	{r4, r7, lr}
 800341a:	b083      	sub	sp, #12
 800341c:	af00      	add	r7, sp, #0
	double H = (((125 * (Read_Sensor_16_unsigned(0xF5, (0x40 << 1)))) / 65536)
 800341e:	2180      	movs	r1, #128	; 0x80
 8003420:	20f5      	movs	r0, #245	; 0xf5
 8003422:	f7ff fa2f 	bl	8002884 <Read_Sensor_16_unsigned>
 8003426:	0003      	movs	r3, r0
 8003428:	001a      	movs	r2, r3
 800342a:	0013      	movs	r3, r2
 800342c:	015b      	lsls	r3, r3, #5
 800342e:	1a9b      	subs	r3, r3, r2
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	189b      	adds	r3, r3, r2
 8003434:	2b00      	cmp	r3, #0
 8003436:	da02      	bge.n	800343e <Hum_Sensor+0x26>
 8003438:	4a09      	ldr	r2, [pc, #36]	; (8003460 <Hum_Sensor+0x48>)
 800343a:	4694      	mov	ip, r2
 800343c:	4463      	add	r3, ip
 800343e:	141b      	asrs	r3, r3, #16
			- 6);
 8003440:	3b06      	subs	r3, #6
	double H = (((125 * (Read_Sensor_16_unsigned(0xF5, (0x40 << 1)))) / 65536)
 8003442:	0018      	movs	r0, r3
 8003444:	f7fe fd58 	bl	8001ef8 <__aeabi_i2d>
 8003448:	0003      	movs	r3, r0
 800344a:	000c      	movs	r4, r1
 800344c:	603b      	str	r3, [r7, #0]
 800344e:	607c      	str	r4, [r7, #4]
	return H;
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	687c      	ldr	r4, [r7, #4]
}
 8003454:	0018      	movs	r0, r3
 8003456:	0021      	movs	r1, r4
 8003458:	46bd      	mov	sp, r7
 800345a:	b003      	add	sp, #12
 800345c:	bd90      	pop	{r4, r7, pc}
 800345e:	46c0      	nop			; (mov r8, r8)
 8003460:	0000ffff 	.word	0x0000ffff

08003464 <LUX_Sensor>:
 *
 * Read the LDR via the ADC and calculate the light intensity.
 * @param  argument: Not used
 * @retval double: humidity value
 */
double LUX_Sensor() {
 8003464:	b590      	push	{r4, r7, lr}
 8003466:	b087      	sub	sp, #28
 8003468:	af00      	add	r7, sp, #0
	uint16_t analogValue;
	double returnValue = 0.0;
 800346a:	2300      	movs	r3, #0
 800346c:	2400      	movs	r4, #0
 800346e:	613b      	str	r3, [r7, #16]
 8003470:	617c      	str	r4, [r7, #20]
	double voltage = 0.0;
 8003472:	2300      	movs	r3, #0
 8003474:	2400      	movs	r4, #0
 8003476:	60bb      	str	r3, [r7, #8]
 8003478:	60fc      	str	r4, [r7, #12]

	HAL_ADC_Start(&hadc);
 800347a:	4b24      	ldr	r3, [pc, #144]	; (800350c <LUX_Sensor+0xa8>)
 800347c:	0018      	movs	r0, r3
 800347e:	f001 f8ef 	bl	8004660 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8003482:	2301      	movs	r3, #1
 8003484:	425a      	negs	r2, r3
 8003486:	4b21      	ldr	r3, [pc, #132]	; (800350c <LUX_Sensor+0xa8>)
 8003488:	0011      	movs	r1, r2
 800348a:	0018      	movs	r0, r3
 800348c:	f001 f93c 	bl	8004708 <HAL_ADC_PollForConversion>
	analogValue = HAL_ADC_GetValue(&hadc);
 8003490:	4b1e      	ldr	r3, [pc, #120]	; (800350c <LUX_Sensor+0xa8>)
 8003492:	0018      	movs	r0, r3
 8003494:	f001 f9ca 	bl	800482c <HAL_ADC_GetValue>
 8003498:	0002      	movs	r2, r0
 800349a:	1dbb      	adds	r3, r7, #6
 800349c:	801a      	strh	r2, [r3, #0]

	voltage = 3.3 - (((double) analogValue / 4095) * 3.3);
 800349e:	1dbb      	adds	r3, r7, #6
 80034a0:	881b      	ldrh	r3, [r3, #0]
 80034a2:	0018      	movs	r0, r3
 80034a4:	f7fe fd62 	bl	8001f6c <__aeabi_ui2d>
 80034a8:	2200      	movs	r2, #0
 80034aa:	4b19      	ldr	r3, [pc, #100]	; (8003510 <LUX_Sensor+0xac>)
 80034ac:	f7fd fb0e 	bl	8000acc <__aeabi_ddiv>
 80034b0:	0003      	movs	r3, r0
 80034b2:	000c      	movs	r4, r1
 80034b4:	0018      	movs	r0, r3
 80034b6:	0021      	movs	r1, r4
 80034b8:	4a16      	ldr	r2, [pc, #88]	; (8003514 <LUX_Sensor+0xb0>)
 80034ba:	4b17      	ldr	r3, [pc, #92]	; (8003518 <LUX_Sensor+0xb4>)
 80034bc:	f7fd ff10 	bl	80012e0 <__aeabi_dmul>
 80034c0:	0003      	movs	r3, r0
 80034c2:	000c      	movs	r4, r1
 80034c4:	001a      	movs	r2, r3
 80034c6:	0023      	movs	r3, r4
 80034c8:	4812      	ldr	r0, [pc, #72]	; (8003514 <LUX_Sensor+0xb0>)
 80034ca:	4913      	ldr	r1, [pc, #76]	; (8003518 <LUX_Sensor+0xb4>)
 80034cc:	f7fe f97a 	bl	80017c4 <__aeabi_dsub>
 80034d0:	0003      	movs	r3, r0
 80034d2:	000c      	movs	r4, r1
 80034d4:	60bb      	str	r3, [r7, #8]
 80034d6:	60fc      	str	r4, [r7, #12]

	returnValue = (250.0 / voltage) - 50.0;
 80034d8:	68ba      	ldr	r2, [r7, #8]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2000      	movs	r0, #0
 80034de:	490f      	ldr	r1, [pc, #60]	; (800351c <LUX_Sensor+0xb8>)
 80034e0:	f7fd faf4 	bl	8000acc <__aeabi_ddiv>
 80034e4:	0003      	movs	r3, r0
 80034e6:	000c      	movs	r4, r1
 80034e8:	0018      	movs	r0, r3
 80034ea:	0021      	movs	r1, r4
 80034ec:	2200      	movs	r2, #0
 80034ee:	4b0c      	ldr	r3, [pc, #48]	; (8003520 <LUX_Sensor+0xbc>)
 80034f0:	f7fe f968 	bl	80017c4 <__aeabi_dsub>
 80034f4:	0003      	movs	r3, r0
 80034f6:	000c      	movs	r4, r1
 80034f8:	613b      	str	r3, [r7, #16]
 80034fa:	617c      	str	r4, [r7, #20]
	return returnValue;
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	697c      	ldr	r4, [r7, #20]
}
 8003500:	0018      	movs	r0, r3
 8003502:	0021      	movs	r1, r4
 8003504:	46bd      	mov	sp, r7
 8003506:	b007      	add	sp, #28
 8003508:	bd90      	pop	{r4, r7, pc}
 800350a:	46c0      	nop			; (mov r8, r8)
 800350c:	20001434 	.word	0x20001434
 8003510:	40affe00 	.word	0x40affe00
 8003514:	66666666 	.word	0x66666666
 8003518:	400a6666 	.word	0x400a6666
 800351c:	406f4000 	.word	0x406f4000
 8003520:	40490000 	.word	0x40490000

08003524 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b084      	sub	sp, #16
 8003528:	af00      	add	r7, sp, #0
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	60b9      	str	r1, [r7, #8]
 800352e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	4a06      	ldr	r2, [pc, #24]	; (800354c <vApplicationGetIdleTaskMemory+0x28>)
 8003534:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	4a05      	ldr	r2, [pc, #20]	; (8003550 <vApplicationGetIdleTaskMemory+0x2c>)
 800353a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2280      	movs	r2, #128	; 0x80
 8003540:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8003542:	46c0      	nop			; (mov r8, r8)
 8003544:	46bd      	mov	sp, r7
 8003546:	b004      	add	sp, #16
 8003548:	bd80      	pop	{r7, pc}
 800354a:	46c0      	nop			; (mov r8, r8)
 800354c:	2000033c 	.word	0x2000033c
 8003550:	20000390 	.word	0x20000390

08003554 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003554:	b5b0      	push	{r4, r5, r7, lr}
 8003556:	b096      	sub	sp, #88	; 0x58
 8003558:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800355a:	f000 feef 	bl	800433c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800355e:	f000 f84d 	bl	80035fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003562:	f000 fa55 	bl	8003a10 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8003566:	f000 fa23 	bl	80039b0 <MX_USART2_UART_Init>
  MX_ADC_Init();
 800356a:	f000 f8bb 	bl	80036e4 <MX_ADC_Init>
  MX_I2C1_Init();
 800356e:	f000 f915 	bl	800379c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8003572:	f000 f9ed 	bl	8003950 <MX_USART1_UART_Init>
  MX_RTC_Init();
 8003576:	f000 f951 	bl	800381c <MX_RTC_Init>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityBelowNormal, 0, 256);
 800357a:	213c      	movs	r1, #60	; 0x3c
 800357c:	187b      	adds	r3, r7, r1
 800357e:	4a19      	ldr	r2, [pc, #100]	; (80035e4 <main+0x90>)
 8003580:	ca31      	ldmia	r2!, {r0, r4, r5}
 8003582:	c331      	stmia	r3!, {r0, r4, r5}
 8003584:	ca31      	ldmia	r2!, {r0, r4, r5}
 8003586:	c331      	stmia	r3!, {r0, r4, r5}
 8003588:	6812      	ldr	r2, [r2, #0]
 800358a:	601a      	str	r2, [r3, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800358c:	187b      	adds	r3, r7, r1
 800358e:	2100      	movs	r1, #0
 8003590:	0018      	movs	r0, r3
 8003592:	f004 fe54 	bl	800823e <osThreadCreate>
 8003596:	0002      	movs	r2, r0
 8003598:	4b13      	ldr	r3, [pc, #76]	; (80035e8 <main+0x94>)
 800359a:	601a      	str	r2, [r3, #0]

  /* definition and creation of Read_T_H_A_L_Se */
  osThreadDef(Read_T_H_A_L_Se, ReadSensors, osPriorityNormal, 0, 128);
 800359c:	2120      	movs	r1, #32
 800359e:	187b      	adds	r3, r7, r1
 80035a0:	4a12      	ldr	r2, [pc, #72]	; (80035ec <main+0x98>)
 80035a2:	ca31      	ldmia	r2!, {r0, r4, r5}
 80035a4:	c331      	stmia	r3!, {r0, r4, r5}
 80035a6:	ca31      	ldmia	r2!, {r0, r4, r5}
 80035a8:	c331      	stmia	r3!, {r0, r4, r5}
 80035aa:	6812      	ldr	r2, [r2, #0]
 80035ac:	601a      	str	r2, [r3, #0]
  Read_T_H_A_L_SeHandle = osThreadCreate(osThread(Read_T_H_A_L_Se), NULL);
 80035ae:	187b      	adds	r3, r7, r1
 80035b0:	2100      	movs	r1, #0
 80035b2:	0018      	movs	r0, r3
 80035b4:	f004 fe43 	bl	800823e <osThreadCreate>
 80035b8:	0002      	movs	r2, r0
 80035ba:	4b0d      	ldr	r3, [pc, #52]	; (80035f0 <main+0x9c>)
 80035bc:	601a      	str	r2, [r3, #0]

  /* definition and creation of ConnectToESP */
  osThreadDef(ConnectToESP, ConnectToServer, osPriorityAboveNormal, 0, 256);
 80035be:	1d3b      	adds	r3, r7, #4
 80035c0:	4a0c      	ldr	r2, [pc, #48]	; (80035f4 <main+0xa0>)
 80035c2:	ca13      	ldmia	r2!, {r0, r1, r4}
 80035c4:	c313      	stmia	r3!, {r0, r1, r4}
 80035c6:	ca13      	ldmia	r2!, {r0, r1, r4}
 80035c8:	c313      	stmia	r3!, {r0, r1, r4}
 80035ca:	6812      	ldr	r2, [r2, #0]
 80035cc:	601a      	str	r2, [r3, #0]
  ConnectToESPHandle = osThreadCreate(osThread(ConnectToESP), NULL);
 80035ce:	1d3b      	adds	r3, r7, #4
 80035d0:	2100      	movs	r1, #0
 80035d2:	0018      	movs	r0, r3
 80035d4:	f004 fe33 	bl	800823e <osThreadCreate>
 80035d8:	0002      	movs	r2, r0
 80035da:	4b07      	ldr	r3, [pc, #28]	; (80035f8 <main+0xa4>)
 80035dc:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80035de:	f004 fe26 	bl	800822e <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 80035e2:	e7fe      	b.n	80035e2 <main+0x8e>
 80035e4:	0800b7c4 	.word	0x0800b7c4
 80035e8:	2000153c 	.word	0x2000153c
 80035ec:	0800b7f0 	.word	0x0800b7f0
 80035f0:	20001540 	.word	0x20001540
 80035f4:	0800b81c 	.word	0x0800b81c
 80035f8:	20001640 	.word	0x20001640

080035fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80035fc:	b590      	push	{r4, r7, lr}
 80035fe:	b095      	sub	sp, #84	; 0x54
 8003600:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003602:	2420      	movs	r4, #32
 8003604:	193b      	adds	r3, r7, r4
 8003606:	0018      	movs	r0, r3
 8003608:	2330      	movs	r3, #48	; 0x30
 800360a:	001a      	movs	r2, r3
 800360c:	2100      	movs	r1, #0
 800360e:	f005 fe84 	bl	800931a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003612:	2310      	movs	r3, #16
 8003614:	18fb      	adds	r3, r7, r3
 8003616:	0018      	movs	r0, r3
 8003618:	2310      	movs	r3, #16
 800361a:	001a      	movs	r2, r3
 800361c:	2100      	movs	r1, #0
 800361e:	f005 fe7c 	bl	800931a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003622:	003b      	movs	r3, r7
 8003624:	0018      	movs	r0, r3
 8003626:	2310      	movs	r3, #16
 8003628:	001a      	movs	r2, r3
 800362a:	2100      	movs	r1, #0
 800362c:	f005 fe75 	bl	800931a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 8003630:	0021      	movs	r1, r4
 8003632:	187b      	adds	r3, r7, r1
 8003634:	221a      	movs	r2, #26
 8003636:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_LSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003638:	187b      	adds	r3, r7, r1
 800363a:	2201      	movs	r2, #1
 800363c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 800363e:	187b      	adds	r3, r7, r1
 8003640:	2201      	movs	r2, #1
 8003642:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003644:	187b      	adds	r3, r7, r1
 8003646:	2210      	movs	r2, #16
 8003648:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800364a:	187b      	adds	r3, r7, r1
 800364c:	2210      	movs	r2, #16
 800364e:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003650:	187b      	adds	r3, r7, r1
 8003652:	2201      	movs	r2, #1
 8003654:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003656:	187b      	adds	r3, r7, r1
 8003658:	2202      	movs	r2, #2
 800365a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800365c:	187b      	adds	r3, r7, r1
 800365e:	2200      	movs	r2, #0
 8003660:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8003662:	187b      	adds	r3, r7, r1
 8003664:	22a0      	movs	r2, #160	; 0xa0
 8003666:	0392      	lsls	r2, r2, #14
 8003668:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800366a:	187b      	adds	r3, r7, r1
 800366c:	2200      	movs	r2, #0
 800366e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003670:	187b      	adds	r3, r7, r1
 8003672:	0018      	movs	r0, r3
 8003674:	f002 fb6e 	bl	8005d54 <HAL_RCC_OscConfig>
 8003678:	1e03      	subs	r3, r0, #0
 800367a:	d001      	beq.n	8003680 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800367c:	f000 fbde 	bl	8003e3c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003680:	2110      	movs	r1, #16
 8003682:	187b      	adds	r3, r7, r1
 8003684:	2207      	movs	r2, #7
 8003686:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003688:	187b      	adds	r3, r7, r1
 800368a:	2202      	movs	r2, #2
 800368c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800368e:	187b      	adds	r3, r7, r1
 8003690:	2200      	movs	r2, #0
 8003692:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003694:	187b      	adds	r3, r7, r1
 8003696:	2200      	movs	r2, #0
 8003698:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800369a:	187b      	adds	r3, r7, r1
 800369c:	2101      	movs	r1, #1
 800369e:	0018      	movs	r0, r3
 80036a0:	f002 fe74 	bl	800638c <HAL_RCC_ClockConfig>
 80036a4:	1e03      	subs	r3, r0, #0
 80036a6:	d001      	beq.n	80036ac <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80036a8:	f000 fbc8 	bl	8003e3c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 80036ac:	003b      	movs	r3, r7
 80036ae:	4a0c      	ldr	r2, [pc, #48]	; (80036e0 <SystemClock_Config+0xe4>)
 80036b0:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80036b2:	003b      	movs	r3, r7
 80036b4:	2200      	movs	r2, #0
 80036b6:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80036b8:	003b      	movs	r3, r7
 80036ba:	2200      	movs	r2, #0
 80036bc:	60da      	str	r2, [r3, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80036be:	003b      	movs	r3, r7
 80036c0:	2280      	movs	r2, #128	; 0x80
 80036c2:	0092      	lsls	r2, r2, #2
 80036c4:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80036c6:	003b      	movs	r3, r7
 80036c8:	0018      	movs	r0, r3
 80036ca:	f002 ffdb 	bl	8006684 <HAL_RCCEx_PeriphCLKConfig>
 80036ce:	1e03      	subs	r3, r0, #0
 80036d0:	d001      	beq.n	80036d6 <SystemClock_Config+0xda>
  {
    Error_Handler();
 80036d2:	f000 fbb3 	bl	8003e3c <Error_Handler>
  }
}
 80036d6:	46c0      	nop			; (mov r8, r8)
 80036d8:	46bd      	mov	sp, r7
 80036da:	b015      	add	sp, #84	; 0x54
 80036dc:	bd90      	pop	{r4, r7, pc}
 80036de:	46c0      	nop			; (mov r8, r8)
 80036e0:	00010021 	.word	0x00010021

080036e4 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b084      	sub	sp, #16
 80036e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80036ea:	1d3b      	adds	r3, r7, #4
 80036ec:	0018      	movs	r0, r3
 80036ee:	230c      	movs	r3, #12
 80036f0:	001a      	movs	r2, r3
 80036f2:	2100      	movs	r1, #0
 80036f4:	f005 fe11 	bl	800931a <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80036f8:	4b26      	ldr	r3, [pc, #152]	; (8003794 <MX_ADC_Init+0xb0>)
 80036fa:	4a27      	ldr	r2, [pc, #156]	; (8003798 <MX_ADC_Init+0xb4>)
 80036fc:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80036fe:	4b25      	ldr	r3, [pc, #148]	; (8003794 <MX_ADC_Init+0xb0>)
 8003700:	2200      	movs	r2, #0
 8003702:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8003704:	4b23      	ldr	r3, [pc, #140]	; (8003794 <MX_ADC_Init+0xb0>)
 8003706:	2200      	movs	r2, #0
 8003708:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800370a:	4b22      	ldr	r3, [pc, #136]	; (8003794 <MX_ADC_Init+0xb0>)
 800370c:	2200      	movs	r2, #0
 800370e:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8003710:	4b20      	ldr	r3, [pc, #128]	; (8003794 <MX_ADC_Init+0xb0>)
 8003712:	2201      	movs	r2, #1
 8003714:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003716:	4b1f      	ldr	r3, [pc, #124]	; (8003794 <MX_ADC_Init+0xb0>)
 8003718:	2204      	movs	r2, #4
 800371a:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800371c:	4b1d      	ldr	r3, [pc, #116]	; (8003794 <MX_ADC_Init+0xb0>)
 800371e:	2200      	movs	r2, #0
 8003720:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8003722:	4b1c      	ldr	r3, [pc, #112]	; (8003794 <MX_ADC_Init+0xb0>)
 8003724:	2200      	movs	r2, #0
 8003726:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8003728:	4b1a      	ldr	r3, [pc, #104]	; (8003794 <MX_ADC_Init+0xb0>)
 800372a:	2200      	movs	r2, #0
 800372c:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800372e:	4b19      	ldr	r3, [pc, #100]	; (8003794 <MX_ADC_Init+0xb0>)
 8003730:	2200      	movs	r2, #0
 8003732:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003734:	4b17      	ldr	r3, [pc, #92]	; (8003794 <MX_ADC_Init+0xb0>)
 8003736:	22c2      	movs	r2, #194	; 0xc2
 8003738:	32ff      	adds	r2, #255	; 0xff
 800373a:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800373c:	4b15      	ldr	r3, [pc, #84]	; (8003794 <MX_ADC_Init+0xb0>)
 800373e:	2200      	movs	r2, #0
 8003740:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8003742:	4b14      	ldr	r3, [pc, #80]	; (8003794 <MX_ADC_Init+0xb0>)
 8003744:	2224      	movs	r2, #36	; 0x24
 8003746:	2100      	movs	r1, #0
 8003748:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800374a:	4b12      	ldr	r3, [pc, #72]	; (8003794 <MX_ADC_Init+0xb0>)
 800374c:	2201      	movs	r2, #1
 800374e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8003750:	4b10      	ldr	r3, [pc, #64]	; (8003794 <MX_ADC_Init+0xb0>)
 8003752:	0018      	movs	r0, r3
 8003754:	f000 fe44 	bl	80043e0 <HAL_ADC_Init>
 8003758:	1e03      	subs	r3, r0, #0
 800375a:	d001      	beq.n	8003760 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 800375c:	f000 fb6e 	bl	8003e3c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003760:	1d3b      	adds	r3, r7, #4
 8003762:	2200      	movs	r2, #0
 8003764:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003766:	1d3b      	adds	r3, r7, #4
 8003768:	2280      	movs	r2, #128	; 0x80
 800376a:	0152      	lsls	r2, r2, #5
 800376c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800376e:	1d3b      	adds	r3, r7, #4
 8003770:	2280      	movs	r2, #128	; 0x80
 8003772:	0552      	lsls	r2, r2, #21
 8003774:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003776:	1d3a      	adds	r2, r7, #4
 8003778:	4b06      	ldr	r3, [pc, #24]	; (8003794 <MX_ADC_Init+0xb0>)
 800377a:	0011      	movs	r1, r2
 800377c:	0018      	movs	r0, r3
 800377e:	f001 f861 	bl	8004844 <HAL_ADC_ConfigChannel>
 8003782:	1e03      	subs	r3, r0, #0
 8003784:	d001      	beq.n	800378a <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8003786:	f000 fb59 	bl	8003e3c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800378a:	46c0      	nop			; (mov r8, r8)
 800378c:	46bd      	mov	sp, r7
 800378e:	b004      	add	sp, #16
 8003790:	bd80      	pop	{r7, pc}
 8003792:	46c0      	nop			; (mov r8, r8)
 8003794:	20001434 	.word	0x20001434
 8003798:	40012400 	.word	0x40012400

0800379c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80037a0:	4b1b      	ldr	r3, [pc, #108]	; (8003810 <MX_I2C1_Init+0x74>)
 80037a2:	4a1c      	ldr	r2, [pc, #112]	; (8003814 <MX_I2C1_Init+0x78>)
 80037a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80037a6:	4b1a      	ldr	r3, [pc, #104]	; (8003810 <MX_I2C1_Init+0x74>)
 80037a8:	4a1b      	ldr	r2, [pc, #108]	; (8003818 <MX_I2C1_Init+0x7c>)
 80037aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80037ac:	4b18      	ldr	r3, [pc, #96]	; (8003810 <MX_I2C1_Init+0x74>)
 80037ae:	2200      	movs	r2, #0
 80037b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80037b2:	4b17      	ldr	r3, [pc, #92]	; (8003810 <MX_I2C1_Init+0x74>)
 80037b4:	2201      	movs	r2, #1
 80037b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80037b8:	4b15      	ldr	r3, [pc, #84]	; (8003810 <MX_I2C1_Init+0x74>)
 80037ba:	2200      	movs	r2, #0
 80037bc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80037be:	4b14      	ldr	r3, [pc, #80]	; (8003810 <MX_I2C1_Init+0x74>)
 80037c0:	2200      	movs	r2, #0
 80037c2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80037c4:	4b12      	ldr	r3, [pc, #72]	; (8003810 <MX_I2C1_Init+0x74>)
 80037c6:	2200      	movs	r2, #0
 80037c8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80037ca:	4b11      	ldr	r3, [pc, #68]	; (8003810 <MX_I2C1_Init+0x74>)
 80037cc:	2200      	movs	r2, #0
 80037ce:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80037d0:	4b0f      	ldr	r3, [pc, #60]	; (8003810 <MX_I2C1_Init+0x74>)
 80037d2:	2200      	movs	r2, #0
 80037d4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80037d6:	4b0e      	ldr	r3, [pc, #56]	; (8003810 <MX_I2C1_Init+0x74>)
 80037d8:	0018      	movs	r0, r3
 80037da:	f001 fc69 	bl	80050b0 <HAL_I2C_Init>
 80037de:	1e03      	subs	r3, r0, #0
 80037e0:	d001      	beq.n	80037e6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80037e2:	f000 fb2b 	bl	8003e3c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80037e6:	4b0a      	ldr	r3, [pc, #40]	; (8003810 <MX_I2C1_Init+0x74>)
 80037e8:	2100      	movs	r1, #0
 80037ea:	0018      	movs	r0, r3
 80037ec:	f002 fa04 	bl	8005bf8 <HAL_I2CEx_ConfigAnalogFilter>
 80037f0:	1e03      	subs	r3, r0, #0
 80037f2:	d001      	beq.n	80037f8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80037f4:	f000 fb22 	bl	8003e3c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80037f8:	4b05      	ldr	r3, [pc, #20]	; (8003810 <MX_I2C1_Init+0x74>)
 80037fa:	2100      	movs	r1, #0
 80037fc:	0018      	movs	r0, r3
 80037fe:	f002 fa47 	bl	8005c90 <HAL_I2CEx_ConfigDigitalFilter>
 8003802:	1e03      	subs	r3, r0, #0
 8003804:	d001      	beq.n	800380a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003806:	f000 fb19 	bl	8003e3c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800380a:	46c0      	nop			; (mov r8, r8)
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}
 8003810:	200012e8 	.word	0x200012e8
 8003814:	40005400 	.word	0x40005400
 8003818:	2000090e 	.word	0x2000090e

0800381c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b090      	sub	sp, #64	; 0x40
 8003820:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003822:	232c      	movs	r3, #44	; 0x2c
 8003824:	18fb      	adds	r3, r7, r3
 8003826:	0018      	movs	r0, r3
 8003828:	2314      	movs	r3, #20
 800382a:	001a      	movs	r2, r3
 800382c:	2100      	movs	r1, #0
 800382e:	f005 fd74 	bl	800931a <memset>
  RTC_DateTypeDef sDate = {0};
 8003832:	2328      	movs	r3, #40	; 0x28
 8003834:	18fb      	adds	r3, r7, r3
 8003836:	2200      	movs	r2, #0
 8003838:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 800383a:	003b      	movs	r3, r7
 800383c:	0018      	movs	r0, r3
 800383e:	2328      	movs	r3, #40	; 0x28
 8003840:	001a      	movs	r2, r3
 8003842:	2100      	movs	r1, #0
 8003844:	f005 fd69 	bl	800931a <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003848:	4b3f      	ldr	r3, [pc, #252]	; (8003948 <MX_RTC_Init+0x12c>)
 800384a:	4a40      	ldr	r2, [pc, #256]	; (800394c <MX_RTC_Init+0x130>)
 800384c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800384e:	4b3e      	ldr	r3, [pc, #248]	; (8003948 <MX_RTC_Init+0x12c>)
 8003850:	2200      	movs	r2, #0
 8003852:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003854:	4b3c      	ldr	r3, [pc, #240]	; (8003948 <MX_RTC_Init+0x12c>)
 8003856:	227f      	movs	r2, #127	; 0x7f
 8003858:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800385a:	4b3b      	ldr	r3, [pc, #236]	; (8003948 <MX_RTC_Init+0x12c>)
 800385c:	22ff      	movs	r2, #255	; 0xff
 800385e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003860:	4b39      	ldr	r3, [pc, #228]	; (8003948 <MX_RTC_Init+0x12c>)
 8003862:	2200      	movs	r2, #0
 8003864:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003866:	4b38      	ldr	r3, [pc, #224]	; (8003948 <MX_RTC_Init+0x12c>)
 8003868:	2200      	movs	r2, #0
 800386a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800386c:	4b36      	ldr	r3, [pc, #216]	; (8003948 <MX_RTC_Init+0x12c>)
 800386e:	2200      	movs	r2, #0
 8003870:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003872:	4b35      	ldr	r3, [pc, #212]	; (8003948 <MX_RTC_Init+0x12c>)
 8003874:	0018      	movs	r0, r3
 8003876:	f002 ffd3 	bl	8006820 <HAL_RTC_Init>
 800387a:	1e03      	subs	r3, r0, #0
 800387c:	d001      	beq.n	8003882 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 800387e:	f000 fadd 	bl	8003e3c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8003882:	212c      	movs	r1, #44	; 0x2c
 8003884:	187b      	adds	r3, r7, r1
 8003886:	2200      	movs	r2, #0
 8003888:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 800388a:	187b      	adds	r3, r7, r1
 800388c:	2200      	movs	r2, #0
 800388e:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8003890:	187b      	adds	r3, r7, r1
 8003892:	2200      	movs	r2, #0
 8003894:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003896:	187b      	adds	r3, r7, r1
 8003898:	2200      	movs	r2, #0
 800389a:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800389c:	187b      	adds	r3, r7, r1
 800389e:	2200      	movs	r2, #0
 80038a0:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80038a2:	1879      	adds	r1, r7, r1
 80038a4:	4b28      	ldr	r3, [pc, #160]	; (8003948 <MX_RTC_Init+0x12c>)
 80038a6:	2201      	movs	r2, #1
 80038a8:	0018      	movs	r0, r3
 80038aa:	f003 f84d 	bl	8006948 <HAL_RTC_SetTime>
 80038ae:	1e03      	subs	r3, r0, #0
 80038b0:	d001      	beq.n	80038b6 <MX_RTC_Init+0x9a>
  {
    Error_Handler();
 80038b2:	f000 fac3 	bl	8003e3c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80038b6:	2128      	movs	r1, #40	; 0x28
 80038b8:	187b      	adds	r3, r7, r1
 80038ba:	2201      	movs	r2, #1
 80038bc:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80038be:	187b      	adds	r3, r7, r1
 80038c0:	2201      	movs	r2, #1
 80038c2:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 80038c4:	187b      	adds	r3, r7, r1
 80038c6:	2201      	movs	r2, #1
 80038c8:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 80038ca:	187b      	adds	r3, r7, r1
 80038cc:	2200      	movs	r2, #0
 80038ce:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80038d0:	1879      	adds	r1, r7, r1
 80038d2:	4b1d      	ldr	r3, [pc, #116]	; (8003948 <MX_RTC_Init+0x12c>)
 80038d4:	2201      	movs	r2, #1
 80038d6:	0018      	movs	r0, r3
 80038d8:	f003 f8f2 	bl	8006ac0 <HAL_RTC_SetDate>
 80038dc:	1e03      	subs	r3, r0, #0
 80038de:	d001      	beq.n	80038e4 <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 80038e0:	f000 faac 	bl	8003e3c <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 80038e4:	003b      	movs	r3, r7
 80038e6:	2200      	movs	r2, #0
 80038e8:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 80038ea:	003b      	movs	r3, r7
 80038ec:	2201      	movs	r2, #1
 80038ee:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x09;
 80038f0:	003b      	movs	r3, r7
 80038f2:	2209      	movs	r2, #9
 80038f4:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80038f6:	003b      	movs	r3, r7
 80038f8:	2200      	movs	r2, #0
 80038fa:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80038fc:	003b      	movs	r3, r7
 80038fe:	2200      	movs	r2, #0
 8003900:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003902:	003b      	movs	r3, r7
 8003904:	2200      	movs	r2, #0
 8003906:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8003908:	003b      	movs	r3, r7
 800390a:	2200      	movs	r2, #0
 800390c:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800390e:	003b      	movs	r3, r7
 8003910:	2200      	movs	r2, #0
 8003912:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8003914:	003b      	movs	r3, r7
 8003916:	2200      	movs	r2, #0
 8003918:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 800391a:	003b      	movs	r3, r7
 800391c:	2220      	movs	r2, #32
 800391e:	2101      	movs	r1, #1
 8003920:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8003922:	003b      	movs	r3, r7
 8003924:	2280      	movs	r2, #128	; 0x80
 8003926:	0052      	lsls	r2, r2, #1
 8003928:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800392a:	0039      	movs	r1, r7
 800392c:	4b06      	ldr	r3, [pc, #24]	; (8003948 <MX_RTC_Init+0x12c>)
 800392e:	2201      	movs	r2, #1
 8003930:	0018      	movs	r0, r3
 8003932:	f003 f96b 	bl	8006c0c <HAL_RTC_SetAlarm_IT>
 8003936:	1e03      	subs	r3, r0, #0
 8003938:	d001      	beq.n	800393e <MX_RTC_Init+0x122>
  {
    Error_Handler();
 800393a:	f000 fa7f 	bl	8003e3c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800393e:	46c0      	nop			; (mov r8, r8)
 8003940:	46bd      	mov	sp, r7
 8003942:	b010      	add	sp, #64	; 0x40
 8003944:	bd80      	pop	{r7, pc}
 8003946:	46c0      	nop			; (mov r8, r8)
 8003948:	20001620 	.word	0x20001620
 800394c:	40002800 	.word	0x40002800

08003950 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003954:	4b14      	ldr	r3, [pc, #80]	; (80039a8 <MX_USART1_UART_Init+0x58>)
 8003956:	4a15      	ldr	r2, [pc, #84]	; (80039ac <MX_USART1_UART_Init+0x5c>)
 8003958:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800395a:	4b13      	ldr	r3, [pc, #76]	; (80039a8 <MX_USART1_UART_Init+0x58>)
 800395c:	22e1      	movs	r2, #225	; 0xe1
 800395e:	0252      	lsls	r2, r2, #9
 8003960:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003962:	4b11      	ldr	r3, [pc, #68]	; (80039a8 <MX_USART1_UART_Init+0x58>)
 8003964:	2200      	movs	r2, #0
 8003966:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003968:	4b0f      	ldr	r3, [pc, #60]	; (80039a8 <MX_USART1_UART_Init+0x58>)
 800396a:	2200      	movs	r2, #0
 800396c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800396e:	4b0e      	ldr	r3, [pc, #56]	; (80039a8 <MX_USART1_UART_Init+0x58>)
 8003970:	2200      	movs	r2, #0
 8003972:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003974:	4b0c      	ldr	r3, [pc, #48]	; (80039a8 <MX_USART1_UART_Init+0x58>)
 8003976:	220c      	movs	r2, #12
 8003978:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800397a:	4b0b      	ldr	r3, [pc, #44]	; (80039a8 <MX_USART1_UART_Init+0x58>)
 800397c:	2200      	movs	r2, #0
 800397e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003980:	4b09      	ldr	r3, [pc, #36]	; (80039a8 <MX_USART1_UART_Init+0x58>)
 8003982:	2200      	movs	r2, #0
 8003984:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003986:	4b08      	ldr	r3, [pc, #32]	; (80039a8 <MX_USART1_UART_Init+0x58>)
 8003988:	2200      	movs	r2, #0
 800398a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800398c:	4b06      	ldr	r3, [pc, #24]	; (80039a8 <MX_USART1_UART_Init+0x58>)
 800398e:	2200      	movs	r2, #0
 8003990:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003992:	4b05      	ldr	r3, [pc, #20]	; (80039a8 <MX_USART1_UART_Init+0x58>)
 8003994:	0018      	movs	r0, r3
 8003996:	f003 fceb 	bl	8007370 <HAL_UART_Init>
 800399a:	1e03      	subs	r3, r0, #0
 800399c:	d001      	beq.n	80039a2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800399e:	f000 fa4d 	bl	8003e3c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80039a2:	46c0      	nop			; (mov r8, r8)
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}
 80039a8:	20001334 	.word	0x20001334
 80039ac:	40013800 	.word	0x40013800

080039b0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80039b4:	4b14      	ldr	r3, [pc, #80]	; (8003a08 <MX_USART2_UART_Init+0x58>)
 80039b6:	4a15      	ldr	r2, [pc, #84]	; (8003a0c <MX_USART2_UART_Init+0x5c>)
 80039b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80039ba:	4b13      	ldr	r3, [pc, #76]	; (8003a08 <MX_USART2_UART_Init+0x58>)
 80039bc:	22e1      	movs	r2, #225	; 0xe1
 80039be:	0252      	lsls	r2, r2, #9
 80039c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80039c2:	4b11      	ldr	r3, [pc, #68]	; (8003a08 <MX_USART2_UART_Init+0x58>)
 80039c4:	2200      	movs	r2, #0
 80039c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80039c8:	4b0f      	ldr	r3, [pc, #60]	; (8003a08 <MX_USART2_UART_Init+0x58>)
 80039ca:	2200      	movs	r2, #0
 80039cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80039ce:	4b0e      	ldr	r3, [pc, #56]	; (8003a08 <MX_USART2_UART_Init+0x58>)
 80039d0:	2200      	movs	r2, #0
 80039d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80039d4:	4b0c      	ldr	r3, [pc, #48]	; (8003a08 <MX_USART2_UART_Init+0x58>)
 80039d6:	220c      	movs	r2, #12
 80039d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039da:	4b0b      	ldr	r3, [pc, #44]	; (8003a08 <MX_USART2_UART_Init+0x58>)
 80039dc:	2200      	movs	r2, #0
 80039de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80039e0:	4b09      	ldr	r3, [pc, #36]	; (8003a08 <MX_USART2_UART_Init+0x58>)
 80039e2:	2200      	movs	r2, #0
 80039e4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80039e6:	4b08      	ldr	r3, [pc, #32]	; (8003a08 <MX_USART2_UART_Init+0x58>)
 80039e8:	2200      	movs	r2, #0
 80039ea:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80039ec:	4b06      	ldr	r3, [pc, #24]	; (8003a08 <MX_USART2_UART_Init+0x58>)
 80039ee:	2200      	movs	r2, #0
 80039f0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80039f2:	4b05      	ldr	r3, [pc, #20]	; (8003a08 <MX_USART2_UART_Init+0x58>)
 80039f4:	0018      	movs	r0, r3
 80039f6:	f003 fcbb 	bl	8007370 <HAL_UART_Init>
 80039fa:	1e03      	subs	r3, r0, #0
 80039fc:	d001      	beq.n	8003a02 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80039fe:	f000 fa1d 	bl	8003e3c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003a02:	46c0      	nop			; (mov r8, r8)
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	200013b4 	.word	0x200013b4
 8003a0c:	40004400 	.word	0x40004400

08003a10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003a10:	b590      	push	{r4, r7, lr}
 8003a12:	b08b      	sub	sp, #44	; 0x2c
 8003a14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a16:	2414      	movs	r4, #20
 8003a18:	193b      	adds	r3, r7, r4
 8003a1a:	0018      	movs	r0, r3
 8003a1c:	2314      	movs	r3, #20
 8003a1e:	001a      	movs	r2, r3
 8003a20:	2100      	movs	r1, #0
 8003a22:	f005 fc7a 	bl	800931a <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a26:	4b33      	ldr	r3, [pc, #204]	; (8003af4 <MX_GPIO_Init+0xe4>)
 8003a28:	695a      	ldr	r2, [r3, #20]
 8003a2a:	4b32      	ldr	r3, [pc, #200]	; (8003af4 <MX_GPIO_Init+0xe4>)
 8003a2c:	2180      	movs	r1, #128	; 0x80
 8003a2e:	0309      	lsls	r1, r1, #12
 8003a30:	430a      	orrs	r2, r1
 8003a32:	615a      	str	r2, [r3, #20]
 8003a34:	4b2f      	ldr	r3, [pc, #188]	; (8003af4 <MX_GPIO_Init+0xe4>)
 8003a36:	695a      	ldr	r2, [r3, #20]
 8003a38:	2380      	movs	r3, #128	; 0x80
 8003a3a:	031b      	lsls	r3, r3, #12
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	613b      	str	r3, [r7, #16]
 8003a40:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003a42:	4b2c      	ldr	r3, [pc, #176]	; (8003af4 <MX_GPIO_Init+0xe4>)
 8003a44:	695a      	ldr	r2, [r3, #20]
 8003a46:	4b2b      	ldr	r3, [pc, #172]	; (8003af4 <MX_GPIO_Init+0xe4>)
 8003a48:	2180      	movs	r1, #128	; 0x80
 8003a4a:	03c9      	lsls	r1, r1, #15
 8003a4c:	430a      	orrs	r2, r1
 8003a4e:	615a      	str	r2, [r3, #20]
 8003a50:	4b28      	ldr	r3, [pc, #160]	; (8003af4 <MX_GPIO_Init+0xe4>)
 8003a52:	695a      	ldr	r2, [r3, #20]
 8003a54:	2380      	movs	r3, #128	; 0x80
 8003a56:	03db      	lsls	r3, r3, #15
 8003a58:	4013      	ands	r3, r2
 8003a5a:	60fb      	str	r3, [r7, #12]
 8003a5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a5e:	4b25      	ldr	r3, [pc, #148]	; (8003af4 <MX_GPIO_Init+0xe4>)
 8003a60:	695a      	ldr	r2, [r3, #20]
 8003a62:	4b24      	ldr	r3, [pc, #144]	; (8003af4 <MX_GPIO_Init+0xe4>)
 8003a64:	2180      	movs	r1, #128	; 0x80
 8003a66:	0289      	lsls	r1, r1, #10
 8003a68:	430a      	orrs	r2, r1
 8003a6a:	615a      	str	r2, [r3, #20]
 8003a6c:	4b21      	ldr	r3, [pc, #132]	; (8003af4 <MX_GPIO_Init+0xe4>)
 8003a6e:	695a      	ldr	r2, [r3, #20]
 8003a70:	2380      	movs	r3, #128	; 0x80
 8003a72:	029b      	lsls	r3, r3, #10
 8003a74:	4013      	ands	r3, r2
 8003a76:	60bb      	str	r3, [r7, #8]
 8003a78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a7a:	4b1e      	ldr	r3, [pc, #120]	; (8003af4 <MX_GPIO_Init+0xe4>)
 8003a7c:	695a      	ldr	r2, [r3, #20]
 8003a7e:	4b1d      	ldr	r3, [pc, #116]	; (8003af4 <MX_GPIO_Init+0xe4>)
 8003a80:	2180      	movs	r1, #128	; 0x80
 8003a82:	02c9      	lsls	r1, r1, #11
 8003a84:	430a      	orrs	r2, r1
 8003a86:	615a      	str	r2, [r3, #20]
 8003a88:	4b1a      	ldr	r3, [pc, #104]	; (8003af4 <MX_GPIO_Init+0xe4>)
 8003a8a:	695a      	ldr	r2, [r3, #20]
 8003a8c:	2380      	movs	r3, #128	; 0x80
 8003a8e:	02db      	lsls	r3, r3, #11
 8003a90:	4013      	ands	r3, r2
 8003a92:	607b      	str	r3, [r7, #4]
 8003a94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8003a96:	2390      	movs	r3, #144	; 0x90
 8003a98:	05db      	lsls	r3, r3, #23
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	2120      	movs	r1, #32
 8003a9e:	0018      	movs	r0, r3
 8003aa0:	f001 fae8 	bl	8005074 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003aa4:	193b      	adds	r3, r7, r4
 8003aa6:	2280      	movs	r2, #128	; 0x80
 8003aa8:	0192      	lsls	r2, r2, #6
 8003aaa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003aac:	193b      	adds	r3, r7, r4
 8003aae:	4a12      	ldr	r2, [pc, #72]	; (8003af8 <MX_GPIO_Init+0xe8>)
 8003ab0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ab2:	193b      	adds	r3, r7, r4
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003ab8:	193b      	adds	r3, r7, r4
 8003aba:	4a10      	ldr	r2, [pc, #64]	; (8003afc <MX_GPIO_Init+0xec>)
 8003abc:	0019      	movs	r1, r3
 8003abe:	0010      	movs	r0, r2
 8003ac0:	f001 f968 	bl	8004d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8003ac4:	0021      	movs	r1, r4
 8003ac6:	187b      	adds	r3, r7, r1
 8003ac8:	2220      	movs	r2, #32
 8003aca:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003acc:	187b      	adds	r3, r7, r1
 8003ace:	2201      	movs	r2, #1
 8003ad0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ad2:	187b      	adds	r3, r7, r1
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ad8:	187b      	adds	r3, r7, r1
 8003ada:	2200      	movs	r2, #0
 8003adc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8003ade:	187a      	adds	r2, r7, r1
 8003ae0:	2390      	movs	r3, #144	; 0x90
 8003ae2:	05db      	lsls	r3, r3, #23
 8003ae4:	0011      	movs	r1, r2
 8003ae6:	0018      	movs	r0, r3
 8003ae8:	f001 f954 	bl	8004d94 <HAL_GPIO_Init>

}
 8003aec:	46c0      	nop			; (mov r8, r8)
 8003aee:	46bd      	mov	sp, r7
 8003af0:	b00b      	add	sp, #44	; 0x2c
 8003af2:	bd90      	pop	{r4, r7, pc}
 8003af4:	40021000 	.word	0x40021000
 8003af8:	10210000 	.word	0x10210000
 8003afc:	48000800 	.word	0x48000800

08003b00 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8003b00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b02:	b08b      	sub	sp, #44	; 0x2c
 8003b04:	af02      	add	r7, sp, #8
 8003b06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	resetStandBy();
 8003b08:	f000 f99e 	bl	8003e48 <resetStandBy>

	if (Sensor_Read_status == 2 && Connection_Server_status == 2) {
 8003b0c:	4b72      	ldr	r3, [pc, #456]	; (8003cd8 <StartDefaultTask+0x1d8>)
 8003b0e:	781b      	ldrb	r3, [r3, #0]
 8003b10:	2b02      	cmp	r3, #2
 8003b12:	d000      	beq.n	8003b16 <StartDefaultTask+0x16>
 8003b14:	e0b5      	b.n	8003c82 <StartDefaultTask+0x182>
 8003b16:	4b71      	ldr	r3, [pc, #452]	; (8003cdc <StartDefaultTask+0x1dc>)
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	d000      	beq.n	8003b20 <StartDefaultTask+0x20>
 8003b1e:	e0b0      	b.n	8003c82 <StartDefaultTask+0x182>

		int i = 0;
 8003b20:	2300      	movs	r3, #0
 8003b22:	61fb      	str	r3, [r7, #28]
		while (i < missed_cycles) {
 8003b24:	e083      	b.n	8003c2e <StartDefaultTask+0x12e>
			for (int j = 0; j < 10; j++) {
 8003b26:	2300      	movs	r3, #0
 8003b28:	617b      	str	r3, [r7, #20]
 8003b2a:	e07c      	b.n	8003c26 <StartDefaultTask+0x126>
				readFlash_Measure_DATA(&j, &sensorData);
 8003b2c:	4a6c      	ldr	r2, [pc, #432]	; (8003ce0 <StartDefaultTask+0x1e0>)
 8003b2e:	2314      	movs	r3, #20
 8003b30:	18fb      	adds	r3, r7, r3
 8003b32:	0011      	movs	r1, r2
 8003b34:	0018      	movs	r0, r3
 8003b36:	f7ff f83d 	bl	8002bb4 <readFlash_Measure_DATA>
				sensorData[j].minutes_expired = missed_cycles - i;
 8003b3a:	4b6a      	ldr	r3, [pc, #424]	; (8003ce4 <StartDefaultTask+0x1e4>)
 8003b3c:	6819      	ldr	r1, [r3, #0]
 8003b3e:	697a      	ldr	r2, [r7, #20]
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	1ac9      	subs	r1, r1, r3
 8003b44:	4866      	ldr	r0, [pc, #408]	; (8003ce0 <StartDefaultTask+0x1e0>)
 8003b46:	0013      	movs	r3, r2
 8003b48:	009b      	lsls	r3, r3, #2
 8003b4a:	189b      	adds	r3, r3, r2
 8003b4c:	009b      	lsls	r3, r3, #2
 8003b4e:	18c3      	adds	r3, r0, r3
 8003b50:	3310      	adds	r3, #16
 8003b52:	6019      	str	r1, [r3, #0]
				tcpSend(sensorData[j].T, sensorData[j].H, sensorData[j].A,
 8003b54:	697a      	ldr	r2, [r7, #20]
 8003b56:	4962      	ldr	r1, [pc, #392]	; (8003ce0 <StartDefaultTask+0x1e0>)
 8003b58:	0013      	movs	r3, r2
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	189b      	adds	r3, r3, r2
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	5858      	ldr	r0, [r3, r1]
 8003b62:	697a      	ldr	r2, [r7, #20]
 8003b64:	495e      	ldr	r1, [pc, #376]	; (8003ce0 <StartDefaultTask+0x1e0>)
 8003b66:	0013      	movs	r3, r2
 8003b68:	009b      	lsls	r3, r3, #2
 8003b6a:	189b      	adds	r3, r3, r2
 8003b6c:	009b      	lsls	r3, r3, #2
 8003b6e:	18cb      	adds	r3, r1, r3
 8003b70:	3304      	adds	r3, #4
 8003b72:	681c      	ldr	r4, [r3, #0]
 8003b74:	697a      	ldr	r2, [r7, #20]
 8003b76:	495a      	ldr	r1, [pc, #360]	; (8003ce0 <StartDefaultTask+0x1e0>)
 8003b78:	0013      	movs	r3, r2
 8003b7a:	009b      	lsls	r3, r3, #2
 8003b7c:	189b      	adds	r3, r3, r2
 8003b7e:	009b      	lsls	r3, r3, #2
 8003b80:	18cb      	adds	r3, r1, r3
 8003b82:	3308      	adds	r3, #8
 8003b84:	681d      	ldr	r5, [r3, #0]
 8003b86:	697a      	ldr	r2, [r7, #20]
 8003b88:	4955      	ldr	r1, [pc, #340]	; (8003ce0 <StartDefaultTask+0x1e0>)
 8003b8a:	0013      	movs	r3, r2
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	189b      	adds	r3, r3, r2
 8003b90:	009b      	lsls	r3, r3, #2
 8003b92:	18cb      	adds	r3, r1, r3
 8003b94:	330c      	adds	r3, #12
 8003b96:	681e      	ldr	r6, [r3, #0]
 8003b98:	697a      	ldr	r2, [r7, #20]
 8003b9a:	4951      	ldr	r1, [pc, #324]	; (8003ce0 <StartDefaultTask+0x1e0>)
 8003b9c:	0013      	movs	r3, r2
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	189b      	adds	r3, r3, r2
 8003ba2:	009b      	lsls	r3, r3, #2
 8003ba4:	18cb      	adds	r3, r1, r3
 8003ba6:	3310      	adds	r3, #16
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	9300      	str	r3, [sp, #0]
 8003bac:	1c33      	adds	r3, r6, #0
 8003bae:	1c2a      	adds	r2, r5, #0
 8003bb0:	1c21      	adds	r1, r4, #0
 8003bb2:	f7fe fc93 	bl	80024dc <tcpSend>
						sensorData[j].L, sensorData[j].minutes_expired);

				i++;
 8003bb6:	69fb      	ldr	r3, [r7, #28]
 8003bb8:	3301      	adds	r3, #1
 8003bba:	61fb      	str	r3, [r7, #28]
				char text[10];
				itoa(i, text, 10);
 8003bbc:	2408      	movs	r4, #8
 8003bbe:	1939      	adds	r1, r7, r4
 8003bc0:	69fb      	ldr	r3, [r7, #28]
 8003bc2:	220a      	movs	r2, #10
 8003bc4:	0018      	movs	r0, r3
 8003bc6:	f005 fb9b 	bl	8009300 <itoa>
				consoleSend(text);
 8003bca:	193b      	adds	r3, r7, r4
 8003bcc:	0018      	movs	r0, r3
 8003bce:	f7fe fe2b 	bl	8002828 <consoleSend>
				if (i % 90==0) {
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	215a      	movs	r1, #90	; 0x5a
 8003bd6:	0018      	movs	r0, r3
 8003bd8:	f7fc fc18 	bl	800040c <__aeabi_idivmod>
 8003bdc:	1e0b      	subs	r3, r1, #0
 8003bde:	d118      	bne.n	8003c12 <StartDefaultTask+0x112>
					HAL_Delay(1000);
 8003be0:	23fa      	movs	r3, #250	; 0xfa
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	0018      	movs	r0, r3
 8003be6:	f000 fbd9 	bl	800439c <HAL_Delay>
					int Connection45 =espConnect("Quinnvanderschaar", "test1234");
 8003bea:	4a3f      	ldr	r2, [pc, #252]	; (8003ce8 <StartDefaultTask+0x1e8>)
 8003bec:	4b3f      	ldr	r3, [pc, #252]	; (8003cec <StartDefaultTask+0x1ec>)
 8003bee:	0011      	movs	r1, r2
 8003bf0:	0018      	movs	r0, r3
 8003bf2:	f7fe fb09 	bl	8002208 <espConnect>
 8003bf6:	0003      	movs	r3, r0
 8003bf8:	61bb      	str	r3, [r7, #24]
					HAL_Delay(5000);
 8003bfa:	4b3d      	ldr	r3, [pc, #244]	; (8003cf0 <StartDefaultTask+0x1f0>)
 8003bfc:	0018      	movs	r0, r3
 8003bfe:	f000 fbcd 	bl	800439c <HAL_Delay>
					Connection45 = tcpConnect("192.168.178.80", "80");
 8003c02:	4a3c      	ldr	r2, [pc, #240]	; (8003cf4 <StartDefaultTask+0x1f4>)
 8003c04:	4b3c      	ldr	r3, [pc, #240]	; (8003cf8 <StartDefaultTask+0x1f8>)
 8003c06:	0011      	movs	r1, r2
 8003c08:	0018      	movs	r0, r3
 8003c0a:	f7fe fba7 	bl	800235c <tcpConnect>
 8003c0e:	0003      	movs	r3, r0
 8003c10:	61bb      	str	r3, [r7, #24]
				}
					if (i == missed_cycles) {
 8003c12:	4b34      	ldr	r3, [pc, #208]	; (8003ce4 <StartDefaultTask+0x1e4>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	69fa      	ldr	r2, [r7, #28]
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d101      	bne.n	8003c20 <StartDefaultTask+0x120>
					j = 10;
 8003c1c:	230a      	movs	r3, #10
 8003c1e:	617b      	str	r3, [r7, #20]
			for (int j = 0; j < 10; j++) {
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	3301      	adds	r3, #1
 8003c24:	617b      	str	r3, [r7, #20]
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	2b09      	cmp	r3, #9
 8003c2a:	dc00      	bgt.n	8003c2e <StartDefaultTask+0x12e>
 8003c2c:	e77e      	b.n	8003b2c <StartDefaultTask+0x2c>
		while (i < missed_cycles) {
 8003c2e:	4b2d      	ldr	r3, [pc, #180]	; (8003ce4 <StartDefaultTask+0x1e4>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	69fa      	ldr	r2, [r7, #28]
 8003c34:	429a      	cmp	r2, r3
 8003c36:	da00      	bge.n	8003c3a <StartDefaultTask+0x13a>
 8003c38:	e775      	b.n	8003b26 <StartDefaultTask+0x26>

			}

		}
		//send current data
		tcpSend(sensorData[10].T, sensorData[10].H, sensorData[10].A,
 8003c3a:	4b29      	ldr	r3, [pc, #164]	; (8003ce0 <StartDefaultTask+0x1e0>)
 8003c3c:	22c8      	movs	r2, #200	; 0xc8
 8003c3e:	5898      	ldr	r0, [r3, r2]
 8003c40:	4b27      	ldr	r3, [pc, #156]	; (8003ce0 <StartDefaultTask+0x1e0>)
 8003c42:	22cc      	movs	r2, #204	; 0xcc
 8003c44:	5899      	ldr	r1, [r3, r2]
 8003c46:	4b26      	ldr	r3, [pc, #152]	; (8003ce0 <StartDefaultTask+0x1e0>)
 8003c48:	22d0      	movs	r2, #208	; 0xd0
 8003c4a:	589c      	ldr	r4, [r3, r2]
 8003c4c:	4b24      	ldr	r3, [pc, #144]	; (8003ce0 <StartDefaultTask+0x1e0>)
 8003c4e:	22d4      	movs	r2, #212	; 0xd4
 8003c50:	589a      	ldr	r2, [r3, r2]
 8003c52:	2300      	movs	r3, #0
 8003c54:	9300      	str	r3, [sp, #0]
 8003c56:	1c13      	adds	r3, r2, #0
 8003c58:	1c22      	adds	r2, r4, #0
 8003c5a:	f7fe fc3f 	bl	80024dc <tcpSend>
				sensorData[10].L, 0);
		missed_cycles = 0;
 8003c5e:	4b21      	ldr	r3, [pc, #132]	; (8003ce4 <StartDefaultTask+0x1e4>)
 8003c60:	2200      	movs	r2, #0
 8003c62:	601a      	str	r2, [r3, #0]
		Sensor_Read_status = 0;
 8003c64:	4b1c      	ldr	r3, [pc, #112]	; (8003cd8 <StartDefaultTask+0x1d8>)
 8003c66:	2200      	movs	r2, #0
 8003c68:	701a      	strb	r2, [r3, #0]
		Connection_Server_status = 0;
 8003c6a:	4b1c      	ldr	r3, [pc, #112]	; (8003cdc <StartDefaultTask+0x1dc>)
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	701a      	strb	r2, [r3, #0]
		writeFlash(&missed_cycles, &sensorData);
 8003c70:	4a1b      	ldr	r2, [pc, #108]	; (8003ce0 <StartDefaultTask+0x1e0>)
 8003c72:	4b1c      	ldr	r3, [pc, #112]	; (8003ce4 <StartDefaultTask+0x1e4>)
 8003c74:	0011      	movs	r1, r2
 8003c76:	0018      	movs	r0, r3
 8003c78:	f7ff f822 	bl	8002cc0 <writeFlash>
		startStandBy();
 8003c7c:	f000 f8fe 	bl	8003e7c <startStandBy>
	if (Sensor_Read_status == 2 && Connection_Server_status == 2) {
 8003c80:	e022      	b.n	8003cc8 <StartDefaultTask+0x1c8>

	} else if (Sensor_Read_status == 2 && Connection_Server_status == 1) {
 8003c82:	4b15      	ldr	r3, [pc, #84]	; (8003cd8 <StartDefaultTask+0x1d8>)
 8003c84:	781b      	ldrb	r3, [r3, #0]
 8003c86:	2b02      	cmp	r3, #2
 8003c88:	d111      	bne.n	8003cae <StartDefaultTask+0x1ae>
 8003c8a:	4b14      	ldr	r3, [pc, #80]	; (8003cdc <StartDefaultTask+0x1dc>)
 8003c8c:	781b      	ldrb	r3, [r3, #0]
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d10d      	bne.n	8003cae <StartDefaultTask+0x1ae>
		missed_cycles++;
 8003c92:	4b14      	ldr	r3, [pc, #80]	; (8003ce4 <StartDefaultTask+0x1e4>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	1c5a      	adds	r2, r3, #1
 8003c98:	4b12      	ldr	r3, [pc, #72]	; (8003ce4 <StartDefaultTask+0x1e4>)
 8003c9a:	601a      	str	r2, [r3, #0]
		writeFlash(&missed_cycles, &sensorData);
 8003c9c:	4a10      	ldr	r2, [pc, #64]	; (8003ce0 <StartDefaultTask+0x1e0>)
 8003c9e:	4b11      	ldr	r3, [pc, #68]	; (8003ce4 <StartDefaultTask+0x1e4>)
 8003ca0:	0011      	movs	r1, r2
 8003ca2:	0018      	movs	r0, r3
 8003ca4:	f7ff f80c 	bl	8002cc0 <writeFlash>
		startStandBy();
 8003ca8:	f000 f8e8 	bl	8003e7c <startStandBy>
 8003cac:	e00c      	b.n	8003cc8 <StartDefaultTask+0x1c8>
	} else {
		//sleep mode
		missed_cycles++;
 8003cae:	4b0d      	ldr	r3, [pc, #52]	; (8003ce4 <StartDefaultTask+0x1e4>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	1c5a      	adds	r2, r3, #1
 8003cb4:	4b0b      	ldr	r3, [pc, #44]	; (8003ce4 <StartDefaultTask+0x1e4>)
 8003cb6:	601a      	str	r2, [r3, #0]
		writeFlash(&missed_cycles, &sensorData);
 8003cb8:	4a09      	ldr	r2, [pc, #36]	; (8003ce0 <StartDefaultTask+0x1e0>)
 8003cba:	4b0a      	ldr	r3, [pc, #40]	; (8003ce4 <StartDefaultTask+0x1e4>)
 8003cbc:	0011      	movs	r1, r2
 8003cbe:	0018      	movs	r0, r3
 8003cc0:	f7fe fffe 	bl	8002cc0 <writeFlash>
		startStandBy();
 8003cc4:	f000 f8da 	bl	8003e7c <startStandBy>
	}
	//startStandBy();
	vTaskDelete( NULL);
 8003cc8:	2000      	movs	r0, #0
 8003cca:	f004 fce5 	bl	8008698 <vTaskDelete>

  /* USER CODE END 5 */
}
 8003cce:	46c0      	nop			; (mov r8, r8)
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	b009      	add	sp, #36	; 0x24
 8003cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003cd6:	46c0      	nop			; (mov r8, r8)
 8003cd8:	20000595 	.word	0x20000595
 8003cdc:	20000594 	.word	0x20000594
 8003ce0:	20001544 	.word	0x20001544
 8003ce4:	20000590 	.word	0x20000590
 8003ce8:	0800b838 	.word	0x0800b838
 8003cec:	0800b844 	.word	0x0800b844
 8003cf0:	00001388 	.word	0x00001388
 8003cf4:	0800b858 	.word	0x0800b858
 8003cf8:	0800b85c 	.word	0x0800b85c

08003cfc <ReadSensors>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_ReadSensors */
void ReadSensors(void const * argument)
{
 8003cfc:	b590      	push	{r4, r7, lr}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ReadSensors */
	/* Infinite loop */
	readFlash_cycles(&missed_cycles, &sensorData);
 8003d04:	4a21      	ldr	r2, [pc, #132]	; (8003d8c <ReadSensors+0x90>)
 8003d06:	4b22      	ldr	r3, [pc, #136]	; (8003d90 <ReadSensors+0x94>)
 8003d08:	0011      	movs	r1, r2
 8003d0a:	0018      	movs	r0, r3
 8003d0c:	f7fe ff0c 	bl	8002b28 <readFlash_cycles>
	if (Sensor_Read_status == 0) {
 8003d10:	4b20      	ldr	r3, [pc, #128]	; (8003d94 <ReadSensors+0x98>)
 8003d12:	781b      	ldrb	r3, [r3, #0]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d132      	bne.n	8003d7e <ReadSensors+0x82>
		sensorData[10].T = Tem_Sensor();
 8003d18:	f7ff fb4a 	bl	80033b0 <Tem_Sensor>
 8003d1c:	0003      	movs	r3, r0
 8003d1e:	000c      	movs	r4, r1
 8003d20:	0018      	movs	r0, r3
 8003d22:	0021      	movs	r1, r4
 8003d24:	f7fe f9a6 	bl	8002074 <__aeabi_d2f>
 8003d28:	1c01      	adds	r1, r0, #0
 8003d2a:	4b18      	ldr	r3, [pc, #96]	; (8003d8c <ReadSensors+0x90>)
 8003d2c:	22c8      	movs	r2, #200	; 0xc8
 8003d2e:	5099      	str	r1, [r3, r2]
		sensorData[10].H = Hum_Sensor();
 8003d30:	f7ff fb72 	bl	8003418 <Hum_Sensor>
 8003d34:	0003      	movs	r3, r0
 8003d36:	000c      	movs	r4, r1
 8003d38:	0018      	movs	r0, r3
 8003d3a:	0021      	movs	r1, r4
 8003d3c:	f7fe f99a 	bl	8002074 <__aeabi_d2f>
 8003d40:	1c01      	adds	r1, r0, #0
 8003d42:	4b12      	ldr	r3, [pc, #72]	; (8003d8c <ReadSensors+0x90>)
 8003d44:	22cc      	movs	r2, #204	; 0xcc
 8003d46:	5099      	str	r1, [r3, r2]
		sensorData[10].A = Read_Pressure_Sensor();
 8003d48:	f7ff f884 	bl	8002e54 <Read_Pressure_Sensor>
 8003d4c:	0003      	movs	r3, r0
 8003d4e:	000c      	movs	r4, r1
 8003d50:	0018      	movs	r0, r3
 8003d52:	0021      	movs	r1, r4
 8003d54:	f7fe f98e 	bl	8002074 <__aeabi_d2f>
 8003d58:	1c01      	adds	r1, r0, #0
 8003d5a:	4b0c      	ldr	r3, [pc, #48]	; (8003d8c <ReadSensors+0x90>)
 8003d5c:	22d0      	movs	r2, #208	; 0xd0
 8003d5e:	5099      	str	r1, [r3, r2]
		sensorData[10].L = LUX_Sensor();
 8003d60:	f7ff fb80 	bl	8003464 <LUX_Sensor>
 8003d64:	0003      	movs	r3, r0
 8003d66:	000c      	movs	r4, r1
 8003d68:	0018      	movs	r0, r3
 8003d6a:	0021      	movs	r1, r4
 8003d6c:	f7fe f982 	bl	8002074 <__aeabi_d2f>
 8003d70:	1c01      	adds	r1, r0, #0
 8003d72:	4b06      	ldr	r3, [pc, #24]	; (8003d8c <ReadSensors+0x90>)
 8003d74:	22d4      	movs	r2, #212	; 0xd4
 8003d76:	5099      	str	r1, [r3, r2]
		Sensor_Read_status = 2;
 8003d78:	4b06      	ldr	r3, [pc, #24]	; (8003d94 <ReadSensors+0x98>)
 8003d7a:	2202      	movs	r2, #2
 8003d7c:	701a      	strb	r2, [r3, #0]
	}
	vTaskDelete( NULL);
 8003d7e:	2000      	movs	r0, #0
 8003d80:	f004 fc8a 	bl	8008698 <vTaskDelete>

  /* USER CODE END ReadSensors */
}
 8003d84:	46c0      	nop			; (mov r8, r8)
 8003d86:	46bd      	mov	sp, r7
 8003d88:	b003      	add	sp, #12
 8003d8a:	bd90      	pop	{r4, r7, pc}
 8003d8c:	20001544 	.word	0x20001544
 8003d90:	20000590 	.word	0x20000590
 8003d94:	20000595 	.word	0x20000595

08003d98 <ConnectToServer>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_ConnectToServer */
void ConnectToServer(void const * argument)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b082      	sub	sp, #8
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ConnectToServer */
	/* Infinite loop */

	static _Bool Connection = 0;
	if (Connection_Server_status == 0) {
 8003da0:	4b17      	ldr	r3, [pc, #92]	; (8003e00 <ConnectToServer+0x68>)
 8003da2:	781b      	ldrb	r3, [r3, #0]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d124      	bne.n	8003df2 <ConnectToServer+0x5a>
		Connection = espConnect("Quinnvanderschaar", "test1234");
 8003da8:	4a16      	ldr	r2, [pc, #88]	; (8003e04 <ConnectToServer+0x6c>)
 8003daa:	4b17      	ldr	r3, [pc, #92]	; (8003e08 <ConnectToServer+0x70>)
 8003dac:	0011      	movs	r1, r2
 8003dae:	0018      	movs	r0, r3
 8003db0:	f7fe fa2a 	bl	8002208 <espConnect>
 8003db4:	0003      	movs	r3, r0
 8003db6:	001a      	movs	r2, r3
 8003db8:	4b14      	ldr	r3, [pc, #80]	; (8003e0c <ConnectToServer+0x74>)
 8003dba:	701a      	strb	r2, [r3, #0]
		HAL_Delay(10);
 8003dbc:	200a      	movs	r0, #10
 8003dbe:	f000 faed 	bl	800439c <HAL_Delay>
		Connection = tcpConnect("192.168.178.80", "80");
 8003dc2:	4a13      	ldr	r2, [pc, #76]	; (8003e10 <ConnectToServer+0x78>)
 8003dc4:	4b13      	ldr	r3, [pc, #76]	; (8003e14 <ConnectToServer+0x7c>)
 8003dc6:	0011      	movs	r1, r2
 8003dc8:	0018      	movs	r0, r3
 8003dca:	f7fe fac7 	bl	800235c <tcpConnect>
 8003dce:	0003      	movs	r3, r0
 8003dd0:	001a      	movs	r2, r3
 8003dd2:	4b0e      	ldr	r3, [pc, #56]	; (8003e0c <ConnectToServer+0x74>)
 8003dd4:	701a      	strb	r2, [r3, #0]
		HAL_Delay(10);
 8003dd6:	200a      	movs	r0, #10
 8003dd8:	f000 fae0 	bl	800439c <HAL_Delay>
		if (Connection == 1) {
 8003ddc:	4b0b      	ldr	r3, [pc, #44]	; (8003e0c <ConnectToServer+0x74>)
 8003dde:	781b      	ldrb	r3, [r3, #0]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d003      	beq.n	8003dec <ConnectToServer+0x54>
			Connection_Server_status = 2;
 8003de4:	4b06      	ldr	r3, [pc, #24]	; (8003e00 <ConnectToServer+0x68>)
 8003de6:	2202      	movs	r2, #2
 8003de8:	701a      	strb	r2, [r3, #0]
 8003dea:	e002      	b.n	8003df2 <ConnectToServer+0x5a>
		} else {
			Connection_Server_status = 1;
 8003dec:	4b04      	ldr	r3, [pc, #16]	; (8003e00 <ConnectToServer+0x68>)
 8003dee:	2201      	movs	r2, #1
 8003df0:	701a      	strb	r2, [r3, #0]
		}
	}
	vTaskDelete( NULL);
 8003df2:	2000      	movs	r0, #0
 8003df4:	f004 fc50 	bl	8008698 <vTaskDelete>

  /* USER CODE END ConnectToServer */
}
 8003df8:	46c0      	nop			; (mov r8, r8)
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	b002      	add	sp, #8
 8003dfe:	bd80      	pop	{r7, pc}
 8003e00:	20000594 	.word	0x20000594
 8003e04:	0800b838 	.word	0x0800b838
 8003e08:	0800b844 	.word	0x0800b844
 8003e0c:	20000596 	.word	0x20000596
 8003e10:	0800b858 	.word	0x0800b858
 8003e14:	0800b85c 	.word	0x0800b85c

08003e18 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b082      	sub	sp, #8
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a04      	ldr	r2, [pc, #16]	; (8003e38 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d101      	bne.n	8003e2e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003e2a:	f000 fa9b 	bl	8004364 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003e2e:	46c0      	nop			; (mov r8, r8)
 8003e30:	46bd      	mov	sp, r7
 8003e32:	b002      	add	sp, #8
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	46c0      	nop			; (mov r8, r8)
 8003e38:	40012c00 	.word	0x40012c00

08003e3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003e40:	46c0      	nop			; (mov r8, r8)
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
	...

08003e48 <resetStandBy>:
 *
 * Reset the StandBy and WakeUp flag.
 * @param  argument: Not used
 * @retval None
 */
void resetStandBy() {
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	af00      	add	r7, sp, #0
	// Check if flag haven't been reset
	if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET) {
 8003e4c:	4b0a      	ldr	r3, [pc, #40]	; (8003e78 <resetStandBy+0x30>)
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	2202      	movs	r2, #2
 8003e52:	4013      	ands	r3, r2
 8003e54:	2b02      	cmp	r3, #2
 8003e56:	d10b      	bne.n	8003e70 <resetStandBy+0x28>
		// Reset flags
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 8003e58:	4b07      	ldr	r3, [pc, #28]	; (8003e78 <resetStandBy+0x30>)
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	4b06      	ldr	r3, [pc, #24]	; (8003e78 <resetStandBy+0x30>)
 8003e5e:	2108      	movs	r1, #8
 8003e60:	430a      	orrs	r2, r1
 8003e62:	601a      	str	r2, [r3, #0]
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8003e64:	4b04      	ldr	r3, [pc, #16]	; (8003e78 <resetStandBy+0x30>)
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	4b03      	ldr	r3, [pc, #12]	; (8003e78 <resetStandBy+0x30>)
 8003e6a:	2104      	movs	r1, #4
 8003e6c:	430a      	orrs	r2, r1
 8003e6e:	601a      	str	r2, [r3, #0]
	}
}
 8003e70:	46c0      	nop			; (mov r8, r8)
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}
 8003e76:	46c0      	nop			; (mov r8, r8)
 8003e78:	40007000 	.word	0x40007000

08003e7c <startStandBy>:
 *
 * Start the StandBy mode using the Hal Library.
 * @param  argument: Not used
 * @retval None
 */
void startStandBy() {
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	af00      	add	r7, sp, #0
	// Enter standby mode
	HAL_PWR_EnterSTANDBYMode();
 8003e80:	f001 ff52 	bl	8005d28 <HAL_PWR_EnterSTANDBYMode>
}
 8003e84:	46c0      	nop			; (mov r8, r8)
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
	...

08003e8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b082      	sub	sp, #8
 8003e90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e92:	4b0f      	ldr	r3, [pc, #60]	; (8003ed0 <HAL_MspInit+0x44>)
 8003e94:	699a      	ldr	r2, [r3, #24]
 8003e96:	4b0e      	ldr	r3, [pc, #56]	; (8003ed0 <HAL_MspInit+0x44>)
 8003e98:	2101      	movs	r1, #1
 8003e9a:	430a      	orrs	r2, r1
 8003e9c:	619a      	str	r2, [r3, #24]
 8003e9e:	4b0c      	ldr	r3, [pc, #48]	; (8003ed0 <HAL_MspInit+0x44>)
 8003ea0:	699b      	ldr	r3, [r3, #24]
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	607b      	str	r3, [r7, #4]
 8003ea8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003eaa:	4b09      	ldr	r3, [pc, #36]	; (8003ed0 <HAL_MspInit+0x44>)
 8003eac:	69da      	ldr	r2, [r3, #28]
 8003eae:	4b08      	ldr	r3, [pc, #32]	; (8003ed0 <HAL_MspInit+0x44>)
 8003eb0:	2180      	movs	r1, #128	; 0x80
 8003eb2:	0549      	lsls	r1, r1, #21
 8003eb4:	430a      	orrs	r2, r1
 8003eb6:	61da      	str	r2, [r3, #28]
 8003eb8:	4b05      	ldr	r3, [pc, #20]	; (8003ed0 <HAL_MspInit+0x44>)
 8003eba:	69da      	ldr	r2, [r3, #28]
 8003ebc:	2380      	movs	r3, #128	; 0x80
 8003ebe:	055b      	lsls	r3, r3, #21
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	603b      	str	r3, [r7, #0]
 8003ec4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ec6:	46c0      	nop			; (mov r8, r8)
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	b002      	add	sp, #8
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	46c0      	nop			; (mov r8, r8)
 8003ed0:	40021000 	.word	0x40021000

08003ed4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b08a      	sub	sp, #40	; 0x28
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003edc:	2314      	movs	r3, #20
 8003ede:	18fb      	adds	r3, r7, r3
 8003ee0:	0018      	movs	r0, r3
 8003ee2:	2314      	movs	r3, #20
 8003ee4:	001a      	movs	r2, r3
 8003ee6:	2100      	movs	r1, #0
 8003ee8:	f005 fa17 	bl	800931a <memset>
  if(hadc->Instance==ADC1)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a19      	ldr	r2, [pc, #100]	; (8003f58 <HAL_ADC_MspInit+0x84>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d12c      	bne.n	8003f50 <HAL_ADC_MspInit+0x7c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003ef6:	4b19      	ldr	r3, [pc, #100]	; (8003f5c <HAL_ADC_MspInit+0x88>)
 8003ef8:	699a      	ldr	r2, [r3, #24]
 8003efa:	4b18      	ldr	r3, [pc, #96]	; (8003f5c <HAL_ADC_MspInit+0x88>)
 8003efc:	2180      	movs	r1, #128	; 0x80
 8003efe:	0089      	lsls	r1, r1, #2
 8003f00:	430a      	orrs	r2, r1
 8003f02:	619a      	str	r2, [r3, #24]
 8003f04:	4b15      	ldr	r3, [pc, #84]	; (8003f5c <HAL_ADC_MspInit+0x88>)
 8003f06:	699a      	ldr	r2, [r3, #24]
 8003f08:	2380      	movs	r3, #128	; 0x80
 8003f0a:	009b      	lsls	r3, r3, #2
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	613b      	str	r3, [r7, #16]
 8003f10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f12:	4b12      	ldr	r3, [pc, #72]	; (8003f5c <HAL_ADC_MspInit+0x88>)
 8003f14:	695a      	ldr	r2, [r3, #20]
 8003f16:	4b11      	ldr	r3, [pc, #68]	; (8003f5c <HAL_ADC_MspInit+0x88>)
 8003f18:	2180      	movs	r1, #128	; 0x80
 8003f1a:	0289      	lsls	r1, r1, #10
 8003f1c:	430a      	orrs	r2, r1
 8003f1e:	615a      	str	r2, [r3, #20]
 8003f20:	4b0e      	ldr	r3, [pc, #56]	; (8003f5c <HAL_ADC_MspInit+0x88>)
 8003f22:	695a      	ldr	r2, [r3, #20]
 8003f24:	2380      	movs	r3, #128	; 0x80
 8003f26:	029b      	lsls	r3, r3, #10
 8003f28:	4013      	ands	r3, r2
 8003f2a:	60fb      	str	r3, [r7, #12]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003f2e:	2114      	movs	r1, #20
 8003f30:	187b      	adds	r3, r7, r1
 8003f32:	2201      	movs	r2, #1
 8003f34:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003f36:	187b      	adds	r3, r7, r1
 8003f38:	2203      	movs	r2, #3
 8003f3a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f3c:	187b      	adds	r3, r7, r1
 8003f3e:	2200      	movs	r2, #0
 8003f40:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f42:	187a      	adds	r2, r7, r1
 8003f44:	2390      	movs	r3, #144	; 0x90
 8003f46:	05db      	lsls	r3, r3, #23
 8003f48:	0011      	movs	r1, r2
 8003f4a:	0018      	movs	r0, r3
 8003f4c:	f000 ff22 	bl	8004d94 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003f50:	46c0      	nop			; (mov r8, r8)
 8003f52:	46bd      	mov	sp, r7
 8003f54:	b00a      	add	sp, #40	; 0x28
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	40012400 	.word	0x40012400
 8003f5c:	40021000 	.word	0x40021000

08003f60 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b08a      	sub	sp, #40	; 0x28
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f68:	2314      	movs	r3, #20
 8003f6a:	18fb      	adds	r3, r7, r3
 8003f6c:	0018      	movs	r0, r3
 8003f6e:	2314      	movs	r3, #20
 8003f70:	001a      	movs	r2, r3
 8003f72:	2100      	movs	r1, #0
 8003f74:	f005 f9d1 	bl	800931a <memset>
  if(hi2c->Instance==I2C1)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a1c      	ldr	r2, [pc, #112]	; (8003ff0 <HAL_I2C_MspInit+0x90>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d132      	bne.n	8003fe8 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f82:	4b1c      	ldr	r3, [pc, #112]	; (8003ff4 <HAL_I2C_MspInit+0x94>)
 8003f84:	695a      	ldr	r2, [r3, #20]
 8003f86:	4b1b      	ldr	r3, [pc, #108]	; (8003ff4 <HAL_I2C_MspInit+0x94>)
 8003f88:	2180      	movs	r1, #128	; 0x80
 8003f8a:	02c9      	lsls	r1, r1, #11
 8003f8c:	430a      	orrs	r2, r1
 8003f8e:	615a      	str	r2, [r3, #20]
 8003f90:	4b18      	ldr	r3, [pc, #96]	; (8003ff4 <HAL_I2C_MspInit+0x94>)
 8003f92:	695a      	ldr	r2, [r3, #20]
 8003f94:	2380      	movs	r3, #128	; 0x80
 8003f96:	02db      	lsls	r3, r3, #11
 8003f98:	4013      	ands	r3, r2
 8003f9a:	613b      	str	r3, [r7, #16]
 8003f9c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8003f9e:	2114      	movs	r1, #20
 8003fa0:	187b      	adds	r3, r7, r1
 8003fa2:	2290      	movs	r2, #144	; 0x90
 8003fa4:	0092      	lsls	r2, r2, #2
 8003fa6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003fa8:	187b      	adds	r3, r7, r1
 8003faa:	2212      	movs	r2, #18
 8003fac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003fae:	187b      	adds	r3, r7, r1
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003fb4:	187b      	adds	r3, r7, r1
 8003fb6:	2203      	movs	r2, #3
 8003fb8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8003fba:	187b      	adds	r3, r7, r1
 8003fbc:	2201      	movs	r2, #1
 8003fbe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fc0:	187b      	adds	r3, r7, r1
 8003fc2:	4a0d      	ldr	r2, [pc, #52]	; (8003ff8 <HAL_I2C_MspInit+0x98>)
 8003fc4:	0019      	movs	r1, r3
 8003fc6:	0010      	movs	r0, r2
 8003fc8:	f000 fee4 	bl	8004d94 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003fcc:	4b09      	ldr	r3, [pc, #36]	; (8003ff4 <HAL_I2C_MspInit+0x94>)
 8003fce:	69da      	ldr	r2, [r3, #28]
 8003fd0:	4b08      	ldr	r3, [pc, #32]	; (8003ff4 <HAL_I2C_MspInit+0x94>)
 8003fd2:	2180      	movs	r1, #128	; 0x80
 8003fd4:	0389      	lsls	r1, r1, #14
 8003fd6:	430a      	orrs	r2, r1
 8003fd8:	61da      	str	r2, [r3, #28]
 8003fda:	4b06      	ldr	r3, [pc, #24]	; (8003ff4 <HAL_I2C_MspInit+0x94>)
 8003fdc:	69da      	ldr	r2, [r3, #28]
 8003fde:	2380      	movs	r3, #128	; 0x80
 8003fe0:	039b      	lsls	r3, r3, #14
 8003fe2:	4013      	ands	r3, r2
 8003fe4:	60fb      	str	r3, [r7, #12]
 8003fe6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003fe8:	46c0      	nop			; (mov r8, r8)
 8003fea:	46bd      	mov	sp, r7
 8003fec:	b00a      	add	sp, #40	; 0x28
 8003fee:	bd80      	pop	{r7, pc}
 8003ff0:	40005400 	.word	0x40005400
 8003ff4:	40021000 	.word	0x40021000
 8003ff8:	48000400 	.word	0x48000400

08003ffc <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b082      	sub	sp, #8
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a0a      	ldr	r2, [pc, #40]	; (8004034 <HAL_RTC_MspInit+0x38>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d10e      	bne.n	800402c <HAL_RTC_MspInit+0x30>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800400e:	4b0a      	ldr	r3, [pc, #40]	; (8004038 <HAL_RTC_MspInit+0x3c>)
 8004010:	6a1a      	ldr	r2, [r3, #32]
 8004012:	4b09      	ldr	r3, [pc, #36]	; (8004038 <HAL_RTC_MspInit+0x3c>)
 8004014:	2180      	movs	r1, #128	; 0x80
 8004016:	0209      	lsls	r1, r1, #8
 8004018:	430a      	orrs	r2, r1
 800401a:	621a      	str	r2, [r3, #32]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 800401c:	2200      	movs	r2, #0
 800401e:	2100      	movs	r1, #0
 8004020:	2002      	movs	r0, #2
 8004022:	f000 fe09 	bl	8004c38 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8004026:	2002      	movs	r0, #2
 8004028:	f000 fe1b 	bl	8004c62 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800402c:	46c0      	nop			; (mov r8, r8)
 800402e:	46bd      	mov	sp, r7
 8004030:	b002      	add	sp, #8
 8004032:	bd80      	pop	{r7, pc}
 8004034:	40002800 	.word	0x40002800
 8004038:	40021000 	.word	0x40021000

0800403c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b08c      	sub	sp, #48	; 0x30
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004044:	231c      	movs	r3, #28
 8004046:	18fb      	adds	r3, r7, r3
 8004048:	0018      	movs	r0, r3
 800404a:	2314      	movs	r3, #20
 800404c:	001a      	movs	r2, r3
 800404e:	2100      	movs	r1, #0
 8004050:	f005 f963 	bl	800931a <memset>
  if(huart->Instance==USART1)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a3d      	ldr	r2, [pc, #244]	; (8004150 <HAL_UART_MspInit+0x114>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d13c      	bne.n	80040d8 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800405e:	4b3d      	ldr	r3, [pc, #244]	; (8004154 <HAL_UART_MspInit+0x118>)
 8004060:	699a      	ldr	r2, [r3, #24]
 8004062:	4b3c      	ldr	r3, [pc, #240]	; (8004154 <HAL_UART_MspInit+0x118>)
 8004064:	2180      	movs	r1, #128	; 0x80
 8004066:	01c9      	lsls	r1, r1, #7
 8004068:	430a      	orrs	r2, r1
 800406a:	619a      	str	r2, [r3, #24]
 800406c:	4b39      	ldr	r3, [pc, #228]	; (8004154 <HAL_UART_MspInit+0x118>)
 800406e:	699a      	ldr	r2, [r3, #24]
 8004070:	2380      	movs	r3, #128	; 0x80
 8004072:	01db      	lsls	r3, r3, #7
 8004074:	4013      	ands	r3, r2
 8004076:	61bb      	str	r3, [r7, #24]
 8004078:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800407a:	4b36      	ldr	r3, [pc, #216]	; (8004154 <HAL_UART_MspInit+0x118>)
 800407c:	695a      	ldr	r2, [r3, #20]
 800407e:	4b35      	ldr	r3, [pc, #212]	; (8004154 <HAL_UART_MspInit+0x118>)
 8004080:	2180      	movs	r1, #128	; 0x80
 8004082:	0289      	lsls	r1, r1, #10
 8004084:	430a      	orrs	r2, r1
 8004086:	615a      	str	r2, [r3, #20]
 8004088:	4b32      	ldr	r3, [pc, #200]	; (8004154 <HAL_UART_MspInit+0x118>)
 800408a:	695a      	ldr	r2, [r3, #20]
 800408c:	2380      	movs	r3, #128	; 0x80
 800408e:	029b      	lsls	r3, r3, #10
 8004090:	4013      	ands	r3, r2
 8004092:	617b      	str	r3, [r7, #20]
 8004094:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004096:	211c      	movs	r1, #28
 8004098:	187b      	adds	r3, r7, r1
 800409a:	22c0      	movs	r2, #192	; 0xc0
 800409c:	00d2      	lsls	r2, r2, #3
 800409e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040a0:	187b      	adds	r3, r7, r1
 80040a2:	2202      	movs	r2, #2
 80040a4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040a6:	187b      	adds	r3, r7, r1
 80040a8:	2200      	movs	r2, #0
 80040aa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80040ac:	187b      	adds	r3, r7, r1
 80040ae:	2203      	movs	r2, #3
 80040b0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80040b2:	187b      	adds	r3, r7, r1
 80040b4:	2201      	movs	r2, #1
 80040b6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040b8:	187a      	adds	r2, r7, r1
 80040ba:	2390      	movs	r3, #144	; 0x90
 80040bc:	05db      	lsls	r3, r3, #23
 80040be:	0011      	movs	r1, r2
 80040c0:	0018      	movs	r0, r3
 80040c2:	f000 fe67 	bl	8004d94 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80040c6:	2200      	movs	r2, #0
 80040c8:	2100      	movs	r1, #0
 80040ca:	201b      	movs	r0, #27
 80040cc:	f000 fdb4 	bl	8004c38 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80040d0:	201b      	movs	r0, #27
 80040d2:	f000 fdc6 	bl	8004c62 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80040d6:	e037      	b.n	8004148 <HAL_UART_MspInit+0x10c>
  else if(huart->Instance==USART2)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a1e      	ldr	r2, [pc, #120]	; (8004158 <HAL_UART_MspInit+0x11c>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d132      	bne.n	8004148 <HAL_UART_MspInit+0x10c>
    __HAL_RCC_USART2_CLK_ENABLE();
 80040e2:	4b1c      	ldr	r3, [pc, #112]	; (8004154 <HAL_UART_MspInit+0x118>)
 80040e4:	69da      	ldr	r2, [r3, #28]
 80040e6:	4b1b      	ldr	r3, [pc, #108]	; (8004154 <HAL_UART_MspInit+0x118>)
 80040e8:	2180      	movs	r1, #128	; 0x80
 80040ea:	0289      	lsls	r1, r1, #10
 80040ec:	430a      	orrs	r2, r1
 80040ee:	61da      	str	r2, [r3, #28]
 80040f0:	4b18      	ldr	r3, [pc, #96]	; (8004154 <HAL_UART_MspInit+0x118>)
 80040f2:	69da      	ldr	r2, [r3, #28]
 80040f4:	2380      	movs	r3, #128	; 0x80
 80040f6:	029b      	lsls	r3, r3, #10
 80040f8:	4013      	ands	r3, r2
 80040fa:	613b      	str	r3, [r7, #16]
 80040fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040fe:	4b15      	ldr	r3, [pc, #84]	; (8004154 <HAL_UART_MspInit+0x118>)
 8004100:	695a      	ldr	r2, [r3, #20]
 8004102:	4b14      	ldr	r3, [pc, #80]	; (8004154 <HAL_UART_MspInit+0x118>)
 8004104:	2180      	movs	r1, #128	; 0x80
 8004106:	0289      	lsls	r1, r1, #10
 8004108:	430a      	orrs	r2, r1
 800410a:	615a      	str	r2, [r3, #20]
 800410c:	4b11      	ldr	r3, [pc, #68]	; (8004154 <HAL_UART_MspInit+0x118>)
 800410e:	695a      	ldr	r2, [r3, #20]
 8004110:	2380      	movs	r3, #128	; 0x80
 8004112:	029b      	lsls	r3, r3, #10
 8004114:	4013      	ands	r3, r2
 8004116:	60fb      	str	r3, [r7, #12]
 8004118:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800411a:	211c      	movs	r1, #28
 800411c:	187b      	adds	r3, r7, r1
 800411e:	220c      	movs	r2, #12
 8004120:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004122:	187b      	adds	r3, r7, r1
 8004124:	2202      	movs	r2, #2
 8004126:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004128:	187b      	adds	r3, r7, r1
 800412a:	2200      	movs	r2, #0
 800412c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800412e:	187b      	adds	r3, r7, r1
 8004130:	2200      	movs	r2, #0
 8004132:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8004134:	187b      	adds	r3, r7, r1
 8004136:	2201      	movs	r2, #1
 8004138:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800413a:	187a      	adds	r2, r7, r1
 800413c:	2390      	movs	r3, #144	; 0x90
 800413e:	05db      	lsls	r3, r3, #23
 8004140:	0011      	movs	r1, r2
 8004142:	0018      	movs	r0, r3
 8004144:	f000 fe26 	bl	8004d94 <HAL_GPIO_Init>
}
 8004148:	46c0      	nop			; (mov r8, r8)
 800414a:	46bd      	mov	sp, r7
 800414c:	b00c      	add	sp, #48	; 0x30
 800414e:	bd80      	pop	{r7, pc}
 8004150:	40013800 	.word	0x40013800
 8004154:	40021000 	.word	0x40021000
 8004158:	40004400 	.word	0x40004400

0800415c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b08a      	sub	sp, #40	; 0x28
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004164:	2300      	movs	r3, #0
 8004166:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              uwPrescalerValue = 0;
 8004168:	2300      	movs	r3, #0
 800416a:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority ,0);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2200      	movs	r2, #0
 8004170:	0019      	movs	r1, r3
 8004172:	200d      	movs	r0, #13
 8004174:	f000 fd60 	bl	8004c38 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8004178:	200d      	movs	r0, #13
 800417a:	f000 fd72 	bl	8004c62 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800417e:	4b21      	ldr	r3, [pc, #132]	; (8004204 <HAL_InitTick+0xa8>)
 8004180:	699a      	ldr	r2, [r3, #24]
 8004182:	4b20      	ldr	r3, [pc, #128]	; (8004204 <HAL_InitTick+0xa8>)
 8004184:	2180      	movs	r1, #128	; 0x80
 8004186:	0109      	lsls	r1, r1, #4
 8004188:	430a      	orrs	r2, r1
 800418a:	619a      	str	r2, [r3, #24]
 800418c:	4b1d      	ldr	r3, [pc, #116]	; (8004204 <HAL_InitTick+0xa8>)
 800418e:	699a      	ldr	r2, [r3, #24]
 8004190:	2380      	movs	r3, #128	; 0x80
 8004192:	011b      	lsls	r3, r3, #4
 8004194:	4013      	ands	r3, r2
 8004196:	60bb      	str	r3, [r7, #8]
 8004198:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800419a:	230c      	movs	r3, #12
 800419c:	18fa      	adds	r2, r7, r3
 800419e:	2310      	movs	r3, #16
 80041a0:	18fb      	adds	r3, r7, r3
 80041a2:	0011      	movs	r1, r2
 80041a4:	0018      	movs	r0, r3
 80041a6:	f002 fa43 	bl	8006630 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80041aa:	f002 fa2b 	bl	8006604 <HAL_RCC_GetPCLK1Freq>
 80041ae:	0003      	movs	r3, r0
 80041b0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80041b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b4:	4914      	ldr	r1, [pc, #80]	; (8004208 <HAL_InitTick+0xac>)
 80041b6:	0018      	movs	r0, r3
 80041b8:	f7fb ffb8 	bl	800012c <__udivsi3>
 80041bc:	0003      	movs	r3, r0
 80041be:	3b01      	subs	r3, #1
 80041c0:	623b      	str	r3, [r7, #32]

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80041c2:	4b12      	ldr	r3, [pc, #72]	; (800420c <HAL_InitTick+0xb0>)
 80041c4:	4a12      	ldr	r2, [pc, #72]	; (8004210 <HAL_InitTick+0xb4>)
 80041c6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 80041c8:	4b10      	ldr	r3, [pc, #64]	; (800420c <HAL_InitTick+0xb0>)
 80041ca:	4a12      	ldr	r2, [pc, #72]	; (8004214 <HAL_InitTick+0xb8>)
 80041cc:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80041ce:	4b0f      	ldr	r3, [pc, #60]	; (800420c <HAL_InitTick+0xb0>)
 80041d0:	6a3a      	ldr	r2, [r7, #32]
 80041d2:	605a      	str	r2, [r3, #4]
  htim1.Init.ClockDivision = 0;
 80041d4:	4b0d      	ldr	r3, [pc, #52]	; (800420c <HAL_InitTick+0xb0>)
 80041d6:	2200      	movs	r2, #0
 80041d8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041da:	4b0c      	ldr	r3, [pc, #48]	; (800420c <HAL_InitTick+0xb0>)
 80041dc:	2200      	movs	r2, #0
 80041de:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80041e0:	4b0a      	ldr	r3, [pc, #40]	; (800420c <HAL_InitTick+0xb0>)
 80041e2:	0018      	movs	r0, r3
 80041e4:	f002 feb2 	bl	8006f4c <HAL_TIM_Base_Init>
 80041e8:	1e03      	subs	r3, r0, #0
 80041ea:	d105      	bne.n	80041f8 <HAL_InitTick+0x9c>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80041ec:	4b07      	ldr	r3, [pc, #28]	; (800420c <HAL_InitTick+0xb0>)
 80041ee:	0018      	movs	r0, r3
 80041f0:	f002 fee0 	bl	8006fb4 <HAL_TIM_Base_Start_IT>
 80041f4:	0003      	movs	r3, r0
 80041f6:	e000      	b.n	80041fa <HAL_InitTick+0x9e>
  }

  /* Return function status */
  return HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
}
 80041fa:	0018      	movs	r0, r3
 80041fc:	46bd      	mov	sp, r7
 80041fe:	b00a      	add	sp, #40	; 0x28
 8004200:	bd80      	pop	{r7, pc}
 8004202:	46c0      	nop			; (mov r8, r8)
 8004204:	40021000 	.word	0x40021000
 8004208:	000f4240 	.word	0x000f4240
 800420c:	20001644 	.word	0x20001644
 8004210:	40012c00 	.word	0x40012c00
 8004214:	000003e7 	.word	0x000003e7

08004218 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800421c:	46c0      	nop			; (mov r8, r8)
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}

08004222 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004222:	b580      	push	{r7, lr}
 8004224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004226:	e7fe      	b.n	8004226 <HardFault_Handler+0x4>

08004228 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20.
  */
void RTC_IRQHandler(void)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800422c:	4b03      	ldr	r3, [pc, #12]	; (800423c <RTC_IRQHandler+0x14>)
 800422e:	0018      	movs	r0, r3
 8004230:	f002 fdde 	bl	8006df0 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8004234:	46c0      	nop			; (mov r8, r8)
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
 800423a:	46c0      	nop			; (mov r8, r8)
 800423c:	20001620 	.word	0x20001620

08004240 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004244:	4b03      	ldr	r3, [pc, #12]	; (8004254 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8004246:	0018      	movs	r0, r3
 8004248:	f002 fed6 	bl	8006ff8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 800424c:	46c0      	nop			; (mov r8, r8)
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
 8004252:	46c0      	nop			; (mov r8, r8)
 8004254:	20001644 	.word	0x20001644

08004258 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800425c:	4b03      	ldr	r3, [pc, #12]	; (800426c <USART1_IRQHandler+0x14>)
 800425e:	0018      	movs	r0, r3
 8004260:	f003 fa80 	bl	8007764 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004264:	46c0      	nop			; (mov r8, r8)
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
 800426a:	46c0      	nop			; (mov r8, r8)
 800426c:	20001334 	.word	0x20001334

08004270 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b086      	sub	sp, #24
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004278:	4a14      	ldr	r2, [pc, #80]	; (80042cc <_sbrk+0x5c>)
 800427a:	4b15      	ldr	r3, [pc, #84]	; (80042d0 <_sbrk+0x60>)
 800427c:	1ad3      	subs	r3, r2, r3
 800427e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004284:	4b13      	ldr	r3, [pc, #76]	; (80042d4 <_sbrk+0x64>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d102      	bne.n	8004292 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800428c:	4b11      	ldr	r3, [pc, #68]	; (80042d4 <_sbrk+0x64>)
 800428e:	4a12      	ldr	r2, [pc, #72]	; (80042d8 <_sbrk+0x68>)
 8004290:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004292:	4b10      	ldr	r3, [pc, #64]	; (80042d4 <_sbrk+0x64>)
 8004294:	681a      	ldr	r2, [r3, #0]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	18d3      	adds	r3, r2, r3
 800429a:	693a      	ldr	r2, [r7, #16]
 800429c:	429a      	cmp	r2, r3
 800429e:	d207      	bcs.n	80042b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80042a0:	f004 ffec 	bl	800927c <__errno>
 80042a4:	0003      	movs	r3, r0
 80042a6:	220c      	movs	r2, #12
 80042a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80042aa:	2301      	movs	r3, #1
 80042ac:	425b      	negs	r3, r3
 80042ae:	e009      	b.n	80042c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80042b0:	4b08      	ldr	r3, [pc, #32]	; (80042d4 <_sbrk+0x64>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80042b6:	4b07      	ldr	r3, [pc, #28]	; (80042d4 <_sbrk+0x64>)
 80042b8:	681a      	ldr	r2, [r3, #0]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	18d2      	adds	r2, r2, r3
 80042be:	4b05      	ldr	r3, [pc, #20]	; (80042d4 <_sbrk+0x64>)
 80042c0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80042c2:	68fb      	ldr	r3, [r7, #12]
}
 80042c4:	0018      	movs	r0, r3
 80042c6:	46bd      	mov	sp, r7
 80042c8:	b006      	add	sp, #24
 80042ca:	bd80      	pop	{r7, pc}
 80042cc:	20002000 	.word	0x20002000
 80042d0:	00000400 	.word	0x00000400
 80042d4:	20000598 	.word	0x20000598
 80042d8:	20001690 	.word	0x20001690

080042dc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80042e0:	46c0      	nop			; (mov r8, r8)
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
	...

080042e8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80042e8:	480d      	ldr	r0, [pc, #52]	; (8004320 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80042ea:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80042ec:	480d      	ldr	r0, [pc, #52]	; (8004324 <LoopForever+0x6>)
  ldr r1, =_edata
 80042ee:	490e      	ldr	r1, [pc, #56]	; (8004328 <LoopForever+0xa>)
  ldr r2, =_sidata
 80042f0:	4a0e      	ldr	r2, [pc, #56]	; (800432c <LoopForever+0xe>)
  movs r3, #0
 80042f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80042f4:	e002      	b.n	80042fc <LoopCopyDataInit>

080042f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80042f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80042f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80042fa:	3304      	adds	r3, #4

080042fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80042fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80042fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004300:	d3f9      	bcc.n	80042f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004302:	4a0b      	ldr	r2, [pc, #44]	; (8004330 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004304:	4c0b      	ldr	r4, [pc, #44]	; (8004334 <LoopForever+0x16>)
  movs r3, #0
 8004306:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004308:	e001      	b.n	800430e <LoopFillZerobss>

0800430a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800430a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800430c:	3204      	adds	r2, #4

0800430e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800430e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004310:	d3fb      	bcc.n	800430a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8004312:	f7ff ffe3 	bl	80042dc <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8004316:	f004 ffb7 	bl	8009288 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800431a:	f7ff f91b 	bl	8003554 <main>

0800431e <LoopForever>:

LoopForever:
    b LoopForever
 800431e:	e7fe      	b.n	800431e <LoopForever>
  ldr   r0, =_estack
 8004320:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8004324:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004328:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 800432c:	0800bbb8 	.word	0x0800bbb8
  ldr r2, =_sbss
 8004330:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8004334:	2000168c 	.word	0x2000168c

08004338 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004338:	e7fe      	b.n	8004338 <ADC1_IRQHandler>
	...

0800433c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004340:	4b07      	ldr	r3, [pc, #28]	; (8004360 <HAL_Init+0x24>)
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	4b06      	ldr	r3, [pc, #24]	; (8004360 <HAL_Init+0x24>)
 8004346:	2110      	movs	r1, #16
 8004348:	430a      	orrs	r2, r1
 800434a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800434c:	2000      	movs	r0, #0
 800434e:	f7ff ff05 	bl	800415c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004352:	f7ff fd9b 	bl	8003e8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004356:	2300      	movs	r3, #0
}
 8004358:	0018      	movs	r0, r3
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
 800435e:	46c0      	nop			; (mov r8, r8)
 8004360:	40022000 	.word	0x40022000

08004364 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004368:	4b05      	ldr	r3, [pc, #20]	; (8004380 <HAL_IncTick+0x1c>)
 800436a:	781b      	ldrb	r3, [r3, #0]
 800436c:	001a      	movs	r2, r3
 800436e:	4b05      	ldr	r3, [pc, #20]	; (8004384 <HAL_IncTick+0x20>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	18d2      	adds	r2, r2, r3
 8004374:	4b03      	ldr	r3, [pc, #12]	; (8004384 <HAL_IncTick+0x20>)
 8004376:	601a      	str	r2, [r3, #0]
}
 8004378:	46c0      	nop			; (mov r8, r8)
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}
 800437e:	46c0      	nop			; (mov r8, r8)
 8004380:	20000008 	.word	0x20000008
 8004384:	20001684 	.word	0x20001684

08004388 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	af00      	add	r7, sp, #0
  return uwTick;
 800438c:	4b02      	ldr	r3, [pc, #8]	; (8004398 <HAL_GetTick+0x10>)
 800438e:	681b      	ldr	r3, [r3, #0]
}
 8004390:	0018      	movs	r0, r3
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}
 8004396:	46c0      	nop			; (mov r8, r8)
 8004398:	20001684 	.word	0x20001684

0800439c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b084      	sub	sp, #16
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80043a4:	f7ff fff0 	bl	8004388 <HAL_GetTick>
 80043a8:	0003      	movs	r3, r0
 80043aa:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	3301      	adds	r3, #1
 80043b4:	d005      	beq.n	80043c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80043b6:	4b09      	ldr	r3, [pc, #36]	; (80043dc <HAL_Delay+0x40>)
 80043b8:	781b      	ldrb	r3, [r3, #0]
 80043ba:	001a      	movs	r2, r3
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	189b      	adds	r3, r3, r2
 80043c0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80043c2:	46c0      	nop			; (mov r8, r8)
 80043c4:	f7ff ffe0 	bl	8004388 <HAL_GetTick>
 80043c8:	0002      	movs	r2, r0
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	1ad3      	subs	r3, r2, r3
 80043ce:	68fa      	ldr	r2, [r7, #12]
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d8f7      	bhi.n	80043c4 <HAL_Delay+0x28>
  {
  }
}
 80043d4:	46c0      	nop			; (mov r8, r8)
 80043d6:	46bd      	mov	sp, r7
 80043d8:	b004      	add	sp, #16
 80043da:	bd80      	pop	{r7, pc}
 80043dc:	20000008 	.word	0x20000008

080043e0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b084      	sub	sp, #16
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80043e8:	230f      	movs	r3, #15
 80043ea:	18fb      	adds	r3, r7, r3
 80043ec:	2200      	movs	r2, #0
 80043ee:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80043f0:	2300      	movs	r3, #0
 80043f2:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d101      	bne.n	80043fe <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e125      	b.n	800464a <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004402:	2b00      	cmp	r3, #0
 8004404:	d10a      	bne.n	800441c <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2234      	movs	r2, #52	; 0x34
 8004410:	2100      	movs	r1, #0
 8004412:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	0018      	movs	r0, r3
 8004418:	f7ff fd5c 	bl	8003ed4 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004420:	2210      	movs	r2, #16
 8004422:	4013      	ands	r3, r2
 8004424:	d000      	beq.n	8004428 <HAL_ADC_Init+0x48>
 8004426:	e103      	b.n	8004630 <HAL_ADC_Init+0x250>
 8004428:	230f      	movs	r3, #15
 800442a:	18fb      	adds	r3, r7, r3
 800442c:	781b      	ldrb	r3, [r3, #0]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d000      	beq.n	8004434 <HAL_ADC_Init+0x54>
 8004432:	e0fd      	b.n	8004630 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	2204      	movs	r2, #4
 800443c:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 800443e:	d000      	beq.n	8004442 <HAL_ADC_Init+0x62>
 8004440:	e0f6      	b.n	8004630 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004446:	4a83      	ldr	r2, [pc, #524]	; (8004654 <HAL_ADC_Init+0x274>)
 8004448:	4013      	ands	r3, r2
 800444a:	2202      	movs	r2, #2
 800444c:	431a      	orrs	r2, r3
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	689b      	ldr	r3, [r3, #8]
 8004458:	2203      	movs	r2, #3
 800445a:	4013      	ands	r3, r2
 800445c:	2b01      	cmp	r3, #1
 800445e:	d112      	bne.n	8004486 <HAL_ADC_Init+0xa6>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	2201      	movs	r2, #1
 8004468:	4013      	ands	r3, r2
 800446a:	2b01      	cmp	r3, #1
 800446c:	d009      	beq.n	8004482 <HAL_ADC_Init+0xa2>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	68da      	ldr	r2, [r3, #12]
 8004474:	2380      	movs	r3, #128	; 0x80
 8004476:	021b      	lsls	r3, r3, #8
 8004478:	401a      	ands	r2, r3
 800447a:	2380      	movs	r3, #128	; 0x80
 800447c:	021b      	lsls	r3, r3, #8
 800447e:	429a      	cmp	r2, r3
 8004480:	d101      	bne.n	8004486 <HAL_ADC_Init+0xa6>
 8004482:	2301      	movs	r3, #1
 8004484:	e000      	b.n	8004488 <HAL_ADC_Init+0xa8>
 8004486:	2300      	movs	r3, #0
 8004488:	2b00      	cmp	r3, #0
 800448a:	d116      	bne.n	80044ba <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	68db      	ldr	r3, [r3, #12]
 8004492:	2218      	movs	r2, #24
 8004494:	4393      	bics	r3, r2
 8004496:	0019      	movs	r1, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	689a      	ldr	r2, [r3, #8]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	430a      	orrs	r2, r1
 80044a2:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	691b      	ldr	r3, [r3, #16]
 80044aa:	009b      	lsls	r3, r3, #2
 80044ac:	0899      	lsrs	r1, r3, #2
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	685a      	ldr	r2, [r3, #4]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	430a      	orrs	r2, r1
 80044b8:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	68da      	ldr	r2, [r3, #12]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4964      	ldr	r1, [pc, #400]	; (8004658 <HAL_ADC_Init+0x278>)
 80044c6:	400a      	ands	r2, r1
 80044c8:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	7e1b      	ldrb	r3, [r3, #24]
 80044ce:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	7e5b      	ldrb	r3, [r3, #25]
 80044d4:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80044d6:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	7e9b      	ldrb	r3, [r3, #26]
 80044dc:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80044de:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d002      	beq.n	80044ee <HAL_ADC_Init+0x10e>
 80044e8:	2380      	movs	r3, #128	; 0x80
 80044ea:	015b      	lsls	r3, r3, #5
 80044ec:	e000      	b.n	80044f0 <HAL_ADC_Init+0x110>
 80044ee:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80044f0:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80044f6:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	691b      	ldr	r3, [r3, #16]
 80044fc:	2b02      	cmp	r3, #2
 80044fe:	d101      	bne.n	8004504 <HAL_ADC_Init+0x124>
 8004500:	2304      	movs	r3, #4
 8004502:	e000      	b.n	8004506 <HAL_ADC_Init+0x126>
 8004504:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8004506:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2124      	movs	r1, #36	; 0x24
 800450c:	5c5b      	ldrb	r3, [r3, r1]
 800450e:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8004510:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004512:	68ba      	ldr	r2, [r7, #8]
 8004514:	4313      	orrs	r3, r2
 8004516:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	7edb      	ldrb	r3, [r3, #27]
 800451c:	2b01      	cmp	r3, #1
 800451e:	d115      	bne.n	800454c <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	7e9b      	ldrb	r3, [r3, #26]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d105      	bne.n	8004534 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	2280      	movs	r2, #128	; 0x80
 800452c:	0252      	lsls	r2, r2, #9
 800452e:	4313      	orrs	r3, r2
 8004530:	60bb      	str	r3, [r7, #8]
 8004532:	e00b      	b.n	800454c <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004538:	2220      	movs	r2, #32
 800453a:	431a      	orrs	r2, r3
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004544:	2201      	movs	r2, #1
 8004546:	431a      	orrs	r2, r3
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	69da      	ldr	r2, [r3, #28]
 8004550:	23c2      	movs	r3, #194	; 0xc2
 8004552:	33ff      	adds	r3, #255	; 0xff
 8004554:	429a      	cmp	r2, r3
 8004556:	d007      	beq.n	8004568 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8004560:	4313      	orrs	r3, r2
 8004562:	68ba      	ldr	r2, [r7, #8]
 8004564:	4313      	orrs	r3, r2
 8004566:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	68d9      	ldr	r1, [r3, #12]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	68ba      	ldr	r2, [r7, #8]
 8004574:	430a      	orrs	r2, r1
 8004576:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800457c:	2380      	movs	r3, #128	; 0x80
 800457e:	055b      	lsls	r3, r3, #21
 8004580:	429a      	cmp	r2, r3
 8004582:	d01b      	beq.n	80045bc <HAL_ADC_Init+0x1dc>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004588:	2b01      	cmp	r3, #1
 800458a:	d017      	beq.n	80045bc <HAL_ADC_Init+0x1dc>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004590:	2b02      	cmp	r3, #2
 8004592:	d013      	beq.n	80045bc <HAL_ADC_Init+0x1dc>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004598:	2b03      	cmp	r3, #3
 800459a:	d00f      	beq.n	80045bc <HAL_ADC_Init+0x1dc>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a0:	2b04      	cmp	r3, #4
 80045a2:	d00b      	beq.n	80045bc <HAL_ADC_Init+0x1dc>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a8:	2b05      	cmp	r3, #5
 80045aa:	d007      	beq.n	80045bc <HAL_ADC_Init+0x1dc>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045b0:	2b06      	cmp	r3, #6
 80045b2:	d003      	beq.n	80045bc <HAL_ADC_Init+0x1dc>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045b8:	2b07      	cmp	r3, #7
 80045ba:	d112      	bne.n	80045e2 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	695a      	ldr	r2, [r3, #20]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	2107      	movs	r1, #7
 80045c8:	438a      	bics	r2, r1
 80045ca:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	6959      	ldr	r1, [r3, #20]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045d6:	2207      	movs	r2, #7
 80045d8:	401a      	ands	r2, r3
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	430a      	orrs	r2, r1
 80045e0:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	68db      	ldr	r3, [r3, #12]
 80045e8:	4a1c      	ldr	r2, [pc, #112]	; (800465c <HAL_ADC_Init+0x27c>)
 80045ea:	4013      	ands	r3, r2
 80045ec:	68ba      	ldr	r2, [r7, #8]
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d10b      	bne.n	800460a <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045fc:	2203      	movs	r2, #3
 80045fe:	4393      	bics	r3, r2
 8004600:	2201      	movs	r2, #1
 8004602:	431a      	orrs	r2, r3
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8004608:	e01c      	b.n	8004644 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800460e:	2212      	movs	r2, #18
 8004610:	4393      	bics	r3, r2
 8004612:	2210      	movs	r2, #16
 8004614:	431a      	orrs	r2, r3
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800461e:	2201      	movs	r2, #1
 8004620:	431a      	orrs	r2, r3
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8004626:	230f      	movs	r3, #15
 8004628:	18fb      	adds	r3, r7, r3
 800462a:	2201      	movs	r2, #1
 800462c:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800462e:	e009      	b.n	8004644 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004634:	2210      	movs	r2, #16
 8004636:	431a      	orrs	r2, r3
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 800463c:	230f      	movs	r3, #15
 800463e:	18fb      	adds	r3, r7, r3
 8004640:	2201      	movs	r2, #1
 8004642:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004644:	230f      	movs	r3, #15
 8004646:	18fb      	adds	r3, r7, r3
 8004648:	781b      	ldrb	r3, [r3, #0]
}
 800464a:	0018      	movs	r0, r3
 800464c:	46bd      	mov	sp, r7
 800464e:	b004      	add	sp, #16
 8004650:	bd80      	pop	{r7, pc}
 8004652:	46c0      	nop			; (mov r8, r8)
 8004654:	fffffefd 	.word	0xfffffefd
 8004658:	fffe0219 	.word	0xfffe0219
 800465c:	833fffe7 	.word	0x833fffe7

08004660 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004660:	b590      	push	{r4, r7, lr}
 8004662:	b085      	sub	sp, #20
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004668:	230f      	movs	r3, #15
 800466a:	18fb      	adds	r3, r7, r3
 800466c:	2200      	movs	r2, #0
 800466e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	2204      	movs	r2, #4
 8004678:	4013      	ands	r3, r2
 800467a:	d138      	bne.n	80046ee <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2234      	movs	r2, #52	; 0x34
 8004680:	5c9b      	ldrb	r3, [r3, r2]
 8004682:	2b01      	cmp	r3, #1
 8004684:	d101      	bne.n	800468a <HAL_ADC_Start+0x2a>
 8004686:	2302      	movs	r3, #2
 8004688:	e038      	b.n	80046fc <HAL_ADC_Start+0x9c>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2234      	movs	r2, #52	; 0x34
 800468e:	2101      	movs	r1, #1
 8004690:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	7e5b      	ldrb	r3, [r3, #25]
 8004696:	2b01      	cmp	r3, #1
 8004698:	d007      	beq.n	80046aa <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800469a:	230f      	movs	r3, #15
 800469c:	18fc      	adds	r4, r7, r3
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	0018      	movs	r0, r3
 80046a2:	f000 f9c5 	bl	8004a30 <ADC_Enable>
 80046a6:	0003      	movs	r3, r0
 80046a8:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80046aa:	230f      	movs	r3, #15
 80046ac:	18fb      	adds	r3, r7, r3
 80046ae:	781b      	ldrb	r3, [r3, #0]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d120      	bne.n	80046f6 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046b8:	4a12      	ldr	r2, [pc, #72]	; (8004704 <HAL_ADC_Start+0xa4>)
 80046ba:	4013      	ands	r3, r2
 80046bc:	2280      	movs	r2, #128	; 0x80
 80046be:	0052      	lsls	r2, r2, #1
 80046c0:	431a      	orrs	r2, r3
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2200      	movs	r2, #0
 80046ca:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2234      	movs	r2, #52	; 0x34
 80046d0:	2100      	movs	r1, #0
 80046d2:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	221c      	movs	r2, #28
 80046da:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	689a      	ldr	r2, [r3, #8]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	2104      	movs	r1, #4
 80046e8:	430a      	orrs	r2, r1
 80046ea:	609a      	str	r2, [r3, #8]
 80046ec:	e003      	b.n	80046f6 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80046ee:	230f      	movs	r3, #15
 80046f0:	18fb      	adds	r3, r7, r3
 80046f2:	2202      	movs	r2, #2
 80046f4:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80046f6:	230f      	movs	r3, #15
 80046f8:	18fb      	adds	r3, r7, r3
 80046fa:	781b      	ldrb	r3, [r3, #0]
}
 80046fc:	0018      	movs	r0, r3
 80046fe:	46bd      	mov	sp, r7
 8004700:	b005      	add	sp, #20
 8004702:	bd90      	pop	{r4, r7, pc}
 8004704:	fffff0fe 	.word	0xfffff0fe

08004708 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b084      	sub	sp, #16
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	6039      	str	r1, [r7, #0]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	695b      	ldr	r3, [r3, #20]
 8004716:	2b08      	cmp	r3, #8
 8004718:	d102      	bne.n	8004720 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 800471a:	2308      	movs	r3, #8
 800471c:	60fb      	str	r3, [r7, #12]
 800471e:	e014      	b.n	800474a <HAL_ADC_PollForConversion+0x42>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	68db      	ldr	r3, [r3, #12]
 8004726:	2201      	movs	r2, #1
 8004728:	4013      	ands	r3, r2
 800472a:	2b01      	cmp	r3, #1
 800472c:	d10b      	bne.n	8004746 <HAL_ADC_PollForConversion+0x3e>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004732:	2220      	movs	r2, #32
 8004734:	431a      	orrs	r2, r3
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2234      	movs	r2, #52	; 0x34
 800473e:	2100      	movs	r1, #0
 8004740:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	e06b      	b.n	800481e <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8004746:	230c      	movs	r3, #12
 8004748:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800474a:	f7ff fe1d 	bl	8004388 <HAL_GetTick>
 800474e:	0003      	movs	r3, r0
 8004750:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8004752:	e019      	b.n	8004788 <HAL_ADC_PollForConversion+0x80>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	3301      	adds	r3, #1
 8004758:	d016      	beq.n	8004788 <HAL_ADC_PollForConversion+0x80>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d007      	beq.n	8004770 <HAL_ADC_PollForConversion+0x68>
 8004760:	f7ff fe12 	bl	8004388 <HAL_GetTick>
 8004764:	0002      	movs	r2, r0
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	1ad3      	subs	r3, r2, r3
 800476a:	683a      	ldr	r2, [r7, #0]
 800476c:	429a      	cmp	r2, r3
 800476e:	d20b      	bcs.n	8004788 <HAL_ADC_PollForConversion+0x80>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004774:	2204      	movs	r2, #4
 8004776:	431a      	orrs	r2, r3
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2234      	movs	r2, #52	; 0x34
 8004780:	2100      	movs	r1, #0
 8004782:	5499      	strb	r1, [r3, r2]
        
        return HAL_TIMEOUT;
 8004784:	2303      	movs	r3, #3
 8004786:	e04a      	b.n	800481e <HAL_ADC_PollForConversion+0x116>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	68fa      	ldr	r2, [r7, #12]
 8004790:	4013      	ands	r3, r2
 8004792:	d0df      	beq.n	8004754 <HAL_ADC_PollForConversion+0x4c>
      }
    }
  }
    
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004798:	2280      	movs	r2, #128	; 0x80
 800479a:	0092      	lsls	r2, r2, #2
 800479c:	431a      	orrs	r2, r3
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	68da      	ldr	r2, [r3, #12]
 80047a8:	23c0      	movs	r3, #192	; 0xc0
 80047aa:	011b      	lsls	r3, r3, #4
 80047ac:	4013      	ands	r3, r2
 80047ae:	d12d      	bne.n	800480c <HAL_ADC_PollForConversion+0x104>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	7e9b      	ldrb	r3, [r3, #26]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d129      	bne.n	800480c <HAL_ADC_PollForConversion+0x104>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	2208      	movs	r2, #8
 80047c0:	4013      	ands	r3, r2
 80047c2:	2b08      	cmp	r3, #8
 80047c4:	d122      	bne.n	800480c <HAL_ADC_PollForConversion+0x104>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	2204      	movs	r2, #4
 80047ce:	4013      	ands	r3, r2
 80047d0:	d110      	bne.n	80047f4 <HAL_ADC_PollForConversion+0xec>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	685a      	ldr	r2, [r3, #4]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	210c      	movs	r1, #12
 80047de:	438a      	bics	r2, r1
 80047e0:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047e6:	4a10      	ldr	r2, [pc, #64]	; (8004828 <HAL_ADC_PollForConversion+0x120>)
 80047e8:	4013      	ands	r3, r2
 80047ea:	2201      	movs	r2, #1
 80047ec:	431a      	orrs	r2, r3
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	639a      	str	r2, [r3, #56]	; 0x38
 80047f2:	e00b      	b.n	800480c <HAL_ADC_PollForConversion+0x104>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047f8:	2220      	movs	r2, #32
 80047fa:	431a      	orrs	r2, r3
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004804:	2201      	movs	r2, #1
 8004806:	431a      	orrs	r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	7e1b      	ldrb	r3, [r3, #24]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d103      	bne.n	800481c <HAL_ADC_PollForConversion+0x114>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	220c      	movs	r2, #12
 800481a:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 800481c:	2300      	movs	r3, #0
}
 800481e:	0018      	movs	r0, r3
 8004820:	46bd      	mov	sp, r7
 8004822:	b004      	add	sp, #16
 8004824:	bd80      	pop	{r7, pc}
 8004826:	46c0      	nop			; (mov r8, r8)
 8004828:	fffffefe 	.word	0xfffffefe

0800482c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b082      	sub	sp, #8
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800483a:	0018      	movs	r0, r3
 800483c:	46bd      	mov	sp, r7
 800483e:	b002      	add	sp, #8
 8004840:	bd80      	pop	{r7, pc}
	...

08004844 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
 800484c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800484e:	230f      	movs	r3, #15
 8004850:	18fb      	adds	r3, r7, r3
 8004852:	2200      	movs	r2, #0
 8004854:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8004856:	2300      	movs	r3, #0
 8004858:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800485e:	2380      	movs	r3, #128	; 0x80
 8004860:	055b      	lsls	r3, r3, #21
 8004862:	429a      	cmp	r2, r3
 8004864:	d011      	beq.n	800488a <HAL_ADC_ConfigChannel+0x46>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800486a:	2b01      	cmp	r3, #1
 800486c:	d00d      	beq.n	800488a <HAL_ADC_ConfigChannel+0x46>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004872:	2b02      	cmp	r3, #2
 8004874:	d009      	beq.n	800488a <HAL_ADC_ConfigChannel+0x46>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800487a:	2b03      	cmp	r3, #3
 800487c:	d005      	beq.n	800488a <HAL_ADC_ConfigChannel+0x46>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004882:	2b04      	cmp	r3, #4
 8004884:	d001      	beq.n	800488a <HAL_ADC_ConfigChannel+0x46>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2234      	movs	r2, #52	; 0x34
 800488e:	5c9b      	ldrb	r3, [r3, r2]
 8004890:	2b01      	cmp	r3, #1
 8004892:	d101      	bne.n	8004898 <HAL_ADC_ConfigChannel+0x54>
 8004894:	2302      	movs	r3, #2
 8004896:	e0bb      	b.n	8004a10 <HAL_ADC_ConfigChannel+0x1cc>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2234      	movs	r2, #52	; 0x34
 800489c:	2101      	movs	r1, #1
 800489e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	2204      	movs	r2, #4
 80048a8:	4013      	ands	r3, r2
 80048aa:	d000      	beq.n	80048ae <HAL_ADC_ConfigChannel+0x6a>
 80048ac:	e09f      	b.n	80049ee <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	4a59      	ldr	r2, [pc, #356]	; (8004a18 <HAL_ADC_ConfigChannel+0x1d4>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d100      	bne.n	80048ba <HAL_ADC_ConfigChannel+0x76>
 80048b8:	e077      	b.n	80049aa <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2201      	movs	r2, #1
 80048c6:	409a      	lsls	r2, r3
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	430a      	orrs	r2, r1
 80048ce:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048d4:	2380      	movs	r3, #128	; 0x80
 80048d6:	055b      	lsls	r3, r3, #21
 80048d8:	429a      	cmp	r2, r3
 80048da:	d037      	beq.n	800494c <HAL_ADC_ConfigChannel+0x108>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	d033      	beq.n	800494c <HAL_ADC_ConfigChannel+0x108>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048e8:	2b02      	cmp	r3, #2
 80048ea:	d02f      	beq.n	800494c <HAL_ADC_ConfigChannel+0x108>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f0:	2b03      	cmp	r3, #3
 80048f2:	d02b      	beq.n	800494c <HAL_ADC_ConfigChannel+0x108>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f8:	2b04      	cmp	r3, #4
 80048fa:	d027      	beq.n	800494c <HAL_ADC_ConfigChannel+0x108>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004900:	2b05      	cmp	r3, #5
 8004902:	d023      	beq.n	800494c <HAL_ADC_ConfigChannel+0x108>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004908:	2b06      	cmp	r3, #6
 800490a:	d01f      	beq.n	800494c <HAL_ADC_ConfigChannel+0x108>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004910:	2b07      	cmp	r3, #7
 8004912:	d01b      	beq.n	800494c <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	689a      	ldr	r2, [r3, #8]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	695b      	ldr	r3, [r3, #20]
 800491e:	2107      	movs	r1, #7
 8004920:	400b      	ands	r3, r1
 8004922:	429a      	cmp	r2, r3
 8004924:	d012      	beq.n	800494c <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	695a      	ldr	r2, [r3, #20]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	2107      	movs	r1, #7
 8004932:	438a      	bics	r2, r1
 8004934:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	6959      	ldr	r1, [r3, #20]
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	2207      	movs	r2, #7
 8004942:	401a      	ands	r2, r3
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	430a      	orrs	r2, r1
 800494a:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2b10      	cmp	r3, #16
 8004952:	d003      	beq.n	800495c <HAL_ADC_ConfigChannel+0x118>
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	2b11      	cmp	r3, #17
 800495a:	d152      	bne.n	8004a02 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800495c:	4b2f      	ldr	r3, [pc, #188]	; (8004a1c <HAL_ADC_ConfigChannel+0x1d8>)
 800495e:	6819      	ldr	r1, [r3, #0]
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	2b10      	cmp	r3, #16
 8004966:	d102      	bne.n	800496e <HAL_ADC_ConfigChannel+0x12a>
 8004968:	2380      	movs	r3, #128	; 0x80
 800496a:	041b      	lsls	r3, r3, #16
 800496c:	e001      	b.n	8004972 <HAL_ADC_ConfigChannel+0x12e>
 800496e:	2380      	movs	r3, #128	; 0x80
 8004970:	03db      	lsls	r3, r3, #15
 8004972:	4a2a      	ldr	r2, [pc, #168]	; (8004a1c <HAL_ADC_ConfigChannel+0x1d8>)
 8004974:	430b      	orrs	r3, r1
 8004976:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	2b10      	cmp	r3, #16
 800497e:	d140      	bne.n	8004a02 <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004980:	4b27      	ldr	r3, [pc, #156]	; (8004a20 <HAL_ADC_ConfigChannel+0x1dc>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4927      	ldr	r1, [pc, #156]	; (8004a24 <HAL_ADC_ConfigChannel+0x1e0>)
 8004986:	0018      	movs	r0, r3
 8004988:	f7fb fbd0 	bl	800012c <__udivsi3>
 800498c:	0003      	movs	r3, r0
 800498e:	001a      	movs	r2, r3
 8004990:	0013      	movs	r3, r2
 8004992:	009b      	lsls	r3, r3, #2
 8004994:	189b      	adds	r3, r3, r2
 8004996:	005b      	lsls	r3, r3, #1
 8004998:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800499a:	e002      	b.n	80049a2 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	3b01      	subs	r3, #1
 80049a0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d1f9      	bne.n	800499c <HAL_ADC_ConfigChannel+0x158>
 80049a8:	e02b      	b.n	8004a02 <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	2101      	movs	r1, #1
 80049b6:	4099      	lsls	r1, r3
 80049b8:	000b      	movs	r3, r1
 80049ba:	43d9      	mvns	r1, r3
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	400a      	ands	r2, r1
 80049c2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	2b10      	cmp	r3, #16
 80049ca:	d003      	beq.n	80049d4 <HAL_ADC_ConfigChannel+0x190>
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2b11      	cmp	r3, #17
 80049d2:	d116      	bne.n	8004a02 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80049d4:	4b11      	ldr	r3, [pc, #68]	; (8004a1c <HAL_ADC_ConfigChannel+0x1d8>)
 80049d6:	6819      	ldr	r1, [r3, #0]
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	2b10      	cmp	r3, #16
 80049de:	d101      	bne.n	80049e4 <HAL_ADC_ConfigChannel+0x1a0>
 80049e0:	4a11      	ldr	r2, [pc, #68]	; (8004a28 <HAL_ADC_ConfigChannel+0x1e4>)
 80049e2:	e000      	b.n	80049e6 <HAL_ADC_ConfigChannel+0x1a2>
 80049e4:	4a11      	ldr	r2, [pc, #68]	; (8004a2c <HAL_ADC_ConfigChannel+0x1e8>)
 80049e6:	4b0d      	ldr	r3, [pc, #52]	; (8004a1c <HAL_ADC_ConfigChannel+0x1d8>)
 80049e8:	400a      	ands	r2, r1
 80049ea:	601a      	str	r2, [r3, #0]
 80049ec:	e009      	b.n	8004a02 <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049f2:	2220      	movs	r2, #32
 80049f4:	431a      	orrs	r2, r3
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80049fa:	230f      	movs	r3, #15
 80049fc:	18fb      	adds	r3, r7, r3
 80049fe:	2201      	movs	r2, #1
 8004a00:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2234      	movs	r2, #52	; 0x34
 8004a06:	2100      	movs	r1, #0
 8004a08:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8004a0a:	230f      	movs	r3, #15
 8004a0c:	18fb      	adds	r3, r7, r3
 8004a0e:	781b      	ldrb	r3, [r3, #0]
}
 8004a10:	0018      	movs	r0, r3
 8004a12:	46bd      	mov	sp, r7
 8004a14:	b004      	add	sp, #16
 8004a16:	bd80      	pop	{r7, pc}
 8004a18:	00001001 	.word	0x00001001
 8004a1c:	40012708 	.word	0x40012708
 8004a20:	20000004 	.word	0x20000004
 8004a24:	000f4240 	.word	0x000f4240
 8004a28:	ff7fffff 	.word	0xff7fffff
 8004a2c:	ffbfffff 	.word	0xffbfffff

08004a30 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b084      	sub	sp, #16
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	2203      	movs	r2, #3
 8004a48:	4013      	ands	r3, r2
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d112      	bne.n	8004a74 <ADC_Enable+0x44>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	2201      	movs	r2, #1
 8004a56:	4013      	ands	r3, r2
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d009      	beq.n	8004a70 <ADC_Enable+0x40>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	68da      	ldr	r2, [r3, #12]
 8004a62:	2380      	movs	r3, #128	; 0x80
 8004a64:	021b      	lsls	r3, r3, #8
 8004a66:	401a      	ands	r2, r3
 8004a68:	2380      	movs	r3, #128	; 0x80
 8004a6a:	021b      	lsls	r3, r3, #8
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d101      	bne.n	8004a74 <ADC_Enable+0x44>
 8004a70:	2301      	movs	r3, #1
 8004a72:	e000      	b.n	8004a76 <ADC_Enable+0x46>
 8004a74:	2300      	movs	r3, #0
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d14b      	bne.n	8004b12 <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	689b      	ldr	r3, [r3, #8]
 8004a80:	4a26      	ldr	r2, [pc, #152]	; (8004b1c <ADC_Enable+0xec>)
 8004a82:	4013      	ands	r3, r2
 8004a84:	d00d      	beq.n	8004aa2 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a8a:	2210      	movs	r2, #16
 8004a8c:	431a      	orrs	r2, r3
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a96:	2201      	movs	r2, #1
 8004a98:	431a      	orrs	r2, r3
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e038      	b.n	8004b14 <ADC_Enable+0xe4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	689a      	ldr	r2, [r3, #8]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2101      	movs	r1, #1
 8004aae:	430a      	orrs	r2, r1
 8004ab0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004ab2:	4b1b      	ldr	r3, [pc, #108]	; (8004b20 <ADC_Enable+0xf0>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	491b      	ldr	r1, [pc, #108]	; (8004b24 <ADC_Enable+0xf4>)
 8004ab8:	0018      	movs	r0, r3
 8004aba:	f7fb fb37 	bl	800012c <__udivsi3>
 8004abe:	0003      	movs	r3, r0
 8004ac0:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004ac2:	e002      	b.n	8004aca <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	3b01      	subs	r3, #1
 8004ac8:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d1f9      	bne.n	8004ac4 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8004ad0:	f7ff fc5a 	bl	8004388 <HAL_GetTick>
 8004ad4:	0003      	movs	r3, r0
 8004ad6:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004ad8:	e014      	b.n	8004b04 <ADC_Enable+0xd4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004ada:	f7ff fc55 	bl	8004388 <HAL_GetTick>
 8004ade:	0002      	movs	r2, r0
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	1ad3      	subs	r3, r2, r3
 8004ae4:	2b02      	cmp	r3, #2
 8004ae6:	d90d      	bls.n	8004b04 <ADC_Enable+0xd4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aec:	2210      	movs	r2, #16
 8004aee:	431a      	orrs	r2, r3
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	639a      	str	r2, [r3, #56]	; 0x38
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004af8:	2201      	movs	r2, #1
 8004afa:	431a      	orrs	r2, r3
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	63da      	str	r2, [r3, #60]	; 0x3c
      
        return HAL_ERROR;
 8004b00:	2301      	movs	r3, #1
 8004b02:	e007      	b.n	8004b14 <ADC_Enable+0xe4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	4013      	ands	r3, r2
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d1e3      	bne.n	8004ada <ADC_Enable+0xaa>
    }   
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004b12:	2300      	movs	r3, #0
}
 8004b14:	0018      	movs	r0, r3
 8004b16:	46bd      	mov	sp, r7
 8004b18:	b004      	add	sp, #16
 8004b1a:	bd80      	pop	{r7, pc}
 8004b1c:	80000017 	.word	0x80000017
 8004b20:	20000004 	.word	0x20000004
 8004b24:	000f4240 	.word	0x000f4240

08004b28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b082      	sub	sp, #8
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	0002      	movs	r2, r0
 8004b30:	1dfb      	adds	r3, r7, #7
 8004b32:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004b34:	1dfb      	adds	r3, r7, #7
 8004b36:	781b      	ldrb	r3, [r3, #0]
 8004b38:	2b7f      	cmp	r3, #127	; 0x7f
 8004b3a:	d809      	bhi.n	8004b50 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004b3c:	1dfb      	adds	r3, r7, #7
 8004b3e:	781b      	ldrb	r3, [r3, #0]
 8004b40:	001a      	movs	r2, r3
 8004b42:	231f      	movs	r3, #31
 8004b44:	401a      	ands	r2, r3
 8004b46:	4b04      	ldr	r3, [pc, #16]	; (8004b58 <__NVIC_EnableIRQ+0x30>)
 8004b48:	2101      	movs	r1, #1
 8004b4a:	4091      	lsls	r1, r2
 8004b4c:	000a      	movs	r2, r1
 8004b4e:	601a      	str	r2, [r3, #0]
  }
}
 8004b50:	46c0      	nop			; (mov r8, r8)
 8004b52:	46bd      	mov	sp, r7
 8004b54:	b002      	add	sp, #8
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	e000e100 	.word	0xe000e100

08004b5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004b5c:	b590      	push	{r4, r7, lr}
 8004b5e:	b083      	sub	sp, #12
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	0002      	movs	r2, r0
 8004b64:	6039      	str	r1, [r7, #0]
 8004b66:	1dfb      	adds	r3, r7, #7
 8004b68:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004b6a:	1dfb      	adds	r3, r7, #7
 8004b6c:	781b      	ldrb	r3, [r3, #0]
 8004b6e:	2b7f      	cmp	r3, #127	; 0x7f
 8004b70:	d828      	bhi.n	8004bc4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004b72:	4a2f      	ldr	r2, [pc, #188]	; (8004c30 <__NVIC_SetPriority+0xd4>)
 8004b74:	1dfb      	adds	r3, r7, #7
 8004b76:	781b      	ldrb	r3, [r3, #0]
 8004b78:	b25b      	sxtb	r3, r3
 8004b7a:	089b      	lsrs	r3, r3, #2
 8004b7c:	33c0      	adds	r3, #192	; 0xc0
 8004b7e:	009b      	lsls	r3, r3, #2
 8004b80:	589b      	ldr	r3, [r3, r2]
 8004b82:	1dfa      	adds	r2, r7, #7
 8004b84:	7812      	ldrb	r2, [r2, #0]
 8004b86:	0011      	movs	r1, r2
 8004b88:	2203      	movs	r2, #3
 8004b8a:	400a      	ands	r2, r1
 8004b8c:	00d2      	lsls	r2, r2, #3
 8004b8e:	21ff      	movs	r1, #255	; 0xff
 8004b90:	4091      	lsls	r1, r2
 8004b92:	000a      	movs	r2, r1
 8004b94:	43d2      	mvns	r2, r2
 8004b96:	401a      	ands	r2, r3
 8004b98:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	019b      	lsls	r3, r3, #6
 8004b9e:	22ff      	movs	r2, #255	; 0xff
 8004ba0:	401a      	ands	r2, r3
 8004ba2:	1dfb      	adds	r3, r7, #7
 8004ba4:	781b      	ldrb	r3, [r3, #0]
 8004ba6:	0018      	movs	r0, r3
 8004ba8:	2303      	movs	r3, #3
 8004baa:	4003      	ands	r3, r0
 8004bac:	00db      	lsls	r3, r3, #3
 8004bae:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004bb0:	481f      	ldr	r0, [pc, #124]	; (8004c30 <__NVIC_SetPriority+0xd4>)
 8004bb2:	1dfb      	adds	r3, r7, #7
 8004bb4:	781b      	ldrb	r3, [r3, #0]
 8004bb6:	b25b      	sxtb	r3, r3
 8004bb8:	089b      	lsrs	r3, r3, #2
 8004bba:	430a      	orrs	r2, r1
 8004bbc:	33c0      	adds	r3, #192	; 0xc0
 8004bbe:	009b      	lsls	r3, r3, #2
 8004bc0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004bc2:	e031      	b.n	8004c28 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004bc4:	4a1b      	ldr	r2, [pc, #108]	; (8004c34 <__NVIC_SetPriority+0xd8>)
 8004bc6:	1dfb      	adds	r3, r7, #7
 8004bc8:	781b      	ldrb	r3, [r3, #0]
 8004bca:	0019      	movs	r1, r3
 8004bcc:	230f      	movs	r3, #15
 8004bce:	400b      	ands	r3, r1
 8004bd0:	3b08      	subs	r3, #8
 8004bd2:	089b      	lsrs	r3, r3, #2
 8004bd4:	3306      	adds	r3, #6
 8004bd6:	009b      	lsls	r3, r3, #2
 8004bd8:	18d3      	adds	r3, r2, r3
 8004bda:	3304      	adds	r3, #4
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	1dfa      	adds	r2, r7, #7
 8004be0:	7812      	ldrb	r2, [r2, #0]
 8004be2:	0011      	movs	r1, r2
 8004be4:	2203      	movs	r2, #3
 8004be6:	400a      	ands	r2, r1
 8004be8:	00d2      	lsls	r2, r2, #3
 8004bea:	21ff      	movs	r1, #255	; 0xff
 8004bec:	4091      	lsls	r1, r2
 8004bee:	000a      	movs	r2, r1
 8004bf0:	43d2      	mvns	r2, r2
 8004bf2:	401a      	ands	r2, r3
 8004bf4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	019b      	lsls	r3, r3, #6
 8004bfa:	22ff      	movs	r2, #255	; 0xff
 8004bfc:	401a      	ands	r2, r3
 8004bfe:	1dfb      	adds	r3, r7, #7
 8004c00:	781b      	ldrb	r3, [r3, #0]
 8004c02:	0018      	movs	r0, r3
 8004c04:	2303      	movs	r3, #3
 8004c06:	4003      	ands	r3, r0
 8004c08:	00db      	lsls	r3, r3, #3
 8004c0a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004c0c:	4809      	ldr	r0, [pc, #36]	; (8004c34 <__NVIC_SetPriority+0xd8>)
 8004c0e:	1dfb      	adds	r3, r7, #7
 8004c10:	781b      	ldrb	r3, [r3, #0]
 8004c12:	001c      	movs	r4, r3
 8004c14:	230f      	movs	r3, #15
 8004c16:	4023      	ands	r3, r4
 8004c18:	3b08      	subs	r3, #8
 8004c1a:	089b      	lsrs	r3, r3, #2
 8004c1c:	430a      	orrs	r2, r1
 8004c1e:	3306      	adds	r3, #6
 8004c20:	009b      	lsls	r3, r3, #2
 8004c22:	18c3      	adds	r3, r0, r3
 8004c24:	3304      	adds	r3, #4
 8004c26:	601a      	str	r2, [r3, #0]
}
 8004c28:	46c0      	nop			; (mov r8, r8)
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	b003      	add	sp, #12
 8004c2e:	bd90      	pop	{r4, r7, pc}
 8004c30:	e000e100 	.word	0xe000e100
 8004c34:	e000ed00 	.word	0xe000ed00

08004c38 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b084      	sub	sp, #16
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	60b9      	str	r1, [r7, #8]
 8004c40:	607a      	str	r2, [r7, #4]
 8004c42:	210f      	movs	r1, #15
 8004c44:	187b      	adds	r3, r7, r1
 8004c46:	1c02      	adds	r2, r0, #0
 8004c48:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8004c4a:	68ba      	ldr	r2, [r7, #8]
 8004c4c:	187b      	adds	r3, r7, r1
 8004c4e:	781b      	ldrb	r3, [r3, #0]
 8004c50:	b25b      	sxtb	r3, r3
 8004c52:	0011      	movs	r1, r2
 8004c54:	0018      	movs	r0, r3
 8004c56:	f7ff ff81 	bl	8004b5c <__NVIC_SetPriority>
}
 8004c5a:	46c0      	nop			; (mov r8, r8)
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	b004      	add	sp, #16
 8004c60:	bd80      	pop	{r7, pc}

08004c62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c62:	b580      	push	{r7, lr}
 8004c64:	b082      	sub	sp, #8
 8004c66:	af00      	add	r7, sp, #0
 8004c68:	0002      	movs	r2, r0
 8004c6a:	1dfb      	adds	r3, r7, #7
 8004c6c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c6e:	1dfb      	adds	r3, r7, #7
 8004c70:	781b      	ldrb	r3, [r3, #0]
 8004c72:	b25b      	sxtb	r3, r3
 8004c74:	0018      	movs	r0, r3
 8004c76:	f7ff ff57 	bl	8004b28 <__NVIC_EnableIRQ>
}
 8004c7a:	46c0      	nop			; (mov r8, r8)
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	b002      	add	sp, #8
 8004c80:	bd80      	pop	{r7, pc}

08004c82 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004c82:	b580      	push	{r7, lr}
 8004c84:	b082      	sub	sp, #8
 8004c86:	af00      	add	r7, sp, #0
 8004c88:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2221      	movs	r2, #33	; 0x21
 8004c8e:	5c9b      	ldrb	r3, [r3, r2]
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	2b02      	cmp	r3, #2
 8004c94:	d008      	beq.n	8004ca8 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2204      	movs	r2, #4
 8004c9a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2220      	movs	r2, #32
 8004ca0:	2100      	movs	r1, #0
 8004ca2:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	e020      	b.n	8004cea <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	210e      	movs	r1, #14
 8004cb4:	438a      	bics	r2, r1
 8004cb6:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	2101      	movs	r1, #1
 8004cc4:	438a      	bics	r2, r1
 8004cc6:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cd0:	2101      	movs	r1, #1
 8004cd2:	4091      	lsls	r1, r2
 8004cd4:	000a      	movs	r2, r1
 8004cd6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2221      	movs	r2, #33	; 0x21
 8004cdc:	2101      	movs	r1, #1
 8004cde:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2220      	movs	r2, #32
 8004ce4:	2100      	movs	r1, #0
 8004ce6:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8004ce8:	2300      	movs	r3, #0
}
 8004cea:	0018      	movs	r0, r3
 8004cec:	46bd      	mov	sp, r7
 8004cee:	b002      	add	sp, #8
 8004cf0:	bd80      	pop	{r7, pc}

08004cf2 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004cf2:	b580      	push	{r7, lr}
 8004cf4:	b084      	sub	sp, #16
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004cfa:	230f      	movs	r3, #15
 8004cfc:	18fb      	adds	r3, r7, r3
 8004cfe:	2200      	movs	r2, #0
 8004d00:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2221      	movs	r2, #33	; 0x21
 8004d06:	5c9b      	ldrb	r3, [r3, r2]
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	2b02      	cmp	r3, #2
 8004d0c:	d007      	beq.n	8004d1e <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2204      	movs	r2, #4
 8004d12:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004d14:	230f      	movs	r3, #15
 8004d16:	18fb      	adds	r3, r7, r3
 8004d18:	2201      	movs	r2, #1
 8004d1a:	701a      	strb	r2, [r3, #0]
 8004d1c:	e028      	b.n	8004d70 <HAL_DMA_Abort_IT+0x7e>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	210e      	movs	r1, #14
 8004d2a:	438a      	bics	r2, r1
 8004d2c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	681a      	ldr	r2, [r3, #0]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	2101      	movs	r1, #1
 8004d3a:	438a      	bics	r2, r1
 8004d3c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d46:	2101      	movs	r1, #1
 8004d48:	4091      	lsls	r1, r2
 8004d4a:	000a      	movs	r2, r1
 8004d4c:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2221      	movs	r2, #33	; 0x21
 8004d52:	2101      	movs	r1, #1
 8004d54:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2220      	movs	r2, #32
 8004d5a:	2100      	movs	r1, #0
 8004d5c:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d004      	beq.n	8004d70 <HAL_DMA_Abort_IT+0x7e>
    {
      hdma->XferAbortCallback(hdma);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	0010      	movs	r0, r2
 8004d6e:	4798      	blx	r3
    } 
  }
  return status;
 8004d70:	230f      	movs	r3, #15
 8004d72:	18fb      	adds	r3, r7, r3
 8004d74:	781b      	ldrb	r3, [r3, #0]
}
 8004d76:	0018      	movs	r0, r3
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	b004      	add	sp, #16
 8004d7c:	bd80      	pop	{r7, pc}

08004d7e <HAL_DMA_GetError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004d7e:	b580      	push	{r7, lr}
 8004d80:	b082      	sub	sp, #8
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 8004d8a:	0018      	movs	r0, r3
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	b002      	add	sp, #8
 8004d90:	bd80      	pop	{r7, pc}
	...

08004d94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b086      	sub	sp, #24
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
 8004d9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004d9e:	2300      	movs	r3, #0
 8004da0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004da2:	e14f      	b.n	8005044 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2101      	movs	r1, #1
 8004daa:	697a      	ldr	r2, [r7, #20]
 8004dac:	4091      	lsls	r1, r2
 8004dae:	000a      	movs	r2, r1
 8004db0:	4013      	ands	r3, r2
 8004db2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d100      	bne.n	8004dbc <HAL_GPIO_Init+0x28>
 8004dba:	e140      	b.n	800503e <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	2b01      	cmp	r3, #1
 8004dc2:	d00b      	beq.n	8004ddc <HAL_GPIO_Init+0x48>
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	2b02      	cmp	r3, #2
 8004dca:	d007      	beq.n	8004ddc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004dd0:	2b11      	cmp	r3, #17
 8004dd2:	d003      	beq.n	8004ddc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	2b12      	cmp	r3, #18
 8004dda:	d130      	bne.n	8004e3e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	005b      	lsls	r3, r3, #1
 8004de6:	2203      	movs	r2, #3
 8004de8:	409a      	lsls	r2, r3
 8004dea:	0013      	movs	r3, r2
 8004dec:	43da      	mvns	r2, r3
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	4013      	ands	r3, r2
 8004df2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	68da      	ldr	r2, [r3, #12]
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	005b      	lsls	r3, r3, #1
 8004dfc:	409a      	lsls	r2, r3
 8004dfe:	0013      	movs	r3, r2
 8004e00:	693a      	ldr	r2, [r7, #16]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	693a      	ldr	r2, [r7, #16]
 8004e0a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004e12:	2201      	movs	r2, #1
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	409a      	lsls	r2, r3
 8004e18:	0013      	movs	r3, r2
 8004e1a:	43da      	mvns	r2, r3
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	4013      	ands	r3, r2
 8004e20:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	091b      	lsrs	r3, r3, #4
 8004e28:	2201      	movs	r2, #1
 8004e2a:	401a      	ands	r2, r3
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	409a      	lsls	r2, r3
 8004e30:	0013      	movs	r3, r2
 8004e32:	693a      	ldr	r2, [r7, #16]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	693a      	ldr	r2, [r7, #16]
 8004e3c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	68db      	ldr	r3, [r3, #12]
 8004e42:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	005b      	lsls	r3, r3, #1
 8004e48:	2203      	movs	r2, #3
 8004e4a:	409a      	lsls	r2, r3
 8004e4c:	0013      	movs	r3, r2
 8004e4e:	43da      	mvns	r2, r3
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	4013      	ands	r3, r2
 8004e54:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	689a      	ldr	r2, [r3, #8]
 8004e5a:	697b      	ldr	r3, [r7, #20]
 8004e5c:	005b      	lsls	r3, r3, #1
 8004e5e:	409a      	lsls	r2, r3
 8004e60:	0013      	movs	r3, r2
 8004e62:	693a      	ldr	r2, [r7, #16]
 8004e64:	4313      	orrs	r3, r2
 8004e66:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	693a      	ldr	r2, [r7, #16]
 8004e6c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	2b02      	cmp	r3, #2
 8004e74:	d003      	beq.n	8004e7e <HAL_GPIO_Init+0xea>
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	2b12      	cmp	r3, #18
 8004e7c:	d123      	bne.n	8004ec6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	08da      	lsrs	r2, r3, #3
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	3208      	adds	r2, #8
 8004e86:	0092      	lsls	r2, r2, #2
 8004e88:	58d3      	ldr	r3, [r2, r3]
 8004e8a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	2207      	movs	r2, #7
 8004e90:	4013      	ands	r3, r2
 8004e92:	009b      	lsls	r3, r3, #2
 8004e94:	220f      	movs	r2, #15
 8004e96:	409a      	lsls	r2, r3
 8004e98:	0013      	movs	r3, r2
 8004e9a:	43da      	mvns	r2, r3
 8004e9c:	693b      	ldr	r3, [r7, #16]
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	691a      	ldr	r2, [r3, #16]
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	2107      	movs	r1, #7
 8004eaa:	400b      	ands	r3, r1
 8004eac:	009b      	lsls	r3, r3, #2
 8004eae:	409a      	lsls	r2, r3
 8004eb0:	0013      	movs	r3, r2
 8004eb2:	693a      	ldr	r2, [r7, #16]
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	08da      	lsrs	r2, r3, #3
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	3208      	adds	r2, #8
 8004ec0:	0092      	lsls	r2, r2, #2
 8004ec2:	6939      	ldr	r1, [r7, #16]
 8004ec4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	005b      	lsls	r3, r3, #1
 8004ed0:	2203      	movs	r2, #3
 8004ed2:	409a      	lsls	r2, r3
 8004ed4:	0013      	movs	r3, r2
 8004ed6:	43da      	mvns	r2, r3
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	4013      	ands	r3, r2
 8004edc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	2203      	movs	r2, #3
 8004ee4:	401a      	ands	r2, r3
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	005b      	lsls	r3, r3, #1
 8004eea:	409a      	lsls	r2, r3
 8004eec:	0013      	movs	r3, r2
 8004eee:	693a      	ldr	r2, [r7, #16]
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	693a      	ldr	r2, [r7, #16]
 8004ef8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	685a      	ldr	r2, [r3, #4]
 8004efe:	2380      	movs	r3, #128	; 0x80
 8004f00:	055b      	lsls	r3, r3, #21
 8004f02:	4013      	ands	r3, r2
 8004f04:	d100      	bne.n	8004f08 <HAL_GPIO_Init+0x174>
 8004f06:	e09a      	b.n	800503e <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f08:	4b54      	ldr	r3, [pc, #336]	; (800505c <HAL_GPIO_Init+0x2c8>)
 8004f0a:	699a      	ldr	r2, [r3, #24]
 8004f0c:	4b53      	ldr	r3, [pc, #332]	; (800505c <HAL_GPIO_Init+0x2c8>)
 8004f0e:	2101      	movs	r1, #1
 8004f10:	430a      	orrs	r2, r1
 8004f12:	619a      	str	r2, [r3, #24]
 8004f14:	4b51      	ldr	r3, [pc, #324]	; (800505c <HAL_GPIO_Init+0x2c8>)
 8004f16:	699b      	ldr	r3, [r3, #24]
 8004f18:	2201      	movs	r2, #1
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	60bb      	str	r3, [r7, #8]
 8004f1e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004f20:	4a4f      	ldr	r2, [pc, #316]	; (8005060 <HAL_GPIO_Init+0x2cc>)
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	089b      	lsrs	r3, r3, #2
 8004f26:	3302      	adds	r3, #2
 8004f28:	009b      	lsls	r3, r3, #2
 8004f2a:	589b      	ldr	r3, [r3, r2]
 8004f2c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	2203      	movs	r2, #3
 8004f32:	4013      	ands	r3, r2
 8004f34:	009b      	lsls	r3, r3, #2
 8004f36:	220f      	movs	r2, #15
 8004f38:	409a      	lsls	r2, r3
 8004f3a:	0013      	movs	r3, r2
 8004f3c:	43da      	mvns	r2, r3
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	4013      	ands	r3, r2
 8004f42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004f44:	687a      	ldr	r2, [r7, #4]
 8004f46:	2390      	movs	r3, #144	; 0x90
 8004f48:	05db      	lsls	r3, r3, #23
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d013      	beq.n	8004f76 <HAL_GPIO_Init+0x1e2>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4a44      	ldr	r2, [pc, #272]	; (8005064 <HAL_GPIO_Init+0x2d0>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d00d      	beq.n	8004f72 <HAL_GPIO_Init+0x1de>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4a43      	ldr	r2, [pc, #268]	; (8005068 <HAL_GPIO_Init+0x2d4>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d007      	beq.n	8004f6e <HAL_GPIO_Init+0x1da>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4a42      	ldr	r2, [pc, #264]	; (800506c <HAL_GPIO_Init+0x2d8>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d101      	bne.n	8004f6a <HAL_GPIO_Init+0x1d6>
 8004f66:	2303      	movs	r3, #3
 8004f68:	e006      	b.n	8004f78 <HAL_GPIO_Init+0x1e4>
 8004f6a:	2305      	movs	r3, #5
 8004f6c:	e004      	b.n	8004f78 <HAL_GPIO_Init+0x1e4>
 8004f6e:	2302      	movs	r3, #2
 8004f70:	e002      	b.n	8004f78 <HAL_GPIO_Init+0x1e4>
 8004f72:	2301      	movs	r3, #1
 8004f74:	e000      	b.n	8004f78 <HAL_GPIO_Init+0x1e4>
 8004f76:	2300      	movs	r3, #0
 8004f78:	697a      	ldr	r2, [r7, #20]
 8004f7a:	2103      	movs	r1, #3
 8004f7c:	400a      	ands	r2, r1
 8004f7e:	0092      	lsls	r2, r2, #2
 8004f80:	4093      	lsls	r3, r2
 8004f82:	693a      	ldr	r2, [r7, #16]
 8004f84:	4313      	orrs	r3, r2
 8004f86:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004f88:	4935      	ldr	r1, [pc, #212]	; (8005060 <HAL_GPIO_Init+0x2cc>)
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	089b      	lsrs	r3, r3, #2
 8004f8e:	3302      	adds	r3, #2
 8004f90:	009b      	lsls	r3, r3, #2
 8004f92:	693a      	ldr	r2, [r7, #16]
 8004f94:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004f96:	4b36      	ldr	r3, [pc, #216]	; (8005070 <HAL_GPIO_Init+0x2dc>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	43da      	mvns	r2, r3
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	4013      	ands	r3, r2
 8004fa4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	685a      	ldr	r2, [r3, #4]
 8004faa:	2380      	movs	r3, #128	; 0x80
 8004fac:	025b      	lsls	r3, r3, #9
 8004fae:	4013      	ands	r3, r2
 8004fb0:	d003      	beq.n	8004fba <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8004fb2:	693a      	ldr	r2, [r7, #16]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004fba:	4b2d      	ldr	r3, [pc, #180]	; (8005070 <HAL_GPIO_Init+0x2dc>)
 8004fbc:	693a      	ldr	r2, [r7, #16]
 8004fbe:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8004fc0:	4b2b      	ldr	r3, [pc, #172]	; (8005070 <HAL_GPIO_Init+0x2dc>)
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	43da      	mvns	r2, r3
 8004fca:	693b      	ldr	r3, [r7, #16]
 8004fcc:	4013      	ands	r3, r2
 8004fce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	685a      	ldr	r2, [r3, #4]
 8004fd4:	2380      	movs	r3, #128	; 0x80
 8004fd6:	029b      	lsls	r3, r3, #10
 8004fd8:	4013      	ands	r3, r2
 8004fda:	d003      	beq.n	8004fe4 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8004fdc:	693a      	ldr	r2, [r7, #16]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004fe4:	4b22      	ldr	r3, [pc, #136]	; (8005070 <HAL_GPIO_Init+0x2dc>)
 8004fe6:	693a      	ldr	r2, [r7, #16]
 8004fe8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004fea:	4b21      	ldr	r3, [pc, #132]	; (8005070 <HAL_GPIO_Init+0x2dc>)
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	43da      	mvns	r2, r3
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	4013      	ands	r3, r2
 8004ff8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	685a      	ldr	r2, [r3, #4]
 8004ffe:	2380      	movs	r3, #128	; 0x80
 8005000:	035b      	lsls	r3, r3, #13
 8005002:	4013      	ands	r3, r2
 8005004:	d003      	beq.n	800500e <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8005006:	693a      	ldr	r2, [r7, #16]
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	4313      	orrs	r3, r2
 800500c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800500e:	4b18      	ldr	r3, [pc, #96]	; (8005070 <HAL_GPIO_Init+0x2dc>)
 8005010:	693a      	ldr	r2, [r7, #16]
 8005012:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8005014:	4b16      	ldr	r3, [pc, #88]	; (8005070 <HAL_GPIO_Init+0x2dc>)
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	43da      	mvns	r2, r3
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	4013      	ands	r3, r2
 8005022:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	685a      	ldr	r2, [r3, #4]
 8005028:	2380      	movs	r3, #128	; 0x80
 800502a:	039b      	lsls	r3, r3, #14
 800502c:	4013      	ands	r3, r2
 800502e:	d003      	beq.n	8005038 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8005030:	693a      	ldr	r2, [r7, #16]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	4313      	orrs	r3, r2
 8005036:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005038:	4b0d      	ldr	r3, [pc, #52]	; (8005070 <HAL_GPIO_Init+0x2dc>)
 800503a:	693a      	ldr	r2, [r7, #16]
 800503c:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	3301      	adds	r3, #1
 8005042:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	681a      	ldr	r2, [r3, #0]
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	40da      	lsrs	r2, r3
 800504c:	1e13      	subs	r3, r2, #0
 800504e:	d000      	beq.n	8005052 <HAL_GPIO_Init+0x2be>
 8005050:	e6a8      	b.n	8004da4 <HAL_GPIO_Init+0x10>
  } 
}
 8005052:	46c0      	nop			; (mov r8, r8)
 8005054:	46bd      	mov	sp, r7
 8005056:	b006      	add	sp, #24
 8005058:	bd80      	pop	{r7, pc}
 800505a:	46c0      	nop			; (mov r8, r8)
 800505c:	40021000 	.word	0x40021000
 8005060:	40010000 	.word	0x40010000
 8005064:	48000400 	.word	0x48000400
 8005068:	48000800 	.word	0x48000800
 800506c:	48000c00 	.word	0x48000c00
 8005070:	40010400 	.word	0x40010400

08005074 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b082      	sub	sp, #8
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
 800507c:	0008      	movs	r0, r1
 800507e:	0011      	movs	r1, r2
 8005080:	1cbb      	adds	r3, r7, #2
 8005082:	1c02      	adds	r2, r0, #0
 8005084:	801a      	strh	r2, [r3, #0]
 8005086:	1c7b      	adds	r3, r7, #1
 8005088:	1c0a      	adds	r2, r1, #0
 800508a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800508c:	1c7b      	adds	r3, r7, #1
 800508e:	781b      	ldrb	r3, [r3, #0]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d004      	beq.n	800509e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005094:	1cbb      	adds	r3, r7, #2
 8005096:	881a      	ldrh	r2, [r3, #0]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800509c:	e003      	b.n	80050a6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800509e:	1cbb      	adds	r3, r7, #2
 80050a0:	881a      	ldrh	r2, [r3, #0]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80050a6:	46c0      	nop			; (mov r8, r8)
 80050a8:	46bd      	mov	sp, r7
 80050aa:	b002      	add	sp, #8
 80050ac:	bd80      	pop	{r7, pc}
	...

080050b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b082      	sub	sp, #8
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d101      	bne.n	80050c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80050be:	2301      	movs	r3, #1
 80050c0:	e082      	b.n	80051c8 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2241      	movs	r2, #65	; 0x41
 80050c6:	5c9b      	ldrb	r3, [r3, r2]
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d107      	bne.n	80050de <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2240      	movs	r2, #64	; 0x40
 80050d2:	2100      	movs	r1, #0
 80050d4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	0018      	movs	r0, r3
 80050da:	f7fe ff41 	bl	8003f60 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2241      	movs	r2, #65	; 0x41
 80050e2:	2124      	movs	r1, #36	; 0x24
 80050e4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	681a      	ldr	r2, [r3, #0]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	2101      	movs	r1, #1
 80050f2:	438a      	bics	r2, r1
 80050f4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	685a      	ldr	r2, [r3, #4]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4934      	ldr	r1, [pc, #208]	; (80051d0 <HAL_I2C_Init+0x120>)
 8005100:	400a      	ands	r2, r1
 8005102:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	689a      	ldr	r2, [r3, #8]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4931      	ldr	r1, [pc, #196]	; (80051d4 <HAL_I2C_Init+0x124>)
 8005110:	400a      	ands	r2, r1
 8005112:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	68db      	ldr	r3, [r3, #12]
 8005118:	2b01      	cmp	r3, #1
 800511a:	d108      	bne.n	800512e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	689a      	ldr	r2, [r3, #8]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	2180      	movs	r1, #128	; 0x80
 8005126:	0209      	lsls	r1, r1, #8
 8005128:	430a      	orrs	r2, r1
 800512a:	609a      	str	r2, [r3, #8]
 800512c:	e007      	b.n	800513e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	689a      	ldr	r2, [r3, #8]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	2184      	movs	r1, #132	; 0x84
 8005138:	0209      	lsls	r1, r1, #8
 800513a:	430a      	orrs	r2, r1
 800513c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	68db      	ldr	r3, [r3, #12]
 8005142:	2b02      	cmp	r3, #2
 8005144:	d104      	bne.n	8005150 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	2280      	movs	r2, #128	; 0x80
 800514c:	0112      	lsls	r2, r2, #4
 800514e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	685a      	ldr	r2, [r3, #4]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	491f      	ldr	r1, [pc, #124]	; (80051d8 <HAL_I2C_Init+0x128>)
 800515c:	430a      	orrs	r2, r1
 800515e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	68da      	ldr	r2, [r3, #12]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	491a      	ldr	r1, [pc, #104]	; (80051d4 <HAL_I2C_Init+0x124>)
 800516c:	400a      	ands	r2, r1
 800516e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	691a      	ldr	r2, [r3, #16]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	695b      	ldr	r3, [r3, #20]
 8005178:	431a      	orrs	r2, r3
 800517a:	0011      	movs	r1, r2
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	699b      	ldr	r3, [r3, #24]
 8005180:	021a      	lsls	r2, r3, #8
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	430a      	orrs	r2, r1
 8005188:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	69d9      	ldr	r1, [r3, #28]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6a1a      	ldr	r2, [r3, #32]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	430a      	orrs	r2, r1
 8005198:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	2101      	movs	r1, #1
 80051a6:	430a      	orrs	r2, r1
 80051a8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2200      	movs	r2, #0
 80051ae:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2241      	movs	r2, #65	; 0x41
 80051b4:	2120      	movs	r1, #32
 80051b6:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2200      	movs	r2, #0
 80051bc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2242      	movs	r2, #66	; 0x42
 80051c2:	2100      	movs	r1, #0
 80051c4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80051c6:	2300      	movs	r3, #0
}
 80051c8:	0018      	movs	r0, r3
 80051ca:	46bd      	mov	sp, r7
 80051cc:	b002      	add	sp, #8
 80051ce:	bd80      	pop	{r7, pc}
 80051d0:	f0ffffff 	.word	0xf0ffffff
 80051d4:	ffff7fff 	.word	0xffff7fff
 80051d8:	02008000 	.word	0x02008000

080051dc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 80051dc:	b590      	push	{r4, r7, lr}
 80051de:	b089      	sub	sp, #36	; 0x24
 80051e0:	af02      	add	r7, sp, #8
 80051e2:	60f8      	str	r0, [r7, #12]
 80051e4:	0008      	movs	r0, r1
 80051e6:	607a      	str	r2, [r7, #4]
 80051e8:	0019      	movs	r1, r3
 80051ea:	230a      	movs	r3, #10
 80051ec:	18fb      	adds	r3, r7, r3
 80051ee:	1c02      	adds	r2, r0, #0
 80051f0:	801a      	strh	r2, [r3, #0]
 80051f2:	2308      	movs	r3, #8
 80051f4:	18fb      	adds	r3, r7, r3
 80051f6:	1c0a      	adds	r2, r1, #0
 80051f8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	2241      	movs	r2, #65	; 0x41
 80051fe:	5c9b      	ldrb	r3, [r3, r2]
 8005200:	b2db      	uxtb	r3, r3
 8005202:	2b20      	cmp	r3, #32
 8005204:	d000      	beq.n	8005208 <HAL_I2C_Master_Transmit+0x2c>
 8005206:	e0e7      	b.n	80053d8 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2240      	movs	r2, #64	; 0x40
 800520c:	5c9b      	ldrb	r3, [r3, r2]
 800520e:	2b01      	cmp	r3, #1
 8005210:	d101      	bne.n	8005216 <HAL_I2C_Master_Transmit+0x3a>
 8005212:	2302      	movs	r3, #2
 8005214:	e0e1      	b.n	80053da <HAL_I2C_Master_Transmit+0x1fe>
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2240      	movs	r2, #64	; 0x40
 800521a:	2101      	movs	r1, #1
 800521c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800521e:	f7ff f8b3 	bl	8004388 <HAL_GetTick>
 8005222:	0003      	movs	r3, r0
 8005224:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005226:	2380      	movs	r3, #128	; 0x80
 8005228:	0219      	lsls	r1, r3, #8
 800522a:	68f8      	ldr	r0, [r7, #12]
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	9300      	str	r3, [sp, #0]
 8005230:	2319      	movs	r3, #25
 8005232:	2201      	movs	r2, #1
 8005234:	f000 fb1e 	bl	8005874 <I2C_WaitOnFlagUntilTimeout>
 8005238:	1e03      	subs	r3, r0, #0
 800523a:	d001      	beq.n	8005240 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	e0cc      	b.n	80053da <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2241      	movs	r2, #65	; 0x41
 8005244:	2121      	movs	r1, #33	; 0x21
 8005246:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2242      	movs	r2, #66	; 0x42
 800524c:	2110      	movs	r1, #16
 800524e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2200      	movs	r2, #0
 8005254:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	687a      	ldr	r2, [r7, #4]
 800525a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2208      	movs	r2, #8
 8005260:	18ba      	adds	r2, r7, r2
 8005262:	8812      	ldrh	r2, [r2, #0]
 8005264:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2200      	movs	r2, #0
 800526a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005270:	b29b      	uxth	r3, r3
 8005272:	2bff      	cmp	r3, #255	; 0xff
 8005274:	d911      	bls.n	800529a <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	22ff      	movs	r2, #255	; 0xff
 800527a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005280:	b2da      	uxtb	r2, r3
 8005282:	2380      	movs	r3, #128	; 0x80
 8005284:	045c      	lsls	r4, r3, #17
 8005286:	230a      	movs	r3, #10
 8005288:	18fb      	adds	r3, r7, r3
 800528a:	8819      	ldrh	r1, [r3, #0]
 800528c:	68f8      	ldr	r0, [r7, #12]
 800528e:	4b55      	ldr	r3, [pc, #340]	; (80053e4 <HAL_I2C_Master_Transmit+0x208>)
 8005290:	9300      	str	r3, [sp, #0]
 8005292:	0023      	movs	r3, r4
 8005294:	f000 fc7a 	bl	8005b8c <I2C_TransferConfig>
 8005298:	e075      	b.n	8005386 <HAL_I2C_Master_Transmit+0x1aa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800529e:	b29a      	uxth	r2, r3
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052a8:	b2da      	uxtb	r2, r3
 80052aa:	2380      	movs	r3, #128	; 0x80
 80052ac:	049c      	lsls	r4, r3, #18
 80052ae:	230a      	movs	r3, #10
 80052b0:	18fb      	adds	r3, r7, r3
 80052b2:	8819      	ldrh	r1, [r3, #0]
 80052b4:	68f8      	ldr	r0, [r7, #12]
 80052b6:	4b4b      	ldr	r3, [pc, #300]	; (80053e4 <HAL_I2C_Master_Transmit+0x208>)
 80052b8:	9300      	str	r3, [sp, #0]
 80052ba:	0023      	movs	r3, r4
 80052bc:	f000 fc66 	bl	8005b8c <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80052c0:	e061      	b.n	8005386 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052c2:	697a      	ldr	r2, [r7, #20]
 80052c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	0018      	movs	r0, r3
 80052ca:	f000 fb12 	bl	80058f2 <I2C_WaitOnTXISFlagUntilTimeout>
 80052ce:	1e03      	subs	r3, r0, #0
 80052d0:	d001      	beq.n	80052d6 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e081      	b.n	80053da <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052da:	781a      	ldrb	r2, [r3, #0]
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e6:	1c5a      	adds	r2, r3, #1
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052f0:	b29b      	uxth	r3, r3
 80052f2:	3b01      	subs	r3, #1
 80052f4:	b29a      	uxth	r2, r3
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052fe:	3b01      	subs	r3, #1
 8005300:	b29a      	uxth	r2, r3
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800530a:	b29b      	uxth	r3, r3
 800530c:	2b00      	cmp	r3, #0
 800530e:	d03a      	beq.n	8005386 <HAL_I2C_Master_Transmit+0x1aa>
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005314:	2b00      	cmp	r3, #0
 8005316:	d136      	bne.n	8005386 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005318:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800531a:	68f8      	ldr	r0, [r7, #12]
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	9300      	str	r3, [sp, #0]
 8005320:	0013      	movs	r3, r2
 8005322:	2200      	movs	r2, #0
 8005324:	2180      	movs	r1, #128	; 0x80
 8005326:	f000 faa5 	bl	8005874 <I2C_WaitOnFlagUntilTimeout>
 800532a:	1e03      	subs	r3, r0, #0
 800532c:	d001      	beq.n	8005332 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	e053      	b.n	80053da <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005336:	b29b      	uxth	r3, r3
 8005338:	2bff      	cmp	r3, #255	; 0xff
 800533a:	d911      	bls.n	8005360 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	22ff      	movs	r2, #255	; 0xff
 8005340:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005346:	b2da      	uxtb	r2, r3
 8005348:	2380      	movs	r3, #128	; 0x80
 800534a:	045c      	lsls	r4, r3, #17
 800534c:	230a      	movs	r3, #10
 800534e:	18fb      	adds	r3, r7, r3
 8005350:	8819      	ldrh	r1, [r3, #0]
 8005352:	68f8      	ldr	r0, [r7, #12]
 8005354:	2300      	movs	r3, #0
 8005356:	9300      	str	r3, [sp, #0]
 8005358:	0023      	movs	r3, r4
 800535a:	f000 fc17 	bl	8005b8c <I2C_TransferConfig>
 800535e:	e012      	b.n	8005386 <HAL_I2C_Master_Transmit+0x1aa>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005364:	b29a      	uxth	r2, r3
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800536e:	b2da      	uxtb	r2, r3
 8005370:	2380      	movs	r3, #128	; 0x80
 8005372:	049c      	lsls	r4, r3, #18
 8005374:	230a      	movs	r3, #10
 8005376:	18fb      	adds	r3, r7, r3
 8005378:	8819      	ldrh	r1, [r3, #0]
 800537a:	68f8      	ldr	r0, [r7, #12]
 800537c:	2300      	movs	r3, #0
 800537e:	9300      	str	r3, [sp, #0]
 8005380:	0023      	movs	r3, r4
 8005382:	f000 fc03 	bl	8005b8c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800538a:	b29b      	uxth	r3, r3
 800538c:	2b00      	cmp	r3, #0
 800538e:	d198      	bne.n	80052c2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005390:	697a      	ldr	r2, [r7, #20]
 8005392:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	0018      	movs	r0, r3
 8005398:	f000 faea 	bl	8005970 <I2C_WaitOnSTOPFlagUntilTimeout>
 800539c:	1e03      	subs	r3, r0, #0
 800539e:	d001      	beq.n	80053a4 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 80053a0:	2301      	movs	r3, #1
 80053a2:	e01a      	b.n	80053da <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	2220      	movs	r2, #32
 80053aa:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	685a      	ldr	r2, [r3, #4]
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	490c      	ldr	r1, [pc, #48]	; (80053e8 <HAL_I2C_Master_Transmit+0x20c>)
 80053b8:	400a      	ands	r2, r1
 80053ba:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2241      	movs	r2, #65	; 0x41
 80053c0:	2120      	movs	r1, #32
 80053c2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2242      	movs	r2, #66	; 0x42
 80053c8:	2100      	movs	r1, #0
 80053ca:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2240      	movs	r2, #64	; 0x40
 80053d0:	2100      	movs	r1, #0
 80053d2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80053d4:	2300      	movs	r3, #0
 80053d6:	e000      	b.n	80053da <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 80053d8:	2302      	movs	r3, #2
  }
}
 80053da:	0018      	movs	r0, r3
 80053dc:	46bd      	mov	sp, r7
 80053de:	b007      	add	sp, #28
 80053e0:	bd90      	pop	{r4, r7, pc}
 80053e2:	46c0      	nop			; (mov r8, r8)
 80053e4:	80002000 	.word	0x80002000
 80053e8:	fe00e800 	.word	0xfe00e800

080053ec <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 80053ec:	b590      	push	{r4, r7, lr}
 80053ee:	b089      	sub	sp, #36	; 0x24
 80053f0:	af02      	add	r7, sp, #8
 80053f2:	60f8      	str	r0, [r7, #12]
 80053f4:	0008      	movs	r0, r1
 80053f6:	607a      	str	r2, [r7, #4]
 80053f8:	0019      	movs	r1, r3
 80053fa:	230a      	movs	r3, #10
 80053fc:	18fb      	adds	r3, r7, r3
 80053fe:	1c02      	adds	r2, r0, #0
 8005400:	801a      	strh	r2, [r3, #0]
 8005402:	2308      	movs	r3, #8
 8005404:	18fb      	adds	r3, r7, r3
 8005406:	1c0a      	adds	r2, r1, #0
 8005408:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2241      	movs	r2, #65	; 0x41
 800540e:	5c9b      	ldrb	r3, [r3, r2]
 8005410:	b2db      	uxtb	r3, r3
 8005412:	2b20      	cmp	r3, #32
 8005414:	d000      	beq.n	8005418 <HAL_I2C_Master_Receive+0x2c>
 8005416:	e0e8      	b.n	80055ea <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2240      	movs	r2, #64	; 0x40
 800541c:	5c9b      	ldrb	r3, [r3, r2]
 800541e:	2b01      	cmp	r3, #1
 8005420:	d101      	bne.n	8005426 <HAL_I2C_Master_Receive+0x3a>
 8005422:	2302      	movs	r3, #2
 8005424:	e0e2      	b.n	80055ec <HAL_I2C_Master_Receive+0x200>
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2240      	movs	r2, #64	; 0x40
 800542a:	2101      	movs	r1, #1
 800542c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800542e:	f7fe ffab 	bl	8004388 <HAL_GetTick>
 8005432:	0003      	movs	r3, r0
 8005434:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005436:	2380      	movs	r3, #128	; 0x80
 8005438:	0219      	lsls	r1, r3, #8
 800543a:	68f8      	ldr	r0, [r7, #12]
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	9300      	str	r3, [sp, #0]
 8005440:	2319      	movs	r3, #25
 8005442:	2201      	movs	r2, #1
 8005444:	f000 fa16 	bl	8005874 <I2C_WaitOnFlagUntilTimeout>
 8005448:	1e03      	subs	r3, r0, #0
 800544a:	d001      	beq.n	8005450 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	e0cd      	b.n	80055ec <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2241      	movs	r2, #65	; 0x41
 8005454:	2122      	movs	r1, #34	; 0x22
 8005456:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2242      	movs	r2, #66	; 0x42
 800545c:	2110      	movs	r1, #16
 800545e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	2200      	movs	r2, #0
 8005464:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	687a      	ldr	r2, [r7, #4]
 800546a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2208      	movs	r2, #8
 8005470:	18ba      	adds	r2, r7, r2
 8005472:	8812      	ldrh	r2, [r2, #0]
 8005474:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2200      	movs	r2, #0
 800547a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005480:	b29b      	uxth	r3, r3
 8005482:	2bff      	cmp	r3, #255	; 0xff
 8005484:	d911      	bls.n	80054aa <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	22ff      	movs	r2, #255	; 0xff
 800548a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005490:	b2da      	uxtb	r2, r3
 8005492:	2380      	movs	r3, #128	; 0x80
 8005494:	045c      	lsls	r4, r3, #17
 8005496:	230a      	movs	r3, #10
 8005498:	18fb      	adds	r3, r7, r3
 800549a:	8819      	ldrh	r1, [r3, #0]
 800549c:	68f8      	ldr	r0, [r7, #12]
 800549e:	4b55      	ldr	r3, [pc, #340]	; (80055f4 <HAL_I2C_Master_Receive+0x208>)
 80054a0:	9300      	str	r3, [sp, #0]
 80054a2:	0023      	movs	r3, r4
 80054a4:	f000 fb72 	bl	8005b8c <I2C_TransferConfig>
 80054a8:	e076      	b.n	8005598 <HAL_I2C_Master_Receive+0x1ac>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054ae:	b29a      	uxth	r2, r3
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054b8:	b2da      	uxtb	r2, r3
 80054ba:	2380      	movs	r3, #128	; 0x80
 80054bc:	049c      	lsls	r4, r3, #18
 80054be:	230a      	movs	r3, #10
 80054c0:	18fb      	adds	r3, r7, r3
 80054c2:	8819      	ldrh	r1, [r3, #0]
 80054c4:	68f8      	ldr	r0, [r7, #12]
 80054c6:	4b4b      	ldr	r3, [pc, #300]	; (80055f4 <HAL_I2C_Master_Receive+0x208>)
 80054c8:	9300      	str	r3, [sp, #0]
 80054ca:	0023      	movs	r3, r4
 80054cc:	f000 fb5e 	bl	8005b8c <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80054d0:	e062      	b.n	8005598 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80054d2:	697a      	ldr	r2, [r7, #20]
 80054d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	0018      	movs	r0, r3
 80054da:	f000 fa85 	bl	80059e8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80054de:	1e03      	subs	r3, r0, #0
 80054e0:	d001      	beq.n	80054e6 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 80054e2:	2301      	movs	r3, #1
 80054e4:	e082      	b.n	80055ec <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f0:	b2d2      	uxtb	r2, r2
 80054f2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f8:	1c5a      	adds	r2, r3, #1
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005502:	3b01      	subs	r3, #1
 8005504:	b29a      	uxth	r2, r3
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800550e:	b29b      	uxth	r3, r3
 8005510:	3b01      	subs	r3, #1
 8005512:	b29a      	uxth	r2, r3
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800551c:	b29b      	uxth	r3, r3
 800551e:	2b00      	cmp	r3, #0
 8005520:	d03a      	beq.n	8005598 <HAL_I2C_Master_Receive+0x1ac>
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005526:	2b00      	cmp	r3, #0
 8005528:	d136      	bne.n	8005598 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800552a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800552c:	68f8      	ldr	r0, [r7, #12]
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	9300      	str	r3, [sp, #0]
 8005532:	0013      	movs	r3, r2
 8005534:	2200      	movs	r2, #0
 8005536:	2180      	movs	r1, #128	; 0x80
 8005538:	f000 f99c 	bl	8005874 <I2C_WaitOnFlagUntilTimeout>
 800553c:	1e03      	subs	r3, r0, #0
 800553e:	d001      	beq.n	8005544 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	e053      	b.n	80055ec <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005548:	b29b      	uxth	r3, r3
 800554a:	2bff      	cmp	r3, #255	; 0xff
 800554c:	d911      	bls.n	8005572 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	22ff      	movs	r2, #255	; 0xff
 8005552:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005558:	b2da      	uxtb	r2, r3
 800555a:	2380      	movs	r3, #128	; 0x80
 800555c:	045c      	lsls	r4, r3, #17
 800555e:	230a      	movs	r3, #10
 8005560:	18fb      	adds	r3, r7, r3
 8005562:	8819      	ldrh	r1, [r3, #0]
 8005564:	68f8      	ldr	r0, [r7, #12]
 8005566:	2300      	movs	r3, #0
 8005568:	9300      	str	r3, [sp, #0]
 800556a:	0023      	movs	r3, r4
 800556c:	f000 fb0e 	bl	8005b8c <I2C_TransferConfig>
 8005570:	e012      	b.n	8005598 <HAL_I2C_Master_Receive+0x1ac>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005576:	b29a      	uxth	r2, r3
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005580:	b2da      	uxtb	r2, r3
 8005582:	2380      	movs	r3, #128	; 0x80
 8005584:	049c      	lsls	r4, r3, #18
 8005586:	230a      	movs	r3, #10
 8005588:	18fb      	adds	r3, r7, r3
 800558a:	8819      	ldrh	r1, [r3, #0]
 800558c:	68f8      	ldr	r0, [r7, #12]
 800558e:	2300      	movs	r3, #0
 8005590:	9300      	str	r3, [sp, #0]
 8005592:	0023      	movs	r3, r4
 8005594:	f000 fafa 	bl	8005b8c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800559c:	b29b      	uxth	r3, r3
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d197      	bne.n	80054d2 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055a2:	697a      	ldr	r2, [r7, #20]
 80055a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	0018      	movs	r0, r3
 80055aa:	f000 f9e1 	bl	8005970 <I2C_WaitOnSTOPFlagUntilTimeout>
 80055ae:	1e03      	subs	r3, r0, #0
 80055b0:	d001      	beq.n	80055b6 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 80055b2:	2301      	movs	r3, #1
 80055b4:	e01a      	b.n	80055ec <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	2220      	movs	r2, #32
 80055bc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	685a      	ldr	r2, [r3, #4]
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	490b      	ldr	r1, [pc, #44]	; (80055f8 <HAL_I2C_Master_Receive+0x20c>)
 80055ca:	400a      	ands	r2, r1
 80055cc:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2241      	movs	r2, #65	; 0x41
 80055d2:	2120      	movs	r1, #32
 80055d4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2242      	movs	r2, #66	; 0x42
 80055da:	2100      	movs	r1, #0
 80055dc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2240      	movs	r2, #64	; 0x40
 80055e2:	2100      	movs	r1, #0
 80055e4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80055e6:	2300      	movs	r3, #0
 80055e8:	e000      	b.n	80055ec <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 80055ea:	2302      	movs	r3, #2
  }
}
 80055ec:	0018      	movs	r0, r3
 80055ee:	46bd      	mov	sp, r7
 80055f0:	b007      	add	sp, #28
 80055f2:	bd90      	pop	{r4, r7, pc}
 80055f4:	80002400 	.word	0x80002400
 80055f8:	fe00e800 	.word	0xfe00e800

080055fc <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b08a      	sub	sp, #40	; 0x28
 8005600:	af02      	add	r7, sp, #8
 8005602:	60f8      	str	r0, [r7, #12]
 8005604:	607a      	str	r2, [r7, #4]
 8005606:	603b      	str	r3, [r7, #0]
 8005608:	230a      	movs	r3, #10
 800560a:	18fb      	adds	r3, r7, r3
 800560c:	1c0a      	adds	r2, r1, #0
 800560e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8005610:	2300      	movs	r3, #0
 8005612:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2241      	movs	r2, #65	; 0x41
 8005618:	5c9b      	ldrb	r3, [r3, r2]
 800561a:	b2db      	uxtb	r3, r3
 800561c:	2b20      	cmp	r3, #32
 800561e:	d000      	beq.n	8005622 <HAL_I2C_IsDeviceReady+0x26>
 8005620:	e0fe      	b.n	8005820 <HAL_I2C_IsDeviceReady+0x224>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	699a      	ldr	r2, [r3, #24]
 8005628:	2380      	movs	r3, #128	; 0x80
 800562a:	021b      	lsls	r3, r3, #8
 800562c:	401a      	ands	r2, r3
 800562e:	2380      	movs	r3, #128	; 0x80
 8005630:	021b      	lsls	r3, r3, #8
 8005632:	429a      	cmp	r2, r3
 8005634:	d101      	bne.n	800563a <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 8005636:	2302      	movs	r3, #2
 8005638:	e0f3      	b.n	8005822 <HAL_I2C_IsDeviceReady+0x226>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2240      	movs	r2, #64	; 0x40
 800563e:	5c9b      	ldrb	r3, [r3, r2]
 8005640:	2b01      	cmp	r3, #1
 8005642:	d101      	bne.n	8005648 <HAL_I2C_IsDeviceReady+0x4c>
 8005644:	2302      	movs	r3, #2
 8005646:	e0ec      	b.n	8005822 <HAL_I2C_IsDeviceReady+0x226>
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2240      	movs	r2, #64	; 0x40
 800564c:	2101      	movs	r1, #1
 800564e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2241      	movs	r2, #65	; 0x41
 8005654:	2124      	movs	r1, #36	; 0x24
 8005656:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2200      	movs	r2, #0
 800565c:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	68db      	ldr	r3, [r3, #12]
 8005662:	2b01      	cmp	r3, #1
 8005664:	d107      	bne.n	8005676 <HAL_I2C_IsDeviceReady+0x7a>
 8005666:	230a      	movs	r3, #10
 8005668:	18fb      	adds	r3, r7, r3
 800566a:	881b      	ldrh	r3, [r3, #0]
 800566c:	059b      	lsls	r3, r3, #22
 800566e:	0d9b      	lsrs	r3, r3, #22
 8005670:	4a6e      	ldr	r2, [pc, #440]	; (800582c <HAL_I2C_IsDeviceReady+0x230>)
 8005672:	431a      	orrs	r2, r3
 8005674:	e007      	b.n	8005686 <HAL_I2C_IsDeviceReady+0x8a>
 8005676:	230a      	movs	r3, #10
 8005678:	18fb      	adds	r3, r7, r3
 800567a:	881b      	ldrh	r3, [r3, #0]
 800567c:	059b      	lsls	r3, r3, #22
 800567e:	0d9b      	lsrs	r3, r3, #22
 8005680:	22a0      	movs	r2, #160	; 0xa0
 8005682:	0192      	lsls	r2, r2, #6
 8005684:	431a      	orrs	r2, r3
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800568c:	f7fe fe7c 	bl	8004388 <HAL_GetTick>
 8005690:	0003      	movs	r3, r0
 8005692:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	699b      	ldr	r3, [r3, #24]
 800569a:	2220      	movs	r2, #32
 800569c:	4013      	ands	r3, r2
 800569e:	3b20      	subs	r3, #32
 80056a0:	425a      	negs	r2, r3
 80056a2:	4153      	adcs	r3, r2
 80056a4:	b2da      	uxtb	r2, r3
 80056a6:	231f      	movs	r3, #31
 80056a8:	18fb      	adds	r3, r7, r3
 80056aa:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	699b      	ldr	r3, [r3, #24]
 80056b2:	2210      	movs	r2, #16
 80056b4:	4013      	ands	r3, r2
 80056b6:	3b10      	subs	r3, #16
 80056b8:	425a      	negs	r2, r3
 80056ba:	4153      	adcs	r3, r2
 80056bc:	b2da      	uxtb	r2, r3
 80056be:	231e      	movs	r3, #30
 80056c0:	18fb      	adds	r3, r7, r3
 80056c2:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80056c4:	e035      	b.n	8005732 <HAL_I2C_IsDeviceReady+0x136>
      {
        if (Timeout != HAL_MAX_DELAY)
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	3301      	adds	r3, #1
 80056ca:	d01a      	beq.n	8005702 <HAL_I2C_IsDeviceReady+0x106>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80056cc:	f7fe fe5c 	bl	8004388 <HAL_GetTick>
 80056d0:	0002      	movs	r2, r0
 80056d2:	69bb      	ldr	r3, [r7, #24]
 80056d4:	1ad3      	subs	r3, r2, r3
 80056d6:	683a      	ldr	r2, [r7, #0]
 80056d8:	429a      	cmp	r2, r3
 80056da:	d302      	bcc.n	80056e2 <HAL_I2C_IsDeviceReady+0xe6>
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d10f      	bne.n	8005702 <HAL_I2C_IsDeviceReady+0x106>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2241      	movs	r2, #65	; 0x41
 80056e6:	2120      	movs	r1, #32
 80056e8:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056ee:	2220      	movs	r2, #32
 80056f0:	431a      	orrs	r2, r3
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2240      	movs	r2, #64	; 0x40
 80056fa:	2100      	movs	r1, #0
 80056fc:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	e08f      	b.n	8005822 <HAL_I2C_IsDeviceReady+0x226>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	699b      	ldr	r3, [r3, #24]
 8005708:	2220      	movs	r2, #32
 800570a:	4013      	ands	r3, r2
 800570c:	3b20      	subs	r3, #32
 800570e:	425a      	negs	r2, r3
 8005710:	4153      	adcs	r3, r2
 8005712:	b2da      	uxtb	r2, r3
 8005714:	231f      	movs	r3, #31
 8005716:	18fb      	adds	r3, r7, r3
 8005718:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	699b      	ldr	r3, [r3, #24]
 8005720:	2210      	movs	r2, #16
 8005722:	4013      	ands	r3, r2
 8005724:	3b10      	subs	r3, #16
 8005726:	425a      	negs	r2, r3
 8005728:	4153      	adcs	r3, r2
 800572a:	b2da      	uxtb	r2, r3
 800572c:	231e      	movs	r3, #30
 800572e:	18fb      	adds	r3, r7, r3
 8005730:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8005732:	231f      	movs	r3, #31
 8005734:	18fb      	adds	r3, r7, r3
 8005736:	781b      	ldrb	r3, [r3, #0]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d104      	bne.n	8005746 <HAL_I2C_IsDeviceReady+0x14a>
 800573c:	231e      	movs	r3, #30
 800573e:	18fb      	adds	r3, r7, r3
 8005740:	781b      	ldrb	r3, [r3, #0]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d0bf      	beq.n	80056c6 <HAL_I2C_IsDeviceReady+0xca>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	699b      	ldr	r3, [r3, #24]
 800574c:	2210      	movs	r2, #16
 800574e:	4013      	ands	r3, r2
 8005750:	2b10      	cmp	r3, #16
 8005752:	d01a      	beq.n	800578a <HAL_I2C_IsDeviceReady+0x18e>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005754:	683a      	ldr	r2, [r7, #0]
 8005756:	68f8      	ldr	r0, [r7, #12]
 8005758:	69bb      	ldr	r3, [r7, #24]
 800575a:	9300      	str	r3, [sp, #0]
 800575c:	0013      	movs	r3, r2
 800575e:	2200      	movs	r2, #0
 8005760:	2120      	movs	r1, #32
 8005762:	f000 f887 	bl	8005874 <I2C_WaitOnFlagUntilTimeout>
 8005766:	1e03      	subs	r3, r0, #0
 8005768:	d001      	beq.n	800576e <HAL_I2C_IsDeviceReady+0x172>
        {
          return HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	e059      	b.n	8005822 <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	2220      	movs	r2, #32
 8005774:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2241      	movs	r2, #65	; 0x41
 800577a:	2120      	movs	r1, #32
 800577c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2240      	movs	r2, #64	; 0x40
 8005782:	2100      	movs	r1, #0
 8005784:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 8005786:	2300      	movs	r3, #0
 8005788:	e04b      	b.n	8005822 <HAL_I2C_IsDeviceReady+0x226>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800578a:	683a      	ldr	r2, [r7, #0]
 800578c:	68f8      	ldr	r0, [r7, #12]
 800578e:	69bb      	ldr	r3, [r7, #24]
 8005790:	9300      	str	r3, [sp, #0]
 8005792:	0013      	movs	r3, r2
 8005794:	2200      	movs	r2, #0
 8005796:	2120      	movs	r1, #32
 8005798:	f000 f86c 	bl	8005874 <I2C_WaitOnFlagUntilTimeout>
 800579c:	1e03      	subs	r3, r0, #0
 800579e:	d001      	beq.n	80057a4 <HAL_I2C_IsDeviceReady+0x1a8>
        {
          return HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	e03e      	b.n	8005822 <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	2210      	movs	r2, #16
 80057aa:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	2220      	movs	r2, #32
 80057b2:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	687a      	ldr	r2, [r7, #4]
 80057b8:	429a      	cmp	r2, r3
 80057ba:	d119      	bne.n	80057f0 <HAL_I2C_IsDeviceReady+0x1f4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	685a      	ldr	r2, [r3, #4]
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	2180      	movs	r1, #128	; 0x80
 80057c8:	01c9      	lsls	r1, r1, #7
 80057ca:	430a      	orrs	r2, r1
 80057cc:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80057ce:	683a      	ldr	r2, [r7, #0]
 80057d0:	68f8      	ldr	r0, [r7, #12]
 80057d2:	69bb      	ldr	r3, [r7, #24]
 80057d4:	9300      	str	r3, [sp, #0]
 80057d6:	0013      	movs	r3, r2
 80057d8:	2200      	movs	r2, #0
 80057da:	2120      	movs	r1, #32
 80057dc:	f000 f84a 	bl	8005874 <I2C_WaitOnFlagUntilTimeout>
 80057e0:	1e03      	subs	r3, r0, #0
 80057e2:	d001      	beq.n	80057e8 <HAL_I2C_IsDeviceReady+0x1ec>
        {
          return HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	e01c      	b.n	8005822 <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	2220      	movs	r2, #32
 80057ee:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	3301      	adds	r3, #1
 80057f4:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	687a      	ldr	r2, [r7, #4]
 80057fa:	429a      	cmp	r2, r3
 80057fc:	d900      	bls.n	8005800 <HAL_I2C_IsDeviceReady+0x204>
 80057fe:	e72e      	b.n	800565e <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2241      	movs	r2, #65	; 0x41
 8005804:	2120      	movs	r1, #32
 8005806:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800580c:	2220      	movs	r2, #32
 800580e:	431a      	orrs	r2, r3
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2240      	movs	r2, #64	; 0x40
 8005818:	2100      	movs	r1, #0
 800581a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800581c:	2301      	movs	r3, #1
 800581e:	e000      	b.n	8005822 <HAL_I2C_IsDeviceReady+0x226>
  }
  else
  {
    return HAL_BUSY;
 8005820:	2302      	movs	r3, #2
  }
}
 8005822:	0018      	movs	r0, r3
 8005824:	46bd      	mov	sp, r7
 8005826:	b008      	add	sp, #32
 8005828:	bd80      	pop	{r7, pc}
 800582a:	46c0      	nop			; (mov r8, r8)
 800582c:	02002000 	.word	0x02002000

08005830 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b082      	sub	sp, #8
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	699b      	ldr	r3, [r3, #24]
 800583e:	2202      	movs	r2, #2
 8005840:	4013      	ands	r3, r2
 8005842:	2b02      	cmp	r3, #2
 8005844:	d103      	bne.n	800584e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	2200      	movs	r2, #0
 800584c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	699b      	ldr	r3, [r3, #24]
 8005854:	2201      	movs	r2, #1
 8005856:	4013      	ands	r3, r2
 8005858:	2b01      	cmp	r3, #1
 800585a:	d007      	beq.n	800586c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	699a      	ldr	r2, [r3, #24]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	2101      	movs	r1, #1
 8005868:	430a      	orrs	r2, r1
 800586a:	619a      	str	r2, [r3, #24]
  }
}
 800586c:	46c0      	nop			; (mov r8, r8)
 800586e:	46bd      	mov	sp, r7
 8005870:	b002      	add	sp, #8
 8005872:	bd80      	pop	{r7, pc}

08005874 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b084      	sub	sp, #16
 8005878:	af00      	add	r7, sp, #0
 800587a:	60f8      	str	r0, [r7, #12]
 800587c:	60b9      	str	r1, [r7, #8]
 800587e:	603b      	str	r3, [r7, #0]
 8005880:	1dfb      	adds	r3, r7, #7
 8005882:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005884:	e021      	b.n	80058ca <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	3301      	adds	r3, #1
 800588a:	d01e      	beq.n	80058ca <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800588c:	f7fe fd7c 	bl	8004388 <HAL_GetTick>
 8005890:	0002      	movs	r2, r0
 8005892:	69bb      	ldr	r3, [r7, #24]
 8005894:	1ad3      	subs	r3, r2, r3
 8005896:	683a      	ldr	r2, [r7, #0]
 8005898:	429a      	cmp	r2, r3
 800589a:	d302      	bcc.n	80058a2 <I2C_WaitOnFlagUntilTimeout+0x2e>
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d113      	bne.n	80058ca <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058a6:	2220      	movs	r2, #32
 80058a8:	431a      	orrs	r2, r3
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	2241      	movs	r2, #65	; 0x41
 80058b2:	2120      	movs	r1, #32
 80058b4:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2242      	movs	r2, #66	; 0x42
 80058ba:	2100      	movs	r1, #0
 80058bc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2240      	movs	r2, #64	; 0x40
 80058c2:	2100      	movs	r1, #0
 80058c4:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	e00f      	b.n	80058ea <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	699b      	ldr	r3, [r3, #24]
 80058d0:	68ba      	ldr	r2, [r7, #8]
 80058d2:	4013      	ands	r3, r2
 80058d4:	68ba      	ldr	r2, [r7, #8]
 80058d6:	1ad3      	subs	r3, r2, r3
 80058d8:	425a      	negs	r2, r3
 80058da:	4153      	adcs	r3, r2
 80058dc:	b2db      	uxtb	r3, r3
 80058de:	001a      	movs	r2, r3
 80058e0:	1dfb      	adds	r3, r7, #7
 80058e2:	781b      	ldrb	r3, [r3, #0]
 80058e4:	429a      	cmp	r2, r3
 80058e6:	d0ce      	beq.n	8005886 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80058e8:	2300      	movs	r3, #0
}
 80058ea:	0018      	movs	r0, r3
 80058ec:	46bd      	mov	sp, r7
 80058ee:	b004      	add	sp, #16
 80058f0:	bd80      	pop	{r7, pc}

080058f2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80058f2:	b580      	push	{r7, lr}
 80058f4:	b084      	sub	sp, #16
 80058f6:	af00      	add	r7, sp, #0
 80058f8:	60f8      	str	r0, [r7, #12]
 80058fa:	60b9      	str	r1, [r7, #8]
 80058fc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80058fe:	e02b      	b.n	8005958 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005900:	687a      	ldr	r2, [r7, #4]
 8005902:	68b9      	ldr	r1, [r7, #8]
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	0018      	movs	r0, r3
 8005908:	f000 f8da 	bl	8005ac0 <I2C_IsAcknowledgeFailed>
 800590c:	1e03      	subs	r3, r0, #0
 800590e:	d001      	beq.n	8005914 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	e029      	b.n	8005968 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	3301      	adds	r3, #1
 8005918:	d01e      	beq.n	8005958 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800591a:	f7fe fd35 	bl	8004388 <HAL_GetTick>
 800591e:	0002      	movs	r2, r0
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	1ad3      	subs	r3, r2, r3
 8005924:	68ba      	ldr	r2, [r7, #8]
 8005926:	429a      	cmp	r2, r3
 8005928:	d302      	bcc.n	8005930 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d113      	bne.n	8005958 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005934:	2220      	movs	r2, #32
 8005936:	431a      	orrs	r2, r3
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2241      	movs	r2, #65	; 0x41
 8005940:	2120      	movs	r1, #32
 8005942:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2242      	movs	r2, #66	; 0x42
 8005948:	2100      	movs	r1, #0
 800594a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2240      	movs	r2, #64	; 0x40
 8005950:	2100      	movs	r1, #0
 8005952:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	e007      	b.n	8005968 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	699b      	ldr	r3, [r3, #24]
 800595e:	2202      	movs	r2, #2
 8005960:	4013      	ands	r3, r2
 8005962:	2b02      	cmp	r3, #2
 8005964:	d1cc      	bne.n	8005900 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005966:	2300      	movs	r3, #0
}
 8005968:	0018      	movs	r0, r3
 800596a:	46bd      	mov	sp, r7
 800596c:	b004      	add	sp, #16
 800596e:	bd80      	pop	{r7, pc}

08005970 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b084      	sub	sp, #16
 8005974:	af00      	add	r7, sp, #0
 8005976:	60f8      	str	r0, [r7, #12]
 8005978:	60b9      	str	r1, [r7, #8]
 800597a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800597c:	e028      	b.n	80059d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800597e:	687a      	ldr	r2, [r7, #4]
 8005980:	68b9      	ldr	r1, [r7, #8]
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	0018      	movs	r0, r3
 8005986:	f000 f89b 	bl	8005ac0 <I2C_IsAcknowledgeFailed>
 800598a:	1e03      	subs	r3, r0, #0
 800598c:	d001      	beq.n	8005992 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	e026      	b.n	80059e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005992:	f7fe fcf9 	bl	8004388 <HAL_GetTick>
 8005996:	0002      	movs	r2, r0
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	1ad3      	subs	r3, r2, r3
 800599c:	68ba      	ldr	r2, [r7, #8]
 800599e:	429a      	cmp	r2, r3
 80059a0:	d302      	bcc.n	80059a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d113      	bne.n	80059d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059ac:	2220      	movs	r2, #32
 80059ae:	431a      	orrs	r2, r3
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2241      	movs	r2, #65	; 0x41
 80059b8:	2120      	movs	r1, #32
 80059ba:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2242      	movs	r2, #66	; 0x42
 80059c0:	2100      	movs	r1, #0
 80059c2:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2240      	movs	r2, #64	; 0x40
 80059c8:	2100      	movs	r1, #0
 80059ca:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80059cc:	2301      	movs	r3, #1
 80059ce:	e007      	b.n	80059e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	699b      	ldr	r3, [r3, #24]
 80059d6:	2220      	movs	r2, #32
 80059d8:	4013      	ands	r3, r2
 80059da:	2b20      	cmp	r3, #32
 80059dc:	d1cf      	bne.n	800597e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80059de:	2300      	movs	r3, #0
}
 80059e0:	0018      	movs	r0, r3
 80059e2:	46bd      	mov	sp, r7
 80059e4:	b004      	add	sp, #16
 80059e6:	bd80      	pop	{r7, pc}

080059e8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b084      	sub	sp, #16
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	60f8      	str	r0, [r7, #12]
 80059f0:	60b9      	str	r1, [r7, #8]
 80059f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80059f4:	e055      	b.n	8005aa2 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80059f6:	687a      	ldr	r2, [r7, #4]
 80059f8:	68b9      	ldr	r1, [r7, #8]
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	0018      	movs	r0, r3
 80059fe:	f000 f85f 	bl	8005ac0 <I2C_IsAcknowledgeFailed>
 8005a02:	1e03      	subs	r3, r0, #0
 8005a04:	d001      	beq.n	8005a0a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	e053      	b.n	8005ab2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	699b      	ldr	r3, [r3, #24]
 8005a10:	2220      	movs	r2, #32
 8005a12:	4013      	ands	r3, r2
 8005a14:	2b20      	cmp	r3, #32
 8005a16:	d129      	bne.n	8005a6c <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	699b      	ldr	r3, [r3, #24]
 8005a1e:	2204      	movs	r2, #4
 8005a20:	4013      	ands	r3, r2
 8005a22:	2b04      	cmp	r3, #4
 8005a24:	d105      	bne.n	8005a32 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d001      	beq.n	8005a32 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	e03f      	b.n	8005ab2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	2220      	movs	r2, #32
 8005a38:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	685a      	ldr	r2, [r3, #4]
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	491d      	ldr	r1, [pc, #116]	; (8005abc <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8005a46:	400a      	ands	r2, r1
 8005a48:	605a      	str	r2, [r3, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2241      	movs	r2, #65	; 0x41
 8005a54:	2120      	movs	r1, #32
 8005a56:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2242      	movs	r2, #66	; 0x42
 8005a5c:	2100      	movs	r1, #0
 8005a5e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2240      	movs	r2, #64	; 0x40
 8005a64:	2100      	movs	r1, #0
 8005a66:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8005a68:	2301      	movs	r3, #1
 8005a6a:	e022      	b.n	8005ab2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a6c:	f7fe fc8c 	bl	8004388 <HAL_GetTick>
 8005a70:	0002      	movs	r2, r0
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	1ad3      	subs	r3, r2, r3
 8005a76:	68ba      	ldr	r2, [r7, #8]
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	d302      	bcc.n	8005a82 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d10f      	bne.n	8005aa2 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a86:	2220      	movs	r2, #32
 8005a88:	431a      	orrs	r2, r3
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2241      	movs	r2, #65	; 0x41
 8005a92:	2120      	movs	r1, #32
 8005a94:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2240      	movs	r2, #64	; 0x40
 8005a9a:	2100      	movs	r1, #0
 8005a9c:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	e007      	b.n	8005ab2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	699b      	ldr	r3, [r3, #24]
 8005aa8:	2204      	movs	r2, #4
 8005aaa:	4013      	ands	r3, r2
 8005aac:	2b04      	cmp	r3, #4
 8005aae:	d1a2      	bne.n	80059f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005ab0:	2300      	movs	r3, #0
}
 8005ab2:	0018      	movs	r0, r3
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	b004      	add	sp, #16
 8005ab8:	bd80      	pop	{r7, pc}
 8005aba:	46c0      	nop			; (mov r8, r8)
 8005abc:	fe00e800 	.word	0xfe00e800

08005ac0 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b084      	sub	sp, #16
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	60f8      	str	r0, [r7, #12]
 8005ac8:	60b9      	str	r1, [r7, #8]
 8005aca:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	699b      	ldr	r3, [r3, #24]
 8005ad2:	2210      	movs	r2, #16
 8005ad4:	4013      	ands	r3, r2
 8005ad6:	2b10      	cmp	r3, #16
 8005ad8:	d151      	bne.n	8005b7e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005ada:	e021      	b.n	8005b20 <I2C_IsAcknowledgeFailed+0x60>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	3301      	adds	r3, #1
 8005ae0:	d01e      	beq.n	8005b20 <I2C_IsAcknowledgeFailed+0x60>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ae2:	f7fe fc51 	bl	8004388 <HAL_GetTick>
 8005ae6:	0002      	movs	r2, r0
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	1ad3      	subs	r3, r2, r3
 8005aec:	68ba      	ldr	r2, [r7, #8]
 8005aee:	429a      	cmp	r2, r3
 8005af0:	d302      	bcc.n	8005af8 <I2C_IsAcknowledgeFailed+0x38>
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d113      	bne.n	8005b20 <I2C_IsAcknowledgeFailed+0x60>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005afc:	2220      	movs	r2, #32
 8005afe:	431a      	orrs	r2, r3
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2241      	movs	r2, #65	; 0x41
 8005b08:	2120      	movs	r1, #32
 8005b0a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2242      	movs	r2, #66	; 0x42
 8005b10:	2100      	movs	r1, #0
 8005b12:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2240      	movs	r2, #64	; 0x40
 8005b18:	2100      	movs	r1, #0
 8005b1a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	e02f      	b.n	8005b80 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	699b      	ldr	r3, [r3, #24]
 8005b26:	2220      	movs	r2, #32
 8005b28:	4013      	ands	r3, r2
 8005b2a:	2b20      	cmp	r3, #32
 8005b2c:	d1d6      	bne.n	8005adc <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	2210      	movs	r2, #16
 8005b34:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	2220      	movs	r2, #32
 8005b3c:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	0018      	movs	r0, r3
 8005b42:	f7ff fe75 	bl	8005830 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	685a      	ldr	r2, [r3, #4]
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	490d      	ldr	r1, [pc, #52]	; (8005b88 <I2C_IsAcknowledgeFailed+0xc8>)
 8005b52:	400a      	ands	r2, r1
 8005b54:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b5a:	2204      	movs	r2, #4
 8005b5c:	431a      	orrs	r2, r3
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	2241      	movs	r2, #65	; 0x41
 8005b66:	2120      	movs	r1, #32
 8005b68:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2242      	movs	r2, #66	; 0x42
 8005b6e:	2100      	movs	r1, #0
 8005b70:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2240      	movs	r2, #64	; 0x40
 8005b76:	2100      	movs	r1, #0
 8005b78:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e000      	b.n	8005b80 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8005b7e:	2300      	movs	r3, #0
}
 8005b80:	0018      	movs	r0, r3
 8005b82:	46bd      	mov	sp, r7
 8005b84:	b004      	add	sp, #16
 8005b86:	bd80      	pop	{r7, pc}
 8005b88:	fe00e800 	.word	0xfe00e800

08005b8c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005b8c:	b590      	push	{r4, r7, lr}
 8005b8e:	b085      	sub	sp, #20
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	60f8      	str	r0, [r7, #12]
 8005b94:	0008      	movs	r0, r1
 8005b96:	0011      	movs	r1, r2
 8005b98:	607b      	str	r3, [r7, #4]
 8005b9a:	240a      	movs	r4, #10
 8005b9c:	193b      	adds	r3, r7, r4
 8005b9e:	1c02      	adds	r2, r0, #0
 8005ba0:	801a      	strh	r2, [r3, #0]
 8005ba2:	2009      	movs	r0, #9
 8005ba4:	183b      	adds	r3, r7, r0
 8005ba6:	1c0a      	adds	r2, r1, #0
 8005ba8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	6a3a      	ldr	r2, [r7, #32]
 8005bb2:	0d51      	lsrs	r1, r2, #21
 8005bb4:	2280      	movs	r2, #128	; 0x80
 8005bb6:	00d2      	lsls	r2, r2, #3
 8005bb8:	400a      	ands	r2, r1
 8005bba:	490e      	ldr	r1, [pc, #56]	; (8005bf4 <I2C_TransferConfig+0x68>)
 8005bbc:	430a      	orrs	r2, r1
 8005bbe:	43d2      	mvns	r2, r2
 8005bc0:	401a      	ands	r2, r3
 8005bc2:	0011      	movs	r1, r2
 8005bc4:	193b      	adds	r3, r7, r4
 8005bc6:	881b      	ldrh	r3, [r3, #0]
 8005bc8:	059b      	lsls	r3, r3, #22
 8005bca:	0d9a      	lsrs	r2, r3, #22
 8005bcc:	183b      	adds	r3, r7, r0
 8005bce:	781b      	ldrb	r3, [r3, #0]
 8005bd0:	0418      	lsls	r0, r3, #16
 8005bd2:	23ff      	movs	r3, #255	; 0xff
 8005bd4:	041b      	lsls	r3, r3, #16
 8005bd6:	4003      	ands	r3, r0
 8005bd8:	431a      	orrs	r2, r3
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	431a      	orrs	r2, r3
 8005bde:	6a3b      	ldr	r3, [r7, #32]
 8005be0:	431a      	orrs	r2, r3
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	430a      	orrs	r2, r1
 8005be8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8005bea:	46c0      	nop			; (mov r8, r8)
 8005bec:	46bd      	mov	sp, r7
 8005bee:	b005      	add	sp, #20
 8005bf0:	bd90      	pop	{r4, r7, pc}
 8005bf2:	46c0      	nop			; (mov r8, r8)
 8005bf4:	03ff63ff 	.word	0x03ff63ff

08005bf8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b082      	sub	sp, #8
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
 8005c00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2241      	movs	r2, #65	; 0x41
 8005c06:	5c9b      	ldrb	r3, [r3, r2]
 8005c08:	b2db      	uxtb	r3, r3
 8005c0a:	2b20      	cmp	r3, #32
 8005c0c:	d138      	bne.n	8005c80 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2240      	movs	r2, #64	; 0x40
 8005c12:	5c9b      	ldrb	r3, [r3, r2]
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	d101      	bne.n	8005c1c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005c18:	2302      	movs	r3, #2
 8005c1a:	e032      	b.n	8005c82 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2240      	movs	r2, #64	; 0x40
 8005c20:	2101      	movs	r1, #1
 8005c22:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2241      	movs	r2, #65	; 0x41
 8005c28:	2124      	movs	r1, #36	; 0x24
 8005c2a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681a      	ldr	r2, [r3, #0]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	2101      	movs	r1, #1
 8005c38:	438a      	bics	r2, r1
 8005c3a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	681a      	ldr	r2, [r3, #0]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4911      	ldr	r1, [pc, #68]	; (8005c8c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8005c48:	400a      	ands	r2, r1
 8005c4a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	6819      	ldr	r1, [r3, #0]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	683a      	ldr	r2, [r7, #0]
 8005c58:	430a      	orrs	r2, r1
 8005c5a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	681a      	ldr	r2, [r3, #0]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	2101      	movs	r1, #1
 8005c68:	430a      	orrs	r2, r1
 8005c6a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2241      	movs	r2, #65	; 0x41
 8005c70:	2120      	movs	r1, #32
 8005c72:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2240      	movs	r2, #64	; 0x40
 8005c78:	2100      	movs	r1, #0
 8005c7a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	e000      	b.n	8005c82 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005c80:	2302      	movs	r3, #2
  }
}
 8005c82:	0018      	movs	r0, r3
 8005c84:	46bd      	mov	sp, r7
 8005c86:	b002      	add	sp, #8
 8005c88:	bd80      	pop	{r7, pc}
 8005c8a:	46c0      	nop			; (mov r8, r8)
 8005c8c:	ffffefff 	.word	0xffffefff

08005c90 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b084      	sub	sp, #16
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
 8005c98:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2241      	movs	r2, #65	; 0x41
 8005c9e:	5c9b      	ldrb	r3, [r3, r2]
 8005ca0:	b2db      	uxtb	r3, r3
 8005ca2:	2b20      	cmp	r3, #32
 8005ca4:	d139      	bne.n	8005d1a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2240      	movs	r2, #64	; 0x40
 8005caa:	5c9b      	ldrb	r3, [r3, r2]
 8005cac:	2b01      	cmp	r3, #1
 8005cae:	d101      	bne.n	8005cb4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005cb0:	2302      	movs	r3, #2
 8005cb2:	e033      	b.n	8005d1c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2240      	movs	r2, #64	; 0x40
 8005cb8:	2101      	movs	r1, #1
 8005cba:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2241      	movs	r2, #65	; 0x41
 8005cc0:	2124      	movs	r1, #36	; 0x24
 8005cc2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	681a      	ldr	r2, [r3, #0]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	2101      	movs	r1, #1
 8005cd0:	438a      	bics	r2, r1
 8005cd2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	4a11      	ldr	r2, [pc, #68]	; (8005d24 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8005ce0:	4013      	ands	r3, r2
 8005ce2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	021b      	lsls	r3, r3, #8
 8005ce8:	68fa      	ldr	r2, [r7, #12]
 8005cea:	4313      	orrs	r3, r2
 8005cec:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	68fa      	ldr	r2, [r7, #12]
 8005cf4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	681a      	ldr	r2, [r3, #0]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	2101      	movs	r1, #1
 8005d02:	430a      	orrs	r2, r1
 8005d04:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2241      	movs	r2, #65	; 0x41
 8005d0a:	2120      	movs	r1, #32
 8005d0c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2240      	movs	r2, #64	; 0x40
 8005d12:	2100      	movs	r1, #0
 8005d14:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005d16:	2300      	movs	r3, #0
 8005d18:	e000      	b.n	8005d1c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005d1a:	2302      	movs	r3, #2
  }
}
 8005d1c:	0018      	movs	r0, r3
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	b004      	add	sp, #16
 8005d22:	bd80      	pop	{r7, pc}
 8005d24:	fffff0ff 	.word	0xfffff0ff

08005d28 <HAL_PWR_EnterSTANDBYMode>:
  *            not used and the core is supplied directly from an external source.
  *            Consequently, the Standby mode is not available on those devices.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	af00      	add	r7, sp, #0
  /* Select STANDBY mode */
  PWR->CR |= (uint32_t)PWR_CR_PDDS;
 8005d2c:	4b07      	ldr	r3, [pc, #28]	; (8005d4c <HAL_PWR_EnterSTANDBYMode+0x24>)
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	4b06      	ldr	r3, [pc, #24]	; (8005d4c <HAL_PWR_EnterSTANDBYMode+0x24>)
 8005d32:	2102      	movs	r1, #2
 8005d34:	430a      	orrs	r2, r1
 8005d36:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 8005d38:	4b05      	ldr	r3, [pc, #20]	; (8005d50 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8005d3a:	691a      	ldr	r2, [r3, #16]
 8005d3c:	4b04      	ldr	r3, [pc, #16]	; (8005d50 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8005d3e:	2104      	movs	r1, #4
 8005d40:	430a      	orrs	r2, r1
 8005d42:	611a      	str	r2, [r3, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8005d44:	bf30      	wfi
}
 8005d46:	46c0      	nop			; (mov r8, r8)
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}
 8005d4c:	40007000 	.word	0x40007000
 8005d50:	e000ed00 	.word	0xe000ed00

08005d54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b088      	sub	sp, #32
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d101      	bne.n	8005d66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005d62:	2301      	movs	r3, #1
 8005d64:	e303      	b.n	800636e <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	4013      	ands	r3, r2
 8005d6e:	d100      	bne.n	8005d72 <HAL_RCC_OscConfig+0x1e>
 8005d70:	e08d      	b.n	8005e8e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005d72:	4bc4      	ldr	r3, [pc, #784]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	220c      	movs	r2, #12
 8005d78:	4013      	ands	r3, r2
 8005d7a:	2b04      	cmp	r3, #4
 8005d7c:	d00e      	beq.n	8005d9c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005d7e:	4bc1      	ldr	r3, [pc, #772]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	220c      	movs	r2, #12
 8005d84:	4013      	ands	r3, r2
 8005d86:	2b08      	cmp	r3, #8
 8005d88:	d116      	bne.n	8005db8 <HAL_RCC_OscConfig+0x64>
 8005d8a:	4bbe      	ldr	r3, [pc, #760]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005d8c:	685a      	ldr	r2, [r3, #4]
 8005d8e:	2380      	movs	r3, #128	; 0x80
 8005d90:	025b      	lsls	r3, r3, #9
 8005d92:	401a      	ands	r2, r3
 8005d94:	2380      	movs	r3, #128	; 0x80
 8005d96:	025b      	lsls	r3, r3, #9
 8005d98:	429a      	cmp	r2, r3
 8005d9a:	d10d      	bne.n	8005db8 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d9c:	4bb9      	ldr	r3, [pc, #740]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005d9e:	681a      	ldr	r2, [r3, #0]
 8005da0:	2380      	movs	r3, #128	; 0x80
 8005da2:	029b      	lsls	r3, r3, #10
 8005da4:	4013      	ands	r3, r2
 8005da6:	d100      	bne.n	8005daa <HAL_RCC_OscConfig+0x56>
 8005da8:	e070      	b.n	8005e8c <HAL_RCC_OscConfig+0x138>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d000      	beq.n	8005db4 <HAL_RCC_OscConfig+0x60>
 8005db2:	e06b      	b.n	8005e8c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8005db4:	2301      	movs	r3, #1
 8005db6:	e2da      	b.n	800636e <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	685b      	ldr	r3, [r3, #4]
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	d107      	bne.n	8005dd0 <HAL_RCC_OscConfig+0x7c>
 8005dc0:	4bb0      	ldr	r3, [pc, #704]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005dc2:	681a      	ldr	r2, [r3, #0]
 8005dc4:	4baf      	ldr	r3, [pc, #700]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005dc6:	2180      	movs	r1, #128	; 0x80
 8005dc8:	0249      	lsls	r1, r1, #9
 8005dca:	430a      	orrs	r2, r1
 8005dcc:	601a      	str	r2, [r3, #0]
 8005dce:	e02f      	b.n	8005e30 <HAL_RCC_OscConfig+0xdc>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d10c      	bne.n	8005df2 <HAL_RCC_OscConfig+0x9e>
 8005dd8:	4baa      	ldr	r3, [pc, #680]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	4ba9      	ldr	r3, [pc, #676]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005dde:	49aa      	ldr	r1, [pc, #680]	; (8006088 <HAL_RCC_OscConfig+0x334>)
 8005de0:	400a      	ands	r2, r1
 8005de2:	601a      	str	r2, [r3, #0]
 8005de4:	4ba7      	ldr	r3, [pc, #668]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005de6:	681a      	ldr	r2, [r3, #0]
 8005de8:	4ba6      	ldr	r3, [pc, #664]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005dea:	49a8      	ldr	r1, [pc, #672]	; (800608c <HAL_RCC_OscConfig+0x338>)
 8005dec:	400a      	ands	r2, r1
 8005dee:	601a      	str	r2, [r3, #0]
 8005df0:	e01e      	b.n	8005e30 <HAL_RCC_OscConfig+0xdc>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	2b05      	cmp	r3, #5
 8005df8:	d10e      	bne.n	8005e18 <HAL_RCC_OscConfig+0xc4>
 8005dfa:	4ba2      	ldr	r3, [pc, #648]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	4ba1      	ldr	r3, [pc, #644]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005e00:	2180      	movs	r1, #128	; 0x80
 8005e02:	02c9      	lsls	r1, r1, #11
 8005e04:	430a      	orrs	r2, r1
 8005e06:	601a      	str	r2, [r3, #0]
 8005e08:	4b9e      	ldr	r3, [pc, #632]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	4b9d      	ldr	r3, [pc, #628]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005e0e:	2180      	movs	r1, #128	; 0x80
 8005e10:	0249      	lsls	r1, r1, #9
 8005e12:	430a      	orrs	r2, r1
 8005e14:	601a      	str	r2, [r3, #0]
 8005e16:	e00b      	b.n	8005e30 <HAL_RCC_OscConfig+0xdc>
 8005e18:	4b9a      	ldr	r3, [pc, #616]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005e1a:	681a      	ldr	r2, [r3, #0]
 8005e1c:	4b99      	ldr	r3, [pc, #612]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005e1e:	499a      	ldr	r1, [pc, #616]	; (8006088 <HAL_RCC_OscConfig+0x334>)
 8005e20:	400a      	ands	r2, r1
 8005e22:	601a      	str	r2, [r3, #0]
 8005e24:	4b97      	ldr	r3, [pc, #604]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	4b96      	ldr	r3, [pc, #600]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005e2a:	4998      	ldr	r1, [pc, #608]	; (800608c <HAL_RCC_OscConfig+0x338>)
 8005e2c:	400a      	ands	r2, r1
 8005e2e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d014      	beq.n	8005e62 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e38:	f7fe faa6 	bl	8004388 <HAL_GetTick>
 8005e3c:	0003      	movs	r3, r0
 8005e3e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e40:	e008      	b.n	8005e54 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e42:	f7fe faa1 	bl	8004388 <HAL_GetTick>
 8005e46:	0002      	movs	r2, r0
 8005e48:	69bb      	ldr	r3, [r7, #24]
 8005e4a:	1ad3      	subs	r3, r2, r3
 8005e4c:	2b64      	cmp	r3, #100	; 0x64
 8005e4e:	d901      	bls.n	8005e54 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8005e50:	2303      	movs	r3, #3
 8005e52:	e28c      	b.n	800636e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e54:	4b8b      	ldr	r3, [pc, #556]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005e56:	681a      	ldr	r2, [r3, #0]
 8005e58:	2380      	movs	r3, #128	; 0x80
 8005e5a:	029b      	lsls	r3, r3, #10
 8005e5c:	4013      	ands	r3, r2
 8005e5e:	d0f0      	beq.n	8005e42 <HAL_RCC_OscConfig+0xee>
 8005e60:	e015      	b.n	8005e8e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e62:	f7fe fa91 	bl	8004388 <HAL_GetTick>
 8005e66:	0003      	movs	r3, r0
 8005e68:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e6a:	e008      	b.n	8005e7e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e6c:	f7fe fa8c 	bl	8004388 <HAL_GetTick>
 8005e70:	0002      	movs	r2, r0
 8005e72:	69bb      	ldr	r3, [r7, #24]
 8005e74:	1ad3      	subs	r3, r2, r3
 8005e76:	2b64      	cmp	r3, #100	; 0x64
 8005e78:	d901      	bls.n	8005e7e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8005e7a:	2303      	movs	r3, #3
 8005e7c:	e277      	b.n	800636e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e7e:	4b81      	ldr	r3, [pc, #516]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005e80:	681a      	ldr	r2, [r3, #0]
 8005e82:	2380      	movs	r3, #128	; 0x80
 8005e84:	029b      	lsls	r3, r3, #10
 8005e86:	4013      	ands	r3, r2
 8005e88:	d1f0      	bne.n	8005e6c <HAL_RCC_OscConfig+0x118>
 8005e8a:	e000      	b.n	8005e8e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e8c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	2202      	movs	r2, #2
 8005e94:	4013      	ands	r3, r2
 8005e96:	d100      	bne.n	8005e9a <HAL_RCC_OscConfig+0x146>
 8005e98:	e069      	b.n	8005f6e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005e9a:	4b7a      	ldr	r3, [pc, #488]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005e9c:	685b      	ldr	r3, [r3, #4]
 8005e9e:	220c      	movs	r2, #12
 8005ea0:	4013      	ands	r3, r2
 8005ea2:	d00b      	beq.n	8005ebc <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005ea4:	4b77      	ldr	r3, [pc, #476]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	220c      	movs	r2, #12
 8005eaa:	4013      	ands	r3, r2
 8005eac:	2b08      	cmp	r3, #8
 8005eae:	d11c      	bne.n	8005eea <HAL_RCC_OscConfig+0x196>
 8005eb0:	4b74      	ldr	r3, [pc, #464]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005eb2:	685a      	ldr	r2, [r3, #4]
 8005eb4:	2380      	movs	r3, #128	; 0x80
 8005eb6:	025b      	lsls	r3, r3, #9
 8005eb8:	4013      	ands	r3, r2
 8005eba:	d116      	bne.n	8005eea <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ebc:	4b71      	ldr	r3, [pc, #452]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	2202      	movs	r2, #2
 8005ec2:	4013      	ands	r3, r2
 8005ec4:	d005      	beq.n	8005ed2 <HAL_RCC_OscConfig+0x17e>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	68db      	ldr	r3, [r3, #12]
 8005eca:	2b01      	cmp	r3, #1
 8005ecc:	d001      	beq.n	8005ed2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e24d      	b.n	800636e <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ed2:	4b6c      	ldr	r3, [pc, #432]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	22f8      	movs	r2, #248	; 0xf8
 8005ed8:	4393      	bics	r3, r2
 8005eda:	0019      	movs	r1, r3
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	691b      	ldr	r3, [r3, #16]
 8005ee0:	00da      	lsls	r2, r3, #3
 8005ee2:	4b68      	ldr	r3, [pc, #416]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005ee4:	430a      	orrs	r2, r1
 8005ee6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ee8:	e041      	b.n	8005f6e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	68db      	ldr	r3, [r3, #12]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d024      	beq.n	8005f3c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005ef2:	4b64      	ldr	r3, [pc, #400]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005ef4:	681a      	ldr	r2, [r3, #0]
 8005ef6:	4b63      	ldr	r3, [pc, #396]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005ef8:	2101      	movs	r1, #1
 8005efa:	430a      	orrs	r2, r1
 8005efc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005efe:	f7fe fa43 	bl	8004388 <HAL_GetTick>
 8005f02:	0003      	movs	r3, r0
 8005f04:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f06:	e008      	b.n	8005f1a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f08:	f7fe fa3e 	bl	8004388 <HAL_GetTick>
 8005f0c:	0002      	movs	r2, r0
 8005f0e:	69bb      	ldr	r3, [r7, #24]
 8005f10:	1ad3      	subs	r3, r2, r3
 8005f12:	2b02      	cmp	r3, #2
 8005f14:	d901      	bls.n	8005f1a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8005f16:	2303      	movs	r3, #3
 8005f18:	e229      	b.n	800636e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f1a:	4b5a      	ldr	r3, [pc, #360]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	2202      	movs	r2, #2
 8005f20:	4013      	ands	r3, r2
 8005f22:	d0f1      	beq.n	8005f08 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f24:	4b57      	ldr	r3, [pc, #348]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	22f8      	movs	r2, #248	; 0xf8
 8005f2a:	4393      	bics	r3, r2
 8005f2c:	0019      	movs	r1, r3
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	691b      	ldr	r3, [r3, #16]
 8005f32:	00da      	lsls	r2, r3, #3
 8005f34:	4b53      	ldr	r3, [pc, #332]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005f36:	430a      	orrs	r2, r1
 8005f38:	601a      	str	r2, [r3, #0]
 8005f3a:	e018      	b.n	8005f6e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f3c:	4b51      	ldr	r3, [pc, #324]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005f3e:	681a      	ldr	r2, [r3, #0]
 8005f40:	4b50      	ldr	r3, [pc, #320]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005f42:	2101      	movs	r1, #1
 8005f44:	438a      	bics	r2, r1
 8005f46:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f48:	f7fe fa1e 	bl	8004388 <HAL_GetTick>
 8005f4c:	0003      	movs	r3, r0
 8005f4e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f50:	e008      	b.n	8005f64 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f52:	f7fe fa19 	bl	8004388 <HAL_GetTick>
 8005f56:	0002      	movs	r2, r0
 8005f58:	69bb      	ldr	r3, [r7, #24]
 8005f5a:	1ad3      	subs	r3, r2, r3
 8005f5c:	2b02      	cmp	r3, #2
 8005f5e:	d901      	bls.n	8005f64 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8005f60:	2303      	movs	r3, #3
 8005f62:	e204      	b.n	800636e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f64:	4b47      	ldr	r3, [pc, #284]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	2202      	movs	r2, #2
 8005f6a:	4013      	ands	r3, r2
 8005f6c:	d1f1      	bne.n	8005f52 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	2208      	movs	r2, #8
 8005f74:	4013      	ands	r3, r2
 8005f76:	d036      	beq.n	8005fe6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	69db      	ldr	r3, [r3, #28]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d019      	beq.n	8005fb4 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f80:	4b40      	ldr	r3, [pc, #256]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005f82:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005f84:	4b3f      	ldr	r3, [pc, #252]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005f86:	2101      	movs	r1, #1
 8005f88:	430a      	orrs	r2, r1
 8005f8a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f8c:	f7fe f9fc 	bl	8004388 <HAL_GetTick>
 8005f90:	0003      	movs	r3, r0
 8005f92:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f94:	e008      	b.n	8005fa8 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f96:	f7fe f9f7 	bl	8004388 <HAL_GetTick>
 8005f9a:	0002      	movs	r2, r0
 8005f9c:	69bb      	ldr	r3, [r7, #24]
 8005f9e:	1ad3      	subs	r3, r2, r3
 8005fa0:	2b02      	cmp	r3, #2
 8005fa2:	d901      	bls.n	8005fa8 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8005fa4:	2303      	movs	r3, #3
 8005fa6:	e1e2      	b.n	800636e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005fa8:	4b36      	ldr	r3, [pc, #216]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fac:	2202      	movs	r2, #2
 8005fae:	4013      	ands	r3, r2
 8005fb0:	d0f1      	beq.n	8005f96 <HAL_RCC_OscConfig+0x242>
 8005fb2:	e018      	b.n	8005fe6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005fb4:	4b33      	ldr	r3, [pc, #204]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005fb6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005fb8:	4b32      	ldr	r3, [pc, #200]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005fba:	2101      	movs	r1, #1
 8005fbc:	438a      	bics	r2, r1
 8005fbe:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005fc0:	f7fe f9e2 	bl	8004388 <HAL_GetTick>
 8005fc4:	0003      	movs	r3, r0
 8005fc6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fc8:	e008      	b.n	8005fdc <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005fca:	f7fe f9dd 	bl	8004388 <HAL_GetTick>
 8005fce:	0002      	movs	r2, r0
 8005fd0:	69bb      	ldr	r3, [r7, #24]
 8005fd2:	1ad3      	subs	r3, r2, r3
 8005fd4:	2b02      	cmp	r3, #2
 8005fd6:	d901      	bls.n	8005fdc <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8005fd8:	2303      	movs	r3, #3
 8005fda:	e1c8      	b.n	800636e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fdc:	4b29      	ldr	r3, [pc, #164]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fe0:	2202      	movs	r2, #2
 8005fe2:	4013      	ands	r3, r2
 8005fe4:	d1f1      	bne.n	8005fca <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	2204      	movs	r2, #4
 8005fec:	4013      	ands	r3, r2
 8005fee:	d100      	bne.n	8005ff2 <HAL_RCC_OscConfig+0x29e>
 8005ff0:	e0b6      	b.n	8006160 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ff2:	231f      	movs	r3, #31
 8005ff4:	18fb      	adds	r3, r7, r3
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ffa:	4b22      	ldr	r3, [pc, #136]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8005ffc:	69da      	ldr	r2, [r3, #28]
 8005ffe:	2380      	movs	r3, #128	; 0x80
 8006000:	055b      	lsls	r3, r3, #21
 8006002:	4013      	ands	r3, r2
 8006004:	d111      	bne.n	800602a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006006:	4b1f      	ldr	r3, [pc, #124]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8006008:	69da      	ldr	r2, [r3, #28]
 800600a:	4b1e      	ldr	r3, [pc, #120]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 800600c:	2180      	movs	r1, #128	; 0x80
 800600e:	0549      	lsls	r1, r1, #21
 8006010:	430a      	orrs	r2, r1
 8006012:	61da      	str	r2, [r3, #28]
 8006014:	4b1b      	ldr	r3, [pc, #108]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8006016:	69da      	ldr	r2, [r3, #28]
 8006018:	2380      	movs	r3, #128	; 0x80
 800601a:	055b      	lsls	r3, r3, #21
 800601c:	4013      	ands	r3, r2
 800601e:	60fb      	str	r3, [r7, #12]
 8006020:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006022:	231f      	movs	r3, #31
 8006024:	18fb      	adds	r3, r7, r3
 8006026:	2201      	movs	r2, #1
 8006028:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800602a:	4b19      	ldr	r3, [pc, #100]	; (8006090 <HAL_RCC_OscConfig+0x33c>)
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	2380      	movs	r3, #128	; 0x80
 8006030:	005b      	lsls	r3, r3, #1
 8006032:	4013      	ands	r3, r2
 8006034:	d11a      	bne.n	800606c <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006036:	4b16      	ldr	r3, [pc, #88]	; (8006090 <HAL_RCC_OscConfig+0x33c>)
 8006038:	681a      	ldr	r2, [r3, #0]
 800603a:	4b15      	ldr	r3, [pc, #84]	; (8006090 <HAL_RCC_OscConfig+0x33c>)
 800603c:	2180      	movs	r1, #128	; 0x80
 800603e:	0049      	lsls	r1, r1, #1
 8006040:	430a      	orrs	r2, r1
 8006042:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006044:	f7fe f9a0 	bl	8004388 <HAL_GetTick>
 8006048:	0003      	movs	r3, r0
 800604a:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800604c:	e008      	b.n	8006060 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800604e:	f7fe f99b 	bl	8004388 <HAL_GetTick>
 8006052:	0002      	movs	r2, r0
 8006054:	69bb      	ldr	r3, [r7, #24]
 8006056:	1ad3      	subs	r3, r2, r3
 8006058:	2b64      	cmp	r3, #100	; 0x64
 800605a:	d901      	bls.n	8006060 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 800605c:	2303      	movs	r3, #3
 800605e:	e186      	b.n	800636e <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006060:	4b0b      	ldr	r3, [pc, #44]	; (8006090 <HAL_RCC_OscConfig+0x33c>)
 8006062:	681a      	ldr	r2, [r3, #0]
 8006064:	2380      	movs	r3, #128	; 0x80
 8006066:	005b      	lsls	r3, r3, #1
 8006068:	4013      	ands	r3, r2
 800606a:	d0f0      	beq.n	800604e <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	2b01      	cmp	r3, #1
 8006072:	d10f      	bne.n	8006094 <HAL_RCC_OscConfig+0x340>
 8006074:	4b03      	ldr	r3, [pc, #12]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 8006076:	6a1a      	ldr	r2, [r3, #32]
 8006078:	4b02      	ldr	r3, [pc, #8]	; (8006084 <HAL_RCC_OscConfig+0x330>)
 800607a:	2101      	movs	r1, #1
 800607c:	430a      	orrs	r2, r1
 800607e:	621a      	str	r2, [r3, #32]
 8006080:	e036      	b.n	80060f0 <HAL_RCC_OscConfig+0x39c>
 8006082:	46c0      	nop			; (mov r8, r8)
 8006084:	40021000 	.word	0x40021000
 8006088:	fffeffff 	.word	0xfffeffff
 800608c:	fffbffff 	.word	0xfffbffff
 8006090:	40007000 	.word	0x40007000
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	689b      	ldr	r3, [r3, #8]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d10c      	bne.n	80060b6 <HAL_RCC_OscConfig+0x362>
 800609c:	4bb6      	ldr	r3, [pc, #728]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 800609e:	6a1a      	ldr	r2, [r3, #32]
 80060a0:	4bb5      	ldr	r3, [pc, #724]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80060a2:	2101      	movs	r1, #1
 80060a4:	438a      	bics	r2, r1
 80060a6:	621a      	str	r2, [r3, #32]
 80060a8:	4bb3      	ldr	r3, [pc, #716]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80060aa:	6a1a      	ldr	r2, [r3, #32]
 80060ac:	4bb2      	ldr	r3, [pc, #712]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80060ae:	2104      	movs	r1, #4
 80060b0:	438a      	bics	r2, r1
 80060b2:	621a      	str	r2, [r3, #32]
 80060b4:	e01c      	b.n	80060f0 <HAL_RCC_OscConfig+0x39c>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	2b05      	cmp	r3, #5
 80060bc:	d10c      	bne.n	80060d8 <HAL_RCC_OscConfig+0x384>
 80060be:	4bae      	ldr	r3, [pc, #696]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80060c0:	6a1a      	ldr	r2, [r3, #32]
 80060c2:	4bad      	ldr	r3, [pc, #692]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80060c4:	2104      	movs	r1, #4
 80060c6:	430a      	orrs	r2, r1
 80060c8:	621a      	str	r2, [r3, #32]
 80060ca:	4bab      	ldr	r3, [pc, #684]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80060cc:	6a1a      	ldr	r2, [r3, #32]
 80060ce:	4baa      	ldr	r3, [pc, #680]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80060d0:	2101      	movs	r1, #1
 80060d2:	430a      	orrs	r2, r1
 80060d4:	621a      	str	r2, [r3, #32]
 80060d6:	e00b      	b.n	80060f0 <HAL_RCC_OscConfig+0x39c>
 80060d8:	4ba7      	ldr	r3, [pc, #668]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80060da:	6a1a      	ldr	r2, [r3, #32]
 80060dc:	4ba6      	ldr	r3, [pc, #664]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80060de:	2101      	movs	r1, #1
 80060e0:	438a      	bics	r2, r1
 80060e2:	621a      	str	r2, [r3, #32]
 80060e4:	4ba4      	ldr	r3, [pc, #656]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80060e6:	6a1a      	ldr	r2, [r3, #32]
 80060e8:	4ba3      	ldr	r3, [pc, #652]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80060ea:	2104      	movs	r1, #4
 80060ec:	438a      	bics	r2, r1
 80060ee:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	689b      	ldr	r3, [r3, #8]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d014      	beq.n	8006122 <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060f8:	f7fe f946 	bl	8004388 <HAL_GetTick>
 80060fc:	0003      	movs	r3, r0
 80060fe:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006100:	e009      	b.n	8006116 <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006102:	f7fe f941 	bl	8004388 <HAL_GetTick>
 8006106:	0002      	movs	r2, r0
 8006108:	69bb      	ldr	r3, [r7, #24]
 800610a:	1ad3      	subs	r3, r2, r3
 800610c:	4a9b      	ldr	r2, [pc, #620]	; (800637c <HAL_RCC_OscConfig+0x628>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d901      	bls.n	8006116 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8006112:	2303      	movs	r3, #3
 8006114:	e12b      	b.n	800636e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006116:	4b98      	ldr	r3, [pc, #608]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 8006118:	6a1b      	ldr	r3, [r3, #32]
 800611a:	2202      	movs	r2, #2
 800611c:	4013      	ands	r3, r2
 800611e:	d0f0      	beq.n	8006102 <HAL_RCC_OscConfig+0x3ae>
 8006120:	e013      	b.n	800614a <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006122:	f7fe f931 	bl	8004388 <HAL_GetTick>
 8006126:	0003      	movs	r3, r0
 8006128:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800612a:	e009      	b.n	8006140 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800612c:	f7fe f92c 	bl	8004388 <HAL_GetTick>
 8006130:	0002      	movs	r2, r0
 8006132:	69bb      	ldr	r3, [r7, #24]
 8006134:	1ad3      	subs	r3, r2, r3
 8006136:	4a91      	ldr	r2, [pc, #580]	; (800637c <HAL_RCC_OscConfig+0x628>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d901      	bls.n	8006140 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 800613c:	2303      	movs	r3, #3
 800613e:	e116      	b.n	800636e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006140:	4b8d      	ldr	r3, [pc, #564]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 8006142:	6a1b      	ldr	r3, [r3, #32]
 8006144:	2202      	movs	r2, #2
 8006146:	4013      	ands	r3, r2
 8006148:	d1f0      	bne.n	800612c <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800614a:	231f      	movs	r3, #31
 800614c:	18fb      	adds	r3, r7, r3
 800614e:	781b      	ldrb	r3, [r3, #0]
 8006150:	2b01      	cmp	r3, #1
 8006152:	d105      	bne.n	8006160 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006154:	4b88      	ldr	r3, [pc, #544]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 8006156:	69da      	ldr	r2, [r3, #28]
 8006158:	4b87      	ldr	r3, [pc, #540]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 800615a:	4989      	ldr	r1, [pc, #548]	; (8006380 <HAL_RCC_OscConfig+0x62c>)
 800615c:	400a      	ands	r2, r1
 800615e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	2210      	movs	r2, #16
 8006166:	4013      	ands	r3, r2
 8006168:	d063      	beq.n	8006232 <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	695b      	ldr	r3, [r3, #20]
 800616e:	2b01      	cmp	r3, #1
 8006170:	d12a      	bne.n	80061c8 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8006172:	4b81      	ldr	r3, [pc, #516]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 8006174:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006176:	4b80      	ldr	r3, [pc, #512]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 8006178:	2104      	movs	r1, #4
 800617a:	430a      	orrs	r2, r1
 800617c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800617e:	4b7e      	ldr	r3, [pc, #504]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 8006180:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006182:	4b7d      	ldr	r3, [pc, #500]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 8006184:	2101      	movs	r1, #1
 8006186:	430a      	orrs	r2, r1
 8006188:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800618a:	f7fe f8fd 	bl	8004388 <HAL_GetTick>
 800618e:	0003      	movs	r3, r0
 8006190:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8006192:	e008      	b.n	80061a6 <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8006194:	f7fe f8f8 	bl	8004388 <HAL_GetTick>
 8006198:	0002      	movs	r2, r0
 800619a:	69bb      	ldr	r3, [r7, #24]
 800619c:	1ad3      	subs	r3, r2, r3
 800619e:	2b02      	cmp	r3, #2
 80061a0:	d901      	bls.n	80061a6 <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 80061a2:	2303      	movs	r3, #3
 80061a4:	e0e3      	b.n	800636e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80061a6:	4b74      	ldr	r3, [pc, #464]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80061a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061aa:	2202      	movs	r2, #2
 80061ac:	4013      	ands	r3, r2
 80061ae:	d0f1      	beq.n	8006194 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80061b0:	4b71      	ldr	r3, [pc, #452]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80061b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061b4:	22f8      	movs	r2, #248	; 0xf8
 80061b6:	4393      	bics	r3, r2
 80061b8:	0019      	movs	r1, r3
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	699b      	ldr	r3, [r3, #24]
 80061be:	00da      	lsls	r2, r3, #3
 80061c0:	4b6d      	ldr	r3, [pc, #436]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80061c2:	430a      	orrs	r2, r1
 80061c4:	635a      	str	r2, [r3, #52]	; 0x34
 80061c6:	e034      	b.n	8006232 <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	695b      	ldr	r3, [r3, #20]
 80061cc:	3305      	adds	r3, #5
 80061ce:	d111      	bne.n	80061f4 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80061d0:	4b69      	ldr	r3, [pc, #420]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80061d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80061d4:	4b68      	ldr	r3, [pc, #416]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80061d6:	2104      	movs	r1, #4
 80061d8:	438a      	bics	r2, r1
 80061da:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80061dc:	4b66      	ldr	r3, [pc, #408]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80061de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061e0:	22f8      	movs	r2, #248	; 0xf8
 80061e2:	4393      	bics	r3, r2
 80061e4:	0019      	movs	r1, r3
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	699b      	ldr	r3, [r3, #24]
 80061ea:	00da      	lsls	r2, r3, #3
 80061ec:	4b62      	ldr	r3, [pc, #392]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80061ee:	430a      	orrs	r2, r1
 80061f0:	635a      	str	r2, [r3, #52]	; 0x34
 80061f2:	e01e      	b.n	8006232 <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80061f4:	4b60      	ldr	r3, [pc, #384]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80061f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80061f8:	4b5f      	ldr	r3, [pc, #380]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80061fa:	2104      	movs	r1, #4
 80061fc:	430a      	orrs	r2, r1
 80061fe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8006200:	4b5d      	ldr	r3, [pc, #372]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 8006202:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006204:	4b5c      	ldr	r3, [pc, #368]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 8006206:	2101      	movs	r1, #1
 8006208:	438a      	bics	r2, r1
 800620a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800620c:	f7fe f8bc 	bl	8004388 <HAL_GetTick>
 8006210:	0003      	movs	r3, r0
 8006212:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8006214:	e008      	b.n	8006228 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8006216:	f7fe f8b7 	bl	8004388 <HAL_GetTick>
 800621a:	0002      	movs	r2, r0
 800621c:	69bb      	ldr	r3, [r7, #24]
 800621e:	1ad3      	subs	r3, r2, r3
 8006220:	2b02      	cmp	r3, #2
 8006222:	d901      	bls.n	8006228 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8006224:	2303      	movs	r3, #3
 8006226:	e0a2      	b.n	800636e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8006228:	4b53      	ldr	r3, [pc, #332]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 800622a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800622c:	2202      	movs	r2, #2
 800622e:	4013      	ands	r3, r2
 8006230:	d1f1      	bne.n	8006216 <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6a1b      	ldr	r3, [r3, #32]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d100      	bne.n	800623c <HAL_RCC_OscConfig+0x4e8>
 800623a:	e097      	b.n	800636c <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800623c:	4b4e      	ldr	r3, [pc, #312]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	220c      	movs	r2, #12
 8006242:	4013      	ands	r3, r2
 8006244:	2b08      	cmp	r3, #8
 8006246:	d100      	bne.n	800624a <HAL_RCC_OscConfig+0x4f6>
 8006248:	e06b      	b.n	8006322 <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6a1b      	ldr	r3, [r3, #32]
 800624e:	2b02      	cmp	r3, #2
 8006250:	d14c      	bne.n	80062ec <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006252:	4b49      	ldr	r3, [pc, #292]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 8006254:	681a      	ldr	r2, [r3, #0]
 8006256:	4b48      	ldr	r3, [pc, #288]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 8006258:	494a      	ldr	r1, [pc, #296]	; (8006384 <HAL_RCC_OscConfig+0x630>)
 800625a:	400a      	ands	r2, r1
 800625c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800625e:	f7fe f893 	bl	8004388 <HAL_GetTick>
 8006262:	0003      	movs	r3, r0
 8006264:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006266:	e008      	b.n	800627a <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006268:	f7fe f88e 	bl	8004388 <HAL_GetTick>
 800626c:	0002      	movs	r2, r0
 800626e:	69bb      	ldr	r3, [r7, #24]
 8006270:	1ad3      	subs	r3, r2, r3
 8006272:	2b02      	cmp	r3, #2
 8006274:	d901      	bls.n	800627a <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 8006276:	2303      	movs	r3, #3
 8006278:	e079      	b.n	800636e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800627a:	4b3f      	ldr	r3, [pc, #252]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 800627c:	681a      	ldr	r2, [r3, #0]
 800627e:	2380      	movs	r3, #128	; 0x80
 8006280:	049b      	lsls	r3, r3, #18
 8006282:	4013      	ands	r3, r2
 8006284:	d1f0      	bne.n	8006268 <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006286:	4b3c      	ldr	r3, [pc, #240]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 8006288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800628a:	220f      	movs	r2, #15
 800628c:	4393      	bics	r3, r2
 800628e:	0019      	movs	r1, r3
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006294:	4b38      	ldr	r3, [pc, #224]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 8006296:	430a      	orrs	r2, r1
 8006298:	62da      	str	r2, [r3, #44]	; 0x2c
 800629a:	4b37      	ldr	r3, [pc, #220]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	4a3a      	ldr	r2, [pc, #232]	; (8006388 <HAL_RCC_OscConfig+0x634>)
 80062a0:	4013      	ands	r3, r2
 80062a2:	0019      	movs	r1, r3
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ac:	431a      	orrs	r2, r3
 80062ae:	4b32      	ldr	r3, [pc, #200]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80062b0:	430a      	orrs	r2, r1
 80062b2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80062b4:	4b30      	ldr	r3, [pc, #192]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	4b2f      	ldr	r3, [pc, #188]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80062ba:	2180      	movs	r1, #128	; 0x80
 80062bc:	0449      	lsls	r1, r1, #17
 80062be:	430a      	orrs	r2, r1
 80062c0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062c2:	f7fe f861 	bl	8004388 <HAL_GetTick>
 80062c6:	0003      	movs	r3, r0
 80062c8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80062ca:	e008      	b.n	80062de <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80062cc:	f7fe f85c 	bl	8004388 <HAL_GetTick>
 80062d0:	0002      	movs	r2, r0
 80062d2:	69bb      	ldr	r3, [r7, #24]
 80062d4:	1ad3      	subs	r3, r2, r3
 80062d6:	2b02      	cmp	r3, #2
 80062d8:	d901      	bls.n	80062de <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 80062da:	2303      	movs	r3, #3
 80062dc:	e047      	b.n	800636e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80062de:	4b26      	ldr	r3, [pc, #152]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80062e0:	681a      	ldr	r2, [r3, #0]
 80062e2:	2380      	movs	r3, #128	; 0x80
 80062e4:	049b      	lsls	r3, r3, #18
 80062e6:	4013      	ands	r3, r2
 80062e8:	d0f0      	beq.n	80062cc <HAL_RCC_OscConfig+0x578>
 80062ea:	e03f      	b.n	800636c <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062ec:	4b22      	ldr	r3, [pc, #136]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80062ee:	681a      	ldr	r2, [r3, #0]
 80062f0:	4b21      	ldr	r3, [pc, #132]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 80062f2:	4924      	ldr	r1, [pc, #144]	; (8006384 <HAL_RCC_OscConfig+0x630>)
 80062f4:	400a      	ands	r2, r1
 80062f6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062f8:	f7fe f846 	bl	8004388 <HAL_GetTick>
 80062fc:	0003      	movs	r3, r0
 80062fe:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006300:	e008      	b.n	8006314 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006302:	f7fe f841 	bl	8004388 <HAL_GetTick>
 8006306:	0002      	movs	r2, r0
 8006308:	69bb      	ldr	r3, [r7, #24]
 800630a:	1ad3      	subs	r3, r2, r3
 800630c:	2b02      	cmp	r3, #2
 800630e:	d901      	bls.n	8006314 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8006310:	2303      	movs	r3, #3
 8006312:	e02c      	b.n	800636e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006314:	4b18      	ldr	r3, [pc, #96]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 8006316:	681a      	ldr	r2, [r3, #0]
 8006318:	2380      	movs	r3, #128	; 0x80
 800631a:	049b      	lsls	r3, r3, #18
 800631c:	4013      	ands	r3, r2
 800631e:	d1f0      	bne.n	8006302 <HAL_RCC_OscConfig+0x5ae>
 8006320:	e024      	b.n	800636c <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6a1b      	ldr	r3, [r3, #32]
 8006326:	2b01      	cmp	r3, #1
 8006328:	d101      	bne.n	800632e <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	e01f      	b.n	800636e <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800632e:	4b12      	ldr	r3, [pc, #72]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8006334:	4b10      	ldr	r3, [pc, #64]	; (8006378 <HAL_RCC_OscConfig+0x624>)
 8006336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006338:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800633a:	697a      	ldr	r2, [r7, #20]
 800633c:	2380      	movs	r3, #128	; 0x80
 800633e:	025b      	lsls	r3, r3, #9
 8006340:	401a      	ands	r2, r3
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006346:	429a      	cmp	r2, r3
 8006348:	d10e      	bne.n	8006368 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	220f      	movs	r2, #15
 800634e:	401a      	ands	r2, r3
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006354:	429a      	cmp	r2, r3
 8006356:	d107      	bne.n	8006368 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8006358:	697a      	ldr	r2, [r7, #20]
 800635a:	23f0      	movs	r3, #240	; 0xf0
 800635c:	039b      	lsls	r3, r3, #14
 800635e:	401a      	ands	r2, r3
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8006364:	429a      	cmp	r2, r3
 8006366:	d001      	beq.n	800636c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 8006368:	2301      	movs	r3, #1
 800636a:	e000      	b.n	800636e <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 800636c:	2300      	movs	r3, #0
}
 800636e:	0018      	movs	r0, r3
 8006370:	46bd      	mov	sp, r7
 8006372:	b008      	add	sp, #32
 8006374:	bd80      	pop	{r7, pc}
 8006376:	46c0      	nop			; (mov r8, r8)
 8006378:	40021000 	.word	0x40021000
 800637c:	00001388 	.word	0x00001388
 8006380:	efffffff 	.word	0xefffffff
 8006384:	feffffff 	.word	0xfeffffff
 8006388:	ffc2ffff 	.word	0xffc2ffff

0800638c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b084      	sub	sp, #16
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
 8006394:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d101      	bne.n	80063a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800639c:	2301      	movs	r3, #1
 800639e:	e0b3      	b.n	8006508 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80063a0:	4b5b      	ldr	r3, [pc, #364]	; (8006510 <HAL_RCC_ClockConfig+0x184>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	2201      	movs	r2, #1
 80063a6:	4013      	ands	r3, r2
 80063a8:	683a      	ldr	r2, [r7, #0]
 80063aa:	429a      	cmp	r2, r3
 80063ac:	d911      	bls.n	80063d2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063ae:	4b58      	ldr	r3, [pc, #352]	; (8006510 <HAL_RCC_ClockConfig+0x184>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	2201      	movs	r2, #1
 80063b4:	4393      	bics	r3, r2
 80063b6:	0019      	movs	r1, r3
 80063b8:	4b55      	ldr	r3, [pc, #340]	; (8006510 <HAL_RCC_ClockConfig+0x184>)
 80063ba:	683a      	ldr	r2, [r7, #0]
 80063bc:	430a      	orrs	r2, r1
 80063be:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80063c0:	4b53      	ldr	r3, [pc, #332]	; (8006510 <HAL_RCC_ClockConfig+0x184>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	2201      	movs	r2, #1
 80063c6:	4013      	ands	r3, r2
 80063c8:	683a      	ldr	r2, [r7, #0]
 80063ca:	429a      	cmp	r2, r3
 80063cc:	d001      	beq.n	80063d2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80063ce:	2301      	movs	r3, #1
 80063d0:	e09a      	b.n	8006508 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	2202      	movs	r2, #2
 80063d8:	4013      	ands	r3, r2
 80063da:	d015      	beq.n	8006408 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	2204      	movs	r2, #4
 80063e2:	4013      	ands	r3, r2
 80063e4:	d006      	beq.n	80063f4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80063e6:	4b4b      	ldr	r3, [pc, #300]	; (8006514 <HAL_RCC_ClockConfig+0x188>)
 80063e8:	685a      	ldr	r2, [r3, #4]
 80063ea:	4b4a      	ldr	r3, [pc, #296]	; (8006514 <HAL_RCC_ClockConfig+0x188>)
 80063ec:	21e0      	movs	r1, #224	; 0xe0
 80063ee:	00c9      	lsls	r1, r1, #3
 80063f0:	430a      	orrs	r2, r1
 80063f2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063f4:	4b47      	ldr	r3, [pc, #284]	; (8006514 <HAL_RCC_ClockConfig+0x188>)
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	22f0      	movs	r2, #240	; 0xf0
 80063fa:	4393      	bics	r3, r2
 80063fc:	0019      	movs	r1, r3
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	689a      	ldr	r2, [r3, #8]
 8006402:	4b44      	ldr	r3, [pc, #272]	; (8006514 <HAL_RCC_ClockConfig+0x188>)
 8006404:	430a      	orrs	r2, r1
 8006406:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	2201      	movs	r2, #1
 800640e:	4013      	ands	r3, r2
 8006410:	d040      	beq.n	8006494 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	2b01      	cmp	r3, #1
 8006418:	d107      	bne.n	800642a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800641a:	4b3e      	ldr	r3, [pc, #248]	; (8006514 <HAL_RCC_ClockConfig+0x188>)
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	2380      	movs	r3, #128	; 0x80
 8006420:	029b      	lsls	r3, r3, #10
 8006422:	4013      	ands	r3, r2
 8006424:	d114      	bne.n	8006450 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8006426:	2301      	movs	r3, #1
 8006428:	e06e      	b.n	8006508 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	2b02      	cmp	r3, #2
 8006430:	d107      	bne.n	8006442 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006432:	4b38      	ldr	r3, [pc, #224]	; (8006514 <HAL_RCC_ClockConfig+0x188>)
 8006434:	681a      	ldr	r2, [r3, #0]
 8006436:	2380      	movs	r3, #128	; 0x80
 8006438:	049b      	lsls	r3, r3, #18
 800643a:	4013      	ands	r3, r2
 800643c:	d108      	bne.n	8006450 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800643e:	2301      	movs	r3, #1
 8006440:	e062      	b.n	8006508 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006442:	4b34      	ldr	r3, [pc, #208]	; (8006514 <HAL_RCC_ClockConfig+0x188>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	2202      	movs	r2, #2
 8006448:	4013      	ands	r3, r2
 800644a:	d101      	bne.n	8006450 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800644c:	2301      	movs	r3, #1
 800644e:	e05b      	b.n	8006508 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006450:	4b30      	ldr	r3, [pc, #192]	; (8006514 <HAL_RCC_ClockConfig+0x188>)
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	2203      	movs	r2, #3
 8006456:	4393      	bics	r3, r2
 8006458:	0019      	movs	r1, r3
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	685a      	ldr	r2, [r3, #4]
 800645e:	4b2d      	ldr	r3, [pc, #180]	; (8006514 <HAL_RCC_ClockConfig+0x188>)
 8006460:	430a      	orrs	r2, r1
 8006462:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006464:	f7fd ff90 	bl	8004388 <HAL_GetTick>
 8006468:	0003      	movs	r3, r0
 800646a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800646c:	e009      	b.n	8006482 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800646e:	f7fd ff8b 	bl	8004388 <HAL_GetTick>
 8006472:	0002      	movs	r2, r0
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	1ad3      	subs	r3, r2, r3
 8006478:	4a27      	ldr	r2, [pc, #156]	; (8006518 <HAL_RCC_ClockConfig+0x18c>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d901      	bls.n	8006482 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800647e:	2303      	movs	r3, #3
 8006480:	e042      	b.n	8006508 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006482:	4b24      	ldr	r3, [pc, #144]	; (8006514 <HAL_RCC_ClockConfig+0x188>)
 8006484:	685b      	ldr	r3, [r3, #4]
 8006486:	220c      	movs	r2, #12
 8006488:	401a      	ands	r2, r3
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	009b      	lsls	r3, r3, #2
 8006490:	429a      	cmp	r2, r3
 8006492:	d1ec      	bne.n	800646e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006494:	4b1e      	ldr	r3, [pc, #120]	; (8006510 <HAL_RCC_ClockConfig+0x184>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	2201      	movs	r2, #1
 800649a:	4013      	ands	r3, r2
 800649c:	683a      	ldr	r2, [r7, #0]
 800649e:	429a      	cmp	r2, r3
 80064a0:	d211      	bcs.n	80064c6 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064a2:	4b1b      	ldr	r3, [pc, #108]	; (8006510 <HAL_RCC_ClockConfig+0x184>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	2201      	movs	r2, #1
 80064a8:	4393      	bics	r3, r2
 80064aa:	0019      	movs	r1, r3
 80064ac:	4b18      	ldr	r3, [pc, #96]	; (8006510 <HAL_RCC_ClockConfig+0x184>)
 80064ae:	683a      	ldr	r2, [r7, #0]
 80064b0:	430a      	orrs	r2, r1
 80064b2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80064b4:	4b16      	ldr	r3, [pc, #88]	; (8006510 <HAL_RCC_ClockConfig+0x184>)
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	2201      	movs	r2, #1
 80064ba:	4013      	ands	r3, r2
 80064bc:	683a      	ldr	r2, [r7, #0]
 80064be:	429a      	cmp	r2, r3
 80064c0:	d001      	beq.n	80064c6 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80064c2:	2301      	movs	r3, #1
 80064c4:	e020      	b.n	8006508 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	2204      	movs	r2, #4
 80064cc:	4013      	ands	r3, r2
 80064ce:	d009      	beq.n	80064e4 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80064d0:	4b10      	ldr	r3, [pc, #64]	; (8006514 <HAL_RCC_ClockConfig+0x188>)
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	4a11      	ldr	r2, [pc, #68]	; (800651c <HAL_RCC_ClockConfig+0x190>)
 80064d6:	4013      	ands	r3, r2
 80064d8:	0019      	movs	r1, r3
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	68da      	ldr	r2, [r3, #12]
 80064de:	4b0d      	ldr	r3, [pc, #52]	; (8006514 <HAL_RCC_ClockConfig+0x188>)
 80064e0:	430a      	orrs	r2, r1
 80064e2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80064e4:	f000 f820 	bl	8006528 <HAL_RCC_GetSysClockFreq>
 80064e8:	0001      	movs	r1, r0
 80064ea:	4b0a      	ldr	r3, [pc, #40]	; (8006514 <HAL_RCC_ClockConfig+0x188>)
 80064ec:	685b      	ldr	r3, [r3, #4]
 80064ee:	091b      	lsrs	r3, r3, #4
 80064f0:	220f      	movs	r2, #15
 80064f2:	4013      	ands	r3, r2
 80064f4:	4a0a      	ldr	r2, [pc, #40]	; (8006520 <HAL_RCC_ClockConfig+0x194>)
 80064f6:	5cd3      	ldrb	r3, [r2, r3]
 80064f8:	000a      	movs	r2, r1
 80064fa:	40da      	lsrs	r2, r3
 80064fc:	4b09      	ldr	r3, [pc, #36]	; (8006524 <HAL_RCC_ClockConfig+0x198>)
 80064fe:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8006500:	2000      	movs	r0, #0
 8006502:	f7fd fe2b 	bl	800415c <HAL_InitTick>
  
  return HAL_OK;
 8006506:	2300      	movs	r3, #0
}
 8006508:	0018      	movs	r0, r3
 800650a:	46bd      	mov	sp, r7
 800650c:	b004      	add	sp, #16
 800650e:	bd80      	pop	{r7, pc}
 8006510:	40022000 	.word	0x40022000
 8006514:	40021000 	.word	0x40021000
 8006518:	00001388 	.word	0x00001388
 800651c:	fffff8ff 	.word	0xfffff8ff
 8006520:	0800b914 	.word	0x0800b914
 8006524:	20000004 	.word	0x20000004

08006528 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006528:	b590      	push	{r4, r7, lr}
 800652a:	b08f      	sub	sp, #60	; 0x3c
 800652c:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800652e:	2314      	movs	r3, #20
 8006530:	18fb      	adds	r3, r7, r3
 8006532:	4a2b      	ldr	r2, [pc, #172]	; (80065e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006534:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006536:	c313      	stmia	r3!, {r0, r1, r4}
 8006538:	6812      	ldr	r2, [r2, #0]
 800653a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 800653c:	1d3b      	adds	r3, r7, #4
 800653e:	4a29      	ldr	r2, [pc, #164]	; (80065e4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006540:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006542:	c313      	stmia	r3!, {r0, r1, r4}
 8006544:	6812      	ldr	r2, [r2, #0]
 8006546:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006548:	2300      	movs	r3, #0
 800654a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800654c:	2300      	movs	r3, #0
 800654e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006550:	2300      	movs	r3, #0
 8006552:	637b      	str	r3, [r7, #52]	; 0x34
 8006554:	2300      	movs	r3, #0
 8006556:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8006558:	2300      	movs	r3, #0
 800655a:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 800655c:	4b22      	ldr	r3, [pc, #136]	; (80065e8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006562:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006564:	220c      	movs	r2, #12
 8006566:	4013      	ands	r3, r2
 8006568:	2b04      	cmp	r3, #4
 800656a:	d002      	beq.n	8006572 <HAL_RCC_GetSysClockFreq+0x4a>
 800656c:	2b08      	cmp	r3, #8
 800656e:	d003      	beq.n	8006578 <HAL_RCC_GetSysClockFreq+0x50>
 8006570:	e02d      	b.n	80065ce <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006572:	4b1e      	ldr	r3, [pc, #120]	; (80065ec <HAL_RCC_GetSysClockFreq+0xc4>)
 8006574:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006576:	e02d      	b.n	80065d4 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8006578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800657a:	0c9b      	lsrs	r3, r3, #18
 800657c:	220f      	movs	r2, #15
 800657e:	4013      	ands	r3, r2
 8006580:	2214      	movs	r2, #20
 8006582:	18ba      	adds	r2, r7, r2
 8006584:	5cd3      	ldrb	r3, [r2, r3]
 8006586:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8006588:	4b17      	ldr	r3, [pc, #92]	; (80065e8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800658a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800658c:	220f      	movs	r2, #15
 800658e:	4013      	ands	r3, r2
 8006590:	1d3a      	adds	r2, r7, #4
 8006592:	5cd3      	ldrb	r3, [r2, r3]
 8006594:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006596:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006598:	2380      	movs	r3, #128	; 0x80
 800659a:	025b      	lsls	r3, r3, #9
 800659c:	4013      	ands	r3, r2
 800659e:	d009      	beq.n	80065b4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80065a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80065a2:	4812      	ldr	r0, [pc, #72]	; (80065ec <HAL_RCC_GetSysClockFreq+0xc4>)
 80065a4:	f7f9 fdc2 	bl	800012c <__udivsi3>
 80065a8:	0003      	movs	r3, r0
 80065aa:	001a      	movs	r2, r3
 80065ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ae:	4353      	muls	r3, r2
 80065b0:	637b      	str	r3, [r7, #52]	; 0x34
 80065b2:	e009      	b.n	80065c8 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80065b4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80065b6:	000a      	movs	r2, r1
 80065b8:	0152      	lsls	r2, r2, #5
 80065ba:	1a52      	subs	r2, r2, r1
 80065bc:	0193      	lsls	r3, r2, #6
 80065be:	1a9b      	subs	r3, r3, r2
 80065c0:	00db      	lsls	r3, r3, #3
 80065c2:	185b      	adds	r3, r3, r1
 80065c4:	021b      	lsls	r3, r3, #8
 80065c6:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 80065c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065ca:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80065cc:	e002      	b.n	80065d4 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80065ce:	4b07      	ldr	r3, [pc, #28]	; (80065ec <HAL_RCC_GetSysClockFreq+0xc4>)
 80065d0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80065d2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80065d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80065d6:	0018      	movs	r0, r3
 80065d8:	46bd      	mov	sp, r7
 80065da:	b00f      	add	sp, #60	; 0x3c
 80065dc:	bd90      	pop	{r4, r7, pc}
 80065de:	46c0      	nop			; (mov r8, r8)
 80065e0:	0800b86c 	.word	0x0800b86c
 80065e4:	0800b87c 	.word	0x0800b87c
 80065e8:	40021000 	.word	0x40021000
 80065ec:	007a1200 	.word	0x007a1200

080065f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80065f4:	4b02      	ldr	r3, [pc, #8]	; (8006600 <HAL_RCC_GetHCLKFreq+0x10>)
 80065f6:	681b      	ldr	r3, [r3, #0]
}
 80065f8:	0018      	movs	r0, r3
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bd80      	pop	{r7, pc}
 80065fe:	46c0      	nop			; (mov r8, r8)
 8006600:	20000004 	.word	0x20000004

08006604 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8006608:	f7ff fff2 	bl	80065f0 <HAL_RCC_GetHCLKFreq>
 800660c:	0001      	movs	r1, r0
 800660e:	4b06      	ldr	r3, [pc, #24]	; (8006628 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006610:	685b      	ldr	r3, [r3, #4]
 8006612:	0a1b      	lsrs	r3, r3, #8
 8006614:	2207      	movs	r2, #7
 8006616:	4013      	ands	r3, r2
 8006618:	4a04      	ldr	r2, [pc, #16]	; (800662c <HAL_RCC_GetPCLK1Freq+0x28>)
 800661a:	5cd3      	ldrb	r3, [r2, r3]
 800661c:	40d9      	lsrs	r1, r3
 800661e:	000b      	movs	r3, r1
}    
 8006620:	0018      	movs	r0, r3
 8006622:	46bd      	mov	sp, r7
 8006624:	bd80      	pop	{r7, pc}
 8006626:	46c0      	nop			; (mov r8, r8)
 8006628:	40021000 	.word	0x40021000
 800662c:	0800b924 	.word	0x0800b924

08006630 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b082      	sub	sp, #8
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
 8006638:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2207      	movs	r2, #7
 800663e:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006640:	4b0e      	ldr	r3, [pc, #56]	; (800667c <HAL_RCC_GetClockConfig+0x4c>)
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	2203      	movs	r2, #3
 8006646:	401a      	ands	r2, r3
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 800664c:	4b0b      	ldr	r3, [pc, #44]	; (800667c <HAL_RCC_GetClockConfig+0x4c>)
 800664e:	685b      	ldr	r3, [r3, #4]
 8006650:	22f0      	movs	r2, #240	; 0xf0
 8006652:	401a      	ands	r2, r3
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8006658:	4b08      	ldr	r3, [pc, #32]	; (800667c <HAL_RCC_GetClockConfig+0x4c>)
 800665a:	685a      	ldr	r2, [r3, #4]
 800665c:	23e0      	movs	r3, #224	; 0xe0
 800665e:	00db      	lsls	r3, r3, #3
 8006660:	401a      	ands	r2, r3
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 8006666:	4b06      	ldr	r3, [pc, #24]	; (8006680 <HAL_RCC_GetClockConfig+0x50>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	2201      	movs	r2, #1
 800666c:	401a      	ands	r2, r3
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	601a      	str	r2, [r3, #0]
}
 8006672:	46c0      	nop			; (mov r8, r8)
 8006674:	46bd      	mov	sp, r7
 8006676:	b002      	add	sp, #8
 8006678:	bd80      	pop	{r7, pc}
 800667a:	46c0      	nop			; (mov r8, r8)
 800667c:	40021000 	.word	0x40021000
 8006680:	40022000 	.word	0x40022000

08006684 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b086      	sub	sp, #24
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800668c:	2300      	movs	r3, #0
 800668e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8006690:	2300      	movs	r3, #0
 8006692:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681a      	ldr	r2, [r3, #0]
 8006698:	2380      	movs	r3, #128	; 0x80
 800669a:	025b      	lsls	r3, r3, #9
 800669c:	4013      	ands	r3, r2
 800669e:	d100      	bne.n	80066a2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80066a0:	e08f      	b.n	80067c2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80066a2:	2317      	movs	r3, #23
 80066a4:	18fb      	adds	r3, r7, r3
 80066a6:	2200      	movs	r2, #0
 80066a8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80066aa:	4b57      	ldr	r3, [pc, #348]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80066ac:	69da      	ldr	r2, [r3, #28]
 80066ae:	2380      	movs	r3, #128	; 0x80
 80066b0:	055b      	lsls	r3, r3, #21
 80066b2:	4013      	ands	r3, r2
 80066b4:	d111      	bne.n	80066da <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80066b6:	4b54      	ldr	r3, [pc, #336]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80066b8:	69da      	ldr	r2, [r3, #28]
 80066ba:	4b53      	ldr	r3, [pc, #332]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80066bc:	2180      	movs	r1, #128	; 0x80
 80066be:	0549      	lsls	r1, r1, #21
 80066c0:	430a      	orrs	r2, r1
 80066c2:	61da      	str	r2, [r3, #28]
 80066c4:	4b50      	ldr	r3, [pc, #320]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80066c6:	69da      	ldr	r2, [r3, #28]
 80066c8:	2380      	movs	r3, #128	; 0x80
 80066ca:	055b      	lsls	r3, r3, #21
 80066cc:	4013      	ands	r3, r2
 80066ce:	60bb      	str	r3, [r7, #8]
 80066d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80066d2:	2317      	movs	r3, #23
 80066d4:	18fb      	adds	r3, r7, r3
 80066d6:	2201      	movs	r2, #1
 80066d8:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066da:	4b4c      	ldr	r3, [pc, #304]	; (800680c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	2380      	movs	r3, #128	; 0x80
 80066e0:	005b      	lsls	r3, r3, #1
 80066e2:	4013      	ands	r3, r2
 80066e4:	d11a      	bne.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80066e6:	4b49      	ldr	r3, [pc, #292]	; (800680c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80066e8:	681a      	ldr	r2, [r3, #0]
 80066ea:	4b48      	ldr	r3, [pc, #288]	; (800680c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80066ec:	2180      	movs	r1, #128	; 0x80
 80066ee:	0049      	lsls	r1, r1, #1
 80066f0:	430a      	orrs	r2, r1
 80066f2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80066f4:	f7fd fe48 	bl	8004388 <HAL_GetTick>
 80066f8:	0003      	movs	r3, r0
 80066fa:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066fc:	e008      	b.n	8006710 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066fe:	f7fd fe43 	bl	8004388 <HAL_GetTick>
 8006702:	0002      	movs	r2, r0
 8006704:	693b      	ldr	r3, [r7, #16]
 8006706:	1ad3      	subs	r3, r2, r3
 8006708:	2b64      	cmp	r3, #100	; 0x64
 800670a:	d901      	bls.n	8006710 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 800670c:	2303      	movs	r3, #3
 800670e:	e077      	b.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0x17c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006710:	4b3e      	ldr	r3, [pc, #248]	; (800680c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8006712:	681a      	ldr	r2, [r3, #0]
 8006714:	2380      	movs	r3, #128	; 0x80
 8006716:	005b      	lsls	r3, r3, #1
 8006718:	4013      	ands	r3, r2
 800671a:	d0f0      	beq.n	80066fe <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800671c:	4b3a      	ldr	r3, [pc, #232]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800671e:	6a1a      	ldr	r2, [r3, #32]
 8006720:	23c0      	movs	r3, #192	; 0xc0
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	4013      	ands	r3, r2
 8006726:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d034      	beq.n	8006798 <HAL_RCCEx_PeriphCLKConfig+0x114>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	685a      	ldr	r2, [r3, #4]
 8006732:	23c0      	movs	r3, #192	; 0xc0
 8006734:	009b      	lsls	r3, r3, #2
 8006736:	4013      	ands	r3, r2
 8006738:	68fa      	ldr	r2, [r7, #12]
 800673a:	429a      	cmp	r2, r3
 800673c:	d02c      	beq.n	8006798 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800673e:	4b32      	ldr	r3, [pc, #200]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006740:	6a1b      	ldr	r3, [r3, #32]
 8006742:	4a33      	ldr	r2, [pc, #204]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8006744:	4013      	ands	r3, r2
 8006746:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006748:	4b2f      	ldr	r3, [pc, #188]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800674a:	6a1a      	ldr	r2, [r3, #32]
 800674c:	4b2e      	ldr	r3, [pc, #184]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800674e:	2180      	movs	r1, #128	; 0x80
 8006750:	0249      	lsls	r1, r1, #9
 8006752:	430a      	orrs	r2, r1
 8006754:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006756:	4b2c      	ldr	r3, [pc, #176]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006758:	6a1a      	ldr	r2, [r3, #32]
 800675a:	4b2b      	ldr	r3, [pc, #172]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800675c:	492d      	ldr	r1, [pc, #180]	; (8006814 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 800675e:	400a      	ands	r2, r1
 8006760:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006762:	4b29      	ldr	r3, [pc, #164]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006764:	68fa      	ldr	r2, [r7, #12]
 8006766:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	2201      	movs	r2, #1
 800676c:	4013      	ands	r3, r2
 800676e:	d013      	beq.n	8006798 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006770:	f7fd fe0a 	bl	8004388 <HAL_GetTick>
 8006774:	0003      	movs	r3, r0
 8006776:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006778:	e009      	b.n	800678e <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800677a:	f7fd fe05 	bl	8004388 <HAL_GetTick>
 800677e:	0002      	movs	r2, r0
 8006780:	693b      	ldr	r3, [r7, #16]
 8006782:	1ad3      	subs	r3, r2, r3
 8006784:	4a24      	ldr	r2, [pc, #144]	; (8006818 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d901      	bls.n	800678e <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800678a:	2303      	movs	r3, #3
 800678c:	e038      	b.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0x17c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800678e:	4b1e      	ldr	r3, [pc, #120]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006790:	6a1b      	ldr	r3, [r3, #32]
 8006792:	2202      	movs	r2, #2
 8006794:	4013      	ands	r3, r2
 8006796:	d0f0      	beq.n	800677a <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006798:	4b1b      	ldr	r3, [pc, #108]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800679a:	6a1b      	ldr	r3, [r3, #32]
 800679c:	4a1c      	ldr	r2, [pc, #112]	; (8006810 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 800679e:	4013      	ands	r3, r2
 80067a0:	0019      	movs	r1, r3
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	685a      	ldr	r2, [r3, #4]
 80067a6:	4b18      	ldr	r3, [pc, #96]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80067a8:	430a      	orrs	r2, r1
 80067aa:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80067ac:	2317      	movs	r3, #23
 80067ae:	18fb      	adds	r3, r7, r3
 80067b0:	781b      	ldrb	r3, [r3, #0]
 80067b2:	2b01      	cmp	r3, #1
 80067b4:	d105      	bne.n	80067c2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80067b6:	4b14      	ldr	r3, [pc, #80]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80067b8:	69da      	ldr	r2, [r3, #28]
 80067ba:	4b13      	ldr	r3, [pc, #76]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80067bc:	4917      	ldr	r1, [pc, #92]	; (800681c <HAL_RCCEx_PeriphCLKConfig+0x198>)
 80067be:	400a      	ands	r2, r1
 80067c0:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	2201      	movs	r2, #1
 80067c8:	4013      	ands	r3, r2
 80067ca:	d009      	beq.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80067cc:	4b0e      	ldr	r3, [pc, #56]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80067ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067d0:	2203      	movs	r2, #3
 80067d2:	4393      	bics	r3, r2
 80067d4:	0019      	movs	r1, r3
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	689a      	ldr	r2, [r3, #8]
 80067da:	4b0b      	ldr	r3, [pc, #44]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80067dc:	430a      	orrs	r2, r1
 80067de:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	2220      	movs	r2, #32
 80067e6:	4013      	ands	r3, r2
 80067e8:	d009      	beq.n	80067fe <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80067ea:	4b07      	ldr	r3, [pc, #28]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80067ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067ee:	2210      	movs	r2, #16
 80067f0:	4393      	bics	r3, r2
 80067f2:	0019      	movs	r1, r3
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	68da      	ldr	r2, [r3, #12]
 80067f8:	4b03      	ldr	r3, [pc, #12]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80067fa:	430a      	orrs	r2, r1
 80067fc:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80067fe:	2300      	movs	r3, #0
}
 8006800:	0018      	movs	r0, r3
 8006802:	46bd      	mov	sp, r7
 8006804:	b006      	add	sp, #24
 8006806:	bd80      	pop	{r7, pc}
 8006808:	40021000 	.word	0x40021000
 800680c:	40007000 	.word	0x40007000
 8006810:	fffffcff 	.word	0xfffffcff
 8006814:	fffeffff 	.word	0xfffeffff
 8006818:	00001388 	.word	0x00001388
 800681c:	efffffff 	.word	0xefffffff

08006820 <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b082      	sub	sp, #8
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d101      	bne.n	8006832 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800682e:	2301      	movs	r3, #1
 8006830:	e081      	b.n	8006936 <HAL_RTC_Init+0x116>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	7f5b      	ldrb	r3, [r3, #29]
 8006836:	b2db      	uxtb	r3, r3
 8006838:	2b00      	cmp	r3, #0
 800683a:	d106      	bne.n	800684a <HAL_RTC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2200      	movs	r2, #0
 8006840:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	0018      	movs	r0, r3
 8006846:	f7fd fbd9 	bl	8003ffc <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2202      	movs	r2, #2
 800684e:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	22ca      	movs	r2, #202	; 0xca
 8006856:	625a      	str	r2, [r3, #36]	; 0x24
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	2253      	movs	r2, #83	; 0x53
 800685e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	0018      	movs	r0, r3
 8006864:	f000 fb25 	bl	8006eb2 <RTC_EnterInitMode>
 8006868:	1e03      	subs	r3, r0, #0
 800686a:	d008      	beq.n	800687e <HAL_RTC_Init+0x5e>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	22ff      	movs	r2, #255	; 0xff
 8006872:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2204      	movs	r2, #4
 8006878:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800687a:	2301      	movs	r3, #1
 800687c:	e05b      	b.n	8006936 <HAL_RTC_Init+0x116>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	689a      	ldr	r2, [r3, #8]
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	492d      	ldr	r1, [pc, #180]	; (8006940 <HAL_RTC_Init+0x120>)
 800688a:	400a      	ands	r2, r1
 800688c:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	6899      	ldr	r1, [r3, #8]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	685a      	ldr	r2, [r3, #4]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	691b      	ldr	r3, [r3, #16]
 800689c:	431a      	orrs	r2, r3
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	695b      	ldr	r3, [r3, #20]
 80068a2:	431a      	orrs	r2, r3
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	430a      	orrs	r2, r1
 80068aa:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	687a      	ldr	r2, [r7, #4]
 80068b2:	68d2      	ldr	r2, [r2, #12]
 80068b4:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	6919      	ldr	r1, [r3, #16]
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	689b      	ldr	r3, [r3, #8]
 80068c0:	041a      	lsls	r2, r3, #16
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	430a      	orrs	r2, r1
 80068c8:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	68da      	ldr	r2, [r3, #12]
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	2180      	movs	r1, #128	; 0x80
 80068d6:	438a      	bics	r2, r1
 80068d8:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	2220      	movs	r2, #32
 80068e2:	4013      	ands	r3, r2
 80068e4:	d10e      	bne.n	8006904 <HAL_RTC_Init+0xe4>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	0018      	movs	r0, r3
 80068ea:	f000 fab9 	bl	8006e60 <HAL_RTC_WaitForSynchro>
 80068ee:	1e03      	subs	r3, r0, #0
 80068f0:	d008      	beq.n	8006904 <HAL_RTC_Init+0xe4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	22ff      	movs	r2, #255	; 0xff
 80068f8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2204      	movs	r2, #4
 80068fe:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8006900:	2301      	movs	r3, #1
 8006902:	e018      	b.n	8006936 <HAL_RTC_Init+0x116>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	490d      	ldr	r1, [pc, #52]	; (8006944 <HAL_RTC_Init+0x124>)
 8006910:	400a      	ands	r2, r1
 8006912:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	699a      	ldr	r2, [r3, #24]
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	430a      	orrs	r2, r1
 8006924:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	22ff      	movs	r2, #255	; 0xff
 800692c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2201      	movs	r2, #1
 8006932:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8006934:	2300      	movs	r3, #0
  }
}
 8006936:	0018      	movs	r0, r3
 8006938:	46bd      	mov	sp, r7
 800693a:	b002      	add	sp, #8
 800693c:	bd80      	pop	{r7, pc}
 800693e:	46c0      	nop			; (mov r8, r8)
 8006940:	ff8fffbf 	.word	0xff8fffbf
 8006944:	fffbffff 	.word	0xfffbffff

08006948 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006948:	b590      	push	{r4, r7, lr}
 800694a:	b087      	sub	sp, #28
 800694c:	af00      	add	r7, sp, #0
 800694e:	60f8      	str	r0, [r7, #12]
 8006950:	60b9      	str	r1, [r7, #8]
 8006952:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006954:	2300      	movs	r3, #0
 8006956:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	7f1b      	ldrb	r3, [r3, #28]
 800695c:	2b01      	cmp	r3, #1
 800695e:	d101      	bne.n	8006964 <HAL_RTC_SetTime+0x1c>
 8006960:	2302      	movs	r3, #2
 8006962:	e0a5      	b.n	8006ab0 <HAL_RTC_SetTime+0x168>
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	2201      	movs	r2, #1
 8006968:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	2202      	movs	r2, #2
 800696e:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d125      	bne.n	80069c2 <HAL_RTC_SetTime+0x7a>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	689b      	ldr	r3, [r3, #8]
 800697c:	2240      	movs	r2, #64	; 0x40
 800697e:	4013      	ands	r3, r2
 8006980:	d102      	bne.n	8006988 <HAL_RTC_SetTime+0x40>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	2200      	movs	r2, #0
 8006986:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	781b      	ldrb	r3, [r3, #0]
 800698c:	0018      	movs	r0, r3
 800698e:	f000 fabc 	bl	8006f0a <RTC_ByteToBcd2>
 8006992:	0003      	movs	r3, r0
 8006994:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	785b      	ldrb	r3, [r3, #1]
 800699a:	0018      	movs	r0, r3
 800699c:	f000 fab5 	bl	8006f0a <RTC_ByteToBcd2>
 80069a0:	0003      	movs	r3, r0
 80069a2:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80069a4:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80069a6:	68bb      	ldr	r3, [r7, #8]
 80069a8:	789b      	ldrb	r3, [r3, #2]
 80069aa:	0018      	movs	r0, r3
 80069ac:	f000 faad 	bl	8006f0a <RTC_ByteToBcd2>
 80069b0:	0003      	movs	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80069b2:	0022      	movs	r2, r4
 80069b4:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80069b6:	68bb      	ldr	r3, [r7, #8]
 80069b8:	78db      	ldrb	r3, [r3, #3]
 80069ba:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80069bc:	4313      	orrs	r3, r2
 80069be:	617b      	str	r3, [r7, #20]
 80069c0:	e017      	b.n	80069f2 <HAL_RTC_SetTime+0xaa>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	689b      	ldr	r3, [r3, #8]
 80069c8:	2240      	movs	r2, #64	; 0x40
 80069ca:	4013      	ands	r3, r2
 80069cc:	d102      	bne.n	80069d4 <HAL_RTC_SetTime+0x8c>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	2200      	movs	r2, #0
 80069d2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	781b      	ldrb	r3, [r3, #0]
 80069d8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80069da:	68bb      	ldr	r3, [r7, #8]
 80069dc:	785b      	ldrb	r3, [r3, #1]
 80069de:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80069e0:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80069e2:	68ba      	ldr	r2, [r7, #8]
 80069e4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80069e6:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80069e8:	68bb      	ldr	r3, [r7, #8]
 80069ea:	78db      	ldrb	r3, [r3, #3]
 80069ec:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80069ee:	4313      	orrs	r3, r2
 80069f0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	22ca      	movs	r2, #202	; 0xca
 80069f8:	625a      	str	r2, [r3, #36]	; 0x24
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	2253      	movs	r2, #83	; 0x53
 8006a00:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	0018      	movs	r0, r3
 8006a06:	f000 fa54 	bl	8006eb2 <RTC_EnterInitMode>
 8006a0a:	1e03      	subs	r3, r0, #0
 8006a0c:	d00b      	beq.n	8006a26 <HAL_RTC_SetTime+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	22ff      	movs	r2, #255	; 0xff
 8006a14:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2204      	movs	r2, #4
 8006a1a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	2200      	movs	r2, #0
 8006a20:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8006a22:	2301      	movs	r3, #1
 8006a24:	e044      	b.n	8006ab0 <HAL_RTC_SetTime+0x168>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	697a      	ldr	r2, [r7, #20]
 8006a2c:	4922      	ldr	r1, [pc, #136]	; (8006ab8 <HAL_RTC_SetTime+0x170>)
 8006a2e:	400a      	ands	r2, r1
 8006a30:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	689a      	ldr	r2, [r3, #8]
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	491f      	ldr	r1, [pc, #124]	; (8006abc <HAL_RTC_SetTime+0x174>)
 8006a3e:	400a      	ands	r2, r1
 8006a40:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	6899      	ldr	r1, [r3, #8]
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	68da      	ldr	r2, [r3, #12]
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	691b      	ldr	r3, [r3, #16]
 8006a50:	431a      	orrs	r2, r3
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	430a      	orrs	r2, r1
 8006a58:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	68da      	ldr	r2, [r3, #12]
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	2180      	movs	r1, #128	; 0x80
 8006a66:	438a      	bics	r2, r1
 8006a68:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	689b      	ldr	r3, [r3, #8]
 8006a70:	2220      	movs	r2, #32
 8006a72:	4013      	ands	r3, r2
 8006a74:	d111      	bne.n	8006a9a <HAL_RTC_SetTime+0x152>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	0018      	movs	r0, r3
 8006a7a:	f000 f9f1 	bl	8006e60 <HAL_RTC_WaitForSynchro>
 8006a7e:	1e03      	subs	r3, r0, #0
 8006a80:	d00b      	beq.n	8006a9a <HAL_RTC_SetTime+0x152>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	22ff      	movs	r2, #255	; 0xff
 8006a88:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	2204      	movs	r2, #4
 8006a8e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	2200      	movs	r2, #0
 8006a94:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8006a96:	2301      	movs	r3, #1
 8006a98:	e00a      	b.n	8006ab0 <HAL_RTC_SetTime+0x168>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	22ff      	movs	r2, #255	; 0xff
 8006aa0:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	2201      	movs	r2, #1
 8006aa6:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8006aae:	2300      	movs	r3, #0
  }
}
 8006ab0:	0018      	movs	r0, r3
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	b007      	add	sp, #28
 8006ab6:	bd90      	pop	{r4, r7, pc}
 8006ab8:	007f7f7f 	.word	0x007f7f7f
 8006abc:	fffbffff 	.word	0xfffbffff

08006ac0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006ac0:	b590      	push	{r4, r7, lr}
 8006ac2:	b087      	sub	sp, #28
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	60f8      	str	r0, [r7, #12]
 8006ac8:	60b9      	str	r1, [r7, #8]
 8006aca:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006acc:	2300      	movs	r3, #0
 8006ace:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	7f1b      	ldrb	r3, [r3, #28]
 8006ad4:	2b01      	cmp	r3, #1
 8006ad6:	d101      	bne.n	8006adc <HAL_RTC_SetDate+0x1c>
 8006ad8:	2302      	movs	r3, #2
 8006ada:	e091      	b.n	8006c00 <HAL_RTC_SetDate+0x140>
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	2201      	movs	r2, #1
 8006ae0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	2202      	movs	r2, #2
 8006ae6:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d10e      	bne.n	8006b0c <HAL_RTC_SetDate+0x4c>
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	785b      	ldrb	r3, [r3, #1]
 8006af2:	001a      	movs	r2, r3
 8006af4:	2310      	movs	r3, #16
 8006af6:	4013      	ands	r3, r2
 8006af8:	d008      	beq.n	8006b0c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	785b      	ldrb	r3, [r3, #1]
 8006afe:	2210      	movs	r2, #16
 8006b00:	4393      	bics	r3, r2
 8006b02:	b2db      	uxtb	r3, r3
 8006b04:	330a      	adds	r3, #10
 8006b06:	b2da      	uxtb	r2, r3
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d11c      	bne.n	8006b4c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	78db      	ldrb	r3, [r3, #3]
 8006b16:	0018      	movs	r0, r3
 8006b18:	f000 f9f7 	bl	8006f0a <RTC_ByteToBcd2>
 8006b1c:	0003      	movs	r3, r0
 8006b1e:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	785b      	ldrb	r3, [r3, #1]
 8006b24:	0018      	movs	r0, r3
 8006b26:	f000 f9f0 	bl	8006f0a <RTC_ByteToBcd2>
 8006b2a:	0003      	movs	r3, r0
 8006b2c:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8006b2e:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	789b      	ldrb	r3, [r3, #2]
 8006b34:	0018      	movs	r0, r3
 8006b36:	f000 f9e8 	bl	8006f0a <RTC_ByteToBcd2>
 8006b3a:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8006b3c:	0022      	movs	r2, r4
 8006b3e:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	781b      	ldrb	r3, [r3, #0]
 8006b44:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8006b46:	4313      	orrs	r3, r2
 8006b48:	617b      	str	r3, [r7, #20]
 8006b4a:	e00e      	b.n	8006b6a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	78db      	ldrb	r3, [r3, #3]
 8006b50:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	785b      	ldrb	r3, [r3, #1]
 8006b56:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8006b58:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8006b5a:	68ba      	ldr	r2, [r7, #8]
 8006b5c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8006b5e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	781b      	ldrb	r3, [r3, #0]
 8006b64:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8006b66:	4313      	orrs	r3, r2
 8006b68:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	22ca      	movs	r2, #202	; 0xca
 8006b70:	625a      	str	r2, [r3, #36]	; 0x24
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	2253      	movs	r2, #83	; 0x53
 8006b78:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	0018      	movs	r0, r3
 8006b7e:	f000 f998 	bl	8006eb2 <RTC_EnterInitMode>
 8006b82:	1e03      	subs	r3, r0, #0
 8006b84:	d00b      	beq.n	8006b9e <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	22ff      	movs	r2, #255	; 0xff
 8006b8c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	2204      	movs	r2, #4
 8006b92:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	2200      	movs	r2, #0
 8006b98:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	e030      	b.n	8006c00 <HAL_RTC_SetDate+0x140>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	697a      	ldr	r2, [r7, #20]
 8006ba4:	4918      	ldr	r1, [pc, #96]	; (8006c08 <HAL_RTC_SetDate+0x148>)
 8006ba6:	400a      	ands	r2, r1
 8006ba8:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	68da      	ldr	r2, [r3, #12]
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	2180      	movs	r1, #128	; 0x80
 8006bb6:	438a      	bics	r2, r1
 8006bb8:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	689b      	ldr	r3, [r3, #8]
 8006bc0:	2220      	movs	r2, #32
 8006bc2:	4013      	ands	r3, r2
 8006bc4:	d111      	bne.n	8006bea <HAL_RTC_SetDate+0x12a>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	0018      	movs	r0, r3
 8006bca:	f000 f949 	bl	8006e60 <HAL_RTC_WaitForSynchro>
 8006bce:	1e03      	subs	r3, r0, #0
 8006bd0:	d00b      	beq.n	8006bea <HAL_RTC_SetDate+0x12a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	22ff      	movs	r2, #255	; 0xff
 8006bd8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2204      	movs	r2, #4
 8006bde:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2200      	movs	r2, #0
 8006be4:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8006be6:	2301      	movs	r3, #1
 8006be8:	e00a      	b.n	8006c00 <HAL_RTC_SetDate+0x140>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	22ff      	movs	r2, #255	; 0xff
 8006bf0:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	2201      	movs	r2, #1
 8006bf6:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8006bfe:	2300      	movs	r3, #0
  }
}
 8006c00:	0018      	movs	r0, r3
 8006c02:	46bd      	mov	sp, r7
 8006c04:	b007      	add	sp, #28
 8006c06:	bd90      	pop	{r4, r7, pc}
 8006c08:	00ffff3f 	.word	0x00ffff3f

08006c0c <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8006c0c:	b590      	push	{r4, r7, lr}
 8006c0e:	b089      	sub	sp, #36	; 0x24
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	60f8      	str	r0, [r7, #12]
 8006c14:	60b9      	str	r1, [r7, #8]
 8006c16:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8006c18:	2300      	movs	r3, #0
 8006c1a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	61fb      	str	r3, [r7, #28]
 8006c20:	2300      	movs	r3, #0
 8006c22:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	7f1b      	ldrb	r3, [r3, #28]
 8006c28:	2b01      	cmp	r3, #1
 8006c2a:	d101      	bne.n	8006c30 <HAL_RTC_SetAlarm_IT+0x24>
 8006c2c:	2302      	movs	r3, #2
 8006c2e:	e0d5      	b.n	8006ddc <HAL_RTC_SetAlarm_IT+0x1d0>
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2201      	movs	r2, #1
 8006c34:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	2202      	movs	r2, #2
 8006c3a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d136      	bne.n	8006cb0 <HAL_RTC_SetAlarm_IT+0xa4>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	689b      	ldr	r3, [r3, #8]
 8006c48:	2240      	movs	r2, #64	; 0x40
 8006c4a:	4013      	ands	r3, r2
 8006c4c:	d102      	bne.n	8006c54 <HAL_RTC_SetAlarm_IT+0x48>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006c4e:	68bb      	ldr	r3, [r7, #8]
 8006c50:	2200      	movs	r2, #0
 8006c52:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	781b      	ldrb	r3, [r3, #0]
 8006c58:	0018      	movs	r0, r3
 8006c5a:	f000 f956 	bl	8006f0a <RTC_ByteToBcd2>
 8006c5e:	0003      	movs	r3, r0
 8006c60:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	785b      	ldrb	r3, [r3, #1]
 8006c66:	0018      	movs	r0, r3
 8006c68:	f000 f94f 	bl	8006f0a <RTC_ByteToBcd2>
 8006c6c:	0003      	movs	r3, r0
 8006c6e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8006c70:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	789b      	ldrb	r3, [r3, #2]
 8006c76:	0018      	movs	r0, r3
 8006c78:	f000 f947 	bl	8006f0a <RTC_ByteToBcd2>
 8006c7c:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8006c7e:	0022      	movs	r2, r4
 8006c80:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8006c82:	68bb      	ldr	r3, [r7, #8]
 8006c84:	78db      	ldrb	r3, [r3, #3]
 8006c86:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8006c88:	431a      	orrs	r2, r3
 8006c8a:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	2220      	movs	r2, #32
 8006c90:	5c9b      	ldrb	r3, [r3, r2]
 8006c92:	0018      	movs	r0, r3
 8006c94:	f000 f939 	bl	8006f0a <RTC_ByteToBcd2>
 8006c98:	0003      	movs	r3, r0
 8006c9a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8006c9c:	0022      	movs	r2, r4
 8006c9e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8006ca4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8006caa:	4313      	orrs	r3, r2
 8006cac:	61fb      	str	r3, [r7, #28]
 8006cae:	e022      	b.n	8006cf6 <HAL_RTC_SetAlarm_IT+0xea>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	689b      	ldr	r3, [r3, #8]
 8006cb6:	2240      	movs	r2, #64	; 0x40
 8006cb8:	4013      	ands	r3, r2
 8006cba:	d102      	bne.n	8006cc2 <HAL_RTC_SetAlarm_IT+0xb6>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006cbc:	68bb      	ldr	r3, [r7, #8]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	781b      	ldrb	r3, [r3, #0]
 8006cc6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	785b      	ldrb	r3, [r3, #1]
 8006ccc:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8006cce:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8006cd0:	68ba      	ldr	r2, [r7, #8]
 8006cd2:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8006cd4:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	78db      	ldrb	r3, [r3, #3]
 8006cda:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8006cdc:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	2120      	movs	r1, #32
 8006ce2:	5c5b      	ldrb	r3, [r3, r1]
 8006ce4:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8006ce6:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8006cec:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	685a      	ldr	r2, [r3, #4]
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	699b      	ldr	r3, [r3, #24]
 8006cfe:	4313      	orrs	r3, r2
 8006d00:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	22ca      	movs	r2, #202	; 0xca
 8006d08:	625a      	str	r2, [r3, #36]	; 0x24
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	2253      	movs	r2, #83	; 0x53
 8006d10:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Alarm A interrupt */
  __HAL_RTC_ALARMA_DISABLE(hrtc);
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	689a      	ldr	r2, [r3, #8]
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	4931      	ldr	r1, [pc, #196]	; (8006de4 <HAL_RTC_SetAlarm_IT+0x1d8>)
 8006d1e:	400a      	ands	r2, r1
 8006d20:	609a      	str	r2, [r3, #8]

  /* Clear flag alarm A */
  __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	68db      	ldr	r3, [r3, #12]
 8006d28:	22ff      	movs	r2, #255	; 0xff
 8006d2a:	401a      	ands	r2, r3
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	492d      	ldr	r1, [pc, #180]	; (8006de8 <HAL_RTC_SetAlarm_IT+0x1dc>)
 8006d32:	430a      	orrs	r2, r1
 8006d34:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8006d36:	f7fd fb27 	bl	8004388 <HAL_GetTick>
 8006d3a:	0003      	movs	r3, r0
 8006d3c:	61bb      	str	r3, [r7, #24]

  /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8006d3e:	e014      	b.n	8006d6a <HAL_RTC_SetAlarm_IT+0x15e>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006d40:	f7fd fb22 	bl	8004388 <HAL_GetTick>
 8006d44:	0002      	movs	r2, r0
 8006d46:	69bb      	ldr	r3, [r7, #24]
 8006d48:	1ad2      	subs	r2, r2, r3
 8006d4a:	23fa      	movs	r3, #250	; 0xfa
 8006d4c:	009b      	lsls	r3, r3, #2
 8006d4e:	429a      	cmp	r2, r3
 8006d50:	d90b      	bls.n	8006d6a <HAL_RTC_SetAlarm_IT+0x15e>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	22ff      	movs	r2, #255	; 0xff
 8006d58:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2203      	movs	r2, #3
 8006d5e:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	2200      	movs	r2, #0
 8006d64:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8006d66:	2303      	movs	r3, #3
 8006d68:	e038      	b.n	8006ddc <HAL_RTC_SetAlarm_IT+0x1d0>
  while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	68db      	ldr	r3, [r3, #12]
 8006d70:	2201      	movs	r2, #1
 8006d72:	4013      	ands	r3, r2
 8006d74:	d0e4      	beq.n	8006d40 <HAL_RTC_SetAlarm_IT+0x134>
    }
  }

  hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	69fa      	ldr	r2, [r7, #28]
 8006d7c:	61da      	str	r2, [r3, #28]
  /* Configure the Alarm A Sub Second register */
  hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	697a      	ldr	r2, [r7, #20]
 8006d84:	645a      	str	r2, [r3, #68]	; 0x44
  /* Configure the Alarm state: Enable Alarm */
  __HAL_RTC_ALARMA_ENABLE(hrtc);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	689a      	ldr	r2, [r3, #8]
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	2180      	movs	r1, #128	; 0x80
 8006d92:	0049      	lsls	r1, r1, #1
 8006d94:	430a      	orrs	r2, r1
 8006d96:	609a      	str	r2, [r3, #8]
  /* Configure the Alarm interrupt */
  __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	689a      	ldr	r2, [r3, #8]
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	2180      	movs	r1, #128	; 0x80
 8006da4:	0149      	lsls	r1, r1, #5
 8006da6:	430a      	orrs	r2, r1
 8006da8:	609a      	str	r2, [r3, #8]

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8006daa:	4b10      	ldr	r3, [pc, #64]	; (8006dec <HAL_RTC_SetAlarm_IT+0x1e0>)
 8006dac:	681a      	ldr	r2, [r3, #0]
 8006dae:	4b0f      	ldr	r3, [pc, #60]	; (8006dec <HAL_RTC_SetAlarm_IT+0x1e0>)
 8006db0:	2180      	movs	r1, #128	; 0x80
 8006db2:	0289      	lsls	r1, r1, #10
 8006db4:	430a      	orrs	r2, r1
 8006db6:	601a      	str	r2, [r3, #0]

  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8006db8:	4b0c      	ldr	r3, [pc, #48]	; (8006dec <HAL_RTC_SetAlarm_IT+0x1e0>)
 8006dba:	689a      	ldr	r2, [r3, #8]
 8006dbc:	4b0b      	ldr	r3, [pc, #44]	; (8006dec <HAL_RTC_SetAlarm_IT+0x1e0>)
 8006dbe:	2180      	movs	r1, #128	; 0x80
 8006dc0:	0289      	lsls	r1, r1, #10
 8006dc2:	430a      	orrs	r2, r1
 8006dc4:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	22ff      	movs	r2, #255	; 0xff
 8006dcc:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2201      	movs	r2, #1
 8006dd2:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8006dda:	2300      	movs	r3, #0
}
 8006ddc:	0018      	movs	r0, r3
 8006dde:	46bd      	mov	sp, r7
 8006de0:	b009      	add	sp, #36	; 0x24
 8006de2:	bd90      	pop	{r4, r7, pc}
 8006de4:	fffffeff 	.word	0xfffffeff
 8006de8:	fffffe7f 	.word	0xfffffe7f
 8006dec:	40010400 	.word	0x40010400

08006df0 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b082      	sub	sp, #8
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	689a      	ldr	r2, [r3, #8]
 8006dfe:	2380      	movs	r3, #128	; 0x80
 8006e00:	015b      	lsls	r3, r3, #5
 8006e02:	4013      	ands	r3, r2
 8006e04:	d014      	beq.n	8006e30 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != RESET)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	68da      	ldr	r2, [r3, #12]
 8006e0c:	2380      	movs	r3, #128	; 0x80
 8006e0e:	005b      	lsls	r3, r3, #1
 8006e10:	4013      	ands	r3, r2
 8006e12:	d00d      	beq.n	8006e30 <HAL_RTC_AlarmIRQHandler+0x40>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	0018      	movs	r0, r3
 8006e18:	f000 f81a 	bl	8006e50 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	68db      	ldr	r3, [r3, #12]
 8006e22:	22ff      	movs	r2, #255	; 0xff
 8006e24:	401a      	ands	r2, r3
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4907      	ldr	r1, [pc, #28]	; (8006e48 <HAL_RTC_AlarmIRQHandler+0x58>)
 8006e2c:	430a      	orrs	r2, r1
 8006e2e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8006e30:	4b06      	ldr	r3, [pc, #24]	; (8006e4c <HAL_RTC_AlarmIRQHandler+0x5c>)
 8006e32:	2280      	movs	r2, #128	; 0x80
 8006e34:	0292      	lsls	r2, r2, #10
 8006e36:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2201      	movs	r2, #1
 8006e3c:	775a      	strb	r2, [r3, #29]
}
 8006e3e:	46c0      	nop			; (mov r8, r8)
 8006e40:	46bd      	mov	sp, r7
 8006e42:	b002      	add	sp, #8
 8006e44:	bd80      	pop	{r7, pc}
 8006e46:	46c0      	nop			; (mov r8, r8)
 8006e48:	fffffe7f 	.word	0xfffffe7f
 8006e4c:	40010400 	.word	0x40010400

08006e50 <HAL_RTC_AlarmAEventCallback>:
  * @brief  Alarm A callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b082      	sub	sp, #8
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8006e58:	46c0      	nop			; (mov r8, r8)
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	b002      	add	sp, #8
 8006e5e:	bd80      	pop	{r7, pc}

08006e60 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b084      	sub	sp, #16
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	68da      	ldr	r2, [r3, #12]
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	21a0      	movs	r1, #160	; 0xa0
 8006e78:	438a      	bics	r2, r1
 8006e7a:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8006e7c:	f7fd fa84 	bl	8004388 <HAL_GetTick>
 8006e80:	0003      	movs	r3, r0
 8006e82:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8006e84:	e00a      	b.n	8006e9c <HAL_RTC_WaitForSynchro+0x3c>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006e86:	f7fd fa7f 	bl	8004388 <HAL_GetTick>
 8006e8a:	0002      	movs	r2, r0
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	1ad2      	subs	r2, r2, r3
 8006e90:	23fa      	movs	r3, #250	; 0xfa
 8006e92:	009b      	lsls	r3, r3, #2
 8006e94:	429a      	cmp	r2, r3
 8006e96:	d901      	bls.n	8006e9c <HAL_RTC_WaitForSynchro+0x3c>
    {
      return HAL_TIMEOUT;
 8006e98:	2303      	movs	r3, #3
 8006e9a:	e006      	b.n	8006eaa <HAL_RTC_WaitForSynchro+0x4a>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	68db      	ldr	r3, [r3, #12]
 8006ea2:	2220      	movs	r2, #32
 8006ea4:	4013      	ands	r3, r2
 8006ea6:	d0ee      	beq.n	8006e86 <HAL_RTC_WaitForSynchro+0x26>
    }
  }

  return HAL_OK;
 8006ea8:	2300      	movs	r3, #0
}
 8006eaa:	0018      	movs	r0, r3
 8006eac:	46bd      	mov	sp, r7
 8006eae:	b004      	add	sp, #16
 8006eb0:	bd80      	pop	{r7, pc}

08006eb2 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006eb2:	b580      	push	{r7, lr}
 8006eb4:	b084      	sub	sp, #16
 8006eb6:	af00      	add	r7, sp, #0
 8006eb8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006eba:	2300      	movs	r3, #0
 8006ebc:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	68db      	ldr	r3, [r3, #12]
 8006ec4:	2240      	movs	r2, #64	; 0x40
 8006ec6:	4013      	ands	r3, r2
 8006ec8:	d11a      	bne.n	8006f00 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	2201      	movs	r2, #1
 8006ed0:	4252      	negs	r2, r2
 8006ed2:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006ed4:	f7fd fa58 	bl	8004388 <HAL_GetTick>
 8006ed8:	0003      	movs	r3, r0
 8006eda:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8006edc:	e00a      	b.n	8006ef4 <RTC_EnterInitMode+0x42>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006ede:	f7fd fa53 	bl	8004388 <HAL_GetTick>
 8006ee2:	0002      	movs	r2, r0
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	1ad2      	subs	r2, r2, r3
 8006ee8:	23fa      	movs	r3, #250	; 0xfa
 8006eea:	009b      	lsls	r3, r3, #2
 8006eec:	429a      	cmp	r2, r3
 8006eee:	d901      	bls.n	8006ef4 <RTC_EnterInitMode+0x42>
      {
        return HAL_TIMEOUT;
 8006ef0:	2303      	movs	r3, #3
 8006ef2:	e006      	b.n	8006f02 <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	68db      	ldr	r3, [r3, #12]
 8006efa:	2240      	movs	r2, #64	; 0x40
 8006efc:	4013      	ands	r3, r2
 8006efe:	d0ee      	beq.n	8006ede <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8006f00:	2300      	movs	r3, #0
}
 8006f02:	0018      	movs	r0, r3
 8006f04:	46bd      	mov	sp, r7
 8006f06:	b004      	add	sp, #16
 8006f08:	bd80      	pop	{r7, pc}

08006f0a <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006f0a:	b580      	push	{r7, lr}
 8006f0c:	b084      	sub	sp, #16
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	0002      	movs	r2, r0
 8006f12:	1dfb      	adds	r3, r7, #7
 8006f14:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8006f16:	2300      	movs	r3, #0
 8006f18:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8006f1a:	e007      	b.n	8006f2c <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	3301      	adds	r3, #1
 8006f20:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8006f22:	1dfb      	adds	r3, r7, #7
 8006f24:	1dfa      	adds	r2, r7, #7
 8006f26:	7812      	ldrb	r2, [r2, #0]
 8006f28:	3a0a      	subs	r2, #10
 8006f2a:	701a      	strb	r2, [r3, #0]
  while (Value >= 10U)
 8006f2c:	1dfb      	adds	r3, r7, #7
 8006f2e:	781b      	ldrb	r3, [r3, #0]
 8006f30:	2b09      	cmp	r3, #9
 8006f32:	d8f3      	bhi.n	8006f1c <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	b2db      	uxtb	r3, r3
 8006f38:	011b      	lsls	r3, r3, #4
 8006f3a:	b2da      	uxtb	r2, r3
 8006f3c:	1dfb      	adds	r3, r7, #7
 8006f3e:	781b      	ldrb	r3, [r3, #0]
 8006f40:	4313      	orrs	r3, r2
 8006f42:	b2db      	uxtb	r3, r3
}
 8006f44:	0018      	movs	r0, r3
 8006f46:	46bd      	mov	sp, r7
 8006f48:	b004      	add	sp, #16
 8006f4a:	bd80      	pop	{r7, pc}

08006f4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b082      	sub	sp, #8
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d101      	bne.n	8006f5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	e01e      	b.n	8006f9c <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	223d      	movs	r2, #61	; 0x3d
 8006f62:	5c9b      	ldrb	r3, [r3, r2]
 8006f64:	b2db      	uxtb	r3, r3
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d107      	bne.n	8006f7a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	223c      	movs	r2, #60	; 0x3c
 8006f6e:	2100      	movs	r1, #0
 8006f70:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	0018      	movs	r0, r3
 8006f76:	f000 f815 	bl	8006fa4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	223d      	movs	r2, #61	; 0x3d
 8006f7e:	2102      	movs	r1, #2
 8006f80:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681a      	ldr	r2, [r3, #0]
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	3304      	adds	r3, #4
 8006f8a:	0019      	movs	r1, r3
 8006f8c:	0010      	movs	r0, r2
 8006f8e:	f000 f969 	bl	8007264 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	223d      	movs	r2, #61	; 0x3d
 8006f96:	2101      	movs	r1, #1
 8006f98:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006f9a:	2300      	movs	r3, #0
}
 8006f9c:	0018      	movs	r0, r3
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	b002      	add	sp, #8
 8006fa2:	bd80      	pop	{r7, pc}

08006fa4 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b082      	sub	sp, #8
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006fac:	46c0      	nop			; (mov r8, r8)
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	b002      	add	sp, #8
 8006fb2:	bd80      	pop	{r7, pc}

08006fb4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b084      	sub	sp, #16
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	68da      	ldr	r2, [r3, #12]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	2101      	movs	r1, #1
 8006fc8:	430a      	orrs	r2, r1
 8006fca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	689b      	ldr	r3, [r3, #8]
 8006fd2:	2207      	movs	r2, #7
 8006fd4:	4013      	ands	r3, r2
 8006fd6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2b06      	cmp	r3, #6
 8006fdc:	d007      	beq.n	8006fee <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	681a      	ldr	r2, [r3, #0]
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	2101      	movs	r1, #1
 8006fea:	430a      	orrs	r2, r1
 8006fec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006fee:	2300      	movs	r3, #0
}
 8006ff0:	0018      	movs	r0, r3
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	b004      	add	sp, #16
 8006ff6:	bd80      	pop	{r7, pc}

08006ff8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b082      	sub	sp, #8
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	691b      	ldr	r3, [r3, #16]
 8007006:	2202      	movs	r2, #2
 8007008:	4013      	ands	r3, r2
 800700a:	2b02      	cmp	r3, #2
 800700c:	d124      	bne.n	8007058 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	68db      	ldr	r3, [r3, #12]
 8007014:	2202      	movs	r2, #2
 8007016:	4013      	ands	r3, r2
 8007018:	2b02      	cmp	r3, #2
 800701a:	d11d      	bne.n	8007058 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	2203      	movs	r2, #3
 8007022:	4252      	negs	r2, r2
 8007024:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2201      	movs	r2, #1
 800702a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	699b      	ldr	r3, [r3, #24]
 8007032:	2203      	movs	r2, #3
 8007034:	4013      	ands	r3, r2
 8007036:	d004      	beq.n	8007042 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	0018      	movs	r0, r3
 800703c:	f000 f8fa 	bl	8007234 <HAL_TIM_IC_CaptureCallback>
 8007040:	e007      	b.n	8007052 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	0018      	movs	r0, r3
 8007046:	f000 f8ed 	bl	8007224 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	0018      	movs	r0, r3
 800704e:	f000 f8f9 	bl	8007244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2200      	movs	r2, #0
 8007056:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	691b      	ldr	r3, [r3, #16]
 800705e:	2204      	movs	r2, #4
 8007060:	4013      	ands	r3, r2
 8007062:	2b04      	cmp	r3, #4
 8007064:	d125      	bne.n	80070b2 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	68db      	ldr	r3, [r3, #12]
 800706c:	2204      	movs	r2, #4
 800706e:	4013      	ands	r3, r2
 8007070:	2b04      	cmp	r3, #4
 8007072:	d11e      	bne.n	80070b2 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	2205      	movs	r2, #5
 800707a:	4252      	negs	r2, r2
 800707c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2202      	movs	r2, #2
 8007082:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	699a      	ldr	r2, [r3, #24]
 800708a:	23c0      	movs	r3, #192	; 0xc0
 800708c:	009b      	lsls	r3, r3, #2
 800708e:	4013      	ands	r3, r2
 8007090:	d004      	beq.n	800709c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	0018      	movs	r0, r3
 8007096:	f000 f8cd 	bl	8007234 <HAL_TIM_IC_CaptureCallback>
 800709a:	e007      	b.n	80070ac <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	0018      	movs	r0, r3
 80070a0:	f000 f8c0 	bl	8007224 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	0018      	movs	r0, r3
 80070a8:	f000 f8cc 	bl	8007244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2200      	movs	r2, #0
 80070b0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	691b      	ldr	r3, [r3, #16]
 80070b8:	2208      	movs	r2, #8
 80070ba:	4013      	ands	r3, r2
 80070bc:	2b08      	cmp	r3, #8
 80070be:	d124      	bne.n	800710a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	68db      	ldr	r3, [r3, #12]
 80070c6:	2208      	movs	r2, #8
 80070c8:	4013      	ands	r3, r2
 80070ca:	2b08      	cmp	r3, #8
 80070cc:	d11d      	bne.n	800710a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	2209      	movs	r2, #9
 80070d4:	4252      	negs	r2, r2
 80070d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2204      	movs	r2, #4
 80070dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	69db      	ldr	r3, [r3, #28]
 80070e4:	2203      	movs	r2, #3
 80070e6:	4013      	ands	r3, r2
 80070e8:	d004      	beq.n	80070f4 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	0018      	movs	r0, r3
 80070ee:	f000 f8a1 	bl	8007234 <HAL_TIM_IC_CaptureCallback>
 80070f2:	e007      	b.n	8007104 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	0018      	movs	r0, r3
 80070f8:	f000 f894 	bl	8007224 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	0018      	movs	r0, r3
 8007100:	f000 f8a0 	bl	8007244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2200      	movs	r2, #0
 8007108:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	691b      	ldr	r3, [r3, #16]
 8007110:	2210      	movs	r2, #16
 8007112:	4013      	ands	r3, r2
 8007114:	2b10      	cmp	r3, #16
 8007116:	d125      	bne.n	8007164 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	68db      	ldr	r3, [r3, #12]
 800711e:	2210      	movs	r2, #16
 8007120:	4013      	ands	r3, r2
 8007122:	2b10      	cmp	r3, #16
 8007124:	d11e      	bne.n	8007164 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	2211      	movs	r2, #17
 800712c:	4252      	negs	r2, r2
 800712e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2208      	movs	r2, #8
 8007134:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	69da      	ldr	r2, [r3, #28]
 800713c:	23c0      	movs	r3, #192	; 0xc0
 800713e:	009b      	lsls	r3, r3, #2
 8007140:	4013      	ands	r3, r2
 8007142:	d004      	beq.n	800714e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	0018      	movs	r0, r3
 8007148:	f000 f874 	bl	8007234 <HAL_TIM_IC_CaptureCallback>
 800714c:	e007      	b.n	800715e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	0018      	movs	r0, r3
 8007152:	f000 f867 	bl	8007224 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	0018      	movs	r0, r3
 800715a:	f000 f873 	bl	8007244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2200      	movs	r2, #0
 8007162:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	691b      	ldr	r3, [r3, #16]
 800716a:	2201      	movs	r2, #1
 800716c:	4013      	ands	r3, r2
 800716e:	2b01      	cmp	r3, #1
 8007170:	d10f      	bne.n	8007192 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	68db      	ldr	r3, [r3, #12]
 8007178:	2201      	movs	r2, #1
 800717a:	4013      	ands	r3, r2
 800717c:	2b01      	cmp	r3, #1
 800717e:	d108      	bne.n	8007192 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	2202      	movs	r2, #2
 8007186:	4252      	negs	r2, r2
 8007188:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	0018      	movs	r0, r3
 800718e:	f7fc fe43 	bl	8003e18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	691b      	ldr	r3, [r3, #16]
 8007198:	2280      	movs	r2, #128	; 0x80
 800719a:	4013      	ands	r3, r2
 800719c:	2b80      	cmp	r3, #128	; 0x80
 800719e:	d10f      	bne.n	80071c0 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	68db      	ldr	r3, [r3, #12]
 80071a6:	2280      	movs	r2, #128	; 0x80
 80071a8:	4013      	ands	r3, r2
 80071aa:	2b80      	cmp	r3, #128	; 0x80
 80071ac:	d108      	bne.n	80071c0 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	2281      	movs	r2, #129	; 0x81
 80071b4:	4252      	negs	r2, r2
 80071b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	0018      	movs	r0, r3
 80071bc:	f000 f8d0 	bl	8007360 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	691b      	ldr	r3, [r3, #16]
 80071c6:	2240      	movs	r2, #64	; 0x40
 80071c8:	4013      	ands	r3, r2
 80071ca:	2b40      	cmp	r3, #64	; 0x40
 80071cc:	d10f      	bne.n	80071ee <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	68db      	ldr	r3, [r3, #12]
 80071d4:	2240      	movs	r2, #64	; 0x40
 80071d6:	4013      	ands	r3, r2
 80071d8:	2b40      	cmp	r3, #64	; 0x40
 80071da:	d108      	bne.n	80071ee <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	2241      	movs	r2, #65	; 0x41
 80071e2:	4252      	negs	r2, r2
 80071e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	0018      	movs	r0, r3
 80071ea:	f000 f833 	bl	8007254 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	691b      	ldr	r3, [r3, #16]
 80071f4:	2220      	movs	r2, #32
 80071f6:	4013      	ands	r3, r2
 80071f8:	2b20      	cmp	r3, #32
 80071fa:	d10f      	bne.n	800721c <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	68db      	ldr	r3, [r3, #12]
 8007202:	2220      	movs	r2, #32
 8007204:	4013      	ands	r3, r2
 8007206:	2b20      	cmp	r3, #32
 8007208:	d108      	bne.n	800721c <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	2221      	movs	r2, #33	; 0x21
 8007210:	4252      	negs	r2, r2
 8007212:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	0018      	movs	r0, r3
 8007218:	f000 f89a 	bl	8007350 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800721c:	46c0      	nop			; (mov r8, r8)
 800721e:	46bd      	mov	sp, r7
 8007220:	b002      	add	sp, #8
 8007222:	bd80      	pop	{r7, pc}

08007224 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b082      	sub	sp, #8
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800722c:	46c0      	nop			; (mov r8, r8)
 800722e:	46bd      	mov	sp, r7
 8007230:	b002      	add	sp, #8
 8007232:	bd80      	pop	{r7, pc}

08007234 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b082      	sub	sp, #8
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800723c:	46c0      	nop			; (mov r8, r8)
 800723e:	46bd      	mov	sp, r7
 8007240:	b002      	add	sp, #8
 8007242:	bd80      	pop	{r7, pc}

08007244 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b082      	sub	sp, #8
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800724c:	46c0      	nop			; (mov r8, r8)
 800724e:	46bd      	mov	sp, r7
 8007250:	b002      	add	sp, #8
 8007252:	bd80      	pop	{r7, pc}

08007254 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b082      	sub	sp, #8
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800725c:	46c0      	nop			; (mov r8, r8)
 800725e:	46bd      	mov	sp, r7
 8007260:	b002      	add	sp, #8
 8007262:	bd80      	pop	{r7, pc}

08007264 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b084      	sub	sp, #16
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
 800726c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	4a2f      	ldr	r2, [pc, #188]	; (8007334 <TIM_Base_SetConfig+0xd0>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d003      	beq.n	8007284 <TIM_Base_SetConfig+0x20>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	4a2e      	ldr	r2, [pc, #184]	; (8007338 <TIM_Base_SetConfig+0xd4>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d108      	bne.n	8007296 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	2270      	movs	r2, #112	; 0x70
 8007288:	4393      	bics	r3, r2
 800728a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	685b      	ldr	r3, [r3, #4]
 8007290:	68fa      	ldr	r2, [r7, #12]
 8007292:	4313      	orrs	r3, r2
 8007294:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	4a26      	ldr	r2, [pc, #152]	; (8007334 <TIM_Base_SetConfig+0xd0>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d013      	beq.n	80072c6 <TIM_Base_SetConfig+0x62>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	4a25      	ldr	r2, [pc, #148]	; (8007338 <TIM_Base_SetConfig+0xd4>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d00f      	beq.n	80072c6 <TIM_Base_SetConfig+0x62>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	4a24      	ldr	r2, [pc, #144]	; (800733c <TIM_Base_SetConfig+0xd8>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d00b      	beq.n	80072c6 <TIM_Base_SetConfig+0x62>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	4a23      	ldr	r2, [pc, #140]	; (8007340 <TIM_Base_SetConfig+0xdc>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d007      	beq.n	80072c6 <TIM_Base_SetConfig+0x62>
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	4a22      	ldr	r2, [pc, #136]	; (8007344 <TIM_Base_SetConfig+0xe0>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d003      	beq.n	80072c6 <TIM_Base_SetConfig+0x62>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	4a21      	ldr	r2, [pc, #132]	; (8007348 <TIM_Base_SetConfig+0xe4>)
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d108      	bne.n	80072d8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	4a20      	ldr	r2, [pc, #128]	; (800734c <TIM_Base_SetConfig+0xe8>)
 80072ca:	4013      	ands	r3, r2
 80072cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	68db      	ldr	r3, [r3, #12]
 80072d2:	68fa      	ldr	r2, [r7, #12]
 80072d4:	4313      	orrs	r3, r2
 80072d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	2280      	movs	r2, #128	; 0x80
 80072dc:	4393      	bics	r3, r2
 80072de:	001a      	movs	r2, r3
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	695b      	ldr	r3, [r3, #20]
 80072e4:	4313      	orrs	r3, r2
 80072e6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	68fa      	ldr	r2, [r7, #12]
 80072ec:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	689a      	ldr	r2, [r3, #8]
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	681a      	ldr	r2, [r3, #0]
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	4a0c      	ldr	r2, [pc, #48]	; (8007334 <TIM_Base_SetConfig+0xd0>)
 8007302:	4293      	cmp	r3, r2
 8007304:	d00b      	beq.n	800731e <TIM_Base_SetConfig+0xba>
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	4a0d      	ldr	r2, [pc, #52]	; (8007340 <TIM_Base_SetConfig+0xdc>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d007      	beq.n	800731e <TIM_Base_SetConfig+0xba>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	4a0c      	ldr	r2, [pc, #48]	; (8007344 <TIM_Base_SetConfig+0xe0>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d003      	beq.n	800731e <TIM_Base_SetConfig+0xba>
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	4a0b      	ldr	r2, [pc, #44]	; (8007348 <TIM_Base_SetConfig+0xe4>)
 800731a:	4293      	cmp	r3, r2
 800731c:	d103      	bne.n	8007326 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	691a      	ldr	r2, [r3, #16]
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2201      	movs	r2, #1
 800732a:	615a      	str	r2, [r3, #20]
}
 800732c:	46c0      	nop			; (mov r8, r8)
 800732e:	46bd      	mov	sp, r7
 8007330:	b004      	add	sp, #16
 8007332:	bd80      	pop	{r7, pc}
 8007334:	40012c00 	.word	0x40012c00
 8007338:	40000400 	.word	0x40000400
 800733c:	40002000 	.word	0x40002000
 8007340:	40014000 	.word	0x40014000
 8007344:	40014400 	.word	0x40014400
 8007348:	40014800 	.word	0x40014800
 800734c:	fffffcff 	.word	0xfffffcff

08007350 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b082      	sub	sp, #8
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007358:	46c0      	nop			; (mov r8, r8)
 800735a:	46bd      	mov	sp, r7
 800735c:	b002      	add	sp, #8
 800735e:	bd80      	pop	{r7, pc}

08007360 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b082      	sub	sp, #8
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007368:	46c0      	nop			; (mov r8, r8)
 800736a:	46bd      	mov	sp, r7
 800736c:	b002      	add	sp, #8
 800736e:	bd80      	pop	{r7, pc}

08007370 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b082      	sub	sp, #8
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d101      	bne.n	8007382 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800737e:	2301      	movs	r3, #1
 8007380:	e044      	b.n	800740c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007386:	2b00      	cmp	r3, #0
 8007388:	d107      	bne.n	800739a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2270      	movs	r2, #112	; 0x70
 800738e:	2100      	movs	r1, #0
 8007390:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	0018      	movs	r0, r3
 8007396:	f7fc fe51 	bl	800403c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2224      	movs	r2, #36	; 0x24
 800739e:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	681a      	ldr	r2, [r3, #0]
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	2101      	movs	r1, #1
 80073ac:	438a      	bics	r2, r1
 80073ae:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	0018      	movs	r0, r3
 80073b4:	f000 fb16 	bl	80079e4 <UART_SetConfig>
 80073b8:	0003      	movs	r3, r0
 80073ba:	2b01      	cmp	r3, #1
 80073bc:	d101      	bne.n	80073c2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80073be:	2301      	movs	r3, #1
 80073c0:	e024      	b.n	800740c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d003      	beq.n	80073d2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	0018      	movs	r0, r3
 80073ce:	f000 fc8f 	bl	8007cf0 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	685a      	ldr	r2, [r3, #4]
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	490d      	ldr	r1, [pc, #52]	; (8007414 <HAL_UART_Init+0xa4>)
 80073de:	400a      	ands	r2, r1
 80073e0:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	689a      	ldr	r2, [r3, #8]
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	2108      	movs	r1, #8
 80073ee:	438a      	bics	r2, r1
 80073f0:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	681a      	ldr	r2, [r3, #0]
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	2101      	movs	r1, #1
 80073fe:	430a      	orrs	r2, r1
 8007400:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	0018      	movs	r0, r3
 8007406:	f000 fd27 	bl	8007e58 <UART_CheckIdleState>
 800740a:	0003      	movs	r3, r0
}
 800740c:	0018      	movs	r0, r3
 800740e:	46bd      	mov	sp, r7
 8007410:	b002      	add	sp, #8
 8007412:	bd80      	pop	{r7, pc}
 8007414:	fffff7ff 	.word	0xfffff7ff

08007418 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b08a      	sub	sp, #40	; 0x28
 800741c:	af02      	add	r7, sp, #8
 800741e:	60f8      	str	r0, [r7, #12]
 8007420:	60b9      	str	r1, [r7, #8]
 8007422:	603b      	str	r3, [r7, #0]
 8007424:	1dbb      	adds	r3, r7, #6
 8007426:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800742c:	2b20      	cmp	r3, #32
 800742e:	d000      	beq.n	8007432 <HAL_UART_Transmit+0x1a>
 8007430:	e095      	b.n	800755e <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8007432:	68bb      	ldr	r3, [r7, #8]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d003      	beq.n	8007440 <HAL_UART_Transmit+0x28>
 8007438:	1dbb      	adds	r3, r7, #6
 800743a:	881b      	ldrh	r3, [r3, #0]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d101      	bne.n	8007444 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007440:	2301      	movs	r3, #1
 8007442:	e08d      	b.n	8007560 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	689a      	ldr	r2, [r3, #8]
 8007448:	2380      	movs	r3, #128	; 0x80
 800744a:	015b      	lsls	r3, r3, #5
 800744c:	429a      	cmp	r2, r3
 800744e:	d109      	bne.n	8007464 <HAL_UART_Transmit+0x4c>
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	691b      	ldr	r3, [r3, #16]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d105      	bne.n	8007464 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	2201      	movs	r2, #1
 800745c:	4013      	ands	r3, r2
 800745e:	d001      	beq.n	8007464 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8007460:	2301      	movs	r3, #1
 8007462:	e07d      	b.n	8007560 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	2270      	movs	r2, #112	; 0x70
 8007468:	5c9b      	ldrb	r3, [r3, r2]
 800746a:	2b01      	cmp	r3, #1
 800746c:	d101      	bne.n	8007472 <HAL_UART_Transmit+0x5a>
 800746e:	2302      	movs	r3, #2
 8007470:	e076      	b.n	8007560 <HAL_UART_Transmit+0x148>
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	2270      	movs	r2, #112	; 0x70
 8007476:	2101      	movs	r1, #1
 8007478:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	2200      	movs	r2, #0
 800747e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	2221      	movs	r2, #33	; 0x21
 8007484:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007486:	f7fc ff7f 	bl	8004388 <HAL_GetTick>
 800748a:	0003      	movs	r3, r0
 800748c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	1dba      	adds	r2, r7, #6
 8007492:	2150      	movs	r1, #80	; 0x50
 8007494:	8812      	ldrh	r2, [r2, #0]
 8007496:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	1dba      	adds	r2, r7, #6
 800749c:	2152      	movs	r1, #82	; 0x52
 800749e:	8812      	ldrh	r2, [r2, #0]
 80074a0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	689a      	ldr	r2, [r3, #8]
 80074a6:	2380      	movs	r3, #128	; 0x80
 80074a8:	015b      	lsls	r3, r3, #5
 80074aa:	429a      	cmp	r2, r3
 80074ac:	d108      	bne.n	80074c0 <HAL_UART_Transmit+0xa8>
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	691b      	ldr	r3, [r3, #16]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d104      	bne.n	80074c0 <HAL_UART_Transmit+0xa8>
    {
      pdata8bits  = NULL;
 80074b6:	2300      	movs	r3, #0
 80074b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	61bb      	str	r3, [r7, #24]
 80074be:	e003      	b.n	80074c8 <HAL_UART_Transmit+0xb0>
    }
    else
    {
      pdata8bits  = pData;
 80074c0:	68bb      	ldr	r3, [r7, #8]
 80074c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80074c4:	2300      	movs	r3, #0
 80074c6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80074c8:	e02d      	b.n	8007526 <HAL_UART_Transmit+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80074ca:	697a      	ldr	r2, [r7, #20]
 80074cc:	68f8      	ldr	r0, [r7, #12]
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	9300      	str	r3, [sp, #0]
 80074d2:	0013      	movs	r3, r2
 80074d4:	2200      	movs	r2, #0
 80074d6:	2180      	movs	r1, #128	; 0x80
 80074d8:	f000 fd04 	bl	8007ee4 <UART_WaitOnFlagUntilTimeout>
 80074dc:	1e03      	subs	r3, r0, #0
 80074de:	d001      	beq.n	80074e4 <HAL_UART_Transmit+0xcc>
      {
        return HAL_TIMEOUT;
 80074e0:	2303      	movs	r3, #3
 80074e2:	e03d      	b.n	8007560 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 80074e4:	69fb      	ldr	r3, [r7, #28]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d10b      	bne.n	8007502 <HAL_UART_Transmit+0xea>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80074ea:	69bb      	ldr	r3, [r7, #24]
 80074ec:	881a      	ldrh	r2, [r3, #0]
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	05d2      	lsls	r2, r2, #23
 80074f4:	0dd2      	lsrs	r2, r2, #23
 80074f6:	b292      	uxth	r2, r2
 80074f8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80074fa:	69bb      	ldr	r3, [r7, #24]
 80074fc:	3302      	adds	r3, #2
 80074fe:	61bb      	str	r3, [r7, #24]
 8007500:	e008      	b.n	8007514 <HAL_UART_Transmit+0xfc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007502:	69fb      	ldr	r3, [r7, #28]
 8007504:	781a      	ldrb	r2, [r3, #0]
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	b292      	uxth	r2, r2
 800750c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800750e:	69fb      	ldr	r3, [r7, #28]
 8007510:	3301      	adds	r3, #1
 8007512:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	2252      	movs	r2, #82	; 0x52
 8007518:	5a9b      	ldrh	r3, [r3, r2]
 800751a:	b29b      	uxth	r3, r3
 800751c:	3b01      	subs	r3, #1
 800751e:	b299      	uxth	r1, r3
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	2252      	movs	r2, #82	; 0x52
 8007524:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	2252      	movs	r2, #82	; 0x52
 800752a:	5a9b      	ldrh	r3, [r3, r2]
 800752c:	b29b      	uxth	r3, r3
 800752e:	2b00      	cmp	r3, #0
 8007530:	d1cb      	bne.n	80074ca <HAL_UART_Transmit+0xb2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007532:	697a      	ldr	r2, [r7, #20]
 8007534:	68f8      	ldr	r0, [r7, #12]
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	9300      	str	r3, [sp, #0]
 800753a:	0013      	movs	r3, r2
 800753c:	2200      	movs	r2, #0
 800753e:	2140      	movs	r1, #64	; 0x40
 8007540:	f000 fcd0 	bl	8007ee4 <UART_WaitOnFlagUntilTimeout>
 8007544:	1e03      	subs	r3, r0, #0
 8007546:	d001      	beq.n	800754c <HAL_UART_Transmit+0x134>
    {
      return HAL_TIMEOUT;
 8007548:	2303      	movs	r3, #3
 800754a:	e009      	b.n	8007560 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	2220      	movs	r2, #32
 8007550:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2270      	movs	r2, #112	; 0x70
 8007556:	2100      	movs	r1, #0
 8007558:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800755a:	2300      	movs	r3, #0
 800755c:	e000      	b.n	8007560 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 800755e:	2302      	movs	r3, #2
  }
}
 8007560:	0018      	movs	r0, r3
 8007562:	46bd      	mov	sp, r7
 8007564:	b008      	add	sp, #32
 8007566:	bd80      	pop	{r7, pc}

08007568 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b084      	sub	sp, #16
 800756c:	af00      	add	r7, sp, #0
 800756e:	60f8      	str	r0, [r7, #12]
 8007570:	60b9      	str	r1, [r7, #8]
 8007572:	1dbb      	adds	r3, r7, #6
 8007574:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800757a:	2b20      	cmp	r3, #32
 800757c:	d000      	beq.n	8007580 <HAL_UART_Receive_IT+0x18>
 800757e:	e08b      	b.n	8007698 <HAL_UART_Receive_IT+0x130>
  {
    if ((pData == NULL) || (Size == 0U))
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d003      	beq.n	800758e <HAL_UART_Receive_IT+0x26>
 8007586:	1dbb      	adds	r3, r7, #6
 8007588:	881b      	ldrh	r3, [r3, #0]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d101      	bne.n	8007592 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800758e:	2301      	movs	r3, #1
 8007590:	e083      	b.n	800769a <HAL_UART_Receive_IT+0x132>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	689a      	ldr	r2, [r3, #8]
 8007596:	2380      	movs	r3, #128	; 0x80
 8007598:	015b      	lsls	r3, r3, #5
 800759a:	429a      	cmp	r2, r3
 800759c:	d109      	bne.n	80075b2 <HAL_UART_Receive_IT+0x4a>
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	691b      	ldr	r3, [r3, #16]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d105      	bne.n	80075b2 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	2201      	movs	r2, #1
 80075aa:	4013      	ands	r3, r2
 80075ac:	d001      	beq.n	80075b2 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 80075ae:	2301      	movs	r3, #1
 80075b0:	e073      	b.n	800769a <HAL_UART_Receive_IT+0x132>
      }
    }

    __HAL_LOCK(huart);
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	2270      	movs	r2, #112	; 0x70
 80075b6:	5c9b      	ldrb	r3, [r3, r2]
 80075b8:	2b01      	cmp	r3, #1
 80075ba:	d101      	bne.n	80075c0 <HAL_UART_Receive_IT+0x58>
 80075bc:	2302      	movs	r3, #2
 80075be:	e06c      	b.n	800769a <HAL_UART_Receive_IT+0x132>
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	2270      	movs	r2, #112	; 0x70
 80075c4:	2101      	movs	r1, #1
 80075c6:	5499      	strb	r1, [r3, r2]

    huart->pRxBuffPtr  = pData;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	68ba      	ldr	r2, [r7, #8]
 80075cc:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	1dba      	adds	r2, r7, #6
 80075d2:	2158      	movs	r1, #88	; 0x58
 80075d4:	8812      	ldrh	r2, [r2, #0]
 80075d6:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	1dba      	adds	r2, r7, #6
 80075dc:	215a      	movs	r1, #90	; 0x5a
 80075de:	8812      	ldrh	r2, [r2, #0]
 80075e0:	525a      	strh	r2, [r3, r1]
    huart->RxISR       = NULL;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	2200      	movs	r2, #0
 80075e6:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	689a      	ldr	r2, [r3, #8]
 80075ec:	2380      	movs	r3, #128	; 0x80
 80075ee:	015b      	lsls	r3, r3, #5
 80075f0:	429a      	cmp	r2, r3
 80075f2:	d10d      	bne.n	8007610 <HAL_UART_Receive_IT+0xa8>
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	691b      	ldr	r3, [r3, #16]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d104      	bne.n	8007606 <HAL_UART_Receive_IT+0x9e>
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	225c      	movs	r2, #92	; 0x5c
 8007600:	4928      	ldr	r1, [pc, #160]	; (80076a4 <HAL_UART_Receive_IT+0x13c>)
 8007602:	5299      	strh	r1, [r3, r2]
 8007604:	e01a      	b.n	800763c <HAL_UART_Receive_IT+0xd4>
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	225c      	movs	r2, #92	; 0x5c
 800760a:	21ff      	movs	r1, #255	; 0xff
 800760c:	5299      	strh	r1, [r3, r2]
 800760e:	e015      	b.n	800763c <HAL_UART_Receive_IT+0xd4>
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	689b      	ldr	r3, [r3, #8]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d10d      	bne.n	8007634 <HAL_UART_Receive_IT+0xcc>
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	691b      	ldr	r3, [r3, #16]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d104      	bne.n	800762a <HAL_UART_Receive_IT+0xc2>
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	225c      	movs	r2, #92	; 0x5c
 8007624:	21ff      	movs	r1, #255	; 0xff
 8007626:	5299      	strh	r1, [r3, r2]
 8007628:	e008      	b.n	800763c <HAL_UART_Receive_IT+0xd4>
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	225c      	movs	r2, #92	; 0x5c
 800762e:	217f      	movs	r1, #127	; 0x7f
 8007630:	5299      	strh	r1, [r3, r2]
 8007632:	e003      	b.n	800763c <HAL_UART_Receive_IT+0xd4>
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	225c      	movs	r2, #92	; 0x5c
 8007638:	2100      	movs	r1, #0
 800763a:	5299      	strh	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	2200      	movs	r2, #0
 8007640:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	2222      	movs	r2, #34	; 0x22
 8007646:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	689a      	ldr	r2, [r3, #8]
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	2101      	movs	r1, #1
 8007654:	430a      	orrs	r2, r1
 8007656:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	689a      	ldr	r2, [r3, #8]
 800765c:	2380      	movs	r3, #128	; 0x80
 800765e:	015b      	lsls	r3, r3, #5
 8007660:	429a      	cmp	r2, r3
 8007662:	d107      	bne.n	8007674 <HAL_UART_Receive_IT+0x10c>
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	691b      	ldr	r3, [r3, #16]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d103      	bne.n	8007674 <HAL_UART_Receive_IT+0x10c>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	4a0e      	ldr	r2, [pc, #56]	; (80076a8 <HAL_UART_Receive_IT+0x140>)
 8007670:	661a      	str	r2, [r3, #96]	; 0x60
 8007672:	e002      	b.n	800767a <HAL_UART_Receive_IT+0x112>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	4a0d      	ldr	r2, [pc, #52]	; (80076ac <HAL_UART_Receive_IT+0x144>)
 8007678:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	2270      	movs	r2, #112	; 0x70
 800767e:	2100      	movs	r1, #0
 8007680:	5499      	strb	r1, [r3, r2]

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	681a      	ldr	r2, [r3, #0]
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	2190      	movs	r1, #144	; 0x90
 800768e:	0049      	lsls	r1, r1, #1
 8007690:	430a      	orrs	r2, r1
 8007692:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8007694:	2300      	movs	r3, #0
 8007696:	e000      	b.n	800769a <HAL_UART_Receive_IT+0x132>
  }
  else
  {
    return HAL_BUSY;
 8007698:	2302      	movs	r3, #2
  }
}
 800769a:	0018      	movs	r0, r3
 800769c:	46bd      	mov	sp, r7
 800769e:	b004      	add	sp, #16
 80076a0:	bd80      	pop	{r7, pc}
 80076a2:	46c0      	nop			; (mov r8, r8)
 80076a4:	000001ff 	.word	0x000001ff
 80076a8:	08008141 	.word	0x08008141
 80076ac:	08008085 	.word	0x08008085

080076b0 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b082      	sub	sp, #8
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	681a      	ldr	r2, [r3, #0]
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	4927      	ldr	r1, [pc, #156]	; (8007760 <HAL_UART_AbortReceive+0xb0>)
 80076c4:	400a      	ands	r2, r1
 80076c6:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	689a      	ldr	r2, [r3, #8]
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	2101      	movs	r1, #1
 80076d4:	438a      	bics	r2, r1
 80076d6:	609a      	str	r2, [r3, #8]

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	689b      	ldr	r3, [r3, #8]
 80076de:	2240      	movs	r2, #64	; 0x40
 80076e0:	4013      	ands	r3, r2
 80076e2:	2b40      	cmp	r3, #64	; 0x40
 80076e4:	d123      	bne.n	800772e <HAL_UART_AbortReceive+0x7e>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	689a      	ldr	r2, [r3, #8]
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	2140      	movs	r1, #64	; 0x40
 80076f2:	438a      	bics	r2, r1
 80076f4:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d017      	beq.n	800772e <HAL_UART_AbortReceive+0x7e>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007702:	2200      	movs	r2, #0
 8007704:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800770a:	0018      	movs	r0, r3
 800770c:	f7fd fab9 	bl	8004c82 <HAL_DMA_Abort>
 8007710:	1e03      	subs	r3, r0, #0
 8007712:	d00c      	beq.n	800772e <HAL_UART_AbortReceive+0x7e>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007718:	0018      	movs	r0, r3
 800771a:	f7fd fb30 	bl	8004d7e <HAL_DMA_GetError>
 800771e:	0003      	movs	r3, r0
 8007720:	2b20      	cmp	r3, #32
 8007722:	d104      	bne.n	800772e <HAL_UART_AbortReceive+0x7e>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2210      	movs	r2, #16
 8007728:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 800772a:	2303      	movs	r3, #3
 800772c:	e013      	b.n	8007756 <HAL_UART_AbortReceive+0xa6>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	225a      	movs	r2, #90	; 0x5a
 8007732:	2100      	movs	r1, #0
 8007734:	5299      	strh	r1, [r3, r2]

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	220f      	movs	r2, #15
 800773c:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	699a      	ldr	r2, [r3, #24]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	2108      	movs	r1, #8
 800774a:	430a      	orrs	r2, r1
 800774c:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2220      	movs	r2, #32
 8007752:	679a      	str	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007754:	2300      	movs	r3, #0
}
 8007756:	0018      	movs	r0, r3
 8007758:	46bd      	mov	sp, r7
 800775a:	b002      	add	sp, #8
 800775c:	bd80      	pop	{r7, pc}
 800775e:	46c0      	nop			; (mov r8, r8)
 8007760:	fffffedf 	.word	0xfffffedf

08007764 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b088      	sub	sp, #32
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	69db      	ldr	r3, [r3, #28]
 8007772:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	689b      	ldr	r3, [r3, #8]
 8007782:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007784:	69fb      	ldr	r3, [r7, #28]
 8007786:	4a89      	ldr	r2, [pc, #548]	; (80079ac <HAL_UART_IRQHandler+0x248>)
 8007788:	4013      	ands	r3, r2
 800778a:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800778c:	693b      	ldr	r3, [r7, #16]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d112      	bne.n	80077b8 <HAL_UART_IRQHandler+0x54>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007792:	69fb      	ldr	r3, [r7, #28]
 8007794:	2220      	movs	r2, #32
 8007796:	4013      	ands	r3, r2
 8007798:	d00e      	beq.n	80077b8 <HAL_UART_IRQHandler+0x54>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800779a:	69bb      	ldr	r3, [r7, #24]
 800779c:	2220      	movs	r2, #32
 800779e:	4013      	ands	r3, r2
 80077a0:	d00a      	beq.n	80077b8 <HAL_UART_IRQHandler+0x54>
    {
      if (huart->RxISR != NULL)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d100      	bne.n	80077ac <HAL_UART_IRQHandler+0x48>
 80077aa:	e0f7      	b.n	800799c <HAL_UART_IRQHandler+0x238>
      {
        huart->RxISR(huart);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077b0:	687a      	ldr	r2, [r7, #4]
 80077b2:	0010      	movs	r0, r2
 80077b4:	4798      	blx	r3
      }
      return;
 80077b6:	e0f1      	b.n	800799c <HAL_UART_IRQHandler+0x238>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80077b8:	693b      	ldr	r3, [r7, #16]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d100      	bne.n	80077c0 <HAL_UART_IRQHandler+0x5c>
 80077be:	e0cd      	b.n	800795c <HAL_UART_IRQHandler+0x1f8>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	2201      	movs	r2, #1
 80077c4:	4013      	ands	r3, r2
 80077c6:	d105      	bne.n	80077d4 <HAL_UART_IRQHandler+0x70>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 80077c8:	69ba      	ldr	r2, [r7, #24]
 80077ca:	2390      	movs	r3, #144	; 0x90
 80077cc:	005b      	lsls	r3, r3, #1
 80077ce:	4013      	ands	r3, r2
 80077d0:	d100      	bne.n	80077d4 <HAL_UART_IRQHandler+0x70>
 80077d2:	e0c3      	b.n	800795c <HAL_UART_IRQHandler+0x1f8>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80077d4:	69fb      	ldr	r3, [r7, #28]
 80077d6:	2201      	movs	r2, #1
 80077d8:	4013      	ands	r3, r2
 80077da:	d00e      	beq.n	80077fa <HAL_UART_IRQHandler+0x96>
 80077dc:	69ba      	ldr	r2, [r7, #24]
 80077de:	2380      	movs	r3, #128	; 0x80
 80077e0:	005b      	lsls	r3, r3, #1
 80077e2:	4013      	ands	r3, r2
 80077e4:	d009      	beq.n	80077fa <HAL_UART_IRQHandler+0x96>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	2201      	movs	r2, #1
 80077ec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80077f2:	2201      	movs	r2, #1
 80077f4:	431a      	orrs	r2, r3
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80077fa:	69fb      	ldr	r3, [r7, #28]
 80077fc:	2202      	movs	r2, #2
 80077fe:	4013      	ands	r3, r2
 8007800:	d00d      	beq.n	800781e <HAL_UART_IRQHandler+0xba>
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	2201      	movs	r2, #1
 8007806:	4013      	ands	r3, r2
 8007808:	d009      	beq.n	800781e <HAL_UART_IRQHandler+0xba>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	2202      	movs	r2, #2
 8007810:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007816:	2204      	movs	r2, #4
 8007818:	431a      	orrs	r2, r3
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800781e:	69fb      	ldr	r3, [r7, #28]
 8007820:	2204      	movs	r2, #4
 8007822:	4013      	ands	r3, r2
 8007824:	d00d      	beq.n	8007842 <HAL_UART_IRQHandler+0xde>
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	2201      	movs	r2, #1
 800782a:	4013      	ands	r3, r2
 800782c:	d009      	beq.n	8007842 <HAL_UART_IRQHandler+0xde>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	2204      	movs	r2, #4
 8007834:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800783a:	2202      	movs	r2, #2
 800783c:	431a      	orrs	r2, r3
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007842:	69fb      	ldr	r3, [r7, #28]
 8007844:	2208      	movs	r2, #8
 8007846:	4013      	ands	r3, r2
 8007848:	d011      	beq.n	800786e <HAL_UART_IRQHandler+0x10a>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800784a:	69bb      	ldr	r3, [r7, #24]
 800784c:	2220      	movs	r2, #32
 800784e:	4013      	ands	r3, r2
 8007850:	d103      	bne.n	800785a <HAL_UART_IRQHandler+0xf6>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007852:	697b      	ldr	r3, [r7, #20]
 8007854:	2201      	movs	r2, #1
 8007856:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007858:	d009      	beq.n	800786e <HAL_UART_IRQHandler+0x10a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	2208      	movs	r2, #8
 8007860:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007866:	2208      	movs	r2, #8
 8007868:	431a      	orrs	r2, r3
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800786e:	69fa      	ldr	r2, [r7, #28]
 8007870:	2380      	movs	r3, #128	; 0x80
 8007872:	011b      	lsls	r3, r3, #4
 8007874:	4013      	ands	r3, r2
 8007876:	d00f      	beq.n	8007898 <HAL_UART_IRQHandler+0x134>
 8007878:	69ba      	ldr	r2, [r7, #24]
 800787a:	2380      	movs	r3, #128	; 0x80
 800787c:	04db      	lsls	r3, r3, #19
 800787e:	4013      	ands	r3, r2
 8007880:	d00a      	beq.n	8007898 <HAL_UART_IRQHandler+0x134>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	2280      	movs	r2, #128	; 0x80
 8007888:	0112      	lsls	r2, r2, #4
 800788a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007890:	2220      	movs	r2, #32
 8007892:	431a      	orrs	r2, r3
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800789c:	2b00      	cmp	r3, #0
 800789e:	d100      	bne.n	80078a2 <HAL_UART_IRQHandler+0x13e>
 80078a0:	e07e      	b.n	80079a0 <HAL_UART_IRQHandler+0x23c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80078a2:	69fb      	ldr	r3, [r7, #28]
 80078a4:	2220      	movs	r2, #32
 80078a6:	4013      	ands	r3, r2
 80078a8:	d00c      	beq.n	80078c4 <HAL_UART_IRQHandler+0x160>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80078aa:	69bb      	ldr	r3, [r7, #24]
 80078ac:	2220      	movs	r2, #32
 80078ae:	4013      	ands	r3, r2
 80078b0:	d008      	beq.n	80078c4 <HAL_UART_IRQHandler+0x160>
      {
        if (huart->RxISR != NULL)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d004      	beq.n	80078c4 <HAL_UART_IRQHandler+0x160>
        {
          huart->RxISR(huart);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80078be:	687a      	ldr	r2, [r7, #4]
 80078c0:	0010      	movs	r0, r2
 80078c2:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80078c8:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	689b      	ldr	r3, [r3, #8]
 80078d0:	2240      	movs	r2, #64	; 0x40
 80078d2:	4013      	ands	r3, r2
 80078d4:	2b40      	cmp	r3, #64	; 0x40
 80078d6:	d003      	beq.n	80078e0 <HAL_UART_IRQHandler+0x17c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	2228      	movs	r2, #40	; 0x28
 80078dc:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80078de:	d033      	beq.n	8007948 <HAL_UART_IRQHandler+0x1e4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	0018      	movs	r0, r3
 80078e4:	f000 fb7c 	bl	8007fe0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	689b      	ldr	r3, [r3, #8]
 80078ee:	2240      	movs	r2, #64	; 0x40
 80078f0:	4013      	ands	r3, r2
 80078f2:	2b40      	cmp	r3, #64	; 0x40
 80078f4:	d123      	bne.n	800793e <HAL_UART_IRQHandler+0x1da>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	689a      	ldr	r2, [r3, #8]
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	2140      	movs	r1, #64	; 0x40
 8007902:	438a      	bics	r2, r1
 8007904:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800790a:	2b00      	cmp	r3, #0
 800790c:	d012      	beq.n	8007934 <HAL_UART_IRQHandler+0x1d0>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007912:	4a27      	ldr	r2, [pc, #156]	; (80079b0 <HAL_UART_IRQHandler+0x24c>)
 8007914:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800791a:	0018      	movs	r0, r3
 800791c:	f7fd f9e9 	bl	8004cf2 <HAL_DMA_Abort_IT>
 8007920:	1e03      	subs	r3, r0, #0
 8007922:	d019      	beq.n	8007958 <HAL_UART_IRQHandler+0x1f4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007928:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800792e:	0018      	movs	r0, r3
 8007930:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007932:	e011      	b.n	8007958 <HAL_UART_IRQHandler+0x1f4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	0018      	movs	r0, r3
 8007938:	f000 f84c 	bl	80079d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800793c:	e00c      	b.n	8007958 <HAL_UART_IRQHandler+0x1f4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	0018      	movs	r0, r3
 8007942:	f000 f847 	bl	80079d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007946:	e007      	b.n	8007958 <HAL_UART_IRQHandler+0x1f4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	0018      	movs	r0, r3
 800794c:	f000 f842 	bl	80079d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2200      	movs	r2, #0
 8007954:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8007956:	e023      	b.n	80079a0 <HAL_UART_IRQHandler+0x23c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007958:	46c0      	nop			; (mov r8, r8)
    return;
 800795a:	e021      	b.n	80079a0 <HAL_UART_IRQHandler+0x23c>
    return;
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800795c:	69fb      	ldr	r3, [r7, #28]
 800795e:	2280      	movs	r2, #128	; 0x80
 8007960:	4013      	ands	r3, r2
 8007962:	d00d      	beq.n	8007980 <HAL_UART_IRQHandler+0x21c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007964:	69bb      	ldr	r3, [r7, #24]
 8007966:	2280      	movs	r2, #128	; 0x80
 8007968:	4013      	ands	r3, r2
 800796a:	d009      	beq.n	8007980 <HAL_UART_IRQHandler+0x21c>
  {
    if (huart->TxISR != NULL)
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007970:	2b00      	cmp	r3, #0
 8007972:	d017      	beq.n	80079a4 <HAL_UART_IRQHandler+0x240>
    {
      huart->TxISR(huart);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007978:	687a      	ldr	r2, [r7, #4]
 800797a:	0010      	movs	r0, r2
 800797c:	4798      	blx	r3
    }
    return;
 800797e:	e011      	b.n	80079a4 <HAL_UART_IRQHandler+0x240>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007980:	69fb      	ldr	r3, [r7, #28]
 8007982:	2240      	movs	r2, #64	; 0x40
 8007984:	4013      	ands	r3, r2
 8007986:	d00e      	beq.n	80079a6 <HAL_UART_IRQHandler+0x242>
 8007988:	69bb      	ldr	r3, [r7, #24]
 800798a:	2240      	movs	r2, #64	; 0x40
 800798c:	4013      	ands	r3, r2
 800798e:	d00a      	beq.n	80079a6 <HAL_UART_IRQHandler+0x242>
  {
    UART_EndTransmit_IT(huart);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	0018      	movs	r0, r3
 8007994:	f000 fb5b 	bl	800804e <UART_EndTransmit_IT>
    return;
 8007998:	46c0      	nop			; (mov r8, r8)
 800799a:	e004      	b.n	80079a6 <HAL_UART_IRQHandler+0x242>
      return;
 800799c:	46c0      	nop			; (mov r8, r8)
 800799e:	e002      	b.n	80079a6 <HAL_UART_IRQHandler+0x242>
    return;
 80079a0:	46c0      	nop			; (mov r8, r8)
 80079a2:	e000      	b.n	80079a6 <HAL_UART_IRQHandler+0x242>
    return;
 80079a4:	46c0      	nop			; (mov r8, r8)
  }

}
 80079a6:	46bd      	mov	sp, r7
 80079a8:	b008      	add	sp, #32
 80079aa:	bd80      	pop	{r7, pc}
 80079ac:	0000080f 	.word	0x0000080f
 80079b0:	08008021 	.word	0x08008021

080079b4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b082      	sub	sp, #8
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80079bc:	46c0      	nop			; (mov r8, r8)
 80079be:	46bd      	mov	sp, r7
 80079c0:	b002      	add	sp, #8
 80079c2:	bd80      	pop	{r7, pc}

080079c4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b082      	sub	sp, #8
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80079cc:	46c0      	nop			; (mov r8, r8)
 80079ce:	46bd      	mov	sp, r7
 80079d0:	b002      	add	sp, #8
 80079d2:	bd80      	pop	{r7, pc}

080079d4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b082      	sub	sp, #8
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80079dc:	46c0      	nop			; (mov r8, r8)
 80079de:	46bd      	mov	sp, r7
 80079e0:	b002      	add	sp, #8
 80079e2:	bd80      	pop	{r7, pc}

080079e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b088      	sub	sp, #32
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80079ec:	2300      	movs	r3, #0
 80079ee:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 80079f0:	2317      	movs	r3, #23
 80079f2:	18fb      	adds	r3, r7, r3
 80079f4:	2200      	movs	r2, #0
 80079f6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	689a      	ldr	r2, [r3, #8]
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	691b      	ldr	r3, [r3, #16]
 8007a00:	431a      	orrs	r2, r3
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	695b      	ldr	r3, [r3, #20]
 8007a06:	431a      	orrs	r2, r3
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	69db      	ldr	r3, [r3, #28]
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	4aad      	ldr	r2, [pc, #692]	; (8007ccc <UART_SetConfig+0x2e8>)
 8007a18:	4013      	ands	r3, r2
 8007a1a:	0019      	movs	r1, r3
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	693a      	ldr	r2, [r7, #16]
 8007a22:	430a      	orrs	r2, r1
 8007a24:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	685b      	ldr	r3, [r3, #4]
 8007a2c:	4aa8      	ldr	r2, [pc, #672]	; (8007cd0 <UART_SetConfig+0x2ec>)
 8007a2e:	4013      	ands	r3, r2
 8007a30:	0019      	movs	r1, r3
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	68da      	ldr	r2, [r3, #12]
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	430a      	orrs	r2, r1
 8007a3c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	699b      	ldr	r3, [r3, #24]
 8007a42:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6a1b      	ldr	r3, [r3, #32]
 8007a48:	693a      	ldr	r2, [r7, #16]
 8007a4a:	4313      	orrs	r3, r2
 8007a4c:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	689b      	ldr	r3, [r3, #8]
 8007a54:	4a9f      	ldr	r2, [pc, #636]	; (8007cd4 <UART_SetConfig+0x2f0>)
 8007a56:	4013      	ands	r3, r2
 8007a58:	0019      	movs	r1, r3
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	693a      	ldr	r2, [r7, #16]
 8007a60:	430a      	orrs	r2, r1
 8007a62:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	4a9b      	ldr	r2, [pc, #620]	; (8007cd8 <UART_SetConfig+0x2f4>)
 8007a6a:	4293      	cmp	r3, r2
 8007a6c:	d125      	bne.n	8007aba <UART_SetConfig+0xd6>
 8007a6e:	4b9b      	ldr	r3, [pc, #620]	; (8007cdc <UART_SetConfig+0x2f8>)
 8007a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a72:	2203      	movs	r2, #3
 8007a74:	4013      	ands	r3, r2
 8007a76:	2b01      	cmp	r3, #1
 8007a78:	d00f      	beq.n	8007a9a <UART_SetConfig+0xb6>
 8007a7a:	d304      	bcc.n	8007a86 <UART_SetConfig+0xa2>
 8007a7c:	2b02      	cmp	r3, #2
 8007a7e:	d011      	beq.n	8007aa4 <UART_SetConfig+0xc0>
 8007a80:	2b03      	cmp	r3, #3
 8007a82:	d005      	beq.n	8007a90 <UART_SetConfig+0xac>
 8007a84:	e013      	b.n	8007aae <UART_SetConfig+0xca>
 8007a86:	231f      	movs	r3, #31
 8007a88:	18fb      	adds	r3, r7, r3
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	701a      	strb	r2, [r3, #0]
 8007a8e:	e022      	b.n	8007ad6 <UART_SetConfig+0xf2>
 8007a90:	231f      	movs	r3, #31
 8007a92:	18fb      	adds	r3, r7, r3
 8007a94:	2202      	movs	r2, #2
 8007a96:	701a      	strb	r2, [r3, #0]
 8007a98:	e01d      	b.n	8007ad6 <UART_SetConfig+0xf2>
 8007a9a:	231f      	movs	r3, #31
 8007a9c:	18fb      	adds	r3, r7, r3
 8007a9e:	2204      	movs	r2, #4
 8007aa0:	701a      	strb	r2, [r3, #0]
 8007aa2:	e018      	b.n	8007ad6 <UART_SetConfig+0xf2>
 8007aa4:	231f      	movs	r3, #31
 8007aa6:	18fb      	adds	r3, r7, r3
 8007aa8:	2208      	movs	r2, #8
 8007aaa:	701a      	strb	r2, [r3, #0]
 8007aac:	e013      	b.n	8007ad6 <UART_SetConfig+0xf2>
 8007aae:	231f      	movs	r3, #31
 8007ab0:	18fb      	adds	r3, r7, r3
 8007ab2:	2210      	movs	r2, #16
 8007ab4:	701a      	strb	r2, [r3, #0]
 8007ab6:	46c0      	nop			; (mov r8, r8)
 8007ab8:	e00d      	b.n	8007ad6 <UART_SetConfig+0xf2>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	4a88      	ldr	r2, [pc, #544]	; (8007ce0 <UART_SetConfig+0x2fc>)
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d104      	bne.n	8007ace <UART_SetConfig+0xea>
 8007ac4:	231f      	movs	r3, #31
 8007ac6:	18fb      	adds	r3, r7, r3
 8007ac8:	2200      	movs	r2, #0
 8007aca:	701a      	strb	r2, [r3, #0]
 8007acc:	e003      	b.n	8007ad6 <UART_SetConfig+0xf2>
 8007ace:	231f      	movs	r3, #31
 8007ad0:	18fb      	adds	r3, r7, r3
 8007ad2:	2210      	movs	r2, #16
 8007ad4:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	69da      	ldr	r2, [r3, #28]
 8007ada:	2380      	movs	r3, #128	; 0x80
 8007adc:	021b      	lsls	r3, r3, #8
 8007ade:	429a      	cmp	r2, r3
 8007ae0:	d000      	beq.n	8007ae4 <UART_SetConfig+0x100>
 8007ae2:	e07d      	b.n	8007be0 <UART_SetConfig+0x1fc>
  {
    switch (clocksource)
 8007ae4:	231f      	movs	r3, #31
 8007ae6:	18fb      	adds	r3, r7, r3
 8007ae8:	781b      	ldrb	r3, [r3, #0]
 8007aea:	2b02      	cmp	r3, #2
 8007aec:	d01c      	beq.n	8007b28 <UART_SetConfig+0x144>
 8007aee:	dc02      	bgt.n	8007af6 <UART_SetConfig+0x112>
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d005      	beq.n	8007b00 <UART_SetConfig+0x11c>
 8007af4:	e04b      	b.n	8007b8e <UART_SetConfig+0x1aa>
 8007af6:	2b04      	cmp	r3, #4
 8007af8:	d025      	beq.n	8007b46 <UART_SetConfig+0x162>
 8007afa:	2b08      	cmp	r3, #8
 8007afc:	d037      	beq.n	8007b6e <UART_SetConfig+0x18a>
 8007afe:	e046      	b.n	8007b8e <UART_SetConfig+0x1aa>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b00:	f7fe fd80 	bl	8006604 <HAL_RCC_GetPCLK1Freq>
 8007b04:	0003      	movs	r3, r0
 8007b06:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	005a      	lsls	r2, r3, #1
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	685b      	ldr	r3, [r3, #4]
 8007b10:	085b      	lsrs	r3, r3, #1
 8007b12:	18d2      	adds	r2, r2, r3
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	685b      	ldr	r3, [r3, #4]
 8007b18:	0019      	movs	r1, r3
 8007b1a:	0010      	movs	r0, r2
 8007b1c:	f7f8 fb06 	bl	800012c <__udivsi3>
 8007b20:	0003      	movs	r3, r0
 8007b22:	b29b      	uxth	r3, r3
 8007b24:	61bb      	str	r3, [r7, #24]
        break;
 8007b26:	e037      	b.n	8007b98 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	685b      	ldr	r3, [r3, #4]
 8007b2c:	085b      	lsrs	r3, r3, #1
 8007b2e:	4a6d      	ldr	r2, [pc, #436]	; (8007ce4 <UART_SetConfig+0x300>)
 8007b30:	189a      	adds	r2, r3, r2
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	685b      	ldr	r3, [r3, #4]
 8007b36:	0019      	movs	r1, r3
 8007b38:	0010      	movs	r0, r2
 8007b3a:	f7f8 faf7 	bl	800012c <__udivsi3>
 8007b3e:	0003      	movs	r3, r0
 8007b40:	b29b      	uxth	r3, r3
 8007b42:	61bb      	str	r3, [r7, #24]
        break;
 8007b44:	e028      	b.n	8007b98 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b46:	f7fe fcef 	bl	8006528 <HAL_RCC_GetSysClockFreq>
 8007b4a:	0003      	movs	r3, r0
 8007b4c:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	005a      	lsls	r2, r3, #1
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	685b      	ldr	r3, [r3, #4]
 8007b56:	085b      	lsrs	r3, r3, #1
 8007b58:	18d2      	adds	r2, r2, r3
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	0019      	movs	r1, r3
 8007b60:	0010      	movs	r0, r2
 8007b62:	f7f8 fae3 	bl	800012c <__udivsi3>
 8007b66:	0003      	movs	r3, r0
 8007b68:	b29b      	uxth	r3, r3
 8007b6a:	61bb      	str	r3, [r7, #24]
        break;
 8007b6c:	e014      	b.n	8007b98 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	685b      	ldr	r3, [r3, #4]
 8007b72:	085b      	lsrs	r3, r3, #1
 8007b74:	2280      	movs	r2, #128	; 0x80
 8007b76:	0252      	lsls	r2, r2, #9
 8007b78:	189a      	adds	r2, r3, r2
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	0019      	movs	r1, r3
 8007b80:	0010      	movs	r0, r2
 8007b82:	f7f8 fad3 	bl	800012c <__udivsi3>
 8007b86:	0003      	movs	r3, r0
 8007b88:	b29b      	uxth	r3, r3
 8007b8a:	61bb      	str	r3, [r7, #24]
        break;
 8007b8c:	e004      	b.n	8007b98 <UART_SetConfig+0x1b4>
      default:
        ret = HAL_ERROR;
 8007b8e:	2317      	movs	r3, #23
 8007b90:	18fb      	adds	r3, r7, r3
 8007b92:	2201      	movs	r2, #1
 8007b94:	701a      	strb	r2, [r3, #0]
        break;
 8007b96:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b98:	69bb      	ldr	r3, [r7, #24]
 8007b9a:	2b0f      	cmp	r3, #15
 8007b9c:	d91b      	bls.n	8007bd6 <UART_SetConfig+0x1f2>
 8007b9e:	69bb      	ldr	r3, [r7, #24]
 8007ba0:	4a51      	ldr	r2, [pc, #324]	; (8007ce8 <UART_SetConfig+0x304>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d817      	bhi.n	8007bd6 <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007ba6:	69bb      	ldr	r3, [r7, #24]
 8007ba8:	b29a      	uxth	r2, r3
 8007baa:	200a      	movs	r0, #10
 8007bac:	183b      	adds	r3, r7, r0
 8007bae:	210f      	movs	r1, #15
 8007bb0:	438a      	bics	r2, r1
 8007bb2:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007bb4:	69bb      	ldr	r3, [r7, #24]
 8007bb6:	085b      	lsrs	r3, r3, #1
 8007bb8:	b29b      	uxth	r3, r3
 8007bba:	2207      	movs	r2, #7
 8007bbc:	4013      	ands	r3, r2
 8007bbe:	b299      	uxth	r1, r3
 8007bc0:	183b      	adds	r3, r7, r0
 8007bc2:	183a      	adds	r2, r7, r0
 8007bc4:	8812      	ldrh	r2, [r2, #0]
 8007bc6:	430a      	orrs	r2, r1
 8007bc8:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	183a      	adds	r2, r7, r0
 8007bd0:	8812      	ldrh	r2, [r2, #0]
 8007bd2:	60da      	str	r2, [r3, #12]
 8007bd4:	e06c      	b.n	8007cb0 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 8007bd6:	2317      	movs	r3, #23
 8007bd8:	18fb      	adds	r3, r7, r3
 8007bda:	2201      	movs	r2, #1
 8007bdc:	701a      	strb	r2, [r3, #0]
 8007bde:	e067      	b.n	8007cb0 <UART_SetConfig+0x2cc>
    }
  }
  else
  {
    switch (clocksource)
 8007be0:	231f      	movs	r3, #31
 8007be2:	18fb      	adds	r3, r7, r3
 8007be4:	781b      	ldrb	r3, [r3, #0]
 8007be6:	2b02      	cmp	r3, #2
 8007be8:	d01b      	beq.n	8007c22 <UART_SetConfig+0x23e>
 8007bea:	dc02      	bgt.n	8007bf2 <UART_SetConfig+0x20e>
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d005      	beq.n	8007bfc <UART_SetConfig+0x218>
 8007bf0:	e049      	b.n	8007c86 <UART_SetConfig+0x2a2>
 8007bf2:	2b04      	cmp	r3, #4
 8007bf4:	d024      	beq.n	8007c40 <UART_SetConfig+0x25c>
 8007bf6:	2b08      	cmp	r3, #8
 8007bf8:	d035      	beq.n	8007c66 <UART_SetConfig+0x282>
 8007bfa:	e044      	b.n	8007c86 <UART_SetConfig+0x2a2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007bfc:	f7fe fd02 	bl	8006604 <HAL_RCC_GetPCLK1Freq>
 8007c00:	0003      	movs	r3, r0
 8007c02:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	685b      	ldr	r3, [r3, #4]
 8007c08:	085a      	lsrs	r2, r3, #1
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	18d2      	adds	r2, r2, r3
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	685b      	ldr	r3, [r3, #4]
 8007c12:	0019      	movs	r1, r3
 8007c14:	0010      	movs	r0, r2
 8007c16:	f7f8 fa89 	bl	800012c <__udivsi3>
 8007c1a:	0003      	movs	r3, r0
 8007c1c:	b29b      	uxth	r3, r3
 8007c1e:	61bb      	str	r3, [r7, #24]
        break;
 8007c20:	e036      	b.n	8007c90 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	085b      	lsrs	r3, r3, #1
 8007c28:	4a30      	ldr	r2, [pc, #192]	; (8007cec <UART_SetConfig+0x308>)
 8007c2a:	189a      	adds	r2, r3, r2
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	685b      	ldr	r3, [r3, #4]
 8007c30:	0019      	movs	r1, r3
 8007c32:	0010      	movs	r0, r2
 8007c34:	f7f8 fa7a 	bl	800012c <__udivsi3>
 8007c38:	0003      	movs	r3, r0
 8007c3a:	b29b      	uxth	r3, r3
 8007c3c:	61bb      	str	r3, [r7, #24]
        break;
 8007c3e:	e027      	b.n	8007c90 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c40:	f7fe fc72 	bl	8006528 <HAL_RCC_GetSysClockFreq>
 8007c44:	0003      	movs	r3, r0
 8007c46:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	685b      	ldr	r3, [r3, #4]
 8007c4c:	085a      	lsrs	r2, r3, #1
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	18d2      	adds	r2, r2, r3
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	685b      	ldr	r3, [r3, #4]
 8007c56:	0019      	movs	r1, r3
 8007c58:	0010      	movs	r0, r2
 8007c5a:	f7f8 fa67 	bl	800012c <__udivsi3>
 8007c5e:	0003      	movs	r3, r0
 8007c60:	b29b      	uxth	r3, r3
 8007c62:	61bb      	str	r3, [r7, #24]
        break;
 8007c64:	e014      	b.n	8007c90 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	685b      	ldr	r3, [r3, #4]
 8007c6a:	085b      	lsrs	r3, r3, #1
 8007c6c:	2280      	movs	r2, #128	; 0x80
 8007c6e:	0212      	lsls	r2, r2, #8
 8007c70:	189a      	adds	r2, r3, r2
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	685b      	ldr	r3, [r3, #4]
 8007c76:	0019      	movs	r1, r3
 8007c78:	0010      	movs	r0, r2
 8007c7a:	f7f8 fa57 	bl	800012c <__udivsi3>
 8007c7e:	0003      	movs	r3, r0
 8007c80:	b29b      	uxth	r3, r3
 8007c82:	61bb      	str	r3, [r7, #24]
        break;
 8007c84:	e004      	b.n	8007c90 <UART_SetConfig+0x2ac>
      default:
        ret = HAL_ERROR;
 8007c86:	2317      	movs	r3, #23
 8007c88:	18fb      	adds	r3, r7, r3
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	701a      	strb	r2, [r3, #0]
        break;
 8007c8e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c90:	69bb      	ldr	r3, [r7, #24]
 8007c92:	2b0f      	cmp	r3, #15
 8007c94:	d908      	bls.n	8007ca8 <UART_SetConfig+0x2c4>
 8007c96:	69bb      	ldr	r3, [r7, #24]
 8007c98:	4a13      	ldr	r2, [pc, #76]	; (8007ce8 <UART_SetConfig+0x304>)
 8007c9a:	4293      	cmp	r3, r2
 8007c9c:	d804      	bhi.n	8007ca8 <UART_SetConfig+0x2c4>
    {
      huart->Instance->BRR = usartdiv;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	69ba      	ldr	r2, [r7, #24]
 8007ca4:	60da      	str	r2, [r3, #12]
 8007ca6:	e003      	b.n	8007cb0 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 8007ca8:	2317      	movs	r3, #23
 8007caa:	18fb      	adds	r3, r7, r3
 8007cac:	2201      	movs	r2, #1
 8007cae:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2200      	movs	r2, #0
 8007cba:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8007cbc:	2317      	movs	r3, #23
 8007cbe:	18fb      	adds	r3, r7, r3
 8007cc0:	781b      	ldrb	r3, [r3, #0]
}
 8007cc2:	0018      	movs	r0, r3
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	b008      	add	sp, #32
 8007cc8:	bd80      	pop	{r7, pc}
 8007cca:	46c0      	nop			; (mov r8, r8)
 8007ccc:	ffff69f3 	.word	0xffff69f3
 8007cd0:	ffffcfff 	.word	0xffffcfff
 8007cd4:	fffff4ff 	.word	0xfffff4ff
 8007cd8:	40013800 	.word	0x40013800
 8007cdc:	40021000 	.word	0x40021000
 8007ce0:	40004400 	.word	0x40004400
 8007ce4:	00f42400 	.word	0x00f42400
 8007ce8:	0000ffff 	.word	0x0000ffff
 8007cec:	007a1200 	.word	0x007a1200

08007cf0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b082      	sub	sp, #8
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cfc:	2201      	movs	r2, #1
 8007cfe:	4013      	ands	r3, r2
 8007d00:	d00b      	beq.n	8007d1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	685b      	ldr	r3, [r3, #4]
 8007d08:	4a4a      	ldr	r2, [pc, #296]	; (8007e34 <UART_AdvFeatureConfig+0x144>)
 8007d0a:	4013      	ands	r3, r2
 8007d0c:	0019      	movs	r1, r3
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	430a      	orrs	r2, r1
 8007d18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d1e:	2202      	movs	r2, #2
 8007d20:	4013      	ands	r3, r2
 8007d22:	d00b      	beq.n	8007d3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	685b      	ldr	r3, [r3, #4]
 8007d2a:	4a43      	ldr	r2, [pc, #268]	; (8007e38 <UART_AdvFeatureConfig+0x148>)
 8007d2c:	4013      	ands	r3, r2
 8007d2e:	0019      	movs	r1, r3
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	430a      	orrs	r2, r1
 8007d3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d40:	2204      	movs	r2, #4
 8007d42:	4013      	ands	r3, r2
 8007d44:	d00b      	beq.n	8007d5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	685b      	ldr	r3, [r3, #4]
 8007d4c:	4a3b      	ldr	r2, [pc, #236]	; (8007e3c <UART_AdvFeatureConfig+0x14c>)
 8007d4e:	4013      	ands	r3, r2
 8007d50:	0019      	movs	r1, r3
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	430a      	orrs	r2, r1
 8007d5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d62:	2208      	movs	r2, #8
 8007d64:	4013      	ands	r3, r2
 8007d66:	d00b      	beq.n	8007d80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	685b      	ldr	r3, [r3, #4]
 8007d6e:	4a34      	ldr	r2, [pc, #208]	; (8007e40 <UART_AdvFeatureConfig+0x150>)
 8007d70:	4013      	ands	r3, r2
 8007d72:	0019      	movs	r1, r3
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	430a      	orrs	r2, r1
 8007d7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d84:	2210      	movs	r2, #16
 8007d86:	4013      	ands	r3, r2
 8007d88:	d00b      	beq.n	8007da2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	689b      	ldr	r3, [r3, #8]
 8007d90:	4a2c      	ldr	r2, [pc, #176]	; (8007e44 <UART_AdvFeatureConfig+0x154>)
 8007d92:	4013      	ands	r3, r2
 8007d94:	0019      	movs	r1, r3
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	430a      	orrs	r2, r1
 8007da0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007da6:	2220      	movs	r2, #32
 8007da8:	4013      	ands	r3, r2
 8007daa:	d00b      	beq.n	8007dc4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	689b      	ldr	r3, [r3, #8]
 8007db2:	4a25      	ldr	r2, [pc, #148]	; (8007e48 <UART_AdvFeatureConfig+0x158>)
 8007db4:	4013      	ands	r3, r2
 8007db6:	0019      	movs	r1, r3
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	430a      	orrs	r2, r1
 8007dc2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dc8:	2240      	movs	r2, #64	; 0x40
 8007dca:	4013      	ands	r3, r2
 8007dcc:	d01d      	beq.n	8007e0a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	685b      	ldr	r3, [r3, #4]
 8007dd4:	4a1d      	ldr	r2, [pc, #116]	; (8007e4c <UART_AdvFeatureConfig+0x15c>)
 8007dd6:	4013      	ands	r3, r2
 8007dd8:	0019      	movs	r1, r3
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	430a      	orrs	r2, r1
 8007de4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007dea:	2380      	movs	r3, #128	; 0x80
 8007dec:	035b      	lsls	r3, r3, #13
 8007dee:	429a      	cmp	r2, r3
 8007df0:	d10b      	bne.n	8007e0a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	685b      	ldr	r3, [r3, #4]
 8007df8:	4a15      	ldr	r2, [pc, #84]	; (8007e50 <UART_AdvFeatureConfig+0x160>)
 8007dfa:	4013      	ands	r3, r2
 8007dfc:	0019      	movs	r1, r3
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	430a      	orrs	r2, r1
 8007e08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e0e:	2280      	movs	r2, #128	; 0x80
 8007e10:	4013      	ands	r3, r2
 8007e12:	d00b      	beq.n	8007e2c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	4a0e      	ldr	r2, [pc, #56]	; (8007e54 <UART_AdvFeatureConfig+0x164>)
 8007e1c:	4013      	ands	r3, r2
 8007e1e:	0019      	movs	r1, r3
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	430a      	orrs	r2, r1
 8007e2a:	605a      	str	r2, [r3, #4]
  }
}
 8007e2c:	46c0      	nop			; (mov r8, r8)
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	b002      	add	sp, #8
 8007e32:	bd80      	pop	{r7, pc}
 8007e34:	fffdffff 	.word	0xfffdffff
 8007e38:	fffeffff 	.word	0xfffeffff
 8007e3c:	fffbffff 	.word	0xfffbffff
 8007e40:	ffff7fff 	.word	0xffff7fff
 8007e44:	ffffefff 	.word	0xffffefff
 8007e48:	ffffdfff 	.word	0xffffdfff
 8007e4c:	ffefffff 	.word	0xffefffff
 8007e50:	ff9fffff 	.word	0xff9fffff
 8007e54:	fff7ffff 	.word	0xfff7ffff

08007e58 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b086      	sub	sp, #24
 8007e5c:	af02      	add	r7, sp, #8
 8007e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2200      	movs	r2, #0
 8007e64:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8007e66:	f7fc fa8f 	bl	8004388 <HAL_GetTick>
 8007e6a:	0003      	movs	r3, r0
 8007e6c:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	2208      	movs	r2, #8
 8007e76:	4013      	ands	r3, r2
 8007e78:	2b08      	cmp	r3, #8
 8007e7a:	d10d      	bne.n	8007e98 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e7c:	68fa      	ldr	r2, [r7, #12]
 8007e7e:	2380      	movs	r3, #128	; 0x80
 8007e80:	0399      	lsls	r1, r3, #14
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	4b16      	ldr	r3, [pc, #88]	; (8007ee0 <UART_CheckIdleState+0x88>)
 8007e86:	9300      	str	r3, [sp, #0]
 8007e88:	0013      	movs	r3, r2
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	f000 f82a 	bl	8007ee4 <UART_WaitOnFlagUntilTimeout>
 8007e90:	1e03      	subs	r3, r0, #0
 8007e92:	d001      	beq.n	8007e98 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e94:	2303      	movs	r3, #3
 8007e96:	e01f      	b.n	8007ed8 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	2204      	movs	r2, #4
 8007ea0:	4013      	ands	r3, r2
 8007ea2:	2b04      	cmp	r3, #4
 8007ea4:	d10d      	bne.n	8007ec2 <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ea6:	68fa      	ldr	r2, [r7, #12]
 8007ea8:	2380      	movs	r3, #128	; 0x80
 8007eaa:	03d9      	lsls	r1, r3, #15
 8007eac:	6878      	ldr	r0, [r7, #4]
 8007eae:	4b0c      	ldr	r3, [pc, #48]	; (8007ee0 <UART_CheckIdleState+0x88>)
 8007eb0:	9300      	str	r3, [sp, #0]
 8007eb2:	0013      	movs	r3, r2
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	f000 f815 	bl	8007ee4 <UART_WaitOnFlagUntilTimeout>
 8007eba:	1e03      	subs	r3, r0, #0
 8007ebc:	d001      	beq.n	8007ec2 <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ebe:	2303      	movs	r3, #3
 8007ec0:	e00a      	b.n	8007ed8 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2220      	movs	r2, #32
 8007ec6:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2220      	movs	r2, #32
 8007ecc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2270      	movs	r2, #112	; 0x70
 8007ed2:	2100      	movs	r1, #0
 8007ed4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007ed6:	2300      	movs	r3, #0
}
 8007ed8:	0018      	movs	r0, r3
 8007eda:	46bd      	mov	sp, r7
 8007edc:	b004      	add	sp, #16
 8007ede:	bd80      	pop	{r7, pc}
 8007ee0:	01ffffff 	.word	0x01ffffff

08007ee4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b084      	sub	sp, #16
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	60f8      	str	r0, [r7, #12]
 8007eec:	60b9      	str	r1, [r7, #8]
 8007eee:	603b      	str	r3, [r7, #0]
 8007ef0:	1dfb      	adds	r3, r7, #7
 8007ef2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ef4:	e05d      	b.n	8007fb2 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ef6:	69bb      	ldr	r3, [r7, #24]
 8007ef8:	3301      	adds	r3, #1
 8007efa:	d05a      	beq.n	8007fb2 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007efc:	f7fc fa44 	bl	8004388 <HAL_GetTick>
 8007f00:	0002      	movs	r2, r0
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	1ad3      	subs	r3, r2, r3
 8007f06:	69ba      	ldr	r2, [r7, #24]
 8007f08:	429a      	cmp	r2, r3
 8007f0a:	d302      	bcc.n	8007f12 <UART_WaitOnFlagUntilTimeout+0x2e>
 8007f0c:	69bb      	ldr	r3, [r7, #24]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d11b      	bne.n	8007f4a <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	681a      	ldr	r2, [r3, #0]
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	492f      	ldr	r1, [pc, #188]	; (8007fdc <UART_WaitOnFlagUntilTimeout+0xf8>)
 8007f1e:	400a      	ands	r2, r1
 8007f20:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	689a      	ldr	r2, [r3, #8]
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	2101      	movs	r1, #1
 8007f2e:	438a      	bics	r2, r1
 8007f30:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	2220      	movs	r2, #32
 8007f36:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	2220      	movs	r2, #32
 8007f3c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	2270      	movs	r2, #112	; 0x70
 8007f42:	2100      	movs	r1, #0
 8007f44:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007f46:	2303      	movs	r3, #3
 8007f48:	e043      	b.n	8007fd2 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	2204      	movs	r2, #4
 8007f52:	4013      	ands	r3, r2
 8007f54:	d02d      	beq.n	8007fb2 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	69da      	ldr	r2, [r3, #28]
 8007f5c:	2380      	movs	r3, #128	; 0x80
 8007f5e:	011b      	lsls	r3, r3, #4
 8007f60:	401a      	ands	r2, r3
 8007f62:	2380      	movs	r3, #128	; 0x80
 8007f64:	011b      	lsls	r3, r3, #4
 8007f66:	429a      	cmp	r2, r3
 8007f68:	d123      	bne.n	8007fb2 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	2280      	movs	r2, #128	; 0x80
 8007f70:	0112      	lsls	r2, r2, #4
 8007f72:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	681a      	ldr	r2, [r3, #0]
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	4917      	ldr	r1, [pc, #92]	; (8007fdc <UART_WaitOnFlagUntilTimeout+0xf8>)
 8007f80:	400a      	ands	r2, r1
 8007f82:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	689a      	ldr	r2, [r3, #8]
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	2101      	movs	r1, #1
 8007f90:	438a      	bics	r2, r1
 8007f92:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	2220      	movs	r2, #32
 8007f98:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	2220      	movs	r2, #32
 8007f9e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	2220      	movs	r2, #32
 8007fa4:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	2270      	movs	r2, #112	; 0x70
 8007faa:	2100      	movs	r1, #0
 8007fac:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 8007fae:	2303      	movs	r3, #3
 8007fb0:	e00f      	b.n	8007fd2 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	69db      	ldr	r3, [r3, #28]
 8007fb8:	68ba      	ldr	r2, [r7, #8]
 8007fba:	4013      	ands	r3, r2
 8007fbc:	68ba      	ldr	r2, [r7, #8]
 8007fbe:	1ad3      	subs	r3, r2, r3
 8007fc0:	425a      	negs	r2, r3
 8007fc2:	4153      	adcs	r3, r2
 8007fc4:	b2db      	uxtb	r3, r3
 8007fc6:	001a      	movs	r2, r3
 8007fc8:	1dfb      	adds	r3, r7, #7
 8007fca:	781b      	ldrb	r3, [r3, #0]
 8007fcc:	429a      	cmp	r2, r3
 8007fce:	d092      	beq.n	8007ef6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007fd0:	2300      	movs	r3, #0
}
 8007fd2:	0018      	movs	r0, r3
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	b004      	add	sp, #16
 8007fd8:	bd80      	pop	{r7, pc}
 8007fda:	46c0      	nop			; (mov r8, r8)
 8007fdc:	fffffe5f 	.word	0xfffffe5f

08007fe0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b082      	sub	sp, #8
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	681a      	ldr	r2, [r3, #0]
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	490a      	ldr	r1, [pc, #40]	; (800801c <UART_EndRxTransfer+0x3c>)
 8007ff4:	400a      	ands	r2, r1
 8007ff6:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	689a      	ldr	r2, [r3, #8]
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	2101      	movs	r1, #1
 8008004:	438a      	bics	r2, r1
 8008006:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2220      	movs	r2, #32
 800800c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2200      	movs	r2, #0
 8008012:	661a      	str	r2, [r3, #96]	; 0x60
}
 8008014:	46c0      	nop			; (mov r8, r8)
 8008016:	46bd      	mov	sp, r7
 8008018:	b002      	add	sp, #8
 800801a:	bd80      	pop	{r7, pc}
 800801c:	fffffedf 	.word	0xfffffedf

08008020 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b084      	sub	sp, #16
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800802c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	225a      	movs	r2, #90	; 0x5a
 8008032:	2100      	movs	r1, #0
 8008034:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	2252      	movs	r2, #82	; 0x52
 800803a:	2100      	movs	r1, #0
 800803c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	0018      	movs	r0, r3
 8008042:	f7ff fcc7 	bl	80079d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008046:	46c0      	nop			; (mov r8, r8)
 8008048:	46bd      	mov	sp, r7
 800804a:	b004      	add	sp, #16
 800804c:	bd80      	pop	{r7, pc}

0800804e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800804e:	b580      	push	{r7, lr}
 8008050:	b082      	sub	sp, #8
 8008052:	af00      	add	r7, sp, #0
 8008054:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	681a      	ldr	r2, [r3, #0]
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	2140      	movs	r1, #64	; 0x40
 8008062:	438a      	bics	r2, r1
 8008064:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2220      	movs	r2, #32
 800806a:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2200      	movs	r2, #0
 8008070:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	0018      	movs	r0, r3
 8008076:	f7ff fc9d 	bl	80079b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800807a:	46c0      	nop			; (mov r8, r8)
 800807c:	46bd      	mov	sp, r7
 800807e:	b002      	add	sp, #8
 8008080:	bd80      	pop	{r7, pc}
	...

08008084 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b084      	sub	sp, #16
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800808c:	230e      	movs	r3, #14
 800808e:	18fb      	adds	r3, r7, r3
 8008090:	687a      	ldr	r2, [r7, #4]
 8008092:	215c      	movs	r1, #92	; 0x5c
 8008094:	5a52      	ldrh	r2, [r2, r1]
 8008096:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800809c:	2b22      	cmp	r3, #34	; 0x22
 800809e:	d140      	bne.n	8008122 <UART_RxISR_8BIT+0x9e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681a      	ldr	r2, [r3, #0]
 80080a4:	210c      	movs	r1, #12
 80080a6:	187b      	adds	r3, r7, r1
 80080a8:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 80080aa:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80080ac:	187b      	adds	r3, r7, r1
 80080ae:	881b      	ldrh	r3, [r3, #0]
 80080b0:	b2da      	uxtb	r2, r3
 80080b2:	230e      	movs	r3, #14
 80080b4:	18fb      	adds	r3, r7, r3
 80080b6:	881b      	ldrh	r3, [r3, #0]
 80080b8:	b2d9      	uxtb	r1, r3
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080be:	400a      	ands	r2, r1
 80080c0:	b2d2      	uxtb	r2, r2
 80080c2:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080c8:	1c5a      	adds	r2, r3, #1
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	225a      	movs	r2, #90	; 0x5a
 80080d2:	5a9b      	ldrh	r3, [r3, r2]
 80080d4:	b29b      	uxth	r3, r3
 80080d6:	3b01      	subs	r3, #1
 80080d8:	b299      	uxth	r1, r3
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	225a      	movs	r2, #90	; 0x5a
 80080de:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	225a      	movs	r2, #90	; 0x5a
 80080e4:	5a9b      	ldrh	r3, [r3, r2]
 80080e6:	b29b      	uxth	r3, r3
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d122      	bne.n	8008132 <UART_RxISR_8BIT+0xae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	681a      	ldr	r2, [r3, #0]
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4911      	ldr	r1, [pc, #68]	; (800813c <UART_RxISR_8BIT+0xb8>)
 80080f8:	400a      	ands	r2, r1
 80080fa:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	689a      	ldr	r2, [r3, #8]
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	2101      	movs	r1, #1
 8008108:	438a      	bics	r2, r1
 800810a:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2220      	movs	r2, #32
 8008110:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2200      	movs	r2, #0
 8008116:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	0018      	movs	r0, r3
 800811c:	f7ff fc52 	bl	80079c4 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008120:	e007      	b.n	8008132 <UART_RxISR_8BIT+0xae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	699a      	ldr	r2, [r3, #24]
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	2108      	movs	r1, #8
 800812e:	430a      	orrs	r2, r1
 8008130:	619a      	str	r2, [r3, #24]
}
 8008132:	46c0      	nop			; (mov r8, r8)
 8008134:	46bd      	mov	sp, r7
 8008136:	b004      	add	sp, #16
 8008138:	bd80      	pop	{r7, pc}
 800813a:	46c0      	nop			; (mov r8, r8)
 800813c:	fffffedf 	.word	0xfffffedf

08008140 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b084      	sub	sp, #16
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008148:	230e      	movs	r3, #14
 800814a:	18fb      	adds	r3, r7, r3
 800814c:	687a      	ldr	r2, [r7, #4]
 800814e:	215c      	movs	r1, #92	; 0x5c
 8008150:	5a52      	ldrh	r2, [r2, r1]
 8008152:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008158:	2b22      	cmp	r3, #34	; 0x22
 800815a:	d140      	bne.n	80081de <UART_RxISR_16BIT+0x9e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681a      	ldr	r2, [r3, #0]
 8008160:	210c      	movs	r1, #12
 8008162:	187b      	adds	r3, r7, r1
 8008164:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8008166:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800816c:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800816e:	187b      	adds	r3, r7, r1
 8008170:	220e      	movs	r2, #14
 8008172:	18ba      	adds	r2, r7, r2
 8008174:	881b      	ldrh	r3, [r3, #0]
 8008176:	8812      	ldrh	r2, [r2, #0]
 8008178:	4013      	ands	r3, r2
 800817a:	b29a      	uxth	r2, r3
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008184:	1c9a      	adds	r2, r3, #2
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	225a      	movs	r2, #90	; 0x5a
 800818e:	5a9b      	ldrh	r3, [r3, r2]
 8008190:	b29b      	uxth	r3, r3
 8008192:	3b01      	subs	r3, #1
 8008194:	b299      	uxth	r1, r3
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	225a      	movs	r2, #90	; 0x5a
 800819a:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	225a      	movs	r2, #90	; 0x5a
 80081a0:	5a9b      	ldrh	r3, [r3, r2]
 80081a2:	b29b      	uxth	r3, r3
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d122      	bne.n	80081ee <UART_RxISR_16BIT+0xae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	681a      	ldr	r2, [r3, #0]
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	4911      	ldr	r1, [pc, #68]	; (80081f8 <UART_RxISR_16BIT+0xb8>)
 80081b4:	400a      	ands	r2, r1
 80081b6:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	689a      	ldr	r2, [r3, #8]
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	2101      	movs	r1, #1
 80081c4:	438a      	bics	r2, r1
 80081c6:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2220      	movs	r2, #32
 80081cc:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2200      	movs	r2, #0
 80081d2:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	0018      	movs	r0, r3
 80081d8:	f7ff fbf4 	bl	80079c4 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80081dc:	e007      	b.n	80081ee <UART_RxISR_16BIT+0xae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	699a      	ldr	r2, [r3, #24]
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	2108      	movs	r1, #8
 80081ea:	430a      	orrs	r2, r1
 80081ec:	619a      	str	r2, [r3, #24]
}
 80081ee:	46c0      	nop			; (mov r8, r8)
 80081f0:	46bd      	mov	sp, r7
 80081f2:	b004      	add	sp, #16
 80081f4:	bd80      	pop	{r7, pc}
 80081f6:	46c0      	nop			; (mov r8, r8)
 80081f8:	fffffedf 	.word	0xfffffedf

080081fc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b084      	sub	sp, #16
 8008200:	af00      	add	r7, sp, #0
 8008202:	0002      	movs	r2, r0
 8008204:	1dbb      	adds	r3, r7, #6
 8008206:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008208:	2300      	movs	r3, #0
 800820a:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800820c:	1dbb      	adds	r3, r7, #6
 800820e:	2200      	movs	r2, #0
 8008210:	5e9b      	ldrsh	r3, [r3, r2]
 8008212:	2b84      	cmp	r3, #132	; 0x84
 8008214:	d006      	beq.n	8008224 <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 8008216:	1dbb      	adds	r3, r7, #6
 8008218:	2200      	movs	r2, #0
 800821a:	5e9a      	ldrsh	r2, [r3, r2]
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	18d3      	adds	r3, r2, r3
 8008220:	3303      	adds	r3, #3
 8008222:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008224:	68fb      	ldr	r3, [r7, #12]
}
 8008226:	0018      	movs	r0, r3
 8008228:	46bd      	mov	sp, r7
 800822a:	b004      	add	sp, #16
 800822c:	bd80      	pop	{r7, pc}

0800822e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800822e:	b580      	push	{r7, lr}
 8008230:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008232:	f000 fa95 	bl	8008760 <vTaskStartScheduler>
  
  return osOK;
 8008236:	2300      	movs	r3, #0
}
 8008238:	0018      	movs	r0, r3
 800823a:	46bd      	mov	sp, r7
 800823c:	bd80      	pop	{r7, pc}

0800823e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800823e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008240:	b089      	sub	sp, #36	; 0x24
 8008242:	af04      	add	r7, sp, #16
 8008244:	6078      	str	r0, [r7, #4]
 8008246:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	695b      	ldr	r3, [r3, #20]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d020      	beq.n	8008292 <osThreadCreate+0x54>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	699b      	ldr	r3, [r3, #24]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d01c      	beq.n	8008292 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	685c      	ldr	r4, [r3, #4]
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681d      	ldr	r5, [r3, #0]
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	691e      	ldr	r6, [r3, #16]
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2208      	movs	r2, #8
 8008268:	5e9b      	ldrsh	r3, [r3, r2]
 800826a:	0018      	movs	r0, r3
 800826c:	f7ff ffc6 	bl	80081fc <makeFreeRtosPriority>
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	695a      	ldr	r2, [r3, #20]
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	699b      	ldr	r3, [r3, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008278:	6839      	ldr	r1, [r7, #0]
 800827a:	9302      	str	r3, [sp, #8]
 800827c:	9201      	str	r2, [sp, #4]
 800827e:	9000      	str	r0, [sp, #0]
 8008280:	000b      	movs	r3, r1
 8008282:	0032      	movs	r2, r6
 8008284:	0029      	movs	r1, r5
 8008286:	0020      	movs	r0, r4
 8008288:	f000 f899 	bl	80083be <xTaskCreateStatic>
 800828c:	0003      	movs	r3, r0
 800828e:	60fb      	str	r3, [r7, #12]
 8008290:	e01d      	b.n	80082ce <osThreadCreate+0x90>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	685c      	ldr	r4, [r3, #4]
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800829e:	b29e      	uxth	r6, r3
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2208      	movs	r2, #8
 80082a4:	5e9b      	ldrsh	r3, [r3, r2]
 80082a6:	0018      	movs	r0, r3
 80082a8:	f7ff ffa8 	bl	80081fc <makeFreeRtosPriority>
 80082ac:	0001      	movs	r1, r0
 80082ae:	683a      	ldr	r2, [r7, #0]
 80082b0:	230c      	movs	r3, #12
 80082b2:	18fb      	adds	r3, r7, r3
 80082b4:	9301      	str	r3, [sp, #4]
 80082b6:	9100      	str	r1, [sp, #0]
 80082b8:	0013      	movs	r3, r2
 80082ba:	0032      	movs	r2, r6
 80082bc:	0029      	movs	r1, r5
 80082be:	0020      	movs	r0, r4
 80082c0:	f000 f8c0 	bl	8008444 <xTaskCreate>
 80082c4:	0003      	movs	r3, r0
 80082c6:	2b01      	cmp	r3, #1
 80082c8:	d001      	beq.n	80082ce <osThreadCreate+0x90>
              &handle) != pdPASS)  {
      return NULL;
 80082ca:	2300      	movs	r3, #0
 80082cc:	e000      	b.n	80082d0 <osThreadCreate+0x92>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80082ce:	68fb      	ldr	r3, [r7, #12]
}
 80082d0:	0018      	movs	r0, r3
 80082d2:	46bd      	mov	sp, r7
 80082d4:	b005      	add	sp, #20
 80082d6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080082d8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80082d8:	b580      	push	{r7, lr}
 80082da:	b082      	sub	sp, #8
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	3308      	adds	r3, #8
 80082e4:	001a      	movs	r2, r3
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2201      	movs	r2, #1
 80082ee:	4252      	negs	r2, r2
 80082f0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	3308      	adds	r3, #8
 80082f6:	001a      	movs	r2, r3
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	3308      	adds	r3, #8
 8008300:	001a      	movs	r2, r3
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2200      	movs	r2, #0
 800830a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800830c:	46c0      	nop			; (mov r8, r8)
 800830e:	46bd      	mov	sp, r7
 8008310:	b002      	add	sp, #8
 8008312:	bd80      	pop	{r7, pc}

08008314 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b082      	sub	sp, #8
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	2200      	movs	r2, #0
 8008320:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008322:	46c0      	nop			; (mov r8, r8)
 8008324:	46bd      	mov	sp, r7
 8008326:	b002      	add	sp, #8
 8008328:	bd80      	pop	{r7, pc}

0800832a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800832a:	b580      	push	{r7, lr}
 800832c:	b084      	sub	sp, #16
 800832e:	af00      	add	r7, sp, #0
 8008330:	6078      	str	r0, [r7, #4]
 8008332:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	685b      	ldr	r3, [r3, #4]
 8008338:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	68fa      	ldr	r2, [r7, #12]
 800833e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	689a      	ldr	r2, [r3, #8]
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	689b      	ldr	r3, [r3, #8]
 800834c:	683a      	ldr	r2, [r7, #0]
 800834e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	683a      	ldr	r2, [r7, #0]
 8008354:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	687a      	ldr	r2, [r7, #4]
 800835a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	1c5a      	adds	r2, r3, #1
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	601a      	str	r2, [r3, #0]
}
 8008366:	46c0      	nop			; (mov r8, r8)
 8008368:	46bd      	mov	sp, r7
 800836a:	b004      	add	sp, #16
 800836c:	bd80      	pop	{r7, pc}

0800836e <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800836e:	b580      	push	{r7, lr}
 8008370:	b084      	sub	sp, #16
 8008372:	af00      	add	r7, sp, #0
 8008374:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	691b      	ldr	r3, [r3, #16]
 800837a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	685b      	ldr	r3, [r3, #4]
 8008380:	687a      	ldr	r2, [r7, #4]
 8008382:	6892      	ldr	r2, [r2, #8]
 8008384:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	689b      	ldr	r3, [r3, #8]
 800838a:	687a      	ldr	r2, [r7, #4]
 800838c:	6852      	ldr	r2, [r2, #4]
 800838e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	685b      	ldr	r3, [r3, #4]
 8008394:	687a      	ldr	r2, [r7, #4]
 8008396:	429a      	cmp	r2, r3
 8008398:	d103      	bne.n	80083a2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	689a      	ldr	r2, [r3, #8]
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2200      	movs	r2, #0
 80083a6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	1e5a      	subs	r2, r3, #1
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
}
 80083b6:	0018      	movs	r0, r3
 80083b8:	46bd      	mov	sp, r7
 80083ba:	b004      	add	sp, #16
 80083bc:	bd80      	pop	{r7, pc}

080083be <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80083be:	b590      	push	{r4, r7, lr}
 80083c0:	b08d      	sub	sp, #52	; 0x34
 80083c2:	af04      	add	r7, sp, #16
 80083c4:	60f8      	str	r0, [r7, #12]
 80083c6:	60b9      	str	r1, [r7, #8]
 80083c8:	607a      	str	r2, [r7, #4]
 80083ca:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80083cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d101      	bne.n	80083d6 <xTaskCreateStatic+0x18>
 80083d2:	b672      	cpsid	i
 80083d4:	e7fe      	b.n	80083d4 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 80083d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d101      	bne.n	80083e0 <xTaskCreateStatic+0x22>
 80083dc:	b672      	cpsid	i
 80083de:	e7fe      	b.n	80083de <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80083e0:	2354      	movs	r3, #84	; 0x54
 80083e2:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 80083e4:	697b      	ldr	r3, [r7, #20]
 80083e6:	2b54      	cmp	r3, #84	; 0x54
 80083e8:	d001      	beq.n	80083ee <xTaskCreateStatic+0x30>
 80083ea:	b672      	cpsid	i
 80083ec:	e7fe      	b.n	80083ec <xTaskCreateStatic+0x2e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80083ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d020      	beq.n	8008436 <xTaskCreateStatic+0x78>
 80083f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d01d      	beq.n	8008436 <xTaskCreateStatic+0x78>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80083fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083fc:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80083fe:	69fb      	ldr	r3, [r7, #28]
 8008400:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008402:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008404:	69fb      	ldr	r3, [r7, #28]
 8008406:	2251      	movs	r2, #81	; 0x51
 8008408:	2102      	movs	r1, #2
 800840a:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800840c:	683c      	ldr	r4, [r7, #0]
 800840e:	687a      	ldr	r2, [r7, #4]
 8008410:	68b9      	ldr	r1, [r7, #8]
 8008412:	68f8      	ldr	r0, [r7, #12]
 8008414:	2300      	movs	r3, #0
 8008416:	9303      	str	r3, [sp, #12]
 8008418:	69fb      	ldr	r3, [r7, #28]
 800841a:	9302      	str	r3, [sp, #8]
 800841c:	2318      	movs	r3, #24
 800841e:	18fb      	adds	r3, r7, r3
 8008420:	9301      	str	r3, [sp, #4]
 8008422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008424:	9300      	str	r3, [sp, #0]
 8008426:	0023      	movs	r3, r4
 8008428:	f000 f858 	bl	80084dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800842c:	69fb      	ldr	r3, [r7, #28]
 800842e:	0018      	movs	r0, r3
 8008430:	f000 f8ce 	bl	80085d0 <prvAddNewTaskToReadyList>
 8008434:	e001      	b.n	800843a <xTaskCreateStatic+0x7c>
		}
		else
		{
			xReturn = NULL;
 8008436:	2300      	movs	r3, #0
 8008438:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800843a:	69bb      	ldr	r3, [r7, #24]
	}
 800843c:	0018      	movs	r0, r3
 800843e:	46bd      	mov	sp, r7
 8008440:	b009      	add	sp, #36	; 0x24
 8008442:	bd90      	pop	{r4, r7, pc}

08008444 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008444:	b590      	push	{r4, r7, lr}
 8008446:	b08d      	sub	sp, #52	; 0x34
 8008448:	af04      	add	r7, sp, #16
 800844a:	60f8      	str	r0, [r7, #12]
 800844c:	60b9      	str	r1, [r7, #8]
 800844e:	603b      	str	r3, [r7, #0]
 8008450:	1dbb      	adds	r3, r7, #6
 8008452:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008454:	1dbb      	adds	r3, r7, #6
 8008456:	881b      	ldrh	r3, [r3, #0]
 8008458:	009b      	lsls	r3, r3, #2
 800845a:	0018      	movs	r0, r3
 800845c:	f000 fd68 	bl	8008f30 <pvPortMalloc>
 8008460:	0003      	movs	r3, r0
 8008462:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8008464:	697b      	ldr	r3, [r7, #20]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d010      	beq.n	800848c <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800846a:	2054      	movs	r0, #84	; 0x54
 800846c:	f000 fd60 	bl	8008f30 <pvPortMalloc>
 8008470:	0003      	movs	r3, r0
 8008472:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8008474:	69fb      	ldr	r3, [r7, #28]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d003      	beq.n	8008482 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800847a:	69fb      	ldr	r3, [r7, #28]
 800847c:	697a      	ldr	r2, [r7, #20]
 800847e:	631a      	str	r2, [r3, #48]	; 0x30
 8008480:	e006      	b.n	8008490 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008482:	697b      	ldr	r3, [r7, #20]
 8008484:	0018      	movs	r0, r3
 8008486:	f000 fdf9 	bl	800907c <vPortFree>
 800848a:	e001      	b.n	8008490 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800848c:	2300      	movs	r3, #0
 800848e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008490:	69fb      	ldr	r3, [r7, #28]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d01a      	beq.n	80084cc <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008496:	69fb      	ldr	r3, [r7, #28]
 8008498:	2251      	movs	r2, #81	; 0x51
 800849a:	2100      	movs	r1, #0
 800849c:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800849e:	1dbb      	adds	r3, r7, #6
 80084a0:	881a      	ldrh	r2, [r3, #0]
 80084a2:	683c      	ldr	r4, [r7, #0]
 80084a4:	68b9      	ldr	r1, [r7, #8]
 80084a6:	68f8      	ldr	r0, [r7, #12]
 80084a8:	2300      	movs	r3, #0
 80084aa:	9303      	str	r3, [sp, #12]
 80084ac:	69fb      	ldr	r3, [r7, #28]
 80084ae:	9302      	str	r3, [sp, #8]
 80084b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084b2:	9301      	str	r3, [sp, #4]
 80084b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084b6:	9300      	str	r3, [sp, #0]
 80084b8:	0023      	movs	r3, r4
 80084ba:	f000 f80f 	bl	80084dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80084be:	69fb      	ldr	r3, [r7, #28]
 80084c0:	0018      	movs	r0, r3
 80084c2:	f000 f885 	bl	80085d0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80084c6:	2301      	movs	r3, #1
 80084c8:	61bb      	str	r3, [r7, #24]
 80084ca:	e002      	b.n	80084d2 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80084cc:	2301      	movs	r3, #1
 80084ce:	425b      	negs	r3, r3
 80084d0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80084d2:	69bb      	ldr	r3, [r7, #24]
	}
 80084d4:	0018      	movs	r0, r3
 80084d6:	46bd      	mov	sp, r7
 80084d8:	b009      	add	sp, #36	; 0x24
 80084da:	bd90      	pop	{r4, r7, pc}

080084dc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b086      	sub	sp, #24
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	60f8      	str	r0, [r7, #12]
 80084e4:	60b9      	str	r1, [r7, #8]
 80084e6:	607a      	str	r2, [r7, #4]
 80084e8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80084ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	4936      	ldr	r1, [pc, #216]	; (80085cc <prvInitialiseNewTask+0xf0>)
 80084f2:	468c      	mov	ip, r1
 80084f4:	4463      	add	r3, ip
 80084f6:	009b      	lsls	r3, r3, #2
 80084f8:	18d3      	adds	r3, r2, r3
 80084fa:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80084fc:	693b      	ldr	r3, [r7, #16]
 80084fe:	2207      	movs	r2, #7
 8008500:	4393      	bics	r3, r2
 8008502:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008504:	693b      	ldr	r3, [r7, #16]
 8008506:	2207      	movs	r2, #7
 8008508:	4013      	ands	r3, r2
 800850a:	d001      	beq.n	8008510 <prvInitialiseNewTask+0x34>
 800850c:	b672      	cpsid	i
 800850e:	e7fe      	b.n	800850e <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008510:	2300      	movs	r3, #0
 8008512:	617b      	str	r3, [r7, #20]
 8008514:	e013      	b.n	800853e <prvInitialiseNewTask+0x62>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008516:	68ba      	ldr	r2, [r7, #8]
 8008518:	697b      	ldr	r3, [r7, #20]
 800851a:	18d3      	adds	r3, r2, r3
 800851c:	7818      	ldrb	r0, [r3, #0]
 800851e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008520:	2134      	movs	r1, #52	; 0x34
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	18d3      	adds	r3, r2, r3
 8008526:	185b      	adds	r3, r3, r1
 8008528:	1c02      	adds	r2, r0, #0
 800852a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800852c:	68ba      	ldr	r2, [r7, #8]
 800852e:	697b      	ldr	r3, [r7, #20]
 8008530:	18d3      	adds	r3, r2, r3
 8008532:	781b      	ldrb	r3, [r3, #0]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d006      	beq.n	8008546 <prvInitialiseNewTask+0x6a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008538:	697b      	ldr	r3, [r7, #20]
 800853a:	3301      	adds	r3, #1
 800853c:	617b      	str	r3, [r7, #20]
 800853e:	697b      	ldr	r3, [r7, #20]
 8008540:	2b0f      	cmp	r3, #15
 8008542:	d9e8      	bls.n	8008516 <prvInitialiseNewTask+0x3a>
 8008544:	e000      	b.n	8008548 <prvInitialiseNewTask+0x6c>
		{
			break;
 8008546:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800854a:	2243      	movs	r2, #67	; 0x43
 800854c:	2100      	movs	r1, #0
 800854e:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008550:	6a3b      	ldr	r3, [r7, #32]
 8008552:	2b06      	cmp	r3, #6
 8008554:	d901      	bls.n	800855a <prvInitialiseNewTask+0x7e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008556:	2306      	movs	r3, #6
 8008558:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800855a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800855c:	6a3a      	ldr	r2, [r7, #32]
 800855e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008562:	6a3a      	ldr	r2, [r7, #32]
 8008564:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008568:	2200      	movs	r2, #0
 800856a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800856c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800856e:	3304      	adds	r3, #4
 8008570:	0018      	movs	r0, r3
 8008572:	f7ff fecf 	bl	8008314 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008578:	3318      	adds	r3, #24
 800857a:	0018      	movs	r0, r3
 800857c:	f7ff feca 	bl	8008314 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008580:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008582:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008584:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008586:	6a3b      	ldr	r3, [r7, #32]
 8008588:	2207      	movs	r2, #7
 800858a:	1ad2      	subs	r2, r2, r3
 800858c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800858e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008592:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008594:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008598:	2200      	movs	r2, #0
 800859a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800859c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800859e:	2250      	movs	r2, #80	; 0x50
 80085a0:	2100      	movs	r1, #0
 80085a2:	5499      	strb	r1, [r3, r2]
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80085a4:	683a      	ldr	r2, [r7, #0]
 80085a6:	68f9      	ldr	r1, [r7, #12]
 80085a8:	693b      	ldr	r3, [r7, #16]
 80085aa:	0018      	movs	r0, r3
 80085ac:	f000 fb92 	bl	8008cd4 <pxPortInitialiseStack>
 80085b0:	0002      	movs	r2, r0
 80085b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085b4:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80085b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d002      	beq.n	80085c2 <prvInitialiseNewTask+0xe6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80085bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80085c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80085c2:	46c0      	nop			; (mov r8, r8)
 80085c4:	46bd      	mov	sp, r7
 80085c6:	b006      	add	sp, #24
 80085c8:	bd80      	pop	{r7, pc}
 80085ca:	46c0      	nop			; (mov r8, r8)
 80085cc:	3fffffff 	.word	0x3fffffff

080085d0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b082      	sub	sp, #8
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80085d8:	f000 fc12 	bl	8008e00 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80085dc:	4b28      	ldr	r3, [pc, #160]	; (8008680 <prvAddNewTaskToReadyList+0xb0>)
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	1c5a      	adds	r2, r3, #1
 80085e2:	4b27      	ldr	r3, [pc, #156]	; (8008680 <prvAddNewTaskToReadyList+0xb0>)
 80085e4:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80085e6:	4b27      	ldr	r3, [pc, #156]	; (8008684 <prvAddNewTaskToReadyList+0xb4>)
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d109      	bne.n	8008602 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80085ee:	4b25      	ldr	r3, [pc, #148]	; (8008684 <prvAddNewTaskToReadyList+0xb4>)
 80085f0:	687a      	ldr	r2, [r7, #4]
 80085f2:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80085f4:	4b22      	ldr	r3, [pc, #136]	; (8008680 <prvAddNewTaskToReadyList+0xb0>)
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	2b01      	cmp	r3, #1
 80085fa:	d110      	bne.n	800861e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80085fc:	f000 faac 	bl	8008b58 <prvInitialiseTaskLists>
 8008600:	e00d      	b.n	800861e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008602:	4b21      	ldr	r3, [pc, #132]	; (8008688 <prvAddNewTaskToReadyList+0xb8>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d109      	bne.n	800861e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800860a:	4b1e      	ldr	r3, [pc, #120]	; (8008684 <prvAddNewTaskToReadyList+0xb4>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008614:	429a      	cmp	r2, r3
 8008616:	d802      	bhi.n	800861e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008618:	4b1a      	ldr	r3, [pc, #104]	; (8008684 <prvAddNewTaskToReadyList+0xb4>)
 800861a:	687a      	ldr	r2, [r7, #4]
 800861c:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800861e:	4b1b      	ldr	r3, [pc, #108]	; (800868c <prvAddNewTaskToReadyList+0xbc>)
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	1c5a      	adds	r2, r3, #1
 8008624:	4b19      	ldr	r3, [pc, #100]	; (800868c <prvAddNewTaskToReadyList+0xbc>)
 8008626:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800862c:	4b18      	ldr	r3, [pc, #96]	; (8008690 <prvAddNewTaskToReadyList+0xc0>)
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	429a      	cmp	r2, r3
 8008632:	d903      	bls.n	800863c <prvAddNewTaskToReadyList+0x6c>
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008638:	4b15      	ldr	r3, [pc, #84]	; (8008690 <prvAddNewTaskToReadyList+0xc0>)
 800863a:	601a      	str	r2, [r3, #0]
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008640:	0013      	movs	r3, r2
 8008642:	009b      	lsls	r3, r3, #2
 8008644:	189b      	adds	r3, r3, r2
 8008646:	009b      	lsls	r3, r3, #2
 8008648:	4a12      	ldr	r2, [pc, #72]	; (8008694 <prvAddNewTaskToReadyList+0xc4>)
 800864a:	189a      	adds	r2, r3, r2
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	3304      	adds	r3, #4
 8008650:	0019      	movs	r1, r3
 8008652:	0010      	movs	r0, r2
 8008654:	f7ff fe69 	bl	800832a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008658:	f000 fbe4 	bl	8008e24 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800865c:	4b0a      	ldr	r3, [pc, #40]	; (8008688 <prvAddNewTaskToReadyList+0xb8>)
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d008      	beq.n	8008676 <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008664:	4b07      	ldr	r3, [pc, #28]	; (8008684 <prvAddNewTaskToReadyList+0xb4>)
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800866e:	429a      	cmp	r2, r3
 8008670:	d201      	bcs.n	8008676 <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008672:	f000 fbb5 	bl	8008de0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008676:	46c0      	nop			; (mov r8, r8)
 8008678:	46bd      	mov	sp, r7
 800867a:	b002      	add	sp, #8
 800867c:	bd80      	pop	{r7, pc}
 800867e:	46c0      	nop			; (mov r8, r8)
 8008680:	2000069c 	.word	0x2000069c
 8008684:	2000059c 	.word	0x2000059c
 8008688:	200006a8 	.word	0x200006a8
 800868c:	200006b8 	.word	0x200006b8
 8008690:	200006a4 	.word	0x200006a4
 8008694:	200005a0 	.word	0x200005a0

08008698 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8008698:	b580      	push	{r7, lr}
 800869a:	b084      	sub	sp, #16
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80086a0:	f000 fbae 	bl	8008e00 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d102      	bne.n	80086b0 <vTaskDelete+0x18>
 80086aa:	4b26      	ldr	r3, [pc, #152]	; (8008744 <vTaskDelete+0xac>)
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	e000      	b.n	80086b2 <vTaskDelete+0x1a>
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	3304      	adds	r3, #4
 80086b8:	0018      	movs	r0, r3
 80086ba:	f7ff fe58 	bl	800836e <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d004      	beq.n	80086d0 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	3318      	adds	r3, #24
 80086ca:	0018      	movs	r0, r3
 80086cc:	f7ff fe4f 	bl	800836e <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80086d0:	4b1d      	ldr	r3, [pc, #116]	; (8008748 <vTaskDelete+0xb0>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	1c5a      	adds	r2, r3, #1
 80086d6:	4b1c      	ldr	r3, [pc, #112]	; (8008748 <vTaskDelete+0xb0>)
 80086d8:	601a      	str	r2, [r3, #0]

			if( pxTCB == pxCurrentTCB )
 80086da:	4b1a      	ldr	r3, [pc, #104]	; (8008744 <vTaskDelete+0xac>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	68fa      	ldr	r2, [r7, #12]
 80086e0:	429a      	cmp	r2, r3
 80086e2:	d10c      	bne.n	80086fe <vTaskDelete+0x66>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	1d1a      	adds	r2, r3, #4
 80086e8:	4b18      	ldr	r3, [pc, #96]	; (800874c <vTaskDelete+0xb4>)
 80086ea:	0011      	movs	r1, r2
 80086ec:	0018      	movs	r0, r3
 80086ee:	f7ff fe1c 	bl	800832a <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80086f2:	4b17      	ldr	r3, [pc, #92]	; (8008750 <vTaskDelete+0xb8>)
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	1c5a      	adds	r2, r3, #1
 80086f8:	4b15      	ldr	r3, [pc, #84]	; (8008750 <vTaskDelete+0xb8>)
 80086fa:	601a      	str	r2, [r3, #0]
 80086fc:	e00a      	b.n	8008714 <vTaskDelete+0x7c>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80086fe:	4b15      	ldr	r3, [pc, #84]	; (8008754 <vTaskDelete+0xbc>)
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	1e5a      	subs	r2, r3, #1
 8008704:	4b13      	ldr	r3, [pc, #76]	; (8008754 <vTaskDelete+0xbc>)
 8008706:	601a      	str	r2, [r3, #0]
				prvDeleteTCB( pxTCB );
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	0018      	movs	r0, r3
 800870c:	f000 fa96 	bl	8008c3c <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8008710:	f000 fabc 	bl	8008c8c <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 8008714:	f000 fb86 	bl	8008e24 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8008718:	4b0f      	ldr	r3, [pc, #60]	; (8008758 <vTaskDelete+0xc0>)
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d00c      	beq.n	800873a <vTaskDelete+0xa2>
		{
			if( pxTCB == pxCurrentTCB )
 8008720:	4b08      	ldr	r3, [pc, #32]	; (8008744 <vTaskDelete+0xac>)
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	68fa      	ldr	r2, [r7, #12]
 8008726:	429a      	cmp	r2, r3
 8008728:	d107      	bne.n	800873a <vTaskDelete+0xa2>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800872a:	4b0c      	ldr	r3, [pc, #48]	; (800875c <vTaskDelete+0xc4>)
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d001      	beq.n	8008736 <vTaskDelete+0x9e>
 8008732:	b672      	cpsid	i
 8008734:	e7fe      	b.n	8008734 <vTaskDelete+0x9c>
				portYIELD_WITHIN_API();
 8008736:	f000 fb53 	bl	8008de0 <vPortYield>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800873a:	46c0      	nop			; (mov r8, r8)
 800873c:	46bd      	mov	sp, r7
 800873e:	b004      	add	sp, #16
 8008740:	bd80      	pop	{r7, pc}
 8008742:	46c0      	nop			; (mov r8, r8)
 8008744:	2000059c 	.word	0x2000059c
 8008748:	200006b8 	.word	0x200006b8
 800874c:	20000670 	.word	0x20000670
 8008750:	20000684 	.word	0x20000684
 8008754:	2000069c 	.word	0x2000069c
 8008758:	200006a8 	.word	0x200006a8
 800875c:	200006c4 	.word	0x200006c4

08008760 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008760:	b590      	push	{r4, r7, lr}
 8008762:	b089      	sub	sp, #36	; 0x24
 8008764:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008766:	2300      	movs	r3, #0
 8008768:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800876a:	2300      	movs	r3, #0
 800876c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800876e:	003a      	movs	r2, r7
 8008770:	1d39      	adds	r1, r7, #4
 8008772:	2308      	movs	r3, #8
 8008774:	18fb      	adds	r3, r7, r3
 8008776:	0018      	movs	r0, r3
 8008778:	f7fa fed4 	bl	8003524 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800877c:	683c      	ldr	r4, [r7, #0]
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	68ba      	ldr	r2, [r7, #8]
 8008782:	4918      	ldr	r1, [pc, #96]	; (80087e4 <vTaskStartScheduler+0x84>)
 8008784:	4818      	ldr	r0, [pc, #96]	; (80087e8 <vTaskStartScheduler+0x88>)
 8008786:	9202      	str	r2, [sp, #8]
 8008788:	9301      	str	r3, [sp, #4]
 800878a:	2300      	movs	r3, #0
 800878c:	9300      	str	r3, [sp, #0]
 800878e:	2300      	movs	r3, #0
 8008790:	0022      	movs	r2, r4
 8008792:	f7ff fe14 	bl	80083be <xTaskCreateStatic>
 8008796:	0002      	movs	r2, r0
 8008798:	4b14      	ldr	r3, [pc, #80]	; (80087ec <vTaskStartScheduler+0x8c>)
 800879a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800879c:	4b13      	ldr	r3, [pc, #76]	; (80087ec <vTaskStartScheduler+0x8c>)
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d002      	beq.n	80087aa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80087a4:	2301      	movs	r3, #1
 80087a6:	60fb      	str	r3, [r7, #12]
 80087a8:	e001      	b.n	80087ae <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80087aa:	2300      	movs	r3, #0
 80087ac:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	2b01      	cmp	r3, #1
 80087b2:	d10d      	bne.n	80087d0 <vTaskStartScheduler+0x70>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 80087b4:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80087b6:	4b0e      	ldr	r3, [pc, #56]	; (80087f0 <vTaskStartScheduler+0x90>)
 80087b8:	2201      	movs	r2, #1
 80087ba:	4252      	negs	r2, r2
 80087bc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80087be:	4b0d      	ldr	r3, [pc, #52]	; (80087f4 <vTaskStartScheduler+0x94>)
 80087c0:	2201      	movs	r2, #1
 80087c2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80087c4:	4b0c      	ldr	r3, [pc, #48]	; (80087f8 <vTaskStartScheduler+0x98>)
 80087c6:	2200      	movs	r2, #0
 80087c8:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80087ca:	f000 fae5 	bl	8008d98 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80087ce:	e004      	b.n	80087da <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	3301      	adds	r3, #1
 80087d4:	d101      	bne.n	80087da <vTaskStartScheduler+0x7a>
 80087d6:	b672      	cpsid	i
 80087d8:	e7fe      	b.n	80087d8 <vTaskStartScheduler+0x78>
}
 80087da:	46c0      	nop			; (mov r8, r8)
 80087dc:	46bd      	mov	sp, r7
 80087de:	b005      	add	sp, #20
 80087e0:	bd90      	pop	{r4, r7, pc}
 80087e2:	46c0      	nop			; (mov r8, r8)
 80087e4:	0800b88c 	.word	0x0800b88c
 80087e8:	08008b39 	.word	0x08008b39
 80087ec:	200006c0 	.word	0x200006c0
 80087f0:	200006bc 	.word	0x200006bc
 80087f4:	200006a8 	.word	0x200006a8
 80087f8:	200006a0 	.word	0x200006a0

080087fc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8008800:	4b03      	ldr	r3, [pc, #12]	; (8008810 <vTaskSuspendAll+0x14>)
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	1c5a      	adds	r2, r3, #1
 8008806:	4b02      	ldr	r3, [pc, #8]	; (8008810 <vTaskSuspendAll+0x14>)
 8008808:	601a      	str	r2, [r3, #0]
}
 800880a:	46c0      	nop			; (mov r8, r8)
 800880c:	46bd      	mov	sp, r7
 800880e:	bd80      	pop	{r7, pc}
 8008810:	200006c4 	.word	0x200006c4

08008814 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008814:	b580      	push	{r7, lr}
 8008816:	b084      	sub	sp, #16
 8008818:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800881a:	2300      	movs	r3, #0
 800881c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800881e:	2300      	movs	r3, #0
 8008820:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008822:	4b3a      	ldr	r3, [pc, #232]	; (800890c <xTaskResumeAll+0xf8>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d101      	bne.n	800882e <xTaskResumeAll+0x1a>
 800882a:	b672      	cpsid	i
 800882c:	e7fe      	b.n	800882c <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800882e:	f000 fae7 	bl	8008e00 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008832:	4b36      	ldr	r3, [pc, #216]	; (800890c <xTaskResumeAll+0xf8>)
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	1e5a      	subs	r2, r3, #1
 8008838:	4b34      	ldr	r3, [pc, #208]	; (800890c <xTaskResumeAll+0xf8>)
 800883a:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800883c:	4b33      	ldr	r3, [pc, #204]	; (800890c <xTaskResumeAll+0xf8>)
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d15b      	bne.n	80088fc <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008844:	4b32      	ldr	r3, [pc, #200]	; (8008910 <xTaskResumeAll+0xfc>)
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d057      	beq.n	80088fc <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800884c:	e02f      	b.n	80088ae <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800884e:	4b31      	ldr	r3, [pc, #196]	; (8008914 <xTaskResumeAll+0x100>)
 8008850:	68db      	ldr	r3, [r3, #12]
 8008852:	68db      	ldr	r3, [r3, #12]
 8008854:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	3318      	adds	r3, #24
 800885a:	0018      	movs	r0, r3
 800885c:	f7ff fd87 	bl	800836e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	3304      	adds	r3, #4
 8008864:	0018      	movs	r0, r3
 8008866:	f7ff fd82 	bl	800836e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800886e:	4b2a      	ldr	r3, [pc, #168]	; (8008918 <xTaskResumeAll+0x104>)
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	429a      	cmp	r2, r3
 8008874:	d903      	bls.n	800887e <xTaskResumeAll+0x6a>
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800887a:	4b27      	ldr	r3, [pc, #156]	; (8008918 <xTaskResumeAll+0x104>)
 800887c:	601a      	str	r2, [r3, #0]
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008882:	0013      	movs	r3, r2
 8008884:	009b      	lsls	r3, r3, #2
 8008886:	189b      	adds	r3, r3, r2
 8008888:	009b      	lsls	r3, r3, #2
 800888a:	4a24      	ldr	r2, [pc, #144]	; (800891c <xTaskResumeAll+0x108>)
 800888c:	189a      	adds	r2, r3, r2
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	3304      	adds	r3, #4
 8008892:	0019      	movs	r1, r3
 8008894:	0010      	movs	r0, r2
 8008896:	f7ff fd48 	bl	800832a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800889e:	4b20      	ldr	r3, [pc, #128]	; (8008920 <xTaskResumeAll+0x10c>)
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088a4:	429a      	cmp	r2, r3
 80088a6:	d302      	bcc.n	80088ae <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 80088a8:	4b1e      	ldr	r3, [pc, #120]	; (8008924 <xTaskResumeAll+0x110>)
 80088aa:	2201      	movs	r2, #1
 80088ac:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80088ae:	4b19      	ldr	r3, [pc, #100]	; (8008914 <xTaskResumeAll+0x100>)
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d1cb      	bne.n	800884e <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d001      	beq.n	80088c0 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80088bc:	f000 f9e6 	bl	8008c8c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80088c0:	4b19      	ldr	r3, [pc, #100]	; (8008928 <xTaskResumeAll+0x114>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d00f      	beq.n	80088ec <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80088cc:	f000 f82e 	bl	800892c <xTaskIncrementTick>
 80088d0:	1e03      	subs	r3, r0, #0
 80088d2:	d002      	beq.n	80088da <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 80088d4:	4b13      	ldr	r3, [pc, #76]	; (8008924 <xTaskResumeAll+0x110>)
 80088d6:	2201      	movs	r2, #1
 80088d8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	3b01      	subs	r3, #1
 80088de:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d1f2      	bne.n	80088cc <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 80088e6:	4b10      	ldr	r3, [pc, #64]	; (8008928 <xTaskResumeAll+0x114>)
 80088e8:	2200      	movs	r2, #0
 80088ea:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80088ec:	4b0d      	ldr	r3, [pc, #52]	; (8008924 <xTaskResumeAll+0x110>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d003      	beq.n	80088fc <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80088f4:	2301      	movs	r3, #1
 80088f6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80088f8:	f000 fa72 	bl	8008de0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80088fc:	f000 fa92 	bl	8008e24 <vPortExitCritical>

	return xAlreadyYielded;
 8008900:	68bb      	ldr	r3, [r7, #8]
}
 8008902:	0018      	movs	r0, r3
 8008904:	46bd      	mov	sp, r7
 8008906:	b004      	add	sp, #16
 8008908:	bd80      	pop	{r7, pc}
 800890a:	46c0      	nop			; (mov r8, r8)
 800890c:	200006c4 	.word	0x200006c4
 8008910:	2000069c 	.word	0x2000069c
 8008914:	2000065c 	.word	0x2000065c
 8008918:	200006a4 	.word	0x200006a4
 800891c:	200005a0 	.word	0x200005a0
 8008920:	2000059c 	.word	0x2000059c
 8008924:	200006b0 	.word	0x200006b0
 8008928:	200006ac 	.word	0x200006ac

0800892c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800892c:	b580      	push	{r7, lr}
 800892e:	b086      	sub	sp, #24
 8008930:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008932:	2300      	movs	r3, #0
 8008934:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008936:	4b4c      	ldr	r3, [pc, #304]	; (8008a68 <xTaskIncrementTick+0x13c>)
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d000      	beq.n	8008940 <xTaskIncrementTick+0x14>
 800893e:	e083      	b.n	8008a48 <xTaskIncrementTick+0x11c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008940:	4b4a      	ldr	r3, [pc, #296]	; (8008a6c <xTaskIncrementTick+0x140>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	3301      	adds	r3, #1
 8008946:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008948:	4b48      	ldr	r3, [pc, #288]	; (8008a6c <xTaskIncrementTick+0x140>)
 800894a:	693a      	ldr	r2, [r7, #16]
 800894c:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800894e:	693b      	ldr	r3, [r7, #16]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d117      	bne.n	8008984 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 8008954:	4b46      	ldr	r3, [pc, #280]	; (8008a70 <xTaskIncrementTick+0x144>)
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d001      	beq.n	8008962 <xTaskIncrementTick+0x36>
 800895e:	b672      	cpsid	i
 8008960:	e7fe      	b.n	8008960 <xTaskIncrementTick+0x34>
 8008962:	4b43      	ldr	r3, [pc, #268]	; (8008a70 <xTaskIncrementTick+0x144>)
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	60fb      	str	r3, [r7, #12]
 8008968:	4b42      	ldr	r3, [pc, #264]	; (8008a74 <xTaskIncrementTick+0x148>)
 800896a:	681a      	ldr	r2, [r3, #0]
 800896c:	4b40      	ldr	r3, [pc, #256]	; (8008a70 <xTaskIncrementTick+0x144>)
 800896e:	601a      	str	r2, [r3, #0]
 8008970:	4b40      	ldr	r3, [pc, #256]	; (8008a74 <xTaskIncrementTick+0x148>)
 8008972:	68fa      	ldr	r2, [r7, #12]
 8008974:	601a      	str	r2, [r3, #0]
 8008976:	4b40      	ldr	r3, [pc, #256]	; (8008a78 <xTaskIncrementTick+0x14c>)
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	1c5a      	adds	r2, r3, #1
 800897c:	4b3e      	ldr	r3, [pc, #248]	; (8008a78 <xTaskIncrementTick+0x14c>)
 800897e:	601a      	str	r2, [r3, #0]
 8008980:	f000 f984 	bl	8008c8c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008984:	4b3d      	ldr	r3, [pc, #244]	; (8008a7c <xTaskIncrementTick+0x150>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	693a      	ldr	r2, [r7, #16]
 800898a:	429a      	cmp	r2, r3
 800898c:	d34e      	bcc.n	8008a2c <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800898e:	4b38      	ldr	r3, [pc, #224]	; (8008a70 <xTaskIncrementTick+0x144>)
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d101      	bne.n	800899c <xTaskIncrementTick+0x70>
 8008998:	2301      	movs	r3, #1
 800899a:	e000      	b.n	800899e <xTaskIncrementTick+0x72>
 800899c:	2300      	movs	r3, #0
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d004      	beq.n	80089ac <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089a2:	4b36      	ldr	r3, [pc, #216]	; (8008a7c <xTaskIncrementTick+0x150>)
 80089a4:	2201      	movs	r2, #1
 80089a6:	4252      	negs	r2, r2
 80089a8:	601a      	str	r2, [r3, #0]
					break;
 80089aa:	e03f      	b.n	8008a2c <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80089ac:	4b30      	ldr	r3, [pc, #192]	; (8008a70 <xTaskIncrementTick+0x144>)
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	68db      	ldr	r3, [r3, #12]
 80089b2:	68db      	ldr	r3, [r3, #12]
 80089b4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80089b6:	68bb      	ldr	r3, [r7, #8]
 80089b8:	685b      	ldr	r3, [r3, #4]
 80089ba:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80089bc:	693a      	ldr	r2, [r7, #16]
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	429a      	cmp	r2, r3
 80089c2:	d203      	bcs.n	80089cc <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80089c4:	4b2d      	ldr	r3, [pc, #180]	; (8008a7c <xTaskIncrementTick+0x150>)
 80089c6:	687a      	ldr	r2, [r7, #4]
 80089c8:	601a      	str	r2, [r3, #0]
						break;
 80089ca:	e02f      	b.n	8008a2c <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	3304      	adds	r3, #4
 80089d0:	0018      	movs	r0, r3
 80089d2:	f7ff fccc 	bl	800836e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d004      	beq.n	80089e8 <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	3318      	adds	r3, #24
 80089e2:	0018      	movs	r0, r3
 80089e4:	f7ff fcc3 	bl	800836e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80089e8:	68bb      	ldr	r3, [r7, #8]
 80089ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089ec:	4b24      	ldr	r3, [pc, #144]	; (8008a80 <xTaskIncrementTick+0x154>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	429a      	cmp	r2, r3
 80089f2:	d903      	bls.n	80089fc <xTaskIncrementTick+0xd0>
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089f8:	4b21      	ldr	r3, [pc, #132]	; (8008a80 <xTaskIncrementTick+0x154>)
 80089fa:	601a      	str	r2, [r3, #0]
 80089fc:	68bb      	ldr	r3, [r7, #8]
 80089fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a00:	0013      	movs	r3, r2
 8008a02:	009b      	lsls	r3, r3, #2
 8008a04:	189b      	adds	r3, r3, r2
 8008a06:	009b      	lsls	r3, r3, #2
 8008a08:	4a1e      	ldr	r2, [pc, #120]	; (8008a84 <xTaskIncrementTick+0x158>)
 8008a0a:	189a      	adds	r2, r3, r2
 8008a0c:	68bb      	ldr	r3, [r7, #8]
 8008a0e:	3304      	adds	r3, #4
 8008a10:	0019      	movs	r1, r3
 8008a12:	0010      	movs	r0, r2
 8008a14:	f7ff fc89 	bl	800832a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a1c:	4b1a      	ldr	r3, [pc, #104]	; (8008a88 <xTaskIncrementTick+0x15c>)
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a22:	429a      	cmp	r2, r3
 8008a24:	d3b3      	bcc.n	800898e <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8008a26:	2301      	movs	r3, #1
 8008a28:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008a2a:	e7b0      	b.n	800898e <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008a2c:	4b16      	ldr	r3, [pc, #88]	; (8008a88 <xTaskIncrementTick+0x15c>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a32:	4914      	ldr	r1, [pc, #80]	; (8008a84 <xTaskIncrementTick+0x158>)
 8008a34:	0013      	movs	r3, r2
 8008a36:	009b      	lsls	r3, r3, #2
 8008a38:	189b      	adds	r3, r3, r2
 8008a3a:	009b      	lsls	r3, r3, #2
 8008a3c:	585b      	ldr	r3, [r3, r1]
 8008a3e:	2b01      	cmp	r3, #1
 8008a40:	d907      	bls.n	8008a52 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008a42:	2301      	movs	r3, #1
 8008a44:	617b      	str	r3, [r7, #20]
 8008a46:	e004      	b.n	8008a52 <xTaskIncrementTick+0x126>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8008a48:	4b10      	ldr	r3, [pc, #64]	; (8008a8c <xTaskIncrementTick+0x160>)
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	1c5a      	adds	r2, r3, #1
 8008a4e:	4b0f      	ldr	r3, [pc, #60]	; (8008a8c <xTaskIncrementTick+0x160>)
 8008a50:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8008a52:	4b0f      	ldr	r3, [pc, #60]	; (8008a90 <xTaskIncrementTick+0x164>)
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d001      	beq.n	8008a5e <xTaskIncrementTick+0x132>
		{
			xSwitchRequired = pdTRUE;
 8008a5a:	2301      	movs	r3, #1
 8008a5c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8008a5e:	697b      	ldr	r3, [r7, #20]
}
 8008a60:	0018      	movs	r0, r3
 8008a62:	46bd      	mov	sp, r7
 8008a64:	b006      	add	sp, #24
 8008a66:	bd80      	pop	{r7, pc}
 8008a68:	200006c4 	.word	0x200006c4
 8008a6c:	200006a0 	.word	0x200006a0
 8008a70:	20000654 	.word	0x20000654
 8008a74:	20000658 	.word	0x20000658
 8008a78:	200006b4 	.word	0x200006b4
 8008a7c:	200006bc 	.word	0x200006bc
 8008a80:	200006a4 	.word	0x200006a4
 8008a84:	200005a0 	.word	0x200005a0
 8008a88:	2000059c 	.word	0x2000059c
 8008a8c:	200006ac 	.word	0x200006ac
 8008a90:	200006b0 	.word	0x200006b0

08008a94 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b082      	sub	sp, #8
 8008a98:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008a9a:	4b22      	ldr	r3, [pc, #136]	; (8008b24 <vTaskSwitchContext+0x90>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d003      	beq.n	8008aaa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008aa2:	4b21      	ldr	r3, [pc, #132]	; (8008b28 <vTaskSwitchContext+0x94>)
 8008aa4:	2201      	movs	r2, #1
 8008aa6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008aa8:	e037      	b.n	8008b1a <vTaskSwitchContext+0x86>
		xYieldPending = pdFALSE;
 8008aaa:	4b1f      	ldr	r3, [pc, #124]	; (8008b28 <vTaskSwitchContext+0x94>)
 8008aac:	2200      	movs	r2, #0
 8008aae:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8008ab0:	4b1e      	ldr	r3, [pc, #120]	; (8008b2c <vTaskSwitchContext+0x98>)
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	607b      	str	r3, [r7, #4]
 8008ab6:	e007      	b.n	8008ac8 <vTaskSwitchContext+0x34>
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d101      	bne.n	8008ac2 <vTaskSwitchContext+0x2e>
 8008abe:	b672      	cpsid	i
 8008ac0:	e7fe      	b.n	8008ac0 <vTaskSwitchContext+0x2c>
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	3b01      	subs	r3, #1
 8008ac6:	607b      	str	r3, [r7, #4]
 8008ac8:	4919      	ldr	r1, [pc, #100]	; (8008b30 <vTaskSwitchContext+0x9c>)
 8008aca:	687a      	ldr	r2, [r7, #4]
 8008acc:	0013      	movs	r3, r2
 8008ace:	009b      	lsls	r3, r3, #2
 8008ad0:	189b      	adds	r3, r3, r2
 8008ad2:	009b      	lsls	r3, r3, #2
 8008ad4:	585b      	ldr	r3, [r3, r1]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d0ee      	beq.n	8008ab8 <vTaskSwitchContext+0x24>
 8008ada:	687a      	ldr	r2, [r7, #4]
 8008adc:	0013      	movs	r3, r2
 8008ade:	009b      	lsls	r3, r3, #2
 8008ae0:	189b      	adds	r3, r3, r2
 8008ae2:	009b      	lsls	r3, r3, #2
 8008ae4:	4a12      	ldr	r2, [pc, #72]	; (8008b30 <vTaskSwitchContext+0x9c>)
 8008ae6:	189b      	adds	r3, r3, r2
 8008ae8:	603b      	str	r3, [r7, #0]
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	685b      	ldr	r3, [r3, #4]
 8008aee:	685a      	ldr	r2, [r3, #4]
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	605a      	str	r2, [r3, #4]
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	685a      	ldr	r2, [r3, #4]
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	3308      	adds	r3, #8
 8008afc:	429a      	cmp	r2, r3
 8008afe:	d104      	bne.n	8008b0a <vTaskSwitchContext+0x76>
 8008b00:	683b      	ldr	r3, [r7, #0]
 8008b02:	685b      	ldr	r3, [r3, #4]
 8008b04:	685a      	ldr	r2, [r3, #4]
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	605a      	str	r2, [r3, #4]
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	685b      	ldr	r3, [r3, #4]
 8008b0e:	68da      	ldr	r2, [r3, #12]
 8008b10:	4b08      	ldr	r3, [pc, #32]	; (8008b34 <vTaskSwitchContext+0xa0>)
 8008b12:	601a      	str	r2, [r3, #0]
 8008b14:	4b05      	ldr	r3, [pc, #20]	; (8008b2c <vTaskSwitchContext+0x98>)
 8008b16:	687a      	ldr	r2, [r7, #4]
 8008b18:	601a      	str	r2, [r3, #0]
}
 8008b1a:	46c0      	nop			; (mov r8, r8)
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	b002      	add	sp, #8
 8008b20:	bd80      	pop	{r7, pc}
 8008b22:	46c0      	nop			; (mov r8, r8)
 8008b24:	200006c4 	.word	0x200006c4
 8008b28:	200006b0 	.word	0x200006b0
 8008b2c:	200006a4 	.word	0x200006a4
 8008b30:	200005a0 	.word	0x200005a0
 8008b34:	2000059c 	.word	0x2000059c

08008b38 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b082      	sub	sp, #8
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008b40:	f000 f84e 	bl	8008be0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008b44:	4b03      	ldr	r3, [pc, #12]	; (8008b54 <prvIdleTask+0x1c>)
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	2b01      	cmp	r3, #1
 8008b4a:	d9f9      	bls.n	8008b40 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008b4c:	f000 f948 	bl	8008de0 <vPortYield>
		prvCheckTasksWaitingTermination();
 8008b50:	e7f6      	b.n	8008b40 <prvIdleTask+0x8>
 8008b52:	46c0      	nop			; (mov r8, r8)
 8008b54:	200005a0 	.word	0x200005a0

08008b58 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b082      	sub	sp, #8
 8008b5c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008b5e:	2300      	movs	r3, #0
 8008b60:	607b      	str	r3, [r7, #4]
 8008b62:	e00c      	b.n	8008b7e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008b64:	687a      	ldr	r2, [r7, #4]
 8008b66:	0013      	movs	r3, r2
 8008b68:	009b      	lsls	r3, r3, #2
 8008b6a:	189b      	adds	r3, r3, r2
 8008b6c:	009b      	lsls	r3, r3, #2
 8008b6e:	4a14      	ldr	r2, [pc, #80]	; (8008bc0 <prvInitialiseTaskLists+0x68>)
 8008b70:	189b      	adds	r3, r3, r2
 8008b72:	0018      	movs	r0, r3
 8008b74:	f7ff fbb0 	bl	80082d8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	3301      	adds	r3, #1
 8008b7c:	607b      	str	r3, [r7, #4]
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2b06      	cmp	r3, #6
 8008b82:	d9ef      	bls.n	8008b64 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008b84:	4b0f      	ldr	r3, [pc, #60]	; (8008bc4 <prvInitialiseTaskLists+0x6c>)
 8008b86:	0018      	movs	r0, r3
 8008b88:	f7ff fba6 	bl	80082d8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008b8c:	4b0e      	ldr	r3, [pc, #56]	; (8008bc8 <prvInitialiseTaskLists+0x70>)
 8008b8e:	0018      	movs	r0, r3
 8008b90:	f7ff fba2 	bl	80082d8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008b94:	4b0d      	ldr	r3, [pc, #52]	; (8008bcc <prvInitialiseTaskLists+0x74>)
 8008b96:	0018      	movs	r0, r3
 8008b98:	f7ff fb9e 	bl	80082d8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008b9c:	4b0c      	ldr	r3, [pc, #48]	; (8008bd0 <prvInitialiseTaskLists+0x78>)
 8008b9e:	0018      	movs	r0, r3
 8008ba0:	f7ff fb9a 	bl	80082d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008ba4:	4b0b      	ldr	r3, [pc, #44]	; (8008bd4 <prvInitialiseTaskLists+0x7c>)
 8008ba6:	0018      	movs	r0, r3
 8008ba8:	f7ff fb96 	bl	80082d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008bac:	4b0a      	ldr	r3, [pc, #40]	; (8008bd8 <prvInitialiseTaskLists+0x80>)
 8008bae:	4a05      	ldr	r2, [pc, #20]	; (8008bc4 <prvInitialiseTaskLists+0x6c>)
 8008bb0:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008bb2:	4b0a      	ldr	r3, [pc, #40]	; (8008bdc <prvInitialiseTaskLists+0x84>)
 8008bb4:	4a04      	ldr	r2, [pc, #16]	; (8008bc8 <prvInitialiseTaskLists+0x70>)
 8008bb6:	601a      	str	r2, [r3, #0]
}
 8008bb8:	46c0      	nop			; (mov r8, r8)
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	b002      	add	sp, #8
 8008bbe:	bd80      	pop	{r7, pc}
 8008bc0:	200005a0 	.word	0x200005a0
 8008bc4:	2000062c 	.word	0x2000062c
 8008bc8:	20000640 	.word	0x20000640
 8008bcc:	2000065c 	.word	0x2000065c
 8008bd0:	20000670 	.word	0x20000670
 8008bd4:	20000688 	.word	0x20000688
 8008bd8:	20000654 	.word	0x20000654
 8008bdc:	20000658 	.word	0x20000658

08008be0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b082      	sub	sp, #8
 8008be4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008be6:	e01a      	b.n	8008c1e <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8008be8:	f000 f90a 	bl	8008e00 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8008bec:	4b10      	ldr	r3, [pc, #64]	; (8008c30 <prvCheckTasksWaitingTermination+0x50>)
 8008bee:	68db      	ldr	r3, [r3, #12]
 8008bf0:	68db      	ldr	r3, [r3, #12]
 8008bf2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	3304      	adds	r3, #4
 8008bf8:	0018      	movs	r0, r3
 8008bfa:	f7ff fbb8 	bl	800836e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008bfe:	4b0d      	ldr	r3, [pc, #52]	; (8008c34 <prvCheckTasksWaitingTermination+0x54>)
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	1e5a      	subs	r2, r3, #1
 8008c04:	4b0b      	ldr	r3, [pc, #44]	; (8008c34 <prvCheckTasksWaitingTermination+0x54>)
 8008c06:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008c08:	4b0b      	ldr	r3, [pc, #44]	; (8008c38 <prvCheckTasksWaitingTermination+0x58>)
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	1e5a      	subs	r2, r3, #1
 8008c0e:	4b0a      	ldr	r3, [pc, #40]	; (8008c38 <prvCheckTasksWaitingTermination+0x58>)
 8008c10:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 8008c12:	f000 f907 	bl	8008e24 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	0018      	movs	r0, r3
 8008c1a:	f000 f80f 	bl	8008c3c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008c1e:	4b06      	ldr	r3, [pc, #24]	; (8008c38 <prvCheckTasksWaitingTermination+0x58>)
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d1e0      	bne.n	8008be8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008c26:	46c0      	nop			; (mov r8, r8)
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	b002      	add	sp, #8
 8008c2c:	bd80      	pop	{r7, pc}
 8008c2e:	46c0      	nop			; (mov r8, r8)
 8008c30:	20000670 	.word	0x20000670
 8008c34:	2000069c 	.word	0x2000069c
 8008c38:	20000684 	.word	0x20000684

08008c3c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b082      	sub	sp, #8
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2251      	movs	r2, #81	; 0x51
 8008c48:	5c9b      	ldrb	r3, [r3, r2]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d109      	bne.n	8008c62 <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c52:	0018      	movs	r0, r3
 8008c54:	f000 fa12 	bl	800907c <vPortFree>
				vPortFree( pxTCB );
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	0018      	movs	r0, r3
 8008c5c:	f000 fa0e 	bl	800907c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008c60:	e010      	b.n	8008c84 <prvDeleteTCB+0x48>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2251      	movs	r2, #81	; 0x51
 8008c66:	5c9b      	ldrb	r3, [r3, r2]
 8008c68:	2b01      	cmp	r3, #1
 8008c6a:	d104      	bne.n	8008c76 <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	0018      	movs	r0, r3
 8008c70:	f000 fa04 	bl	800907c <vPortFree>
	}
 8008c74:	e006      	b.n	8008c84 <prvDeleteTCB+0x48>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	2251      	movs	r2, #81	; 0x51
 8008c7a:	5c9b      	ldrb	r3, [r3, r2]
 8008c7c:	2b02      	cmp	r3, #2
 8008c7e:	d001      	beq.n	8008c84 <prvDeleteTCB+0x48>
 8008c80:	b672      	cpsid	i
 8008c82:	e7fe      	b.n	8008c82 <prvDeleteTCB+0x46>
	}
 8008c84:	46c0      	nop			; (mov r8, r8)
 8008c86:	46bd      	mov	sp, r7
 8008c88:	b002      	add	sp, #8
 8008c8a:	bd80      	pop	{r7, pc}

08008c8c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008c8c:	b580      	push	{r7, lr}
 8008c8e:	b082      	sub	sp, #8
 8008c90:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008c92:	4b0e      	ldr	r3, [pc, #56]	; (8008ccc <prvResetNextTaskUnblockTime+0x40>)
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d101      	bne.n	8008ca0 <prvResetNextTaskUnblockTime+0x14>
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	e000      	b.n	8008ca2 <prvResetNextTaskUnblockTime+0x16>
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d004      	beq.n	8008cb0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008ca6:	4b0a      	ldr	r3, [pc, #40]	; (8008cd0 <prvResetNextTaskUnblockTime+0x44>)
 8008ca8:	2201      	movs	r2, #1
 8008caa:	4252      	negs	r2, r2
 8008cac:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008cae:	e008      	b.n	8008cc2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008cb0:	4b06      	ldr	r3, [pc, #24]	; (8008ccc <prvResetNextTaskUnblockTime+0x40>)
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	68db      	ldr	r3, [r3, #12]
 8008cb6:	68db      	ldr	r3, [r3, #12]
 8008cb8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	685a      	ldr	r2, [r3, #4]
 8008cbe:	4b04      	ldr	r3, [pc, #16]	; (8008cd0 <prvResetNextTaskUnblockTime+0x44>)
 8008cc0:	601a      	str	r2, [r3, #0]
}
 8008cc2:	46c0      	nop			; (mov r8, r8)
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	b002      	add	sp, #8
 8008cc8:	bd80      	pop	{r7, pc}
 8008cca:	46c0      	nop			; (mov r8, r8)
 8008ccc:	20000654 	.word	0x20000654
 8008cd0:	200006bc 	.word	0x200006bc

08008cd4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b084      	sub	sp, #16
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	60f8      	str	r0, [r7, #12]
 8008cdc:	60b9      	str	r1, [r7, #8]
 8008cde:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	3b04      	subs	r3, #4
 8008ce4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	2280      	movs	r2, #128	; 0x80
 8008cea:	0452      	lsls	r2, r2, #17
 8008cec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	3b04      	subs	r3, #4
 8008cf2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8008cf4:	68ba      	ldr	r2, [r7, #8]
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	3b04      	subs	r3, #4
 8008cfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008d00:	4a08      	ldr	r2, [pc, #32]	; (8008d24 <pxPortInitialiseStack+0x50>)
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	3b14      	subs	r3, #20
 8008d0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008d0c:	687a      	ldr	r2, [r7, #4]
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	3b20      	subs	r3, #32
 8008d16:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008d18:	68fb      	ldr	r3, [r7, #12]
}
 8008d1a:	0018      	movs	r0, r3
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	b004      	add	sp, #16
 8008d20:	bd80      	pop	{r7, pc}
 8008d22:	46c0      	nop			; (mov r8, r8)
 8008d24:	08008d29 	.word	0x08008d29

08008d28 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b082      	sub	sp, #8
 8008d2c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8008d2e:	2300      	movs	r3, #0
 8008d30:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008d32:	4b07      	ldr	r3, [pc, #28]	; (8008d50 <prvTaskExitError+0x28>)
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	3301      	adds	r3, #1
 8008d38:	d001      	beq.n	8008d3e <prvTaskExitError+0x16>
 8008d3a:	b672      	cpsid	i
 8008d3c:	e7fe      	b.n	8008d3c <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8008d3e:	b672      	cpsid	i
	while( ulDummy == 0 )
 8008d40:	46c0      	nop			; (mov r8, r8)
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d0fc      	beq.n	8008d42 <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008d48:	46c0      	nop			; (mov r8, r8)
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	b002      	add	sp, #8
 8008d4e:	bd80      	pop	{r7, pc}
 8008d50:	2000000c 	.word	0x2000000c

08008d54 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8008d58:	46c0      	nop			; (mov r8, r8)
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	bd80      	pop	{r7, pc}
	...

08008d60 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8008d60:	4a0b      	ldr	r2, [pc, #44]	; (8008d90 <pxCurrentTCBConst2>)
 8008d62:	6813      	ldr	r3, [r2, #0]
 8008d64:	6818      	ldr	r0, [r3, #0]
 8008d66:	3020      	adds	r0, #32
 8008d68:	f380 8809 	msr	PSP, r0
 8008d6c:	2002      	movs	r0, #2
 8008d6e:	f380 8814 	msr	CONTROL, r0
 8008d72:	f3bf 8f6f 	isb	sy
 8008d76:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8008d78:	46ae      	mov	lr, r5
 8008d7a:	bc08      	pop	{r3}
 8008d7c:	bc04      	pop	{r2}
 8008d7e:	b662      	cpsie	i
 8008d80:	4718      	bx	r3
 8008d82:	46c0      	nop			; (mov r8, r8)
 8008d84:	46c0      	nop			; (mov r8, r8)
 8008d86:	46c0      	nop			; (mov r8, r8)
 8008d88:	46c0      	nop			; (mov r8, r8)
 8008d8a:	46c0      	nop			; (mov r8, r8)
 8008d8c:	46c0      	nop			; (mov r8, r8)
 8008d8e:	46c0      	nop			; (mov r8, r8)

08008d90 <pxCurrentTCBConst2>:
 8008d90:	2000059c 	.word	0x2000059c
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8008d94:	46c0      	nop			; (mov r8, r8)
 8008d96:	46c0      	nop			; (mov r8, r8)

08008d98 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8008d9c:	4b0e      	ldr	r3, [pc, #56]	; (8008dd8 <xPortStartScheduler+0x40>)
 8008d9e:	681a      	ldr	r2, [r3, #0]
 8008da0:	4b0d      	ldr	r3, [pc, #52]	; (8008dd8 <xPortStartScheduler+0x40>)
 8008da2:	21ff      	movs	r1, #255	; 0xff
 8008da4:	0409      	lsls	r1, r1, #16
 8008da6:	430a      	orrs	r2, r1
 8008da8:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 8008daa:	4b0b      	ldr	r3, [pc, #44]	; (8008dd8 <xPortStartScheduler+0x40>)
 8008dac:	681a      	ldr	r2, [r3, #0]
 8008dae:	4b0a      	ldr	r3, [pc, #40]	; (8008dd8 <xPortStartScheduler+0x40>)
 8008db0:	21ff      	movs	r1, #255	; 0xff
 8008db2:	0609      	lsls	r1, r1, #24
 8008db4:	430a      	orrs	r2, r1
 8008db6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8008db8:	f000 f898 	bl	8008eec <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008dbc:	4b07      	ldr	r3, [pc, #28]	; (8008ddc <xPortStartScheduler+0x44>)
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8008dc2:	f7ff ffcd 	bl	8008d60 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008dc6:	f7ff fe65 	bl	8008a94 <vTaskSwitchContext>
	prvTaskExitError();
 8008dca:	f7ff ffad 	bl	8008d28 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008dce:	2300      	movs	r3, #0
}
 8008dd0:	0018      	movs	r0, r3
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	bd80      	pop	{r7, pc}
 8008dd6:	46c0      	nop			; (mov r8, r8)
 8008dd8:	e000ed20 	.word	0xe000ed20
 8008ddc:	2000000c 	.word	0x2000000c

08008de0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8008de4:	4b05      	ldr	r3, [pc, #20]	; (8008dfc <vPortYield+0x1c>)
 8008de6:	2280      	movs	r2, #128	; 0x80
 8008de8:	0552      	lsls	r2, r2, #21
 8008dea:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8008dec:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8008df0:	f3bf 8f6f 	isb	sy
}
 8008df4:	46c0      	nop			; (mov r8, r8)
 8008df6:	46bd      	mov	sp, r7
 8008df8:	bd80      	pop	{r7, pc}
 8008dfa:	46c0      	nop			; (mov r8, r8)
 8008dfc:	e000ed04 	.word	0xe000ed04

08008e00 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8008e04:	b672      	cpsid	i
    uxCriticalNesting++;
 8008e06:	4b06      	ldr	r3, [pc, #24]	; (8008e20 <vPortEnterCritical+0x20>)
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	1c5a      	adds	r2, r3, #1
 8008e0c:	4b04      	ldr	r3, [pc, #16]	; (8008e20 <vPortEnterCritical+0x20>)
 8008e0e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8008e10:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8008e14:	f3bf 8f6f 	isb	sy
}
 8008e18:	46c0      	nop			; (mov r8, r8)
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	bd80      	pop	{r7, pc}
 8008e1e:	46c0      	nop			; (mov r8, r8)
 8008e20:	2000000c 	.word	0x2000000c

08008e24 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008e28:	4b09      	ldr	r3, [pc, #36]	; (8008e50 <vPortExitCritical+0x2c>)
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d101      	bne.n	8008e34 <vPortExitCritical+0x10>
 8008e30:	b672      	cpsid	i
 8008e32:	e7fe      	b.n	8008e32 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8008e34:	4b06      	ldr	r3, [pc, #24]	; (8008e50 <vPortExitCritical+0x2c>)
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	1e5a      	subs	r2, r3, #1
 8008e3a:	4b05      	ldr	r3, [pc, #20]	; (8008e50 <vPortExitCritical+0x2c>)
 8008e3c:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 8008e3e:	4b04      	ldr	r3, [pc, #16]	; (8008e50 <vPortExitCritical+0x2c>)
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d100      	bne.n	8008e48 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 8008e46:	b662      	cpsie	i
    }
}
 8008e48:	46c0      	nop			; (mov r8, r8)
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	bd80      	pop	{r7, pc}
 8008e4e:	46c0      	nop			; (mov r8, r8)
 8008e50:	2000000c 	.word	0x2000000c

08008e54 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8008e54:	f3ef 8010 	mrs	r0, PRIMASK
 8008e58:	b672      	cpsid	i
 8008e5a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 8008e5c:	46c0      	nop			; (mov r8, r8)
 8008e5e:	0018      	movs	r0, r3

08008e60 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8008e60:	f380 8810 	msr	PRIMASK, r0
 8008e64:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 8008e66:	46c0      	nop			; (mov r8, r8)
	...

08008e70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008e70:	f3ef 8009 	mrs	r0, PSP
 8008e74:	4b0e      	ldr	r3, [pc, #56]	; (8008eb0 <pxCurrentTCBConst>)
 8008e76:	681a      	ldr	r2, [r3, #0]
 8008e78:	3820      	subs	r0, #32
 8008e7a:	6010      	str	r0, [r2, #0]
 8008e7c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8008e7e:	4644      	mov	r4, r8
 8008e80:	464d      	mov	r5, r9
 8008e82:	4656      	mov	r6, sl
 8008e84:	465f      	mov	r7, fp
 8008e86:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8008e88:	b508      	push	{r3, lr}
 8008e8a:	b672      	cpsid	i
 8008e8c:	f7ff fe02 	bl	8008a94 <vTaskSwitchContext>
 8008e90:	b662      	cpsie	i
 8008e92:	bc0c      	pop	{r2, r3}
 8008e94:	6811      	ldr	r1, [r2, #0]
 8008e96:	6808      	ldr	r0, [r1, #0]
 8008e98:	3010      	adds	r0, #16
 8008e9a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8008e9c:	46a0      	mov	r8, r4
 8008e9e:	46a9      	mov	r9, r5
 8008ea0:	46b2      	mov	sl, r6
 8008ea2:	46bb      	mov	fp, r7
 8008ea4:	f380 8809 	msr	PSP, r0
 8008ea8:	3820      	subs	r0, #32
 8008eaa:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8008eac:	4718      	bx	r3
 8008eae:	46c0      	nop			; (mov r8, r8)

08008eb0 <pxCurrentTCBConst>:
 8008eb0:	2000059c 	.word	0x2000059c
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8008eb4:	46c0      	nop			; (mov r8, r8)
 8008eb6:	46c0      	nop			; (mov r8, r8)

08008eb8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b082      	sub	sp, #8
 8008ebc:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8008ebe:	f7ff ffc9 	bl	8008e54 <ulSetInterruptMaskFromISR>
 8008ec2:	0003      	movs	r3, r0
 8008ec4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008ec6:	f7ff fd31 	bl	800892c <xTaskIncrementTick>
 8008eca:	1e03      	subs	r3, r0, #0
 8008ecc:	d003      	beq.n	8008ed6 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8008ece:	4b06      	ldr	r3, [pc, #24]	; (8008ee8 <SysTick_Handler+0x30>)
 8008ed0:	2280      	movs	r2, #128	; 0x80
 8008ed2:	0552      	lsls	r2, r2, #21
 8008ed4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	0018      	movs	r0, r3
 8008eda:	f7ff ffc1 	bl	8008e60 <vClearInterruptMaskFromISR>
}
 8008ede:	46c0      	nop			; (mov r8, r8)
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	b002      	add	sp, #8
 8008ee4:	bd80      	pop	{r7, pc}
 8008ee6:	46c0      	nop			; (mov r8, r8)
 8008ee8:	e000ed04 	.word	0xe000ed04

08008eec <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8008ef0:	4b0b      	ldr	r3, [pc, #44]	; (8008f20 <prvSetupTimerInterrupt+0x34>)
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8008ef6:	4b0b      	ldr	r3, [pc, #44]	; (8008f24 <prvSetupTimerInterrupt+0x38>)
 8008ef8:	2200      	movs	r2, #0
 8008efa:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008efc:	4b0a      	ldr	r3, [pc, #40]	; (8008f28 <prvSetupTimerInterrupt+0x3c>)
 8008efe:	681a      	ldr	r2, [r3, #0]
 8008f00:	23fa      	movs	r3, #250	; 0xfa
 8008f02:	0099      	lsls	r1, r3, #2
 8008f04:	0010      	movs	r0, r2
 8008f06:	f7f7 f911 	bl	800012c <__udivsi3>
 8008f0a:	0003      	movs	r3, r0
 8008f0c:	001a      	movs	r2, r3
 8008f0e:	4b07      	ldr	r3, [pc, #28]	; (8008f2c <prvSetupTimerInterrupt+0x40>)
 8008f10:	3a01      	subs	r2, #1
 8008f12:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8008f14:	4b02      	ldr	r3, [pc, #8]	; (8008f20 <prvSetupTimerInterrupt+0x34>)
 8008f16:	2207      	movs	r2, #7
 8008f18:	601a      	str	r2, [r3, #0]
}
 8008f1a:	46c0      	nop			; (mov r8, r8)
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	bd80      	pop	{r7, pc}
 8008f20:	e000e010 	.word	0xe000e010
 8008f24:	e000e018 	.word	0xe000e018
 8008f28:	20000004 	.word	0x20000004
 8008f2c:	e000e014 	.word	0xe000e014

08008f30 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b086      	sub	sp, #24
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008f38:	2300      	movs	r3, #0
 8008f3a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8008f3c:	f7ff fc5e 	bl	80087fc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008f40:	4b49      	ldr	r3, [pc, #292]	; (8009068 <pvPortMalloc+0x138>)
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d101      	bne.n	8008f4c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008f48:	f000 f8e0 	bl	800910c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008f4c:	4b47      	ldr	r3, [pc, #284]	; (800906c <pvPortMalloc+0x13c>)
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	687a      	ldr	r2, [r7, #4]
 8008f52:	4013      	ands	r3, r2
 8008f54:	d000      	beq.n	8008f58 <pvPortMalloc+0x28>
 8008f56:	e079      	b.n	800904c <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d012      	beq.n	8008f84 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 8008f5e:	2208      	movs	r2, #8
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	189b      	adds	r3, r3, r2
 8008f64:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2207      	movs	r2, #7
 8008f6a:	4013      	ands	r3, r2
 8008f6c:	d00a      	beq.n	8008f84 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2207      	movs	r2, #7
 8008f72:	4393      	bics	r3, r2
 8008f74:	3308      	adds	r3, #8
 8008f76:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2207      	movs	r2, #7
 8008f7c:	4013      	ands	r3, r2
 8008f7e:	d001      	beq.n	8008f84 <pvPortMalloc+0x54>
 8008f80:	b672      	cpsid	i
 8008f82:	e7fe      	b.n	8008f82 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d060      	beq.n	800904c <pvPortMalloc+0x11c>
 8008f8a:	4b39      	ldr	r3, [pc, #228]	; (8009070 <pvPortMalloc+0x140>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	687a      	ldr	r2, [r7, #4]
 8008f90:	429a      	cmp	r2, r3
 8008f92:	d85b      	bhi.n	800904c <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008f94:	4b37      	ldr	r3, [pc, #220]	; (8009074 <pvPortMalloc+0x144>)
 8008f96:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8008f98:	4b36      	ldr	r3, [pc, #216]	; (8009074 <pvPortMalloc+0x144>)
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008f9e:	e004      	b.n	8008faa <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8008fa0:	697b      	ldr	r3, [r7, #20]
 8008fa2:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008fa4:	697b      	ldr	r3, [r7, #20]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008faa:	697b      	ldr	r3, [r7, #20]
 8008fac:	685b      	ldr	r3, [r3, #4]
 8008fae:	687a      	ldr	r2, [r7, #4]
 8008fb0:	429a      	cmp	r2, r3
 8008fb2:	d903      	bls.n	8008fbc <pvPortMalloc+0x8c>
 8008fb4:	697b      	ldr	r3, [r7, #20]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d1f1      	bne.n	8008fa0 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008fbc:	4b2a      	ldr	r3, [pc, #168]	; (8009068 <pvPortMalloc+0x138>)
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	697a      	ldr	r2, [r7, #20]
 8008fc2:	429a      	cmp	r2, r3
 8008fc4:	d042      	beq.n	800904c <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008fc6:	693b      	ldr	r3, [r7, #16]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	2208      	movs	r2, #8
 8008fcc:	189b      	adds	r3, r3, r2
 8008fce:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008fd0:	697b      	ldr	r3, [r7, #20]
 8008fd2:	681a      	ldr	r2, [r3, #0]
 8008fd4:	693b      	ldr	r3, [r7, #16]
 8008fd6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008fd8:	697b      	ldr	r3, [r7, #20]
 8008fda:	685a      	ldr	r2, [r3, #4]
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	1ad2      	subs	r2, r2, r3
 8008fe0:	2308      	movs	r3, #8
 8008fe2:	005b      	lsls	r3, r3, #1
 8008fe4:	429a      	cmp	r2, r3
 8008fe6:	d916      	bls.n	8009016 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008fe8:	697a      	ldr	r2, [r7, #20]
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	18d3      	adds	r3, r2, r3
 8008fee:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008ff0:	68bb      	ldr	r3, [r7, #8]
 8008ff2:	2207      	movs	r2, #7
 8008ff4:	4013      	ands	r3, r2
 8008ff6:	d001      	beq.n	8008ffc <pvPortMalloc+0xcc>
 8008ff8:	b672      	cpsid	i
 8008ffa:	e7fe      	b.n	8008ffa <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008ffc:	697b      	ldr	r3, [r7, #20]
 8008ffe:	685a      	ldr	r2, [r3, #4]
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	1ad2      	subs	r2, r2, r3
 8009004:	68bb      	ldr	r3, [r7, #8]
 8009006:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009008:	697b      	ldr	r3, [r7, #20]
 800900a:	687a      	ldr	r2, [r7, #4]
 800900c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800900e:	68bb      	ldr	r3, [r7, #8]
 8009010:	0018      	movs	r0, r3
 8009012:	f000 f8db 	bl	80091cc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009016:	4b16      	ldr	r3, [pc, #88]	; (8009070 <pvPortMalloc+0x140>)
 8009018:	681a      	ldr	r2, [r3, #0]
 800901a:	697b      	ldr	r3, [r7, #20]
 800901c:	685b      	ldr	r3, [r3, #4]
 800901e:	1ad2      	subs	r2, r2, r3
 8009020:	4b13      	ldr	r3, [pc, #76]	; (8009070 <pvPortMalloc+0x140>)
 8009022:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009024:	4b12      	ldr	r3, [pc, #72]	; (8009070 <pvPortMalloc+0x140>)
 8009026:	681a      	ldr	r2, [r3, #0]
 8009028:	4b13      	ldr	r3, [pc, #76]	; (8009078 <pvPortMalloc+0x148>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	429a      	cmp	r2, r3
 800902e:	d203      	bcs.n	8009038 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009030:	4b0f      	ldr	r3, [pc, #60]	; (8009070 <pvPortMalloc+0x140>)
 8009032:	681a      	ldr	r2, [r3, #0]
 8009034:	4b10      	ldr	r3, [pc, #64]	; (8009078 <pvPortMalloc+0x148>)
 8009036:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009038:	697b      	ldr	r3, [r7, #20]
 800903a:	685a      	ldr	r2, [r3, #4]
 800903c:	4b0b      	ldr	r3, [pc, #44]	; (800906c <pvPortMalloc+0x13c>)
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	431a      	orrs	r2, r3
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009046:	697b      	ldr	r3, [r7, #20]
 8009048:	2200      	movs	r2, #0
 800904a:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800904c:	f7ff fbe2 	bl	8008814 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	2207      	movs	r2, #7
 8009054:	4013      	ands	r3, r2
 8009056:	d001      	beq.n	800905c <pvPortMalloc+0x12c>
 8009058:	b672      	cpsid	i
 800905a:	e7fe      	b.n	800905a <pvPortMalloc+0x12a>
	return pvReturn;
 800905c:	68fb      	ldr	r3, [r7, #12]
}
 800905e:	0018      	movs	r0, r3
 8009060:	46bd      	mov	sp, r7
 8009062:	b006      	add	sp, #24
 8009064:	bd80      	pop	{r7, pc}
 8009066:	46c0      	nop			; (mov r8, r8)
 8009068:	200012d0 	.word	0x200012d0
 800906c:	200012dc 	.word	0x200012dc
 8009070:	200012d4 	.word	0x200012d4
 8009074:	200012c8 	.word	0x200012c8
 8009078:	200012d8 	.word	0x200012d8

0800907c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800907c:	b580      	push	{r7, lr}
 800907e:	b084      	sub	sp, #16
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d035      	beq.n	80090fa <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800908e:	2308      	movs	r3, #8
 8009090:	425b      	negs	r3, r3
 8009092:	68fa      	ldr	r2, [r7, #12]
 8009094:	18d3      	adds	r3, r2, r3
 8009096:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800909c:	68bb      	ldr	r3, [r7, #8]
 800909e:	685a      	ldr	r2, [r3, #4]
 80090a0:	4b18      	ldr	r3, [pc, #96]	; (8009104 <vPortFree+0x88>)
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	4013      	ands	r3, r2
 80090a6:	d101      	bne.n	80090ac <vPortFree+0x30>
 80090a8:	b672      	cpsid	i
 80090aa:	e7fe      	b.n	80090aa <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80090ac:	68bb      	ldr	r3, [r7, #8]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d001      	beq.n	80090b8 <vPortFree+0x3c>
 80090b4:	b672      	cpsid	i
 80090b6:	e7fe      	b.n	80090b6 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80090b8:	68bb      	ldr	r3, [r7, #8]
 80090ba:	685a      	ldr	r2, [r3, #4]
 80090bc:	4b11      	ldr	r3, [pc, #68]	; (8009104 <vPortFree+0x88>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	4013      	ands	r3, r2
 80090c2:	d01a      	beq.n	80090fa <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80090c4:	68bb      	ldr	r3, [r7, #8]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d116      	bne.n	80090fa <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80090cc:	68bb      	ldr	r3, [r7, #8]
 80090ce:	685a      	ldr	r2, [r3, #4]
 80090d0:	4b0c      	ldr	r3, [pc, #48]	; (8009104 <vPortFree+0x88>)
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	43db      	mvns	r3, r3
 80090d6:	401a      	ands	r2, r3
 80090d8:	68bb      	ldr	r3, [r7, #8]
 80090da:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80090dc:	f7ff fb8e 	bl	80087fc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80090e0:	68bb      	ldr	r3, [r7, #8]
 80090e2:	685a      	ldr	r2, [r3, #4]
 80090e4:	4b08      	ldr	r3, [pc, #32]	; (8009108 <vPortFree+0x8c>)
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	18d2      	adds	r2, r2, r3
 80090ea:	4b07      	ldr	r3, [pc, #28]	; (8009108 <vPortFree+0x8c>)
 80090ec:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80090ee:	68bb      	ldr	r3, [r7, #8]
 80090f0:	0018      	movs	r0, r3
 80090f2:	f000 f86b 	bl	80091cc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80090f6:	f7ff fb8d 	bl	8008814 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80090fa:	46c0      	nop			; (mov r8, r8)
 80090fc:	46bd      	mov	sp, r7
 80090fe:	b004      	add	sp, #16
 8009100:	bd80      	pop	{r7, pc}
 8009102:	46c0      	nop			; (mov r8, r8)
 8009104:	200012dc 	.word	0x200012dc
 8009108:	200012d4 	.word	0x200012d4

0800910c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b084      	sub	sp, #16
 8009110:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009112:	23c0      	movs	r3, #192	; 0xc0
 8009114:	011b      	lsls	r3, r3, #4
 8009116:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009118:	4b26      	ldr	r3, [pc, #152]	; (80091b4 <prvHeapInit+0xa8>)
 800911a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	2207      	movs	r2, #7
 8009120:	4013      	ands	r3, r2
 8009122:	d00c      	beq.n	800913e <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	3307      	adds	r3, #7
 8009128:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	2207      	movs	r2, #7
 800912e:	4393      	bics	r3, r2
 8009130:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009132:	68ba      	ldr	r2, [r7, #8]
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	1ad2      	subs	r2, r2, r3
 8009138:	4b1e      	ldr	r3, [pc, #120]	; (80091b4 <prvHeapInit+0xa8>)
 800913a:	18d3      	adds	r3, r2, r3
 800913c:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009142:	4b1d      	ldr	r3, [pc, #116]	; (80091b8 <prvHeapInit+0xac>)
 8009144:	687a      	ldr	r2, [r7, #4]
 8009146:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009148:	4b1b      	ldr	r3, [pc, #108]	; (80091b8 <prvHeapInit+0xac>)
 800914a:	2200      	movs	r2, #0
 800914c:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	68ba      	ldr	r2, [r7, #8]
 8009152:	18d3      	adds	r3, r2, r3
 8009154:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009156:	2208      	movs	r2, #8
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	1a9b      	subs	r3, r3, r2
 800915c:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	2207      	movs	r2, #7
 8009162:	4393      	bics	r3, r2
 8009164:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009166:	68fa      	ldr	r2, [r7, #12]
 8009168:	4b14      	ldr	r3, [pc, #80]	; (80091bc <prvHeapInit+0xb0>)
 800916a:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800916c:	4b13      	ldr	r3, [pc, #76]	; (80091bc <prvHeapInit+0xb0>)
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	2200      	movs	r2, #0
 8009172:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009174:	4b11      	ldr	r3, [pc, #68]	; (80091bc <prvHeapInit+0xb0>)
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	2200      	movs	r2, #0
 800917a:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	68fa      	ldr	r2, [r7, #12]
 8009184:	1ad2      	subs	r2, r2, r3
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800918a:	4b0c      	ldr	r3, [pc, #48]	; (80091bc <prvHeapInit+0xb0>)
 800918c:	681a      	ldr	r2, [r3, #0]
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	685a      	ldr	r2, [r3, #4]
 8009196:	4b0a      	ldr	r3, [pc, #40]	; (80091c0 <prvHeapInit+0xb4>)
 8009198:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	685a      	ldr	r2, [r3, #4]
 800919e:	4b09      	ldr	r3, [pc, #36]	; (80091c4 <prvHeapInit+0xb8>)
 80091a0:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80091a2:	4b09      	ldr	r3, [pc, #36]	; (80091c8 <prvHeapInit+0xbc>)
 80091a4:	2280      	movs	r2, #128	; 0x80
 80091a6:	0612      	lsls	r2, r2, #24
 80091a8:	601a      	str	r2, [r3, #0]
}
 80091aa:	46c0      	nop			; (mov r8, r8)
 80091ac:	46bd      	mov	sp, r7
 80091ae:	b004      	add	sp, #16
 80091b0:	bd80      	pop	{r7, pc}
 80091b2:	46c0      	nop			; (mov r8, r8)
 80091b4:	200006c8 	.word	0x200006c8
 80091b8:	200012c8 	.word	0x200012c8
 80091bc:	200012d0 	.word	0x200012d0
 80091c0:	200012d8 	.word	0x200012d8
 80091c4:	200012d4 	.word	0x200012d4
 80091c8:	200012dc 	.word	0x200012dc

080091cc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b084      	sub	sp, #16
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80091d4:	4b27      	ldr	r3, [pc, #156]	; (8009274 <prvInsertBlockIntoFreeList+0xa8>)
 80091d6:	60fb      	str	r3, [r7, #12]
 80091d8:	e002      	b.n	80091e0 <prvInsertBlockIntoFreeList+0x14>
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	60fb      	str	r3, [r7, #12]
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	687a      	ldr	r2, [r7, #4]
 80091e6:	429a      	cmp	r2, r3
 80091e8:	d8f7      	bhi.n	80091da <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	685b      	ldr	r3, [r3, #4]
 80091f2:	68ba      	ldr	r2, [r7, #8]
 80091f4:	18d3      	adds	r3, r2, r3
 80091f6:	687a      	ldr	r2, [r7, #4]
 80091f8:	429a      	cmp	r2, r3
 80091fa:	d108      	bne.n	800920e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	685a      	ldr	r2, [r3, #4]
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	685b      	ldr	r3, [r3, #4]
 8009204:	18d2      	adds	r2, r2, r3
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	685b      	ldr	r3, [r3, #4]
 8009216:	68ba      	ldr	r2, [r7, #8]
 8009218:	18d2      	adds	r2, r2, r3
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	429a      	cmp	r2, r3
 8009220:	d118      	bne.n	8009254 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	681a      	ldr	r2, [r3, #0]
 8009226:	4b14      	ldr	r3, [pc, #80]	; (8009278 <prvInsertBlockIntoFreeList+0xac>)
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	429a      	cmp	r2, r3
 800922c:	d00d      	beq.n	800924a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	685a      	ldr	r2, [r3, #4]
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	685b      	ldr	r3, [r3, #4]
 8009238:	18d2      	adds	r2, r2, r3
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	681a      	ldr	r2, [r3, #0]
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	601a      	str	r2, [r3, #0]
 8009248:	e008      	b.n	800925c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800924a:	4b0b      	ldr	r3, [pc, #44]	; (8009278 <prvInsertBlockIntoFreeList+0xac>)
 800924c:	681a      	ldr	r2, [r3, #0]
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	601a      	str	r2, [r3, #0]
 8009252:	e003      	b.n	800925c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	681a      	ldr	r2, [r3, #0]
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800925c:	68fa      	ldr	r2, [r7, #12]
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	429a      	cmp	r2, r3
 8009262:	d002      	beq.n	800926a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	687a      	ldr	r2, [r7, #4]
 8009268:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800926a:	46c0      	nop			; (mov r8, r8)
 800926c:	46bd      	mov	sp, r7
 800926e:	b004      	add	sp, #16
 8009270:	bd80      	pop	{r7, pc}
 8009272:	46c0      	nop			; (mov r8, r8)
 8009274:	200012c8 	.word	0x200012c8
 8009278:	200012d0 	.word	0x200012d0

0800927c <__errno>:
 800927c:	4b01      	ldr	r3, [pc, #4]	; (8009284 <__errno+0x8>)
 800927e:	6818      	ldr	r0, [r3, #0]
 8009280:	4770      	bx	lr
 8009282:	46c0      	nop			; (mov r8, r8)
 8009284:	20000010 	.word	0x20000010

08009288 <__libc_init_array>:
 8009288:	b570      	push	{r4, r5, r6, lr}
 800928a:	2600      	movs	r6, #0
 800928c:	4d0c      	ldr	r5, [pc, #48]	; (80092c0 <__libc_init_array+0x38>)
 800928e:	4c0d      	ldr	r4, [pc, #52]	; (80092c4 <__libc_init_array+0x3c>)
 8009290:	1b64      	subs	r4, r4, r5
 8009292:	10a4      	asrs	r4, r4, #2
 8009294:	42a6      	cmp	r6, r4
 8009296:	d109      	bne.n	80092ac <__libc_init_array+0x24>
 8009298:	2600      	movs	r6, #0
 800929a:	f002 f91b 	bl	800b4d4 <_init>
 800929e:	4d0a      	ldr	r5, [pc, #40]	; (80092c8 <__libc_init_array+0x40>)
 80092a0:	4c0a      	ldr	r4, [pc, #40]	; (80092cc <__libc_init_array+0x44>)
 80092a2:	1b64      	subs	r4, r4, r5
 80092a4:	10a4      	asrs	r4, r4, #2
 80092a6:	42a6      	cmp	r6, r4
 80092a8:	d105      	bne.n	80092b6 <__libc_init_array+0x2e>
 80092aa:	bd70      	pop	{r4, r5, r6, pc}
 80092ac:	00b3      	lsls	r3, r6, #2
 80092ae:	58eb      	ldr	r3, [r5, r3]
 80092b0:	4798      	blx	r3
 80092b2:	3601      	adds	r6, #1
 80092b4:	e7ee      	b.n	8009294 <__libc_init_array+0xc>
 80092b6:	00b3      	lsls	r3, r6, #2
 80092b8:	58eb      	ldr	r3, [r5, r3]
 80092ba:	4798      	blx	r3
 80092bc:	3601      	adds	r6, #1
 80092be:	e7f2      	b.n	80092a6 <__libc_init_array+0x1e>
 80092c0:	0800bbb0 	.word	0x0800bbb0
 80092c4:	0800bbb0 	.word	0x0800bbb0
 80092c8:	0800bbb0 	.word	0x0800bbb0
 80092cc:	0800bbb4 	.word	0x0800bbb4

080092d0 <__itoa>:
 80092d0:	1e93      	subs	r3, r2, #2
 80092d2:	b510      	push	{r4, lr}
 80092d4:	000c      	movs	r4, r1
 80092d6:	2b22      	cmp	r3, #34	; 0x22
 80092d8:	d904      	bls.n	80092e4 <__itoa+0x14>
 80092da:	2300      	movs	r3, #0
 80092dc:	001c      	movs	r4, r3
 80092de:	700b      	strb	r3, [r1, #0]
 80092e0:	0020      	movs	r0, r4
 80092e2:	bd10      	pop	{r4, pc}
 80092e4:	2a0a      	cmp	r2, #10
 80092e6:	d109      	bne.n	80092fc <__itoa+0x2c>
 80092e8:	2800      	cmp	r0, #0
 80092ea:	da07      	bge.n	80092fc <__itoa+0x2c>
 80092ec:	232d      	movs	r3, #45	; 0x2d
 80092ee:	700b      	strb	r3, [r1, #0]
 80092f0:	2101      	movs	r1, #1
 80092f2:	4240      	negs	r0, r0
 80092f4:	1861      	adds	r1, r4, r1
 80092f6:	f000 fcc3 	bl	8009c80 <__utoa>
 80092fa:	e7f1      	b.n	80092e0 <__itoa+0x10>
 80092fc:	2100      	movs	r1, #0
 80092fe:	e7f9      	b.n	80092f4 <__itoa+0x24>

08009300 <itoa>:
 8009300:	b510      	push	{r4, lr}
 8009302:	f7ff ffe5 	bl	80092d0 <__itoa>
 8009306:	bd10      	pop	{r4, pc}

08009308 <memcpy>:
 8009308:	2300      	movs	r3, #0
 800930a:	b510      	push	{r4, lr}
 800930c:	429a      	cmp	r2, r3
 800930e:	d100      	bne.n	8009312 <memcpy+0xa>
 8009310:	bd10      	pop	{r4, pc}
 8009312:	5ccc      	ldrb	r4, [r1, r3]
 8009314:	54c4      	strb	r4, [r0, r3]
 8009316:	3301      	adds	r3, #1
 8009318:	e7f8      	b.n	800930c <memcpy+0x4>

0800931a <memset>:
 800931a:	0003      	movs	r3, r0
 800931c:	1812      	adds	r2, r2, r0
 800931e:	4293      	cmp	r3, r2
 8009320:	d100      	bne.n	8009324 <memset+0xa>
 8009322:	4770      	bx	lr
 8009324:	7019      	strb	r1, [r3, #0]
 8009326:	3301      	adds	r3, #1
 8009328:	e7f9      	b.n	800931e <memset+0x4>

0800932a <__cvt>:
 800932a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800932c:	b08b      	sub	sp, #44	; 0x2c
 800932e:	0014      	movs	r4, r2
 8009330:	1e1d      	subs	r5, r3, #0
 8009332:	9912      	ldr	r1, [sp, #72]	; 0x48
 8009334:	da53      	bge.n	80093de <__cvt+0xb4>
 8009336:	2480      	movs	r4, #128	; 0x80
 8009338:	0624      	lsls	r4, r4, #24
 800933a:	191b      	adds	r3, r3, r4
 800933c:	001d      	movs	r5, r3
 800933e:	0014      	movs	r4, r2
 8009340:	232d      	movs	r3, #45	; 0x2d
 8009342:	700b      	strb	r3, [r1, #0]
 8009344:	2320      	movs	r3, #32
 8009346:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8009348:	2203      	movs	r2, #3
 800934a:	439e      	bics	r6, r3
 800934c:	2e46      	cmp	r6, #70	; 0x46
 800934e:	d007      	beq.n	8009360 <__cvt+0x36>
 8009350:	0033      	movs	r3, r6
 8009352:	3b45      	subs	r3, #69	; 0x45
 8009354:	4259      	negs	r1, r3
 8009356:	414b      	adcs	r3, r1
 8009358:	9910      	ldr	r1, [sp, #64]	; 0x40
 800935a:	3a01      	subs	r2, #1
 800935c:	18cb      	adds	r3, r1, r3
 800935e:	9310      	str	r3, [sp, #64]	; 0x40
 8009360:	ab09      	add	r3, sp, #36	; 0x24
 8009362:	9304      	str	r3, [sp, #16]
 8009364:	ab08      	add	r3, sp, #32
 8009366:	9303      	str	r3, [sp, #12]
 8009368:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800936a:	9200      	str	r2, [sp, #0]
 800936c:	9302      	str	r3, [sp, #8]
 800936e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009370:	0022      	movs	r2, r4
 8009372:	9301      	str	r3, [sp, #4]
 8009374:	002b      	movs	r3, r5
 8009376:	f000 fd3b 	bl	8009df0 <_dtoa_r>
 800937a:	0007      	movs	r7, r0
 800937c:	2e47      	cmp	r6, #71	; 0x47
 800937e:	d102      	bne.n	8009386 <__cvt+0x5c>
 8009380:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009382:	07db      	lsls	r3, r3, #31
 8009384:	d524      	bpl.n	80093d0 <__cvt+0xa6>
 8009386:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009388:	18fb      	adds	r3, r7, r3
 800938a:	9307      	str	r3, [sp, #28]
 800938c:	2e46      	cmp	r6, #70	; 0x46
 800938e:	d114      	bne.n	80093ba <__cvt+0x90>
 8009390:	783b      	ldrb	r3, [r7, #0]
 8009392:	2b30      	cmp	r3, #48	; 0x30
 8009394:	d10c      	bne.n	80093b0 <__cvt+0x86>
 8009396:	2200      	movs	r2, #0
 8009398:	2300      	movs	r3, #0
 800939a:	0020      	movs	r0, r4
 800939c:	0029      	movs	r1, r5
 800939e:	f7f7 f84b 	bl	8000438 <__aeabi_dcmpeq>
 80093a2:	2800      	cmp	r0, #0
 80093a4:	d104      	bne.n	80093b0 <__cvt+0x86>
 80093a6:	2301      	movs	r3, #1
 80093a8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80093aa:	1a9b      	subs	r3, r3, r2
 80093ac:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80093ae:	6013      	str	r3, [r2, #0]
 80093b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80093b2:	9a07      	ldr	r2, [sp, #28]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	18d3      	adds	r3, r2, r3
 80093b8:	9307      	str	r3, [sp, #28]
 80093ba:	2200      	movs	r2, #0
 80093bc:	2300      	movs	r3, #0
 80093be:	0020      	movs	r0, r4
 80093c0:	0029      	movs	r1, r5
 80093c2:	f7f7 f839 	bl	8000438 <__aeabi_dcmpeq>
 80093c6:	2230      	movs	r2, #48	; 0x30
 80093c8:	2800      	cmp	r0, #0
 80093ca:	d00d      	beq.n	80093e8 <__cvt+0xbe>
 80093cc:	9b07      	ldr	r3, [sp, #28]
 80093ce:	9309      	str	r3, [sp, #36]	; 0x24
 80093d0:	0038      	movs	r0, r7
 80093d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093d4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80093d6:	1bdb      	subs	r3, r3, r7
 80093d8:	6013      	str	r3, [r2, #0]
 80093da:	b00b      	add	sp, #44	; 0x2c
 80093dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80093de:	2300      	movs	r3, #0
 80093e0:	e7af      	b.n	8009342 <__cvt+0x18>
 80093e2:	1c59      	adds	r1, r3, #1
 80093e4:	9109      	str	r1, [sp, #36]	; 0x24
 80093e6:	701a      	strb	r2, [r3, #0]
 80093e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093ea:	9907      	ldr	r1, [sp, #28]
 80093ec:	428b      	cmp	r3, r1
 80093ee:	d3f8      	bcc.n	80093e2 <__cvt+0xb8>
 80093f0:	e7ee      	b.n	80093d0 <__cvt+0xa6>

080093f2 <__exponent>:
 80093f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80093f4:	1c83      	adds	r3, r0, #2
 80093f6:	b085      	sub	sp, #20
 80093f8:	9301      	str	r3, [sp, #4]
 80093fa:	0006      	movs	r6, r0
 80093fc:	000c      	movs	r4, r1
 80093fe:	7002      	strb	r2, [r0, #0]
 8009400:	232b      	movs	r3, #43	; 0x2b
 8009402:	2900      	cmp	r1, #0
 8009404:	da01      	bge.n	800940a <__exponent+0x18>
 8009406:	232d      	movs	r3, #45	; 0x2d
 8009408:	424c      	negs	r4, r1
 800940a:	7073      	strb	r3, [r6, #1]
 800940c:	2c09      	cmp	r4, #9
 800940e:	dd22      	ble.n	8009456 <__exponent+0x64>
 8009410:	ab02      	add	r3, sp, #8
 8009412:	1ddd      	adds	r5, r3, #7
 8009414:	0020      	movs	r0, r4
 8009416:	210a      	movs	r1, #10
 8009418:	f7f6 fff8 	bl	800040c <__aeabi_idivmod>
 800941c:	1e6f      	subs	r7, r5, #1
 800941e:	3130      	adds	r1, #48	; 0x30
 8009420:	7039      	strb	r1, [r7, #0]
 8009422:	0020      	movs	r0, r4
 8009424:	210a      	movs	r1, #10
 8009426:	f7f6 ff0b 	bl	8000240 <__divsi3>
 800942a:	0004      	movs	r4, r0
 800942c:	2809      	cmp	r0, #9
 800942e:	dc0b      	bgt.n	8009448 <__exponent+0x56>
 8009430:	3d02      	subs	r5, #2
 8009432:	3430      	adds	r4, #48	; 0x30
 8009434:	9b01      	ldr	r3, [sp, #4]
 8009436:	702c      	strb	r4, [r5, #0]
 8009438:	aa02      	add	r2, sp, #8
 800943a:	3207      	adds	r2, #7
 800943c:	0018      	movs	r0, r3
 800943e:	42aa      	cmp	r2, r5
 8009440:	d804      	bhi.n	800944c <__exponent+0x5a>
 8009442:	1b80      	subs	r0, r0, r6
 8009444:	b005      	add	sp, #20
 8009446:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009448:	003d      	movs	r5, r7
 800944a:	e7e3      	b.n	8009414 <__exponent+0x22>
 800944c:	782a      	ldrb	r2, [r5, #0]
 800944e:	3501      	adds	r5, #1
 8009450:	701a      	strb	r2, [r3, #0]
 8009452:	3301      	adds	r3, #1
 8009454:	e7f0      	b.n	8009438 <__exponent+0x46>
 8009456:	2330      	movs	r3, #48	; 0x30
 8009458:	18e4      	adds	r4, r4, r3
 800945a:	70b3      	strb	r3, [r6, #2]
 800945c:	1d30      	adds	r0, r6, #4
 800945e:	70f4      	strb	r4, [r6, #3]
 8009460:	e7ef      	b.n	8009442 <__exponent+0x50>
	...

08009464 <_printf_float>:
 8009464:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009466:	b095      	sub	sp, #84	; 0x54
 8009468:	000c      	movs	r4, r1
 800946a:	920a      	str	r2, [sp, #40]	; 0x28
 800946c:	930b      	str	r3, [sp, #44]	; 0x2c
 800946e:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8009470:	9009      	str	r0, [sp, #36]	; 0x24
 8009472:	f001 fa9d 	bl	800a9b0 <_localeconv_r>
 8009476:	6803      	ldr	r3, [r0, #0]
 8009478:	0018      	movs	r0, r3
 800947a:	930c      	str	r3, [sp, #48]	; 0x30
 800947c:	f7f6 fe44 	bl	8000108 <strlen>
 8009480:	2300      	movs	r3, #0
 8009482:	9312      	str	r3, [sp, #72]	; 0x48
 8009484:	6823      	ldr	r3, [r4, #0]
 8009486:	900e      	str	r0, [sp, #56]	; 0x38
 8009488:	930d      	str	r3, [sp, #52]	; 0x34
 800948a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800948c:	7e27      	ldrb	r7, [r4, #24]
 800948e:	682b      	ldr	r3, [r5, #0]
 8009490:	2207      	movs	r2, #7
 8009492:	05c9      	lsls	r1, r1, #23
 8009494:	d545      	bpl.n	8009522 <_printf_float+0xbe>
 8009496:	189b      	adds	r3, r3, r2
 8009498:	4393      	bics	r3, r2
 800949a:	001a      	movs	r2, r3
 800949c:	3208      	adds	r2, #8
 800949e:	602a      	str	r2, [r5, #0]
 80094a0:	681a      	ldr	r2, [r3, #0]
 80094a2:	685b      	ldr	r3, [r3, #4]
 80094a4:	64a2      	str	r2, [r4, #72]	; 0x48
 80094a6:	64e3      	str	r3, [r4, #76]	; 0x4c
 80094a8:	2201      	movs	r2, #1
 80094aa:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 80094ac:	6ca6      	ldr	r6, [r4, #72]	; 0x48
 80094ae:	006b      	lsls	r3, r5, #1
 80094b0:	085b      	lsrs	r3, r3, #1
 80094b2:	930f      	str	r3, [sp, #60]	; 0x3c
 80094b4:	4252      	negs	r2, r2
 80094b6:	4bac      	ldr	r3, [pc, #688]	; (8009768 <_printf_float+0x304>)
 80094b8:	0030      	movs	r0, r6
 80094ba:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80094bc:	f7f8 fcca 	bl	8001e54 <__aeabi_dcmpun>
 80094c0:	2800      	cmp	r0, #0
 80094c2:	d130      	bne.n	8009526 <_printf_float+0xc2>
 80094c4:	2201      	movs	r2, #1
 80094c6:	4ba8      	ldr	r3, [pc, #672]	; (8009768 <_printf_float+0x304>)
 80094c8:	4252      	negs	r2, r2
 80094ca:	0030      	movs	r0, r6
 80094cc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80094ce:	f7f6 ffc3 	bl	8000458 <__aeabi_dcmple>
 80094d2:	2800      	cmp	r0, #0
 80094d4:	d127      	bne.n	8009526 <_printf_float+0xc2>
 80094d6:	2200      	movs	r2, #0
 80094d8:	2300      	movs	r3, #0
 80094da:	0030      	movs	r0, r6
 80094dc:	0029      	movs	r1, r5
 80094de:	f7f6 ffb1 	bl	8000444 <__aeabi_dcmplt>
 80094e2:	2800      	cmp	r0, #0
 80094e4:	d003      	beq.n	80094ee <_printf_float+0x8a>
 80094e6:	0023      	movs	r3, r4
 80094e8:	222d      	movs	r2, #45	; 0x2d
 80094ea:	3343      	adds	r3, #67	; 0x43
 80094ec:	701a      	strb	r2, [r3, #0]
 80094ee:	4d9f      	ldr	r5, [pc, #636]	; (800976c <_printf_float+0x308>)
 80094f0:	2f47      	cmp	r7, #71	; 0x47
 80094f2:	d800      	bhi.n	80094f6 <_printf_float+0x92>
 80094f4:	4d9e      	ldr	r5, [pc, #632]	; (8009770 <_printf_float+0x30c>)
 80094f6:	2303      	movs	r3, #3
 80094f8:	2600      	movs	r6, #0
 80094fa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80094fc:	6123      	str	r3, [r4, #16]
 80094fe:	3301      	adds	r3, #1
 8009500:	439a      	bics	r2, r3
 8009502:	6022      	str	r2, [r4, #0]
 8009504:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009506:	aa13      	add	r2, sp, #76	; 0x4c
 8009508:	9300      	str	r3, [sp, #0]
 800950a:	0021      	movs	r1, r4
 800950c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800950e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009510:	f000 f9f4 	bl	80098fc <_printf_common>
 8009514:	1c43      	adds	r3, r0, #1
 8009516:	d000      	beq.n	800951a <_printf_float+0xb6>
 8009518:	e093      	b.n	8009642 <_printf_float+0x1de>
 800951a:	2001      	movs	r0, #1
 800951c:	4240      	negs	r0, r0
 800951e:	b015      	add	sp, #84	; 0x54
 8009520:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009522:	3307      	adds	r3, #7
 8009524:	e7b8      	b.n	8009498 <_printf_float+0x34>
 8009526:	0032      	movs	r2, r6
 8009528:	002b      	movs	r3, r5
 800952a:	0030      	movs	r0, r6
 800952c:	0029      	movs	r1, r5
 800952e:	f7f8 fc91 	bl	8001e54 <__aeabi_dcmpun>
 8009532:	2800      	cmp	r0, #0
 8009534:	d004      	beq.n	8009540 <_printf_float+0xdc>
 8009536:	4d8f      	ldr	r5, [pc, #572]	; (8009774 <_printf_float+0x310>)
 8009538:	2f47      	cmp	r7, #71	; 0x47
 800953a:	d8dc      	bhi.n	80094f6 <_printf_float+0x92>
 800953c:	4d8e      	ldr	r5, [pc, #568]	; (8009778 <_printf_float+0x314>)
 800953e:	e7da      	b.n	80094f6 <_printf_float+0x92>
 8009540:	2380      	movs	r3, #128	; 0x80
 8009542:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009544:	6862      	ldr	r2, [r4, #4]
 8009546:	00db      	lsls	r3, r3, #3
 8009548:	430b      	orrs	r3, r1
 800954a:	1c51      	adds	r1, r2, #1
 800954c:	d143      	bne.n	80095d6 <_printf_float+0x172>
 800954e:	3207      	adds	r2, #7
 8009550:	6062      	str	r2, [r4, #4]
 8009552:	aa12      	add	r2, sp, #72	; 0x48
 8009554:	2100      	movs	r1, #0
 8009556:	9205      	str	r2, [sp, #20]
 8009558:	aa11      	add	r2, sp, #68	; 0x44
 800955a:	9203      	str	r2, [sp, #12]
 800955c:	2223      	movs	r2, #35	; 0x23
 800955e:	6023      	str	r3, [r4, #0]
 8009560:	9106      	str	r1, [sp, #24]
 8009562:	9301      	str	r3, [sp, #4]
 8009564:	a908      	add	r1, sp, #32
 8009566:	6863      	ldr	r3, [r4, #4]
 8009568:	1852      	adds	r2, r2, r1
 800956a:	9202      	str	r2, [sp, #8]
 800956c:	9300      	str	r3, [sp, #0]
 800956e:	0032      	movs	r2, r6
 8009570:	002b      	movs	r3, r5
 8009572:	9704      	str	r7, [sp, #16]
 8009574:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009576:	f7ff fed8 	bl	800932a <__cvt>
 800957a:	2320      	movs	r3, #32
 800957c:	003a      	movs	r2, r7
 800957e:	0005      	movs	r5, r0
 8009580:	439a      	bics	r2, r3
 8009582:	2a47      	cmp	r2, #71	; 0x47
 8009584:	d107      	bne.n	8009596 <_printf_float+0x132>
 8009586:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009588:	1cda      	adds	r2, r3, #3
 800958a:	db02      	blt.n	8009592 <_printf_float+0x12e>
 800958c:	6862      	ldr	r2, [r4, #4]
 800958e:	4293      	cmp	r3, r2
 8009590:	dd45      	ble.n	800961e <_printf_float+0x1ba>
 8009592:	3f02      	subs	r7, #2
 8009594:	b2ff      	uxtb	r7, r7
 8009596:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009598:	2f65      	cmp	r7, #101	; 0x65
 800959a:	d825      	bhi.n	80095e8 <_printf_float+0x184>
 800959c:	0020      	movs	r0, r4
 800959e:	3901      	subs	r1, #1
 80095a0:	003a      	movs	r2, r7
 80095a2:	3050      	adds	r0, #80	; 0x50
 80095a4:	9111      	str	r1, [sp, #68]	; 0x44
 80095a6:	f7ff ff24 	bl	80093f2 <__exponent>
 80095aa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80095ac:	0006      	movs	r6, r0
 80095ae:	1813      	adds	r3, r2, r0
 80095b0:	6123      	str	r3, [r4, #16]
 80095b2:	2a01      	cmp	r2, #1
 80095b4:	dc02      	bgt.n	80095bc <_printf_float+0x158>
 80095b6:	6822      	ldr	r2, [r4, #0]
 80095b8:	07d2      	lsls	r2, r2, #31
 80095ba:	d501      	bpl.n	80095c0 <_printf_float+0x15c>
 80095bc:	3301      	adds	r3, #1
 80095be:	6123      	str	r3, [r4, #16]
 80095c0:	2323      	movs	r3, #35	; 0x23
 80095c2:	aa08      	add	r2, sp, #32
 80095c4:	189b      	adds	r3, r3, r2
 80095c6:	781b      	ldrb	r3, [r3, #0]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d09b      	beq.n	8009504 <_printf_float+0xa0>
 80095cc:	0023      	movs	r3, r4
 80095ce:	222d      	movs	r2, #45	; 0x2d
 80095d0:	3343      	adds	r3, #67	; 0x43
 80095d2:	701a      	strb	r2, [r3, #0]
 80095d4:	e796      	b.n	8009504 <_printf_float+0xa0>
 80095d6:	2f67      	cmp	r7, #103	; 0x67
 80095d8:	d100      	bne.n	80095dc <_printf_float+0x178>
 80095da:	e176      	b.n	80098ca <_printf_float+0x466>
 80095dc:	2f47      	cmp	r7, #71	; 0x47
 80095de:	d1b8      	bne.n	8009552 <_printf_float+0xee>
 80095e0:	2a00      	cmp	r2, #0
 80095e2:	d1b6      	bne.n	8009552 <_printf_float+0xee>
 80095e4:	2201      	movs	r2, #1
 80095e6:	e7b3      	b.n	8009550 <_printf_float+0xec>
 80095e8:	2f66      	cmp	r7, #102	; 0x66
 80095ea:	d119      	bne.n	8009620 <_printf_float+0x1bc>
 80095ec:	6863      	ldr	r3, [r4, #4]
 80095ee:	2900      	cmp	r1, #0
 80095f0:	dd0c      	ble.n	800960c <_printf_float+0x1a8>
 80095f2:	6121      	str	r1, [r4, #16]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d102      	bne.n	80095fe <_printf_float+0x19a>
 80095f8:	6822      	ldr	r2, [r4, #0]
 80095fa:	07d2      	lsls	r2, r2, #31
 80095fc:	d502      	bpl.n	8009604 <_printf_float+0x1a0>
 80095fe:	3301      	adds	r3, #1
 8009600:	185b      	adds	r3, r3, r1
 8009602:	6123      	str	r3, [r4, #16]
 8009604:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009606:	2600      	movs	r6, #0
 8009608:	65a3      	str	r3, [r4, #88]	; 0x58
 800960a:	e7d9      	b.n	80095c0 <_printf_float+0x15c>
 800960c:	2b00      	cmp	r3, #0
 800960e:	d103      	bne.n	8009618 <_printf_float+0x1b4>
 8009610:	2201      	movs	r2, #1
 8009612:	6821      	ldr	r1, [r4, #0]
 8009614:	4211      	tst	r1, r2
 8009616:	d000      	beq.n	800961a <_printf_float+0x1b6>
 8009618:	1c9a      	adds	r2, r3, #2
 800961a:	6122      	str	r2, [r4, #16]
 800961c:	e7f2      	b.n	8009604 <_printf_float+0x1a0>
 800961e:	2767      	movs	r7, #103	; 0x67
 8009620:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009622:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009624:	4293      	cmp	r3, r2
 8009626:	db05      	blt.n	8009634 <_printf_float+0x1d0>
 8009628:	6822      	ldr	r2, [r4, #0]
 800962a:	6123      	str	r3, [r4, #16]
 800962c:	07d2      	lsls	r2, r2, #31
 800962e:	d5e9      	bpl.n	8009604 <_printf_float+0x1a0>
 8009630:	3301      	adds	r3, #1
 8009632:	e7e6      	b.n	8009602 <_printf_float+0x19e>
 8009634:	2101      	movs	r1, #1
 8009636:	2b00      	cmp	r3, #0
 8009638:	dc01      	bgt.n	800963e <_printf_float+0x1da>
 800963a:	1849      	adds	r1, r1, r1
 800963c:	1ac9      	subs	r1, r1, r3
 800963e:	1852      	adds	r2, r2, r1
 8009640:	e7eb      	b.n	800961a <_printf_float+0x1b6>
 8009642:	6822      	ldr	r2, [r4, #0]
 8009644:	0553      	lsls	r3, r2, #21
 8009646:	d408      	bmi.n	800965a <_printf_float+0x1f6>
 8009648:	6923      	ldr	r3, [r4, #16]
 800964a:	002a      	movs	r2, r5
 800964c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800964e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009650:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009652:	47a8      	blx	r5
 8009654:	1c43      	adds	r3, r0, #1
 8009656:	d129      	bne.n	80096ac <_printf_float+0x248>
 8009658:	e75f      	b.n	800951a <_printf_float+0xb6>
 800965a:	2f65      	cmp	r7, #101	; 0x65
 800965c:	d800      	bhi.n	8009660 <_printf_float+0x1fc>
 800965e:	e0e0      	b.n	8009822 <_printf_float+0x3be>
 8009660:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8009662:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8009664:	2200      	movs	r2, #0
 8009666:	2300      	movs	r3, #0
 8009668:	f7f6 fee6 	bl	8000438 <__aeabi_dcmpeq>
 800966c:	2800      	cmp	r0, #0
 800966e:	d034      	beq.n	80096da <_printf_float+0x276>
 8009670:	2301      	movs	r3, #1
 8009672:	4a42      	ldr	r2, [pc, #264]	; (800977c <_printf_float+0x318>)
 8009674:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009676:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009678:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800967a:	47a8      	blx	r5
 800967c:	1c43      	adds	r3, r0, #1
 800967e:	d100      	bne.n	8009682 <_printf_float+0x21e>
 8009680:	e74b      	b.n	800951a <_printf_float+0xb6>
 8009682:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009684:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009686:	4293      	cmp	r3, r2
 8009688:	db02      	blt.n	8009690 <_printf_float+0x22c>
 800968a:	6823      	ldr	r3, [r4, #0]
 800968c:	07db      	lsls	r3, r3, #31
 800968e:	d50d      	bpl.n	80096ac <_printf_float+0x248>
 8009690:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009692:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009694:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009696:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009698:	9809      	ldr	r0, [sp, #36]	; 0x24
 800969a:	47a8      	blx	r5
 800969c:	2500      	movs	r5, #0
 800969e:	1c43      	adds	r3, r0, #1
 80096a0:	d100      	bne.n	80096a4 <_printf_float+0x240>
 80096a2:	e73a      	b.n	800951a <_printf_float+0xb6>
 80096a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80096a6:	3b01      	subs	r3, #1
 80096a8:	42ab      	cmp	r3, r5
 80096aa:	dc0a      	bgt.n	80096c2 <_printf_float+0x25e>
 80096ac:	6823      	ldr	r3, [r4, #0]
 80096ae:	079b      	lsls	r3, r3, #30
 80096b0:	d500      	bpl.n	80096b4 <_printf_float+0x250>
 80096b2:	e108      	b.n	80098c6 <_printf_float+0x462>
 80096b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80096b6:	68e0      	ldr	r0, [r4, #12]
 80096b8:	4298      	cmp	r0, r3
 80096ba:	db00      	blt.n	80096be <_printf_float+0x25a>
 80096bc:	e72f      	b.n	800951e <_printf_float+0xba>
 80096be:	0018      	movs	r0, r3
 80096c0:	e72d      	b.n	800951e <_printf_float+0xba>
 80096c2:	0022      	movs	r2, r4
 80096c4:	2301      	movs	r3, #1
 80096c6:	321a      	adds	r2, #26
 80096c8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80096ca:	9809      	ldr	r0, [sp, #36]	; 0x24
 80096cc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80096ce:	47b0      	blx	r6
 80096d0:	1c43      	adds	r3, r0, #1
 80096d2:	d100      	bne.n	80096d6 <_printf_float+0x272>
 80096d4:	e721      	b.n	800951a <_printf_float+0xb6>
 80096d6:	3501      	adds	r5, #1
 80096d8:	e7e4      	b.n	80096a4 <_printf_float+0x240>
 80096da:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80096dc:	2b00      	cmp	r3, #0
 80096de:	dc2d      	bgt.n	800973c <_printf_float+0x2d8>
 80096e0:	2301      	movs	r3, #1
 80096e2:	4a26      	ldr	r2, [pc, #152]	; (800977c <_printf_float+0x318>)
 80096e4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80096e6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80096e8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80096ea:	47b0      	blx	r6
 80096ec:	1c43      	adds	r3, r0, #1
 80096ee:	d100      	bne.n	80096f2 <_printf_float+0x28e>
 80096f0:	e713      	b.n	800951a <_printf_float+0xb6>
 80096f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d105      	bne.n	8009704 <_printf_float+0x2a0>
 80096f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d102      	bne.n	8009704 <_printf_float+0x2a0>
 80096fe:	6823      	ldr	r3, [r4, #0]
 8009700:	07db      	lsls	r3, r3, #31
 8009702:	d5d3      	bpl.n	80096ac <_printf_float+0x248>
 8009704:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8009706:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009708:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800970a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800970c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800970e:	47b0      	blx	r6
 8009710:	2600      	movs	r6, #0
 8009712:	1c43      	adds	r3, r0, #1
 8009714:	d100      	bne.n	8009718 <_printf_float+0x2b4>
 8009716:	e700      	b.n	800951a <_printf_float+0xb6>
 8009718:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800971a:	425b      	negs	r3, r3
 800971c:	42b3      	cmp	r3, r6
 800971e:	dc01      	bgt.n	8009724 <_printf_float+0x2c0>
 8009720:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009722:	e792      	b.n	800964a <_printf_float+0x1e6>
 8009724:	0022      	movs	r2, r4
 8009726:	2301      	movs	r3, #1
 8009728:	321a      	adds	r2, #26
 800972a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800972c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800972e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8009730:	47b8      	blx	r7
 8009732:	1c43      	adds	r3, r0, #1
 8009734:	d100      	bne.n	8009738 <_printf_float+0x2d4>
 8009736:	e6f0      	b.n	800951a <_printf_float+0xb6>
 8009738:	3601      	adds	r6, #1
 800973a:	e7ed      	b.n	8009718 <_printf_float+0x2b4>
 800973c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800973e:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8009740:	429f      	cmp	r7, r3
 8009742:	dd00      	ble.n	8009746 <_printf_float+0x2e2>
 8009744:	001f      	movs	r7, r3
 8009746:	2f00      	cmp	r7, #0
 8009748:	dd08      	ble.n	800975c <_printf_float+0x2f8>
 800974a:	003b      	movs	r3, r7
 800974c:	002a      	movs	r2, r5
 800974e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009750:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009752:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8009754:	47b0      	blx	r6
 8009756:	1c43      	adds	r3, r0, #1
 8009758:	d100      	bne.n	800975c <_printf_float+0x2f8>
 800975a:	e6de      	b.n	800951a <_printf_float+0xb6>
 800975c:	2300      	movs	r3, #0
 800975e:	930d      	str	r3, [sp, #52]	; 0x34
 8009760:	43fb      	mvns	r3, r7
 8009762:	17db      	asrs	r3, r3, #31
 8009764:	930f      	str	r3, [sp, #60]	; 0x3c
 8009766:	e018      	b.n	800979a <_printf_float+0x336>
 8009768:	7fefffff 	.word	0x7fefffff
 800976c:	0800b930 	.word	0x0800b930
 8009770:	0800b92c 	.word	0x0800b92c
 8009774:	0800b938 	.word	0x0800b938
 8009778:	0800b934 	.word	0x0800b934
 800977c:	0800b93c 	.word	0x0800b93c
 8009780:	0022      	movs	r2, r4
 8009782:	2301      	movs	r3, #1
 8009784:	321a      	adds	r2, #26
 8009786:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009788:	9809      	ldr	r0, [sp, #36]	; 0x24
 800978a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800978c:	47b0      	blx	r6
 800978e:	1c43      	adds	r3, r0, #1
 8009790:	d100      	bne.n	8009794 <_printf_float+0x330>
 8009792:	e6c2      	b.n	800951a <_printf_float+0xb6>
 8009794:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009796:	3301      	adds	r3, #1
 8009798:	930d      	str	r3, [sp, #52]	; 0x34
 800979a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800979c:	6da6      	ldr	r6, [r4, #88]	; 0x58
 800979e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80097a0:	403b      	ands	r3, r7
 80097a2:	1af3      	subs	r3, r6, r3
 80097a4:	4293      	cmp	r3, r2
 80097a6:	dceb      	bgt.n	8009780 <_printf_float+0x31c>
 80097a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80097aa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80097ac:	19ad      	adds	r5, r5, r6
 80097ae:	4293      	cmp	r3, r2
 80097b0:	db10      	blt.n	80097d4 <_printf_float+0x370>
 80097b2:	6823      	ldr	r3, [r4, #0]
 80097b4:	07db      	lsls	r3, r3, #31
 80097b6:	d40d      	bmi.n	80097d4 <_printf_float+0x370>
 80097b8:	9f12      	ldr	r7, [sp, #72]	; 0x48
 80097ba:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80097bc:	1bbe      	subs	r6, r7, r6
 80097be:	1aff      	subs	r7, r7, r3
 80097c0:	42b7      	cmp	r7, r6
 80097c2:	dd00      	ble.n	80097c6 <_printf_float+0x362>
 80097c4:	0037      	movs	r7, r6
 80097c6:	2f00      	cmp	r7, #0
 80097c8:	dc0d      	bgt.n	80097e6 <_printf_float+0x382>
 80097ca:	43fe      	mvns	r6, r7
 80097cc:	17f3      	asrs	r3, r6, #31
 80097ce:	2500      	movs	r5, #0
 80097d0:	930c      	str	r3, [sp, #48]	; 0x30
 80097d2:	e01c      	b.n	800980e <_printf_float+0x3aa>
 80097d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80097d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80097d8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80097da:	9809      	ldr	r0, [sp, #36]	; 0x24
 80097dc:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 80097de:	47b8      	blx	r7
 80097e0:	1c43      	adds	r3, r0, #1
 80097e2:	d1e9      	bne.n	80097b8 <_printf_float+0x354>
 80097e4:	e699      	b.n	800951a <_printf_float+0xb6>
 80097e6:	003b      	movs	r3, r7
 80097e8:	002a      	movs	r2, r5
 80097ea:	990a      	ldr	r1, [sp, #40]	; 0x28
 80097ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 80097ee:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80097f0:	47a8      	blx	r5
 80097f2:	1c43      	adds	r3, r0, #1
 80097f4:	d1e9      	bne.n	80097ca <_printf_float+0x366>
 80097f6:	e690      	b.n	800951a <_printf_float+0xb6>
 80097f8:	0022      	movs	r2, r4
 80097fa:	2301      	movs	r3, #1
 80097fc:	321a      	adds	r2, #26
 80097fe:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009800:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009802:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8009804:	47b0      	blx	r6
 8009806:	1c43      	adds	r3, r0, #1
 8009808:	d100      	bne.n	800980c <_printf_float+0x3a8>
 800980a:	e686      	b.n	800951a <_printf_float+0xb6>
 800980c:	3501      	adds	r5, #1
 800980e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009810:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009812:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009814:	1a9b      	subs	r3, r3, r2
 8009816:	003a      	movs	r2, r7
 8009818:	400a      	ands	r2, r1
 800981a:	1a9b      	subs	r3, r3, r2
 800981c:	42ab      	cmp	r3, r5
 800981e:	dceb      	bgt.n	80097f8 <_printf_float+0x394>
 8009820:	e744      	b.n	80096ac <_printf_float+0x248>
 8009822:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009824:	2b01      	cmp	r3, #1
 8009826:	dc02      	bgt.n	800982e <_printf_float+0x3ca>
 8009828:	2301      	movs	r3, #1
 800982a:	421a      	tst	r2, r3
 800982c:	d032      	beq.n	8009894 <_printf_float+0x430>
 800982e:	2301      	movs	r3, #1
 8009830:	002a      	movs	r2, r5
 8009832:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009834:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009836:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8009838:	47b8      	blx	r7
 800983a:	1c43      	adds	r3, r0, #1
 800983c:	d100      	bne.n	8009840 <_printf_float+0x3dc>
 800983e:	e66c      	b.n	800951a <_printf_float+0xb6>
 8009840:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009842:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009844:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009846:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009848:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800984a:	3501      	adds	r5, #1
 800984c:	47b8      	blx	r7
 800984e:	1c43      	adds	r3, r0, #1
 8009850:	d100      	bne.n	8009854 <_printf_float+0x3f0>
 8009852:	e662      	b.n	800951a <_printf_float+0xb6>
 8009854:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8009856:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8009858:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800985a:	2200      	movs	r2, #0
 800985c:	1e5f      	subs	r7, r3, #1
 800985e:	2300      	movs	r3, #0
 8009860:	f7f6 fdea 	bl	8000438 <__aeabi_dcmpeq>
 8009864:	003b      	movs	r3, r7
 8009866:	2800      	cmp	r0, #0
 8009868:	d014      	beq.n	8009894 <_printf_float+0x430>
 800986a:	2500      	movs	r5, #0
 800986c:	e00a      	b.n	8009884 <_printf_float+0x420>
 800986e:	0022      	movs	r2, r4
 8009870:	2301      	movs	r3, #1
 8009872:	321a      	adds	r2, #26
 8009874:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009876:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009878:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800987a:	47b8      	blx	r7
 800987c:	1c43      	adds	r3, r0, #1
 800987e:	d100      	bne.n	8009882 <_printf_float+0x41e>
 8009880:	e64b      	b.n	800951a <_printf_float+0xb6>
 8009882:	3501      	adds	r5, #1
 8009884:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009886:	3b01      	subs	r3, #1
 8009888:	42ab      	cmp	r3, r5
 800988a:	dcf0      	bgt.n	800986e <_printf_float+0x40a>
 800988c:	0022      	movs	r2, r4
 800988e:	0033      	movs	r3, r6
 8009890:	3250      	adds	r2, #80	; 0x50
 8009892:	e6db      	b.n	800964c <_printf_float+0x1e8>
 8009894:	002a      	movs	r2, r5
 8009896:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009898:	9809      	ldr	r0, [sp, #36]	; 0x24
 800989a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800989c:	47a8      	blx	r5
 800989e:	1c43      	adds	r3, r0, #1
 80098a0:	d1f4      	bne.n	800988c <_printf_float+0x428>
 80098a2:	e63a      	b.n	800951a <_printf_float+0xb6>
 80098a4:	0022      	movs	r2, r4
 80098a6:	2301      	movs	r3, #1
 80098a8:	3219      	adds	r2, #25
 80098aa:	990a      	ldr	r1, [sp, #40]	; 0x28
 80098ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80098ae:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80098b0:	47b0      	blx	r6
 80098b2:	1c43      	adds	r3, r0, #1
 80098b4:	d100      	bne.n	80098b8 <_printf_float+0x454>
 80098b6:	e630      	b.n	800951a <_printf_float+0xb6>
 80098b8:	3501      	adds	r5, #1
 80098ba:	68e3      	ldr	r3, [r4, #12]
 80098bc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80098be:	1a9b      	subs	r3, r3, r2
 80098c0:	42ab      	cmp	r3, r5
 80098c2:	dcef      	bgt.n	80098a4 <_printf_float+0x440>
 80098c4:	e6f6      	b.n	80096b4 <_printf_float+0x250>
 80098c6:	2500      	movs	r5, #0
 80098c8:	e7f7      	b.n	80098ba <_printf_float+0x456>
 80098ca:	2a00      	cmp	r2, #0
 80098cc:	d100      	bne.n	80098d0 <_printf_float+0x46c>
 80098ce:	e689      	b.n	80095e4 <_printf_float+0x180>
 80098d0:	2100      	movs	r1, #0
 80098d2:	9106      	str	r1, [sp, #24]
 80098d4:	a912      	add	r1, sp, #72	; 0x48
 80098d6:	9105      	str	r1, [sp, #20]
 80098d8:	a911      	add	r1, sp, #68	; 0x44
 80098da:	9103      	str	r1, [sp, #12]
 80098dc:	2123      	movs	r1, #35	; 0x23
 80098de:	a808      	add	r0, sp, #32
 80098e0:	1809      	adds	r1, r1, r0
 80098e2:	6023      	str	r3, [r4, #0]
 80098e4:	9301      	str	r3, [sp, #4]
 80098e6:	9200      	str	r2, [sp, #0]
 80098e8:	002b      	movs	r3, r5
 80098ea:	9704      	str	r7, [sp, #16]
 80098ec:	9102      	str	r1, [sp, #8]
 80098ee:	0032      	movs	r2, r6
 80098f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80098f2:	f7ff fd1a 	bl	800932a <__cvt>
 80098f6:	0005      	movs	r5, r0
 80098f8:	e645      	b.n	8009586 <_printf_float+0x122>
 80098fa:	46c0      	nop			; (mov r8, r8)

080098fc <_printf_common>:
 80098fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80098fe:	0015      	movs	r5, r2
 8009900:	9301      	str	r3, [sp, #4]
 8009902:	688a      	ldr	r2, [r1, #8]
 8009904:	690b      	ldr	r3, [r1, #16]
 8009906:	9000      	str	r0, [sp, #0]
 8009908:	000c      	movs	r4, r1
 800990a:	4293      	cmp	r3, r2
 800990c:	da00      	bge.n	8009910 <_printf_common+0x14>
 800990e:	0013      	movs	r3, r2
 8009910:	0022      	movs	r2, r4
 8009912:	602b      	str	r3, [r5, #0]
 8009914:	3243      	adds	r2, #67	; 0x43
 8009916:	7812      	ldrb	r2, [r2, #0]
 8009918:	2a00      	cmp	r2, #0
 800991a:	d001      	beq.n	8009920 <_printf_common+0x24>
 800991c:	3301      	adds	r3, #1
 800991e:	602b      	str	r3, [r5, #0]
 8009920:	6823      	ldr	r3, [r4, #0]
 8009922:	069b      	lsls	r3, r3, #26
 8009924:	d502      	bpl.n	800992c <_printf_common+0x30>
 8009926:	682b      	ldr	r3, [r5, #0]
 8009928:	3302      	adds	r3, #2
 800992a:	602b      	str	r3, [r5, #0]
 800992c:	2706      	movs	r7, #6
 800992e:	6823      	ldr	r3, [r4, #0]
 8009930:	401f      	ands	r7, r3
 8009932:	d027      	beq.n	8009984 <_printf_common+0x88>
 8009934:	0023      	movs	r3, r4
 8009936:	3343      	adds	r3, #67	; 0x43
 8009938:	781b      	ldrb	r3, [r3, #0]
 800993a:	1e5a      	subs	r2, r3, #1
 800993c:	4193      	sbcs	r3, r2
 800993e:	6822      	ldr	r2, [r4, #0]
 8009940:	0692      	lsls	r2, r2, #26
 8009942:	d430      	bmi.n	80099a6 <_printf_common+0xaa>
 8009944:	0022      	movs	r2, r4
 8009946:	9901      	ldr	r1, [sp, #4]
 8009948:	3243      	adds	r2, #67	; 0x43
 800994a:	9800      	ldr	r0, [sp, #0]
 800994c:	9e08      	ldr	r6, [sp, #32]
 800994e:	47b0      	blx	r6
 8009950:	1c43      	adds	r3, r0, #1
 8009952:	d025      	beq.n	80099a0 <_printf_common+0xa4>
 8009954:	2306      	movs	r3, #6
 8009956:	6820      	ldr	r0, [r4, #0]
 8009958:	682a      	ldr	r2, [r5, #0]
 800995a:	68e1      	ldr	r1, [r4, #12]
 800995c:	4003      	ands	r3, r0
 800995e:	2500      	movs	r5, #0
 8009960:	2b04      	cmp	r3, #4
 8009962:	d103      	bne.n	800996c <_printf_common+0x70>
 8009964:	1a8d      	subs	r5, r1, r2
 8009966:	43eb      	mvns	r3, r5
 8009968:	17db      	asrs	r3, r3, #31
 800996a:	401d      	ands	r5, r3
 800996c:	68a3      	ldr	r3, [r4, #8]
 800996e:	6922      	ldr	r2, [r4, #16]
 8009970:	4293      	cmp	r3, r2
 8009972:	dd01      	ble.n	8009978 <_printf_common+0x7c>
 8009974:	1a9b      	subs	r3, r3, r2
 8009976:	18ed      	adds	r5, r5, r3
 8009978:	2700      	movs	r7, #0
 800997a:	42bd      	cmp	r5, r7
 800997c:	d120      	bne.n	80099c0 <_printf_common+0xc4>
 800997e:	2000      	movs	r0, #0
 8009980:	e010      	b.n	80099a4 <_printf_common+0xa8>
 8009982:	3701      	adds	r7, #1
 8009984:	68e3      	ldr	r3, [r4, #12]
 8009986:	682a      	ldr	r2, [r5, #0]
 8009988:	1a9b      	subs	r3, r3, r2
 800998a:	42bb      	cmp	r3, r7
 800998c:	ddd2      	ble.n	8009934 <_printf_common+0x38>
 800998e:	0022      	movs	r2, r4
 8009990:	2301      	movs	r3, #1
 8009992:	3219      	adds	r2, #25
 8009994:	9901      	ldr	r1, [sp, #4]
 8009996:	9800      	ldr	r0, [sp, #0]
 8009998:	9e08      	ldr	r6, [sp, #32]
 800999a:	47b0      	blx	r6
 800999c:	1c43      	adds	r3, r0, #1
 800999e:	d1f0      	bne.n	8009982 <_printf_common+0x86>
 80099a0:	2001      	movs	r0, #1
 80099a2:	4240      	negs	r0, r0
 80099a4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80099a6:	2030      	movs	r0, #48	; 0x30
 80099a8:	18e1      	adds	r1, r4, r3
 80099aa:	3143      	adds	r1, #67	; 0x43
 80099ac:	7008      	strb	r0, [r1, #0]
 80099ae:	0021      	movs	r1, r4
 80099b0:	1c5a      	adds	r2, r3, #1
 80099b2:	3145      	adds	r1, #69	; 0x45
 80099b4:	7809      	ldrb	r1, [r1, #0]
 80099b6:	18a2      	adds	r2, r4, r2
 80099b8:	3243      	adds	r2, #67	; 0x43
 80099ba:	3302      	adds	r3, #2
 80099bc:	7011      	strb	r1, [r2, #0]
 80099be:	e7c1      	b.n	8009944 <_printf_common+0x48>
 80099c0:	0022      	movs	r2, r4
 80099c2:	2301      	movs	r3, #1
 80099c4:	321a      	adds	r2, #26
 80099c6:	9901      	ldr	r1, [sp, #4]
 80099c8:	9800      	ldr	r0, [sp, #0]
 80099ca:	9e08      	ldr	r6, [sp, #32]
 80099cc:	47b0      	blx	r6
 80099ce:	1c43      	adds	r3, r0, #1
 80099d0:	d0e6      	beq.n	80099a0 <_printf_common+0xa4>
 80099d2:	3701      	adds	r7, #1
 80099d4:	e7d1      	b.n	800997a <_printf_common+0x7e>
	...

080099d8 <_printf_i>:
 80099d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80099da:	b089      	sub	sp, #36	; 0x24
 80099dc:	9204      	str	r2, [sp, #16]
 80099de:	000a      	movs	r2, r1
 80099e0:	3243      	adds	r2, #67	; 0x43
 80099e2:	9305      	str	r3, [sp, #20]
 80099e4:	9003      	str	r0, [sp, #12]
 80099e6:	9202      	str	r2, [sp, #8]
 80099e8:	7e0a      	ldrb	r2, [r1, #24]
 80099ea:	000c      	movs	r4, r1
 80099ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80099ee:	2a6e      	cmp	r2, #110	; 0x6e
 80099f0:	d100      	bne.n	80099f4 <_printf_i+0x1c>
 80099f2:	e086      	b.n	8009b02 <_printf_i+0x12a>
 80099f4:	d81f      	bhi.n	8009a36 <_printf_i+0x5e>
 80099f6:	2a63      	cmp	r2, #99	; 0x63
 80099f8:	d033      	beq.n	8009a62 <_printf_i+0x8a>
 80099fa:	d808      	bhi.n	8009a0e <_printf_i+0x36>
 80099fc:	2a00      	cmp	r2, #0
 80099fe:	d100      	bne.n	8009a02 <_printf_i+0x2a>
 8009a00:	e08c      	b.n	8009b1c <_printf_i+0x144>
 8009a02:	2a58      	cmp	r2, #88	; 0x58
 8009a04:	d04d      	beq.n	8009aa2 <_printf_i+0xca>
 8009a06:	0025      	movs	r5, r4
 8009a08:	3542      	adds	r5, #66	; 0x42
 8009a0a:	702a      	strb	r2, [r5, #0]
 8009a0c:	e030      	b.n	8009a70 <_printf_i+0x98>
 8009a0e:	2a64      	cmp	r2, #100	; 0x64
 8009a10:	d001      	beq.n	8009a16 <_printf_i+0x3e>
 8009a12:	2a69      	cmp	r2, #105	; 0x69
 8009a14:	d1f7      	bne.n	8009a06 <_printf_i+0x2e>
 8009a16:	6819      	ldr	r1, [r3, #0]
 8009a18:	6825      	ldr	r5, [r4, #0]
 8009a1a:	1d0a      	adds	r2, r1, #4
 8009a1c:	0628      	lsls	r0, r5, #24
 8009a1e:	d529      	bpl.n	8009a74 <_printf_i+0x9c>
 8009a20:	6808      	ldr	r0, [r1, #0]
 8009a22:	601a      	str	r2, [r3, #0]
 8009a24:	2800      	cmp	r0, #0
 8009a26:	da03      	bge.n	8009a30 <_printf_i+0x58>
 8009a28:	232d      	movs	r3, #45	; 0x2d
 8009a2a:	9a02      	ldr	r2, [sp, #8]
 8009a2c:	4240      	negs	r0, r0
 8009a2e:	7013      	strb	r3, [r2, #0]
 8009a30:	4e6b      	ldr	r6, [pc, #428]	; (8009be0 <_printf_i+0x208>)
 8009a32:	270a      	movs	r7, #10
 8009a34:	e04f      	b.n	8009ad6 <_printf_i+0xfe>
 8009a36:	2a73      	cmp	r2, #115	; 0x73
 8009a38:	d074      	beq.n	8009b24 <_printf_i+0x14c>
 8009a3a:	d808      	bhi.n	8009a4e <_printf_i+0x76>
 8009a3c:	2a6f      	cmp	r2, #111	; 0x6f
 8009a3e:	d01f      	beq.n	8009a80 <_printf_i+0xa8>
 8009a40:	2a70      	cmp	r2, #112	; 0x70
 8009a42:	d1e0      	bne.n	8009a06 <_printf_i+0x2e>
 8009a44:	2220      	movs	r2, #32
 8009a46:	6809      	ldr	r1, [r1, #0]
 8009a48:	430a      	orrs	r2, r1
 8009a4a:	6022      	str	r2, [r4, #0]
 8009a4c:	e003      	b.n	8009a56 <_printf_i+0x7e>
 8009a4e:	2a75      	cmp	r2, #117	; 0x75
 8009a50:	d016      	beq.n	8009a80 <_printf_i+0xa8>
 8009a52:	2a78      	cmp	r2, #120	; 0x78
 8009a54:	d1d7      	bne.n	8009a06 <_printf_i+0x2e>
 8009a56:	0022      	movs	r2, r4
 8009a58:	2178      	movs	r1, #120	; 0x78
 8009a5a:	3245      	adds	r2, #69	; 0x45
 8009a5c:	7011      	strb	r1, [r2, #0]
 8009a5e:	4e61      	ldr	r6, [pc, #388]	; (8009be4 <_printf_i+0x20c>)
 8009a60:	e022      	b.n	8009aa8 <_printf_i+0xd0>
 8009a62:	0025      	movs	r5, r4
 8009a64:	681a      	ldr	r2, [r3, #0]
 8009a66:	3542      	adds	r5, #66	; 0x42
 8009a68:	1d11      	adds	r1, r2, #4
 8009a6a:	6019      	str	r1, [r3, #0]
 8009a6c:	6813      	ldr	r3, [r2, #0]
 8009a6e:	702b      	strb	r3, [r5, #0]
 8009a70:	2301      	movs	r3, #1
 8009a72:	e065      	b.n	8009b40 <_printf_i+0x168>
 8009a74:	6808      	ldr	r0, [r1, #0]
 8009a76:	601a      	str	r2, [r3, #0]
 8009a78:	0669      	lsls	r1, r5, #25
 8009a7a:	d5d3      	bpl.n	8009a24 <_printf_i+0x4c>
 8009a7c:	b200      	sxth	r0, r0
 8009a7e:	e7d1      	b.n	8009a24 <_printf_i+0x4c>
 8009a80:	6819      	ldr	r1, [r3, #0]
 8009a82:	6825      	ldr	r5, [r4, #0]
 8009a84:	1d08      	adds	r0, r1, #4
 8009a86:	6018      	str	r0, [r3, #0]
 8009a88:	6808      	ldr	r0, [r1, #0]
 8009a8a:	062e      	lsls	r6, r5, #24
 8009a8c:	d505      	bpl.n	8009a9a <_printf_i+0xc2>
 8009a8e:	4e54      	ldr	r6, [pc, #336]	; (8009be0 <_printf_i+0x208>)
 8009a90:	2708      	movs	r7, #8
 8009a92:	2a6f      	cmp	r2, #111	; 0x6f
 8009a94:	d01b      	beq.n	8009ace <_printf_i+0xf6>
 8009a96:	270a      	movs	r7, #10
 8009a98:	e019      	b.n	8009ace <_printf_i+0xf6>
 8009a9a:	066d      	lsls	r5, r5, #25
 8009a9c:	d5f7      	bpl.n	8009a8e <_printf_i+0xb6>
 8009a9e:	b280      	uxth	r0, r0
 8009aa0:	e7f5      	b.n	8009a8e <_printf_i+0xb6>
 8009aa2:	3145      	adds	r1, #69	; 0x45
 8009aa4:	4e4e      	ldr	r6, [pc, #312]	; (8009be0 <_printf_i+0x208>)
 8009aa6:	700a      	strb	r2, [r1, #0]
 8009aa8:	6818      	ldr	r0, [r3, #0]
 8009aaa:	6822      	ldr	r2, [r4, #0]
 8009aac:	1d01      	adds	r1, r0, #4
 8009aae:	6800      	ldr	r0, [r0, #0]
 8009ab0:	6019      	str	r1, [r3, #0]
 8009ab2:	0615      	lsls	r5, r2, #24
 8009ab4:	d521      	bpl.n	8009afa <_printf_i+0x122>
 8009ab6:	07d3      	lsls	r3, r2, #31
 8009ab8:	d502      	bpl.n	8009ac0 <_printf_i+0xe8>
 8009aba:	2320      	movs	r3, #32
 8009abc:	431a      	orrs	r2, r3
 8009abe:	6022      	str	r2, [r4, #0]
 8009ac0:	2710      	movs	r7, #16
 8009ac2:	2800      	cmp	r0, #0
 8009ac4:	d103      	bne.n	8009ace <_printf_i+0xf6>
 8009ac6:	2320      	movs	r3, #32
 8009ac8:	6822      	ldr	r2, [r4, #0]
 8009aca:	439a      	bics	r2, r3
 8009acc:	6022      	str	r2, [r4, #0]
 8009ace:	0023      	movs	r3, r4
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	3343      	adds	r3, #67	; 0x43
 8009ad4:	701a      	strb	r2, [r3, #0]
 8009ad6:	6863      	ldr	r3, [r4, #4]
 8009ad8:	60a3      	str	r3, [r4, #8]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	db58      	blt.n	8009b90 <_printf_i+0x1b8>
 8009ade:	2204      	movs	r2, #4
 8009ae0:	6821      	ldr	r1, [r4, #0]
 8009ae2:	4391      	bics	r1, r2
 8009ae4:	6021      	str	r1, [r4, #0]
 8009ae6:	2800      	cmp	r0, #0
 8009ae8:	d154      	bne.n	8009b94 <_printf_i+0x1bc>
 8009aea:	9d02      	ldr	r5, [sp, #8]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d05a      	beq.n	8009ba6 <_printf_i+0x1ce>
 8009af0:	0025      	movs	r5, r4
 8009af2:	7833      	ldrb	r3, [r6, #0]
 8009af4:	3542      	adds	r5, #66	; 0x42
 8009af6:	702b      	strb	r3, [r5, #0]
 8009af8:	e055      	b.n	8009ba6 <_printf_i+0x1ce>
 8009afa:	0655      	lsls	r5, r2, #25
 8009afc:	d5db      	bpl.n	8009ab6 <_printf_i+0xde>
 8009afe:	b280      	uxth	r0, r0
 8009b00:	e7d9      	b.n	8009ab6 <_printf_i+0xde>
 8009b02:	681a      	ldr	r2, [r3, #0]
 8009b04:	680d      	ldr	r5, [r1, #0]
 8009b06:	1d10      	adds	r0, r2, #4
 8009b08:	6949      	ldr	r1, [r1, #20]
 8009b0a:	6018      	str	r0, [r3, #0]
 8009b0c:	6813      	ldr	r3, [r2, #0]
 8009b0e:	062e      	lsls	r6, r5, #24
 8009b10:	d501      	bpl.n	8009b16 <_printf_i+0x13e>
 8009b12:	6019      	str	r1, [r3, #0]
 8009b14:	e002      	b.n	8009b1c <_printf_i+0x144>
 8009b16:	066d      	lsls	r5, r5, #25
 8009b18:	d5fb      	bpl.n	8009b12 <_printf_i+0x13a>
 8009b1a:	8019      	strh	r1, [r3, #0]
 8009b1c:	2300      	movs	r3, #0
 8009b1e:	9d02      	ldr	r5, [sp, #8]
 8009b20:	6123      	str	r3, [r4, #16]
 8009b22:	e04f      	b.n	8009bc4 <_printf_i+0x1ec>
 8009b24:	681a      	ldr	r2, [r3, #0]
 8009b26:	1d11      	adds	r1, r2, #4
 8009b28:	6019      	str	r1, [r3, #0]
 8009b2a:	6815      	ldr	r5, [r2, #0]
 8009b2c:	2100      	movs	r1, #0
 8009b2e:	6862      	ldr	r2, [r4, #4]
 8009b30:	0028      	movs	r0, r5
 8009b32:	f000 ff53 	bl	800a9dc <memchr>
 8009b36:	2800      	cmp	r0, #0
 8009b38:	d001      	beq.n	8009b3e <_printf_i+0x166>
 8009b3a:	1b40      	subs	r0, r0, r5
 8009b3c:	6060      	str	r0, [r4, #4]
 8009b3e:	6863      	ldr	r3, [r4, #4]
 8009b40:	6123      	str	r3, [r4, #16]
 8009b42:	2300      	movs	r3, #0
 8009b44:	9a02      	ldr	r2, [sp, #8]
 8009b46:	7013      	strb	r3, [r2, #0]
 8009b48:	e03c      	b.n	8009bc4 <_printf_i+0x1ec>
 8009b4a:	6923      	ldr	r3, [r4, #16]
 8009b4c:	002a      	movs	r2, r5
 8009b4e:	9904      	ldr	r1, [sp, #16]
 8009b50:	9803      	ldr	r0, [sp, #12]
 8009b52:	9d05      	ldr	r5, [sp, #20]
 8009b54:	47a8      	blx	r5
 8009b56:	1c43      	adds	r3, r0, #1
 8009b58:	d03e      	beq.n	8009bd8 <_printf_i+0x200>
 8009b5a:	6823      	ldr	r3, [r4, #0]
 8009b5c:	079b      	lsls	r3, r3, #30
 8009b5e:	d415      	bmi.n	8009b8c <_printf_i+0x1b4>
 8009b60:	9b07      	ldr	r3, [sp, #28]
 8009b62:	68e0      	ldr	r0, [r4, #12]
 8009b64:	4298      	cmp	r0, r3
 8009b66:	da39      	bge.n	8009bdc <_printf_i+0x204>
 8009b68:	0018      	movs	r0, r3
 8009b6a:	e037      	b.n	8009bdc <_printf_i+0x204>
 8009b6c:	0022      	movs	r2, r4
 8009b6e:	2301      	movs	r3, #1
 8009b70:	3219      	adds	r2, #25
 8009b72:	9904      	ldr	r1, [sp, #16]
 8009b74:	9803      	ldr	r0, [sp, #12]
 8009b76:	9e05      	ldr	r6, [sp, #20]
 8009b78:	47b0      	blx	r6
 8009b7a:	1c43      	adds	r3, r0, #1
 8009b7c:	d02c      	beq.n	8009bd8 <_printf_i+0x200>
 8009b7e:	3501      	adds	r5, #1
 8009b80:	68e3      	ldr	r3, [r4, #12]
 8009b82:	9a07      	ldr	r2, [sp, #28]
 8009b84:	1a9b      	subs	r3, r3, r2
 8009b86:	42ab      	cmp	r3, r5
 8009b88:	dcf0      	bgt.n	8009b6c <_printf_i+0x194>
 8009b8a:	e7e9      	b.n	8009b60 <_printf_i+0x188>
 8009b8c:	2500      	movs	r5, #0
 8009b8e:	e7f7      	b.n	8009b80 <_printf_i+0x1a8>
 8009b90:	2800      	cmp	r0, #0
 8009b92:	d0ad      	beq.n	8009af0 <_printf_i+0x118>
 8009b94:	9d02      	ldr	r5, [sp, #8]
 8009b96:	0039      	movs	r1, r7
 8009b98:	f7f6 fb4e 	bl	8000238 <__aeabi_uidivmod>
 8009b9c:	5c73      	ldrb	r3, [r6, r1]
 8009b9e:	3d01      	subs	r5, #1
 8009ba0:	702b      	strb	r3, [r5, #0]
 8009ba2:	2800      	cmp	r0, #0
 8009ba4:	d1f7      	bne.n	8009b96 <_printf_i+0x1be>
 8009ba6:	2f08      	cmp	r7, #8
 8009ba8:	d109      	bne.n	8009bbe <_printf_i+0x1e6>
 8009baa:	6823      	ldr	r3, [r4, #0]
 8009bac:	07db      	lsls	r3, r3, #31
 8009bae:	d506      	bpl.n	8009bbe <_printf_i+0x1e6>
 8009bb0:	6863      	ldr	r3, [r4, #4]
 8009bb2:	6922      	ldr	r2, [r4, #16]
 8009bb4:	4293      	cmp	r3, r2
 8009bb6:	dc02      	bgt.n	8009bbe <_printf_i+0x1e6>
 8009bb8:	2330      	movs	r3, #48	; 0x30
 8009bba:	3d01      	subs	r5, #1
 8009bbc:	702b      	strb	r3, [r5, #0]
 8009bbe:	9b02      	ldr	r3, [sp, #8]
 8009bc0:	1b5b      	subs	r3, r3, r5
 8009bc2:	6123      	str	r3, [r4, #16]
 8009bc4:	9b05      	ldr	r3, [sp, #20]
 8009bc6:	aa07      	add	r2, sp, #28
 8009bc8:	9300      	str	r3, [sp, #0]
 8009bca:	0021      	movs	r1, r4
 8009bcc:	9b04      	ldr	r3, [sp, #16]
 8009bce:	9803      	ldr	r0, [sp, #12]
 8009bd0:	f7ff fe94 	bl	80098fc <_printf_common>
 8009bd4:	1c43      	adds	r3, r0, #1
 8009bd6:	d1b8      	bne.n	8009b4a <_printf_i+0x172>
 8009bd8:	2001      	movs	r0, #1
 8009bda:	4240      	negs	r0, r0
 8009bdc:	b009      	add	sp, #36	; 0x24
 8009bde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009be0:	0800b93e 	.word	0x0800b93e
 8009be4:	0800b94f 	.word	0x0800b94f

08009be8 <sniprintf>:
 8009be8:	b40c      	push	{r2, r3}
 8009bea:	b530      	push	{r4, r5, lr}
 8009bec:	4b16      	ldr	r3, [pc, #88]	; (8009c48 <sniprintf+0x60>)
 8009bee:	b09d      	sub	sp, #116	; 0x74
 8009bf0:	1e0c      	subs	r4, r1, #0
 8009bf2:	681d      	ldr	r5, [r3, #0]
 8009bf4:	da08      	bge.n	8009c08 <sniprintf+0x20>
 8009bf6:	238b      	movs	r3, #139	; 0x8b
 8009bf8:	2001      	movs	r0, #1
 8009bfa:	602b      	str	r3, [r5, #0]
 8009bfc:	4240      	negs	r0, r0
 8009bfe:	b01d      	add	sp, #116	; 0x74
 8009c00:	bc30      	pop	{r4, r5}
 8009c02:	bc08      	pop	{r3}
 8009c04:	b002      	add	sp, #8
 8009c06:	4718      	bx	r3
 8009c08:	2382      	movs	r3, #130	; 0x82
 8009c0a:	a902      	add	r1, sp, #8
 8009c0c:	009b      	lsls	r3, r3, #2
 8009c0e:	818b      	strh	r3, [r1, #12]
 8009c10:	2300      	movs	r3, #0
 8009c12:	9002      	str	r0, [sp, #8]
 8009c14:	6108      	str	r0, [r1, #16]
 8009c16:	429c      	cmp	r4, r3
 8009c18:	d000      	beq.n	8009c1c <sniprintf+0x34>
 8009c1a:	1e63      	subs	r3, r4, #1
 8009c1c:	608b      	str	r3, [r1, #8]
 8009c1e:	614b      	str	r3, [r1, #20]
 8009c20:	2301      	movs	r3, #1
 8009c22:	425b      	negs	r3, r3
 8009c24:	81cb      	strh	r3, [r1, #14]
 8009c26:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009c28:	ab21      	add	r3, sp, #132	; 0x84
 8009c2a:	0028      	movs	r0, r5
 8009c2c:	9301      	str	r3, [sp, #4]
 8009c2e:	f001 fadf 	bl	800b1f0 <_svfiprintf_r>
 8009c32:	1c43      	adds	r3, r0, #1
 8009c34:	da01      	bge.n	8009c3a <sniprintf+0x52>
 8009c36:	238b      	movs	r3, #139	; 0x8b
 8009c38:	602b      	str	r3, [r5, #0]
 8009c3a:	2c00      	cmp	r4, #0
 8009c3c:	d0df      	beq.n	8009bfe <sniprintf+0x16>
 8009c3e:	2300      	movs	r3, #0
 8009c40:	9a02      	ldr	r2, [sp, #8]
 8009c42:	7013      	strb	r3, [r2, #0]
 8009c44:	e7db      	b.n	8009bfe <sniprintf+0x16>
 8009c46:	46c0      	nop			; (mov r8, r8)
 8009c48:	20000010 	.word	0x20000010

08009c4c <strstr>:
 8009c4c:	b510      	push	{r4, lr}
 8009c4e:	7803      	ldrb	r3, [r0, #0]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d10f      	bne.n	8009c74 <strstr+0x28>
 8009c54:	780b      	ldrb	r3, [r1, #0]
 8009c56:	425a      	negs	r2, r3
 8009c58:	4153      	adcs	r3, r2
 8009c5a:	425b      	negs	r3, r3
 8009c5c:	4018      	ands	r0, r3
 8009c5e:	bd10      	pop	{r4, pc}
 8009c60:	2300      	movs	r3, #0
 8009c62:	5cca      	ldrb	r2, [r1, r3]
 8009c64:	2a00      	cmp	r2, #0
 8009c66:	d0fa      	beq.n	8009c5e <strstr+0x12>
 8009c68:	5cc4      	ldrb	r4, [r0, r3]
 8009c6a:	4294      	cmp	r4, r2
 8009c6c:	d101      	bne.n	8009c72 <strstr+0x26>
 8009c6e:	3301      	adds	r3, #1
 8009c70:	e7f7      	b.n	8009c62 <strstr+0x16>
 8009c72:	3001      	adds	r0, #1
 8009c74:	7803      	ldrb	r3, [r0, #0]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d1f2      	bne.n	8009c60 <strstr+0x14>
 8009c7a:	0018      	movs	r0, r3
 8009c7c:	e7ef      	b.n	8009c5e <strstr+0x12>
	...

08009c80 <__utoa>:
 8009c80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c82:	0017      	movs	r7, r2
 8009c84:	b08d      	sub	sp, #52	; 0x34
 8009c86:	2225      	movs	r2, #37	; 0x25
 8009c88:	0006      	movs	r6, r0
 8009c8a:	000d      	movs	r5, r1
 8009c8c:	a802      	add	r0, sp, #8
 8009c8e:	4914      	ldr	r1, [pc, #80]	; (8009ce0 <__utoa+0x60>)
 8009c90:	f7ff fb3a 	bl	8009308 <memcpy>
 8009c94:	aa02      	add	r2, sp, #8
 8009c96:	1ebb      	subs	r3, r7, #2
 8009c98:	2400      	movs	r4, #0
 8009c9a:	9201      	str	r2, [sp, #4]
 8009c9c:	2b22      	cmp	r3, #34	; 0x22
 8009c9e:	d905      	bls.n	8009cac <__utoa+0x2c>
 8009ca0:	702c      	strb	r4, [r5, #0]
 8009ca2:	0025      	movs	r5, r4
 8009ca4:	0028      	movs	r0, r5
 8009ca6:	b00d      	add	sp, #52	; 0x34
 8009ca8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009caa:	0014      	movs	r4, r2
 8009cac:	0030      	movs	r0, r6
 8009cae:	0039      	movs	r1, r7
 8009cb0:	f7f6 fac2 	bl	8000238 <__aeabi_uidivmod>
 8009cb4:	4684      	mov	ip, r0
 8009cb6:	9801      	ldr	r0, [sp, #4]
 8009cb8:	1c62      	adds	r2, r4, #1
 8009cba:	18ab      	adds	r3, r5, r2
 8009cbc:	5c41      	ldrb	r1, [r0, r1]
 8009cbe:	1e5e      	subs	r6, r3, #1
 8009cc0:	7031      	strb	r1, [r6, #0]
 8009cc2:	4666      	mov	r6, ip
 8009cc4:	2e00      	cmp	r6, #0
 8009cc6:	d1f0      	bne.n	8009caa <__utoa+0x2a>
 8009cc8:	701e      	strb	r6, [r3, #0]
 8009cca:	002b      	movs	r3, r5
 8009ccc:	1b5a      	subs	r2, r3, r5
 8009cce:	4294      	cmp	r4, r2
 8009cd0:	dde8      	ble.n	8009ca4 <__utoa+0x24>
 8009cd2:	781a      	ldrb	r2, [r3, #0]
 8009cd4:	5d29      	ldrb	r1, [r5, r4]
 8009cd6:	7019      	strb	r1, [r3, #0]
 8009cd8:	552a      	strb	r2, [r5, r4]
 8009cda:	3301      	adds	r3, #1
 8009cdc:	3c01      	subs	r4, #1
 8009cde:	e7f5      	b.n	8009ccc <__utoa+0x4c>
 8009ce0:	0800b960 	.word	0x0800b960

08009ce4 <quorem>:
 8009ce4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ce6:	6903      	ldr	r3, [r0, #16]
 8009ce8:	690c      	ldr	r4, [r1, #16]
 8009cea:	b089      	sub	sp, #36	; 0x24
 8009cec:	0007      	movs	r7, r0
 8009cee:	9105      	str	r1, [sp, #20]
 8009cf0:	2600      	movs	r6, #0
 8009cf2:	42a3      	cmp	r3, r4
 8009cf4:	db65      	blt.n	8009dc2 <quorem+0xde>
 8009cf6:	000b      	movs	r3, r1
 8009cf8:	3c01      	subs	r4, #1
 8009cfa:	3314      	adds	r3, #20
 8009cfc:	00a5      	lsls	r5, r4, #2
 8009cfe:	9303      	str	r3, [sp, #12]
 8009d00:	195b      	adds	r3, r3, r5
 8009d02:	9304      	str	r3, [sp, #16]
 8009d04:	0003      	movs	r3, r0
 8009d06:	3314      	adds	r3, #20
 8009d08:	9302      	str	r3, [sp, #8]
 8009d0a:	195d      	adds	r5, r3, r5
 8009d0c:	9b04      	ldr	r3, [sp, #16]
 8009d0e:	6828      	ldr	r0, [r5, #0]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	1c59      	adds	r1, r3, #1
 8009d14:	9301      	str	r3, [sp, #4]
 8009d16:	f7f6 fa09 	bl	800012c <__udivsi3>
 8009d1a:	9001      	str	r0, [sp, #4]
 8009d1c:	42b0      	cmp	r0, r6
 8009d1e:	d029      	beq.n	8009d74 <quorem+0x90>
 8009d20:	9b03      	ldr	r3, [sp, #12]
 8009d22:	9802      	ldr	r0, [sp, #8]
 8009d24:	469c      	mov	ip, r3
 8009d26:	9606      	str	r6, [sp, #24]
 8009d28:	4662      	mov	r2, ip
 8009d2a:	ca08      	ldmia	r2!, {r3}
 8009d2c:	4694      	mov	ip, r2
 8009d2e:	9a01      	ldr	r2, [sp, #4]
 8009d30:	b299      	uxth	r1, r3
 8009d32:	4351      	muls	r1, r2
 8009d34:	0c1b      	lsrs	r3, r3, #16
 8009d36:	4353      	muls	r3, r2
 8009d38:	1989      	adds	r1, r1, r6
 8009d3a:	0c0a      	lsrs	r2, r1, #16
 8009d3c:	189b      	adds	r3, r3, r2
 8009d3e:	9307      	str	r3, [sp, #28]
 8009d40:	0c1e      	lsrs	r6, r3, #16
 8009d42:	6803      	ldr	r3, [r0, #0]
 8009d44:	b289      	uxth	r1, r1
 8009d46:	b29a      	uxth	r2, r3
 8009d48:	9b06      	ldr	r3, [sp, #24]
 8009d4a:	18d2      	adds	r2, r2, r3
 8009d4c:	6803      	ldr	r3, [r0, #0]
 8009d4e:	1a52      	subs	r2, r2, r1
 8009d50:	0c19      	lsrs	r1, r3, #16
 8009d52:	466b      	mov	r3, sp
 8009d54:	8b9b      	ldrh	r3, [r3, #28]
 8009d56:	1acb      	subs	r3, r1, r3
 8009d58:	1411      	asrs	r1, r2, #16
 8009d5a:	185b      	adds	r3, r3, r1
 8009d5c:	1419      	asrs	r1, r3, #16
 8009d5e:	b292      	uxth	r2, r2
 8009d60:	041b      	lsls	r3, r3, #16
 8009d62:	431a      	orrs	r2, r3
 8009d64:	9b04      	ldr	r3, [sp, #16]
 8009d66:	9106      	str	r1, [sp, #24]
 8009d68:	c004      	stmia	r0!, {r2}
 8009d6a:	4563      	cmp	r3, ip
 8009d6c:	d2dc      	bcs.n	8009d28 <quorem+0x44>
 8009d6e:	682b      	ldr	r3, [r5, #0]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d02d      	beq.n	8009dd0 <quorem+0xec>
 8009d74:	9905      	ldr	r1, [sp, #20]
 8009d76:	0038      	movs	r0, r7
 8009d78:	f001 f850 	bl	800ae1c <__mcmp>
 8009d7c:	2800      	cmp	r0, #0
 8009d7e:	db1f      	blt.n	8009dc0 <quorem+0xdc>
 8009d80:	2500      	movs	r5, #0
 8009d82:	9b01      	ldr	r3, [sp, #4]
 8009d84:	9802      	ldr	r0, [sp, #8]
 8009d86:	3301      	adds	r3, #1
 8009d88:	9903      	ldr	r1, [sp, #12]
 8009d8a:	9301      	str	r3, [sp, #4]
 8009d8c:	6802      	ldr	r2, [r0, #0]
 8009d8e:	c908      	ldmia	r1!, {r3}
 8009d90:	b292      	uxth	r2, r2
 8009d92:	1955      	adds	r5, r2, r5
 8009d94:	b29a      	uxth	r2, r3
 8009d96:	1aaa      	subs	r2, r5, r2
 8009d98:	6805      	ldr	r5, [r0, #0]
 8009d9a:	0c1b      	lsrs	r3, r3, #16
 8009d9c:	0c2d      	lsrs	r5, r5, #16
 8009d9e:	1aeb      	subs	r3, r5, r3
 8009da0:	1415      	asrs	r5, r2, #16
 8009da2:	195b      	adds	r3, r3, r5
 8009da4:	141d      	asrs	r5, r3, #16
 8009da6:	b292      	uxth	r2, r2
 8009da8:	041b      	lsls	r3, r3, #16
 8009daa:	4313      	orrs	r3, r2
 8009dac:	c008      	stmia	r0!, {r3}
 8009dae:	9b04      	ldr	r3, [sp, #16]
 8009db0:	428b      	cmp	r3, r1
 8009db2:	d2eb      	bcs.n	8009d8c <quorem+0xa8>
 8009db4:	9a02      	ldr	r2, [sp, #8]
 8009db6:	00a3      	lsls	r3, r4, #2
 8009db8:	18d3      	adds	r3, r2, r3
 8009dba:	681a      	ldr	r2, [r3, #0]
 8009dbc:	2a00      	cmp	r2, #0
 8009dbe:	d011      	beq.n	8009de4 <quorem+0x100>
 8009dc0:	9e01      	ldr	r6, [sp, #4]
 8009dc2:	0030      	movs	r0, r6
 8009dc4:	b009      	add	sp, #36	; 0x24
 8009dc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009dc8:	682b      	ldr	r3, [r5, #0]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d104      	bne.n	8009dd8 <quorem+0xf4>
 8009dce:	3c01      	subs	r4, #1
 8009dd0:	9b02      	ldr	r3, [sp, #8]
 8009dd2:	3d04      	subs	r5, #4
 8009dd4:	42ab      	cmp	r3, r5
 8009dd6:	d3f7      	bcc.n	8009dc8 <quorem+0xe4>
 8009dd8:	613c      	str	r4, [r7, #16]
 8009dda:	e7cb      	b.n	8009d74 <quorem+0x90>
 8009ddc:	681a      	ldr	r2, [r3, #0]
 8009dde:	2a00      	cmp	r2, #0
 8009de0:	d104      	bne.n	8009dec <quorem+0x108>
 8009de2:	3c01      	subs	r4, #1
 8009de4:	9a02      	ldr	r2, [sp, #8]
 8009de6:	3b04      	subs	r3, #4
 8009de8:	429a      	cmp	r2, r3
 8009dea:	d3f7      	bcc.n	8009ddc <quorem+0xf8>
 8009dec:	613c      	str	r4, [r7, #16]
 8009dee:	e7e7      	b.n	8009dc0 <quorem+0xdc>

08009df0 <_dtoa_r>:
 8009df0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009df2:	0016      	movs	r6, r2
 8009df4:	001f      	movs	r7, r3
 8009df6:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009df8:	b09b      	sub	sp, #108	; 0x6c
 8009dfa:	9002      	str	r0, [sp, #8]
 8009dfc:	9d23      	ldr	r5, [sp, #140]	; 0x8c
 8009dfe:	9606      	str	r6, [sp, #24]
 8009e00:	9707      	str	r7, [sp, #28]
 8009e02:	2c00      	cmp	r4, #0
 8009e04:	d108      	bne.n	8009e18 <_dtoa_r+0x28>
 8009e06:	2010      	movs	r0, #16
 8009e08:	f000 fdde 	bl	800a9c8 <malloc>
 8009e0c:	9b02      	ldr	r3, [sp, #8]
 8009e0e:	6258      	str	r0, [r3, #36]	; 0x24
 8009e10:	6044      	str	r4, [r0, #4]
 8009e12:	6084      	str	r4, [r0, #8]
 8009e14:	6004      	str	r4, [r0, #0]
 8009e16:	60c4      	str	r4, [r0, #12]
 8009e18:	9b02      	ldr	r3, [sp, #8]
 8009e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e1c:	6819      	ldr	r1, [r3, #0]
 8009e1e:	2900      	cmp	r1, #0
 8009e20:	d00b      	beq.n	8009e3a <_dtoa_r+0x4a>
 8009e22:	685a      	ldr	r2, [r3, #4]
 8009e24:	2301      	movs	r3, #1
 8009e26:	4093      	lsls	r3, r2
 8009e28:	604a      	str	r2, [r1, #4]
 8009e2a:	608b      	str	r3, [r1, #8]
 8009e2c:	9802      	ldr	r0, [sp, #8]
 8009e2e:	f000 fe18 	bl	800aa62 <_Bfree>
 8009e32:	2200      	movs	r2, #0
 8009e34:	9b02      	ldr	r3, [sp, #8]
 8009e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e38:	601a      	str	r2, [r3, #0]
 8009e3a:	2f00      	cmp	r7, #0
 8009e3c:	da20      	bge.n	8009e80 <_dtoa_r+0x90>
 8009e3e:	2301      	movs	r3, #1
 8009e40:	602b      	str	r3, [r5, #0]
 8009e42:	007b      	lsls	r3, r7, #1
 8009e44:	085b      	lsrs	r3, r3, #1
 8009e46:	9307      	str	r3, [sp, #28]
 8009e48:	9c07      	ldr	r4, [sp, #28]
 8009e4a:	4bb2      	ldr	r3, [pc, #712]	; (800a114 <_dtoa_r+0x324>)
 8009e4c:	0022      	movs	r2, r4
 8009e4e:	9317      	str	r3, [sp, #92]	; 0x5c
 8009e50:	401a      	ands	r2, r3
 8009e52:	429a      	cmp	r2, r3
 8009e54:	d117      	bne.n	8009e86 <_dtoa_r+0x96>
 8009e56:	4bb0      	ldr	r3, [pc, #704]	; (800a118 <_dtoa_r+0x328>)
 8009e58:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009e5a:	6013      	str	r3, [r2, #0]
 8009e5c:	9b06      	ldr	r3, [sp, #24]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d103      	bne.n	8009e6a <_dtoa_r+0x7a>
 8009e62:	0324      	lsls	r4, r4, #12
 8009e64:	d101      	bne.n	8009e6a <_dtoa_r+0x7a>
 8009e66:	f000 fd87 	bl	800a978 <_dtoa_r+0xb88>
 8009e6a:	4bac      	ldr	r3, [pc, #688]	; (800a11c <_dtoa_r+0x32c>)
 8009e6c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009e6e:	9308      	str	r3, [sp, #32]
 8009e70:	2a00      	cmp	r2, #0
 8009e72:	d002      	beq.n	8009e7a <_dtoa_r+0x8a>
 8009e74:	4baa      	ldr	r3, [pc, #680]	; (800a120 <_dtoa_r+0x330>)
 8009e76:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009e78:	6013      	str	r3, [r2, #0]
 8009e7a:	9808      	ldr	r0, [sp, #32]
 8009e7c:	b01b      	add	sp, #108	; 0x6c
 8009e7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e80:	2300      	movs	r3, #0
 8009e82:	602b      	str	r3, [r5, #0]
 8009e84:	e7e0      	b.n	8009e48 <_dtoa_r+0x58>
 8009e86:	9e06      	ldr	r6, [sp, #24]
 8009e88:	9f07      	ldr	r7, [sp, #28]
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	0030      	movs	r0, r6
 8009e90:	0039      	movs	r1, r7
 8009e92:	f7f6 fad1 	bl	8000438 <__aeabi_dcmpeq>
 8009e96:	1e05      	subs	r5, r0, #0
 8009e98:	d00b      	beq.n	8009eb2 <_dtoa_r+0xc2>
 8009e9a:	2301      	movs	r3, #1
 8009e9c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009e9e:	6013      	str	r3, [r2, #0]
 8009ea0:	4ba0      	ldr	r3, [pc, #640]	; (800a124 <_dtoa_r+0x334>)
 8009ea2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009ea4:	9308      	str	r3, [sp, #32]
 8009ea6:	2a00      	cmp	r2, #0
 8009ea8:	d0e7      	beq.n	8009e7a <_dtoa_r+0x8a>
 8009eaa:	4a9f      	ldr	r2, [pc, #636]	; (800a128 <_dtoa_r+0x338>)
 8009eac:	9924      	ldr	r1, [sp, #144]	; 0x90
 8009eae:	600a      	str	r2, [r1, #0]
 8009eb0:	e7e3      	b.n	8009e7a <_dtoa_r+0x8a>
 8009eb2:	ab18      	add	r3, sp, #96	; 0x60
 8009eb4:	9301      	str	r3, [sp, #4]
 8009eb6:	ab19      	add	r3, sp, #100	; 0x64
 8009eb8:	9300      	str	r3, [sp, #0]
 8009eba:	0032      	movs	r2, r6
 8009ebc:	003b      	movs	r3, r7
 8009ebe:	9802      	ldr	r0, [sp, #8]
 8009ec0:	f001 f82a 	bl	800af18 <__d2b>
 8009ec4:	0063      	lsls	r3, r4, #1
 8009ec6:	9003      	str	r0, [sp, #12]
 8009ec8:	0d5b      	lsrs	r3, r3, #21
 8009eca:	d074      	beq.n	8009fb6 <_dtoa_r+0x1c6>
 8009ecc:	033a      	lsls	r2, r7, #12
 8009ece:	4c97      	ldr	r4, [pc, #604]	; (800a12c <_dtoa_r+0x33c>)
 8009ed0:	0b12      	lsrs	r2, r2, #12
 8009ed2:	4314      	orrs	r4, r2
 8009ed4:	0021      	movs	r1, r4
 8009ed6:	4a96      	ldr	r2, [pc, #600]	; (800a130 <_dtoa_r+0x340>)
 8009ed8:	0030      	movs	r0, r6
 8009eda:	9516      	str	r5, [sp, #88]	; 0x58
 8009edc:	189e      	adds	r6, r3, r2
 8009ede:	2200      	movs	r2, #0
 8009ee0:	4b94      	ldr	r3, [pc, #592]	; (800a134 <_dtoa_r+0x344>)
 8009ee2:	f7f7 fc6f 	bl	80017c4 <__aeabi_dsub>
 8009ee6:	4a94      	ldr	r2, [pc, #592]	; (800a138 <_dtoa_r+0x348>)
 8009ee8:	4b94      	ldr	r3, [pc, #592]	; (800a13c <_dtoa_r+0x34c>)
 8009eea:	f7f7 f9f9 	bl	80012e0 <__aeabi_dmul>
 8009eee:	4a94      	ldr	r2, [pc, #592]	; (800a140 <_dtoa_r+0x350>)
 8009ef0:	4b94      	ldr	r3, [pc, #592]	; (800a144 <_dtoa_r+0x354>)
 8009ef2:	f7f6 facf 	bl	8000494 <__aeabi_dadd>
 8009ef6:	0004      	movs	r4, r0
 8009ef8:	0030      	movs	r0, r6
 8009efa:	000d      	movs	r5, r1
 8009efc:	f7f7 fffc 	bl	8001ef8 <__aeabi_i2d>
 8009f00:	4a91      	ldr	r2, [pc, #580]	; (800a148 <_dtoa_r+0x358>)
 8009f02:	4b92      	ldr	r3, [pc, #584]	; (800a14c <_dtoa_r+0x35c>)
 8009f04:	f7f7 f9ec 	bl	80012e0 <__aeabi_dmul>
 8009f08:	0002      	movs	r2, r0
 8009f0a:	000b      	movs	r3, r1
 8009f0c:	0020      	movs	r0, r4
 8009f0e:	0029      	movs	r1, r5
 8009f10:	f7f6 fac0 	bl	8000494 <__aeabi_dadd>
 8009f14:	0004      	movs	r4, r0
 8009f16:	000d      	movs	r5, r1
 8009f18:	f7f7 ffb8 	bl	8001e8c <__aeabi_d2iz>
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	0007      	movs	r7, r0
 8009f20:	2300      	movs	r3, #0
 8009f22:	0020      	movs	r0, r4
 8009f24:	0029      	movs	r1, r5
 8009f26:	f7f6 fa8d 	bl	8000444 <__aeabi_dcmplt>
 8009f2a:	2800      	cmp	r0, #0
 8009f2c:	d009      	beq.n	8009f42 <_dtoa_r+0x152>
 8009f2e:	0038      	movs	r0, r7
 8009f30:	f7f7 ffe2 	bl	8001ef8 <__aeabi_i2d>
 8009f34:	002b      	movs	r3, r5
 8009f36:	0022      	movs	r2, r4
 8009f38:	f7f6 fa7e 	bl	8000438 <__aeabi_dcmpeq>
 8009f3c:	4243      	negs	r3, r0
 8009f3e:	4158      	adcs	r0, r3
 8009f40:	1a3f      	subs	r7, r7, r0
 8009f42:	2301      	movs	r3, #1
 8009f44:	9314      	str	r3, [sp, #80]	; 0x50
 8009f46:	2f16      	cmp	r7, #22
 8009f48:	d80d      	bhi.n	8009f66 <_dtoa_r+0x176>
 8009f4a:	4981      	ldr	r1, [pc, #516]	; (800a150 <_dtoa_r+0x360>)
 8009f4c:	00fb      	lsls	r3, r7, #3
 8009f4e:	18c9      	adds	r1, r1, r3
 8009f50:	6808      	ldr	r0, [r1, #0]
 8009f52:	6849      	ldr	r1, [r1, #4]
 8009f54:	9a06      	ldr	r2, [sp, #24]
 8009f56:	9b07      	ldr	r3, [sp, #28]
 8009f58:	f7f6 fa88 	bl	800046c <__aeabi_dcmpgt>
 8009f5c:	2800      	cmp	r0, #0
 8009f5e:	d046      	beq.n	8009fee <_dtoa_r+0x1fe>
 8009f60:	2300      	movs	r3, #0
 8009f62:	3f01      	subs	r7, #1
 8009f64:	9314      	str	r3, [sp, #80]	; 0x50
 8009f66:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009f68:	1b9e      	subs	r6, r3, r6
 8009f6a:	2300      	movs	r3, #0
 8009f6c:	930a      	str	r3, [sp, #40]	; 0x28
 8009f6e:	0033      	movs	r3, r6
 8009f70:	3b01      	subs	r3, #1
 8009f72:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f74:	d504      	bpl.n	8009f80 <_dtoa_r+0x190>
 8009f76:	2301      	movs	r3, #1
 8009f78:	1b9b      	subs	r3, r3, r6
 8009f7a:	930a      	str	r3, [sp, #40]	; 0x28
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f80:	2f00      	cmp	r7, #0
 8009f82:	db36      	blt.n	8009ff2 <_dtoa_r+0x202>
 8009f84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f86:	9711      	str	r7, [sp, #68]	; 0x44
 8009f88:	19db      	adds	r3, r3, r7
 8009f8a:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	9304      	str	r3, [sp, #16]
 8009f90:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009f92:	2401      	movs	r4, #1
 8009f94:	2b09      	cmp	r3, #9
 8009f96:	d900      	bls.n	8009f9a <_dtoa_r+0x1aa>
 8009f98:	e084      	b.n	800a0a4 <_dtoa_r+0x2b4>
 8009f9a:	2b05      	cmp	r3, #5
 8009f9c:	dd02      	ble.n	8009fa4 <_dtoa_r+0x1b4>
 8009f9e:	2400      	movs	r4, #0
 8009fa0:	3b04      	subs	r3, #4
 8009fa2:	9320      	str	r3, [sp, #128]	; 0x80
 8009fa4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009fa6:	1e98      	subs	r0, r3, #2
 8009fa8:	2803      	cmp	r0, #3
 8009faa:	d900      	bls.n	8009fae <_dtoa_r+0x1be>
 8009fac:	e084      	b.n	800a0b8 <_dtoa_r+0x2c8>
 8009fae:	f7f6 f8b3 	bl	8000118 <__gnu_thumb1_case_uqi>
 8009fb2:	7775      	.short	0x7775
 8009fb4:	6a28      	.short	0x6a28
 8009fb6:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009fb8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009fba:	189e      	adds	r6, r3, r2
 8009fbc:	4b65      	ldr	r3, [pc, #404]	; (800a154 <_dtoa_r+0x364>)
 8009fbe:	18f2      	adds	r2, r6, r3
 8009fc0:	2a20      	cmp	r2, #32
 8009fc2:	dd0f      	ble.n	8009fe4 <_dtoa_r+0x1f4>
 8009fc4:	2340      	movs	r3, #64	; 0x40
 8009fc6:	1a9b      	subs	r3, r3, r2
 8009fc8:	409c      	lsls	r4, r3
 8009fca:	4b63      	ldr	r3, [pc, #396]	; (800a158 <_dtoa_r+0x368>)
 8009fcc:	9806      	ldr	r0, [sp, #24]
 8009fce:	18f3      	adds	r3, r6, r3
 8009fd0:	40d8      	lsrs	r0, r3
 8009fd2:	4320      	orrs	r0, r4
 8009fd4:	f7f7 ffca 	bl	8001f6c <__aeabi_ui2d>
 8009fd8:	2301      	movs	r3, #1
 8009fda:	4c60      	ldr	r4, [pc, #384]	; (800a15c <_dtoa_r+0x36c>)
 8009fdc:	3e01      	subs	r6, #1
 8009fde:	1909      	adds	r1, r1, r4
 8009fe0:	9316      	str	r3, [sp, #88]	; 0x58
 8009fe2:	e77c      	b.n	8009ede <_dtoa_r+0xee>
 8009fe4:	2320      	movs	r3, #32
 8009fe6:	9806      	ldr	r0, [sp, #24]
 8009fe8:	1a9b      	subs	r3, r3, r2
 8009fea:	4098      	lsls	r0, r3
 8009fec:	e7f2      	b.n	8009fd4 <_dtoa_r+0x1e4>
 8009fee:	9014      	str	r0, [sp, #80]	; 0x50
 8009ff0:	e7b9      	b.n	8009f66 <_dtoa_r+0x176>
 8009ff2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ff4:	1bdb      	subs	r3, r3, r7
 8009ff6:	930a      	str	r3, [sp, #40]	; 0x28
 8009ff8:	427b      	negs	r3, r7
 8009ffa:	9304      	str	r3, [sp, #16]
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	9311      	str	r3, [sp, #68]	; 0x44
 800a000:	e7c6      	b.n	8009f90 <_dtoa_r+0x1a0>
 800a002:	2301      	movs	r3, #1
 800a004:	930d      	str	r3, [sp, #52]	; 0x34
 800a006:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a008:	2b00      	cmp	r3, #0
 800a00a:	dd59      	ble.n	800a0c0 <_dtoa_r+0x2d0>
 800a00c:	930c      	str	r3, [sp, #48]	; 0x30
 800a00e:	9309      	str	r3, [sp, #36]	; 0x24
 800a010:	9a02      	ldr	r2, [sp, #8]
 800a012:	6a55      	ldr	r5, [r2, #36]	; 0x24
 800a014:	2200      	movs	r2, #0
 800a016:	606a      	str	r2, [r5, #4]
 800a018:	3204      	adds	r2, #4
 800a01a:	0010      	movs	r0, r2
 800a01c:	3014      	adds	r0, #20
 800a01e:	6869      	ldr	r1, [r5, #4]
 800a020:	4298      	cmp	r0, r3
 800a022:	d952      	bls.n	800a0ca <_dtoa_r+0x2da>
 800a024:	9802      	ldr	r0, [sp, #8]
 800a026:	f000 fce4 	bl	800a9f2 <_Balloc>
 800a02a:	9b02      	ldr	r3, [sp, #8]
 800a02c:	6028      	str	r0, [r5, #0]
 800a02e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	9308      	str	r3, [sp, #32]
 800a034:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a036:	2b0e      	cmp	r3, #14
 800a038:	d900      	bls.n	800a03c <_dtoa_r+0x24c>
 800a03a:	e10a      	b.n	800a252 <_dtoa_r+0x462>
 800a03c:	2c00      	cmp	r4, #0
 800a03e:	d100      	bne.n	800a042 <_dtoa_r+0x252>
 800a040:	e107      	b.n	800a252 <_dtoa_r+0x462>
 800a042:	9b06      	ldr	r3, [sp, #24]
 800a044:	9c07      	ldr	r4, [sp, #28]
 800a046:	9312      	str	r3, [sp, #72]	; 0x48
 800a048:	9413      	str	r4, [sp, #76]	; 0x4c
 800a04a:	2f00      	cmp	r7, #0
 800a04c:	dc00      	bgt.n	800a050 <_dtoa_r+0x260>
 800a04e:	e089      	b.n	800a164 <_dtoa_r+0x374>
 800a050:	210f      	movs	r1, #15
 800a052:	003a      	movs	r2, r7
 800a054:	4b3e      	ldr	r3, [pc, #248]	; (800a150 <_dtoa_r+0x360>)
 800a056:	400a      	ands	r2, r1
 800a058:	00d2      	lsls	r2, r2, #3
 800a05a:	189b      	adds	r3, r3, r2
 800a05c:	681d      	ldr	r5, [r3, #0]
 800a05e:	685e      	ldr	r6, [r3, #4]
 800a060:	2302      	movs	r3, #2
 800a062:	113c      	asrs	r4, r7, #4
 800a064:	930e      	str	r3, [sp, #56]	; 0x38
 800a066:	06e3      	lsls	r3, r4, #27
 800a068:	d50b      	bpl.n	800a082 <_dtoa_r+0x292>
 800a06a:	4b3d      	ldr	r3, [pc, #244]	; (800a160 <_dtoa_r+0x370>)
 800a06c:	400c      	ands	r4, r1
 800a06e:	6a1a      	ldr	r2, [r3, #32]
 800a070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a072:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a074:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a076:	f7f6 fd29 	bl	8000acc <__aeabi_ddiv>
 800a07a:	2303      	movs	r3, #3
 800a07c:	9006      	str	r0, [sp, #24]
 800a07e:	9107      	str	r1, [sp, #28]
 800a080:	930e      	str	r3, [sp, #56]	; 0x38
 800a082:	2300      	movs	r3, #0
 800a084:	e03a      	b.n	800a0fc <_dtoa_r+0x30c>
 800a086:	2301      	movs	r3, #1
 800a088:	930d      	str	r3, [sp, #52]	; 0x34
 800a08a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a08c:	18fb      	adds	r3, r7, r3
 800a08e:	930c      	str	r3, [sp, #48]	; 0x30
 800a090:	3301      	adds	r3, #1
 800a092:	9309      	str	r3, [sp, #36]	; 0x24
 800a094:	2b00      	cmp	r3, #0
 800a096:	dcbb      	bgt.n	800a010 <_dtoa_r+0x220>
 800a098:	2301      	movs	r3, #1
 800a09a:	e7b9      	b.n	800a010 <_dtoa_r+0x220>
 800a09c:	2300      	movs	r3, #0
 800a09e:	e7b1      	b.n	800a004 <_dtoa_r+0x214>
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	e7f1      	b.n	800a088 <_dtoa_r+0x298>
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	940d      	str	r4, [sp, #52]	; 0x34
 800a0a8:	9320      	str	r3, [sp, #128]	; 0x80
 800a0aa:	3b01      	subs	r3, #1
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	930c      	str	r3, [sp, #48]	; 0x30
 800a0b0:	9309      	str	r3, [sp, #36]	; 0x24
 800a0b2:	3313      	adds	r3, #19
 800a0b4:	9221      	str	r2, [sp, #132]	; 0x84
 800a0b6:	e7ab      	b.n	800a010 <_dtoa_r+0x220>
 800a0b8:	2301      	movs	r3, #1
 800a0ba:	930d      	str	r3, [sp, #52]	; 0x34
 800a0bc:	3b02      	subs	r3, #2
 800a0be:	e7f5      	b.n	800a0ac <_dtoa_r+0x2bc>
 800a0c0:	2301      	movs	r3, #1
 800a0c2:	930c      	str	r3, [sp, #48]	; 0x30
 800a0c4:	9309      	str	r3, [sp, #36]	; 0x24
 800a0c6:	001a      	movs	r2, r3
 800a0c8:	e7f4      	b.n	800a0b4 <_dtoa_r+0x2c4>
 800a0ca:	3101      	adds	r1, #1
 800a0cc:	6069      	str	r1, [r5, #4]
 800a0ce:	0052      	lsls	r2, r2, #1
 800a0d0:	e7a3      	b.n	800a01a <_dtoa_r+0x22a>
 800a0d2:	2301      	movs	r3, #1
 800a0d4:	421c      	tst	r4, r3
 800a0d6:	d00e      	beq.n	800a0f6 <_dtoa_r+0x306>
 800a0d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a0da:	4a21      	ldr	r2, [pc, #132]	; (800a160 <_dtoa_r+0x370>)
 800a0dc:	3301      	adds	r3, #1
 800a0de:	930e      	str	r3, [sp, #56]	; 0x38
 800a0e0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a0e2:	0028      	movs	r0, r5
 800a0e4:	00db      	lsls	r3, r3, #3
 800a0e6:	189b      	adds	r3, r3, r2
 800a0e8:	0031      	movs	r1, r6
 800a0ea:	681a      	ldr	r2, [r3, #0]
 800a0ec:	685b      	ldr	r3, [r3, #4]
 800a0ee:	f7f7 f8f7 	bl	80012e0 <__aeabi_dmul>
 800a0f2:	0005      	movs	r5, r0
 800a0f4:	000e      	movs	r6, r1
 800a0f6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a0f8:	1064      	asrs	r4, r4, #1
 800a0fa:	3301      	adds	r3, #1
 800a0fc:	9310      	str	r3, [sp, #64]	; 0x40
 800a0fe:	2c00      	cmp	r4, #0
 800a100:	d1e7      	bne.n	800a0d2 <_dtoa_r+0x2e2>
 800a102:	9806      	ldr	r0, [sp, #24]
 800a104:	9907      	ldr	r1, [sp, #28]
 800a106:	002a      	movs	r2, r5
 800a108:	0033      	movs	r3, r6
 800a10a:	f7f6 fcdf 	bl	8000acc <__aeabi_ddiv>
 800a10e:	9006      	str	r0, [sp, #24]
 800a110:	9107      	str	r1, [sp, #28]
 800a112:	e042      	b.n	800a19a <_dtoa_r+0x3aa>
 800a114:	7ff00000 	.word	0x7ff00000
 800a118:	0000270f 	.word	0x0000270f
 800a11c:	0800b98e 	.word	0x0800b98e
 800a120:	0800b991 	.word	0x0800b991
 800a124:	0800b93c 	.word	0x0800b93c
 800a128:	0800b93d 	.word	0x0800b93d
 800a12c:	3ff00000 	.word	0x3ff00000
 800a130:	fffffc01 	.word	0xfffffc01
 800a134:	3ff80000 	.word	0x3ff80000
 800a138:	636f4361 	.word	0x636f4361
 800a13c:	3fd287a7 	.word	0x3fd287a7
 800a140:	8b60c8b3 	.word	0x8b60c8b3
 800a144:	3fc68a28 	.word	0x3fc68a28
 800a148:	509f79fb 	.word	0x509f79fb
 800a14c:	3fd34413 	.word	0x3fd34413
 800a150:	0800b9c0 	.word	0x0800b9c0
 800a154:	00000432 	.word	0x00000432
 800a158:	00000412 	.word	0x00000412
 800a15c:	fe100000 	.word	0xfe100000
 800a160:	0800b998 	.word	0x0800b998
 800a164:	2302      	movs	r3, #2
 800a166:	930e      	str	r3, [sp, #56]	; 0x38
 800a168:	2f00      	cmp	r7, #0
 800a16a:	d016      	beq.n	800a19a <_dtoa_r+0x3aa>
 800a16c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a16e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a170:	427c      	negs	r4, r7
 800a172:	330d      	adds	r3, #13
 800a174:	4023      	ands	r3, r4
 800a176:	4ace      	ldr	r2, [pc, #824]	; (800a4b0 <_dtoa_r+0x6c0>)
 800a178:	00db      	lsls	r3, r3, #3
 800a17a:	18d3      	adds	r3, r2, r3
 800a17c:	681a      	ldr	r2, [r3, #0]
 800a17e:	685b      	ldr	r3, [r3, #4]
 800a180:	f7f7 f8ae 	bl	80012e0 <__aeabi_dmul>
 800a184:	2300      	movs	r3, #0
 800a186:	2601      	movs	r6, #1
 800a188:	001d      	movs	r5, r3
 800a18a:	9006      	str	r0, [sp, #24]
 800a18c:	9107      	str	r1, [sp, #28]
 800a18e:	1124      	asrs	r4, r4, #4
 800a190:	2c00      	cmp	r4, #0
 800a192:	d000      	beq.n	800a196 <_dtoa_r+0x3a6>
 800a194:	e08c      	b.n	800a2b0 <_dtoa_r+0x4c0>
 800a196:	2b00      	cmp	r3, #0
 800a198:	d1b9      	bne.n	800a10e <_dtoa_r+0x31e>
 800a19a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d100      	bne.n	800a1a2 <_dtoa_r+0x3b2>
 800a1a0:	e096      	b.n	800a2d0 <_dtoa_r+0x4e0>
 800a1a2:	9c06      	ldr	r4, [sp, #24]
 800a1a4:	9d07      	ldr	r5, [sp, #28]
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	4bc2      	ldr	r3, [pc, #776]	; (800a4b4 <_dtoa_r+0x6c4>)
 800a1aa:	0020      	movs	r0, r4
 800a1ac:	0029      	movs	r1, r5
 800a1ae:	f7f6 f949 	bl	8000444 <__aeabi_dcmplt>
 800a1b2:	2800      	cmp	r0, #0
 800a1b4:	d100      	bne.n	800a1b8 <_dtoa_r+0x3c8>
 800a1b6:	e08b      	b.n	800a2d0 <_dtoa_r+0x4e0>
 800a1b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d100      	bne.n	800a1c0 <_dtoa_r+0x3d0>
 800a1be:	e087      	b.n	800a2d0 <_dtoa_r+0x4e0>
 800a1c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	dd41      	ble.n	800a24a <_dtoa_r+0x45a>
 800a1c6:	4bbc      	ldr	r3, [pc, #752]	; (800a4b8 <_dtoa_r+0x6c8>)
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	0020      	movs	r0, r4
 800a1cc:	0029      	movs	r1, r5
 800a1ce:	f7f7 f887 	bl	80012e0 <__aeabi_dmul>
 800a1d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a1d4:	9006      	str	r0, [sp, #24]
 800a1d6:	9107      	str	r1, [sp, #28]
 800a1d8:	3301      	adds	r3, #1
 800a1da:	930e      	str	r3, [sp, #56]	; 0x38
 800a1dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a1de:	1e7e      	subs	r6, r7, #1
 800a1e0:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a1e2:	9310      	str	r3, [sp, #64]	; 0x40
 800a1e4:	f7f7 fe88 	bl	8001ef8 <__aeabi_i2d>
 800a1e8:	9a06      	ldr	r2, [sp, #24]
 800a1ea:	9b07      	ldr	r3, [sp, #28]
 800a1ec:	f7f7 f878 	bl	80012e0 <__aeabi_dmul>
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	4bb2      	ldr	r3, [pc, #712]	; (800a4bc <_dtoa_r+0x6cc>)
 800a1f4:	f7f6 f94e 	bl	8000494 <__aeabi_dadd>
 800a1f8:	4ab1      	ldr	r2, [pc, #708]	; (800a4c0 <_dtoa_r+0x6d0>)
 800a1fa:	900e      	str	r0, [sp, #56]	; 0x38
 800a1fc:	910f      	str	r1, [sp, #60]	; 0x3c
 800a1fe:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800a200:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a202:	4694      	mov	ip, r2
 800a204:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a206:	4463      	add	r3, ip
 800a208:	9315      	str	r3, [sp, #84]	; 0x54
 800a20a:	001d      	movs	r5, r3
 800a20c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d161      	bne.n	800a2d6 <_dtoa_r+0x4e6>
 800a212:	9806      	ldr	r0, [sp, #24]
 800a214:	9907      	ldr	r1, [sp, #28]
 800a216:	2200      	movs	r2, #0
 800a218:	4baa      	ldr	r3, [pc, #680]	; (800a4c4 <_dtoa_r+0x6d4>)
 800a21a:	f7f7 fad3 	bl	80017c4 <__aeabi_dsub>
 800a21e:	0022      	movs	r2, r4
 800a220:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a222:	9006      	str	r0, [sp, #24]
 800a224:	9107      	str	r1, [sp, #28]
 800a226:	f7f6 f921 	bl	800046c <__aeabi_dcmpgt>
 800a22a:	2800      	cmp	r0, #0
 800a22c:	d000      	beq.n	800a230 <_dtoa_r+0x440>
 800a22e:	e2a8      	b.n	800a782 <_dtoa_r+0x992>
 800a230:	48a5      	ldr	r0, [pc, #660]	; (800a4c8 <_dtoa_r+0x6d8>)
 800a232:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a234:	4684      	mov	ip, r0
 800a236:	4461      	add	r1, ip
 800a238:	000b      	movs	r3, r1
 800a23a:	9806      	ldr	r0, [sp, #24]
 800a23c:	9907      	ldr	r1, [sp, #28]
 800a23e:	0022      	movs	r2, r4
 800a240:	f7f6 f900 	bl	8000444 <__aeabi_dcmplt>
 800a244:	2800      	cmp	r0, #0
 800a246:	d000      	beq.n	800a24a <_dtoa_r+0x45a>
 800a248:	e295      	b.n	800a776 <_dtoa_r+0x986>
 800a24a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a24c:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800a24e:	9306      	str	r3, [sp, #24]
 800a250:	9407      	str	r4, [sp, #28]
 800a252:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a254:	2b00      	cmp	r3, #0
 800a256:	da00      	bge.n	800a25a <_dtoa_r+0x46a>
 800a258:	e15c      	b.n	800a514 <_dtoa_r+0x724>
 800a25a:	2f0e      	cmp	r7, #14
 800a25c:	dd00      	ble.n	800a260 <_dtoa_r+0x470>
 800a25e:	e159      	b.n	800a514 <_dtoa_r+0x724>
 800a260:	4b93      	ldr	r3, [pc, #588]	; (800a4b0 <_dtoa_r+0x6c0>)
 800a262:	00fa      	lsls	r2, r7, #3
 800a264:	189b      	adds	r3, r3, r2
 800a266:	685c      	ldr	r4, [r3, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	9304      	str	r3, [sp, #16]
 800a26c:	9405      	str	r4, [sp, #20]
 800a26e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a270:	2b00      	cmp	r3, #0
 800a272:	db00      	blt.n	800a276 <_dtoa_r+0x486>
 800a274:	e0d8      	b.n	800a428 <_dtoa_r+0x638>
 800a276:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a278:	2b00      	cmp	r3, #0
 800a27a:	dd00      	ble.n	800a27e <_dtoa_r+0x48e>
 800a27c:	e0d4      	b.n	800a428 <_dtoa_r+0x638>
 800a27e:	d000      	beq.n	800a282 <_dtoa_r+0x492>
 800a280:	e27d      	b.n	800a77e <_dtoa_r+0x98e>
 800a282:	9804      	ldr	r0, [sp, #16]
 800a284:	9905      	ldr	r1, [sp, #20]
 800a286:	2200      	movs	r2, #0
 800a288:	4b8e      	ldr	r3, [pc, #568]	; (800a4c4 <_dtoa_r+0x6d4>)
 800a28a:	f7f7 f829 	bl	80012e0 <__aeabi_dmul>
 800a28e:	9a06      	ldr	r2, [sp, #24]
 800a290:	9b07      	ldr	r3, [sp, #28]
 800a292:	f7f6 f8f5 	bl	8000480 <__aeabi_dcmpge>
 800a296:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a298:	9304      	str	r3, [sp, #16]
 800a29a:	001e      	movs	r6, r3
 800a29c:	2800      	cmp	r0, #0
 800a29e:	d000      	beq.n	800a2a2 <_dtoa_r+0x4b2>
 800a2a0:	e24f      	b.n	800a742 <_dtoa_r+0x952>
 800a2a2:	9b08      	ldr	r3, [sp, #32]
 800a2a4:	9a08      	ldr	r2, [sp, #32]
 800a2a6:	1c5d      	adds	r5, r3, #1
 800a2a8:	2331      	movs	r3, #49	; 0x31
 800a2aa:	3701      	adds	r7, #1
 800a2ac:	7013      	strb	r3, [r2, #0]
 800a2ae:	e24b      	b.n	800a748 <_dtoa_r+0x958>
 800a2b0:	4234      	tst	r4, r6
 800a2b2:	d00a      	beq.n	800a2ca <_dtoa_r+0x4da>
 800a2b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a2b6:	4a85      	ldr	r2, [pc, #532]	; (800a4cc <_dtoa_r+0x6dc>)
 800a2b8:	3301      	adds	r3, #1
 800a2ba:	930e      	str	r3, [sp, #56]	; 0x38
 800a2bc:	00eb      	lsls	r3, r5, #3
 800a2be:	189b      	adds	r3, r3, r2
 800a2c0:	681a      	ldr	r2, [r3, #0]
 800a2c2:	685b      	ldr	r3, [r3, #4]
 800a2c4:	f7f7 f80c 	bl	80012e0 <__aeabi_dmul>
 800a2c8:	0033      	movs	r3, r6
 800a2ca:	1064      	asrs	r4, r4, #1
 800a2cc:	3501      	adds	r5, #1
 800a2ce:	e75f      	b.n	800a190 <_dtoa_r+0x3a0>
 800a2d0:	003e      	movs	r6, r7
 800a2d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2d4:	e784      	b.n	800a1e0 <_dtoa_r+0x3f0>
 800a2d6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a2d8:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a2da:	1e5a      	subs	r2, r3, #1
 800a2dc:	4b74      	ldr	r3, [pc, #464]	; (800a4b0 <_dtoa_r+0x6c0>)
 800a2de:	00d2      	lsls	r2, r2, #3
 800a2e0:	189b      	adds	r3, r3, r2
 800a2e2:	681a      	ldr	r2, [r3, #0]
 800a2e4:	685b      	ldr	r3, [r3, #4]
 800a2e6:	2900      	cmp	r1, #0
 800a2e8:	d049      	beq.n	800a37e <_dtoa_r+0x58e>
 800a2ea:	2000      	movs	r0, #0
 800a2ec:	4978      	ldr	r1, [pc, #480]	; (800a4d0 <_dtoa_r+0x6e0>)
 800a2ee:	f7f6 fbed 	bl	8000acc <__aeabi_ddiv>
 800a2f2:	002b      	movs	r3, r5
 800a2f4:	0022      	movs	r2, r4
 800a2f6:	f7f7 fa65 	bl	80017c4 <__aeabi_dsub>
 800a2fa:	9b08      	ldr	r3, [sp, #32]
 800a2fc:	900e      	str	r0, [sp, #56]	; 0x38
 800a2fe:	910f      	str	r1, [sp, #60]	; 0x3c
 800a300:	9315      	str	r3, [sp, #84]	; 0x54
 800a302:	9806      	ldr	r0, [sp, #24]
 800a304:	9907      	ldr	r1, [sp, #28]
 800a306:	f7f7 fdc1 	bl	8001e8c <__aeabi_d2iz>
 800a30a:	0004      	movs	r4, r0
 800a30c:	f7f7 fdf4 	bl	8001ef8 <__aeabi_i2d>
 800a310:	0002      	movs	r2, r0
 800a312:	000b      	movs	r3, r1
 800a314:	9806      	ldr	r0, [sp, #24]
 800a316:	9907      	ldr	r1, [sp, #28]
 800a318:	f7f7 fa54 	bl	80017c4 <__aeabi_dsub>
 800a31c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a31e:	3430      	adds	r4, #48	; 0x30
 800a320:	1c5d      	adds	r5, r3, #1
 800a322:	701c      	strb	r4, [r3, #0]
 800a324:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a326:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a328:	9006      	str	r0, [sp, #24]
 800a32a:	9107      	str	r1, [sp, #28]
 800a32c:	f7f6 f88a 	bl	8000444 <__aeabi_dcmplt>
 800a330:	2800      	cmp	r0, #0
 800a332:	d16c      	bne.n	800a40e <_dtoa_r+0x61e>
 800a334:	9a06      	ldr	r2, [sp, #24]
 800a336:	9b07      	ldr	r3, [sp, #28]
 800a338:	2000      	movs	r0, #0
 800a33a:	495e      	ldr	r1, [pc, #376]	; (800a4b4 <_dtoa_r+0x6c4>)
 800a33c:	f7f7 fa42 	bl	80017c4 <__aeabi_dsub>
 800a340:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a342:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a344:	f7f6 f87e 	bl	8000444 <__aeabi_dcmplt>
 800a348:	2800      	cmp	r0, #0
 800a34a:	d000      	beq.n	800a34e <_dtoa_r+0x55e>
 800a34c:	e0c3      	b.n	800a4d6 <_dtoa_r+0x6e6>
 800a34e:	9b08      	ldr	r3, [sp, #32]
 800a350:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a352:	1aeb      	subs	r3, r5, r3
 800a354:	429a      	cmp	r2, r3
 800a356:	dc00      	bgt.n	800a35a <_dtoa_r+0x56a>
 800a358:	e777      	b.n	800a24a <_dtoa_r+0x45a>
 800a35a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a35c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a35e:	2200      	movs	r2, #0
 800a360:	4b55      	ldr	r3, [pc, #340]	; (800a4b8 <_dtoa_r+0x6c8>)
 800a362:	f7f6 ffbd 	bl	80012e0 <__aeabi_dmul>
 800a366:	2200      	movs	r2, #0
 800a368:	900e      	str	r0, [sp, #56]	; 0x38
 800a36a:	910f      	str	r1, [sp, #60]	; 0x3c
 800a36c:	9806      	ldr	r0, [sp, #24]
 800a36e:	9907      	ldr	r1, [sp, #28]
 800a370:	4b51      	ldr	r3, [pc, #324]	; (800a4b8 <_dtoa_r+0x6c8>)
 800a372:	f7f6 ffb5 	bl	80012e0 <__aeabi_dmul>
 800a376:	9515      	str	r5, [sp, #84]	; 0x54
 800a378:	9006      	str	r0, [sp, #24]
 800a37a:	9107      	str	r1, [sp, #28]
 800a37c:	e7c1      	b.n	800a302 <_dtoa_r+0x512>
 800a37e:	0020      	movs	r0, r4
 800a380:	0029      	movs	r1, r5
 800a382:	f7f6 ffad 	bl	80012e0 <__aeabi_dmul>
 800a386:	9c08      	ldr	r4, [sp, #32]
 800a388:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a38a:	0023      	movs	r3, r4
 800a38c:	4694      	mov	ip, r2
 800a38e:	900e      	str	r0, [sp, #56]	; 0x38
 800a390:	910f      	str	r1, [sp, #60]	; 0x3c
 800a392:	4463      	add	r3, ip
 800a394:	9315      	str	r3, [sp, #84]	; 0x54
 800a396:	9806      	ldr	r0, [sp, #24]
 800a398:	9907      	ldr	r1, [sp, #28]
 800a39a:	f7f7 fd77 	bl	8001e8c <__aeabi_d2iz>
 800a39e:	0005      	movs	r5, r0
 800a3a0:	f7f7 fdaa 	bl	8001ef8 <__aeabi_i2d>
 800a3a4:	000b      	movs	r3, r1
 800a3a6:	0002      	movs	r2, r0
 800a3a8:	9806      	ldr	r0, [sp, #24]
 800a3aa:	9907      	ldr	r1, [sp, #28]
 800a3ac:	f7f7 fa0a 	bl	80017c4 <__aeabi_dsub>
 800a3b0:	3530      	adds	r5, #48	; 0x30
 800a3b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a3b4:	7025      	strb	r5, [r4, #0]
 800a3b6:	3401      	adds	r4, #1
 800a3b8:	9006      	str	r0, [sp, #24]
 800a3ba:	9107      	str	r1, [sp, #28]
 800a3bc:	42a3      	cmp	r3, r4
 800a3be:	d12a      	bne.n	800a416 <_dtoa_r+0x626>
 800a3c0:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a3c2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a3c4:	9a08      	ldr	r2, [sp, #32]
 800a3c6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a3c8:	4694      	mov	ip, r2
 800a3ca:	4463      	add	r3, ip
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	001d      	movs	r5, r3
 800a3d0:	4b3f      	ldr	r3, [pc, #252]	; (800a4d0 <_dtoa_r+0x6e0>)
 800a3d2:	f7f6 f85f 	bl	8000494 <__aeabi_dadd>
 800a3d6:	0002      	movs	r2, r0
 800a3d8:	000b      	movs	r3, r1
 800a3da:	9806      	ldr	r0, [sp, #24]
 800a3dc:	9907      	ldr	r1, [sp, #28]
 800a3de:	f7f6 f845 	bl	800046c <__aeabi_dcmpgt>
 800a3e2:	2800      	cmp	r0, #0
 800a3e4:	d000      	beq.n	800a3e8 <_dtoa_r+0x5f8>
 800a3e6:	e076      	b.n	800a4d6 <_dtoa_r+0x6e6>
 800a3e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a3ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a3ec:	2000      	movs	r0, #0
 800a3ee:	4938      	ldr	r1, [pc, #224]	; (800a4d0 <_dtoa_r+0x6e0>)
 800a3f0:	f7f7 f9e8 	bl	80017c4 <__aeabi_dsub>
 800a3f4:	0002      	movs	r2, r0
 800a3f6:	000b      	movs	r3, r1
 800a3f8:	9806      	ldr	r0, [sp, #24]
 800a3fa:	9907      	ldr	r1, [sp, #28]
 800a3fc:	f7f6 f822 	bl	8000444 <__aeabi_dcmplt>
 800a400:	2800      	cmp	r0, #0
 800a402:	d100      	bne.n	800a406 <_dtoa_r+0x616>
 800a404:	e721      	b.n	800a24a <_dtoa_r+0x45a>
 800a406:	1e6b      	subs	r3, r5, #1
 800a408:	781a      	ldrb	r2, [r3, #0]
 800a40a:	2a30      	cmp	r2, #48	; 0x30
 800a40c:	d001      	beq.n	800a412 <_dtoa_r+0x622>
 800a40e:	0037      	movs	r7, r6
 800a410:	e03f      	b.n	800a492 <_dtoa_r+0x6a2>
 800a412:	001d      	movs	r5, r3
 800a414:	e7f7      	b.n	800a406 <_dtoa_r+0x616>
 800a416:	9806      	ldr	r0, [sp, #24]
 800a418:	9907      	ldr	r1, [sp, #28]
 800a41a:	2200      	movs	r2, #0
 800a41c:	4b26      	ldr	r3, [pc, #152]	; (800a4b8 <_dtoa_r+0x6c8>)
 800a41e:	f7f6 ff5f 	bl	80012e0 <__aeabi_dmul>
 800a422:	9006      	str	r0, [sp, #24]
 800a424:	9107      	str	r1, [sp, #28]
 800a426:	e7b6      	b.n	800a396 <_dtoa_r+0x5a6>
 800a428:	9e08      	ldr	r6, [sp, #32]
 800a42a:	9a04      	ldr	r2, [sp, #16]
 800a42c:	9b05      	ldr	r3, [sp, #20]
 800a42e:	9806      	ldr	r0, [sp, #24]
 800a430:	9907      	ldr	r1, [sp, #28]
 800a432:	f7f6 fb4b 	bl	8000acc <__aeabi_ddiv>
 800a436:	f7f7 fd29 	bl	8001e8c <__aeabi_d2iz>
 800a43a:	0004      	movs	r4, r0
 800a43c:	f7f7 fd5c 	bl	8001ef8 <__aeabi_i2d>
 800a440:	9a04      	ldr	r2, [sp, #16]
 800a442:	9b05      	ldr	r3, [sp, #20]
 800a444:	f7f6 ff4c 	bl	80012e0 <__aeabi_dmul>
 800a448:	0002      	movs	r2, r0
 800a44a:	000b      	movs	r3, r1
 800a44c:	9806      	ldr	r0, [sp, #24]
 800a44e:	9907      	ldr	r1, [sp, #28]
 800a450:	f7f7 f9b8 	bl	80017c4 <__aeabi_dsub>
 800a454:	0023      	movs	r3, r4
 800a456:	3330      	adds	r3, #48	; 0x30
 800a458:	7033      	strb	r3, [r6, #0]
 800a45a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a45c:	9b08      	ldr	r3, [sp, #32]
 800a45e:	1c75      	adds	r5, r6, #1
 800a460:	1aeb      	subs	r3, r5, r3
 800a462:	429a      	cmp	r2, r3
 800a464:	d148      	bne.n	800a4f8 <_dtoa_r+0x708>
 800a466:	0002      	movs	r2, r0
 800a468:	000b      	movs	r3, r1
 800a46a:	f7f6 f813 	bl	8000494 <__aeabi_dadd>
 800a46e:	9a04      	ldr	r2, [sp, #16]
 800a470:	9b05      	ldr	r3, [sp, #20]
 800a472:	9006      	str	r0, [sp, #24]
 800a474:	9107      	str	r1, [sp, #28]
 800a476:	f7f5 fff9 	bl	800046c <__aeabi_dcmpgt>
 800a47a:	2800      	cmp	r0, #0
 800a47c:	d12a      	bne.n	800a4d4 <_dtoa_r+0x6e4>
 800a47e:	9a04      	ldr	r2, [sp, #16]
 800a480:	9b05      	ldr	r3, [sp, #20]
 800a482:	9806      	ldr	r0, [sp, #24]
 800a484:	9907      	ldr	r1, [sp, #28]
 800a486:	f7f5 ffd7 	bl	8000438 <__aeabi_dcmpeq>
 800a48a:	2800      	cmp	r0, #0
 800a48c:	d001      	beq.n	800a492 <_dtoa_r+0x6a2>
 800a48e:	07e3      	lsls	r3, r4, #31
 800a490:	d420      	bmi.n	800a4d4 <_dtoa_r+0x6e4>
 800a492:	9903      	ldr	r1, [sp, #12]
 800a494:	9802      	ldr	r0, [sp, #8]
 800a496:	f000 fae4 	bl	800aa62 <_Bfree>
 800a49a:	2300      	movs	r3, #0
 800a49c:	702b      	strb	r3, [r5, #0]
 800a49e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a4a0:	3701      	adds	r7, #1
 800a4a2:	601f      	str	r7, [r3, #0]
 800a4a4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d100      	bne.n	800a4ac <_dtoa_r+0x6bc>
 800a4aa:	e4e6      	b.n	8009e7a <_dtoa_r+0x8a>
 800a4ac:	601d      	str	r5, [r3, #0]
 800a4ae:	e4e4      	b.n	8009e7a <_dtoa_r+0x8a>
 800a4b0:	0800b9c0 	.word	0x0800b9c0
 800a4b4:	3ff00000 	.word	0x3ff00000
 800a4b8:	40240000 	.word	0x40240000
 800a4bc:	401c0000 	.word	0x401c0000
 800a4c0:	fcc00000 	.word	0xfcc00000
 800a4c4:	40140000 	.word	0x40140000
 800a4c8:	7cc00000 	.word	0x7cc00000
 800a4cc:	0800b998 	.word	0x0800b998
 800a4d0:	3fe00000 	.word	0x3fe00000
 800a4d4:	003e      	movs	r6, r7
 800a4d6:	1e6b      	subs	r3, r5, #1
 800a4d8:	781a      	ldrb	r2, [r3, #0]
 800a4da:	2a39      	cmp	r2, #57	; 0x39
 800a4dc:	d106      	bne.n	800a4ec <_dtoa_r+0x6fc>
 800a4de:	9a08      	ldr	r2, [sp, #32]
 800a4e0:	429a      	cmp	r2, r3
 800a4e2:	d107      	bne.n	800a4f4 <_dtoa_r+0x704>
 800a4e4:	2330      	movs	r3, #48	; 0x30
 800a4e6:	7013      	strb	r3, [r2, #0]
 800a4e8:	0013      	movs	r3, r2
 800a4ea:	3601      	adds	r6, #1
 800a4ec:	781a      	ldrb	r2, [r3, #0]
 800a4ee:	3201      	adds	r2, #1
 800a4f0:	701a      	strb	r2, [r3, #0]
 800a4f2:	e78c      	b.n	800a40e <_dtoa_r+0x61e>
 800a4f4:	001d      	movs	r5, r3
 800a4f6:	e7ee      	b.n	800a4d6 <_dtoa_r+0x6e6>
 800a4f8:	2200      	movs	r2, #0
 800a4fa:	4ba4      	ldr	r3, [pc, #656]	; (800a78c <_dtoa_r+0x99c>)
 800a4fc:	f7f6 fef0 	bl	80012e0 <__aeabi_dmul>
 800a500:	2200      	movs	r2, #0
 800a502:	2300      	movs	r3, #0
 800a504:	9006      	str	r0, [sp, #24]
 800a506:	9107      	str	r1, [sp, #28]
 800a508:	002e      	movs	r6, r5
 800a50a:	f7f5 ff95 	bl	8000438 <__aeabi_dcmpeq>
 800a50e:	2800      	cmp	r0, #0
 800a510:	d08b      	beq.n	800a42a <_dtoa_r+0x63a>
 800a512:	e7be      	b.n	800a492 <_dtoa_r+0x6a2>
 800a514:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a516:	2a00      	cmp	r2, #0
 800a518:	d100      	bne.n	800a51c <_dtoa_r+0x72c>
 800a51a:	e0da      	b.n	800a6d2 <_dtoa_r+0x8e2>
 800a51c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a51e:	2a01      	cmp	r2, #1
 800a520:	dd00      	ble.n	800a524 <_dtoa_r+0x734>
 800a522:	e0bd      	b.n	800a6a0 <_dtoa_r+0x8b0>
 800a524:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a526:	2a00      	cmp	r2, #0
 800a528:	d100      	bne.n	800a52c <_dtoa_r+0x73c>
 800a52a:	e0b5      	b.n	800a698 <_dtoa_r+0x8a8>
 800a52c:	4a98      	ldr	r2, [pc, #608]	; (800a790 <_dtoa_r+0x9a0>)
 800a52e:	189b      	adds	r3, r3, r2
 800a530:	9d04      	ldr	r5, [sp, #16]
 800a532:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a534:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a536:	2101      	movs	r1, #1
 800a538:	18d2      	adds	r2, r2, r3
 800a53a:	920a      	str	r2, [sp, #40]	; 0x28
 800a53c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a53e:	9802      	ldr	r0, [sp, #8]
 800a540:	18d3      	adds	r3, r2, r3
 800a542:	930b      	str	r3, [sp, #44]	; 0x2c
 800a544:	f000 fb2d 	bl	800aba2 <__i2b>
 800a548:	0006      	movs	r6, r0
 800a54a:	2c00      	cmp	r4, #0
 800a54c:	dd0e      	ble.n	800a56c <_dtoa_r+0x77c>
 800a54e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a550:	2b00      	cmp	r3, #0
 800a552:	dd0b      	ble.n	800a56c <_dtoa_r+0x77c>
 800a554:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a556:	0023      	movs	r3, r4
 800a558:	4294      	cmp	r4, r2
 800a55a:	dd00      	ble.n	800a55e <_dtoa_r+0x76e>
 800a55c:	0013      	movs	r3, r2
 800a55e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a560:	1ae4      	subs	r4, r4, r3
 800a562:	1ad2      	subs	r2, r2, r3
 800a564:	920a      	str	r2, [sp, #40]	; 0x28
 800a566:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a568:	1ad3      	subs	r3, r2, r3
 800a56a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a56c:	9b04      	ldr	r3, [sp, #16]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d01f      	beq.n	800a5b2 <_dtoa_r+0x7c2>
 800a572:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a574:	2b00      	cmp	r3, #0
 800a576:	d100      	bne.n	800a57a <_dtoa_r+0x78a>
 800a578:	e0af      	b.n	800a6da <_dtoa_r+0x8ea>
 800a57a:	2d00      	cmp	r5, #0
 800a57c:	d011      	beq.n	800a5a2 <_dtoa_r+0x7b2>
 800a57e:	0031      	movs	r1, r6
 800a580:	002a      	movs	r2, r5
 800a582:	9802      	ldr	r0, [sp, #8]
 800a584:	f000 fba6 	bl	800acd4 <__pow5mult>
 800a588:	9a03      	ldr	r2, [sp, #12]
 800a58a:	0001      	movs	r1, r0
 800a58c:	0006      	movs	r6, r0
 800a58e:	9802      	ldr	r0, [sp, #8]
 800a590:	f000 fb10 	bl	800abb4 <__multiply>
 800a594:	9903      	ldr	r1, [sp, #12]
 800a596:	9010      	str	r0, [sp, #64]	; 0x40
 800a598:	9802      	ldr	r0, [sp, #8]
 800a59a:	f000 fa62 	bl	800aa62 <_Bfree>
 800a59e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a5a0:	9303      	str	r3, [sp, #12]
 800a5a2:	9b04      	ldr	r3, [sp, #16]
 800a5a4:	1b5a      	subs	r2, r3, r5
 800a5a6:	d004      	beq.n	800a5b2 <_dtoa_r+0x7c2>
 800a5a8:	9903      	ldr	r1, [sp, #12]
 800a5aa:	9802      	ldr	r0, [sp, #8]
 800a5ac:	f000 fb92 	bl	800acd4 <__pow5mult>
 800a5b0:	9003      	str	r0, [sp, #12]
 800a5b2:	2101      	movs	r1, #1
 800a5b4:	9802      	ldr	r0, [sp, #8]
 800a5b6:	f000 faf4 	bl	800aba2 <__i2b>
 800a5ba:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a5bc:	9004      	str	r0, [sp, #16]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d100      	bne.n	800a5c4 <_dtoa_r+0x7d4>
 800a5c2:	e1e3      	b.n	800a98c <_dtoa_r+0xb9c>
 800a5c4:	001a      	movs	r2, r3
 800a5c6:	0001      	movs	r1, r0
 800a5c8:	9802      	ldr	r0, [sp, #8]
 800a5ca:	f000 fb83 	bl	800acd4 <__pow5mult>
 800a5ce:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a5d0:	9004      	str	r0, [sp, #16]
 800a5d2:	2b01      	cmp	r3, #1
 800a5d4:	dd00      	ble.n	800a5d8 <_dtoa_r+0x7e8>
 800a5d6:	e082      	b.n	800a6de <_dtoa_r+0x8ee>
 800a5d8:	2500      	movs	r5, #0
 800a5da:	9b06      	ldr	r3, [sp, #24]
 800a5dc:	42ab      	cmp	r3, r5
 800a5de:	d10e      	bne.n	800a5fe <_dtoa_r+0x80e>
 800a5e0:	9b07      	ldr	r3, [sp, #28]
 800a5e2:	031b      	lsls	r3, r3, #12
 800a5e4:	42ab      	cmp	r3, r5
 800a5e6:	d10a      	bne.n	800a5fe <_dtoa_r+0x80e>
 800a5e8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a5ea:	9a07      	ldr	r2, [sp, #28]
 800a5ec:	4213      	tst	r3, r2
 800a5ee:	d006      	beq.n	800a5fe <_dtoa_r+0x80e>
 800a5f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5f2:	3501      	adds	r5, #1
 800a5f4:	3301      	adds	r3, #1
 800a5f6:	930a      	str	r3, [sp, #40]	; 0x28
 800a5f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a5fa:	3301      	adds	r3, #1
 800a5fc:	930b      	str	r3, [sp, #44]	; 0x2c
 800a5fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a600:	2001      	movs	r0, #1
 800a602:	2b00      	cmp	r3, #0
 800a604:	d16c      	bne.n	800a6e0 <_dtoa_r+0x8f0>
 800a606:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a608:	1818      	adds	r0, r3, r0
 800a60a:	231f      	movs	r3, #31
 800a60c:	4018      	ands	r0, r3
 800a60e:	d07e      	beq.n	800a70e <_dtoa_r+0x91e>
 800a610:	3301      	adds	r3, #1
 800a612:	1a1b      	subs	r3, r3, r0
 800a614:	2b04      	cmp	r3, #4
 800a616:	dd70      	ble.n	800a6fa <_dtoa_r+0x90a>
 800a618:	231c      	movs	r3, #28
 800a61a:	1a18      	subs	r0, r3, r0
 800a61c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a61e:	1824      	adds	r4, r4, r0
 800a620:	181b      	adds	r3, r3, r0
 800a622:	930a      	str	r3, [sp, #40]	; 0x28
 800a624:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a626:	181b      	adds	r3, r3, r0
 800a628:	930b      	str	r3, [sp, #44]	; 0x2c
 800a62a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	dd05      	ble.n	800a63c <_dtoa_r+0x84c>
 800a630:	001a      	movs	r2, r3
 800a632:	9903      	ldr	r1, [sp, #12]
 800a634:	9802      	ldr	r0, [sp, #8]
 800a636:	f000 fb9f 	bl	800ad78 <__lshift>
 800a63a:	9003      	str	r0, [sp, #12]
 800a63c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a63e:	2b00      	cmp	r3, #0
 800a640:	dd05      	ble.n	800a64e <_dtoa_r+0x85e>
 800a642:	001a      	movs	r2, r3
 800a644:	9904      	ldr	r1, [sp, #16]
 800a646:	9802      	ldr	r0, [sp, #8]
 800a648:	f000 fb96 	bl	800ad78 <__lshift>
 800a64c:	9004      	str	r0, [sp, #16]
 800a64e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a650:	2b00      	cmp	r3, #0
 800a652:	d05e      	beq.n	800a712 <_dtoa_r+0x922>
 800a654:	9904      	ldr	r1, [sp, #16]
 800a656:	9803      	ldr	r0, [sp, #12]
 800a658:	f000 fbe0 	bl	800ae1c <__mcmp>
 800a65c:	2800      	cmp	r0, #0
 800a65e:	da58      	bge.n	800a712 <_dtoa_r+0x922>
 800a660:	2300      	movs	r3, #0
 800a662:	220a      	movs	r2, #10
 800a664:	9903      	ldr	r1, [sp, #12]
 800a666:	9802      	ldr	r0, [sp, #8]
 800a668:	f000 fa14 	bl	800aa94 <__multadd>
 800a66c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a66e:	3f01      	subs	r7, #1
 800a670:	9003      	str	r0, [sp, #12]
 800a672:	2b00      	cmp	r3, #0
 800a674:	d100      	bne.n	800a678 <_dtoa_r+0x888>
 800a676:	e190      	b.n	800a99a <_dtoa_r+0xbaa>
 800a678:	2300      	movs	r3, #0
 800a67a:	0031      	movs	r1, r6
 800a67c:	220a      	movs	r2, #10
 800a67e:	9802      	ldr	r0, [sp, #8]
 800a680:	f000 fa08 	bl	800aa94 <__multadd>
 800a684:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a686:	0006      	movs	r6, r0
 800a688:	2b00      	cmp	r3, #0
 800a68a:	dd00      	ble.n	800a68e <_dtoa_r+0x89e>
 800a68c:	e088      	b.n	800a7a0 <_dtoa_r+0x9b0>
 800a68e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a690:	2b02      	cmp	r3, #2
 800a692:	dc00      	bgt.n	800a696 <_dtoa_r+0x8a6>
 800a694:	e084      	b.n	800a7a0 <_dtoa_r+0x9b0>
 800a696:	e044      	b.n	800a722 <_dtoa_r+0x932>
 800a698:	2336      	movs	r3, #54	; 0x36
 800a69a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a69c:	1a9b      	subs	r3, r3, r2
 800a69e:	e747      	b.n	800a530 <_dtoa_r+0x740>
 800a6a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6a2:	1e5d      	subs	r5, r3, #1
 800a6a4:	9b04      	ldr	r3, [sp, #16]
 800a6a6:	42ab      	cmp	r3, r5
 800a6a8:	db08      	blt.n	800a6bc <_dtoa_r+0x8cc>
 800a6aa:	1b5d      	subs	r5, r3, r5
 800a6ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	da0c      	bge.n	800a6cc <_dtoa_r+0x8dc>
 800a6b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a6b6:	1a9c      	subs	r4, r3, r2
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	e73b      	b.n	800a534 <_dtoa_r+0x744>
 800a6bc:	9b04      	ldr	r3, [sp, #16]
 800a6be:	9504      	str	r5, [sp, #16]
 800a6c0:	1aea      	subs	r2, r5, r3
 800a6c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a6c4:	2500      	movs	r5, #0
 800a6c6:	189b      	adds	r3, r3, r2
 800a6c8:	9311      	str	r3, [sp, #68]	; 0x44
 800a6ca:	e7ef      	b.n	800a6ac <_dtoa_r+0x8bc>
 800a6cc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a6ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6d0:	e730      	b.n	800a534 <_dtoa_r+0x744>
 800a6d2:	9d04      	ldr	r5, [sp, #16]
 800a6d4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a6d6:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 800a6d8:	e737      	b.n	800a54a <_dtoa_r+0x75a>
 800a6da:	9a04      	ldr	r2, [sp, #16]
 800a6dc:	e764      	b.n	800a5a8 <_dtoa_r+0x7b8>
 800a6de:	2500      	movs	r5, #0
 800a6e0:	9b04      	ldr	r3, [sp, #16]
 800a6e2:	9a04      	ldr	r2, [sp, #16]
 800a6e4:	691b      	ldr	r3, [r3, #16]
 800a6e6:	9310      	str	r3, [sp, #64]	; 0x40
 800a6e8:	3303      	adds	r3, #3
 800a6ea:	009b      	lsls	r3, r3, #2
 800a6ec:	18d3      	adds	r3, r2, r3
 800a6ee:	6858      	ldr	r0, [r3, #4]
 800a6f0:	f000 fa0e 	bl	800ab10 <__hi0bits>
 800a6f4:	2320      	movs	r3, #32
 800a6f6:	1a18      	subs	r0, r3, r0
 800a6f8:	e785      	b.n	800a606 <_dtoa_r+0x816>
 800a6fa:	2b04      	cmp	r3, #4
 800a6fc:	d095      	beq.n	800a62a <_dtoa_r+0x83a>
 800a6fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a700:	331c      	adds	r3, #28
 800a702:	18d2      	adds	r2, r2, r3
 800a704:	920a      	str	r2, [sp, #40]	; 0x28
 800a706:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a708:	18e4      	adds	r4, r4, r3
 800a70a:	18d3      	adds	r3, r2, r3
 800a70c:	e78c      	b.n	800a628 <_dtoa_r+0x838>
 800a70e:	0003      	movs	r3, r0
 800a710:	e7f5      	b.n	800a6fe <_dtoa_r+0x90e>
 800a712:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a714:	2b00      	cmp	r3, #0
 800a716:	dc3d      	bgt.n	800a794 <_dtoa_r+0x9a4>
 800a718:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a71a:	2b02      	cmp	r3, #2
 800a71c:	dd3a      	ble.n	800a794 <_dtoa_r+0x9a4>
 800a71e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a720:	930c      	str	r3, [sp, #48]	; 0x30
 800a722:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a724:	2b00      	cmp	r3, #0
 800a726:	d10c      	bne.n	800a742 <_dtoa_r+0x952>
 800a728:	9904      	ldr	r1, [sp, #16]
 800a72a:	2205      	movs	r2, #5
 800a72c:	9802      	ldr	r0, [sp, #8]
 800a72e:	f000 f9b1 	bl	800aa94 <__multadd>
 800a732:	9004      	str	r0, [sp, #16]
 800a734:	0001      	movs	r1, r0
 800a736:	9803      	ldr	r0, [sp, #12]
 800a738:	f000 fb70 	bl	800ae1c <__mcmp>
 800a73c:	2800      	cmp	r0, #0
 800a73e:	dd00      	ble.n	800a742 <_dtoa_r+0x952>
 800a740:	e5af      	b.n	800a2a2 <_dtoa_r+0x4b2>
 800a742:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a744:	9d08      	ldr	r5, [sp, #32]
 800a746:	43df      	mvns	r7, r3
 800a748:	2300      	movs	r3, #0
 800a74a:	9309      	str	r3, [sp, #36]	; 0x24
 800a74c:	9904      	ldr	r1, [sp, #16]
 800a74e:	9802      	ldr	r0, [sp, #8]
 800a750:	f000 f987 	bl	800aa62 <_Bfree>
 800a754:	2e00      	cmp	r6, #0
 800a756:	d100      	bne.n	800a75a <_dtoa_r+0x96a>
 800a758:	e69b      	b.n	800a492 <_dtoa_r+0x6a2>
 800a75a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d005      	beq.n	800a76c <_dtoa_r+0x97c>
 800a760:	42b3      	cmp	r3, r6
 800a762:	d003      	beq.n	800a76c <_dtoa_r+0x97c>
 800a764:	0019      	movs	r1, r3
 800a766:	9802      	ldr	r0, [sp, #8]
 800a768:	f000 f97b 	bl	800aa62 <_Bfree>
 800a76c:	0031      	movs	r1, r6
 800a76e:	9802      	ldr	r0, [sp, #8]
 800a770:	f000 f977 	bl	800aa62 <_Bfree>
 800a774:	e68d      	b.n	800a492 <_dtoa_r+0x6a2>
 800a776:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a778:	9304      	str	r3, [sp, #16]
 800a77a:	001e      	movs	r6, r3
 800a77c:	e7e1      	b.n	800a742 <_dtoa_r+0x952>
 800a77e:	2300      	movs	r3, #0
 800a780:	e7fa      	b.n	800a778 <_dtoa_r+0x988>
 800a782:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a784:	0037      	movs	r7, r6
 800a786:	9304      	str	r3, [sp, #16]
 800a788:	001e      	movs	r6, r3
 800a78a:	e58a      	b.n	800a2a2 <_dtoa_r+0x4b2>
 800a78c:	40240000 	.word	0x40240000
 800a790:	00000433 	.word	0x00000433
 800a794:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a796:	2b00      	cmp	r3, #0
 800a798:	d100      	bne.n	800a79c <_dtoa_r+0x9ac>
 800a79a:	e0b2      	b.n	800a902 <_dtoa_r+0xb12>
 800a79c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a79e:	930c      	str	r3, [sp, #48]	; 0x30
 800a7a0:	2c00      	cmp	r4, #0
 800a7a2:	dd05      	ble.n	800a7b0 <_dtoa_r+0x9c0>
 800a7a4:	0031      	movs	r1, r6
 800a7a6:	0022      	movs	r2, r4
 800a7a8:	9802      	ldr	r0, [sp, #8]
 800a7aa:	f000 fae5 	bl	800ad78 <__lshift>
 800a7ae:	0006      	movs	r6, r0
 800a7b0:	0030      	movs	r0, r6
 800a7b2:	2d00      	cmp	r5, #0
 800a7b4:	d011      	beq.n	800a7da <_dtoa_r+0x9ea>
 800a7b6:	6871      	ldr	r1, [r6, #4]
 800a7b8:	9802      	ldr	r0, [sp, #8]
 800a7ba:	f000 f91a 	bl	800a9f2 <_Balloc>
 800a7be:	0031      	movs	r1, r6
 800a7c0:	0004      	movs	r4, r0
 800a7c2:	6933      	ldr	r3, [r6, #16]
 800a7c4:	310c      	adds	r1, #12
 800a7c6:	1c9a      	adds	r2, r3, #2
 800a7c8:	0092      	lsls	r2, r2, #2
 800a7ca:	300c      	adds	r0, #12
 800a7cc:	f7fe fd9c 	bl	8009308 <memcpy>
 800a7d0:	2201      	movs	r2, #1
 800a7d2:	0021      	movs	r1, r4
 800a7d4:	9802      	ldr	r0, [sp, #8]
 800a7d6:	f000 facf 	bl	800ad78 <__lshift>
 800a7da:	9609      	str	r6, [sp, #36]	; 0x24
 800a7dc:	0006      	movs	r6, r0
 800a7de:	9b08      	ldr	r3, [sp, #32]
 800a7e0:	930a      	str	r3, [sp, #40]	; 0x28
 800a7e2:	9904      	ldr	r1, [sp, #16]
 800a7e4:	9803      	ldr	r0, [sp, #12]
 800a7e6:	f7ff fa7d 	bl	8009ce4 <quorem>
 800a7ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a7ec:	900d      	str	r0, [sp, #52]	; 0x34
 800a7ee:	0004      	movs	r4, r0
 800a7f0:	9803      	ldr	r0, [sp, #12]
 800a7f2:	f000 fb13 	bl	800ae1c <__mcmp>
 800a7f6:	0032      	movs	r2, r6
 800a7f8:	9010      	str	r0, [sp, #64]	; 0x40
 800a7fa:	9904      	ldr	r1, [sp, #16]
 800a7fc:	9802      	ldr	r0, [sp, #8]
 800a7fe:	f000 fb27 	bl	800ae50 <__mdiff>
 800a802:	2301      	movs	r3, #1
 800a804:	930b      	str	r3, [sp, #44]	; 0x2c
 800a806:	68c3      	ldr	r3, [r0, #12]
 800a808:	3430      	adds	r4, #48	; 0x30
 800a80a:	0005      	movs	r5, r0
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d104      	bne.n	800a81a <_dtoa_r+0xa2a>
 800a810:	0001      	movs	r1, r0
 800a812:	9803      	ldr	r0, [sp, #12]
 800a814:	f000 fb02 	bl	800ae1c <__mcmp>
 800a818:	900b      	str	r0, [sp, #44]	; 0x2c
 800a81a:	0029      	movs	r1, r5
 800a81c:	9802      	ldr	r0, [sp, #8]
 800a81e:	f000 f920 	bl	800aa62 <_Bfree>
 800a822:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a824:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a826:	4313      	orrs	r3, r2
 800a828:	d10e      	bne.n	800a848 <_dtoa_r+0xa58>
 800a82a:	9a06      	ldr	r2, [sp, #24]
 800a82c:	3301      	adds	r3, #1
 800a82e:	4213      	tst	r3, r2
 800a830:	d10a      	bne.n	800a848 <_dtoa_r+0xa58>
 800a832:	2c39      	cmp	r4, #57	; 0x39
 800a834:	d026      	beq.n	800a884 <_dtoa_r+0xa94>
 800a836:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a838:	2b00      	cmp	r3, #0
 800a83a:	dd01      	ble.n	800a840 <_dtoa_r+0xa50>
 800a83c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800a83e:	3431      	adds	r4, #49	; 0x31
 800a840:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a842:	1c5d      	adds	r5, r3, #1
 800a844:	701c      	strb	r4, [r3, #0]
 800a846:	e781      	b.n	800a74c <_dtoa_r+0x95c>
 800a848:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	db07      	blt.n	800a85e <_dtoa_r+0xa6e>
 800a84e:	001d      	movs	r5, r3
 800a850:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a852:	431d      	orrs	r5, r3
 800a854:	d122      	bne.n	800a89c <_dtoa_r+0xaac>
 800a856:	2301      	movs	r3, #1
 800a858:	9a06      	ldr	r2, [sp, #24]
 800a85a:	4213      	tst	r3, r2
 800a85c:	d11e      	bne.n	800a89c <_dtoa_r+0xaac>
 800a85e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a860:	2b00      	cmp	r3, #0
 800a862:	dded      	ble.n	800a840 <_dtoa_r+0xa50>
 800a864:	9903      	ldr	r1, [sp, #12]
 800a866:	2201      	movs	r2, #1
 800a868:	9802      	ldr	r0, [sp, #8]
 800a86a:	f000 fa85 	bl	800ad78 <__lshift>
 800a86e:	9904      	ldr	r1, [sp, #16]
 800a870:	9003      	str	r0, [sp, #12]
 800a872:	f000 fad3 	bl	800ae1c <__mcmp>
 800a876:	2800      	cmp	r0, #0
 800a878:	dc02      	bgt.n	800a880 <_dtoa_r+0xa90>
 800a87a:	d1e1      	bne.n	800a840 <_dtoa_r+0xa50>
 800a87c:	07e3      	lsls	r3, r4, #31
 800a87e:	d5df      	bpl.n	800a840 <_dtoa_r+0xa50>
 800a880:	2c39      	cmp	r4, #57	; 0x39
 800a882:	d1db      	bne.n	800a83c <_dtoa_r+0xa4c>
 800a884:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a886:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a888:	1c5d      	adds	r5, r3, #1
 800a88a:	2339      	movs	r3, #57	; 0x39
 800a88c:	7013      	strb	r3, [r2, #0]
 800a88e:	1e6b      	subs	r3, r5, #1
 800a890:	781a      	ldrb	r2, [r3, #0]
 800a892:	2a39      	cmp	r2, #57	; 0x39
 800a894:	d067      	beq.n	800a966 <_dtoa_r+0xb76>
 800a896:	3201      	adds	r2, #1
 800a898:	701a      	strb	r2, [r3, #0]
 800a89a:	e757      	b.n	800a74c <_dtoa_r+0x95c>
 800a89c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a89e:	1c5d      	adds	r5, r3, #1
 800a8a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	dd04      	ble.n	800a8b0 <_dtoa_r+0xac0>
 800a8a6:	2c39      	cmp	r4, #57	; 0x39
 800a8a8:	d0ec      	beq.n	800a884 <_dtoa_r+0xa94>
 800a8aa:	3401      	adds	r4, #1
 800a8ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8ae:	e7c9      	b.n	800a844 <_dtoa_r+0xa54>
 800a8b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8b2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a8b4:	701c      	strb	r4, [r3, #0]
 800a8b6:	9b08      	ldr	r3, [sp, #32]
 800a8b8:	1aeb      	subs	r3, r5, r3
 800a8ba:	4293      	cmp	r3, r2
 800a8bc:	d03e      	beq.n	800a93c <_dtoa_r+0xb4c>
 800a8be:	2300      	movs	r3, #0
 800a8c0:	220a      	movs	r2, #10
 800a8c2:	9903      	ldr	r1, [sp, #12]
 800a8c4:	9802      	ldr	r0, [sp, #8]
 800a8c6:	f000 f8e5 	bl	800aa94 <__multadd>
 800a8ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8cc:	9003      	str	r0, [sp, #12]
 800a8ce:	42b3      	cmp	r3, r6
 800a8d0:	d109      	bne.n	800a8e6 <_dtoa_r+0xaf6>
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	220a      	movs	r2, #10
 800a8d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a8d8:	9802      	ldr	r0, [sp, #8]
 800a8da:	f000 f8db 	bl	800aa94 <__multadd>
 800a8de:	9009      	str	r0, [sp, #36]	; 0x24
 800a8e0:	0006      	movs	r6, r0
 800a8e2:	950a      	str	r5, [sp, #40]	; 0x28
 800a8e4:	e77d      	b.n	800a7e2 <_dtoa_r+0x9f2>
 800a8e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a8e8:	2300      	movs	r3, #0
 800a8ea:	220a      	movs	r2, #10
 800a8ec:	9802      	ldr	r0, [sp, #8]
 800a8ee:	f000 f8d1 	bl	800aa94 <__multadd>
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	9009      	str	r0, [sp, #36]	; 0x24
 800a8f6:	220a      	movs	r2, #10
 800a8f8:	0031      	movs	r1, r6
 800a8fa:	9802      	ldr	r0, [sp, #8]
 800a8fc:	f000 f8ca 	bl	800aa94 <__multadd>
 800a900:	e7ee      	b.n	800a8e0 <_dtoa_r+0xaf0>
 800a902:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a904:	930c      	str	r3, [sp, #48]	; 0x30
 800a906:	9b08      	ldr	r3, [sp, #32]
 800a908:	9306      	str	r3, [sp, #24]
 800a90a:	9904      	ldr	r1, [sp, #16]
 800a90c:	9803      	ldr	r0, [sp, #12]
 800a90e:	f7ff f9e9 	bl	8009ce4 <quorem>
 800a912:	9b06      	ldr	r3, [sp, #24]
 800a914:	3030      	adds	r0, #48	; 0x30
 800a916:	1c5d      	adds	r5, r3, #1
 800a918:	7018      	strb	r0, [r3, #0]
 800a91a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a91c:	9b08      	ldr	r3, [sp, #32]
 800a91e:	0004      	movs	r4, r0
 800a920:	1aeb      	subs	r3, r5, r3
 800a922:	429a      	cmp	r2, r3
 800a924:	dd08      	ble.n	800a938 <_dtoa_r+0xb48>
 800a926:	2300      	movs	r3, #0
 800a928:	220a      	movs	r2, #10
 800a92a:	9903      	ldr	r1, [sp, #12]
 800a92c:	9802      	ldr	r0, [sp, #8]
 800a92e:	f000 f8b1 	bl	800aa94 <__multadd>
 800a932:	9506      	str	r5, [sp, #24]
 800a934:	9003      	str	r0, [sp, #12]
 800a936:	e7e8      	b.n	800a90a <_dtoa_r+0xb1a>
 800a938:	2300      	movs	r3, #0
 800a93a:	9309      	str	r3, [sp, #36]	; 0x24
 800a93c:	9903      	ldr	r1, [sp, #12]
 800a93e:	2201      	movs	r2, #1
 800a940:	9802      	ldr	r0, [sp, #8]
 800a942:	f000 fa19 	bl	800ad78 <__lshift>
 800a946:	9904      	ldr	r1, [sp, #16]
 800a948:	9003      	str	r0, [sp, #12]
 800a94a:	f000 fa67 	bl	800ae1c <__mcmp>
 800a94e:	2800      	cmp	r0, #0
 800a950:	dc9d      	bgt.n	800a88e <_dtoa_r+0xa9e>
 800a952:	d101      	bne.n	800a958 <_dtoa_r+0xb68>
 800a954:	07e3      	lsls	r3, r4, #31
 800a956:	d49a      	bmi.n	800a88e <_dtoa_r+0xa9e>
 800a958:	1e6b      	subs	r3, r5, #1
 800a95a:	781a      	ldrb	r2, [r3, #0]
 800a95c:	2a30      	cmp	r2, #48	; 0x30
 800a95e:	d000      	beq.n	800a962 <_dtoa_r+0xb72>
 800a960:	e6f4      	b.n	800a74c <_dtoa_r+0x95c>
 800a962:	001d      	movs	r5, r3
 800a964:	e7f8      	b.n	800a958 <_dtoa_r+0xb68>
 800a966:	9a08      	ldr	r2, [sp, #32]
 800a968:	429a      	cmp	r2, r3
 800a96a:	d103      	bne.n	800a974 <_dtoa_r+0xb84>
 800a96c:	2331      	movs	r3, #49	; 0x31
 800a96e:	3701      	adds	r7, #1
 800a970:	7013      	strb	r3, [r2, #0]
 800a972:	e6eb      	b.n	800a74c <_dtoa_r+0x95c>
 800a974:	001d      	movs	r5, r3
 800a976:	e78a      	b.n	800a88e <_dtoa_r+0xa9e>
 800a978:	4b0b      	ldr	r3, [pc, #44]	; (800a9a8 <_dtoa_r+0xbb8>)
 800a97a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a97c:	9308      	str	r3, [sp, #32]
 800a97e:	4b0b      	ldr	r3, [pc, #44]	; (800a9ac <_dtoa_r+0xbbc>)
 800a980:	2a00      	cmp	r2, #0
 800a982:	d001      	beq.n	800a988 <_dtoa_r+0xb98>
 800a984:	f7ff fa77 	bl	8009e76 <_dtoa_r+0x86>
 800a988:	f7ff fa77 	bl	8009e7a <_dtoa_r+0x8a>
 800a98c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a98e:	2b01      	cmp	r3, #1
 800a990:	dc00      	bgt.n	800a994 <_dtoa_r+0xba4>
 800a992:	e621      	b.n	800a5d8 <_dtoa_r+0x7e8>
 800a994:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800a996:	2001      	movs	r0, #1
 800a998:	e635      	b.n	800a606 <_dtoa_r+0x816>
 800a99a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	dcb2      	bgt.n	800a906 <_dtoa_r+0xb16>
 800a9a0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a9a2:	2b02      	cmp	r3, #2
 800a9a4:	ddaf      	ble.n	800a906 <_dtoa_r+0xb16>
 800a9a6:	e6bc      	b.n	800a722 <_dtoa_r+0x932>
 800a9a8:	0800b985 	.word	0x0800b985
 800a9ac:	0800b98d 	.word	0x0800b98d

0800a9b0 <_localeconv_r>:
 800a9b0:	4b03      	ldr	r3, [pc, #12]	; (800a9c0 <_localeconv_r+0x10>)
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	6a18      	ldr	r0, [r3, #32]
 800a9b6:	2800      	cmp	r0, #0
 800a9b8:	d100      	bne.n	800a9bc <_localeconv_r+0xc>
 800a9ba:	4802      	ldr	r0, [pc, #8]	; (800a9c4 <_localeconv_r+0x14>)
 800a9bc:	30f0      	adds	r0, #240	; 0xf0
 800a9be:	4770      	bx	lr
 800a9c0:	20000010 	.word	0x20000010
 800a9c4:	20000074 	.word	0x20000074

0800a9c8 <malloc>:
 800a9c8:	b510      	push	{r4, lr}
 800a9ca:	4b03      	ldr	r3, [pc, #12]	; (800a9d8 <malloc+0x10>)
 800a9cc:	0001      	movs	r1, r0
 800a9ce:	6818      	ldr	r0, [r3, #0]
 800a9d0:	f000 fb4e 	bl	800b070 <_malloc_r>
 800a9d4:	bd10      	pop	{r4, pc}
 800a9d6:	46c0      	nop			; (mov r8, r8)
 800a9d8:	20000010 	.word	0x20000010

0800a9dc <memchr>:
 800a9dc:	b2c9      	uxtb	r1, r1
 800a9de:	1882      	adds	r2, r0, r2
 800a9e0:	4290      	cmp	r0, r2
 800a9e2:	d101      	bne.n	800a9e8 <memchr+0xc>
 800a9e4:	2000      	movs	r0, #0
 800a9e6:	4770      	bx	lr
 800a9e8:	7803      	ldrb	r3, [r0, #0]
 800a9ea:	428b      	cmp	r3, r1
 800a9ec:	d0fb      	beq.n	800a9e6 <memchr+0xa>
 800a9ee:	3001      	adds	r0, #1
 800a9f0:	e7f6      	b.n	800a9e0 <memchr+0x4>

0800a9f2 <_Balloc>:
 800a9f2:	b570      	push	{r4, r5, r6, lr}
 800a9f4:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a9f6:	0004      	movs	r4, r0
 800a9f8:	000d      	movs	r5, r1
 800a9fa:	2e00      	cmp	r6, #0
 800a9fc:	d107      	bne.n	800aa0e <_Balloc+0x1c>
 800a9fe:	2010      	movs	r0, #16
 800aa00:	f7ff ffe2 	bl	800a9c8 <malloc>
 800aa04:	6260      	str	r0, [r4, #36]	; 0x24
 800aa06:	6046      	str	r6, [r0, #4]
 800aa08:	6086      	str	r6, [r0, #8]
 800aa0a:	6006      	str	r6, [r0, #0]
 800aa0c:	60c6      	str	r6, [r0, #12]
 800aa0e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800aa10:	68f3      	ldr	r3, [r6, #12]
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d013      	beq.n	800aa3e <_Balloc+0x4c>
 800aa16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa18:	00aa      	lsls	r2, r5, #2
 800aa1a:	68db      	ldr	r3, [r3, #12]
 800aa1c:	189b      	adds	r3, r3, r2
 800aa1e:	6818      	ldr	r0, [r3, #0]
 800aa20:	2800      	cmp	r0, #0
 800aa22:	d118      	bne.n	800aa56 <_Balloc+0x64>
 800aa24:	2101      	movs	r1, #1
 800aa26:	000e      	movs	r6, r1
 800aa28:	40ae      	lsls	r6, r5
 800aa2a:	1d72      	adds	r2, r6, #5
 800aa2c:	0092      	lsls	r2, r2, #2
 800aa2e:	0020      	movs	r0, r4
 800aa30:	f000 fac6 	bl	800afc0 <_calloc_r>
 800aa34:	2800      	cmp	r0, #0
 800aa36:	d00c      	beq.n	800aa52 <_Balloc+0x60>
 800aa38:	6045      	str	r5, [r0, #4]
 800aa3a:	6086      	str	r6, [r0, #8]
 800aa3c:	e00d      	b.n	800aa5a <_Balloc+0x68>
 800aa3e:	2221      	movs	r2, #33	; 0x21
 800aa40:	2104      	movs	r1, #4
 800aa42:	0020      	movs	r0, r4
 800aa44:	f000 fabc 	bl	800afc0 <_calloc_r>
 800aa48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa4a:	60f0      	str	r0, [r6, #12]
 800aa4c:	68db      	ldr	r3, [r3, #12]
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d1e1      	bne.n	800aa16 <_Balloc+0x24>
 800aa52:	2000      	movs	r0, #0
 800aa54:	bd70      	pop	{r4, r5, r6, pc}
 800aa56:	6802      	ldr	r2, [r0, #0]
 800aa58:	601a      	str	r2, [r3, #0]
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	6103      	str	r3, [r0, #16]
 800aa5e:	60c3      	str	r3, [r0, #12]
 800aa60:	e7f8      	b.n	800aa54 <_Balloc+0x62>

0800aa62 <_Bfree>:
 800aa62:	b570      	push	{r4, r5, r6, lr}
 800aa64:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800aa66:	0006      	movs	r6, r0
 800aa68:	000d      	movs	r5, r1
 800aa6a:	2c00      	cmp	r4, #0
 800aa6c:	d107      	bne.n	800aa7e <_Bfree+0x1c>
 800aa6e:	2010      	movs	r0, #16
 800aa70:	f7ff ffaa 	bl	800a9c8 <malloc>
 800aa74:	6270      	str	r0, [r6, #36]	; 0x24
 800aa76:	6044      	str	r4, [r0, #4]
 800aa78:	6084      	str	r4, [r0, #8]
 800aa7a:	6004      	str	r4, [r0, #0]
 800aa7c:	60c4      	str	r4, [r0, #12]
 800aa7e:	2d00      	cmp	r5, #0
 800aa80:	d007      	beq.n	800aa92 <_Bfree+0x30>
 800aa82:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800aa84:	686a      	ldr	r2, [r5, #4]
 800aa86:	68db      	ldr	r3, [r3, #12]
 800aa88:	0092      	lsls	r2, r2, #2
 800aa8a:	189b      	adds	r3, r3, r2
 800aa8c:	681a      	ldr	r2, [r3, #0]
 800aa8e:	602a      	str	r2, [r5, #0]
 800aa90:	601d      	str	r5, [r3, #0]
 800aa92:	bd70      	pop	{r4, r5, r6, pc}

0800aa94 <__multadd>:
 800aa94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aa96:	001e      	movs	r6, r3
 800aa98:	2314      	movs	r3, #20
 800aa9a:	469c      	mov	ip, r3
 800aa9c:	0007      	movs	r7, r0
 800aa9e:	000c      	movs	r4, r1
 800aaa0:	2000      	movs	r0, #0
 800aaa2:	690d      	ldr	r5, [r1, #16]
 800aaa4:	448c      	add	ip, r1
 800aaa6:	4663      	mov	r3, ip
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	3001      	adds	r0, #1
 800aaac:	b299      	uxth	r1, r3
 800aaae:	4663      	mov	r3, ip
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	4351      	muls	r1, r2
 800aab4:	0c1b      	lsrs	r3, r3, #16
 800aab6:	4353      	muls	r3, r2
 800aab8:	1989      	adds	r1, r1, r6
 800aaba:	0c0e      	lsrs	r6, r1, #16
 800aabc:	199b      	adds	r3, r3, r6
 800aabe:	b289      	uxth	r1, r1
 800aac0:	0c1e      	lsrs	r6, r3, #16
 800aac2:	041b      	lsls	r3, r3, #16
 800aac4:	185b      	adds	r3, r3, r1
 800aac6:	4661      	mov	r1, ip
 800aac8:	c108      	stmia	r1!, {r3}
 800aaca:	468c      	mov	ip, r1
 800aacc:	4285      	cmp	r5, r0
 800aace:	dcea      	bgt.n	800aaa6 <__multadd+0x12>
 800aad0:	2e00      	cmp	r6, #0
 800aad2:	d01b      	beq.n	800ab0c <__multadd+0x78>
 800aad4:	68a3      	ldr	r3, [r4, #8]
 800aad6:	42ab      	cmp	r3, r5
 800aad8:	dc12      	bgt.n	800ab00 <__multadd+0x6c>
 800aada:	6863      	ldr	r3, [r4, #4]
 800aadc:	0038      	movs	r0, r7
 800aade:	1c59      	adds	r1, r3, #1
 800aae0:	f7ff ff87 	bl	800a9f2 <_Balloc>
 800aae4:	0021      	movs	r1, r4
 800aae6:	6923      	ldr	r3, [r4, #16]
 800aae8:	9001      	str	r0, [sp, #4]
 800aaea:	1c9a      	adds	r2, r3, #2
 800aaec:	0092      	lsls	r2, r2, #2
 800aaee:	310c      	adds	r1, #12
 800aaf0:	300c      	adds	r0, #12
 800aaf2:	f7fe fc09 	bl	8009308 <memcpy>
 800aaf6:	0021      	movs	r1, r4
 800aaf8:	0038      	movs	r0, r7
 800aafa:	f7ff ffb2 	bl	800aa62 <_Bfree>
 800aafe:	9c01      	ldr	r4, [sp, #4]
 800ab00:	1d2b      	adds	r3, r5, #4
 800ab02:	009b      	lsls	r3, r3, #2
 800ab04:	18e3      	adds	r3, r4, r3
 800ab06:	3501      	adds	r5, #1
 800ab08:	605e      	str	r6, [r3, #4]
 800ab0a:	6125      	str	r5, [r4, #16]
 800ab0c:	0020      	movs	r0, r4
 800ab0e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0800ab10 <__hi0bits>:
 800ab10:	0003      	movs	r3, r0
 800ab12:	0c02      	lsrs	r2, r0, #16
 800ab14:	2000      	movs	r0, #0
 800ab16:	4282      	cmp	r2, r0
 800ab18:	d101      	bne.n	800ab1e <__hi0bits+0xe>
 800ab1a:	041b      	lsls	r3, r3, #16
 800ab1c:	3010      	adds	r0, #16
 800ab1e:	0e1a      	lsrs	r2, r3, #24
 800ab20:	d101      	bne.n	800ab26 <__hi0bits+0x16>
 800ab22:	3008      	adds	r0, #8
 800ab24:	021b      	lsls	r3, r3, #8
 800ab26:	0f1a      	lsrs	r2, r3, #28
 800ab28:	d101      	bne.n	800ab2e <__hi0bits+0x1e>
 800ab2a:	3004      	adds	r0, #4
 800ab2c:	011b      	lsls	r3, r3, #4
 800ab2e:	0f9a      	lsrs	r2, r3, #30
 800ab30:	d101      	bne.n	800ab36 <__hi0bits+0x26>
 800ab32:	3002      	adds	r0, #2
 800ab34:	009b      	lsls	r3, r3, #2
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	db03      	blt.n	800ab42 <__hi0bits+0x32>
 800ab3a:	3001      	adds	r0, #1
 800ab3c:	005b      	lsls	r3, r3, #1
 800ab3e:	d400      	bmi.n	800ab42 <__hi0bits+0x32>
 800ab40:	2020      	movs	r0, #32
 800ab42:	4770      	bx	lr

0800ab44 <__lo0bits>:
 800ab44:	2207      	movs	r2, #7
 800ab46:	6803      	ldr	r3, [r0, #0]
 800ab48:	b510      	push	{r4, lr}
 800ab4a:	0001      	movs	r1, r0
 800ab4c:	401a      	ands	r2, r3
 800ab4e:	d00d      	beq.n	800ab6c <__lo0bits+0x28>
 800ab50:	2401      	movs	r4, #1
 800ab52:	2000      	movs	r0, #0
 800ab54:	4223      	tst	r3, r4
 800ab56:	d105      	bne.n	800ab64 <__lo0bits+0x20>
 800ab58:	3002      	adds	r0, #2
 800ab5a:	4203      	tst	r3, r0
 800ab5c:	d003      	beq.n	800ab66 <__lo0bits+0x22>
 800ab5e:	40e3      	lsrs	r3, r4
 800ab60:	0020      	movs	r0, r4
 800ab62:	600b      	str	r3, [r1, #0]
 800ab64:	bd10      	pop	{r4, pc}
 800ab66:	089b      	lsrs	r3, r3, #2
 800ab68:	600b      	str	r3, [r1, #0]
 800ab6a:	e7fb      	b.n	800ab64 <__lo0bits+0x20>
 800ab6c:	b29c      	uxth	r4, r3
 800ab6e:	0010      	movs	r0, r2
 800ab70:	2c00      	cmp	r4, #0
 800ab72:	d101      	bne.n	800ab78 <__lo0bits+0x34>
 800ab74:	2010      	movs	r0, #16
 800ab76:	0c1b      	lsrs	r3, r3, #16
 800ab78:	b2da      	uxtb	r2, r3
 800ab7a:	2a00      	cmp	r2, #0
 800ab7c:	d101      	bne.n	800ab82 <__lo0bits+0x3e>
 800ab7e:	3008      	adds	r0, #8
 800ab80:	0a1b      	lsrs	r3, r3, #8
 800ab82:	071a      	lsls	r2, r3, #28
 800ab84:	d101      	bne.n	800ab8a <__lo0bits+0x46>
 800ab86:	3004      	adds	r0, #4
 800ab88:	091b      	lsrs	r3, r3, #4
 800ab8a:	079a      	lsls	r2, r3, #30
 800ab8c:	d101      	bne.n	800ab92 <__lo0bits+0x4e>
 800ab8e:	3002      	adds	r0, #2
 800ab90:	089b      	lsrs	r3, r3, #2
 800ab92:	07da      	lsls	r2, r3, #31
 800ab94:	d4e8      	bmi.n	800ab68 <__lo0bits+0x24>
 800ab96:	085b      	lsrs	r3, r3, #1
 800ab98:	d001      	beq.n	800ab9e <__lo0bits+0x5a>
 800ab9a:	3001      	adds	r0, #1
 800ab9c:	e7e4      	b.n	800ab68 <__lo0bits+0x24>
 800ab9e:	2020      	movs	r0, #32
 800aba0:	e7e0      	b.n	800ab64 <__lo0bits+0x20>

0800aba2 <__i2b>:
 800aba2:	b510      	push	{r4, lr}
 800aba4:	000c      	movs	r4, r1
 800aba6:	2101      	movs	r1, #1
 800aba8:	f7ff ff23 	bl	800a9f2 <_Balloc>
 800abac:	2301      	movs	r3, #1
 800abae:	6144      	str	r4, [r0, #20]
 800abb0:	6103      	str	r3, [r0, #16]
 800abb2:	bd10      	pop	{r4, pc}

0800abb4 <__multiply>:
 800abb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800abb6:	690b      	ldr	r3, [r1, #16]
 800abb8:	0014      	movs	r4, r2
 800abba:	6912      	ldr	r2, [r2, #16]
 800abbc:	b089      	sub	sp, #36	; 0x24
 800abbe:	000d      	movs	r5, r1
 800abc0:	4293      	cmp	r3, r2
 800abc2:	da01      	bge.n	800abc8 <__multiply+0x14>
 800abc4:	0025      	movs	r5, r4
 800abc6:	000c      	movs	r4, r1
 800abc8:	692f      	ldr	r7, [r5, #16]
 800abca:	6926      	ldr	r6, [r4, #16]
 800abcc:	6869      	ldr	r1, [r5, #4]
 800abce:	19bb      	adds	r3, r7, r6
 800abd0:	9302      	str	r3, [sp, #8]
 800abd2:	68ab      	ldr	r3, [r5, #8]
 800abd4:	19ba      	adds	r2, r7, r6
 800abd6:	4293      	cmp	r3, r2
 800abd8:	da00      	bge.n	800abdc <__multiply+0x28>
 800abda:	3101      	adds	r1, #1
 800abdc:	f7ff ff09 	bl	800a9f2 <_Balloc>
 800abe0:	0002      	movs	r2, r0
 800abe2:	19bb      	adds	r3, r7, r6
 800abe4:	3214      	adds	r2, #20
 800abe6:	009b      	lsls	r3, r3, #2
 800abe8:	18d3      	adds	r3, r2, r3
 800abea:	469c      	mov	ip, r3
 800abec:	2100      	movs	r1, #0
 800abee:	0013      	movs	r3, r2
 800abf0:	9004      	str	r0, [sp, #16]
 800abf2:	4563      	cmp	r3, ip
 800abf4:	d31d      	bcc.n	800ac32 <__multiply+0x7e>
 800abf6:	3514      	adds	r5, #20
 800abf8:	00bf      	lsls	r7, r7, #2
 800abfa:	19eb      	adds	r3, r5, r7
 800abfc:	3414      	adds	r4, #20
 800abfe:	00b6      	lsls	r6, r6, #2
 800ac00:	9305      	str	r3, [sp, #20]
 800ac02:	19a3      	adds	r3, r4, r6
 800ac04:	9503      	str	r5, [sp, #12]
 800ac06:	9401      	str	r4, [sp, #4]
 800ac08:	9307      	str	r3, [sp, #28]
 800ac0a:	9b07      	ldr	r3, [sp, #28]
 800ac0c:	9901      	ldr	r1, [sp, #4]
 800ac0e:	4299      	cmp	r1, r3
 800ac10:	d311      	bcc.n	800ac36 <__multiply+0x82>
 800ac12:	9b02      	ldr	r3, [sp, #8]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	dd06      	ble.n	800ac26 <__multiply+0x72>
 800ac18:	2304      	movs	r3, #4
 800ac1a:	425b      	negs	r3, r3
 800ac1c:	449c      	add	ip, r3
 800ac1e:	4663      	mov	r3, ip
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d051      	beq.n	800acca <__multiply+0x116>
 800ac26:	9b04      	ldr	r3, [sp, #16]
 800ac28:	9a02      	ldr	r2, [sp, #8]
 800ac2a:	0018      	movs	r0, r3
 800ac2c:	611a      	str	r2, [r3, #16]
 800ac2e:	b009      	add	sp, #36	; 0x24
 800ac30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac32:	c302      	stmia	r3!, {r1}
 800ac34:	e7dd      	b.n	800abf2 <__multiply+0x3e>
 800ac36:	9b01      	ldr	r3, [sp, #4]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	b298      	uxth	r0, r3
 800ac3c:	2800      	cmp	r0, #0
 800ac3e:	d01c      	beq.n	800ac7a <__multiply+0xc6>
 800ac40:	0015      	movs	r5, r2
 800ac42:	2600      	movs	r6, #0
 800ac44:	9f03      	ldr	r7, [sp, #12]
 800ac46:	cf02      	ldmia	r7!, {r1}
 800ac48:	682c      	ldr	r4, [r5, #0]
 800ac4a:	b28b      	uxth	r3, r1
 800ac4c:	4343      	muls	r3, r0
 800ac4e:	0c09      	lsrs	r1, r1, #16
 800ac50:	4341      	muls	r1, r0
 800ac52:	b2a4      	uxth	r4, r4
 800ac54:	191b      	adds	r3, r3, r4
 800ac56:	199b      	adds	r3, r3, r6
 800ac58:	000e      	movs	r6, r1
 800ac5a:	6829      	ldr	r1, [r5, #0]
 800ac5c:	9506      	str	r5, [sp, #24]
 800ac5e:	0c09      	lsrs	r1, r1, #16
 800ac60:	1871      	adds	r1, r6, r1
 800ac62:	0c1e      	lsrs	r6, r3, #16
 800ac64:	1989      	adds	r1, r1, r6
 800ac66:	0c0e      	lsrs	r6, r1, #16
 800ac68:	b29b      	uxth	r3, r3
 800ac6a:	0409      	lsls	r1, r1, #16
 800ac6c:	430b      	orrs	r3, r1
 800ac6e:	c508      	stmia	r5!, {r3}
 800ac70:	9b05      	ldr	r3, [sp, #20]
 800ac72:	42bb      	cmp	r3, r7
 800ac74:	d8e7      	bhi.n	800ac46 <__multiply+0x92>
 800ac76:	9b06      	ldr	r3, [sp, #24]
 800ac78:	605e      	str	r6, [r3, #4]
 800ac7a:	9b01      	ldr	r3, [sp, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	0c1d      	lsrs	r5, r3, #16
 800ac80:	d01e      	beq.n	800acc0 <__multiply+0x10c>
 800ac82:	0010      	movs	r0, r2
 800ac84:	2700      	movs	r7, #0
 800ac86:	6813      	ldr	r3, [r2, #0]
 800ac88:	9e03      	ldr	r6, [sp, #12]
 800ac8a:	6831      	ldr	r1, [r6, #0]
 800ac8c:	6804      	ldr	r4, [r0, #0]
 800ac8e:	b289      	uxth	r1, r1
 800ac90:	4369      	muls	r1, r5
 800ac92:	0c24      	lsrs	r4, r4, #16
 800ac94:	1909      	adds	r1, r1, r4
 800ac96:	19c9      	adds	r1, r1, r7
 800ac98:	040f      	lsls	r7, r1, #16
 800ac9a:	b29b      	uxth	r3, r3
 800ac9c:	433b      	orrs	r3, r7
 800ac9e:	6003      	str	r3, [r0, #0]
 800aca0:	ce80      	ldmia	r6!, {r7}
 800aca2:	6843      	ldr	r3, [r0, #4]
 800aca4:	0c3f      	lsrs	r7, r7, #16
 800aca6:	436f      	muls	r7, r5
 800aca8:	b29b      	uxth	r3, r3
 800acaa:	18fb      	adds	r3, r7, r3
 800acac:	0c09      	lsrs	r1, r1, #16
 800acae:	185b      	adds	r3, r3, r1
 800acb0:	9905      	ldr	r1, [sp, #20]
 800acb2:	9006      	str	r0, [sp, #24]
 800acb4:	0c1f      	lsrs	r7, r3, #16
 800acb6:	3004      	adds	r0, #4
 800acb8:	42b1      	cmp	r1, r6
 800acba:	d8e6      	bhi.n	800ac8a <__multiply+0xd6>
 800acbc:	9906      	ldr	r1, [sp, #24]
 800acbe:	604b      	str	r3, [r1, #4]
 800acc0:	9b01      	ldr	r3, [sp, #4]
 800acc2:	3204      	adds	r2, #4
 800acc4:	3304      	adds	r3, #4
 800acc6:	9301      	str	r3, [sp, #4]
 800acc8:	e79f      	b.n	800ac0a <__multiply+0x56>
 800acca:	9b02      	ldr	r3, [sp, #8]
 800accc:	3b01      	subs	r3, #1
 800acce:	9302      	str	r3, [sp, #8]
 800acd0:	e79f      	b.n	800ac12 <__multiply+0x5e>
	...

0800acd4 <__pow5mult>:
 800acd4:	2303      	movs	r3, #3
 800acd6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800acd8:	4013      	ands	r3, r2
 800acda:	0005      	movs	r5, r0
 800acdc:	000e      	movs	r6, r1
 800acde:	0014      	movs	r4, r2
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d008      	beq.n	800acf6 <__pow5mult+0x22>
 800ace4:	4922      	ldr	r1, [pc, #136]	; (800ad70 <__pow5mult+0x9c>)
 800ace6:	3b01      	subs	r3, #1
 800ace8:	009a      	lsls	r2, r3, #2
 800acea:	5852      	ldr	r2, [r2, r1]
 800acec:	2300      	movs	r3, #0
 800acee:	0031      	movs	r1, r6
 800acf0:	f7ff fed0 	bl	800aa94 <__multadd>
 800acf4:	0006      	movs	r6, r0
 800acf6:	10a3      	asrs	r3, r4, #2
 800acf8:	9301      	str	r3, [sp, #4]
 800acfa:	d036      	beq.n	800ad6a <__pow5mult+0x96>
 800acfc:	6a6c      	ldr	r4, [r5, #36]	; 0x24
 800acfe:	2c00      	cmp	r4, #0
 800ad00:	d107      	bne.n	800ad12 <__pow5mult+0x3e>
 800ad02:	2010      	movs	r0, #16
 800ad04:	f7ff fe60 	bl	800a9c8 <malloc>
 800ad08:	6268      	str	r0, [r5, #36]	; 0x24
 800ad0a:	6044      	str	r4, [r0, #4]
 800ad0c:	6084      	str	r4, [r0, #8]
 800ad0e:	6004      	str	r4, [r0, #0]
 800ad10:	60c4      	str	r4, [r0, #12]
 800ad12:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 800ad14:	68bc      	ldr	r4, [r7, #8]
 800ad16:	2c00      	cmp	r4, #0
 800ad18:	d107      	bne.n	800ad2a <__pow5mult+0x56>
 800ad1a:	4916      	ldr	r1, [pc, #88]	; (800ad74 <__pow5mult+0xa0>)
 800ad1c:	0028      	movs	r0, r5
 800ad1e:	f7ff ff40 	bl	800aba2 <__i2b>
 800ad22:	2300      	movs	r3, #0
 800ad24:	0004      	movs	r4, r0
 800ad26:	60b8      	str	r0, [r7, #8]
 800ad28:	6003      	str	r3, [r0, #0]
 800ad2a:	2201      	movs	r2, #1
 800ad2c:	9b01      	ldr	r3, [sp, #4]
 800ad2e:	4213      	tst	r3, r2
 800ad30:	d00a      	beq.n	800ad48 <__pow5mult+0x74>
 800ad32:	0031      	movs	r1, r6
 800ad34:	0022      	movs	r2, r4
 800ad36:	0028      	movs	r0, r5
 800ad38:	f7ff ff3c 	bl	800abb4 <__multiply>
 800ad3c:	0007      	movs	r7, r0
 800ad3e:	0031      	movs	r1, r6
 800ad40:	0028      	movs	r0, r5
 800ad42:	f7ff fe8e 	bl	800aa62 <_Bfree>
 800ad46:	003e      	movs	r6, r7
 800ad48:	9b01      	ldr	r3, [sp, #4]
 800ad4a:	105b      	asrs	r3, r3, #1
 800ad4c:	9301      	str	r3, [sp, #4]
 800ad4e:	d00c      	beq.n	800ad6a <__pow5mult+0x96>
 800ad50:	6820      	ldr	r0, [r4, #0]
 800ad52:	2800      	cmp	r0, #0
 800ad54:	d107      	bne.n	800ad66 <__pow5mult+0x92>
 800ad56:	0022      	movs	r2, r4
 800ad58:	0021      	movs	r1, r4
 800ad5a:	0028      	movs	r0, r5
 800ad5c:	f7ff ff2a 	bl	800abb4 <__multiply>
 800ad60:	2300      	movs	r3, #0
 800ad62:	6020      	str	r0, [r4, #0]
 800ad64:	6003      	str	r3, [r0, #0]
 800ad66:	0004      	movs	r4, r0
 800ad68:	e7df      	b.n	800ad2a <__pow5mult+0x56>
 800ad6a:	0030      	movs	r0, r6
 800ad6c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ad6e:	46c0      	nop			; (mov r8, r8)
 800ad70:	0800ba88 	.word	0x0800ba88
 800ad74:	00000271 	.word	0x00000271

0800ad78 <__lshift>:
 800ad78:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad7a:	000d      	movs	r5, r1
 800ad7c:	0017      	movs	r7, r2
 800ad7e:	692b      	ldr	r3, [r5, #16]
 800ad80:	1154      	asrs	r4, r2, #5
 800ad82:	b085      	sub	sp, #20
 800ad84:	18e3      	adds	r3, r4, r3
 800ad86:	9301      	str	r3, [sp, #4]
 800ad88:	3301      	adds	r3, #1
 800ad8a:	9300      	str	r3, [sp, #0]
 800ad8c:	6849      	ldr	r1, [r1, #4]
 800ad8e:	68ab      	ldr	r3, [r5, #8]
 800ad90:	9002      	str	r0, [sp, #8]
 800ad92:	9a00      	ldr	r2, [sp, #0]
 800ad94:	4293      	cmp	r3, r2
 800ad96:	db35      	blt.n	800ae04 <__lshift+0x8c>
 800ad98:	9802      	ldr	r0, [sp, #8]
 800ad9a:	f7ff fe2a 	bl	800a9f2 <_Balloc>
 800ad9e:	2300      	movs	r3, #0
 800ada0:	0002      	movs	r2, r0
 800ada2:	0006      	movs	r6, r0
 800ada4:	0019      	movs	r1, r3
 800ada6:	3214      	adds	r2, #20
 800ada8:	42a3      	cmp	r3, r4
 800adaa:	db2e      	blt.n	800ae0a <__lshift+0x92>
 800adac:	43e3      	mvns	r3, r4
 800adae:	17db      	asrs	r3, r3, #31
 800adb0:	401c      	ands	r4, r3
 800adb2:	002b      	movs	r3, r5
 800adb4:	00a4      	lsls	r4, r4, #2
 800adb6:	1914      	adds	r4, r2, r4
 800adb8:	692a      	ldr	r2, [r5, #16]
 800adba:	3314      	adds	r3, #20
 800adbc:	0092      	lsls	r2, r2, #2
 800adbe:	189a      	adds	r2, r3, r2
 800adc0:	4694      	mov	ip, r2
 800adc2:	221f      	movs	r2, #31
 800adc4:	4017      	ands	r7, r2
 800adc6:	d024      	beq.n	800ae12 <__lshift+0x9a>
 800adc8:	3201      	adds	r2, #1
 800adca:	1bd2      	subs	r2, r2, r7
 800adcc:	9203      	str	r2, [sp, #12]
 800adce:	2200      	movs	r2, #0
 800add0:	6819      	ldr	r1, [r3, #0]
 800add2:	0020      	movs	r0, r4
 800add4:	40b9      	lsls	r1, r7
 800add6:	430a      	orrs	r2, r1
 800add8:	c404      	stmia	r4!, {r2}
 800adda:	cb04      	ldmia	r3!, {r2}
 800addc:	9903      	ldr	r1, [sp, #12]
 800adde:	40ca      	lsrs	r2, r1
 800ade0:	459c      	cmp	ip, r3
 800ade2:	d8f5      	bhi.n	800add0 <__lshift+0x58>
 800ade4:	6042      	str	r2, [r0, #4]
 800ade6:	2a00      	cmp	r2, #0
 800ade8:	d002      	beq.n	800adf0 <__lshift+0x78>
 800adea:	9b01      	ldr	r3, [sp, #4]
 800adec:	3302      	adds	r3, #2
 800adee:	9300      	str	r3, [sp, #0]
 800adf0:	9b00      	ldr	r3, [sp, #0]
 800adf2:	9802      	ldr	r0, [sp, #8]
 800adf4:	3b01      	subs	r3, #1
 800adf6:	6133      	str	r3, [r6, #16]
 800adf8:	0029      	movs	r1, r5
 800adfa:	f7ff fe32 	bl	800aa62 <_Bfree>
 800adfe:	0030      	movs	r0, r6
 800ae00:	b005      	add	sp, #20
 800ae02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae04:	3101      	adds	r1, #1
 800ae06:	005b      	lsls	r3, r3, #1
 800ae08:	e7c3      	b.n	800ad92 <__lshift+0x1a>
 800ae0a:	0098      	lsls	r0, r3, #2
 800ae0c:	5011      	str	r1, [r2, r0]
 800ae0e:	3301      	adds	r3, #1
 800ae10:	e7ca      	b.n	800ada8 <__lshift+0x30>
 800ae12:	cb04      	ldmia	r3!, {r2}
 800ae14:	c404      	stmia	r4!, {r2}
 800ae16:	459c      	cmp	ip, r3
 800ae18:	d8fb      	bhi.n	800ae12 <__lshift+0x9a>
 800ae1a:	e7e9      	b.n	800adf0 <__lshift+0x78>

0800ae1c <__mcmp>:
 800ae1c:	690a      	ldr	r2, [r1, #16]
 800ae1e:	6903      	ldr	r3, [r0, #16]
 800ae20:	b530      	push	{r4, r5, lr}
 800ae22:	1a9b      	subs	r3, r3, r2
 800ae24:	d10d      	bne.n	800ae42 <__mcmp+0x26>
 800ae26:	0092      	lsls	r2, r2, #2
 800ae28:	3014      	adds	r0, #20
 800ae2a:	3114      	adds	r1, #20
 800ae2c:	1884      	adds	r4, r0, r2
 800ae2e:	1889      	adds	r1, r1, r2
 800ae30:	3c04      	subs	r4, #4
 800ae32:	3904      	subs	r1, #4
 800ae34:	6825      	ldr	r5, [r4, #0]
 800ae36:	680a      	ldr	r2, [r1, #0]
 800ae38:	4295      	cmp	r5, r2
 800ae3a:	d004      	beq.n	800ae46 <__mcmp+0x2a>
 800ae3c:	2301      	movs	r3, #1
 800ae3e:	4295      	cmp	r5, r2
 800ae40:	d304      	bcc.n	800ae4c <__mcmp+0x30>
 800ae42:	0018      	movs	r0, r3
 800ae44:	bd30      	pop	{r4, r5, pc}
 800ae46:	42a0      	cmp	r0, r4
 800ae48:	d3f2      	bcc.n	800ae30 <__mcmp+0x14>
 800ae4a:	e7fa      	b.n	800ae42 <__mcmp+0x26>
 800ae4c:	425b      	negs	r3, r3
 800ae4e:	e7f8      	b.n	800ae42 <__mcmp+0x26>

0800ae50 <__mdiff>:
 800ae50:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae52:	000d      	movs	r5, r1
 800ae54:	b085      	sub	sp, #20
 800ae56:	0007      	movs	r7, r0
 800ae58:	0011      	movs	r1, r2
 800ae5a:	0028      	movs	r0, r5
 800ae5c:	0014      	movs	r4, r2
 800ae5e:	f7ff ffdd 	bl	800ae1c <__mcmp>
 800ae62:	1e06      	subs	r6, r0, #0
 800ae64:	d108      	bne.n	800ae78 <__mdiff+0x28>
 800ae66:	0001      	movs	r1, r0
 800ae68:	0038      	movs	r0, r7
 800ae6a:	f7ff fdc2 	bl	800a9f2 <_Balloc>
 800ae6e:	2301      	movs	r3, #1
 800ae70:	6146      	str	r6, [r0, #20]
 800ae72:	6103      	str	r3, [r0, #16]
 800ae74:	b005      	add	sp, #20
 800ae76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae78:	2301      	movs	r3, #1
 800ae7a:	9301      	str	r3, [sp, #4]
 800ae7c:	2800      	cmp	r0, #0
 800ae7e:	db04      	blt.n	800ae8a <__mdiff+0x3a>
 800ae80:	0023      	movs	r3, r4
 800ae82:	002c      	movs	r4, r5
 800ae84:	001d      	movs	r5, r3
 800ae86:	2300      	movs	r3, #0
 800ae88:	9301      	str	r3, [sp, #4]
 800ae8a:	6861      	ldr	r1, [r4, #4]
 800ae8c:	0038      	movs	r0, r7
 800ae8e:	f7ff fdb0 	bl	800a9f2 <_Balloc>
 800ae92:	002f      	movs	r7, r5
 800ae94:	2200      	movs	r2, #0
 800ae96:	9b01      	ldr	r3, [sp, #4]
 800ae98:	6926      	ldr	r6, [r4, #16]
 800ae9a:	60c3      	str	r3, [r0, #12]
 800ae9c:	3414      	adds	r4, #20
 800ae9e:	00b3      	lsls	r3, r6, #2
 800aea0:	18e3      	adds	r3, r4, r3
 800aea2:	9302      	str	r3, [sp, #8]
 800aea4:	692b      	ldr	r3, [r5, #16]
 800aea6:	3714      	adds	r7, #20
 800aea8:	009b      	lsls	r3, r3, #2
 800aeaa:	18fb      	adds	r3, r7, r3
 800aeac:	9303      	str	r3, [sp, #12]
 800aeae:	0003      	movs	r3, r0
 800aeb0:	4694      	mov	ip, r2
 800aeb2:	3314      	adds	r3, #20
 800aeb4:	cc20      	ldmia	r4!, {r5}
 800aeb6:	cf04      	ldmia	r7!, {r2}
 800aeb8:	9201      	str	r2, [sp, #4]
 800aeba:	b2aa      	uxth	r2, r5
 800aebc:	4494      	add	ip, r2
 800aebe:	466a      	mov	r2, sp
 800aec0:	4661      	mov	r1, ip
 800aec2:	8892      	ldrh	r2, [r2, #4]
 800aec4:	0c2d      	lsrs	r5, r5, #16
 800aec6:	1a8a      	subs	r2, r1, r2
 800aec8:	9901      	ldr	r1, [sp, #4]
 800aeca:	0c09      	lsrs	r1, r1, #16
 800aecc:	1a69      	subs	r1, r5, r1
 800aece:	1415      	asrs	r5, r2, #16
 800aed0:	1949      	adds	r1, r1, r5
 800aed2:	140d      	asrs	r5, r1, #16
 800aed4:	b292      	uxth	r2, r2
 800aed6:	0409      	lsls	r1, r1, #16
 800aed8:	430a      	orrs	r2, r1
 800aeda:	601a      	str	r2, [r3, #0]
 800aedc:	9a03      	ldr	r2, [sp, #12]
 800aede:	46ac      	mov	ip, r5
 800aee0:	3304      	adds	r3, #4
 800aee2:	42ba      	cmp	r2, r7
 800aee4:	d8e6      	bhi.n	800aeb4 <__mdiff+0x64>
 800aee6:	9902      	ldr	r1, [sp, #8]
 800aee8:	001a      	movs	r2, r3
 800aeea:	428c      	cmp	r4, r1
 800aeec:	d305      	bcc.n	800aefa <__mdiff+0xaa>
 800aeee:	3a04      	subs	r2, #4
 800aef0:	6813      	ldr	r3, [r2, #0]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d00e      	beq.n	800af14 <__mdiff+0xc4>
 800aef6:	6106      	str	r6, [r0, #16]
 800aef8:	e7bc      	b.n	800ae74 <__mdiff+0x24>
 800aefa:	cc04      	ldmia	r4!, {r2}
 800aefc:	b291      	uxth	r1, r2
 800aefe:	4461      	add	r1, ip
 800af00:	140d      	asrs	r5, r1, #16
 800af02:	0c12      	lsrs	r2, r2, #16
 800af04:	1952      	adds	r2, r2, r5
 800af06:	1415      	asrs	r5, r2, #16
 800af08:	b289      	uxth	r1, r1
 800af0a:	0412      	lsls	r2, r2, #16
 800af0c:	430a      	orrs	r2, r1
 800af0e:	46ac      	mov	ip, r5
 800af10:	c304      	stmia	r3!, {r2}
 800af12:	e7e8      	b.n	800aee6 <__mdiff+0x96>
 800af14:	3e01      	subs	r6, #1
 800af16:	e7ea      	b.n	800aeee <__mdiff+0x9e>

0800af18 <__d2b>:
 800af18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af1a:	001d      	movs	r5, r3
 800af1c:	2101      	movs	r1, #1
 800af1e:	0014      	movs	r4, r2
 800af20:	9f08      	ldr	r7, [sp, #32]
 800af22:	f7ff fd66 	bl	800a9f2 <_Balloc>
 800af26:	032b      	lsls	r3, r5, #12
 800af28:	006d      	lsls	r5, r5, #1
 800af2a:	0006      	movs	r6, r0
 800af2c:	0b1b      	lsrs	r3, r3, #12
 800af2e:	0d6d      	lsrs	r5, r5, #21
 800af30:	d124      	bne.n	800af7c <__d2b+0x64>
 800af32:	9301      	str	r3, [sp, #4]
 800af34:	2c00      	cmp	r4, #0
 800af36:	d027      	beq.n	800af88 <__d2b+0x70>
 800af38:	4668      	mov	r0, sp
 800af3a:	9400      	str	r4, [sp, #0]
 800af3c:	f7ff fe02 	bl	800ab44 <__lo0bits>
 800af40:	9c00      	ldr	r4, [sp, #0]
 800af42:	2800      	cmp	r0, #0
 800af44:	d01e      	beq.n	800af84 <__d2b+0x6c>
 800af46:	9b01      	ldr	r3, [sp, #4]
 800af48:	2120      	movs	r1, #32
 800af4a:	001a      	movs	r2, r3
 800af4c:	1a09      	subs	r1, r1, r0
 800af4e:	408a      	lsls	r2, r1
 800af50:	40c3      	lsrs	r3, r0
 800af52:	4322      	orrs	r2, r4
 800af54:	6172      	str	r2, [r6, #20]
 800af56:	9301      	str	r3, [sp, #4]
 800af58:	9c01      	ldr	r4, [sp, #4]
 800af5a:	61b4      	str	r4, [r6, #24]
 800af5c:	1e63      	subs	r3, r4, #1
 800af5e:	419c      	sbcs	r4, r3
 800af60:	3401      	adds	r4, #1
 800af62:	6134      	str	r4, [r6, #16]
 800af64:	2d00      	cmp	r5, #0
 800af66:	d018      	beq.n	800af9a <__d2b+0x82>
 800af68:	4b12      	ldr	r3, [pc, #72]	; (800afb4 <__d2b+0x9c>)
 800af6a:	18ed      	adds	r5, r5, r3
 800af6c:	2335      	movs	r3, #53	; 0x35
 800af6e:	182d      	adds	r5, r5, r0
 800af70:	603d      	str	r5, [r7, #0]
 800af72:	1a18      	subs	r0, r3, r0
 800af74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af76:	6018      	str	r0, [r3, #0]
 800af78:	0030      	movs	r0, r6
 800af7a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800af7c:	2280      	movs	r2, #128	; 0x80
 800af7e:	0352      	lsls	r2, r2, #13
 800af80:	4313      	orrs	r3, r2
 800af82:	e7d6      	b.n	800af32 <__d2b+0x1a>
 800af84:	6174      	str	r4, [r6, #20]
 800af86:	e7e7      	b.n	800af58 <__d2b+0x40>
 800af88:	a801      	add	r0, sp, #4
 800af8a:	f7ff fddb 	bl	800ab44 <__lo0bits>
 800af8e:	2401      	movs	r4, #1
 800af90:	9b01      	ldr	r3, [sp, #4]
 800af92:	6134      	str	r4, [r6, #16]
 800af94:	6173      	str	r3, [r6, #20]
 800af96:	3020      	adds	r0, #32
 800af98:	e7e4      	b.n	800af64 <__d2b+0x4c>
 800af9a:	4b07      	ldr	r3, [pc, #28]	; (800afb8 <__d2b+0xa0>)
 800af9c:	18c0      	adds	r0, r0, r3
 800af9e:	4b07      	ldr	r3, [pc, #28]	; (800afbc <__d2b+0xa4>)
 800afa0:	6038      	str	r0, [r7, #0]
 800afa2:	18e3      	adds	r3, r4, r3
 800afa4:	009b      	lsls	r3, r3, #2
 800afa6:	18f3      	adds	r3, r6, r3
 800afa8:	6958      	ldr	r0, [r3, #20]
 800afaa:	f7ff fdb1 	bl	800ab10 <__hi0bits>
 800afae:	0164      	lsls	r4, r4, #5
 800afb0:	1a20      	subs	r0, r4, r0
 800afb2:	e7df      	b.n	800af74 <__d2b+0x5c>
 800afb4:	fffffbcd 	.word	0xfffffbcd
 800afb8:	fffffbce 	.word	0xfffffbce
 800afbc:	3fffffff 	.word	0x3fffffff

0800afc0 <_calloc_r>:
 800afc0:	434a      	muls	r2, r1
 800afc2:	b570      	push	{r4, r5, r6, lr}
 800afc4:	0011      	movs	r1, r2
 800afc6:	0014      	movs	r4, r2
 800afc8:	f000 f852 	bl	800b070 <_malloc_r>
 800afcc:	1e05      	subs	r5, r0, #0
 800afce:	d003      	beq.n	800afd8 <_calloc_r+0x18>
 800afd0:	0022      	movs	r2, r4
 800afd2:	2100      	movs	r1, #0
 800afd4:	f7fe f9a1 	bl	800931a <memset>
 800afd8:	0028      	movs	r0, r5
 800afda:	bd70      	pop	{r4, r5, r6, pc}

0800afdc <_free_r>:
 800afdc:	b570      	push	{r4, r5, r6, lr}
 800afde:	0005      	movs	r5, r0
 800afe0:	2900      	cmp	r1, #0
 800afe2:	d010      	beq.n	800b006 <_free_r+0x2a>
 800afe4:	1f0c      	subs	r4, r1, #4
 800afe6:	6823      	ldr	r3, [r4, #0]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	da00      	bge.n	800afee <_free_r+0x12>
 800afec:	18e4      	adds	r4, r4, r3
 800afee:	0028      	movs	r0, r5
 800aff0:	f000 fa33 	bl	800b45a <__malloc_lock>
 800aff4:	4a1d      	ldr	r2, [pc, #116]	; (800b06c <_free_r+0x90>)
 800aff6:	6813      	ldr	r3, [r2, #0]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d105      	bne.n	800b008 <_free_r+0x2c>
 800affc:	6063      	str	r3, [r4, #4]
 800affe:	6014      	str	r4, [r2, #0]
 800b000:	0028      	movs	r0, r5
 800b002:	f000 fa2b 	bl	800b45c <__malloc_unlock>
 800b006:	bd70      	pop	{r4, r5, r6, pc}
 800b008:	42a3      	cmp	r3, r4
 800b00a:	d909      	bls.n	800b020 <_free_r+0x44>
 800b00c:	6821      	ldr	r1, [r4, #0]
 800b00e:	1860      	adds	r0, r4, r1
 800b010:	4283      	cmp	r3, r0
 800b012:	d1f3      	bne.n	800affc <_free_r+0x20>
 800b014:	6818      	ldr	r0, [r3, #0]
 800b016:	685b      	ldr	r3, [r3, #4]
 800b018:	1841      	adds	r1, r0, r1
 800b01a:	6021      	str	r1, [r4, #0]
 800b01c:	e7ee      	b.n	800affc <_free_r+0x20>
 800b01e:	0013      	movs	r3, r2
 800b020:	685a      	ldr	r2, [r3, #4]
 800b022:	2a00      	cmp	r2, #0
 800b024:	d001      	beq.n	800b02a <_free_r+0x4e>
 800b026:	42a2      	cmp	r2, r4
 800b028:	d9f9      	bls.n	800b01e <_free_r+0x42>
 800b02a:	6819      	ldr	r1, [r3, #0]
 800b02c:	1858      	adds	r0, r3, r1
 800b02e:	42a0      	cmp	r0, r4
 800b030:	d10b      	bne.n	800b04a <_free_r+0x6e>
 800b032:	6820      	ldr	r0, [r4, #0]
 800b034:	1809      	adds	r1, r1, r0
 800b036:	1858      	adds	r0, r3, r1
 800b038:	6019      	str	r1, [r3, #0]
 800b03a:	4282      	cmp	r2, r0
 800b03c:	d1e0      	bne.n	800b000 <_free_r+0x24>
 800b03e:	6810      	ldr	r0, [r2, #0]
 800b040:	6852      	ldr	r2, [r2, #4]
 800b042:	1841      	adds	r1, r0, r1
 800b044:	6019      	str	r1, [r3, #0]
 800b046:	605a      	str	r2, [r3, #4]
 800b048:	e7da      	b.n	800b000 <_free_r+0x24>
 800b04a:	42a0      	cmp	r0, r4
 800b04c:	d902      	bls.n	800b054 <_free_r+0x78>
 800b04e:	230c      	movs	r3, #12
 800b050:	602b      	str	r3, [r5, #0]
 800b052:	e7d5      	b.n	800b000 <_free_r+0x24>
 800b054:	6821      	ldr	r1, [r4, #0]
 800b056:	1860      	adds	r0, r4, r1
 800b058:	4282      	cmp	r2, r0
 800b05a:	d103      	bne.n	800b064 <_free_r+0x88>
 800b05c:	6810      	ldr	r0, [r2, #0]
 800b05e:	6852      	ldr	r2, [r2, #4]
 800b060:	1841      	adds	r1, r0, r1
 800b062:	6021      	str	r1, [r4, #0]
 800b064:	6062      	str	r2, [r4, #4]
 800b066:	605c      	str	r4, [r3, #4]
 800b068:	e7ca      	b.n	800b000 <_free_r+0x24>
 800b06a:	46c0      	nop			; (mov r8, r8)
 800b06c:	200012e0 	.word	0x200012e0

0800b070 <_malloc_r>:
 800b070:	2303      	movs	r3, #3
 800b072:	b570      	push	{r4, r5, r6, lr}
 800b074:	1ccd      	adds	r5, r1, #3
 800b076:	439d      	bics	r5, r3
 800b078:	3508      	adds	r5, #8
 800b07a:	0006      	movs	r6, r0
 800b07c:	2d0c      	cmp	r5, #12
 800b07e:	d21e      	bcs.n	800b0be <_malloc_r+0x4e>
 800b080:	250c      	movs	r5, #12
 800b082:	42a9      	cmp	r1, r5
 800b084:	d81d      	bhi.n	800b0c2 <_malloc_r+0x52>
 800b086:	0030      	movs	r0, r6
 800b088:	f000 f9e7 	bl	800b45a <__malloc_lock>
 800b08c:	4a25      	ldr	r2, [pc, #148]	; (800b124 <_malloc_r+0xb4>)
 800b08e:	6814      	ldr	r4, [r2, #0]
 800b090:	0021      	movs	r1, r4
 800b092:	2900      	cmp	r1, #0
 800b094:	d119      	bne.n	800b0ca <_malloc_r+0x5a>
 800b096:	4c24      	ldr	r4, [pc, #144]	; (800b128 <_malloc_r+0xb8>)
 800b098:	6823      	ldr	r3, [r4, #0]
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d103      	bne.n	800b0a6 <_malloc_r+0x36>
 800b09e:	0030      	movs	r0, r6
 800b0a0:	f000 f9a4 	bl	800b3ec <_sbrk_r>
 800b0a4:	6020      	str	r0, [r4, #0]
 800b0a6:	0029      	movs	r1, r5
 800b0a8:	0030      	movs	r0, r6
 800b0aa:	f000 f99f 	bl	800b3ec <_sbrk_r>
 800b0ae:	1c43      	adds	r3, r0, #1
 800b0b0:	d12b      	bne.n	800b10a <_malloc_r+0x9a>
 800b0b2:	230c      	movs	r3, #12
 800b0b4:	0030      	movs	r0, r6
 800b0b6:	6033      	str	r3, [r6, #0]
 800b0b8:	f000 f9d0 	bl	800b45c <__malloc_unlock>
 800b0bc:	e003      	b.n	800b0c6 <_malloc_r+0x56>
 800b0be:	2d00      	cmp	r5, #0
 800b0c0:	dadf      	bge.n	800b082 <_malloc_r+0x12>
 800b0c2:	230c      	movs	r3, #12
 800b0c4:	6033      	str	r3, [r6, #0]
 800b0c6:	2000      	movs	r0, #0
 800b0c8:	bd70      	pop	{r4, r5, r6, pc}
 800b0ca:	680b      	ldr	r3, [r1, #0]
 800b0cc:	1b5b      	subs	r3, r3, r5
 800b0ce:	d419      	bmi.n	800b104 <_malloc_r+0x94>
 800b0d0:	2b0b      	cmp	r3, #11
 800b0d2:	d903      	bls.n	800b0dc <_malloc_r+0x6c>
 800b0d4:	600b      	str	r3, [r1, #0]
 800b0d6:	18cc      	adds	r4, r1, r3
 800b0d8:	6025      	str	r5, [r4, #0]
 800b0da:	e003      	b.n	800b0e4 <_malloc_r+0x74>
 800b0dc:	684b      	ldr	r3, [r1, #4]
 800b0de:	428c      	cmp	r4, r1
 800b0e0:	d10d      	bne.n	800b0fe <_malloc_r+0x8e>
 800b0e2:	6013      	str	r3, [r2, #0]
 800b0e4:	0030      	movs	r0, r6
 800b0e6:	f000 f9b9 	bl	800b45c <__malloc_unlock>
 800b0ea:	0020      	movs	r0, r4
 800b0ec:	2207      	movs	r2, #7
 800b0ee:	300b      	adds	r0, #11
 800b0f0:	1d23      	adds	r3, r4, #4
 800b0f2:	4390      	bics	r0, r2
 800b0f4:	1ac3      	subs	r3, r0, r3
 800b0f6:	d0e7      	beq.n	800b0c8 <_malloc_r+0x58>
 800b0f8:	425a      	negs	r2, r3
 800b0fa:	50e2      	str	r2, [r4, r3]
 800b0fc:	e7e4      	b.n	800b0c8 <_malloc_r+0x58>
 800b0fe:	6063      	str	r3, [r4, #4]
 800b100:	000c      	movs	r4, r1
 800b102:	e7ef      	b.n	800b0e4 <_malloc_r+0x74>
 800b104:	000c      	movs	r4, r1
 800b106:	6849      	ldr	r1, [r1, #4]
 800b108:	e7c3      	b.n	800b092 <_malloc_r+0x22>
 800b10a:	2303      	movs	r3, #3
 800b10c:	1cc4      	adds	r4, r0, #3
 800b10e:	439c      	bics	r4, r3
 800b110:	42a0      	cmp	r0, r4
 800b112:	d0e1      	beq.n	800b0d8 <_malloc_r+0x68>
 800b114:	1a21      	subs	r1, r4, r0
 800b116:	0030      	movs	r0, r6
 800b118:	f000 f968 	bl	800b3ec <_sbrk_r>
 800b11c:	1c43      	adds	r3, r0, #1
 800b11e:	d1db      	bne.n	800b0d8 <_malloc_r+0x68>
 800b120:	e7c7      	b.n	800b0b2 <_malloc_r+0x42>
 800b122:	46c0      	nop			; (mov r8, r8)
 800b124:	200012e0 	.word	0x200012e0
 800b128:	200012e4 	.word	0x200012e4

0800b12c <__ssputs_r>:
 800b12c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b12e:	688e      	ldr	r6, [r1, #8]
 800b130:	b085      	sub	sp, #20
 800b132:	0007      	movs	r7, r0
 800b134:	000c      	movs	r4, r1
 800b136:	9203      	str	r2, [sp, #12]
 800b138:	9301      	str	r3, [sp, #4]
 800b13a:	429e      	cmp	r6, r3
 800b13c:	d83c      	bhi.n	800b1b8 <__ssputs_r+0x8c>
 800b13e:	2390      	movs	r3, #144	; 0x90
 800b140:	898a      	ldrh	r2, [r1, #12]
 800b142:	00db      	lsls	r3, r3, #3
 800b144:	421a      	tst	r2, r3
 800b146:	d034      	beq.n	800b1b2 <__ssputs_r+0x86>
 800b148:	2503      	movs	r5, #3
 800b14a:	6909      	ldr	r1, [r1, #16]
 800b14c:	6823      	ldr	r3, [r4, #0]
 800b14e:	1a5b      	subs	r3, r3, r1
 800b150:	9302      	str	r3, [sp, #8]
 800b152:	6963      	ldr	r3, [r4, #20]
 800b154:	9802      	ldr	r0, [sp, #8]
 800b156:	435d      	muls	r5, r3
 800b158:	0feb      	lsrs	r3, r5, #31
 800b15a:	195d      	adds	r5, r3, r5
 800b15c:	9b01      	ldr	r3, [sp, #4]
 800b15e:	106d      	asrs	r5, r5, #1
 800b160:	3301      	adds	r3, #1
 800b162:	181b      	adds	r3, r3, r0
 800b164:	42ab      	cmp	r3, r5
 800b166:	d900      	bls.n	800b16a <__ssputs_r+0x3e>
 800b168:	001d      	movs	r5, r3
 800b16a:	0553      	lsls	r3, r2, #21
 800b16c:	d532      	bpl.n	800b1d4 <__ssputs_r+0xa8>
 800b16e:	0029      	movs	r1, r5
 800b170:	0038      	movs	r0, r7
 800b172:	f7ff ff7d 	bl	800b070 <_malloc_r>
 800b176:	1e06      	subs	r6, r0, #0
 800b178:	d109      	bne.n	800b18e <__ssputs_r+0x62>
 800b17a:	230c      	movs	r3, #12
 800b17c:	603b      	str	r3, [r7, #0]
 800b17e:	2340      	movs	r3, #64	; 0x40
 800b180:	2001      	movs	r0, #1
 800b182:	89a2      	ldrh	r2, [r4, #12]
 800b184:	4240      	negs	r0, r0
 800b186:	4313      	orrs	r3, r2
 800b188:	81a3      	strh	r3, [r4, #12]
 800b18a:	b005      	add	sp, #20
 800b18c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b18e:	9a02      	ldr	r2, [sp, #8]
 800b190:	6921      	ldr	r1, [r4, #16]
 800b192:	f7fe f8b9 	bl	8009308 <memcpy>
 800b196:	89a3      	ldrh	r3, [r4, #12]
 800b198:	4a14      	ldr	r2, [pc, #80]	; (800b1ec <__ssputs_r+0xc0>)
 800b19a:	401a      	ands	r2, r3
 800b19c:	2380      	movs	r3, #128	; 0x80
 800b19e:	4313      	orrs	r3, r2
 800b1a0:	81a3      	strh	r3, [r4, #12]
 800b1a2:	9b02      	ldr	r3, [sp, #8]
 800b1a4:	6126      	str	r6, [r4, #16]
 800b1a6:	18f6      	adds	r6, r6, r3
 800b1a8:	6026      	str	r6, [r4, #0]
 800b1aa:	6165      	str	r5, [r4, #20]
 800b1ac:	9e01      	ldr	r6, [sp, #4]
 800b1ae:	1aed      	subs	r5, r5, r3
 800b1b0:	60a5      	str	r5, [r4, #8]
 800b1b2:	9b01      	ldr	r3, [sp, #4]
 800b1b4:	429e      	cmp	r6, r3
 800b1b6:	d900      	bls.n	800b1ba <__ssputs_r+0x8e>
 800b1b8:	9e01      	ldr	r6, [sp, #4]
 800b1ba:	0032      	movs	r2, r6
 800b1bc:	9903      	ldr	r1, [sp, #12]
 800b1be:	6820      	ldr	r0, [r4, #0]
 800b1c0:	f000 f938 	bl	800b434 <memmove>
 800b1c4:	68a3      	ldr	r3, [r4, #8]
 800b1c6:	2000      	movs	r0, #0
 800b1c8:	1b9b      	subs	r3, r3, r6
 800b1ca:	60a3      	str	r3, [r4, #8]
 800b1cc:	6823      	ldr	r3, [r4, #0]
 800b1ce:	199e      	adds	r6, r3, r6
 800b1d0:	6026      	str	r6, [r4, #0]
 800b1d2:	e7da      	b.n	800b18a <__ssputs_r+0x5e>
 800b1d4:	002a      	movs	r2, r5
 800b1d6:	0038      	movs	r0, r7
 800b1d8:	f000 f941 	bl	800b45e <_realloc_r>
 800b1dc:	1e06      	subs	r6, r0, #0
 800b1de:	d1e0      	bne.n	800b1a2 <__ssputs_r+0x76>
 800b1e0:	6921      	ldr	r1, [r4, #16]
 800b1e2:	0038      	movs	r0, r7
 800b1e4:	f7ff fefa 	bl	800afdc <_free_r>
 800b1e8:	e7c7      	b.n	800b17a <__ssputs_r+0x4e>
 800b1ea:	46c0      	nop			; (mov r8, r8)
 800b1ec:	fffffb7f 	.word	0xfffffb7f

0800b1f0 <_svfiprintf_r>:
 800b1f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b1f2:	b0a1      	sub	sp, #132	; 0x84
 800b1f4:	9003      	str	r0, [sp, #12]
 800b1f6:	001d      	movs	r5, r3
 800b1f8:	898b      	ldrh	r3, [r1, #12]
 800b1fa:	000f      	movs	r7, r1
 800b1fc:	0016      	movs	r6, r2
 800b1fe:	061b      	lsls	r3, r3, #24
 800b200:	d511      	bpl.n	800b226 <_svfiprintf_r+0x36>
 800b202:	690b      	ldr	r3, [r1, #16]
 800b204:	2b00      	cmp	r3, #0
 800b206:	d10e      	bne.n	800b226 <_svfiprintf_r+0x36>
 800b208:	2140      	movs	r1, #64	; 0x40
 800b20a:	f7ff ff31 	bl	800b070 <_malloc_r>
 800b20e:	6038      	str	r0, [r7, #0]
 800b210:	6138      	str	r0, [r7, #16]
 800b212:	2800      	cmp	r0, #0
 800b214:	d105      	bne.n	800b222 <_svfiprintf_r+0x32>
 800b216:	230c      	movs	r3, #12
 800b218:	9a03      	ldr	r2, [sp, #12]
 800b21a:	3801      	subs	r0, #1
 800b21c:	6013      	str	r3, [r2, #0]
 800b21e:	b021      	add	sp, #132	; 0x84
 800b220:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b222:	2340      	movs	r3, #64	; 0x40
 800b224:	617b      	str	r3, [r7, #20]
 800b226:	2300      	movs	r3, #0
 800b228:	ac08      	add	r4, sp, #32
 800b22a:	6163      	str	r3, [r4, #20]
 800b22c:	3320      	adds	r3, #32
 800b22e:	7663      	strb	r3, [r4, #25]
 800b230:	3310      	adds	r3, #16
 800b232:	76a3      	strb	r3, [r4, #26]
 800b234:	9507      	str	r5, [sp, #28]
 800b236:	0035      	movs	r5, r6
 800b238:	782b      	ldrb	r3, [r5, #0]
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d001      	beq.n	800b242 <_svfiprintf_r+0x52>
 800b23e:	2b25      	cmp	r3, #37	; 0x25
 800b240:	d146      	bne.n	800b2d0 <_svfiprintf_r+0xe0>
 800b242:	1bab      	subs	r3, r5, r6
 800b244:	9305      	str	r3, [sp, #20]
 800b246:	d00c      	beq.n	800b262 <_svfiprintf_r+0x72>
 800b248:	0032      	movs	r2, r6
 800b24a:	0039      	movs	r1, r7
 800b24c:	9803      	ldr	r0, [sp, #12]
 800b24e:	f7ff ff6d 	bl	800b12c <__ssputs_r>
 800b252:	1c43      	adds	r3, r0, #1
 800b254:	d100      	bne.n	800b258 <_svfiprintf_r+0x68>
 800b256:	e0ae      	b.n	800b3b6 <_svfiprintf_r+0x1c6>
 800b258:	6962      	ldr	r2, [r4, #20]
 800b25a:	9b05      	ldr	r3, [sp, #20]
 800b25c:	4694      	mov	ip, r2
 800b25e:	4463      	add	r3, ip
 800b260:	6163      	str	r3, [r4, #20]
 800b262:	782b      	ldrb	r3, [r5, #0]
 800b264:	2b00      	cmp	r3, #0
 800b266:	d100      	bne.n	800b26a <_svfiprintf_r+0x7a>
 800b268:	e0a5      	b.n	800b3b6 <_svfiprintf_r+0x1c6>
 800b26a:	2201      	movs	r2, #1
 800b26c:	2300      	movs	r3, #0
 800b26e:	4252      	negs	r2, r2
 800b270:	6062      	str	r2, [r4, #4]
 800b272:	a904      	add	r1, sp, #16
 800b274:	3254      	adds	r2, #84	; 0x54
 800b276:	1852      	adds	r2, r2, r1
 800b278:	1c6e      	adds	r6, r5, #1
 800b27a:	6023      	str	r3, [r4, #0]
 800b27c:	60e3      	str	r3, [r4, #12]
 800b27e:	60a3      	str	r3, [r4, #8]
 800b280:	7013      	strb	r3, [r2, #0]
 800b282:	65a3      	str	r3, [r4, #88]	; 0x58
 800b284:	7831      	ldrb	r1, [r6, #0]
 800b286:	2205      	movs	r2, #5
 800b288:	4853      	ldr	r0, [pc, #332]	; (800b3d8 <_svfiprintf_r+0x1e8>)
 800b28a:	f7ff fba7 	bl	800a9dc <memchr>
 800b28e:	1c75      	adds	r5, r6, #1
 800b290:	2800      	cmp	r0, #0
 800b292:	d11f      	bne.n	800b2d4 <_svfiprintf_r+0xe4>
 800b294:	6822      	ldr	r2, [r4, #0]
 800b296:	06d3      	lsls	r3, r2, #27
 800b298:	d504      	bpl.n	800b2a4 <_svfiprintf_r+0xb4>
 800b29a:	2353      	movs	r3, #83	; 0x53
 800b29c:	a904      	add	r1, sp, #16
 800b29e:	185b      	adds	r3, r3, r1
 800b2a0:	2120      	movs	r1, #32
 800b2a2:	7019      	strb	r1, [r3, #0]
 800b2a4:	0713      	lsls	r3, r2, #28
 800b2a6:	d504      	bpl.n	800b2b2 <_svfiprintf_r+0xc2>
 800b2a8:	2353      	movs	r3, #83	; 0x53
 800b2aa:	a904      	add	r1, sp, #16
 800b2ac:	185b      	adds	r3, r3, r1
 800b2ae:	212b      	movs	r1, #43	; 0x2b
 800b2b0:	7019      	strb	r1, [r3, #0]
 800b2b2:	7833      	ldrb	r3, [r6, #0]
 800b2b4:	2b2a      	cmp	r3, #42	; 0x2a
 800b2b6:	d016      	beq.n	800b2e6 <_svfiprintf_r+0xf6>
 800b2b8:	0035      	movs	r5, r6
 800b2ba:	2100      	movs	r1, #0
 800b2bc:	200a      	movs	r0, #10
 800b2be:	68e3      	ldr	r3, [r4, #12]
 800b2c0:	782a      	ldrb	r2, [r5, #0]
 800b2c2:	1c6e      	adds	r6, r5, #1
 800b2c4:	3a30      	subs	r2, #48	; 0x30
 800b2c6:	2a09      	cmp	r2, #9
 800b2c8:	d94e      	bls.n	800b368 <_svfiprintf_r+0x178>
 800b2ca:	2900      	cmp	r1, #0
 800b2cc:	d018      	beq.n	800b300 <_svfiprintf_r+0x110>
 800b2ce:	e010      	b.n	800b2f2 <_svfiprintf_r+0x102>
 800b2d0:	3501      	adds	r5, #1
 800b2d2:	e7b1      	b.n	800b238 <_svfiprintf_r+0x48>
 800b2d4:	4b40      	ldr	r3, [pc, #256]	; (800b3d8 <_svfiprintf_r+0x1e8>)
 800b2d6:	6822      	ldr	r2, [r4, #0]
 800b2d8:	1ac0      	subs	r0, r0, r3
 800b2da:	2301      	movs	r3, #1
 800b2dc:	4083      	lsls	r3, r0
 800b2de:	4313      	orrs	r3, r2
 800b2e0:	6023      	str	r3, [r4, #0]
 800b2e2:	002e      	movs	r6, r5
 800b2e4:	e7ce      	b.n	800b284 <_svfiprintf_r+0x94>
 800b2e6:	9b07      	ldr	r3, [sp, #28]
 800b2e8:	1d19      	adds	r1, r3, #4
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	9107      	str	r1, [sp, #28]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	db01      	blt.n	800b2f6 <_svfiprintf_r+0x106>
 800b2f2:	930b      	str	r3, [sp, #44]	; 0x2c
 800b2f4:	e004      	b.n	800b300 <_svfiprintf_r+0x110>
 800b2f6:	425b      	negs	r3, r3
 800b2f8:	60e3      	str	r3, [r4, #12]
 800b2fa:	2302      	movs	r3, #2
 800b2fc:	4313      	orrs	r3, r2
 800b2fe:	6023      	str	r3, [r4, #0]
 800b300:	782b      	ldrb	r3, [r5, #0]
 800b302:	2b2e      	cmp	r3, #46	; 0x2e
 800b304:	d10a      	bne.n	800b31c <_svfiprintf_r+0x12c>
 800b306:	786b      	ldrb	r3, [r5, #1]
 800b308:	2b2a      	cmp	r3, #42	; 0x2a
 800b30a:	d135      	bne.n	800b378 <_svfiprintf_r+0x188>
 800b30c:	9b07      	ldr	r3, [sp, #28]
 800b30e:	3502      	adds	r5, #2
 800b310:	1d1a      	adds	r2, r3, #4
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	9207      	str	r2, [sp, #28]
 800b316:	2b00      	cmp	r3, #0
 800b318:	db2b      	blt.n	800b372 <_svfiprintf_r+0x182>
 800b31a:	9309      	str	r3, [sp, #36]	; 0x24
 800b31c:	4e2f      	ldr	r6, [pc, #188]	; (800b3dc <_svfiprintf_r+0x1ec>)
 800b31e:	7829      	ldrb	r1, [r5, #0]
 800b320:	2203      	movs	r2, #3
 800b322:	0030      	movs	r0, r6
 800b324:	f7ff fb5a 	bl	800a9dc <memchr>
 800b328:	2800      	cmp	r0, #0
 800b32a:	d006      	beq.n	800b33a <_svfiprintf_r+0x14a>
 800b32c:	2340      	movs	r3, #64	; 0x40
 800b32e:	1b80      	subs	r0, r0, r6
 800b330:	4083      	lsls	r3, r0
 800b332:	6822      	ldr	r2, [r4, #0]
 800b334:	3501      	adds	r5, #1
 800b336:	4313      	orrs	r3, r2
 800b338:	6023      	str	r3, [r4, #0]
 800b33a:	7829      	ldrb	r1, [r5, #0]
 800b33c:	2206      	movs	r2, #6
 800b33e:	4828      	ldr	r0, [pc, #160]	; (800b3e0 <_svfiprintf_r+0x1f0>)
 800b340:	1c6e      	adds	r6, r5, #1
 800b342:	7621      	strb	r1, [r4, #24]
 800b344:	f7ff fb4a 	bl	800a9dc <memchr>
 800b348:	2800      	cmp	r0, #0
 800b34a:	d03c      	beq.n	800b3c6 <_svfiprintf_r+0x1d6>
 800b34c:	4b25      	ldr	r3, [pc, #148]	; (800b3e4 <_svfiprintf_r+0x1f4>)
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d125      	bne.n	800b39e <_svfiprintf_r+0x1ae>
 800b352:	2207      	movs	r2, #7
 800b354:	9b07      	ldr	r3, [sp, #28]
 800b356:	3307      	adds	r3, #7
 800b358:	4393      	bics	r3, r2
 800b35a:	3308      	adds	r3, #8
 800b35c:	9307      	str	r3, [sp, #28]
 800b35e:	6963      	ldr	r3, [r4, #20]
 800b360:	9a04      	ldr	r2, [sp, #16]
 800b362:	189b      	adds	r3, r3, r2
 800b364:	6163      	str	r3, [r4, #20]
 800b366:	e766      	b.n	800b236 <_svfiprintf_r+0x46>
 800b368:	4343      	muls	r3, r0
 800b36a:	2101      	movs	r1, #1
 800b36c:	189b      	adds	r3, r3, r2
 800b36e:	0035      	movs	r5, r6
 800b370:	e7a6      	b.n	800b2c0 <_svfiprintf_r+0xd0>
 800b372:	2301      	movs	r3, #1
 800b374:	425b      	negs	r3, r3
 800b376:	e7d0      	b.n	800b31a <_svfiprintf_r+0x12a>
 800b378:	2300      	movs	r3, #0
 800b37a:	200a      	movs	r0, #10
 800b37c:	001a      	movs	r2, r3
 800b37e:	3501      	adds	r5, #1
 800b380:	6063      	str	r3, [r4, #4]
 800b382:	7829      	ldrb	r1, [r5, #0]
 800b384:	1c6e      	adds	r6, r5, #1
 800b386:	3930      	subs	r1, #48	; 0x30
 800b388:	2909      	cmp	r1, #9
 800b38a:	d903      	bls.n	800b394 <_svfiprintf_r+0x1a4>
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d0c5      	beq.n	800b31c <_svfiprintf_r+0x12c>
 800b390:	9209      	str	r2, [sp, #36]	; 0x24
 800b392:	e7c3      	b.n	800b31c <_svfiprintf_r+0x12c>
 800b394:	4342      	muls	r2, r0
 800b396:	2301      	movs	r3, #1
 800b398:	1852      	adds	r2, r2, r1
 800b39a:	0035      	movs	r5, r6
 800b39c:	e7f1      	b.n	800b382 <_svfiprintf_r+0x192>
 800b39e:	ab07      	add	r3, sp, #28
 800b3a0:	9300      	str	r3, [sp, #0]
 800b3a2:	003a      	movs	r2, r7
 800b3a4:	4b10      	ldr	r3, [pc, #64]	; (800b3e8 <_svfiprintf_r+0x1f8>)
 800b3a6:	0021      	movs	r1, r4
 800b3a8:	9803      	ldr	r0, [sp, #12]
 800b3aa:	f7fe f85b 	bl	8009464 <_printf_float>
 800b3ae:	9004      	str	r0, [sp, #16]
 800b3b0:	9b04      	ldr	r3, [sp, #16]
 800b3b2:	3301      	adds	r3, #1
 800b3b4:	d1d3      	bne.n	800b35e <_svfiprintf_r+0x16e>
 800b3b6:	89bb      	ldrh	r3, [r7, #12]
 800b3b8:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b3ba:	065b      	lsls	r3, r3, #25
 800b3bc:	d400      	bmi.n	800b3c0 <_svfiprintf_r+0x1d0>
 800b3be:	e72e      	b.n	800b21e <_svfiprintf_r+0x2e>
 800b3c0:	2001      	movs	r0, #1
 800b3c2:	4240      	negs	r0, r0
 800b3c4:	e72b      	b.n	800b21e <_svfiprintf_r+0x2e>
 800b3c6:	ab07      	add	r3, sp, #28
 800b3c8:	9300      	str	r3, [sp, #0]
 800b3ca:	003a      	movs	r2, r7
 800b3cc:	4b06      	ldr	r3, [pc, #24]	; (800b3e8 <_svfiprintf_r+0x1f8>)
 800b3ce:	0021      	movs	r1, r4
 800b3d0:	9803      	ldr	r0, [sp, #12]
 800b3d2:	f7fe fb01 	bl	80099d8 <_printf_i>
 800b3d6:	e7ea      	b.n	800b3ae <_svfiprintf_r+0x1be>
 800b3d8:	0800ba94 	.word	0x0800ba94
 800b3dc:	0800ba9a 	.word	0x0800ba9a
 800b3e0:	0800ba9e 	.word	0x0800ba9e
 800b3e4:	08009465 	.word	0x08009465
 800b3e8:	0800b12d 	.word	0x0800b12d

0800b3ec <_sbrk_r>:
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	b570      	push	{r4, r5, r6, lr}
 800b3f0:	4c06      	ldr	r4, [pc, #24]	; (800b40c <_sbrk_r+0x20>)
 800b3f2:	0005      	movs	r5, r0
 800b3f4:	0008      	movs	r0, r1
 800b3f6:	6023      	str	r3, [r4, #0]
 800b3f8:	f7f8 ff3a 	bl	8004270 <_sbrk>
 800b3fc:	1c43      	adds	r3, r0, #1
 800b3fe:	d103      	bne.n	800b408 <_sbrk_r+0x1c>
 800b400:	6823      	ldr	r3, [r4, #0]
 800b402:	2b00      	cmp	r3, #0
 800b404:	d000      	beq.n	800b408 <_sbrk_r+0x1c>
 800b406:	602b      	str	r3, [r5, #0]
 800b408:	bd70      	pop	{r4, r5, r6, pc}
 800b40a:	46c0      	nop			; (mov r8, r8)
 800b40c:	20001688 	.word	0x20001688

0800b410 <__ascii_mbtowc>:
 800b410:	b082      	sub	sp, #8
 800b412:	2900      	cmp	r1, #0
 800b414:	d100      	bne.n	800b418 <__ascii_mbtowc+0x8>
 800b416:	a901      	add	r1, sp, #4
 800b418:	1e10      	subs	r0, r2, #0
 800b41a:	d006      	beq.n	800b42a <__ascii_mbtowc+0x1a>
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d006      	beq.n	800b42e <__ascii_mbtowc+0x1e>
 800b420:	7813      	ldrb	r3, [r2, #0]
 800b422:	600b      	str	r3, [r1, #0]
 800b424:	7810      	ldrb	r0, [r2, #0]
 800b426:	1e43      	subs	r3, r0, #1
 800b428:	4198      	sbcs	r0, r3
 800b42a:	b002      	add	sp, #8
 800b42c:	4770      	bx	lr
 800b42e:	2002      	movs	r0, #2
 800b430:	4240      	negs	r0, r0
 800b432:	e7fa      	b.n	800b42a <__ascii_mbtowc+0x1a>

0800b434 <memmove>:
 800b434:	b510      	push	{r4, lr}
 800b436:	4288      	cmp	r0, r1
 800b438:	d902      	bls.n	800b440 <memmove+0xc>
 800b43a:	188b      	adds	r3, r1, r2
 800b43c:	4298      	cmp	r0, r3
 800b43e:	d303      	bcc.n	800b448 <memmove+0x14>
 800b440:	2300      	movs	r3, #0
 800b442:	e007      	b.n	800b454 <memmove+0x20>
 800b444:	5c8b      	ldrb	r3, [r1, r2]
 800b446:	5483      	strb	r3, [r0, r2]
 800b448:	3a01      	subs	r2, #1
 800b44a:	d2fb      	bcs.n	800b444 <memmove+0x10>
 800b44c:	bd10      	pop	{r4, pc}
 800b44e:	5ccc      	ldrb	r4, [r1, r3]
 800b450:	54c4      	strb	r4, [r0, r3]
 800b452:	3301      	adds	r3, #1
 800b454:	429a      	cmp	r2, r3
 800b456:	d1fa      	bne.n	800b44e <memmove+0x1a>
 800b458:	e7f8      	b.n	800b44c <memmove+0x18>

0800b45a <__malloc_lock>:
 800b45a:	4770      	bx	lr

0800b45c <__malloc_unlock>:
 800b45c:	4770      	bx	lr

0800b45e <_realloc_r>:
 800b45e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b460:	0007      	movs	r7, r0
 800b462:	000d      	movs	r5, r1
 800b464:	0016      	movs	r6, r2
 800b466:	2900      	cmp	r1, #0
 800b468:	d105      	bne.n	800b476 <_realloc_r+0x18>
 800b46a:	0011      	movs	r1, r2
 800b46c:	f7ff fe00 	bl	800b070 <_malloc_r>
 800b470:	0004      	movs	r4, r0
 800b472:	0020      	movs	r0, r4
 800b474:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b476:	2a00      	cmp	r2, #0
 800b478:	d103      	bne.n	800b482 <_realloc_r+0x24>
 800b47a:	f7ff fdaf 	bl	800afdc <_free_r>
 800b47e:	0034      	movs	r4, r6
 800b480:	e7f7      	b.n	800b472 <_realloc_r+0x14>
 800b482:	f000 f81e 	bl	800b4c2 <_malloc_usable_size_r>
 800b486:	002c      	movs	r4, r5
 800b488:	42b0      	cmp	r0, r6
 800b48a:	d2f2      	bcs.n	800b472 <_realloc_r+0x14>
 800b48c:	0031      	movs	r1, r6
 800b48e:	0038      	movs	r0, r7
 800b490:	f7ff fdee 	bl	800b070 <_malloc_r>
 800b494:	1e04      	subs	r4, r0, #0
 800b496:	d0ec      	beq.n	800b472 <_realloc_r+0x14>
 800b498:	0029      	movs	r1, r5
 800b49a:	0032      	movs	r2, r6
 800b49c:	f7fd ff34 	bl	8009308 <memcpy>
 800b4a0:	0029      	movs	r1, r5
 800b4a2:	0038      	movs	r0, r7
 800b4a4:	f7ff fd9a 	bl	800afdc <_free_r>
 800b4a8:	e7e3      	b.n	800b472 <_realloc_r+0x14>

0800b4aa <__ascii_wctomb>:
 800b4aa:	1e0b      	subs	r3, r1, #0
 800b4ac:	d004      	beq.n	800b4b8 <__ascii_wctomb+0xe>
 800b4ae:	2aff      	cmp	r2, #255	; 0xff
 800b4b0:	d904      	bls.n	800b4bc <__ascii_wctomb+0x12>
 800b4b2:	238a      	movs	r3, #138	; 0x8a
 800b4b4:	6003      	str	r3, [r0, #0]
 800b4b6:	3b8b      	subs	r3, #139	; 0x8b
 800b4b8:	0018      	movs	r0, r3
 800b4ba:	4770      	bx	lr
 800b4bc:	700a      	strb	r2, [r1, #0]
 800b4be:	2301      	movs	r3, #1
 800b4c0:	e7fa      	b.n	800b4b8 <__ascii_wctomb+0xe>

0800b4c2 <_malloc_usable_size_r>:
 800b4c2:	1f0b      	subs	r3, r1, #4
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	1f18      	subs	r0, r3, #4
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	da01      	bge.n	800b4d0 <_malloc_usable_size_r+0xe>
 800b4cc:	580b      	ldr	r3, [r1, r0]
 800b4ce:	18c0      	adds	r0, r0, r3
 800b4d0:	4770      	bx	lr
	...

0800b4d4 <_init>:
 800b4d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4d6:	46c0      	nop			; (mov r8, r8)
 800b4d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4da:	bc08      	pop	{r3}
 800b4dc:	469e      	mov	lr, r3
 800b4de:	4770      	bx	lr

0800b4e0 <_fini>:
 800b4e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4e2:	46c0      	nop			; (mov r8, r8)
 800b4e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4e6:	bc08      	pop	{r3}
 800b4e8:	469e      	mov	lr, r3
 800b4ea:	4770      	bx	lr
