// Seed: 1564417110
module module_0 (
    input  tri0  id_0,
    output uwire id_1,
    output tri0  id_2,
    input  wor   id_3,
    output tri1  id_4,
    input  tri1  id_5
);
  assign id_4 = 1'h0;
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output wor id_2,
    input tri id_3,
    input tri id_4
    , id_12,
    output supply0 id_5,
    input uwire id_6,
    input wand id_7,
    output uwire id_8,
    input uwire id_9,
    output tri id_10
);
  wire id_13;
  module_0(
      id_0, id_5, id_8, id_3, id_2, id_9
  );
endmodule
