$date
	Mon Oct 06 16:12:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! f_o_ce $end
$var wire 32 " f_o_instr [31:0] $end
$var wire 32 # f_o_pc [31:0] $end
$var wire 1 $ f_o_valid $end
$var reg 1 % f_clk $end
$var reg 1 & f_i_ce $end
$var reg 1 ' f_i_change_pc $end
$var reg 32 ( f_i_pc [31:0] $end
$var reg 1 ) f_rst $end
$var integer 32 * i [31:0] $end
$scope module f $end
$var wire 1 + f_clk $end
$var wire 1 , f_i_ack $end
$var wire 1 - f_i_ce $end
$var wire 1 . f_i_change_pc $end
$var wire 32 / f_i_instr [31:0] $end
$var wire 1 0 f_i_last $end
$var wire 32 1 f_i_pc [31:0] $end
$var wire 1 2 f_rst $end
$var reg 1 3 f_o_ce $end
$var reg 32 4 f_o_instr [31:0] $end
$var reg 32 5 f_o_pc [31:0] $end
$var reg 1 6 f_o_syn $end
$var reg 1 7 f_o_valid $end
$scope module t $end
$var wire 1 + t_clk $end
$var wire 1 8 t_i_syn $end
$var wire 1 2 t_rst $end
$var integer 32 9 counter [31:0] $end
$var reg 1 : t_o_ack $end
$var reg 32 ; t_o_instr [31:0] $end
$var reg 1 < t_o_last $end
$upscope $end
$upscope $end
$scope task display $end
$var integer 32 = counter [31:0] $end
$upscope $end
$scope task reset $end
$var integer 32 > counter [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 >
bx =
0<
b0 ;
0:
b0 9
08
07
06
b0 5
b0 4
03
02
b0 1
00
b0 /
0.
0-
0,
0+
bx *
0)
b0 (
0'
0&
0%
0$
b0 #
b0 "
0!
$end
#5
1%
1+
#10
0%
0+
#15
16
18
b0 *
1&
1-
b1000 =
1)
12
1%
1+
#20
0%
0+
#25
1:
1,
b1 9
b10000110000100000100000 ;
b10000110000100000100000 /
b1 *
1%
1+
#30
0%
0+
#35
b10 9
b101001100010000000100001 ;
b101001100010000000100001 /
17
1$
13
1!
b100 5
b100 #
b10000110000100000100000 4
b10000110000100000100000 "
b10 *
1%
1+
#40
0%
0+
#45
b1000 5
b1000 #
b101001100010000000100001 4
b101001100010000000100001 "
b11 9
b1000010010011100000100010 ;
b1000010010011100000100010 /
b11 *
1%
1+
#50
0%
0+
#55
b100 9
b1000100101000000100011 ;
b1000100101000000100011 /
b1100 5
b1100 #
b1000010010011100000100010 4
b1000010010011100000100010 "
b100 *
1%
1+
#60
0%
0+
#65
b10000 5
b10000 #
b1000100101000000100011 4
b1000100101000000100011 "
b101 9
b10000010000010000000001100100 ;
b10000010000010000000001100100 /
b101 *
1%
1+
#70
0%
0+
#75
b0 9
1<
10
b1101011010110000000000010000 ;
b1101011010110000000000010000 /
b10100 5
b10100 #
b10000010000010000000001100100 4
b10000010000010000000001100100 "
b110 *
1%
1+
#80
0%
0+
#85
06
08
b11000 5
b11000 #
b1101011010110000000000010000 4
b1101011010110000000000010000 "
0:
0,
b1 9
0<
00
b10000110000100000100000 ;
b10000110000100000100000 /
b111 *
1%
1+
#90
0%
0+
#95
b0 5
b0 #
b0 4
b0 "
03
0!
07
0$
0&
0-
b1000 *
1%
1+
#100
0%
0+
#105
1%
1+
#110
0%
0+
#115
1%
1+
#120
0%
0+
#125
1%
1+
#130
0%
0+
#135
1%
1+
#140
0%
0+
#145
1%
1+
#150
0%
0+
#155
1%
1+
#160
0%
0+
#165
1%
1+
#170
0%
0+
#175
1%
1+
#180
0%
0+
#185
1%
1+
#190
0%
0+
#195
1%
1+
