#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jul 28 16:08:10 2022
# Process ID: 4356
# Current directory: C:/Users/zy/Desktop/Complex_Division_Pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4568 C:\Users\zy\Desktop\Complex_Division_Pipeline\Complex_Division_Pipeline.xpr
# Log file: C:/Users/zy/Desktop/Complex_Division_Pipeline/vivado.log
# Journal file: C:/Users/zy/Desktop/Complex_Division_Pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2019/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 768.691 ; gain = 145.750
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Thu Jul 28 16:29:36 2022] Launched synth_1...
Run output will be captured here: C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.runs/synth_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sim_1/new/cv.sim w ]
add_files -fileset sim_1 C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sim_1/new/cv.sim
set_property file_type Verilog [get_files  C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sim_1/new/cv.sim]
update_compile_order -fileset sim_1
set_property top sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sim_1/new/cv.sim" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim/xsim.dir/sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug  8 15:05:58 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 855.590 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 880.848 ; gain = 17.086
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 880.848 ; gain = 25.258
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 965.625 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sim_1/new/cv.sim" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 965.625 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sim_1/new/cv.sim" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 965.625 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sim_1/new/cv.sim" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 965.625 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sim_1/new/cv.sim" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 965.625 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 965.625 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sim_1/new/cv.sim" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 965.625 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sim_1/new/cv.sim" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 965.625 ; gain = 0.000
set_property top Cordic_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim/simulate.log"
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/CR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_divide_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/DFFY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFFY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Delay_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sim_1/new/Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.Delay_FF
Compiling module xil_defaultlib.DFFY
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Divide_Top
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Complex_Divide_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim/xsim.dir/Cordic_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug  8 15:47:26 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1036.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cordic_sim_behav -key {Behavioral:sim_1:Functional:Cordic_sim} -tclbatch {Cordic_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Cordic_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cordic_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1055.957 ; gain = 70.973
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1055.957 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Cordic_sim/inst1/CV/angle}} {{/Cordic_sim/inst1/CV/mozhi}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.957 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Cordic_sim/inst1/LV1/tan}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Cordic_sim/inst1/LV2/tan}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1055.957 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1055.957 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Cordic_sim/inst1/LV2/y}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.957 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Cordic_sim/inst1/LV2/finished}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.957 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Cordic_sim/inst1/LV1/finished}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.957 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Cordic_sim/inst1/LV2/y}} {{/Cordic_sim/inst1/LV2/x}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.957 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Cordic_sim/inst1/LV2/divide/y}} {{/Cordic_sim/inst1/LV2/divide/x}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.957 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Cordic_sim/inst1/LV2/shift_x/y}} {{/Cordic_sim/inst1/LV2/shift_x/shift_num}} {{/Cordic_sim/inst1/LV2/shift_x/newy}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Cordic_sim/inst1/LV2/shift_y/y}} {{/Cordic_sim/inst1/LV2/shift_y/shift_num}} {{/Cordic_sim/inst1/LV2/shift_y/newy}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.957 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
log_wave {/Cordic_sim/inst1/LV2/flagy} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Cordic_sim/inst1/LV2/flagy}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.957 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Cordic_sim/inst1/LV2/divide/y}} {{/Cordic_sim/inst1/LV2/divide/x}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.957 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Cordic_sim/inst1/LV2/shift_x/newy}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.957 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Cordic_sim/inst1/LV2/shift_x/y}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1055.957 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1055.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/CR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_divide_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/DFFY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFFY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Delay_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sim_1/new/Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.Delay_FF
Compiling module xil_defaultlib.DFFY
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Divide_Top
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Complex_Divide_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim/xsim.dir/Cordic_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Aug 10 10:45:45 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1055.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1055.957 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1055.957 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Cordic_sim/inst1/LV2/divide/y}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Cordic_sim/inst1/LV2/divide/x}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.957 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/Cordic_sim/inst1/LV1/divide/y}} {{/Cordic_sim/inst1/LV1/divide/x}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.957 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cordic_sim_behav -key {Behavioral:sim_1:Functional:Cordic_sim} -tclbatch {Cordic_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Cordic_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cordic_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.918 ; gain = 10.426
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Cordic_sim/inst1/LV2/shift_y/y}} {{/Cordic_sim/inst1/LV2/shift_y/newy}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.918 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Cordic_sim/inst1/LV2/DFFY/shift_x}} {{/Cordic_sim/inst1/LV2/DFFY/shift_x17}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.918 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Cordic_sim/inst1/LV1/shift_y/y}} {{/Cordic_sim/inst1/LV1/shift_y/newy}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.918 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/CR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_divide_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/DFFY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFFY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Delay_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sim_1/new/Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.Delay_FF
Compiling module xil_defaultlib.DFFY
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Divide_Top
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Complex_Divide_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1124.918 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.918 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Cordic_sim/inst1/LV2/shift_y/shift_num}} {{/Cordic_sim/inst1/LV2/shift_y/newy}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.918 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Cordic_sim/inst1/LV2/divide/y}} {{/Cordic_sim/inst1/LV2/divide/x}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.918 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Cordic_sim/inst1/LV2/divide/tan}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.918 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Cordic_sim/inst1/LV2/divide/flag_y}} {{/Cordic_sim/inst1/LV2/divide/flag_x}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.918 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Cordic_sim/inst1/LV2/divide/y}} {{/Cordic_sim/inst1/LV2/divide/x}} 
close [ open C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Flag_Pipeline.v w ]
add_files C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Flag_Pipeline.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/CR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_divide_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/DFFY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFFY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Delay_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Flag_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Flag_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sim_1/new/Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.Delay_FF
Compiling module xil_defaultlib.DFFY
Compiling module xil_defaultlib.Flag_Pipeline
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Divide_Top
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Complex_Divide_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1124.918 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/CR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_divide_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/DFFY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFFY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Delay_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Flag_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Flag_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sim_1/new/Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'shift_x17' on this module [C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_Divide_Top.v:71]
ERROR: [VRFC 10-3180] cannot find port 'shift_x17' on this module [C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_Divide_Top.v:77]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/CR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_divide_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/DFFY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFFY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Delay_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Flag_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Flag_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sim_1/new/Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.Delay_FF
Compiling module xil_defaultlib.DFFY
Compiling module xil_defaultlib.Flag_Pipeline
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Divide_Top
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Complex_Divide_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.918 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Cordic_sim/inst1/LV2/divide/y}} {{/Cordic_sim/inst1/LV2/divide/x}} {{/Cordic_sim/inst1/LV2/divide/shift_x}} {{/Cordic_sim/inst1/LV2/divide/shift_y}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.918 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Cordic_sim/inst1/LV2/divide/flag_y}} {{/Cordic_sim/inst1/LV2/divide/flag_x}} {{/Cordic_sim/inst1/LV2/divide/tan}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.918 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Cordic_sim/inst1/LV2/divide/flag}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.918 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/CR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_divide_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/DFFY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFFY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Delay_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Flag_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Flag_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sim_1/new/Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.Delay_FF
Compiling module xil_defaultlib.DFFY
Compiling module xil_defaultlib.Flag_Pipeline
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Divide_Top
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Complex_Divide_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1124.918 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Cordic_sim/inst1/CV/mozhi}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/CR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_divide_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/DFFY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFFY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Delay_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Flag_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Flag_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sim_1/new/Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.Delay_FF
Compiling module xil_defaultlib.DFFY
Compiling module xil_defaultlib.Flag_Pipeline
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Divide_Top
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Complex_Divide_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1124.918 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Cordic_sim/inst1/LV2/y}} {{/Cordic_sim/inst1/LV2/x}} {{/Cordic_sim/inst1/LV2/tan}} {{/Cordic_sim/inst1/LV2/finished}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.918 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Cordic_sim/inst1/LV2/y}} {{/Cordic_sim/inst1/LV2/x}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Cordic_sim/inst1/LV2/divide/y}} {{/Cordic_sim/inst1/LV2/divide/x}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Cordic_sim/inst1/LV2/divide/tan}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Cordic_sim/inst1/LV2/divide/shift_x}} {{/Cordic_sim/inst1/LV2/divide/shift_y}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.918 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Cordic_sim/inst1/LV2/divide/shift_x16}} {{/Cordic_sim/inst1/LV2/divide/shift_y16}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.918 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/CR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_divide_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/DFFY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFFY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Delay_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Flag_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Flag_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sim_1/new/Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.Delay_FF
Compiling module xil_defaultlib.DFFY
Compiling module xil_defaultlib.Flag_Pipeline
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Divide_Top
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Complex_Divide_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1124.918 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Cordic_sim/inst1/LV2/divide/shift_x}} {{/Cordic_sim/inst1/LV2/divide/shift_y}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Cordic_sim/inst1/LV2/divide/x1}} {{/Cordic_sim/inst1/LV2/divide/y1}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.918 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/CR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_divide_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/DFFY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFFY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Delay_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Flag_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Flag_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sim_1/new/Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.Delay_FF
Compiling module xil_defaultlib.DFFY
Compiling module xil_defaultlib.Flag_Pipeline
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Divide_Top
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Complex_Divide_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1124.918 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/CR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_divide_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/DFFY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFFY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Delay_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Flag_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Flag_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sim_1/new/Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.Delay_FF
Compiling module xil_defaultlib.DFFY
Compiling module xil_defaultlib.Flag_Pipeline
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Divide_Top
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Complex_Divide_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1124.918 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Cordic_sim/inst1/LV2/divide/y}} {{/Cordic_sim/inst1/LV2/divide/x}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Cordic_sim/inst1/LV2/divide/shift_x}} {{/Cordic_sim/inst1/LV2/divide/shift_y}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Cordic_sim/inst1/LV2/divide/shift_x0}} {{/Cordic_sim/inst1/LV2/divide/shift_y0}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.918 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.918 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/Cordic_sim/inst1/LV2/divide/y}} {{/Cordic_sim/inst1/LV2/divide/x}} {{/Cordic_sim/inst1/LV2/divide/shift_x}} {{/Cordic_sim/inst1/LV2/divide/shift_y}} {{/Cordic_sim/inst1/LV2/divide/flag_y}} {{/Cordic_sim/inst1/LV2/divide/flag_x}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.918 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/Cordic_sim/inst1/LV2/divide/shift_x0}} {{/Cordic_sim/inst1/LV2/divide/shift_y0}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.918 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/CR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_divide_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/DFFY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFFY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Delay_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Flag_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Flag_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sim_1/new/Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.Delay_FF
Compiling module xil_defaultlib.DFFY
Compiling module xil_defaultlib.Flag_Pipeline
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Divide_Top
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Complex_Divide_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1124.918 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/CR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_divide_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/DFFY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFFY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Delay_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Flag_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Flag_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sim_1/new/Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.Delay_FF
Compiling module xil_defaultlib.DFFY
Compiling module xil_defaultlib.Flag_Pipeline
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Divide_Top
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Complex_Divide_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1124.918 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/CR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_divide_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/DFFY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFFY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Delay_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Flag_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Flag_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sim_1/new/Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.Delay_FF
Compiling module xil_defaultlib.DFFY
Compiling module xil_defaultlib.Flag_Pipeline
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Divide_Top
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Complex_Divide_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1124.918 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/CR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complex_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_Divide_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Divide_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Cordic_divide_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/DFFY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFFY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Delay_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Flag_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Flag_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/abc/abc.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sim_1/new/Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.sim/sim_1/behav/xsim'
"xelab -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9088f7e14a6f479194e9362a9a7e7806 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.srcs/sources_1/new/Complex_Divide_Top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.Delay_FF
Compiling module xil_defaultlib.DFFY
Compiling module xil_defaultlib.Flag_Pipeline
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Divide_Top
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Complex_Divide_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1124.918 ; gain = 0.000
launch_runs synth_1 -jobs 2
[Wed Aug 10 16:06:21 2022] Launched synth_1...
Run output will be captured here: C:/Users/zy/Desktop/Complex_Division_Pipeline/Complex_Division_Pipeline.runs/synth_1/runme.log
