#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov 17 11:13:27 2020
# Process ID: 15196
# Current directory: C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3924 C:\Users\Julian\Desktop\VivadoProjects\cecs341\lab5\lab5.xpr
# Log file: C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/vivado.log
# Journal file: C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Datapath_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Mux2tol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PCADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/ShiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'datamem' is not declared under prefix 'datamem' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:44]
ERROR: [VRFC 10-2991] 'datamem' is not declared under prefix 'datamem' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:50]
ERROR: [VRFC 10-2991] 'datamem' is not declared under prefix 'datamem' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:57]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'A' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'D_Addr' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'signExtend' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:53]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'sign_extend' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:55]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:57]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:58]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Datapath_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Mux2tol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PCADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/ShiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'datamem' is not declared under prefix 'datamem' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:44]
ERROR: [VRFC 10-2991] 'datamem' is not declared under prefix 'datamem' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:50]
ERROR: [VRFC 10-2991] 'datamem' is not declared under prefix 'datamem' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:57]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'A' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'D_Addr' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'signExtend' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:53]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'sign_extend' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:55]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:57]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:58]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Datapath_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Mux2tol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PCADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/ShiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'datamem' is not declared under prefix 'datamem' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:44]
ERROR: [VRFC 10-2991] 'datamem' is not declared under prefix 'datamem' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:50]
ERROR: [VRFC 10-2991] 'datamem' is not declared under prefix 'datamem' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:57]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'A' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'D_Addr' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'signExtend' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:53]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'sign_extend' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:55]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:57]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:58]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Datapath_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Mux2tol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PCADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/ShiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'datamem' is not declared under prefix 'datamem' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:44]
ERROR: [VRFC 10-2991] 'datamem' is not declared under prefix 'datamem' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:50]
ERROR: [VRFC 10-2991] 'datamem' is not declared under prefix 'datamem' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:57]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'A' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'D_Addr' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'signExtend' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:53]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'sign_extend' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:55]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:57]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:58]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Datapath_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Mux2tol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PCADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/ShiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'datamem' is not declared under prefix 'datamem' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:44]
ERROR: [VRFC 10-2991] 'datamem' is not declared under prefix 'datamem' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:50]
ERROR: [VRFC 10-2991] 'datamem' is not declared under prefix 'datamem' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:57]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'A' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'D_Addr' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'signExtend' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:53]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'sign_extend' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:55]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:57]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:58]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Datapath_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Mux2tol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PCADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/ShiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'datamem' is not declared under prefix 'datamem' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:44]
ERROR: [VRFC 10-2991] 'datamem' is not declared under prefix 'datamem' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:50]
ERROR: [VRFC 10-2991] 'datamem' is not declared under prefix 'datamem' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:57]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'A' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'D_Addr' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:53]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'signExtend' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'sign_extend' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:55]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:57]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:58]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:59]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Datapath_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-3248] data object 'PCAdd_out' is already declared [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:37]
ERROR: [VRFC 10-3703] second declaration of 'PCAdd_out' ignored [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:37]
WARNING: [VRFC 10-3028] 'PCAdd_out' was previously declared with a range [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:37]
ERROR: [VRFC 10-2865] module 'Datapath' ignored due to previous errors [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Datapath_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Mux2tol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PCADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/ShiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'datamem' is not declared under prefix 'datamem' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:44]
ERROR: [VRFC 10-2991] 'datamem' is not declared under prefix 'datamem' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:50]
ERROR: [VRFC 10-2991] 'datamem' is not declared under prefix 'datamem' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:57]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:42]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'A' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'D_Addr' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'signExtend' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'sign_extend' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:53]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:55]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:57]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Mux2tol.v] -no_script -reset -force -quiet
remove_files  C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Mux2tol.v
add_files -norecurse C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Mux2to1.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Datapath_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PCADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/ShiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'datamem' is not declared under prefix 'datamem' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:44]
ERROR: [VRFC 10-2991] 'datamem' is not declared under prefix 'datamem' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:50]
ERROR: [VRFC 10-2991] 'datamem' is not declared under prefix 'datamem' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:57]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:42]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'A' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'D_Addr' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'signExtend' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'sign_extend' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:53]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:55]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd_data' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v:57]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Datapath_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PCADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'dmem' is not declared under prefix 'uut' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:43]
ERROR: [VRFC 10-2991] 'dmem' is not declared under prefix 'uut' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:49]
ERROR: [VRFC 10-2991] 'imem' is not declared under prefix 'uut' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:56]
ERROR: [VRFC 10-2991] 'dmem' is not declared under prefix 'uut' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:57]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Datapath_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PCADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'imem' is not declared under prefix 'uut' [C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v:56]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Datapath_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PCADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCADD
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Datapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Datapath_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/xsim.dir/Datapath_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/xsim.dir/Datapath_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov 17 14:05:31 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 17 14:05:31 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Datapath_tb_behav -key {Behavioral:sim_1:Functional:Datapath_tb} -tclbatch {Datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Initial Values:
t= 630.0 ns DataAddress=[0]:  00000000
t= 650.0 ns DataAddress=[4]:  0000ffff
t= 670.0 ns DataAddress=[8]:  12345678
t= 690.0 ns DataAddress=[12]:  00000008
t= 710.0 ns DataAddress=[16]:  00000001
t= 730.0 ns DataAddress=[20]:  00000003
Final Values:
t= 750.0 ns DataAddress=[24]:  xxxxxxxx
t= 770.0 ns DataAddress=[28]:  xxxxxxxx
t= 790.0 ns DataAddress=[32]:  xxxxxxxx
t= 810.0 ns DataAddress=[36]:  xxxxxxxx
t= 830.0 ns DataAddress=[40]:  xxxxxxxx
t= 850.0 ns DataAddress=[44]:  xxxxxxxx
$finish called at time : 850 ns : File "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 874.578 ; gain = 32.891
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Datapath_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PCADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCADD
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Datapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Datapath_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Datapath_tb_behav -key {Behavioral:sim_1:Functional:Datapath_tb} -tclbatch {Datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Initial Values:
t= 630.0 ns DataAddress=[0]:  00000000
t= 650.0 ns DataAddress=[4]:  0000ffff
t= 670.0 ns DataAddress=[8]:  12345678
t= 690.0 ns DataAddress=[12]:  00000008
t= 710.0 ns DataAddress=[16]:  00000001
t= 730.0 ns DataAddress=[20]:  00000003
Final Values:
t= 750.0 ns DataAddress=[24]:  xxxxxxxx
t= 770.0 ns DataAddress=[28]:  xxxxxxxx
t= 790.0 ns DataAddress=[32]:  xxxxxxxx
t= 810.0 ns DataAddress=[36]:  xxxxxxxx
t= 830.0 ns DataAddress=[40]:  xxxxxxxx
t= 850.0 ns DataAddress=[44]:  xxxxxxxx
$finish called at time : 850 ns : File "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 875.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Datapath_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Datapath_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/PCADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCADD
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Datapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Datapath_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Datapath_tb_behav -key {Behavioral:sim_1:Functional:Datapath_tb} -tclbatch {Datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Initial Values:
t= 630.0 ns DataAddress=[0]:  00000000
t= 650.0 ns DataAddress=[4]:  0000ffff
t= 670.0 ns DataAddress=[8]:  12345678
t= 690.0 ns DataAddress=[12]:  00000008
t= 710.0 ns DataAddress=[16]:  00000001
t= 730.0 ns DataAddress=[20]:  00000003
Final Values:
t= 750.0 ns DataAddress=[24]:  xxxxxxxx
t= 770.0 ns DataAddress=[28]:  xxxxxxxx
t= 790.0 ns DataAddress=[32]:  xxxxxxxx
t= 810.0 ns DataAddress=[36]:  xxxxxxxx
t= 830.0 ns DataAddress=[40]:  xxxxxxxx
t= 850.0 ns DataAddress=[44]:  xxxxxxxx
$finish called at time : 850 ns : File "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
export_ip_user_files -of_objects  [get_files C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Adder.v] -no_script -reset -force -quiet
remove_files  C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Adder.v
export_ip_user_files -of_objects  [get_files C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Mux2to1.v] -no_script -reset -force -quiet
remove_files  C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Mux2to1.v
export_ip_user_files -of_objects  [get_files C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/ShiftLeft.v] -no_script -reset -force -quiet
remove_files  C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/ShiftLeft.v
export_ip_user_files -of_objects  [get_files C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Sign_Extend.v] -no_script -reset -force -quiet
remove_files  C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sources_1/new/Sign_Extend.v
export_ip_user_files -of_objects  [get_files C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/DataMem.dat] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/DataMem.dat
export_ip_user_files -of_objects  [get_files C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/imem.dat] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/imem.dat
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Datapath_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Datapath_tb_behav -key {Behavioral:sim_1:Functional:Datapath_tb} -tclbatch {Datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Initial Values:
t= 630.0 ns DataAddress=[0]:  00000000
t= 650.0 ns DataAddress=[4]:  0000ffff
t= 670.0 ns DataAddress=[8]:  12345678
t= 690.0 ns DataAddress=[12]:  00000008
t= 710.0 ns DataAddress=[16]:  00000001
t= 730.0 ns DataAddress=[20]:  00000003
Final Values:
t= 750.0 ns DataAddress=[24]:  xxxxxxxx
t= 770.0 ns DataAddress=[28]:  xxxxxxxx
t= 790.0 ns DataAddress=[32]:  xxxxxxxx
t= 810.0 ns DataAddress=[36]:  xxxxxxxx
t= 830.0 ns DataAddress=[40]:  xxxxxxxx
t= 850.0 ns DataAddress=[44]:  xxxxxxxx
$finish called at time : 850 ns : File "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/DataMem.dat C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/imem.dat}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Datapath_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/DataMem.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim/imem.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Datapath_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d1ddf9ad1ad347caa203b93972270bd7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Datapath_tb_behav -key {Behavioral:sim_1:Functional:Datapath_tb} -tclbatch {Datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Initial Values:
t= 630.0 ns DataAddress=[0]:  00000000
t= 650.0 ns DataAddress=[4]:  0000ffff
t= 670.0 ns DataAddress=[8]:  12345678
t= 690.0 ns DataAddress=[12]:  00000008
t= 710.0 ns DataAddress=[16]:  00000001
t= 730.0 ns DataAddress=[20]:  00000003
Final Values:
t= 750.0 ns DataAddress=[24]:  xxxxxxxx
t= 770.0 ns DataAddress=[28]:  xxxxxxxx
t= 790.0 ns DataAddress=[32]:  xxxxxxxx
t= 810.0 ns DataAddress=[36]:  xxxxxxxx
t= 830.0 ns DataAddress=[40]:  xxxxxxxx
t= 850.0 ns DataAddress=[44]:  xxxxxxxx
$finish called at time : 850 ns : File "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab5/lab5.srcs/sim_1/new/datapath_tb.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 17 14:22:34 2020...
