{
  "module_name": "sparx5_vcap_impl.h",
  "hash_id": "e87ca97a5e641c0b207c651997e7063c49c3372e48f1fe01cdccdb66878d0953",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/microchip/sparx5/sparx5_vcap_impl.h",
  "human_readable_source": " \n \n\n#ifndef __SPARX5_VCAP_IMPL_H__\n#define __SPARX5_VCAP_IMPL_H__\n\n#include <linux/types.h>\n#include <linux/list.h>\n\n#include \"vcap_api.h\"\n#include \"vcap_api_client.h\"\n\n#define SPARX5_VCAP_CID_IS0_L0 VCAP_CID_INGRESS_L0  \n#define SPARX5_VCAP_CID_IS0_L1 VCAP_CID_INGRESS_L1  \n#define SPARX5_VCAP_CID_IS0_L2 VCAP_CID_INGRESS_L2  \n#define SPARX5_VCAP_CID_IS0_L3 VCAP_CID_INGRESS_L3  \n#define SPARX5_VCAP_CID_IS0_L4 VCAP_CID_INGRESS_L4  \n#define SPARX5_VCAP_CID_IS0_L5 VCAP_CID_INGRESS_L5  \n#define SPARX5_VCAP_CID_IS0_MAX \\\n\t(VCAP_CID_INGRESS_L5 + VCAP_CID_LOOKUP_SIZE - 1)  \n\n#define SPARX5_VCAP_CID_IS2_L0 VCAP_CID_INGRESS_STAGE2_L0  \n#define SPARX5_VCAP_CID_IS2_L1 VCAP_CID_INGRESS_STAGE2_L1  \n#define SPARX5_VCAP_CID_IS2_L2 VCAP_CID_INGRESS_STAGE2_L2  \n#define SPARX5_VCAP_CID_IS2_L3 VCAP_CID_INGRESS_STAGE2_L3  \n#define SPARX5_VCAP_CID_IS2_MAX \\\n\t(VCAP_CID_INGRESS_STAGE2_L3 + VCAP_CID_LOOKUP_SIZE - 1)  \n\n#define SPARX5_VCAP_CID_ES0_L0 VCAP_CID_EGRESS_L0  \n#define SPARX5_VCAP_CID_ES0_MAX (VCAP_CID_EGRESS_L1 - 1)  \n\n#define SPARX5_VCAP_CID_ES2_L0 VCAP_CID_EGRESS_STAGE2_L0  \n#define SPARX5_VCAP_CID_ES2_L1 VCAP_CID_EGRESS_STAGE2_L1  \n#define SPARX5_VCAP_CID_ES2_MAX \\\n\t(VCAP_CID_EGRESS_STAGE2_L1 + VCAP_CID_LOOKUP_SIZE - 1)  \n\n \n\n \nenum vcap_is0_port_sel_etype {\n\tVCAP_IS0_PS_ETYPE_DEFAULT,  \n\tVCAP_IS0_PS_ETYPE_MLL,\n\tVCAP_IS0_PS_ETYPE_SGL_MLBS,\n\tVCAP_IS0_PS_ETYPE_DBL_MLBS,\n\tVCAP_IS0_PS_ETYPE_TRI_MLBS,\n\tVCAP_IS0_PS_ETYPE_TRI_VID,\n\tVCAP_IS0_PS_ETYPE_LL_FULL,\n\tVCAP_IS0_PS_ETYPE_NORMAL_SRC,\n\tVCAP_IS0_PS_ETYPE_NORMAL_DST,\n\tVCAP_IS0_PS_ETYPE_NORMAL_7TUPLE,\n\tVCAP_IS0_PS_ETYPE_NORMAL_5TUPLE_IP4,\n\tVCAP_IS0_PS_ETYPE_PURE_5TUPLE_IP4,\n\tVCAP_IS0_PS_ETYPE_DBL_VID_IDX,\n\tVCAP_IS0_PS_ETYPE_ETAG,\n\tVCAP_IS0_PS_ETYPE_NO_LOOKUP,\n};\n\n \nenum vcap_is0_port_sel_mpls_uc_mc {\n\tVCAP_IS0_PS_MPLS_FOLLOW_ETYPE,\n\tVCAP_IS0_PS_MPLS_MLL,\n\tVCAP_IS0_PS_MPLS_SGL_MLBS,\n\tVCAP_IS0_PS_MPLS_DBL_MLBS,\n\tVCAP_IS0_PS_MPLS_TRI_MLBS,\n\tVCAP_IS0_PS_MPLS_TRI_VID,\n\tVCAP_IS0_PS_MPLS_LL_FULL,\n\tVCAP_IS0_PS_MPLS_NORMAL_SRC,\n\tVCAP_IS0_PS_MPLS_NORMAL_DST,\n\tVCAP_IS0_PS_MPLS_NORMAL_7TUPLE,\n\tVCAP_IS0_PS_MPLS_NORMAL_5TUPLE_IP4,\n\tVCAP_IS0_PS_MPLS_PURE_5TUPLE_IP4,\n\tVCAP_IS0_PS_MPLS_DBL_VID_IDX,\n\tVCAP_IS0_PS_MPLS_ETAG,\n\tVCAP_IS0_PS_MPLS_NO_LOOKUP,\n};\n\n \nenum vcap_is0_port_sel_mlbs {\n\tVCAP_IS0_PS_MLBS_FOLLOW_ETYPE,\n\tVCAP_IS0_PS_MLBS_SGL_MLBS,\n\tVCAP_IS0_PS_MLBS_DBL_MLBS,\n\tVCAP_IS0_PS_MLBS_TRI_MLBS,\n\tVCAP_IS0_PS_MLBS_NO_LOOKUP = 17,\n};\n\n \n\n \nenum vcap_is2_port_sel_noneth {\n\tVCAP_IS2_PS_NONETH_MAC_ETYPE,\n\tVCAP_IS2_PS_NONETH_CUSTOM_1,\n\tVCAP_IS2_PS_NONETH_CUSTOM_2,\n\tVCAP_IS2_PS_NONETH_NO_LOOKUP\n};\n\n \nenum vcap_is2_port_sel_ipv4_uc {\n\tVCAP_IS2_PS_IPV4_UC_MAC_ETYPE,\n\tVCAP_IS2_PS_IPV4_UC_IP4_TCP_UDP_OTHER,\n\tVCAP_IS2_PS_IPV4_UC_IP_7TUPLE,\n};\n\n \nenum vcap_is2_port_sel_ipv4_mc {\n\tVCAP_IS2_PS_IPV4_MC_MAC_ETYPE,\n\tVCAP_IS2_PS_IPV4_MC_IP4_TCP_UDP_OTHER,\n\tVCAP_IS2_PS_IPV4_MC_IP_7TUPLE,\n\tVCAP_IS2_PS_IPV4_MC_IP4_VID,\n};\n\n \nenum vcap_is2_port_sel_ipv6_uc {\n\tVCAP_IS2_PS_IPV6_UC_MAC_ETYPE,\n\tVCAP_IS2_PS_IPV6_UC_IP_7TUPLE,\n\tVCAP_IS2_PS_IPV6_UC_IP6_STD,\n\tVCAP_IS2_PS_IPV6_UC_IP4_TCP_UDP_OTHER,\n};\n\n \nenum vcap_is2_port_sel_ipv6_mc {\n\tVCAP_IS2_PS_IPV6_MC_MAC_ETYPE,\n\tVCAP_IS2_PS_IPV6_MC_IP_7TUPLE,\n\tVCAP_IS2_PS_IPV6_MC_IP6_VID,\n\tVCAP_IS2_PS_IPV6_MC_IP6_STD,\n\tVCAP_IS2_PS_IPV6_MC_IP4_TCP_UDP_OTHER,\n};\n\n \nenum vcap_is2_port_sel_arp {\n\tVCAP_IS2_PS_ARP_MAC_ETYPE,\n\tVCAP_IS2_PS_ARP_ARP,\n};\n\n \n\n \nenum vcap_es0_port_sel {\n\tVCAP_ES0_PS_NORMAL_SELECTION,\n\tVCAP_ES0_PS_FORCE_ISDX_LOOKUPS,\n\tVCAP_ES0_PS_FORCE_VID_LOOKUPS,\n\tVCAP_ES0_PS_RESERVED,\n};\n\n \n\n \nenum vcap_es2_port_sel_ipv4 {\n\tVCAP_ES2_PS_IPV4_MAC_ETYPE,\n\tVCAP_ES2_PS_IPV4_IP_7TUPLE,\n\tVCAP_ES2_PS_IPV4_IP4_TCP_UDP_VID,\n\tVCAP_ES2_PS_IPV4_IP4_TCP_UDP_OTHER,\n\tVCAP_ES2_PS_IPV4_IP4_VID,\n\tVCAP_ES2_PS_IPV4_IP4_OTHER,\n};\n\n \nenum vcap_es2_port_sel_ipv6 {\n\tVCAP_ES2_PS_IPV6_MAC_ETYPE,\n\tVCAP_ES2_PS_IPV6_IP_7TUPLE,\n\tVCAP_ES2_PS_IPV6_IP_7TUPLE_VID,\n\tVCAP_ES2_PS_IPV6_IP_7TUPLE_STD,\n\tVCAP_ES2_PS_IPV6_IP6_VID,\n\tVCAP_ES2_PS_IPV6_IP6_STD,\n\tVCAP_ES2_PS_IPV6_IP4_DOWNGRADE,\n};\n\n \nenum vcap_es2_port_sel_arp {\n\tVCAP_ES2_PS_ARP_MAC_ETYPE,\n\tVCAP_ES2_PS_ARP_ARP,\n};\n\n \nenum SPX5_TPID_SEL {\n\tSPX5_TPID_SEL_UNTAGGED,\n\tSPX5_TPID_SEL_8100,\n\tSPX5_TPID_SEL_UNUSED_0,\n\tSPX5_TPID_SEL_UNUSED_1,\n\tSPX5_TPID_SEL_88A8,\n\tSPX5_TPID_SEL_TPIDCFG_1,\n\tSPX5_TPID_SEL_TPIDCFG_2,\n\tSPX5_TPID_SEL_TPIDCFG_3,\n};\n\n \nint sparx5_vcap_get_port_keyset(struct net_device *ndev,\n\t\t\t\tstruct vcap_admin *admin,\n\t\t\t\tint cid,\n\t\t\t\tu16 l3_proto,\n\t\t\t\tstruct vcap_keyset_list *kslist);\n\n \nvoid sparx5_vcap_set_port_keyset(struct net_device *ndev,\n\t\t\t\t struct vcap_admin *admin, int cid,\n\t\t\t\t u16 l3_proto, enum vcap_keyfield_set keyset,\n\t\t\t\t struct vcap_keyset_list *orig);\n\n \nbool sparx5_vcap_is_known_etype(struct vcap_admin *admin, u16 etype);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}