library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

Entity rel is
Port (
	clk		: in std_logic;
	clk_esc	: out std_logic
);
End rel;


process(State1, State2, State3, clk, count1, count2)
begin
	if rising_edge(clk) then
	
		if count1 < max1 then
			count1 <= count1 + 1;
		else
			count1 <= 0;
		end if;
	end if;
end process;