// Seed: 1917185820
module module_0 (
    input wand id_0,
    output supply0 id_1,
    input wand id_2,
    input wand id_3,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    output uwire id_7,
    output uwire id_8,
    output tri id_9,
    input wor id_10,
    output wire id_11
);
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    output tri id_2,
    output supply1 id_3,
    input supply1 id_4,
    input tri0 id_5,
    output wand id_6,
    input logic id_7,
    output wire id_8,
    output logic id_9,
    output tri id_10
);
  always id_9 <= id_7;
  always id_3 = 1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_1,
      id_1,
      id_4,
      id_1,
      id_4,
      id_8,
      id_3,
      id_10,
      id_1,
      id_8
  );
endmodule
