<profile>

<section name = "Vitis HLS Report for 'main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12'" level="0">
<item name = "Date">Mon Oct 27 17:27:49 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">render</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.417 ns, 2.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">388, 388, 3.880 us, 3.880 us, 385, 385, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_258_11_VITIS_LOOP_259_12">386, 386, 4, 1, 1, 384, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 89, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 9, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 63, -</column>
<column name="Register">-, -, 55, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_7_2_8_1_1_U191">sparsemux_7_2_8_1_1, 0, 0, 0, 9, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln258_1_fu_202_p2">+, 0, 0, 14, 9, 1</column>
<column name="add_ln258_fu_219_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln259_fu_271_p2">+, 0, 0, 10, 2, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="first_iter_2_fu_251_p2">icmp, 0, 0, 10, 2, 1</column>
<column name="icmp_ln258_fu_196_p2">icmp, 0, 0, 14, 9, 9</column>
<column name="icmp_ln259_fu_225_p2">icmp, 0, 0, 10, 2, 2</column>
<column name="select_ln258_1_fu_239_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln258_fu_231_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten32_load">9, 2, 9, 18</column>
<column name="indvar_flatten32_fu_98">9, 2, 9, 18</column>
<column name="m_fu_94">9, 2, 8, 16</column>
<column name="output_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="t_fu_90">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="first_iter_2_reg_394">1, 0, 1, 0</column>
<column name="indvar_flatten32_fu_98">9, 0, 9, 0</column>
<column name="m_fu_94">8, 0, 8, 0</column>
<column name="main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_45_fu_110">8, 0, 8, 0</column>
<column name="main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_46_fu_106">8, 0, 8, 0</column>
<column name="main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_47_fu_102">8, 0, 8, 0</column>
<column name="select_ln258_reg_389">2, 0, 2, 0</column>
<column name="select_ln258_reg_389_pp0_iter2_reg">2, 0, 2, 0</column>
<column name="t_fu_90">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12, return value</column>
<column name="output_stream_TREADY">in, 1, axis, output_stream_V_data_V, pointer</column>
<column name="output_stream_TDATA">out, 24, axis, output_stream_V_data_V, pointer</column>
<column name="output_stream_TVALID">out, 1, axis, output_stream_V_last_V, pointer</column>
<column name="output_stream_TLAST">out, 1, axis, output_stream_V_last_V, pointer</column>
<column name="output_stream_TKEEP">out, 3, axis, output_stream_V_keep_V, pointer</column>
<column name="output_stream_TSTRB">out, 3, axis, output_stream_V_strb_V, pointer</column>
<column name="zext_ln227">in, 7, ap_none, zext_ln227, scalar</column>
<column name="main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_address0">out, 14, ap_memory, main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8, array</column>
<column name="main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_ce0">out, 1, ap_memory, main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8, array</column>
<column name="main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_q0">in, 8, ap_memory, main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8, array</column>
<column name="main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_address0">out, 14, ap_memory, main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f, array</column>
<column name="main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce0">out, 1, ap_memory, main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f, array</column>
<column name="main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_q0">in, 8, ap_memory, main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f, array</column>
<column name="main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_address0">out, 14, ap_memory, main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7, array</column>
<column name="main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_ce0">out, 1, ap_memory, main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7, array</column>
<column name="main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_q0">in, 8, ap_memory, main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7, array</column>
</table>
</item>
</section>
</profile>
