#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x239c830 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x239c9c0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x23a90b0 .functor NOT 1, L_0x23d4820, C4<0>, C4<0>, C4<0>;
L_0x23d45b0 .functor XOR 1, L_0x23d4450, L_0x23d4510, C4<0>, C4<0>;
L_0x23d4710 .functor XOR 1, L_0x23d45b0, L_0x23d4670, C4<0>, C4<0>;
v0x23d0520_0 .net *"_ivl_10", 0 0, L_0x23d4670;  1 drivers
v0x23d0620_0 .net *"_ivl_12", 0 0, L_0x23d4710;  1 drivers
v0x23d0700_0 .net *"_ivl_2", 0 0, L_0x23d30f0;  1 drivers
v0x23d07c0_0 .net *"_ivl_4", 0 0, L_0x23d4450;  1 drivers
v0x23d08a0_0 .net *"_ivl_6", 0 0, L_0x23d4510;  1 drivers
v0x23d09d0_0 .net *"_ivl_8", 0 0, L_0x23d45b0;  1 drivers
v0x23d0ab0_0 .net "a", 0 0, v0x23cd620_0;  1 drivers
v0x23d0b50_0 .net "b", 0 0, v0x23cd6c0_0;  1 drivers
v0x23d0bf0_0 .net "c", 0 0, v0x23cd760_0;  1 drivers
v0x23d0c90_0 .var "clk", 0 0;
v0x23d0d30_0 .net "d", 0 0, v0x23cd8d0_0;  1 drivers
v0x23d0dd0_0 .net "out_dut", 0 0, L_0x23d42f0;  1 drivers
v0x23d0e70_0 .net "out_ref", 0 0, L_0x23d1d30;  1 drivers
v0x23d0f10_0 .var/2u "stats1", 159 0;
v0x23d0fb0_0 .var/2u "strobe", 0 0;
v0x23d1050_0 .net "tb_match", 0 0, L_0x23d4820;  1 drivers
v0x23d1110_0 .net "tb_mismatch", 0 0, L_0x23a90b0;  1 drivers
v0x23d11d0_0 .net "wavedrom_enable", 0 0, v0x23cd9c0_0;  1 drivers
v0x23d1270_0 .net "wavedrom_title", 511 0, v0x23cda60_0;  1 drivers
L_0x23d30f0 .concat [ 1 0 0 0], L_0x23d1d30;
L_0x23d4450 .concat [ 1 0 0 0], L_0x23d1d30;
L_0x23d4510 .concat [ 1 0 0 0], L_0x23d42f0;
L_0x23d4670 .concat [ 1 0 0 0], L_0x23d1d30;
L_0x23d4820 .cmp/eeq 1, L_0x23d30f0, L_0x23d4710;
S_0x239cb50 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x239c9c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x239d2d0 .functor NOT 1, v0x23cd760_0, C4<0>, C4<0>, C4<0>;
L_0x23a9970 .functor NOT 1, v0x23cd6c0_0, C4<0>, C4<0>, C4<0>;
L_0x23d1480 .functor AND 1, L_0x239d2d0, L_0x23a9970, C4<1>, C4<1>;
L_0x23d1520 .functor NOT 1, v0x23cd8d0_0, C4<0>, C4<0>, C4<0>;
L_0x23d1650 .functor NOT 1, v0x23cd620_0, C4<0>, C4<0>, C4<0>;
L_0x23d1750 .functor AND 1, L_0x23d1520, L_0x23d1650, C4<1>, C4<1>;
L_0x23d1830 .functor OR 1, L_0x23d1480, L_0x23d1750, C4<0>, C4<0>;
L_0x23d18f0 .functor AND 1, v0x23cd620_0, v0x23cd760_0, C4<1>, C4<1>;
L_0x23d19b0 .functor AND 1, L_0x23d18f0, v0x23cd8d0_0, C4<1>, C4<1>;
L_0x23d1a70 .functor OR 1, L_0x23d1830, L_0x23d19b0, C4<0>, C4<0>;
L_0x23d1be0 .functor AND 1, v0x23cd6c0_0, v0x23cd760_0, C4<1>, C4<1>;
L_0x23d1c50 .functor AND 1, L_0x23d1be0, v0x23cd8d0_0, C4<1>, C4<1>;
L_0x23d1d30 .functor OR 1, L_0x23d1a70, L_0x23d1c50, C4<0>, C4<0>;
v0x23a9320_0 .net *"_ivl_0", 0 0, L_0x239d2d0;  1 drivers
v0x23a93c0_0 .net *"_ivl_10", 0 0, L_0x23d1750;  1 drivers
v0x23cbe10_0 .net *"_ivl_12", 0 0, L_0x23d1830;  1 drivers
v0x23cbed0_0 .net *"_ivl_14", 0 0, L_0x23d18f0;  1 drivers
v0x23cbfb0_0 .net *"_ivl_16", 0 0, L_0x23d19b0;  1 drivers
v0x23cc0e0_0 .net *"_ivl_18", 0 0, L_0x23d1a70;  1 drivers
v0x23cc1c0_0 .net *"_ivl_2", 0 0, L_0x23a9970;  1 drivers
v0x23cc2a0_0 .net *"_ivl_20", 0 0, L_0x23d1be0;  1 drivers
v0x23cc380_0 .net *"_ivl_22", 0 0, L_0x23d1c50;  1 drivers
v0x23cc460_0 .net *"_ivl_4", 0 0, L_0x23d1480;  1 drivers
v0x23cc540_0 .net *"_ivl_6", 0 0, L_0x23d1520;  1 drivers
v0x23cc620_0 .net *"_ivl_8", 0 0, L_0x23d1650;  1 drivers
v0x23cc700_0 .net "a", 0 0, v0x23cd620_0;  alias, 1 drivers
v0x23cc7c0_0 .net "b", 0 0, v0x23cd6c0_0;  alias, 1 drivers
v0x23cc880_0 .net "c", 0 0, v0x23cd760_0;  alias, 1 drivers
v0x23cc940_0 .net "d", 0 0, v0x23cd8d0_0;  alias, 1 drivers
v0x23cca00_0 .net "out", 0 0, L_0x23d1d30;  alias, 1 drivers
S_0x23ccb60 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x239c9c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x23cd620_0 .var "a", 0 0;
v0x23cd6c0_0 .var "b", 0 0;
v0x23cd760_0 .var "c", 0 0;
v0x23cd830_0 .net "clk", 0 0, v0x23d0c90_0;  1 drivers
v0x23cd8d0_0 .var "d", 0 0;
v0x23cd9c0_0 .var "wavedrom_enable", 0 0;
v0x23cda60_0 .var "wavedrom_title", 511 0;
S_0x23cce00 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x23ccb60;
 .timescale -12 -12;
v0x23cd060_0 .var/2s "count", 31 0;
E_0x2397780/0 .event negedge, v0x23cd830_0;
E_0x2397780/1 .event posedge, v0x23cd830_0;
E_0x2397780 .event/or E_0x2397780/0, E_0x2397780/1;
E_0x23979d0 .event negedge, v0x23cd830_0;
E_0x23819f0 .event posedge, v0x23cd830_0;
S_0x23cd160 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x23ccb60;
 .timescale -12 -12;
v0x23cd360_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23cd440 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x23ccb60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23cdbc0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x239c9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x23d1e90 .functor NOT 1, v0x23cd760_0, C4<0>, C4<0>, C4<0>;
L_0x23d1f00 .functor AND 1, L_0x23d1e90, v0x23cd8d0_0, C4<1>, C4<1>;
L_0x23d1fe0 .functor NOT 1, v0x23cd6c0_0, C4<0>, C4<0>, C4<0>;
L_0x23d2050 .functor AND 1, L_0x23d1f00, L_0x23d1fe0, C4<1>, C4<1>;
L_0x23d2190 .functor NOT 1, v0x23cd760_0, C4<0>, C4<0>, C4<0>;
L_0x23d2310 .functor NOT 1, v0x23cd6c0_0, C4<0>, C4<0>, C4<0>;
L_0x23d23c0 .functor AND 1, L_0x23d2190, L_0x23d2310, C4<1>, C4<1>;
L_0x23d24d0 .functor NOT 1, v0x23cd8d0_0, C4<0>, C4<0>, C4<0>;
L_0x23d26a0 .functor AND 1, L_0x23d23c0, L_0x23d24d0, C4<1>, C4<1>;
L_0x23d27b0 .functor OR 1, L_0x23d2050, L_0x23d26a0, C4<0>, C4<0>;
L_0x23d2920 .functor NOT 1, v0x23cd760_0, C4<0>, C4<0>, C4<0>;
L_0x23d2990 .functor AND 1, L_0x23d2920, v0x23cd6c0_0, C4<1>, C4<1>;
L_0x23d2b80 .functor AND 1, L_0x23d2990, v0x23cd620_0, C4<1>, C4<1>;
L_0x23d2c40 .functor OR 1, L_0x23d27b0, L_0x23d2b80, C4<0>, C4<0>;
L_0x23d2b10 .functor AND 1, v0x23cd760_0, v0x23cd8d0_0, C4<1>, C4<1>;
L_0x23d2dd0 .functor NOT 1, v0x23cd620_0, C4<0>, C4<0>, C4<0>;
L_0x23d2ed0 .functor AND 1, L_0x23d2b10, L_0x23d2dd0, C4<1>, C4<1>;
L_0x23d2fe0 .functor OR 1, L_0x23d2c40, L_0x23d2ed0, C4<0>, C4<0>;
L_0x23d3190 .functor NOT 1, v0x23cd8d0_0, C4<0>, C4<0>, C4<0>;
L_0x23d3200 .functor AND 1, v0x23cd760_0, L_0x23d3190, C4<1>, C4<1>;
L_0x23d3370 .functor AND 1, L_0x23d3200, v0x23cd6c0_0, C4<1>, C4<1>;
L_0x23d3430 .functor NOT 1, v0x23cd620_0, C4<0>, C4<0>, C4<0>;
L_0x23d3670 .functor AND 1, L_0x23d3370, L_0x23d3430, C4<1>, C4<1>;
L_0x23d3780 .functor OR 1, L_0x23d2fe0, L_0x23d3670, C4<0>, C4<0>;
L_0x23d3960 .functor NOT 1, v0x23cd760_0, C4<0>, C4<0>, C4<0>;
L_0x23d39d0 .functor AND 1, L_0x23d3960, v0x23cd6c0_0, C4<1>, C4<1>;
L_0x23d3b70 .functor NOT 1, v0x23cd8d0_0, C4<0>, C4<0>, C4<0>;
L_0x23d3be0 .functor AND 1, L_0x23d39d0, L_0x23d3b70, C4<1>, C4<1>;
L_0x23d3de0 .functor OR 1, L_0x23d3780, L_0x23d3be0, C4<0>, C4<0>;
L_0x23d3ef0 .functor NOT 1, v0x23cd760_0, C4<0>, C4<0>, C4<0>;
L_0x23d4060 .functor AND 1, L_0x23d3ef0, v0x23cd6c0_0, C4<1>, C4<1>;
L_0x23d4120 .functor AND 1, L_0x23d4060, v0x23cd8d0_0, C4<1>, C4<1>;
L_0x23d42f0 .functor OR 1, L_0x23d3de0, L_0x23d4120, C4<0>, C4<0>;
v0x23cdeb0_0 .net *"_ivl_0", 0 0, L_0x23d1e90;  1 drivers
v0x23cdf90_0 .net *"_ivl_10", 0 0, L_0x23d2310;  1 drivers
v0x23ce070_0 .net *"_ivl_12", 0 0, L_0x23d23c0;  1 drivers
v0x23ce160_0 .net *"_ivl_14", 0 0, L_0x23d24d0;  1 drivers
v0x23ce240_0 .net *"_ivl_16", 0 0, L_0x23d26a0;  1 drivers
v0x23ce370_0 .net *"_ivl_18", 0 0, L_0x23d27b0;  1 drivers
v0x23ce450_0 .net *"_ivl_2", 0 0, L_0x23d1f00;  1 drivers
v0x23ce530_0 .net *"_ivl_20", 0 0, L_0x23d2920;  1 drivers
v0x23ce610_0 .net *"_ivl_22", 0 0, L_0x23d2990;  1 drivers
v0x23ce6f0_0 .net *"_ivl_24", 0 0, L_0x23d2b80;  1 drivers
v0x23ce7d0_0 .net *"_ivl_26", 0 0, L_0x23d2c40;  1 drivers
v0x23ce8b0_0 .net *"_ivl_28", 0 0, L_0x23d2b10;  1 drivers
v0x23ce990_0 .net *"_ivl_30", 0 0, L_0x23d2dd0;  1 drivers
v0x23cea70_0 .net *"_ivl_32", 0 0, L_0x23d2ed0;  1 drivers
v0x23ceb50_0 .net *"_ivl_34", 0 0, L_0x23d2fe0;  1 drivers
v0x23cec30_0 .net *"_ivl_36", 0 0, L_0x23d3190;  1 drivers
v0x23ced10_0 .net *"_ivl_38", 0 0, L_0x23d3200;  1 drivers
v0x23cef00_0 .net *"_ivl_4", 0 0, L_0x23d1fe0;  1 drivers
v0x23cefe0_0 .net *"_ivl_40", 0 0, L_0x23d3370;  1 drivers
v0x23cf0c0_0 .net *"_ivl_42", 0 0, L_0x23d3430;  1 drivers
v0x23cf1a0_0 .net *"_ivl_44", 0 0, L_0x23d3670;  1 drivers
v0x23cf280_0 .net *"_ivl_46", 0 0, L_0x23d3780;  1 drivers
v0x23cf360_0 .net *"_ivl_48", 0 0, L_0x23d3960;  1 drivers
v0x23cf440_0 .net *"_ivl_50", 0 0, L_0x23d39d0;  1 drivers
v0x23cf520_0 .net *"_ivl_52", 0 0, L_0x23d3b70;  1 drivers
v0x23cf600_0 .net *"_ivl_54", 0 0, L_0x23d3be0;  1 drivers
v0x23cf6e0_0 .net *"_ivl_56", 0 0, L_0x23d3de0;  1 drivers
v0x23cf7c0_0 .net *"_ivl_58", 0 0, L_0x23d3ef0;  1 drivers
v0x23cf8a0_0 .net *"_ivl_6", 0 0, L_0x23d2050;  1 drivers
v0x23cf980_0 .net *"_ivl_60", 0 0, L_0x23d4060;  1 drivers
v0x23cfa60_0 .net *"_ivl_62", 0 0, L_0x23d4120;  1 drivers
v0x23cfb40_0 .net *"_ivl_8", 0 0, L_0x23d2190;  1 drivers
v0x23cfc20_0 .net "a", 0 0, v0x23cd620_0;  alias, 1 drivers
v0x23cfed0_0 .net "b", 0 0, v0x23cd6c0_0;  alias, 1 drivers
v0x23cffc0_0 .net "c", 0 0, v0x23cd760_0;  alias, 1 drivers
v0x23d00b0_0 .net "d", 0 0, v0x23cd8d0_0;  alias, 1 drivers
v0x23d01a0_0 .net "out", 0 0, L_0x23d42f0;  alias, 1 drivers
S_0x23d0300 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x239c9c0;
 .timescale -12 -12;
E_0x2397520 .event anyedge, v0x23d0fb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23d0fb0_0;
    %nor/r;
    %assign/vec4 v0x23d0fb0_0, 0;
    %wait E_0x2397520;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23ccb60;
T_3 ;
    %fork t_1, S_0x23cce00;
    %jmp t_0;
    .scope S_0x23cce00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23cd060_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23cd8d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23cd760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23cd6c0_0, 0;
    %assign/vec4 v0x23cd620_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23819f0;
    %load/vec4 v0x23cd060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x23cd060_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23cd8d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23cd760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23cd6c0_0, 0;
    %assign/vec4 v0x23cd620_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x23979d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x23cd440;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2397780;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x23cd620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23cd6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23cd760_0, 0;
    %assign/vec4 v0x23cd8d0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x23ccb60;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x239c9c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23d0c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23d0fb0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x239c9c0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x23d0c90_0;
    %inv;
    %store/vec4 v0x23d0c90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x239c9c0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23cd830_0, v0x23d1110_0, v0x23d0ab0_0, v0x23d0b50_0, v0x23d0bf0_0, v0x23d0d30_0, v0x23d0e70_0, v0x23d0dd0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x239c9c0;
T_7 ;
    %load/vec4 v0x23d0f10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x23d0f10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23d0f10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x23d0f10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23d0f10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23d0f10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23d0f10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x239c9c0;
T_8 ;
    %wait E_0x2397780;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23d0f10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23d0f10_0, 4, 32;
    %load/vec4 v0x23d1050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x23d0f10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23d0f10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23d0f10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23d0f10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x23d0e70_0;
    %load/vec4 v0x23d0e70_0;
    %load/vec4 v0x23d0dd0_0;
    %xor;
    %load/vec4 v0x23d0e70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x23d0f10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23d0f10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x23d0f10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23d0f10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/kmap2/iter3/response4/top_module.sv";
