=====
SETUP
-17.708
28.508
10.800
disp_driver/Disp_DE_s0
1.585
1.968
n125_s0
8.679
9.094
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8
10.527
11.043
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4
11.918
12.445
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1
12.772
13.187
RAW_Data_1_s2
13.570
14.086
RAW_Data_1_s0
14.086
14.222
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2
16.935
17.170
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_926_G[1]_s0
28.508
=====
SETUP
-17.550
28.325
10.774
disp_driver/Disp_DE_s0
1.585
1.968
n125_s0
8.679
9.094
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8
10.527
11.043
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4
11.918
12.445
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1
12.772
13.187
RAW_Data_1_s2
13.570
14.086
RAW_Data_1_s0
14.086
14.222
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2
16.935
17.170
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_894_G[1]_s0
28.325
=====
SETUP
-17.543
28.325
10.782
disp_driver/Disp_DE_s0
1.585
1.968
n125_s0
8.679
9.094
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8
10.527
11.043
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4
11.918
12.445
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1
12.772
13.187
RAW_Data_1_s2
13.570
14.086
RAW_Data_1_s0
14.086
14.222
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2
16.935
17.170
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_830_G[1]_s0
28.325
=====
SETUP
-17.361
28.140
10.779
disp_driver/Disp_DE_s0
1.585
1.968
n125_s0
8.679
9.094
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8
10.527
11.043
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4
11.918
12.445
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1
12.772
13.187
RAW_Data_1_s2
13.570
14.086
RAW_Data_1_s0
14.086
14.222
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2
16.935
17.170
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_734_G[1]_s0
28.140
=====
SETUP
-17.132
27.901
10.769
disp_driver/Disp_DE_s0
1.585
1.968
n125_s0
8.679
9.094
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8
10.527
11.043
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4
11.918
12.445
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1
12.772
13.187
RAW_Data_1_s2
13.570
14.086
RAW_Data_1_s0
14.086
14.222
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2
16.935
17.170
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_446_G[1]_s0
27.901
=====
SETUP
-16.809
27.596
10.787
disp_driver/Disp_DE_s0
1.585
1.968
n125_s0
8.679
9.094
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8
10.527
11.043
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4
11.918
12.445
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1
12.772
13.187
RAW_Data_1_s2
13.570
14.086
RAW_Data_1_s0
14.086
14.222
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2
16.935
17.197
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_990_G[1]_s0
27.596
=====
SETUP
-16.729
27.482
10.753
disp_driver/Disp_DE_s0
1.585
1.968
n125_s0
8.679
9.094
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8
10.527
11.043
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4
11.918
12.445
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1
12.772
13.187
RAW_Data_1_s2
13.570
14.086
RAW_Data_1_s0
14.086
14.222
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2
16.935
17.170
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_510_G[1]_s0
27.482
=====
SETUP
-16.729
27.482
10.753
disp_driver/Disp_DE_s0
1.585
1.968
n125_s0
8.679
9.094
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8
10.527
11.043
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4
11.918
12.445
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1
12.772
13.187
RAW_Data_1_s2
13.570
14.086
RAW_Data_1_s0
14.086
14.222
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2
16.935
17.170
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_478_G[1]_s0
27.482
=====
SETUP
-16.720
27.482
10.762
disp_driver/Disp_DE_s0
1.585
1.968
n125_s0
8.679
9.094
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8
10.527
11.043
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4
11.918
12.445
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1
12.772
13.187
RAW_Data_1_s2
13.570
14.086
RAW_Data_1_s0
14.086
14.222
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2
16.935
17.170
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_574_G[1]_s0
27.482
=====
SETUP
-16.720
27.482
10.762
disp_driver/Disp_DE_s0
1.585
1.968
n125_s0
8.679
9.094
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8
10.527
11.043
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4
11.918
12.445
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1
12.772
13.187
RAW_Data_1_s2
13.570
14.086
RAW_Data_1_s0
14.086
14.222
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2
16.935
17.170
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_382_G[1]_s0
27.482
=====
SETUP
-16.720
27.482
10.762
disp_driver/Disp_DE_s0
1.585
1.968
n125_s0
8.679
9.094
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8
10.527
11.043
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4
11.918
12.445
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1
12.772
13.187
RAW_Data_1_s2
13.570
14.086
RAW_Data_1_s0
14.086
14.222
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2
16.935
17.170
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_254_G[1]_s0
27.482
=====
SETUP
-16.687
27.431
10.743
disp_driver/Disp_DE_s0
1.585
1.968
n125_s0
8.679
9.094
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8
10.527
11.043
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4
11.918
12.445
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1
12.772
13.187
RAW_Data_1_s2
13.570
14.086
RAW_Data_1_s0
14.086
14.222
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2
16.935
17.170
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_606_G[1]_s0
27.431
=====
SETUP
-16.670
27.440
10.769
disp_driver/Disp_DE_s0
1.585
1.968
n125_s0
8.679
9.094
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8
10.527
11.043
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4
11.918
12.445
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1
12.772
13.187
RAW_Data_1_s2
13.570
14.086
RAW_Data_1_s0
14.086
14.222
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2
16.935
17.170
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_958_G[1]_s0
27.440
=====
SETUP
-16.661
27.440
10.779
disp_driver/Disp_DE_s0
1.585
1.968
n125_s0
8.679
9.094
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8
10.527
11.043
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4
11.918
12.445
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1
12.772
13.187
RAW_Data_1_s2
13.570
14.086
RAW_Data_1_s0
14.086
14.222
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2
16.935
17.170
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_766_G[1]_s0
27.440
=====
SETUP
-16.646
27.406
10.760
disp_driver/Disp_DE_s0
1.585
1.968
n125_s0
8.679
9.094
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8
10.527
11.043
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4
11.918
12.445
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1
12.772
13.187
RAW_Data_1_s2
13.570
14.086
RAW_Data_1_s0
14.086
14.222
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2
16.935
17.170
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_862_G[1]_s0
27.406
=====
SETUP
-16.629
27.398
10.769
disp_driver/Disp_DE_s0
1.585
1.968
n125_s0
8.679
9.094
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8
10.527
11.043
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4
11.918
12.445
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1
12.772
13.187
RAW_Data_1_s2
13.570
14.086
RAW_Data_1_s0
14.086
14.222
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2
16.935
17.170
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_638_G[1]_s0
27.398
=====
SETUP
-16.629
27.437
10.808
disp_driver/Disp_DE_s0
1.585
1.968
n125_s0
8.679
9.094
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8
10.527
11.043
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4
11.918
12.445
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1
12.772
13.187
RAW_Data_1_s2
13.570
14.086
RAW_Data_1_s0
14.086
14.222
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2
16.935
17.170
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_787_G[1]_s0
27.437
=====
SETUP
-16.629
27.437
10.808
disp_driver/Disp_DE_s0
1.585
1.968
n125_s0
8.679
9.094
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8
10.527
11.043
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4
11.918
12.445
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1
12.772
13.187
RAW_Data_1_s2
13.570
14.086
RAW_Data_1_s0
14.086
14.222
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2
16.935
17.170
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_595_G[1]_s0
27.437
=====
SETUP
-16.629
27.437
10.808
disp_driver/Disp_DE_s0
1.585
1.968
n125_s0
8.679
9.094
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8
10.527
11.043
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4
11.918
12.445
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1
12.772
13.187
RAW_Data_1_s2
13.570
14.086
RAW_Data_1_s0
14.086
14.222
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2
16.935
17.170
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_531_G[1]_s0
27.437
=====
SETUP
-16.620
27.437
10.818
disp_driver/Disp_DE_s0
1.585
1.968
n125_s0
8.679
9.094
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8
10.527
11.043
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4
11.918
12.445
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1
12.772
13.187
RAW_Data_1_s2
13.570
14.086
RAW_Data_1_s0
14.086
14.222
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2
16.935
17.170
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_915_G[1]_s0
27.437
=====
SETUP
-16.620
27.437
10.818
disp_driver/Disp_DE_s0
1.585
1.968
n125_s0
8.679
9.094
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8
10.527
11.043
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4
11.918
12.445
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1
12.772
13.187
RAW_Data_1_s2
13.570
14.086
RAW_Data_1_s0
14.086
14.222
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2
16.935
17.170
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_723_G[1]_s0
27.437
=====
SETUP
-16.620
27.437
10.818
disp_driver/Disp_DE_s0
1.585
1.968
n125_s0
8.679
9.094
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8
10.527
11.043
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4
11.918
12.445
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1
12.772
13.187
RAW_Data_1_s2
13.570
14.086
RAW_Data_1_s0
14.086
14.222
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2
16.935
17.170
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_659_G[1]_s0
27.437
=====
SETUP
-16.602
27.355
10.753
disp_driver/Disp_DE_s0
1.585
1.968
n125_s0
8.679
9.094
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8
10.527
11.043
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4
11.918
12.445
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1
12.772
13.187
RAW_Data_1_s2
13.570
14.086
RAW_Data_1_s0
14.086
14.222
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2
16.935
17.170
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_798_G[1]_s0
27.355
=====
SETUP
-16.494
27.247
10.753
disp_driver/Disp_DE_s0
1.585
1.968
n125_s0
8.679
9.094
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8
10.527
11.043
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4
11.918
12.445
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1
12.772
13.187
RAW_Data_1_s2
13.570
14.086
RAW_Data_1_s0
14.086
14.222
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2
16.935
17.170
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_286_G[1]_s0
27.247
=====
SETUP
-16.494
27.247
10.753
disp_driver/Disp_DE_s0
1.585
1.968
n125_s0
8.679
9.094
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_13_s8
10.527
11.043
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s4
11.918
12.445
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Q_d_1_s1
12.772
13.187
RAW_Data_1_s2
13.570
14.086
RAW_Data_1_s0
14.086
14.222
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/n175_s2
16.935
17.170
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/mem_mem_RAMREG_158_G[1]_s0
27.247
=====
HOLD
-0.534
0.791
1.325
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_0_s0
0.374
0.554
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0
0.791
=====
HOLD
-0.516
0.968
1.485
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_7_s0
0.369
0.549
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0
0.968
=====
HOLD
-0.516
0.967
1.483
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_5_s0
0.368
0.548
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0
0.967
=====
HOLD
-0.515
0.975
1.490
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_4_s0
0.376
0.556
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0
0.975
=====
HOLD
-0.514
0.964
1.478
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_8_s0
0.363
0.543
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0
0.964
=====
HOLD
-0.507
0.972
1.480
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_1_s0
0.366
0.546
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0
0.972
=====
HOLD
-0.485
0.668
1.152
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_4_s0
0.371
0.551
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10
0.668
=====
HOLD
-0.415
1.069
1.485
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_6_s0
0.369
0.549
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_6_s0
1.069
=====
HOLD
-0.411
0.907
1.318
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_3_s0
0.371
0.551
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_3_s0
0.907
=====
HOLD
-0.409
1.069
1.478
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/rbin_num_9_s0
0.363
0.543
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_9_s0
1.069
=====
HOLD
-0.393
1.090
1.483
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_2_s0
0.371
0.551
ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_2_s0
1.090
=====
HOLD
-0.385
0.764
1.149
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_3_s0
0.366
0.546
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8
0.764
=====
HOLD
-0.385
0.764
1.149
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_1_s0
0.366
0.546
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8
0.764
=====
HOLD
-0.384
0.769
1.152
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_5_s0
0.371
0.551
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10
0.769
=====
HOLD
-0.375
0.778
1.152
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_6_s0
0.361
0.541
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10
0.777
=====
HOLD
-0.370
0.784
1.154
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_8_s0
0.368
0.548
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s12
0.784
=====
HOLD
-0.360
0.794
1.154
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_9_s0
0.366
0.546
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s12
0.794
=====
HOLD
-0.281
0.871
1.152
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_7_s0
0.361
0.541
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s10
0.871
=====
HOLD
-0.278
0.871
1.149
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_0_s0
0.361
0.541
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8
0.871
=====
HOLD
-0.159
0.990
1.149
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_2_s0
0.366
0.546
ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s8
0.990
=====
HOLD
-0.047
1.033
1.080
ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_0_s0
0.351
0.531
ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s
0.775
1.033
ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0
1.033
=====
HOLD
0.004
1.090
1.086
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/wdata_q_4_s0
0.356
0.536
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/Q_d_4_s
0.780
1.090
RAW2RGB/r1_RAW_Data_s_4_s0
1.090
=====
HOLD
0.031
1.117
1.086
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/wdata_q_6_s0
0.392
0.572
RAW2RGB/c_shift_ram_0/u_RAM_based_shift_reg/Q_d_6_s
0.926
1.117
RAW2RGB/r1_RAW_Data_s_6_s0
1.117
=====
HOLD
0.072
0.685
0.613
ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_16_s0
0.381
0.561
ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s
0.685
=====
HOLD
0.078
0.696
0.618
ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_54_s0
0.390
0.570
ddr3_ctrl_2port/DDR3_Memory_Interface_Top/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s
0.696
