CPU ISA RISC CISC ARM x86 MIPS pipeline superscalar out-of-order speculation branch-prediction cache coherence TLB MMU virtual-memory paging segmentation prefetch SIMD vector AVX NEON microarchitecture hazards forwarding bypass scoreboard Tomasulo register-renaming ROB reservation-station load-store ILP dataflow instruction-fetch decode execute writeback stall flush BTB RAS fetch-width retirement commit-width issue-width functional-units ALU FPU AGU LSU memory-hierarchy SRAM DRAM latency bandwidth NUMA SMP CMP multicore multi-threading SMT HTT atomic locks barriers
