Time resolution is 1 ps
$stop called at time : 40 ns : File "C:/Users/denis/Verilog_projects/Lab_7/ex_1/ex_1.srcs/sim_1/new/sr_latch_tb.v" Line 50
