ğŸ† #IIT Gandhinagar â€“ VSD RISC-V SoC Tapeout Program

ğŸš€ Overview

A silicon-proven, open-source SoC design journey where I learned the complete RTL-to-GDS flow on Sky130 PDK, starting from Verilog RTL, simulation, synthesis, optimizations, GLS, and tapeout methodologies.
This program by VSD and IIIT Gandhinagar gave me hands-on exposure to industry-grade open-source EDA tools and real fabrication-ready workflows.

ğŸ”§ Tools & Technologies Used


<img height="28" src="https://img.shields.io/badge/Icarus%20Verilog-FF4500?logo=verilog&logoColor=white"> <img height="28" src="https://img.shields.io/badge/GtkWave-4B8BBE?logo=waveform&logoColor=white"> <img height="28" src="https://img.shields.io/badge/Yosys-FFD700?logo=logic&logoColor=black"> <img height="28" src="https://img.shields.io/badge/OpenSTA-1E90FF?logo=timing&logoColor=white"> <img height="28" src="https://img.shields.io/badge/OpenROAD-228B22?logo=flow&logoColor=white"> <img height="28" src="https://img.shields.io/badge/Magic%20VLSI-6A0DAD?logo=magic&logoColor=white"> <img height="28" src="https://img.shields.io/badge/KLayout-FF0000?logo=layout&logoColor=white"> <img height="28" src="https://img.shields.io/badge/OpenLane-007ACC?logo=eda&logoColor=white"> <img height="28" src="https://img.shields.io/badge/SKY130%20PDK-FF6600?logo=chip&logoColor=white">


ğŸ“š Key Concepts Learned

ğŸ“ Verilog RTL Design & Simulation

RTL coding best practices (blocking vs non-blocking, sensitivity lists)

Writing testbenches with Icarus Verilog

Waveform analysis & debugging with GTKWave

âš™ï¸ Logic Synthesis & Mapping

RTL â†’ Gate-level mapping using Yosys

Flat vs Hierarchical synthesis

Timing-aware synthesis using Sky130 standard cells

â± Timing & Libraries

Understanding .lib files (TT, SS, FF)

Setup, hold, and timing arcs with OpenSTA

Effect of timing constraints on synthesis

ğŸ”„ Optimizations

Combinational optimizations â†’ boolean simplification, dead logic removal

Sequential optimizations â†’ retiming, removal of unused flops

Powerâ€“delayâ€“area trade-offs with different coding styles

ğŸ§© Simulation Mismatches & GLS

Gate-level simulation with back-annotated netlists

Debugging simulation-synthesis mismatches

Blocking vs Non-blocking pitfalls

ğŸ­ RTL to GDSII Flow

Placement & routing with OpenROAD/OpenLane

Layout vs schematic (LVS) checks with Magic + Netgen

DRC, parasitic extraction, and timing closure

Tapeout preparation (Sky130 PDK signoff flow)

ğŸ§ª Lab Work Done

Verilog RTL Labs â†’ designed good_mux, counters, flops with proper coding styles

Yosys Synthesis Labs â†’ synthesized mux, flops, if/case constructs

Timing Labs â†’ analyzed .lib, TT/SS/FF timing variations

Optimization Labs â†’ experimented with combinational + sequential optimizations

GLS Labs â†’ verified gate-level netlists and mismatches

RTL-GDS Flow Labs â†’ ran OpenLane flow on synthesized blocks, viewed layouts in Magic/KLayout



ğŸ“ Projects & Contributions

RTL & GLS Verification â†’ clean Verilog + gate-level validated designs

Synthesis Reports â†’ timing, area, and power comparisons

Optimization Studies â†’ coding styles impact on synthesis results

RTL-to-GDSII Demo â†’ complete flow on Sky130 using OpenLane

# RISC-V Tapeout SoC by VSD and IIT Gandhinagar

**Program:** RISC-V Reference SoC Tapeout Program  
**Organized by:** VSD & IIT Gandhinagar  

---

## Table of Contents  
- [About](#about)  
- [Day 1 - Introduction to Verilog RTL Design and Synthesis](#day-1---introduction-to-verilog-rtl-design-and-synthesis)  
- [Day 2 - Timing libs, Hierarchical vs Flat Synthesis and Efficient Flop Coding Styles](#day-2---timing-libs-hierarchical-vs-flat-synthesis-and-efficient-flop-coding-styles)  
- [Day 3 - Combinational and Sequential Optimizations](#day-3---combinational-and-sequential-optimizations)  
- [Day 4 - GLS, Blocking vs Non-blocking and Synthesis-Simulation Mismatch](#day-4---gls-blocking-vs-non-blocking-and-synthesis-simulation-mismatch)  
- [Day 5 - Optimization in Synthesis](#day-5---optimization-in-synthesis)  

---

## About  
This repository captures my learning journey through the **RISC-V Reference SoC Tapeout Program** organized by **VSD & IIT Gandhinagar**, covering Verilog RTL design, synthesis, labs, and optimization techniques.  
Here Iâ€™ll document lecture notes, labs, examples, code, screenshots, and reflections as I move through each day.

---

# Day 1 - Introduction to Verilog RTL Design and Synthesis  

### ğŸ”¹ Introduction to Open-Source Simulator Iverilog  
- **2-SKY130RTL D1SK1 L1** â†’ Introduction to Iverilog: Design & Testbench  

### ğŸ”¹ Labs using Iverilog and GTKWave  
- **3-SKY130RTL D1SK2 L1** â†’ Lab1: Introduction to lab  
- **4-SKY130RTL D1SK2 L2** â†’ Lab2: Iverilog & GTKWave (Part 1)  
- **5-SKY130RTL D1SK2 L3** â†’ Lab2: Iverilog & GTKWave (Part 2)  

### ğŸ”¹ Introduction to Yosys and Logic Synthesis  
- **6-SKY130RTL D1SK3 L1** â†’ Introduction to Yosys  
- **7-SKY130RTL D1SK3 L2** â†’ Logic Synthesis (Part 1)  
- **8-SKY130RTL D1SK3 L3** â†’ Logic Synthesis (Part 2)  

### ğŸ”¹ Labs using Yosys and Sky130 PDKs  
- **9-SKY130RTL D1SK4 L1** â†’ Lab3: Yosys Good Mux (Part 1)  
- **10-SKY130RTL D1SK4 L2** â†’ Lab3: Yosys Good Mux (Part 2)  
- **11-SKY130RTL D1SK4 L3** â†’ Lab3: Yosys Good Mux (Part 3)  

---

# Day 2 - Timing libs, Hierarchical vs Flat Synthesis and Efficient Flop Coding Styles  

### ğŸ”¹ Introduction to Timing .libs  
- **12-SKY130RTL D2SK1 L1** â†’ Lab4: Introduction to .lib (Part 1)  
- **13-SKY130RTL D2SK1 L2** â†’ Lab4: Introduction to .lib (Part 2)  
- **14-SKY130RTL D2SK1 L3** â†’ Lab4: Introduction to .lib (Part 3)  

### ğŸ”¹ Hierarchical vs Flat Synthesis  
- **15-SKY130RTL D2SK2 L1** â†’ Lab5: Hierarchical vs Flat (Part 1)  
- **16-SKY130RTL D2SK2 L2** â†’ Lab5: Hierarchical vs Flat (Part 2)  

### ğŸ”¹ Flop Coding Styles & Optimization  
- **17-SKY130RTL D2SK3 L1** â†’ Why Flops? Flop coding styles (Part 1)  
- **18-SKY130RTL D2SK3 L2** â†’ Flop coding styles (Part 2)  
- **19-SKY130RTL D2SK3 L3** â†’ Lab: Flop synthesis simulations (Part 1)  
- **20-SKY130RTL D2SK3 L4** â†’ Lab: Flop synthesis simulations (Part 2)  
- **21-SKY130RTL D2SK3 L5** â†’ Interesting optimizations (Part 1)  
- **22-SKY130RTL D2SK3 L6** â†’ Interesting optimizations (Part 2)  

---

# Day 3 - Combinational and Sequential Optimizations  

### ğŸ”¹ Introduction to Optimizations  
- **23-SKY130RTL D3SK1 L1** â†’ Optimizations (Part 1)  
- **24-SKY130RTL D3SK1 L2** â†’ Optimizations (Part 2)  
- **25-SKY130RTL D3SK1 L3** â†’ Optimizations (Part 3)  

### ğŸ”¹ Combinational Logic Optimizations  
- **26-SKY130RTL D3SK2 L1** â†’ Lab6: Combinational Logic (Part 1)  
- **27-SKY130RTL D3SK2 L2** â†’ Lab6: Combinational Logic (Part 2)  

### ğŸ”¹ Sequential Logic Optimizations  
- **28-SKY130RTL D3SK3 L1** â†’ Lab7: Sequential Logic (Part 1)  
- **29-SKY130RTL D3SK3 L2** â†’ Lab7: Sequential Logic (Part 2)  
- **30-SKY130RTL D3SK3 L3** â†’ Lab7: Sequential Logic (Part 3)  

### ğŸ”¹ Sequential Optimizations for Unused Outputs  
- **31-SKY130RTL D3SK4 L1** â†’ Seq Optimisation unused outputs (Part 1)  
- **32-SKY130RTL D3SK4 L2** â†’ Seq Optimisation unused outputs (Part 2)  

---

# Day 4 - GLS, Blocking vs Non-blocking and Synthesis-Simulation Mismatch  

### ğŸ”¹ GLS, Synthesis-Simulation Mismatch and Blocking/Non-blocking Statements  
- **33-SKY130RTL D4SK1 L1** â†’ GLS Concepts & Flow using Iverilog  
- **34-SKY130RTL D4SK1 L2** â†’ Synthesis-Simulation Mismatch  
- **35-SKY130RTL D4SK1 L3** â†’ Blocking vs Non-Blocking Statements in Verilog  
- **36-SKY130RTL D4SK1 L4** â†’ Caveats with Blocking Statements  

### ğŸ”¹ Labs on GLS and Synthesis-Simulation Mismatch  
- **37-SKY130RTL D4SK2 L1** â†’ Lab: GLS Synth-Sim Mismatch (Part 1)  
- **38-SKY130RTL D4SK2 L2** â†’ Lab: GLS Synth-Sim Mismatch (Part 2)  

### ğŸ”¹ Labs on Synth-Sim Mismatch for Blocking Statements  
- **39-SKY130RTL D4SK3 L1** â†’ Lab: Synth-Sim mismatch (Blocking, Part 1)  
- **40-SKY130RTL D4SK3 L2** â†’ Lab: Synth-Sim mismatch (Blocking, Part 2)  

---

# Day 5 - Optimization in Synthesis  

### ğŸ”¹ If-Case Constructs  
- **41-SKY130RTL D5SK1 L1** â†’ IF-CASE Constructs (Part 1)  
- **42-SKY130RTL D5SK1 L2** â†’ IF-CASE Constructs (Part 2)  
- **43-SKY130RTL D5SK1 L3** â†’ IF-CASE Constructs (Part 3)  

### ğŸ”¹ Labs on Incomplete If-Case  
- **44-SKY130RTL D5SK2 L1** â†’ Lab: Incomplete IF (Part 1)  
- **45-SKY130RTL D5SK2 L2** â†’ Lab: Incomplete IF (Part 2)  

### ğŸ”¹ Labs on Incomplete Overlapping Case  
- **46-SKY130RTL D5SK3 L1** â†’ Lab: Incomplete Overlapping Case (Part 1)  
- **47-SKY130RTL D5SK3 L2** â†’ Lab: Incomplete Overlapping Case (Part 2)  
- **48-SKY130RTL D5SK3 L3** â†’ Lab: Incomplete Overlapping Case (Part 3)  
- **49-SKY130RTL D5SK3 L4** â†’ Lab: Incomplete Overlapping Case (Part 4)  

### ğŸ”¹ For Loop and For Generate  
- **50-SKY130RTL D5SK4 L1** â†’ For Loop & For Generate (Part 1)  
- **51-SKY130RTL D5SK4 L2** â†’ For Loop & For Generate (Part 2)  
- **52-SKY130RTL D5SK4 L3** â†’ For Loop & For Generate (Part 3)  

### ğŸ”¹ Labs on For Loop and For Generate  
- **53-SKY130RTL D5SK5 L1** â†’ Lab: For & For Generate (Part 1)  
- **54-SKY130RTL D5SK5 L2** â†’ Lab: For & For Generate (Part 2)  
- **55-SKY130RTL D5SK5 L3** â†’ Lab: For & For Generate (Part 3)  
- **56-SKY130RTL D5SK5 L4** â†’ Lab: For & For Generate (Part 4)  

---

