Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date             : Wed Jul 12 13:19:45 2017
| Host             : user-ThinkPad-T430s running 64-bit Ubuntu 16.04.2 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.794  |
| Dynamic (W)              | 1.660  |
| Device Static (W)        | 0.133  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 64.3   |
| Junction Temperature (C) | 45.7   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.015 |        3 |       --- |             --- |
| Slice Logic              |     0.005 |     8289 |       --- |             --- |
|   LUT as Logic           |     0.005 |     2876 |     17600 |           16.34 |
|   Register               |    <0.001 |     3786 |     35200 |           10.76 |
|   CARRY4                 |    <0.001 |       61 |      4400 |            1.39 |
|   LUT as Shift Register  |    <0.001 |      138 |      6000 |            2.30 |
|   LUT as Distributed RAM |    <0.001 |      106 |      6000 |            1.77 |
|   F7/F8 Muxes            |    <0.001 |        1 |     17600 |           <0.01 |
|   Others                 |     0.000 |      545 |       --- |             --- |
| Signals                  |     0.008 |     5989 |       --- |             --- |
| Block RAM                |     0.072 |       49 |        60 |           81.67 |
| PS7                      |     1.561 |        1 |       --- |             --- |
| Static Power             |     0.133 |          |           |                 |
| Total                    |     1.794 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.103 |       0.093 |      0.009 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.006 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.739 |       0.707 |      0.031 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------+-----------+
| Name                                                                                   | Power (W) |
+----------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                       |     1.660 |
|   design_1_i                                                                           |     1.660 |
|     Memory_0                                                                           |     0.059 |
|       U0                                                                               |     0.059 |
|         myMMU_v1_0_M00_AXI_inst                                                        |    <0.001 |
|         myMMU_v1_0_S00_AXI_inst                                                        |     0.058 |
|           mmu_0                                                                        |     0.057 |
|             ram1                                                                       |     0.057 |
|     axi_bram_ctrl_0                                                                    |     0.001 |
|       U0                                                                               |     0.001 |
|         gext_inst.abcv4_0_ext_inst                                                     |     0.001 |
|           GEN_AXI4.I_FULL_AXI                                                          |     0.001 |
|             GEN_ARB.I_SNG_PORT                                                         |    <0.001 |
|             I_RD_CHNL                                                                  |    <0.001 |
|               I_WRAP_BRST                                                              |    <0.001 |
|             I_WR_CHNL                                                                  |    <0.001 |
|               BID_FIFO                                                                 |    <0.001 |
|               I_WRAP_BRST                                                              |    <0.001 |
|     axi_bram_ctrl_1                                                                    |     0.002 |
|       U0                                                                               |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                                     |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                                          |     0.002 |
|             GEN_ARB.I_SNG_PORT                                                         |    <0.001 |
|             I_RD_CHNL                                                                  |     0.001 |
|               I_WRAP_BRST                                                              |    <0.001 |
|             I_WR_CHNL                                                                  |    <0.001 |
|               BID_FIFO                                                                 |    <0.001 |
|               I_WRAP_BRST                                                              |    <0.001 |
|     axi_bram_ctrl_2                                                                    |     0.001 |
|       U0                                                                               |     0.001 |
|         gext_inst.abcv4_0_ext_inst                                                     |     0.001 |
|           GEN_AXI4.I_FULL_AXI                                                          |     0.001 |
|             GEN_ARB.I_SNG_PORT                                                         |    <0.001 |
|             I_RD_CHNL                                                                  |    <0.001 |
|               I_WRAP_BRST                                                              |    <0.001 |
|             I_WR_CHNL                                                                  |    <0.001 |
|               BID_FIFO                                                                 |    <0.001 |
|               I_WRAP_BRST                                                              |    <0.001 |
|     axi_bram_ctrl_3                                                                    |     0.002 |
|       U0                                                                               |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                                     |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                                          |     0.002 |
|             GEN_ARB.I_SNG_PORT                                                         |    <0.001 |
|             I_RD_CHNL                                                                  |     0.001 |
|               I_WRAP_BRST                                                              |    <0.001 |
|             I_WR_CHNL                                                                  |    <0.001 |
|               BID_FIFO                                                                 |    <0.001 |
|               I_WRAP_BRST                                                              |    <0.001 |
|     blk_mem_gen_0                                                                      |     0.014 |
|       U0                                                                               |     0.014 |
|         inst_blk_mem_gen                                                               |     0.014 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                        |     0.014 |
|             valid.cstr                                                                 |     0.014 |
|               ramloop[0].ram.r                                                         |    <0.001 |
|                 prim_noinit.ram                                                        |    <0.001 |
|               ramloop[10].ram.r                                                        |    <0.001 |
|                 prim_noinit.ram                                                        |    <0.001 |
|               ramloop[11].ram.r                                                        |    <0.001 |
|                 prim_noinit.ram                                                        |    <0.001 |
|               ramloop[12].ram.r                                                        |    <0.001 |
|                 prim_noinit.ram                                                        |    <0.001 |
|               ramloop[13].ram.r                                                        |    <0.001 |
|                 prim_noinit.ram                                                        |    <0.001 |
|               ramloop[14].ram.r                                                        |    <0.001 |
|                 prim_noinit.ram                                                        |    <0.001 |
|               ramloop[15].ram.r                                                        |    <0.001 |
|                 prim_noinit.ram                                                        |    <0.001 |
|               ramloop[1].ram.r                                                         |    <0.001 |
|                 prim_noinit.ram                                                        |    <0.001 |
|               ramloop[2].ram.r                                                         |    <0.001 |
|                 prim_noinit.ram                                                        |    <0.001 |
|               ramloop[3].ram.r                                                         |    <0.001 |
|                 prim_noinit.ram                                                        |    <0.001 |
|               ramloop[4].ram.r                                                         |    <0.001 |
|                 prim_noinit.ram                                                        |    <0.001 |
|               ramloop[5].ram.r                                                         |    <0.001 |
|                 prim_noinit.ram                                                        |    <0.001 |
|               ramloop[6].ram.r                                                         |    <0.001 |
|                 prim_noinit.ram                                                        |    <0.001 |
|               ramloop[7].ram.r                                                         |    <0.001 |
|                 prim_noinit.ram                                                        |    <0.001 |
|               ramloop[8].ram.r                                                         |    <0.001 |
|                 prim_noinit.ram                                                        |    <0.001 |
|               ramloop[9].ram.r                                                         |    <0.001 |
|                 prim_noinit.ram                                                        |    <0.001 |
|     blk_mem_gen_1                                                                      |     0.001 |
|       U0                                                                               |     0.001 |
|         inst_blk_mem_gen                                                               |     0.001 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                        |     0.001 |
|             valid.cstr                                                                 |     0.001 |
|               ramloop[0].ram.r                                                         |     0.001 |
|                 prim_noinit.ram                                                        |     0.001 |
|     processing_system7_0                                                               |     1.562 |
|       inst                                                                             |     1.562 |
|     processing_system7_0_axi_periph                                                    |     0.010 |
|       m00_couplers                                                                     |     0.004 |
|         auto_pc                                                                        |     0.004 |
|           inst                                                                         |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                       |     0.004 |
|               RD.ar_channel_0                                                          |    <0.001 |
|                 ar_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               RD.r_channel_0                                                           |    <0.001 |
|                 rd_data_fifo_0                                                         |    <0.001 |
|                 transaction_fifo_0                                                     |    <0.001 |
|               SI_REG                                                                   |     0.002 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|                 b_pipe                                                                 |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               WR.aw_channel_0                                                          |    <0.001 |
|                 aw_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               WR.b_channel_0                                                           |    <0.001 |
|                 bid_fifo_0                                                             |    <0.001 |
|                 bresp_fifo_0                                                           |    <0.001 |
|       s00_couplers                                                                     |     0.000 |
|         auto_pc                                                                        |     0.000 |
|           inst                                                                         |     0.000 |
|       xbar                                                                             |     0.006 |
|         inst                                                                           |     0.006 |
|           gen_samd.crossbar_samd                                                       |     0.006 |
|             addr_arbiter_ar                                                            |    <0.001 |
|             addr_arbiter_aw                                                            |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                         |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                           |    <0.001 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                           |    <0.001 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                           |    <0.001 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                           |    <0.001 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                            |     0.001 |
|               gen_multi_thread.arbiter_resp_inst                                       |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                           |     0.001 |
|               gen_multi_thread.arbiter_resp_inst                                       |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                             |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                             |    <0.001 |
|               wrouter_aw_fifo                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                         |    <0.001 |
|             splitter_aw_mi                                                             |    <0.001 |
|     processing_system7_0_axi_periph1                                                   |     0.008 |
|       m00_couplers                                                                     |     0.001 |
|         auto_pc                                                                        |     0.001 |
|           inst                                                                         |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                               |     0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                      |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_0                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                    |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                   |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_4                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_4                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                                |    <0.001 |
|       m01_couplers                                                                     |     0.002 |
|         auto_ds                                                                        |     0.002 |
|           inst                                                                         |     0.002 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                      |     0.002 |
|               USE_READ.read_addr_inst                                                  |    <0.001 |
|                 cmd_queue                                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_12_17                                     |    <0.001 |
|                                 RAM_reg_0_31_18_23                                     |    <0.001 |
|                                 RAM_reg_0_31_24_25                                     |    <0.001 |
|                                 RAM_reg_0_31_6_11                                      |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_READ.read_data_inst                                                  |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                      |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |     0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_6_8                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                 cmd_queue                                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_12_17                                     |    <0.001 |
|                                 RAM_reg_0_31_18_23                                     |    <0.001 |
|                                 RAM_reg_0_31_24_25                                     |    <0.001 |
|                                 RAM_reg_0_31_6_11                                      |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                                |    <0.001 |
|       m02_couplers                                                                     |     0.002 |
|         auto_ds                                                                        |     0.002 |
|           inst                                                                         |     0.002 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                      |     0.002 |
|               USE_READ.read_addr_inst                                                  |    <0.001 |
|                 cmd_queue                                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_12_17                                     |    <0.001 |
|                                 RAM_reg_0_31_18_23                                     |    <0.001 |
|                                 RAM_reg_0_31_24_25                                     |    <0.001 |
|                                 RAM_reg_0_31_6_11                                      |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_READ.read_data_inst                                                  |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                      |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |     0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_6_8                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                 cmd_queue                                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_12_17                                     |    <0.001 |
|                                 RAM_reg_0_31_18_23                                     |    <0.001 |
|                                 RAM_reg_0_31_24_25                                     |    <0.001 |
|                                 RAM_reg_0_31_6_11                                      |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                                |    <0.001 |
|       s00_couplers                                                                     |     0.002 |
|         auto_pc                                                                        |     0.000 |
|           inst                                                                         |     0.000 |
|         auto_us                                                                        |     0.002 |
|           inst                                                                         |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                              |     0.002 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                   |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                           |    <0.001 |
|               USE_READ.read_addr_inst                                                  |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|               si_register_slice_inst                                                   |    <0.001 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|       xbar                                                                             |     0.001 |
|         inst                                                                           |     0.001 |
|           gen_samd.crossbar_samd                                                       |     0.001 |
|             addr_arbiter_ar                                                            |    <0.001 |
|             addr_arbiter_aw                                                            |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                         |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                           |    <0.001 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                           |    <0.001 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                           |    <0.001 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                           |    <0.001 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                            |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                           |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                             |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                             |    <0.001 |
|               wrouter_aw_fifo                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                         |    <0.001 |
|             splitter_aw_mi                                                             |    <0.001 |
|     rst_processing_system7_0_100M                                                      |    <0.001 |
|       U0                                                                               |    <0.001 |
|         EXT_LPF                                                                        |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                    |    <0.001 |
|         SEQ                                                                            |    <0.001 |
|           SEQ_COUNTER                                                                  |    <0.001 |
+----------------------------------------------------------------------------------------+-----------+


