/* SHKO : WAVE MAC 레지스터는 ETRI MAC 레지스터 설명과 똑같고, 단지 다른 점은 ETRI MAC 레지스터 하나가 */
/* HIGH, LOW 두개의 레지스터로 나뉘어 진다. */
/* WAVE MODEM 레지스터와 TOP 레지스터는 강현수씨가 보내준, Modem_reg_list.xslx 파일 그대로를 참조하면 된다. */


/* Mach-mango2450.c (arch\arm\mach-s3c2416) 파일의 mango2450_iodesc 배열 참조 */
/* 아래 주소는 virtual address 임. */
#define WAVE_BASE_ADDR    	0xfa000000


#define		WAVE_MAC_INT_STATUS_REG									0x81000000		/* 0 */
#define		WAVE_MAC_INT_STATUS_H_REG								(WAVE_BASE_ADDR+0x00000)		/* 0 */
#define		WAVE_MAC_INT_STATUS_L_REG								(WAVE_BASE_ADDR+0x00004)		/* 0 */

#define		WAVE_MAC_INT_MASK_REG									0x81000004		/* 0xFFFFFF */
#define		WAVE_MAC_INT_MASK_H_REG								(WAVE_BASE_ADDR+0x00008)		/* 0xFFFFFF */
#define		WAVE_MAC_INT_MASK_L_REG									(WAVE_BASE_ADDR+0x0000C)		/* 0xFFFFFF */

//#define		WAVE_MAC_RESET_CLEAR_REG								0x81000008		/* 0 */
#define		WAVE_MAC_HW_VERSION_REG								0x8100000C
#define		WAVE_MAC_HW_VERSION_H_REG								(WAVE_BASE_ADDR+0x00018)	
#define		WAVE_MAC_HW_VERSION_L_REG								(WAVE_BASE_ADDR+0x0001C)	

#define		WAVE_MAC_CCH_AC1_FRAME_CONTENTS_REG					0x81001000		/* 0 */
#define		WAVE_MAC_CCH_AC1_FRAME_CONTENTS_H_REG				(WAVE_BASE_ADDR+0x02000)		/* 0 */
#define		WAVE_MAC_CCH_AC1_FRAME_CONTENTS_L_REG				(WAVE_BASE_ADDR+0x02004)		/* 0 */

#define		WAVE_MAC_CCH_AC1_FRAME_INFO_REG						0x81001004		/* 0x0 */
#define		WAVE_MAC_CCH_AC1_FRAME_INFO_H_REG						(WAVE_BASE_ADDR+0x02008)		/* 0x0 */
#define		WAVE_MAC_CCH_AC1_FRAME_INFO_L_REG						(WAVE_BASE_ADDR+0x0200C)		/* 0x0 */

#define		WAVE_MAC_CCH_AC1_FREE_SPACE_REG						0x81001008		/* 0x1000 */
#define		WAVE_MAC_CCH_AC1_FREE_SPACE_H_REG						(WAVE_BASE_ADDR+0x02010)		/* 0x1000 */
#define		WAVE_MAC_CCH_AC1_FREE_SPACE_L_REG						(WAVE_BASE_ADDR+0x02014)		/* 0x1000 */

#define		WAVE_MAC_CCH_AC2_FRAME_CONTENTS_REG					0x81001010		/* 0x0 */
#define		WAVE_MAC_CCH_AC2_FRAME_CONTENTS_H_REG				(WAVE_BASE_ADDR+0x02020)		/* 0x0 */
#define		WAVE_MAC_CCH_AC2_FRAME_CONTENTS_L_REG				(WAVE_BASE_ADDR+0x02024)		/* 0x0 */

#define		WAVE_MAC_CCH_AC2_FRAME_INFO_REG						0x81001014		/* 0x0 */
#define		WAVE_MAC_CCH_AC2_FRAME_INFO_H_REG						(WAVE_BASE_ADDR+0x02028)		/* 0x0 */
#define		WAVE_MAC_CCH_AC2_FRAME_INFO_L_REG						(WAVE_BASE_ADDR+0x0202C)		/* 0x0 */

#define		WAVE_MAC_CCH_AC2_FREE_SPACE_REG						0x81001018		/* 0x1000 */
#define		WAVE_MAC_CCH_AC2_FREE_SPACE_H_REG						(WAVE_BASE_ADDR+0x02030)		/* 0x1000 */
#define		WAVE_MAC_CCH_AC2_FREE_SPACE_L_REG						(WAVE_BASE_ADDR+0x02034)		/* 0x1000 */

#define		WAVE_MAC_CCH_AC3_FRAME_CONTENTS_REG					0x81001020		/* 0x0 */
#define		WAVE_MAC_CCH_AC3_FRAME_CONTENTS_H_REG				(WAVE_BASE_ADDR+0x02040)		/* 0x0 */
#define		WAVE_MAC_CCH_AC3_FRAME_CONTENTS_L_REG				(WAVE_BASE_ADDR+0x02044)		/* 0x0 */

#define		WAVE_MAC_CCH_AC3_FRAME_INFO_REG						0x81001024		/* 0x0 */
#define		WAVE_MAC_CCH_AC3_FRAME_INFO_H_REG						(WAVE_BASE_ADDR+0x02048)		/* 0x0 */
#define		WAVE_MAC_CCH_AC3_FRAME_INFO_L_REG						(WAVE_BASE_ADDR+0x0204C)		/* 0x0 */

#define		WAVE_MAC_CCH_AC3_FREE_SPACE_REG						0x81001028		/* 0x1000 */
#define		WAVE_MAC_CCH_AC3_FREE_SPACE_H_REG						(WAVE_BASE_ADDR+0x02050)		/* 0x1000 */
#define		WAVE_MAC_CCH_AC3_FREE_SPACE_L_REG						(WAVE_BASE_ADDR+0x02054)		/* 0x1000 */

#define		WAVE_MAC_CCH_AC4_FRAME_CONTENTS_REG					0x81001030		/* 0x0 */
#define		WAVE_MAC_CCH_AC4_FRAME_CONTENTS_H_REG				(WAVE_BASE_ADDR+0x02060)		/* 0x0 */
#define		WAVE_MAC_CCH_AC4_FRAME_CONTENTS_L_REG				(WAVE_BASE_ADDR+0x02064)		/* 0x0 */

#define		WAVE_MAC_CCH_AC4_FRAME_INFO_REG						0x81001034		/* 0x0 */
#define		WAVE_MAC_CCH_AC4_FRAME_INFO_H_REG						(WAVE_BASE_ADDR+0x02068)		/* 0x0 */
#define		WAVE_MAC_CCH_AC4_FRAME_INFO_L_REG						(WAVE_BASE_ADDR+0x0206C)		/* 0x0 */

#define		WAVE_MAC_CCH_AC4_FREE_SPACE_REG						0x81001038		/* 0x1000 */
#define		WAVE_MAC_CCH_AC4_FREE_SPACE_H_REG						(WAVE_BASE_ADDR+0x02070)		/* 0x1000 */
#define		WAVE_MAC_CCH_AC4_FREE_SPACE_L_REG						(WAVE_BASE_ADDR+0x02074)		/* 0x1000 */

#define		WAVE_MAC_SCH_AC1_FRAME_CONTENTS_REG					0x81001040		/* 0x0 */
#define		WAVE_MAC_SCH_AC1_FRAME_CONTENTS_H_REG				(WAVE_BASE_ADDR+0x02080)		/* 0x0 */
#define		WAVE_MAC_SCH_AC1_FRAME_CONTENTS_L_REG				(WAVE_BASE_ADDR+0x02084)		/* 0x0 */

#define		WAVE_MAC_SCH_AC1_FRAME_INFO_REG						0x81001044		/* 0x0 */
#define		WAVE_MAC_SCH_AC1_FRAME_INFO_H_REG						(WAVE_BASE_ADDR+0x02088)		/* 0x0 */
#define		WAVE_MAC_SCH_AC1_FRAME_INFO_L_REG						(WAVE_BASE_ADDR+0x0208C)		/* 0x0 */

#define		WAVE_MAC_SCH_AC1_FREE_SPACE_REG						0x81001048		/* 0x1000 */
#define		WAVE_MAC_SCH_AC1_FREE_SPACE_H_REG						(WAVE_BASE_ADDR+0x02090)		/* 0x1000 */
#define		WAVE_MAC_SCH_AC1_FREE_SPACE_L_REG						(WAVE_BASE_ADDR+0x02094)		/* 0x1000 */

#define		WAVE_MAC_SCH_AC2_FRAME_CONTENTS_REG					0x81001050		/* 0x0 */
#define		WAVE_MAC_SCH_AC2_FRAME_CONTENTS_H_REG				(WAVE_BASE_ADDR+0x020A0)		/* 0x0 */
#define		WAVE_MAC_SCH_AC2_FRAME_CONTENTS_L_REG				(WAVE_BASE_ADDR+0x020A4)		/* 0x0 */

#define		WAVE_MAC_SCH_AC2_FRAME_INFO_REG						0x81001054		/* 0x0 */
#define		WAVE_MAC_SCH_AC2_FRAME_INFO_H_REG						(WAVE_BASE_ADDR+0x020A8)		/* 0x0 */
#define		WAVE_MAC_SCH_AC2_FRAME_INFO_L_REG						(WAVE_BASE_ADDR+0x020AC)		/* 0x0 */

#define		WAVE_MAC_SCH_AC2_FREE_SPACE_REG						0x81001058		/* 0x1000 */
#define		WAVE_MAC_SCH_AC2_FREE_SPACE_H_REG						(WAVE_BASE_ADDR+0x020B0)		/* 0x1000 */
#define		WAVE_MAC_SCH_AC2_FREE_SPACE_L_REG						(WAVE_BASE_ADDR+0x020B4)		/* 0x1000 */

#define		WAVE_MAC_SCH_AC3_FRAME_CONTENTS_REG					0x81001060		/* 0x0 */
#define		WAVE_MAC_SCH_AC3_FRAME_CONTENTS_H_REG				(WAVE_BASE_ADDR+0x020C0)		/* 0x0 */
#define		WAVE_MAC_SCH_AC3_FRAME_CONTENTS_L_REG				(WAVE_BASE_ADDR+0x020C4)		/* 0x0 */

#define		WAVE_MAC_SCH_AC3_FRAME_INFO_REG						0x81001064		/* 0x0 */
#define		WAVE_MAC_SCH_AC3_FRAME_INFO_H_REG						(WAVE_BASE_ADDR+0x020C8)		/* 0x0 */
#define		WAVE_MAC_SCH_AC3_FRAME_INFO_L_REG						(WAVE_BASE_ADDR+0x020CC)		/* 0x0 */

#define		WAVE_MAC_SCH_AC3_FREE_SPACE_REG						0x81001068		/* 0x1000 */
#define		WAVE_MAC_SCH_AC3_FREE_SPACE_H_REG						(WAVE_BASE_ADDR+0x020D0)		/* 0x1000 */
#define		WAVE_MAC_SCH_AC3_FREE_SPACE_L_REG						(WAVE_BASE_ADDR+0x020D4)		/* 0x1000 */

#define		WAVE_MAC_SCH_AC4_FRAME_CONTENTS_REG					0x81001070		/* 0x0 */
#define		WAVE_MAC_SCH_AC4_FRAME_CONTENTS_H_REG				(WAVE_BASE_ADDR+0x020E0)		/* 0x0 */
#define		WAVE_MAC_SCH_AC4_FRAME_CONTENTS_L_REG				(WAVE_BASE_ADDR+0x020E4)		/* 0x0 */

#define		WAVE_MAC_SCH_AC4_FRAME_INFO_REG						0x81001074		/* 0x0 */
#define		WAVE_MAC_SCH_AC4_FRAME_INFO_H_REG						(WAVE_BASE_ADDR+0x020E8)		/* 0x0 */
#define		WAVE_MAC_SCH_AC4_FRAME_INFO_L_REG						(WAVE_BASE_ADDR+0x020EC)		/* 0x0 */

#define		WAVE_MAC_SCH_AC4_FREE_SPACE_REG						0x81001078		/* 0x1000 */
#define		WAVE_MAC_SCH_AC4_FREE_SPACE_H_REG						(WAVE_BASE_ADDR+0x020F0)		/* 0x1000 */
#define		WAVE_MAC_SCH_AC4_FREE_SPACE_L_REG						(WAVE_BASE_ADDR+0x020F4)		/* 0x1000 */


#define		WAVE_MAC_EXTRA_QUEUE_FRAME_CONTENTS_REG				0x81001080		/* 0x0 */
#define		WAVE_MAC_EXTRA_QUEUE_FRAME_CONTENTS_H_REG			(WAVE_BASE_ADDR+0x02100)		/* 0x0 */
#define		WAVE_MAC_EXTRA_QUEUE_FRAME_CONTENTS_L_REG			(WAVE_BASE_ADDR+0x02104)		/* 0x0 */

#define		WAVE_MAC_EXTRA_QUEUE_FRAME_INFO_REG					0x81001084		/* 0x0 */
#define		WAVE_MAC_EXTRA_QUEUE_FRAME_INFO_H_REG				(WAVE_BASE_ADDR+0x02108)		/* 0x0 */
#define		WAVE_MAC_EXTRA_QUEUE_FRAME_INFO_L_REG				(WAVE_BASE_ADDR+0x0210C)		/* 0x0 */


#define		WAVE_MAC_RX_DATA_QUEUE_DATA_FRAME_REG				0x81001100		/* 0x0 */
#define		WAVE_MAC_RX_DATA_QUEUE_DATA_FRAME_H_REG				(WAVE_BASE_ADDR+0x02200)		/* 0x0 */
#define		WAVE_MAC_RX_DATA_QUEUE_DATA_FRAME_L_REG				(WAVE_BASE_ADDR+0x02204)		/* 0x0 */

#define		WAVE_MAC_RX_INFO_QUEUE_FOR_DATA_FRAME_REG			0x81001104		/* 0x0 */
#define		WAVE_MAC_RX_INFO_QUEUE_FOR_DATA_FRAME_H_REG		(WAVE_BASE_ADDR+0x02208)		/* 0x0 */
#define		WAVE_MAC_RX_INFO_QUEUE_FOR_DATA_FRAME_L_REG			(WAVE_BASE_ADDR+0x0220C)		/* 0x0 */

#define		WAVE_MAC_RX_DATA_OVERFLOW_DISCARD_COUNT_REG		0x81001108
#define		WAVE_MAC_RX_DATA_OVERFLOW_DISCARD_COUNT_H_REG		(WAVE_BASE_ADDR+0x02210)
#define		WAVE_MAC_RX_DATA_OVERFLOW_DISCARD_COUNT_L_REG		(WAVE_BASE_ADDR+0x02214)

#define		WAVE_MAC_RX_DATA_QUEUE_FOR_MANAGE_FRAME_REG		0x81001110		/* 0x0 */
#define		WAVE_MAC_RX_DATA_QUEUE_FOR_MANAGE_FRAME_H_REG		(WAVE_BASE_ADDR+0x02220)		/* 0x0 */
#define		WAVE_MAC_RX_DATA_QUEUE_FOR_MANAGE_FRAME_L_REG		(WAVE_BASE_ADDR+0x02224)		/* 0x0 */

#define		WAVE_MAC_RX_INFO_QUEUE_FOR_MANAGE_FRAME_REG		0x81001114		/* 0x0 */
#define		WAVE_MAC_RX_INFO_QUEUE_FOR_MANAGE_FRAME_H_REG		(WAVE_BASE_ADDR+0x02228)		/* 0x0 */
#define		WAVE_MAC_RX_INFO_QUEUE_FOR_MANAGE_FRAME_L_REG		(WAVE_BASE_ADDR+0x0222C)		/* 0x0 */

#define		WAVE_MAC_RX_MANAGE_OVERFLOW_DISCARD_COUNT_REG		0x81001118
#define		WAVE_MAC_RX_MANAGE_OVERFLOW_DISCARD_COUNT_H_REG	(WAVE_BASE_ADDR+0x02230)
#define		WAVE_MAC_RX_MANAGE_OVERFLOW_DISCARD_COUNT_L_REG	(WAVE_BASE_ADDR+0x02234)

#define		WAVE_MAC_TX_FRAME_COUNTER_REG							0x81002000		/* 0x0 */
#define		WAVE_MAC_TX_FRAME_COUNTER_H_REG						(WAVE_BASE_ADDR+0x04000)		/* 0x0 */
#define		WAVE_MAC_TX_FRAME_COUNTER_L_REG						(WAVE_BASE_ADDR+0x04004)		/* 0x0 */

#define		WAVE_MAC_RX_FRAME_COUNTER_REG							0x81002004		/* 0x0 */
#define		WAVE_MAC_RX_FRAME_COUNTER_H_REG						(WAVE_BASE_ADDR+0x04008)		/* 0x0 */
#define		WAVE_MAC_RX_FRAME_COUNTER_L_REG						(WAVE_BASE_ADDR+0x0400C)		/* 0x0 */

#define		WAVE_MAC_CRC_ERR_COUNTER_REG							0x81002008		/* 0x0 */
#define		WAVE_MAC_CRC_ERR_COUNTER_H_REG						(WAVE_BASE_ADDR+0x04010)		/* 0x0 */
#define		WAVE_MAC_CRC_ERR_COUNTER_L_REG							(WAVE_BASE_ADDR+0x04014)		/* 0x0 */

#define		WAVE_MAC_PHY_ERR_COUNTER_REG							0x8100200C		/* 0x0 */
#define		WAVE_MAC_PHY_ERR_COUNTER_H_REG						(WAVE_BASE_ADDR+0x04018)		/* 0x0 */
#define		WAVE_MAC_PHY_ERR_COUNTER_L_REG						(WAVE_BASE_ADDR+0x0401C)		/* 0x0 */

#define		WAVE_MAC_TX_DATA_COUNTER_REG							0x81002010		/* 0x0 */
#define		WAVE_MAC_TX_DATA_COUNTER_H_REG						(WAVE_BASE_ADDR+0x04020)		/* 0x0 */
#define		WAVE_MAC_TX_DATA_COUNTER_L_REG						(WAVE_BASE_ADDR+0x04024)		/* 0x0 */

#define		WAVE_MAC_TX_RTS_COUNTER_REG							0x81002014		/* 0x0 */
#define		WAVE_MAC_TX_RTS_COUNTER_H_REG							(WAVE_BASE_ADDR+0x04028)		/* 0x0 */
#define		WAVE_MAC_TX_RTS_COUNTER_L_REG							(WAVE_BASE_ADDR+0x0402C)		/* 0x0 */

#define		WAVE_MAC_TX_CTS_COUNTER_REG							0x81002018		/* 0x0 */
#define		WAVE_MAC_TX_CTS_COUNTER_H_REG							(WAVE_BASE_ADDR+0x04030)		/* 0x0 */
#define		WAVE_MAC_TX_CTS_COUNTER_L_REG							(WAVE_BASE_ADDR+0x04034)		/* 0x0 */

#define		WAVE_MAC_TX_ACK_COUNTER_REG							0x8100201C		/* 0x0 */
#define		WAVE_MAC_TX_ACK_COUNTER_H_REG							(WAVE_BASE_ADDR+0x04038)		/* 0x0 */
#define		WAVE_MAC_TX_ACK_COUNTER_L_REG							(WAVE_BASE_ADDR+0x0403C)		/* 0x0 */

#define		WAVE_MAC_RX_DATA_COUNTER_REG							0x81002020		/* 0x0 */
#define		WAVE_MAC_RX_DATA_COUNTER_H_REG						(WAVE_BASE_ADDR+0x04040)		/* 0x0 */
#define		WAVE_MAC_RX_DATA_COUNTER_L_REG						(WAVE_BASE_ADDR+0x04044)		/* 0x0 */

#define		WAVE_MAC_RX_MY_RTS_COUNTER_REG						0x81002024		/* 0x0 */
#define		WAVE_MAC_RX_MY_RTS_COUNTER_H_REG						(WAVE_BASE_ADDR+0x04048)		/* 0x0 */
#define		WAVE_MAC_RX_MY_RTS_COUNTER_L_REG						(WAVE_BASE_ADDR+0x0404C)		/* 0x0 */

#define		WAVE_MAC_RX_MY_CTS_COUNTER_REG						0x81002028		/* 0x0 */
#define		WAVE_MAC_RX_MY_CTS_COUNTER_H_REG						(WAVE_BASE_ADDR+0x04050)		/* 0x0 */
#define		WAVE_MAC_RX_MY_CTS_COUNTER_L_REG						(WAVE_BASE_ADDR+0x04054)		/* 0x0 */

#define		WAVE_MAC_RX_MY_ACK_COUNTER_REG						0x8100202C		/* 0x0 */
#define		WAVE_MAC_RX_MY_ACK_COUNTER_H_REG						(WAVE_BASE_ADDR+0x04058)		/* 0x0 */
#define		WAVE_MAC_RX_MY_ACK_COUNTER_L_REG						(WAVE_BASE_ADDR+0x0405C)		/* 0x0 */

#define		WAVE_MAC_TX_DISCARD_FRAME_COUNTER_REG				0x81002030		/* 0x0 */
#define		WAVE_MAC_TX_DISCARD_FRAME_COUNTER_H_REG				(WAVE_BASE_ADDR+0x04060)		/* 0x0 */
#define		WAVE_MAC_TX_DISCARD_FRAME_COUNTER_L_REG				(WAVE_BASE_ADDR+0x04064)		/* 0x0 */

#define		WAVE_MAC_RX_OTHER_RTS_COUNTER_REG						0x81002034		/* 0 */
#define		WAVE_MAC_RX_OTHER_RTS_COUNTER_H_REG					(WAVE_BASE_ADDR+0x04068)		/* 0 */
#define		WAVE_MAC_RX_OTHER_RTS_COUNTER_L_REG					(WAVE_BASE_ADDR+0x0406C)		/* 0 */

#define		WAVE_MAC_RX_OTHER_CTS_COUNTER_REG						0x81002038		/* 0 */
#define		WAVE_MAC_RX_OTHER_CTS_COUNTER_H_REG					(WAVE_BASE_ADDR+0x04070)		/* 0 */
#define		WAVE_MAC_RX_OTHER_CTS_COUNTER_L_REG					(WAVE_BASE_ADDR+0x04074)		/* 0 */

#define		WAVE_MAC_RX_OTHER_ACK_COUNTER_REG						0x8100203C		/* 0 */
#define		WAVE_MAC_RX_OTHER_ACK_COUNTER_H_REG					(WAVE_BASE_ADDR+0x04078)		/* 0 */
#define		WAVE_MAC_RX_OTHER_ACK_COUNTER_L_REG					(WAVE_BASE_ADDR+0x0407C)		/* 0 */

/* #define	WAVE_MAC_ADDR16_REG										0x81002080		*/ /* 0, change */
#define		WAVE_MAC_ADDR16_REG										(WAVE_BASE_ADDR+0x04104)		/* 0, change */

#define		WAVE_MAC_ADDR32_REG										0x81002084		/* 0x03, change */
#define		WAVE_MAC_ADDR32_H_REG									(WAVE_BASE_ADDR+0x04108)		/* 0x03, change */
#define		WAVE_MAC_ADDR32_L_REG									(WAVE_BASE_ADDR+0x0410C)		/* 0x03, change */

/* #define	WAVE_MAC_MULTICAST0_16_REG								0x81002088 */		/* 0xFFFF */
#define		WAVE_MAC_MULTICAST0_16_REG								(WAVE_BASE_ADDR+0x04114)		/* 0xFFFF */

#define		WAVE_MAC_MULTICAST0_32_REG								0x8100208C		/* 0xFFFFFFFF */
#define		WAVE_MAC_MULTICAST0_32_H_REG							(WAVE_BASE_ADDR+0x04118)		/* 0xFFFFFFFF */
#define		WAVE_MAC_MULTICAST0_32_L_REG							(WAVE_BASE_ADDR+0x0411C)		/* 0xFFFFFFFF */

/* #define	WAVE_MAC_MULTICAST1_16_REG								0x81002090 */		/* 0xFFFF */
#define		WAVE_MAC_MULTICAST1_16_REG								(WAVE_BASE_ADDR+0x04124)		/* 0xFFFF */

#define		WAVE_MAC_MULTICAST1_32_REG								0x81002094		/* 0xFFFFFFFF */
#define		WAVE_MAC_MULTICAST1_32_H_REG							(WAVE_BASE_ADDR+0x04128)		/* 0xFFFFFFFF */
#define		WAVE_MAC_MULTICAST1_32_L_REG							(WAVE_BASE_ADDR+0x0412C)		/* 0xFFFFFFFF */

/* #define	WAVE_MAC_MULTICAST2_16_REG								0x81002098 */		/* 0xFFFF */
#define		WAVE_MAC_MULTICAST2_16_REG								(WAVE_BASE_ADDR+0x04134)		/* 0xFFFF */

#define		WAVE_MAC_MULTICAST2_32_REG								0x8100209C		/* 0xFFFFFFFF */
#define		WAVE_MAC_MULTICAST2_32_H_REG							(WAVE_BASE_ADDR+0x04138)		/* 0xFFFFFFFF */
#define		WAVE_MAC_MULTICAST2_32_L_REG							(WAVE_BASE_ADDR+0x0413C)		/* 0xFFFFFFFF */

/* #define	WAVE_MAC_SHORT_RETRY_LIMIT_REG							0x810020A0 */		/* 0x07 */
#define		WAVE_MAC_SHORT_RETRY_LIMIT_REG							(WAVE_BASE_ADDR+0x04144)		/* 0x07 */

/* #define	WAVE_MAC_LONG_RETRY_LIMIT_REG								0x810020A4 */		/* 0x04 */
#define		WAVE_MAC_LONG_RETRY_LIMIT_REG							(WAVE_BASE_ADDR+0x0414C)		/* 0x04 */

/* #define	WAVE_MAC_MODE_REG											0x810020A8 */		/* 0x20, change */
#define		WAVE_MAC_MODE_REG										(WAVE_BASE_ADDR+0x04154)		/* 0x20, change */

/* #define	WAVE_MAC_BACKOFF_SEED_REG								0x810020AC */		/* 0x03, change */
#define		WAVE_MAC_BACKOFF_SEED_REG								(WAVE_BASE_ADDR+0x0415C)		/* 0x03, change */

/* #define	WAVE_MAC_MIN_CW_FOR_AC0_REG								0x81002100 */		/* 0x0F */
#define		WAVE_MAC_MIN_CW_FOR_AC0_REG							(WAVE_BASE_ADDR+0x04204)		/* 0x0F */

/* #define	WAVE_MAC_MAX_CW_FOR_AC0_REG								0x81002104 */		/* 0x3FF */
#define		WAVE_MAC_MAX_CW_FOR_AC0_REG							(WAVE_BASE_ADDR+0x0420C)		/* 0x3FF */

/* #define	WAVE_MAC_MIN_CW_FOR_AC1_REG								0x81002108 */		/* 0x07 */
#define		WAVE_MAC_MIN_CW_FOR_AC1_REG							(WAVE_BASE_ADDR+0x04214)		/* 0x07 */

/* #define	WAVE_MAC_MAX_CW_FOR_AC1_REG								0x8100210C */		/* 0x3FF */
#define		WAVE_MAC_MAX_CW_FOR_AC1_REG							(WAVE_BASE_ADDR+0x0421C)		/* 0x3FF */

/* #define	WAVE_MAC_MIN_CW_FOR_AC2_REG								0x81002110 */		/* 0x03 */
#define		WAVE_MAC_MIN_CW_FOR_AC2_REG							(WAVE_BASE_ADDR+0x04224)		/* 0x03 */

/* #define	WAVE_MAC_MAX_CW_FOR_AC2_REG								0x81002114 */		/* 0x0F */
#define		WAVE_MAC_MAX_CW_FOR_AC2_REG							(WAVE_BASE_ADDR+0x0422C)		/* 0x0F */

/* #define	WAVE_MAC_MIN_CW_FOR_AC3_REG								0x81002118 */		/* 0x03 */
#define		WAVE_MAC_MIN_CW_FOR_AC3_REG							(WAVE_BASE_ADDR+0x04234)		/* 0x03 */

/* #define	WAVE_MAC_MAX_CW_FOR_AC3_REG								0x8100211C */		/* 0x07 */
#define		WAVE_MAC_MAX_CW_FOR_AC3_REG							(WAVE_BASE_ADDR+0x0423C)		/* 0x07 */

/* #define	WAVE_MAC_AIFSN_FOR_AC0_REG								0x81002120 */		/* 0x09 */
#define		WAVE_MAC_AIFSN_FOR_AC0_REG								(WAVE_BASE_ADDR+0x04244)		/* 0x09 */

/* #define	WAVE_MAC_AIFSN_FOR_AC1_REG								0x81002124 */		/* 0x06 */
#define		WAVE_MAC_AIFSN_FOR_AC1_REG								(WAVE_BASE_ADDR+0x0424C)		/* 0x06 */

/* #define	WAVE_MAC_AIFSN_FOR_AC2_REG								0x81002128 */		/* 0x03 */
#define		WAVE_MAC_AIFSN_FOR_AC2_REG								(WAVE_BASE_ADDR+0x04254)		/* 0x03 */

/* #define	WAVE_MAC_AIFSN_FOR_AC3_REG								0x8100212C */		/* 0x02 */
#define		WAVE_MAC_AIFSN_FOR_AC3_REG								(WAVE_BASE_ADDR+0x0425C)		/* 0x02 */

#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP0_H_REG					(WAVE_BASE_ADDR+0x04280)
#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP0_L_REG					(WAVE_BASE_ADDR+0x04284)

#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP1_H_REG					(WAVE_BASE_ADDR+0x04288)
#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP1_L_REG					(WAVE_BASE_ADDR+0x0428C)

#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP2_H_REG					(WAVE_BASE_ADDR+0x04290)
#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP2_L_REG					(WAVE_BASE_ADDR+0x04294)

#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP3_H_REG					(WAVE_BASE_ADDR+0x04298)
#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP3_L_REG					(WAVE_BASE_ADDR+0x0429C)

#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP4_H_REG					(WAVE_BASE_ADDR+0x042A0)
#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP4_L_REG					(WAVE_BASE_ADDR+0x042A4)

#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP5_H_REG					(WAVE_BASE_ADDR+0x042A8)
#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP5_L_REG					(WAVE_BASE_ADDR+0x042AC)

#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP6_H_REG					(WAVE_BASE_ADDR+0x042B0)
#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP6_L_REG					(WAVE_BASE_ADDR+0x042B4)

#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP7_H_REG					(WAVE_BASE_ADDR+0x042B8)
#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP7_L_REG					(WAVE_BASE_ADDR+0x042BC)

#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP8_H_REG					(WAVE_BASE_ADDR+0x042C0)
#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP8_L_REG					(WAVE_BASE_ADDR+0x042C4)

#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP9_H_REG					(WAVE_BASE_ADDR+0x042C8)
#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP9_L_REG					(WAVE_BASE_ADDR+0x042CC)

#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP10_H_REG					(WAVE_BASE_ADDR+0x042D0)
#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP10_L_REG					(WAVE_BASE_ADDR+0x042D4)

#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP11_H_REG					(WAVE_BASE_ADDR+0x042D8)
#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP11_L_REG					(WAVE_BASE_ADDR+0x042DC)

#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP12_H_REG					(WAVE_BASE_ADDR+0x042E0)
#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP12_L_REG					(WAVE_BASE_ADDR+0x042E4)

#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP13_H_REG					(WAVE_BASE_ADDR+0x042E8)
#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP13_L_REG					(WAVE_BASE_ADDR+0x042EC)

#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP14_H_REG					(WAVE_BASE_ADDR+0x042F0)
#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP14_L_REG					(WAVE_BASE_ADDR+0x042F4)

#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP15_H_REG					(WAVE_BASE_ADDR+0x042F8)
#define		WAVE_MAC_MIB_TIME_SLOT_BITMAP15_L_REG					(WAVE_BASE_ADDR+0x042FC)


#define		WAVE_MAC_RSE_CCH_TIME_REG								0x81002180		/* 0x1388, change */
#define		WAVE_MAC_RSE_CCH_TIME_H_REG							(WAVE_BASE_ADDR+0x04300)		/* 0x1388, change */
#define		WAVE_MAC_RSE_CCH_TIME_L_REG							(WAVE_BASE_ADDR+0x04304)		/* 0x1388, change */

#define		WAVE_MAC_OBU_CCH_TIME_REG								0x81002184		/* 0x4e20 */
#define		WAVE_MAC_OBU_CCH_TIME_H_REG							(WAVE_BASE_ADDR+0x04308)		/* 0x4e20 */
#define		WAVE_MAC_OBU_CCH_TIME_L_REG							(WAVE_BASE_ADDR+0x0430C)		/* 0x4e20 */

#define		WAVE_MAC_V2I_SCH_TIME_REG								0x81002188		/* 0x11170, change */
#define		WAVE_MAC_V2I_SCH_TIME_H_REG							(WAVE_BASE_ADDR+0x04310)		/* 0x11170, change */
#define		WAVE_MAC_V2I_SCH_TIME_L_REG								(WAVE_BASE_ADDR+0x04314)		/* 0x11170, change */

#define		WAVE_MAC_V2V_SCH_TIME_REG								0x8100218C		/* 0x0, change */
#define		WAVE_MAC_V2V_SCH_TIME_H_REG							(WAVE_BASE_ADDR+0x04318)		/* 0x0, change */
#define		WAVE_MAC_V2V_SCH_TIME_L_REG							(WAVE_BASE_ADDR+0x0431C)		/* 0x0, change */

#define		WAVE_MAC_CCH_SCH_CYCLE_TIME_REG						0x81002190		/* 0x186a0 */
#define		WAVE_MAC_CCH_SCH_CYCLE_TIME_H_REG						(WAVE_BASE_ADDR+0x04320)		/* 0x186a0 */
#define		WAVE_MAC_CCH_SCH_CYCLE_TIME_L_REG						(WAVE_BASE_ADDR+0x04324)		/* 0x186a0 */

#define		WAVE_MAC_V2IV_SCH_REPEAT_CYCLE_TIME_REG				0x81002194		/* 0x186a0 */
#define		WAVE_MAC_V2IV_SCH_REPEAT_CYCLE_TIME_H_REG			(WAVE_BASE_ADDR+0x04328)		/* 0x186a0 */
#define		WAVE_MAC_V2IV_SCH_REPEAT_CYCLE_TIME_L_REG				(WAVE_BASE_ADDR+0x0432C)		/* 0x186a0 */

#define		WAVE_MAC_SYNC_TOLERANCE_REG							0x81002198		/* 0x3e8, change */
#define		WAVE_MAC_SYNC_TOLERANCE_H_REG							(WAVE_BASE_ADDR+0x04330)		/* 0x3e8, change */
#define		WAVE_MAC_SYNC_TOLERANCE_L_REG							(WAVE_BASE_ADDR+0x04334)		/* 0x3e8, change */

#define		WAVE_MAC_RF_SWITCH_TIME_REG							0x8100219C		/* 0x3e8, change */
#define		WAVE_MAC_RF_SWITCH_TIME_H_REG							(WAVE_BASE_ADDR+0x04338)		/* 0x3e8, change */
#define		WAVE_MAC_RF_SWITCH_TIME_L_REG							(WAVE_BASE_ADDR+0x0433C)		/* 0x3e8, change */

/* #define	WAVE_MAC_TIME_SLOT_LEN_REG								0x810021A0 */		/* 0x1388 */	
#define		WAVE_MAC_TIME_SLOT_LEN_REG								(WAVE_BASE_ADDR+0x04344)		/* 0x1388 */	

/* #define	WAVE_MAC_NUM_OF_TIME_SLOT_FOR_CCH_REG					0x810021A4 */		/* 0x04, change */
#define		WAVE_MAC_NUM_OF_TIME_SLOT_FOR_CCH_REG				(WAVE_BASE_ADDR+0x0434C)		/* 0x04, change */

/* #define	WAVE_MAC_NUM_OF_TIME_SLOT_FOR_V2I_SCH_REG				0x810021A8 */		/* 0x0e, change */
#define		WAVE_MAC_NUM_OF_TIME_SLOT_FOR_V2I_SCH_REG			(WAVE_BASE_ADDR+0x04354)		/* 0x0e, change */

/* #define	WAVE_MAC_NUM_OF_TIME_SLOT_FOR_V2V_SCH_REG				0x810021AC */		/* 0x0, change */
#define		WAVE_MAC_NUM_OF_TIME_SLOT_FOR_V2V_SCH_REG			(WAVE_BASE_ADDR+0x0435C)		/* 0x0, change */

/* #define	WAVE_MAC_NUM_OF_TIME_SLOT_REG							0x810021B0 */
#define		WAVE_MAC_NUM_OF_TIME_SLOT_REG							(WAVE_BASE_ADDR+0x04364)


#define		WAVE_MAC_MIB_TX_TIME_MARGINT_H_REG					(WAVE_BASE_ADDR+0x04368)
#define		WAVE_MAC_MIB_TX_TIME_MARGINT_L_REG					(WAVE_BASE_ADDR+0x0436C)

#define		WAVE_MAC_MIB_TX_POWER_RSP_H_REG						(WAVE_BASE_ADDR+0x04374)


#define		WAVE_MAC_TSF_HTIMER_REG									0x810021C0		/* 0x0 */
#define		WAVE_MAC_TSF_HTIMER_H_REG								(WAVE_BASE_ADDR+0x04380)		/* 0x0 */
#define		WAVE_MAC_TSF_HTIMER_L_REG								(WAVE_BASE_ADDR+0x04384)		/* 0x0 */

#define		WAVE_MAC_TSF_LTIMER_REG									0x810021C4		/* 0x0 */
#define		WAVE_MAC_TSF_LTIMER_H_REG								(WAVE_BASE_ADDR+0x04388)		/* 0x0 */
#define		WAVE_MAC_TSF_LTIMER_L_REG								(WAVE_BASE_ADDR+0x0438C)		/* 0x0 */

#define		WAVE_MAC_RX_HTIMER_REG									0x810021C8		/* 0x0 */
#define		WAVE_MAC_RX_HTIMER_H_REG								(WAVE_BASE_ADDR+0x04390)		/* 0x0 */
#define		WAVE_MAC_RX_HTIMER_L_REG								(WAVE_BASE_ADDR+0x04394)		/* 0x0 */

#define		WAVE_MAC_RX_LTIMER_REG									0x810021CC		/* 0x0 */
#define		WAVE_MAC_RX_LTIMER_H_REG								(WAVE_BASE_ADDR+0x04398)		/* 0x0 */
#define		WAVE_MAC_RX_LTIMER_L_REG								(WAVE_BASE_ADDR+0x0439C)		/* 0x0 */

#define		WAVE_MAC_TX_HTIMER_REG									0x810021D0		/* 0x0 */
#define		WAVE_MAC_TX_HTIMER_H_REG								(WAVE_BASE_ADDR+0x043A0)		/* 0x0 */
#define		WAVE_MAC_TX_HTIMER_L_REG								(WAVE_BASE_ADDR+0x043A4)		/* 0x0 */

#define		WAVE_MAC_TX_LTIMER_REG									0x810021D4		/* 0x0 */
#define		WAVE_MAC_TX_LTIMER_H_REG								(WAVE_BASE_ADDR+0x043A8)		/* 0x0 */
#define		WAVE_MAC_TX_LTIMER_L_REG								(WAVE_BASE_ADDR+0x043AC)		/* 0x0 */

#define		WAVE_MAC_TSF_UPDATE_RANGE_REG							0x810021D8
#define		WAVE_MAC_TSF_UPDATE_RANGE_H_REG						(WAVE_BASE_ADDR+0x043B0)
#define		WAVE_MAC_TSF_UPDATE_RANGE_L_REG						(WAVE_BASE_ADDR+0x043B4)

/* #define	WAVE_MAC_TSF_RX_DELAY_REG									0x810021DC */
#define		WAVE_MAC_TSF_RX_DELAY_REG								(WAVE_BASE_ADDR+0x043BC)

/* #define	WAVE_MAC_TSF_TX_DELAY_3M_REG								0x810021E0 */
#define		WAVE_MAC_TSF_TX_DELAY_3M_REG							(WAVE_BASE_ADDR+0x043C4)

/* #define	WAVE_MAC_TSF_TX_DELAY_45M_REG								0x810021E4 */
#define		WAVE_MAC_TSF_TX_DELAY_45M_REG							(WAVE_BASE_ADDR+0x043CC)

/* #define	WAVE_MAC_TSF_TX_DELAY_6M_REG								0x810021E8 */
#define		WAVE_MAC_TSF_TX_DELAY_6M_REG							(WAVE_BASE_ADDR+0x043D4)

/* #define	WAVE_MAC_TSF_TX_DELAY_9M_REG								0x810021EC */
#define		WAVE_MAC_TSF_TX_DELAY_9M_REG							(WAVE_BASE_ADDR+0x043DC)

/* #define	WAVE_MAC_TSF_TX_DELAY_12M_REG								0x810021F0 */
#define		WAVE_MAC_TSF_TX_DELAY_12M_REG							(WAVE_BASE_ADDR+0x043E4)

/* #define	WAVE_MAC_TSF_TX_DELAY_18M_REG								0x810021F4 */
#define		WAVE_MAC_TSF_TX_DELAY_18M_REG							(WAVE_BASE_ADDR+0x043EC)

/* #define	WAVE_MAC_TSF_TX_DELAY_24M_REG								0x810021F8 */
#define		WAVE_MAC_TSF_TX_DELAY_24M_REG							(WAVE_BASE_ADDR+0x043F4)

/* #define	WAVE_MAC_TSF_TX_DELAY_27M_REG								0x810021FC */
#define		WAVE_MAC_TSF_TX_DELAY_27M_REG							(WAVE_BASE_ADDR+0x043FC)



/* Modem Register Define */
/* #define		WAVE_MODEM_PK_ON_THRESHOLD_COUNTER_REG				0x81010000 */		/* 0x132 */
#define		WAVE_MODEM_PK_ON_THRESHOLD_COUNTER_REG				(WAVE_BASE_ADDR+0x20004)		/* 0x132 */

/* #define		WAVE_MODEM_PK_OFF_WINDOW_REG						0x81010004 */		/* 0xfa00 */
#define		WAVE_MODEM_PK_OFF_THRESHOLD_REG						(WAVE_BASE_ADDR+0x2000C)			/* 0xfa00 */

/* #define		WAVE_MODEM_PK_DETECT_THRESHOLD_REG					0x81010008 */	/* 0x800 */
#define		WAVE_MODEM_RF_GAIN_REG									(WAVE_BASE_ADDR+0x20014)			/* 0x800 */

/* #define		WAVE_MODEM_PK_ON_THRESHOLD_VALUE_REG				0x8101000C */		/* 0x45 */
#define		WAVE_MODEM_RF_LNA_TIME_REG								(WAVE_BASE_ADDR+0x2001C)			/* 0x45 */

/* #define		WAVE_MODEM_PK_OFF_THRESHOLD_VALUE_REG				0x81010010 */		/* 0x45 */
#define		WAVE_MODEM_RF_DEFAULT_GAIN_REG						(WAVE_BASE_ADDR+0x20024)		/* 0x45 */

/* #define		WAVE_MODEM_PK_HIGH_POWER_THRESHOLD_REG				0x81010014 */		/* 0x7ff */
#define		WAVE_MODEM_RF_DIFF_GAIN1_25_REG						(WAVE_BASE_ADDR+0x2002C)		/* 0x7ff */

/* #define		WAVE_MODEM_FOC_REG0									0x81010018 */		/* 0x20c0 */
#define		WAVE_MODEM_RF_DIFF_GAIN2_25_REG						(WAVE_BASE_ADDR+0x20034)			/* 0x20c0 */

/* #define	WAVE_MODEM_TX_CTRL_REG0									0x8101001C */		/* 0x1dd */
#define		WAVE_MODEM_TX_SCALE_SCRAMBLE_REG						(WAVE_BASE_ADDR+0x2003C)			/* 0x1dd */

/* #define	WAVE_MODEM_TX_CTRL_REG1									0x81010020 */		/* 0x0 */
#define		WAVE_MODEM_SERVICE_FIELD_REG							(WAVE_BASE_ADDR+0x20044)			/* 0x0 */

/* #define		WAVE_MODEM_LNA_DETECT_VALUE_REG						0x81010024 */		/* 0x245 */
#define		WAVE_MODEM_RF_DIFF_GAIN3_25_REG						(WAVE_BASE_ADDR+0x2004C)			/* 0x245 */

/* #define		WAVE_MODEM_LNA_GAIN_DEFAULT_VALUE_REG				0x81010028 */		/* 0x3838 */
#define		WAVE_MODEM_RF_DIFF_GAIN4_25_REG						(WAVE_BASE_ADDR+0x20054)			/* 0x3838 */

/* #define	WAVE_MODEM_PWR_NOISE_AGC_TRIGGER_VALUE_REG				0x8101002C */		/* 0x1414 */
#define		WAVE_MODEM_RF_DIFF_GAIN5_25_REG						(WAVE_BASE_ADDR+0x2005C)	

/* #define	WAVE_MODEM_AGC_MANAGE_REG								0x81010030 */		/* 0x609b */
#define		WAVE_MODEM_RF_DIFF_GAIN6_25_REG						(WAVE_BASE_ADDR+0x20064)	

/* #define		WAVE_MODEM_RF_CH1_ID_REG								0x81010034 */		/* 0xea */
#define		WAVE_MODEM_HANDOVER_RF_CH1_ID_REG					(WAVE_BASE_ADDR+0x2006C)

/* #define		WAVE_MODEM_RF_CH1_FD_REG								0x81010038 */		/* 0x0 */
#define		WAVE_MODEM_HANDOVER_RF_CH1_IF_REG					(WAVE_BASE_ADDR+0x20074)

/* #define	WAVE_MODEM_RF_CH2_ID_REG									0x8101003C */		/* 0xea */
#define		WAVE_MODEM_HANDOVER_RF_CH2_ID_REG					(WAVE_BASE_ADDR+0x2007C)

/* #define	WAVE_MODEM_RF_CH2_FD_REG									0x81010040 */		/* 0x0 */
#define		WAVE_MODEM_HANDOVER_RF_CH2_IF_REG					(WAVE_BASE_ADDR+0x20084)

/* #define	WAVE_MODEM_RF_CH3_ID_REG									0x81010044 */		/* 0xea */
#define		WAVE_MODEM_HANDOVER_RF_CH3_ID_REG					(WAVE_BASE_ADDR+0x2008C)

/* #define	WAVE_MODEM_RF_CH3_FD_REG									0x81010048 */		/* 0x0 */
#define		WAVE_MODEM_HANDOVER_RF_CH3_IF_REG					(WAVE_BASE_ADDR+0x20094)

/* #define		WAVE_MODEM_TXPWR_SET1_REG							0x8101004C */		/* 0x0, change */
#define		WAVE_MODEM_TX_PWR_SET1_2_REG							(WAVE_BASE_ADDR+0x2009C)

/* #define	WAVE_MODEM_TXPWR_SET2_REG								0x81010050 */	/* 0x0, change */
#define		WAVE_MODEM_TX_PWR_SET3_4_REG							(WAVE_BASE_ADDR+0x200A4)

/* #define	WAVE_MODEM_TXPWR_SET3_REG								0x81010054 */	/* 0x0, change */
#define		WAVE_MODEM_TX_PWR_SET5_6_REG							(WAVE_BASE_ADDR+0x200AC)

/* #define	WAVE_MODEM_TXPWR_SET4_REG								0x81010058 */	/* 0x0, change */
#define		WAVE_MODEM_TX_PWR_SET7_8_REG							(WAVE_BASE_ADDR+0x200B4)

/* #define	WAVE_MODEM_MID_DURATION_REG								0x81010060 */	/* 0x44aa */
#define		WAVE_MODEM_RF_DIFF_GAIN7_25_REG						(WAVE_BASE_ADDR+0x200BC)

/* #define	WAVE_MODEM_RF_FREQ_RMS_PWR_REG							0x81010064 */	/* 0x0 */
#define		WAVE_MODEM_RF_DIFF_GAIN8_25_REG						(WAVE_BASE_ADDR+0x200C4)

/* #define	WAVE_MODEM_TEST_MODE_SW_REG								0x81010068 */	/* 0x2f */
#define		WAVE_MODEM_RF_DIFF_GAIN9_25_REG						(WAVE_BASE_ADDR+0x200CC)

/* #define	WAVE_MODEM_RF_STATE_REG									0x8101006C */	/* 0xb */
#define		WAVE_MODEM_MODE_SET_REG								(WAVE_BASE_ADDR+0x200D4)

/* #define	WAVE_MODEM_RF_STATUS_CMD_REG								0x81010070 */	/* 0x2002, change */
#define		WAVE_MODEM_RF_STATE_CTRL_REG							(WAVE_BASE_ADDR+0x200DC)

/* #define	WAVE_MODEM_RF_REG0										0x81010074 */	/* 0x1140 */
#define		WAVE_MODEM_RF_SPI_CTRL_REG								(WAVE_BASE_ADDR+0x200E4)

/* #define	WAVE_MODEM_RF_REG1										0x81010078 */	/* 0xca */
#define		WAVE_MODEM_MAX2829_DATA0_REG							(WAVE_BASE_ADDR+0x200EC)

/* #define	WAVE_MODEM_RF_STANDBY_REG								0x8101007C */	/* 0x10bf */
#define		WAVE_MODEM_MAX2829_DATA1_REG							(WAVE_BASE_ADDR+0x200F4)

/* #define	WAVE_MODEM_RF_ID_RATIO_REG								0x81010080 */	/* 0xea */
#define		WAVE_MODEM_MAX2829_DATA2_REG							(WAVE_BASE_ADDR+0x200FC)

/* #define	WAVE_MODEM_RF_FD_RATIO_REG								0x81010084 */	/* 0x0 */
#define		WAVE_MODEM_MAX2829_DATA3_REG							(WAVE_BASE_ADDR+0x20104)

/* #define	WAVE_MODEM_RF_BS_AND_PLL_REG								0x81010088 */	/* 0x1865 */
#define		WAVE_MODEM_MAX2829_DATA4_REG							(WAVE_BASE_ADDR+0x2010C)

/* #define	WAVE_MODEM_RF_CALIBRATION_REG							0x8101008C */	/* 0x1c00 */
#define		WAVE_MODEM_MAX2829_DATA5_REG							(WAVE_BASE_ADDR+0x20114)

/* #define	WAVE_MODEM_RF_LPF_REG										0x81010090 */	/* 0x0 */
#define		WAVE_MODEM_MAX2829_DATA6_REG							(WAVE_BASE_ADDR+0x2011C)

/* #define	WAVE_MODEM_RF_RX_CONT_RSSI_REG							0x81010094 */	/* 0xc25 */
#define		WAVE_MODEM_MAX2829_DATA7_REG							(WAVE_BASE_ADDR+0x20124)

/* #define	WAVE_MODEM_RF_TX_LINEAR_GAIN_REG							0x81010098 */	/* 0x6cd */
#define		WAVE_MODEM_MAX2829_DATA8_REG							(WAVE_BASE_ADDR+0x2012C)

/* #define	WAVE_MODEM_RF_PA_BIAS_DAC_REG							0x8101009C */	/* 0x3c0 */
#define		WAVE_MODEM_MAX2829_DATA9_REG							(WAVE_BASE_ADDR+0x20134)

/* #define	WAVE_MODEM_RF_RX_GAIN_REG								0x810100A0 */	/* 0x0 */
#define		WAVE_MODEM_MAX2829_DATA10_REG							(WAVE_BASE_ADDR+0x2013C)

/* #define	WAVE_MODEM_RF_TX_VGA_GAIN_REG							0x810100A4 */	/* 0x0 */
#define		WAVE_MODEM_MAX2829_DATA11_REG							(WAVE_BASE_ADDR+0x20144)

/* #define	WAVE_MODEM_PACKET_DETECT_THRESHOLD_H_REG				0x810100A8 */	/* 0x1919 */
#define		WAVE_MODEM_MAX2829_DATA12_REG							(WAVE_BASE_ADDR+0x2014C)

/* #define	WAVE_MODEM_PACKET_DETECT_THRESHOLD_L_REG				0x810100AC */	/* 0x3cbb */
#define		WAVE_MODEM_RF_DIFF_GAIN11_25_REG						(WAVE_BASE_ADDR+0x20154)	

/* #define	WAVE_MODEM_RMS_POWER_VAL1_REG							0x810100B0 */	/* 0x1b */
#define		WAVE_MODEM_RF_DIFF_GAIN12_25_REG						(WAVE_BASE_ADDR+0x2015C)	

/* #define	WAVE_MODEM_RMS_POWER_VAL2_REG							0x810100B4 */	/* 0x22 */
#define		WAVE_MODEM_RF_DIFF_GAIN13_25_REG						(WAVE_BASE_ADDR+0x20164)	

/* #define	WAVE_MODEM_RMS_POWER_VAL3_REG							0x810100B8 */	/* 0x2b */
#define		WAVE_MODEM_RF_DIFF_GAIN14_25_REG						(WAVE_BASE_ADDR+0x2016C)	

/* #define	WAVE_MODEM_RMS_POWER_VAL4_REG							0x810100BC */	/* 0x37 */
#define		WAVE_MODEM_RF_DIFF_GAIN15_25_REG						(WAVE_BASE_ADDR+0x20174)	

/* #define	WAVE_MODEM_RMS_POWER_VAL5_REG							0x810100C0 */	/* 0x45 */
#define		WAVE_MODEM_RF_DIFF_GAIN16_25_REG						(WAVE_BASE_ADDR+0x2017C)	

/* #define	WAVE_MODEM_RMS_POWER_VAL6_REG							0x810100C4 */	/* 0x57 */
#define		WAVE_MODEM_RF_DIFF_GAIN17_25_REG						(WAVE_BASE_ADDR+0x20184)	

/* #define	WAVE_MODEM_RMS_POWER_VAL7_REG							0x810100C8 */	/* 0x6e */
#define		WAVE_MODEM_RF_DIFF_GAIN18_25_REG						(WAVE_BASE_ADDR+0x2018C)	

/* #define	WAVE_MODEM_RMS_POWER_VAL8_REG							0x810100CC */		/* 0x8b */
#define		WAVE_MODEM_RF_DIFF_GAIN19_25_REG						(WAVE_BASE_ADDR+0x20194)	

/* #define	WAVE_MODEM_RMS_POWER_VAL9_REG							0x810100D0 */		/* 0xaf */
#define		WAVE_MODEM_RF_DIFF_GAIN20_25_REG						(WAVE_BASE_ADDR+0x2019C)	

/* #define	WAVE_MODEM_RMS_POWER_VAL10_REG							0x810100D4 */		/* 0xdd */
#define		WAVE_MODEM_RF_DIFF_GAIN21_25_REG						(WAVE_BASE_ADDR+0x201A4)	

/* #define	WAVE_MODEM_RMS_POWER_VAL11_REG							0x810100D8 */		/* 0x117 */
#define		WAVE_MODEM_RF_DIFF_GAIN22_25_REG						(WAVE_BASE_ADDR+0x201AC)	

/* #define	WAVE_MODEM_RMS_POWER_VAL12_REG							0x810100DC */		/* 0x160 */
#define		WAVE_MODEM_RF_DIFF_GAIN23_25_REG						(WAVE_BASE_ADDR+0x201B4)	

/* #define	WAVE_MODEM_RMS_POWER_VAL13_REG							0x810100E0 */		/* 0x1bc */
#define		WAVE_MODEM_RF_DIFF_GAIN24_25_REG						(WAVE_BASE_ADDR+0x201BC)	

/* #define	WAVE_MODEM_RMS_POWER_VAL14_REG							0x810100E4 */		/* 0x22f */
#define		WAVE_MODEM_RF_DIFF_GAIN25_25_REG						(WAVE_BASE_ADDR+0x201C4)	

/* #define	WAVE_MODEM_MID_THRESHOLD3_REG							0x810100E8 */		/* 0xa8 */
#define		WAVE_MODEM_CTO_THRESHOLD_REG							(WAVE_BASE_ADDR+0x201CC)	

/* #define	WAVE_MODEM_MID_THRESHOLD45_REG							0x810100EC */		/* 0xfc */
#define		WAVE_MODEM_FTO_THRESHOLD_REG							(WAVE_BASE_ADDR+0x201D4)	

/* #define	WAVE_MODEM_MID_THRESHOLD6_REG							0x810100F0 */		/* 0x150 */
#define		WAVE_MODEM_RF_DIFF_GAIN10_25_REG						(WAVE_BASE_ADDR+0x201DC)	

/* #define	WAVE_MODEM_MID_THRESHOLD9_REG							0x810100F4 */		/* 0x1f8 */
#define		WAVE_MODEM_TEST_REG										(WAVE_BASE_ADDR+0x201E4)	

/* #define	WAVE_MODEM_MID_THRESHOLD12_REG							0x810100F8 */		/* 0x2a0 */
#define		WAVE_MODEM_RESERVE0_REG								(WAVE_BASE_ADDR+0x201EC)	

/* #define	WAVE_MODEM_MID_THRESHOLD18_REG							0x810100FC */		/* 0x3f0 */
#define		WAVE_MODEM_RESERVE1_REG								(WAVE_BASE_ADDR+0x201F4)	

/* #define	WAVE_MODEM_MID_THRESHOLD24_REG							0x81010100 */		/* 0x540 */
#define		WAVE_MODEM_RESERVE2_REG								(WAVE_BASE_ADDR+0x201FC)	

/* #define	WAVE_MODEM_MID_THRESHOLD27_REG							0x81010104 */		/* 0x5e8 */
#define		WAVE_MODEM_RESERVE3_REG								(WAVE_BASE_ADDR+0x20204)	

/* #define	WAVE_MODEM_MID_CYCLE3_REG								0x81010108 */		/* 0xa8 */
#define		WAVE_MODEM_RESERVE4_REG								(WAVE_BASE_ADDR+0x2020C)

/* #define	WAVE_MODEM_MID_CYCLE45_REG								0x8101010C */		/* 0xfc */
#define		WAVE_MODEM_CH_NUM_LOCK_REG							(WAVE_BASE_ADDR+0x20214)

/* #define	WAVE_MODEM_MID_CYCLE6_REG								0x81010110 */		/* 0x150 */
#define		WAVE_MODEM_RX_SCRAMBLE_SEED_REG						(WAVE_BASE_ADDR+0x2021C)

/* #define	WAVE_MODEM_MID_CYCLE9_REG								0x81010114 */		/* 0x1f8 */
#define		WAVE_MODEM_0_SIGNAL_FIELD_REG							(WAVE_BASE_ADDR+0x20224)

/* #define	WAVE_MODEM_MID_CYCLE12_REG								0x81010118 */		/* 0x2a0 */
#define		WAVE_MODEM_PHY_ERR0_CNT_L_REG							(WAVE_BASE_ADDR+0x2022C)

/* #define	WAVE_MODEM_MID_CYCLE18_REG								0x8101011C */		/* 0x3f0 */
#define		WAVE_MODEM_PHY_ERR0_CNT_H_REG							(WAVE_BASE_ADDR+0x20234)

/* #define	WAVE_MODEM_MID_CYCLE24_REG								0x81010120 */		/* 0x540 */
#define		WAVE_MODEM_PHY_ERR1_CNT_L_REG							(WAVE_BASE_ADDR+0x2023C)

/* #define	WAVE_MODEM_MID_CYCLE27_REG								0x81010124 */		/* 0x5e8 */
#define		WAVE_MODEM_PHY_ERR1_CNT_H_REG							(WAVE_BASE_ADDR+0x20244)

/* #define	WAVE_MODEM_RX_SIGNAL_FIELD1_REG							0x81010148 */		/* 0x0 */
#define		WAVE_MODEM_PHY_ERR2_CNT_L_REG							(WAVE_BASE_ADDR+0x2024C)

/* #define	WAVE_MODEM_RX_SIGNAL_FIELD2_REG							0x8101014C */		/* 0x0 */
#define		WAVE_MODEM_PHY_ERR2_CNT_H_REG							(WAVE_BASE_ADDR+0x20254)

/* #define	WAVE_MODEM_PHY_NO_ERR_COUNTER_L_REG						0x81010150 */
#define		WAVE_MODEM_PHY_ERR3_CNT_L_REG							(WAVE_BASE_ADDR+0x2025C)

/* #define	WAVE_MODEM_PHY_NO_ERR_COUNTER_H_REG						0x81010154 */
#define		WAVE_MODEM_PHY_ERR3_CNT_H_REG							(WAVE_BASE_ADDR+0x20264)

/* #define	WAVE_MODEM_PHY_CARRIER_LOST_ERR_COUNTER_L_REG			0x81010158 */
#define		WAVE_MODEM_VERSION_L_REG								(WAVE_BASE_ADDR+0x2026C)

/* #define	WAVE_MODEM_PHY_CARRIER_LOST_ERR_COUNTER_H_REG			0x8101015C */
#define		WAVE_MODEM_VERSION_H_REG								(WAVE_BASE_ADDR+0x20274)

/* #define	WAVE_MODEM_PHY_UNSUPPORT_RATE_ERR_COUNTER_L_REG		0x81010160 */
/* #define	WAVE_MODEM_PHY_UNSUPPORT_RATE_ERR_COUNTER_H_REG		0x81010164 */
/* #define	WAVE_MODEM_PHY_FORMAT_ERR_COUNTER_L_REG					0x81010168 */
/* #define	WAVE_MODEM_PHY_FORMAT_ERR_COUNTER_H_REG					0x8101016C */
/* #define	WAVE_MODEM_VERSION_VALUE_REG								0x81010170 */

/* #define	WAVE_TOP_RESET_CLEAR_REG									0x81020008 */
#define		WAVE_TOP_RESET_CLEAR_REG								(WAVE_BASE_ADDR+0x40004)

/* #define	WAVE_TOP_SYNC_MODE_REG									0x8102000C */
#define		WAVE_TOP_MODE_REG										(WAVE_BASE_ADDR+0x4000C)

/* #define	WAVE_TOP_SYNC_REG											0x81020010 */
#define		WAVE_TOP_SYNC_REG										(WAVE_BASE_ADDR+0x40014)

/* Interrupt Status Register */
#define		SCH_AC1_TX_COMPLETE_INT									0x1
#define		SCH_AC2_TX_COMPLETE_INT									0x2
#define		SCH_AC3_TX_COMPLETE_INT									0x4
#define		SCH_AC4_TX_COMPLETE_INT									0x8
#define		SCH_AC1_RETX_LIMIT_OVERFLOW_INT							0x10
#define		SCH_AC2_RETX_LIMIT_OVERFLOW_INT							0x20
#define		SCH_AC3_RETX_LIMIT_OVERFLOW_INT							0x40
#define		SCH_AC4_RETX_LIMIT_OVERFLOW_INT							0x80
#define		CCH_AC1_TX_COMPLETE_INT									0x100
#define		CCH_AC2_TX_COMPLETE_INT									0x200
#define		CCH_AC3_TX_COMPLETE_INT									0x400
#define		CCH_AC4_TX_COMPLETE_INT									0x800
#define		CCH_AC1_RETX_LIMIT_OVERFLOW_INT							0x1000
#define		CCH_AC2_RETX_LIMIT_OVERFLOW_INT							0x2000
#define		CCH_AC3_RETX_LIMIT_OVERFLOW_INT							0x4000
#define		CCH_AC4_RETX_LIMIT_OVERFLOW_INT							0x8000
#define		RX_DATA_FRAME_INT										0x10000
#define		RX_MANAGEMENT_FRAME_INT									0x20000
#define		DATA_QUEUE_OVERFLOW_INT									0x40000
#define		MANAGEMENT_QUEUE_OVERFLOW_INT							0x80000
#define		DATA_QUEUE_OVERFLOW_CLEAR_INT							0x100000
#define		MANAGEMENT_QUEUE_OVERFLOW_CLEAR_INT					0x200000
#define		TX_START_OF_EXTRA_QUEUE_INT								0x400000





/* Define IO macros. */

/* 8 bit access */
#define SD_OUTBYTE(reg, data)   ( (*( (volatile U1 *) (reg) ) ) = (U1)(data) )
#define SD_INBYTE(reg)          (  *( (volatile U1 *) (reg) ) )

/* 16 bit access */
#define SD_OUTWORD(reg, data)   ( (*( (volatile U2 *) (reg) ) ) = (U2)(data) )
#define SD_INWORD(reg)          (  *( (volatile U2 *) (reg) ) )

/* 32 bit access */
#define SD_OUTDWORD(reg, data)  ( (*( (volatile U4 *) (reg) ) ) = (U4)(data) )
#define SD_INDWORD(reg)         (  *( (volatile U4 *) (reg) ) )







