--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml eight_bit_comp.twx eight_bit_comp.ncd -o eight_bit_comp.twr
eight_bit_comp.pcf -ucf eight_bit_comp.ucf

Design file:              eight_bit_comp.ncd
Physical constraint file: eight_bit_comp.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock pb1
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
x<0>        |    2.949(R)|    2.182(R)|pb1_BUFGP         |   0.000|
x<1>        |    2.930(R)|    1.771(R)|pb1_BUFGP         |   0.000|
x<2>        |    2.938(R)|    2.713(R)|pb1_BUFGP         |   0.000|
x<3>        |    2.932(R)|    1.751(R)|pb1_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock pb2
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
x<0>        |    3.672(R)|    1.309(R)|pb2_BUFGP         |   0.000|
x<1>        |    3.653(R)|    1.090(R)|pb2_BUFGP         |   0.000|
x<2>        |    3.661(R)|    1.623(R)|pb2_BUFGP         |   0.000|
x<3>        |    3.655(R)|    0.894(R)|pb2_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock pb3
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
x<0>        |    1.466(R)|    1.922(R)|pb3_BUFGP         |   0.000|
x<1>        |    2.785(R)|    1.915(R)|pb3_BUFGP         |   0.000|
x<2>        |    1.065(R)|    2.903(R)|pb3_BUFGP         |   0.000|
x<3>        |    2.888(R)|    1.698(R)|pb3_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock pb4
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
x<0>        |    1.094(R)|    3.158(R)|pb4_BUFGP         |   0.000|
x<1>        |    1.845(R)|    2.958(R)|pb4_BUFGP         |   0.000|
x<2>        |    1.702(R)|    3.474(R)|pb4_BUFGP         |   0.000|
x<3>        |    2.030(R)|    2.686(R)|pb4_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock pb1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a<0>        |   13.355(R)|pb1_BUFGP         |   0.000|
a<1>        |   13.633(R)|pb1_BUFGP         |   0.000|
a<2>        |   12.693(R)|pb1_BUFGP         |   0.000|
a<3>        |   13.643(R)|pb1_BUFGP         |   0.000|
equal       |   14.365(R)|pb1_BUFGP         |   0.000|
greater     |   14.720(R)|pb1_BUFGP         |   0.000|
lower       |   14.638(R)|pb1_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock pb2 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a<4>        |   12.476(R)|pb2_BUFGP         |   0.000|
a<5>        |   12.919(R)|pb2_BUFGP         |   0.000|
a<6>        |   11.539(R)|pb2_BUFGP         |   0.000|
a<7>        |   12.553(R)|pb2_BUFGP         |   0.000|
equal       |   14.588(R)|pb2_BUFGP         |   0.000|
greater     |   14.810(R)|pb2_BUFGP         |   0.000|
lower       |   14.148(R)|pb2_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock pb3 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
b<0>        |    8.683(R)|pb3_BUFGP         |   0.000|
b<1>        |    8.706(R)|pb3_BUFGP         |   0.000|
b<2>        |    8.692(R)|pb3_BUFGP         |   0.000|
b<3>        |    8.714(R)|pb3_BUFGP         |   0.000|
equal       |   14.185(R)|pb3_BUFGP         |   0.000|
greater     |   15.170(R)|pb3_BUFGP         |   0.000|
lower       |   15.088(R)|pb3_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock pb4 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
b<4>        |    9.457(R)|pb4_BUFGP         |   0.000|
b<5>        |    9.476(R)|pb4_BUFGP         |   0.000|
b<6>        |    9.480(R)|pb4_BUFGP         |   0.000|
b<7>        |    9.488(R)|pb4_BUFGP         |   0.000|
equal       |   16.186(R)|pb4_BUFGP         |   0.000|
greater     |   16.408(R)|pb4_BUFGP         |   0.000|
lower       |   15.746(R)|pb4_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Mon Jan 29 14:49:56 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 352 MB



