

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Fri Oct 18 02:42:10 2024

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 17/10/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4620 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000FE0                     bsr             equ	4064
    48   000FE9                     fsr0            equ	4073
    49   000FEA                     fsr0h           equ	4074
    50   000FE9                     fsr0l           equ	4073
    51   000FE1                     fsr1            equ	4065
    52   000FE2                     fsr1h           equ	4066
    53   000FE1                     fsr1l           equ	4065
    54   000FD9                     fsr2            equ	4057
    55   000FDA                     fsr2h           equ	4058
    56   000FD9                     fsr2l           equ	4057
    57   000FEF                     indf0           equ	4079
    58   000FE7                     indf1           equ	4071
    59   000FDF                     indf2           equ	4063
    60   000FF2                     intcon          equ	4082
    61   000000                     nvmcon          equ	0
    62   000FF9                     pcl             equ	4089
    63   000FFA                     pclath          equ	4090
    64   000FFB                     pclatu          equ	4091
    65   000FEB                     plusw0          equ	4075
    66   000FE3                     plusw1          equ	4067
    67   000FDB                     plusw2          equ	4059
    68   000FED                     postdec0        equ	4077
    69   000FE5                     postdec1        equ	4069
    70   000FDD                     postdec2        equ	4061
    71   000FEE                     postinc0        equ	4078
    72   000FE6                     postinc1        equ	4070
    73   000FDE                     postinc2        equ	4062
    74   000FEC                     preinc0         equ	4076
    75   000FE4                     preinc1         equ	4068
    76   000FDC                     preinc2         equ	4060
    77   000FF3                     prod            equ	4083
    78   000FF4                     prodh           equ	4084
    79   000FF3                     prodl           equ	4083
    80   000FD8                     status          equ	4056
    81   000FF5                     tablat          equ	4085
    82   000FF6                     tblptr          equ	4086
    83   000FF7                     tblptrh         equ	4087
    84   000FF6                     tblptrl         equ	4086
    85   000FF8                     tblptru         equ	4088
    86   000FFD                     tosl            equ	4093
    87   000FE8                     wreg            equ	4072
    88   000F80                     PORTA           equ	3968	;# 
    89   000F81                     PORTB           equ	3969	;# 
    90   000F82                     PORTC           equ	3970	;# 
    91   000F83                     PORTD           equ	3971	;# 
    92   000F84                     PORTE           equ	3972	;# 
    93   000F89                     LATA            equ	3977	;# 
    94   000F8A                     LATB            equ	3978	;# 
    95   000F8B                     LATC            equ	3979	;# 
    96   000F8C                     LATD            equ	3980	;# 
    97   000F8D                     LATE            equ	3981	;# 
    98   000F92                     TRISA           equ	3986	;# 
    99   000F92                     DDRA            equ	3986	;# 
   100   000F93                     TRISB           equ	3987	;# 
   101   000F93                     DDRB            equ	3987	;# 
   102   000F94                     TRISC           equ	3988	;# 
   103   000F94                     DDRC            equ	3988	;# 
   104   000F95                     TRISD           equ	3989	;# 
   105   000F95                     DDRD            equ	3989	;# 
   106   000F96                     TRISE           equ	3990	;# 
   107   000F96                     DDRE            equ	3990	;# 
   108   000F9B                     OSCTUNE         equ	3995	;# 
   109   000F9D                     PIE1            equ	3997	;# 
   110   000F9E                     PIR1            equ	3998	;# 
   111   000F9F                     IPR1            equ	3999	;# 
   112   000FA0                     PIE2            equ	4000	;# 
   113   000FA1                     PIR2            equ	4001	;# 
   114   000FA2                     IPR2            equ	4002	;# 
   115   000FA6                     EECON1          equ	4006	;# 
   116   000FA7                     EECON2          equ	4007	;# 
   117   000FA8                     EEDATA          equ	4008	;# 
   118   000FA9                     EEADR           equ	4009	;# 
   119   000FAA                     EEADRH          equ	4010	;# 
   120   000FAB                     RCSTA           equ	4011	;# 
   121   000FAB                     RCSTA1          equ	4011	;# 
   122   000FAC                     TXSTA           equ	4012	;# 
   123   000FAC                     TXSTA1          equ	4012	;# 
   124   000FAD                     TXREG           equ	4013	;# 
   125   000FAD                     TXREG1          equ	4013	;# 
   126   000FAE                     RCREG           equ	4014	;# 
   127   000FAE                     RCREG1          equ	4014	;# 
   128   000FAF                     SPBRG           equ	4015	;# 
   129   000FAF                     SPBRG1          equ	4015	;# 
   130   000FB0                     SPBRGH          equ	4016	;# 
   131   000FB1                     T3CON           equ	4017	;# 
   132   000FB2                     TMR3            equ	4018	;# 
   133   000FB2                     TMR3L           equ	4018	;# 
   134   000FB3                     TMR3H           equ	4019	;# 
   135   000FB4                     CMCON           equ	4020	;# 
   136   000FB5                     CVRCON          equ	4021	;# 
   137   000FB6                     ECCP1AS         equ	4022	;# 
   138   000FB7                     PWM1CON         equ	4023	;# 
   139   000FB8                     BAUDCON         equ	4024	;# 
   140   000FB8                     BAUDCTL         equ	4024	;# 
   141   000FBA                     CCP2CON         equ	4026	;# 
   142   000FBB                     CCPR2           equ	4027	;# 
   143   000FBB                     CCPR2L          equ	4027	;# 
   144   000FBC                     CCPR2H          equ	4028	;# 
   145   000FBD                     CCP1CON         equ	4029	;# 
   146   000FBE                     CCPR1           equ	4030	;# 
   147   000FBE                     CCPR1L          equ	4030	;# 
   148   000FBF                     CCPR1H          equ	4031	;# 
   149   000FC0                     ADCON2          equ	4032	;# 
   150   000FC1                     ADCON1          equ	4033	;# 
   151   000FC2                     ADCON0          equ	4034	;# 
   152   000FC3                     ADRES           equ	4035	;# 
   153   000FC3                     ADRESL          equ	4035	;# 
   154   000FC4                     ADRESH          equ	4036	;# 
   155   000FC5                     SSPCON2         equ	4037	;# 
   156   000FC6                     SSPCON1         equ	4038	;# 
   157   000FC7                     SSPSTAT         equ	4039	;# 
   158   000FC8                     SSPADD          equ	4040	;# 
   159   000FC9                     SSPBUF          equ	4041	;# 
   160   000FCA                     T2CON           equ	4042	;# 
   161   000FCB                     PR2             equ	4043	;# 
   162   000FCB                     MEMCON          equ	4043	;# 
   163   000FCC                     TMR2            equ	4044	;# 
   164   000FCD                     T1CON           equ	4045	;# 
   165   000FCE                     TMR1            equ	4046	;# 
   166   000FCE                     TMR1L           equ	4046	;# 
   167   000FCF                     TMR1H           equ	4047	;# 
   168   000FD0                     RCON            equ	4048	;# 
   169   000FD1                     WDTCON          equ	4049	;# 
   170   000FD2                     HLVDCON         equ	4050	;# 
   171   000FD2                     LVDCON          equ	4050	;# 
   172   000FD3                     OSCCON          equ	4051	;# 
   173   000FD5                     T0CON           equ	4053	;# 
   174   000FD6                     TMR0            equ	4054	;# 
   175   000FD6                     TMR0L           equ	4054	;# 
   176   000FD7                     TMR0H           equ	4055	;# 
   177   000FD8                     STATUS          equ	4056	;# 
   178   000FD9                     FSR2            equ	4057	;# 
   179   000FD9                     FSR2L           equ	4057	;# 
   180   000FDA                     FSR2H           equ	4058	;# 
   181   000FDB                     PLUSW2          equ	4059	;# 
   182   000FDC                     PREINC2         equ	4060	;# 
   183   000FDD                     POSTDEC2        equ	4061	;# 
   184   000FDE                     POSTINC2        equ	4062	;# 
   185   000FDF                     INDF2           equ	4063	;# 
   186   000FE0                     BSR             equ	4064	;# 
   187   000FE1                     FSR1            equ	4065	;# 
   188   000FE1                     FSR1L           equ	4065	;# 
   189   000FE2                     FSR1H           equ	4066	;# 
   190   000FE3                     PLUSW1          equ	4067	;# 
   191   000FE4                     PREINC1         equ	4068	;# 
   192   000FE5                     POSTDEC1        equ	4069	;# 
   193   000FE6                     POSTINC1        equ	4070	;# 
   194   000FE7                     INDF1           equ	4071	;# 
   195   000FE8                     WREG            equ	4072	;# 
   196   000FE9                     FSR0            equ	4073	;# 
   197   000FE9                     FSR0L           equ	4073	;# 
   198   000FEA                     FSR0H           equ	4074	;# 
   199   000FEB                     PLUSW0          equ	4075	;# 
   200   000FEC                     PREINC0         equ	4076	;# 
   201   000FED                     POSTDEC0        equ	4077	;# 
   202   000FEE                     POSTINC0        equ	4078	;# 
   203   000FEF                     INDF0           equ	4079	;# 
   204   000FF0                     INTCON3         equ	4080	;# 
   205   000FF1                     INTCON2         equ	4081	;# 
   206   000FF2                     INTCON          equ	4082	;# 
   207   000FF3                     PROD            equ	4083	;# 
   208   000FF3                     PRODL           equ	4083	;# 
   209   000FF4                     PRODH           equ	4084	;# 
   210   000FF5                     TABLAT          equ	4085	;# 
   211   000FF6                     TBLPTR          equ	4086	;# 
   212   000FF6                     TBLPTRL         equ	4086	;# 
   213   000FF7                     TBLPTRH         equ	4087	;# 
   214   000FF8                     TBLPTRU         equ	4088	;# 
   215   000FF9                     PCLAT           equ	4089	;# 
   216   000FF9                     PC              equ	4089	;# 
   217   000FF9                     PCL             equ	4089	;# 
   218   000FFA                     PCLATH          equ	4090	;# 
   219   000FFB                     PCLATU          equ	4091	;# 
   220   000FFC                     STKPTR          equ	4092	;# 
   221   000FFD                     TOS             equ	4093	;# 
   222   000FFD                     TOSL            equ	4093	;# 
   223   000FFE                     TOSH            equ	4094	;# 
   224   000FFF                     TOSU            equ	4095	;# 
   225   000F80                     PORTA           equ	3968	;# 
   226   000F81                     PORTB           equ	3969	;# 
   227   000F82                     PORTC           equ	3970	;# 
   228   000F83                     PORTD           equ	3971	;# 
   229   000F84                     PORTE           equ	3972	;# 
   230   000F89                     LATA            equ	3977	;# 
   231   000F8A                     LATB            equ	3978	;# 
   232   000F8B                     LATC            equ	3979	;# 
   233   000F8C                     LATD            equ	3980	;# 
   234   000F8D                     LATE            equ	3981	;# 
   235   000F92                     TRISA           equ	3986	;# 
   236   000F92                     DDRA            equ	3986	;# 
   237   000F93                     TRISB           equ	3987	;# 
   238   000F93                     DDRB            equ	3987	;# 
   239   000F94                     TRISC           equ	3988	;# 
   240   000F94                     DDRC            equ	3988	;# 
   241   000F95                     TRISD           equ	3989	;# 
   242   000F95                     DDRD            equ	3989	;# 
   243   000F96                     TRISE           equ	3990	;# 
   244   000F96                     DDRE            equ	3990	;# 
   245   000F9B                     OSCTUNE         equ	3995	;# 
   246   000F9D                     PIE1            equ	3997	;# 
   247   000F9E                     PIR1            equ	3998	;# 
   248   000F9F                     IPR1            equ	3999	;# 
   249   000FA0                     PIE2            equ	4000	;# 
   250   000FA1                     PIR2            equ	4001	;# 
   251   000FA2                     IPR2            equ	4002	;# 
   252   000FA6                     EECON1          equ	4006	;# 
   253   000FA7                     EECON2          equ	4007	;# 
   254   000FA8                     EEDATA          equ	4008	;# 
   255   000FA9                     EEADR           equ	4009	;# 
   256   000FAA                     EEADRH          equ	4010	;# 
   257   000FAB                     RCSTA           equ	4011	;# 
   258   000FAB                     RCSTA1          equ	4011	;# 
   259   000FAC                     TXSTA           equ	4012	;# 
   260   000FAC                     TXSTA1          equ	4012	;# 
   261   000FAD                     TXREG           equ	4013	;# 
   262   000FAD                     TXREG1          equ	4013	;# 
   263   000FAE                     RCREG           equ	4014	;# 
   264   000FAE                     RCREG1          equ	4014	;# 
   265   000FAF                     SPBRG           equ	4015	;# 
   266   000FAF                     SPBRG1          equ	4015	;# 
   267   000FB0                     SPBRGH          equ	4016	;# 
   268   000FB1                     T3CON           equ	4017	;# 
   269   000FB2                     TMR3            equ	4018	;# 
   270   000FB2                     TMR3L           equ	4018	;# 
   271   000FB3                     TMR3H           equ	4019	;# 
   272   000FB4                     CMCON           equ	4020	;# 
   273   000FB5                     CVRCON          equ	4021	;# 
   274   000FB6                     ECCP1AS         equ	4022	;# 
   275   000FB7                     PWM1CON         equ	4023	;# 
   276   000FB8                     BAUDCON         equ	4024	;# 
   277   000FB8                     BAUDCTL         equ	4024	;# 
   278   000FBA                     CCP2CON         equ	4026	;# 
   279   000FBB                     CCPR2           equ	4027	;# 
   280   000FBB                     CCPR2L          equ	4027	;# 
   281   000FBC                     CCPR2H          equ	4028	;# 
   282   000FBD                     CCP1CON         equ	4029	;# 
   283   000FBE                     CCPR1           equ	4030	;# 
   284   000FBE                     CCPR1L          equ	4030	;# 
   285   000FBF                     CCPR1H          equ	4031	;# 
   286   000FC0                     ADCON2          equ	4032	;# 
   287   000FC1                     ADCON1          equ	4033	;# 
   288   000FC2                     ADCON0          equ	4034	;# 
   289   000FC3                     ADRES           equ	4035	;# 
   290   000FC3                     ADRESL          equ	4035	;# 
   291   000FC4                     ADRESH          equ	4036	;# 
   292   000FC5                     SSPCON2         equ	4037	;# 
   293   000FC6                     SSPCON1         equ	4038	;# 
   294   000FC7                     SSPSTAT         equ	4039	;# 
   295   000FC8                     SSPADD          equ	4040	;# 
   296   000FC9                     SSPBUF          equ	4041	;# 
   297   000FCA                     T2CON           equ	4042	;# 
   298   000FCB                     PR2             equ	4043	;# 
   299   000FCB                     MEMCON          equ	4043	;# 
   300   000FCC                     TMR2            equ	4044	;# 
   301   000FCD                     T1CON           equ	4045	;# 
   302   000FCE                     TMR1            equ	4046	;# 
   303   000FCE                     TMR1L           equ	4046	;# 
   304   000FCF                     TMR1H           equ	4047	;# 
   305   000FD0                     RCON            equ	4048	;# 
   306   000FD1                     WDTCON          equ	4049	;# 
   307   000FD2                     HLVDCON         equ	4050	;# 
   308   000FD2                     LVDCON          equ	4050	;# 
   309   000FD3                     OSCCON          equ	4051	;# 
   310   000FD5                     T0CON           equ	4053	;# 
   311   000FD6                     TMR0            equ	4054	;# 
   312   000FD6                     TMR0L           equ	4054	;# 
   313   000FD7                     TMR0H           equ	4055	;# 
   314   000FD8                     STATUS          equ	4056	;# 
   315   000FD9                     FSR2            equ	4057	;# 
   316   000FD9                     FSR2L           equ	4057	;# 
   317   000FDA                     FSR2H           equ	4058	;# 
   318   000FDB                     PLUSW2          equ	4059	;# 
   319   000FDC                     PREINC2         equ	4060	;# 
   320   000FDD                     POSTDEC2        equ	4061	;# 
   321   000FDE                     POSTINC2        equ	4062	;# 
   322   000FDF                     INDF2           equ	4063	;# 
   323   000FE0                     BSR             equ	4064	;# 
   324   000FE1                     FSR1            equ	4065	;# 
   325   000FE1                     FSR1L           equ	4065	;# 
   326   000FE2                     FSR1H           equ	4066	;# 
   327   000FE3                     PLUSW1          equ	4067	;# 
   328   000FE4                     PREINC1         equ	4068	;# 
   329   000FE5                     POSTDEC1        equ	4069	;# 
   330   000FE6                     POSTINC1        equ	4070	;# 
   331   000FE7                     INDF1           equ	4071	;# 
   332   000FE8                     WREG            equ	4072	;# 
   333   000FE9                     FSR0            equ	4073	;# 
   334   000FE9                     FSR0L           equ	4073	;# 
   335   000FEA                     FSR0H           equ	4074	;# 
   336   000FEB                     PLUSW0          equ	4075	;# 
   337   000FEC                     PREINC0         equ	4076	;# 
   338   000FED                     POSTDEC0        equ	4077	;# 
   339   000FEE                     POSTINC0        equ	4078	;# 
   340   000FEF                     INDF0           equ	4079	;# 
   341   000FF0                     INTCON3         equ	4080	;# 
   342   000FF1                     INTCON2         equ	4081	;# 
   343   000FF2                     INTCON          equ	4082	;# 
   344   000FF3                     PROD            equ	4083	;# 
   345   000FF3                     PRODL           equ	4083	;# 
   346   000FF4                     PRODH           equ	4084	;# 
   347   000FF5                     TABLAT          equ	4085	;# 
   348   000FF6                     TBLPTR          equ	4086	;# 
   349   000FF6                     TBLPTRL         equ	4086	;# 
   350   000FF7                     TBLPTRH         equ	4087	;# 
   351   000FF8                     TBLPTRU         equ	4088	;# 
   352   000FF9                     PCLAT           equ	4089	;# 
   353   000FF9                     PC              equ	4089	;# 
   354   000FF9                     PCL             equ	4089	;# 
   355   000FFA                     PCLATH          equ	4090	;# 
   356   000FFB                     PCLATU          equ	4091	;# 
   357   000FFC                     STKPTR          equ	4092	;# 
   358   000FFD                     TOS             equ	4093	;# 
   359   000FFD                     TOSL            equ	4093	;# 
   360   000FFE                     TOSH            equ	4094	;# 
   361   000FFF                     TOSU            equ	4095	;# 
   362   000F80                     PORTA           equ	3968	;# 
   363   000F81                     PORTB           equ	3969	;# 
   364   000F82                     PORTC           equ	3970	;# 
   365   000F83                     PORTD           equ	3971	;# 
   366   000F84                     PORTE           equ	3972	;# 
   367   000F89                     LATA            equ	3977	;# 
   368   000F8A                     LATB            equ	3978	;# 
   369   000F8B                     LATC            equ	3979	;# 
   370   000F8C                     LATD            equ	3980	;# 
   371   000F8D                     LATE            equ	3981	;# 
   372   000F92                     TRISA           equ	3986	;# 
   373   000F92                     DDRA            equ	3986	;# 
   374   000F93                     TRISB           equ	3987	;# 
   375   000F93                     DDRB            equ	3987	;# 
   376   000F94                     TRISC           equ	3988	;# 
   377   000F94                     DDRC            equ	3988	;# 
   378   000F95                     TRISD           equ	3989	;# 
   379   000F95                     DDRD            equ	3989	;# 
   380   000F96                     TRISE           equ	3990	;# 
   381   000F96                     DDRE            equ	3990	;# 
   382   000F9B                     OSCTUNE         equ	3995	;# 
   383   000F9D                     PIE1            equ	3997	;# 
   384   000F9E                     PIR1            equ	3998	;# 
   385   000F9F                     IPR1            equ	3999	;# 
   386   000FA0                     PIE2            equ	4000	;# 
   387   000FA1                     PIR2            equ	4001	;# 
   388   000FA2                     IPR2            equ	4002	;# 
   389   000FA6                     EECON1          equ	4006	;# 
   390   000FA7                     EECON2          equ	4007	;# 
   391   000FA8                     EEDATA          equ	4008	;# 
   392   000FA9                     EEADR           equ	4009	;# 
   393   000FAA                     EEADRH          equ	4010	;# 
   394   000FAB                     RCSTA           equ	4011	;# 
   395   000FAB                     RCSTA1          equ	4011	;# 
   396   000FAC                     TXSTA           equ	4012	;# 
   397   000FAC                     TXSTA1          equ	4012	;# 
   398   000FAD                     TXREG           equ	4013	;# 
   399   000FAD                     TXREG1          equ	4013	;# 
   400   000FAE                     RCREG           equ	4014	;# 
   401   000FAE                     RCREG1          equ	4014	;# 
   402   000FAF                     SPBRG           equ	4015	;# 
   403   000FAF                     SPBRG1          equ	4015	;# 
   404   000FB0                     SPBRGH          equ	4016	;# 
   405   000FB1                     T3CON           equ	4017	;# 
   406   000FB2                     TMR3            equ	4018	;# 
   407   000FB2                     TMR3L           equ	4018	;# 
   408   000FB3                     TMR3H           equ	4019	;# 
   409   000FB4                     CMCON           equ	4020	;# 
   410   000FB5                     CVRCON          equ	4021	;# 
   411   000FB6                     ECCP1AS         equ	4022	;# 
   412   000FB7                     PWM1CON         equ	4023	;# 
   413   000FB8                     BAUDCON         equ	4024	;# 
   414   000FB8                     BAUDCTL         equ	4024	;# 
   415   000FBA                     CCP2CON         equ	4026	;# 
   416   000FBB                     CCPR2           equ	4027	;# 
   417   000FBB                     CCPR2L          equ	4027	;# 
   418   000FBC                     CCPR2H          equ	4028	;# 
   419   000FBD                     CCP1CON         equ	4029	;# 
   420   000FBE                     CCPR1           equ	4030	;# 
   421   000FBE                     CCPR1L          equ	4030	;# 
   422   000FBF                     CCPR1H          equ	4031	;# 
   423   000FC0                     ADCON2          equ	4032	;# 
   424   000FC1                     ADCON1          equ	4033	;# 
   425   000FC2                     ADCON0          equ	4034	;# 
   426   000FC3                     ADRES           equ	4035	;# 
   427   000FC3                     ADRESL          equ	4035	;# 
   428   000FC4                     ADRESH          equ	4036	;# 
   429   000FC5                     SSPCON2         equ	4037	;# 
   430   000FC6                     SSPCON1         equ	4038	;# 
   431   000FC7                     SSPSTAT         equ	4039	;# 
   432   000FC8                     SSPADD          equ	4040	;# 
   433   000FC9                     SSPBUF          equ	4041	;# 
   434   000FCA                     T2CON           equ	4042	;# 
   435   000FCB                     PR2             equ	4043	;# 
   436   000FCB                     MEMCON          equ	4043	;# 
   437   000FCC                     TMR2            equ	4044	;# 
   438   000FCD                     T1CON           equ	4045	;# 
   439   000FCE                     TMR1            equ	4046	;# 
   440   000FCE                     TMR1L           equ	4046	;# 
   441   000FCF                     TMR1H           equ	4047	;# 
   442   000FD0                     RCON            equ	4048	;# 
   443   000FD1                     WDTCON          equ	4049	;# 
   444   000FD2                     HLVDCON         equ	4050	;# 
   445   000FD2                     LVDCON          equ	4050	;# 
   446   000FD3                     OSCCON          equ	4051	;# 
   447   000FD5                     T0CON           equ	4053	;# 
   448   000FD6                     TMR0            equ	4054	;# 
   449   000FD6                     TMR0L           equ	4054	;# 
   450   000FD7                     TMR0H           equ	4055	;# 
   451   000FD8                     STATUS          equ	4056	;# 
   452   000FD9                     FSR2            equ	4057	;# 
   453   000FD9                     FSR2L           equ	4057	;# 
   454   000FDA                     FSR2H           equ	4058	;# 
   455   000FDB                     PLUSW2          equ	4059	;# 
   456   000FDC                     PREINC2         equ	4060	;# 
   457   000FDD                     POSTDEC2        equ	4061	;# 
   458   000FDE                     POSTINC2        equ	4062	;# 
   459   000FDF                     INDF2           equ	4063	;# 
   460   000FE0                     BSR             equ	4064	;# 
   461   000FE1                     FSR1            equ	4065	;# 
   462   000FE1                     FSR1L           equ	4065	;# 
   463   000FE2                     FSR1H           equ	4066	;# 
   464   000FE3                     PLUSW1          equ	4067	;# 
   465   000FE4                     PREINC1         equ	4068	;# 
   466   000FE5                     POSTDEC1        equ	4069	;# 
   467   000FE6                     POSTINC1        equ	4070	;# 
   468   000FE7                     INDF1           equ	4071	;# 
   469   000FE8                     WREG            equ	4072	;# 
   470   000FE9                     FSR0            equ	4073	;# 
   471   000FE9                     FSR0L           equ	4073	;# 
   472   000FEA                     FSR0H           equ	4074	;# 
   473   000FEB                     PLUSW0          equ	4075	;# 
   474   000FEC                     PREINC0         equ	4076	;# 
   475   000FED                     POSTDEC0        equ	4077	;# 
   476   000FEE                     POSTINC0        equ	4078	;# 
   477   000FEF                     INDF0           equ	4079	;# 
   478   000FF0                     INTCON3         equ	4080	;# 
   479   000FF1                     INTCON2         equ	4081	;# 
   480   000FF2                     INTCON          equ	4082	;# 
   481   000FF3                     PROD            equ	4083	;# 
   482   000FF3                     PRODL           equ	4083	;# 
   483   000FF4                     PRODH           equ	4084	;# 
   484   000FF5                     TABLAT          equ	4085	;# 
   485   000FF6                     TBLPTR          equ	4086	;# 
   486   000FF6                     TBLPTRL         equ	4086	;# 
   487   000FF7                     TBLPTRH         equ	4087	;# 
   488   000FF8                     TBLPTRU         equ	4088	;# 
   489   000FF9                     PCLAT           equ	4089	;# 
   490   000FF9                     PC              equ	4089	;# 
   491   000FF9                     PCL             equ	4089	;# 
   492   000FFA                     PCLATH          equ	4090	;# 
   493   000FFB                     PCLATU          equ	4091	;# 
   494   000FFC                     STKPTR          equ	4092	;# 
   495   000FFD                     TOS             equ	4093	;# 
   496   000FFD                     TOSL            equ	4093	;# 
   497   000FFE                     TOSH            equ	4094	;# 
   498   000FFF                     TOSU            equ	4095	;# 
   499   000F84                     _PORTE          set	3972
   500   000F83                     _PORTD          set	3971
   501   000F82                     _PORTC          set	3970
   502   000F81                     _PORTB          set	3969
   503   000F80                     _PORTA          set	3968
   504   000F8D                     _LATE           set	3981
   505   000F8C                     _LATD           set	3980
   506   000F8B                     _LATC           set	3979
   507   000F8A                     _LATB           set	3978
   508   000F89                     _LATA           set	3977
   509   000F96                     _TRISE          set	3990
   510   000F95                     _TRISD          set	3989
   511   000F94                     _TRISC          set	3988
   512   000F93                     _TRISB          set	3987
   513   000F92                     _TRISA          set	3986
   514                           
   515                           ; #config settings
   516                           
   517                           	psect	cinit
   518   001002                     __pcinit:
   519                           	callstack 0
   520   001002                     start_initialization:
   521                           	callstack 0
   522   001002                     __initialization:
   523                           	callstack 0
   524   001002                     end_of_initialization:
   525                           	callstack 0
   526   001002                     __end_of__initialization:
   527                           	callstack 0
   528   001002  0E00               	movlw	low (__Lmediumconst shr (0+16))
   529   001004  6EF8               	movwf	tblptru,c
   530   001006  0100               	movlb	0
   531   001008  EF06  F008         	goto	_main	;jump to C main() function
   532                           
   533                           	psect	cstackCOMRAM
   534   000000                     __pcstackCOMRAM:
   535                           	callstack 0
   536   000000                     
   537                           ; 1 bytes @ 0x0
   538 ;;
   539 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   540 ;;
   541 ;; *************** function _main *****************
   542 ;; Defined at:
   543 ;;		line 11 in file "App/Main.c"
   544 ;; Parameters:    Size  Location     Type
   545 ;;		None
   546 ;; Auto vars:     Size  Location     Type
   547 ;;		None
   548 ;; Return value:  Size  Location     Type
   549 ;;                  1    wreg      void 
   550 ;; Registers used:
   551 ;;		None
   552 ;; Tracked objects:
   553 ;;		On entry : 0/0
   554 ;;		On exit  : 0/0
   555 ;;		Unchanged: 0/0
   556 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   557 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   558 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   559 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   560 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   561 ;;Total ram usage:        0 bytes
   562 ;; This function calls:
   563 ;;		Nothing
   564 ;; This function is called by:
   565 ;;		Startup code after reset
   566 ;; This function uses a non-reentrant model
   567 ;;
   568                           
   569                           	psect	text0
   570   00100C                     __ptext0:
   571                           	callstack 0
   572   00100C                     _main:
   573                           	callstack 31
   574   00100C                     l5:
   575   00100C  EF06  F008         	goto	l5
   576   001010  EF00  F000         	goto	start
   577   001014                     __end_of_main:
   578                           	callstack 0
   579                           
   580                           	psect	smallconst
   581   001000                     __psmallconst:
   582                           	callstack 0
   583   001000  00                 	db	0
   584   001001  00                 	db	0	; dummy byte at the end
   585   000002                     __activetblptr  equ	2
   586                           
   587                           	psect	rparam
   588   000001                     ___rparam_used  equ	1
   589   000000                     ___param_bank   equ	0
   590   000000                     __Lparam        equ	__Lrparam
   591   000000                     __Hparam        equ	__Hrparam
   592                           
   593                           	psect	config
   594                           
   595                           ; Padding undefined space
   596   300000                     	org	3145728
   597   300000  FF                 	db	255
   598                           
   599                           ;Config register CONFIG1H @ 0x300001
   600                           ;	Oscillator Selection bits
   601                           ;	OSC = HS, HS oscillator
   602                           ;	Fail-Safe Clock Monitor Enable bit
   603                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   604                           ;	Internal/External Oscillator Switchover bit
   605                           ;	IESO = OFF, Oscillator Switchover mode disabled
   606   300001                     	org	3145729
   607   300001  02                 	db	2
   608                           
   609                           ;Config register CONFIG2L @ 0x300002
   610                           ;	Power-up Timer Enable bit
   611                           ;	PWRT = OFF, PWRT disabled
   612                           ;	Brown-out Reset Enable bits
   613                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   614                           ;	Brown Out Reset Voltage bits
   615                           ;	BORV = 1, 
   616   300002                     	org	3145730
   617   300002  09                 	db	9
   618                           
   619                           ;Config register CONFIG2H @ 0x300003
   620                           ;	Watchdog Timer Enable bit
   621                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   622                           ;	Watchdog Timer Postscale Select bits
   623                           ;	WDTPS = 32768, 1:32768
   624   300003                     	org	3145731
   625   300003  1E                 	db	30
   626                           
   627                           ; Padding undefined space
   628   300004                     	org	3145732
   629   300004  FF                 	db	255
   630                           
   631                           ;Config register CONFIG3H @ 0x300005
   632                           ;	CCP2 MUX bit
   633                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   634                           ;	PORTB A/D Enable bit
   635                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   636                           ;	Low-Power Timer1 Oscillator Enable bit
   637                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   638                           ;	MCLR Pin Enable bit
   639                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   640   300005                     	org	3145733
   641   300005  81                 	db	129
   642                           
   643                           ;Config register CONFIG4L @ 0x300006
   644                           ;	Stack Full/Underflow Reset Enable bit
   645                           ;	STVREN = ON, Stack full/underflow will cause Reset
   646                           ;	Single-Supply ICSP Enable bit
   647                           ;	LVP = OFF, Single-Supply ICSP disabled
   648                           ;	Extended Instruction Set Enable bit
   649                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   650                           ;	Background Debugger Enable bit
   651                           ;	DEBUG = 0x1, unprogrammed default
   652   300006                     	org	3145734
   653   300006  81                 	db	129
   654                           
   655                           ; Padding undefined space
   656   300007                     	org	3145735
   657   300007  FF                 	db	255
   658                           
   659                           ;Config register CONFIG5L @ 0x300008
   660                           ;	Code Protection bit
   661                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   662                           ;	Code Protection bit
   663                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   664                           ;	Code Protection bit
   665                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   666                           ;	Code Protection bit
   667                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   668   300008                     	org	3145736
   669   300008  0F                 	db	15
   670                           
   671                           ;Config register CONFIG5H @ 0x300009
   672                           ;	Boot Block Code Protection bit
   673                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   674                           ;	Data EEPROM Code Protection bit
   675                           ;	CPD = OFF, Data EEPROM not code-protected
   676   300009                     	org	3145737
   677   300009  C0                 	db	192
   678                           
   679                           ;Config register CONFIG6L @ 0x30000A
   680                           ;	Write Protection bit
   681                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   682                           ;	Write Protection bit
   683                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   684                           ;	Write Protection bit
   685                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   686                           ;	Write Protection bit
   687                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   688   30000A                     	org	3145738
   689   30000A  0F                 	db	15
   690                           
   691                           ;Config register CONFIG6H @ 0x30000B
   692                           ;	Configuration Register Write Protection bit
   693                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   694                           ;	Boot Block Write Protection bit
   695                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   696                           ;	Data EEPROM Write Protection bit
   697                           ;	WRTD = OFF, Data EEPROM not write-protected
   698   30000B                     	org	3145739
   699   30000B  E0                 	db	224
   700                           
   701                           ;Config register CONFIG7L @ 0x30000C
   702                           ;	Table Read Protection bit
   703                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   704                           ;	Table Read Protection bit
   705                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   706                           ;	Table Read Protection bit
   707                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   708                           ;	Table Read Protection bit
   709                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   710   30000C                     	org	3145740
   711   30000C  0F                 	db	15
   712                           
   713                           ;Config register CONFIG7H @ 0x30000D
   714                           ;	Boot Block Table Read Protection bit
   715                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   716   30000D                     	org	3145741
   717   30000D  40                 	db	64
   718                           tosu	equ	0xFFF
   719                           tosh	equ	0xFFE
   720                           tosl	equ	0xFFD
   721                           stkptr	equ	0xFFC
   722                           pclatu	equ	0xFFB
   723                           pclath	equ	0xFFA
   724                           pcl	equ	0xFF9
   725                           tblptru	equ	0xFF8
   726                           tblptrh	equ	0xFF7
   727                           tblptrl	equ	0xFF6
   728                           tablat	equ	0xFF5
   729                           prodh	equ	0xFF4
   730                           prodl	equ	0xFF3
   731                           indf0	equ	0xFEF
   732                           postinc0	equ	0xFEE
   733                           postdec0	equ	0xFED
   734                           preinc0	equ	0xFEC
   735                           plusw0	equ	0xFEB
   736                           fsr0h	equ	0xFEA
   737                           fsr0l	equ	0xFE9
   738                           wreg	equ	0xFE8
   739                           indf1	equ	0xFE7
   740                           postinc1	equ	0xFE6
   741                           postdec1	equ	0xFE5
   742                           preinc1	equ	0xFE4
   743                           plusw1	equ	0xFE3
   744                           fsr1h	equ	0xFE2
   745                           fsr1l	equ	0xFE1
   746                           bsr	equ	0xFE0
   747                           indf2	equ	0xFDF
   748                           postinc2	equ	0xFDE
   749                           postdec2	equ	0xFDD
   750                           preinc2	equ	0xFDC
   751                           plusw2	equ	0xFDB
   752                           fsr2h	equ	0xFDA
   753                           fsr2l	equ	0xFD9
   754                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0       0
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM          127      0       0      0.0%
BITBANK0           128      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BITBANK7           256      0       0      0.0%
BITBANK8           256      0       0      0.0%
BITBANK9           256      0       0      0.0%
BITBANK10          256      0       0      0.0%
BITBANK11          256      0       0      0.0%
BITBANK12          256      0       0      0.0%
BITBANK13          256      0       0      0.0%
BITBANK14          256      0       0      0.0%
BITBANK15          128      0       0      0.0%
BITBIGSFRh         118      0       0      0.0%
BITBIGSFRl           4      0       0      0.0%
COMRAM             127      0       0      0.0%
BANK0              128      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BANK6              256      0       0      0.0%
BANK7              256      0       0      0.0%
BANK8              256      0       0      0.0%
BANK9              256      0       0      0.0%
BANK10             256      0       0      0.0%
BANK11             256      0       0      0.0%
BANK12             256      0       0      0.0%
BANK13             256      0       0      0.0%
BANK14             256      0       0      0.0%
BANK15             128      0       0      0.0%
BIGRAM            3967      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       0      0.0%


Microchip Technology PIC18 Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Fri Oct 18 02:42:10 2024

                      l5 100C                        l6 100C                     _LATA 0F89  
                   _LATB 0F8A                     _LATC 0F8B                     _LATD 0F8C  
                   _LATE 0F8D                     _main 100C                     start 0000  
           ___param_bank 0000                    ?_main 0000                    _PORTA 0F80  
                  _PORTB 0F81                    _PORTC 0F82                    _PORTD 0F83  
                  _PORTE 0F84                    _TRISA 0F92                    _TRISB 0F93  
                  _TRISC 0F94                    _TRISD 0F95                    _TRISE 0F96  
        __initialization 1002             __end_of_main 1014                   ??_main 0000  
          __activetblptr 0002                   isa$std 0001             __mediumconst 0000  
                 tblptru 0FF8               __accesstop 0080  __end_of__initialization 1002  
          ___rparam_used 0001           __pcstackCOMRAM 0000                  __Hparam 0000  
                __Lparam 0000             __psmallconst 1000                  __pcinit 1002  
                __ramtop 1000                  __ptext0 100C     end_of_initialization 1002  
          __Lmediumconst 0000      start_initialization 1002              __smallconst 1000  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
