Altera SOPC Builder Version 11.12 Build 259
Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.


No .sopc_builder configuration file(!)
# 2014.03.20 14:31:57 (*) mk_custom_sdk starting

# 2014.03.20 14:31:57 (*) Reading project W:/DE2_Media_Computer/verilog/nios_system.ptf.

# 2014.03.20 14:31:58 (*) Finding all CPUs
# 2014.03.20 14:31:58 (*) Finding all available components

# 2014.03.20 14:31:58 (*) Reading W:/DE2_Media_Computer/verilog/.sopc_builder/install.ptf

# 2014.03.20 14:31:58 (*) Found 63 components

# 2014.03.20 14:31:59 (*) Finding all peripherals

# 2014.03.20 14:31:59 (*) Finding software components

# 2014.03.20 14:32:00 (*) (Legacy SDK Generation Skipped)
# 2014.03.20 14:32:00 (*) (All TCL Script Generation Skipped)
# 2014.03.20 14:32:00 (*) (No Libraries Built)
# 2014.03.20 14:32:00 (*) (Contents Generation Skipped)
# 2014.03.20 14:32:00 (*) mk_custom_sdk finishing

# 2014.03.20 14:32:00 (*) Starting generation for system: nios_system.

.
.
.
.
.
....
.

# 2014.03.20 14:32:02 (*) Running Generator Program for CPU

# 2014.03.20 14:32:05 (*) Starting Nios II generation
# 2014.03.20 14:32:05 (*)   Checking for plaintext license.
# 2014.03.20 14:32:05 (*)   Couldn't query license setup in Quartus directory c:/altera/11.1/quartus
# 2014.03.20 14:32:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
# 2014.03.20 14:32:06 (*)   Plaintext license not found.
# 2014.03.20 14:32:06 (*)   Checking for encrypted license (non-evaluation).
# 2014.03.20 14:32:06 (*)   Couldn't query license setup in Quartus directory c:/altera/11.1/quartus

# 2014.03.20 14:32:06 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
# 2014.03.20 14:32:06 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
# 2014.03.20 14:32:06 (*)   Getting CPU configuration settings
Warning: currently assigned JTAG instance ID 0 for CPU/jtag_debug_module is shared by Copy of nios_system.ptf/CPU/jtag_debug_module. Reassigned to 1.
# 2014.03.20 14:32:07 (*)   Elaborating CPU configuration settings
# 2014.03.20 14:32:07 (*)   Creating all objects for CPU

# 2014.03.20 14:32:07 (*)     Testbench
# 2014.03.20 14:32:08 (*)     Instruction decoding
# 2014.03.20 14:32:08 (*)       Instruction fields
# 2014.03.20 14:32:08 (*)       Instruction decodes
# 2014.03.20 14:32:09 (*)       Signals for RTL simulation waveforms
# 2014.03.20 14:32:09 (*)       Instruction controls
# 2014.03.20 14:32:09 (*)     Pipeline frontend
# 2014.03.20 14:32:09 (*)     Pipeline backend
# 2014.03.20 14:32:14 (*)   Generating HDL from CPU objects
# 2014.03.20 14:32:19 (*)   Creating encrypted HDL

# 2014.03.20 14:32:21 (*) Done Nios II generation

# 2014.03.20 14:32:22 (*) Running Generator Program for JTAG_UART

Warning: currently assigned JTAG instance ID 0 for JTAG_UART/avalon_jtag_slave is shared by Copy of nios_system.ptf/JTAG_UART/avalon_jtag_slave. Reassigned to 1.

# 2014.03.20 14:32:26 (*) Running Generator Program for Interval_Timer

# 2014.03.20 14:32:28 (*) Running Generator Program for sysid

# 2014.03.20 14:32:30 (*) Running Generator Program for SDRAM

# 2014.03.20 14:32:33 (*) Running Generator Program for nios_system_clock_0

# 2014.03.20 14:32:35 (*) Running Generator Program for nios_system_clock_1

# 2014.03.20 14:32:38 (*) Running Generator Program for nios_system_clock_2

# 2014.03.20 14:32:41 (*) Running Generator Program for nios_system_clock_3

# 2014.03.20 14:32:43 (*) Running Generator Program for nios_system_clock_4

.


# 2014.03.20 14:32:46 (*) Running Test Generator Program for SDRAM

# 2014.03.20 14:32:47 (*) Making arbitration and system (top) modules.

# 2014.03.20 14:33:07 (*) Generating Quartus symbol for top level: nios_system

# 2014.03.20 14:33:07 (*) Symbol W:/DE2_Media_Computer/verilog/nios_system.bsf already exists, no need to regenerate
# 2014.03.20 14:33:07 (*) Creating command-line system-generation script: W:/DE2_Media_Computer/verilog/nios_system_generation_script

# 2014.03.20 14:33:07 (*) Running setup for HDL simulator: modelsim


# 2014.03.20 14:33:09 (*) Completed generation for system: nios_system.
# 2014.03.20 14:33:09 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:
  SOPC Builder database : W:/DE2_Media_Computer/verilog/nios_system.ptf 
  System HDL Model : W:/DE2_Media_Computer/verilog/nios_system.v 
  System Generation Script : W:/DE2_Media_Computer/verilog/nios_system_generation_script 

# 2014.03.20 14:33:09 (*) SUCCESS: SYSTEM GENERATION COMPLETED.


Press 'Exit' to exit.
