
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 2.61

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.34 source latency bit_count[2]$_DFFE_PN0P_/CLK ^
  -0.33 target latency rx_shift_reg[4]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net26 (net)
                  0.05    0.00    0.72 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     3    0.02    0.20    0.20    0.92 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.20    0.00    0.92 ^ spi_cs_n$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.92   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.02    0.08    0.14    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.08    0.00    0.15 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.10    0.19    0.33 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.34 ^ spi_cs_n$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.34   clock reconvergence pessimism
                          0.16    0.49   library removal time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: tx_data[0] (input port clocked by core_clock)
Endpoint: tx_shift_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ tx_data[0] (in)
                                         tx_data[0] (net)
                  0.00    0.00    0.20 ^ input3/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.06    0.26 ^ input3/X (sky130_fd_sc_hd__clkbuf_1)
                                         net4 (net)
                  0.04    0.00    0.26 ^ _218_/B (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.04    0.06    0.32 v _218_/Y (sky130_fd_sc_hd__nand3_1)
                                         _092_ (net)
                  0.04    0.00    0.32 v _219_/B1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.06    0.06    0.39 ^ _219_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _028_ (net)
                  0.06    0.00    0.39 ^ tx_shift_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.39   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.02    0.08    0.14    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.08    0.00    0.15 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.10    0.19    0.33 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    0.34 ^ tx_shift_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_clk_en$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net26 (net)
                  0.05    0.00    0.72 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     3    0.02    0.20    0.20    0.92 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.20    0.00    0.92 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    33    0.14    0.17    0.23    1.15 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.18    0.02    1.17 ^ spi_clk_en$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.17   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.02    0.08    0.14    5.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.08    0.00    5.15 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.10    0.19    5.33 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    5.34 ^ spi_clk_en$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.34   clock reconvergence pessimism
                          0.20    5.53   library recovery time
                                  5.53   data required time
-----------------------------------------------------------------------------
                                  5.53   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  4.37   slack (MET)


Startpoint: bit_count[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.02    0.08    0.14    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.08    0.00    0.15 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.03    0.09    0.18    0.33 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.09    0.00    0.33 ^ bit_count[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.12    0.40    0.73 ^ bit_count[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         bit_count[1] (net)
                  0.12    0.00    0.73 ^ _240_/B (sky130_fd_sc_hd__ha_2)
     3    0.02    0.14    0.27    0.99 ^ _240_/COUT (sky130_fd_sc_hd__ha_2)
                                         _109_ (net)
                  0.14    0.00    0.99 ^ _127_/C (sky130_fd_sc_hd__nand3_2)
     6    0.02    0.14    0.16    1.15 v _127_/Y (sky130_fd_sc_hd__nand3_2)
                                         _115_ (net)
                  0.14    0.00    1.15 v _242_/B (sky130_fd_sc_hd__ha_1)
     3    0.01    0.08    0.34    1.50 v _242_/SUM (sky130_fd_sc_hd__ha_1)
                                         _117_ (net)
                  0.08    0.00    1.50 v _161_/A_N (sky130_fd_sc_hd__and4bb_1)
     4    0.01    0.13    0.32    1.82 ^ _161_/X (sky130_fd_sc_hd__and4bb_1)
                                         _050_ (net)
                  0.13    0.00    1.82 ^ _177_/B (sky130_fd_sc_hd__nand4_1)
     2    0.01    0.12    0.13    1.95 v _177_/Y (sky130_fd_sc_hd__nand4_1)
                                         _064_ (net)
                  0.12    0.00    1.95 v _178_/C (sky130_fd_sc_hd__nor4b_1)
     1    0.00    0.29    0.30    2.25 ^ _178_/Y (sky130_fd_sc_hd__nor4b_1)
                                         _065_ (net)
                  0.29    0.00    2.25 ^ _179_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.61 v _179_/X (sky130_fd_sc_hd__mux2_1)
                                         _015_ (net)
                  0.06    0.00    2.61 v rx_shift_reg[2]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.61   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.02    0.08    0.14    5.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.08    0.00    5.15 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.03    0.09    0.18    5.33 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.09    0.00    5.33 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.33   clock reconvergence pessimism
                         -0.11    5.22   library setup time
                                  5.22   data required time
-----------------------------------------------------------------------------
                                  5.22   data required time
                                 -2.61   data arrival time
-----------------------------------------------------------------------------
                                  2.61   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_clk_en$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net26 (net)
                  0.05    0.00    0.72 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     3    0.02    0.20    0.20    0.92 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.20    0.00    0.92 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    33    0.14    0.17    0.23    1.15 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.18    0.02    1.17 ^ spi_clk_en$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.17   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.02    0.08    0.14    5.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.08    0.00    5.15 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.03    0.10    0.19    5.33 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_2_2__leaf_clk (net)
                  0.10    0.00    5.34 ^ spi_clk_en$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.34   clock reconvergence pessimism
                          0.20    5.53   library recovery time
                                  5.53   data required time
-----------------------------------------------------------------------------
                                  5.53   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  4.37   slack (MET)


Startpoint: bit_count[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.02    0.08    0.14    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.08    0.00    0.15 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.03    0.09    0.18    0.33 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.09    0.00    0.33 ^ bit_count[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.12    0.40    0.73 ^ bit_count[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         bit_count[1] (net)
                  0.12    0.00    0.73 ^ _240_/B (sky130_fd_sc_hd__ha_2)
     3    0.02    0.14    0.27    0.99 ^ _240_/COUT (sky130_fd_sc_hd__ha_2)
                                         _109_ (net)
                  0.14    0.00    0.99 ^ _127_/C (sky130_fd_sc_hd__nand3_2)
     6    0.02    0.14    0.16    1.15 v _127_/Y (sky130_fd_sc_hd__nand3_2)
                                         _115_ (net)
                  0.14    0.00    1.15 v _242_/B (sky130_fd_sc_hd__ha_1)
     3    0.01    0.08    0.34    1.50 v _242_/SUM (sky130_fd_sc_hd__ha_1)
                                         _117_ (net)
                  0.08    0.00    1.50 v _161_/A_N (sky130_fd_sc_hd__and4bb_1)
     4    0.01    0.13    0.32    1.82 ^ _161_/X (sky130_fd_sc_hd__and4bb_1)
                                         _050_ (net)
                  0.13    0.00    1.82 ^ _177_/B (sky130_fd_sc_hd__nand4_1)
     2    0.01    0.12    0.13    1.95 v _177_/Y (sky130_fd_sc_hd__nand4_1)
                                         _064_ (net)
                  0.12    0.00    1.95 v _178_/C (sky130_fd_sc_hd__nor4b_1)
     1    0.00    0.29    0.30    2.25 ^ _178_/Y (sky130_fd_sc_hd__nor4b_1)
                                         _065_ (net)
                  0.29    0.00    2.25 ^ _179_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.61 v _179_/X (sky130_fd_sc_hd__mux2_1)
                                         _015_ (net)
                  0.06    0.00    2.61 v rx_shift_reg[2]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.61   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.02    0.08    0.14    5.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.08    0.00    5.15 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     9    0.03    0.09    0.18    5.33 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_2_0__leaf_clk (net)
                  0.09    0.00    5.33 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.33   clock reconvergence pessimism
                         -0.11    5.22   library setup time
                                  5.22   data required time
-----------------------------------------------------------------------------
                                  5.22   data required time
                                 -2.61   data arrival time
-----------------------------------------------------------------------------
                                  2.61   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.143721103668213

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4862940311431885

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7695

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.029740069061517715

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.03388400003314018

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8777

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.14    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.18    0.33 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.33 ^ bit_count[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.40    0.73 ^ bit_count[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.27    0.99 ^ _240_/COUT (sky130_fd_sc_hd__ha_2)
   0.16    1.15 v _127_/Y (sky130_fd_sc_hd__nand3_2)
   0.34    1.50 v _242_/SUM (sky130_fd_sc_hd__ha_1)
   0.32    1.82 ^ _161_/X (sky130_fd_sc_hd__and4bb_1)
   0.13    1.95 v _177_/Y (sky130_fd_sc_hd__nand4_1)
   0.30    2.25 ^ _178_/Y (sky130_fd_sc_hd__nor4b_1)
   0.35    2.61 v _179_/X (sky130_fd_sc_hd__mux2_1)
   0.00    2.61 v rx_shift_reg[2]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           2.61   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.14    5.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.18    5.33 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    5.33 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.33   clock reconvergence pessimism
  -0.11    5.22   library setup time
           5.22   data required time
---------------------------------------------------------
           5.22   data required time
          -2.61   data arrival time
---------------------------------------------------------
           2.61   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rx_shift_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.14    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.18    0.33 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.33 ^ rx_shift_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.34    0.67 ^ rx_shift_reg[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.12    0.79 ^ _169_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.79 ^ rx_shift_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.79   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.14    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.18    0.33 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.33 ^ rx_shift_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.33   clock reconvergence pessimism
  -0.03    0.30   library hold time
           0.30   data required time
---------------------------------------------------------
           0.30   data required time
          -0.79   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3356

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3355

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.6063

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
2.6138

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
100.287764

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.04e-04   8.28e-05   4.04e-10   4.87e-04  40.6%
Combinational          2.55e-04   2.86e-04   4.57e-10   5.41e-04  45.1%
Clock                  8.27e-05   8.81e-05   3.86e-11   1.71e-04  14.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.42e-04   4.57e-04   9.00e-10   1.20e-03 100.0%
                          61.9%      38.1%       0.0%
