// Seed: 1550142871
`timescale 1 ps / 1ps `timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    output id_2
);
  logic id_3 = id_0;
  tri1  id_4;
  always @(1) id_4 = id_4;
  logic id_5;
  type_16(
      id_1[1 : 1], id_3
  );
  logic id_6;
  logic id_7;
  wor   id_8;
  logic id_9;
  logic id_10;
  assign id_4 = id_8;
  type_20(
      1, 1
  );
  assign id_9 = id_10;
  logic id_11;
  logic id_12;
  type_23 id_13 (
      .id_0 (1),
      .id_1 (1),
      .id_2 (1),
      .id_3 (1'h0),
      .id_4 (1'h0),
      .id_5 (1),
      .id_6 (!id_2),
      .id_7 (),
      .id_8 (id_8),
      .id_9 (id_4[1]),
      .id_10(id_12),
      .id_11(1),
      .id_12("")
  );
endmodule
