# NIELIT_Internship_MBIST
This repository contains Verilog RTL modules and testbenches developed during an MBIST project carried out as part of an internship at NIELIT. The work focuses on the design and simulation of a modular MBIST subsystem.
