<HTML>
<HEAD>
<TITLE>Lattice TCL Log</TITLE>
<link href="file:////usr/local/radiant/3.0/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:////usr/local/radiant/3.0/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="pn211214181359"></A><B><U><big>pn211214181359</big></U></B>
#Start recording tcl command: 12/14/2021 18:12:50
#Project Location: /u01/devel/fpga/forthsuper; Project name: forthsuper
prj_open "/u01/devel/fpga/forthsuper/forthsuper.rdf"
#Stop recording: 12/14/2021 18:13:59



<A name="pn211217133912"></A><B><U><big>pn211217133912</big></U></B>
#Start recording tcl command: 12/16/2021 16:53:17
#Project Location: /u01/devel/fpga/forthsuper; Project name: forthsuper
prj_open "/u01/devel/fpga/forthsuper/forthsuper.rdf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/source/exec.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/source/atoi.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/source/comma.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/source/finder.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/source/inner.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/source/outer.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/test/dict_setup.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/test/outer_tb.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/source/comma.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/source/spram.sv"
prj_add_source "/u01/devel/fpga/forthsuper/test/exec_tb.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/source/spram.sv"
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/exec_tb.sv" SimulateOnly
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_enable_source "/u01/devel/fpga/forthsuper/source/atoi.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/source/comma.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/source/exec.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/source/finder.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/source/inner.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/source/outer.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/test/dict_setup.sv"
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/dict_setup.sv" SimulateOnly
prj_disable_source "/u01/devel/fpga/forthsuper/test/exec_tb.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/test/outer_tb.sv"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_disable_source "/u01/devel/fpga/forthsuper/source/atoi.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/source/comma.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/source/exec.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/source/finder.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/source/inner.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/source/outer.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/test/dict_setup.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/test/outer_tb.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/test/exec_tb.sv"
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/exec_tb.sv" SynthesisAndSimulate
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/exec_tb.sv" SimulateOnly
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_disable_source "/u01/devel/fpga/forthsuper/test/exec_tb.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/source/exec.sv"
prj_add_source "/u01/devel/fpga/forthsuper/test/stack_tb.sv"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_disable_source "/u01/devel/fpga/forthsuper/source/spram.sv"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_disable_source "/u01/devel/fpga/forthsuper/test/stack_tb.sv"
prj_remove_source "/u01/devel/fpga/forthsuper/test/stack_tb.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/source/spram.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/source/exec.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/test/exec_tb.sv"
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/exec_tb.sv" SynthesisAndSimulate
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/test/stack_tb.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/test/stack_tb.sv"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_disable_source "/u01/devel/fpga/forthsuper/source/stack.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/source/spram.sv"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_disable_source "/u01/devel/fpga/forthsuper/test/exec_tb.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/source/exec.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/test/stack_tb.sv"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_disable_source "/u01/devel/fpga/forthsuper/test/stack_tb.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/test/exec_tb.sv"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_enable_source "/u01/devel/fpga/forthsuper/source/exec.sv"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_enable_source "/u01/devel/fpga/forthsuper/source/spram.sv"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_disable_source "/u01/devel/fpga/forthsuper/source/spram.sv"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_disable_source "/u01/devel/fpga/forthsuper/source/exec.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/source/exec.sv"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_disable_source "/u01/devel/fpga/forthsuper/source/exec.sv"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_enable_source "/u01/devel/fpga/forthsuper/source/exec.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/test/stack_tb.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/source/spram.sv"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_disable_source "/u01/devel/fpga/forthsuper/source/spram.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/test/stack_tb.sv"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_enable_source "/u01/devel/fpga/forthsuper/source/spram.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/source/spram.sv"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
#Stop recording: 12/17/2021 13:39:12



<A name="pn211218175236"></A><B><U><big>pn211218175236</big></U></B>
#Start recording tcl command: 12/17/2021 13:48:39
#Project Location: /u01/devel/fpga/forthsuper; Project name: forthsuper
prj_open "/u01/devel/fpga/forthsuper/forthsuper.rdf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_disable_source "/u01/devel/fpga/forthsuper/source/exec.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/test/exec_tb.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/test/stack_tb.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/source/stack.sv"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/stack_tb.sv" SimulateOnly
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/stack_tb.sv" SynthesisAndSimulate
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/stack_tb.sv" SimulateOnly
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_disable_source "/u01/devel/fpga/forthsuper/test/stack_tb.sv"
#Stop recording: 12/18/2021 17:52:36



<A name="pn211222083536"></A><B><U><big>pn211222083536</big></U></B>
#Start recording tcl command: 12/19/2021 06:12:04
#Project Location: /u01/devel/fpga/forthsuper; Project name: forthsuper
prj_open "/u01/devel/fpga/forthsuper/forthsuper.rdf"
prj_enable_source "/u01/devel/fpga/forthsuper/source/forthsuper_if.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/source/forthsuper_if.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/test/stack_tb.sv"
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/stack_tb.sv" SynthesisAndSimulate
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_enable_source "/u01/devel/fpga/forthsuper/source/exec.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/test/stack_tb.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/test/exec_tb.sv"
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/exec_tb.sv" SimulateOnly
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_disable_source "/u01/devel/fpga/forthsuper/source/stack.sv"
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/exec_tb.sv" SynthesisAndSimulate
prj_enable_source "/u01/devel/fpga/forthsuper/source/forthsuper_if.sv"
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/exec_tb.sv" SimulateOnly
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_enable_source "/u01/devel/fpga/forthsuper/source/stack.sv"
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/exec_tb.sv" SynthesisAndSimulate
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
#Stop recording: 12/22/2021 08:35:36



<A name="pn211224164435"></A><B><U><big>pn211224164435</big></U></B>
#Start recording tcl command: 12/22/2021 12:03:11
#Project Location: /u01/devel/fpga/forthsuper; Project name: forthsuper
prj_open "/u01/devel/fpga/forthsuper/forthsuper.rdf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/exec_tb.sv" SimulateOnly
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/exec_tb.sv" SynthesisAndSimulate
prj_disable_source "/u01/devel/fpga/forthsuper/test/exec_tb.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/source/exec.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/test/outer_tb.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/source/outer.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/test/dict_setup.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/source/atoi.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/source/comma.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/source/finder.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/source/inner.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/source/spram.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/test/dict_setup.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/test/dict_setup.sv"
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/dict_setup.sv" SynthesisAndSimulate
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/dict_setup.sv" SimulateOnly
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_disable_source "/u01/devel/fpga/forthsuper/source/atoi.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/source/comma.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/source/finder.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/source/inner.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/source/spram.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/source/outer.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/test/dict_setup.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/test/outer_tb.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/test/exec_tb.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/source/exec.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/source/exec.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/test/exec_tb.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/source/stack.sv"
prj_add_source "/u01/devel/fpga/forthsuper/orig/ep32.vhd"
prj_add_source "/u01/devel/fpga/forthsuper/orig/ram_memory.vhd"
prj_disable_source "/u01/devel/fpga/forthsuper/orig/ram_memory.vhd"
prj_add_source "/u01/devel/fpga/forthsuper/orig/imult.vhd"
prj_remove_source "/u01/devel/fpga/forthsuper/orig/imult.vhd"
prj_remove_source "/u01/devel/fpga/forthsuper/orig/ram_memory.vhd"
#Stop recording: 12/24/2021 16:44:35



<A name="pn211229124229"></A><B><U><big>pn211229124229</big></U></B>
#Start recording tcl command: 12/28/2021 15:37:54
#Project Location: /u01/devel/fpga/forthsuper; Project name: forthsuper
prj_open "/u01/devel/fpga/forthsuper/forthsuper.rdf"
prj_remove_source "/u01/devel/fpga/forthsuper/source/j1.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/test/stack_tb.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/test/exec_tb.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/source/exec.sv"
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/stack_tb.sv" SynthesisAndSimulate
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/stack_tb.sv" SimulateOnly
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/stack_tb.sv" SynthesisAndSimulate
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/stack_tb.sv" SimulateOnly
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/stack_tb.sv" SynthesisAndSimulate
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_enable_source "/u01/devel/fpga/forthsuper/source/atoi.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/source/comma.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/source/finder.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/source/inner.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/source/spram.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/source/outer.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/test/dict_setup.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/test/outer_tb.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/test/stack_tb.sv"
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/outer_tb.sv" SimulateOnly
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Map -impl impl_1
prj_run Map -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_add_source "/u01/devel/fpga/forthsuper/forthsuper_01.sdc"
prj_enable_source "/u01/devel/fpga/forthsuper/forthsuper_01.sdc"
prj_run Export -impl impl_1
prj_run Export -impl impl_1
prj_run Map -impl impl_1
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_remove_source "/u01/devel/fpga/forthsuper/test/stack_tb.sv"
prj_enable_source "/u01/devel/fpga/forthsuper/source/forthsuper.vh"
prj_disable_source "/u01/devel/fpga/forthsuper/source/forthsuper.vh"
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/outer_tb.sv" SynthesisAndSimulate
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/outer_tb.sv" SimulateOnly
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/outer_tb.sv" SynthesisAndSimulate
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/dict_setup.sv" SynthesisAndSimulate
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/dict_setup.sv" SimulateOnly
prj_remove_source "/u01/devel/fpga/forthsuper/test/exec_tb.sv"
prj_remove_source "/u01/devel/fpga/forthsuper/source/exec.sv"
#Stop recording: 12/29/2021 12:42:29



<A name="pn211230090331"></A><B><U><big>pn211230090331</big></U></B>
#Start recording tcl command: 12/29/2021 12:59:05
#Project Location: /u01/devel/fpga/forthsuper; Project name: forthsuper
prj_open "/u01/devel/fpga/forthsuper/forthsuper.rdf"
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/outer_tb.sv" SimulateOnly
prj_save 
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/dict_setup.sv" SynthesisAndSimulate
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/dict_setup.sv" SimulateOnly
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/dict_setup.sv" SynthesisAndSimulate
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/dict_setup.sv" SimulateOnly
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/dict_setup.sv" SynthesisAndSimulate
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/source/forthsuper_if.sv" SimulateOnly
prj_disable_source "/u01/devel/fpga/forthsuper/source/forthsuper_if.sv"
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/source/forthsuper_if.sv" SynthesisAndSimulate
prj_enable_source "/u01/devel/fpga/forthsuper/source/forthsuper_if.sv"
prj_disable_source "/u01/devel/fpga/forthsuper/test/dict_setup.sv"
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/dict_setup.sv" SimulateOnly
prj_enable_source "/u01/devel/fpga/forthsuper/test/dict_setup.sv"
prj_syn_sim_source -src "/u01/devel/fpga/forthsuper/test/dict_setup.sv" SynthesisAndSimulate
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_add_source "/u01/devel/fpga/forthsuper/vsim/vsim.spf"
prj_save 
#Stop recording: 12/30/2021 09:03:31



<A name="pn220201211848"></A><B><U><big>pn220201211848</big></U></B>
#Start recording tcl command: 2/1/2022 21:11:45
#Project Location: /home/gnii/devel/fpga/forthsuper; Project name: forthsuper
prj_open "/home/gnii/devel/fpga/forthsuper/forthsuper.rdf"
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
#Stop recording: 2/1/2022 21:18:48



<A name="pn220217105607"></A><B><U><big>pn220217105607</big></U></B>
#Start recording tcl command: 2/17/2022 10:37:13
#Project Location: /home/gnii/devel/fpga/forthsuper; Project name: forthsuper
prj_open "/home/gnii/devel/fpga/forthsuper/forthsuper.rdf"
prj_syn_sim_source -src "/home/gnii/devel/fpga/forthsuper/test/outer_tb.sv" SynthesisAndSimulate
prj_disable_source "/home/gnii/devel/fpga/forthsuper/test/outer_tb.sv"
prj_disable_source "/home/gnii/devel/fpga/forthsuper/source/atoi.sv"
prj_disable_source "/home/gnii/devel/fpga/forthsuper/source/comma.sv"
prj_disable_source "/home/gnii/devel/fpga/forthsuper/source/finder.sv"
prj_enable_source "/home/gnii/devel/fpga/forthsuper/source/forthsuper.vh"
prj_disable_source "/home/gnii/devel/fpga/forthsuper/source/forthsuper_if.sv"
prj_disable_source "/home/gnii/devel/fpga/forthsuper/source/inner.sv"
prj_add_source "/home/gnii/devel/fpga/forthsuper/test/finder_tb.sv"
prj_disable_source "/home/gnii/devel/fpga/forthsuper/source/outer.sv"
prj_disable_source "/home/gnii/devel/fpga/forthsuper/source/stack.sv"
prj_disable_source "/home/gnii/devel/fpga/forthsuper/test/dict_setup.sv"
prj_save 
prj_close
#Stop recording: 2/17/2022 10:56:07



<A name="pn220220080138"></A><B><U><big>pn220220080138</big></U></B>
#Start recording tcl command: 2/17/2022 10:56:09
#Project Location: /home/gnii/devel/fpga/forthsuper; Project name: forthsuper
prj_open "/home/gnii/devel/fpga/forthsuper/forthsuper.rdf"
prj_save 
prj_save 
prj_enable_source "/home/gnii/devel/fpga/forthsuper/source/finder.sv"
prj_disable_source "/home/gnii/devel/fpga/forthsuper/source/forthsuper.vh"
prj_add_source "/home/gnii/devel/fpga/forthsuper/vsim/vsim.spf"
prj_syn_sim_source -src "/home/gnii/devel/fpga/forthsuper/test/finder_tb.sv" SimulateOnly
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_syn_sim_source -src "/home/gnii/devel/fpga/forthsuper/test/finder_tb.sv" SynthesisAndSimulate
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_save 
prj_disable_source "/home/gnii/devel/fpga/forthsuper/test/finder_tb.sv"
prj_remove_source "/home/gnii/devel/fpga/forthsuper/test/finder_tb.sv"
prj_remove_source "/home/gnii/devel/fpga/forthsuper/forthsuper_01.sdc"
prj_enable_source "/home/gnii/devel/fpga/forthsuper/source/atoi.sv"
prj_disable_source "/home/gnii/devel/fpga/forthsuper/source/finder.sv"
prj_add_source "/home/gnii/devel/fpga/forthsuper/test/atoi_tb.sv"
prj_add_source "/home/gnii/devel/fpga/forthsuper/vsim/vsim.spf"
prj_syn_sim_source -src "/home/gnii/devel/fpga/forthsuper/test/atoi_tb.sv" SimulateOnly
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_add_source "/home/gnii/devel/fpga/forthsuper/test/outer_tb.sv"
prj_remove_source "/home/gnii/devel/fpga/forthsuper/test/outer_tb.sv"
prj_remove_source "/home/gnii/devel/fpga/forthsuper/test/dict_setup.sv"
prj_add_source "/home/gnii/devel/fpga/forthsuper/test/dict_setup.sv"
prj_disable_source "/home/gnii/devel/fpga/forthsuper/test/dict_setup.sv"
prj_syn_sim_source -src "/home/gnii/devel/fpga/forthsuper/test/atoi_tb.sv" SynthesisAndSimulate
prj_add_source "/home/gnii/devel/fpga/forthsuper/vsim/vsim.spf"
prj_remove_source "/home/gnii/devel/fpga/forthsuper/test/atoi_tb.sv"
prj_add_source "/home/gnii/devel/fpga/forthsuper/test/finder_tb.sv"
prj_enable_source "/home/gnii/devel/fpga/forthsuper/test/dict_setup.sv"
prj_enable_source "/home/gnii/devel/fpga/forthsuper/source/finder.sv"
prj_disable_source "/home/gnii/devel/fpga/forthsuper/source/atoi.sv"
prj_disable_source "/home/gnii/devel/fpga/forthsuper/test/dict_setup.sv"
prj_add_source "/home/gnii/devel/fpga/forthsuper/vsim/vsim.spf"
prj_remove_source "/home/gnii/devel/fpga/forthsuper/test/finder_tb.sv"
prj_add_source "/home/gnii/devel/fpga/forthsuper/test/outer_tb.sv"
prj_disable_source "/home/gnii/devel/fpga/forthsuper/test/outer_tb.sv"
prj_disable_source "/home/gnii/devel/fpga/forthsuper/source/finder.sv"
prj_enable_source "/home/gnii/devel/fpga/forthsuper/test/outer_tb.sv"
prj_enable_source "/home/gnii/devel/fpga/forthsuper/source/outer.sv"
prj_enable_source "/home/gnii/devel/fpga/forthsuper/source/atoi.sv"
prj_enable_source "/home/gnii/devel/fpga/forthsuper/source/comma.sv"
prj_enable_source "/home/gnii/devel/fpga/forthsuper/source/finder.sv"
prj_enable_source "/home/gnii/devel/fpga/forthsuper/source/inner.sv"
prj_enable_source "/home/gnii/devel/fpga/forthsuper/source/stack.sv"
prj_enable_source "/home/gnii/devel/fpga/forthsuper/test/dict_setup.sv"
prj_syn_sim_source -src "/home/gnii/devel/fpga/forthsuper/test/dict_setup.sv" SimulateOnly
prj_syn_sim_source -src "/home/gnii/devel/fpga/forthsuper/test/outer_tb.sv" SimulateOnly
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Export -impl impl_1
#Stop recording: 2/20/2022 08:01:38



</PRE></DIV>

<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#pn211214181359>pn211214181359</A></LI>
<LI><A href=#pn211217133912>pn211217133912</A></LI>
<LI><A href=#pn211218175236>pn211218175236</A></LI>
<LI><A href=#pn211222083536>pn211222083536</A></LI>
<LI><A href=#pn211224164435>pn211224164435</A></LI>
<LI><A href=#pn211229124229>pn211229124229</A></LI>
<LI><A href=#pn211230090331>pn211230090331</A></LI>
<LI><A href=#pn220201211848>pn220201211848</A></LI>
<LI><A href=#pn220217105607>pn220217105607</A></LI>
<LI><A href=#pn220220080138>pn220220080138</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

