
daq-corner-26.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000063a4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d4  08006534  08006534  00007534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006708  08006708  00008068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006708  08006708  00007708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006710  08006710  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006710  08006710  00007710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006714  08006714  00007714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006718  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008068  2**0
                  CONTENTS
 10 .bss          0000037c  20000068  20000068  00008068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200003e4  200003e4  00008068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001013f  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002afc  00000000  00000000  000181d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d90  00000000  00000000  0001acd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a46  00000000  00000000  0001ba68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000226b5  00000000  00000000  0001c4ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011a0d  00000000  00000000  0003eb63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb951  00000000  00000000  00050570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011bec1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004030  00000000  00000000  0011bf04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000050  00000000  00000000  0011ff34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800651c 	.word	0x0800651c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	0800651c 	.word	0x0800651c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 bad2 	b.w	800082c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f826 	bl	80002e0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__aeabi_f2ulz>:
 80002a0:	b5d0      	push	{r4, r6, r7, lr}
 80002a2:	f000 fc29 	bl	8000af8 <__aeabi_f2d>
 80002a6:	4b0c      	ldr	r3, [pc, #48]	@ (80002d8 <__aeabi_f2ulz+0x38>)
 80002a8:	2200      	movs	r2, #0
 80002aa:	4606      	mov	r6, r0
 80002ac:	460f      	mov	r7, r1
 80002ae:	f000 f993 	bl	80005d8 <__aeabi_dmul>
 80002b2:	f000 fc79 	bl	8000ba8 <__aeabi_d2uiz>
 80002b6:	4604      	mov	r4, r0
 80002b8:	f000 fbfc 	bl	8000ab4 <__aeabi_ui2d>
 80002bc:	4b07      	ldr	r3, [pc, #28]	@ (80002dc <__aeabi_f2ulz+0x3c>)
 80002be:	2200      	movs	r2, #0
 80002c0:	f000 f98a 	bl	80005d8 <__aeabi_dmul>
 80002c4:	4602      	mov	r2, r0
 80002c6:	460b      	mov	r3, r1
 80002c8:	4630      	mov	r0, r6
 80002ca:	4639      	mov	r1, r7
 80002cc:	f000 fab4 	bl	8000838 <__aeabi_dsub>
 80002d0:	f000 fc6a 	bl	8000ba8 <__aeabi_d2uiz>
 80002d4:	4621      	mov	r1, r4
 80002d6:	bdd0      	pop	{r4, r6, r7, pc}
 80002d8:	3df00000 	.word	0x3df00000
 80002dc:	41f00000 	.word	0x41f00000

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_dmul>:
 80005d8:	b570      	push	{r4, r5, r6, lr}
 80005da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005e6:	bf1d      	ittte	ne
 80005e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005ec:	ea94 0f0c 	teqne	r4, ip
 80005f0:	ea95 0f0c 	teqne	r5, ip
 80005f4:	f000 f8de 	bleq	80007b4 <__aeabi_dmul+0x1dc>
 80005f8:	442c      	add	r4, r5
 80005fa:	ea81 0603 	eor.w	r6, r1, r3
 80005fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000602:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000606:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800060a:	bf18      	it	ne
 800060c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000610:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000614:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000618:	d038      	beq.n	800068c <__aeabi_dmul+0xb4>
 800061a:	fba0 ce02 	umull	ip, lr, r0, r2
 800061e:	f04f 0500 	mov.w	r5, #0
 8000622:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000626:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800062a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800062e:	f04f 0600 	mov.w	r6, #0
 8000632:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000636:	f09c 0f00 	teq	ip, #0
 800063a:	bf18      	it	ne
 800063c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000640:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000644:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000648:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800064c:	d204      	bcs.n	8000658 <__aeabi_dmul+0x80>
 800064e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000652:	416d      	adcs	r5, r5
 8000654:	eb46 0606 	adc.w	r6, r6, r6
 8000658:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800065c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000660:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000664:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000668:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800066c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000670:	bf88      	it	hi
 8000672:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000676:	d81e      	bhi.n	80006b6 <__aeabi_dmul+0xde>
 8000678:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800067c:	bf08      	it	eq
 800067e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000682:	f150 0000 	adcs.w	r0, r0, #0
 8000686:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000690:	ea46 0101 	orr.w	r1, r6, r1
 8000694:	ea40 0002 	orr.w	r0, r0, r2
 8000698:	ea81 0103 	eor.w	r1, r1, r3
 800069c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006a0:	bfc2      	ittt	gt
 80006a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	popgt	{r4, r5, r6, pc}
 80006ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006b0:	f04f 0e00 	mov.w	lr, #0
 80006b4:	3c01      	subs	r4, #1
 80006b6:	f300 80ab 	bgt.w	8000810 <__aeabi_dmul+0x238>
 80006ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006be:	bfde      	ittt	le
 80006c0:	2000      	movle	r0, #0
 80006c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006c6:	bd70      	pople	{r4, r5, r6, pc}
 80006c8:	f1c4 0400 	rsb	r4, r4, #0
 80006cc:	3c20      	subs	r4, #32
 80006ce:	da35      	bge.n	800073c <__aeabi_dmul+0x164>
 80006d0:	340c      	adds	r4, #12
 80006d2:	dc1b      	bgt.n	800070c <__aeabi_dmul+0x134>
 80006d4:	f104 0414 	add.w	r4, r4, #20
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f305 	lsl.w	r3, r0, r5
 80006e0:	fa20 f004 	lsr.w	r0, r0, r4
 80006e4:	fa01 f205 	lsl.w	r2, r1, r5
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006f8:	fa21 f604 	lsr.w	r6, r1, r4
 80006fc:	eb42 0106 	adc.w	r1, r2, r6
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 040c 	rsb	r4, r4, #12
 8000710:	f1c4 0520 	rsb	r5, r4, #32
 8000714:	fa00 f304 	lsl.w	r3, r0, r4
 8000718:	fa20 f005 	lsr.w	r0, r0, r5
 800071c:	fa01 f204 	lsl.w	r2, r1, r4
 8000720:	ea40 0002 	orr.w	r0, r0, r2
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800072c:	f141 0100 	adc.w	r1, r1, #0
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 0520 	rsb	r5, r4, #32
 8000740:	fa00 f205 	lsl.w	r2, r0, r5
 8000744:	ea4e 0e02 	orr.w	lr, lr, r2
 8000748:	fa20 f304 	lsr.w	r3, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea43 0302 	orr.w	r3, r3, r2
 8000754:	fa21 f004 	lsr.w	r0, r1, r4
 8000758:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800075c:	fa21 f204 	lsr.w	r2, r1, r4
 8000760:	ea20 0002 	bic.w	r0, r0, r2
 8000764:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f094 0f00 	teq	r4, #0
 8000778:	d10f      	bne.n	800079a <__aeabi_dmul+0x1c2>
 800077a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800077e:	0040      	lsls	r0, r0, #1
 8000780:	eb41 0101 	adc.w	r1, r1, r1
 8000784:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000788:	bf08      	it	eq
 800078a:	3c01      	subeq	r4, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1a6>
 800078e:	ea41 0106 	orr.w	r1, r1, r6
 8000792:	f095 0f00 	teq	r5, #0
 8000796:	bf18      	it	ne
 8000798:	4770      	bxne	lr
 800079a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800079e:	0052      	lsls	r2, r2, #1
 80007a0:	eb43 0303 	adc.w	r3, r3, r3
 80007a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3d01      	subeq	r5, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1c6>
 80007ae:	ea43 0306 	orr.w	r3, r3, r6
 80007b2:	4770      	bx	lr
 80007b4:	ea94 0f0c 	teq	r4, ip
 80007b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007bc:	bf18      	it	ne
 80007be:	ea95 0f0c 	teqne	r5, ip
 80007c2:	d00c      	beq.n	80007de <__aeabi_dmul+0x206>
 80007c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c8:	bf18      	it	ne
 80007ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ce:	d1d1      	bne.n	8000774 <__aeabi_dmul+0x19c>
 80007d0:	ea81 0103 	eor.w	r1, r1, r3
 80007d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007d8:	f04f 0000 	mov.w	r0, #0
 80007dc:	bd70      	pop	{r4, r5, r6, pc}
 80007de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e2:	bf06      	itte	eq
 80007e4:	4610      	moveq	r0, r2
 80007e6:	4619      	moveq	r1, r3
 80007e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ec:	d019      	beq.n	8000822 <__aeabi_dmul+0x24a>
 80007ee:	ea94 0f0c 	teq	r4, ip
 80007f2:	d102      	bne.n	80007fa <__aeabi_dmul+0x222>
 80007f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007f8:	d113      	bne.n	8000822 <__aeabi_dmul+0x24a>
 80007fa:	ea95 0f0c 	teq	r5, ip
 80007fe:	d105      	bne.n	800080c <__aeabi_dmul+0x234>
 8000800:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000804:	bf1c      	itt	ne
 8000806:	4610      	movne	r0, r2
 8000808:	4619      	movne	r1, r3
 800080a:	d10a      	bne.n	8000822 <__aeabi_dmul+0x24a>
 800080c:	ea81 0103 	eor.w	r1, r1, r3
 8000810:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000814:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000818:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800081c:	f04f 0000 	mov.w	r0, #0
 8000820:	bd70      	pop	{r4, r5, r6, pc}
 8000822:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000826:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800082a:	bd70      	pop	{r4, r5, r6, pc}

0800082c <__aeabi_idiv0>:
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop

08000830 <__aeabi_drsub>:
 8000830:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	e002      	b.n	800083c <__adddf3>
 8000836:	bf00      	nop

08000838 <__aeabi_dsub>:
 8000838:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800083c <__adddf3>:
 800083c:	b530      	push	{r4, r5, lr}
 800083e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000842:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000846:	ea94 0f05 	teq	r4, r5
 800084a:	bf08      	it	eq
 800084c:	ea90 0f02 	teqeq	r0, r2
 8000850:	bf1f      	itttt	ne
 8000852:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000856:	ea55 0c02 	orrsne.w	ip, r5, r2
 800085a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800085e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000862:	f000 80e2 	beq.w	8000a2a <__adddf3+0x1ee>
 8000866:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800086a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800086e:	bfb8      	it	lt
 8000870:	426d      	neglt	r5, r5
 8000872:	dd0c      	ble.n	800088e <__adddf3+0x52>
 8000874:	442c      	add	r4, r5
 8000876:	ea80 0202 	eor.w	r2, r0, r2
 800087a:	ea81 0303 	eor.w	r3, r1, r3
 800087e:	ea82 0000 	eor.w	r0, r2, r0
 8000882:	ea83 0101 	eor.w	r1, r3, r1
 8000886:	ea80 0202 	eor.w	r2, r0, r2
 800088a:	ea81 0303 	eor.w	r3, r1, r3
 800088e:	2d36      	cmp	r5, #54	@ 0x36
 8000890:	bf88      	it	hi
 8000892:	bd30      	pophi	{r4, r5, pc}
 8000894:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80008a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80008a4:	d002      	beq.n	80008ac <__adddf3+0x70>
 80008a6:	4240      	negs	r0, r0
 80008a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80008b8:	d002      	beq.n	80008c0 <__adddf3+0x84>
 80008ba:	4252      	negs	r2, r2
 80008bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008c0:	ea94 0f05 	teq	r4, r5
 80008c4:	f000 80a7 	beq.w	8000a16 <__adddf3+0x1da>
 80008c8:	f1a4 0401 	sub.w	r4, r4, #1
 80008cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80008d0:	db0d      	blt.n	80008ee <__adddf3+0xb2>
 80008d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80008d6:	fa22 f205 	lsr.w	r2, r2, r5
 80008da:	1880      	adds	r0, r0, r2
 80008dc:	f141 0100 	adc.w	r1, r1, #0
 80008e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80008e4:	1880      	adds	r0, r0, r2
 80008e6:	fa43 f305 	asr.w	r3, r3, r5
 80008ea:	4159      	adcs	r1, r3
 80008ec:	e00e      	b.n	800090c <__adddf3+0xd0>
 80008ee:	f1a5 0520 	sub.w	r5, r5, #32
 80008f2:	f10e 0e20 	add.w	lr, lr, #32
 80008f6:	2a01      	cmp	r2, #1
 80008f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80008fc:	bf28      	it	cs
 80008fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000902:	fa43 f305 	asr.w	r3, r3, r5
 8000906:	18c0      	adds	r0, r0, r3
 8000908:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800090c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000910:	d507      	bpl.n	8000922 <__adddf3+0xe6>
 8000912:	f04f 0e00 	mov.w	lr, #0
 8000916:	f1dc 0c00 	rsbs	ip, ip, #0
 800091a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800091e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000922:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000926:	d31b      	bcc.n	8000960 <__adddf3+0x124>
 8000928:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800092c:	d30c      	bcc.n	8000948 <__adddf3+0x10c>
 800092e:	0849      	lsrs	r1, r1, #1
 8000930:	ea5f 0030 	movs.w	r0, r0, rrx
 8000934:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000938:	f104 0401 	add.w	r4, r4, #1
 800093c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000940:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000944:	f080 809a 	bcs.w	8000a7c <__adddf3+0x240>
 8000948:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800094c:	bf08      	it	eq
 800094e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000952:	f150 0000 	adcs.w	r0, r0, #0
 8000956:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800095a:	ea41 0105 	orr.w	r1, r1, r5
 800095e:	bd30      	pop	{r4, r5, pc}
 8000960:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000964:	4140      	adcs	r0, r0
 8000966:	eb41 0101 	adc.w	r1, r1, r1
 800096a:	3c01      	subs	r4, #1
 800096c:	bf28      	it	cs
 800096e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000972:	d2e9      	bcs.n	8000948 <__adddf3+0x10c>
 8000974:	f091 0f00 	teq	r1, #0
 8000978:	bf04      	itt	eq
 800097a:	4601      	moveq	r1, r0
 800097c:	2000      	moveq	r0, #0
 800097e:	fab1 f381 	clz	r3, r1
 8000982:	bf08      	it	eq
 8000984:	3320      	addeq	r3, #32
 8000986:	f1a3 030b 	sub.w	r3, r3, #11
 800098a:	f1b3 0220 	subs.w	r2, r3, #32
 800098e:	da0c      	bge.n	80009aa <__adddf3+0x16e>
 8000990:	320c      	adds	r2, #12
 8000992:	dd08      	ble.n	80009a6 <__adddf3+0x16a>
 8000994:	f102 0c14 	add.w	ip, r2, #20
 8000998:	f1c2 020c 	rsb	r2, r2, #12
 800099c:	fa01 f00c 	lsl.w	r0, r1, ip
 80009a0:	fa21 f102 	lsr.w	r1, r1, r2
 80009a4:	e00c      	b.n	80009c0 <__adddf3+0x184>
 80009a6:	f102 0214 	add.w	r2, r2, #20
 80009aa:	bfd8      	it	le
 80009ac:	f1c2 0c20 	rsble	ip, r2, #32
 80009b0:	fa01 f102 	lsl.w	r1, r1, r2
 80009b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80009b8:	bfdc      	itt	le
 80009ba:	ea41 010c 	orrle.w	r1, r1, ip
 80009be:	4090      	lslle	r0, r2
 80009c0:	1ae4      	subs	r4, r4, r3
 80009c2:	bfa2      	ittt	ge
 80009c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80009c8:	4329      	orrge	r1, r5
 80009ca:	bd30      	popge	{r4, r5, pc}
 80009cc:	ea6f 0404 	mvn.w	r4, r4
 80009d0:	3c1f      	subs	r4, #31
 80009d2:	da1c      	bge.n	8000a0e <__adddf3+0x1d2>
 80009d4:	340c      	adds	r4, #12
 80009d6:	dc0e      	bgt.n	80009f6 <__adddf3+0x1ba>
 80009d8:	f104 0414 	add.w	r4, r4, #20
 80009dc:	f1c4 0220 	rsb	r2, r4, #32
 80009e0:	fa20 f004 	lsr.w	r0, r0, r4
 80009e4:	fa01 f302 	lsl.w	r3, r1, r2
 80009e8:	ea40 0003 	orr.w	r0, r0, r3
 80009ec:	fa21 f304 	lsr.w	r3, r1, r4
 80009f0:	ea45 0103 	orr.w	r1, r5, r3
 80009f4:	bd30      	pop	{r4, r5, pc}
 80009f6:	f1c4 040c 	rsb	r4, r4, #12
 80009fa:	f1c4 0220 	rsb	r2, r4, #32
 80009fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000a02:	fa01 f304 	lsl.w	r3, r1, r4
 8000a06:	ea40 0003 	orr.w	r0, r0, r3
 8000a0a:	4629      	mov	r1, r5
 8000a0c:	bd30      	pop	{r4, r5, pc}
 8000a0e:	fa21 f004 	lsr.w	r0, r1, r4
 8000a12:	4629      	mov	r1, r5
 8000a14:	bd30      	pop	{r4, r5, pc}
 8000a16:	f094 0f00 	teq	r4, #0
 8000a1a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000a1e:	bf06      	itte	eq
 8000a20:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000a24:	3401      	addeq	r4, #1
 8000a26:	3d01      	subne	r5, #1
 8000a28:	e74e      	b.n	80008c8 <__adddf3+0x8c>
 8000a2a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000a2e:	bf18      	it	ne
 8000a30:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000a34:	d029      	beq.n	8000a8a <__adddf3+0x24e>
 8000a36:	ea94 0f05 	teq	r4, r5
 8000a3a:	bf08      	it	eq
 8000a3c:	ea90 0f02 	teqeq	r0, r2
 8000a40:	d005      	beq.n	8000a4e <__adddf3+0x212>
 8000a42:	ea54 0c00 	orrs.w	ip, r4, r0
 8000a46:	bf04      	itt	eq
 8000a48:	4619      	moveq	r1, r3
 8000a4a:	4610      	moveq	r0, r2
 8000a4c:	bd30      	pop	{r4, r5, pc}
 8000a4e:	ea91 0f03 	teq	r1, r3
 8000a52:	bf1e      	ittt	ne
 8000a54:	2100      	movne	r1, #0
 8000a56:	2000      	movne	r0, #0
 8000a58:	bd30      	popne	{r4, r5, pc}
 8000a5a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000a5e:	d105      	bne.n	8000a6c <__adddf3+0x230>
 8000a60:	0040      	lsls	r0, r0, #1
 8000a62:	4149      	adcs	r1, r1
 8000a64:	bf28      	it	cs
 8000a66:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000a6a:	bd30      	pop	{r4, r5, pc}
 8000a6c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000a70:	bf3c      	itt	cc
 8000a72:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000a76:	bd30      	popcc	{r4, r5, pc}
 8000a78:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000a7c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000a80:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	bd30      	pop	{r4, r5, pc}
 8000a8a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000a8e:	bf1a      	itte	ne
 8000a90:	4619      	movne	r1, r3
 8000a92:	4610      	movne	r0, r2
 8000a94:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000a98:	bf1c      	itt	ne
 8000a9a:	460b      	movne	r3, r1
 8000a9c:	4602      	movne	r2, r0
 8000a9e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000aa2:	bf06      	itte	eq
 8000aa4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000aa8:	ea91 0f03 	teqeq	r1, r3
 8000aac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000ab0:	bd30      	pop	{r4, r5, pc}
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_ui2d>:
 8000ab4:	f090 0f00 	teq	r0, #0
 8000ab8:	bf04      	itt	eq
 8000aba:	2100      	moveq	r1, #0
 8000abc:	4770      	bxeq	lr
 8000abe:	b530      	push	{r4, r5, lr}
 8000ac0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000ac4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000ac8:	f04f 0500 	mov.w	r5, #0
 8000acc:	f04f 0100 	mov.w	r1, #0
 8000ad0:	e750      	b.n	8000974 <__adddf3+0x138>
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_i2d>:
 8000ad4:	f090 0f00 	teq	r0, #0
 8000ad8:	bf04      	itt	eq
 8000ada:	2100      	moveq	r1, #0
 8000adc:	4770      	bxeq	lr
 8000ade:	b530      	push	{r4, r5, lr}
 8000ae0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000ae4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000ae8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000aec:	bf48      	it	mi
 8000aee:	4240      	negmi	r0, r0
 8000af0:	f04f 0100 	mov.w	r1, #0
 8000af4:	e73e      	b.n	8000974 <__adddf3+0x138>
 8000af6:	bf00      	nop

08000af8 <__aeabi_f2d>:
 8000af8:	0042      	lsls	r2, r0, #1
 8000afa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000afe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b02:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000b06:	bf1f      	itttt	ne
 8000b08:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000b0c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000b10:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000b14:	4770      	bxne	lr
 8000b16:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000b1a:	bf08      	it	eq
 8000b1c:	4770      	bxeq	lr
 8000b1e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000b22:	bf04      	itt	eq
 8000b24:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000b28:	4770      	bxeq	lr
 8000b2a:	b530      	push	{r4, r5, lr}
 8000b2c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000b30:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000b34:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000b38:	e71c      	b.n	8000974 <__adddf3+0x138>
 8000b3a:	bf00      	nop

08000b3c <__aeabi_ul2d>:
 8000b3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b40:	bf08      	it	eq
 8000b42:	4770      	bxeq	lr
 8000b44:	b530      	push	{r4, r5, lr}
 8000b46:	f04f 0500 	mov.w	r5, #0
 8000b4a:	e00a      	b.n	8000b62 <__aeabi_l2d+0x16>

08000b4c <__aeabi_l2d>:
 8000b4c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b50:	bf08      	it	eq
 8000b52:	4770      	bxeq	lr
 8000b54:	b530      	push	{r4, r5, lr}
 8000b56:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000b5a:	d502      	bpl.n	8000b62 <__aeabi_l2d+0x16>
 8000b5c:	4240      	negs	r0, r0
 8000b5e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b62:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000b66:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000b6a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000b6e:	f43f aed8 	beq.w	8000922 <__adddf3+0xe6>
 8000b72:	f04f 0203 	mov.w	r2, #3
 8000b76:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000b7a:	bf18      	it	ne
 8000b7c:	3203      	addne	r2, #3
 8000b7e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000b82:	bf18      	it	ne
 8000b84:	3203      	addne	r2, #3
 8000b86:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000b8a:	f1c2 0320 	rsb	r3, r2, #32
 8000b8e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000b92:	fa20 f002 	lsr.w	r0, r0, r2
 8000b96:	fa01 fe03 	lsl.w	lr, r1, r3
 8000b9a:	ea40 000e 	orr.w	r0, r0, lr
 8000b9e:	fa21 f102 	lsr.w	r1, r1, r2
 8000ba2:	4414      	add	r4, r2
 8000ba4:	e6bd      	b.n	8000922 <__adddf3+0xe6>
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <populateRawMessage>:
#include "can_driver.h"

// Populates a RawCanSignal with data, given a start bit, lenght, factor, and offset
void populateRawMessage(RawCanSignal *signal, float raw_data, int length, float factor, float offset)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b088      	sub	sp, #32
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6178      	str	r0, [r7, #20]
 8000bf0:	ed87 0a04 	vstr	s0, [r7, #16]
 8000bf4:	60f9      	str	r1, [r7, #12]
 8000bf6:	edc7 0a02 	vstr	s1, [r7, #8]
 8000bfa:	ed87 1a01 	vstr	s2, [r7, #4]
    // offset and factor data
    uint64_t raw_value = (uint64_t)((raw_data - offset) / factor);
 8000bfe:	ed97 7a04 	vldr	s14, [r7, #16]
 8000c02:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c06:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000c0a:	edd7 7a02 	vldr	s15, [r7, #8]
 8000c0e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000c12:	ee16 0a90 	vmov	r0, s13
 8000c16:	f7ff fb43 	bl	80002a0 <__aeabi_f2ulz>
 8000c1a:	4602      	mov	r2, r0
 8000c1c:	460b      	mov	r3, r1
 8000c1e:	e9c7 2306 	strd	r2, r3, [r7, #24]

    // copy data into RawCanSignal
    memcpy(&(signal->raw_data), &raw_value, sizeof(raw_value));
 8000c22:	6979      	ldr	r1, [r7, #20]
 8000c24:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000c28:	600a      	str	r2, [r1, #0]
 8000c2a:	604b      	str	r3, [r1, #4]
    signal->length = length;
 8000c2c:	697b      	ldr	r3, [r7, #20]
 8000c2e:	68fa      	ldr	r2, [r7, #12]
 8000c30:	609a      	str	r2, [r3, #8]

}
 8000c32:	bf00      	nop
 8000c34:	3720      	adds	r7, #32
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}

08000c3a <generateMask>:
    printf("\n");
}

// Generates a mask for given position and length
uint64_t generateMask(int pos, int len)
{
 8000c3a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c3c:	b083      	sub	sp, #12
 8000c3e:	af00      	add	r7, sp, #0
 8000c40:	6078      	str	r0, [r7, #4]
 8000c42:	6039      	str	r1, [r7, #0]
    return (0xFFFFFFFFFFFFFFFFull << (64 - len) >> (64 - len - pos));
 8000c44:	6839      	ldr	r1, [r7, #0]
 8000c46:	f1c1 0640 	rsb	r6, r1, #64	@ 0x40
 8000c4a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c4e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000c52:	f1a6 0e20 	sub.w	lr, r6, #32
 8000c56:	f1c6 0c20 	rsb	ip, r6, #32
 8000c5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000c5e:	fa00 fe0e 	lsl.w	lr, r0, lr
 8000c62:	ea43 030e 	orr.w	r3, r3, lr
 8000c66:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c6a:	ea43 030c 	orr.w	r3, r3, ip
 8000c6e:	fa00 f206 	lsl.w	r2, r0, r6
 8000c72:	6839      	ldr	r1, [r7, #0]
 8000c74:	f1c1 0040 	rsb	r0, r1, #64	@ 0x40
 8000c78:	6879      	ldr	r1, [r7, #4]
 8000c7a:	1a41      	subs	r1, r0, r1
 8000c7c:	f1c1 0620 	rsb	r6, r1, #32
 8000c80:	f1a1 0020 	sub.w	r0, r1, #32
 8000c84:	fa22 f401 	lsr.w	r4, r2, r1
 8000c88:	fa03 f606 	lsl.w	r6, r3, r6
 8000c8c:	4334      	orrs	r4, r6
 8000c8e:	fa23 f000 	lsr.w	r0, r3, r0
 8000c92:	4304      	orrs	r4, r0
 8000c94:	fa23 f501 	lsr.w	r5, r3, r1
 8000c98:	4622      	mov	r2, r4
 8000c9a:	462b      	mov	r3, r5
}
 8000c9c:	4610      	mov	r0, r2
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	370c      	adds	r7, #12
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000ca6 <encodeSignals>:

// Encodes a CAN msg with number of sub-messages
void encodeSignals(uint8_t *data, int count, ...)
{
 8000ca6:	b40e      	push	{r1, r2, r3}
 8000ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000cac:	b092      	sub	sp, #72	@ 0x48
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	60f8      	str	r0, [r7, #12]
    va_list args;
    va_start(args, count);
 8000cb2:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000cb6:	627b      	str	r3, [r7, #36]	@ 0x24
    uint64_t buffer = 0;
 8000cb8:	f04f 0200 	mov.w	r2, #0
 8000cbc:	f04f 0300 	mov.w	r3, #0
 8000cc0:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40

    int len_ptr = 0;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    for (size_t i = 0; i < count; i++)
 8000cc8:	2300      	movs	r3, #0
 8000cca:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000ccc:	e03c      	b.n	8000d48 <encodeSignals+0xa2>
    {
        RawCanSignal temp = va_arg(args, RawCanSignal);
 8000cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cd0:	3307      	adds	r3, #7
 8000cd2:	f023 0307 	bic.w	r3, r3, #7
 8000cd6:	f103 0210 	add.w	r2, r3, #16
 8000cda:	627a      	str	r2, [r7, #36]	@ 0x24
 8000cdc:	f107 0610 	add.w	r6, r7, #16
 8000ce0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ce2:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}

        // shift data over and apply mask then add to buffer
        uint64_t mask = generateMask(len_ptr, temp.length);
 8000ce6:	69bb      	ldr	r3, [r7, #24]
 8000ce8:	4619      	mov	r1, r3
 8000cea:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000cec:	f7ff ffa5 	bl	8000c3a <generateMask>
 8000cf0:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
        buffer |= (temp.raw_data.as_uint64 << len_ptr) & mask;
 8000cf4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000cf8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8000cfa:	f1a1 0620 	sub.w	r6, r1, #32
 8000cfe:	f1c1 0020 	rsb	r0, r1, #32
 8000d02:	fa03 f501 	lsl.w	r5, r3, r1
 8000d06:	fa02 f606 	lsl.w	r6, r2, r6
 8000d0a:	4335      	orrs	r5, r6
 8000d0c:	fa22 f000 	lsr.w	r0, r2, r0
 8000d10:	4305      	orrs	r5, r0
 8000d12:	fa02 f401 	lsl.w	r4, r2, r1
 8000d16:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8000d1a:	ea04 0a02 	and.w	sl, r4, r2
 8000d1e:	ea05 0b03 	and.w	fp, r5, r3
 8000d22:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8000d26:	ea42 010a 	orr.w	r1, r2, sl
 8000d2a:	6039      	str	r1, [r7, #0]
 8000d2c:	ea43 030b 	orr.w	r3, r3, fp
 8000d30:	607b      	str	r3, [r7, #4]
 8000d32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000d36:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40

        // update length
        len_ptr += temp.length;
 8000d3a:	69bb      	ldr	r3, [r7, #24]
 8000d3c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000d3e:	4413      	add	r3, r2
 8000d40:	63fb      	str	r3, [r7, #60]	@ 0x3c
    for (size_t i = 0; i < count; i++)
 8000d42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d44:	3301      	adds	r3, #1
 8000d46:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000d48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000d4a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000d4c:	429a      	cmp	r2, r3
 8000d4e:	d3be      	bcc.n	8000cce <encodeSignals+0x28>
    }

    // fill in msg
    for (size_t i = 0; i < 8; i++)
 8000d50:	2300      	movs	r3, #0
 8000d52:	637b      	str	r3, [r7, #52]	@ 0x34
 8000d54:	e01c      	b.n	8000d90 <encodeSignals+0xea>
    {
        data[i] = (buffer >> (i * 8)) & 0xFF;
 8000d56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d58:	00d9      	lsls	r1, r3, #3
 8000d5a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8000d5e:	f1c1 0420 	rsb	r4, r1, #32
 8000d62:	f1a1 0020 	sub.w	r0, r1, #32
 8000d66:	fa22 f801 	lsr.w	r8, r2, r1
 8000d6a:	fa03 f404 	lsl.w	r4, r3, r4
 8000d6e:	ea48 0804 	orr.w	r8, r8, r4
 8000d72:	fa23 f000 	lsr.w	r0, r3, r0
 8000d76:	ea48 0800 	orr.w	r8, r8, r0
 8000d7a:	fa23 f901 	lsr.w	r9, r3, r1
 8000d7e:	68fa      	ldr	r2, [r7, #12]
 8000d80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d82:	4413      	add	r3, r2
 8000d84:	fa5f f288 	uxtb.w	r2, r8
 8000d88:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < 8; i++)
 8000d8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8000d90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d92:	2b07      	cmp	r3, #7
 8000d94:	d9df      	bls.n	8000d56 <encodeSignals+0xb0>
    }
 8000d96:	bf00      	nop
 8000d98:	bf00      	nop
 8000d9a:	3748      	adds	r7, #72	@ 0x48
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000da2:	b003      	add	sp, #12
 8000da4:	4770      	bx	lr
	...

08000da8 <initialize>:
#include "corner.h"
#include <stdbool.h>

cornerboard_ corners;

void initialize(SPI_HandleTypeDef *hspi, CAN_HandleTypeDef *hcan, I2C_HandleTypeDef *hi2c, ADC_HandleTypeDef *hadc) {
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b0aa      	sub	sp, #168	@ 0xa8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	60f8      	str	r0, [r7, #12]
 8000db0:	60b9      	str	r1, [r7, #8]
 8000db2:	607a      	str	r2, [r7, #4]
 8000db4:	603b      	str	r3, [r7, #0]

    // Read the position of the corner board
    bool front = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8);
 8000db6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000dba:	484d      	ldr	r0, [pc, #308]	@ (8000ef0 <initialize+0x148>)
 8000dbc:	f002 fba0 	bl	8003500 <HAL_GPIO_ReadPin>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	bf14      	ite	ne
 8000dc6:	2301      	movne	r3, #1
 8000dc8:	2300      	moveq	r3, #0
 8000dca:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    bool left = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9);
 8000dce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dd2:	4847      	ldr	r0, [pc, #284]	@ (8000ef0 <initialize+0x148>)
 8000dd4:	f002 fb94 	bl	8003500 <HAL_GPIO_ReadPin>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	bf14      	ite	ne
 8000dde:	2301      	movne	r3, #1
 8000de0:	2300      	moveq	r3, #0
 8000de2:	f887 30a6 	strb.w	r3, [r7, #166]	@ 0xa6

    corners.corner_pos = (enum CornerPosition)((front << 1) | left);
 8000de6:	f997 30a7 	ldrsb.w	r3, [r7, #167]	@ 0xa7
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	b25a      	sxtb	r2, r3
 8000dee:	f997 30a6 	ldrsb.w	r3, [r7, #166]	@ 0xa6
 8000df2:	4313      	orrs	r3, r2
 8000df4:	b25b      	sxtb	r3, r3
 8000df6:	b2da      	uxtb	r2, r3
 8000df8:	4b3e      	ldr	r3, [pc, #248]	@ (8000ef4 <initialize+0x14c>)
 8000dfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    corners.hspi = hspi;
 8000dfe:	4a3d      	ldr	r2, [pc, #244]	@ (8000ef4 <initialize+0x14c>)
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	62d3      	str	r3, [r2, #44]	@ 0x2c
    corners.hcan = hcan;
 8000e04:	4a3b      	ldr	r2, [pc, #236]	@ (8000ef4 <initialize+0x14c>)
 8000e06:	68bb      	ldr	r3, [r7, #8]
 8000e08:	6293      	str	r3, [r2, #40]	@ 0x28
    corners.hi2c = hi2c;
 8000e0a:	4a3a      	ldr	r2, [pc, #232]	@ (8000ef4 <initialize+0x14c>)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	6253      	str	r3, [r2, #36]	@ 0x24
    corners.hadc = hadc;
 8000e10:	4a38      	ldr	r2, [pc, #224]	@ (8000ef4 <initialize+0x14c>)
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	6313      	str	r3, [r2, #48]	@ 0x30

    Corner_Initialize_Can(&corners);
 8000e16:	4837      	ldr	r0, [pc, #220]	@ (8000ef4 <initialize+0x14c>)
 8000e18:	f000 f90a 	bl	8001030 <Corner_Initialize_Can>

    VirtualTimer tg1 = InitializeTimer(100000000, sg_timer_group);
 8000e1c:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8000e20:	4a35      	ldr	r2, [pc, #212]	@ (8000ef8 <initialize+0x150>)
 8000e22:	4936      	ldr	r1, [pc, #216]	@ (8000efc <initialize+0x154>)
 8000e24:	4618      	mov	r0, r3
 8000e26:	f001 f86c 	bl	8001f02 <InitializeTimer>
    VirtualTimer tg2 = InitializeTimer(30, sus_pot_timer_group);
 8000e2a:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8000e2e:	4a34      	ldr	r2, [pc, #208]	@ (8000f00 <initialize+0x158>)
 8000e30:	211e      	movs	r1, #30
 8000e32:	4618      	mov	r0, r3
 8000e34:	f001 f865 	bl	8001f02 <InitializeTimer>
    VirtualTimer tg3 = InitializeTimer(30, main_can_loop);
 8000e38:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8000e3c:	4a31      	ldr	r2, [pc, #196]	@ (8000f04 <initialize+0x15c>)
 8000e3e:	211e      	movs	r1, #30
 8000e40:	4618      	mov	r0, r3
 8000e42:	f001 f85e 	bl	8001f02 <InitializeTimer>
    VirtualTimer tg4 = InitializeTimer(100000000, tire_temp_group);
 8000e46:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000e4a:	4a2f      	ldr	r2, [pc, #188]	@ (8000f08 <initialize+0x160>)
 8000e4c:	492b      	ldr	r1, [pc, #172]	@ (8000efc <initialize+0x154>)
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f001 f857 	bl	8001f02 <InitializeTimer>
    VirtualTimer tg5 = InitializeTimer(500, print_group);
 8000e54:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8000e58:	4a2c      	ldr	r2, [pc, #176]	@ (8000f0c <initialize+0x164>)
 8000e5a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f001 f84f 	bl	8001f02 <InitializeTimer>
    VirtualTimer tg6 = InitializeTimer(1000, temp_can_loop);
 8000e64:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000e68:	4a29      	ldr	r2, [pc, #164]	@ (8000f10 <initialize+0x168>)
 8000e6a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f001 f847 	bl	8001f02 <InitializeTimer>
    VirtualTimer total_tg[6] = {tg1, tg2, tg3, tg4, tg5, tg6};
 8000e74:	f107 0314 	add.w	r3, r7, #20
 8000e78:	f107 0298 	add.w	r2, r7, #152	@ 0x98
 8000e7c:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e7e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000e82:	f107 0320 	add.w	r3, r7, #32
 8000e86:	f107 028c 	add.w	r2, r7, #140	@ 0x8c
 8000e8a:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e8c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000e90:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e94:	f107 0280 	add.w	r2, r7, #128	@ 0x80
 8000e98:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e9a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000e9e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000ea2:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 8000ea6:	ca07      	ldmia	r2, {r0, r1, r2}
 8000ea8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000eac:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000eb0:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 8000eb4:	ca07      	ldmia	r2, {r0, r1, r2}
 8000eb6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000eba:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000ebe:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8000ec2:	ca07      	ldmia	r2, {r0, r1, r2}
 8000ec4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    corners.tg = InitializeTimerGroup(total_tg);
 8000ec8:	f107 0314 	add.w	r3, r7, #20
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f001 f833 	bl	8001f38 <InitializeTimerGroup>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	4a07      	ldr	r2, [pc, #28]	@ (8000ef4 <initialize+0x14c>)
 8000ed6:	63d3      	str	r3, [r2, #60]	@ 0x3c

    // Set PDWN pin to low
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8000ed8:	2201      	movs	r2, #1
 8000eda:	2101      	movs	r1, #1
 8000edc:	4804      	ldr	r0, [pc, #16]	@ (8000ef0 <initialize+0x148>)
 8000ede:	f002 fb27 	bl	8003530 <HAL_GPIO_WritePin>
    //     printf("Failed to initialize temperature sensors\n");
    // } else {
    //     printf("Temperature sensors initialized successfully\n");
    // }

    ADS_Enable_EXTI();
 8000ee2:	f004 fb51 	bl	8005588 <ADS_Enable_EXTI>
}
 8000ee6:	bf00      	nop
 8000ee8:	37a8      	adds	r7, #168	@ 0xa8
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	40020800 	.word	0x40020800
 8000ef4:	20000084 	.word	0x20000084
 8000ef8:	08000f2d 	.word	0x08000f2d
 8000efc:	05f5e100 	.word	0x05f5e100
 8000f00:	08000f3d 	.word	0x08000f3d
 8000f04:	08001191 	.word	0x08001191
 8000f08:	08000f59 	.word	0x08000f59
 8000f0c:	08000f6d 	.word	0x08000f6d
 8000f10:	08001141 	.word	0x08001141

08000f14 <tick_timers>:

void tick_timers() {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
    TickTimer(corners.tg);
 8000f18:	4b03      	ldr	r3, [pc, #12]	@ (8000f28 <tick_timers+0x14>)
 8000f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f001 f81f 	bl	8001f60 <TickTimer>
}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	20000084 	.word	0x20000084

08000f2c <sg_timer_group>:

void sg_timer_group() {
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
    //     // while(1);
    // }
    // corners.strain_gauge_data = raw;

    // // printf("adc val: %ld\n", adc_val);
}
 8000f30:	bf00      	nop
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
	...

08000f3c <sus_pot_timer_group>:

void sus_pot_timer_group() {
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
    Read_Internal_ADC_Data(corners.hadc, &corners.sus_pot_data);
 8000f40:	4b03      	ldr	r3, [pc, #12]	@ (8000f50 <sus_pot_timer_group+0x14>)
 8000f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f44:	4903      	ldr	r1, [pc, #12]	@ (8000f54 <sus_pot_timer_group+0x18>)
 8000f46:	4618      	mov	r0, r3
 8000f48:	f000 fa7e 	bl	8001448 <Read_Internal_ADC_Data>
}
 8000f4c:	bf00      	nop
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	20000084 	.word	0x20000084
 8000f54:	200000bc 	.word	0x200000bc

08000f58 <tire_temp_group>:

void tire_temp_group() {
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
    Temp_ReadAll(&corners.temp_sensors);
 8000f5c:	4802      	ldr	r0, [pc, #8]	@ (8000f68 <tire_temp_group+0x10>)
 8000f5e:	f000 ffb5 	bl	8001ecc <Temp_ReadAll>
}
 8000f62:	bf00      	nop
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	20000084 	.word	0x20000084

08000f6c <print_group>:

void print_group() {
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
    printf("Corner Position: %d\n", corners.corner_pos);
 8000f72:	4b19      	ldr	r3, [pc, #100]	@ (8000fd8 <print_group+0x6c>)
 8000f74:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000f78:	4619      	mov	r1, r3
 8000f7a:	4818      	ldr	r0, [pc, #96]	@ (8000fdc <print_group+0x70>)
 8000f7c:	f004 fca4 	bl	80058c8 <iprintf>
    printf("Strain Gauge Reading: %ld\n", corners.strain_gauge_data);
 8000f80:	4b15      	ldr	r3, [pc, #84]	@ (8000fd8 <print_group+0x6c>)
 8000f82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f84:	4619      	mov	r1, r3
 8000f86:	4816      	ldr	r0, [pc, #88]	@ (8000fe0 <print_group+0x74>)
 8000f88:	f004 fc9e 	bl	80058c8 <iprintf>
    printf("Suspension Potentiometer ADC Value: %ld\n", corners.sus_pot_data);
 8000f8c:	4b12      	ldr	r3, [pc, #72]	@ (8000fd8 <print_group+0x6c>)
 8000f8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f90:	4619      	mov	r1, r3
 8000f92:	4814      	ldr	r0, [pc, #80]	@ (8000fe4 <print_group+0x78>)
 8000f94:	f004 fc98 	bl	80058c8 <iprintf>
    for (int i = 0; i < TEMP_NUM_SENSORS; i++) {
 8000f98:	2300      	movs	r3, #0
 8000f9a:	607b      	str	r3, [r7, #4]
 8000f9c:	e011      	b.n	8000fc2 <print_group+0x56>
        printf("Temp Sensor %d: %d C\n", i, (int)corners.temp_sensors.temps[i]);
 8000f9e:	4a0e      	ldr	r2, [pc, #56]	@ (8000fd8 <print_group+0x6c>)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	009b      	lsls	r3, r3, #2
 8000fa4:	4413      	add	r3, r2
 8000fa6:	3304      	adds	r3, #4
 8000fa8:	edd3 7a00 	vldr	s15, [r3]
 8000fac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000fb0:	ee17 2a90 	vmov	r2, s15
 8000fb4:	6879      	ldr	r1, [r7, #4]
 8000fb6:	480c      	ldr	r0, [pc, #48]	@ (8000fe8 <print_group+0x7c>)
 8000fb8:	f004 fc86 	bl	80058c8 <iprintf>
    for (int i = 0; i < TEMP_NUM_SENSORS; i++) {
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	607b      	str	r3, [r7, #4]
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2b07      	cmp	r3, #7
 8000fc6:	ddea      	ble.n	8000f9e <print_group+0x32>
    }
    printf("\n\n");
 8000fc8:	4808      	ldr	r0, [pc, #32]	@ (8000fec <print_group+0x80>)
 8000fca:	f004 fce5 	bl	8005998 <puts>
}
 8000fce:	bf00      	nop
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	20000084 	.word	0x20000084
 8000fdc:	08006534 	.word	0x08006534
 8000fe0:	0800654c 	.word	0x0800654c
 8000fe4:	08006568 	.word	0x08006568
 8000fe8:	08006594 	.word	0x08006594
 8000fec:	080065ac 	.word	0x080065ac

08000ff0 <SG_Receive_Data>:

void SG_Receive_Data() {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
    uint8_t spi_rx[4] = {0};
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	603b      	str	r3, [r7, #0]
    ADS_Transmit_Data(corners.hspi, spi_rx);
 8000ffa:	4b0c      	ldr	r3, [pc, #48]	@ (800102c <SG_Receive_Data+0x3c>)
 8000ffc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ffe:	463a      	mov	r2, r7
 8001000:	4611      	mov	r1, r2
 8001002:	4618      	mov	r0, r3
 8001004:	f004 face 	bl	80055a4 <ADS_Transmit_Data>
    int32_t raw = ((spi_rx[0] << 24) | (spi_rx[1] << 16) | spi_rx[2] << 8) >> 8;
 8001008:	783b      	ldrb	r3, [r7, #0]
 800100a:	061a      	lsls	r2, r3, #24
 800100c:	787b      	ldrb	r3, [r7, #1]
 800100e:	041b      	lsls	r3, r3, #16
 8001010:	431a      	orrs	r2, r3
 8001012:	78bb      	ldrb	r3, [r7, #2]
 8001014:	021b      	lsls	r3, r3, #8
 8001016:	4313      	orrs	r3, r2
 8001018:	121b      	asrs	r3, r3, #8
 800101a:	607b      	str	r3, [r7, #4]
    corners.strain_gauge_data = raw;
 800101c:	4a03      	ldr	r2, [pc, #12]	@ (800102c <SG_Receive_Data+0x3c>)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6353      	str	r3, [r2, #52]	@ 0x34
 8001022:	bf00      	nop
 8001024:	3708      	adds	r7, #8
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	20000084 	.word	0x20000084

08001030 <Corner_Initialize_Can>:
#include "corner_can.h"

corner_can_ corner_can;

void Corner_Initialize_Can(cornerboard_ *cornerboard) {
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  // Store cornerboard reference
  corner_can.cornerboard = cornerboard;
 8001038:	4a28      	ldr	r2, [pc, #160]	@ (80010dc <Corner_Initialize_Can+0xac>)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	6013      	str	r3, [r2, #0]

  // Start CAN
  printf("HAL_CAN_Start returned: %d\n",
         HAL_CAN_Start(corner_can.cornerboard->hcan));
 800103e:	4b27      	ldr	r3, [pc, #156]	@ (80010dc <Corner_Initialize_Can+0xac>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001044:	4618      	mov	r0, r3
 8001046:	f001 fe0b 	bl	8002c60 <HAL_CAN_Start>
 800104a:	4603      	mov	r3, r0
  printf("HAL_CAN_Start returned: %d\n",
 800104c:	4619      	mov	r1, r3
 800104e:	4824      	ldr	r0, [pc, #144]	@ (80010e0 <Corner_Initialize_Can+0xb0>)
 8001050:	f004 fc3a 	bl	80058c8 <iprintf>

  // Enable notifications (interrupts) for CAN
  HAL_CAN_ActivateNotification(corner_can.cornerboard->hcan,
 8001054:	4b21      	ldr	r3, [pc, #132]	@ (80010dc <Corner_Initialize_Can+0xac>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800105a:	2102      	movs	r1, #2
 800105c:	4618      	mov	r0, r3
 800105e:	f001 ff48 	bl	8002ef2 <HAL_CAN_ActivateNotification>
  //    int pos = corner_can.cornerboard->corner.corner_pos;

  // Temperature message 1 header initialization (first 4 temps)
  // Base ID 0x520, each corner gets 2 IDs
  corner_can.TxHeaderTemperatures1_.StdId =
      0x530 + (corner_can.cornerboard->corner_pos * 2);
 8001062:	4b1e      	ldr	r3, [pc, #120]	@ (80010dc <Corner_Initialize_Can+0xac>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800106a:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800106e:	005b      	lsls	r3, r3, #1
 8001070:	461a      	mov	r2, r3
  corner_can.TxHeaderTemperatures1_.StdId =
 8001072:	4b1a      	ldr	r3, [pc, #104]	@ (80010dc <Corner_Initialize_Can+0xac>)
 8001074:	62da      	str	r2, [r3, #44]	@ 0x2c
  corner_can.TxHeaderTemperatures1_.IDE = CAN_ID_STD;
 8001076:	4b19      	ldr	r3, [pc, #100]	@ (80010dc <Corner_Initialize_Can+0xac>)
 8001078:	2200      	movs	r2, #0
 800107a:	635a      	str	r2, [r3, #52]	@ 0x34
  corner_can.TxHeaderTemperatures1_.RTR = CAN_RTR_DATA;
 800107c:	4b17      	ldr	r3, [pc, #92]	@ (80010dc <Corner_Initialize_Can+0xac>)
 800107e:	2200      	movs	r2, #0
 8001080:	639a      	str	r2, [r3, #56]	@ 0x38
  corner_can.TxHeaderTemperatures1_.DLC = 8;
 8001082:	4b16      	ldr	r3, [pc, #88]	@ (80010dc <Corner_Initialize_Can+0xac>)
 8001084:	2208      	movs	r2, #8
 8001086:	63da      	str	r2, [r3, #60]	@ 0x3c

  // Temperature message 2 header initialization (last 4 temps)
  corner_can.TxHeaderTemperatures2_.StdId =
      0x531 + (corner_can.cornerboard->corner_pos * 2);
 8001088:	4b14      	ldr	r3, [pc, #80]	@ (80010dc <Corner_Initialize_Can+0xac>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001090:	005b      	lsls	r3, r3, #1
 8001092:	f203 5331 	addw	r3, r3, #1329	@ 0x531
 8001096:	461a      	mov	r2, r3
  corner_can.TxHeaderTemperatures2_.StdId =
 8001098:	4b10      	ldr	r3, [pc, #64]	@ (80010dc <Corner_Initialize_Can+0xac>)
 800109a:	64da      	str	r2, [r3, #76]	@ 0x4c
  corner_can.TxHeaderTemperatures2_.IDE = CAN_ID_STD;
 800109c:	4b0f      	ldr	r3, [pc, #60]	@ (80010dc <Corner_Initialize_Can+0xac>)
 800109e:	2200      	movs	r2, #0
 80010a0:	655a      	str	r2, [r3, #84]	@ 0x54
  corner_can.TxHeaderTemperatures2_.RTR = CAN_RTR_DATA;
 80010a2:	4b0e      	ldr	r3, [pc, #56]	@ (80010dc <Corner_Initialize_Can+0xac>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	659a      	str	r2, [r3, #88]	@ 0x58
  corner_can.TxHeaderTemperatures2_.DLC = 8;
 80010a8:	4b0c      	ldr	r3, [pc, #48]	@ (80010dc <Corner_Initialize_Can+0xac>)
 80010aa:	2208      	movs	r2, #8
 80010ac:	65da      	str	r2, [r3, #92]	@ 0x5c

  corner_can.TxHeaderSg_.StdId = 
      0x538 + (corner_can.cornerboard->corner_pos * 2);
 80010ae:	4b0b      	ldr	r3, [pc, #44]	@ (80010dc <Corner_Initialize_Can+0xac>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80010b6:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	461a      	mov	r2, r3
  corner_can.TxHeaderSg_.StdId = 
 80010be:	4b07      	ldr	r3, [pc, #28]	@ (80010dc <Corner_Initialize_Can+0xac>)
 80010c0:	66da      	str	r2, [r3, #108]	@ 0x6c
  corner_can.TxHeaderSg_.IDE = CAN_ID_STD;
 80010c2:	4b06      	ldr	r3, [pc, #24]	@ (80010dc <Corner_Initialize_Can+0xac>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	675a      	str	r2, [r3, #116]	@ 0x74
  corner_can.TxHeaderSg_.RTR = CAN_RTR_DATA;
 80010c8:	4b04      	ldr	r3, [pc, #16]	@ (80010dc <Corner_Initialize_Can+0xac>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	679a      	str	r2, [r3, #120]	@ 0x78
  corner_can.TxHeaderSg_.DLC = 8;
 80010ce:	4b03      	ldr	r3, [pc, #12]	@ (80010dc <Corner_Initialize_Can+0xac>)
 80010d0:	2208      	movs	r2, #8
 80010d2:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80010d4:	bf00      	nop
 80010d6:	3708      	adds	r7, #8
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	200000c8 	.word	0x200000c8
 80010e0:	080065b0 	.word	0x080065b0

080010e4 <send_can_messages>:

uint8_t send_can_messages(CAN_HandleTypeDef *hcan,
                          CAN_TxHeaderTypeDef *TxHeader, uint8_t *data,
                          uint32_t *TxMailBox) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b086      	sub	sp, #24
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	60f8      	str	r0, [r7, #12]
 80010ec:	60b9      	str	r1, [r7, #8]
 80010ee:	607a      	str	r2, [r7, #4]
 80010f0:	603b      	str	r3, [r7, #0]
  // Send message
  if (HAL_CAN_GetTxMailboxesFreeLevel(hcan) > 0) {
 80010f2:	68f8      	ldr	r0, [r7, #12]
 80010f4:	f001 fec8 	bl	8002e88 <HAL_CAN_GetTxMailboxesFreeLevel>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d011      	beq.n	8001122 <send_can_messages+0x3e>
    HAL_StatusTypeDef msg_status =
        HAL_CAN_AddTxMessage(hcan, TxHeader, data, TxMailBox);
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	687a      	ldr	r2, [r7, #4]
 8001102:	68b9      	ldr	r1, [r7, #8]
 8001104:	68f8      	ldr	r0, [r7, #12]
 8001106:	f001 fdef 	bl	8002ce8 <HAL_CAN_AddTxMessage>
 800110a:	4603      	mov	r3, r0
 800110c:	75fb      	strb	r3, [r7, #23]

    if (msg_status != HAL_OK) {
 800110e:	7dfb      	ldrb	r3, [r7, #23]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d00b      	beq.n	800112c <send_can_messages+0x48>
      printf("Failed to send CAN message. Status: %d\n", msg_status);
 8001114:	7dfb      	ldrb	r3, [r7, #23]
 8001116:	4619      	mov	r1, r3
 8001118:	4807      	ldr	r0, [pc, #28]	@ (8001138 <send_can_messages+0x54>)
 800111a:	f004 fbd5 	bl	80058c8 <iprintf>
      // Error handling
      return 1;
 800111e:	2301      	movs	r3, #1
 8001120:	e005      	b.n	800112e <send_can_messages+0x4a>

    } else {
      // printf("CAN message sent successfully\n");
    }
  } else {
    printf("No free Tx mailboxes available. Message not sent.\n");
 8001122:	4806      	ldr	r0, [pc, #24]	@ (800113c <send_can_messages+0x58>)
 8001124:	f004 fc38 	bl	8005998 <puts>
    return 1; // Indicate failure
 8001128:	2301      	movs	r3, #1
 800112a:	e000      	b.n	800112e <send_can_messages+0x4a>
  }
  return 0;
 800112c:	2300      	movs	r3, #0
}
 800112e:	4618      	mov	r0, r3
 8001130:	3718      	adds	r7, #24
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	080065cc 	.word	0x080065cc
 800113c:	080065f4 	.word	0x080065f4

08001140 <temp_can_loop>:

void temp_can_loop() {
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  // Update and send temperature message 1 (first 4 temps)
  populateCorner_TemperatureMessages(corner_can.txDataTemperatures1_, 0);
 8001144:	2100      	movs	r1, #0
 8001146:	480c      	ldr	r0, [pc, #48]	@ (8001178 <temp_can_loop+0x38>)
 8001148:	f000 f83a 	bl	80011c0 <populateCorner_TemperatureMessages>
  send_can_messages(corner_can.cornerboard->hcan,
 800114c:	4b0b      	ldr	r3, [pc, #44]	@ (800117c <temp_can_loop+0x3c>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8001152:	4b0b      	ldr	r3, [pc, #44]	@ (8001180 <temp_can_loop+0x40>)
 8001154:	4a08      	ldr	r2, [pc, #32]	@ (8001178 <temp_can_loop+0x38>)
 8001156:	490b      	ldr	r1, [pc, #44]	@ (8001184 <temp_can_loop+0x44>)
 8001158:	f7ff ffc4 	bl	80010e4 <send_can_messages>
                    &corner_can.TxHeaderTemperatures1_,
                    corner_can.txDataTemperatures1_, &corner_can.TxMailBox_);

  // Update and send temperature message 2 (last 4 temps)
  populateCorner_TemperatureMessages(corner_can.txDataTemperatures2_, 1);
 800115c:	2101      	movs	r1, #1
 800115e:	480a      	ldr	r0, [pc, #40]	@ (8001188 <temp_can_loop+0x48>)
 8001160:	f000 f82e 	bl	80011c0 <populateCorner_TemperatureMessages>
  send_can_messages(corner_can.cornerboard->hcan,
 8001164:	4b05      	ldr	r3, [pc, #20]	@ (800117c <temp_can_loop+0x3c>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800116a:	4b05      	ldr	r3, [pc, #20]	@ (8001180 <temp_can_loop+0x40>)
 800116c:	4a06      	ldr	r2, [pc, #24]	@ (8001188 <temp_can_loop+0x48>)
 800116e:	4907      	ldr	r1, [pc, #28]	@ (800118c <temp_can_loop+0x4c>)
 8001170:	f7ff ffb8 	bl	80010e4 <send_can_messages>
                    &corner_can.TxHeaderTemperatures2_,
                    corner_can.txDataTemperatures2_, &corner_can.TxMailBox_);
}
 8001174:	bf00      	nop
 8001176:	bd80      	pop	{r7, pc}
 8001178:	2000010c 	.word	0x2000010c
 800117c:	200000c8 	.word	0x200000c8
 8001180:	200000cc 	.word	0x200000cc
 8001184:	200000f4 	.word	0x200000f4
 8001188:	2000012c 	.word	0x2000012c
 800118c:	20000114 	.word	0x20000114

08001190 <main_can_loop>:

void main_can_loop() {
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  populateCorner_Messages(corner_can.txDataSg_);
 8001194:	4806      	ldr	r0, [pc, #24]	@ (80011b0 <main_can_loop+0x20>)
 8001196:	f000 f867 	bl	8001268 <populateCorner_Messages>
  send_can_messages(corner_can.cornerboard->hcan, &corner_can.TxHeaderSg_,
 800119a:	4b06      	ldr	r3, [pc, #24]	@ (80011b4 <main_can_loop+0x24>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80011a0:	4b05      	ldr	r3, [pc, #20]	@ (80011b8 <main_can_loop+0x28>)
 80011a2:	4a03      	ldr	r2, [pc, #12]	@ (80011b0 <main_can_loop+0x20>)
 80011a4:	4905      	ldr	r1, [pc, #20]	@ (80011bc <main_can_loop+0x2c>)
 80011a6:	f7ff ff9d 	bl	80010e4 <send_can_messages>
                    corner_can.txDataSg_, &corner_can.TxMailBox_);
}
 80011aa:	bf00      	nop
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	2000014c 	.word	0x2000014c
 80011b4:	200000c8 	.word	0x200000c8
 80011b8:	200000cc 	.word	0x200000cc
 80011bc:	20000134 	.word	0x20000134

080011c0 <populateCorner_TemperatureMessages>:

void populateCorner_TemperatureMessages(uint8_t *data, int msg_num) {
 80011c0:	b590      	push	{r4, r7, lr}
 80011c2:	b0a3      	sub	sp, #140	@ 0x8c
 80011c4:	af0e      	add	r7, sp, #56	@ 0x38
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	6039      	str	r1, [r7, #0]
  RawCanSignal signals[4];

  // Each message contains 4 temps with 16-bit encoding
  // msg_num 0: temps[0-3], msg_num 1: temps[4-7]
  int offset = msg_num * 4;
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	009b      	lsls	r3, r3, #2
 80011ce:	64bb      	str	r3, [r7, #72]	@ 0x48

  for (int i = 0; i < 4; i++) {
 80011d0:	2300      	movs	r3, #0
 80011d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80011d4:	e01a      	b.n	800120c <populateCorner_TemperatureMessages+0x4c>
    populateRawMessage(&signals[i],
 80011d6:	f107 0208 	add.w	r2, r7, #8
 80011da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011dc:	011b      	lsls	r3, r3, #4
 80011de:	18d0      	adds	r0, r2, r3
                       corner_can.cornerboard->temp_sensors.temps[offset + i],
 80011e0:	4b1e      	ldr	r3, [pc, #120]	@ (800125c <populateCorner_TemperatureMessages+0x9c>)
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80011e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011e8:	440b      	add	r3, r1
    populateRawMessage(&signals[i],
 80011ea:	009b      	lsls	r3, r3, #2
 80011ec:	4413      	add	r3, r2
 80011ee:	3304      	adds	r3, #4
 80011f0:	edd3 7a00 	vldr	s15, [r3]
 80011f4:	ed9f 1a1a 	vldr	s2, [pc, #104]	@ 8001260 <populateCorner_TemperatureMessages+0xa0>
 80011f8:	eddf 0a1a 	vldr	s1, [pc, #104]	@ 8001264 <populateCorner_TemperatureMessages+0xa4>
 80011fc:	2110      	movs	r1, #16
 80011fe:	eeb0 0a67 	vmov.f32	s0, s15
 8001202:	f7ff fcf1 	bl	8000be8 <populateRawMessage>
  for (int i = 0; i < 4; i++) {
 8001206:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001208:	3301      	adds	r3, #1
 800120a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800120c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800120e:	2b03      	cmp	r3, #3
 8001210:	dde1      	ble.n	80011d6 <populateCorner_TemperatureMessages+0x16>
                       16, 0.01, 0);
  }

  encodeSignals(data, 4, signals[0], signals[1], signals[2], signals[3]);
 8001212:	ac0a      	add	r4, sp, #40	@ 0x28
 8001214:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001218:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800121a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800121e:	ac06      	add	r4, sp, #24
 8001220:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001224:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001226:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800122a:	ac02      	add	r4, sp, #8
 800122c:	f107 0318 	add.w	r3, r7, #24
 8001230:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001232:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001236:	466a      	mov	r2, sp
 8001238:	f107 0310 	add.w	r3, r7, #16
 800123c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001240:	e882 0003 	stmia.w	r2, {r0, r1}
 8001244:	f107 0308 	add.w	r3, r7, #8
 8001248:	cb0c      	ldmia	r3, {r2, r3}
 800124a:	2104      	movs	r1, #4
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	f7ff fd2a 	bl	8000ca6 <encodeSignals>
}
 8001252:	bf00      	nop
 8001254:	3754      	adds	r7, #84	@ 0x54
 8001256:	46bd      	mov	sp, r7
 8001258:	bd90      	pop	{r4, r7, pc}
 800125a:	bf00      	nop
 800125c:	200000c8 	.word	0x200000c8
 8001260:	00000000 	.word	0x00000000
 8001264:	3c23d70a 	.word	0x3c23d70a

08001268 <populateCorner_Messages>:

void populateCorner_Messages(uint8_t *data) {
 8001268:	b590      	push	{r4, r7, lr}
 800126a:	b0c1      	sub	sp, #260	@ 0x104
 800126c:	af1e      	add	r7, sp, #120	@ 0x78
 800126e:	6078      	str	r0, [r7, #4]
  // for (int i = 0; i < 2; i++) {
  //   populateRawMessage(&signals[i], corner_can.cornerboard->spi_rx[i], 8, 1, 0);
  // }

  // send each byte of sg data as a signal in little endian order
  populateRawMessage(&signals[3], (corner_can.cornerboard->strain_gauge_data >> 24) & 0xFF, 8, 1, 0);
 8001270:	4b73      	ldr	r3, [pc, #460]	@ (8001440 <populateCorner_Messages+0x1d8>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001276:	0e1b      	lsrs	r3, r3, #24
 8001278:	ee07 3a90 	vmov	s15, r3
 800127c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001280:	f107 0308 	add.w	r3, r7, #8
 8001284:	3330      	adds	r3, #48	@ 0x30
 8001286:	ed9f 1a6f 	vldr	s2, [pc, #444]	@ 8001444 <populateCorner_Messages+0x1dc>
 800128a:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800128e:	2108      	movs	r1, #8
 8001290:	eeb0 0a67 	vmov.f32	s0, s15
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff fca7 	bl	8000be8 <populateRawMessage>
  populateRawMessage(&signals[2], (corner_can.cornerboard->strain_gauge_data >> 16) & 0xFF, 8, 1, 0);
 800129a:	4b69      	ldr	r3, [pc, #420]	@ (8001440 <populateCorner_Messages+0x1d8>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012a0:	141b      	asrs	r3, r3, #16
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	ee07 3a90 	vmov	s15, r3
 80012a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012ac:	f107 0308 	add.w	r3, r7, #8
 80012b0:	3320      	adds	r3, #32
 80012b2:	ed9f 1a64 	vldr	s2, [pc, #400]	@ 8001444 <populateCorner_Messages+0x1dc>
 80012b6:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80012ba:	2108      	movs	r1, #8
 80012bc:	eeb0 0a67 	vmov.f32	s0, s15
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff fc91 	bl	8000be8 <populateRawMessage>
  populateRawMessage(&signals[1], (corner_can.cornerboard->strain_gauge_data >> 8) & 0xFF, 8, 1, 0);
 80012c6:	4b5e      	ldr	r3, [pc, #376]	@ (8001440 <populateCorner_Messages+0x1d8>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012cc:	121b      	asrs	r3, r3, #8
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	ee07 3a90 	vmov	s15, r3
 80012d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012d8:	f107 0308 	add.w	r3, r7, #8
 80012dc:	3310      	adds	r3, #16
 80012de:	ed9f 1a59 	vldr	s2, [pc, #356]	@ 8001444 <populateCorner_Messages+0x1dc>
 80012e2:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80012e6:	2108      	movs	r1, #8
 80012e8:	eeb0 0a67 	vmov.f32	s0, s15
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff fc7b 	bl	8000be8 <populateRawMessage>
  populateRawMessage(&signals[0], corner_can.cornerboard->strain_gauge_data & 0xFF, 8, 1, 0);
 80012f2:	4b53      	ldr	r3, [pc, #332]	@ (8001440 <populateCorner_Messages+0x1d8>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	ee07 3a90 	vmov	s15, r3
 80012fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001302:	f107 0308 	add.w	r3, r7, #8
 8001306:	ed9f 1a4f 	vldr	s2, [pc, #316]	@ 8001444 <populateCorner_Messages+0x1dc>
 800130a:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800130e:	2108      	movs	r1, #8
 8001310:	eeb0 0a67 	vmov.f32	s0, s15
 8001314:	4618      	mov	r0, r3
 8001316:	f7ff fc67 	bl	8000be8 <populateRawMessage>

  // send each byte of suspension potentiometer data as a signal in big endian order
  populateRawMessage(&signals[7], (corner_can.cornerboard->sus_pot_data >> 24) & 0xFF, 8, 1, 0);
 800131a:	4b49      	ldr	r3, [pc, #292]	@ (8001440 <populateCorner_Messages+0x1d8>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001320:	0e1b      	lsrs	r3, r3, #24
 8001322:	ee07 3a90 	vmov	s15, r3
 8001326:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800132a:	f107 0308 	add.w	r3, r7, #8
 800132e:	3370      	adds	r3, #112	@ 0x70
 8001330:	ed9f 1a44 	vldr	s2, [pc, #272]	@ 8001444 <populateCorner_Messages+0x1dc>
 8001334:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8001338:	2108      	movs	r1, #8
 800133a:	eeb0 0a67 	vmov.f32	s0, s15
 800133e:	4618      	mov	r0, r3
 8001340:	f7ff fc52 	bl	8000be8 <populateRawMessage>
  populateRawMessage(&signals[6], (corner_can.cornerboard->sus_pot_data >> 16) & 0xFF, 8, 1, 0);
 8001344:	4b3e      	ldr	r3, [pc, #248]	@ (8001440 <populateCorner_Messages+0x1d8>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800134a:	0c1b      	lsrs	r3, r3, #16
 800134c:	b2db      	uxtb	r3, r3
 800134e:	ee07 3a90 	vmov	s15, r3
 8001352:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001356:	f107 0308 	add.w	r3, r7, #8
 800135a:	3360      	adds	r3, #96	@ 0x60
 800135c:	ed9f 1a39 	vldr	s2, [pc, #228]	@ 8001444 <populateCorner_Messages+0x1dc>
 8001360:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8001364:	2108      	movs	r1, #8
 8001366:	eeb0 0a67 	vmov.f32	s0, s15
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff fc3c 	bl	8000be8 <populateRawMessage>
  populateRawMessage(&signals[5], (corner_can.cornerboard->sus_pot_data >> 8) & 0xFF, 8, 1, 0);
 8001370:	4b33      	ldr	r3, [pc, #204]	@ (8001440 <populateCorner_Messages+0x1d8>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001376:	0a1b      	lsrs	r3, r3, #8
 8001378:	b2db      	uxtb	r3, r3
 800137a:	ee07 3a90 	vmov	s15, r3
 800137e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001382:	f107 0308 	add.w	r3, r7, #8
 8001386:	3350      	adds	r3, #80	@ 0x50
 8001388:	ed9f 1a2e 	vldr	s2, [pc, #184]	@ 8001444 <populateCorner_Messages+0x1dc>
 800138c:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8001390:	2108      	movs	r1, #8
 8001392:	eeb0 0a67 	vmov.f32	s0, s15
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff fc26 	bl	8000be8 <populateRawMessage>
  populateRawMessage(&signals[4], corner_can.cornerboard->sus_pot_data & 0xFF, 8, 1, 0);
 800139c:	4b28      	ldr	r3, [pc, #160]	@ (8001440 <populateCorner_Messages+0x1d8>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	ee07 3a90 	vmov	s15, r3
 80013a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013ac:	f107 0308 	add.w	r3, r7, #8
 80013b0:	3340      	adds	r3, #64	@ 0x40
 80013b2:	ed9f 1a24 	vldr	s2, [pc, #144]	@ 8001444 <populateCorner_Messages+0x1dc>
 80013b6:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80013ba:	2108      	movs	r1, #8
 80013bc:	eeb0 0a67 	vmov.f32	s0, s15
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff fc11 	bl	8000be8 <populateRawMessage>

  encodeSignals(data, 8, signals[0], signals[1], signals[2], signals[3], signals[4], signals[5], signals[6], signals[7]);
 80013c6:	ac1a      	add	r4, sp, #104	@ 0x68
 80013c8:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 80013cc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013ce:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80013d2:	ac16      	add	r4, sp, #88	@ 0x58
 80013d4:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80013d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013da:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80013de:	ac12      	add	r4, sp, #72	@ 0x48
 80013e0:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80013e4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013e6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80013ea:	ac0e      	add	r4, sp, #56	@ 0x38
 80013ec:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80013f0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013f2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80013f6:	ac0a      	add	r4, sp, #40	@ 0x28
 80013f8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80013fc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013fe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001402:	ac06      	add	r4, sp, #24
 8001404:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001408:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800140a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800140e:	ac02      	add	r4, sp, #8
 8001410:	f107 0318 	add.w	r3, r7, #24
 8001414:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001416:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800141a:	466a      	mov	r2, sp
 800141c:	f107 0310 	add.w	r3, r7, #16
 8001420:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001424:	e882 0003 	stmia.w	r2, {r0, r1}
 8001428:	f107 0308 	add.w	r3, r7, #8
 800142c:	cb0c      	ldmia	r3, {r2, r3}
 800142e:	2108      	movs	r1, #8
 8001430:	6878      	ldr	r0, [r7, #4]
 8001432:	f7ff fc38 	bl	8000ca6 <encodeSignals>
 8001436:	bf00      	nop
 8001438:	378c      	adds	r7, #140	@ 0x8c
 800143a:	46bd      	mov	sp, r7
 800143c:	bd90      	pop	{r4, r7, pc}
 800143e:	bf00      	nop
 8001440:	200000c8 	.word	0x200000c8
 8001444:	00000000 	.word	0x00000000

08001448 <Read_Internal_ADC_Data>:
  //     // Error
  //     printf("ERROR\n");
  // }
}

void Read_Internal_ADC_Data(ADC_HandleTypeDef *hadc, uint32_t *adc_val) {
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	6039      	str	r1, [r7, #0]
  HAL_ADC_Start(hadc);
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f000 fea2 	bl	800219c <HAL_ADC_Start>
  if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 8001458:	2164      	movs	r1, #100	@ 0x64
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f000 ff70 	bl	8002340 <HAL_ADC_PollForConversion>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d106      	bne.n	8001474 <Read_Internal_ADC_Data+0x2c>
    *adc_val = HAL_ADC_GetValue(hadc);
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f000 fff5 	bl	8002456 <HAL_ADC_GetValue>
 800146c:	4602      	mov	r2, r0
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	601a      	str	r2, [r3, #0]
    // printf("Internal ADC Value: %lu\n", *adc_val);
  } else {
    printf("Failed to read internal ADC value.\n");
  }
 8001472:	e002      	b.n	800147a <Read_Internal_ADC_Data+0x32>
    printf("Failed to read internal ADC value.\n");
 8001474:	4803      	ldr	r0, [pc, #12]	@ (8001484 <Read_Internal_ADC_Data+0x3c>)
 8001476:	f004 fa8f 	bl	8005998 <puts>
 800147a:	bf00      	nop
 800147c:	3708      	adds	r7, #8
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	08006628 	.word	0x08006628

08001488 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001490:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001494:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001498:	f003 0301 	and.w	r3, r3, #1
 800149c:	2b00      	cmp	r3, #0
 800149e:	d013      	beq.n	80014c8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80014a0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80014a4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80014a8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d00b      	beq.n	80014c8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80014b0:	e000      	b.n	80014b4 <ITM_SendChar+0x2c>
    {
      __NOP();
 80014b2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80014b4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d0f9      	beq.n	80014b2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80014be:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80014c2:	687a      	ldr	r2, [r7, #4]
 80014c4:	b2d2      	uxtb	r2, r2
 80014c6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80014c8:	687b      	ldr	r3, [r7, #4]
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	370c      	adds	r7, #12
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr

080014d6 <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 80014d6:	b580      	push	{r7, lr}
 80014d8:	b086      	sub	sp, #24
 80014da:	af00      	add	r7, sp, #0
 80014dc:	60f8      	str	r0, [r7, #12]
 80014de:	60b9      	str	r1, [r7, #8]
 80014e0:	607a      	str	r2, [r7, #4]
  int DataIdx;
  for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80014e2:	2300      	movs	r3, #0
 80014e4:	617b      	str	r3, [r7, #20]
 80014e6:	e009      	b.n	80014fc <_write+0x26>
    ITM_SendChar(*ptr++);
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	1c5a      	adds	r2, r3, #1
 80014ec:	60ba      	str	r2, [r7, #8]
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7ff ffc9 	bl	8001488 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	3301      	adds	r3, #1
 80014fa:	617b      	str	r3, [r7, #20]
 80014fc:	697a      	ldr	r2, [r7, #20]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	429a      	cmp	r2, r3
 8001502:	dbf1      	blt.n	80014e8 <_write+0x12>
  }
  return len;
 8001504:	687b      	ldr	r3, [r7, #4]
}
 8001506:	4618      	mov	r0, r3
 8001508:	3718      	adds	r7, #24
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
	...

08001510 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick.
   */
  HAL_Init();
 8001514:	f000 fd8c 	bl	8002030 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001518:	f000 f82c 	bl	8001574 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800151c:	f000 f9a0 	bl	8001860 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001520:	f000 f93a 	bl	8001798 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001524:	f000 f966 	bl	80017f4 <MX_SPI1_Init>
  MX_CAN1_Init();
 8001528:	f000 f8e0 	bl	80016ec <MX_CAN1_Init>
  MX_ADC1_Init();
 800152c:	f000 f88c 	bl	8001648 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  initialize(&hspi1, &hcan1, &hi2c1, &hadc1);
 8001530:	4b04      	ldr	r3, [pc, #16]	@ (8001544 <main+0x34>)
 8001532:	4a05      	ldr	r2, [pc, #20]	@ (8001548 <main+0x38>)
 8001534:	4905      	ldr	r1, [pc, #20]	@ (800154c <main+0x3c>)
 8001536:	4806      	ldr	r0, [pc, #24]	@ (8001550 <main+0x40>)
 8001538:	f7ff fc36 	bl	8000da8 <initialize>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */
    tick_timers();
 800153c:	f7ff fcea 	bl	8000f14 <tick_timers>
  while (1) {
 8001540:	bf00      	nop
 8001542:	e7fb      	b.n	800153c <main+0x2c>
 8001544:	20000174 	.word	0x20000174
 8001548:	200001e4 	.word	0x200001e4
 800154c:	200001bc 	.word	0x200001bc
 8001550:	20000238 	.word	0x20000238

08001554 <HAL_GPIO_EXTI_Callback>:
  }
  /* USER CODE END 3 */
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	4603      	mov	r3, r0
 800155c:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin != GPIO_PIN_6) {
 800155e:	88fb      	ldrh	r3, [r7, #6]
 8001560:	2b40      	cmp	r3, #64	@ 0x40
 8001562:	d102      	bne.n	800156a <HAL_GPIO_EXTI_Callback+0x16>
    return;
  }

  SG_Receive_Data();
 8001564:	f7ff fd44 	bl	8000ff0 <SG_Receive_Data>
 8001568:	e000      	b.n	800156c <HAL_GPIO_EXTI_Callback+0x18>
    return;
 800156a:	bf00      	nop
}
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
	...

08001574 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001574:	b580      	push	{r7, lr}
 8001576:	b094      	sub	sp, #80	@ 0x50
 8001578:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800157a:	f107 0320 	add.w	r3, r7, #32
 800157e:	2230      	movs	r2, #48	@ 0x30
 8001580:	2100      	movs	r1, #0
 8001582:	4618      	mov	r0, r3
 8001584:	f004 fa10 	bl	80059a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001588:	f107 030c 	add.w	r3, r7, #12
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]
 8001594:	60da      	str	r2, [r3, #12]
 8001596:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001598:	2300      	movs	r3, #0
 800159a:	60bb      	str	r3, [r7, #8]
 800159c:	4b28      	ldr	r3, [pc, #160]	@ (8001640 <SystemClock_Config+0xcc>)
 800159e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a0:	4a27      	ldr	r2, [pc, #156]	@ (8001640 <SystemClock_Config+0xcc>)
 80015a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80015a8:	4b25      	ldr	r3, [pc, #148]	@ (8001640 <SystemClock_Config+0xcc>)
 80015aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015b0:	60bb      	str	r3, [r7, #8]
 80015b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015b4:	2300      	movs	r3, #0
 80015b6:	607b      	str	r3, [r7, #4]
 80015b8:	4b22      	ldr	r3, [pc, #136]	@ (8001644 <SystemClock_Config+0xd0>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a21      	ldr	r2, [pc, #132]	@ (8001644 <SystemClock_Config+0xd0>)
 80015be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015c2:	6013      	str	r3, [r2, #0]
 80015c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001644 <SystemClock_Config+0xd0>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015cc:	607b      	str	r3, [r7, #4]
 80015ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015d0:	2302      	movs	r3, #2
 80015d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015d4:	2301      	movs	r3, #1
 80015d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015d8:	2310      	movs	r3, #16
 80015da:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015dc:	2302      	movs	r3, #2
 80015de:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015e0:	2300      	movs	r3, #0
 80015e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80015e4:	2308      	movs	r3, #8
 80015e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80015e8:	23a8      	movs	r3, #168	@ 0xa8
 80015ea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015ec:	2302      	movs	r3, #2
 80015ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80015f0:	2304      	movs	r3, #4
 80015f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80015f4:	f107 0320 	add.w	r3, r7, #32
 80015f8:	4618      	mov	r0, r3
 80015fa:	f002 ffdf 	bl	80045bc <HAL_RCC_OscConfig>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <SystemClock_Config+0x94>
    Error_Handler();
 8001604:	f000 f9ac 	bl	8001960 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 8001608:	230f      	movs	r3, #15
 800160a:	60fb      	str	r3, [r7, #12]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800160c:	2302      	movs	r3, #2
 800160e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001610:	2300      	movs	r3, #0
 8001612:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001614:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001618:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800161a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800161e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8001620:	f107 030c 	add.w	r3, r7, #12
 8001624:	2105      	movs	r1, #5
 8001626:	4618      	mov	r0, r3
 8001628:	f003 fa40 	bl	8004aac <HAL_RCC_ClockConfig>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <SystemClock_Config+0xc2>
    Error_Handler();
 8001632:	f000 f995 	bl	8001960 <Error_Handler>
  }
}
 8001636:	bf00      	nop
 8001638:	3750      	adds	r7, #80	@ 0x50
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	40023800 	.word	0x40023800
 8001644:	40007000 	.word	0x40007000

08001648 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800164e:	463b      	mov	r3, r7
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]
 8001654:	605a      	str	r2, [r3, #4]
 8001656:	609a      	str	r2, [r3, #8]
 8001658:	60da      	str	r2, [r3, #12]
  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data
   * Alignment and number of conversion)
   */
  hadc1.Instance = ADC1;
 800165a:	4b21      	ldr	r3, [pc, #132]	@ (80016e0 <MX_ADC1_Init+0x98>)
 800165c:	4a21      	ldr	r2, [pc, #132]	@ (80016e4 <MX_ADC1_Init+0x9c>)
 800165e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001660:	4b1f      	ldr	r3, [pc, #124]	@ (80016e0 <MX_ADC1_Init+0x98>)
 8001662:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001666:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001668:	4b1d      	ldr	r3, [pc, #116]	@ (80016e0 <MX_ADC1_Init+0x98>)
 800166a:	2200      	movs	r2, #0
 800166c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800166e:	4b1c      	ldr	r3, [pc, #112]	@ (80016e0 <MX_ADC1_Init+0x98>)
 8001670:	2200      	movs	r2, #0
 8001672:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001674:	4b1a      	ldr	r3, [pc, #104]	@ (80016e0 <MX_ADC1_Init+0x98>)
 8001676:	2200      	movs	r2, #0
 8001678:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800167a:	4b19      	ldr	r3, [pc, #100]	@ (80016e0 <MX_ADC1_Init+0x98>)
 800167c:	2200      	movs	r2, #0
 800167e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001682:	4b17      	ldr	r3, [pc, #92]	@ (80016e0 <MX_ADC1_Init+0x98>)
 8001684:	2200      	movs	r2, #0
 8001686:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001688:	4b15      	ldr	r3, [pc, #84]	@ (80016e0 <MX_ADC1_Init+0x98>)
 800168a:	4a17      	ldr	r2, [pc, #92]	@ (80016e8 <MX_ADC1_Init+0xa0>)
 800168c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800168e:	4b14      	ldr	r3, [pc, #80]	@ (80016e0 <MX_ADC1_Init+0x98>)
 8001690:	2200      	movs	r2, #0
 8001692:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001694:	4b12      	ldr	r3, [pc, #72]	@ (80016e0 <MX_ADC1_Init+0x98>)
 8001696:	2201      	movs	r2, #1
 8001698:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800169a:	4b11      	ldr	r3, [pc, #68]	@ (80016e0 <MX_ADC1_Init+0x98>)
 800169c:	2200      	movs	r2, #0
 800169e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80016a2:	4b0f      	ldr	r3, [pc, #60]	@ (80016e0 <MX_ADC1_Init+0x98>)
 80016a4:	2201      	movs	r2, #1
 80016a6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 80016a8:	480d      	ldr	r0, [pc, #52]	@ (80016e0 <MX_ADC1_Init+0x98>)
 80016aa:	f000 fd33 	bl	8002114 <HAL_ADC_Init>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_ADC1_Init+0x70>
    Error_Handler();
 80016b4:	f000 f954 	bl	8001960 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in
   * the sequencer and its sample time.
   */
  sConfig.Channel = ADC_CHANNEL_1;
 80016b8:	2301      	movs	r3, #1
 80016ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80016bc:	2301      	movs	r3, #1
 80016be:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80016c0:	2300      	movs	r3, #0
 80016c2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80016c4:	463b      	mov	r3, r7
 80016c6:	4619      	mov	r1, r3
 80016c8:	4805      	ldr	r0, [pc, #20]	@ (80016e0 <MX_ADC1_Init+0x98>)
 80016ca:	f000 fed1 	bl	8002470 <HAL_ADC_ConfigChannel>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <MX_ADC1_Init+0x90>
    Error_Handler();
 80016d4:	f000 f944 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 80016d8:	bf00      	nop
 80016da:	3710      	adds	r7, #16
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	20000174 	.word	0x20000174
 80016e4:	40012000 	.word	0x40012000
 80016e8:	0f000001 	.word	0x0f000001

080016ec <MX_CAN1_Init>:
/**
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void) {
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b08a      	sub	sp, #40	@ 0x28
 80016f0:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80016f2:	4b27      	ldr	r3, [pc, #156]	@ (8001790 <MX_CAN1_Init+0xa4>)
 80016f4:	4a27      	ldr	r2, [pc, #156]	@ (8001794 <MX_CAN1_Init+0xa8>)
 80016f6:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 80016f8:	4b25      	ldr	r3, [pc, #148]	@ (8001790 <MX_CAN1_Init+0xa4>)
 80016fa:	2206      	movs	r2, #6
 80016fc:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80016fe:	4b24      	ldr	r3, [pc, #144]	@ (8001790 <MX_CAN1_Init+0xa4>)
 8001700:	2200      	movs	r2, #0
 8001702:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001704:	4b22      	ldr	r3, [pc, #136]	@ (8001790 <MX_CAN1_Init+0xa4>)
 8001706:	2200      	movs	r2, #0
 8001708:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
 800170a:	4b21      	ldr	r3, [pc, #132]	@ (8001790 <MX_CAN1_Init+0xa4>)
 800170c:	f44f 2220 	mov.w	r2, #655360	@ 0xa0000
 8001710:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001712:	4b1f      	ldr	r3, [pc, #124]	@ (8001790 <MX_CAN1_Init+0xa4>)
 8001714:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001718:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800171a:	4b1d      	ldr	r3, [pc, #116]	@ (8001790 <MX_CAN1_Init+0xa4>)
 800171c:	2200      	movs	r2, #0
 800171e:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001720:	4b1b      	ldr	r3, [pc, #108]	@ (8001790 <MX_CAN1_Init+0xa4>)
 8001722:	2200      	movs	r2, #0
 8001724:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001726:	4b1a      	ldr	r3, [pc, #104]	@ (8001790 <MX_CAN1_Init+0xa4>)
 8001728:	2200      	movs	r2, #0
 800172a:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800172c:	4b18      	ldr	r3, [pc, #96]	@ (8001790 <MX_CAN1_Init+0xa4>)
 800172e:	2200      	movs	r2, #0
 8001730:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001732:	4b17      	ldr	r3, [pc, #92]	@ (8001790 <MX_CAN1_Init+0xa4>)
 8001734:	2200      	movs	r2, #0
 8001736:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001738:	4b15      	ldr	r3, [pc, #84]	@ (8001790 <MX_CAN1_Init+0xa4>)
 800173a:	2200      	movs	r2, #0
 800173c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK) {
 800173e:	4814      	ldr	r0, [pc, #80]	@ (8001790 <MX_CAN1_Init+0xa4>)
 8001740:	f001 f8b4 	bl	80028ac <HAL_CAN_Init>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <MX_CAN1_Init+0x62>
    Error_Handler();
 800174a:	f000 f909 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_FilterTypeDef filter = {0};
 800174e:	463b      	mov	r3, r7
 8001750:	2228      	movs	r2, #40	@ 0x28
 8001752:	2100      	movs	r1, #0
 8001754:	4618      	mov	r0, r3
 8001756:	f004 f927 	bl	80059a8 <memset>

  filter.FilterActivation = ENABLE;
 800175a:	2301      	movs	r3, #1
 800175c:	623b      	str	r3, [r7, #32]
  filter.FilterBank = 0;
 800175e:	2300      	movs	r3, #0
 8001760:	617b      	str	r3, [r7, #20]
  filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001762:	2300      	movs	r3, #0
 8001764:	613b      	str	r3, [r7, #16]
  filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8001766:	2300      	movs	r3, #0
 8001768:	61bb      	str	r3, [r7, #24]
  filter.FilterScale = CAN_FILTERSCALE_32BIT;
 800176a:	2301      	movs	r3, #1
 800176c:	61fb      	str	r3, [r7, #28]

  /* Accept ALL frames */
  filter.FilterIdHigh = 0x0000;
 800176e:	2300      	movs	r3, #0
 8001770:	603b      	str	r3, [r7, #0]
  filter.FilterIdLow = 0x0000;
 8001772:	2300      	movs	r3, #0
 8001774:	607b      	str	r3, [r7, #4]
  filter.FilterMaskIdHigh = 0x0000;
 8001776:	2300      	movs	r3, #0
 8001778:	60bb      	str	r3, [r7, #8]
  filter.FilterMaskIdLow = 0x0000;
 800177a:	2300      	movs	r3, #0
 800177c:	60fb      	str	r3, [r7, #12]

  HAL_CAN_ConfigFilter(&hcan1, &filter);
 800177e:	463b      	mov	r3, r7
 8001780:	4619      	mov	r1, r3
 8001782:	4803      	ldr	r0, [pc, #12]	@ (8001790 <MX_CAN1_Init+0xa4>)
 8001784:	f001 f98e 	bl	8002aa4 <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN1_Init 2 */
}
 8001788:	bf00      	nop
 800178a:	3728      	adds	r7, #40	@ 0x28
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	200001bc 	.word	0x200001bc
 8001794:	40006400 	.word	0x40006400

08001798 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800179c:	4b12      	ldr	r3, [pc, #72]	@ (80017e8 <MX_I2C1_Init+0x50>)
 800179e:	4a13      	ldr	r2, [pc, #76]	@ (80017ec <MX_I2C1_Init+0x54>)
 80017a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80017a2:	4b11      	ldr	r3, [pc, #68]	@ (80017e8 <MX_I2C1_Init+0x50>)
 80017a4:	4a12      	ldr	r2, [pc, #72]	@ (80017f0 <MX_I2C1_Init+0x58>)
 80017a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017a8:	4b0f      	ldr	r3, [pc, #60]	@ (80017e8 <MX_I2C1_Init+0x50>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80017ae:	4b0e      	ldr	r3, [pc, #56]	@ (80017e8 <MX_I2C1_Init+0x50>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017b4:	4b0c      	ldr	r3, [pc, #48]	@ (80017e8 <MX_I2C1_Init+0x50>)
 80017b6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80017ba:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017bc:	4b0a      	ldr	r3, [pc, #40]	@ (80017e8 <MX_I2C1_Init+0x50>)
 80017be:	2200      	movs	r2, #0
 80017c0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80017c2:	4b09      	ldr	r3, [pc, #36]	@ (80017e8 <MX_I2C1_Init+0x50>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017c8:	4b07      	ldr	r3, [pc, #28]	@ (80017e8 <MX_I2C1_Init+0x50>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017ce:	4b06      	ldr	r3, [pc, #24]	@ (80017e8 <MX_I2C1_Init+0x50>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80017d4:	4804      	ldr	r0, [pc, #16]	@ (80017e8 <MX_I2C1_Init+0x50>)
 80017d6:	f001 fedd 	bl	8003594 <HAL_I2C_Init>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <MX_I2C1_Init+0x4c>
    Error_Handler();
 80017e0:	f000 f8be 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */
}
 80017e4:	bf00      	nop
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	200001e4 	.word	0x200001e4
 80017ec:	40005400 	.word	0x40005400
 80017f0:	000186a0 	.word	0x000186a0

080017f4 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80017f8:	4b17      	ldr	r3, [pc, #92]	@ (8001858 <MX_SPI1_Init+0x64>)
 80017fa:	4a18      	ldr	r2, [pc, #96]	@ (800185c <MX_SPI1_Init+0x68>)
 80017fc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80017fe:	4b16      	ldr	r3, [pc, #88]	@ (8001858 <MX_SPI1_Init+0x64>)
 8001800:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001804:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001806:	4b14      	ldr	r3, [pc, #80]	@ (8001858 <MX_SPI1_Init+0x64>)
 8001808:	2200      	movs	r2, #0
 800180a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800180c:	4b12      	ldr	r3, [pc, #72]	@ (8001858 <MX_SPI1_Init+0x64>)
 800180e:	2200      	movs	r2, #0
 8001810:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001812:	4b11      	ldr	r3, [pc, #68]	@ (8001858 <MX_SPI1_Init+0x64>)
 8001814:	2200      	movs	r2, #0
 8001816:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001818:	4b0f      	ldr	r3, [pc, #60]	@ (8001858 <MX_SPI1_Init+0x64>)
 800181a:	2201      	movs	r2, #1
 800181c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800181e:	4b0e      	ldr	r3, [pc, #56]	@ (8001858 <MX_SPI1_Init+0x64>)
 8001820:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001824:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001826:	4b0c      	ldr	r3, [pc, #48]	@ (8001858 <MX_SPI1_Init+0x64>)
 8001828:	2228      	movs	r2, #40	@ 0x28
 800182a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800182c:	4b0a      	ldr	r3, [pc, #40]	@ (8001858 <MX_SPI1_Init+0x64>)
 800182e:	2200      	movs	r2, #0
 8001830:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001832:	4b09      	ldr	r3, [pc, #36]	@ (8001858 <MX_SPI1_Init+0x64>)
 8001834:	2200      	movs	r2, #0
 8001836:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001838:	4b07      	ldr	r3, [pc, #28]	@ (8001858 <MX_SPI1_Init+0x64>)
 800183a:	2200      	movs	r2, #0
 800183c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800183e:	4b06      	ldr	r3, [pc, #24]	@ (8001858 <MX_SPI1_Init+0x64>)
 8001840:	220a      	movs	r2, #10
 8001842:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8001844:	4804      	ldr	r0, [pc, #16]	@ (8001858 <MX_SPI1_Init+0x64>)
 8001846:	f003 fb3d 	bl	8004ec4 <HAL_SPI_Init>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <MX_SPI1_Init+0x60>
    Error_Handler();
 8001850:	f000 f886 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */
}
 8001854:	bf00      	nop
 8001856:	bd80      	pop	{r7, pc}
 8001858:	20000238 	.word	0x20000238
 800185c:	40013000 	.word	0x40013000

08001860 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001860:	b580      	push	{r7, lr}
 8001862:	b08a      	sub	sp, #40	@ 0x28
 8001864:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001866:	f107 0314 	add.w	r3, r7, #20
 800186a:	2200      	movs	r2, #0
 800186c:	601a      	str	r2, [r3, #0]
 800186e:	605a      	str	r2, [r3, #4]
 8001870:	609a      	str	r2, [r3, #8]
 8001872:	60da      	str	r2, [r3, #12]
 8001874:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001876:	2300      	movs	r3, #0
 8001878:	613b      	str	r3, [r7, #16]
 800187a:	4b36      	ldr	r3, [pc, #216]	@ (8001954 <MX_GPIO_Init+0xf4>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187e:	4a35      	ldr	r2, [pc, #212]	@ (8001954 <MX_GPIO_Init+0xf4>)
 8001880:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001884:	6313      	str	r3, [r2, #48]	@ 0x30
 8001886:	4b33      	ldr	r3, [pc, #204]	@ (8001954 <MX_GPIO_Init+0xf4>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800188e:	613b      	str	r3, [r7, #16]
 8001890:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	60fb      	str	r3, [r7, #12]
 8001896:	4b2f      	ldr	r3, [pc, #188]	@ (8001954 <MX_GPIO_Init+0xf4>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189a:	4a2e      	ldr	r2, [pc, #184]	@ (8001954 <MX_GPIO_Init+0xf4>)
 800189c:	f043 0304 	orr.w	r3, r3, #4
 80018a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018a2:	4b2c      	ldr	r3, [pc, #176]	@ (8001954 <MX_GPIO_Init+0xf4>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a6:	f003 0304 	and.w	r3, r3, #4
 80018aa:	60fb      	str	r3, [r7, #12]
 80018ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ae:	2300      	movs	r3, #0
 80018b0:	60bb      	str	r3, [r7, #8]
 80018b2:	4b28      	ldr	r3, [pc, #160]	@ (8001954 <MX_GPIO_Init+0xf4>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b6:	4a27      	ldr	r2, [pc, #156]	@ (8001954 <MX_GPIO_Init+0xf4>)
 80018b8:	f043 0301 	orr.w	r3, r3, #1
 80018bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80018be:	4b25      	ldr	r3, [pc, #148]	@ (8001954 <MX_GPIO_Init+0xf4>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c2:	f003 0301 	and.w	r3, r3, #1
 80018c6:	60bb      	str	r3, [r7, #8]
 80018c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ca:	2300      	movs	r3, #0
 80018cc:	607b      	str	r3, [r7, #4]
 80018ce:	4b21      	ldr	r3, [pc, #132]	@ (8001954 <MX_GPIO_Init+0xf4>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d2:	4a20      	ldr	r2, [pc, #128]	@ (8001954 <MX_GPIO_Init+0xf4>)
 80018d4:	f043 0302 	orr.w	r3, r3, #2
 80018d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018da:	4b1e      	ldr	r3, [pc, #120]	@ (8001954 <MX_GPIO_Init+0xf4>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018de:	f003 0302 	and.w	r3, r3, #2
 80018e2:	607b      	str	r3, [r7, #4]
 80018e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ADC_PWDN_Pin | YELLOW_LED_Pin | YELLOW_LEDC5_Pin,
 80018e6:	2200      	movs	r2, #0
 80018e8:	2131      	movs	r1, #49	@ 0x31
 80018ea:	481b      	ldr	r0, [pc, #108]	@ (8001958 <MX_GPIO_Init+0xf8>)
 80018ec:	f001 fe20 	bl	8003530 <HAL_GPIO_WritePin>
                    GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 80018f0:	2200      	movs	r2, #0
 80018f2:	2101      	movs	r1, #1
 80018f4:	4819      	ldr	r0, [pc, #100]	@ (800195c <MX_GPIO_Init+0xfc>)
 80018f6:	f001 fe1b 	bl	8003530 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ADC_PWDN_Pin YELLOW_LED_Pin YELLOW_LEDC5_Pin */
  GPIO_InitStruct.Pin = ADC_PWDN_Pin | YELLOW_LED_Pin | YELLOW_LEDC5_Pin;
 80018fa:	2331      	movs	r3, #49	@ 0x31
 80018fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018fe:	2301      	movs	r3, #1
 8001900:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001902:	2300      	movs	r3, #0
 8001904:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001906:	2300      	movs	r3, #0
 8001908:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800190a:	f107 0314 	add.w	r3, r7, #20
 800190e:	4619      	mov	r1, r3
 8001910:	4811      	ldr	r0, [pc, #68]	@ (8001958 <MX_GPIO_Init+0xf8>)
 8001912:	f001 fc59 	bl	80031c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RED_LED_Pin */
  GPIO_InitStruct.Pin = RED_LED_Pin;
 8001916:	2301      	movs	r3, #1
 8001918:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800191a:	2301      	movs	r3, #1
 800191c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191e:	2300      	movs	r3, #0
 8001920:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001922:	2300      	movs	r3, #0
 8001924:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RED_LED_GPIO_Port, &GPIO_InitStruct);
 8001926:	f107 0314 	add.w	r3, r7, #20
 800192a:	4619      	mov	r1, r3
 800192c:	480b      	ldr	r0, [pc, #44]	@ (800195c <MX_GPIO_Init+0xfc>)
 800192e:	f001 fc4b 	bl	80031c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BROKER_CONFIG1_Pin BROKER_CONFIG2_Pin */
  GPIO_InitStruct.Pin = BROKER_CONFIG1_Pin | BROKER_CONFIG2_Pin;
 8001932:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001936:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001938:	2300      	movs	r3, #0
 800193a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193c:	2300      	movs	r3, #0
 800193e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001940:	f107 0314 	add.w	r3, r7, #20
 8001944:	4619      	mov	r1, r3
 8001946:	4804      	ldr	r0, [pc, #16]	@ (8001958 <MX_GPIO_Init+0xf8>)
 8001948:	f001 fc3e 	bl	80031c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800194c:	bf00      	nop
 800194e:	3728      	adds	r7, #40	@ 0x28
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	40023800 	.word	0x40023800
 8001958:	40020800 	.word	0x40020800
 800195c:	40020400 	.word	0x40020400

08001960 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001964:	b672      	cpsid	i
}
 8001966:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 8001968:	bf00      	nop
 800196a:	e7fd      	b.n	8001968 <Error_Handler+0x8>

0800196c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001972:	2300      	movs	r3, #0
 8001974:	607b      	str	r3, [r7, #4]
 8001976:	4b10      	ldr	r3, [pc, #64]	@ (80019b8 <HAL_MspInit+0x4c>)
 8001978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800197a:	4a0f      	ldr	r2, [pc, #60]	@ (80019b8 <HAL_MspInit+0x4c>)
 800197c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001980:	6453      	str	r3, [r2, #68]	@ 0x44
 8001982:	4b0d      	ldr	r3, [pc, #52]	@ (80019b8 <HAL_MspInit+0x4c>)
 8001984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001986:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800198a:	607b      	str	r3, [r7, #4]
 800198c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800198e:	2300      	movs	r3, #0
 8001990:	603b      	str	r3, [r7, #0]
 8001992:	4b09      	ldr	r3, [pc, #36]	@ (80019b8 <HAL_MspInit+0x4c>)
 8001994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001996:	4a08      	ldr	r2, [pc, #32]	@ (80019b8 <HAL_MspInit+0x4c>)
 8001998:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800199c:	6413      	str	r3, [r2, #64]	@ 0x40
 800199e:	4b06      	ldr	r3, [pc, #24]	@ (80019b8 <HAL_MspInit+0x4c>)
 80019a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019a6:	603b      	str	r3, [r7, #0]
 80019a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019aa:	bf00      	nop
 80019ac:	370c      	adds	r7, #12
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	40023800 	.word	0x40023800

080019bc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b08a      	sub	sp, #40	@ 0x28
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c4:	f107 0314 	add.w	r3, r7, #20
 80019c8:	2200      	movs	r2, #0
 80019ca:	601a      	str	r2, [r3, #0]
 80019cc:	605a      	str	r2, [r3, #4]
 80019ce:	609a      	str	r2, [r3, #8]
 80019d0:	60da      	str	r2, [r3, #12]
 80019d2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a17      	ldr	r2, [pc, #92]	@ (8001a38 <HAL_ADC_MspInit+0x7c>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d127      	bne.n	8001a2e <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80019de:	2300      	movs	r3, #0
 80019e0:	613b      	str	r3, [r7, #16]
 80019e2:	4b16      	ldr	r3, [pc, #88]	@ (8001a3c <HAL_ADC_MspInit+0x80>)
 80019e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019e6:	4a15      	ldr	r2, [pc, #84]	@ (8001a3c <HAL_ADC_MspInit+0x80>)
 80019e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80019ee:	4b13      	ldr	r3, [pc, #76]	@ (8001a3c <HAL_ADC_MspInit+0x80>)
 80019f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019f6:	613b      	str	r3, [r7, #16]
 80019f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019fa:	2300      	movs	r3, #0
 80019fc:	60fb      	str	r3, [r7, #12]
 80019fe:	4b0f      	ldr	r3, [pc, #60]	@ (8001a3c <HAL_ADC_MspInit+0x80>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a02:	4a0e      	ldr	r2, [pc, #56]	@ (8001a3c <HAL_ADC_MspInit+0x80>)
 8001a04:	f043 0301 	orr.w	r3, r3, #1
 8001a08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a0a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a3c <HAL_ADC_MspInit+0x80>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0e:	f003 0301 	and.w	r3, r3, #1
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001a16:	2302      	movs	r3, #2
 8001a18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a1a:	2303      	movs	r3, #3
 8001a1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a22:	f107 0314 	add.w	r3, r7, #20
 8001a26:	4619      	mov	r1, r3
 8001a28:	4805      	ldr	r0, [pc, #20]	@ (8001a40 <HAL_ADC_MspInit+0x84>)
 8001a2a:	f001 fbcd 	bl	80031c8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001a2e:	bf00      	nop
 8001a30:	3728      	adds	r7, #40	@ 0x28
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	40012000 	.word	0x40012000
 8001a3c:	40023800 	.word	0x40023800
 8001a40:	40020000 	.word	0x40020000

08001a44 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b08a      	sub	sp, #40	@ 0x28
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a4c:	f107 0314 	add.w	r3, r7, #20
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	605a      	str	r2, [r3, #4]
 8001a56:	609a      	str	r2, [r3, #8]
 8001a58:	60da      	str	r2, [r3, #12]
 8001a5a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a19      	ldr	r2, [pc, #100]	@ (8001ac8 <HAL_CAN_MspInit+0x84>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d12c      	bne.n	8001ac0 <HAL_CAN_MspInit+0x7c>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001a66:	2300      	movs	r3, #0
 8001a68:	613b      	str	r3, [r7, #16]
 8001a6a:	4b18      	ldr	r3, [pc, #96]	@ (8001acc <HAL_CAN_MspInit+0x88>)
 8001a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a6e:	4a17      	ldr	r2, [pc, #92]	@ (8001acc <HAL_CAN_MspInit+0x88>)
 8001a70:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001a74:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a76:	4b15      	ldr	r3, [pc, #84]	@ (8001acc <HAL_CAN_MspInit+0x88>)
 8001a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a7e:	613b      	str	r3, [r7, #16]
 8001a80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a82:	2300      	movs	r3, #0
 8001a84:	60fb      	str	r3, [r7, #12]
 8001a86:	4b11      	ldr	r3, [pc, #68]	@ (8001acc <HAL_CAN_MspInit+0x88>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8a:	4a10      	ldr	r2, [pc, #64]	@ (8001acc <HAL_CAN_MspInit+0x88>)
 8001a8c:	f043 0302 	orr.w	r3, r3, #2
 8001a90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a92:	4b0e      	ldr	r3, [pc, #56]	@ (8001acc <HAL_CAN_MspInit+0x88>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a96:	f003 0302 	and.w	r3, r3, #2
 8001a9a:	60fb      	str	r3, [r7, #12]
 8001a9c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a9e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001aa2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aac:	2303      	movs	r3, #3
 8001aae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001ab0:	2309      	movs	r3, #9
 8001ab2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ab4:	f107 0314 	add.w	r3, r7, #20
 8001ab8:	4619      	mov	r1, r3
 8001aba:	4805      	ldr	r0, [pc, #20]	@ (8001ad0 <HAL_CAN_MspInit+0x8c>)
 8001abc:	f001 fb84 	bl	80031c8 <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001ac0:	bf00      	nop
 8001ac2:	3728      	adds	r7, #40	@ 0x28
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	40006400 	.word	0x40006400
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	40020400 	.word	0x40020400

08001ad4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b08a      	sub	sp, #40	@ 0x28
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001adc:	f107 0314 	add.w	r3, r7, #20
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
 8001ae4:	605a      	str	r2, [r3, #4]
 8001ae6:	609a      	str	r2, [r3, #8]
 8001ae8:	60da      	str	r2, [r3, #12]
 8001aea:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a19      	ldr	r2, [pc, #100]	@ (8001b58 <HAL_I2C_MspInit+0x84>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d12b      	bne.n	8001b4e <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001af6:	2300      	movs	r3, #0
 8001af8:	613b      	str	r3, [r7, #16]
 8001afa:	4b18      	ldr	r3, [pc, #96]	@ (8001b5c <HAL_I2C_MspInit+0x88>)
 8001afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001afe:	4a17      	ldr	r2, [pc, #92]	@ (8001b5c <HAL_I2C_MspInit+0x88>)
 8001b00:	f043 0302 	orr.w	r3, r3, #2
 8001b04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b06:	4b15      	ldr	r3, [pc, #84]	@ (8001b5c <HAL_I2C_MspInit+0x88>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0a:	f003 0302 	and.w	r3, r3, #2
 8001b0e:	613b      	str	r3, [r7, #16]
 8001b10:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b12:	23c0      	movs	r3, #192	@ 0xc0
 8001b14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b16:	2312      	movs	r3, #18
 8001b18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b1e:	2303      	movs	r3, #3
 8001b20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b22:	2304      	movs	r3, #4
 8001b24:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b26:	f107 0314 	add.w	r3, r7, #20
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	480c      	ldr	r0, [pc, #48]	@ (8001b60 <HAL_I2C_MspInit+0x8c>)
 8001b2e:	f001 fb4b 	bl	80031c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b32:	2300      	movs	r3, #0
 8001b34:	60fb      	str	r3, [r7, #12]
 8001b36:	4b09      	ldr	r3, [pc, #36]	@ (8001b5c <HAL_I2C_MspInit+0x88>)
 8001b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b3a:	4a08      	ldr	r2, [pc, #32]	@ (8001b5c <HAL_I2C_MspInit+0x88>)
 8001b3c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b40:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b42:	4b06      	ldr	r3, [pc, #24]	@ (8001b5c <HAL_I2C_MspInit+0x88>)
 8001b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b46:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b4a:	60fb      	str	r3, [r7, #12]
 8001b4c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001b4e:	bf00      	nop
 8001b50:	3728      	adds	r7, #40	@ 0x28
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	40005400 	.word	0x40005400
 8001b5c:	40023800 	.word	0x40023800
 8001b60:	40020400 	.word	0x40020400

08001b64 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b08a      	sub	sp, #40	@ 0x28
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b6c:	f107 0314 	add.w	r3, r7, #20
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]
 8001b74:	605a      	str	r2, [r3, #4]
 8001b76:	609a      	str	r2, [r3, #8]
 8001b78:	60da      	str	r2, [r3, #12]
 8001b7a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a19      	ldr	r2, [pc, #100]	@ (8001be8 <HAL_SPI_MspInit+0x84>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d12b      	bne.n	8001bde <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b86:	2300      	movs	r3, #0
 8001b88:	613b      	str	r3, [r7, #16]
 8001b8a:	4b18      	ldr	r3, [pc, #96]	@ (8001bec <HAL_SPI_MspInit+0x88>)
 8001b8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b8e:	4a17      	ldr	r2, [pc, #92]	@ (8001bec <HAL_SPI_MspInit+0x88>)
 8001b90:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b94:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b96:	4b15      	ldr	r3, [pc, #84]	@ (8001bec <HAL_SPI_MspInit+0x88>)
 8001b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b9e:	613b      	str	r3, [r7, #16]
 8001ba0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	60fb      	str	r3, [r7, #12]
 8001ba6:	4b11      	ldr	r3, [pc, #68]	@ (8001bec <HAL_SPI_MspInit+0x88>)
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001baa:	4a10      	ldr	r2, [pc, #64]	@ (8001bec <HAL_SPI_MspInit+0x88>)
 8001bac:	f043 0301 	orr.w	r3, r3, #1
 8001bb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bb2:	4b0e      	ldr	r3, [pc, #56]	@ (8001bec <HAL_SPI_MspInit+0x88>)
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb6:	f003 0301 	and.w	r3, r3, #1
 8001bba:	60fb      	str	r3, [r7, #12]
 8001bbc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001bbe:	23e0      	movs	r3, #224	@ 0xe0
 8001bc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc2:	2302      	movs	r3, #2
 8001bc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bca:	2303      	movs	r3, #3
 8001bcc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001bce:	2305      	movs	r3, #5
 8001bd0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd2:	f107 0314 	add.w	r3, r7, #20
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	4805      	ldr	r0, [pc, #20]	@ (8001bf0 <HAL_SPI_MspInit+0x8c>)
 8001bda:	f001 faf5 	bl	80031c8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001bde:	bf00      	nop
 8001be0:	3728      	adds	r7, #40	@ 0x28
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	40013000 	.word	0x40013000
 8001bec:	40023800 	.word	0x40023800
 8001bf0:	40020000 	.word	0x40020000

08001bf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bf8:	bf00      	nop
 8001bfa:	e7fd      	b.n	8001bf8 <NMI_Handler+0x4>

08001bfc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c00:	bf00      	nop
 8001c02:	e7fd      	b.n	8001c00 <HardFault_Handler+0x4>

08001c04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c08:	bf00      	nop
 8001c0a:	e7fd      	b.n	8001c08 <MemManage_Handler+0x4>

08001c0c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c10:	bf00      	nop
 8001c12:	e7fd      	b.n	8001c10 <BusFault_Handler+0x4>

08001c14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c18:	bf00      	nop
 8001c1a:	e7fd      	b.n	8001c18 <UsageFault_Handler+0x4>

08001c1c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c20:	bf00      	nop
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr

08001c2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c2e:	bf00      	nop
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr

08001c38 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c3c:	bf00      	nop
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr

08001c46 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c46:	b580      	push	{r7, lr}
 8001c48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c4a:	f000 fa43 	bl	80020d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c4e:	bf00      	nop
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <EXTI9_5_IRQHandler>:
/* please refer to the startup file (startup_stm32f4xx.s).                    */
/******************************************************************************/

/* USER CODE BEGIN 1 */
void EXTI9_5_IRQHandler(void)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001c56:	2040      	movs	r0, #64	@ 0x40
 8001c58:	f001 fc84 	bl	8003564 <HAL_GPIO_EXTI_IRQHandler>
}
 8001c5c:	bf00      	nop
 8001c5e:	bd80      	pop	{r7, pc}

08001c60 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b086      	sub	sp, #24
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	60f8      	str	r0, [r7, #12]
 8001c68:	60b9      	str	r1, [r7, #8]
 8001c6a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	617b      	str	r3, [r7, #20]
 8001c70:	e00a      	b.n	8001c88 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c72:	f3af 8000 	nop.w
 8001c76:	4601      	mov	r1, r0
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	1c5a      	adds	r2, r3, #1
 8001c7c:	60ba      	str	r2, [r7, #8]
 8001c7e:	b2ca      	uxtb	r2, r1
 8001c80:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	3301      	adds	r3, #1
 8001c86:	617b      	str	r3, [r7, #20]
 8001c88:	697a      	ldr	r2, [r7, #20]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	dbf0      	blt.n	8001c72 <_read+0x12>
  }

  return len;
 8001c90:	687b      	ldr	r3, [r7, #4]
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3718      	adds	r7, #24
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}

08001c9a <_close>:
  }
  return len;
}

int _close(int file)
{
 8001c9a:	b480      	push	{r7}
 8001c9c:	b083      	sub	sp, #12
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ca2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	370c      	adds	r7, #12
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr

08001cb2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	b083      	sub	sp, #12
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	6078      	str	r0, [r7, #4]
 8001cba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cc2:	605a      	str	r2, [r3, #4]
  return 0;
 8001cc4:	2300      	movs	r3, #0
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	370c      	adds	r7, #12
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr

08001cd2 <_isatty>:

int _isatty(int file)
{
 8001cd2:	b480      	push	{r7}
 8001cd4:	b083      	sub	sp, #12
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001cda:	2301      	movs	r3, #1
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	370c      	adds	r7, #12
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr

08001ce8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b085      	sub	sp, #20
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	60f8      	str	r0, [r7, #12]
 8001cf0:	60b9      	str	r1, [r7, #8]
 8001cf2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001cf4:	2300      	movs	r3, #0
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3714      	adds	r7, #20
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
	...

08001d04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b086      	sub	sp, #24
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d0c:	4a14      	ldr	r2, [pc, #80]	@ (8001d60 <_sbrk+0x5c>)
 8001d0e:	4b15      	ldr	r3, [pc, #84]	@ (8001d64 <_sbrk+0x60>)
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d18:	4b13      	ldr	r3, [pc, #76]	@ (8001d68 <_sbrk+0x64>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d102      	bne.n	8001d26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d20:	4b11      	ldr	r3, [pc, #68]	@ (8001d68 <_sbrk+0x64>)
 8001d22:	4a12      	ldr	r2, [pc, #72]	@ (8001d6c <_sbrk+0x68>)
 8001d24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d26:	4b10      	ldr	r3, [pc, #64]	@ (8001d68 <_sbrk+0x64>)
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	4413      	add	r3, r2
 8001d2e:	693a      	ldr	r2, [r7, #16]
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d207      	bcs.n	8001d44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d34:	f003 fe50 	bl	80059d8 <__errno>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	220c      	movs	r2, #12
 8001d3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d3e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d42:	e009      	b.n	8001d58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d44:	4b08      	ldr	r3, [pc, #32]	@ (8001d68 <_sbrk+0x64>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d4a:	4b07      	ldr	r3, [pc, #28]	@ (8001d68 <_sbrk+0x64>)
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4413      	add	r3, r2
 8001d52:	4a05      	ldr	r2, [pc, #20]	@ (8001d68 <_sbrk+0x64>)
 8001d54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d56:	68fb      	ldr	r3, [r7, #12]
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3718      	adds	r7, #24
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	20020000 	.word	0x20020000
 8001d64:	00000400 	.word	0x00000400
 8001d68:	20000290 	.word	0x20000290
 8001d6c:	200003e8 	.word	0x200003e8

08001d70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d74:	4b06      	ldr	r3, [pc, #24]	@ (8001d90 <SystemInit+0x20>)
 8001d76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d7a:	4a05      	ldr	r2, [pc, #20]	@ (8001d90 <SystemInit+0x20>)
 8001d7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d80:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d84:	bf00      	nop
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	e000ed00 	.word	0xe000ed00

08001d94 <select_mux_channel>:
#include "temp.h"

#define I2C_TIMEOUT 100

// Select a mux channel (0-7)
static HAL_StatusTypeDef select_mux_channel(TempSensors *ts, uint8_t channel) {
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b086      	sub	sp, #24
 8001d98:	af02      	add	r7, sp, #8
 8001d9a:	6078      	str	r0, [r7, #4]
 8001d9c:	460b      	mov	r3, r1
 8001d9e:	70fb      	strb	r3, [r7, #3]
    uint8_t data = 1 << channel;
 8001da0:	78fb      	ldrb	r3, [r7, #3]
 8001da2:	2201      	movs	r2, #1
 8001da4:	fa02 f303 	lsl.w	r3, r2, r3
 8001da8:	b2db      	uxtb	r3, r3
 8001daa:	73fb      	strb	r3, [r7, #15]
    return HAL_I2C_Master_Transmit(ts->hi2c, TCA9548A_ADDR, &data, 1, I2C_TIMEOUT);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6818      	ldr	r0, [r3, #0]
 8001db0:	f107 020f 	add.w	r2, r7, #15
 8001db4:	2364      	movs	r3, #100	@ 0x64
 8001db6:	9300      	str	r3, [sp, #0]
 8001db8:	2301      	movs	r3, #1
 8001dba:	21e0      	movs	r1, #224	@ 0xe0
 8001dbc:	f001 fd2e 	bl	800381c <HAL_I2C_Master_Transmit>
 8001dc0:	4603      	mov	r3, r0
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3710      	adds	r7, #16
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
	...

08001dcc <raw_to_celsius>:

// Convert raw MLX90614 value to Celsius
static float raw_to_celsius(uint16_t raw) {
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	80fb      	strh	r3, [r7, #6]
    return (raw * 0.02f) - 273.15f;
 8001dd6:	88fb      	ldrh	r3, [r7, #6]
 8001dd8:	ee07 3a90 	vmov	s15, r3
 8001ddc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001de0:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001e00 <raw_to_celsius+0x34>
 8001de4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001de8:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001e04 <raw_to_celsius+0x38>
 8001dec:	ee77 7ac7 	vsub.f32	s15, s15, s14
}
 8001df0:	eeb0 0a67 	vmov.f32	s0, s15
 8001df4:	370c      	adds	r7, #12
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	3ca3d70a 	.word	0x3ca3d70a
 8001e04:	43889333 	.word	0x43889333

08001e08 <Temp_ReadOne>:

    // Quick check that mux is responding
    return HAL_I2C_IsDeviceReady(hi2c, TCA9548A_ADDR, 3, I2C_TIMEOUT);
}

HAL_StatusTypeDef Temp_ReadOne(TempSensors *ts, uint8_t channel, float *temp_c) {
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b08a      	sub	sp, #40	@ 0x28
 8001e0c:	af04      	add	r7, sp, #16
 8001e0e:	60f8      	str	r0, [r7, #12]
 8001e10:	460b      	mov	r3, r1
 8001e12:	607a      	str	r2, [r7, #4]
 8001e14:	72fb      	strb	r3, [r7, #11]
    // printf("Reading temp sensor %d...\n", channel);
    if (channel >= TEMP_NUM_SENSORS) {
 8001e16:	7afb      	ldrb	r3, [r7, #11]
 8001e18:	2b07      	cmp	r3, #7
 8001e1a:	d906      	bls.n	8001e2a <Temp_ReadOne+0x22>
        printf("Invalid temp sensor channel: %d\n", channel);
 8001e1c:	7afb      	ldrb	r3, [r7, #11]
 8001e1e:	4619      	mov	r1, r3
 8001e20:	4827      	ldr	r0, [pc, #156]	@ (8001ec0 <Temp_ReadOne+0xb8>)
 8001e22:	f003 fd51 	bl	80058c8 <iprintf>
        return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e045      	b.n	8001eb6 <Temp_ReadOne+0xae>
    }

    HAL_StatusTypeDef status;

    // Select mux channel
    status = select_mux_channel(ts, channel);
 8001e2a:	7afb      	ldrb	r3, [r7, #11]
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	68f8      	ldr	r0, [r7, #12]
 8001e30:	f7ff ffb0 	bl	8001d94 <select_mux_channel>
 8001e34:	4603      	mov	r3, r0
 8001e36:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) {
 8001e38:	7dfb      	ldrb	r3, [r7, #23]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d006      	beq.n	8001e4c <Temp_ReadOne+0x44>
        printf("Failed to select mux channel %d\n", channel);
 8001e3e:	7afb      	ldrb	r3, [r7, #11]
 8001e40:	4619      	mov	r1, r3
 8001e42:	4820      	ldr	r0, [pc, #128]	@ (8001ec4 <Temp_ReadOne+0xbc>)
 8001e44:	f003 fd40 	bl	80058c8 <iprintf>
        return status;
 8001e48:	7dfb      	ldrb	r3, [r7, #23]
 8001e4a:	e034      	b.n	8001eb6 <Temp_ReadOne+0xae>
    }

    // Read object temperature (2 bytes + PEC byte, we ignore PEC)
    uint8_t buf[3];
    status = HAL_I2C_Mem_Read(ts->hi2c, MLX90614_ADDR, MLX90614_REG_TOBJ1,
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	6818      	ldr	r0, [r3, #0]
 8001e50:	2364      	movs	r3, #100	@ 0x64
 8001e52:	9302      	str	r3, [sp, #8]
 8001e54:	2303      	movs	r3, #3
 8001e56:	9301      	str	r3, [sp, #4]
 8001e58:	f107 0310 	add.w	r3, r7, #16
 8001e5c:	9300      	str	r3, [sp, #0]
 8001e5e:	2301      	movs	r3, #1
 8001e60:	2207      	movs	r2, #7
 8001e62:	21b4      	movs	r1, #180	@ 0xb4
 8001e64:	f001 fdd8 	bl	8003a18 <HAL_I2C_Mem_Read>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	75fb      	strb	r3, [r7, #23]
                              I2C_MEMADD_SIZE_8BIT, buf, 3, I2C_TIMEOUT);
    if (status != HAL_OK) {
 8001e6c:	7dfb      	ldrb	r3, [r7, #23]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d006      	beq.n	8001e80 <Temp_ReadOne+0x78>
        printf("***FAILED TO READ TEMP SENSOR %d***\n\n", channel);
 8001e72:	7afb      	ldrb	r3, [r7, #11]
 8001e74:	4619      	mov	r1, r3
 8001e76:	4814      	ldr	r0, [pc, #80]	@ (8001ec8 <Temp_ReadOne+0xc0>)
 8001e78:	f003 fd26 	bl	80058c8 <iprintf>
        return status;
 8001e7c:	7dfb      	ldrb	r3, [r7, #23]
 8001e7e:	e01a      	b.n	8001eb6 <Temp_ReadOne+0xae>
    }

    uint16_t raw = buf[0] | (buf[1] << 8);
 8001e80:	7c3b      	ldrb	r3, [r7, #16]
 8001e82:	b21a      	sxth	r2, r3
 8001e84:	7c7b      	ldrb	r3, [r7, #17]
 8001e86:	b21b      	sxth	r3, r3
 8001e88:	021b      	lsls	r3, r3, #8
 8001e8a:	b21b      	sxth	r3, r3
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	b21b      	sxth	r3, r3
 8001e90:	82bb      	strh	r3, [r7, #20]
    *temp_c = raw_to_celsius(raw);
 8001e92:	8abb      	ldrh	r3, [r7, #20]
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7ff ff99 	bl	8001dcc <raw_to_celsius>
 8001e9a:	eef0 7a40 	vmov.f32	s15, s0
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	edc3 7a00 	vstr	s15, [r3]
    ts->temps[channel] = *temp_c;
 8001ea4:	7afb      	ldrb	r3, [r7, #11]
 8001ea6:	687a      	ldr	r2, [r7, #4]
 8001ea8:	6812      	ldr	r2, [r2, #0]
 8001eaa:	68f9      	ldr	r1, [r7, #12]
 8001eac:	009b      	lsls	r3, r3, #2
 8001eae:	440b      	add	r3, r1
 8001eb0:	3304      	adds	r3, #4
 8001eb2:	601a      	str	r2, [r3, #0]
    // printf("Temp sensor %d: %d C\n\n", channel, (int)(*temp_c));

    return HAL_OK;
 8001eb4:	2300      	movs	r3, #0
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3718      	adds	r7, #24
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	0800664c 	.word	0x0800664c
 8001ec4:	08006670 	.word	0x08006670
 8001ec8:	08006694 	.word	0x08006694

08001ecc <Temp_ReadAll>:

HAL_StatusTypeDef Temp_ReadAll(TempSensors *ts) {
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b084      	sub	sp, #16
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;
    float temp;

    for (uint8_t i = 0; i < TEMP_NUM_SENSORS; i++) {
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	73fb      	strb	r3, [r7, #15]
 8001ed8:	e00b      	b.n	8001ef2 <Temp_ReadAll+0x26>
        // printf("Reading temp sensor %d...\n", i);
        status = Temp_ReadOne(ts, i, &temp);
 8001eda:	f107 0208 	add.w	r2, r7, #8
 8001ede:	7bfb      	ldrb	r3, [r7, #15]
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	6878      	ldr	r0, [r7, #4]
 8001ee4:	f7ff ff90 	bl	8001e08 <Temp_ReadOne>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	73bb      	strb	r3, [r7, #14]
    for (uint8_t i = 0; i < TEMP_NUM_SENSORS; i++) {
 8001eec:	7bfb      	ldrb	r3, [r7, #15]
 8001eee:	3301      	adds	r3, #1
 8001ef0:	73fb      	strb	r3, [r7, #15]
 8001ef2:	7bfb      	ldrb	r3, [r7, #15]
 8001ef4:	2b07      	cmp	r3, #7
 8001ef6:	d9f0      	bls.n	8001eda <Temp_ReadAll+0xe>
        if (status != HAL_OK) {
            // return status;
        }
    }

    return HAL_OK;
 8001ef8:	2300      	movs	r3, #0
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	3710      	adds	r7, #16
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <InitializeTimer>:
#include "virtual_timer.h"
#include <stdlib.h>
#include <string.h>

VirtualTimer InitializeTimer(uint32_t duration, callback cb) {
 8001f02:	b590      	push	{r4, r7, lr}
 8001f04:	b089      	sub	sp, #36	@ 0x24
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	60f8      	str	r0, [r7, #12]
 8001f0a:	60b9      	str	r1, [r7, #8]
 8001f0c:	607a      	str	r2, [r7, #4]
    uint32_t start_time = HAL_GetTick();
 8001f0e:	f000 f8f5 	bl	80020fc <HAL_GetTick>
 8001f12:	61f8      	str	r0, [r7, #28]
    VirtualTimer t = {start_time, duration, cb};
 8001f14:	69fb      	ldr	r3, [r7, #28]
 8001f16:	613b      	str	r3, [r7, #16]
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	617b      	str	r3, [r7, #20]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	61bb      	str	r3, [r7, #24]
    return t;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	461c      	mov	r4, r3
 8001f24:	f107 0310 	add.w	r3, r7, #16
 8001f28:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001f2c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8001f30:	68f8      	ldr	r0, [r7, #12]
 8001f32:	3724      	adds	r7, #36	@ 0x24
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd90      	pop	{r4, r7, pc}

08001f38 <InitializeTimerGroup>:

TimerGroup* InitializeTimerGroup(VirtualTimer tg[6]) {
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b084      	sub	sp, #16
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
    TimerGroup *new_tg = (TimerGroup *) malloc(sizeof(TimerGroup));
 8001f40:	2048      	movs	r0, #72	@ 0x48
 8001f42:	f003 fb49 	bl	80055d8 <malloc>
 8001f46:	4603      	mov	r3, r0
 8001f48:	60fb      	str	r3, [r7, #12]
    memcpy(new_tg->tg, tg, sizeof(VirtualTimer) * 6);
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	2248      	movs	r2, #72	@ 0x48
 8001f4e:	6879      	ldr	r1, [r7, #4]
 8001f50:	4618      	mov	r0, r3
 8001f52:	f003 fd6e 	bl	8005a32 <memcpy>

    return new_tg;
 8001f56:	68fb      	ldr	r3, [r7, #12]
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3710      	adds	r7, #16
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <TickTimer>:

void TickTimer(TimerGroup* tg) {
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
    uint32_t curr_time = HAL_GetTick();
 8001f68:	f000 f8c8 	bl	80020fc <HAL_GetTick>
 8001f6c:	60b8      	str	r0, [r7, #8]

    for (int i = 0; i < 6; i++) {
 8001f6e:	2300      	movs	r3, #0
 8001f70:	60fb      	str	r3, [r7, #12]
 8001f72:	e02a      	b.n	8001fca <TickTimer+0x6a>
        if (curr_time - tg->tg[i].start_time > tg->tg[i].duration) {
 8001f74:	6879      	ldr	r1, [r7, #4]
 8001f76:	68fa      	ldr	r2, [r7, #12]
 8001f78:	4613      	mov	r3, r2
 8001f7a:	005b      	lsls	r3, r3, #1
 8001f7c:	4413      	add	r3, r2
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	440b      	add	r3, r1
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	68ba      	ldr	r2, [r7, #8]
 8001f86:	1ad1      	subs	r1, r2, r3
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	68fa      	ldr	r2, [r7, #12]
 8001f8c:	4613      	mov	r3, r2
 8001f8e:	005b      	lsls	r3, r3, #1
 8001f90:	4413      	add	r3, r2
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	4403      	add	r3, r0
 8001f96:	3304      	adds	r3, #4
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4299      	cmp	r1, r3
 8001f9c:	d912      	bls.n	8001fc4 <TickTimer+0x64>
            tg->tg[i].cb();
 8001f9e:	6879      	ldr	r1, [r7, #4]
 8001fa0:	68fa      	ldr	r2, [r7, #12]
 8001fa2:	4613      	mov	r3, r2
 8001fa4:	005b      	lsls	r3, r3, #1
 8001fa6:	4413      	add	r3, r2
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	440b      	add	r3, r1
 8001fac:	3308      	adds	r3, #8
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4798      	blx	r3
            tg->tg[i].start_time = curr_time;
 8001fb2:	6879      	ldr	r1, [r7, #4]
 8001fb4:	68fa      	ldr	r2, [r7, #12]
 8001fb6:	4613      	mov	r3, r2
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	4413      	add	r3, r2
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	440b      	add	r3, r1
 8001fc0:	68ba      	ldr	r2, [r7, #8]
 8001fc2:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 6; i++) {
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	60fb      	str	r3, [r7, #12]
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	2b05      	cmp	r3, #5
 8001fce:	ddd1      	ble.n	8001f74 <TickTimer+0x14>
        }
    }
 8001fd0:	bf00      	nop
 8001fd2:	bf00      	nop
 8001fd4:	3710      	adds	r7, #16
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
	...

08001fdc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001fdc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002014 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001fe0:	f7ff fec6 	bl	8001d70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001fe4:	480c      	ldr	r0, [pc, #48]	@ (8002018 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001fe6:	490d      	ldr	r1, [pc, #52]	@ (800201c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001fe8:	4a0d      	ldr	r2, [pc, #52]	@ (8002020 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001fea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fec:	e002      	b.n	8001ff4 <LoopCopyDataInit>

08001fee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ff0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ff2:	3304      	adds	r3, #4

08001ff4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ff4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ff6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ff8:	d3f9      	bcc.n	8001fee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ffa:	4a0a      	ldr	r2, [pc, #40]	@ (8002024 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ffc:	4c0a      	ldr	r4, [pc, #40]	@ (8002028 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ffe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002000:	e001      	b.n	8002006 <LoopFillZerobss>

08002002 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002002:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002004:	3204      	adds	r2, #4

08002006 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002006:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002008:	d3fb      	bcc.n	8002002 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800200a:	f003 fceb 	bl	80059e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800200e:	f7ff fa7f 	bl	8001510 <main>
  bx  lr    
 8002012:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002014:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002018:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800201c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002020:	08006718 	.word	0x08006718
  ldr r2, =_sbss
 8002024:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8002028:	200003e4 	.word	0x200003e4

0800202c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800202c:	e7fe      	b.n	800202c <ADC_IRQHandler>
	...

08002030 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002034:	4b0e      	ldr	r3, [pc, #56]	@ (8002070 <HAL_Init+0x40>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a0d      	ldr	r2, [pc, #52]	@ (8002070 <HAL_Init+0x40>)
 800203a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800203e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002040:	4b0b      	ldr	r3, [pc, #44]	@ (8002070 <HAL_Init+0x40>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a0a      	ldr	r2, [pc, #40]	@ (8002070 <HAL_Init+0x40>)
 8002046:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800204a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800204c:	4b08      	ldr	r3, [pc, #32]	@ (8002070 <HAL_Init+0x40>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a07      	ldr	r2, [pc, #28]	@ (8002070 <HAL_Init+0x40>)
 8002052:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002056:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002058:	2003      	movs	r0, #3
 800205a:	f001 f865 	bl	8003128 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800205e:	200f      	movs	r0, #15
 8002060:	f000 f808 	bl	8002074 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002064:	f7ff fc82 	bl	800196c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002068:	2300      	movs	r3, #0
}
 800206a:	4618      	mov	r0, r3
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	40023c00 	.word	0x40023c00

08002074 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800207c:	4b12      	ldr	r3, [pc, #72]	@ (80020c8 <HAL_InitTick+0x54>)
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	4b12      	ldr	r3, [pc, #72]	@ (80020cc <HAL_InitTick+0x58>)
 8002082:	781b      	ldrb	r3, [r3, #0]
 8002084:	4619      	mov	r1, r3
 8002086:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800208a:	fbb3 f3f1 	udiv	r3, r3, r1
 800208e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002092:	4618      	mov	r0, r3
 8002094:	f001 f88b 	bl	80031ae <HAL_SYSTICK_Config>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d001      	beq.n	80020a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e00e      	b.n	80020c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2b0f      	cmp	r3, #15
 80020a6:	d80a      	bhi.n	80020be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020a8:	2200      	movs	r2, #0
 80020aa:	6879      	ldr	r1, [r7, #4]
 80020ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80020b0:	f001 f845 	bl	800313e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020b4:	4a06      	ldr	r2, [pc, #24]	@ (80020d0 <HAL_InitTick+0x5c>)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020ba:	2300      	movs	r3, #0
 80020bc:	e000      	b.n	80020c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	3708      	adds	r7, #8
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	20000000 	.word	0x20000000
 80020cc:	20000008 	.word	0x20000008
 80020d0:	20000004 	.word	0x20000004

080020d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020d8:	4b06      	ldr	r3, [pc, #24]	@ (80020f4 <HAL_IncTick+0x20>)
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	461a      	mov	r2, r3
 80020de:	4b06      	ldr	r3, [pc, #24]	@ (80020f8 <HAL_IncTick+0x24>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4413      	add	r3, r2
 80020e4:	4a04      	ldr	r2, [pc, #16]	@ (80020f8 <HAL_IncTick+0x24>)
 80020e6:	6013      	str	r3, [r2, #0]
}
 80020e8:	bf00      	nop
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr
 80020f2:	bf00      	nop
 80020f4:	20000008 	.word	0x20000008
 80020f8:	20000294 	.word	0x20000294

080020fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002100:	4b03      	ldr	r3, [pc, #12]	@ (8002110 <HAL_GetTick+0x14>)
 8002102:	681b      	ldr	r3, [r3, #0]
}
 8002104:	4618      	mov	r0, r3
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	20000294 	.word	0x20000294

08002114 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b084      	sub	sp, #16
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800211c:	2300      	movs	r3, #0
 800211e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d101      	bne.n	800212a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e033      	b.n	8002192 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212e:	2b00      	cmp	r3, #0
 8002130:	d109      	bne.n	8002146 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002132:	6878      	ldr	r0, [r7, #4]
 8002134:	f7ff fc42 	bl	80019bc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2200      	movs	r2, #0
 800213c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2200      	movs	r2, #0
 8002142:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214a:	f003 0310 	and.w	r3, r3, #16
 800214e:	2b00      	cmp	r3, #0
 8002150:	d118      	bne.n	8002184 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002156:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800215a:	f023 0302 	bic.w	r3, r3, #2
 800215e:	f043 0202 	orr.w	r2, r3, #2
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002166:	6878      	ldr	r0, [r7, #4]
 8002168:	f000 faa4 	bl	80026b4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2200      	movs	r2, #0
 8002170:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002176:	f023 0303 	bic.w	r3, r3, #3
 800217a:	f043 0201 	orr.w	r2, r3, #1
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	641a      	str	r2, [r3, #64]	@ 0x40
 8002182:	e001      	b.n	8002188 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002184:	2301      	movs	r3, #1
 8002186:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2200      	movs	r2, #0
 800218c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002190:	7bfb      	ldrb	r3, [r7, #15]
}
 8002192:	4618      	mov	r0, r3
 8002194:	3710      	adds	r7, #16
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
	...

0800219c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800219c:	b480      	push	{r7}
 800219e:	b085      	sub	sp, #20
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80021a4:	2300      	movs	r3, #0
 80021a6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d101      	bne.n	80021b6 <HAL_ADC_Start+0x1a>
 80021b2:	2302      	movs	r3, #2
 80021b4:	e0b2      	b.n	800231c <HAL_ADC_Start+0x180>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2201      	movs	r2, #1
 80021ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	f003 0301 	and.w	r3, r3, #1
 80021c8:	2b01      	cmp	r3, #1
 80021ca:	d018      	beq.n	80021fe <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	689a      	ldr	r2, [r3, #8]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f042 0201 	orr.w	r2, r2, #1
 80021da:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80021dc:	4b52      	ldr	r3, [pc, #328]	@ (8002328 <HAL_ADC_Start+0x18c>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a52      	ldr	r2, [pc, #328]	@ (800232c <HAL_ADC_Start+0x190>)
 80021e2:	fba2 2303 	umull	r2, r3, r2, r3
 80021e6:	0c9a      	lsrs	r2, r3, #18
 80021e8:	4613      	mov	r3, r2
 80021ea:	005b      	lsls	r3, r3, #1
 80021ec:	4413      	add	r3, r2
 80021ee:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80021f0:	e002      	b.n	80021f8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80021f2:	68bb      	ldr	r3, [r7, #8]
 80021f4:	3b01      	subs	r3, #1
 80021f6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d1f9      	bne.n	80021f2 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	f003 0301 	and.w	r3, r3, #1
 8002208:	2b01      	cmp	r3, #1
 800220a:	d17a      	bne.n	8002302 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002210:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002214:	f023 0301 	bic.w	r3, r3, #1
 8002218:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800222a:	2b00      	cmp	r3, #0
 800222c:	d007      	beq.n	800223e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002232:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002236:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002242:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002246:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800224a:	d106      	bne.n	800225a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002250:	f023 0206 	bic.w	r2, r3, #6
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	645a      	str	r2, [r3, #68]	@ 0x44
 8002258:	e002      	b.n	8002260 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2200      	movs	r2, #0
 8002264:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002268:	4b31      	ldr	r3, [pc, #196]	@ (8002330 <HAL_ADC_Start+0x194>)
 800226a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002274:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f003 031f 	and.w	r3, r3, #31
 800227e:	2b00      	cmp	r3, #0
 8002280:	d12a      	bne.n	80022d8 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a2b      	ldr	r2, [pc, #172]	@ (8002334 <HAL_ADC_Start+0x198>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d015      	beq.n	80022b8 <HAL_ADC_Start+0x11c>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a29      	ldr	r2, [pc, #164]	@ (8002338 <HAL_ADC_Start+0x19c>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d105      	bne.n	80022a2 <HAL_ADC_Start+0x106>
 8002296:	4b26      	ldr	r3, [pc, #152]	@ (8002330 <HAL_ADC_Start+0x194>)
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	f003 031f 	and.w	r3, r3, #31
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d00a      	beq.n	80022b8 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a25      	ldr	r2, [pc, #148]	@ (800233c <HAL_ADC_Start+0x1a0>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d136      	bne.n	800231a <HAL_ADC_Start+0x17e>
 80022ac:	4b20      	ldr	r3, [pc, #128]	@ (8002330 <HAL_ADC_Start+0x194>)
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f003 0310 	and.w	r3, r3, #16
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d130      	bne.n	800231a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d129      	bne.n	800231a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	689a      	ldr	r2, [r3, #8]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80022d4:	609a      	str	r2, [r3, #8]
 80022d6:	e020      	b.n	800231a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a15      	ldr	r2, [pc, #84]	@ (8002334 <HAL_ADC_Start+0x198>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d11b      	bne.n	800231a <HAL_ADC_Start+0x17e>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d114      	bne.n	800231a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	689a      	ldr	r2, [r3, #8]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80022fe:	609a      	str	r2, [r3, #8]
 8002300:	e00b      	b.n	800231a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002306:	f043 0210 	orr.w	r2, r3, #16
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002312:	f043 0201 	orr.w	r2, r3, #1
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800231a:	2300      	movs	r3, #0
}
 800231c:	4618      	mov	r0, r3
 800231e:	3714      	adds	r7, #20
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr
 8002328:	20000000 	.word	0x20000000
 800232c:	431bde83 	.word	0x431bde83
 8002330:	40012300 	.word	0x40012300
 8002334:	40012000 	.word	0x40012000
 8002338:	40012100 	.word	0x40012100
 800233c:	40012200 	.word	0x40012200

08002340 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b084      	sub	sp, #16
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800234a:	2300      	movs	r3, #0
 800234c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002358:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800235c:	d113      	bne.n	8002386 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002368:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800236c:	d10b      	bne.n	8002386 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002372:	f043 0220 	orr.w	r2, r3, #32
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2200      	movs	r2, #0
 800237e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e063      	b.n	800244e <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002386:	f7ff feb9 	bl	80020fc <HAL_GetTick>
 800238a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800238c:	e021      	b.n	80023d2 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002394:	d01d      	beq.n	80023d2 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d007      	beq.n	80023ac <HAL_ADC_PollForConversion+0x6c>
 800239c:	f7ff feae 	bl	80020fc <HAL_GetTick>
 80023a0:	4602      	mov	r2, r0
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	683a      	ldr	r2, [r7, #0]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d212      	bcs.n	80023d2 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0302 	and.w	r3, r3, #2
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d00b      	beq.n	80023d2 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023be:	f043 0204 	orr.w	r2, r3, #4
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2200      	movs	r2, #0
 80023ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80023ce:	2303      	movs	r3, #3
 80023d0:	e03d      	b.n	800244e <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0302 	and.w	r3, r3, #2
 80023dc:	2b02      	cmp	r3, #2
 80023de:	d1d6      	bne.n	800238e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f06f 0212 	mvn.w	r2, #18
 80023e8:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ee:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002400:	2b00      	cmp	r3, #0
 8002402:	d123      	bne.n	800244c <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002408:	2b00      	cmp	r3, #0
 800240a:	d11f      	bne.n	800244c <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002412:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002416:	2b00      	cmp	r3, #0
 8002418:	d006      	beq.n	8002428 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002424:	2b00      	cmp	r3, #0
 8002426:	d111      	bne.n	800244c <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800242c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002438:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800243c:	2b00      	cmp	r3, #0
 800243e:	d105      	bne.n	800244c <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002444:	f043 0201 	orr.w	r2, r3, #1
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800244c:	2300      	movs	r3, #0
}
 800244e:	4618      	mov	r0, r3
 8002450:	3710      	adds	r7, #16
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}

08002456 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002456:	b480      	push	{r7}
 8002458:	b083      	sub	sp, #12
 800245a:	af00      	add	r7, sp, #0
 800245c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002464:	4618      	mov	r0, r3
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr

08002470 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002470:	b480      	push	{r7}
 8002472:	b085      	sub	sp, #20
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
 8002478:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800247a:	2300      	movs	r3, #0
 800247c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002484:	2b01      	cmp	r3, #1
 8002486:	d101      	bne.n	800248c <HAL_ADC_ConfigChannel+0x1c>
 8002488:	2302      	movs	r3, #2
 800248a:	e105      	b.n	8002698 <HAL_ADC_ConfigChannel+0x228>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2201      	movs	r2, #1
 8002490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2b09      	cmp	r3, #9
 800249a:	d925      	bls.n	80024e8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	68d9      	ldr	r1, [r3, #12]
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	b29b      	uxth	r3, r3
 80024a8:	461a      	mov	r2, r3
 80024aa:	4613      	mov	r3, r2
 80024ac:	005b      	lsls	r3, r3, #1
 80024ae:	4413      	add	r3, r2
 80024b0:	3b1e      	subs	r3, #30
 80024b2:	2207      	movs	r2, #7
 80024b4:	fa02 f303 	lsl.w	r3, r2, r3
 80024b8:	43da      	mvns	r2, r3
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	400a      	ands	r2, r1
 80024c0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	68d9      	ldr	r1, [r3, #12]
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	689a      	ldr	r2, [r3, #8]
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	4618      	mov	r0, r3
 80024d4:	4603      	mov	r3, r0
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	4403      	add	r3, r0
 80024da:	3b1e      	subs	r3, #30
 80024dc:	409a      	lsls	r2, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	430a      	orrs	r2, r1
 80024e4:	60da      	str	r2, [r3, #12]
 80024e6:	e022      	b.n	800252e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	6919      	ldr	r1, [r3, #16]
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	461a      	mov	r2, r3
 80024f6:	4613      	mov	r3, r2
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	4413      	add	r3, r2
 80024fc:	2207      	movs	r2, #7
 80024fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002502:	43da      	mvns	r2, r3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	400a      	ands	r2, r1
 800250a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	6919      	ldr	r1, [r3, #16]
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	689a      	ldr	r2, [r3, #8]
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	b29b      	uxth	r3, r3
 800251c:	4618      	mov	r0, r3
 800251e:	4603      	mov	r3, r0
 8002520:	005b      	lsls	r3, r3, #1
 8002522:	4403      	add	r3, r0
 8002524:	409a      	lsls	r2, r3
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	430a      	orrs	r2, r1
 800252c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	2b06      	cmp	r3, #6
 8002534:	d824      	bhi.n	8002580 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685a      	ldr	r2, [r3, #4]
 8002540:	4613      	mov	r3, r2
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	4413      	add	r3, r2
 8002546:	3b05      	subs	r3, #5
 8002548:	221f      	movs	r2, #31
 800254a:	fa02 f303 	lsl.w	r3, r2, r3
 800254e:	43da      	mvns	r2, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	400a      	ands	r2, r1
 8002556:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	b29b      	uxth	r3, r3
 8002564:	4618      	mov	r0, r3
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685a      	ldr	r2, [r3, #4]
 800256a:	4613      	mov	r3, r2
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	4413      	add	r3, r2
 8002570:	3b05      	subs	r3, #5
 8002572:	fa00 f203 	lsl.w	r2, r0, r3
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	430a      	orrs	r2, r1
 800257c:	635a      	str	r2, [r3, #52]	@ 0x34
 800257e:	e04c      	b.n	800261a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	2b0c      	cmp	r3, #12
 8002586:	d824      	bhi.n	80025d2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	685a      	ldr	r2, [r3, #4]
 8002592:	4613      	mov	r3, r2
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	4413      	add	r3, r2
 8002598:	3b23      	subs	r3, #35	@ 0x23
 800259a:	221f      	movs	r2, #31
 800259c:	fa02 f303 	lsl.w	r3, r2, r3
 80025a0:	43da      	mvns	r2, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	400a      	ands	r2, r1
 80025a8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	b29b      	uxth	r3, r3
 80025b6:	4618      	mov	r0, r3
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685a      	ldr	r2, [r3, #4]
 80025bc:	4613      	mov	r3, r2
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	4413      	add	r3, r2
 80025c2:	3b23      	subs	r3, #35	@ 0x23
 80025c4:	fa00 f203 	lsl.w	r2, r0, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	430a      	orrs	r2, r1
 80025ce:	631a      	str	r2, [r3, #48]	@ 0x30
 80025d0:	e023      	b.n	800261a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	685a      	ldr	r2, [r3, #4]
 80025dc:	4613      	mov	r3, r2
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	4413      	add	r3, r2
 80025e2:	3b41      	subs	r3, #65	@ 0x41
 80025e4:	221f      	movs	r2, #31
 80025e6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ea:	43da      	mvns	r2, r3
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	400a      	ands	r2, r1
 80025f2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	b29b      	uxth	r3, r3
 8002600:	4618      	mov	r0, r3
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	685a      	ldr	r2, [r3, #4]
 8002606:	4613      	mov	r3, r2
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	4413      	add	r3, r2
 800260c:	3b41      	subs	r3, #65	@ 0x41
 800260e:	fa00 f203 	lsl.w	r2, r0, r3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	430a      	orrs	r2, r1
 8002618:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800261a:	4b22      	ldr	r3, [pc, #136]	@ (80026a4 <HAL_ADC_ConfigChannel+0x234>)
 800261c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a21      	ldr	r2, [pc, #132]	@ (80026a8 <HAL_ADC_ConfigChannel+0x238>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d109      	bne.n	800263c <HAL_ADC_ConfigChannel+0x1cc>
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	2b12      	cmp	r3, #18
 800262e:	d105      	bne.n	800263c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a19      	ldr	r2, [pc, #100]	@ (80026a8 <HAL_ADC_ConfigChannel+0x238>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d123      	bne.n	800268e <HAL_ADC_ConfigChannel+0x21e>
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	2b10      	cmp	r3, #16
 800264c:	d003      	beq.n	8002656 <HAL_ADC_ConfigChannel+0x1e6>
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2b11      	cmp	r3, #17
 8002654:	d11b      	bne.n	800268e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	2b10      	cmp	r3, #16
 8002668:	d111      	bne.n	800268e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800266a:	4b10      	ldr	r3, [pc, #64]	@ (80026ac <HAL_ADC_ConfigChannel+0x23c>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a10      	ldr	r2, [pc, #64]	@ (80026b0 <HAL_ADC_ConfigChannel+0x240>)
 8002670:	fba2 2303 	umull	r2, r3, r2, r3
 8002674:	0c9a      	lsrs	r2, r3, #18
 8002676:	4613      	mov	r3, r2
 8002678:	009b      	lsls	r3, r3, #2
 800267a:	4413      	add	r3, r2
 800267c:	005b      	lsls	r3, r3, #1
 800267e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002680:	e002      	b.n	8002688 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	3b01      	subs	r3, #1
 8002686:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d1f9      	bne.n	8002682 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002696:	2300      	movs	r3, #0
}
 8002698:	4618      	mov	r0, r3
 800269a:	3714      	adds	r7, #20
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr
 80026a4:	40012300 	.word	0x40012300
 80026a8:	40012000 	.word	0x40012000
 80026ac:	20000000 	.word	0x20000000
 80026b0:	431bde83 	.word	0x431bde83

080026b4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b085      	sub	sp, #20
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026bc:	4b79      	ldr	r3, [pc, #484]	@ (80028a4 <ADC_Init+0x1f0>)
 80026be:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	685a      	ldr	r2, [r3, #4]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	431a      	orrs	r2, r3
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	685a      	ldr	r2, [r3, #4]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80026e8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	6859      	ldr	r1, [r3, #4]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	691b      	ldr	r3, [r3, #16]
 80026f4:	021a      	lsls	r2, r3, #8
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	430a      	orrs	r2, r1
 80026fc:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	685a      	ldr	r2, [r3, #4]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800270c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	6859      	ldr	r1, [r3, #4]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	689a      	ldr	r2, [r3, #8]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	430a      	orrs	r2, r1
 800271e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	689a      	ldr	r2, [r3, #8]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800272e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	6899      	ldr	r1, [r3, #8]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	68da      	ldr	r2, [r3, #12]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	430a      	orrs	r2, r1
 8002740:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002746:	4a58      	ldr	r2, [pc, #352]	@ (80028a8 <ADC_Init+0x1f4>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d022      	beq.n	8002792 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	689a      	ldr	r2, [r3, #8]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800275a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	6899      	ldr	r1, [r3, #8]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	430a      	orrs	r2, r1
 800276c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	689a      	ldr	r2, [r3, #8]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800277c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	6899      	ldr	r1, [r3, #8]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	430a      	orrs	r2, r1
 800278e:	609a      	str	r2, [r3, #8]
 8002790:	e00f      	b.n	80027b2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	689a      	ldr	r2, [r3, #8]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80027a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	689a      	ldr	r2, [r3, #8]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80027b0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	689a      	ldr	r2, [r3, #8]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f022 0202 	bic.w	r2, r2, #2
 80027c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	6899      	ldr	r1, [r3, #8]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	7e1b      	ldrb	r3, [r3, #24]
 80027cc:	005a      	lsls	r2, r3, #1
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	430a      	orrs	r2, r1
 80027d4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d01b      	beq.n	8002818 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	685a      	ldr	r2, [r3, #4]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80027ee:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	685a      	ldr	r2, [r3, #4]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80027fe:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	6859      	ldr	r1, [r3, #4]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800280a:	3b01      	subs	r3, #1
 800280c:	035a      	lsls	r2, r3, #13
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	430a      	orrs	r2, r1
 8002814:	605a      	str	r2, [r3, #4]
 8002816:	e007      	b.n	8002828 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	685a      	ldr	r2, [r3, #4]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002826:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002836:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	69db      	ldr	r3, [r3, #28]
 8002842:	3b01      	subs	r3, #1
 8002844:	051a      	lsls	r2, r3, #20
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	430a      	orrs	r2, r1
 800284c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	689a      	ldr	r2, [r3, #8]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800285c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	6899      	ldr	r1, [r3, #8]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800286a:	025a      	lsls	r2, r3, #9
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	430a      	orrs	r2, r1
 8002872:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	689a      	ldr	r2, [r3, #8]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002882:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	6899      	ldr	r1, [r3, #8]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	695b      	ldr	r3, [r3, #20]
 800288e:	029a      	lsls	r2, r3, #10
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	430a      	orrs	r2, r1
 8002896:	609a      	str	r2, [r3, #8]
}
 8002898:	bf00      	nop
 800289a:	3714      	adds	r7, #20
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr
 80028a4:	40012300 	.word	0x40012300
 80028a8:	0f000001 	.word	0x0f000001

080028ac <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b084      	sub	sp, #16
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d101      	bne.n	80028be <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e0ed      	b.n	8002a9a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d102      	bne.n	80028d0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f7ff f8ba 	bl	8001a44 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f042 0201 	orr.w	r2, r2, #1
 80028de:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80028e0:	f7ff fc0c 	bl	80020fc <HAL_GetTick>
 80028e4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80028e6:	e012      	b.n	800290e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80028e8:	f7ff fc08 	bl	80020fc <HAL_GetTick>
 80028ec:	4602      	mov	r2, r0
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	2b0a      	cmp	r3, #10
 80028f4:	d90b      	bls.n	800290e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028fa:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2205      	movs	r2, #5
 8002906:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e0c5      	b.n	8002a9a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	f003 0301 	and.w	r3, r3, #1
 8002918:	2b00      	cmp	r3, #0
 800291a:	d0e5      	beq.n	80028e8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f022 0202 	bic.w	r2, r2, #2
 800292a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800292c:	f7ff fbe6 	bl	80020fc <HAL_GetTick>
 8002930:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002932:	e012      	b.n	800295a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002934:	f7ff fbe2 	bl	80020fc <HAL_GetTick>
 8002938:	4602      	mov	r2, r0
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	1ad3      	subs	r3, r2, r3
 800293e:	2b0a      	cmp	r3, #10
 8002940:	d90b      	bls.n	800295a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002946:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2205      	movs	r2, #5
 8002952:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e09f      	b.n	8002a9a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	f003 0302 	and.w	r3, r3, #2
 8002964:	2b00      	cmp	r3, #0
 8002966:	d1e5      	bne.n	8002934 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	7e1b      	ldrb	r3, [r3, #24]
 800296c:	2b01      	cmp	r3, #1
 800296e:	d108      	bne.n	8002982 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800297e:	601a      	str	r2, [r3, #0]
 8002980:	e007      	b.n	8002992 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002990:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	7e5b      	ldrb	r3, [r3, #25]
 8002996:	2b01      	cmp	r3, #1
 8002998:	d108      	bne.n	80029ac <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80029a8:	601a      	str	r2, [r3, #0]
 80029aa:	e007      	b.n	80029bc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80029ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	7e9b      	ldrb	r3, [r3, #26]
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d108      	bne.n	80029d6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f042 0220 	orr.w	r2, r2, #32
 80029d2:	601a      	str	r2, [r3, #0]
 80029d4:	e007      	b.n	80029e6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f022 0220 	bic.w	r2, r2, #32
 80029e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	7edb      	ldrb	r3, [r3, #27]
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d108      	bne.n	8002a00 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f022 0210 	bic.w	r2, r2, #16
 80029fc:	601a      	str	r2, [r3, #0]
 80029fe:	e007      	b.n	8002a10 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f042 0210 	orr.w	r2, r2, #16
 8002a0e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	7f1b      	ldrb	r3, [r3, #28]
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d108      	bne.n	8002a2a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f042 0208 	orr.w	r2, r2, #8
 8002a26:	601a      	str	r2, [r3, #0]
 8002a28:	e007      	b.n	8002a3a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f022 0208 	bic.w	r2, r2, #8
 8002a38:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	7f5b      	ldrb	r3, [r3, #29]
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d108      	bne.n	8002a54 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f042 0204 	orr.w	r2, r2, #4
 8002a50:	601a      	str	r2, [r3, #0]
 8002a52:	e007      	b.n	8002a64 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f022 0204 	bic.w	r2, r2, #4
 8002a62:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	689a      	ldr	r2, [r3, #8]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	431a      	orrs	r2, r3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	691b      	ldr	r3, [r3, #16]
 8002a72:	431a      	orrs	r2, r3
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	695b      	ldr	r3, [r3, #20]
 8002a78:	ea42 0103 	orr.w	r1, r2, r3
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	1e5a      	subs	r2, r3, #1
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	430a      	orrs	r2, r1
 8002a88:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2201      	movs	r2, #1
 8002a94:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002a98:	2300      	movs	r3, #0
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3710      	adds	r7, #16
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
	...

08002aa4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b087      	sub	sp, #28
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
 8002aac:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ab4:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8002ab6:	7dfb      	ldrb	r3, [r7, #23]
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d003      	beq.n	8002ac4 <HAL_CAN_ConfigFilter+0x20>
 8002abc:	7dfb      	ldrb	r3, [r7, #23]
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	f040 80be 	bne.w	8002c40 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002ac4:	4b65      	ldr	r3, [pc, #404]	@ (8002c5c <HAL_CAN_ConfigFilter+0x1b8>)
 8002ac6:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002ace:	f043 0201 	orr.w	r2, r3, #1
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002ade:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af2:	021b      	lsls	r3, r3, #8
 8002af4:	431a      	orrs	r2, r3
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	695b      	ldr	r3, [r3, #20]
 8002b00:	f003 031f 	and.w	r3, r3, #31
 8002b04:	2201      	movs	r2, #1
 8002b06:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	43db      	mvns	r3, r3
 8002b16:	401a      	ands	r2, r3
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	69db      	ldr	r3, [r3, #28]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d123      	bne.n	8002b6e <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	43db      	mvns	r3, r3
 8002b30:	401a      	ands	r2, r3
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002b44:	683a      	ldr	r2, [r7, #0]
 8002b46:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002b48:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	3248      	adds	r2, #72	@ 0x48
 8002b4e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002b62:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002b64:	6939      	ldr	r1, [r7, #16]
 8002b66:	3348      	adds	r3, #72	@ 0x48
 8002b68:	00db      	lsls	r3, r3, #3
 8002b6a:	440b      	add	r3, r1
 8002b6c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	69db      	ldr	r3, [r3, #28]
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d122      	bne.n	8002bbc <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	431a      	orrs	r2, r3
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002b92:	683a      	ldr	r2, [r7, #0]
 8002b94:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002b96:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	3248      	adds	r2, #72	@ 0x48
 8002b9c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	68db      	ldr	r3, [r3, #12]
 8002baa:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002bb0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002bb2:	6939      	ldr	r1, [r7, #16]
 8002bb4:	3348      	adds	r3, #72	@ 0x48
 8002bb6:	00db      	lsls	r3, r3, #3
 8002bb8:	440b      	add	r3, r1
 8002bba:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	699b      	ldr	r3, [r3, #24]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d109      	bne.n	8002bd8 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	43db      	mvns	r3, r3
 8002bce:	401a      	ands	r2, r3
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002bd6:	e007      	b.n	8002be8 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	431a      	orrs	r2, r3
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	691b      	ldr	r3, [r3, #16]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d109      	bne.n	8002c04 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	43db      	mvns	r3, r3
 8002bfa:	401a      	ands	r2, r3
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002c02:	e007      	b.n	8002c14 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	431a      	orrs	r2, r3
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	6a1b      	ldr	r3, [r3, #32]
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d107      	bne.n	8002c2c <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	431a      	orrs	r2, r3
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002c32:	f023 0201 	bic.w	r2, r3, #1
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	e006      	b.n	8002c4e <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c44:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
  }
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	371c      	adds	r7, #28
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop
 8002c5c:	40006400 	.word	0x40006400

08002c60 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b084      	sub	sp, #16
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d12e      	bne.n	8002cd2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2202      	movs	r2, #2
 8002c78:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f022 0201 	bic.w	r2, r2, #1
 8002c8a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002c8c:	f7ff fa36 	bl	80020fc <HAL_GetTick>
 8002c90:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002c92:	e012      	b.n	8002cba <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002c94:	f7ff fa32 	bl	80020fc <HAL_GetTick>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	2b0a      	cmp	r3, #10
 8002ca0:	d90b      	bls.n	8002cba <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2205      	movs	r2, #5
 8002cb2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e012      	b.n	8002ce0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	f003 0301 	and.w	r3, r3, #1
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d1e5      	bne.n	8002c94 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	e006      	b.n	8002ce0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
  }
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3710      	adds	r7, #16
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}

08002ce8 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b089      	sub	sp, #36	@ 0x24
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	60f8      	str	r0, [r7, #12]
 8002cf0:	60b9      	str	r1, [r7, #8]
 8002cf2:	607a      	str	r2, [r7, #4]
 8002cf4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cfc:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002d06:	7ffb      	ldrb	r3, [r7, #31]
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d003      	beq.n	8002d14 <HAL_CAN_AddTxMessage+0x2c>
 8002d0c:	7ffb      	ldrb	r3, [r7, #31]
 8002d0e:	2b02      	cmp	r3, #2
 8002d10:	f040 80ad 	bne.w	8002e6e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002d14:	69bb      	ldr	r3, [r7, #24]
 8002d16:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d10a      	bne.n	8002d34 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002d1e:	69bb      	ldr	r3, [r7, #24]
 8002d20:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d105      	bne.n	8002d34 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002d28:	69bb      	ldr	r3, [r7, #24]
 8002d2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	f000 8095 	beq.w	8002e5e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002d34:	69bb      	ldr	r3, [r7, #24]
 8002d36:	0e1b      	lsrs	r3, r3, #24
 8002d38:	f003 0303 	and.w	r3, r3, #3
 8002d3c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002d3e:	2201      	movs	r2, #1
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	409a      	lsls	r2, r3
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d10d      	bne.n	8002d6c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002d5a:	68f9      	ldr	r1, [r7, #12]
 8002d5c:	6809      	ldr	r1, [r1, #0]
 8002d5e:	431a      	orrs	r2, r3
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	3318      	adds	r3, #24
 8002d64:	011b      	lsls	r3, r3, #4
 8002d66:	440b      	add	r3, r1
 8002d68:	601a      	str	r2, [r3, #0]
 8002d6a:	e00f      	b.n	8002d8c <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002d76:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002d7c:	68f9      	ldr	r1, [r7, #12]
 8002d7e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002d80:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	3318      	adds	r3, #24
 8002d86:	011b      	lsls	r3, r3, #4
 8002d88:	440b      	add	r3, r1
 8002d8a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	6819      	ldr	r1, [r3, #0]
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	691a      	ldr	r2, [r3, #16]
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	3318      	adds	r3, #24
 8002d98:	011b      	lsls	r3, r3, #4
 8002d9a:	440b      	add	r3, r1
 8002d9c:	3304      	adds	r3, #4
 8002d9e:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	7d1b      	ldrb	r3, [r3, #20]
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d111      	bne.n	8002dcc <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	3318      	adds	r3, #24
 8002db0:	011b      	lsls	r3, r3, #4
 8002db2:	4413      	add	r3, r2
 8002db4:	3304      	adds	r3, #4
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	68fa      	ldr	r2, [r7, #12]
 8002dba:	6811      	ldr	r1, [r2, #0]
 8002dbc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	3318      	adds	r3, #24
 8002dc4:	011b      	lsls	r3, r3, #4
 8002dc6:	440b      	add	r3, r1
 8002dc8:	3304      	adds	r3, #4
 8002dca:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	3307      	adds	r3, #7
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	061a      	lsls	r2, r3, #24
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	3306      	adds	r3, #6
 8002dd8:	781b      	ldrb	r3, [r3, #0]
 8002dda:	041b      	lsls	r3, r3, #16
 8002ddc:	431a      	orrs	r2, r3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	3305      	adds	r3, #5
 8002de2:	781b      	ldrb	r3, [r3, #0]
 8002de4:	021b      	lsls	r3, r3, #8
 8002de6:	4313      	orrs	r3, r2
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	3204      	adds	r2, #4
 8002dec:	7812      	ldrb	r2, [r2, #0]
 8002dee:	4610      	mov	r0, r2
 8002df0:	68fa      	ldr	r2, [r7, #12]
 8002df2:	6811      	ldr	r1, [r2, #0]
 8002df4:	ea43 0200 	orr.w	r2, r3, r0
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	011b      	lsls	r3, r3, #4
 8002dfc:	440b      	add	r3, r1
 8002dfe:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002e02:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	3303      	adds	r3, #3
 8002e08:	781b      	ldrb	r3, [r3, #0]
 8002e0a:	061a      	lsls	r2, r3, #24
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	3302      	adds	r3, #2
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	041b      	lsls	r3, r3, #16
 8002e14:	431a      	orrs	r2, r3
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	3301      	adds	r3, #1
 8002e1a:	781b      	ldrb	r3, [r3, #0]
 8002e1c:	021b      	lsls	r3, r3, #8
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	7812      	ldrb	r2, [r2, #0]
 8002e24:	4610      	mov	r0, r2
 8002e26:	68fa      	ldr	r2, [r7, #12]
 8002e28:	6811      	ldr	r1, [r2, #0]
 8002e2a:	ea43 0200 	orr.w	r2, r3, r0
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	011b      	lsls	r3, r3, #4
 8002e32:	440b      	add	r3, r1
 8002e34:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002e38:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	3318      	adds	r3, #24
 8002e42:	011b      	lsls	r3, r3, #4
 8002e44:	4413      	add	r3, r2
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	68fa      	ldr	r2, [r7, #12]
 8002e4a:	6811      	ldr	r1, [r2, #0]
 8002e4c:	f043 0201 	orr.w	r2, r3, #1
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	3318      	adds	r3, #24
 8002e54:	011b      	lsls	r3, r3, #4
 8002e56:	440b      	add	r3, r1
 8002e58:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	e00e      	b.n	8002e7c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e62:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e006      	b.n	8002e7c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e72:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
  }
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3724      	adds	r7, #36	@ 0x24
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr

08002e88 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b085      	sub	sp, #20
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8002e90:	2300      	movs	r3, #0
 8002e92:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e9a:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8002e9c:	7afb      	ldrb	r3, [r7, #11]
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d002      	beq.n	8002ea8 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8002ea2:	7afb      	ldrb	r3, [r7, #11]
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d11d      	bne.n	8002ee4 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d002      	beq.n	8002ebc <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	3301      	adds	r3, #1
 8002eba:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d002      	beq.n	8002ed0 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	3301      	adds	r3, #1
 8002ece:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d002      	beq.n	8002ee4 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3714      	adds	r7, #20
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr

08002ef2 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002ef2:	b480      	push	{r7}
 8002ef4:	b085      	sub	sp, #20
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	6078      	str	r0, [r7, #4]
 8002efa:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f02:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002f04:	7bfb      	ldrb	r3, [r7, #15]
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d002      	beq.n	8002f10 <HAL_CAN_ActivateNotification+0x1e>
 8002f0a:	7bfb      	ldrb	r3, [r7, #15]
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d109      	bne.n	8002f24 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	6959      	ldr	r1, [r3, #20]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	683a      	ldr	r2, [r7, #0]
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002f20:	2300      	movs	r3, #0
 8002f22:	e006      	b.n	8002f32 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f28:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
  }
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3714      	adds	r7, #20
 8002f36:	46bd      	mov	sp, r7
 8002f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3c:	4770      	bx	lr
	...

08002f40 <__NVIC_SetPriorityGrouping>:
{
 8002f40:	b480      	push	{r7}
 8002f42:	b085      	sub	sp, #20
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	f003 0307 	and.w	r3, r3, #7
 8002f4e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f50:	4b0c      	ldr	r3, [pc, #48]	@ (8002f84 <__NVIC_SetPriorityGrouping+0x44>)
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f56:	68ba      	ldr	r2, [r7, #8]
 8002f58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f72:	4a04      	ldr	r2, [pc, #16]	@ (8002f84 <__NVIC_SetPriorityGrouping+0x44>)
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	60d3      	str	r3, [r2, #12]
}
 8002f78:	bf00      	nop
 8002f7a:	3714      	adds	r7, #20
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr
 8002f84:	e000ed00 	.word	0xe000ed00

08002f88 <__NVIC_GetPriorityGrouping>:
{
 8002f88:	b480      	push	{r7}
 8002f8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f8c:	4b04      	ldr	r3, [pc, #16]	@ (8002fa0 <__NVIC_GetPriorityGrouping+0x18>)
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	0a1b      	lsrs	r3, r3, #8
 8002f92:	f003 0307 	and.w	r3, r3, #7
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9e:	4770      	bx	lr
 8002fa0:	e000ed00 	.word	0xe000ed00

08002fa4 <__NVIC_EnableIRQ>:
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b083      	sub	sp, #12
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	4603      	mov	r3, r0
 8002fac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	db0b      	blt.n	8002fce <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fb6:	79fb      	ldrb	r3, [r7, #7]
 8002fb8:	f003 021f 	and.w	r2, r3, #31
 8002fbc:	4907      	ldr	r1, [pc, #28]	@ (8002fdc <__NVIC_EnableIRQ+0x38>)
 8002fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc2:	095b      	lsrs	r3, r3, #5
 8002fc4:	2001      	movs	r0, #1
 8002fc6:	fa00 f202 	lsl.w	r2, r0, r2
 8002fca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002fce:	bf00      	nop
 8002fd0:	370c      	adds	r7, #12
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd8:	4770      	bx	lr
 8002fda:	bf00      	nop
 8002fdc:	e000e100 	.word	0xe000e100

08002fe0 <__NVIC_DisableIRQ>:
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b083      	sub	sp, #12
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	db12      	blt.n	8003018 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ff2:	79fb      	ldrb	r3, [r7, #7]
 8002ff4:	f003 021f 	and.w	r2, r3, #31
 8002ff8:	490a      	ldr	r1, [pc, #40]	@ (8003024 <__NVIC_DisableIRQ+0x44>)
 8002ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ffe:	095b      	lsrs	r3, r3, #5
 8003000:	2001      	movs	r0, #1
 8003002:	fa00 f202 	lsl.w	r2, r0, r2
 8003006:	3320      	adds	r3, #32
 8003008:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800300c:	f3bf 8f4f 	dsb	sy
}
 8003010:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003012:	f3bf 8f6f 	isb	sy
}
 8003016:	bf00      	nop
}
 8003018:	bf00      	nop
 800301a:	370c      	adds	r7, #12
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr
 8003024:	e000e100 	.word	0xe000e100

08003028 <__NVIC_SetPriority>:
{
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	4603      	mov	r3, r0
 8003030:	6039      	str	r1, [r7, #0]
 8003032:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003038:	2b00      	cmp	r3, #0
 800303a:	db0a      	blt.n	8003052 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	b2da      	uxtb	r2, r3
 8003040:	490c      	ldr	r1, [pc, #48]	@ (8003074 <__NVIC_SetPriority+0x4c>)
 8003042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003046:	0112      	lsls	r2, r2, #4
 8003048:	b2d2      	uxtb	r2, r2
 800304a:	440b      	add	r3, r1
 800304c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003050:	e00a      	b.n	8003068 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	b2da      	uxtb	r2, r3
 8003056:	4908      	ldr	r1, [pc, #32]	@ (8003078 <__NVIC_SetPriority+0x50>)
 8003058:	79fb      	ldrb	r3, [r7, #7]
 800305a:	f003 030f 	and.w	r3, r3, #15
 800305e:	3b04      	subs	r3, #4
 8003060:	0112      	lsls	r2, r2, #4
 8003062:	b2d2      	uxtb	r2, r2
 8003064:	440b      	add	r3, r1
 8003066:	761a      	strb	r2, [r3, #24]
}
 8003068:	bf00      	nop
 800306a:	370c      	adds	r7, #12
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr
 8003074:	e000e100 	.word	0xe000e100
 8003078:	e000ed00 	.word	0xe000ed00

0800307c <NVIC_EncodePriority>:
{
 800307c:	b480      	push	{r7}
 800307e:	b089      	sub	sp, #36	@ 0x24
 8003080:	af00      	add	r7, sp, #0
 8003082:	60f8      	str	r0, [r7, #12]
 8003084:	60b9      	str	r1, [r7, #8]
 8003086:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	f003 0307 	and.w	r3, r3, #7
 800308e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003090:	69fb      	ldr	r3, [r7, #28]
 8003092:	f1c3 0307 	rsb	r3, r3, #7
 8003096:	2b04      	cmp	r3, #4
 8003098:	bf28      	it	cs
 800309a:	2304      	movcs	r3, #4
 800309c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	3304      	adds	r3, #4
 80030a2:	2b06      	cmp	r3, #6
 80030a4:	d902      	bls.n	80030ac <NVIC_EncodePriority+0x30>
 80030a6:	69fb      	ldr	r3, [r7, #28]
 80030a8:	3b03      	subs	r3, #3
 80030aa:	e000      	b.n	80030ae <NVIC_EncodePriority+0x32>
 80030ac:	2300      	movs	r3, #0
 80030ae:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80030b4:	69bb      	ldr	r3, [r7, #24]
 80030b6:	fa02 f303 	lsl.w	r3, r2, r3
 80030ba:	43da      	mvns	r2, r3
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	401a      	ands	r2, r3
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030c4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	fa01 f303 	lsl.w	r3, r1, r3
 80030ce:	43d9      	mvns	r1, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030d4:	4313      	orrs	r3, r2
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3724      	adds	r7, #36	@ 0x24
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr
	...

080030e4 <SysTick_Config>:
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b082      	sub	sp, #8
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	3b01      	subs	r3, #1
 80030f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80030f4:	d301      	bcc.n	80030fa <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80030f6:	2301      	movs	r3, #1
 80030f8:	e00f      	b.n	800311a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030fa:	4a0a      	ldr	r2, [pc, #40]	@ (8003124 <SysTick_Config+0x40>)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	3b01      	subs	r3, #1
 8003100:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003102:	210f      	movs	r1, #15
 8003104:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003108:	f7ff ff8e 	bl	8003028 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800310c:	4b05      	ldr	r3, [pc, #20]	@ (8003124 <SysTick_Config+0x40>)
 800310e:	2200      	movs	r2, #0
 8003110:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003112:	4b04      	ldr	r3, [pc, #16]	@ (8003124 <SysTick_Config+0x40>)
 8003114:	2207      	movs	r2, #7
 8003116:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8003118:	2300      	movs	r3, #0
}
 800311a:	4618      	mov	r0, r3
 800311c:	3708      	adds	r7, #8
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	e000e010 	.word	0xe000e010

08003128 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003130:	6878      	ldr	r0, [r7, #4]
 8003132:	f7ff ff05 	bl	8002f40 <__NVIC_SetPriorityGrouping>
}
 8003136:	bf00      	nop
 8003138:	3708      	adds	r7, #8
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}

0800313e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800313e:	b580      	push	{r7, lr}
 8003140:	b086      	sub	sp, #24
 8003142:	af00      	add	r7, sp, #0
 8003144:	4603      	mov	r3, r0
 8003146:	60b9      	str	r1, [r7, #8]
 8003148:	607a      	str	r2, [r7, #4]
 800314a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800314c:	2300      	movs	r3, #0
 800314e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003150:	f7ff ff1a 	bl	8002f88 <__NVIC_GetPriorityGrouping>
 8003154:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	68b9      	ldr	r1, [r7, #8]
 800315a:	6978      	ldr	r0, [r7, #20]
 800315c:	f7ff ff8e 	bl	800307c <NVIC_EncodePriority>
 8003160:	4602      	mov	r2, r0
 8003162:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003166:	4611      	mov	r1, r2
 8003168:	4618      	mov	r0, r3
 800316a:	f7ff ff5d 	bl	8003028 <__NVIC_SetPriority>
}
 800316e:	bf00      	nop
 8003170:	3718      	adds	r7, #24
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}

08003176 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003176:	b580      	push	{r7, lr}
 8003178:	b082      	sub	sp, #8
 800317a:	af00      	add	r7, sp, #0
 800317c:	4603      	mov	r3, r0
 800317e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003180:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003184:	4618      	mov	r0, r3
 8003186:	f7ff ff0d 	bl	8002fa4 <__NVIC_EnableIRQ>
}
 800318a:	bf00      	nop
 800318c:	3708      	adds	r7, #8
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}

08003192 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003192:	b580      	push	{r7, lr}
 8003194:	b082      	sub	sp, #8
 8003196:	af00      	add	r7, sp, #0
 8003198:	4603      	mov	r3, r0
 800319a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800319c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a0:	4618      	mov	r0, r3
 80031a2:	f7ff ff1d 	bl	8002fe0 <__NVIC_DisableIRQ>
}
 80031a6:	bf00      	nop
 80031a8:	3708      	adds	r7, #8
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}

080031ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031ae:	b580      	push	{r7, lr}
 80031b0:	b082      	sub	sp, #8
 80031b2:	af00      	add	r7, sp, #0
 80031b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	f7ff ff94 	bl	80030e4 <SysTick_Config>
 80031bc:	4603      	mov	r3, r0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3708      	adds	r7, #8
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
	...

080031c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b089      	sub	sp, #36	@ 0x24
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
 80031d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031d2:	2300      	movs	r3, #0
 80031d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80031d6:	2300      	movs	r3, #0
 80031d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80031da:	2300      	movs	r3, #0
 80031dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031de:	2300      	movs	r3, #0
 80031e0:	61fb      	str	r3, [r7, #28]
 80031e2:	e16b      	b.n	80034bc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80031e4:	2201      	movs	r2, #1
 80031e6:	69fb      	ldr	r3, [r7, #28]
 80031e8:	fa02 f303 	lsl.w	r3, r2, r3
 80031ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	697a      	ldr	r2, [r7, #20]
 80031f4:	4013      	ands	r3, r2
 80031f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80031f8:	693a      	ldr	r2, [r7, #16]
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	429a      	cmp	r2, r3
 80031fe:	f040 815a 	bne.w	80034b6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	f003 0303 	and.w	r3, r3, #3
 800320a:	2b01      	cmp	r3, #1
 800320c:	d005      	beq.n	800321a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003216:	2b02      	cmp	r3, #2
 8003218:	d130      	bne.n	800327c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003220:	69fb      	ldr	r3, [r7, #28]
 8003222:	005b      	lsls	r3, r3, #1
 8003224:	2203      	movs	r2, #3
 8003226:	fa02 f303 	lsl.w	r3, r2, r3
 800322a:	43db      	mvns	r3, r3
 800322c:	69ba      	ldr	r2, [r7, #24]
 800322e:	4013      	ands	r3, r2
 8003230:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	68da      	ldr	r2, [r3, #12]
 8003236:	69fb      	ldr	r3, [r7, #28]
 8003238:	005b      	lsls	r3, r3, #1
 800323a:	fa02 f303 	lsl.w	r3, r2, r3
 800323e:	69ba      	ldr	r2, [r7, #24]
 8003240:	4313      	orrs	r3, r2
 8003242:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	69ba      	ldr	r2, [r7, #24]
 8003248:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003250:	2201      	movs	r2, #1
 8003252:	69fb      	ldr	r3, [r7, #28]
 8003254:	fa02 f303 	lsl.w	r3, r2, r3
 8003258:	43db      	mvns	r3, r3
 800325a:	69ba      	ldr	r2, [r7, #24]
 800325c:	4013      	ands	r3, r2
 800325e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	091b      	lsrs	r3, r3, #4
 8003266:	f003 0201 	and.w	r2, r3, #1
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	fa02 f303 	lsl.w	r3, r2, r3
 8003270:	69ba      	ldr	r2, [r7, #24]
 8003272:	4313      	orrs	r3, r2
 8003274:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	69ba      	ldr	r2, [r7, #24]
 800327a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	f003 0303 	and.w	r3, r3, #3
 8003284:	2b03      	cmp	r3, #3
 8003286:	d017      	beq.n	80032b8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	68db      	ldr	r3, [r3, #12]
 800328c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800328e:	69fb      	ldr	r3, [r7, #28]
 8003290:	005b      	lsls	r3, r3, #1
 8003292:	2203      	movs	r2, #3
 8003294:	fa02 f303 	lsl.w	r3, r2, r3
 8003298:	43db      	mvns	r3, r3
 800329a:	69ba      	ldr	r2, [r7, #24]
 800329c:	4013      	ands	r3, r2
 800329e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	689a      	ldr	r2, [r3, #8]
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	005b      	lsls	r3, r3, #1
 80032a8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ac:	69ba      	ldr	r2, [r7, #24]
 80032ae:	4313      	orrs	r3, r2
 80032b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	69ba      	ldr	r2, [r7, #24]
 80032b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	f003 0303 	and.w	r3, r3, #3
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	d123      	bne.n	800330c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032c4:	69fb      	ldr	r3, [r7, #28]
 80032c6:	08da      	lsrs	r2, r3, #3
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	3208      	adds	r2, #8
 80032cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032d2:	69fb      	ldr	r3, [r7, #28]
 80032d4:	f003 0307 	and.w	r3, r3, #7
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	220f      	movs	r2, #15
 80032dc:	fa02 f303 	lsl.w	r3, r2, r3
 80032e0:	43db      	mvns	r3, r3
 80032e2:	69ba      	ldr	r2, [r7, #24]
 80032e4:	4013      	ands	r3, r2
 80032e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	691a      	ldr	r2, [r3, #16]
 80032ec:	69fb      	ldr	r3, [r7, #28]
 80032ee:	f003 0307 	and.w	r3, r3, #7
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	fa02 f303 	lsl.w	r3, r2, r3
 80032f8:	69ba      	ldr	r2, [r7, #24]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	08da      	lsrs	r2, r3, #3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	3208      	adds	r2, #8
 8003306:	69b9      	ldr	r1, [r7, #24]
 8003308:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	005b      	lsls	r3, r3, #1
 8003316:	2203      	movs	r2, #3
 8003318:	fa02 f303 	lsl.w	r3, r2, r3
 800331c:	43db      	mvns	r3, r3
 800331e:	69ba      	ldr	r2, [r7, #24]
 8003320:	4013      	ands	r3, r2
 8003322:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	f003 0203 	and.w	r2, r3, #3
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	005b      	lsls	r3, r3, #1
 8003330:	fa02 f303 	lsl.w	r3, r2, r3
 8003334:	69ba      	ldr	r2, [r7, #24]
 8003336:	4313      	orrs	r3, r2
 8003338:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	69ba      	ldr	r2, [r7, #24]
 800333e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003348:	2b00      	cmp	r3, #0
 800334a:	f000 80b4 	beq.w	80034b6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800334e:	2300      	movs	r3, #0
 8003350:	60fb      	str	r3, [r7, #12]
 8003352:	4b60      	ldr	r3, [pc, #384]	@ (80034d4 <HAL_GPIO_Init+0x30c>)
 8003354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003356:	4a5f      	ldr	r2, [pc, #380]	@ (80034d4 <HAL_GPIO_Init+0x30c>)
 8003358:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800335c:	6453      	str	r3, [r2, #68]	@ 0x44
 800335e:	4b5d      	ldr	r3, [pc, #372]	@ (80034d4 <HAL_GPIO_Init+0x30c>)
 8003360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003362:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003366:	60fb      	str	r3, [r7, #12]
 8003368:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800336a:	4a5b      	ldr	r2, [pc, #364]	@ (80034d8 <HAL_GPIO_Init+0x310>)
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	089b      	lsrs	r3, r3, #2
 8003370:	3302      	adds	r3, #2
 8003372:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003376:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003378:	69fb      	ldr	r3, [r7, #28]
 800337a:	f003 0303 	and.w	r3, r3, #3
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	220f      	movs	r2, #15
 8003382:	fa02 f303 	lsl.w	r3, r2, r3
 8003386:	43db      	mvns	r3, r3
 8003388:	69ba      	ldr	r2, [r7, #24]
 800338a:	4013      	ands	r3, r2
 800338c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	4a52      	ldr	r2, [pc, #328]	@ (80034dc <HAL_GPIO_Init+0x314>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d02b      	beq.n	80033ee <HAL_GPIO_Init+0x226>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a51      	ldr	r2, [pc, #324]	@ (80034e0 <HAL_GPIO_Init+0x318>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d025      	beq.n	80033ea <HAL_GPIO_Init+0x222>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4a50      	ldr	r2, [pc, #320]	@ (80034e4 <HAL_GPIO_Init+0x31c>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d01f      	beq.n	80033e6 <HAL_GPIO_Init+0x21e>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a4f      	ldr	r2, [pc, #316]	@ (80034e8 <HAL_GPIO_Init+0x320>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d019      	beq.n	80033e2 <HAL_GPIO_Init+0x21a>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a4e      	ldr	r2, [pc, #312]	@ (80034ec <HAL_GPIO_Init+0x324>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d013      	beq.n	80033de <HAL_GPIO_Init+0x216>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4a4d      	ldr	r2, [pc, #308]	@ (80034f0 <HAL_GPIO_Init+0x328>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d00d      	beq.n	80033da <HAL_GPIO_Init+0x212>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4a4c      	ldr	r2, [pc, #304]	@ (80034f4 <HAL_GPIO_Init+0x32c>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d007      	beq.n	80033d6 <HAL_GPIO_Init+0x20e>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	4a4b      	ldr	r2, [pc, #300]	@ (80034f8 <HAL_GPIO_Init+0x330>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d101      	bne.n	80033d2 <HAL_GPIO_Init+0x20a>
 80033ce:	2307      	movs	r3, #7
 80033d0:	e00e      	b.n	80033f0 <HAL_GPIO_Init+0x228>
 80033d2:	2308      	movs	r3, #8
 80033d4:	e00c      	b.n	80033f0 <HAL_GPIO_Init+0x228>
 80033d6:	2306      	movs	r3, #6
 80033d8:	e00a      	b.n	80033f0 <HAL_GPIO_Init+0x228>
 80033da:	2305      	movs	r3, #5
 80033dc:	e008      	b.n	80033f0 <HAL_GPIO_Init+0x228>
 80033de:	2304      	movs	r3, #4
 80033e0:	e006      	b.n	80033f0 <HAL_GPIO_Init+0x228>
 80033e2:	2303      	movs	r3, #3
 80033e4:	e004      	b.n	80033f0 <HAL_GPIO_Init+0x228>
 80033e6:	2302      	movs	r3, #2
 80033e8:	e002      	b.n	80033f0 <HAL_GPIO_Init+0x228>
 80033ea:	2301      	movs	r3, #1
 80033ec:	e000      	b.n	80033f0 <HAL_GPIO_Init+0x228>
 80033ee:	2300      	movs	r3, #0
 80033f0:	69fa      	ldr	r2, [r7, #28]
 80033f2:	f002 0203 	and.w	r2, r2, #3
 80033f6:	0092      	lsls	r2, r2, #2
 80033f8:	4093      	lsls	r3, r2
 80033fa:	69ba      	ldr	r2, [r7, #24]
 80033fc:	4313      	orrs	r3, r2
 80033fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003400:	4935      	ldr	r1, [pc, #212]	@ (80034d8 <HAL_GPIO_Init+0x310>)
 8003402:	69fb      	ldr	r3, [r7, #28]
 8003404:	089b      	lsrs	r3, r3, #2
 8003406:	3302      	adds	r3, #2
 8003408:	69ba      	ldr	r2, [r7, #24]
 800340a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800340e:	4b3b      	ldr	r3, [pc, #236]	@ (80034fc <HAL_GPIO_Init+0x334>)
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	43db      	mvns	r3, r3
 8003418:	69ba      	ldr	r2, [r7, #24]
 800341a:	4013      	ands	r3, r2
 800341c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003426:	2b00      	cmp	r3, #0
 8003428:	d003      	beq.n	8003432 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800342a:	69ba      	ldr	r2, [r7, #24]
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	4313      	orrs	r3, r2
 8003430:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003432:	4a32      	ldr	r2, [pc, #200]	@ (80034fc <HAL_GPIO_Init+0x334>)
 8003434:	69bb      	ldr	r3, [r7, #24]
 8003436:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003438:	4b30      	ldr	r3, [pc, #192]	@ (80034fc <HAL_GPIO_Init+0x334>)
 800343a:	68db      	ldr	r3, [r3, #12]
 800343c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800343e:	693b      	ldr	r3, [r7, #16]
 8003440:	43db      	mvns	r3, r3
 8003442:	69ba      	ldr	r2, [r7, #24]
 8003444:	4013      	ands	r3, r2
 8003446:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003450:	2b00      	cmp	r3, #0
 8003452:	d003      	beq.n	800345c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003454:	69ba      	ldr	r2, [r7, #24]
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	4313      	orrs	r3, r2
 800345a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800345c:	4a27      	ldr	r2, [pc, #156]	@ (80034fc <HAL_GPIO_Init+0x334>)
 800345e:	69bb      	ldr	r3, [r7, #24]
 8003460:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003462:	4b26      	ldr	r3, [pc, #152]	@ (80034fc <HAL_GPIO_Init+0x334>)
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	43db      	mvns	r3, r3
 800346c:	69ba      	ldr	r2, [r7, #24]
 800346e:	4013      	ands	r3, r2
 8003470:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800347a:	2b00      	cmp	r3, #0
 800347c:	d003      	beq.n	8003486 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800347e:	69ba      	ldr	r2, [r7, #24]
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	4313      	orrs	r3, r2
 8003484:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003486:	4a1d      	ldr	r2, [pc, #116]	@ (80034fc <HAL_GPIO_Init+0x334>)
 8003488:	69bb      	ldr	r3, [r7, #24]
 800348a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800348c:	4b1b      	ldr	r3, [pc, #108]	@ (80034fc <HAL_GPIO_Init+0x334>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	43db      	mvns	r3, r3
 8003496:	69ba      	ldr	r2, [r7, #24]
 8003498:	4013      	ands	r3, r2
 800349a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d003      	beq.n	80034b0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80034a8:	69ba      	ldr	r2, [r7, #24]
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034b0:	4a12      	ldr	r2, [pc, #72]	@ (80034fc <HAL_GPIO_Init+0x334>)
 80034b2:	69bb      	ldr	r3, [r7, #24]
 80034b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	3301      	adds	r3, #1
 80034ba:	61fb      	str	r3, [r7, #28]
 80034bc:	69fb      	ldr	r3, [r7, #28]
 80034be:	2b0f      	cmp	r3, #15
 80034c0:	f67f ae90 	bls.w	80031e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80034c4:	bf00      	nop
 80034c6:	bf00      	nop
 80034c8:	3724      	adds	r7, #36	@ 0x24
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr
 80034d2:	bf00      	nop
 80034d4:	40023800 	.word	0x40023800
 80034d8:	40013800 	.word	0x40013800
 80034dc:	40020000 	.word	0x40020000
 80034e0:	40020400 	.word	0x40020400
 80034e4:	40020800 	.word	0x40020800
 80034e8:	40020c00 	.word	0x40020c00
 80034ec:	40021000 	.word	0x40021000
 80034f0:	40021400 	.word	0x40021400
 80034f4:	40021800 	.word	0x40021800
 80034f8:	40021c00 	.word	0x40021c00
 80034fc:	40013c00 	.word	0x40013c00

08003500 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003500:	b480      	push	{r7}
 8003502:	b085      	sub	sp, #20
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
 8003508:	460b      	mov	r3, r1
 800350a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	691a      	ldr	r2, [r3, #16]
 8003510:	887b      	ldrh	r3, [r7, #2]
 8003512:	4013      	ands	r3, r2
 8003514:	2b00      	cmp	r3, #0
 8003516:	d002      	beq.n	800351e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003518:	2301      	movs	r3, #1
 800351a:	73fb      	strb	r3, [r7, #15]
 800351c:	e001      	b.n	8003522 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800351e:	2300      	movs	r3, #0
 8003520:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003522:	7bfb      	ldrb	r3, [r7, #15]
}
 8003524:	4618      	mov	r0, r3
 8003526:	3714      	adds	r7, #20
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	460b      	mov	r3, r1
 800353a:	807b      	strh	r3, [r7, #2]
 800353c:	4613      	mov	r3, r2
 800353e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003540:	787b      	ldrb	r3, [r7, #1]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d003      	beq.n	800354e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003546:	887a      	ldrh	r2, [r7, #2]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800354c:	e003      	b.n	8003556 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800354e:	887b      	ldrh	r3, [r7, #2]
 8003550:	041a      	lsls	r2, r3, #16
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	619a      	str	r2, [r3, #24]
}
 8003556:	bf00      	nop
 8003558:	370c      	adds	r7, #12
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
	...

08003564 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b082      	sub	sp, #8
 8003568:	af00      	add	r7, sp, #0
 800356a:	4603      	mov	r3, r0
 800356c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800356e:	4b08      	ldr	r3, [pc, #32]	@ (8003590 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003570:	695a      	ldr	r2, [r3, #20]
 8003572:	88fb      	ldrh	r3, [r7, #6]
 8003574:	4013      	ands	r3, r2
 8003576:	2b00      	cmp	r3, #0
 8003578:	d006      	beq.n	8003588 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800357a:	4a05      	ldr	r2, [pc, #20]	@ (8003590 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800357c:	88fb      	ldrh	r3, [r7, #6]
 800357e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003580:	88fb      	ldrh	r3, [r7, #6]
 8003582:	4618      	mov	r0, r3
 8003584:	f7fd ffe6 	bl	8001554 <HAL_GPIO_EXTI_Callback>
  }
}
 8003588:	bf00      	nop
 800358a:	3708      	adds	r7, #8
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}
 8003590:	40013c00 	.word	0x40013c00

08003594 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b084      	sub	sp, #16
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d101      	bne.n	80035a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e12b      	b.n	80037fe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d106      	bne.n	80035c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f7fe fa8a 	bl	8001ad4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2224      	movs	r2, #36	@ 0x24
 80035c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f022 0201 	bic.w	r2, r2, #1
 80035d6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80035e6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80035f6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035f8:	f001 fc50 	bl	8004e9c <HAL_RCC_GetPCLK1Freq>
 80035fc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	4a81      	ldr	r2, [pc, #516]	@ (8003808 <HAL_I2C_Init+0x274>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d807      	bhi.n	8003618 <HAL_I2C_Init+0x84>
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	4a80      	ldr	r2, [pc, #512]	@ (800380c <HAL_I2C_Init+0x278>)
 800360c:	4293      	cmp	r3, r2
 800360e:	bf94      	ite	ls
 8003610:	2301      	movls	r3, #1
 8003612:	2300      	movhi	r3, #0
 8003614:	b2db      	uxtb	r3, r3
 8003616:	e006      	b.n	8003626 <HAL_I2C_Init+0x92>
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	4a7d      	ldr	r2, [pc, #500]	@ (8003810 <HAL_I2C_Init+0x27c>)
 800361c:	4293      	cmp	r3, r2
 800361e:	bf94      	ite	ls
 8003620:	2301      	movls	r3, #1
 8003622:	2300      	movhi	r3, #0
 8003624:	b2db      	uxtb	r3, r3
 8003626:	2b00      	cmp	r3, #0
 8003628:	d001      	beq.n	800362e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e0e7      	b.n	80037fe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	4a78      	ldr	r2, [pc, #480]	@ (8003814 <HAL_I2C_Init+0x280>)
 8003632:	fba2 2303 	umull	r2, r3, r2, r3
 8003636:	0c9b      	lsrs	r3, r3, #18
 8003638:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	68ba      	ldr	r2, [r7, #8]
 800364a:	430a      	orrs	r2, r1
 800364c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	6a1b      	ldr	r3, [r3, #32]
 8003654:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	4a6a      	ldr	r2, [pc, #424]	@ (8003808 <HAL_I2C_Init+0x274>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d802      	bhi.n	8003668 <HAL_I2C_Init+0xd4>
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	3301      	adds	r3, #1
 8003666:	e009      	b.n	800367c <HAL_I2C_Init+0xe8>
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800366e:	fb02 f303 	mul.w	r3, r2, r3
 8003672:	4a69      	ldr	r2, [pc, #420]	@ (8003818 <HAL_I2C_Init+0x284>)
 8003674:	fba2 2303 	umull	r2, r3, r2, r3
 8003678:	099b      	lsrs	r3, r3, #6
 800367a:	3301      	adds	r3, #1
 800367c:	687a      	ldr	r2, [r7, #4]
 800367e:	6812      	ldr	r2, [r2, #0]
 8003680:	430b      	orrs	r3, r1
 8003682:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	69db      	ldr	r3, [r3, #28]
 800368a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800368e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	495c      	ldr	r1, [pc, #368]	@ (8003808 <HAL_I2C_Init+0x274>)
 8003698:	428b      	cmp	r3, r1
 800369a:	d819      	bhi.n	80036d0 <HAL_I2C_Init+0x13c>
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	1e59      	subs	r1, r3, #1
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	005b      	lsls	r3, r3, #1
 80036a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80036aa:	1c59      	adds	r1, r3, #1
 80036ac:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80036b0:	400b      	ands	r3, r1
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d00a      	beq.n	80036cc <HAL_I2C_Init+0x138>
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	1e59      	subs	r1, r3, #1
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	005b      	lsls	r3, r3, #1
 80036c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80036c4:	3301      	adds	r3, #1
 80036c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036ca:	e051      	b.n	8003770 <HAL_I2C_Init+0x1dc>
 80036cc:	2304      	movs	r3, #4
 80036ce:	e04f      	b.n	8003770 <HAL_I2C_Init+0x1dc>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d111      	bne.n	80036fc <HAL_I2C_Init+0x168>
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	1e58      	subs	r0, r3, #1
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6859      	ldr	r1, [r3, #4]
 80036e0:	460b      	mov	r3, r1
 80036e2:	005b      	lsls	r3, r3, #1
 80036e4:	440b      	add	r3, r1
 80036e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80036ea:	3301      	adds	r3, #1
 80036ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	bf0c      	ite	eq
 80036f4:	2301      	moveq	r3, #1
 80036f6:	2300      	movne	r3, #0
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	e012      	b.n	8003722 <HAL_I2C_Init+0x18e>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	1e58      	subs	r0, r3, #1
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6859      	ldr	r1, [r3, #4]
 8003704:	460b      	mov	r3, r1
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	440b      	add	r3, r1
 800370a:	0099      	lsls	r1, r3, #2
 800370c:	440b      	add	r3, r1
 800370e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003712:	3301      	adds	r3, #1
 8003714:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003718:	2b00      	cmp	r3, #0
 800371a:	bf0c      	ite	eq
 800371c:	2301      	moveq	r3, #1
 800371e:	2300      	movne	r3, #0
 8003720:	b2db      	uxtb	r3, r3
 8003722:	2b00      	cmp	r3, #0
 8003724:	d001      	beq.n	800372a <HAL_I2C_Init+0x196>
 8003726:	2301      	movs	r3, #1
 8003728:	e022      	b.n	8003770 <HAL_I2C_Init+0x1dc>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d10e      	bne.n	8003750 <HAL_I2C_Init+0x1bc>
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	1e58      	subs	r0, r3, #1
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6859      	ldr	r1, [r3, #4]
 800373a:	460b      	mov	r3, r1
 800373c:	005b      	lsls	r3, r3, #1
 800373e:	440b      	add	r3, r1
 8003740:	fbb0 f3f3 	udiv	r3, r0, r3
 8003744:	3301      	adds	r3, #1
 8003746:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800374a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800374e:	e00f      	b.n	8003770 <HAL_I2C_Init+0x1dc>
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	1e58      	subs	r0, r3, #1
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6859      	ldr	r1, [r3, #4]
 8003758:	460b      	mov	r3, r1
 800375a:	009b      	lsls	r3, r3, #2
 800375c:	440b      	add	r3, r1
 800375e:	0099      	lsls	r1, r3, #2
 8003760:	440b      	add	r3, r1
 8003762:	fbb0 f3f3 	udiv	r3, r0, r3
 8003766:	3301      	adds	r3, #1
 8003768:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800376c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003770:	6879      	ldr	r1, [r7, #4]
 8003772:	6809      	ldr	r1, [r1, #0]
 8003774:	4313      	orrs	r3, r2
 8003776:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	69da      	ldr	r2, [r3, #28]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6a1b      	ldr	r3, [r3, #32]
 800378a:	431a      	orrs	r2, r3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	430a      	orrs	r2, r1
 8003792:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800379e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	6911      	ldr	r1, [r2, #16]
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	68d2      	ldr	r2, [r2, #12]
 80037aa:	4311      	orrs	r1, r2
 80037ac:	687a      	ldr	r2, [r7, #4]
 80037ae:	6812      	ldr	r2, [r2, #0]
 80037b0:	430b      	orrs	r3, r1
 80037b2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68db      	ldr	r3, [r3, #12]
 80037ba:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	695a      	ldr	r2, [r3, #20]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	699b      	ldr	r3, [r3, #24]
 80037c6:	431a      	orrs	r2, r3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	430a      	orrs	r2, r1
 80037ce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f042 0201 	orr.w	r2, r2, #1
 80037de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2200      	movs	r2, #0
 80037e4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2220      	movs	r2, #32
 80037ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2200      	movs	r2, #0
 80037f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80037fc:	2300      	movs	r3, #0
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3710      	adds	r7, #16
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	000186a0 	.word	0x000186a0
 800380c:	001e847f 	.word	0x001e847f
 8003810:	003d08ff 	.word	0x003d08ff
 8003814:	431bde83 	.word	0x431bde83
 8003818:	10624dd3 	.word	0x10624dd3

0800381c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b088      	sub	sp, #32
 8003820:	af02      	add	r7, sp, #8
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	607a      	str	r2, [r7, #4]
 8003826:	461a      	mov	r2, r3
 8003828:	460b      	mov	r3, r1
 800382a:	817b      	strh	r3, [r7, #10]
 800382c:	4613      	mov	r3, r2
 800382e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003830:	f7fe fc64 	bl	80020fc <HAL_GetTick>
 8003834:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800383c:	b2db      	uxtb	r3, r3
 800383e:	2b20      	cmp	r3, #32
 8003840:	f040 80e0 	bne.w	8003a04 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	9300      	str	r3, [sp, #0]
 8003848:	2319      	movs	r3, #25
 800384a:	2201      	movs	r2, #1
 800384c:	4970      	ldr	r1, [pc, #448]	@ (8003a10 <HAL_I2C_Master_Transmit+0x1f4>)
 800384e:	68f8      	ldr	r0, [r7, #12]
 8003850:	f000 fc7e 	bl	8004150 <I2C_WaitOnFlagUntilTimeout>
 8003854:	4603      	mov	r3, r0
 8003856:	2b00      	cmp	r3, #0
 8003858:	d001      	beq.n	800385e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800385a:	2302      	movs	r3, #2
 800385c:	e0d3      	b.n	8003a06 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003864:	2b01      	cmp	r3, #1
 8003866:	d101      	bne.n	800386c <HAL_I2C_Master_Transmit+0x50>
 8003868:	2302      	movs	r3, #2
 800386a:	e0cc      	b.n	8003a06 <HAL_I2C_Master_Transmit+0x1ea>
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2201      	movs	r2, #1
 8003870:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0301 	and.w	r3, r3, #1
 800387e:	2b01      	cmp	r3, #1
 8003880:	d007      	beq.n	8003892 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f042 0201 	orr.w	r2, r2, #1
 8003890:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038a0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2221      	movs	r2, #33	@ 0x21
 80038a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2210      	movs	r2, #16
 80038ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2200      	movs	r2, #0
 80038b6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	687a      	ldr	r2, [r7, #4]
 80038bc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	893a      	ldrh	r2, [r7, #8]
 80038c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038c8:	b29a      	uxth	r2, r3
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	4a50      	ldr	r2, [pc, #320]	@ (8003a14 <HAL_I2C_Master_Transmit+0x1f8>)
 80038d2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80038d4:	8979      	ldrh	r1, [r7, #10]
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	6a3a      	ldr	r2, [r7, #32]
 80038da:	68f8      	ldr	r0, [r7, #12]
 80038dc:	f000 face 	bl	8003e7c <I2C_MasterRequestWrite>
 80038e0:	4603      	mov	r3, r0
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d001      	beq.n	80038ea <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e08d      	b.n	8003a06 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038ea:	2300      	movs	r3, #0
 80038ec:	613b      	str	r3, [r7, #16]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	695b      	ldr	r3, [r3, #20]
 80038f4:	613b      	str	r3, [r7, #16]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	699b      	ldr	r3, [r3, #24]
 80038fc:	613b      	str	r3, [r7, #16]
 80038fe:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003900:	e066      	b.n	80039d0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003902:	697a      	ldr	r2, [r7, #20]
 8003904:	6a39      	ldr	r1, [r7, #32]
 8003906:	68f8      	ldr	r0, [r7, #12]
 8003908:	f000 fd3c 	bl	8004384 <I2C_WaitOnTXEFlagUntilTimeout>
 800390c:	4603      	mov	r3, r0
 800390e:	2b00      	cmp	r3, #0
 8003910:	d00d      	beq.n	800392e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003916:	2b04      	cmp	r3, #4
 8003918:	d107      	bne.n	800392a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003928:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e06b      	b.n	8003a06 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003932:	781a      	ldrb	r2, [r3, #0]
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800393e:	1c5a      	adds	r2, r3, #1
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003948:	b29b      	uxth	r3, r3
 800394a:	3b01      	subs	r3, #1
 800394c:	b29a      	uxth	r2, r3
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003956:	3b01      	subs	r3, #1
 8003958:	b29a      	uxth	r2, r3
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	695b      	ldr	r3, [r3, #20]
 8003964:	f003 0304 	and.w	r3, r3, #4
 8003968:	2b04      	cmp	r3, #4
 800396a:	d11b      	bne.n	80039a4 <HAL_I2C_Master_Transmit+0x188>
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003970:	2b00      	cmp	r3, #0
 8003972:	d017      	beq.n	80039a4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003978:	781a      	ldrb	r2, [r3, #0]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003984:	1c5a      	adds	r2, r3, #1
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800398e:	b29b      	uxth	r3, r3
 8003990:	3b01      	subs	r3, #1
 8003992:	b29a      	uxth	r2, r3
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800399c:	3b01      	subs	r3, #1
 800399e:	b29a      	uxth	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039a4:	697a      	ldr	r2, [r7, #20]
 80039a6:	6a39      	ldr	r1, [r7, #32]
 80039a8:	68f8      	ldr	r0, [r7, #12]
 80039aa:	f000 fd33 	bl	8004414 <I2C_WaitOnBTFFlagUntilTimeout>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d00d      	beq.n	80039d0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b8:	2b04      	cmp	r3, #4
 80039ba:	d107      	bne.n	80039cc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039ca:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e01a      	b.n	8003a06 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d194      	bne.n	8003902 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2220      	movs	r2, #32
 80039ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2200      	movs	r2, #0
 80039f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003a00:	2300      	movs	r3, #0
 8003a02:	e000      	b.n	8003a06 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003a04:	2302      	movs	r3, #2
  }
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	3718      	adds	r7, #24
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	bf00      	nop
 8003a10:	00100002 	.word	0x00100002
 8003a14:	ffff0000 	.word	0xffff0000

08003a18 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b08c      	sub	sp, #48	@ 0x30
 8003a1c:	af02      	add	r7, sp, #8
 8003a1e:	60f8      	str	r0, [r7, #12]
 8003a20:	4608      	mov	r0, r1
 8003a22:	4611      	mov	r1, r2
 8003a24:	461a      	mov	r2, r3
 8003a26:	4603      	mov	r3, r0
 8003a28:	817b      	strh	r3, [r7, #10]
 8003a2a:	460b      	mov	r3, r1
 8003a2c:	813b      	strh	r3, [r7, #8]
 8003a2e:	4613      	mov	r3, r2
 8003a30:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a32:	f7fe fb63 	bl	80020fc <HAL_GetTick>
 8003a36:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a3e:	b2db      	uxtb	r3, r3
 8003a40:	2b20      	cmp	r3, #32
 8003a42:	f040 8214 	bne.w	8003e6e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a48:	9300      	str	r3, [sp, #0]
 8003a4a:	2319      	movs	r3, #25
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	497b      	ldr	r1, [pc, #492]	@ (8003c3c <HAL_I2C_Mem_Read+0x224>)
 8003a50:	68f8      	ldr	r0, [r7, #12]
 8003a52:	f000 fb7d 	bl	8004150 <I2C_WaitOnFlagUntilTimeout>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003a5c:	2302      	movs	r3, #2
 8003a5e:	e207      	b.n	8003e70 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d101      	bne.n	8003a6e <HAL_I2C_Mem_Read+0x56>
 8003a6a:	2302      	movs	r3, #2
 8003a6c:	e200      	b.n	8003e70 <HAL_I2C_Mem_Read+0x458>
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2201      	movs	r2, #1
 8003a72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0301 	and.w	r3, r3, #1
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d007      	beq.n	8003a94 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f042 0201 	orr.w	r2, r2, #1
 8003a92:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003aa2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2222      	movs	r2, #34	@ 0x22
 8003aa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2240      	movs	r2, #64	@ 0x40
 8003ab0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003abe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003ac4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003aca:	b29a      	uxth	r2, r3
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	4a5b      	ldr	r2, [pc, #364]	@ (8003c40 <HAL_I2C_Mem_Read+0x228>)
 8003ad4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ad6:	88f8      	ldrh	r0, [r7, #6]
 8003ad8:	893a      	ldrh	r2, [r7, #8]
 8003ada:	8979      	ldrh	r1, [r7, #10]
 8003adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ade:	9301      	str	r3, [sp, #4]
 8003ae0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ae2:	9300      	str	r3, [sp, #0]
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	68f8      	ldr	r0, [r7, #12]
 8003ae8:	f000 fa4a 	bl	8003f80 <I2C_RequestMemoryRead>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d001      	beq.n	8003af6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e1bc      	b.n	8003e70 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d113      	bne.n	8003b26 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003afe:	2300      	movs	r3, #0
 8003b00:	623b      	str	r3, [r7, #32]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	695b      	ldr	r3, [r3, #20]
 8003b08:	623b      	str	r3, [r7, #32]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	699b      	ldr	r3, [r3, #24]
 8003b10:	623b      	str	r3, [r7, #32]
 8003b12:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b22:	601a      	str	r2, [r3, #0]
 8003b24:	e190      	b.n	8003e48 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	d11b      	bne.n	8003b66 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b3c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b3e:	2300      	movs	r3, #0
 8003b40:	61fb      	str	r3, [r7, #28]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	695b      	ldr	r3, [r3, #20]
 8003b48:	61fb      	str	r3, [r7, #28]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	699b      	ldr	r3, [r3, #24]
 8003b50:	61fb      	str	r3, [r7, #28]
 8003b52:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b62:	601a      	str	r2, [r3, #0]
 8003b64:	e170      	b.n	8003e48 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b6a:	2b02      	cmp	r3, #2
 8003b6c:	d11b      	bne.n	8003ba6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b7c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b8c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b8e:	2300      	movs	r3, #0
 8003b90:	61bb      	str	r3, [r7, #24]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	695b      	ldr	r3, [r3, #20]
 8003b98:	61bb      	str	r3, [r7, #24]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	699b      	ldr	r3, [r3, #24]
 8003ba0:	61bb      	str	r3, [r7, #24]
 8003ba2:	69bb      	ldr	r3, [r7, #24]
 8003ba4:	e150      	b.n	8003e48 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	617b      	str	r3, [r7, #20]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	695b      	ldr	r3, [r3, #20]
 8003bb0:	617b      	str	r3, [r7, #20]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	699b      	ldr	r3, [r3, #24]
 8003bb8:	617b      	str	r3, [r7, #20]
 8003bba:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003bbc:	e144      	b.n	8003e48 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bc2:	2b03      	cmp	r3, #3
 8003bc4:	f200 80f1 	bhi.w	8003daa <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d123      	bne.n	8003c18 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bd2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003bd4:	68f8      	ldr	r0, [r7, #12]
 8003bd6:	f000 fc65 	bl	80044a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d001      	beq.n	8003be4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e145      	b.n	8003e70 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	691a      	ldr	r2, [r3, #16]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bee:	b2d2      	uxtb	r2, r2
 8003bf0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf6:	1c5a      	adds	r2, r3, #1
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c00:	3b01      	subs	r3, #1
 8003c02:	b29a      	uxth	r2, r3
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	3b01      	subs	r3, #1
 8003c10:	b29a      	uxth	r2, r3
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c16:	e117      	b.n	8003e48 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	d14e      	bne.n	8003cbe <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c22:	9300      	str	r3, [sp, #0]
 8003c24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c26:	2200      	movs	r2, #0
 8003c28:	4906      	ldr	r1, [pc, #24]	@ (8003c44 <HAL_I2C_Mem_Read+0x22c>)
 8003c2a:	68f8      	ldr	r0, [r7, #12]
 8003c2c:	f000 fa90 	bl	8004150 <I2C_WaitOnFlagUntilTimeout>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d008      	beq.n	8003c48 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e11a      	b.n	8003e70 <HAL_I2C_Mem_Read+0x458>
 8003c3a:	bf00      	nop
 8003c3c:	00100002 	.word	0x00100002
 8003c40:	ffff0000 	.word	0xffff0000
 8003c44:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c56:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	691a      	ldr	r2, [r3, #16]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c62:	b2d2      	uxtb	r2, r2
 8003c64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c6a:	1c5a      	adds	r2, r3, #1
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c74:	3b01      	subs	r3, #1
 8003c76:	b29a      	uxth	r2, r3
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c80:	b29b      	uxth	r3, r3
 8003c82:	3b01      	subs	r3, #1
 8003c84:	b29a      	uxth	r2, r3
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	691a      	ldr	r2, [r3, #16]
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c94:	b2d2      	uxtb	r2, r2
 8003c96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c9c:	1c5a      	adds	r2, r3, #1
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ca6:	3b01      	subs	r3, #1
 8003ca8:	b29a      	uxth	r2, r3
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	3b01      	subs	r3, #1
 8003cb6:	b29a      	uxth	r2, r3
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003cbc:	e0c4      	b.n	8003e48 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc0:	9300      	str	r3, [sp, #0]
 8003cc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	496c      	ldr	r1, [pc, #432]	@ (8003e78 <HAL_I2C_Mem_Read+0x460>)
 8003cc8:	68f8      	ldr	r0, [r7, #12]
 8003cca:	f000 fa41 	bl	8004150 <I2C_WaitOnFlagUntilTimeout>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d001      	beq.n	8003cd8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e0cb      	b.n	8003e70 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ce6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	691a      	ldr	r2, [r3, #16]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf2:	b2d2      	uxtb	r2, r2
 8003cf4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cfa:	1c5a      	adds	r2, r3, #1
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d04:	3b01      	subs	r3, #1
 8003d06:	b29a      	uxth	r2, r3
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d10:	b29b      	uxth	r3, r3
 8003d12:	3b01      	subs	r3, #1
 8003d14:	b29a      	uxth	r2, r3
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d1c:	9300      	str	r3, [sp, #0]
 8003d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d20:	2200      	movs	r2, #0
 8003d22:	4955      	ldr	r1, [pc, #340]	@ (8003e78 <HAL_I2C_Mem_Read+0x460>)
 8003d24:	68f8      	ldr	r0, [r7, #12]
 8003d26:	f000 fa13 	bl	8004150 <I2C_WaitOnFlagUntilTimeout>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d001      	beq.n	8003d34 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e09d      	b.n	8003e70 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d42:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	691a      	ldr	r2, [r3, #16]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d4e:	b2d2      	uxtb	r2, r2
 8003d50:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d56:	1c5a      	adds	r2, r3, #1
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d60:	3b01      	subs	r3, #1
 8003d62:	b29a      	uxth	r2, r3
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	3b01      	subs	r3, #1
 8003d70:	b29a      	uxth	r2, r3
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	691a      	ldr	r2, [r3, #16]
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d80:	b2d2      	uxtb	r2, r2
 8003d82:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d88:	1c5a      	adds	r2, r3, #1
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d92:	3b01      	subs	r3, #1
 8003d94:	b29a      	uxth	r2, r3
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	3b01      	subs	r3, #1
 8003da2:	b29a      	uxth	r2, r3
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003da8:	e04e      	b.n	8003e48 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003daa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dac:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003dae:	68f8      	ldr	r0, [r7, #12]
 8003db0:	f000 fb78 	bl	80044a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003db4:	4603      	mov	r3, r0
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d001      	beq.n	8003dbe <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e058      	b.n	8003e70 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	691a      	ldr	r2, [r3, #16]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dc8:	b2d2      	uxtb	r2, r2
 8003dca:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd0:	1c5a      	adds	r2, r3, #1
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dda:	3b01      	subs	r3, #1
 8003ddc:	b29a      	uxth	r2, r3
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003de6:	b29b      	uxth	r3, r3
 8003de8:	3b01      	subs	r3, #1
 8003dea:	b29a      	uxth	r2, r3
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	695b      	ldr	r3, [r3, #20]
 8003df6:	f003 0304 	and.w	r3, r3, #4
 8003dfa:	2b04      	cmp	r3, #4
 8003dfc:	d124      	bne.n	8003e48 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e02:	2b03      	cmp	r3, #3
 8003e04:	d107      	bne.n	8003e16 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e14:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	691a      	ldr	r2, [r3, #16]
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e20:	b2d2      	uxtb	r2, r2
 8003e22:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e28:	1c5a      	adds	r2, r3, #1
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e32:	3b01      	subs	r3, #1
 8003e34:	b29a      	uxth	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	3b01      	subs	r3, #1
 8003e42:	b29a      	uxth	r2, r3
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	f47f aeb6 	bne.w	8003bbe <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2220      	movs	r2, #32
 8003e56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2200      	movs	r2, #0
 8003e66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	e000      	b.n	8003e70 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003e6e:	2302      	movs	r3, #2
  }
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3728      	adds	r7, #40	@ 0x28
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	00010004 	.word	0x00010004

08003e7c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b088      	sub	sp, #32
 8003e80:	af02      	add	r7, sp, #8
 8003e82:	60f8      	str	r0, [r7, #12]
 8003e84:	607a      	str	r2, [r7, #4]
 8003e86:	603b      	str	r3, [r7, #0]
 8003e88:	460b      	mov	r3, r1
 8003e8a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e90:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	2b08      	cmp	r3, #8
 8003e96:	d006      	beq.n	8003ea6 <I2C_MasterRequestWrite+0x2a>
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d003      	beq.n	8003ea6 <I2C_MasterRequestWrite+0x2a>
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ea4:	d108      	bne.n	8003eb8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003eb4:	601a      	str	r2, [r3, #0]
 8003eb6:	e00b      	b.n	8003ed0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ebc:	2b12      	cmp	r3, #18
 8003ebe:	d107      	bne.n	8003ed0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ece:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	9300      	str	r3, [sp, #0]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003edc:	68f8      	ldr	r0, [r7, #12]
 8003ede:	f000 f937 	bl	8004150 <I2C_WaitOnFlagUntilTimeout>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d00d      	beq.n	8003f04 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ef2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ef6:	d103      	bne.n	8003f00 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003efe:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003f00:	2303      	movs	r3, #3
 8003f02:	e035      	b.n	8003f70 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	691b      	ldr	r3, [r3, #16]
 8003f08:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f0c:	d108      	bne.n	8003f20 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f0e:	897b      	ldrh	r3, [r7, #10]
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	461a      	mov	r2, r3
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003f1c:	611a      	str	r2, [r3, #16]
 8003f1e:	e01b      	b.n	8003f58 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003f20:	897b      	ldrh	r3, [r7, #10]
 8003f22:	11db      	asrs	r3, r3, #7
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	f003 0306 	and.w	r3, r3, #6
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	f063 030f 	orn	r3, r3, #15
 8003f30:	b2da      	uxtb	r2, r3
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	490e      	ldr	r1, [pc, #56]	@ (8003f78 <I2C_MasterRequestWrite+0xfc>)
 8003f3e:	68f8      	ldr	r0, [r7, #12]
 8003f40:	f000 f980 	bl	8004244 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f44:	4603      	mov	r3, r0
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d001      	beq.n	8003f4e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e010      	b.n	8003f70 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003f4e:	897b      	ldrh	r3, [r7, #10]
 8003f50:	b2da      	uxtb	r2, r3
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	4907      	ldr	r1, [pc, #28]	@ (8003f7c <I2C_MasterRequestWrite+0x100>)
 8003f5e:	68f8      	ldr	r0, [r7, #12]
 8003f60:	f000 f970 	bl	8004244 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d001      	beq.n	8003f6e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e000      	b.n	8003f70 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003f6e:	2300      	movs	r3, #0
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	3718      	adds	r7, #24
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}
 8003f78:	00010008 	.word	0x00010008
 8003f7c:	00010002 	.word	0x00010002

08003f80 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b088      	sub	sp, #32
 8003f84:	af02      	add	r7, sp, #8
 8003f86:	60f8      	str	r0, [r7, #12]
 8003f88:	4608      	mov	r0, r1
 8003f8a:	4611      	mov	r1, r2
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	4603      	mov	r3, r0
 8003f90:	817b      	strh	r3, [r7, #10]
 8003f92:	460b      	mov	r3, r1
 8003f94:	813b      	strh	r3, [r7, #8]
 8003f96:	4613      	mov	r3, r2
 8003f98:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003fa8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	681a      	ldr	r2, [r3, #0]
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003fb8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fbc:	9300      	str	r3, [sp, #0]
 8003fbe:	6a3b      	ldr	r3, [r7, #32]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003fc6:	68f8      	ldr	r0, [r7, #12]
 8003fc8:	f000 f8c2 	bl	8004150 <I2C_WaitOnFlagUntilTimeout>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d00d      	beq.n	8003fee <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fdc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fe0:	d103      	bne.n	8003fea <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fe8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003fea:	2303      	movs	r3, #3
 8003fec:	e0aa      	b.n	8004144 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003fee:	897b      	ldrh	r3, [r7, #10]
 8003ff0:	b2db      	uxtb	r3, r3
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003ffc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004000:	6a3a      	ldr	r2, [r7, #32]
 8004002:	4952      	ldr	r1, [pc, #328]	@ (800414c <I2C_RequestMemoryRead+0x1cc>)
 8004004:	68f8      	ldr	r0, [r7, #12]
 8004006:	f000 f91d 	bl	8004244 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800400a:	4603      	mov	r3, r0
 800400c:	2b00      	cmp	r3, #0
 800400e:	d001      	beq.n	8004014 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	e097      	b.n	8004144 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004014:	2300      	movs	r3, #0
 8004016:	617b      	str	r3, [r7, #20]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	695b      	ldr	r3, [r3, #20]
 800401e:	617b      	str	r3, [r7, #20]
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	699b      	ldr	r3, [r3, #24]
 8004026:	617b      	str	r3, [r7, #20]
 8004028:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800402a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800402c:	6a39      	ldr	r1, [r7, #32]
 800402e:	68f8      	ldr	r0, [r7, #12]
 8004030:	f000 f9a8 	bl	8004384 <I2C_WaitOnTXEFlagUntilTimeout>
 8004034:	4603      	mov	r3, r0
 8004036:	2b00      	cmp	r3, #0
 8004038:	d00d      	beq.n	8004056 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800403e:	2b04      	cmp	r3, #4
 8004040:	d107      	bne.n	8004052 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004050:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e076      	b.n	8004144 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004056:	88fb      	ldrh	r3, [r7, #6]
 8004058:	2b01      	cmp	r3, #1
 800405a:	d105      	bne.n	8004068 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800405c:	893b      	ldrh	r3, [r7, #8]
 800405e:	b2da      	uxtb	r2, r3
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	611a      	str	r2, [r3, #16]
 8004066:	e021      	b.n	80040ac <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004068:	893b      	ldrh	r3, [r7, #8]
 800406a:	0a1b      	lsrs	r3, r3, #8
 800406c:	b29b      	uxth	r3, r3
 800406e:	b2da      	uxtb	r2, r3
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004076:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004078:	6a39      	ldr	r1, [r7, #32]
 800407a:	68f8      	ldr	r0, [r7, #12]
 800407c:	f000 f982 	bl	8004384 <I2C_WaitOnTXEFlagUntilTimeout>
 8004080:	4603      	mov	r3, r0
 8004082:	2b00      	cmp	r3, #0
 8004084:	d00d      	beq.n	80040a2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800408a:	2b04      	cmp	r3, #4
 800408c:	d107      	bne.n	800409e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800409c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e050      	b.n	8004144 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80040a2:	893b      	ldrh	r3, [r7, #8]
 80040a4:	b2da      	uxtb	r2, r3
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040ae:	6a39      	ldr	r1, [r7, #32]
 80040b0:	68f8      	ldr	r0, [r7, #12]
 80040b2:	f000 f967 	bl	8004384 <I2C_WaitOnTXEFlagUntilTimeout>
 80040b6:	4603      	mov	r3, r0
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d00d      	beq.n	80040d8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c0:	2b04      	cmp	r3, #4
 80040c2:	d107      	bne.n	80040d4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040d2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80040d4:	2301      	movs	r3, #1
 80040d6:	e035      	b.n	8004144 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040e6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ea:	9300      	str	r3, [sp, #0]
 80040ec:	6a3b      	ldr	r3, [r7, #32]
 80040ee:	2200      	movs	r2, #0
 80040f0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80040f4:	68f8      	ldr	r0, [r7, #12]
 80040f6:	f000 f82b 	bl	8004150 <I2C_WaitOnFlagUntilTimeout>
 80040fa:	4603      	mov	r3, r0
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d00d      	beq.n	800411c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800410a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800410e:	d103      	bne.n	8004118 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004116:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004118:	2303      	movs	r3, #3
 800411a:	e013      	b.n	8004144 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800411c:	897b      	ldrh	r3, [r7, #10]
 800411e:	b2db      	uxtb	r3, r3
 8004120:	f043 0301 	orr.w	r3, r3, #1
 8004124:	b2da      	uxtb	r2, r3
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800412c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800412e:	6a3a      	ldr	r2, [r7, #32]
 8004130:	4906      	ldr	r1, [pc, #24]	@ (800414c <I2C_RequestMemoryRead+0x1cc>)
 8004132:	68f8      	ldr	r0, [r7, #12]
 8004134:	f000 f886 	bl	8004244 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004138:	4603      	mov	r3, r0
 800413a:	2b00      	cmp	r3, #0
 800413c:	d001      	beq.n	8004142 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e000      	b.n	8004144 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004142:	2300      	movs	r3, #0
}
 8004144:	4618      	mov	r0, r3
 8004146:	3718      	adds	r7, #24
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}
 800414c:	00010002 	.word	0x00010002

08004150 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b084      	sub	sp, #16
 8004154:	af00      	add	r7, sp, #0
 8004156:	60f8      	str	r0, [r7, #12]
 8004158:	60b9      	str	r1, [r7, #8]
 800415a:	603b      	str	r3, [r7, #0]
 800415c:	4613      	mov	r3, r2
 800415e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004160:	e048      	b.n	80041f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004168:	d044      	beq.n	80041f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800416a:	f7fd ffc7 	bl	80020fc <HAL_GetTick>
 800416e:	4602      	mov	r2, r0
 8004170:	69bb      	ldr	r3, [r7, #24]
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	683a      	ldr	r2, [r7, #0]
 8004176:	429a      	cmp	r2, r3
 8004178:	d302      	bcc.n	8004180 <I2C_WaitOnFlagUntilTimeout+0x30>
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d139      	bne.n	80041f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	0c1b      	lsrs	r3, r3, #16
 8004184:	b2db      	uxtb	r3, r3
 8004186:	2b01      	cmp	r3, #1
 8004188:	d10d      	bne.n	80041a6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	695b      	ldr	r3, [r3, #20]
 8004190:	43da      	mvns	r2, r3
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	4013      	ands	r3, r2
 8004196:	b29b      	uxth	r3, r3
 8004198:	2b00      	cmp	r3, #0
 800419a:	bf0c      	ite	eq
 800419c:	2301      	moveq	r3, #1
 800419e:	2300      	movne	r3, #0
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	461a      	mov	r2, r3
 80041a4:	e00c      	b.n	80041c0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	699b      	ldr	r3, [r3, #24]
 80041ac:	43da      	mvns	r2, r3
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	4013      	ands	r3, r2
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	bf0c      	ite	eq
 80041b8:	2301      	moveq	r3, #1
 80041ba:	2300      	movne	r3, #0
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	461a      	mov	r2, r3
 80041c0:	79fb      	ldrb	r3, [r7, #7]
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d116      	bne.n	80041f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2200      	movs	r2, #0
 80041ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2220      	movs	r2, #32
 80041d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2200      	movs	r2, #0
 80041d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041e0:	f043 0220 	orr.w	r2, r3, #32
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2200      	movs	r2, #0
 80041ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	e023      	b.n	800423c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	0c1b      	lsrs	r3, r3, #16
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d10d      	bne.n	800421a <I2C_WaitOnFlagUntilTimeout+0xca>
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	695b      	ldr	r3, [r3, #20]
 8004204:	43da      	mvns	r2, r3
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	4013      	ands	r3, r2
 800420a:	b29b      	uxth	r3, r3
 800420c:	2b00      	cmp	r3, #0
 800420e:	bf0c      	ite	eq
 8004210:	2301      	moveq	r3, #1
 8004212:	2300      	movne	r3, #0
 8004214:	b2db      	uxtb	r3, r3
 8004216:	461a      	mov	r2, r3
 8004218:	e00c      	b.n	8004234 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	699b      	ldr	r3, [r3, #24]
 8004220:	43da      	mvns	r2, r3
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	4013      	ands	r3, r2
 8004226:	b29b      	uxth	r3, r3
 8004228:	2b00      	cmp	r3, #0
 800422a:	bf0c      	ite	eq
 800422c:	2301      	moveq	r3, #1
 800422e:	2300      	movne	r3, #0
 8004230:	b2db      	uxtb	r3, r3
 8004232:	461a      	mov	r2, r3
 8004234:	79fb      	ldrb	r3, [r7, #7]
 8004236:	429a      	cmp	r2, r3
 8004238:	d093      	beq.n	8004162 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800423a:	2300      	movs	r3, #0
}
 800423c:	4618      	mov	r0, r3
 800423e:	3710      	adds	r7, #16
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b084      	sub	sp, #16
 8004248:	af00      	add	r7, sp, #0
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	607a      	str	r2, [r7, #4]
 8004250:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004252:	e071      	b.n	8004338 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	695b      	ldr	r3, [r3, #20]
 800425a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800425e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004262:	d123      	bne.n	80042ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	681a      	ldr	r2, [r3, #0]
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004272:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800427c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2200      	movs	r2, #0
 8004282:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2220      	movs	r2, #32
 8004288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2200      	movs	r2, #0
 8004290:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004298:	f043 0204 	orr.w	r2, r3, #4
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2200      	movs	r2, #0
 80042a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	e067      	b.n	800437c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80042b2:	d041      	beq.n	8004338 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042b4:	f7fd ff22 	bl	80020fc <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	687a      	ldr	r2, [r7, #4]
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d302      	bcc.n	80042ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d136      	bne.n	8004338 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	0c1b      	lsrs	r3, r3, #16
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d10c      	bne.n	80042ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	695b      	ldr	r3, [r3, #20]
 80042da:	43da      	mvns	r2, r3
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	4013      	ands	r3, r2
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	bf14      	ite	ne
 80042e6:	2301      	movne	r3, #1
 80042e8:	2300      	moveq	r3, #0
 80042ea:	b2db      	uxtb	r3, r3
 80042ec:	e00b      	b.n	8004306 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	699b      	ldr	r3, [r3, #24]
 80042f4:	43da      	mvns	r2, r3
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	4013      	ands	r3, r2
 80042fa:	b29b      	uxth	r3, r3
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	bf14      	ite	ne
 8004300:	2301      	movne	r3, #1
 8004302:	2300      	moveq	r3, #0
 8004304:	b2db      	uxtb	r3, r3
 8004306:	2b00      	cmp	r3, #0
 8004308:	d016      	beq.n	8004338 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2200      	movs	r2, #0
 800430e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2220      	movs	r2, #32
 8004314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2200      	movs	r2, #0
 800431c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004324:	f043 0220 	orr.w	r2, r3, #32
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2200      	movs	r2, #0
 8004330:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	e021      	b.n	800437c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	0c1b      	lsrs	r3, r3, #16
 800433c:	b2db      	uxtb	r3, r3
 800433e:	2b01      	cmp	r3, #1
 8004340:	d10c      	bne.n	800435c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	695b      	ldr	r3, [r3, #20]
 8004348:	43da      	mvns	r2, r3
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	4013      	ands	r3, r2
 800434e:	b29b      	uxth	r3, r3
 8004350:	2b00      	cmp	r3, #0
 8004352:	bf14      	ite	ne
 8004354:	2301      	movne	r3, #1
 8004356:	2300      	moveq	r3, #0
 8004358:	b2db      	uxtb	r3, r3
 800435a:	e00b      	b.n	8004374 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	699b      	ldr	r3, [r3, #24]
 8004362:	43da      	mvns	r2, r3
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	4013      	ands	r3, r2
 8004368:	b29b      	uxth	r3, r3
 800436a:	2b00      	cmp	r3, #0
 800436c:	bf14      	ite	ne
 800436e:	2301      	movne	r3, #1
 8004370:	2300      	moveq	r3, #0
 8004372:	b2db      	uxtb	r3, r3
 8004374:	2b00      	cmp	r3, #0
 8004376:	f47f af6d 	bne.w	8004254 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800437a:	2300      	movs	r3, #0
}
 800437c:	4618      	mov	r0, r3
 800437e:	3710      	adds	r7, #16
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}

08004384 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b084      	sub	sp, #16
 8004388:	af00      	add	r7, sp, #0
 800438a:	60f8      	str	r0, [r7, #12]
 800438c:	60b9      	str	r1, [r7, #8]
 800438e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004390:	e034      	b.n	80043fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004392:	68f8      	ldr	r0, [r7, #12]
 8004394:	f000 f8e3 	bl	800455e <I2C_IsAcknowledgeFailed>
 8004398:	4603      	mov	r3, r0
 800439a:	2b00      	cmp	r3, #0
 800439c:	d001      	beq.n	80043a2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e034      	b.n	800440c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80043a8:	d028      	beq.n	80043fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043aa:	f7fd fea7 	bl	80020fc <HAL_GetTick>
 80043ae:	4602      	mov	r2, r0
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	1ad3      	subs	r3, r2, r3
 80043b4:	68ba      	ldr	r2, [r7, #8]
 80043b6:	429a      	cmp	r2, r3
 80043b8:	d302      	bcc.n	80043c0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d11d      	bne.n	80043fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	695b      	ldr	r3, [r3, #20]
 80043c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043ca:	2b80      	cmp	r3, #128	@ 0x80
 80043cc:	d016      	beq.n	80043fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2200      	movs	r2, #0
 80043d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2220      	movs	r2, #32
 80043d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2200      	movs	r2, #0
 80043e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043e8:	f043 0220 	orr.w	r2, r3, #32
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2200      	movs	r2, #0
 80043f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	e007      	b.n	800440c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	695b      	ldr	r3, [r3, #20]
 8004402:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004406:	2b80      	cmp	r3, #128	@ 0x80
 8004408:	d1c3      	bne.n	8004392 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800440a:	2300      	movs	r3, #0
}
 800440c:	4618      	mov	r0, r3
 800440e:	3710      	adds	r7, #16
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}

08004414 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b084      	sub	sp, #16
 8004418:	af00      	add	r7, sp, #0
 800441a:	60f8      	str	r0, [r7, #12]
 800441c:	60b9      	str	r1, [r7, #8]
 800441e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004420:	e034      	b.n	800448c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004422:	68f8      	ldr	r0, [r7, #12]
 8004424:	f000 f89b 	bl	800455e <I2C_IsAcknowledgeFailed>
 8004428:	4603      	mov	r3, r0
 800442a:	2b00      	cmp	r3, #0
 800442c:	d001      	beq.n	8004432 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	e034      	b.n	800449c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004438:	d028      	beq.n	800448c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800443a:	f7fd fe5f 	bl	80020fc <HAL_GetTick>
 800443e:	4602      	mov	r2, r0
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	1ad3      	subs	r3, r2, r3
 8004444:	68ba      	ldr	r2, [r7, #8]
 8004446:	429a      	cmp	r2, r3
 8004448:	d302      	bcc.n	8004450 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d11d      	bne.n	800448c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	695b      	ldr	r3, [r3, #20]
 8004456:	f003 0304 	and.w	r3, r3, #4
 800445a:	2b04      	cmp	r3, #4
 800445c:	d016      	beq.n	800448c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2200      	movs	r2, #0
 8004462:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2220      	movs	r2, #32
 8004468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2200      	movs	r2, #0
 8004470:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004478:	f043 0220 	orr.w	r2, r3, #32
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e007      	b.n	800449c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	695b      	ldr	r3, [r3, #20]
 8004492:	f003 0304 	and.w	r3, r3, #4
 8004496:	2b04      	cmp	r3, #4
 8004498:	d1c3      	bne.n	8004422 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800449a:	2300      	movs	r3, #0
}
 800449c:	4618      	mov	r0, r3
 800449e:	3710      	adds	r7, #16
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}

080044a4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b084      	sub	sp, #16
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	60f8      	str	r0, [r7, #12]
 80044ac:	60b9      	str	r1, [r7, #8]
 80044ae:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80044b0:	e049      	b.n	8004546 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	695b      	ldr	r3, [r3, #20]
 80044b8:	f003 0310 	and.w	r3, r3, #16
 80044bc:	2b10      	cmp	r3, #16
 80044be:	d119      	bne.n	80044f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f06f 0210 	mvn.w	r2, #16
 80044c8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2200      	movs	r2, #0
 80044ce:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	2220      	movs	r2, #32
 80044d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2200      	movs	r2, #0
 80044dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2200      	movs	r2, #0
 80044ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e030      	b.n	8004556 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044f4:	f7fd fe02 	bl	80020fc <HAL_GetTick>
 80044f8:	4602      	mov	r2, r0
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	68ba      	ldr	r2, [r7, #8]
 8004500:	429a      	cmp	r2, r3
 8004502:	d302      	bcc.n	800450a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d11d      	bne.n	8004546 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	695b      	ldr	r3, [r3, #20]
 8004510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004514:	2b40      	cmp	r3, #64	@ 0x40
 8004516:	d016      	beq.n	8004546 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2200      	movs	r2, #0
 800451c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2220      	movs	r2, #32
 8004522:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	2200      	movs	r2, #0
 800452a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004532:	f043 0220 	orr.w	r2, r3, #32
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2200      	movs	r2, #0
 800453e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e007      	b.n	8004556 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	695b      	ldr	r3, [r3, #20]
 800454c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004550:	2b40      	cmp	r3, #64	@ 0x40
 8004552:	d1ae      	bne.n	80044b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004554:	2300      	movs	r3, #0
}
 8004556:	4618      	mov	r0, r3
 8004558:	3710      	adds	r7, #16
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}

0800455e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800455e:	b480      	push	{r7}
 8004560:	b083      	sub	sp, #12
 8004562:	af00      	add	r7, sp, #0
 8004564:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	695b      	ldr	r3, [r3, #20]
 800456c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004570:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004574:	d11b      	bne.n	80045ae <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800457e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2200      	movs	r2, #0
 8004584:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2220      	movs	r2, #32
 800458a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2200      	movs	r2, #0
 8004592:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800459a:	f043 0204 	orr.w	r2, r3, #4
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e000      	b.n	80045b0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80045ae:	2300      	movs	r3, #0
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	370c      	adds	r7, #12
 80045b4:	46bd      	mov	sp, r7
 80045b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ba:	4770      	bx	lr

080045bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b086      	sub	sp, #24
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d101      	bne.n	80045ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e267      	b.n	8004a9e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 0301 	and.w	r3, r3, #1
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d075      	beq.n	80046c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80045da:	4b88      	ldr	r3, [pc, #544]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	f003 030c 	and.w	r3, r3, #12
 80045e2:	2b04      	cmp	r3, #4
 80045e4:	d00c      	beq.n	8004600 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045e6:	4b85      	ldr	r3, [pc, #532]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80045ee:	2b08      	cmp	r3, #8
 80045f0:	d112      	bne.n	8004618 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045f2:	4b82      	ldr	r3, [pc, #520]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045fe:	d10b      	bne.n	8004618 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004600:	4b7e      	ldr	r3, [pc, #504]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004608:	2b00      	cmp	r3, #0
 800460a:	d05b      	beq.n	80046c4 <HAL_RCC_OscConfig+0x108>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d157      	bne.n	80046c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004614:	2301      	movs	r3, #1
 8004616:	e242      	b.n	8004a9e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004620:	d106      	bne.n	8004630 <HAL_RCC_OscConfig+0x74>
 8004622:	4b76      	ldr	r3, [pc, #472]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a75      	ldr	r2, [pc, #468]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 8004628:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800462c:	6013      	str	r3, [r2, #0]
 800462e:	e01d      	b.n	800466c <HAL_RCC_OscConfig+0xb0>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004638:	d10c      	bne.n	8004654 <HAL_RCC_OscConfig+0x98>
 800463a:	4b70      	ldr	r3, [pc, #448]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a6f      	ldr	r2, [pc, #444]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 8004640:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004644:	6013      	str	r3, [r2, #0]
 8004646:	4b6d      	ldr	r3, [pc, #436]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a6c      	ldr	r2, [pc, #432]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 800464c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004650:	6013      	str	r3, [r2, #0]
 8004652:	e00b      	b.n	800466c <HAL_RCC_OscConfig+0xb0>
 8004654:	4b69      	ldr	r3, [pc, #420]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a68      	ldr	r2, [pc, #416]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 800465a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800465e:	6013      	str	r3, [r2, #0]
 8004660:	4b66      	ldr	r3, [pc, #408]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a65      	ldr	r2, [pc, #404]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 8004666:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800466a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d013      	beq.n	800469c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004674:	f7fd fd42 	bl	80020fc <HAL_GetTick>
 8004678:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800467a:	e008      	b.n	800468e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800467c:	f7fd fd3e 	bl	80020fc <HAL_GetTick>
 8004680:	4602      	mov	r2, r0
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	1ad3      	subs	r3, r2, r3
 8004686:	2b64      	cmp	r3, #100	@ 0x64
 8004688:	d901      	bls.n	800468e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800468a:	2303      	movs	r3, #3
 800468c:	e207      	b.n	8004a9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800468e:	4b5b      	ldr	r3, [pc, #364]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004696:	2b00      	cmp	r3, #0
 8004698:	d0f0      	beq.n	800467c <HAL_RCC_OscConfig+0xc0>
 800469a:	e014      	b.n	80046c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800469c:	f7fd fd2e 	bl	80020fc <HAL_GetTick>
 80046a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046a2:	e008      	b.n	80046b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046a4:	f7fd fd2a 	bl	80020fc <HAL_GetTick>
 80046a8:	4602      	mov	r2, r0
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	2b64      	cmp	r3, #100	@ 0x64
 80046b0:	d901      	bls.n	80046b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	e1f3      	b.n	8004a9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046b6:	4b51      	ldr	r3, [pc, #324]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d1f0      	bne.n	80046a4 <HAL_RCC_OscConfig+0xe8>
 80046c2:	e000      	b.n	80046c6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f003 0302 	and.w	r3, r3, #2
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d063      	beq.n	800479a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80046d2:	4b4a      	ldr	r3, [pc, #296]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	f003 030c 	and.w	r3, r3, #12
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d00b      	beq.n	80046f6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046de:	4b47      	ldr	r3, [pc, #284]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80046e6:	2b08      	cmp	r3, #8
 80046e8:	d11c      	bne.n	8004724 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046ea:	4b44      	ldr	r3, [pc, #272]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d116      	bne.n	8004724 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046f6:	4b41      	ldr	r3, [pc, #260]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f003 0302 	and.w	r3, r3, #2
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d005      	beq.n	800470e <HAL_RCC_OscConfig+0x152>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	68db      	ldr	r3, [r3, #12]
 8004706:	2b01      	cmp	r3, #1
 8004708:	d001      	beq.n	800470e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	e1c7      	b.n	8004a9e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800470e:	4b3b      	ldr	r3, [pc, #236]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	691b      	ldr	r3, [r3, #16]
 800471a:	00db      	lsls	r3, r3, #3
 800471c:	4937      	ldr	r1, [pc, #220]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 800471e:	4313      	orrs	r3, r2
 8004720:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004722:	e03a      	b.n	800479a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	68db      	ldr	r3, [r3, #12]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d020      	beq.n	800476e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800472c:	4b34      	ldr	r3, [pc, #208]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 800472e:	2201      	movs	r2, #1
 8004730:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004732:	f7fd fce3 	bl	80020fc <HAL_GetTick>
 8004736:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004738:	e008      	b.n	800474c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800473a:	f7fd fcdf 	bl	80020fc <HAL_GetTick>
 800473e:	4602      	mov	r2, r0
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	1ad3      	subs	r3, r2, r3
 8004744:	2b02      	cmp	r3, #2
 8004746:	d901      	bls.n	800474c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004748:	2303      	movs	r3, #3
 800474a:	e1a8      	b.n	8004a9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800474c:	4b2b      	ldr	r3, [pc, #172]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f003 0302 	and.w	r3, r3, #2
 8004754:	2b00      	cmp	r3, #0
 8004756:	d0f0      	beq.n	800473a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004758:	4b28      	ldr	r3, [pc, #160]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	691b      	ldr	r3, [r3, #16]
 8004764:	00db      	lsls	r3, r3, #3
 8004766:	4925      	ldr	r1, [pc, #148]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 8004768:	4313      	orrs	r3, r2
 800476a:	600b      	str	r3, [r1, #0]
 800476c:	e015      	b.n	800479a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800476e:	4b24      	ldr	r3, [pc, #144]	@ (8004800 <HAL_RCC_OscConfig+0x244>)
 8004770:	2200      	movs	r2, #0
 8004772:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004774:	f7fd fcc2 	bl	80020fc <HAL_GetTick>
 8004778:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800477a:	e008      	b.n	800478e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800477c:	f7fd fcbe 	bl	80020fc <HAL_GetTick>
 8004780:	4602      	mov	r2, r0
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	2b02      	cmp	r3, #2
 8004788:	d901      	bls.n	800478e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800478a:	2303      	movs	r3, #3
 800478c:	e187      	b.n	8004a9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800478e:	4b1b      	ldr	r3, [pc, #108]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 0302 	and.w	r3, r3, #2
 8004796:	2b00      	cmp	r3, #0
 8004798:	d1f0      	bne.n	800477c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 0308 	and.w	r3, r3, #8
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d036      	beq.n	8004814 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	695b      	ldr	r3, [r3, #20]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d016      	beq.n	80047dc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047ae:	4b15      	ldr	r3, [pc, #84]	@ (8004804 <HAL_RCC_OscConfig+0x248>)
 80047b0:	2201      	movs	r2, #1
 80047b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047b4:	f7fd fca2 	bl	80020fc <HAL_GetTick>
 80047b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047ba:	e008      	b.n	80047ce <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047bc:	f7fd fc9e 	bl	80020fc <HAL_GetTick>
 80047c0:	4602      	mov	r2, r0
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	1ad3      	subs	r3, r2, r3
 80047c6:	2b02      	cmp	r3, #2
 80047c8:	d901      	bls.n	80047ce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80047ca:	2303      	movs	r3, #3
 80047cc:	e167      	b.n	8004a9e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047ce:	4b0b      	ldr	r3, [pc, #44]	@ (80047fc <HAL_RCC_OscConfig+0x240>)
 80047d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047d2:	f003 0302 	and.w	r3, r3, #2
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d0f0      	beq.n	80047bc <HAL_RCC_OscConfig+0x200>
 80047da:	e01b      	b.n	8004814 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047dc:	4b09      	ldr	r3, [pc, #36]	@ (8004804 <HAL_RCC_OscConfig+0x248>)
 80047de:	2200      	movs	r2, #0
 80047e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047e2:	f7fd fc8b 	bl	80020fc <HAL_GetTick>
 80047e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047e8:	e00e      	b.n	8004808 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047ea:	f7fd fc87 	bl	80020fc <HAL_GetTick>
 80047ee:	4602      	mov	r2, r0
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	1ad3      	subs	r3, r2, r3
 80047f4:	2b02      	cmp	r3, #2
 80047f6:	d907      	bls.n	8004808 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80047f8:	2303      	movs	r3, #3
 80047fa:	e150      	b.n	8004a9e <HAL_RCC_OscConfig+0x4e2>
 80047fc:	40023800 	.word	0x40023800
 8004800:	42470000 	.word	0x42470000
 8004804:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004808:	4b88      	ldr	r3, [pc, #544]	@ (8004a2c <HAL_RCC_OscConfig+0x470>)
 800480a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800480c:	f003 0302 	and.w	r3, r3, #2
 8004810:	2b00      	cmp	r3, #0
 8004812:	d1ea      	bne.n	80047ea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f003 0304 	and.w	r3, r3, #4
 800481c:	2b00      	cmp	r3, #0
 800481e:	f000 8097 	beq.w	8004950 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004822:	2300      	movs	r3, #0
 8004824:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004826:	4b81      	ldr	r3, [pc, #516]	@ (8004a2c <HAL_RCC_OscConfig+0x470>)
 8004828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800482a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800482e:	2b00      	cmp	r3, #0
 8004830:	d10f      	bne.n	8004852 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004832:	2300      	movs	r3, #0
 8004834:	60bb      	str	r3, [r7, #8]
 8004836:	4b7d      	ldr	r3, [pc, #500]	@ (8004a2c <HAL_RCC_OscConfig+0x470>)
 8004838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800483a:	4a7c      	ldr	r2, [pc, #496]	@ (8004a2c <HAL_RCC_OscConfig+0x470>)
 800483c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004840:	6413      	str	r3, [r2, #64]	@ 0x40
 8004842:	4b7a      	ldr	r3, [pc, #488]	@ (8004a2c <HAL_RCC_OscConfig+0x470>)
 8004844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004846:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800484a:	60bb      	str	r3, [r7, #8]
 800484c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800484e:	2301      	movs	r3, #1
 8004850:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004852:	4b77      	ldr	r3, [pc, #476]	@ (8004a30 <HAL_RCC_OscConfig+0x474>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800485a:	2b00      	cmp	r3, #0
 800485c:	d118      	bne.n	8004890 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800485e:	4b74      	ldr	r3, [pc, #464]	@ (8004a30 <HAL_RCC_OscConfig+0x474>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a73      	ldr	r2, [pc, #460]	@ (8004a30 <HAL_RCC_OscConfig+0x474>)
 8004864:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004868:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800486a:	f7fd fc47 	bl	80020fc <HAL_GetTick>
 800486e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004870:	e008      	b.n	8004884 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004872:	f7fd fc43 	bl	80020fc <HAL_GetTick>
 8004876:	4602      	mov	r2, r0
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	1ad3      	subs	r3, r2, r3
 800487c:	2b02      	cmp	r3, #2
 800487e:	d901      	bls.n	8004884 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004880:	2303      	movs	r3, #3
 8004882:	e10c      	b.n	8004a9e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004884:	4b6a      	ldr	r3, [pc, #424]	@ (8004a30 <HAL_RCC_OscConfig+0x474>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800488c:	2b00      	cmp	r3, #0
 800488e:	d0f0      	beq.n	8004872 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	2b01      	cmp	r3, #1
 8004896:	d106      	bne.n	80048a6 <HAL_RCC_OscConfig+0x2ea>
 8004898:	4b64      	ldr	r3, [pc, #400]	@ (8004a2c <HAL_RCC_OscConfig+0x470>)
 800489a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800489c:	4a63      	ldr	r2, [pc, #396]	@ (8004a2c <HAL_RCC_OscConfig+0x470>)
 800489e:	f043 0301 	orr.w	r3, r3, #1
 80048a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80048a4:	e01c      	b.n	80048e0 <HAL_RCC_OscConfig+0x324>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	2b05      	cmp	r3, #5
 80048ac:	d10c      	bne.n	80048c8 <HAL_RCC_OscConfig+0x30c>
 80048ae:	4b5f      	ldr	r3, [pc, #380]	@ (8004a2c <HAL_RCC_OscConfig+0x470>)
 80048b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048b2:	4a5e      	ldr	r2, [pc, #376]	@ (8004a2c <HAL_RCC_OscConfig+0x470>)
 80048b4:	f043 0304 	orr.w	r3, r3, #4
 80048b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80048ba:	4b5c      	ldr	r3, [pc, #368]	@ (8004a2c <HAL_RCC_OscConfig+0x470>)
 80048bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048be:	4a5b      	ldr	r2, [pc, #364]	@ (8004a2c <HAL_RCC_OscConfig+0x470>)
 80048c0:	f043 0301 	orr.w	r3, r3, #1
 80048c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80048c6:	e00b      	b.n	80048e0 <HAL_RCC_OscConfig+0x324>
 80048c8:	4b58      	ldr	r3, [pc, #352]	@ (8004a2c <HAL_RCC_OscConfig+0x470>)
 80048ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048cc:	4a57      	ldr	r2, [pc, #348]	@ (8004a2c <HAL_RCC_OscConfig+0x470>)
 80048ce:	f023 0301 	bic.w	r3, r3, #1
 80048d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80048d4:	4b55      	ldr	r3, [pc, #340]	@ (8004a2c <HAL_RCC_OscConfig+0x470>)
 80048d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048d8:	4a54      	ldr	r2, [pc, #336]	@ (8004a2c <HAL_RCC_OscConfig+0x470>)
 80048da:	f023 0304 	bic.w	r3, r3, #4
 80048de:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d015      	beq.n	8004914 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048e8:	f7fd fc08 	bl	80020fc <HAL_GetTick>
 80048ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048ee:	e00a      	b.n	8004906 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048f0:	f7fd fc04 	bl	80020fc <HAL_GetTick>
 80048f4:	4602      	mov	r2, r0
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048fe:	4293      	cmp	r3, r2
 8004900:	d901      	bls.n	8004906 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004902:	2303      	movs	r3, #3
 8004904:	e0cb      	b.n	8004a9e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004906:	4b49      	ldr	r3, [pc, #292]	@ (8004a2c <HAL_RCC_OscConfig+0x470>)
 8004908:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800490a:	f003 0302 	and.w	r3, r3, #2
 800490e:	2b00      	cmp	r3, #0
 8004910:	d0ee      	beq.n	80048f0 <HAL_RCC_OscConfig+0x334>
 8004912:	e014      	b.n	800493e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004914:	f7fd fbf2 	bl	80020fc <HAL_GetTick>
 8004918:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800491a:	e00a      	b.n	8004932 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800491c:	f7fd fbee 	bl	80020fc <HAL_GetTick>
 8004920:	4602      	mov	r2, r0
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	1ad3      	subs	r3, r2, r3
 8004926:	f241 3288 	movw	r2, #5000	@ 0x1388
 800492a:	4293      	cmp	r3, r2
 800492c:	d901      	bls.n	8004932 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800492e:	2303      	movs	r3, #3
 8004930:	e0b5      	b.n	8004a9e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004932:	4b3e      	ldr	r3, [pc, #248]	@ (8004a2c <HAL_RCC_OscConfig+0x470>)
 8004934:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004936:	f003 0302 	and.w	r3, r3, #2
 800493a:	2b00      	cmp	r3, #0
 800493c:	d1ee      	bne.n	800491c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800493e:	7dfb      	ldrb	r3, [r7, #23]
 8004940:	2b01      	cmp	r3, #1
 8004942:	d105      	bne.n	8004950 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004944:	4b39      	ldr	r3, [pc, #228]	@ (8004a2c <HAL_RCC_OscConfig+0x470>)
 8004946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004948:	4a38      	ldr	r2, [pc, #224]	@ (8004a2c <HAL_RCC_OscConfig+0x470>)
 800494a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800494e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	699b      	ldr	r3, [r3, #24]
 8004954:	2b00      	cmp	r3, #0
 8004956:	f000 80a1 	beq.w	8004a9c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800495a:	4b34      	ldr	r3, [pc, #208]	@ (8004a2c <HAL_RCC_OscConfig+0x470>)
 800495c:	689b      	ldr	r3, [r3, #8]
 800495e:	f003 030c 	and.w	r3, r3, #12
 8004962:	2b08      	cmp	r3, #8
 8004964:	d05c      	beq.n	8004a20 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	699b      	ldr	r3, [r3, #24]
 800496a:	2b02      	cmp	r3, #2
 800496c:	d141      	bne.n	80049f2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800496e:	4b31      	ldr	r3, [pc, #196]	@ (8004a34 <HAL_RCC_OscConfig+0x478>)
 8004970:	2200      	movs	r2, #0
 8004972:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004974:	f7fd fbc2 	bl	80020fc <HAL_GetTick>
 8004978:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800497a:	e008      	b.n	800498e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800497c:	f7fd fbbe 	bl	80020fc <HAL_GetTick>
 8004980:	4602      	mov	r2, r0
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	1ad3      	subs	r3, r2, r3
 8004986:	2b02      	cmp	r3, #2
 8004988:	d901      	bls.n	800498e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800498a:	2303      	movs	r3, #3
 800498c:	e087      	b.n	8004a9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800498e:	4b27      	ldr	r3, [pc, #156]	@ (8004a2c <HAL_RCC_OscConfig+0x470>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004996:	2b00      	cmp	r3, #0
 8004998:	d1f0      	bne.n	800497c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	69da      	ldr	r2, [r3, #28]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6a1b      	ldr	r3, [r3, #32]
 80049a2:	431a      	orrs	r2, r3
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a8:	019b      	lsls	r3, r3, #6
 80049aa:	431a      	orrs	r2, r3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049b0:	085b      	lsrs	r3, r3, #1
 80049b2:	3b01      	subs	r3, #1
 80049b4:	041b      	lsls	r3, r3, #16
 80049b6:	431a      	orrs	r2, r3
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049bc:	061b      	lsls	r3, r3, #24
 80049be:	491b      	ldr	r1, [pc, #108]	@ (8004a2c <HAL_RCC_OscConfig+0x470>)
 80049c0:	4313      	orrs	r3, r2
 80049c2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049c4:	4b1b      	ldr	r3, [pc, #108]	@ (8004a34 <HAL_RCC_OscConfig+0x478>)
 80049c6:	2201      	movs	r2, #1
 80049c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049ca:	f7fd fb97 	bl	80020fc <HAL_GetTick>
 80049ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049d0:	e008      	b.n	80049e4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049d2:	f7fd fb93 	bl	80020fc <HAL_GetTick>
 80049d6:	4602      	mov	r2, r0
 80049d8:	693b      	ldr	r3, [r7, #16]
 80049da:	1ad3      	subs	r3, r2, r3
 80049dc:	2b02      	cmp	r3, #2
 80049de:	d901      	bls.n	80049e4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80049e0:	2303      	movs	r3, #3
 80049e2:	e05c      	b.n	8004a9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049e4:	4b11      	ldr	r3, [pc, #68]	@ (8004a2c <HAL_RCC_OscConfig+0x470>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d0f0      	beq.n	80049d2 <HAL_RCC_OscConfig+0x416>
 80049f0:	e054      	b.n	8004a9c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049f2:	4b10      	ldr	r3, [pc, #64]	@ (8004a34 <HAL_RCC_OscConfig+0x478>)
 80049f4:	2200      	movs	r2, #0
 80049f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049f8:	f7fd fb80 	bl	80020fc <HAL_GetTick>
 80049fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049fe:	e008      	b.n	8004a12 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a00:	f7fd fb7c 	bl	80020fc <HAL_GetTick>
 8004a04:	4602      	mov	r2, r0
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	1ad3      	subs	r3, r2, r3
 8004a0a:	2b02      	cmp	r3, #2
 8004a0c:	d901      	bls.n	8004a12 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004a0e:	2303      	movs	r3, #3
 8004a10:	e045      	b.n	8004a9e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a12:	4b06      	ldr	r3, [pc, #24]	@ (8004a2c <HAL_RCC_OscConfig+0x470>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d1f0      	bne.n	8004a00 <HAL_RCC_OscConfig+0x444>
 8004a1e:	e03d      	b.n	8004a9c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	699b      	ldr	r3, [r3, #24]
 8004a24:	2b01      	cmp	r3, #1
 8004a26:	d107      	bne.n	8004a38 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e038      	b.n	8004a9e <HAL_RCC_OscConfig+0x4e2>
 8004a2c:	40023800 	.word	0x40023800
 8004a30:	40007000 	.word	0x40007000
 8004a34:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004a38:	4b1b      	ldr	r3, [pc, #108]	@ (8004aa8 <HAL_RCC_OscConfig+0x4ec>)
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	699b      	ldr	r3, [r3, #24]
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d028      	beq.n	8004a98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a50:	429a      	cmp	r2, r3
 8004a52:	d121      	bne.n	8004a98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	d11a      	bne.n	8004a98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a62:	68fa      	ldr	r2, [r7, #12]
 8004a64:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004a68:	4013      	ands	r3, r2
 8004a6a:	687a      	ldr	r2, [r7, #4]
 8004a6c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004a6e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d111      	bne.n	8004a98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a7e:	085b      	lsrs	r3, r3, #1
 8004a80:	3b01      	subs	r3, #1
 8004a82:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d107      	bne.n	8004a98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a92:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d001      	beq.n	8004a9c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	e000      	b.n	8004a9e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004a9c:	2300      	movs	r3, #0
}
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	3718      	adds	r7, #24
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bd80      	pop	{r7, pc}
 8004aa6:	bf00      	nop
 8004aa8:	40023800 	.word	0x40023800

08004aac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b084      	sub	sp, #16
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d101      	bne.n	8004ac0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	e0cc      	b.n	8004c5a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ac0:	4b68      	ldr	r3, [pc, #416]	@ (8004c64 <HAL_RCC_ClockConfig+0x1b8>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f003 0307 	and.w	r3, r3, #7
 8004ac8:	683a      	ldr	r2, [r7, #0]
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d90c      	bls.n	8004ae8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ace:	4b65      	ldr	r3, [pc, #404]	@ (8004c64 <HAL_RCC_ClockConfig+0x1b8>)
 8004ad0:	683a      	ldr	r2, [r7, #0]
 8004ad2:	b2d2      	uxtb	r2, r2
 8004ad4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ad6:	4b63      	ldr	r3, [pc, #396]	@ (8004c64 <HAL_RCC_ClockConfig+0x1b8>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 0307 	and.w	r3, r3, #7
 8004ade:	683a      	ldr	r2, [r7, #0]
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d001      	beq.n	8004ae8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e0b8      	b.n	8004c5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f003 0302 	and.w	r3, r3, #2
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d020      	beq.n	8004b36 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0304 	and.w	r3, r3, #4
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d005      	beq.n	8004b0c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b00:	4b59      	ldr	r3, [pc, #356]	@ (8004c68 <HAL_RCC_ClockConfig+0x1bc>)
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	4a58      	ldr	r2, [pc, #352]	@ (8004c68 <HAL_RCC_ClockConfig+0x1bc>)
 8004b06:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004b0a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 0308 	and.w	r3, r3, #8
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d005      	beq.n	8004b24 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b18:	4b53      	ldr	r3, [pc, #332]	@ (8004c68 <HAL_RCC_ClockConfig+0x1bc>)
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	4a52      	ldr	r2, [pc, #328]	@ (8004c68 <HAL_RCC_ClockConfig+0x1bc>)
 8004b1e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004b22:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b24:	4b50      	ldr	r3, [pc, #320]	@ (8004c68 <HAL_RCC_ClockConfig+0x1bc>)
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	494d      	ldr	r1, [pc, #308]	@ (8004c68 <HAL_RCC_ClockConfig+0x1bc>)
 8004b32:	4313      	orrs	r3, r2
 8004b34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f003 0301 	and.w	r3, r3, #1
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d044      	beq.n	8004bcc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d107      	bne.n	8004b5a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b4a:	4b47      	ldr	r3, [pc, #284]	@ (8004c68 <HAL_RCC_ClockConfig+0x1bc>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d119      	bne.n	8004b8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e07f      	b.n	8004c5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	2b02      	cmp	r3, #2
 8004b60:	d003      	beq.n	8004b6a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b66:	2b03      	cmp	r3, #3
 8004b68:	d107      	bne.n	8004b7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b6a:	4b3f      	ldr	r3, [pc, #252]	@ (8004c68 <HAL_RCC_ClockConfig+0x1bc>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d109      	bne.n	8004b8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	e06f      	b.n	8004c5a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b7a:	4b3b      	ldr	r3, [pc, #236]	@ (8004c68 <HAL_RCC_ClockConfig+0x1bc>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f003 0302 	and.w	r3, r3, #2
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d101      	bne.n	8004b8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	e067      	b.n	8004c5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b8a:	4b37      	ldr	r3, [pc, #220]	@ (8004c68 <HAL_RCC_ClockConfig+0x1bc>)
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	f023 0203 	bic.w	r2, r3, #3
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	4934      	ldr	r1, [pc, #208]	@ (8004c68 <HAL_RCC_ClockConfig+0x1bc>)
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b9c:	f7fd faae 	bl	80020fc <HAL_GetTick>
 8004ba0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ba2:	e00a      	b.n	8004bba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ba4:	f7fd faaa 	bl	80020fc <HAL_GetTick>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d901      	bls.n	8004bba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	e04f      	b.n	8004c5a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bba:	4b2b      	ldr	r3, [pc, #172]	@ (8004c68 <HAL_RCC_ClockConfig+0x1bc>)
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	f003 020c 	and.w	r2, r3, #12
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	009b      	lsls	r3, r3, #2
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d1eb      	bne.n	8004ba4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004bcc:	4b25      	ldr	r3, [pc, #148]	@ (8004c64 <HAL_RCC_ClockConfig+0x1b8>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f003 0307 	and.w	r3, r3, #7
 8004bd4:	683a      	ldr	r2, [r7, #0]
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d20c      	bcs.n	8004bf4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bda:	4b22      	ldr	r3, [pc, #136]	@ (8004c64 <HAL_RCC_ClockConfig+0x1b8>)
 8004bdc:	683a      	ldr	r2, [r7, #0]
 8004bde:	b2d2      	uxtb	r2, r2
 8004be0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004be2:	4b20      	ldr	r3, [pc, #128]	@ (8004c64 <HAL_RCC_ClockConfig+0x1b8>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0307 	and.w	r3, r3, #7
 8004bea:	683a      	ldr	r2, [r7, #0]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d001      	beq.n	8004bf4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e032      	b.n	8004c5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0304 	and.w	r3, r3, #4
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d008      	beq.n	8004c12 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c00:	4b19      	ldr	r3, [pc, #100]	@ (8004c68 <HAL_RCC_ClockConfig+0x1bc>)
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	4916      	ldr	r1, [pc, #88]	@ (8004c68 <HAL_RCC_ClockConfig+0x1bc>)
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f003 0308 	and.w	r3, r3, #8
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d009      	beq.n	8004c32 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c1e:	4b12      	ldr	r3, [pc, #72]	@ (8004c68 <HAL_RCC_ClockConfig+0x1bc>)
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	691b      	ldr	r3, [r3, #16]
 8004c2a:	00db      	lsls	r3, r3, #3
 8004c2c:	490e      	ldr	r1, [pc, #56]	@ (8004c68 <HAL_RCC_ClockConfig+0x1bc>)
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004c32:	f000 f821 	bl	8004c78 <HAL_RCC_GetSysClockFreq>
 8004c36:	4602      	mov	r2, r0
 8004c38:	4b0b      	ldr	r3, [pc, #44]	@ (8004c68 <HAL_RCC_ClockConfig+0x1bc>)
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	091b      	lsrs	r3, r3, #4
 8004c3e:	f003 030f 	and.w	r3, r3, #15
 8004c42:	490a      	ldr	r1, [pc, #40]	@ (8004c6c <HAL_RCC_ClockConfig+0x1c0>)
 8004c44:	5ccb      	ldrb	r3, [r1, r3]
 8004c46:	fa22 f303 	lsr.w	r3, r2, r3
 8004c4a:	4a09      	ldr	r2, [pc, #36]	@ (8004c70 <HAL_RCC_ClockConfig+0x1c4>)
 8004c4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004c4e:	4b09      	ldr	r3, [pc, #36]	@ (8004c74 <HAL_RCC_ClockConfig+0x1c8>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4618      	mov	r0, r3
 8004c54:	f7fd fa0e 	bl	8002074 <HAL_InitTick>

  return HAL_OK;
 8004c58:	2300      	movs	r3, #0
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3710      	adds	r7, #16
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}
 8004c62:	bf00      	nop
 8004c64:	40023c00 	.word	0x40023c00
 8004c68:	40023800 	.word	0x40023800
 8004c6c:	080066bc 	.word	0x080066bc
 8004c70:	20000000 	.word	0x20000000
 8004c74:	20000004 	.word	0x20000004

08004c78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c7c:	b094      	sub	sp, #80	@ 0x50
 8004c7e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004c80:	2300      	movs	r3, #0
 8004c82:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004c84:	2300      	movs	r3, #0
 8004c86:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c90:	4b79      	ldr	r3, [pc, #484]	@ (8004e78 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	f003 030c 	and.w	r3, r3, #12
 8004c98:	2b08      	cmp	r3, #8
 8004c9a:	d00d      	beq.n	8004cb8 <HAL_RCC_GetSysClockFreq+0x40>
 8004c9c:	2b08      	cmp	r3, #8
 8004c9e:	f200 80e1 	bhi.w	8004e64 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d002      	beq.n	8004cac <HAL_RCC_GetSysClockFreq+0x34>
 8004ca6:	2b04      	cmp	r3, #4
 8004ca8:	d003      	beq.n	8004cb2 <HAL_RCC_GetSysClockFreq+0x3a>
 8004caa:	e0db      	b.n	8004e64 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004cac:	4b73      	ldr	r3, [pc, #460]	@ (8004e7c <HAL_RCC_GetSysClockFreq+0x204>)
 8004cae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004cb0:	e0db      	b.n	8004e6a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004cb2:	4b73      	ldr	r3, [pc, #460]	@ (8004e80 <HAL_RCC_GetSysClockFreq+0x208>)
 8004cb4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004cb6:	e0d8      	b.n	8004e6a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004cb8:	4b6f      	ldr	r3, [pc, #444]	@ (8004e78 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004cc0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004cc2:	4b6d      	ldr	r3, [pc, #436]	@ (8004e78 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d063      	beq.n	8004d96 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cce:	4b6a      	ldr	r3, [pc, #424]	@ (8004e78 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	099b      	lsrs	r3, r3, #6
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004cd8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004cda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ce0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ce6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004cea:	4622      	mov	r2, r4
 8004cec:	462b      	mov	r3, r5
 8004cee:	f04f 0000 	mov.w	r0, #0
 8004cf2:	f04f 0100 	mov.w	r1, #0
 8004cf6:	0159      	lsls	r1, r3, #5
 8004cf8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004cfc:	0150      	lsls	r0, r2, #5
 8004cfe:	4602      	mov	r2, r0
 8004d00:	460b      	mov	r3, r1
 8004d02:	4621      	mov	r1, r4
 8004d04:	1a51      	subs	r1, r2, r1
 8004d06:	6139      	str	r1, [r7, #16]
 8004d08:	4629      	mov	r1, r5
 8004d0a:	eb63 0301 	sbc.w	r3, r3, r1
 8004d0e:	617b      	str	r3, [r7, #20]
 8004d10:	f04f 0200 	mov.w	r2, #0
 8004d14:	f04f 0300 	mov.w	r3, #0
 8004d18:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004d1c:	4659      	mov	r1, fp
 8004d1e:	018b      	lsls	r3, r1, #6
 8004d20:	4651      	mov	r1, sl
 8004d22:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004d26:	4651      	mov	r1, sl
 8004d28:	018a      	lsls	r2, r1, #6
 8004d2a:	4651      	mov	r1, sl
 8004d2c:	ebb2 0801 	subs.w	r8, r2, r1
 8004d30:	4659      	mov	r1, fp
 8004d32:	eb63 0901 	sbc.w	r9, r3, r1
 8004d36:	f04f 0200 	mov.w	r2, #0
 8004d3a:	f04f 0300 	mov.w	r3, #0
 8004d3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d4a:	4690      	mov	r8, r2
 8004d4c:	4699      	mov	r9, r3
 8004d4e:	4623      	mov	r3, r4
 8004d50:	eb18 0303 	adds.w	r3, r8, r3
 8004d54:	60bb      	str	r3, [r7, #8]
 8004d56:	462b      	mov	r3, r5
 8004d58:	eb49 0303 	adc.w	r3, r9, r3
 8004d5c:	60fb      	str	r3, [r7, #12]
 8004d5e:	f04f 0200 	mov.w	r2, #0
 8004d62:	f04f 0300 	mov.w	r3, #0
 8004d66:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004d6a:	4629      	mov	r1, r5
 8004d6c:	024b      	lsls	r3, r1, #9
 8004d6e:	4621      	mov	r1, r4
 8004d70:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004d74:	4621      	mov	r1, r4
 8004d76:	024a      	lsls	r2, r1, #9
 8004d78:	4610      	mov	r0, r2
 8004d7a:	4619      	mov	r1, r3
 8004d7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d7e:	2200      	movs	r2, #0
 8004d80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d82:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d84:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004d88:	f7fb fa72 	bl	8000270 <__aeabi_uldivmod>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	460b      	mov	r3, r1
 8004d90:	4613      	mov	r3, r2
 8004d92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d94:	e058      	b.n	8004e48 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d96:	4b38      	ldr	r3, [pc, #224]	@ (8004e78 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	099b      	lsrs	r3, r3, #6
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	4618      	mov	r0, r3
 8004da0:	4611      	mov	r1, r2
 8004da2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004da6:	623b      	str	r3, [r7, #32]
 8004da8:	2300      	movs	r3, #0
 8004daa:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004db0:	4642      	mov	r2, r8
 8004db2:	464b      	mov	r3, r9
 8004db4:	f04f 0000 	mov.w	r0, #0
 8004db8:	f04f 0100 	mov.w	r1, #0
 8004dbc:	0159      	lsls	r1, r3, #5
 8004dbe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004dc2:	0150      	lsls	r0, r2, #5
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	460b      	mov	r3, r1
 8004dc8:	4641      	mov	r1, r8
 8004dca:	ebb2 0a01 	subs.w	sl, r2, r1
 8004dce:	4649      	mov	r1, r9
 8004dd0:	eb63 0b01 	sbc.w	fp, r3, r1
 8004dd4:	f04f 0200 	mov.w	r2, #0
 8004dd8:	f04f 0300 	mov.w	r3, #0
 8004ddc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004de0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004de4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004de8:	ebb2 040a 	subs.w	r4, r2, sl
 8004dec:	eb63 050b 	sbc.w	r5, r3, fp
 8004df0:	f04f 0200 	mov.w	r2, #0
 8004df4:	f04f 0300 	mov.w	r3, #0
 8004df8:	00eb      	lsls	r3, r5, #3
 8004dfa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004dfe:	00e2      	lsls	r2, r4, #3
 8004e00:	4614      	mov	r4, r2
 8004e02:	461d      	mov	r5, r3
 8004e04:	4643      	mov	r3, r8
 8004e06:	18e3      	adds	r3, r4, r3
 8004e08:	603b      	str	r3, [r7, #0]
 8004e0a:	464b      	mov	r3, r9
 8004e0c:	eb45 0303 	adc.w	r3, r5, r3
 8004e10:	607b      	str	r3, [r7, #4]
 8004e12:	f04f 0200 	mov.w	r2, #0
 8004e16:	f04f 0300 	mov.w	r3, #0
 8004e1a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004e1e:	4629      	mov	r1, r5
 8004e20:	028b      	lsls	r3, r1, #10
 8004e22:	4621      	mov	r1, r4
 8004e24:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004e28:	4621      	mov	r1, r4
 8004e2a:	028a      	lsls	r2, r1, #10
 8004e2c:	4610      	mov	r0, r2
 8004e2e:	4619      	mov	r1, r3
 8004e30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e32:	2200      	movs	r2, #0
 8004e34:	61bb      	str	r3, [r7, #24]
 8004e36:	61fa      	str	r2, [r7, #28]
 8004e38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004e3c:	f7fb fa18 	bl	8000270 <__aeabi_uldivmod>
 8004e40:	4602      	mov	r2, r0
 8004e42:	460b      	mov	r3, r1
 8004e44:	4613      	mov	r3, r2
 8004e46:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004e48:	4b0b      	ldr	r3, [pc, #44]	@ (8004e78 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	0c1b      	lsrs	r3, r3, #16
 8004e4e:	f003 0303 	and.w	r3, r3, #3
 8004e52:	3301      	adds	r3, #1
 8004e54:	005b      	lsls	r3, r3, #1
 8004e56:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004e58:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004e5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004e5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e60:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004e62:	e002      	b.n	8004e6a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e64:	4b05      	ldr	r3, [pc, #20]	@ (8004e7c <HAL_RCC_GetSysClockFreq+0x204>)
 8004e66:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004e68:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3750      	adds	r7, #80	@ 0x50
 8004e70:	46bd      	mov	sp, r7
 8004e72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e76:	bf00      	nop
 8004e78:	40023800 	.word	0x40023800
 8004e7c:	00f42400 	.word	0x00f42400
 8004e80:	007a1200 	.word	0x007a1200

08004e84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e84:	b480      	push	{r7}
 8004e86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e88:	4b03      	ldr	r3, [pc, #12]	@ (8004e98 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e94:	4770      	bx	lr
 8004e96:	bf00      	nop
 8004e98:	20000000 	.word	0x20000000

08004e9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004ea0:	f7ff fff0 	bl	8004e84 <HAL_RCC_GetHCLKFreq>
 8004ea4:	4602      	mov	r2, r0
 8004ea6:	4b05      	ldr	r3, [pc, #20]	@ (8004ebc <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	0a9b      	lsrs	r3, r3, #10
 8004eac:	f003 0307 	and.w	r3, r3, #7
 8004eb0:	4903      	ldr	r1, [pc, #12]	@ (8004ec0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004eb2:	5ccb      	ldrb	r3, [r1, r3]
 8004eb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	bd80      	pop	{r7, pc}
 8004ebc:	40023800 	.word	0x40023800
 8004ec0:	080066cc 	.word	0x080066cc

08004ec4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b082      	sub	sp, #8
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d101      	bne.n	8004ed6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e07b      	b.n	8004fce <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d108      	bne.n	8004ef0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ee6:	d009      	beq.n	8004efc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2200      	movs	r2, #0
 8004eec:	61da      	str	r2, [r3, #28]
 8004eee:	e005      	b.n	8004efc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f08:	b2db      	uxtb	r3, r3
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d106      	bne.n	8004f1c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2200      	movs	r2, #0
 8004f12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f7fc fe24 	bl	8001b64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2202      	movs	r2, #2
 8004f20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f32:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004f44:	431a      	orrs	r2, r3
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	68db      	ldr	r3, [r3, #12]
 8004f4a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f4e:	431a      	orrs	r2, r3
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	691b      	ldr	r3, [r3, #16]
 8004f54:	f003 0302 	and.w	r3, r3, #2
 8004f58:	431a      	orrs	r2, r3
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	695b      	ldr	r3, [r3, #20]
 8004f5e:	f003 0301 	and.w	r3, r3, #1
 8004f62:	431a      	orrs	r2, r3
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	699b      	ldr	r3, [r3, #24]
 8004f68:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f6c:	431a      	orrs	r2, r3
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	69db      	ldr	r3, [r3, #28]
 8004f72:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004f76:	431a      	orrs	r2, r3
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6a1b      	ldr	r3, [r3, #32]
 8004f7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f80:	ea42 0103 	orr.w	r1, r2, r3
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f88:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	430a      	orrs	r2, r1
 8004f92:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	699b      	ldr	r3, [r3, #24]
 8004f98:	0c1b      	lsrs	r3, r3, #16
 8004f9a:	f003 0104 	and.w	r1, r3, #4
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa2:	f003 0210 	and.w	r2, r3, #16
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	430a      	orrs	r2, r1
 8004fac:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	69da      	ldr	r2, [r3, #28]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004fbc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004fcc:	2300      	movs	r3, #0
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3708      	adds	r7, #8
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}

08004fd6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004fd6:	b580      	push	{r7, lr}
 8004fd8:	b08a      	sub	sp, #40	@ 0x28
 8004fda:	af00      	add	r7, sp, #0
 8004fdc:	60f8      	str	r0, [r7, #12]
 8004fde:	60b9      	str	r1, [r7, #8]
 8004fe0:	607a      	str	r2, [r7, #4]
 8004fe2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004fe8:	f7fd f888 	bl	80020fc <HAL_GetTick>
 8004fec:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ff4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004ffc:	887b      	ldrh	r3, [r7, #2]
 8004ffe:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005000:	7ffb      	ldrb	r3, [r7, #31]
 8005002:	2b01      	cmp	r3, #1
 8005004:	d00c      	beq.n	8005020 <HAL_SPI_TransmitReceive+0x4a>
 8005006:	69bb      	ldr	r3, [r7, #24]
 8005008:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800500c:	d106      	bne.n	800501c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	689b      	ldr	r3, [r3, #8]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d102      	bne.n	800501c <HAL_SPI_TransmitReceive+0x46>
 8005016:	7ffb      	ldrb	r3, [r7, #31]
 8005018:	2b04      	cmp	r3, #4
 800501a:	d001      	beq.n	8005020 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800501c:	2302      	movs	r3, #2
 800501e:	e17f      	b.n	8005320 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d005      	beq.n	8005032 <HAL_SPI_TransmitReceive+0x5c>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d002      	beq.n	8005032 <HAL_SPI_TransmitReceive+0x5c>
 800502c:	887b      	ldrh	r3, [r7, #2]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d101      	bne.n	8005036 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	e174      	b.n	8005320 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800503c:	2b01      	cmp	r3, #1
 800503e:	d101      	bne.n	8005044 <HAL_SPI_TransmitReceive+0x6e>
 8005040:	2302      	movs	r3, #2
 8005042:	e16d      	b.n	8005320 <HAL_SPI_TransmitReceive+0x34a>
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2201      	movs	r2, #1
 8005048:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005052:	b2db      	uxtb	r3, r3
 8005054:	2b04      	cmp	r3, #4
 8005056:	d003      	beq.n	8005060 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	2205      	movs	r2, #5
 800505c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2200      	movs	r2, #0
 8005064:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	687a      	ldr	r2, [r7, #4]
 800506a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	887a      	ldrh	r2, [r7, #2]
 8005070:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	887a      	ldrh	r2, [r7, #2]
 8005076:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	68ba      	ldr	r2, [r7, #8]
 800507c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	887a      	ldrh	r2, [r7, #2]
 8005082:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	887a      	ldrh	r2, [r7, #2]
 8005088:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	2200      	movs	r2, #0
 800508e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2200      	movs	r2, #0
 8005094:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050a0:	2b40      	cmp	r3, #64	@ 0x40
 80050a2:	d007      	beq.n	80050b4 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	681a      	ldr	r2, [r3, #0]
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80050b2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	68db      	ldr	r3, [r3, #12]
 80050b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050bc:	d17e      	bne.n	80051bc <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d002      	beq.n	80050cc <HAL_SPI_TransmitReceive+0xf6>
 80050c6:	8afb      	ldrh	r3, [r7, #22]
 80050c8:	2b01      	cmp	r3, #1
 80050ca:	d16c      	bne.n	80051a6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050d0:	881a      	ldrh	r2, [r3, #0]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050dc:	1c9a      	adds	r2, r3, #2
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050e6:	b29b      	uxth	r3, r3
 80050e8:	3b01      	subs	r3, #1
 80050ea:	b29a      	uxth	r2, r3
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050f0:	e059      	b.n	80051a6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	f003 0302 	and.w	r3, r3, #2
 80050fc:	2b02      	cmp	r3, #2
 80050fe:	d11b      	bne.n	8005138 <HAL_SPI_TransmitReceive+0x162>
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005104:	b29b      	uxth	r3, r3
 8005106:	2b00      	cmp	r3, #0
 8005108:	d016      	beq.n	8005138 <HAL_SPI_TransmitReceive+0x162>
 800510a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800510c:	2b01      	cmp	r3, #1
 800510e:	d113      	bne.n	8005138 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005114:	881a      	ldrh	r2, [r3, #0]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005120:	1c9a      	adds	r2, r3, #2
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800512a:	b29b      	uxth	r3, r3
 800512c:	3b01      	subs	r3, #1
 800512e:	b29a      	uxth	r2, r3
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005134:	2300      	movs	r3, #0
 8005136:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	f003 0301 	and.w	r3, r3, #1
 8005142:	2b01      	cmp	r3, #1
 8005144:	d119      	bne.n	800517a <HAL_SPI_TransmitReceive+0x1a4>
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800514a:	b29b      	uxth	r3, r3
 800514c:	2b00      	cmp	r3, #0
 800514e:	d014      	beq.n	800517a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	68da      	ldr	r2, [r3, #12]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800515a:	b292      	uxth	r2, r2
 800515c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005162:	1c9a      	adds	r2, r3, #2
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800516c:	b29b      	uxth	r3, r3
 800516e:	3b01      	subs	r3, #1
 8005170:	b29a      	uxth	r2, r3
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005176:	2301      	movs	r3, #1
 8005178:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800517a:	f7fc ffbf 	bl	80020fc <HAL_GetTick>
 800517e:	4602      	mov	r2, r0
 8005180:	6a3b      	ldr	r3, [r7, #32]
 8005182:	1ad3      	subs	r3, r2, r3
 8005184:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005186:	429a      	cmp	r2, r3
 8005188:	d80d      	bhi.n	80051a6 <HAL_SPI_TransmitReceive+0x1d0>
 800518a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800518c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005190:	d009      	beq.n	80051a6 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2201      	movs	r2, #1
 8005196:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2200      	movs	r2, #0
 800519e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80051a2:	2303      	movs	r3, #3
 80051a4:	e0bc      	b.n	8005320 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051aa:	b29b      	uxth	r3, r3
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d1a0      	bne.n	80050f2 <HAL_SPI_TransmitReceive+0x11c>
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d19b      	bne.n	80050f2 <HAL_SPI_TransmitReceive+0x11c>
 80051ba:	e082      	b.n	80052c2 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d002      	beq.n	80051ca <HAL_SPI_TransmitReceive+0x1f4>
 80051c4:	8afb      	ldrh	r3, [r7, #22]
 80051c6:	2b01      	cmp	r3, #1
 80051c8:	d171      	bne.n	80052ae <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	330c      	adds	r3, #12
 80051d4:	7812      	ldrb	r2, [r2, #0]
 80051d6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051dc:	1c5a      	adds	r2, r3, #1
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051e6:	b29b      	uxth	r3, r3
 80051e8:	3b01      	subs	r3, #1
 80051ea:	b29a      	uxth	r2, r3
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051f0:	e05d      	b.n	80052ae <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	f003 0302 	and.w	r3, r3, #2
 80051fc:	2b02      	cmp	r3, #2
 80051fe:	d11c      	bne.n	800523a <HAL_SPI_TransmitReceive+0x264>
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005204:	b29b      	uxth	r3, r3
 8005206:	2b00      	cmp	r3, #0
 8005208:	d017      	beq.n	800523a <HAL_SPI_TransmitReceive+0x264>
 800520a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800520c:	2b01      	cmp	r3, #1
 800520e:	d114      	bne.n	800523a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	330c      	adds	r3, #12
 800521a:	7812      	ldrb	r2, [r2, #0]
 800521c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005222:	1c5a      	adds	r2, r3, #1
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800522c:	b29b      	uxth	r3, r3
 800522e:	3b01      	subs	r3, #1
 8005230:	b29a      	uxth	r2, r3
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005236:	2300      	movs	r3, #0
 8005238:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	f003 0301 	and.w	r3, r3, #1
 8005244:	2b01      	cmp	r3, #1
 8005246:	d119      	bne.n	800527c <HAL_SPI_TransmitReceive+0x2a6>
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800524c:	b29b      	uxth	r3, r3
 800524e:	2b00      	cmp	r3, #0
 8005250:	d014      	beq.n	800527c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	68da      	ldr	r2, [r3, #12]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800525c:	b2d2      	uxtb	r2, r2
 800525e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005264:	1c5a      	adds	r2, r3, #1
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800526e:	b29b      	uxth	r3, r3
 8005270:	3b01      	subs	r3, #1
 8005272:	b29a      	uxth	r2, r3
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005278:	2301      	movs	r3, #1
 800527a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800527c:	f7fc ff3e 	bl	80020fc <HAL_GetTick>
 8005280:	4602      	mov	r2, r0
 8005282:	6a3b      	ldr	r3, [r7, #32]
 8005284:	1ad3      	subs	r3, r2, r3
 8005286:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005288:	429a      	cmp	r2, r3
 800528a:	d803      	bhi.n	8005294 <HAL_SPI_TransmitReceive+0x2be>
 800528c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800528e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005292:	d102      	bne.n	800529a <HAL_SPI_TransmitReceive+0x2c4>
 8005294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005296:	2b00      	cmp	r3, #0
 8005298:	d109      	bne.n	80052ae <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2201      	movs	r2, #1
 800529e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2200      	movs	r2, #0
 80052a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80052aa:	2303      	movs	r3, #3
 80052ac:	e038      	b.n	8005320 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052b2:	b29b      	uxth	r3, r3
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d19c      	bne.n	80051f2 <HAL_SPI_TransmitReceive+0x21c>
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052bc:	b29b      	uxth	r3, r3
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d197      	bne.n	80051f2 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80052c2:	6a3a      	ldr	r2, [r7, #32]
 80052c4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80052c6:	68f8      	ldr	r0, [r7, #12]
 80052c8:	f000 f8b6 	bl	8005438 <SPI_EndRxTxTransaction>
 80052cc:	4603      	mov	r3, r0
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d008      	beq.n	80052e4 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2220      	movs	r2, #32
 80052d6:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2200      	movs	r2, #0
 80052dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	e01d      	b.n	8005320 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d10a      	bne.n	8005302 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052ec:	2300      	movs	r3, #0
 80052ee:	613b      	str	r3, [r7, #16]
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68db      	ldr	r3, [r3, #12]
 80052f6:	613b      	str	r3, [r7, #16]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	689b      	ldr	r3, [r3, #8]
 80052fe:	613b      	str	r3, [r7, #16]
 8005300:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	2201      	movs	r2, #1
 8005306:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2200      	movs	r2, #0
 800530e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005316:	2b00      	cmp	r3, #0
 8005318:	d001      	beq.n	800531e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	e000      	b.n	8005320 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800531e:	2300      	movs	r3, #0
  }
}
 8005320:	4618      	mov	r0, r3
 8005322:	3728      	adds	r7, #40	@ 0x28
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}

08005328 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b088      	sub	sp, #32
 800532c:	af00      	add	r7, sp, #0
 800532e:	60f8      	str	r0, [r7, #12]
 8005330:	60b9      	str	r1, [r7, #8]
 8005332:	603b      	str	r3, [r7, #0]
 8005334:	4613      	mov	r3, r2
 8005336:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005338:	f7fc fee0 	bl	80020fc <HAL_GetTick>
 800533c:	4602      	mov	r2, r0
 800533e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005340:	1a9b      	subs	r3, r3, r2
 8005342:	683a      	ldr	r2, [r7, #0]
 8005344:	4413      	add	r3, r2
 8005346:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005348:	f7fc fed8 	bl	80020fc <HAL_GetTick>
 800534c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800534e:	4b39      	ldr	r3, [pc, #228]	@ (8005434 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	015b      	lsls	r3, r3, #5
 8005354:	0d1b      	lsrs	r3, r3, #20
 8005356:	69fa      	ldr	r2, [r7, #28]
 8005358:	fb02 f303 	mul.w	r3, r2, r3
 800535c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800535e:	e055      	b.n	800540c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005366:	d051      	beq.n	800540c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005368:	f7fc fec8 	bl	80020fc <HAL_GetTick>
 800536c:	4602      	mov	r2, r0
 800536e:	69bb      	ldr	r3, [r7, #24]
 8005370:	1ad3      	subs	r3, r2, r3
 8005372:	69fa      	ldr	r2, [r7, #28]
 8005374:	429a      	cmp	r2, r3
 8005376:	d902      	bls.n	800537e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005378:	69fb      	ldr	r3, [r7, #28]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d13d      	bne.n	80053fa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	685a      	ldr	r2, [r3, #4]
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800538c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005396:	d111      	bne.n	80053bc <SPI_WaitFlagStateUntilTimeout+0x94>
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053a0:	d004      	beq.n	80053ac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053aa:	d107      	bne.n	80053bc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	681a      	ldr	r2, [r3, #0]
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053ba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053c4:	d10f      	bne.n	80053e6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80053d4:	601a      	str	r2, [r3, #0]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80053e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2201      	movs	r2, #1
 80053ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2200      	movs	r2, #0
 80053f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80053f6:	2303      	movs	r3, #3
 80053f8:	e018      	b.n	800542c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d102      	bne.n	8005406 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005400:	2300      	movs	r3, #0
 8005402:	61fb      	str	r3, [r7, #28]
 8005404:	e002      	b.n	800540c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	3b01      	subs	r3, #1
 800540a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	689a      	ldr	r2, [r3, #8]
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	4013      	ands	r3, r2
 8005416:	68ba      	ldr	r2, [r7, #8]
 8005418:	429a      	cmp	r2, r3
 800541a:	bf0c      	ite	eq
 800541c:	2301      	moveq	r3, #1
 800541e:	2300      	movne	r3, #0
 8005420:	b2db      	uxtb	r3, r3
 8005422:	461a      	mov	r2, r3
 8005424:	79fb      	ldrb	r3, [r7, #7]
 8005426:	429a      	cmp	r2, r3
 8005428:	d19a      	bne.n	8005360 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800542a:	2300      	movs	r3, #0
}
 800542c:	4618      	mov	r0, r3
 800542e:	3720      	adds	r7, #32
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}
 8005434:	20000000 	.word	0x20000000

08005438 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b088      	sub	sp, #32
 800543c:	af02      	add	r7, sp, #8
 800543e:	60f8      	str	r0, [r7, #12]
 8005440:	60b9      	str	r1, [r7, #8]
 8005442:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	9300      	str	r3, [sp, #0]
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	2201      	movs	r2, #1
 800544c:	2102      	movs	r1, #2
 800544e:	68f8      	ldr	r0, [r7, #12]
 8005450:	f7ff ff6a 	bl	8005328 <SPI_WaitFlagStateUntilTimeout>
 8005454:	4603      	mov	r3, r0
 8005456:	2b00      	cmp	r3, #0
 8005458:	d007      	beq.n	800546a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800545e:	f043 0220 	orr.w	r2, r3, #32
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005466:	2303      	movs	r3, #3
 8005468:	e032      	b.n	80054d0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800546a:	4b1b      	ldr	r3, [pc, #108]	@ (80054d8 <SPI_EndRxTxTransaction+0xa0>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a1b      	ldr	r2, [pc, #108]	@ (80054dc <SPI_EndRxTxTransaction+0xa4>)
 8005470:	fba2 2303 	umull	r2, r3, r2, r3
 8005474:	0d5b      	lsrs	r3, r3, #21
 8005476:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800547a:	fb02 f303 	mul.w	r3, r2, r3
 800547e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005488:	d112      	bne.n	80054b0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	9300      	str	r3, [sp, #0]
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	2200      	movs	r2, #0
 8005492:	2180      	movs	r1, #128	@ 0x80
 8005494:	68f8      	ldr	r0, [r7, #12]
 8005496:	f7ff ff47 	bl	8005328 <SPI_WaitFlagStateUntilTimeout>
 800549a:	4603      	mov	r3, r0
 800549c:	2b00      	cmp	r3, #0
 800549e:	d016      	beq.n	80054ce <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054a4:	f043 0220 	orr.w	r2, r3, #32
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80054ac:	2303      	movs	r3, #3
 80054ae:	e00f      	b.n	80054d0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d00a      	beq.n	80054cc <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80054b6:	697b      	ldr	r3, [r7, #20]
 80054b8:	3b01      	subs	r3, #1
 80054ba:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	689b      	ldr	r3, [r3, #8]
 80054c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054c6:	2b80      	cmp	r3, #128	@ 0x80
 80054c8:	d0f2      	beq.n	80054b0 <SPI_EndRxTxTransaction+0x78>
 80054ca:	e000      	b.n	80054ce <SPI_EndRxTxTransaction+0x96>
        break;
 80054cc:	bf00      	nop
  }

  return HAL_OK;
 80054ce:	2300      	movs	r3, #0
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	3718      	adds	r7, #24
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}
 80054d8:	20000000 	.word	0x20000000
 80054dc:	165e9f81 	.word	0x165e9f81

080054e0 <ADS_GPIO_to_EXTI>:
#include "ads_driver.h"

// Switch the MISO pin to EXTI interrupt
void ADS_GPIO_to_EXTI() 
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b086      	sub	sp, #24
 80054e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054e6:	1d3b      	adds	r3, r7, #4
 80054e8:	2200      	movs	r2, #0
 80054ea:	601a      	str	r2, [r3, #0]
 80054ec:	605a      	str	r2, [r3, #4]
 80054ee:	609a      	str	r2, [r3, #8]
 80054f0:	60da      	str	r2, [r3, #12]
 80054f2:	611a      	str	r2, [r3, #16]

  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80054f4:	2340      	movs	r3, #64	@ 0x40
 80054f6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80054f8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80054fc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80054fe:	2301      	movs	r3, #1
 8005500:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005502:	1d3b      	adds	r3, r7, #4
 8005504:	4619      	mov	r1, r3
 8005506:	4803      	ldr	r0, [pc, #12]	@ (8005514 <ADS_GPIO_to_EXTI+0x34>)
 8005508:	f7fd fe5e 	bl	80031c8 <HAL_GPIO_Init>
}
 800550c:	bf00      	nop
 800550e:	3718      	adds	r7, #24
 8005510:	46bd      	mov	sp, r7
 8005512:	bd80      	pop	{r7, pc}
 8005514:	40020000 	.word	0x40020000

08005518 <ADS_GPIO_to_SPI>:

// Switch pin to MISO to pull data
void ADS_GPIO_to_SPI()
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b086      	sub	sp, #24
 800551c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800551e:	1d3b      	adds	r3, r7, #4
 8005520:	2200      	movs	r2, #0
 8005522:	601a      	str	r2, [r3, #0]
 8005524:	605a      	str	r2, [r3, #4]
 8005526:	609a      	str	r2, [r3, #8]
 8005528:	60da      	str	r2, [r3, #12]
 800552a:	611a      	str	r2, [r3, #16]

  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800552c:	2340      	movs	r3, #64	@ 0x40
 800552e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005530:	2302      	movs	r3, #2
 8005532:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005534:	2300      	movs	r3, #0
 8005536:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005538:	2303      	movs	r3, #3
 800553a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800553c:	2305      	movs	r3, #5
 800553e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005540:	1d3b      	adds	r3, r7, #4
 8005542:	4619      	mov	r1, r3
 8005544:	4803      	ldr	r0, [pc, #12]	@ (8005554 <ADS_GPIO_to_SPI+0x3c>)
 8005546:	f7fd fe3f 	bl	80031c8 <HAL_GPIO_Init>
}
 800554a:	bf00      	nop
 800554c:	3718      	adds	r7, #24
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}
 8005552:	bf00      	nop
 8005554:	40020000 	.word	0x40020000

08005558 <Read_ADS_Data>:

HAL_StatusTypeDef Read_ADS_Data(SPI_HandleTypeDef *hspi, uint8_t *spi_rx) {
 8005558:	b580      	push	{r7, lr}
 800555a:	b086      	sub	sp, #24
 800555c:	af02      	add	r7, sp, #8
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	6039      	str	r1, [r7, #0]
  uint8_t spi_tx[4] = {0};
 8005562:	2300      	movs	r3, #0
 8005564:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef t = HAL_SPI_TransmitReceive(hspi, spi_tx, spi_rx, 3, 100);
 8005566:	f107 0108 	add.w	r1, r7, #8
 800556a:	2364      	movs	r3, #100	@ 0x64
 800556c:	9300      	str	r3, [sp, #0]
 800556e:	2303      	movs	r3, #3
 8005570:	683a      	ldr	r2, [r7, #0]
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f7ff fd2f 	bl	8004fd6 <HAL_SPI_TransmitReceive>
 8005578:	4603      	mov	r3, r0
 800557a:	73fb      	strb	r3, [r7, #15]
  return t;
 800557c:	7bfb      	ldrb	r3, [r7, #15]
  // printf("SPI Transaction Status %d\n", t);
  // if (HAL_SPI_TransmitReceive(hspi, spi_tx, spi_rx, 3, 100) != HAL_OK) {
  //     // Error
  //     printf("ERROR\n");
  // }
}
 800557e:	4618      	mov	r0, r3
 8005580:	3710      	adds	r7, #16
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}
	...

08005588 <ADS_Enable_EXTI>:

void ADS_Enable_EXTI() {
 8005588:	b580      	push	{r7, lr}
 800558a:	af00      	add	r7, sp, #0
    ADS_GPIO_to_EXTI();
 800558c:	f7ff ffa8 	bl	80054e0 <ADS_GPIO_to_EXTI>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6);
 8005590:	4b03      	ldr	r3, [pc, #12]	@ (80055a0 <ADS_Enable_EXTI+0x18>)
 8005592:	2240      	movs	r2, #64	@ 0x40
 8005594:	615a      	str	r2, [r3, #20]
    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8005596:	2017      	movs	r0, #23
 8005598:	f7fd fded 	bl	8003176 <HAL_NVIC_EnableIRQ>
}
 800559c:	bf00      	nop
 800559e:	bd80      	pop	{r7, pc}
 80055a0:	40013c00 	.word	0x40013c00

080055a4 <ADS_Transmit_Data>:

void ADS_Transmit_Data(SPI_HandleTypeDef *hspi, uint8_t *spi_rx) {
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b082      	sub	sp, #8
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
 80055ac:	6039      	str	r1, [r7, #0]
    HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 80055ae:	2017      	movs	r0, #23
 80055b0:	f7fd fdef 	bl	8003192 <HAL_NVIC_DisableIRQ>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6);
 80055b4:	4b07      	ldr	r3, [pc, #28]	@ (80055d4 <ADS_Transmit_Data+0x30>)
 80055b6:	2240      	movs	r2, #64	@ 0x40
 80055b8:	615a      	str	r2, [r3, #20]

    // Swap to MISO pin
    ADS_GPIO_to_SPI();
 80055ba:	f7ff ffad 	bl	8005518 <ADS_GPIO_to_SPI>

    if (Read_ADS_Data(hspi, spi_rx) != HAL_OK) {
 80055be:	6839      	ldr	r1, [r7, #0]
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	f7ff ffc9 	bl	8005558 <Read_ADS_Data>
        // Error   
    }
    ADS_Enable_EXTI();
 80055c6:	f7ff ffdf 	bl	8005588 <ADS_Enable_EXTI>
 80055ca:	bf00      	nop
 80055cc:	3708      	adds	r7, #8
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}
 80055d2:	bf00      	nop
 80055d4:	40013c00 	.word	0x40013c00

080055d8 <malloc>:
 80055d8:	4b02      	ldr	r3, [pc, #8]	@ (80055e4 <malloc+0xc>)
 80055da:	4601      	mov	r1, r0
 80055dc:	6818      	ldr	r0, [r3, #0]
 80055de:	f000 b825 	b.w	800562c <_malloc_r>
 80055e2:	bf00      	nop
 80055e4:	20000018 	.word	0x20000018

080055e8 <sbrk_aligned>:
 80055e8:	b570      	push	{r4, r5, r6, lr}
 80055ea:	4e0f      	ldr	r6, [pc, #60]	@ (8005628 <sbrk_aligned+0x40>)
 80055ec:	460c      	mov	r4, r1
 80055ee:	6831      	ldr	r1, [r6, #0]
 80055f0:	4605      	mov	r5, r0
 80055f2:	b911      	cbnz	r1, 80055fa <sbrk_aligned+0x12>
 80055f4:	f000 f9e0 	bl	80059b8 <_sbrk_r>
 80055f8:	6030      	str	r0, [r6, #0]
 80055fa:	4621      	mov	r1, r4
 80055fc:	4628      	mov	r0, r5
 80055fe:	f000 f9db 	bl	80059b8 <_sbrk_r>
 8005602:	1c43      	adds	r3, r0, #1
 8005604:	d103      	bne.n	800560e <sbrk_aligned+0x26>
 8005606:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800560a:	4620      	mov	r0, r4
 800560c:	bd70      	pop	{r4, r5, r6, pc}
 800560e:	1cc4      	adds	r4, r0, #3
 8005610:	f024 0403 	bic.w	r4, r4, #3
 8005614:	42a0      	cmp	r0, r4
 8005616:	d0f8      	beq.n	800560a <sbrk_aligned+0x22>
 8005618:	1a21      	subs	r1, r4, r0
 800561a:	4628      	mov	r0, r5
 800561c:	f000 f9cc 	bl	80059b8 <_sbrk_r>
 8005620:	3001      	adds	r0, #1
 8005622:	d1f2      	bne.n	800560a <sbrk_aligned+0x22>
 8005624:	e7ef      	b.n	8005606 <sbrk_aligned+0x1e>
 8005626:	bf00      	nop
 8005628:	20000298 	.word	0x20000298

0800562c <_malloc_r>:
 800562c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005630:	1ccd      	adds	r5, r1, #3
 8005632:	f025 0503 	bic.w	r5, r5, #3
 8005636:	3508      	adds	r5, #8
 8005638:	2d0c      	cmp	r5, #12
 800563a:	bf38      	it	cc
 800563c:	250c      	movcc	r5, #12
 800563e:	2d00      	cmp	r5, #0
 8005640:	4606      	mov	r6, r0
 8005642:	db01      	blt.n	8005648 <_malloc_r+0x1c>
 8005644:	42a9      	cmp	r1, r5
 8005646:	d904      	bls.n	8005652 <_malloc_r+0x26>
 8005648:	230c      	movs	r3, #12
 800564a:	6033      	str	r3, [r6, #0]
 800564c:	2000      	movs	r0, #0
 800564e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005652:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005728 <_malloc_r+0xfc>
 8005656:	f000 f869 	bl	800572c <__malloc_lock>
 800565a:	f8d8 3000 	ldr.w	r3, [r8]
 800565e:	461c      	mov	r4, r3
 8005660:	bb44      	cbnz	r4, 80056b4 <_malloc_r+0x88>
 8005662:	4629      	mov	r1, r5
 8005664:	4630      	mov	r0, r6
 8005666:	f7ff ffbf 	bl	80055e8 <sbrk_aligned>
 800566a:	1c43      	adds	r3, r0, #1
 800566c:	4604      	mov	r4, r0
 800566e:	d158      	bne.n	8005722 <_malloc_r+0xf6>
 8005670:	f8d8 4000 	ldr.w	r4, [r8]
 8005674:	4627      	mov	r7, r4
 8005676:	2f00      	cmp	r7, #0
 8005678:	d143      	bne.n	8005702 <_malloc_r+0xd6>
 800567a:	2c00      	cmp	r4, #0
 800567c:	d04b      	beq.n	8005716 <_malloc_r+0xea>
 800567e:	6823      	ldr	r3, [r4, #0]
 8005680:	4639      	mov	r1, r7
 8005682:	4630      	mov	r0, r6
 8005684:	eb04 0903 	add.w	r9, r4, r3
 8005688:	f000 f996 	bl	80059b8 <_sbrk_r>
 800568c:	4581      	cmp	r9, r0
 800568e:	d142      	bne.n	8005716 <_malloc_r+0xea>
 8005690:	6821      	ldr	r1, [r4, #0]
 8005692:	1a6d      	subs	r5, r5, r1
 8005694:	4629      	mov	r1, r5
 8005696:	4630      	mov	r0, r6
 8005698:	f7ff ffa6 	bl	80055e8 <sbrk_aligned>
 800569c:	3001      	adds	r0, #1
 800569e:	d03a      	beq.n	8005716 <_malloc_r+0xea>
 80056a0:	6823      	ldr	r3, [r4, #0]
 80056a2:	442b      	add	r3, r5
 80056a4:	6023      	str	r3, [r4, #0]
 80056a6:	f8d8 3000 	ldr.w	r3, [r8]
 80056aa:	685a      	ldr	r2, [r3, #4]
 80056ac:	bb62      	cbnz	r2, 8005708 <_malloc_r+0xdc>
 80056ae:	f8c8 7000 	str.w	r7, [r8]
 80056b2:	e00f      	b.n	80056d4 <_malloc_r+0xa8>
 80056b4:	6822      	ldr	r2, [r4, #0]
 80056b6:	1b52      	subs	r2, r2, r5
 80056b8:	d420      	bmi.n	80056fc <_malloc_r+0xd0>
 80056ba:	2a0b      	cmp	r2, #11
 80056bc:	d917      	bls.n	80056ee <_malloc_r+0xc2>
 80056be:	1961      	adds	r1, r4, r5
 80056c0:	42a3      	cmp	r3, r4
 80056c2:	6025      	str	r5, [r4, #0]
 80056c4:	bf18      	it	ne
 80056c6:	6059      	strne	r1, [r3, #4]
 80056c8:	6863      	ldr	r3, [r4, #4]
 80056ca:	bf08      	it	eq
 80056cc:	f8c8 1000 	streq.w	r1, [r8]
 80056d0:	5162      	str	r2, [r4, r5]
 80056d2:	604b      	str	r3, [r1, #4]
 80056d4:	4630      	mov	r0, r6
 80056d6:	f000 f82f 	bl	8005738 <__malloc_unlock>
 80056da:	f104 000b 	add.w	r0, r4, #11
 80056de:	1d23      	adds	r3, r4, #4
 80056e0:	f020 0007 	bic.w	r0, r0, #7
 80056e4:	1ac2      	subs	r2, r0, r3
 80056e6:	bf1c      	itt	ne
 80056e8:	1a1b      	subne	r3, r3, r0
 80056ea:	50a3      	strne	r3, [r4, r2]
 80056ec:	e7af      	b.n	800564e <_malloc_r+0x22>
 80056ee:	6862      	ldr	r2, [r4, #4]
 80056f0:	42a3      	cmp	r3, r4
 80056f2:	bf0c      	ite	eq
 80056f4:	f8c8 2000 	streq.w	r2, [r8]
 80056f8:	605a      	strne	r2, [r3, #4]
 80056fa:	e7eb      	b.n	80056d4 <_malloc_r+0xa8>
 80056fc:	4623      	mov	r3, r4
 80056fe:	6864      	ldr	r4, [r4, #4]
 8005700:	e7ae      	b.n	8005660 <_malloc_r+0x34>
 8005702:	463c      	mov	r4, r7
 8005704:	687f      	ldr	r7, [r7, #4]
 8005706:	e7b6      	b.n	8005676 <_malloc_r+0x4a>
 8005708:	461a      	mov	r2, r3
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	42a3      	cmp	r3, r4
 800570e:	d1fb      	bne.n	8005708 <_malloc_r+0xdc>
 8005710:	2300      	movs	r3, #0
 8005712:	6053      	str	r3, [r2, #4]
 8005714:	e7de      	b.n	80056d4 <_malloc_r+0xa8>
 8005716:	230c      	movs	r3, #12
 8005718:	6033      	str	r3, [r6, #0]
 800571a:	4630      	mov	r0, r6
 800571c:	f000 f80c 	bl	8005738 <__malloc_unlock>
 8005720:	e794      	b.n	800564c <_malloc_r+0x20>
 8005722:	6005      	str	r5, [r0, #0]
 8005724:	e7d6      	b.n	80056d4 <_malloc_r+0xa8>
 8005726:	bf00      	nop
 8005728:	2000029c 	.word	0x2000029c

0800572c <__malloc_lock>:
 800572c:	4801      	ldr	r0, [pc, #4]	@ (8005734 <__malloc_lock+0x8>)
 800572e:	f000 b97e 	b.w	8005a2e <__retarget_lock_acquire_recursive>
 8005732:	bf00      	nop
 8005734:	200003dc 	.word	0x200003dc

08005738 <__malloc_unlock>:
 8005738:	4801      	ldr	r0, [pc, #4]	@ (8005740 <__malloc_unlock+0x8>)
 800573a:	f000 b979 	b.w	8005a30 <__retarget_lock_release_recursive>
 800573e:	bf00      	nop
 8005740:	200003dc 	.word	0x200003dc

08005744 <std>:
 8005744:	2300      	movs	r3, #0
 8005746:	b510      	push	{r4, lr}
 8005748:	4604      	mov	r4, r0
 800574a:	e9c0 3300 	strd	r3, r3, [r0]
 800574e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005752:	6083      	str	r3, [r0, #8]
 8005754:	8181      	strh	r1, [r0, #12]
 8005756:	6643      	str	r3, [r0, #100]	@ 0x64
 8005758:	81c2      	strh	r2, [r0, #14]
 800575a:	6183      	str	r3, [r0, #24]
 800575c:	4619      	mov	r1, r3
 800575e:	2208      	movs	r2, #8
 8005760:	305c      	adds	r0, #92	@ 0x5c
 8005762:	f000 f921 	bl	80059a8 <memset>
 8005766:	4b0d      	ldr	r3, [pc, #52]	@ (800579c <std+0x58>)
 8005768:	6263      	str	r3, [r4, #36]	@ 0x24
 800576a:	4b0d      	ldr	r3, [pc, #52]	@ (80057a0 <std+0x5c>)
 800576c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800576e:	4b0d      	ldr	r3, [pc, #52]	@ (80057a4 <std+0x60>)
 8005770:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005772:	4b0d      	ldr	r3, [pc, #52]	@ (80057a8 <std+0x64>)
 8005774:	6323      	str	r3, [r4, #48]	@ 0x30
 8005776:	4b0d      	ldr	r3, [pc, #52]	@ (80057ac <std+0x68>)
 8005778:	6224      	str	r4, [r4, #32]
 800577a:	429c      	cmp	r4, r3
 800577c:	d006      	beq.n	800578c <std+0x48>
 800577e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005782:	4294      	cmp	r4, r2
 8005784:	d002      	beq.n	800578c <std+0x48>
 8005786:	33d0      	adds	r3, #208	@ 0xd0
 8005788:	429c      	cmp	r4, r3
 800578a:	d105      	bne.n	8005798 <std+0x54>
 800578c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005790:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005794:	f000 b94a 	b.w	8005a2c <__retarget_lock_init_recursive>
 8005798:	bd10      	pop	{r4, pc}
 800579a:	bf00      	nop
 800579c:	080061d9 	.word	0x080061d9
 80057a0:	080061fb 	.word	0x080061fb
 80057a4:	08006233 	.word	0x08006233
 80057a8:	08006257 	.word	0x08006257
 80057ac:	200002a0 	.word	0x200002a0

080057b0 <stdio_exit_handler>:
 80057b0:	4a02      	ldr	r2, [pc, #8]	@ (80057bc <stdio_exit_handler+0xc>)
 80057b2:	4903      	ldr	r1, [pc, #12]	@ (80057c0 <stdio_exit_handler+0x10>)
 80057b4:	4803      	ldr	r0, [pc, #12]	@ (80057c4 <stdio_exit_handler+0x14>)
 80057b6:	f000 b869 	b.w	800588c <_fwalk_sglue>
 80057ba:	bf00      	nop
 80057bc:	2000000c 	.word	0x2000000c
 80057c0:	08006189 	.word	0x08006189
 80057c4:	2000001c 	.word	0x2000001c

080057c8 <cleanup_stdio>:
 80057c8:	6841      	ldr	r1, [r0, #4]
 80057ca:	4b0c      	ldr	r3, [pc, #48]	@ (80057fc <cleanup_stdio+0x34>)
 80057cc:	4299      	cmp	r1, r3
 80057ce:	b510      	push	{r4, lr}
 80057d0:	4604      	mov	r4, r0
 80057d2:	d001      	beq.n	80057d8 <cleanup_stdio+0x10>
 80057d4:	f000 fcd8 	bl	8006188 <_fflush_r>
 80057d8:	68a1      	ldr	r1, [r4, #8]
 80057da:	4b09      	ldr	r3, [pc, #36]	@ (8005800 <cleanup_stdio+0x38>)
 80057dc:	4299      	cmp	r1, r3
 80057de:	d002      	beq.n	80057e6 <cleanup_stdio+0x1e>
 80057e0:	4620      	mov	r0, r4
 80057e2:	f000 fcd1 	bl	8006188 <_fflush_r>
 80057e6:	68e1      	ldr	r1, [r4, #12]
 80057e8:	4b06      	ldr	r3, [pc, #24]	@ (8005804 <cleanup_stdio+0x3c>)
 80057ea:	4299      	cmp	r1, r3
 80057ec:	d004      	beq.n	80057f8 <cleanup_stdio+0x30>
 80057ee:	4620      	mov	r0, r4
 80057f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057f4:	f000 bcc8 	b.w	8006188 <_fflush_r>
 80057f8:	bd10      	pop	{r4, pc}
 80057fa:	bf00      	nop
 80057fc:	200002a0 	.word	0x200002a0
 8005800:	20000308 	.word	0x20000308
 8005804:	20000370 	.word	0x20000370

08005808 <global_stdio_init.part.0>:
 8005808:	b510      	push	{r4, lr}
 800580a:	4b0b      	ldr	r3, [pc, #44]	@ (8005838 <global_stdio_init.part.0+0x30>)
 800580c:	4c0b      	ldr	r4, [pc, #44]	@ (800583c <global_stdio_init.part.0+0x34>)
 800580e:	4a0c      	ldr	r2, [pc, #48]	@ (8005840 <global_stdio_init.part.0+0x38>)
 8005810:	601a      	str	r2, [r3, #0]
 8005812:	4620      	mov	r0, r4
 8005814:	2200      	movs	r2, #0
 8005816:	2104      	movs	r1, #4
 8005818:	f7ff ff94 	bl	8005744 <std>
 800581c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005820:	2201      	movs	r2, #1
 8005822:	2109      	movs	r1, #9
 8005824:	f7ff ff8e 	bl	8005744 <std>
 8005828:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800582c:	2202      	movs	r2, #2
 800582e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005832:	2112      	movs	r1, #18
 8005834:	f7ff bf86 	b.w	8005744 <std>
 8005838:	200003d8 	.word	0x200003d8
 800583c:	200002a0 	.word	0x200002a0
 8005840:	080057b1 	.word	0x080057b1

08005844 <__sfp_lock_acquire>:
 8005844:	4801      	ldr	r0, [pc, #4]	@ (800584c <__sfp_lock_acquire+0x8>)
 8005846:	f000 b8f2 	b.w	8005a2e <__retarget_lock_acquire_recursive>
 800584a:	bf00      	nop
 800584c:	200003dd 	.word	0x200003dd

08005850 <__sfp_lock_release>:
 8005850:	4801      	ldr	r0, [pc, #4]	@ (8005858 <__sfp_lock_release+0x8>)
 8005852:	f000 b8ed 	b.w	8005a30 <__retarget_lock_release_recursive>
 8005856:	bf00      	nop
 8005858:	200003dd 	.word	0x200003dd

0800585c <__sinit>:
 800585c:	b510      	push	{r4, lr}
 800585e:	4604      	mov	r4, r0
 8005860:	f7ff fff0 	bl	8005844 <__sfp_lock_acquire>
 8005864:	6a23      	ldr	r3, [r4, #32]
 8005866:	b11b      	cbz	r3, 8005870 <__sinit+0x14>
 8005868:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800586c:	f7ff bff0 	b.w	8005850 <__sfp_lock_release>
 8005870:	4b04      	ldr	r3, [pc, #16]	@ (8005884 <__sinit+0x28>)
 8005872:	6223      	str	r3, [r4, #32]
 8005874:	4b04      	ldr	r3, [pc, #16]	@ (8005888 <__sinit+0x2c>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d1f5      	bne.n	8005868 <__sinit+0xc>
 800587c:	f7ff ffc4 	bl	8005808 <global_stdio_init.part.0>
 8005880:	e7f2      	b.n	8005868 <__sinit+0xc>
 8005882:	bf00      	nop
 8005884:	080057c9 	.word	0x080057c9
 8005888:	200003d8 	.word	0x200003d8

0800588c <_fwalk_sglue>:
 800588c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005890:	4607      	mov	r7, r0
 8005892:	4688      	mov	r8, r1
 8005894:	4614      	mov	r4, r2
 8005896:	2600      	movs	r6, #0
 8005898:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800589c:	f1b9 0901 	subs.w	r9, r9, #1
 80058a0:	d505      	bpl.n	80058ae <_fwalk_sglue+0x22>
 80058a2:	6824      	ldr	r4, [r4, #0]
 80058a4:	2c00      	cmp	r4, #0
 80058a6:	d1f7      	bne.n	8005898 <_fwalk_sglue+0xc>
 80058a8:	4630      	mov	r0, r6
 80058aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058ae:	89ab      	ldrh	r3, [r5, #12]
 80058b0:	2b01      	cmp	r3, #1
 80058b2:	d907      	bls.n	80058c4 <_fwalk_sglue+0x38>
 80058b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80058b8:	3301      	adds	r3, #1
 80058ba:	d003      	beq.n	80058c4 <_fwalk_sglue+0x38>
 80058bc:	4629      	mov	r1, r5
 80058be:	4638      	mov	r0, r7
 80058c0:	47c0      	blx	r8
 80058c2:	4306      	orrs	r6, r0
 80058c4:	3568      	adds	r5, #104	@ 0x68
 80058c6:	e7e9      	b.n	800589c <_fwalk_sglue+0x10>

080058c8 <iprintf>:
 80058c8:	b40f      	push	{r0, r1, r2, r3}
 80058ca:	b507      	push	{r0, r1, r2, lr}
 80058cc:	4906      	ldr	r1, [pc, #24]	@ (80058e8 <iprintf+0x20>)
 80058ce:	ab04      	add	r3, sp, #16
 80058d0:	6808      	ldr	r0, [r1, #0]
 80058d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80058d6:	6881      	ldr	r1, [r0, #8]
 80058d8:	9301      	str	r3, [sp, #4]
 80058da:	f000 f92d 	bl	8005b38 <_vfiprintf_r>
 80058de:	b003      	add	sp, #12
 80058e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80058e4:	b004      	add	sp, #16
 80058e6:	4770      	bx	lr
 80058e8:	20000018 	.word	0x20000018

080058ec <_puts_r>:
 80058ec:	6a03      	ldr	r3, [r0, #32]
 80058ee:	b570      	push	{r4, r5, r6, lr}
 80058f0:	6884      	ldr	r4, [r0, #8]
 80058f2:	4605      	mov	r5, r0
 80058f4:	460e      	mov	r6, r1
 80058f6:	b90b      	cbnz	r3, 80058fc <_puts_r+0x10>
 80058f8:	f7ff ffb0 	bl	800585c <__sinit>
 80058fc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80058fe:	07db      	lsls	r3, r3, #31
 8005900:	d405      	bmi.n	800590e <_puts_r+0x22>
 8005902:	89a3      	ldrh	r3, [r4, #12]
 8005904:	0598      	lsls	r0, r3, #22
 8005906:	d402      	bmi.n	800590e <_puts_r+0x22>
 8005908:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800590a:	f000 f890 	bl	8005a2e <__retarget_lock_acquire_recursive>
 800590e:	89a3      	ldrh	r3, [r4, #12]
 8005910:	0719      	lsls	r1, r3, #28
 8005912:	d502      	bpl.n	800591a <_puts_r+0x2e>
 8005914:	6923      	ldr	r3, [r4, #16]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d135      	bne.n	8005986 <_puts_r+0x9a>
 800591a:	4621      	mov	r1, r4
 800591c:	4628      	mov	r0, r5
 800591e:	f000 fcdd 	bl	80062dc <__swsetup_r>
 8005922:	b380      	cbz	r0, 8005986 <_puts_r+0x9a>
 8005924:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8005928:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800592a:	07da      	lsls	r2, r3, #31
 800592c:	d405      	bmi.n	800593a <_puts_r+0x4e>
 800592e:	89a3      	ldrh	r3, [r4, #12]
 8005930:	059b      	lsls	r3, r3, #22
 8005932:	d402      	bmi.n	800593a <_puts_r+0x4e>
 8005934:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005936:	f000 f87b 	bl	8005a30 <__retarget_lock_release_recursive>
 800593a:	4628      	mov	r0, r5
 800593c:	bd70      	pop	{r4, r5, r6, pc}
 800593e:	2b00      	cmp	r3, #0
 8005940:	da04      	bge.n	800594c <_puts_r+0x60>
 8005942:	69a2      	ldr	r2, [r4, #24]
 8005944:	429a      	cmp	r2, r3
 8005946:	dc17      	bgt.n	8005978 <_puts_r+0x8c>
 8005948:	290a      	cmp	r1, #10
 800594a:	d015      	beq.n	8005978 <_puts_r+0x8c>
 800594c:	6823      	ldr	r3, [r4, #0]
 800594e:	1c5a      	adds	r2, r3, #1
 8005950:	6022      	str	r2, [r4, #0]
 8005952:	7019      	strb	r1, [r3, #0]
 8005954:	68a3      	ldr	r3, [r4, #8]
 8005956:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800595a:	3b01      	subs	r3, #1
 800595c:	60a3      	str	r3, [r4, #8]
 800595e:	2900      	cmp	r1, #0
 8005960:	d1ed      	bne.n	800593e <_puts_r+0x52>
 8005962:	2b00      	cmp	r3, #0
 8005964:	da11      	bge.n	800598a <_puts_r+0x9e>
 8005966:	4622      	mov	r2, r4
 8005968:	210a      	movs	r1, #10
 800596a:	4628      	mov	r0, r5
 800596c:	f000 fc77 	bl	800625e <__swbuf_r>
 8005970:	3001      	adds	r0, #1
 8005972:	d0d7      	beq.n	8005924 <_puts_r+0x38>
 8005974:	250a      	movs	r5, #10
 8005976:	e7d7      	b.n	8005928 <_puts_r+0x3c>
 8005978:	4622      	mov	r2, r4
 800597a:	4628      	mov	r0, r5
 800597c:	f000 fc6f 	bl	800625e <__swbuf_r>
 8005980:	3001      	adds	r0, #1
 8005982:	d1e7      	bne.n	8005954 <_puts_r+0x68>
 8005984:	e7ce      	b.n	8005924 <_puts_r+0x38>
 8005986:	3e01      	subs	r6, #1
 8005988:	e7e4      	b.n	8005954 <_puts_r+0x68>
 800598a:	6823      	ldr	r3, [r4, #0]
 800598c:	1c5a      	adds	r2, r3, #1
 800598e:	6022      	str	r2, [r4, #0]
 8005990:	220a      	movs	r2, #10
 8005992:	701a      	strb	r2, [r3, #0]
 8005994:	e7ee      	b.n	8005974 <_puts_r+0x88>
	...

08005998 <puts>:
 8005998:	4b02      	ldr	r3, [pc, #8]	@ (80059a4 <puts+0xc>)
 800599a:	4601      	mov	r1, r0
 800599c:	6818      	ldr	r0, [r3, #0]
 800599e:	f7ff bfa5 	b.w	80058ec <_puts_r>
 80059a2:	bf00      	nop
 80059a4:	20000018 	.word	0x20000018

080059a8 <memset>:
 80059a8:	4402      	add	r2, r0
 80059aa:	4603      	mov	r3, r0
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d100      	bne.n	80059b2 <memset+0xa>
 80059b0:	4770      	bx	lr
 80059b2:	f803 1b01 	strb.w	r1, [r3], #1
 80059b6:	e7f9      	b.n	80059ac <memset+0x4>

080059b8 <_sbrk_r>:
 80059b8:	b538      	push	{r3, r4, r5, lr}
 80059ba:	4d06      	ldr	r5, [pc, #24]	@ (80059d4 <_sbrk_r+0x1c>)
 80059bc:	2300      	movs	r3, #0
 80059be:	4604      	mov	r4, r0
 80059c0:	4608      	mov	r0, r1
 80059c2:	602b      	str	r3, [r5, #0]
 80059c4:	f7fc f99e 	bl	8001d04 <_sbrk>
 80059c8:	1c43      	adds	r3, r0, #1
 80059ca:	d102      	bne.n	80059d2 <_sbrk_r+0x1a>
 80059cc:	682b      	ldr	r3, [r5, #0]
 80059ce:	b103      	cbz	r3, 80059d2 <_sbrk_r+0x1a>
 80059d0:	6023      	str	r3, [r4, #0]
 80059d2:	bd38      	pop	{r3, r4, r5, pc}
 80059d4:	200003e0 	.word	0x200003e0

080059d8 <__errno>:
 80059d8:	4b01      	ldr	r3, [pc, #4]	@ (80059e0 <__errno+0x8>)
 80059da:	6818      	ldr	r0, [r3, #0]
 80059dc:	4770      	bx	lr
 80059de:	bf00      	nop
 80059e0:	20000018 	.word	0x20000018

080059e4 <__libc_init_array>:
 80059e4:	b570      	push	{r4, r5, r6, lr}
 80059e6:	4d0d      	ldr	r5, [pc, #52]	@ (8005a1c <__libc_init_array+0x38>)
 80059e8:	4c0d      	ldr	r4, [pc, #52]	@ (8005a20 <__libc_init_array+0x3c>)
 80059ea:	1b64      	subs	r4, r4, r5
 80059ec:	10a4      	asrs	r4, r4, #2
 80059ee:	2600      	movs	r6, #0
 80059f0:	42a6      	cmp	r6, r4
 80059f2:	d109      	bne.n	8005a08 <__libc_init_array+0x24>
 80059f4:	4d0b      	ldr	r5, [pc, #44]	@ (8005a24 <__libc_init_array+0x40>)
 80059f6:	4c0c      	ldr	r4, [pc, #48]	@ (8005a28 <__libc_init_array+0x44>)
 80059f8:	f000 fd90 	bl	800651c <_init>
 80059fc:	1b64      	subs	r4, r4, r5
 80059fe:	10a4      	asrs	r4, r4, #2
 8005a00:	2600      	movs	r6, #0
 8005a02:	42a6      	cmp	r6, r4
 8005a04:	d105      	bne.n	8005a12 <__libc_init_array+0x2e>
 8005a06:	bd70      	pop	{r4, r5, r6, pc}
 8005a08:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a0c:	4798      	blx	r3
 8005a0e:	3601      	adds	r6, #1
 8005a10:	e7ee      	b.n	80059f0 <__libc_init_array+0xc>
 8005a12:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a16:	4798      	blx	r3
 8005a18:	3601      	adds	r6, #1
 8005a1a:	e7f2      	b.n	8005a02 <__libc_init_array+0x1e>
 8005a1c:	08006710 	.word	0x08006710
 8005a20:	08006710 	.word	0x08006710
 8005a24:	08006710 	.word	0x08006710
 8005a28:	08006714 	.word	0x08006714

08005a2c <__retarget_lock_init_recursive>:
 8005a2c:	4770      	bx	lr

08005a2e <__retarget_lock_acquire_recursive>:
 8005a2e:	4770      	bx	lr

08005a30 <__retarget_lock_release_recursive>:
 8005a30:	4770      	bx	lr

08005a32 <memcpy>:
 8005a32:	440a      	add	r2, r1
 8005a34:	4291      	cmp	r1, r2
 8005a36:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005a3a:	d100      	bne.n	8005a3e <memcpy+0xc>
 8005a3c:	4770      	bx	lr
 8005a3e:	b510      	push	{r4, lr}
 8005a40:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a44:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a48:	4291      	cmp	r1, r2
 8005a4a:	d1f9      	bne.n	8005a40 <memcpy+0xe>
 8005a4c:	bd10      	pop	{r4, pc}
	...

08005a50 <_free_r>:
 8005a50:	b538      	push	{r3, r4, r5, lr}
 8005a52:	4605      	mov	r5, r0
 8005a54:	2900      	cmp	r1, #0
 8005a56:	d041      	beq.n	8005adc <_free_r+0x8c>
 8005a58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a5c:	1f0c      	subs	r4, r1, #4
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	bfb8      	it	lt
 8005a62:	18e4      	addlt	r4, r4, r3
 8005a64:	f7ff fe62 	bl	800572c <__malloc_lock>
 8005a68:	4a1d      	ldr	r2, [pc, #116]	@ (8005ae0 <_free_r+0x90>)
 8005a6a:	6813      	ldr	r3, [r2, #0]
 8005a6c:	b933      	cbnz	r3, 8005a7c <_free_r+0x2c>
 8005a6e:	6063      	str	r3, [r4, #4]
 8005a70:	6014      	str	r4, [r2, #0]
 8005a72:	4628      	mov	r0, r5
 8005a74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005a78:	f7ff be5e 	b.w	8005738 <__malloc_unlock>
 8005a7c:	42a3      	cmp	r3, r4
 8005a7e:	d908      	bls.n	8005a92 <_free_r+0x42>
 8005a80:	6820      	ldr	r0, [r4, #0]
 8005a82:	1821      	adds	r1, r4, r0
 8005a84:	428b      	cmp	r3, r1
 8005a86:	bf01      	itttt	eq
 8005a88:	6819      	ldreq	r1, [r3, #0]
 8005a8a:	685b      	ldreq	r3, [r3, #4]
 8005a8c:	1809      	addeq	r1, r1, r0
 8005a8e:	6021      	streq	r1, [r4, #0]
 8005a90:	e7ed      	b.n	8005a6e <_free_r+0x1e>
 8005a92:	461a      	mov	r2, r3
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	b10b      	cbz	r3, 8005a9c <_free_r+0x4c>
 8005a98:	42a3      	cmp	r3, r4
 8005a9a:	d9fa      	bls.n	8005a92 <_free_r+0x42>
 8005a9c:	6811      	ldr	r1, [r2, #0]
 8005a9e:	1850      	adds	r0, r2, r1
 8005aa0:	42a0      	cmp	r0, r4
 8005aa2:	d10b      	bne.n	8005abc <_free_r+0x6c>
 8005aa4:	6820      	ldr	r0, [r4, #0]
 8005aa6:	4401      	add	r1, r0
 8005aa8:	1850      	adds	r0, r2, r1
 8005aaa:	4283      	cmp	r3, r0
 8005aac:	6011      	str	r1, [r2, #0]
 8005aae:	d1e0      	bne.n	8005a72 <_free_r+0x22>
 8005ab0:	6818      	ldr	r0, [r3, #0]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	6053      	str	r3, [r2, #4]
 8005ab6:	4408      	add	r0, r1
 8005ab8:	6010      	str	r0, [r2, #0]
 8005aba:	e7da      	b.n	8005a72 <_free_r+0x22>
 8005abc:	d902      	bls.n	8005ac4 <_free_r+0x74>
 8005abe:	230c      	movs	r3, #12
 8005ac0:	602b      	str	r3, [r5, #0]
 8005ac2:	e7d6      	b.n	8005a72 <_free_r+0x22>
 8005ac4:	6820      	ldr	r0, [r4, #0]
 8005ac6:	1821      	adds	r1, r4, r0
 8005ac8:	428b      	cmp	r3, r1
 8005aca:	bf04      	itt	eq
 8005acc:	6819      	ldreq	r1, [r3, #0]
 8005ace:	685b      	ldreq	r3, [r3, #4]
 8005ad0:	6063      	str	r3, [r4, #4]
 8005ad2:	bf04      	itt	eq
 8005ad4:	1809      	addeq	r1, r1, r0
 8005ad6:	6021      	streq	r1, [r4, #0]
 8005ad8:	6054      	str	r4, [r2, #4]
 8005ada:	e7ca      	b.n	8005a72 <_free_r+0x22>
 8005adc:	bd38      	pop	{r3, r4, r5, pc}
 8005ade:	bf00      	nop
 8005ae0:	2000029c 	.word	0x2000029c

08005ae4 <__sfputc_r>:
 8005ae4:	6893      	ldr	r3, [r2, #8]
 8005ae6:	3b01      	subs	r3, #1
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	b410      	push	{r4}
 8005aec:	6093      	str	r3, [r2, #8]
 8005aee:	da08      	bge.n	8005b02 <__sfputc_r+0x1e>
 8005af0:	6994      	ldr	r4, [r2, #24]
 8005af2:	42a3      	cmp	r3, r4
 8005af4:	db01      	blt.n	8005afa <__sfputc_r+0x16>
 8005af6:	290a      	cmp	r1, #10
 8005af8:	d103      	bne.n	8005b02 <__sfputc_r+0x1e>
 8005afa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005afe:	f000 bbae 	b.w	800625e <__swbuf_r>
 8005b02:	6813      	ldr	r3, [r2, #0]
 8005b04:	1c58      	adds	r0, r3, #1
 8005b06:	6010      	str	r0, [r2, #0]
 8005b08:	7019      	strb	r1, [r3, #0]
 8005b0a:	4608      	mov	r0, r1
 8005b0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b10:	4770      	bx	lr

08005b12 <__sfputs_r>:
 8005b12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b14:	4606      	mov	r6, r0
 8005b16:	460f      	mov	r7, r1
 8005b18:	4614      	mov	r4, r2
 8005b1a:	18d5      	adds	r5, r2, r3
 8005b1c:	42ac      	cmp	r4, r5
 8005b1e:	d101      	bne.n	8005b24 <__sfputs_r+0x12>
 8005b20:	2000      	movs	r0, #0
 8005b22:	e007      	b.n	8005b34 <__sfputs_r+0x22>
 8005b24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b28:	463a      	mov	r2, r7
 8005b2a:	4630      	mov	r0, r6
 8005b2c:	f7ff ffda 	bl	8005ae4 <__sfputc_r>
 8005b30:	1c43      	adds	r3, r0, #1
 8005b32:	d1f3      	bne.n	8005b1c <__sfputs_r+0xa>
 8005b34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005b38 <_vfiprintf_r>:
 8005b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b3c:	460d      	mov	r5, r1
 8005b3e:	b09d      	sub	sp, #116	@ 0x74
 8005b40:	4614      	mov	r4, r2
 8005b42:	4698      	mov	r8, r3
 8005b44:	4606      	mov	r6, r0
 8005b46:	b118      	cbz	r0, 8005b50 <_vfiprintf_r+0x18>
 8005b48:	6a03      	ldr	r3, [r0, #32]
 8005b4a:	b90b      	cbnz	r3, 8005b50 <_vfiprintf_r+0x18>
 8005b4c:	f7ff fe86 	bl	800585c <__sinit>
 8005b50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005b52:	07d9      	lsls	r1, r3, #31
 8005b54:	d405      	bmi.n	8005b62 <_vfiprintf_r+0x2a>
 8005b56:	89ab      	ldrh	r3, [r5, #12]
 8005b58:	059a      	lsls	r2, r3, #22
 8005b5a:	d402      	bmi.n	8005b62 <_vfiprintf_r+0x2a>
 8005b5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005b5e:	f7ff ff66 	bl	8005a2e <__retarget_lock_acquire_recursive>
 8005b62:	89ab      	ldrh	r3, [r5, #12]
 8005b64:	071b      	lsls	r3, r3, #28
 8005b66:	d501      	bpl.n	8005b6c <_vfiprintf_r+0x34>
 8005b68:	692b      	ldr	r3, [r5, #16]
 8005b6a:	b99b      	cbnz	r3, 8005b94 <_vfiprintf_r+0x5c>
 8005b6c:	4629      	mov	r1, r5
 8005b6e:	4630      	mov	r0, r6
 8005b70:	f000 fbb4 	bl	80062dc <__swsetup_r>
 8005b74:	b170      	cbz	r0, 8005b94 <_vfiprintf_r+0x5c>
 8005b76:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005b78:	07dc      	lsls	r4, r3, #31
 8005b7a:	d504      	bpl.n	8005b86 <_vfiprintf_r+0x4e>
 8005b7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005b80:	b01d      	add	sp, #116	@ 0x74
 8005b82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b86:	89ab      	ldrh	r3, [r5, #12]
 8005b88:	0598      	lsls	r0, r3, #22
 8005b8a:	d4f7      	bmi.n	8005b7c <_vfiprintf_r+0x44>
 8005b8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005b8e:	f7ff ff4f 	bl	8005a30 <__retarget_lock_release_recursive>
 8005b92:	e7f3      	b.n	8005b7c <_vfiprintf_r+0x44>
 8005b94:	2300      	movs	r3, #0
 8005b96:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b98:	2320      	movs	r3, #32
 8005b9a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005b9e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005ba2:	2330      	movs	r3, #48	@ 0x30
 8005ba4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005d54 <_vfiprintf_r+0x21c>
 8005ba8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005bac:	f04f 0901 	mov.w	r9, #1
 8005bb0:	4623      	mov	r3, r4
 8005bb2:	469a      	mov	sl, r3
 8005bb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005bb8:	b10a      	cbz	r2, 8005bbe <_vfiprintf_r+0x86>
 8005bba:	2a25      	cmp	r2, #37	@ 0x25
 8005bbc:	d1f9      	bne.n	8005bb2 <_vfiprintf_r+0x7a>
 8005bbe:	ebba 0b04 	subs.w	fp, sl, r4
 8005bc2:	d00b      	beq.n	8005bdc <_vfiprintf_r+0xa4>
 8005bc4:	465b      	mov	r3, fp
 8005bc6:	4622      	mov	r2, r4
 8005bc8:	4629      	mov	r1, r5
 8005bca:	4630      	mov	r0, r6
 8005bcc:	f7ff ffa1 	bl	8005b12 <__sfputs_r>
 8005bd0:	3001      	adds	r0, #1
 8005bd2:	f000 80a7 	beq.w	8005d24 <_vfiprintf_r+0x1ec>
 8005bd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005bd8:	445a      	add	r2, fp
 8005bda:	9209      	str	r2, [sp, #36]	@ 0x24
 8005bdc:	f89a 3000 	ldrb.w	r3, [sl]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	f000 809f 	beq.w	8005d24 <_vfiprintf_r+0x1ec>
 8005be6:	2300      	movs	r3, #0
 8005be8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005bec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005bf0:	f10a 0a01 	add.w	sl, sl, #1
 8005bf4:	9304      	str	r3, [sp, #16]
 8005bf6:	9307      	str	r3, [sp, #28]
 8005bf8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005bfc:	931a      	str	r3, [sp, #104]	@ 0x68
 8005bfe:	4654      	mov	r4, sl
 8005c00:	2205      	movs	r2, #5
 8005c02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c06:	4853      	ldr	r0, [pc, #332]	@ (8005d54 <_vfiprintf_r+0x21c>)
 8005c08:	f7fa fae2 	bl	80001d0 <memchr>
 8005c0c:	9a04      	ldr	r2, [sp, #16]
 8005c0e:	b9d8      	cbnz	r0, 8005c48 <_vfiprintf_r+0x110>
 8005c10:	06d1      	lsls	r1, r2, #27
 8005c12:	bf44      	itt	mi
 8005c14:	2320      	movmi	r3, #32
 8005c16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c1a:	0713      	lsls	r3, r2, #28
 8005c1c:	bf44      	itt	mi
 8005c1e:	232b      	movmi	r3, #43	@ 0x2b
 8005c20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c24:	f89a 3000 	ldrb.w	r3, [sl]
 8005c28:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c2a:	d015      	beq.n	8005c58 <_vfiprintf_r+0x120>
 8005c2c:	9a07      	ldr	r2, [sp, #28]
 8005c2e:	4654      	mov	r4, sl
 8005c30:	2000      	movs	r0, #0
 8005c32:	f04f 0c0a 	mov.w	ip, #10
 8005c36:	4621      	mov	r1, r4
 8005c38:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c3c:	3b30      	subs	r3, #48	@ 0x30
 8005c3e:	2b09      	cmp	r3, #9
 8005c40:	d94b      	bls.n	8005cda <_vfiprintf_r+0x1a2>
 8005c42:	b1b0      	cbz	r0, 8005c72 <_vfiprintf_r+0x13a>
 8005c44:	9207      	str	r2, [sp, #28]
 8005c46:	e014      	b.n	8005c72 <_vfiprintf_r+0x13a>
 8005c48:	eba0 0308 	sub.w	r3, r0, r8
 8005c4c:	fa09 f303 	lsl.w	r3, r9, r3
 8005c50:	4313      	orrs	r3, r2
 8005c52:	9304      	str	r3, [sp, #16]
 8005c54:	46a2      	mov	sl, r4
 8005c56:	e7d2      	b.n	8005bfe <_vfiprintf_r+0xc6>
 8005c58:	9b03      	ldr	r3, [sp, #12]
 8005c5a:	1d19      	adds	r1, r3, #4
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	9103      	str	r1, [sp, #12]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	bfbb      	ittet	lt
 8005c64:	425b      	neglt	r3, r3
 8005c66:	f042 0202 	orrlt.w	r2, r2, #2
 8005c6a:	9307      	strge	r3, [sp, #28]
 8005c6c:	9307      	strlt	r3, [sp, #28]
 8005c6e:	bfb8      	it	lt
 8005c70:	9204      	strlt	r2, [sp, #16]
 8005c72:	7823      	ldrb	r3, [r4, #0]
 8005c74:	2b2e      	cmp	r3, #46	@ 0x2e
 8005c76:	d10a      	bne.n	8005c8e <_vfiprintf_r+0x156>
 8005c78:	7863      	ldrb	r3, [r4, #1]
 8005c7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c7c:	d132      	bne.n	8005ce4 <_vfiprintf_r+0x1ac>
 8005c7e:	9b03      	ldr	r3, [sp, #12]
 8005c80:	1d1a      	adds	r2, r3, #4
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	9203      	str	r2, [sp, #12]
 8005c86:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005c8a:	3402      	adds	r4, #2
 8005c8c:	9305      	str	r3, [sp, #20]
 8005c8e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005d64 <_vfiprintf_r+0x22c>
 8005c92:	7821      	ldrb	r1, [r4, #0]
 8005c94:	2203      	movs	r2, #3
 8005c96:	4650      	mov	r0, sl
 8005c98:	f7fa fa9a 	bl	80001d0 <memchr>
 8005c9c:	b138      	cbz	r0, 8005cae <_vfiprintf_r+0x176>
 8005c9e:	9b04      	ldr	r3, [sp, #16]
 8005ca0:	eba0 000a 	sub.w	r0, r0, sl
 8005ca4:	2240      	movs	r2, #64	@ 0x40
 8005ca6:	4082      	lsls	r2, r0
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	3401      	adds	r4, #1
 8005cac:	9304      	str	r3, [sp, #16]
 8005cae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005cb2:	4829      	ldr	r0, [pc, #164]	@ (8005d58 <_vfiprintf_r+0x220>)
 8005cb4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005cb8:	2206      	movs	r2, #6
 8005cba:	f7fa fa89 	bl	80001d0 <memchr>
 8005cbe:	2800      	cmp	r0, #0
 8005cc0:	d03f      	beq.n	8005d42 <_vfiprintf_r+0x20a>
 8005cc2:	4b26      	ldr	r3, [pc, #152]	@ (8005d5c <_vfiprintf_r+0x224>)
 8005cc4:	bb1b      	cbnz	r3, 8005d0e <_vfiprintf_r+0x1d6>
 8005cc6:	9b03      	ldr	r3, [sp, #12]
 8005cc8:	3307      	adds	r3, #7
 8005cca:	f023 0307 	bic.w	r3, r3, #7
 8005cce:	3308      	adds	r3, #8
 8005cd0:	9303      	str	r3, [sp, #12]
 8005cd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cd4:	443b      	add	r3, r7
 8005cd6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005cd8:	e76a      	b.n	8005bb0 <_vfiprintf_r+0x78>
 8005cda:	fb0c 3202 	mla	r2, ip, r2, r3
 8005cde:	460c      	mov	r4, r1
 8005ce0:	2001      	movs	r0, #1
 8005ce2:	e7a8      	b.n	8005c36 <_vfiprintf_r+0xfe>
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	3401      	adds	r4, #1
 8005ce8:	9305      	str	r3, [sp, #20]
 8005cea:	4619      	mov	r1, r3
 8005cec:	f04f 0c0a 	mov.w	ip, #10
 8005cf0:	4620      	mov	r0, r4
 8005cf2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005cf6:	3a30      	subs	r2, #48	@ 0x30
 8005cf8:	2a09      	cmp	r2, #9
 8005cfa:	d903      	bls.n	8005d04 <_vfiprintf_r+0x1cc>
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d0c6      	beq.n	8005c8e <_vfiprintf_r+0x156>
 8005d00:	9105      	str	r1, [sp, #20]
 8005d02:	e7c4      	b.n	8005c8e <_vfiprintf_r+0x156>
 8005d04:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d08:	4604      	mov	r4, r0
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	e7f0      	b.n	8005cf0 <_vfiprintf_r+0x1b8>
 8005d0e:	ab03      	add	r3, sp, #12
 8005d10:	9300      	str	r3, [sp, #0]
 8005d12:	462a      	mov	r2, r5
 8005d14:	4b12      	ldr	r3, [pc, #72]	@ (8005d60 <_vfiprintf_r+0x228>)
 8005d16:	a904      	add	r1, sp, #16
 8005d18:	4630      	mov	r0, r6
 8005d1a:	f3af 8000 	nop.w
 8005d1e:	4607      	mov	r7, r0
 8005d20:	1c78      	adds	r0, r7, #1
 8005d22:	d1d6      	bne.n	8005cd2 <_vfiprintf_r+0x19a>
 8005d24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005d26:	07d9      	lsls	r1, r3, #31
 8005d28:	d405      	bmi.n	8005d36 <_vfiprintf_r+0x1fe>
 8005d2a:	89ab      	ldrh	r3, [r5, #12]
 8005d2c:	059a      	lsls	r2, r3, #22
 8005d2e:	d402      	bmi.n	8005d36 <_vfiprintf_r+0x1fe>
 8005d30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005d32:	f7ff fe7d 	bl	8005a30 <__retarget_lock_release_recursive>
 8005d36:	89ab      	ldrh	r3, [r5, #12]
 8005d38:	065b      	lsls	r3, r3, #25
 8005d3a:	f53f af1f 	bmi.w	8005b7c <_vfiprintf_r+0x44>
 8005d3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d40:	e71e      	b.n	8005b80 <_vfiprintf_r+0x48>
 8005d42:	ab03      	add	r3, sp, #12
 8005d44:	9300      	str	r3, [sp, #0]
 8005d46:	462a      	mov	r2, r5
 8005d48:	4b05      	ldr	r3, [pc, #20]	@ (8005d60 <_vfiprintf_r+0x228>)
 8005d4a:	a904      	add	r1, sp, #16
 8005d4c:	4630      	mov	r0, r6
 8005d4e:	f000 f879 	bl	8005e44 <_printf_i>
 8005d52:	e7e4      	b.n	8005d1e <_vfiprintf_r+0x1e6>
 8005d54:	080066d4 	.word	0x080066d4
 8005d58:	080066de 	.word	0x080066de
 8005d5c:	00000000 	.word	0x00000000
 8005d60:	08005b13 	.word	0x08005b13
 8005d64:	080066da 	.word	0x080066da

08005d68 <_printf_common>:
 8005d68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d6c:	4616      	mov	r6, r2
 8005d6e:	4698      	mov	r8, r3
 8005d70:	688a      	ldr	r2, [r1, #8]
 8005d72:	690b      	ldr	r3, [r1, #16]
 8005d74:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	bfb8      	it	lt
 8005d7c:	4613      	movlt	r3, r2
 8005d7e:	6033      	str	r3, [r6, #0]
 8005d80:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005d84:	4607      	mov	r7, r0
 8005d86:	460c      	mov	r4, r1
 8005d88:	b10a      	cbz	r2, 8005d8e <_printf_common+0x26>
 8005d8a:	3301      	adds	r3, #1
 8005d8c:	6033      	str	r3, [r6, #0]
 8005d8e:	6823      	ldr	r3, [r4, #0]
 8005d90:	0699      	lsls	r1, r3, #26
 8005d92:	bf42      	ittt	mi
 8005d94:	6833      	ldrmi	r3, [r6, #0]
 8005d96:	3302      	addmi	r3, #2
 8005d98:	6033      	strmi	r3, [r6, #0]
 8005d9a:	6825      	ldr	r5, [r4, #0]
 8005d9c:	f015 0506 	ands.w	r5, r5, #6
 8005da0:	d106      	bne.n	8005db0 <_printf_common+0x48>
 8005da2:	f104 0a19 	add.w	sl, r4, #25
 8005da6:	68e3      	ldr	r3, [r4, #12]
 8005da8:	6832      	ldr	r2, [r6, #0]
 8005daa:	1a9b      	subs	r3, r3, r2
 8005dac:	42ab      	cmp	r3, r5
 8005dae:	dc26      	bgt.n	8005dfe <_printf_common+0x96>
 8005db0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005db4:	6822      	ldr	r2, [r4, #0]
 8005db6:	3b00      	subs	r3, #0
 8005db8:	bf18      	it	ne
 8005dba:	2301      	movne	r3, #1
 8005dbc:	0692      	lsls	r2, r2, #26
 8005dbe:	d42b      	bmi.n	8005e18 <_printf_common+0xb0>
 8005dc0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005dc4:	4641      	mov	r1, r8
 8005dc6:	4638      	mov	r0, r7
 8005dc8:	47c8      	blx	r9
 8005dca:	3001      	adds	r0, #1
 8005dcc:	d01e      	beq.n	8005e0c <_printf_common+0xa4>
 8005dce:	6823      	ldr	r3, [r4, #0]
 8005dd0:	6922      	ldr	r2, [r4, #16]
 8005dd2:	f003 0306 	and.w	r3, r3, #6
 8005dd6:	2b04      	cmp	r3, #4
 8005dd8:	bf02      	ittt	eq
 8005dda:	68e5      	ldreq	r5, [r4, #12]
 8005ddc:	6833      	ldreq	r3, [r6, #0]
 8005dde:	1aed      	subeq	r5, r5, r3
 8005de0:	68a3      	ldr	r3, [r4, #8]
 8005de2:	bf0c      	ite	eq
 8005de4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005de8:	2500      	movne	r5, #0
 8005dea:	4293      	cmp	r3, r2
 8005dec:	bfc4      	itt	gt
 8005dee:	1a9b      	subgt	r3, r3, r2
 8005df0:	18ed      	addgt	r5, r5, r3
 8005df2:	2600      	movs	r6, #0
 8005df4:	341a      	adds	r4, #26
 8005df6:	42b5      	cmp	r5, r6
 8005df8:	d11a      	bne.n	8005e30 <_printf_common+0xc8>
 8005dfa:	2000      	movs	r0, #0
 8005dfc:	e008      	b.n	8005e10 <_printf_common+0xa8>
 8005dfe:	2301      	movs	r3, #1
 8005e00:	4652      	mov	r2, sl
 8005e02:	4641      	mov	r1, r8
 8005e04:	4638      	mov	r0, r7
 8005e06:	47c8      	blx	r9
 8005e08:	3001      	adds	r0, #1
 8005e0a:	d103      	bne.n	8005e14 <_printf_common+0xac>
 8005e0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005e10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e14:	3501      	adds	r5, #1
 8005e16:	e7c6      	b.n	8005da6 <_printf_common+0x3e>
 8005e18:	18e1      	adds	r1, r4, r3
 8005e1a:	1c5a      	adds	r2, r3, #1
 8005e1c:	2030      	movs	r0, #48	@ 0x30
 8005e1e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005e22:	4422      	add	r2, r4
 8005e24:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005e28:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005e2c:	3302      	adds	r3, #2
 8005e2e:	e7c7      	b.n	8005dc0 <_printf_common+0x58>
 8005e30:	2301      	movs	r3, #1
 8005e32:	4622      	mov	r2, r4
 8005e34:	4641      	mov	r1, r8
 8005e36:	4638      	mov	r0, r7
 8005e38:	47c8      	blx	r9
 8005e3a:	3001      	adds	r0, #1
 8005e3c:	d0e6      	beq.n	8005e0c <_printf_common+0xa4>
 8005e3e:	3601      	adds	r6, #1
 8005e40:	e7d9      	b.n	8005df6 <_printf_common+0x8e>
	...

08005e44 <_printf_i>:
 8005e44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e48:	7e0f      	ldrb	r7, [r1, #24]
 8005e4a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005e4c:	2f78      	cmp	r7, #120	@ 0x78
 8005e4e:	4691      	mov	r9, r2
 8005e50:	4680      	mov	r8, r0
 8005e52:	460c      	mov	r4, r1
 8005e54:	469a      	mov	sl, r3
 8005e56:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005e5a:	d807      	bhi.n	8005e6c <_printf_i+0x28>
 8005e5c:	2f62      	cmp	r7, #98	@ 0x62
 8005e5e:	d80a      	bhi.n	8005e76 <_printf_i+0x32>
 8005e60:	2f00      	cmp	r7, #0
 8005e62:	f000 80d1 	beq.w	8006008 <_printf_i+0x1c4>
 8005e66:	2f58      	cmp	r7, #88	@ 0x58
 8005e68:	f000 80b8 	beq.w	8005fdc <_printf_i+0x198>
 8005e6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e70:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005e74:	e03a      	b.n	8005eec <_printf_i+0xa8>
 8005e76:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005e7a:	2b15      	cmp	r3, #21
 8005e7c:	d8f6      	bhi.n	8005e6c <_printf_i+0x28>
 8005e7e:	a101      	add	r1, pc, #4	@ (adr r1, 8005e84 <_printf_i+0x40>)
 8005e80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005e84:	08005edd 	.word	0x08005edd
 8005e88:	08005ef1 	.word	0x08005ef1
 8005e8c:	08005e6d 	.word	0x08005e6d
 8005e90:	08005e6d 	.word	0x08005e6d
 8005e94:	08005e6d 	.word	0x08005e6d
 8005e98:	08005e6d 	.word	0x08005e6d
 8005e9c:	08005ef1 	.word	0x08005ef1
 8005ea0:	08005e6d 	.word	0x08005e6d
 8005ea4:	08005e6d 	.word	0x08005e6d
 8005ea8:	08005e6d 	.word	0x08005e6d
 8005eac:	08005e6d 	.word	0x08005e6d
 8005eb0:	08005fef 	.word	0x08005fef
 8005eb4:	08005f1b 	.word	0x08005f1b
 8005eb8:	08005fa9 	.word	0x08005fa9
 8005ebc:	08005e6d 	.word	0x08005e6d
 8005ec0:	08005e6d 	.word	0x08005e6d
 8005ec4:	08006011 	.word	0x08006011
 8005ec8:	08005e6d 	.word	0x08005e6d
 8005ecc:	08005f1b 	.word	0x08005f1b
 8005ed0:	08005e6d 	.word	0x08005e6d
 8005ed4:	08005e6d 	.word	0x08005e6d
 8005ed8:	08005fb1 	.word	0x08005fb1
 8005edc:	6833      	ldr	r3, [r6, #0]
 8005ede:	1d1a      	adds	r2, r3, #4
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	6032      	str	r2, [r6, #0]
 8005ee4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ee8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005eec:	2301      	movs	r3, #1
 8005eee:	e09c      	b.n	800602a <_printf_i+0x1e6>
 8005ef0:	6833      	ldr	r3, [r6, #0]
 8005ef2:	6820      	ldr	r0, [r4, #0]
 8005ef4:	1d19      	adds	r1, r3, #4
 8005ef6:	6031      	str	r1, [r6, #0]
 8005ef8:	0606      	lsls	r6, r0, #24
 8005efa:	d501      	bpl.n	8005f00 <_printf_i+0xbc>
 8005efc:	681d      	ldr	r5, [r3, #0]
 8005efe:	e003      	b.n	8005f08 <_printf_i+0xc4>
 8005f00:	0645      	lsls	r5, r0, #25
 8005f02:	d5fb      	bpl.n	8005efc <_printf_i+0xb8>
 8005f04:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005f08:	2d00      	cmp	r5, #0
 8005f0a:	da03      	bge.n	8005f14 <_printf_i+0xd0>
 8005f0c:	232d      	movs	r3, #45	@ 0x2d
 8005f0e:	426d      	negs	r5, r5
 8005f10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f14:	4858      	ldr	r0, [pc, #352]	@ (8006078 <_printf_i+0x234>)
 8005f16:	230a      	movs	r3, #10
 8005f18:	e011      	b.n	8005f3e <_printf_i+0xfa>
 8005f1a:	6821      	ldr	r1, [r4, #0]
 8005f1c:	6833      	ldr	r3, [r6, #0]
 8005f1e:	0608      	lsls	r0, r1, #24
 8005f20:	f853 5b04 	ldr.w	r5, [r3], #4
 8005f24:	d402      	bmi.n	8005f2c <_printf_i+0xe8>
 8005f26:	0649      	lsls	r1, r1, #25
 8005f28:	bf48      	it	mi
 8005f2a:	b2ad      	uxthmi	r5, r5
 8005f2c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005f2e:	4852      	ldr	r0, [pc, #328]	@ (8006078 <_printf_i+0x234>)
 8005f30:	6033      	str	r3, [r6, #0]
 8005f32:	bf14      	ite	ne
 8005f34:	230a      	movne	r3, #10
 8005f36:	2308      	moveq	r3, #8
 8005f38:	2100      	movs	r1, #0
 8005f3a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005f3e:	6866      	ldr	r6, [r4, #4]
 8005f40:	60a6      	str	r6, [r4, #8]
 8005f42:	2e00      	cmp	r6, #0
 8005f44:	db05      	blt.n	8005f52 <_printf_i+0x10e>
 8005f46:	6821      	ldr	r1, [r4, #0]
 8005f48:	432e      	orrs	r6, r5
 8005f4a:	f021 0104 	bic.w	r1, r1, #4
 8005f4e:	6021      	str	r1, [r4, #0]
 8005f50:	d04b      	beq.n	8005fea <_printf_i+0x1a6>
 8005f52:	4616      	mov	r6, r2
 8005f54:	fbb5 f1f3 	udiv	r1, r5, r3
 8005f58:	fb03 5711 	mls	r7, r3, r1, r5
 8005f5c:	5dc7      	ldrb	r7, [r0, r7]
 8005f5e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005f62:	462f      	mov	r7, r5
 8005f64:	42bb      	cmp	r3, r7
 8005f66:	460d      	mov	r5, r1
 8005f68:	d9f4      	bls.n	8005f54 <_printf_i+0x110>
 8005f6a:	2b08      	cmp	r3, #8
 8005f6c:	d10b      	bne.n	8005f86 <_printf_i+0x142>
 8005f6e:	6823      	ldr	r3, [r4, #0]
 8005f70:	07df      	lsls	r7, r3, #31
 8005f72:	d508      	bpl.n	8005f86 <_printf_i+0x142>
 8005f74:	6923      	ldr	r3, [r4, #16]
 8005f76:	6861      	ldr	r1, [r4, #4]
 8005f78:	4299      	cmp	r1, r3
 8005f7a:	bfde      	ittt	le
 8005f7c:	2330      	movle	r3, #48	@ 0x30
 8005f7e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005f82:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005f86:	1b92      	subs	r2, r2, r6
 8005f88:	6122      	str	r2, [r4, #16]
 8005f8a:	f8cd a000 	str.w	sl, [sp]
 8005f8e:	464b      	mov	r3, r9
 8005f90:	aa03      	add	r2, sp, #12
 8005f92:	4621      	mov	r1, r4
 8005f94:	4640      	mov	r0, r8
 8005f96:	f7ff fee7 	bl	8005d68 <_printf_common>
 8005f9a:	3001      	adds	r0, #1
 8005f9c:	d14a      	bne.n	8006034 <_printf_i+0x1f0>
 8005f9e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005fa2:	b004      	add	sp, #16
 8005fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fa8:	6823      	ldr	r3, [r4, #0]
 8005faa:	f043 0320 	orr.w	r3, r3, #32
 8005fae:	6023      	str	r3, [r4, #0]
 8005fb0:	4832      	ldr	r0, [pc, #200]	@ (800607c <_printf_i+0x238>)
 8005fb2:	2778      	movs	r7, #120	@ 0x78
 8005fb4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005fb8:	6823      	ldr	r3, [r4, #0]
 8005fba:	6831      	ldr	r1, [r6, #0]
 8005fbc:	061f      	lsls	r7, r3, #24
 8005fbe:	f851 5b04 	ldr.w	r5, [r1], #4
 8005fc2:	d402      	bmi.n	8005fca <_printf_i+0x186>
 8005fc4:	065f      	lsls	r7, r3, #25
 8005fc6:	bf48      	it	mi
 8005fc8:	b2ad      	uxthmi	r5, r5
 8005fca:	6031      	str	r1, [r6, #0]
 8005fcc:	07d9      	lsls	r1, r3, #31
 8005fce:	bf44      	itt	mi
 8005fd0:	f043 0320 	orrmi.w	r3, r3, #32
 8005fd4:	6023      	strmi	r3, [r4, #0]
 8005fd6:	b11d      	cbz	r5, 8005fe0 <_printf_i+0x19c>
 8005fd8:	2310      	movs	r3, #16
 8005fda:	e7ad      	b.n	8005f38 <_printf_i+0xf4>
 8005fdc:	4826      	ldr	r0, [pc, #152]	@ (8006078 <_printf_i+0x234>)
 8005fde:	e7e9      	b.n	8005fb4 <_printf_i+0x170>
 8005fe0:	6823      	ldr	r3, [r4, #0]
 8005fe2:	f023 0320 	bic.w	r3, r3, #32
 8005fe6:	6023      	str	r3, [r4, #0]
 8005fe8:	e7f6      	b.n	8005fd8 <_printf_i+0x194>
 8005fea:	4616      	mov	r6, r2
 8005fec:	e7bd      	b.n	8005f6a <_printf_i+0x126>
 8005fee:	6833      	ldr	r3, [r6, #0]
 8005ff0:	6825      	ldr	r5, [r4, #0]
 8005ff2:	6961      	ldr	r1, [r4, #20]
 8005ff4:	1d18      	adds	r0, r3, #4
 8005ff6:	6030      	str	r0, [r6, #0]
 8005ff8:	062e      	lsls	r6, r5, #24
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	d501      	bpl.n	8006002 <_printf_i+0x1be>
 8005ffe:	6019      	str	r1, [r3, #0]
 8006000:	e002      	b.n	8006008 <_printf_i+0x1c4>
 8006002:	0668      	lsls	r0, r5, #25
 8006004:	d5fb      	bpl.n	8005ffe <_printf_i+0x1ba>
 8006006:	8019      	strh	r1, [r3, #0]
 8006008:	2300      	movs	r3, #0
 800600a:	6123      	str	r3, [r4, #16]
 800600c:	4616      	mov	r6, r2
 800600e:	e7bc      	b.n	8005f8a <_printf_i+0x146>
 8006010:	6833      	ldr	r3, [r6, #0]
 8006012:	1d1a      	adds	r2, r3, #4
 8006014:	6032      	str	r2, [r6, #0]
 8006016:	681e      	ldr	r6, [r3, #0]
 8006018:	6862      	ldr	r2, [r4, #4]
 800601a:	2100      	movs	r1, #0
 800601c:	4630      	mov	r0, r6
 800601e:	f7fa f8d7 	bl	80001d0 <memchr>
 8006022:	b108      	cbz	r0, 8006028 <_printf_i+0x1e4>
 8006024:	1b80      	subs	r0, r0, r6
 8006026:	6060      	str	r0, [r4, #4]
 8006028:	6863      	ldr	r3, [r4, #4]
 800602a:	6123      	str	r3, [r4, #16]
 800602c:	2300      	movs	r3, #0
 800602e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006032:	e7aa      	b.n	8005f8a <_printf_i+0x146>
 8006034:	6923      	ldr	r3, [r4, #16]
 8006036:	4632      	mov	r2, r6
 8006038:	4649      	mov	r1, r9
 800603a:	4640      	mov	r0, r8
 800603c:	47d0      	blx	sl
 800603e:	3001      	adds	r0, #1
 8006040:	d0ad      	beq.n	8005f9e <_printf_i+0x15a>
 8006042:	6823      	ldr	r3, [r4, #0]
 8006044:	079b      	lsls	r3, r3, #30
 8006046:	d413      	bmi.n	8006070 <_printf_i+0x22c>
 8006048:	68e0      	ldr	r0, [r4, #12]
 800604a:	9b03      	ldr	r3, [sp, #12]
 800604c:	4298      	cmp	r0, r3
 800604e:	bfb8      	it	lt
 8006050:	4618      	movlt	r0, r3
 8006052:	e7a6      	b.n	8005fa2 <_printf_i+0x15e>
 8006054:	2301      	movs	r3, #1
 8006056:	4632      	mov	r2, r6
 8006058:	4649      	mov	r1, r9
 800605a:	4640      	mov	r0, r8
 800605c:	47d0      	blx	sl
 800605e:	3001      	adds	r0, #1
 8006060:	d09d      	beq.n	8005f9e <_printf_i+0x15a>
 8006062:	3501      	adds	r5, #1
 8006064:	68e3      	ldr	r3, [r4, #12]
 8006066:	9903      	ldr	r1, [sp, #12]
 8006068:	1a5b      	subs	r3, r3, r1
 800606a:	42ab      	cmp	r3, r5
 800606c:	dcf2      	bgt.n	8006054 <_printf_i+0x210>
 800606e:	e7eb      	b.n	8006048 <_printf_i+0x204>
 8006070:	2500      	movs	r5, #0
 8006072:	f104 0619 	add.w	r6, r4, #25
 8006076:	e7f5      	b.n	8006064 <_printf_i+0x220>
 8006078:	080066e5 	.word	0x080066e5
 800607c:	080066f6 	.word	0x080066f6

08006080 <__sflush_r>:
 8006080:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006084:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006088:	0716      	lsls	r6, r2, #28
 800608a:	4605      	mov	r5, r0
 800608c:	460c      	mov	r4, r1
 800608e:	d454      	bmi.n	800613a <__sflush_r+0xba>
 8006090:	684b      	ldr	r3, [r1, #4]
 8006092:	2b00      	cmp	r3, #0
 8006094:	dc02      	bgt.n	800609c <__sflush_r+0x1c>
 8006096:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006098:	2b00      	cmp	r3, #0
 800609a:	dd48      	ble.n	800612e <__sflush_r+0xae>
 800609c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800609e:	2e00      	cmp	r6, #0
 80060a0:	d045      	beq.n	800612e <__sflush_r+0xae>
 80060a2:	2300      	movs	r3, #0
 80060a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80060a8:	682f      	ldr	r7, [r5, #0]
 80060aa:	6a21      	ldr	r1, [r4, #32]
 80060ac:	602b      	str	r3, [r5, #0]
 80060ae:	d030      	beq.n	8006112 <__sflush_r+0x92>
 80060b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80060b2:	89a3      	ldrh	r3, [r4, #12]
 80060b4:	0759      	lsls	r1, r3, #29
 80060b6:	d505      	bpl.n	80060c4 <__sflush_r+0x44>
 80060b8:	6863      	ldr	r3, [r4, #4]
 80060ba:	1ad2      	subs	r2, r2, r3
 80060bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80060be:	b10b      	cbz	r3, 80060c4 <__sflush_r+0x44>
 80060c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80060c2:	1ad2      	subs	r2, r2, r3
 80060c4:	2300      	movs	r3, #0
 80060c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80060c8:	6a21      	ldr	r1, [r4, #32]
 80060ca:	4628      	mov	r0, r5
 80060cc:	47b0      	blx	r6
 80060ce:	1c43      	adds	r3, r0, #1
 80060d0:	89a3      	ldrh	r3, [r4, #12]
 80060d2:	d106      	bne.n	80060e2 <__sflush_r+0x62>
 80060d4:	6829      	ldr	r1, [r5, #0]
 80060d6:	291d      	cmp	r1, #29
 80060d8:	d82b      	bhi.n	8006132 <__sflush_r+0xb2>
 80060da:	4a2a      	ldr	r2, [pc, #168]	@ (8006184 <__sflush_r+0x104>)
 80060dc:	40ca      	lsrs	r2, r1
 80060de:	07d6      	lsls	r6, r2, #31
 80060e0:	d527      	bpl.n	8006132 <__sflush_r+0xb2>
 80060e2:	2200      	movs	r2, #0
 80060e4:	6062      	str	r2, [r4, #4]
 80060e6:	04d9      	lsls	r1, r3, #19
 80060e8:	6922      	ldr	r2, [r4, #16]
 80060ea:	6022      	str	r2, [r4, #0]
 80060ec:	d504      	bpl.n	80060f8 <__sflush_r+0x78>
 80060ee:	1c42      	adds	r2, r0, #1
 80060f0:	d101      	bne.n	80060f6 <__sflush_r+0x76>
 80060f2:	682b      	ldr	r3, [r5, #0]
 80060f4:	b903      	cbnz	r3, 80060f8 <__sflush_r+0x78>
 80060f6:	6560      	str	r0, [r4, #84]	@ 0x54
 80060f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80060fa:	602f      	str	r7, [r5, #0]
 80060fc:	b1b9      	cbz	r1, 800612e <__sflush_r+0xae>
 80060fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006102:	4299      	cmp	r1, r3
 8006104:	d002      	beq.n	800610c <__sflush_r+0x8c>
 8006106:	4628      	mov	r0, r5
 8006108:	f7ff fca2 	bl	8005a50 <_free_r>
 800610c:	2300      	movs	r3, #0
 800610e:	6363      	str	r3, [r4, #52]	@ 0x34
 8006110:	e00d      	b.n	800612e <__sflush_r+0xae>
 8006112:	2301      	movs	r3, #1
 8006114:	4628      	mov	r0, r5
 8006116:	47b0      	blx	r6
 8006118:	4602      	mov	r2, r0
 800611a:	1c50      	adds	r0, r2, #1
 800611c:	d1c9      	bne.n	80060b2 <__sflush_r+0x32>
 800611e:	682b      	ldr	r3, [r5, #0]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d0c6      	beq.n	80060b2 <__sflush_r+0x32>
 8006124:	2b1d      	cmp	r3, #29
 8006126:	d001      	beq.n	800612c <__sflush_r+0xac>
 8006128:	2b16      	cmp	r3, #22
 800612a:	d11e      	bne.n	800616a <__sflush_r+0xea>
 800612c:	602f      	str	r7, [r5, #0]
 800612e:	2000      	movs	r0, #0
 8006130:	e022      	b.n	8006178 <__sflush_r+0xf8>
 8006132:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006136:	b21b      	sxth	r3, r3
 8006138:	e01b      	b.n	8006172 <__sflush_r+0xf2>
 800613a:	690f      	ldr	r7, [r1, #16]
 800613c:	2f00      	cmp	r7, #0
 800613e:	d0f6      	beq.n	800612e <__sflush_r+0xae>
 8006140:	0793      	lsls	r3, r2, #30
 8006142:	680e      	ldr	r6, [r1, #0]
 8006144:	bf08      	it	eq
 8006146:	694b      	ldreq	r3, [r1, #20]
 8006148:	600f      	str	r7, [r1, #0]
 800614a:	bf18      	it	ne
 800614c:	2300      	movne	r3, #0
 800614e:	eba6 0807 	sub.w	r8, r6, r7
 8006152:	608b      	str	r3, [r1, #8]
 8006154:	f1b8 0f00 	cmp.w	r8, #0
 8006158:	dde9      	ble.n	800612e <__sflush_r+0xae>
 800615a:	6a21      	ldr	r1, [r4, #32]
 800615c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800615e:	4643      	mov	r3, r8
 8006160:	463a      	mov	r2, r7
 8006162:	4628      	mov	r0, r5
 8006164:	47b0      	blx	r6
 8006166:	2800      	cmp	r0, #0
 8006168:	dc08      	bgt.n	800617c <__sflush_r+0xfc>
 800616a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800616e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006172:	81a3      	strh	r3, [r4, #12]
 8006174:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800617c:	4407      	add	r7, r0
 800617e:	eba8 0800 	sub.w	r8, r8, r0
 8006182:	e7e7      	b.n	8006154 <__sflush_r+0xd4>
 8006184:	20400001 	.word	0x20400001

08006188 <_fflush_r>:
 8006188:	b538      	push	{r3, r4, r5, lr}
 800618a:	690b      	ldr	r3, [r1, #16]
 800618c:	4605      	mov	r5, r0
 800618e:	460c      	mov	r4, r1
 8006190:	b913      	cbnz	r3, 8006198 <_fflush_r+0x10>
 8006192:	2500      	movs	r5, #0
 8006194:	4628      	mov	r0, r5
 8006196:	bd38      	pop	{r3, r4, r5, pc}
 8006198:	b118      	cbz	r0, 80061a2 <_fflush_r+0x1a>
 800619a:	6a03      	ldr	r3, [r0, #32]
 800619c:	b90b      	cbnz	r3, 80061a2 <_fflush_r+0x1a>
 800619e:	f7ff fb5d 	bl	800585c <__sinit>
 80061a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d0f3      	beq.n	8006192 <_fflush_r+0xa>
 80061aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80061ac:	07d0      	lsls	r0, r2, #31
 80061ae:	d404      	bmi.n	80061ba <_fflush_r+0x32>
 80061b0:	0599      	lsls	r1, r3, #22
 80061b2:	d402      	bmi.n	80061ba <_fflush_r+0x32>
 80061b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80061b6:	f7ff fc3a 	bl	8005a2e <__retarget_lock_acquire_recursive>
 80061ba:	4628      	mov	r0, r5
 80061bc:	4621      	mov	r1, r4
 80061be:	f7ff ff5f 	bl	8006080 <__sflush_r>
 80061c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80061c4:	07da      	lsls	r2, r3, #31
 80061c6:	4605      	mov	r5, r0
 80061c8:	d4e4      	bmi.n	8006194 <_fflush_r+0xc>
 80061ca:	89a3      	ldrh	r3, [r4, #12]
 80061cc:	059b      	lsls	r3, r3, #22
 80061ce:	d4e1      	bmi.n	8006194 <_fflush_r+0xc>
 80061d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80061d2:	f7ff fc2d 	bl	8005a30 <__retarget_lock_release_recursive>
 80061d6:	e7dd      	b.n	8006194 <_fflush_r+0xc>

080061d8 <__sread>:
 80061d8:	b510      	push	{r4, lr}
 80061da:	460c      	mov	r4, r1
 80061dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061e0:	f000 f956 	bl	8006490 <_read_r>
 80061e4:	2800      	cmp	r0, #0
 80061e6:	bfab      	itete	ge
 80061e8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80061ea:	89a3      	ldrhlt	r3, [r4, #12]
 80061ec:	181b      	addge	r3, r3, r0
 80061ee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80061f2:	bfac      	ite	ge
 80061f4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80061f6:	81a3      	strhlt	r3, [r4, #12]
 80061f8:	bd10      	pop	{r4, pc}

080061fa <__swrite>:
 80061fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061fe:	461f      	mov	r7, r3
 8006200:	898b      	ldrh	r3, [r1, #12]
 8006202:	05db      	lsls	r3, r3, #23
 8006204:	4605      	mov	r5, r0
 8006206:	460c      	mov	r4, r1
 8006208:	4616      	mov	r6, r2
 800620a:	d505      	bpl.n	8006218 <__swrite+0x1e>
 800620c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006210:	2302      	movs	r3, #2
 8006212:	2200      	movs	r2, #0
 8006214:	f000 f92a 	bl	800646c <_lseek_r>
 8006218:	89a3      	ldrh	r3, [r4, #12]
 800621a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800621e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006222:	81a3      	strh	r3, [r4, #12]
 8006224:	4632      	mov	r2, r6
 8006226:	463b      	mov	r3, r7
 8006228:	4628      	mov	r0, r5
 800622a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800622e:	f000 b941 	b.w	80064b4 <_write_r>

08006232 <__sseek>:
 8006232:	b510      	push	{r4, lr}
 8006234:	460c      	mov	r4, r1
 8006236:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800623a:	f000 f917 	bl	800646c <_lseek_r>
 800623e:	1c43      	adds	r3, r0, #1
 8006240:	89a3      	ldrh	r3, [r4, #12]
 8006242:	bf15      	itete	ne
 8006244:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006246:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800624a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800624e:	81a3      	strheq	r3, [r4, #12]
 8006250:	bf18      	it	ne
 8006252:	81a3      	strhne	r3, [r4, #12]
 8006254:	bd10      	pop	{r4, pc}

08006256 <__sclose>:
 8006256:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800625a:	f000 b93d 	b.w	80064d8 <_close_r>

0800625e <__swbuf_r>:
 800625e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006260:	460e      	mov	r6, r1
 8006262:	4614      	mov	r4, r2
 8006264:	4605      	mov	r5, r0
 8006266:	b118      	cbz	r0, 8006270 <__swbuf_r+0x12>
 8006268:	6a03      	ldr	r3, [r0, #32]
 800626a:	b90b      	cbnz	r3, 8006270 <__swbuf_r+0x12>
 800626c:	f7ff faf6 	bl	800585c <__sinit>
 8006270:	69a3      	ldr	r3, [r4, #24]
 8006272:	60a3      	str	r3, [r4, #8]
 8006274:	89a3      	ldrh	r3, [r4, #12]
 8006276:	071a      	lsls	r2, r3, #28
 8006278:	d501      	bpl.n	800627e <__swbuf_r+0x20>
 800627a:	6923      	ldr	r3, [r4, #16]
 800627c:	b943      	cbnz	r3, 8006290 <__swbuf_r+0x32>
 800627e:	4621      	mov	r1, r4
 8006280:	4628      	mov	r0, r5
 8006282:	f000 f82b 	bl	80062dc <__swsetup_r>
 8006286:	b118      	cbz	r0, 8006290 <__swbuf_r+0x32>
 8006288:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800628c:	4638      	mov	r0, r7
 800628e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006290:	6823      	ldr	r3, [r4, #0]
 8006292:	6922      	ldr	r2, [r4, #16]
 8006294:	1a98      	subs	r0, r3, r2
 8006296:	6963      	ldr	r3, [r4, #20]
 8006298:	b2f6      	uxtb	r6, r6
 800629a:	4283      	cmp	r3, r0
 800629c:	4637      	mov	r7, r6
 800629e:	dc05      	bgt.n	80062ac <__swbuf_r+0x4e>
 80062a0:	4621      	mov	r1, r4
 80062a2:	4628      	mov	r0, r5
 80062a4:	f7ff ff70 	bl	8006188 <_fflush_r>
 80062a8:	2800      	cmp	r0, #0
 80062aa:	d1ed      	bne.n	8006288 <__swbuf_r+0x2a>
 80062ac:	68a3      	ldr	r3, [r4, #8]
 80062ae:	3b01      	subs	r3, #1
 80062b0:	60a3      	str	r3, [r4, #8]
 80062b2:	6823      	ldr	r3, [r4, #0]
 80062b4:	1c5a      	adds	r2, r3, #1
 80062b6:	6022      	str	r2, [r4, #0]
 80062b8:	701e      	strb	r6, [r3, #0]
 80062ba:	6962      	ldr	r2, [r4, #20]
 80062bc:	1c43      	adds	r3, r0, #1
 80062be:	429a      	cmp	r2, r3
 80062c0:	d004      	beq.n	80062cc <__swbuf_r+0x6e>
 80062c2:	89a3      	ldrh	r3, [r4, #12]
 80062c4:	07db      	lsls	r3, r3, #31
 80062c6:	d5e1      	bpl.n	800628c <__swbuf_r+0x2e>
 80062c8:	2e0a      	cmp	r6, #10
 80062ca:	d1df      	bne.n	800628c <__swbuf_r+0x2e>
 80062cc:	4621      	mov	r1, r4
 80062ce:	4628      	mov	r0, r5
 80062d0:	f7ff ff5a 	bl	8006188 <_fflush_r>
 80062d4:	2800      	cmp	r0, #0
 80062d6:	d0d9      	beq.n	800628c <__swbuf_r+0x2e>
 80062d8:	e7d6      	b.n	8006288 <__swbuf_r+0x2a>
	...

080062dc <__swsetup_r>:
 80062dc:	b538      	push	{r3, r4, r5, lr}
 80062de:	4b29      	ldr	r3, [pc, #164]	@ (8006384 <__swsetup_r+0xa8>)
 80062e0:	4605      	mov	r5, r0
 80062e2:	6818      	ldr	r0, [r3, #0]
 80062e4:	460c      	mov	r4, r1
 80062e6:	b118      	cbz	r0, 80062f0 <__swsetup_r+0x14>
 80062e8:	6a03      	ldr	r3, [r0, #32]
 80062ea:	b90b      	cbnz	r3, 80062f0 <__swsetup_r+0x14>
 80062ec:	f7ff fab6 	bl	800585c <__sinit>
 80062f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062f4:	0719      	lsls	r1, r3, #28
 80062f6:	d422      	bmi.n	800633e <__swsetup_r+0x62>
 80062f8:	06da      	lsls	r2, r3, #27
 80062fa:	d407      	bmi.n	800630c <__swsetup_r+0x30>
 80062fc:	2209      	movs	r2, #9
 80062fe:	602a      	str	r2, [r5, #0]
 8006300:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006304:	81a3      	strh	r3, [r4, #12]
 8006306:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800630a:	e033      	b.n	8006374 <__swsetup_r+0x98>
 800630c:	0758      	lsls	r0, r3, #29
 800630e:	d512      	bpl.n	8006336 <__swsetup_r+0x5a>
 8006310:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006312:	b141      	cbz	r1, 8006326 <__swsetup_r+0x4a>
 8006314:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006318:	4299      	cmp	r1, r3
 800631a:	d002      	beq.n	8006322 <__swsetup_r+0x46>
 800631c:	4628      	mov	r0, r5
 800631e:	f7ff fb97 	bl	8005a50 <_free_r>
 8006322:	2300      	movs	r3, #0
 8006324:	6363      	str	r3, [r4, #52]	@ 0x34
 8006326:	89a3      	ldrh	r3, [r4, #12]
 8006328:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800632c:	81a3      	strh	r3, [r4, #12]
 800632e:	2300      	movs	r3, #0
 8006330:	6063      	str	r3, [r4, #4]
 8006332:	6923      	ldr	r3, [r4, #16]
 8006334:	6023      	str	r3, [r4, #0]
 8006336:	89a3      	ldrh	r3, [r4, #12]
 8006338:	f043 0308 	orr.w	r3, r3, #8
 800633c:	81a3      	strh	r3, [r4, #12]
 800633e:	6923      	ldr	r3, [r4, #16]
 8006340:	b94b      	cbnz	r3, 8006356 <__swsetup_r+0x7a>
 8006342:	89a3      	ldrh	r3, [r4, #12]
 8006344:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006348:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800634c:	d003      	beq.n	8006356 <__swsetup_r+0x7a>
 800634e:	4621      	mov	r1, r4
 8006350:	4628      	mov	r0, r5
 8006352:	f000 f83f 	bl	80063d4 <__smakebuf_r>
 8006356:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800635a:	f013 0201 	ands.w	r2, r3, #1
 800635e:	d00a      	beq.n	8006376 <__swsetup_r+0x9a>
 8006360:	2200      	movs	r2, #0
 8006362:	60a2      	str	r2, [r4, #8]
 8006364:	6962      	ldr	r2, [r4, #20]
 8006366:	4252      	negs	r2, r2
 8006368:	61a2      	str	r2, [r4, #24]
 800636a:	6922      	ldr	r2, [r4, #16]
 800636c:	b942      	cbnz	r2, 8006380 <__swsetup_r+0xa4>
 800636e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006372:	d1c5      	bne.n	8006300 <__swsetup_r+0x24>
 8006374:	bd38      	pop	{r3, r4, r5, pc}
 8006376:	0799      	lsls	r1, r3, #30
 8006378:	bf58      	it	pl
 800637a:	6962      	ldrpl	r2, [r4, #20]
 800637c:	60a2      	str	r2, [r4, #8]
 800637e:	e7f4      	b.n	800636a <__swsetup_r+0x8e>
 8006380:	2000      	movs	r0, #0
 8006382:	e7f7      	b.n	8006374 <__swsetup_r+0x98>
 8006384:	20000018 	.word	0x20000018

08006388 <__swhatbuf_r>:
 8006388:	b570      	push	{r4, r5, r6, lr}
 800638a:	460c      	mov	r4, r1
 800638c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006390:	2900      	cmp	r1, #0
 8006392:	b096      	sub	sp, #88	@ 0x58
 8006394:	4615      	mov	r5, r2
 8006396:	461e      	mov	r6, r3
 8006398:	da0d      	bge.n	80063b6 <__swhatbuf_r+0x2e>
 800639a:	89a3      	ldrh	r3, [r4, #12]
 800639c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80063a0:	f04f 0100 	mov.w	r1, #0
 80063a4:	bf14      	ite	ne
 80063a6:	2340      	movne	r3, #64	@ 0x40
 80063a8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80063ac:	2000      	movs	r0, #0
 80063ae:	6031      	str	r1, [r6, #0]
 80063b0:	602b      	str	r3, [r5, #0]
 80063b2:	b016      	add	sp, #88	@ 0x58
 80063b4:	bd70      	pop	{r4, r5, r6, pc}
 80063b6:	466a      	mov	r2, sp
 80063b8:	f000 f89e 	bl	80064f8 <_fstat_r>
 80063bc:	2800      	cmp	r0, #0
 80063be:	dbec      	blt.n	800639a <__swhatbuf_r+0x12>
 80063c0:	9901      	ldr	r1, [sp, #4]
 80063c2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80063c6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80063ca:	4259      	negs	r1, r3
 80063cc:	4159      	adcs	r1, r3
 80063ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80063d2:	e7eb      	b.n	80063ac <__swhatbuf_r+0x24>

080063d4 <__smakebuf_r>:
 80063d4:	898b      	ldrh	r3, [r1, #12]
 80063d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80063d8:	079d      	lsls	r5, r3, #30
 80063da:	4606      	mov	r6, r0
 80063dc:	460c      	mov	r4, r1
 80063de:	d507      	bpl.n	80063f0 <__smakebuf_r+0x1c>
 80063e0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80063e4:	6023      	str	r3, [r4, #0]
 80063e6:	6123      	str	r3, [r4, #16]
 80063e8:	2301      	movs	r3, #1
 80063ea:	6163      	str	r3, [r4, #20]
 80063ec:	b003      	add	sp, #12
 80063ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063f0:	ab01      	add	r3, sp, #4
 80063f2:	466a      	mov	r2, sp
 80063f4:	f7ff ffc8 	bl	8006388 <__swhatbuf_r>
 80063f8:	9f00      	ldr	r7, [sp, #0]
 80063fa:	4605      	mov	r5, r0
 80063fc:	4639      	mov	r1, r7
 80063fe:	4630      	mov	r0, r6
 8006400:	f7ff f914 	bl	800562c <_malloc_r>
 8006404:	b948      	cbnz	r0, 800641a <__smakebuf_r+0x46>
 8006406:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800640a:	059a      	lsls	r2, r3, #22
 800640c:	d4ee      	bmi.n	80063ec <__smakebuf_r+0x18>
 800640e:	f023 0303 	bic.w	r3, r3, #3
 8006412:	f043 0302 	orr.w	r3, r3, #2
 8006416:	81a3      	strh	r3, [r4, #12]
 8006418:	e7e2      	b.n	80063e0 <__smakebuf_r+0xc>
 800641a:	89a3      	ldrh	r3, [r4, #12]
 800641c:	6020      	str	r0, [r4, #0]
 800641e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006422:	81a3      	strh	r3, [r4, #12]
 8006424:	9b01      	ldr	r3, [sp, #4]
 8006426:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800642a:	b15b      	cbz	r3, 8006444 <__smakebuf_r+0x70>
 800642c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006430:	4630      	mov	r0, r6
 8006432:	f000 f80b 	bl	800644c <_isatty_r>
 8006436:	b128      	cbz	r0, 8006444 <__smakebuf_r+0x70>
 8006438:	89a3      	ldrh	r3, [r4, #12]
 800643a:	f023 0303 	bic.w	r3, r3, #3
 800643e:	f043 0301 	orr.w	r3, r3, #1
 8006442:	81a3      	strh	r3, [r4, #12]
 8006444:	89a3      	ldrh	r3, [r4, #12]
 8006446:	431d      	orrs	r5, r3
 8006448:	81a5      	strh	r5, [r4, #12]
 800644a:	e7cf      	b.n	80063ec <__smakebuf_r+0x18>

0800644c <_isatty_r>:
 800644c:	b538      	push	{r3, r4, r5, lr}
 800644e:	4d06      	ldr	r5, [pc, #24]	@ (8006468 <_isatty_r+0x1c>)
 8006450:	2300      	movs	r3, #0
 8006452:	4604      	mov	r4, r0
 8006454:	4608      	mov	r0, r1
 8006456:	602b      	str	r3, [r5, #0]
 8006458:	f7fb fc3b 	bl	8001cd2 <_isatty>
 800645c:	1c43      	adds	r3, r0, #1
 800645e:	d102      	bne.n	8006466 <_isatty_r+0x1a>
 8006460:	682b      	ldr	r3, [r5, #0]
 8006462:	b103      	cbz	r3, 8006466 <_isatty_r+0x1a>
 8006464:	6023      	str	r3, [r4, #0]
 8006466:	bd38      	pop	{r3, r4, r5, pc}
 8006468:	200003e0 	.word	0x200003e0

0800646c <_lseek_r>:
 800646c:	b538      	push	{r3, r4, r5, lr}
 800646e:	4d07      	ldr	r5, [pc, #28]	@ (800648c <_lseek_r+0x20>)
 8006470:	4604      	mov	r4, r0
 8006472:	4608      	mov	r0, r1
 8006474:	4611      	mov	r1, r2
 8006476:	2200      	movs	r2, #0
 8006478:	602a      	str	r2, [r5, #0]
 800647a:	461a      	mov	r2, r3
 800647c:	f7fb fc34 	bl	8001ce8 <_lseek>
 8006480:	1c43      	adds	r3, r0, #1
 8006482:	d102      	bne.n	800648a <_lseek_r+0x1e>
 8006484:	682b      	ldr	r3, [r5, #0]
 8006486:	b103      	cbz	r3, 800648a <_lseek_r+0x1e>
 8006488:	6023      	str	r3, [r4, #0]
 800648a:	bd38      	pop	{r3, r4, r5, pc}
 800648c:	200003e0 	.word	0x200003e0

08006490 <_read_r>:
 8006490:	b538      	push	{r3, r4, r5, lr}
 8006492:	4d07      	ldr	r5, [pc, #28]	@ (80064b0 <_read_r+0x20>)
 8006494:	4604      	mov	r4, r0
 8006496:	4608      	mov	r0, r1
 8006498:	4611      	mov	r1, r2
 800649a:	2200      	movs	r2, #0
 800649c:	602a      	str	r2, [r5, #0]
 800649e:	461a      	mov	r2, r3
 80064a0:	f7fb fbde 	bl	8001c60 <_read>
 80064a4:	1c43      	adds	r3, r0, #1
 80064a6:	d102      	bne.n	80064ae <_read_r+0x1e>
 80064a8:	682b      	ldr	r3, [r5, #0]
 80064aa:	b103      	cbz	r3, 80064ae <_read_r+0x1e>
 80064ac:	6023      	str	r3, [r4, #0]
 80064ae:	bd38      	pop	{r3, r4, r5, pc}
 80064b0:	200003e0 	.word	0x200003e0

080064b4 <_write_r>:
 80064b4:	b538      	push	{r3, r4, r5, lr}
 80064b6:	4d07      	ldr	r5, [pc, #28]	@ (80064d4 <_write_r+0x20>)
 80064b8:	4604      	mov	r4, r0
 80064ba:	4608      	mov	r0, r1
 80064bc:	4611      	mov	r1, r2
 80064be:	2200      	movs	r2, #0
 80064c0:	602a      	str	r2, [r5, #0]
 80064c2:	461a      	mov	r2, r3
 80064c4:	f7fb f807 	bl	80014d6 <_write>
 80064c8:	1c43      	adds	r3, r0, #1
 80064ca:	d102      	bne.n	80064d2 <_write_r+0x1e>
 80064cc:	682b      	ldr	r3, [r5, #0]
 80064ce:	b103      	cbz	r3, 80064d2 <_write_r+0x1e>
 80064d0:	6023      	str	r3, [r4, #0]
 80064d2:	bd38      	pop	{r3, r4, r5, pc}
 80064d4:	200003e0 	.word	0x200003e0

080064d8 <_close_r>:
 80064d8:	b538      	push	{r3, r4, r5, lr}
 80064da:	4d06      	ldr	r5, [pc, #24]	@ (80064f4 <_close_r+0x1c>)
 80064dc:	2300      	movs	r3, #0
 80064de:	4604      	mov	r4, r0
 80064e0:	4608      	mov	r0, r1
 80064e2:	602b      	str	r3, [r5, #0]
 80064e4:	f7fb fbd9 	bl	8001c9a <_close>
 80064e8:	1c43      	adds	r3, r0, #1
 80064ea:	d102      	bne.n	80064f2 <_close_r+0x1a>
 80064ec:	682b      	ldr	r3, [r5, #0]
 80064ee:	b103      	cbz	r3, 80064f2 <_close_r+0x1a>
 80064f0:	6023      	str	r3, [r4, #0]
 80064f2:	bd38      	pop	{r3, r4, r5, pc}
 80064f4:	200003e0 	.word	0x200003e0

080064f8 <_fstat_r>:
 80064f8:	b538      	push	{r3, r4, r5, lr}
 80064fa:	4d07      	ldr	r5, [pc, #28]	@ (8006518 <_fstat_r+0x20>)
 80064fc:	2300      	movs	r3, #0
 80064fe:	4604      	mov	r4, r0
 8006500:	4608      	mov	r0, r1
 8006502:	4611      	mov	r1, r2
 8006504:	602b      	str	r3, [r5, #0]
 8006506:	f7fb fbd4 	bl	8001cb2 <_fstat>
 800650a:	1c43      	adds	r3, r0, #1
 800650c:	d102      	bne.n	8006514 <_fstat_r+0x1c>
 800650e:	682b      	ldr	r3, [r5, #0]
 8006510:	b103      	cbz	r3, 8006514 <_fstat_r+0x1c>
 8006512:	6023      	str	r3, [r4, #0]
 8006514:	bd38      	pop	{r3, r4, r5, pc}
 8006516:	bf00      	nop
 8006518:	200003e0 	.word	0x200003e0

0800651c <_init>:
 800651c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800651e:	bf00      	nop
 8006520:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006522:	bc08      	pop	{r3}
 8006524:	469e      	mov	lr, r3
 8006526:	4770      	bx	lr

08006528 <_fini>:
 8006528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800652a:	bf00      	nop
 800652c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800652e:	bc08      	pop	{r3}
 8006530:	469e      	mov	lr, r3
 8006532:	4770      	bx	lr
