{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713101563580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713101563580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 14 15:32:43 2024 " "Processing started: Sun Apr 14 15:32:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713101563580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101563580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MOTOR_PWM_test -c MOTOR_PWM_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off MOTOR_PWM_test -c MOTOR_PWM_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101563581 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713101563901 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713101563902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_module-beh " "Found design unit 1: PWM_module-beh" {  } { { "PWM_module.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/PWM_module.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713101569756 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_module " "Found entity 1: PWM_module" {  } { { "PWM_module.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/PWM_module.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713101569756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101569756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_pwm_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motor_pwm_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOTOR_PWM_test-test " "Found design unit 1: MOTOR_PWM_test-test" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713101569757 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOTOR_PWM_test " "Found entity 1: MOTOR_PWM_test" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713101569757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101569757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-beh " "Found design unit 1: clk_div-beh" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713101569758 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713101569758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101569758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MOTOR_PWM_test " "Elaborating entity \"MOTOR_PWM_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713101570465 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0_N MOTOR_PWM_test.vhd(11) " "VHDL Signal Declaration warning at MOTOR_PWM_test.vhd(11): used implicit default value for signal \"HEX0_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713101570539 "|MOTOR_PWM_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:clk_divisor " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:clk_divisor\"" {  } { { "MOTOR_PWM_test.vhd" "clk_divisor" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713101570686 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DIV clk_div.vhd(23) " "VHDL Process Statement warning at clk_div.vhd(23): inferring latch(es) for signal or variable \"DIV\", which holds its previous value in one or more paths through the process" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713101570688 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[0\] clk_div.vhd(23) " "Inferred latch for \"DIV\[0\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570688 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[1\] clk_div.vhd(23) " "Inferred latch for \"DIV\[1\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[2\] clk_div.vhd(23) " "Inferred latch for \"DIV\[2\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[3\] clk_div.vhd(23) " "Inferred latch for \"DIV\[3\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[4\] clk_div.vhd(23) " "Inferred latch for \"DIV\[4\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[5\] clk_div.vhd(23) " "Inferred latch for \"DIV\[5\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[6\] clk_div.vhd(23) " "Inferred latch for \"DIV\[6\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[7\] clk_div.vhd(23) " "Inferred latch for \"DIV\[7\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[8\] clk_div.vhd(23) " "Inferred latch for \"DIV\[8\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[9\] clk_div.vhd(23) " "Inferred latch for \"DIV\[9\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[10\] clk_div.vhd(23) " "Inferred latch for \"DIV\[10\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[11\] clk_div.vhd(23) " "Inferred latch for \"DIV\[11\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[12\] clk_div.vhd(23) " "Inferred latch for \"DIV\[12\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[13\] clk_div.vhd(23) " "Inferred latch for \"DIV\[13\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[14\] clk_div.vhd(23) " "Inferred latch for \"DIV\[14\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[15\] clk_div.vhd(23) " "Inferred latch for \"DIV\[15\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[16\] clk_div.vhd(23) " "Inferred latch for \"DIV\[16\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[17\] clk_div.vhd(23) " "Inferred latch for \"DIV\[17\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[18\] clk_div.vhd(23) " "Inferred latch for \"DIV\[18\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[19\] clk_div.vhd(23) " "Inferred latch for \"DIV\[19\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[20\] clk_div.vhd(23) " "Inferred latch for \"DIV\[20\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[21\] clk_div.vhd(23) " "Inferred latch for \"DIV\[21\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[22\] clk_div.vhd(23) " "Inferred latch for \"DIV\[22\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[23\] clk_div.vhd(23) " "Inferred latch for \"DIV\[23\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[24\] clk_div.vhd(23) " "Inferred latch for \"DIV\[24\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[25\] clk_div.vhd(23) " "Inferred latch for \"DIV\[25\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[26\] clk_div.vhd(23) " "Inferred latch for \"DIV\[26\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[27\] clk_div.vhd(23) " "Inferred latch for \"DIV\[27\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[28\] clk_div.vhd(23) " "Inferred latch for \"DIV\[28\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[29\] clk_div.vhd(23) " "Inferred latch for \"DIV\[29\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[30\] clk_div.vhd(23) " "Inferred latch for \"DIV\[30\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[31\] clk_div.vhd(23) " "Inferred latch for \"DIV\[31\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101570689 "|MOTOR_PWM_test|clk_div:clk_divisor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_module PWM_module:PWM " "Elaborating entity \"PWM_module\" for hierarchy \"PWM_module:PWM\"" {  } { { "MOTOR_PWM_test.vhd" "PWM" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713101570704 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst PWM_module.vhd(31) " "VHDL Process Statement warning at PWM_module.vhd(31): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PWM_module.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/PWM_module.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713101570705 "|MOTOR_PWM_test|PWM_module:PWM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst PWM_module.vhd(45) " "VHDL Process Statement warning at PWM_module.vhd(45): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PWM_module.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/PWM_module.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713101570705 "|MOTOR_PWM_test|PWM_module:PWM"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[2\]\" and its non-tri-state driver." {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713101572048 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1713101572048 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713101572048 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1713101572048 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713101572068 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713101572068 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713101572068 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713101572068 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_N\[0\] GND " "Pin \"HEX0_N\[0\]\" is stuck at GND" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713101572068 "|MOTOR_PWM_test|HEX0_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_N\[1\] GND " "Pin \"HEX0_N\[1\]\" is stuck at GND" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713101572068 "|MOTOR_PWM_test|HEX0_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_N\[2\] GND " "Pin \"HEX0_N\[2\]\" is stuck at GND" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713101572068 "|MOTOR_PWM_test|HEX0_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_N\[3\] GND " "Pin \"HEX0_N\[3\]\" is stuck at GND" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713101572068 "|MOTOR_PWM_test|HEX0_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_N\[4\] GND " "Pin \"HEX0_N\[4\]\" is stuck at GND" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713101572068 "|MOTOR_PWM_test|HEX0_N[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_N\[5\] GND " "Pin \"HEX0_N\[5\]\" is stuck at GND" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713101572068 "|MOTOR_PWM_test|HEX0_N[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_N\[6\] GND " "Pin \"HEX0_N\[6\]\" is stuck at GND" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713101572068 "|MOTOR_PWM_test|HEX0_N[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713101572068 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713101572147 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PWM_module:PWM\|clk_cnt\[31\] Low " "Register PWM_module:PWM\|clk_cnt\[31\] will power up to Low" {  } { { "PWM_module.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/PWM_module.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713101572276 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PWM_module:PWM\|clk_cnt\[0\] Low " "Register PWM_module:PWM\|clk_cnt\[0\] will power up to Low" {  } { { "PWM_module.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/PWM_module.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713101572276 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clk_div:clk_divisor\|count\[31\] Low " "Register clk_div:clk_divisor\|count\[31\] will power up to Low" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713101572276 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clk_div:clk_divisor\|count\[0\] Low " "Register clk_div:clk_divisor\|count\[0\] will power up to Low" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/clk_div.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713101572276 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1713101572276 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713101572961 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713101572961 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[1\] " "No output dependent on input pin \"KEY_N\[1\]\"" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713101573470 "|MOTOR_PWM_test|KEY_N[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[2\] " "No output dependent on input pin \"KEY_N\[2\]\"" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713101573470 "|MOTOR_PWM_test|KEY_N[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[3\] " "No output dependent on input pin \"KEY_N\[3\]\"" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713101573470 "|MOTOR_PWM_test|KEY_N[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713101573470 "|MOTOR_PWM_test|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713101573470 "|MOTOR_PWM_test|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713101573470 "|MOTOR_PWM_test|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713101573470 "|MOTOR_PWM_test|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "MOTOR_PWM_test.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/Motore_test_PWM/MOTOR_PWM_test.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713101573470 "|MOTOR_PWM_test|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713101573470 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713101573472 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713101573472 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1713101573472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713101573472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713101573472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713101573487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 14 15:32:53 2024 " "Processing ended: Sun Apr 14 15:32:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713101573487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713101573487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713101573487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713101573487 ""}
