## A PFD-CP Type-II Fractional-N Phase Locked Loop Simulation and Layout

### 1. Team Members (Department of Electronic and Telecommunication Engineering, University of Moratuwa)

- Avishka Herath
- Manimohan Thiriloganathan
- Hansa Marasinghe
- Upeksha Dilhara
- Yasiru Amarasinghe
- Nilasi Methsarani
- Nimesh Kavinda
- Instructor: Kithmin Wickremasinghe (MASc).
- Supervisor: Dr. Subramaniam Thayaparan (PhD).

### 2. Overview of the Project:

### 3. Block Diagram of the Project:

### 4. Specifications of the Project:

### 5. Circuit Design:

#### 5.1 PLL:

#### 5.2 Phase-frequency detector (PFD):

#### 5.3 Charge pump (CP):

#### 5.4 Loop filter:

#### 5.5 Voltage-controlled oscillator (VCO):

#### 5.6 Frequency divider (FD):

### 6. Simulation results:

#### 6.1 PLL:

#### 6.2 Voltage-controlled oscillator (VCO):

#### 6.3 Charge pump (CP):

#### 6.4 Frequency divider (FD):

### 7. Control Interface:

### 8. Layout Design:

### 9. Physical Verification (DRC, LVS):

### 10. Post-layout Verification after PEX:

### 11. GDS streaming:
