-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\mw_spectrumanalyser\mw_spectrumanalyser_src_nfp_mul_single.vhd
-- Created: 2020-12-24 09:22:44
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: mw_spectrumanalyser_src_nfp_mul_single
-- Source Path: mw_spectrumanalyser/Spectrum Analyser/Spectrum Options/nfp_mul_single
-- Hierarchy Level: 2
-- 
-- {Latency Strategy = "Max", Denormal Handling = "off"}
-- {Mantissa Multiply Strategy = "PartMultiplierPartAddShift"}
-- {Part Add Shift Multiplier Size = "18x24"}
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.mw_spectrumanalyser_src_Spectrum_Analyser_pkg.ALL;

ENTITY mw_spectrumanalyser_src_nfp_mul_single IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_16_0                        :   IN    std_logic;
        nfp_in1                           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        nfp_in2                           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        nfp_out                           :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
        );
END mw_spectrumanalyser_src_nfp_mul_single;


ARCHITECTURE rtl OF mw_spectrumanalyser_src_nfp_mul_single IS

  -- Signals
  SIGNAL nfp_in2_unsigned                 : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL BS                               : std_logic;  -- ufix1
  SIGNAL BE                               : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL BM                               : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Compare_To_Constant1_out1        : std_logic;
  SIGNAL Delay16_out1                     : std_logic;
  SIGNAL Compare_To_Zero3_out1            : std_logic;
  SIGNAL Delay14_out1                     : std_logic;
  SIGNAL Logical_Operator1_out1           : std_logic;
  SIGNAL nfp_in1_unsigned                 : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL AS                               : std_logic;  -- ufix1
  SIGNAL AE                               : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL AM                               : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Compare_To_Constant_out1         : std_logic;
  SIGNAL Delay21_out1                     : std_logic;
  SIGNAL Compare_To_Zero2_out1            : std_logic;
  SIGNAL Delay19_out1                     : std_logic;
  SIGNAL Logical_Operator_out1            : std_logic;
  SIGNAL Delay3_out1                      : std_logic;
  SIGNAL Delay7_out1                      : std_logic;
  SIGNAL Logical_Operator_out1_1          : std_logic;
  SIGNAL Switch_out1                      : std_logic;
  SIGNAL Switch1_out1                     : std_logic;
  SIGNAL Delay_reg                        : std_logic_vector(0 TO 6);  -- ufix1 [7]
  SIGNAL Delay_reg_next                   : std_logic_vector(0 TO 6);  -- ufix1 [7]
  SIGNAL Delay_out1                       : std_logic;
  SIGNAL Constant8_out1                   : std_logic;  -- ufix1
  SIGNAL Constant7_out1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Relational_Operator_relop1       : std_logic;
  SIGNAL Delay4_out1                      : std_logic;
  SIGNAL Logical_Operator2_out1           : std_logic;
  SIGNAL Logical_Operator_out1_2          : std_logic;  -- ufix1
  SIGNAL Add_out1                         : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay3_out1_1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Add_add_cast                     : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Constant6_out1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Logical_Operator3_out1           : std_logic;
  SIGNAL Compare_To_Zero1_out1            : std_logic;
  SIGNAL Delay20_out1                     : std_logic;
  SIGNAL Constant3_out1                   : std_logic;  -- ufix1
  SIGNAL Constant2_out1                   : std_logic;  -- ufix1
  SIGNAL Switch2_out1                     : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_3          : std_logic;
  SIGNAL Delay8_out1                      : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Bit_Concat1_out1                 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Constant4_out1                   : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Switch3_out1                     : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL BitSlice9_out1                   : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Delay24_out1                     : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Compare_To_Zero_out1             : std_logic;
  SIGNAL Delay23_out1                     : std_logic;
  SIGNAL Constant1_out1                   : std_logic;  -- ufix1
  SIGNAL Constant_out1                    : std_logic;  -- ufix1
  SIGNAL Switch1_out1_1                   : std_logic;  -- ufix1
  SIGNAL Delay6_out1                      : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Bit_Concat_out1                  : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Constant5_out1                   : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Switch_out1_1                    : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL M_to_1_M_out1                    : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Product_out1                     : unsigned(41 DOWNTO 0);  -- ufix42
  SIGNAL Delay8_reg                       : vector_of_unsigned42(0 TO 1);  -- ufix42 [2]
  SIGNAL Delay8_reg_next                  : vector_of_unsigned42(0 TO 1);  -- ufix42 [2]
  SIGNAL Delay8_out1_1                    : unsigned(41 DOWNTO 0);  -- ufix42
  SIGNAL BitSlice5_out1                   : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Delay14_out1_1                   : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL DTC6_out1                        : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL C1_out1                          : unsigned(25 DOWNTO 0);  -- ufix26
  SIGNAL Constant1_out1_1                 : std_logic;
  SIGNAL Bit_Concat2_out1                 : unsigned(24 DOWNTO 0);  -- ufix25
  SIGNAL DTC6_out1_1                      : unsigned(25 DOWNTO 0);  -- ufix26
  SIGNAL Delay2_out1                      : unsigned(24 DOWNTO 0);  -- ufix25
  SIGNAL DTC4_out1                        : unsigned(25 DOWNTO 0);  -- ufix26
  SIGNAL Bit_Slice_out1                   : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Sum1_out1                        : unsigned(24 DOWNTO 0);  -- ufix25
  SIGNAL Bit_Slice1_out1                  : std_logic;  -- ufix1
  SIGNAL Bit_Concat1_out1_1               : unsigned(25 DOWNTO 0);  -- ufix26
  SIGNAL Delay3_out1_2                    : unsigned(25 DOWNTO 0);  -- ufix26
  SIGNAL Mux1_out1                        : vector_of_unsigned26(0 TO 3);  -- ufix26 [4]
  SIGNAL Selector5_out1                   : unsigned(25 DOWNTO 0);  -- ufix26
  SIGNAL Delay6_reg                       : vector_of_unsigned26(0 TO 1);  -- ufix26 [2]
  SIGNAL Delay6_reg_next                  : vector_of_unsigned26(0 TO 1);  -- ufix26 [2]
  SIGNAL Delay6_out1_1                    : unsigned(25 DOWNTO 0);  -- ufix26
  SIGNAL Bit_Slice3_out1                  : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Sum2_out1                        : unsigned(42 DOWNTO 0);  -- ufix43
  SIGNAL Bit_Slice4_out1                  : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Bit_Concat4_out1                 : unsigned(44 DOWNTO 0);  -- ufix45
  SIGNAL Delay4_out1_1                    : unsigned(44 DOWNTO 0);  -- ufix45
  SIGNAL BitSlice4_out1                   : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Delay13_out1                     : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL DTC7_out1                        : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Selector4_out1                   : unsigned(25 DOWNTO 0);  -- ufix26
  SIGNAL Delay5_reg                       : vector_of_unsigned26(0 TO 1);  -- ufix26 [2]
  SIGNAL Delay5_reg_next                  : vector_of_unsigned26(0 TO 1);  -- ufix26 [2]
  SIGNAL Delay5_out1                      : unsigned(25 DOWNTO 0);  -- ufix26
  SIGNAL BitSlice1_out1                   : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Delay12_out1                     : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL DTC8_out1                        : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Selector3_out1                   : unsigned(25 DOWNTO 0);  -- ufix26
  SIGNAL Delay3_reg                       : vector_of_unsigned26(0 TO 1);  -- ufix26 [2]
  SIGNAL Delay3_reg_next                  : vector_of_unsigned26(0 TO 1);  -- ufix26 [2]
  SIGNAL Delay3_out1_3                    : unsigned(25 DOWNTO 0);  -- ufix26
  SIGNAL Bit_Slice1_out1_1                : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Sum31_out1                       : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL Bit_Slice2_out1                  : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Bit_Concat3_out1                 : unsigned(28 DOWNTO 0);  -- ufix29
  SIGNAL Delay19_out1_1                   : unsigned(28 DOWNTO 0);  -- ufix29
  SIGNAL Bit_Slice5_out1                  : unsigned(24 DOWNTO 0);  -- ufix25
  SIGNAL FinalSum1_out1                   : unsigned(45 DOWNTO 0);  -- ufix46
  SIGNAL Bit_Slice6_out1                  : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL Bit_Concat1_out1_2               : unsigned(49 DOWNTO 0);  -- ufix50
  SIGNAL Data_Type_Conversion_out1        : unsigned(47 DOWNTO 0);  -- ufix48
  SIGNAL Constant1_out1_2                 : std_logic;
  SIGNAL Bit_Concat_out1_1                : unsigned(48 DOWNTO 0);  -- ufix49
  SIGNAL Delay3_out1_4                    : unsigned(48 DOWNTO 0);  -- ufix49
  SIGNAL Bit_Slice1_out1_2                : std_logic;  -- ufix1
  SIGNAL Logical_Operator1_out1_1         : std_logic;
  SIGNAL Delay3_out1_5                    : std_logic;
  SIGNAL Logical_Operator3_out1_1         : std_logic;
  SIGNAL Logical_Operator_out1_4          : std_logic;
  SIGNAL Delay1_out1                      : std_logic;
  SIGNAL Logical_Operator2_out1_1         : std_logic;
  SIGNAL Delay8_reg_1                     : std_logic_vector(0 TO 3);  -- ufix1 [4]
  SIGNAL Delay8_reg_next_1                : std_logic_vector(0 TO 3);  -- ufix1 [4]
  SIGNAL Delay8_out1_2                    : std_logic;
  SIGNAL Delay4_out1_2                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay5_out1_1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Subtract_out1                    : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Delay_out1_1                     : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Constant2_out1_1                 : unsigned(6 DOWNTO 0);  -- ufix7
  SIGNAL Constant1_out1_3                 : std_logic;
  SIGNAL Constant3_out1_1                 : std_logic;
  SIGNAL Switch_out1_2                    : std_logic;
  SIGNAL Bit_Concat1_out1_3               : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch1_out1_2                   : std_logic;
  SIGNAL Bit_Concat_out1_2                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Add1_out1                        : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Delay2_out1_1                    : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Subtract2_sub_cast               : signed(31 DOWNTO 0);  -- sfix32
  SIGNAL Subtract2_sub_cast_1             : signed(31 DOWNTO 0);  -- sfix32
  SIGNAL Subtract2_sub_temp               : signed(31 DOWNTO 0);  -- sfix32
  SIGNAL Subtract2_out1                   : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Constant4_out1_1                 : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Switch2_out1_1                   : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Delay4_reg                       : vector_of_signed10(0 TO 3);  -- sfix10 [4]
  SIGNAL Delay4_reg_next                  : vector_of_signed10(0 TO 3);  -- sfix10 [4]
  SIGNAL Delay4_out1_3                    : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Constant_out1_1                  : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Switch1_out1_3                   : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Add_add_cast_1                   : signed(31 DOWNTO 0);  -- sfix32
  SIGNAL Add_add_temp                     : signed(31 DOWNTO 0);  -- sfix32
  SIGNAL Add_out1_1                       : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Compare_To_Constant_out1_1       : std_logic;
  SIGNAL Constant1_out1_4                 : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Switch2_out1_2                   : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Delay18_out1                     : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Compare_To_Constant1_out1_1      : std_logic;
  SIGNAL Logical_Operator1_out1_2         : std_logic;
  SIGNAL Logical_Operator4_out1           : std_logic;
  SIGNAL Logical_Operator7_out1           : std_logic;
  SIGNAL Logical_Operator5_out1           : std_logic;
  SIGNAL Logical_Operator6_out1           : std_logic;
  SIGNAL Logical_Operator8_out1           : std_logic;
  SIGNAL Inf_Zero_out1                    : std_logic;
  SIGNAL Logical_Operator2_out1_2         : std_logic;
  SIGNAL Logical_Operator10_out1          : std_logic;
  SIGNAL Delay13_reg                      : std_logic_vector(0 TO 5);  -- ufix1 [6]
  SIGNAL Delay13_reg_next                 : std_logic_vector(0 TO 5);  -- ufix1 [6]
  SIGNAL Delay13_out1_1                   : std_logic;
  SIGNAL Logical_Operator_out1_5          : std_logic;
  SIGNAL Compare_To_Constant_out1_2       : std_logic;
  SIGNAL Constant1_out1_5                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Shift_out1                   : unsigned(48 DOWNTO 0);  -- ufix49
  SIGNAL Switch_out1_3                    : unsigned(48 DOWNTO 0);  -- ufix49
  SIGNAL Bit_Slice_out1_1                 : unsigned(47 DOWNTO 0);  -- ufix48
  SIGNAL Bit_Slice2_out1_1                : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Bit_Slice4_out1_1                : std_logic;  -- ufix1
  SIGNAL Bit_Slice1_out1_3                : unsigned(21 DOWNTO 0);  -- ufix22
  SIGNAL Bit_Reduce_out1                  : std_logic;  -- ufix1
  SIGNAL Bit_Slice5_out1_1                : std_logic;  -- ufix1
  SIGNAL Bit_Slice3_out1_1                : std_logic;  -- ufix1
  SIGNAL Logical_Operator1_out1_3         : std_logic;
  SIGNAL Logical_Operator_out1_6          : std_logic;
  SIGNAL Bit_Slice1_out1_4                : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Delay1_out1_1                    : std_logic;
  SIGNAL Delay2_out1_2                    : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Delay2_out1_dtc                  : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Constant_out1_2                  : std_logic;
  SIGNAL Add_add_cast_2                   : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL Add_out1_2                       : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Delay_out1_2                     : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Switch_out1_4                    : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Bit_Slice2_out1_2                : std_logic;  -- ufix1
  SIGNAL Add1_add_cast                    : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL Add1_out1_1                      : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Add_add_cast_3                   : signed(31 DOWNTO 0);  -- sfix32
  SIGNAL Add_add_temp_1                   : signed(31 DOWNTO 0);  -- sfix32
  SIGNAL Add_out1_3                       : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant1_out1_6                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch1_out1_4                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant4_out1_2                 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch4_out1                     : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch6_out1                     : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay1_out1_2                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice4_out1_2                : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Bit_Shift_out1_1                 : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Switch1_out1_5                   : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Constant2_out1_2                 : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Switch2_out1_3                   : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Constant5_out1_1                 : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Bit_Set_out1                     : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Switch7_out1                     : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Switch5_out1                     : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Delay2_out1_3                    : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL nfp_out_pack                     : unsigned(31 DOWNTO 0);  -- ufix32

BEGIN
  nfp_in2_unsigned <= unsigned(nfp_in2);

  -- Split 32 bit word into FP sign, exponent, mantissa
  BS <= nfp_in2_unsigned(31);
  BE <= nfp_in2_unsigned(30 DOWNTO 23);
  BM <= nfp_in2_unsigned(22 DOWNTO 0);

  
  Compare_To_Constant1_out1 <= '1' WHEN BE = to_unsigned(16#FF#, 8) ELSE
      '0';

  Delay16_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay16_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay16_out1 <= Compare_To_Constant1_out1;
      END IF;
    END IF;
  END PROCESS Delay16_process;


  
  Compare_To_Zero3_out1 <= '1' WHEN BM /= to_unsigned(16#000000#, 23) ELSE
      '0';

  Delay14_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay14_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay14_out1 <= Compare_To_Zero3_out1;
      END IF;
    END IF;
  END PROCESS Delay14_process;


  Logical_Operator1_out1 <= Delay16_out1 AND Delay14_out1;

  nfp_in1_unsigned <= unsigned(nfp_in1);

  -- Split 32 bit word into FP sign, exponent, mantissa
  AS <= nfp_in1_unsigned(31);
  AE <= nfp_in1_unsigned(30 DOWNTO 23);
  AM <= nfp_in1_unsigned(22 DOWNTO 0);

  
  Compare_To_Constant_out1 <= '1' WHEN AE = to_unsigned(16#FF#, 8) ELSE
      '0';

  Delay21_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay21_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay21_out1 <= Compare_To_Constant_out1;
      END IF;
    END IF;
  END PROCESS Delay21_process;


  
  Compare_To_Zero2_out1 <= '1' WHEN AM /= to_unsigned(16#000000#, 23) ELSE
      '0';

  Delay19_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay19_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay19_out1 <= Compare_To_Zero2_out1;
      END IF;
    END IF;
  END PROCESS Delay19_process;


  Logical_Operator_out1 <= Delay21_out1 AND Delay19_out1;

  Delay3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay3_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay3_out1 <= AS;
      END IF;
    END IF;
  END PROCESS Delay3_process;


  Delay7_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay7_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay7_out1 <= BS;
      END IF;
    END IF;
  END PROCESS Delay7_process;


  Logical_Operator_out1_1 <= Delay3_out1 XOR Delay7_out1;

  
  Switch_out1 <= Logical_Operator_out1_1 WHEN Logical_Operator_out1 = '0' ELSE
      Delay3_out1;

  
  Switch1_out1 <= Switch_out1 WHEN Logical_Operator1_out1 = '0' ELSE
      Delay7_out1;

  Delay_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay_reg(0) <= '0';
      Delay_reg(1) <= '0';
      Delay_reg(2) <= '0';
      Delay_reg(3) <= '0';
      Delay_reg(4) <= '0';
      Delay_reg(5) <= '0';
      Delay_reg(6) <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay_reg(0) <= Delay_reg_next(0);
        Delay_reg(1) <= Delay_reg_next(1);
        Delay_reg(2) <= Delay_reg_next(2);
        Delay_reg(3) <= Delay_reg_next(3);
        Delay_reg(4) <= Delay_reg_next(4);
        Delay_reg(5) <= Delay_reg_next(5);
        Delay_reg(6) <= Delay_reg_next(6);
      END IF;
    END IF;
  END PROCESS Delay_process;

  Delay_out1 <= Delay_reg(6);
  Delay_reg_next(0) <= Switch1_out1;
  Delay_reg_next(1) <= Delay_reg(0);
  Delay_reg_next(2) <= Delay_reg(1);
  Delay_reg_next(3) <= Delay_reg(2);
  Delay_reg_next(4) <= Delay_reg(3);
  Delay_reg_next(5) <= Delay_reg(4);
  Delay_reg_next(6) <= Delay_reg(5);

  Constant8_out1 <= '1';

  Constant7_out1 <= to_unsigned(16#08#, 8);

  Delay4_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay4_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay4_out1 <= Relational_Operator_relop1;
      END IF;
    END IF;
  END PROCESS Delay4_process;


  Logical_Operator2_out1 <=  NOT Delay4_out1;

  Logical_Operator_out1_2 <= Constant8_out1 AND Logical_Operator2_out1;

  Delay3_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay3_out1_1 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay3_out1_1 <= Add_out1;
      END IF;
    END IF;
  END PROCESS Delay3_1_process;


  Add_add_cast <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & Logical_Operator_out1_2;
  Add_out1 <= Delay3_out1_1 + Add_add_cast;

  
  Relational_Operator_relop1 <= '1' WHEN Add_out1 >= Constant7_out1 ELSE
      '0';

  Constant6_out1 <= to_unsigned(16#00#, 8);

  Logical_Operator3_out1 <=  NOT Logical_Operator1_out1;

  
  Compare_To_Zero1_out1 <= '1' WHEN BE = to_unsigned(16#00#, 8) ELSE
      '0';

  Delay20_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay20_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay20_out1 <= Compare_To_Zero1_out1;
      END IF;
    END IF;
  END PROCESS Delay20_process;


  Constant3_out1 <= '1';

  Constant2_out1 <= '0';

  
  Switch2_out1 <= Constant3_out1 WHEN Delay20_out1 = '0' ELSE
      Constant2_out1;

  Logical_Operator_out1_3 <= Logical_Operator_out1 AND Logical_Operator3_out1;

  Delay8_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay8_out1 <= to_unsigned(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay8_out1 <= BM;
      END IF;
    END IF;
  END PROCESS Delay8_process;


  Bit_Concat1_out1 <= Switch2_out1 & Delay8_out1;

  Constant4_out1 <= to_unsigned(16#800000#, 24);

  
  Switch3_out1 <= Bit_Concat1_out1 WHEN Logical_Operator_out1_3 = '0' ELSE
      Constant4_out1;

  BitSlice9_out1 <= Switch3_out1(23 DOWNTO 6);

  Delay24_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay24_out1 <= to_unsigned(16#00000#, 18);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay24_out1 <= BitSlice9_out1;
      END IF;
    END IF;
  END PROCESS Delay24_process;


  
  Compare_To_Zero_out1 <= '1' WHEN AE = to_unsigned(16#00#, 8) ELSE
      '0';

  Delay23_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay23_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay23_out1 <= Compare_To_Zero_out1;
      END IF;
    END IF;
  END PROCESS Delay23_process;


  Constant1_out1 <= '1';

  Constant_out1 <= '0';

  
  Switch1_out1_1 <= Constant1_out1 WHEN Delay23_out1 = '0' ELSE
      Constant_out1;

  Delay6_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay6_out1 <= to_unsigned(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay6_out1 <= AM;
      END IF;
    END IF;
  END PROCESS Delay6_process;


  Bit_Concat_out1 <= Switch1_out1_1 & Delay6_out1;

  Constant5_out1 <= to_unsigned(16#800000#, 24);

  
  Switch_out1_1 <= Bit_Concat_out1 WHEN Logical_Operator1_out1 = '0' ELSE
      Constant5_out1;

  reduced_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      M_to_1_M_out1 <= to_unsigned(16#000000#, 24);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        M_to_1_M_out1 <= Switch_out1_1;
      END IF;
    END IF;
  END PROCESS reduced_process;


  Product_out1 <= Delay24_out1 * M_to_1_M_out1;

  Delay8_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay8_reg(0) <= to_unsigned(0, 42);
      Delay8_reg(1) <= to_unsigned(0, 42);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay8_reg(0) <= Delay8_reg_next(0);
        Delay8_reg(1) <= Delay8_reg_next(1);
      END IF;
    END IF;
  END PROCESS Delay8_1_process;

  Delay8_out1_1 <= Delay8_reg(1);
  Delay8_reg_next(0) <= Product_out1;
  Delay8_reg_next(1) <= Delay8_reg(0);

  BitSlice5_out1 <= Switch3_out1(5 DOWNTO 4);

  Delay14_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay14_out1_1 <= to_unsigned(16#0#, 2);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay14_out1_1 <= BitSlice5_out1;
      END IF;
    END IF;
  END PROCESS Delay14_1_process;


  DTC6_out1 <= resize(Delay14_out1_1, 8);

  C1_out1 <= to_unsigned(16#0000000#, 26);

  Constant1_out1_1 <= '0';

  Bit_Concat2_out1 <= Switch_out1_1 & Constant1_out1_1;

  DTC6_out1_1 <= resize(M_to_1_M_out1, 26);

  Delay2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay2_out1 <= to_unsigned(16#0000000#, 25);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay2_out1 <= Bit_Concat2_out1;
      END IF;
    END IF;
  END PROCESS Delay2_process;


  DTC4_out1 <= resize(Delay2_out1, 26);

  Bit_Slice_out1 <= Switch_out1_1(23 DOWNTO 1);

  Sum1_out1 <= resize(resize(Switch_out1_1, 32) + resize(Bit_Slice_out1, 32), 25);

  Bit_Slice1_out1 <= Switch_out1_1(0);

  Bit_Concat1_out1_1 <= Sum1_out1 & Bit_Slice1_out1;

  Delay3_2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay3_out1_2 <= to_unsigned(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay3_out1_2 <= Bit_Concat1_out1_1;
      END IF;
    END IF;
  END PROCESS Delay3_2_process;


  Mux1_out1(0) <= C1_out1;
  Mux1_out1(1) <= DTC6_out1_1;
  Mux1_out1(2) <= DTC4_out1;
  Mux1_out1(3) <= Delay3_out1_2;

  
  Selector5_out1 <= Mux1_out1(0) WHEN DTC6_out1 = to_unsigned(16#00#, 8) ELSE
      Mux1_out1(1) WHEN DTC6_out1 = to_unsigned(16#01#, 8) ELSE
      Mux1_out1(2) WHEN DTC6_out1 = to_unsigned(16#02#, 8) ELSE
      Mux1_out1(3);

  Delay6_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay6_reg(0) <= to_unsigned(16#0000000#, 26);
      Delay6_reg(1) <= to_unsigned(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay6_reg(0) <= Delay6_reg_next(0);
        Delay6_reg(1) <= Delay6_reg_next(1);
      END IF;
    END IF;
  END PROCESS Delay6_1_process;

  Delay6_out1_1 <= Delay6_reg(1);
  Delay6_reg_next(0) <= Selector5_out1;
  Delay6_reg_next(1) <= Delay6_reg(0);

  Bit_Slice3_out1 <= Delay6_out1_1(25 DOWNTO 2);

  Sum2_out1 <= resize(Delay8_out1_1, 43) + resize(Bit_Slice3_out1, 43);

  Bit_Slice4_out1 <= Delay6_out1_1(1 DOWNTO 0);

  Bit_Concat4_out1 <= Sum2_out1 & Bit_Slice4_out1;

  Delay4_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay4_out1_1 <= to_unsigned(0, 45);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay4_out1_1 <= Bit_Concat4_out1;
      END IF;
    END IF;
  END PROCESS Delay4_1_process;


  BitSlice4_out1 <= Switch3_out1(3 DOWNTO 2);

  Delay13_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay13_out1 <= to_unsigned(16#0#, 2);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay13_out1 <= BitSlice4_out1;
      END IF;
    END IF;
  END PROCESS Delay13_process;


  DTC7_out1 <= resize(Delay13_out1, 8);

  
  Selector4_out1 <= Mux1_out1(0) WHEN DTC7_out1 = to_unsigned(16#00#, 8) ELSE
      Mux1_out1(1) WHEN DTC7_out1 = to_unsigned(16#01#, 8) ELSE
      Mux1_out1(2) WHEN DTC7_out1 = to_unsigned(16#02#, 8) ELSE
      Mux1_out1(3);

  Delay5_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay5_reg(0) <= to_unsigned(16#0000000#, 26);
      Delay5_reg(1) <= to_unsigned(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay5_reg(0) <= Delay5_reg_next(0);
        Delay5_reg(1) <= Delay5_reg_next(1);
      END IF;
    END IF;
  END PROCESS Delay5_process;

  Delay5_out1 <= Delay5_reg(1);
  Delay5_reg_next(0) <= Selector4_out1;
  Delay5_reg_next(1) <= Delay5_reg(0);

  BitSlice1_out1 <= Switch3_out1(1 DOWNTO 0);

  Delay12_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay12_out1 <= to_unsigned(16#0#, 2);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay12_out1 <= BitSlice1_out1;
      END IF;
    END IF;
  END PROCESS Delay12_process;


  DTC8_out1 <= resize(Delay12_out1, 8);

  
  Selector3_out1 <= Mux1_out1(0) WHEN DTC8_out1 = to_unsigned(16#00#, 8) ELSE
      Mux1_out1(1) WHEN DTC8_out1 = to_unsigned(16#01#, 8) ELSE
      Mux1_out1(2) WHEN DTC8_out1 = to_unsigned(16#02#, 8) ELSE
      Mux1_out1(3);

  Delay3_3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay3_reg(0) <= to_unsigned(16#0000000#, 26);
      Delay3_reg(1) <= to_unsigned(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay3_reg(0) <= Delay3_reg_next(0);
        Delay3_reg(1) <= Delay3_reg_next(1);
      END IF;
    END IF;
  END PROCESS Delay3_3_process;

  Delay3_out1_3 <= Delay3_reg(1);
  Delay3_reg_next(0) <= Selector3_out1;
  Delay3_reg_next(1) <= Delay3_reg(0);

  Bit_Slice1_out1_1 <= Delay3_out1_3(25 DOWNTO 2);

  Sum31_out1 <= resize(resize(Delay5_out1, 32) + resize(Bit_Slice1_out1_1, 32), 27);

  Bit_Slice2_out1 <= Delay3_out1_3(1 DOWNTO 0);

  Bit_Concat3_out1 <= Sum31_out1 & Bit_Slice2_out1;

  Delay19_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay19_out1_1 <= to_unsigned(16#00000000#, 29);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay19_out1_1 <= Bit_Concat3_out1;
      END IF;
    END IF;
  END PROCESS Delay19_1_process;


  Bit_Slice5_out1 <= Delay19_out1_1(28 DOWNTO 4);

  FinalSum1_out1 <= resize(Delay4_out1_1, 46) + resize(Bit_Slice5_out1, 46);

  Bit_Slice6_out1 <= Delay19_out1_1(3 DOWNTO 0);

  Bit_Concat1_out1_2 <= FinalSum1_out1 & Bit_Slice6_out1;

  Data_Type_Conversion_out1 <= Bit_Concat1_out1_2(47 DOWNTO 0);

  Constant1_out1_2 <= '0';

  Bit_Concat_out1_1 <= Data_Type_Conversion_out1 & Constant1_out1_2;

  Delay3_4_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay3_out1_4 <= to_unsigned(0, 49);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay3_out1_4 <= Bit_Concat_out1_1;
      END IF;
    END IF;
  END PROCESS Delay3_4_process;


  Bit_Slice1_out1_2 <= Delay3_out1_4(48);

  Logical_Operator1_out1_1 <= Delay21_out1 OR Delay16_out1;

  Delay3_5_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay3_out1_5 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay3_out1_5 <= Logical_Operator1_out1_1;
      END IF;
    END IF;
  END PROCESS Delay3_5_process;


  Logical_Operator3_out1_1 <=  NOT Delay3_out1_5;

  Logical_Operator_out1_4 <= Delay23_out1 OR Delay20_out1;

  Delay1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay1_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay1_out1 <= Logical_Operator_out1_4;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  Logical_Operator2_out1_1 <= Logical_Operator3_out1_1 AND Delay1_out1;

  Delay8_2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay8_reg_1(0) <= '0';
      Delay8_reg_1(1) <= '0';
      Delay8_reg_1(2) <= '0';
      Delay8_reg_1(3) <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay8_reg_1(0) <= Delay8_reg_next_1(0);
        Delay8_reg_1(1) <= Delay8_reg_next_1(1);
        Delay8_reg_1(2) <= Delay8_reg_next_1(2);
        Delay8_reg_1(3) <= Delay8_reg_next_1(3);
      END IF;
    END IF;
  END PROCESS Delay8_2_process;

  Delay8_out1_2 <= Delay8_reg_1(3);
  Delay8_reg_next_1(0) <= Logical_Operator2_out1_1;
  Delay8_reg_next_1(1) <= Delay8_reg_1(0);
  Delay8_reg_next_1(2) <= Delay8_reg_1(1);
  Delay8_reg_next_1(3) <= Delay8_reg_1(2);

  Delay4_2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay4_out1_2 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay4_out1_2 <= AE;
      END IF;
    END IF;
  END PROCESS Delay4_2_process;


  Delay5_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay5_out1_1 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay5_out1_1 <= BE;
      END IF;
    END IF;
  END PROCESS Delay5_1_process;


  Subtract_out1 <= resize(resize(Delay4_out1_2, 32) + resize(Delay5_out1_1, 32), 9);

  Delay_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay_out1_1 <= to_unsigned(16#000#, 9);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay_out1_1 <= Subtract_out1;
      END IF;
    END IF;
  END PROCESS Delay_1_process;


  Constant2_out1_1 <= to_unsigned(16#3F#, 7);

  Constant1_out1_3 <= '1';

  Constant3_out1_1 <= '0';

  
  Switch_out1_2 <= Constant1_out1_3 WHEN Delay23_out1 = '0' ELSE
      Constant3_out1_1;

  Bit_Concat1_out1_3 <= Constant2_out1_1 & Switch_out1_2;

  
  Switch1_out1_2 <= Constant1_out1_3 WHEN Delay20_out1 = '0' ELSE
      Constant3_out1_1;

  Bit_Concat_out1_2 <= Constant2_out1_1 & Switch1_out1_2;

  Add1_out1 <= resize(resize(Bit_Concat1_out1_3, 32) + resize(Bit_Concat_out1_2, 32), 9);

  Delay2_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay2_out1_1 <= to_unsigned(16#000#, 9);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay2_out1_1 <= Add1_out1;
      END IF;
    END IF;
  END PROCESS Delay2_1_process;


  Subtract2_sub_cast <= signed(resize(Delay_out1_1, 32));
  Subtract2_sub_cast_1 <= signed(resize(Delay2_out1_1, 32));
  Subtract2_sub_temp <= Subtract2_sub_cast - Subtract2_sub_cast_1;
  Subtract2_out1 <= Subtract2_sub_temp(9 DOWNTO 0);

  Constant4_out1_1 <= to_signed(16#0FF#, 10);

  
  Switch2_out1_1 <= Subtract2_out1 WHEN Delay3_out1_5 = '0' ELSE
      Constant4_out1_1;

  Delay4_3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay4_reg(0) <= to_signed(16#000#, 10);
      Delay4_reg(1) <= to_signed(16#000#, 10);
      Delay4_reg(2) <= to_signed(16#000#, 10);
      Delay4_reg(3) <= to_signed(16#000#, 10);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay4_reg(0) <= Delay4_reg_next(0);
        Delay4_reg(1) <= Delay4_reg_next(1);
        Delay4_reg(2) <= Delay4_reg_next(2);
        Delay4_reg(3) <= Delay4_reg_next(3);
      END IF;
    END IF;
  END PROCESS Delay4_3_process;

  Delay4_out1_3 <= Delay4_reg(3);
  Delay4_reg_next(0) <= Switch2_out1_1;
  Delay4_reg_next(1) <= Delay4_reg(0);
  Delay4_reg_next(2) <= Delay4_reg(1);
  Delay4_reg_next(3) <= Delay4_reg(2);

  Constant_out1_1 <= to_signed(-16#1FF#, 10);

  
  Switch1_out1_3 <= Delay4_out1_3 WHEN Delay8_out1_2 = '0' ELSE
      Constant_out1_1;

  Add_add_cast_1 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & Bit_Slice1_out1_2;
  Add_add_temp <= Add_add_cast_1 + resize(Switch1_out1_3, 32);
  Add_out1_1 <= Add_add_temp(9 DOWNTO 0);

  
  Compare_To_Constant_out1_1 <= '1' WHEN Add_out1_1 > to_signed(-16#07F#, 10) ELSE
      '0';

  Constant1_out1_4 <= to_signed(-16#080#, 10);

  
  Switch2_out1_2 <= Constant1_out1_4 WHEN Compare_To_Constant_out1_1 = '0' ELSE
      Add_out1_1;

  Delay18_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay18_out1 <= to_signed(16#000#, 10);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay18_out1 <= Switch2_out1_2;
      END IF;
    END IF;
  END PROCESS Delay18_process;


  
  Compare_To_Constant1_out1_1 <= '1' WHEN Delay18_out1 > to_signed(16#07F#, 10) ELSE
      '0';

  Logical_Operator1_out1_2 <=  NOT Delay14_out1;

  Logical_Operator4_out1 <= Logical_Operator1_out1_2 AND Delay20_out1;

  Logical_Operator7_out1 <= Logical_Operator4_out1 AND Delay21_out1;

  Logical_Operator5_out1 <=  NOT Delay19_out1;

  Logical_Operator6_out1 <= Logical_Operator5_out1 AND Delay23_out1;

  Logical_Operator8_out1 <= Logical_Operator6_out1 AND Delay16_out1;

  Inf_Zero_out1 <= Logical_Operator7_out1 OR Logical_Operator8_out1;

  Logical_Operator2_out1_2 <= Logical_Operator_out1 OR Logical_Operator1_out1;

  Logical_Operator10_out1 <= Inf_Zero_out1 OR Logical_Operator2_out1_2;

  Delay13_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay13_reg(0) <= '0';
      Delay13_reg(1) <= '0';
      Delay13_reg(2) <= '0';
      Delay13_reg(3) <= '0';
      Delay13_reg(4) <= '0';
      Delay13_reg(5) <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay13_reg(0) <= Delay13_reg_next(0);
        Delay13_reg(1) <= Delay13_reg_next(1);
        Delay13_reg(2) <= Delay13_reg_next(2);
        Delay13_reg(3) <= Delay13_reg_next(3);
        Delay13_reg(4) <= Delay13_reg_next(4);
        Delay13_reg(5) <= Delay13_reg_next(5);
      END IF;
    END IF;
  END PROCESS Delay13_1_process;

  Delay13_out1_1 <= Delay13_reg(5);
  Delay13_reg_next(0) <= Logical_Operator10_out1;
  Delay13_reg_next(1) <= Delay13_reg(0);
  Delay13_reg_next(2) <= Delay13_reg(1);
  Delay13_reg_next(3) <= Delay13_reg(2);
  Delay13_reg_next(4) <= Delay13_reg(3);
  Delay13_reg_next(5) <= Delay13_reg(4);

  Logical_Operator_out1_5 <= Compare_To_Constant1_out1_1 OR Delay13_out1_1;

  
  Compare_To_Constant_out1_2 <= '1' WHEN Delay18_out1 < to_signed(-16#07F#, 10) ELSE
      '0';

  Constant1_out1_5 <= to_unsigned(16#7F#, 8);

  Bit_Shift_out1 <= Delay3_out1_4 srl 1;

  
  Switch_out1_3 <= Delay3_out1_4 WHEN Bit_Slice1_out1_2 = '0' ELSE
      Bit_Shift_out1;

  Bit_Slice_out1_1 <= Switch_out1_3(47 DOWNTO 0);

  Bit_Slice2_out1_1 <= Bit_Slice_out1_1(23 DOWNTO 22);

  Bit_Slice4_out1_1 <= Bit_Slice2_out1_1(0);

  Bit_Slice1_out1_3 <= Bit_Slice_out1_1(21 DOWNTO 0);

  Bit_Reduce_out1 <= (Bit_Slice1_out1_3(21) OR Bit_Slice1_out1_3(20) OR Bit_Slice1_out1_3(19) OR Bit_Slice1_out1_3(18) OR Bit_Slice1_out1_3(17) OR Bit_Slice1_out1_3(16) OR Bit_Slice1_out1_3(15) OR Bit_Slice1_out1_3(14) OR Bit_Slice1_out1_3(13) OR Bit_Slice1_out1_3(12) OR Bit_Slice1_out1_3(11) OR Bit_Slice1_out1_3(10) OR Bit_Slice1_out1_3(9) OR Bit_Slice1_out1_3(8) OR Bit_Slice1_out1_3(7) OR Bit_Slice1_out1_3(6) OR Bit_Slice1_out1_3(5) OR Bit_Slice1_out1_3(4) OR Bit_Slice1_out1_3(3) OR Bit_Slice1_out1_3(2) OR Bit_Slice1_out1_3(1) OR Bit_Slice1_out1_3(0));

  Bit_Slice5_out1_1 <= Bit_Slice2_out1_1(1);

  Bit_Slice3_out1_1 <= Bit_Slice_out1_1(24);

  Logical_Operator1_out1_3 <= Bit_Slice3_out1_1 OR (Bit_Slice4_out1_1 OR Bit_Reduce_out1);

  Logical_Operator_out1_6 <= Bit_Slice5_out1_1 AND Logical_Operator1_out1_3;

  Bit_Slice1_out1_4 <= Bit_Slice_out1_1(46 DOWNTO 24);

  Delay1_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay1_out1_1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay1_out1_1 <= Logical_Operator_out1_6;
      END IF;
    END IF;
  END PROCESS Delay1_1_process;


  Delay2_2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay2_out1_2 <= to_unsigned(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay2_out1_2 <= Bit_Slice1_out1_4;
      END IF;
    END IF;
  END PROCESS Delay2_2_process;


  Delay2_out1_dtc <= resize(Delay2_out1_2, 24);

  Constant_out1_2 <= '1';

  Add_add_cast_2 <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & Constant_out1_2;
  Add_out1_2 <= resize(resize(Bit_Slice1_out1_4, 32) + Add_add_cast_2, 24);

  Delay_2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay_out1_2 <= to_unsigned(16#000000#, 24);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay_out1_2 <= Add_out1_2;
      END IF;
    END IF;
  END PROCESS Delay_2_process;


  
  Switch_out1_4 <= Delay2_out1_dtc WHEN Delay1_out1_1 = '0' ELSE
      Delay_out1_2;

  Bit_Slice2_out1_2 <= Switch_out1_4(23);

  Add1_add_cast <= '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & Bit_Slice2_out1_2;
  Add1_out1_1 <= resize(resize(Constant1_out1_5, 32) + Add1_add_cast, 8);

  Add_add_cast_3 <= signed(resize(Add1_out1_1, 32));
  Add_add_temp_1 <= Add_add_cast_3 + resize(Delay18_out1, 32);
  Add_out1_3 <= unsigned(Add_add_temp_1(7 DOWNTO 0));

  Constant1_out1_6 <= to_unsigned(16#00#, 8);

  
  Switch1_out1_4 <= Add_out1_3 WHEN Compare_To_Constant_out1_2 = '0' ELSE
      Constant1_out1_6;

  Constant4_out1_2 <= to_unsigned(16#FF#, 8);

  
  Switch4_out1 <= Switch1_out1_4 WHEN Logical_Operator_out1_5 = '0' ELSE
      Constant4_out1_2;

  
  Switch6_out1 <= Constant6_out1 WHEN Relational_Operator_relop1 = '0' ELSE
      Switch4_out1;

  Delay1_2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay1_out1_2 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay1_out1_2 <= Switch6_out1;
      END IF;
    END IF;
  END PROCESS Delay1_2_process;


  Bit_Slice4_out1_2 <= Switch_out1_4(22 DOWNTO 0);

  Bit_Shift_out1_1 <= Bit_Slice4_out1_2 srl 1;

  
  Switch1_out1_5 <= Bit_Slice4_out1_2 WHEN Bit_Slice2_out1_2 = '0' ELSE
      Bit_Shift_out1_1;

  Constant2_out1_2 <= to_unsigned(16#000000#, 23);

  
  Switch2_out1_3 <= Switch1_out1_5 WHEN Compare_To_Constant_out1_2 = '0' ELSE
      Constant2_out1_2;

  Constant5_out1_1 <= to_unsigned(16#000000#, 23);

  Bit_Set_out1 <= Switch2_out1_3 OR to_unsigned(16#400000#, 23);

  
  Switch7_out1 <= Constant5_out1_1 WHEN Delay13_out1_1 = '0' ELSE
      Bit_Set_out1;

  
  Switch5_out1 <= Switch2_out1_3 WHEN Logical_Operator_out1_5 = '0' ELSE
      Switch7_out1;

  Delay2_3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay2_out1_3 <= to_unsigned(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_16_0 = '1' THEN
        Delay2_out1_3 <= Switch5_out1;
      END IF;
    END IF;
  END PROCESS Delay2_3_process;


  -- Combine FP sign, exponent, mantissa into 32 bit word
  nfp_out_pack <= Delay_out1 & Delay1_out1_2 & Delay2_out1_3;

  nfp_out <= std_logic_vector(nfp_out_pack);

END rtl;

