# This file is automatically written.  Do not modify.
proc gen_USERPARAMETER_IN01_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 2}
proc gen_USERPARAMETER_IN10_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 11}
proc gen_USERPARAMETER_IN09_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 10}
proc gen_USERPARAMETER_IN10_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 11}
proc gen_USERPARAMETER_IN09_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 10}
proc gen_USERPARAMETER_CFG_13_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 14}
proc gen_USERPARAMETER_CFG_58_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 59}
proc gen_USERPARAMETER_IN18_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 19}
proc gen_USERPARAMETER_IN43_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 44}
proc gen_USERPARAMETER_C_INPUT_SEL_45_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 46}
proc gen_USERPARAMETER_IN27_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 28}
proc gen_USERPARAMETER_IN36_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 37}
proc gen_USERPARAMETER_CFG_14_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 15}
proc gen_USERPARAMETER_CFG_60_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 61}
proc gen_USERPARAMETER_CFG_59_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 60}
proc gen_USERPARAMETER_IN45_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 46}
proc gen_USERPARAMETER_C_INPUT_SEL_46_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 47}
proc gen_USERPARAMETER_IN31_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 32}
proc gen_USERPARAMETER_IN54_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 55}
proc gen_USERPARAMETER_IN63_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 64}
proc gen_USERPARAMETER_CFG_15_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 16}
proc gen_USERPARAMETER_CFG_61_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 62}
proc gen_USERPARAMETER_C_INPUT_SEL_0_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 1}
proc gen_USERPARAMETER_C_INPUT_SEL_47_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 48}
proc gen_HDLPARAMETER_RESET_POLARITY_VALUE {RESET_POLARITY } {expr { ( $RESET_POLARITY eq "ACTIVE_HIGH" ) ? 1 : 0}}
proc gen_USERPARAMETER_IN18_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 19}
proc gen_USERPARAMETER_CFG_16_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 17}
proc gen_USERPARAMETER_CFG_62_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 63}
proc gen_USERPARAMETER_IN52_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 53}
proc gen_USERPARAMETER_C_INPUT_SEL_1_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 2}
proc gen_USERPARAMETER_C_INPUT_SEL_48_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 49}
proc gen_USERPARAMETER_IN06_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 7}
proc gen_USERPARAMETER_CFG_17_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 18}
proc gen_USERPARAMETER_CFG_63_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 64}
proc gen_USERPARAMETER_C_INPUT_SEL_2_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 3}
proc gen_USERPARAMETER_IN40_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 41}
proc gen_USERPARAMETER_IN39_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 40}
proc gen_USERPARAMETER_C_INPUT_SEL_50_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 51}
proc gen_USERPARAMETER_C_INPUT_SEL_49_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 50}
proc gen_USERPARAMETER_IN06_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 7}
proc gen_USERPARAMETER_CFG_18_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 19}
proc gen_USERPARAMETER_IN15_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 16}
proc gen_USERPARAMETER_C_INPUT_SEL_3_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 4}
proc gen_USERPARAMETER_C_INPUT_SEL_51_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 52}
proc gen_USERPARAMETER_IN27_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 28}
proc gen_USERPARAMETER_IN24_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 25}
proc gen_USERPARAMETER_IN33_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 34}
proc gen_USERPARAMETER_CFG_20_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 21}
proc gen_USERPARAMETER_CFG_19_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 20}
proc gen_USERPARAMETER_IN61_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 62}
proc gen_USERPARAMETER_IN42_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 43}
proc gen_USERPARAMETER_C_INPUT_SEL_4_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 5}
proc gen_USERPARAMETER_C_INPUT_SEL_52_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 53}
proc gen_USERPARAMETER_IN51_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 52}
proc gen_USERPARAMETER_IN15_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 16}
proc gen_USERPARAMETER_IN60_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 61}
proc gen_USERPARAMETER_IN59_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 60}
proc gen_USERPARAMETER_CFG_21_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 22}
proc gen_USERPARAMETER_IN48_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 49}
proc gen_USERPARAMETER_C_INPUT_SEL_5_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 6}
proc gen_USERPARAMETER_C_INPUT_SEL_53_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 54}
proc gen_USERPARAMETER_IN03_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 4}
proc gen_USERPARAMETER_CFG_22_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 23}
proc gen_USERPARAMETER_C_INPUT_SEL_6_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 7}
proc gen_USERPARAMETER_IN36_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 37}
proc gen_USERPARAMETER_C_INPUT_SEL_54_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 55}
proc gen_USERPARAMETER_CFG_23_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 24}
proc gen_USERPARAMETER_C_INPUT_SEL_7_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 8}
proc gen_USERPARAMETER_C_INPUT_SEL_10_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 11}
proc gen_USERPARAMETER_C_INPUT_SEL_55_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 56}
proc gen_USERPARAMETER_IN24_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 25}
proc gen_USERPARAMETER_IN03_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 4}
proc gen_USERPARAMETER_CFG_24_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 25}
proc gen_USERPARAMETER_IN57_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 58}
proc gen_USERPARAMETER_IN12_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 13}
proc gen_USERPARAMETER_C_INPUT_SEL_8_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 9}
proc gen_USERPARAMETER_C_INPUT_SEL_11_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 12}
proc gen_USERPARAMETER_C_INPUT_SEL_56_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 57}
proc gen_USERPARAMETER_IN21_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 22}
proc gen_USERPARAMETER_IN12_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 13}
proc gen_USERPARAMETER_C_M01_AXIS_TDATA_WIDTH_VALUE {C_AXIS_TDATA_WIDTH } {expr $C_AXIS_TDATA_WIDTH}
proc gen_USERPARAMETER_IN30_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 31}
proc gen_USERPARAMETER_IN29_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 30}
proc gen_USERPARAMETER_CFG_25_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 26}
proc gen_USERPARAMETER_IN38_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 39}
proc gen_USERPARAMETER_IN45_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 46}
proc gen_USERPARAMETER_C_INPUT_SEL_9_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 10}
proc gen_USERPARAMETER_C_INPUT_SEL_12_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 13}
proc gen_USERPARAMETER_C_INPUT_SEL_57_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 58}
proc gen_USERPARAMETER_IN47_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 48}
proc gen_USERPARAMETER_IN56_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 57}
proc gen_USERPARAMETER_IN00_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 1}
proc gen_USERPARAMETER_CFG_26_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 27}
proc gen_USERPARAMETER_C_INPUT_SEL_13_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 14}
proc gen_USERPARAMETER_C_INPUT_SEL_58_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 59}
proc gen_USERPARAMETER_IN33_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 34}
proc gen_USERPARAMETER_CFG_27_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 28}
proc gen_USERPARAMETER_C_INPUT_SEL_14_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 15}
proc gen_USERPARAMETER_C_INPUT_SEL_60_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 61}
proc gen_USERPARAMETER_C_INPUT_SEL_59_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 60}
proc gen_USERPARAMETER_IN21_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 22}
proc gen_USERPARAMETER_CFG_28_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 29}
proc gen_USERPARAMETER_IN54_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 55}
proc gen_USERPARAMETER_C_INPUT_SEL_15_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 16}
proc gen_USERPARAMETER_C_INPUT_SEL_61_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 62}
proc gen_USERPARAMETER_IN08_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 9}
proc gen_USERPARAMETER_IN00_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 1}
proc gen_USERPARAMETER_CFG_30_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 31}
proc gen_USERPARAMETER_CFG_29_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 30}
proc gen_USERPARAMETER_IN08_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 9}
proc gen_USERPARAMETER_IN42_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 43}
proc gen_USERPARAMETER_C_INPUT_SEL_16_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 17}
proc gen_USERPARAMETER_C_INPUT_SEL_62_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 63}
proc gen_USERPARAMETER_IN17_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 18}
proc gen_USERPARAMETER_IN26_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 27}
proc gen_USERPARAMETER_CFG_31_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 32}
proc gen_USERPARAMETER_IN35_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 36}
proc gen_USERPARAMETER_C_INPUT_SEL_17_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 18}
proc gen_USERPARAMETER_C_INPUT_SEL_63_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 64}
proc gen_USERPARAMETER_IN30_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 31}
proc gen_USERPARAMETER_IN29_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 30}
proc gen_USERPARAMETER_IN44_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 45}
proc gen_USERPARAMETER_IN53_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 54}
proc gen_USERPARAMETER_CFG_32_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 33}
proc gen_USERPARAMETER_IN63_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 64}
proc gen_USERPARAMETER_IN62_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 63}
proc gen_USERPARAMETER_C_INPUT_SEL_18_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 19}
proc gen_USERPARAMETER_IN17_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 18}
proc gen_USERPARAMETER_INITIAL_RESET_CLOCK_CYCLES_ENABLEMENT {CLOCK_TYPE } {expr { $CLOCK_TYPE eq "Single_Ended"} }
proc gen_USERPARAMETER_CFG_33_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 34}
proc gen_USERPARAMETER_IN51_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 52}
proc gen_USERPARAMETER_C_INPUT_SEL_20_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 21}
proc gen_USERPARAMETER_C_INPUT_SEL_19_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 20}
proc gen_USERPARAMETER_C_S00_AXIS_TDATA_WIDTH_VALUE {C_AXIS_TDATA_WIDTH } {expr $C_AXIS_TDATA_WIDTH}
proc gen_USERPARAMETER_IN05_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 6}
proc gen_USERPARAMETER_CFG_34_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 35}
proc gen_USERPARAMETER_IN38_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 39}
proc gen_USERPARAMETER_C_INPUT_SEL_21_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 22}
proc gen_USERPARAMETER_CFG_35_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 36}
proc gen_USERPARAMETER_IN05_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 6}
proc gen_USERPARAMETER_C_INPUT_SEL_22_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 23}
proc gen_USERPARAMETER_IN26_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 27}
proc gen_USERPARAMETER_IN14_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 15}
proc gen_USERPARAMETER_IN23_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 24}
proc gen_USERPARAMETER_CFG_36_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 37}
proc gen_USERPARAMETER_IN60_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 61}
proc gen_USERPARAMETER_IN59_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 60}
proc gen_USERPARAMETER_IN32_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 33}
proc gen_USERPARAMETER_C_INPUT_SEL_23_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 24}
proc gen_USERPARAMETER_IN41_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 42}
proc gen_HDLPARAMETER_RST_POLARITY_VALUE {RST_POLARITY } {expr { ( $RST_POLARITY eq "ACTIVE_HIGH" ) ? 1 : 0}}
proc gen_USERPARAMETER_IN14_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 15}
proc gen_USERPARAMETER_IN50_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 51}
proc gen_USERPARAMETER_IN49_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 50}
proc gen_USERPARAMETER_CFG_37_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 38}
proc gen_USERPARAMETER_IN58_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 59}
proc gen_USERPARAMETER_IN47_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 48}
proc gen_USERPARAMETER_C_INPUT_SEL_24_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 25}
proc gen_USERPARAMETER_IN02_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 3}
proc gen_USERPARAMETER_CFG_38_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 39}
proc gen_USERPARAMETER_C_INPUT_SEL_25_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 26}
proc gen_USERPARAMETER_IN35_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 36}
proc gen_USERPARAMETER_CFG_40_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 41}
proc gen_USERPARAMETER_CFG_39_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 40}
proc gen_HDLPARAMETER_TOTAL_PERIOD_VALUE {PULSE_PERIOD RST_PERIOD } {expr {  ( $PULSE_PERIOD > 0 ) ? [expr $PULSE_PERIOD - $RST_PERIOD] : 0 }}
proc gen_USERPARAMETER_C_INPUT_SEL_26_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 27}
proc gen_USERPARAMETER_IN23_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 24}
proc gen_USERPARAMETER_CFG_41_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 42}
proc gen_USERPARAMETER_IN56_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 57}
proc gen_USERPARAMETER_IN02_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 3}
proc gen_USERPARAMETER_C_INPUT_SEL_27_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 28}
proc gen_USERPARAMETER_IN11_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 12}
proc gen_USERPARAMETER_IN11_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 12}
proc gen_USERPARAMETER_IN20_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 21}
proc gen_USERPARAMETER_IN19_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 20}
proc gen_USERPARAMETER_CFG_42_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 43}
proc gen_USERPARAMETER_IN28_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 29}
proc gen_USERPARAMETER_IN44_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 45}
proc gen_USERPARAMETER_C_INPUT_SEL_28_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 29}
proc gen_USERPARAMETER_IN37_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 38}
proc gen_HDLPARAMETER_CLOCK_PERIOD_VALUE {FREQ_HZ } {expr { 1000000000.0 / $FREQ_HZ }}
proc gen_USERPARAMETER_IN46_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 47}
proc gen_USERPARAMETER_CFG_43_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 44}
proc gen_USERPARAMETER_IN55_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 56}
proc gen_USERPARAMETER_C_INPUT_SEL_30_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 31}
proc gen_USERPARAMETER_C_INPUT_SEL_29_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 30}
proc gen_USERPARAMETER_IN32_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 33}
proc gen_USERPARAMETER_CFG_44_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 45}
proc gen_USERPARAMETER_C_INPUT_SEL_31_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 32}
proc gen_USERPARAMETER_IN20_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 21}
proc gen_USERPARAMETER_IN19_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 20}
proc gen_USERPARAMETER_CFG_00_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 1}
proc gen_USERPARAMETER_CFG_45_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 46}
proc gen_USERPARAMETER_IN53_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 54}
proc gen_USERPARAMETER_C_INPUT_SEL_32_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 33}
proc gen_USERPARAMETER_IN07_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 8}
proc gen_USERPARAMETER_CFG_01_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 2}
proc gen_USERPARAMETER_CFG_46_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 47}
proc gen_USERPARAMETER_IN41_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 42}
proc gen_USERPARAMETER_C_INPUT_SEL_33_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 34}
proc gen_USERPARAMETER_IN07_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 8}
proc gen_USERPARAMETER_IN16_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 17}
proc gen_USERPARAMETER_CFG_02_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 3}
proc gen_USERPARAMETER_CFG_47_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 48}
proc gen_USERPARAMETER_C_NEGATE_FLAG_ENABLEMENT {C_COMPLEX_FLAG } {expr $C_COMPLEX_FLAG}
proc gen_USERPARAMETER_IN25_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 26}
proc gen_USERPARAMETER_C_INPUT_SEL_34_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 35}
proc gen_USERPARAMETER_IN28_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 29}
proc gen_USERPARAMETER_IN34_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 35}
proc gen_USERPARAMETER_C_M00_AXIS_TDATA_WIDTH_VALUE {C_AXIS_TDATA_WIDTH } {expr $C_AXIS_TDATA_WIDTH}
proc gen_USERPARAMETER_IN43_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 44}
proc gen_USERPARAMETER_CFG_03_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 4}
proc gen_USERPARAMETER_CFG_48_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 49}
proc gen_USERPARAMETER_IN62_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 63}
proc gen_USERPARAMETER_IN52_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 53}
proc gen_USERPARAMETER_C_INPUT_SEL_35_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 36}
proc gen_USERPARAMETER_IN61_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 62}
proc gen_USERPARAMETER_IN16_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 17}
proc gen_USERPARAMETER_CFG_04_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 5}
proc gen_USERPARAMETER_CFG_50_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 51}
proc gen_USERPARAMETER_CFG_49_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 50}
proc gen_USERPARAMETER_IN50_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 51}
proc gen_USERPARAMETER_IN49_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 50}
proc gen_USERPARAMETER_C_INPUT_SEL_36_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 37}
proc gen_USERPARAMETER_IN04_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 5}
proc gen_USERPARAMETER_CFG_05_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 6}
proc gen_USERPARAMETER_CFG_51_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 52}
proc gen_USERPARAMETER_IN37_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 38}
proc gen_USERPARAMETER_C_INPUT_SEL_37_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 38}
proc gen_USERPARAMETER_CFG_06_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 7}
proc gen_USERPARAMETER_CFG_52_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 53}
proc gen_USERPARAMETER_C_INPUT_SEL_38_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 39}
proc gen_USERPARAMETER_IN25_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 26}
proc gen_USERPARAMETER_IN04_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 5}
proc gen_USERPARAMETER_IN13_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 14}
proc gen_USERPARAMETER_CFG_07_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 8}
proc gen_USERPARAMETER_CFG_53_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 54}
proc gen_USERPARAMETER_IN58_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 59}
proc gen_USERPARAMETER_IN22_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 23}
proc gen_USERPARAMETER_RESET_POLARITY_ENABLEMENT {CLOCK_TYPE } {expr { $CLOCK_TYPE eq "Single_Ended"} }
proc gen_USERPARAMETER_C_INPUT_SEL_40_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 41}
proc gen_USERPARAMETER_C_INPUT_SEL_39_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 40}
proc gen_USERPARAMETER_IN31_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 32}
proc gen_USERPARAMETER_IN13_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 14}
proc gen_USERPARAMETER_IN40_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 41}
proc gen_USERPARAMETER_IN39_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 40}
proc gen_USERPARAMETER_CFG_08_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 9}
proc gen_USERPARAMETER_CFG_54_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 55}
proc gen_USERPARAMETER_IN48_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 49}
proc gen_USERPARAMETER_IN46_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 47}
proc gen_USERPARAMETER_C_INPUT_SEL_41_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 42}
proc gen_USERPARAMETER_C_OUT_BUF_ADDR_WIDTH_VALUE {C_IN_BUF_ADDR_WIDTH C_S_AXIS_DATA_TDATA_WIDTH C_S00_AXI_DATA_WIDTH } {expr { $C_IN_BUF_ADDR_WIDTH + (log($C_S_AXIS_DATA_TDATA_WIDTH)-log($C_S00_AXI_DATA_WIDTH))/log(2) }}
proc gen_USERPARAMETER_IN57_LEFT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 58}
proc gen_USERPARAMETER_IN01_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 2}
proc gen_USERPARAMETER_CFG_10_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 11}
proc gen_USERPARAMETER_CFG_09_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 10}
proc gen_USERPARAMETER_CFG_55_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 56}
proc gen_USERPARAMETER_C_INPUT_SEL_42_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 43}
proc gen_USERPARAMETER_IN34_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 35}
proc gen_USERPARAMETER_C_S01_AXIS_TDATA_WIDTH_VALUE {C_AXIS_TDATA_WIDTH } {expr $C_AXIS_TDATA_WIDTH}
proc gen_USERPARAMETER_CFG_11_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 12}
proc gen_USERPARAMETER_CFG_56_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 57}
proc gen_USERPARAMETER_C_INPUT_SEL_43_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 44}
proc gen_USERPARAMETER_IN22_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 23}
proc gen_USERPARAMETER_CFG_12_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 13}
proc gen_USERPARAMETER_CFG_57_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 58}
proc gen_USERPARAMETER_IN55_RIGHT_ENABLEMENT {N_PORTS } {expr $N_PORTS >= 56}
proc gen_USERPARAMETER_C_INPUT_SEL_44_ENABLEMENT {C_INPUT_SIZE } {expr $C_INPUT_SIZE >= 45}
