============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 21 2024  10:39:28 pm
  Module:                 b14
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                    Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock CLK)                   launch                                     0 R 
IR_reg[31]/CK                                            100    +0       0 R 
IR_reg[31]/Q                  SDFFRHQX1LVT      34  7.7  118  +242     242 R 
g21613/A                                                        +0     242   
g21613/Y                      INVX1LVT          31  6.4  124  +120     363 F 
g21611__5107/B                                                  +0     363   
g21611__5107/Y                XNOR2X1LVT         3  1.3   30  +136     499 R 
ADD_TC_OP_g568__4319/B                                          +0     499   
ADD_TC_OP_g568__4319/Y        AND2XLLVT          3  0.8   28   +73     572 R 
ADD_TC_OP_g566__5107/B                                          +0     572   
ADD_TC_OP_g566__5107/Y        AND2XLLVT          3  0.8   28   +73     645 R 
ADD_TC_OP_g564__5477/B                                          +0     645   
ADD_TC_OP_g564__5477/Y        AND2XLLVT          3  0.8   28   +73     718 R 
ADD_TC_OP_g562__7410/B                                          +0     718   
ADD_TC_OP_g562__7410/Y        AND2XLLVT          3  0.8   28   +73     790 R 
ADD_TC_OP_g560__2346/B                                          +0     790   
ADD_TC_OP_g560__2346/Y        AND2XLLVT          3  0.8   28   +73     863 R 
ADD_TC_OP_g558__9945/B                                          +0     863   
ADD_TC_OP_g558__9945/Y        AND2XLLVT          3  0.8   28   +73     936 R 
ADD_TC_OP_g556__6161/B                                          +0     936   
ADD_TC_OP_g556__6161/Y        AND2XLLVT          3  0.8   28   +73    1008 R 
ADD_TC_OP_g554__7482/B                                          +0    1008   
ADD_TC_OP_g554__7482/Y        AND2XLLVT          3  0.8   28   +73    1081 R 
ADD_TC_OP_g552__1881/B                                          +0    1081   
ADD_TC_OP_g552__1881/Y        AND2XLLVT          3  0.8   28   +73    1154 R 
ADD_TC_OP_g550__7098/B                                          +0    1154   
ADD_TC_OP_g550__7098/Y        AND2XLLVT          3  0.8   28   +73    1226 R 
ADD_TC_OP_g548__5122/B                                          +0    1226   
ADD_TC_OP_g548__5122/Y        AND2XLLVT          3  0.8   28   +73    1299 R 
ADD_TC_OP_g546__2802/B                                          +0    1299   
ADD_TC_OP_g546__2802/Y        AND2XLLVT          3  0.8   28   +73    1372 R 
ADD_TC_OP_g544__3680/B                                          +0    1372   
ADD_TC_OP_g544__3680/Y        AND2XLLVT          3  0.8   28   +73    1445 R 
ADD_TC_OP_g542__5526/B                                          +0    1445   
ADD_TC_OP_g542__5526/Y        AND2XLLVT          3  0.8   28   +73    1517 R 
ADD_TC_OP_g540__4319/B                                          +0    1517   
ADD_TC_OP_g540__4319/Y        AND2XLLVT          3  0.8   28   +73    1590 R 
ADD_TC_OP_g538__5107/B                                          +0    1590   
ADD_TC_OP_g538__5107/Y        AND2XLLVT          3  0.8   28   +73    1663 R 
ADD_TC_OP_g536__5477/B                                          +0    1663   
ADD_TC_OP_g536__5477/Y        AND2XLLVT          3  0.8   28   +73    1735 R 
ADD_TC_OP_g534__7410/B                                          +0    1735   
ADD_TC_OP_g534__7410/Y        AND2XLLVT          3  0.8   28   +73    1808 R 
ADD_TC_OP_g532__2346/B                                          +0    1808   
ADD_TC_OP_g532__2346/Y        AND2XLLVT          3  0.8   28   +73    1881 R 
ADD_TC_OP_g530__9945/B                                          +0    1881   
ADD_TC_OP_g530__9945/Y        AND2XLLVT          3  0.8   28   +73    1954 R 
ADD_TC_OP_g528__6161/B                                          +0    1954   
ADD_TC_OP_g528__6161/Y        AND2XLLVT          3  0.8   28   +73    2026 R 
ADD_TC_OP_g526__7482/B                                          +0    2026   
ADD_TC_OP_g526__7482/Y        AND2XLLVT          3  0.8   28   +73    2099 R 
ADD_TC_OP_g524__1881/B                                          +0    2099   
ADD_TC_OP_g524__1881/Y        AND2XLLVT          3  0.8   28   +73    2172 R 
ADD_TC_OP_g522__7098/B                                          +0    2172   
ADD_TC_OP_g522__7098/Y        AND2XLLVT          3  0.8   28   +73    2244 R 
ADD_TC_OP_g520__5122/B                                          +0    2244   
ADD_TC_OP_g520__5122/Y        AND2XLLVT          3  0.8   28   +73    2317 R 
ADD_TC_OP_g518__2802/B                                          +0    2317   
ADD_TC_OP_g518__2802/Y        AND2XLLVT          3  0.8   28   +73    2390 R 
ADD_TC_OP_g516__3680/B                                          +0    2390   
ADD_TC_OP_g516__3680/Y        AND2XLLVT          3  0.8   28   +73    2462 R 
ADD_TC_OP_g514__5526/B                                          +0    2462   
ADD_TC_OP_g514__5526/Y        AND2XLLVT          3  1.0   33   +76    2538 R 
ADD_TC_OP_g512__4319/B                                          +0    2538   
ADD_TC_OP_g512__4319/Y        NAND2X1LVT         2  0.4   36   +40    2578 F 
ADD_TC_OP_g510__6260/B0                                         +0    2578   
ADD_TC_OP_g510__6260/Y        OA21X1LVT         35 13.6  228  +171    2749 F 
g25028__5107/B                                                  +0    2749   
g25028__5107/Y                NOR2XLLVT          1  0.4   57  +133    2882 R 
g24992__9945/A1                                                 +0    2882   
g24992__9945/Y                AOI21X1LVT         2  0.6   56   +68    2950 F 
g24989__4733/B                                                  +0    2950   
g24989__4733/Y                NAND2X1LVT         2  0.7   25   +39    2989 R 
g24984__6131/B0                                                 +0    2989   
g24984__6131/Y                OA21X1LVT          4  1.2   28   +97    3086 R 
g25034__5526/AN                                                 +0    3086   
g25034__5526/Y                NOR2BX1LVT        32  8.0  246  +186    3272 R 
g24834__7098/A1                                                 +0    3272   
g24834__7098/Y                AOI22X1LVT         1  0.4   95  +166    3438 F 
g24818__7410/A                                                  +0    3438   
g24818__7410/Y                NAND2X1LVT        10  2.9   64   +77    3516 R 
ADD_TC_OP2_g737__3680/B                                         +0    3516   
ADD_TC_OP2_g737__3680/Y       AND2XLLVT          2  1.0   33   +88    3604 R 
ADD_TC_OP2_g734__8428/CI                                        +0    3604   
ADD_TC_OP2_g734__8428/CO      ADDFX1LVT          1  0.6   26  +118    3722 R 
ADD_TC_OP2_g733__4319/CI                                        +0    3722   
ADD_TC_OP2_g733__4319/CO      ADDFX1LVT          1  0.6   26  +115    3838 R 
ADD_TC_OP2_g732__6260/CI                                        +0    3838   
ADD_TC_OP2_g732__6260/CO      ADDFX1LVT          1  0.6   26  +115    3953 R 
ADD_TC_OP2_g731__5107/CI                                        +0    3953   
ADD_TC_OP2_g731__5107/CO      ADDFX1LVT          1  0.6   26  +115    4068 R 
ADD_TC_OP2_g730__2398/CI                                        +0    4068   
ADD_TC_OP2_g730__2398/CO      ADDFX1LVT          1  0.6   26  +115    4184 R 
ADD_TC_OP2_g729__5477/CI                                        +0    4184   
ADD_TC_OP2_g729__5477/CO      ADDFX1LVT          1  0.6   26  +115    4299 R 
ADD_TC_OP2_g728__6417/CI                                        +0    4299   
ADD_TC_OP2_g728__6417/CO      ADDFX1LVT          1  0.6   26  +115    4415 R 
ADD_TC_OP2_g727__7410/CI                                        +0    4415   
ADD_TC_OP2_g727__7410/CO      ADDFX1LVT          1  0.6   26  +115    4530 R 
ADD_TC_OP2_g726__1666/CI                                        +0    4530   
ADD_TC_OP2_g726__1666/CO      ADDFX1LVT          1  0.6   26  +115    4645 R 
ADD_TC_OP2_g725__2346/CI                                        +0    4645   
ADD_TC_OP2_g725__2346/CO      ADDFX1LVT          1  0.6   26  +115    4761 R 
ADD_TC_OP2_g724__2883/CI                                        +0    4761   
ADD_TC_OP2_g724__2883/CO      ADDFX1LVT          1  0.6   26  +115    4876 R 
ADD_TC_OP2_g723__9945/CI                                        +0    4876   
ADD_TC_OP2_g723__9945/CO      ADDFX1LVT          1  0.6   26  +115    4992 R 
ADD_TC_OP2_g722__9315/CI                                        +0    4992   
ADD_TC_OP2_g722__9315/CO      ADDFX1LVT          1  0.6   26  +115    5107 R 
ADD_TC_OP2_g721__6161/CI                                        +0    5107   
ADD_TC_OP2_g721__6161/CO      ADDFX1LVT          1  0.6   26  +115    5222 R 
ADD_TC_OP2_g720__4733/CI                                        +0    5222   
ADD_TC_OP2_g720__4733/CO      ADDFX1LVT          1  0.6   26  +115    5338 R 
ADD_TC_OP2_g719__7482/CI                                        +0    5338   
ADD_TC_OP2_g719__7482/CO      ADDFX1LVT          1  0.6   26  +115    5453 R 
ADD_TC_OP2_g718__5115/CI                                        +0    5453   
ADD_TC_OP2_g718__5115/CO      ADDFX1LVT          1  0.6   26  +115    5569 R 
ADD_TC_OP2_g717__1881/CI                                        +0    5569   
ADD_TC_OP2_g717__1881/CO      ADDFX1LVT          1  0.6   26  +115    5684 R 
ADD_TC_OP2_g716__6131/CI                                        +0    5684   
ADD_TC_OP2_g716__6131/CO      ADDFX1LVT          1  0.6   26  +115    5799 R 
ADD_TC_OP2_g715__7098/CI                                        +0    5799   
ADD_TC_OP2_g715__7098/CO      ADDFX1LVT          1  0.6   26  +115    5915 R 
ADD_TC_OP2_g714__8246/CI                                        +0    5915   
ADD_TC_OP2_g714__8246/CO      ADDFX1LVT          1  0.6   26  +115    6030 R 
ADD_TC_OP2_g713__5122/CI                                        +0    6030   
ADD_TC_OP2_g713__5122/CO      ADDFX1LVT          1  0.6   26  +115    6146 R 
ADD_TC_OP2_g712__1705/CI                                        +0    6146   
ADD_TC_OP2_g712__1705/CO      ADDFX1LVT          1  0.6   26  +115    6261 R 
ADD_TC_OP2_g711__2802/CI                                        +0    6261   
ADD_TC_OP2_g711__2802/CO      ADDFX1LVT          1  0.6   26  +115    6376 R 
ADD_TC_OP2_g710__1617/CI                                        +0    6376   
ADD_TC_OP2_g710__1617/CO      ADDFX1LVT          1  0.6   26  +115    6492 R 
ADD_TC_OP2_g709__3680/CI                                        +0    6492   
ADD_TC_OP2_g709__3680/CO      ADDFX1LVT          1  0.6   26  +115    6607 R 
ADD_TC_OP2_g708__6783/CI                                        +0    6607   
ADD_TC_OP2_g708__6783/CO      ADDFX1LVT          1  0.6   26  +115    6723 R 
ADD_TC_OP2_g707__5526/CI                                        +0    6723   
ADD_TC_OP2_g707__5526/S       ADDFX1LVT          3  1.2   36  +174    6897 F 
g37761__5477/B1                                                 +0    6897   
g37761__5477/Y                AOI222X1LVT        1  0.4   98   +94    6991 R 
g37695__2883/C0                                                 +0    6991   
g37695__2883/Y                OAI221X1LVT        1  0.4  102  +122    7114 F 
g37656__7098/C0                                                 +0    7114   
g37656__7098/Y                AOI221X1LVT        1  0.2   66   +86    7200 R 
g37631/A                                                        +0    7200   
g37631/Y                      INVXLLVT           1  0.3   25   +48    7248 F 
reg3_reg[28]/D           <<<  DFFRHQX1LVT                       +0    7248   
reg3_reg[28]/CK               setup                      100    -3    7244 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                   capture                                10000 R 
                              uncertainty                      -10    9990 R 
-----------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    2746ps 
Start-point  : IR_reg[31]/CK
End-point    : reg3_reg[28]/D

