// Seed: 50199358
module module_0 (
    input supply1 id_0,
    output uwire id_1,
    output tri0 id_2,
    input tri1 id_3,
    input supply0 id_4
);
  wire id_6, id_7, id_8;
  wire id_9;
  wire id_10, id_11, id_12;
endmodule
module module_1 (
    output tri0 id_0,
    output tri  id_1,
    input  wire id_2,
    output wand id_3,
    input  tri0 id_4
    , id_10,
    input  tri1 id_5,
    input  wand id_6,
    output tri0 id_7,
    input  tri  id_8
);
  module_0(
      id_6, id_0, id_1, id_8, id_4
  );
  wire id_11, id_12, id_13, id_14;
  xnor (id_1, id_10, id_6, id_2);
endmodule
