#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Apr 11 14:28:49 2017
# Process ID: 3833
# Current directory: /home/brett/Thesis/Vivado_WS/sha256test/sha256test.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/brett/Thesis/Vivado_WS/sha256test/sha256test.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/brett/Thesis/Vivado_WS/sha256test/sha256test.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/brett/Thesis/Vivado_WS/sha256test/sha256test.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/brett/Thesis/Vivado_WS/sha256test/sha256test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/brett/Thesis/Vivado_WS/sha256test/sha256test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/brett/Thesis/Vivado_WS/sha256test/sha256test.srcs/sources_1/bd/design_1/ip/design_1_sha256_0_0/design_1_sha256_0_0.dcp' for cell 'design_1_i/sha256_0'
INFO: [Project 1-454] Reading design checkpoint '/home/brett/Thesis/Vivado_WS/sha256test/sha256test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 674 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/brett/Thesis/Vivado_WS/sha256test/sha256test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/brett/Thesis/Vivado_WS/sha256test/sha256test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/brett/Thesis/Vivado_WS/sha256test/sha256test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/brett/Thesis/Vivado_WS/sha256test/sha256test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/brett/Thesis/Vivado_WS/sha256test/sha256test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/brett/Thesis/Vivado_WS/sha256test/sha256test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/brett/Thesis/Vivado_WS/sha256test/sha256test.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/U0'
Finished Parsing XDC File [/home/brett/Thesis/Vivado_WS/sha256test/sha256test.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/brett/Thesis/Vivado_WS/sha256test/sha256test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/brett/Thesis/Vivado_WS/sha256test/sha256test.srcs/sources_1/bd/design_1/ip/design_1_sha256_0_0/design_1_sha256_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/brett/Thesis/Vivado_WS/sha256test/sha256test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/brett/Thesis/Vivado_WS/sha256test/sha256test.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/brett/Thesis/Vivado_WS/sha256test/sha256test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 144 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 144 instances

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1333.797 ; gain = 335.820 ; free physical = 23352 ; free virtual = 31751
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1412.828 ; gain = 79.031 ; free physical = 23338 ; free virtual = 31737
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/brett/Thesis/Vivado_WS/ip_repo/axi_mm2s_converter_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/brett/Thesis/Vivado_WS/sha256'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/brett/Thesis/Vivado_WS/sha256' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/brett/Thesis/Vivado_WS/sha256test/sha256test.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:2.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:2.0", from Vivado IP cache entry "d5c4b0f2f25656df".
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1881.344 ; gain = 0.000 ; free physical = 22827 ; free virtual = 31269
Phase 1 Generate And Synthesize Debug Cores | Checksum: 200275f86

Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1881.344 ; gain = 31.023 ; free physical = 22827 ; free virtual = 31269
Implement Debug Cores | Checksum: 219d59605

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 21b27cfd9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1882.344 ; gain = 32.023 ; free physical = 22823 ; free virtual = 31266

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 24 cells.
Phase 3 Constant propagation | Checksum: 1b30a0b78

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1882.344 ; gain = 32.023 ; free physical = 22821 ; free virtual = 31265

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 1599 unconnected nets.
INFO: [Opt 31-11] Eliminated 252 unconnected cells.
Phase 4 Sweep | Checksum: 251a2fa7b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1882.344 ; gain = 32.023 ; free physical = 22820 ; free virtual = 31265

Phase 5 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 BUFG optimization | Checksum: 1ad7c5f7f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1882.344 ; gain = 32.023 ; free physical = 22819 ; free virtual = 31264

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1882.344 ; gain = 0.000 ; free physical = 22819 ; free virtual = 31264
Ending Logic Optimization Task | Checksum: 1ad7c5f7f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1882.344 ; gain = 32.023 ; free physical = 22819 ; free virtual = 31265

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 2 Total Ports: 24
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 14c735d53

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22501 ; free virtual = 30962
Ending Power Optimization Task | Checksum: 14c735d53

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2302.031 ; gain = 419.688 ; free physical = 22501 ; free virtual = 30962
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 2302.031 ; gain = 968.234 ; free physical = 22501 ; free virtual = 30962
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22498 ; free virtual = 30962
INFO: [Common 17-1381] The checkpoint '/home/brett/Thesis/Vivado_WS/sha256test/sha256test.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/brett/Thesis/Vivado_WS/sha256test/sha256test.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22529 ; free virtual = 30996
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22528 ; free virtual = 30996

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f384f27f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22528 ; free virtual = 30996

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 9a5a83be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22562 ; free virtual = 31026

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 9a5a83be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22562 ; free virtual = 31026
Phase 1 Placer Initialization | Checksum: 9a5a83be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22562 ; free virtual = 31026

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 13d16164f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22555 ; free virtual = 31023

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13d16164f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22555 ; free virtual = 31023

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 127403cbe

Time (s): cpu = 00:00:44 ; elapsed = 00:00:17 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22555 ; free virtual = 31023

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1079defe3

Time (s): cpu = 00:00:44 ; elapsed = 00:00:17 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22555 ; free virtual = 31023

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1079defe3

Time (s): cpu = 00:00:44 ; elapsed = 00:00:17 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22555 ; free virtual = 31023

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 12f3dbe33

Time (s): cpu = 00:00:45 ; elapsed = 00:00:18 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22555 ; free virtual = 31023

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 60bc467a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22543 ; free virtual = 31016

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: db1163c6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22543 ; free virtual = 31016

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: db1163c6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22543 ; free virtual = 31016
Phase 3 Detail Placement | Checksum: db1163c6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22543 ; free virtual = 31016

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.012. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: e89290e4

Time (s): cpu = 00:00:56 ; elapsed = 00:00:23 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22539 ; free virtual = 31015
Phase 4.1 Post Commit Optimization | Checksum: e89290e4

Time (s): cpu = 00:00:56 ; elapsed = 00:00:23 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22539 ; free virtual = 31015

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e89290e4

Time (s): cpu = 00:00:56 ; elapsed = 00:00:23 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22539 ; free virtual = 31015

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e89290e4

Time (s): cpu = 00:00:56 ; elapsed = 00:00:23 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22539 ; free virtual = 31015

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1c254ede0

Time (s): cpu = 00:00:57 ; elapsed = 00:00:23 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22539 ; free virtual = 31015
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c254ede0

Time (s): cpu = 00:00:57 ; elapsed = 00:00:24 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22539 ; free virtual = 31015
Ending Placer Task | Checksum: 1a6751d71

Time (s): cpu = 00:00:57 ; elapsed = 00:00:24 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22539 ; free virtual = 31015
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22539 ; free virtual = 31015
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22522 ; free virtual = 31015
INFO: [Common 17-1381] The checkpoint '/home/brett/Thesis/Vivado_WS/sha256test/sha256test.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22534 ; free virtual = 31014
report_utilization: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22533 ; free virtual = 31013
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22533 ; free virtual = 31013
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ac13aec1 ConstDB: 0 ShapeSum: fa616eb0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8b3c700b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22546 ; free virtual = 31009

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8b3c700b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22546 ; free virtual = 31008

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8b3c700b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22539 ; free virtual = 31002

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8b3c700b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22539 ; free virtual = 31002
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1979d3d2f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22516 ; free virtual = 30979
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.058  | TNS=0.000  | WHS=-0.337 | THS=-202.782|

Phase 2 Router Initialization | Checksum: 19d7e0aee

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22516 ; free virtual = 30979

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1682323f8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22516 ; free virtual = 30979

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1035
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1f2dfc1ee

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22516 ; free virtual = 30979
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.997  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a3529b7d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22516 ; free virtual = 30979

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 174684fed

Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22516 ; free virtual = 30979
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.997  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14af82e1c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22516 ; free virtual = 30979
Phase 4 Rip-up And Reroute | Checksum: 14af82e1c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22516 ; free virtual = 30979

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14af82e1c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22516 ; free virtual = 30979

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14af82e1c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22516 ; free virtual = 30979
Phase 5 Delay and Skew Optimization | Checksum: 14af82e1c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22516 ; free virtual = 30979

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 213d16e52

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22516 ; free virtual = 30979
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.070  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bef5d9fb

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22516 ; free virtual = 30979
Phase 6 Post Hold Fix | Checksum: 1bef5d9fb

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22516 ; free virtual = 30979

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.2989 %
  Global Horizontal Routing Utilization  = 2.98174 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f8e3c441

Time (s): cpu = 00:00:52 ; elapsed = 00:00:22 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22516 ; free virtual = 30979

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f8e3c441

Time (s): cpu = 00:00:52 ; elapsed = 00:00:22 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22516 ; free virtual = 30979

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21c175552

Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22516 ; free virtual = 30979

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.070  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 21c175552

Time (s): cpu = 00:00:53 ; elapsed = 00:00:23 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22516 ; free virtual = 30979
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22516 ; free virtual = 30979

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:25 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22516 ; free virtual = 30979
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2302.031 ; gain = 0.000 ; free physical = 22494 ; free virtual = 30978
INFO: [Common 17-1381] The checkpoint '/home/brett/Thesis/Vivado_WS/sha256test/sha256test.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/brett/Thesis/Vivado_WS/sha256test/sha256test.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/brett/Thesis/Vivado_WS/sha256test/sha256test.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
88 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 31 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/RUNTEST, dbg_hub/inst/TCK, dbg_hub/inst/TMS, dbg_hub/inst/UPDATE_temp_i, dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags[7:0], dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0] (the first 15 of 22 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/brett/Thesis/Vivado_WS/sha256test/sha256test.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Apr 11 14:31:08 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2565.484 ; gain = 249.594 ; free physical = 22150 ; free virtual = 30638
INFO: [Common 17-206] Exiting Vivado at Tue Apr 11 14:31:08 2017...
