Timing Analyzer report for uart_fifo
Thu Aug 13 22:46:32 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clk'
 13. Slow 1200mV 85C Model Hold: 'i_clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_clk'
 22. Slow 1200mV 0C Model Hold: 'i_clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_clk'
 30. Fast 1200mV 0C Model Hold: 'i_clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uart_fifo                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; i_clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 283.21 MHz ; 250.0 MHz       ; i_clk      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; i_clk ; -2.531 ; -75.931            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; i_clk ; 0.385 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; i_clk ; -3.000 ; -50.545                          ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk'                                                                                                               ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -2.531 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.448      ;
; -2.531 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.448      ;
; -2.531 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.448      ;
; -2.531 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.448      ;
; -2.531 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.448      ;
; -2.531 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.448      ;
; -2.531 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.448      ;
; -2.531 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.448      ;
; -2.531 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.448      ;
; -2.531 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.448      ;
; -2.531 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[10] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.448      ;
; -2.531 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[12] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.448      ;
; -2.531 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.448      ;
; -2.511 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.428      ;
; -2.511 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.428      ;
; -2.511 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.428      ;
; -2.511 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.428      ;
; -2.511 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.428      ;
; -2.511 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.428      ;
; -2.511 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.428      ;
; -2.511 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.428      ;
; -2.511 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.428      ;
; -2.511 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.428      ;
; -2.511 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[10] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.428      ;
; -2.511 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[12] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.428      ;
; -2.511 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.428      ;
; -2.502 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.419      ;
; -2.502 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.419      ;
; -2.502 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.419      ;
; -2.502 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.419      ;
; -2.502 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.419      ;
; -2.502 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.419      ;
; -2.502 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.419      ;
; -2.502 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.419      ;
; -2.502 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.419      ;
; -2.502 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.419      ;
; -2.502 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[10] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.419      ;
; -2.502 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[12] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.419      ;
; -2.502 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.419      ;
; -2.379 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.296      ;
; -2.379 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.296      ;
; -2.379 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.296      ;
; -2.379 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.296      ;
; -2.379 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.296      ;
; -2.379 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.296      ;
; -2.379 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.296      ;
; -2.379 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.296      ;
; -2.379 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.296      ;
; -2.379 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.296      ;
; -2.379 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[10] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.296      ;
; -2.379 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[12] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.296      ;
; -2.379 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.296      ;
; -2.366 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.283      ;
; -2.366 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.283      ;
; -2.366 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.283      ;
; -2.366 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.283      ;
; -2.366 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.283      ;
; -2.366 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.283      ;
; -2.366 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.283      ;
; -2.366 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.283      ;
; -2.366 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.283      ;
; -2.366 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.283      ;
; -2.366 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[10] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.283      ;
; -2.366 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[12] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.283      ;
; -2.366 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.283      ;
; -2.351 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.268      ;
; -2.351 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.268      ;
; -2.351 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.268      ;
; -2.351 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.268      ;
; -2.351 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.268      ;
; -2.351 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.268      ;
; -2.351 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.268      ;
; -2.351 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.268      ;
; -2.351 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.268      ;
; -2.351 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.268      ;
; -2.351 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[10] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.268      ;
; -2.351 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[12] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.268      ;
; -2.351 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.268      ;
; -2.320 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.237      ;
; -2.320 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.237      ;
; -2.320 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.237      ;
; -2.320 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.237      ;
; -2.320 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.237      ;
; -2.320 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.237      ;
; -2.320 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.237      ;
; -2.320 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.237      ;
; -2.320 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.237      ;
; -2.320 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.237      ;
; -2.320 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[10] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.237      ;
; -2.320 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[12] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.237      ;
; -2.320 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.237      ;
; -2.236 ; uart_rx:receiver|r_clk_count[8]  ; uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.153      ;
; -2.236 ; uart_rx:receiver|r_clk_count[8]  ; uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.153      ;
; -2.236 ; uart_rx:receiver|r_clk_count[8]  ; uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.153      ;
; -2.236 ; uart_rx:receiver|r_clk_count[8]  ; uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.153      ;
; -2.236 ; uart_rx:receiver|r_clk_count[8]  ; uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.153      ;
; -2.236 ; uart_rx:receiver|r_clk_count[8]  ; uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.153      ;
; -2.236 ; uart_rx:receiver|r_clk_count[8]  ; uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.153      ;
; -2.236 ; uart_rx:receiver|r_clk_count[8]  ; uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.153      ;
; -2.236 ; uart_rx:receiver|r_clk_count[8]  ; uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.153      ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk'                                                                                                                                 ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; uart_rx:receiver|r_rx_byte[7]             ; uart_rx:receiver|r_rx_byte[7]             ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; uart_rx:receiver|r_rx_byte[6]             ; uart_rx:receiver|r_rx_byte[6]             ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; uart_rx:receiver|r_rx_byte[5]             ; uart_rx:receiver|r_rx_byte[5]             ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; uart_rx:receiver|r_rx_byte[4]             ; uart_rx:receiver|r_rx_byte[4]             ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; uart_rx:receiver|r_rx_byte[3]             ; uart_rx:receiver|r_rx_byte[3]             ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; uart_rx:receiver|r_rx_byte[2]             ; uart_rx:receiver|r_rx_byte[2]             ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; uart_rx:receiver|r_rx_byte[1]             ; uart_rx:receiver|r_rx_byte[1]             ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; uart_rx:receiver|r_rx_byte[0]             ; uart_rx:receiver|r_rx_byte[0]             ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; uart_rx:receiver|r_rx_dv                  ; uart_rx:receiver|r_rx_dv                  ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; uart_rx:receiver|r_sm_main.s_rx_stop_bit  ; uart_rx:receiver|r_sm_main.s_rx_stop_bit  ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; uart_rx:receiver|r_sm_main.s_rx_data_bits ; uart_rx:receiver|r_sm_main.s_rx_data_bits ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; uart_rx:receiver|r_bit_index[2]           ; uart_rx:receiver|r_bit_index[2]           ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 0.669      ;
; 0.402 ; uart_rx:receiver|r_sm_main.s_idle         ; uart_rx:receiver|r_sm_main.s_idle         ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart_rx:receiver|r_sm_main.s_rx_start_bit ; uart_rx:receiver|r_sm_main.s_rx_start_bit ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_bit_index[0]           ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_bit_index[1]           ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.441 ; uart_rx:receiver|r_clk_count[12]          ; uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.708      ;
; 0.577 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_sm_main.s_rx_data_bits ; i_clk        ; i_clk       ; 0.000        ; 0.512      ; 1.275      ;
; 0.582 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_sm_main.s_rx_data_bits ; i_clk        ; i_clk       ; 0.000        ; 0.512      ; 1.280      ;
; 0.612 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_rx_byte[0]             ; i_clk        ; i_clk       ; 0.000        ; 0.512      ; 1.310      ;
; 0.644 ; fifo:fifo_rx|r_fifo_count[2]              ; fifo:fifo_rx|r_fifo_count[2]              ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.910      ;
; 0.650 ; fifo:fifo_rx|r_fifo_count[4]              ; fifo:fifo_rx|r_fifo_count[4]              ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.916      ;
; 0.651 ; fifo:fifo_rx|r_fifo_count[3]              ; fifo:fifo_rx|r_fifo_count[3]              ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.917      ;
; 0.655 ; uart_rx:receiver|r_clk_count[1]           ; uart_rx:receiver|r_clk_count[1]           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; uart_rx:receiver|r_clk_count[11]          ; uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.922      ;
; 0.661 ; uart_rx:receiver|r_clk_count[2]           ; uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; uart_rx:receiver|r_clk_count[8]           ; uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.928      ;
; 0.662 ; fifo:fifo_rx|r_fifo_count[0]              ; fifo:fifo_rx|r_fifo_count[0]              ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.928      ;
; 0.664 ; uart_rx:receiver|r_clk_count[9]           ; uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.931      ;
; 0.666 ; uart_rx:receiver|r_clk_count[7]           ; uart_rx:receiver|r_clk_count[7]           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.933      ;
; 0.669 ; uart_rx:receiver|r_clk_count[6]           ; uart_rx:receiver|r_clk_count[6]           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.936      ;
; 0.683 ; uart_rx:receiver|r_clk_count[0]           ; uart_rx:receiver|r_clk_count[0]           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.950      ;
; 0.684 ; uart_rx:receiver|r_clk_count[10]          ; uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.951      ;
; 0.691 ; uart_rx:receiver|r_sm_main.s_rx_start_bit ; uart_rx:receiver|r_rx_dv                  ; i_clk        ; i_clk       ; 0.000        ; 0.510      ; 1.387      ;
; 0.693 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_rx_byte[4]             ; i_clk        ; i_clk       ; 0.000        ; 0.511      ; 1.390      ;
; 0.698 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_rx_byte[6]             ; i_clk        ; i_clk       ; 0.000        ; 0.511      ; 1.395      ;
; 0.698 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_rx_byte[2]             ; i_clk        ; i_clk       ; 0.000        ; 0.511      ; 1.395      ;
; 0.703 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_rx_byte[1]             ; i_clk        ; i_clk       ; 0.000        ; 0.511      ; 1.400      ;
; 0.711 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_rx_byte[7]             ; i_clk        ; i_clk       ; 0.000        ; 0.511      ; 1.408      ;
; 0.711 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_bit_index[2]           ; i_clk        ; i_clk       ; 0.000        ; 0.511      ; 1.408      ;
; 0.718 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_sm_main.s_rx_stop_bit  ; i_clk        ; i_clk       ; 0.000        ; 0.511      ; 1.415      ;
; 0.798 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_bit_index[1]           ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.064      ;
; 0.819 ; fifo:fifo_rx|r_fifo_count[1]              ; fifo:fifo_rx|r_fifo_count[1]              ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.085      ;
; 0.830 ; uart_rx:receiver|r_clk_count[5]           ; uart_rx:receiver|r_clk_count[5]           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.097      ;
; 0.833 ; uart_rx:receiver|r_clk_count[3]           ; uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.100      ;
; 0.833 ; uart_rx:receiver|r_rx_data_r              ; uart_rx:receiver|r_rx_data                ; i_clk        ; i_clk       ; 0.000        ; 0.506      ; 1.525      ;
; 0.843 ; uart_rx:receiver|r_clk_count[4]           ; uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.110      ;
; 0.857 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_rx_byte[0]             ; i_clk        ; i_clk       ; 0.000        ; 0.512      ; 1.555      ;
; 0.872 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_rx_byte[5]             ; i_clk        ; i_clk       ; 0.000        ; 0.511      ; 1.569      ;
; 0.878 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_rx_byte[3]             ; i_clk        ; i_clk       ; 0.000        ; 0.511      ; 1.575      ;
; 0.969 ; fifo:fifo_rx|r_fifo_count[3]              ; fifo:fifo_rx|r_fifo_count[4]              ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.235      ;
; 0.970 ; fifo:fifo_rx|r_fifo_count[0]              ; fifo:fifo_rx|r_fifo_count[1]              ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.236      ;
; 0.971 ; fifo:fifo_rx|r_fifo_count[2]              ; fifo:fifo_rx|r_fifo_count[3]              ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.237      ;
; 0.973 ; uart_rx:receiver|r_clk_count[11]          ; uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; uart_rx:receiver|r_clk_count[1]           ; uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.240      ;
; 0.975 ; fifo:fifo_rx|r_fifo_count[0]              ; fifo:fifo_rx|r_fifo_count[2]              ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; fifo:fifo_rx|r_fifo_count[2]              ; fifo:fifo_rx|r_fifo_count[4]              ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.242      ;
; 0.982 ; uart_rx:receiver|r_clk_count[9]           ; uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.249      ;
; 0.982 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_rx_byte[6]             ; i_clk        ; i_clk       ; 0.000        ; 0.511      ; 1.679      ;
; 0.983 ; uart_rx:receiver|r_clk_count[7]           ; uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.250      ;
; 0.987 ; uart_rx:receiver|r_clk_count[0]           ; uart_rx:receiver|r_clk_count[1]           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; uart_rx:receiver|r_clk_count[8]           ; uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; uart_rx:receiver|r_clk_count[2]           ; uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.255      ;
; 0.992 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_rx_byte[7]             ; i_clk        ; i_clk       ; 0.000        ; 0.511      ; 1.689      ;
; 0.992 ; uart_rx:receiver|r_clk_count[0]           ; uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.259      ;
; 0.993 ; uart_rx:receiver|r_clk_count[2]           ; uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.260      ;
; 0.993 ; uart_rx:receiver|r_clk_count[8]           ; uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.260      ;
; 0.996 ; uart_rx:receiver|r_clk_count[6]           ; uart_rx:receiver|r_clk_count[7]           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.263      ;
; 0.999 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_sm_main.s_rx_stop_bit  ; i_clk        ; i_clk       ; 0.000        ; 0.511      ; 1.696      ;
; 1.001 ; uart_rx:receiver|r_clk_count[6]           ; uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.268      ;
; 1.002 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_rx_byte[5]             ; i_clk        ; i_clk       ; 0.000        ; 0.511      ; 1.699      ;
; 1.006 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_rx_byte[2]             ; i_clk        ; i_clk       ; 0.000        ; 0.511      ; 1.703      ;
; 1.006 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_rx_byte[1]             ; i_clk        ; i_clk       ; 0.000        ; 0.511      ; 1.703      ;
; 1.011 ; uart_rx:receiver|r_clk_count[10]          ; uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.278      ;
; 1.014 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_bit_index[2]           ; i_clk        ; i_clk       ; 0.000        ; 0.511      ; 1.711      ;
; 1.016 ; uart_rx:receiver|r_clk_count[10]          ; uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.283      ;
; 1.025 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_rx_byte[3]             ; i_clk        ; i_clk       ; 0.000        ; 0.511      ; 1.722      ;
; 1.026 ; uart_rx:receiver|r_bit_index[2]           ; uart_rx:receiver|r_rx_byte[6]             ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 1.310      ;
; 1.028 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_rx_byte[4]             ; i_clk        ; i_clk       ; 0.000        ; 0.511      ; 1.725      ;
; 1.035 ; uart_rx:receiver|r_sm_main.s_rx_data_bits ; uart_rx:receiver|r_bit_index[0]           ; i_clk        ; i_clk       ; 0.000        ; -0.334     ; 0.887      ;
; 1.037 ; uart_rx:receiver|r_bit_index[2]           ; uart_rx:receiver|r_rx_byte[7]             ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 1.321      ;
; 1.044 ; uart_rx:receiver|r_bit_index[2]           ; uart_rx:receiver|r_sm_main.s_rx_stop_bit  ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 1.328      ;
; 1.047 ; uart_rx:receiver|r_bit_index[2]           ; uart_rx:receiver|r_rx_byte[4]             ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 1.331      ;
; 1.051 ; uart_rx:receiver|r_rx_data                ; uart_rx:receiver|r_rx_byte[0]             ; i_clk        ; i_clk       ; 0.000        ; 0.094      ; 1.331      ;
; 1.055 ; uart_rx:receiver|r_bit_index[2]           ; uart_rx:receiver|r_rx_byte[1]             ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 1.339      ;
; 1.077 ; uart_rx:receiver|r_bit_index[2]           ; uart_rx:receiver|r_rx_byte[2]             ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 1.361      ;
; 1.080 ; uart_rx:receiver|r_rx_data                ; uart_rx:receiver|r_rx_byte[2]             ; i_clk        ; i_clk       ; 0.000        ; 0.093      ; 1.359      ;
; 1.080 ; uart_rx:receiver|r_rx_data                ; uart_rx:receiver|r_rx_byte[1]             ; i_clk        ; i_clk       ; 0.000        ; 0.093      ; 1.359      ;
; 1.081 ; uart_rx:receiver|r_rx_data                ; uart_rx:receiver|r_rx_byte[5]             ; i_clk        ; i_clk       ; 0.000        ; 0.093      ; 1.360      ;
; 1.081 ; uart_rx:receiver|r_rx_data                ; uart_rx:receiver|r_rx_byte[3]             ; i_clk        ; i_clk       ; 0.000        ; 0.093      ; 1.360      ;
; 1.082 ; uart_rx:receiver|r_rx_data                ; uart_rx:receiver|r_rx_byte[6]             ; i_clk        ; i_clk       ; 0.000        ; 0.093      ; 1.361      ;
; 1.082 ; uart_rx:receiver|r_rx_data                ; uart_rx:receiver|r_rx_byte[4]             ; i_clk        ; i_clk       ; 0.000        ; 0.093      ; 1.361      ;
; 1.083 ; uart_rx:receiver|r_rx_data                ; uart_rx:receiver|r_rx_byte[7]             ; i_clk        ; i_clk       ; 0.000        ; 0.093      ; 1.362      ;
; 1.088 ; uart_rx:receiver|r_sm_main.s_idle         ; uart_rx:receiver|r_bit_index[0]           ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.353      ;
; 1.089 ; uart_rx:receiver|r_rx_data                ; uart_rx:receiver|r_sm_main.s_rx_data_bits ; i_clk        ; i_clk       ; 0.000        ; 0.094      ; 1.369      ;
; 1.094 ; uart_rx:receiver|r_clk_count[1]           ; uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.361      ;
; 1.096 ; fifo:fifo_rx|r_fifo_count[0]              ; fifo:fifo_rx|r_fifo_count[3]              ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.362      ;
; 1.099 ; uart_rx:receiver|r_clk_count[1]           ; uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.366      ;
; 1.101 ; fifo:fifo_rx|r_fifo_count[0]              ; fifo:fifo_rx|r_fifo_count[4]              ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.367      ;
; 1.102 ; uart_rx:receiver|r_sm_main.s_idle         ; uart_rx:receiver|r_bit_index[1]           ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.367      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 307.88 MHz ; 250.0 MHz       ; i_clk      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -2.248 ; -66.672           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.338 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -50.545                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk'                                                                                                                ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -2.248 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.174      ;
; -2.248 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.174      ;
; -2.248 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.174      ;
; -2.248 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.174      ;
; -2.248 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.174      ;
; -2.248 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.174      ;
; -2.248 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.174      ;
; -2.248 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.174      ;
; -2.248 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.174      ;
; -2.248 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.174      ;
; -2.248 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[10] ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.174      ;
; -2.248 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[12] ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.174      ;
; -2.248 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.174      ;
; -2.199 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.125      ;
; -2.199 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.125      ;
; -2.199 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.125      ;
; -2.199 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.125      ;
; -2.199 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.125      ;
; -2.199 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.125      ;
; -2.199 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.125      ;
; -2.199 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.125      ;
; -2.199 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.125      ;
; -2.199 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.125      ;
; -2.199 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[10] ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.125      ;
; -2.199 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[12] ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.125      ;
; -2.199 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.125      ;
; -2.190 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.116      ;
; -2.190 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.116      ;
; -2.190 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.116      ;
; -2.190 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.116      ;
; -2.190 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.116      ;
; -2.190 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.116      ;
; -2.190 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.116      ;
; -2.190 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.116      ;
; -2.190 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.116      ;
; -2.190 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.116      ;
; -2.190 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[10] ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.116      ;
; -2.190 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[12] ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.116      ;
; -2.190 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.116      ;
; -2.094 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.020      ;
; -2.094 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.020      ;
; -2.094 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.020      ;
; -2.094 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.020      ;
; -2.094 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.020      ;
; -2.094 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.020      ;
; -2.094 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.020      ;
; -2.094 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.020      ;
; -2.094 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.020      ;
; -2.094 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.020      ;
; -2.094 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[10] ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.020      ;
; -2.094 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[12] ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.020      ;
; -2.094 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.020      ;
; -2.084 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.010      ;
; -2.084 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.010      ;
; -2.084 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.010      ;
; -2.084 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.010      ;
; -2.084 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.010      ;
; -2.084 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.010      ;
; -2.084 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.010      ;
; -2.084 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.010      ;
; -2.084 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.010      ;
; -2.084 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.010      ;
; -2.084 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[10] ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.010      ;
; -2.084 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[12] ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.010      ;
; -2.084 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 3.010      ;
; -2.068 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.994      ;
; -2.068 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.994      ;
; -2.068 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.994      ;
; -2.068 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.994      ;
; -2.068 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.994      ;
; -2.068 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.994      ;
; -2.068 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.994      ;
; -2.068 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.994      ;
; -2.068 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.994      ;
; -2.068 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.994      ;
; -2.068 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[10] ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.994      ;
; -2.068 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[12] ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.994      ;
; -2.068 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.994      ;
; -2.058 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.984      ;
; -2.058 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.984      ;
; -2.058 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.984      ;
; -2.058 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.984      ;
; -2.058 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.984      ;
; -2.058 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.984      ;
; -2.058 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.984      ;
; -2.058 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.984      ;
; -2.058 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.984      ;
; -2.058 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.984      ;
; -2.058 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[10] ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.984      ;
; -2.058 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[12] ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.984      ;
; -2.058 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.984      ;
; -1.984 ; uart_rx:receiver|r_clk_count[8]  ; uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.910      ;
; -1.984 ; uart_rx:receiver|r_clk_count[8]  ; uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.910      ;
; -1.984 ; uart_rx:receiver|r_clk_count[8]  ; uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.910      ;
; -1.984 ; uart_rx:receiver|r_clk_count[8]  ; uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.910      ;
; -1.984 ; uart_rx:receiver|r_clk_count[8]  ; uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.910      ;
; -1.984 ; uart_rx:receiver|r_clk_count[8]  ; uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.910      ;
; -1.984 ; uart_rx:receiver|r_clk_count[8]  ; uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.910      ;
; -1.984 ; uart_rx:receiver|r_clk_count[8]  ; uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.910      ;
; -1.984 ; uart_rx:receiver|r_clk_count[8]  ; uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 2.910      ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk'                                                                                                                                  ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.338 ; uart_rx:receiver|r_rx_byte[7]             ; uart_rx:receiver|r_rx_byte[7]             ; i_clk        ; i_clk       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; uart_rx:receiver|r_rx_byte[6]             ; uart_rx:receiver|r_rx_byte[6]             ; i_clk        ; i_clk       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; uart_rx:receiver|r_rx_byte[5]             ; uart_rx:receiver|r_rx_byte[5]             ; i_clk        ; i_clk       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; uart_rx:receiver|r_rx_byte[4]             ; uart_rx:receiver|r_rx_byte[4]             ; i_clk        ; i_clk       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; uart_rx:receiver|r_rx_byte[3]             ; uart_rx:receiver|r_rx_byte[3]             ; i_clk        ; i_clk       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; uart_rx:receiver|r_rx_byte[2]             ; uart_rx:receiver|r_rx_byte[2]             ; i_clk        ; i_clk       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; uart_rx:receiver|r_rx_byte[1]             ; uart_rx:receiver|r_rx_byte[1]             ; i_clk        ; i_clk       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; uart_rx:receiver|r_rx_byte[0]             ; uart_rx:receiver|r_rx_byte[0]             ; i_clk        ; i_clk       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; uart_rx:receiver|r_rx_dv                  ; uart_rx:receiver|r_rx_dv                  ; i_clk        ; i_clk       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; uart_rx:receiver|r_sm_main.s_rx_stop_bit  ; uart_rx:receiver|r_sm_main.s_rx_stop_bit  ; i_clk        ; i_clk       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; uart_rx:receiver|r_sm_main.s_rx_data_bits ; uart_rx:receiver|r_sm_main.s_rx_data_bits ; i_clk        ; i_clk       ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; uart_rx:receiver|r_bit_index[2]           ; uart_rx:receiver|r_bit_index[2]           ; i_clk        ; i_clk       ; 0.000        ; 0.088      ; 0.597      ;
; 0.354 ; uart_rx:receiver|r_sm_main.s_idle         ; uart_rx:receiver|r_sm_main.s_idle         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:receiver|r_sm_main.s_rx_start_bit ; uart_rx:receiver|r_sm_main.s_rx_start_bit ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_bit_index[0]           ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_bit_index[1]           ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.597      ;
; 0.398 ; uart_rx:receiver|r_clk_count[12]          ; uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.642      ;
; 0.524 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_sm_main.s_rx_data_bits ; i_clk        ; i_clk       ; 0.000        ; 0.466      ; 1.161      ;
; 0.528 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_sm_main.s_rx_data_bits ; i_clk        ; i_clk       ; 0.000        ; 0.466      ; 1.165      ;
; 0.554 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_rx_byte[0]             ; i_clk        ; i_clk       ; 0.000        ; 0.466      ; 1.191      ;
; 0.588 ; fifo:fifo_rx|r_fifo_count[2]              ; fifo:fifo_rx|r_fifo_count[2]              ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.830      ;
; 0.594 ; fifo:fifo_rx|r_fifo_count[3]              ; fifo:fifo_rx|r_fifo_count[3]              ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.836      ;
; 0.595 ; fifo:fifo_rx|r_fifo_count[4]              ; fifo:fifo_rx|r_fifo_count[4]              ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.837      ;
; 0.598 ; uart_rx:receiver|r_clk_count[1]           ; uart_rx:receiver|r_clk_count[1]           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; uart_rx:receiver|r_clk_count[11]          ; uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.843      ;
; 0.604 ; uart_rx:receiver|r_clk_count[2]           ; uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; uart_rx:receiver|r_clk_count[8]           ; uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.848      ;
; 0.607 ; fifo:fifo_rx|r_fifo_count[0]              ; fifo:fifo_rx|r_fifo_count[0]              ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; uart_rx:receiver|r_clk_count[9]           ; uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.851      ;
; 0.609 ; uart_rx:receiver|r_clk_count[7]           ; uart_rx:receiver|r_clk_count[7]           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.853      ;
; 0.611 ; uart_rx:receiver|r_clk_count[6]           ; uart_rx:receiver|r_clk_count[6]           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.855      ;
; 0.623 ; uart_rx:receiver|r_clk_count[10]          ; uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.867      ;
; 0.624 ; uart_rx:receiver|r_clk_count[0]           ; uart_rx:receiver|r_clk_count[0]           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.868      ;
; 0.632 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_rx_byte[4]             ; i_clk        ; i_clk       ; 0.000        ; 0.465      ; 1.268      ;
; 0.637 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_rx_byte[2]             ; i_clk        ; i_clk       ; 0.000        ; 0.465      ; 1.273      ;
; 0.638 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_rx_byte[6]             ; i_clk        ; i_clk       ; 0.000        ; 0.465      ; 1.274      ;
; 0.648 ; uart_rx:receiver|r_sm_main.s_rx_start_bit ; uart_rx:receiver|r_rx_dv                  ; i_clk        ; i_clk       ; 0.000        ; 0.464      ; 1.283      ;
; 0.651 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_rx_byte[1]             ; i_clk        ; i_clk       ; 0.000        ; 0.465      ; 1.287      ;
; 0.657 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_rx_byte[7]             ; i_clk        ; i_clk       ; 0.000        ; 0.465      ; 1.293      ;
; 0.665 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_bit_index[2]           ; i_clk        ; i_clk       ; 0.000        ; 0.465      ; 1.301      ;
; 0.672 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_sm_main.s_rx_stop_bit  ; i_clk        ; i_clk       ; 0.000        ; 0.465      ; 1.308      ;
; 0.722 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_bit_index[1]           ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.965      ;
; 0.741 ; uart_rx:receiver|r_rx_data_r              ; uart_rx:receiver|r_rx_data                ; i_clk        ; i_clk       ; 0.000        ; 0.461      ; 1.373      ;
; 0.761 ; fifo:fifo_rx|r_fifo_count[1]              ; fifo:fifo_rx|r_fifo_count[1]              ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.003      ;
; 0.769 ; uart_rx:receiver|r_clk_count[5]           ; uart_rx:receiver|r_clk_count[5]           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.013      ;
; 0.772 ; uart_rx:receiver|r_clk_count[3]           ; uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.016      ;
; 0.773 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_rx_byte[0]             ; i_clk        ; i_clk       ; 0.000        ; 0.466      ; 1.410      ;
; 0.780 ; uart_rx:receiver|r_clk_count[4]           ; uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.024      ;
; 0.790 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_rx_byte[5]             ; i_clk        ; i_clk       ; 0.000        ; 0.465      ; 1.426      ;
; 0.809 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_rx_byte[3]             ; i_clk        ; i_clk       ; 0.000        ; 0.465      ; 1.445      ;
; 0.876 ; fifo:fifo_rx|r_fifo_count[2]              ; fifo:fifo_rx|r_fifo_count[3]              ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.118      ;
; 0.876 ; fifo:fifo_rx|r_fifo_count[0]              ; fifo:fifo_rx|r_fifo_count[1]              ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.118      ;
; 0.880 ; fifo:fifo_rx|r_fifo_count[3]              ; fifo:fifo_rx|r_fifo_count[4]              ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.122      ;
; 0.884 ; uart_rx:receiver|r_clk_count[1]           ; uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.128      ;
; 0.885 ; uart_rx:receiver|r_clk_count[11]          ; uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.129      ;
; 0.887 ; fifo:fifo_rx|r_fifo_count[0]              ; fifo:fifo_rx|r_fifo_count[2]              ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.129      ;
; 0.887 ; fifo:fifo_rx|r_fifo_count[2]              ; fifo:fifo_rx|r_fifo_count[4]              ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.129      ;
; 0.891 ; uart_rx:receiver|r_clk_count[0]           ; uart_rx:receiver|r_clk_count[1]           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.135      ;
; 0.892 ; uart_rx:receiver|r_clk_count[8]           ; uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.136      ;
; 0.892 ; uart_rx:receiver|r_clk_count[2]           ; uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.136      ;
; 0.893 ; uart_rx:receiver|r_clk_count[9]           ; uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.137      ;
; 0.896 ; uart_rx:receiver|r_clk_count[7]           ; uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.140      ;
; 0.899 ; uart_rx:receiver|r_clk_count[6]           ; uart_rx:receiver|r_clk_count[7]           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.143      ;
; 0.902 ; uart_rx:receiver|r_clk_count[0]           ; uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.146      ;
; 0.903 ; uart_rx:receiver|r_clk_count[2]           ; uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.147      ;
; 0.903 ; uart_rx:receiver|r_clk_count[8]           ; uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.147      ;
; 0.910 ; uart_rx:receiver|r_clk_count[6]           ; uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.154      ;
; 0.911 ; uart_rx:receiver|r_clk_count[10]          ; uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.155      ;
; 0.913 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_rx_byte[3]             ; i_clk        ; i_clk       ; 0.000        ; 0.465      ; 1.549      ;
; 0.915 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_rx_byte[6]             ; i_clk        ; i_clk       ; 0.000        ; 0.465      ; 1.551      ;
; 0.922 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_bit_index[2]           ; i_clk        ; i_clk       ; 0.000        ; 0.465      ; 1.558      ;
; 0.922 ; uart_rx:receiver|r_clk_count[10]          ; uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.166      ;
; 0.923 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_rx_byte[7]             ; i_clk        ; i_clk       ; 0.000        ; 0.465      ; 1.559      ;
; 0.931 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_rx_byte[2]             ; i_clk        ; i_clk       ; 0.000        ; 0.465      ; 1.567      ;
; 0.931 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_rx_byte[5]             ; i_clk        ; i_clk       ; 0.000        ; 0.465      ; 1.567      ;
; 0.933 ; uart_rx:receiver|r_bit_index[2]           ; uart_rx:receiver|r_rx_byte[6]             ; i_clk        ; i_clk       ; 0.000        ; 0.088      ; 1.192      ;
; 0.937 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_rx_byte[1]             ; i_clk        ; i_clk       ; 0.000        ; 0.465      ; 1.573      ;
; 0.938 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_sm_main.s_rx_stop_bit  ; i_clk        ; i_clk       ; 0.000        ; 0.465      ; 1.574      ;
; 0.941 ; uart_rx:receiver|r_bit_index[2]           ; uart_rx:receiver|r_rx_byte[7]             ; i_clk        ; i_clk       ; 0.000        ; 0.088      ; 1.200      ;
; 0.949 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_rx_byte[4]             ; i_clk        ; i_clk       ; 0.000        ; 0.465      ; 1.585      ;
; 0.954 ; uart_rx:receiver|r_sm_main.s_rx_data_bits ; uart_rx:receiver|r_bit_index[0]           ; i_clk        ; i_clk       ; 0.000        ; -0.306     ; 0.819      ;
; 0.954 ; uart_rx:receiver|r_bit_index[2]           ; uart_rx:receiver|r_rx_byte[4]             ; i_clk        ; i_clk       ; 0.000        ; 0.088      ; 1.213      ;
; 0.956 ; uart_rx:receiver|r_bit_index[2]           ; uart_rx:receiver|r_sm_main.s_rx_stop_bit  ; i_clk        ; i_clk       ; 0.000        ; 0.088      ; 1.215      ;
; 0.957 ; uart_rx:receiver|r_bit_index[2]           ; uart_rx:receiver|r_rx_byte[1]             ; i_clk        ; i_clk       ; 0.000        ; 0.088      ; 1.216      ;
; 0.970 ; uart_rx:receiver|r_bit_index[2]           ; uart_rx:receiver|r_rx_byte[2]             ; i_clk        ; i_clk       ; 0.000        ; 0.088      ; 1.229      ;
; 0.977 ; uart_rx:receiver|r_rx_data                ; uart_rx:receiver|r_rx_byte[0]             ; i_clk        ; i_clk       ; 0.000        ; 0.083      ; 1.231      ;
; 0.983 ; uart_rx:receiver|r_clk_count[1]           ; uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.227      ;
; 0.986 ; fifo:fifo_rx|r_fifo_count[0]              ; fifo:fifo_rx|r_fifo_count[3]              ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.228      ;
; 0.992 ; uart_rx:receiver|r_clk_count[9]           ; uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.236      ;
; 0.994 ; uart_rx:receiver|r_clk_count[1]           ; uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.238      ;
; 0.995 ; uart_rx:receiver|r_clk_count[7]           ; uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.239      ;
; 0.996 ; uart_rx:receiver|r_rx_data                ; uart_rx:receiver|r_rx_byte[5]             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 1.249      ;
; 0.997 ; uart_rx:receiver|r_rx_data                ; uart_rx:receiver|r_rx_byte[3]             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 1.250      ;
; 0.997 ; fifo:fifo_rx|r_fifo_count[0]              ; fifo:fifo_rx|r_fifo_count[4]              ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.239      ;
; 1.000 ; uart_rx:receiver|r_sm_main.s_idle         ; uart_rx:receiver|r_bit_index[1]           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.242      ;
; 1.001 ; uart_rx:receiver|r_clk_count[0]           ; uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.245      ;
; 1.002 ; uart_rx:receiver|r_sm_main.s_idle         ; uart_rx:receiver|r_bit_index[0]           ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.244      ;
; 1.002 ; uart_rx:receiver|r_clk_count[2]           ; uart_rx:receiver|r_clk_count[5]           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.246      ;
; 1.002 ; uart_rx:receiver|r_clk_count[8]           ; uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.246      ;
; 1.003 ; uart_rx:receiver|r_clk_count[9]           ; uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 1.247      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -0.700 ; -19.135           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.173 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -42.571                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk'                                                                                                                ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -0.700 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.645      ;
; -0.700 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.645      ;
; -0.700 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.645      ;
; -0.700 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.645      ;
; -0.700 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.645      ;
; -0.700 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.645      ;
; -0.700 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.645      ;
; -0.700 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.645      ;
; -0.700 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.645      ;
; -0.700 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.645      ;
; -0.700 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[10] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.645      ;
; -0.700 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[12] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.645      ;
; -0.700 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.645      ;
; -0.693 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.638      ;
; -0.693 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.638      ;
; -0.693 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.638      ;
; -0.693 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.638      ;
; -0.693 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.638      ;
; -0.693 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.638      ;
; -0.693 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.638      ;
; -0.693 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.638      ;
; -0.693 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.638      ;
; -0.693 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.638      ;
; -0.693 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[10] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.638      ;
; -0.693 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[12] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.638      ;
; -0.693 ; uart_rx:receiver|r_clk_count[11] ; uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.638      ;
; -0.681 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[10] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[12] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.626      ;
; -0.681 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.626      ;
; -0.633 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[10] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[12] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.578      ;
; -0.633 ; uart_rx:receiver|r_clk_count[9]  ; uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.578      ;
; -0.589 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.534      ;
; -0.589 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.534      ;
; -0.589 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.534      ;
; -0.589 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.534      ;
; -0.589 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.534      ;
; -0.589 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.534      ;
; -0.589 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.534      ;
; -0.589 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.534      ;
; -0.589 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.534      ;
; -0.589 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.534      ;
; -0.589 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[10] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.534      ;
; -0.589 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[12] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.534      ;
; -0.589 ; uart_rx:receiver|r_clk_count[1]  ; uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.534      ;
; -0.588 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.533      ;
; -0.588 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.533      ;
; -0.588 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.533      ;
; -0.588 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.533      ;
; -0.588 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.533      ;
; -0.588 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.533      ;
; -0.588 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.533      ;
; -0.588 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.533      ;
; -0.588 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.533      ;
; -0.588 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.533      ;
; -0.588 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[10] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.533      ;
; -0.588 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[12] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.533      ;
; -0.588 ; uart_rx:receiver|r_clk_count[12] ; uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.533      ;
; -0.581 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_rx_byte[3]    ; i_clk        ; i_clk       ; 1.000        ; 0.150      ; 1.718      ;
; -0.580 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.525      ;
; -0.580 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.525      ;
; -0.580 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.525      ;
; -0.580 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.525      ;
; -0.580 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.525      ;
; -0.580 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.525      ;
; -0.580 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.525      ;
; -0.580 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.525      ;
; -0.580 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[11] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.525      ;
; -0.580 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[9]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.525      ;
; -0.580 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[10] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.525      ;
; -0.580 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[12] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.525      ;
; -0.580 ; uart_rx:receiver|r_clk_count[5]  ; uart_rx:receiver|r_clk_count[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.525      ;
; -0.576 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_rx_byte[5]    ; i_clk        ; i_clk       ; 1.000        ; 0.150      ; 1.713      ;
; -0.565 ; uart_rx:receiver|r_clk_count[6]  ; uart_rx:receiver|r_rx_byte[0]    ; i_clk        ; i_clk       ; 1.000        ; 0.152      ; 1.704      ;
; -0.562 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_rx_byte[3]    ; i_clk        ; i_clk       ; 1.000        ; 0.150      ; 1.699      ;
; -0.557 ; uart_rx:receiver|r_clk_count[4]  ; uart_rx:receiver|r_rx_byte[5]    ; i_clk        ; i_clk       ; 1.000        ; 0.150      ; 1.694      ;
; -0.548 ; uart_rx:receiver|r_clk_count[8]  ; uart_rx:receiver|r_clk_count[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.493      ;
; -0.548 ; uart_rx:receiver|r_clk_count[8]  ; uart_rx:receiver|r_clk_count[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.493      ;
; -0.548 ; uart_rx:receiver|r_clk_count[8]  ; uart_rx:receiver|r_clk_count[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.493      ;
; -0.548 ; uart_rx:receiver|r_clk_count[8]  ; uart_rx:receiver|r_clk_count[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 1.493      ;
+--------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk'                                                                                                                                  ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.173 ; uart_rx:receiver|r_rx_byte[7]             ; uart_rx:receiver|r_rx_byte[7]             ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; uart_rx:receiver|r_rx_byte[6]             ; uart_rx:receiver|r_rx_byte[6]             ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; uart_rx:receiver|r_rx_byte[5]             ; uart_rx:receiver|r_rx_byte[5]             ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; uart_rx:receiver|r_rx_byte[4]             ; uart_rx:receiver|r_rx_byte[4]             ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; uart_rx:receiver|r_rx_byte[3]             ; uart_rx:receiver|r_rx_byte[3]             ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; uart_rx:receiver|r_rx_byte[2]             ; uart_rx:receiver|r_rx_byte[2]             ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; uart_rx:receiver|r_rx_byte[1]             ; uart_rx:receiver|r_rx_byte[1]             ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; uart_rx:receiver|r_rx_byte[0]             ; uart_rx:receiver|r_rx_byte[0]             ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; uart_rx:receiver|r_rx_dv                  ; uart_rx:receiver|r_rx_dv                  ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; uart_rx:receiver|r_sm_main.s_rx_stop_bit  ; uart_rx:receiver|r_sm_main.s_rx_stop_bit  ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; uart_rx:receiver|r_sm_main.s_rx_data_bits ; uart_rx:receiver|r_sm_main.s_rx_data_bits ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; uart_rx:receiver|r_bit_index[2]           ; uart_rx:receiver|r_bit_index[2]           ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.307      ;
; 0.181 ; uart_rx:receiver|r_sm_main.s_idle         ; uart_rx:receiver|r_sm_main.s_idle         ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:receiver|r_sm_main.s_rx_start_bit ; uart_rx:receiver|r_sm_main.s_rx_start_bit ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_bit_index[0]           ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_bit_index[1]           ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.307      ;
; 0.198 ; uart_rx:receiver|r_clk_count[12]          ; uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.324      ;
; 0.260 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_sm_main.s_rx_data_bits ; i_clk        ; i_clk       ; 0.000        ; 0.245      ; 0.589      ;
; 0.264 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_sm_main.s_rx_data_bits ; i_clk        ; i_clk       ; 0.000        ; 0.245      ; 0.593      ;
; 0.286 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_rx_byte[0]             ; i_clk        ; i_clk       ; 0.000        ; 0.245      ; 0.615      ;
; 0.293 ; fifo:fifo_rx|r_fifo_count[2]              ; fifo:fifo_rx|r_fifo_count[2]              ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; fifo:fifo_rx|r_fifo_count[4]              ; fifo:fifo_rx|r_fifo_count[4]              ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.420      ;
; 0.296 ; fifo:fifo_rx|r_fifo_count[3]              ; fifo:fifo_rx|r_fifo_count[3]              ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.422      ;
; 0.299 ; uart_rx:receiver|r_clk_count[1]           ; uart_rx:receiver|r_clk_count[1]           ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; uart_rx:receiver|r_clk_count[11]          ; uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.425      ;
; 0.301 ; uart_rx:receiver|r_clk_count[2]           ; uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; fifo:fifo_rx|r_fifo_count[0]              ; fifo:fifo_rx|r_fifo_count[0]              ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; uart_rx:receiver|r_clk_count[8]           ; uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; uart_rx:receiver|r_sm_main.s_rx_start_bit ; uart_rx:receiver|r_rx_dv                  ; i_clk        ; i_clk       ; 0.000        ; 0.243      ; 0.630      ;
; 0.305 ; uart_rx:receiver|r_clk_count[7]           ; uart_rx:receiver|r_clk_count[7]           ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; uart_rx:receiver|r_clk_count[9]           ; uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; uart_rx:receiver|r_clk_count[6]           ; uart_rx:receiver|r_clk_count[6]           ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.432      ;
; 0.308 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_bit_index[2]           ; i_clk        ; i_clk       ; 0.000        ; 0.244      ; 0.636      ;
; 0.309 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_rx_byte[1]             ; i_clk        ; i_clk       ; 0.000        ; 0.244      ; 0.637      ;
; 0.312 ; uart_rx:receiver|r_clk_count[0]           ; uart_rx:receiver|r_clk_count[0]           ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.438      ;
; 0.312 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_sm_main.s_rx_stop_bit  ; i_clk        ; i_clk       ; 0.000        ; 0.244      ; 0.640      ;
; 0.313 ; uart_rx:receiver|r_clk_count[10]          ; uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.439      ;
; 0.314 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_rx_byte[7]             ; i_clk        ; i_clk       ; 0.000        ; 0.244      ; 0.642      ;
; 0.318 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_rx_byte[4]             ; i_clk        ; i_clk       ; 0.000        ; 0.244      ; 0.646      ;
; 0.322 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_rx_byte[6]             ; i_clk        ; i_clk       ; 0.000        ; 0.244      ; 0.650      ;
; 0.322 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_rx_byte[2]             ; i_clk        ; i_clk       ; 0.000        ; 0.244      ; 0.650      ;
; 0.362 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_bit_index[1]           ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.488      ;
; 0.367 ; fifo:fifo_rx|r_fifo_count[1]              ; fifo:fifo_rx|r_fifo_count[1]              ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.493      ;
; 0.370 ; uart_rx:receiver|r_rx_data_r              ; uart_rx:receiver|r_rx_data                ; i_clk        ; i_clk       ; 0.000        ; 0.243      ; 0.697      ;
; 0.371 ; uart_rx:receiver|r_clk_count[5]           ; uart_rx:receiver|r_clk_count[5]           ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.497      ;
; 0.372 ; uart_rx:receiver|r_clk_count[3]           ; uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.498      ;
; 0.379 ; uart_rx:receiver|r_clk_count[4]           ; uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.505      ;
; 0.386 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_rx_byte[0]             ; i_clk        ; i_clk       ; 0.000        ; 0.245      ; 0.715      ;
; 0.387 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_rx_byte[3]             ; i_clk        ; i_clk       ; 0.000        ; 0.243      ; 0.714      ;
; 0.399 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_rx_byte[5]             ; i_clk        ; i_clk       ; 0.000        ; 0.243      ; 0.726      ;
; 0.442 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_rx_byte[6]             ; i_clk        ; i_clk       ; 0.000        ; 0.244      ; 0.770      ;
; 0.442 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_rx_byte[5]             ; i_clk        ; i_clk       ; 0.000        ; 0.243      ; 0.769      ;
; 0.445 ; fifo:fifo_rx|r_fifo_count[3]              ; fifo:fifo_rx|r_fifo_count[4]              ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.571      ;
; 0.446 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_sm_main.s_rx_stop_bit  ; i_clk        ; i_clk       ; 0.000        ; 0.244      ; 0.774      ;
; 0.448 ; uart_rx:receiver|r_clk_count[11]          ; uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; uart_rx:receiver|r_clk_count[1]           ; uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_rx_byte[7]             ; i_clk        ; i_clk       ; 0.000        ; 0.244      ; 0.776      ;
; 0.451 ; fifo:fifo_rx|r_fifo_count[2]              ; fifo:fifo_rx|r_fifo_count[3]              ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; fifo:fifo_rx|r_fifo_count[0]              ; fifo:fifo_rx|r_fifo_count[1]              ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.577      ;
; 0.453 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_bit_index[2]           ; i_clk        ; i_clk       ; 0.000        ; 0.244      ; 0.781      ;
; 0.453 ; uart_rx:receiver|r_bit_index[0]           ; uart_rx:receiver|r_rx_byte[3]             ; i_clk        ; i_clk       ; 0.000        ; 0.243      ; 0.780      ;
; 0.454 ; fifo:fifo_rx|r_fifo_count[0]              ; fifo:fifo_rx|r_fifo_count[2]              ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.580      ;
; 0.454 ; uart_rx:receiver|r_clk_count[7]           ; uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.580      ;
; 0.454 ; uart_rx:receiver|r_clk_count[9]           ; uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.580      ;
; 0.454 ; fifo:fifo_rx|r_fifo_count[2]              ; fifo:fifo_rx|r_fifo_count[4]              ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.580      ;
; 0.455 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_rx_byte[2]             ; i_clk        ; i_clk       ; 0.000        ; 0.244      ; 0.783      ;
; 0.459 ; uart_rx:receiver|r_clk_count[0]           ; uart_rx:receiver|r_clk_count[1]           ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; uart_rx:receiver|r_clk_count[2]           ; uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; uart_rx:receiver|r_clk_count[8]           ; uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.586      ;
; 0.462 ; uart_rx:receiver|r_clk_count[2]           ; uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; uart_rx:receiver|r_clk_count[0]           ; uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; uart_rx:receiver|r_clk_count[8]           ; uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.589      ;
; 0.464 ; uart_rx:receiver|r_clk_count[6]           ; uart_rx:receiver|r_clk_count[7]           ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.590      ;
; 0.466 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_rx_byte[1]             ; i_clk        ; i_clk       ; 0.000        ; 0.244      ; 0.794      ;
; 0.467 ; uart_rx:receiver|r_clk_count[6]           ; uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.593      ;
; 0.471 ; uart_rx:receiver|r_sm_main.s_rx_data_bits ; uart_rx:receiver|r_bit_index[0]           ; i_clk        ; i_clk       ; 0.000        ; -0.153     ; 0.402      ;
; 0.471 ; uart_rx:receiver|r_clk_count[10]          ; uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.597      ;
; 0.473 ; uart_rx:receiver|r_bit_index[2]           ; uart_rx:receiver|r_rx_byte[6]             ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.607      ;
; 0.474 ; uart_rx:receiver|r_clk_count[10]          ; uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.600      ;
; 0.477 ; uart_rx:receiver|r_bit_index[2]           ; uart_rx:receiver|r_sm_main.s_rx_stop_bit  ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.611      ;
; 0.478 ; uart_rx:receiver|r_rx_data                ; uart_rx:receiver|r_rx_byte[0]             ; i_clk        ; i_clk       ; 0.000        ; 0.047      ; 0.609      ;
; 0.479 ; uart_rx:receiver|r_bit_index[2]           ; uart_rx:receiver|r_rx_byte[7]             ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.613      ;
; 0.481 ; uart_rx:receiver|r_bit_index[1]           ; uart_rx:receiver|r_rx_byte[4]             ; i_clk        ; i_clk       ; 0.000        ; 0.244      ; 0.809      ;
; 0.484 ; uart_rx:receiver|r_bit_index[2]           ; uart_rx:receiver|r_rx_byte[4]             ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.618      ;
; 0.491 ; uart_rx:receiver|r_rx_data                ; uart_rx:receiver|r_rx_byte[5]             ; i_clk        ; i_clk       ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; uart_rx:receiver|r_rx_data                ; uart_rx:receiver|r_rx_byte[3]             ; i_clk        ; i_clk       ; 0.000        ; 0.045      ; 0.620      ;
; 0.495 ; uart_rx:receiver|r_sm_main.s_idle         ; uart_rx:receiver|r_bit_index[0]           ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.620      ;
; 0.497 ; uart_rx:receiver|r_rx_data                ; uart_rx:receiver|r_rx_byte[2]             ; i_clk        ; i_clk       ; 0.000        ; 0.046      ; 0.627      ;
; 0.497 ; uart_rx:receiver|r_rx_data                ; uart_rx:receiver|r_rx_byte[1]             ; i_clk        ; i_clk       ; 0.000        ; 0.046      ; 0.627      ;
; 0.498 ; uart_rx:receiver|r_rx_data                ; uart_rx:receiver|r_sm_main.s_rx_data_bits ; i_clk        ; i_clk       ; 0.000        ; 0.047      ; 0.629      ;
; 0.499 ; uart_rx:receiver|r_rx_data                ; uart_rx:receiver|r_rx_byte[6]             ; i_clk        ; i_clk       ; 0.000        ; 0.046      ; 0.629      ;
; 0.499 ; uart_rx:receiver|r_bit_index[2]           ; uart_rx:receiver|r_rx_byte[1]             ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.633      ;
; 0.500 ; uart_rx:receiver|r_rx_data                ; uart_rx:receiver|r_rx_byte[7]             ; i_clk        ; i_clk       ; 0.000        ; 0.046      ; 0.630      ;
; 0.500 ; uart_rx:receiver|r_rx_data                ; uart_rx:receiver|r_rx_byte[4]             ; i_clk        ; i_clk       ; 0.000        ; 0.046      ; 0.630      ;
; 0.500 ; uart_rx:receiver|r_sm_main.s_rx_stop_bit  ; uart_rx:receiver|r_rx_dv                  ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.634      ;
; 0.500 ; uart_rx:receiver|r_sm_main.s_idle         ; uart_rx:receiver|r_bit_index[1]           ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.625      ;
; 0.511 ; uart_rx:receiver|r_clk_count[1]           ; uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.637      ;
; 0.514 ; uart_rx:receiver|r_rx_data                ; uart_rx:receiver|r_sm_main.s_idle         ; i_clk        ; i_clk       ; 0.000        ; -0.155     ; 0.443      ;
; 0.514 ; uart_rx:receiver|r_bit_index[2]           ; uart_rx:receiver|r_rx_byte[2]             ; i_clk        ; i_clk       ; 0.000        ; 0.050      ; 0.648      ;
; 0.514 ; uart_rx:receiver|r_clk_count[1]           ; uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 0.000        ; 0.042      ; 0.640      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.531  ; 0.173 ; N/A      ; N/A     ; -3.000              ;
;  i_clk           ; -2.531  ; 0.173 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -75.931 ; 0.0   ; 0.0      ; 0.0     ; -50.545             ;
;  i_clk           ; -75.931 ; 0.000 ; N/A      ; N/A     ; -50.545             ;
+------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_status[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_status[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_status[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_status[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_fifo_rx_full  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_fifo_rx_empty ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_data[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_rst                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_rst_sync              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_rx_serial             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_status[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_status[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_status[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_status[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_fifo_rx_full  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_fifo_rx_empty ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; rx_data[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rx_data[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_status[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_status[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_status[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_status[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_fifo_rx_full  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_fifo_rx_empty ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; rx_data[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_status[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_status[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_status[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_status[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_fifo_rx_full  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_fifo_rx_empty ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; rx_data[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rx_data[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 981      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 981      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 6     ; 6    ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 18    ; 18   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; i_clk  ; i_clk ; Base ; Constrained ;
+--------+-------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; i_rst_sync  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rx_serial ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; o_fifo_rx_empty ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_fifo_rx_full  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; i_rst_sync  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rx_serial ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; o_fifo_rx_empty ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_fifo_rx_full  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_data[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Aug 13 22:46:30 2020
Info: Command: quartus_sta uart_fifo -c uart_fifo
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uart_fifo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk i_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.531
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.531             -75.931 i_clk 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -50.545 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.248
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.248             -66.672 i_clk 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -50.545 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.700
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.700             -19.135 i_clk 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.173               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -42.571 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4868 megabytes
    Info: Processing ended: Thu Aug 13 22:46:32 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


