CCITT, Draft Recommendation 1.150. B-ISDN ATM aspects. Geneva. Jan. 1990.
Chuan-Lin Wu , Tse-Yun Feng, The Reverse-Exchange Interconnection Network, IEEE Transactions on Computers, v.29 n.9, p.801-811, September 1980[doi>10.1109/TC.1980.1675679]
D. M. Dias and R. Jump, "Analysis and, ;imulalion of buffered delta networks," IEEE Tran,~ Cornput. vol. C-30. pp. 273-282, Apr. 1981.
Y. Jenq, "Performance analysis of a packet swilch based on singlebuffered banyan networks." IEEE J. Select. Area.~ Commun. vol. SAC- I, pp. 1014-1021, Dec. 1983.
M. Kumar and J. R. Jump, "Performance enhancement in buffered della networks using crossbar switches," J. Parallel Di.~trib C'(Jmpu!, w~l. I. pp. 81-103, 1984.
T. H. Szymanski lind S. Z. Shaikh, "Markov chain analy~,i', ~d' packetswitched banyans with arbilraD' switch sizes, queue,, izes, link multi plicities and speedups," in Proc. INFOCOM 89, Ottawa, Ont., Canada, Apr. 1989, pp. 960-971.
M. G. Hluchyj and M. J. Karol, "Queueing in high-performance packet switching," IEEEJ. Select. Areas Commun., vol. 6, pp. 1587-1597, Dec. 1988.
Y. Sakurai, N. Ido, S. Gohara, and N. Endo, "Large scale ATM multistage network with shared buffer memory switches," in Proc. ISS 90, Stockholm, Sweden, May 1990, vol. IV, pp. 121-126.
G. H. Petit and E. M. Desmet, "Performance evaluation of shared buffer multiserver output queue used in ATM," in Proc. 7th ITC Seminar. Morristown, NJ, Oct. 1990.
J. S. Turner, "Queueing analysis of buffered switching networks," IEEE Trans. Commun., vol. 41, pp. 412-420, Feb. 1993.
Alberto Monterosso , Achille Pattavina, Performance analysis of multistage interconnection networks with shared-buffered switching elements for ATM switching, Proceedings of the eleventh annual joint conference of the IEEE computer and communications societies on One world through communications (Vol. 1), p.124-131, May 1992, Florence, Italy
Achille Pattavina , Stefano Gianatti, Performance analysis of ATM Banyan networks with shared queueingâ€”part II: correlated/unbalanced offered traffic, IEEE/ACM Transactions on Networking (TON), v.2 n.4, p.411-424, Aug. 1994[doi>10.1109/90.330421]
C.-L. Wu and T.-Y. Feng, "On a class of multistage interconnection networks," IEEE Trans. Comput., vol. C-29, pp. 694-702, Aug. 1980.
H. J. Siegel , R. J. McMillen, The Multistage Cube: A Versatile Interconnection Network, Computer, v.14 n.12, p.65-76, December 1981[doi>10.1109/C-M.1981.220298]
D. H. Lawrie, "Access and alignment of data in an array processor," IEEE Trans. Comput., vol. C-24, pp. 1145-1155, Dec. 1975.
!taltel, "Dimensioning of an ATM switching element with shared buffer and space priorities," Tech. Rep. PFr-4/NET/ITL/I 1.1, Telecommun. Proj. Italian Nat. Res. Council (in Italian).
Giuseppe Bianchi , Jonathan S. Turner, Improved queueing analysis of shared buffer switching networks, IEEE/ACM Transactions on Networking (TON), v.1 n.4, p.482-490, Aug. 1993[doi>10.1109/90.251900]
Flavio Bonomi , Sergio Montagna , Roberto Paglino, Busy period analysis for an ATM switching element output line, Proceedings of the eleventh annual joint conference of the IEEE computer and communications societies on One world through communications (Vol. 2), p.544-551, May 1992, Florence, Italy
T. E. Eliazov, V. Ramaswami, W. Willinger, and G. Latouche, "Performance of an ATM switch: Simulation study," in Proc. INFOCOM 90, San Francisco, CA, June 1990, pp. 644-659.
A. Monterosso, "Mathematical models for multistage interconnection network with shared buffer," Dr. Eng. Thesis, Politecnico di Milano, haly, July 1991, (in Italian).
