

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2'
================================================================
* Date:           Mon Jul 14 02:16:06 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.382 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    14093|    14093|  0.141 ms|  0.141 ms|  14091|  14091|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_1_loop_for_ap_2  |    14091|    14091|        23|         11|          1|  1280|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 11, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:69->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 26 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 27 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten30 = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_8, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten30"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln67 = store i4 0, i4 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 31 'store' 'store_ln67' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln69 = store i8 0, i8 %y" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:69->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 32 'store' 'store_ln69' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i83"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten30_load = load i11 %indvar_flatten30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 34 'load' 'indvar_flatten30_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln67 = icmp_eq  i11 %indvar_flatten30_load, i11 1280" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 35 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%add_ln67 = add i11 %indvar_flatten30_load, i11 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 36 'add' 'add_ln67' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %for.inc45.i123, void %for.body4.i129.preheader.exitStub" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 37 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%y_load = load i8 %y" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:69->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 38 'load' 'y_load' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%n_load = load i4 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 39 'load' 'n_load' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.76ns)   --->   "%icmp_ln69 = icmp_eq  i8 %y_load, i8 160" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:69->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 40 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.39ns)   --->   "%select_ln67 = select i1 %icmp_ln69, i8 0, i8 %y_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 41 'select' 'select_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%add_ln67_1 = add i4 %n_load, i4 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 42 'add' 'add_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.39ns)   --->   "%select_ln67_1 = select i1 %icmp_ln69, i4 %add_ln67_1, i4 %n_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 43 'select' 'select_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln67_1, i4 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 44 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl52 = zext i8 %tmp" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 45 'zext' 'p_shl52' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_144 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln67_1, i2 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 46 'bitconcatenate' 'tmp_144' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl53 = zext i6 %tmp_144" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 47 'zext' 'p_shl53' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.76ns)   --->   "%empty = add i9 %p_shl52, i9 %p_shl53" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 48 'add' 'empty' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%empty_209 = trunc i9 %empty" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 49 'trunc' 'empty_209' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.76ns)   --->   "%arrayidx18_sum_1122 = add i8 %empty_209, i8 109" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 50 'add' 'arrayidx18_sum_1122' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arrayidx18_sum_1122_cast = zext i8 %arrayidx18_sum_1122" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 51 'zext' 'arrayidx18_sum_1122_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%Weights_addr_29 = getelementptr i16 %Weights, i64 0, i64 %arrayidx18_sum_1122_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 52 'getelementptr' 'Weights_addr_29' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (1.23ns)   --->   "%Weights_load_29 = load i14 %Weights_addr_29" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 53 'load' 'Weights_load_29' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_1 : Operation 54 [1/1] (0.76ns)   --->   "%arrayidx18_sum_2134 = add i8 %empty_209, i8 110" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 54 'add' 'arrayidx18_sum_2134' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arrayidx18_sum_2134_cast = zext i8 %arrayidx18_sum_2134" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 55 'zext' 'arrayidx18_sum_2134_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%Weights_addr_30 = getelementptr i16 %Weights, i64 0, i64 %arrayidx18_sum_2134_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 56 'getelementptr' 'Weights_addr_30' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (1.23ns)   --->   "%Weights_load_30 = load i14 %Weights_addr_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 57 'load' 'Weights_load_30' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i8 %select_ln67" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:69->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 58 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %select_ln67, i32 1, i32 7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:69->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 59 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.76ns)   --->   "%add_ln75 = add i8 %select_ln67, i8 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 60 'add' 'add_ln75' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%lshr_ln75_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln75, i32 1, i32 7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 61 'partselect' 'lshr_ln75_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i7 %lshr_ln75_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 62 'zext' 'zext_ln75' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_1 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 63 'getelementptr' 'OutPadConv2_addr_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%OutPadConv2_1_addr_1 = getelementptr i16 %OutPadConv2_1, i64 0, i64 %zext_ln75" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 64 'getelementptr' 'OutPadConv2_1_addr_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (1.23ns)   --->   "%OutPadConv2_load_1 = load i9 %OutPadConv2_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 65 'load' 'OutPadConv2_load_1' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_1 : Operation 66 [2/2] (1.23ns)   --->   "%OutPadConv2_1_load_1 = load i9 %OutPadConv2_1_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 66 'load' 'OutPadConv2_1_load_1' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_1 : Operation 67 [1/1] (0.77ns)   --->   "%add_ln75_2 = add i7 %lshr_ln1, i7 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 67 'add' 'add_ln75_2' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i7 %add_ln75_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 68 'zext' 'zext_ln75_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_2 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 69 'getelementptr' 'OutPadConv2_addr_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%OutPadConv2_1_addr_2 = getelementptr i16 %OutPadConv2_1, i64 0, i64 %zext_ln75_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 70 'getelementptr' 'OutPadConv2_1_addr_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (1.23ns)   --->   "%OutPadConv2_load_2 = load i9 %OutPadConv2_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 71 'load' 'OutPadConv2_load_2' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_1 : Operation 72 [2/2] (1.23ns)   --->   "%OutPadConv2_1_load_2 = load i9 %OutPadConv2_1_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 72 'load' 'OutPadConv2_1_load_2' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln67 = store i11 %add_ln67, i11 %indvar_flatten30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 73 'store' 'store_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln67 = store i4 %select_ln67_1, i4 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 74 'store' 'store_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln69 = store i8 %add_ln75, i8 %y" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:69->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 75 'store' 'store_ln69' <Predicate = (!icmp_ln67)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 76 [1/1] (0.76ns)   --->   "%arrayidx18_sum = add i8 %empty_209, i8 108" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 76 'add' 'arrayidx18_sum' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%arrayidx18_sum_cast = zext i8 %arrayidx18_sum" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 77 'zext' 'arrayidx18_sum_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%Weights_addr_28 = getelementptr i16 %Weights, i64 0, i64 %arrayidx18_sum_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 78 'getelementptr' 'Weights_addr_28' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (1.23ns)   --->   "%Weights_load_28 = load i14 %Weights_addr_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 79 'load' 'Weights_load_28' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 80 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_29 = load i14 %Weights_addr_29" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 80 'load' 'Weights_load_29' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln75_4 = sext i16 %Weights_load_29" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 81 'sext' 'sext_ln75_4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 82 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_30 = load i14 %Weights_addr_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 82 'load' 'Weights_load_30' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 83 [1/1] (0.76ns)   --->   "%arrayidx18_sum_3146 = add i8 %empty_209, i8 111" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 83 'add' 'arrayidx18_sum_3146' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%arrayidx18_sum_3146_cast = zext i8 %arrayidx18_sum_3146" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 84 'zext' 'arrayidx18_sum_3146_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%Weights_addr_31 = getelementptr i16 %Weights, i64 0, i64 %arrayidx18_sum_3146_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 85 'getelementptr' 'Weights_addr_31' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (1.23ns)   --->   "%Weights_load_31 = load i14 %Weights_addr_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 86 'load' 'Weights_load_31' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln69_3 = zext i7 %lshr_ln1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:69->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 87 'zext' 'zext_ln69_3' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%OutPadConv2_addr = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln69_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 88 'getelementptr' 'OutPadConv2_addr' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%OutPadConv2_1_addr = getelementptr i16 %OutPadConv2_1, i64 0, i64 %zext_ln69_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 89 'getelementptr' 'OutPadConv2_1_addr' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (1.23ns)   --->   "%OutPadConv2_load = load i9 %OutPadConv2_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 90 'load' 'OutPadConv2_load' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_2 : Operation 91 [2/2] (1.23ns)   --->   "%OutPadConv2_1_load = load i9 %OutPadConv2_1_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 91 'load' 'OutPadConv2_1_load' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_2 : Operation 92 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_load_1 = load i9 %OutPadConv2_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 92 'load' 'OutPadConv2_load_1' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_2 : Operation 93 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_1_load_1 = load i9 %OutPadConv2_1_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 93 'load' 'OutPadConv2_1_load_1' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_2 : Operation 94 [1/1] (0.35ns)   --->   "%select_ln75_1 = select i1 %trunc_ln69, i16 %OutPadConv2_load_1, i16 %OutPadConv2_1_load_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 94 'select' 'select_ln75_1' <Predicate = (!icmp_ln67)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln75_1 = sext i16 %select_ln75_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 95 'sext' 'sext_ln75_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 96 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_1)   --->   "%mul_ln75_1 = mul i24 %sext_ln75_1, i24 %sext_ln75_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 96 'mul' 'mul_ln75_1' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 97 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_load_2 = load i9 %OutPadConv2_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 97 'load' 'OutPadConv2_load_2' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_2 : Operation 98 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_1_load_2 = load i9 %OutPadConv2_1_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 98 'load' 'OutPadConv2_1_load_2' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_2 : Operation 99 [1/1] (0.35ns)   --->   "%select_ln75_2 = select i1 %trunc_ln69, i16 %OutPadConv2_1_load_2, i16 %OutPadConv2_load_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 99 'select' 'select_ln75_2' <Predicate = (!icmp_ln67)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.76ns)   --->   "%add_ln75_4 = add i8 %select_ln67, i8 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 100 'add' 'add_ln75_4' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%lshr_ln75_4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln75_4, i32 1, i32 7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 101 'partselect' 'lshr_ln75_4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i7 %lshr_ln75_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 102 'zext' 'zext_ln75_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_3 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 103 'getelementptr' 'OutPadConv2_addr_3' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%OutPadConv2_1_addr_3 = getelementptr i16 %OutPadConv2_1, i64 0, i64 %zext_ln75_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 104 'getelementptr' 'OutPadConv2_1_addr_3' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (1.23ns)   --->   "%OutPadConv2_load_3 = load i9 %OutPadConv2_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 105 'load' 'OutPadConv2_load_3' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_2 : Operation 106 [2/2] (1.23ns)   --->   "%OutPadConv2_1_load_3 = load i9 %OutPadConv2_1_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 106 'load' 'OutPadConv2_1_load_3' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>

State 3 <SV = 2> <Delay = 3.97>
ST_3 : Operation 107 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_28 = load i14 %Weights_addr_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 107 'load' 'Weights_load_28' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln75_2 = sext i16 %Weights_load_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 108 'sext' 'sext_ln75_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln75_6 = sext i16 %Weights_load_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 109 'sext' 'sext_ln75_6' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 110 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_31 = load i14 %Weights_addr_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 110 'load' 'Weights_load_31' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 111 [1/1] (0.76ns)   --->   "%arrayidx18_sum_4 = add i8 %empty_209, i8 112" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 111 'add' 'arrayidx18_sum_4' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%arrayidx18_sum_4_cast = zext i8 %arrayidx18_sum_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 112 'zext' 'arrayidx18_sum_4_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%Weights_addr_32 = getelementptr i16 %Weights, i64 0, i64 %arrayidx18_sum_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 113 'getelementptr' 'Weights_addr_32' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 114 [2/2] (1.23ns)   --->   "%Weights_load_32 = load i14 %Weights_addr_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 114 'load' 'Weights_load_32' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 115 [1/1] (0.76ns)   --->   "%arrayidx18_sum_1 = add i8 %empty_209, i8 113" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 115 'add' 'arrayidx18_sum_1' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%arrayidx18_sum_1_cast = zext i8 %arrayidx18_sum_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 116 'zext' 'arrayidx18_sum_1_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%Weights_addr_33 = getelementptr i16 %Weights, i64 0, i64 %arrayidx18_sum_1_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 117 'getelementptr' 'Weights_addr_33' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 118 [2/2] (1.23ns)   --->   "%Weights_load_33 = load i14 %Weights_addr_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 118 'load' 'Weights_load_33' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln69_5 = zext i7 %lshr_ln1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:69->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 119 'zext' 'zext_ln69_5' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 120 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_load = load i9 %OutPadConv2_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 120 'load' 'OutPadConv2_load' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_3 : Operation 121 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_1_load = load i9 %OutPadConv2_1_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 121 'load' 'OutPadConv2_1_load' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_3 : Operation 122 [1/1] (0.35ns)   --->   "%select_ln75 = select i1 %trunc_ln69, i16 %OutPadConv2_1_load, i16 %OutPadConv2_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 122 'select' 'select_ln75' <Predicate = (!icmp_ln67)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i16 %select_ln75" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 123 'sext' 'sext_ln75' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (2.38ns)   --->   "%mul_ln75 = mul i24 %sext_ln75, i24 %sext_ln75_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 124 'mul' 'mul_ln75' <Predicate = (!icmp_ln67)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_1)   --->   "%mul_ln75_1 = mul i24 %sext_ln75_1, i24 %sext_ln75_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 125 'mul' 'mul_ln75_1' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln75, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 126 'partselect' 'tmp_125' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln75_3 = sext i16 %select_ln75_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 127 'sext' 'sext_ln75_3' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 128 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_3)   --->   "%mul_ln75_2 = mul i24 %sext_ln75_3, i24 %sext_ln75_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 128 'mul' 'mul_ln75_2' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 129 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_load_3 = load i9 %OutPadConv2_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 129 'load' 'OutPadConv2_load_3' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_3 : Operation 130 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_1_load_3 = load i9 %OutPadConv2_1_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 130 'load' 'OutPadConv2_1_load_3' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_3 : Operation 131 [1/1] (0.35ns)   --->   "%select_ln75_3 = select i1 %trunc_ln69, i16 %OutPadConv2_load_3, i16 %OutPadConv2_1_load_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 131 'select' 'select_ln75_3' <Predicate = (!icmp_ln67)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.77ns)   --->   "%add_ln75_6 = add i7 %lshr_ln1, i7 2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 132 'add' 'add_ln75_6' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln75_3 = zext i7 %add_ln75_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 133 'zext' 'zext_ln75_3' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_4 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 134 'getelementptr' 'OutPadConv2_addr_4' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%OutPadConv2_1_addr_4 = getelementptr i16 %OutPadConv2_1, i64 0, i64 %zext_ln75_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 135 'getelementptr' 'OutPadConv2_1_addr_4' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 0.00>
ST_3 : Operation 136 [2/2] (1.23ns)   --->   "%OutPadConv2_load_4 = load i9 %OutPadConv2_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 136 'load' 'OutPadConv2_load_4' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_3 : Operation 137 [2/2] (1.23ns)   --->   "%OutPadConv2_1_load_4 = load i9 %OutPadConv2_1_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 137 'load' 'OutPadConv2_1_load_4' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_3 : Operation 138 [1/1] (0.76ns)   --->   "%add_ln75_8 = add i8 %zext_ln69_5, i8 82" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 138 'add' 'add_ln75_8' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln75_4 = zext i8 %add_ln75_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 139 'zext' 'zext_ln75_4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_5 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 140 'getelementptr' 'OutPadConv2_addr_5' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%OutPadConv2_1_addr_5 = getelementptr i16 %OutPadConv2_1, i64 0, i64 %zext_ln75_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 141 'getelementptr' 'OutPadConv2_1_addr_5' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 0.00>
ST_3 : Operation 142 [2/2] (1.23ns)   --->   "%OutPadConv2_load_5 = load i9 %OutPadConv2_addr_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 142 'load' 'OutPadConv2_load_5' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_3 : Operation 143 [2/2] (1.23ns)   --->   "%OutPadConv2_1_load_5 = load i9 %OutPadConv2_1_addr_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 143 'load' 'OutPadConv2_1_load_5' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>

State 4 <SV = 3> <Delay = 2.01>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln75_8 = sext i16 %Weights_load_31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 144 'sext' 'sext_ln75_8' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 145 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_32 = load i14 %Weights_addr_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 145 'load' 'Weights_load_32' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 146 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_33 = load i14 %Weights_addr_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 146 'load' 'Weights_load_33' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 147 [1/1] (0.76ns)   --->   "%arrayidx18_sum_1_1 = add i8 %empty_209, i8 114" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 147 'add' 'arrayidx18_sum_1_1' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%arrayidx18_sum_1_1_cast = zext i8 %arrayidx18_sum_1_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 148 'zext' 'arrayidx18_sum_1_1_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%Weights_addr_34 = getelementptr i16 %Weights, i64 0, i64 %arrayidx18_sum_1_1_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 149 'getelementptr' 'Weights_addr_34' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 150 [2/2] (1.23ns)   --->   "%Weights_load_34 = load i14 %Weights_addr_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 150 'load' 'Weights_load_34' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 151 [1/1] (0.76ns)   --->   "%arrayidx18_sum_1_2 = add i8 %empty_209, i8 115" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 151 'add' 'arrayidx18_sum_1_2' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%arrayidx18_sum_1_2_cast = zext i8 %arrayidx18_sum_1_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 152 'zext' 'arrayidx18_sum_1_2_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%Weights_addr_35 = getelementptr i16 %Weights, i64 0, i64 %arrayidx18_sum_1_2_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 153 'getelementptr' 'Weights_addr_35' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 154 [2/2] (1.23ns)   --->   "%Weights_load_35 = load i14 %Weights_addr_35" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 154 'load' 'Weights_load_35' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln69_2 = zext i8 %select_ln67" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:69->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 155 'zext' 'zext_ln69_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 156 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_1)   --->   "%mul_ln75_1 = mul i24 %sext_ln75_1, i24 %sext_ln75_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 156 'mul' 'mul_ln75_1' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_125, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 157 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 158 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_1 = add i24 %shl_ln2, i24 %mul_ln75_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 158 'add' 'add_ln75_1' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 159 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_3)   --->   "%mul_ln75_2 = mul i24 %sext_ln75_3, i24 %sext_ln75_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 159 'mul' 'mul_ln75_2' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln75_5 = sext i16 %select_ln75_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 160 'sext' 'sext_ln75_5' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 161 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_5)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_5, i24 %sext_ln75_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 161 'mul' 'mul_ln75_3' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 162 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_load_4 = load i9 %OutPadConv2_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 162 'load' 'OutPadConv2_load_4' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_4 : Operation 163 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_1_load_4 = load i9 %OutPadConv2_1_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 163 'load' 'OutPadConv2_1_load_4' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_4 : Operation 164 [1/1] (0.35ns)   --->   "%select_ln75_4 = select i1 %trunc_ln69, i16 %OutPadConv2_1_load_4, i16 %OutPadConv2_load_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 164 'select' 'select_ln75_4' <Predicate = (!icmp_ln67)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 165 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_load_5 = load i9 %OutPadConv2_addr_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 165 'load' 'OutPadConv2_load_5' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_4 : Operation 166 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_1_load_5 = load i9 %OutPadConv2_1_addr_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 166 'load' 'OutPadConv2_1_load_5' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_4 : Operation 167 [1/1] (0.35ns)   --->   "%select_ln75_5 = select i1 %trunc_ln69, i16 %OutPadConv2_1_load_5, i16 %OutPadConv2_load_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 167 'select' 'select_ln75_5' <Predicate = (!icmp_ln67)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.77ns)   --->   "%add_ln75_10 = add i9 %zext_ln69_2, i9 165" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 168 'add' 'add_ln75_10' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%lshr_ln75_8 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln75_10, i32 1, i32 8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 169 'partselect' 'lshr_ln75_8' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln75_5 = zext i8 %lshr_ln75_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 170 'zext' 'zext_ln75_5' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_6 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 171 'getelementptr' 'OutPadConv2_addr_6' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%OutPadConv2_1_addr_6 = getelementptr i16 %OutPadConv2_1, i64 0, i64 %zext_ln75_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 172 'getelementptr' 'OutPadConv2_1_addr_6' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 0.00>
ST_4 : Operation 173 [2/2] (1.23ns)   --->   "%OutPadConv2_load_6 = load i9 %OutPadConv2_addr_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 173 'load' 'OutPadConv2_load_6' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_4 : Operation 174 [2/2] (1.23ns)   --->   "%OutPadConv2_1_load_6 = load i9 %OutPadConv2_1_addr_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 174 'load' 'OutPadConv2_1_load_6' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_4 : Operation 175 [1/1] (0.76ns)   --->   "%add_ln75_12 = add i8 %zext_ln69_5, i8 83" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 175 'add' 'add_ln75_12' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln75_6 = zext i8 %add_ln75_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 176 'zext' 'zext_ln75_6' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_7 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 177 'getelementptr' 'OutPadConv2_addr_7' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%OutPadConv2_1_addr_7 = getelementptr i16 %OutPadConv2_1, i64 0, i64 %zext_ln75_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 178 'getelementptr' 'OutPadConv2_1_addr_7' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 0.00>
ST_4 : Operation 179 [2/2] (1.23ns)   --->   "%OutPadConv2_load_7 = load i9 %OutPadConv2_addr_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 179 'load' 'OutPadConv2_load_7' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_4 : Operation 180 [2/2] (1.23ns)   --->   "%OutPadConv2_1_load_7 = load i9 %OutPadConv2_1_addr_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 180 'load' 'OutPadConv2_1_load_7' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>

State 5 <SV = 4> <Delay = 2.01>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln75_10 = sext i16 %Weights_load_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 181 'sext' 'sext_ln75_10' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 182 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_34 = load i14 %Weights_addr_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 182 'load' 'Weights_load_34' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 183 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_35 = load i14 %Weights_addr_35" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 183 'load' 'Weights_load_35' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 184 [1/1] (0.77ns)   --->   "%arrayidx18_sum_1_3 = add i9 %empty, i9 116" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 184 'add' 'arrayidx18_sum_1_3' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%arrayidx18_sum_1_3_cast = zext i9 %arrayidx18_sum_1_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 185 'zext' 'arrayidx18_sum_1_3_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%Weights_addr_36 = getelementptr i16 %Weights, i64 0, i64 %arrayidx18_sum_1_3_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 186 'getelementptr' 'Weights_addr_36' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 187 [2/2] (1.23ns)   --->   "%Weights_load_36 = load i14 %Weights_addr_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 187 'load' 'Weights_load_36' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 188 [1/1] (0.77ns)   --->   "%arrayidx18_sum_1_4 = add i9 %empty, i9 117" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 188 'add' 'arrayidx18_sum_1_4' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%arrayidx18_sum_1_4_cast = zext i9 %arrayidx18_sum_1_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 189 'zext' 'arrayidx18_sum_1_4_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%Weights_addr_37 = getelementptr i16 %Weights, i64 0, i64 %arrayidx18_sum_1_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 190 'getelementptr' 'Weights_addr_37' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 191 [2/2] (1.23ns)   --->   "%Weights_load_37 = load i14 %Weights_addr_37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 191 'load' 'Weights_load_37' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 192 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_1 = add i24 %shl_ln2, i24 %mul_ln75_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 192 'add' 'add_ln75_1' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 193 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_3)   --->   "%mul_ln75_2 = mul i24 %sext_ln75_3, i24 %sext_ln75_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 193 'mul' 'mul_ln75_2' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_1, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 194 'partselect' 'tmp_126' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln75_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_126, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 195 'bitconcatenate' 'shl_ln75_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 196 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_3 = add i24 %shl_ln75_1, i24 %mul_ln75_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 196 'add' 'add_ln75_3' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 197 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_5)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_5, i24 %sext_ln75_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 197 'mul' 'mul_ln75_3' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln75_7 = sext i16 %select_ln75_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 198 'sext' 'sext_ln75_7' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 199 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_7)   --->   "%mul_ln75_4 = mul i24 %sext_ln75_7, i24 %sext_ln75_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 199 'mul' 'mul_ln75_4' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 200 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_load_6 = load i9 %OutPadConv2_addr_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 200 'load' 'OutPadConv2_load_6' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_5 : Operation 201 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_1_load_6 = load i9 %OutPadConv2_1_addr_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 201 'load' 'OutPadConv2_1_load_6' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_5 : Operation 202 [1/1] (0.35ns)   --->   "%select_ln75_6 = select i1 %trunc_ln69, i16 %OutPadConv2_load_6, i16 %OutPadConv2_1_load_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 202 'select' 'select_ln75_6' <Predicate = (!icmp_ln67)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 203 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_load_7 = load i9 %OutPadConv2_addr_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 203 'load' 'OutPadConv2_load_7' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_5 : Operation 204 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_1_load_7 = load i9 %OutPadConv2_1_addr_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 204 'load' 'OutPadConv2_1_load_7' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_5 : Operation 205 [1/1] (0.35ns)   --->   "%select_ln75_7 = select i1 %trunc_ln69, i16 %OutPadConv2_1_load_7, i16 %OutPadConv2_load_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 205 'select' 'select_ln75_7' <Predicate = (!icmp_ln67)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.77ns)   --->   "%add_ln75_14 = add i9 %zext_ln69_2, i9 167" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 206 'add' 'add_ln75_14' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%lshr_ln75_s = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln75_14, i32 1, i32 8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 207 'partselect' 'lshr_ln75_s' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln75_7 = zext i8 %lshr_ln75_s" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 208 'zext' 'zext_ln75_7' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_8 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 209 'getelementptr' 'OutPadConv2_addr_8' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%OutPadConv2_1_addr_8 = getelementptr i16 %OutPadConv2_1, i64 0, i64 %zext_ln75_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 210 'getelementptr' 'OutPadConv2_1_addr_8' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 0.00>
ST_5 : Operation 211 [2/2] (1.23ns)   --->   "%OutPadConv2_load_8 = load i9 %OutPadConv2_addr_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 211 'load' 'OutPadConv2_load_8' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_5 : Operation 212 [2/2] (1.23ns)   --->   "%OutPadConv2_1_load_8 = load i9 %OutPadConv2_1_addr_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 212 'load' 'OutPadConv2_1_load_8' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_5 : Operation 213 [1/1] (0.76ns)   --->   "%add_ln75_16 = add i8 %zext_ln69_5, i8 84" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 213 'add' 'add_ln75_16' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln75_8 = zext i8 %add_ln75_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 214 'zext' 'zext_ln75_8' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_9 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 215 'getelementptr' 'OutPadConv2_addr_9' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%OutPadConv2_1_addr_9 = getelementptr i16 %OutPadConv2_1, i64 0, i64 %zext_ln75_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 216 'getelementptr' 'OutPadConv2_1_addr_9' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 0.00>
ST_5 : Operation 217 [2/2] (1.23ns)   --->   "%OutPadConv2_load_9 = load i9 %OutPadConv2_addr_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 217 'load' 'OutPadConv2_load_9' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_5 : Operation 218 [2/2] (1.23ns)   --->   "%OutPadConv2_1_load_9 = load i9 %OutPadConv2_1_addr_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 218 'load' 'OutPadConv2_1_load_9' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>

State 6 <SV = 5> <Delay = 2.01>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln75_12 = sext i16 %Weights_load_33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 219 'sext' 'sext_ln75_12' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 220 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_36 = load i14 %Weights_addr_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 220 'load' 'Weights_load_36' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 221 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_37 = load i14 %Weights_addr_37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 221 'load' 'Weights_load_37' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 222 [1/1] (0.77ns)   --->   "%arrayidx18_sum_2 = add i9 %empty, i9 118" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 222 'add' 'arrayidx18_sum_2' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%arrayidx18_sum_2_cast = zext i9 %arrayidx18_sum_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 223 'zext' 'arrayidx18_sum_2_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%Weights_addr_38 = getelementptr i16 %Weights, i64 0, i64 %arrayidx18_sum_2_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 224 'getelementptr' 'Weights_addr_38' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 225 [2/2] (1.23ns)   --->   "%Weights_load_38 = load i14 %Weights_addr_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 225 'load' 'Weights_load_38' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 226 [1/1] (0.77ns)   --->   "%arrayidx18_sum_2_1 = add i9 %empty, i9 119" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 226 'add' 'arrayidx18_sum_2_1' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%arrayidx18_sum_2_1_cast = zext i9 %arrayidx18_sum_2_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 227 'zext' 'arrayidx18_sum_2_1_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%Weights_addr_39 = getelementptr i16 %Weights, i64 0, i64 %arrayidx18_sum_2_1_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 228 'getelementptr' 'Weights_addr_39' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 229 [2/2] (1.23ns)   --->   "%Weights_load_39 = load i14 %Weights_addr_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 229 'load' 'Weights_load_39' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 230 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_3 = add i24 %shl_ln75_1, i24 %mul_ln75_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 230 'add' 'add_ln75_3' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 231 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_5)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_5, i24 %sext_ln75_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 231 'mul' 'mul_ln75_3' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_3, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 232 'partselect' 'tmp_127' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%shl_ln75_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_127, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 233 'bitconcatenate' 'shl_ln75_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 234 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_5 = add i24 %shl_ln75_2, i24 %mul_ln75_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 234 'add' 'add_ln75_5' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 235 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_7)   --->   "%mul_ln75_4 = mul i24 %sext_ln75_7, i24 %sext_ln75_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 235 'mul' 'mul_ln75_4' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln75_9 = sext i16 %select_ln75_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 236 'sext' 'sext_ln75_9' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 237 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_9)   --->   "%mul_ln75_5 = mul i24 %sext_ln75_9, i24 %sext_ln75_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 237 'mul' 'mul_ln75_5' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 238 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_load_8 = load i9 %OutPadConv2_addr_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 238 'load' 'OutPadConv2_load_8' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_6 : Operation 239 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_1_load_8 = load i9 %OutPadConv2_1_addr_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 239 'load' 'OutPadConv2_1_load_8' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_6 : Operation 240 [1/1] (0.35ns)   --->   "%select_ln75_8 = select i1 %trunc_ln69, i16 %OutPadConv2_load_8, i16 %OutPadConv2_1_load_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 240 'select' 'select_ln75_8' <Predicate = (!icmp_ln67)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 241 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_load_9 = load i9 %OutPadConv2_addr_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 241 'load' 'OutPadConv2_load_9' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_6 : Operation 242 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_1_load_9 = load i9 %OutPadConv2_1_addr_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 242 'load' 'OutPadConv2_1_load_9' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_6 : Operation 243 [1/1] (0.35ns)   --->   "%select_ln75_9 = select i1 %trunc_ln69, i16 %OutPadConv2_1_load_9, i16 %OutPadConv2_load_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 243 'select' 'select_ln75_9' <Predicate = (!icmp_ln67)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 244 [1/1] (0.76ns)   --->   "%add_ln75_18 = add i8 %zext_ln69_5, i8 164" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 244 'add' 'add_ln75_18' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln75_9 = zext i8 %add_ln75_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 245 'zext' 'zext_ln75_9' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_10 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 246 'getelementptr' 'OutPadConv2_addr_10' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%OutPadConv2_1_addr_10 = getelementptr i16 %OutPadConv2_1, i64 0, i64 %zext_ln75_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 247 'getelementptr' 'OutPadConv2_1_addr_10' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 0.00>
ST_6 : Operation 248 [2/2] (1.23ns)   --->   "%OutPadConv2_load_10 = load i9 %OutPadConv2_addr_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 248 'load' 'OutPadConv2_load_10' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_6 : Operation 249 [2/2] (1.23ns)   --->   "%OutPadConv2_1_load_10 = load i9 %OutPadConv2_1_addr_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 249 'load' 'OutPadConv2_1_load_10' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_6 : Operation 250 [1/1] (0.77ns)   --->   "%add_ln75_20 = add i9 %zext_ln69_2, i9 329" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 250 'add' 'add_ln75_20' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%lshr_ln75_2 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln75_20, i32 1, i32 8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 251 'partselect' 'lshr_ln75_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln75_10 = zext i8 %lshr_ln75_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 252 'zext' 'zext_ln75_10' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_11 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 253 'getelementptr' 'OutPadConv2_addr_11' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%OutPadConv2_1_addr_11 = getelementptr i16 %OutPadConv2_1, i64 0, i64 %zext_ln75_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 254 'getelementptr' 'OutPadConv2_1_addr_11' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 0.00>
ST_6 : Operation 255 [2/2] (1.23ns)   --->   "%OutPadConv2_load_11 = load i9 %OutPadConv2_addr_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 255 'load' 'OutPadConv2_load_11' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_6 : Operation 256 [2/2] (1.23ns)   --->   "%OutPadConv2_1_load_11 = load i9 %OutPadConv2_1_addr_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 256 'load' 'OutPadConv2_1_load_11' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_6 : Operation 257 [1/1] (0.77ns)   --->   "%add_ln75_24 = add i9 %zext_ln69_2, i9 331" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 257 'add' 'add_ln75_24' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%lshr_ln75_3 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln75_24, i32 1, i32 8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 258 'partselect' 'lshr_ln75_3' <Predicate = (!icmp_ln67)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.01>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln75_14 = sext i16 %Weights_load_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 259 'sext' 'sext_ln75_14' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 260 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_38 = load i14 %Weights_addr_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 260 'load' 'Weights_load_38' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 261 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_39 = load i14 %Weights_addr_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 261 'load' 'Weights_load_39' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 262 [1/1] (0.77ns)   --->   "%arrayidx18_sum_2_2 = add i9 %empty, i9 120" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 262 'add' 'arrayidx18_sum_2_2' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%arrayidx18_sum_2_2_cast = zext i9 %arrayidx18_sum_2_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 263 'zext' 'arrayidx18_sum_2_2_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%Weights_addr_40 = getelementptr i16 %Weights, i64 0, i64 %arrayidx18_sum_2_2_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 264 'getelementptr' 'Weights_addr_40' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 265 [2/2] (1.23ns)   --->   "%Weights_load_40 = load i14 %Weights_addr_40" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 265 'load' 'Weights_load_40' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 266 [1/1] (0.77ns)   --->   "%arrayidx18_sum_2_3 = add i9 %empty, i9 121" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 266 'add' 'arrayidx18_sum_2_3' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%arrayidx18_sum_2_3_cast = zext i9 %arrayidx18_sum_2_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 267 'zext' 'arrayidx18_sum_2_3_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%Weights_addr_41 = getelementptr i16 %Weights, i64 0, i64 %arrayidx18_sum_2_3_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 268 'getelementptr' 'Weights_addr_41' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 269 [2/2] (1.23ns)   --->   "%Weights_load_41 = load i14 %Weights_addr_41" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 269 'load' 'Weights_load_41' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 270 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_5 = add i24 %shl_ln75_2, i24 %mul_ln75_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 270 'add' 'add_ln75_5' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 271 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_7)   --->   "%mul_ln75_4 = mul i24 %sext_ln75_7, i24 %sext_ln75_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 271 'mul' 'mul_ln75_4' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_5, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 272 'partselect' 'tmp_s' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%shl_ln75_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 273 'bitconcatenate' 'shl_ln75_3' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 274 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_7 = add i24 %shl_ln75_3, i24 %mul_ln75_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 274 'add' 'add_ln75_7' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 275 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_9)   --->   "%mul_ln75_5 = mul i24 %sext_ln75_9, i24 %sext_ln75_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 275 'mul' 'mul_ln75_5' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln75_11 = sext i16 %select_ln75_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 276 'sext' 'sext_ln75_11' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 277 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_11)   --->   "%mul_ln75_6 = mul i24 %sext_ln75_11, i24 %sext_ln75_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 277 'mul' 'mul_ln75_6' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 278 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_load_10 = load i9 %OutPadConv2_addr_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 278 'load' 'OutPadConv2_load_10' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_7 : Operation 279 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_1_load_10 = load i9 %OutPadConv2_1_addr_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 279 'load' 'OutPadConv2_1_load_10' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_7 : Operation 280 [1/1] (0.35ns)   --->   "%select_ln75_10 = select i1 %trunc_ln69, i16 %OutPadConv2_1_load_10, i16 %OutPadConv2_load_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 280 'select' 'select_ln75_10' <Predicate = (!icmp_ln67)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 281 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_load_11 = load i9 %OutPadConv2_addr_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 281 'load' 'OutPadConv2_load_11' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_7 : Operation 282 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_1_load_11 = load i9 %OutPadConv2_1_addr_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 282 'load' 'OutPadConv2_1_load_11' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_7 : Operation 283 [1/1] (0.35ns)   --->   "%select_ln75_11 = select i1 %trunc_ln69, i16 %OutPadConv2_load_11, i16 %OutPadConv2_1_load_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 283 'select' 'select_ln75_11' <Predicate = (!icmp_ln67)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 284 [1/1] (0.76ns)   --->   "%add_ln75_22 = add i8 %zext_ln69_5, i8 165" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 284 'add' 'add_ln75_22' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln75_11 = zext i8 %add_ln75_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 285 'zext' 'zext_ln75_11' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 286 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_12 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 286 'getelementptr' 'OutPadConv2_addr_12' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 0.00>
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "%OutPadConv2_1_addr_12 = getelementptr i16 %OutPadConv2_1, i64 0, i64 %zext_ln75_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 287 'getelementptr' 'OutPadConv2_1_addr_12' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 0.00>
ST_7 : Operation 288 [2/2] (1.23ns)   --->   "%OutPadConv2_load_12 = load i9 %OutPadConv2_addr_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 288 'load' 'OutPadConv2_load_12' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_7 : Operation 289 [2/2] (1.23ns)   --->   "%OutPadConv2_1_load_12 = load i9 %OutPadConv2_1_addr_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 289 'load' 'OutPadConv2_1_load_12' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_7 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln75_12 = zext i8 %lshr_ln75_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 290 'zext' 'zext_ln75_12' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_7 : Operation 291 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_13 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 291 'getelementptr' 'OutPadConv2_addr_13' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 0.00>
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "%OutPadConv2_1_addr_13 = getelementptr i16 %OutPadConv2_1, i64 0, i64 %zext_ln75_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 292 'getelementptr' 'OutPadConv2_1_addr_13' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 0.00>
ST_7 : Operation 293 [2/2] (1.23ns)   --->   "%OutPadConv2_load_13 = load i9 %OutPadConv2_addr_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 293 'load' 'OutPadConv2_load_13' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_7 : Operation 294 [2/2] (1.23ns)   --->   "%OutPadConv2_1_load_13 = load i9 %OutPadConv2_1_addr_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 294 'load' 'OutPadConv2_1_load_13' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>

State 8 <SV = 7> <Delay = 2.01>
ST_8 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln75_16 = sext i16 %Weights_load_35" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 295 'sext' 'sext_ln75_16' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 296 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_40 = load i14 %Weights_addr_40" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 296 'load' 'Weights_load_40' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 297 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_41 = load i14 %Weights_addr_41" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 297 'load' 'Weights_load_41' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 298 [1/1] (0.77ns)   --->   "%arrayidx18_sum_2_4 = add i9 %empty, i9 122" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 298 'add' 'arrayidx18_sum_2_4' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "%arrayidx18_sum_2_4_cast = zext i9 %arrayidx18_sum_2_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 299 'zext' 'arrayidx18_sum_2_4_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 300 [1/1] (0.00ns)   --->   "%Weights_addr_42 = getelementptr i16 %Weights, i64 0, i64 %arrayidx18_sum_2_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 300 'getelementptr' 'Weights_addr_42' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 301 [2/2] (1.23ns)   --->   "%Weights_load_42 = load i14 %Weights_addr_42" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 301 'load' 'Weights_load_42' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 302 [1/1] (0.77ns)   --->   "%arrayidx18_sum_3 = add i9 %empty, i9 123" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 302 'add' 'arrayidx18_sum_3' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 303 [1/1] (0.00ns)   --->   "%arrayidx18_sum_3_cast = zext i9 %arrayidx18_sum_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 303 'zext' 'arrayidx18_sum_3_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 304 [1/1] (0.00ns)   --->   "%Weights_addr_43 = getelementptr i16 %Weights, i64 0, i64 %arrayidx18_sum_3_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 304 'getelementptr' 'Weights_addr_43' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 305 [2/2] (1.23ns)   --->   "%Weights_load_43 = load i14 %Weights_addr_43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 305 'load' 'Weights_load_43' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln69_4 = zext i7 %lshr_ln1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:69->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 306 'zext' 'zext_ln69_4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 307 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_7 = add i24 %shl_ln75_3, i24 %mul_ln75_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 307 'add' 'add_ln75_7' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 308 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_9)   --->   "%mul_ln75_5 = mul i24 %sext_ln75_9, i24 %sext_ln75_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 308 'mul' 'mul_ln75_5' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_7, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 309 'partselect' 'tmp_128' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 310 [1/1] (0.00ns)   --->   "%shl_ln75_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_128, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 310 'bitconcatenate' 'shl_ln75_4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 311 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_9 = add i24 %shl_ln75_4, i24 %mul_ln75_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 311 'add' 'add_ln75_9' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 312 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_11)   --->   "%mul_ln75_6 = mul i24 %sext_ln75_11, i24 %sext_ln75_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 312 'mul' 'mul_ln75_6' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln75_13 = sext i16 %select_ln75_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 313 'sext' 'sext_ln75_13' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 314 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_13)   --->   "%mul_ln75_7 = mul i24 %sext_ln75_13, i24 %sext_ln75_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 314 'mul' 'mul_ln75_7' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 315 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_load_12 = load i9 %OutPadConv2_addr_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 315 'load' 'OutPadConv2_load_12' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_8 : Operation 316 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_1_load_12 = load i9 %OutPadConv2_1_addr_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 316 'load' 'OutPadConv2_1_load_12' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_8 : Operation 317 [1/1] (0.35ns)   --->   "%select_ln75_12 = select i1 %trunc_ln69, i16 %OutPadConv2_1_load_12, i16 %OutPadConv2_load_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 317 'select' 'select_ln75_12' <Predicate = (!icmp_ln67)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 318 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_load_13 = load i9 %OutPadConv2_addr_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 318 'load' 'OutPadConv2_load_13' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_8 : Operation 319 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_1_load_13 = load i9 %OutPadConv2_1_addr_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 319 'load' 'OutPadConv2_1_load_13' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_8 : Operation 320 [1/1] (0.35ns)   --->   "%select_ln75_13 = select i1 %trunc_ln69, i16 %OutPadConv2_load_13, i16 %OutPadConv2_1_load_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 320 'select' 'select_ln75_13' <Predicate = (!icmp_ln67)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 321 [1/1] (0.76ns)   --->   "%add_ln75_26 = add i8 %zext_ln69_5, i8 166" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 321 'add' 'add_ln75_26' <Predicate = (!icmp_ln67)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln75_13 = zext i8 %add_ln75_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 322 'zext' 'zext_ln75_13' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 323 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_14 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 323 'getelementptr' 'OutPadConv2_addr_14' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 0.00>
ST_8 : Operation 324 [1/1] (0.00ns)   --->   "%OutPadConv2_1_addr_14 = getelementptr i16 %OutPadConv2_1, i64 0, i64 %zext_ln75_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 324 'getelementptr' 'OutPadConv2_1_addr_14' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 0.00>
ST_8 : Operation 325 [2/2] (1.23ns)   --->   "%OutPadConv2_load_14 = load i9 %OutPadConv2_addr_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 325 'load' 'OutPadConv2_load_14' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_8 : Operation 326 [2/2] (1.23ns)   --->   "%OutPadConv2_1_load_14 = load i9 %OutPadConv2_1_addr_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 326 'load' 'OutPadConv2_1_load_14' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_8 : Operation 327 [1/1] (0.77ns)   --->   "%add_ln75_28 = add i9 %zext_ln69_4, i9 246" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 327 'add' 'add_ln75_28' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln75_14 = zext i9 %add_ln75_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 328 'zext' 'zext_ln75_14' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 329 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_15 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 329 'getelementptr' 'OutPadConv2_addr_15' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 0.00>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "%OutPadConv2_1_addr_15 = getelementptr i16 %OutPadConv2_1, i64 0, i64 %zext_ln75_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 330 'getelementptr' 'OutPadConv2_1_addr_15' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 0.00>
ST_8 : Operation 331 [2/2] (1.23ns)   --->   "%OutPadConv2_load_15 = load i9 %OutPadConv2_addr_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 331 'load' 'OutPadConv2_load_15' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_8 : Operation 332 [2/2] (1.23ns)   --->   "%OutPadConv2_1_load_15 = load i9 %OutPadConv2_1_addr_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 332 'load' 'OutPadConv2_1_load_15' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>

State 9 <SV = 8> <Delay = 2.02>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln75_18 = sext i16 %Weights_load_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 333 'sext' 'sext_ln75_18' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 334 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_42 = load i14 %Weights_addr_42" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 334 'load' 'Weights_load_42' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 335 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_43 = load i14 %Weights_addr_43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 335 'load' 'Weights_load_43' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 336 [1/1] (0.77ns)   --->   "%arrayidx18_sum_3_1 = add i9 %empty, i9 124" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 336 'add' 'arrayidx18_sum_3_1' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 337 [1/1] (0.00ns)   --->   "%arrayidx18_sum_3_1_cast = zext i9 %arrayidx18_sum_3_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 337 'zext' 'arrayidx18_sum_3_1_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%Weights_addr_44 = getelementptr i16 %Weights, i64 0, i64 %arrayidx18_sum_3_1_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 338 'getelementptr' 'Weights_addr_44' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 339 [2/2] (1.23ns)   --->   "%Weights_load_44 = load i14 %Weights_addr_44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 339 'load' 'Weights_load_44' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 340 [1/1] (0.77ns)   --->   "%arrayidx18_sum_3_2 = add i9 %empty, i9 125" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 340 'add' 'arrayidx18_sum_3_2' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "%arrayidx18_sum_3_2_cast = zext i9 %arrayidx18_sum_3_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 341 'zext' 'arrayidx18_sum_3_2_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "%Weights_addr_45 = getelementptr i16 %Weights, i64 0, i64 %arrayidx18_sum_3_2_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 342 'getelementptr' 'Weights_addr_45' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 343 [2/2] (1.23ns)   --->   "%Weights_load_45 = load i14 %Weights_addr_45" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 343 'load' 'Weights_load_45' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i8 %select_ln67" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:69->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 344 'zext' 'zext_ln69_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 345 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_9 = add i24 %shl_ln75_4, i24 %mul_ln75_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 345 'add' 'add_ln75_9' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 346 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_11)   --->   "%mul_ln75_6 = mul i24 %sext_ln75_11, i24 %sext_ln75_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 346 'mul' 'mul_ln75_6' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_9, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 347 'partselect' 'tmp_129' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 348 [1/1] (0.00ns)   --->   "%shl_ln75_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_129, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 348 'bitconcatenate' 'shl_ln75_5' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 349 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_11 = add i24 %shl_ln75_5, i24 %mul_ln75_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 349 'add' 'add_ln75_11' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 350 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_13)   --->   "%mul_ln75_7 = mul i24 %sext_ln75_13, i24 %sext_ln75_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 350 'mul' 'mul_ln75_7' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln75_15 = sext i16 %select_ln75_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 351 'sext' 'sext_ln75_15' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 352 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_15)   --->   "%mul_ln75_8 = mul i24 %sext_ln75_15, i24 %sext_ln75_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 352 'mul' 'mul_ln75_8' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 353 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_load_14 = load i9 %OutPadConv2_addr_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 353 'load' 'OutPadConv2_load_14' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_9 : Operation 354 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_1_load_14 = load i9 %OutPadConv2_1_addr_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 354 'load' 'OutPadConv2_1_load_14' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_9 : Operation 355 [1/1] (0.35ns)   --->   "%select_ln75_14 = select i1 %trunc_ln69, i16 %OutPadConv2_1_load_14, i16 %OutPadConv2_load_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 355 'select' 'select_ln75_14' <Predicate = (!icmp_ln67)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 356 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_load_15 = load i9 %OutPadConv2_addr_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 356 'load' 'OutPadConv2_load_15' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_9 : Operation 357 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_1_load_15 = load i9 %OutPadConv2_1_addr_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 357 'load' 'OutPadConv2_1_load_15' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_9 : Operation 358 [1/1] (0.35ns)   --->   "%select_ln75_15 = select i1 %trunc_ln69, i16 %OutPadConv2_1_load_15, i16 %OutPadConv2_load_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 358 'select' 'select_ln75_15' <Predicate = (!icmp_ln67)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 359 [1/1] (0.78ns)   --->   "%add_ln75_30 = add i10 %zext_ln69_1, i10 493" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 359 'add' 'add_ln75_30' <Predicate = (!icmp_ln67)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 360 [1/1] (0.00ns)   --->   "%lshr_ln75_5 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %add_ln75_30, i32 1, i32 9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 360 'partselect' 'lshr_ln75_5' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln75_15 = zext i9 %lshr_ln75_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 361 'zext' 'zext_ln75_15' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 362 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_16 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 362 'getelementptr' 'OutPadConv2_addr_16' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 0.00>
ST_9 : Operation 363 [1/1] (0.00ns)   --->   "%OutPadConv2_1_addr_16 = getelementptr i16 %OutPadConv2_1, i64 0, i64 %zext_ln75_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 363 'getelementptr' 'OutPadConv2_1_addr_16' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 0.00>
ST_9 : Operation 364 [2/2] (1.23ns)   --->   "%OutPadConv2_load_16 = load i9 %OutPadConv2_addr_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 364 'load' 'OutPadConv2_load_16' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_9 : Operation 365 [2/2] (1.23ns)   --->   "%OutPadConv2_1_load_16 = load i9 %OutPadConv2_1_addr_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 365 'load' 'OutPadConv2_1_load_16' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_9 : Operation 366 [1/1] (0.77ns)   --->   "%add_ln75_32 = add i9 %zext_ln69_4, i9 247" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 366 'add' 'add_ln75_32' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln75_16 = zext i9 %add_ln75_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 367 'zext' 'zext_ln75_16' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 368 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_17 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 368 'getelementptr' 'OutPadConv2_addr_17' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 0.00>
ST_9 : Operation 369 [1/1] (0.00ns)   --->   "%OutPadConv2_1_addr_17 = getelementptr i16 %OutPadConv2_1, i64 0, i64 %zext_ln75_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 369 'getelementptr' 'OutPadConv2_1_addr_17' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 0.00>
ST_9 : Operation 370 [2/2] (1.23ns)   --->   "%OutPadConv2_load_17 = load i9 %OutPadConv2_addr_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 370 'load' 'OutPadConv2_load_17' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_9 : Operation 371 [2/2] (1.23ns)   --->   "%OutPadConv2_1_load_17 = load i9 %OutPadConv2_1_addr_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 371 'load' 'OutPadConv2_1_load_17' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_9 : Operation 372 [1/1] (0.78ns)   --->   "%add_ln75_34 = add i10 %zext_ln69_1, i10 495" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 372 'add' 'add_ln75_34' <Predicate = (!icmp_ln67)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 373 [1/1] (0.00ns)   --->   "%lshr_ln75_6 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %add_ln75_34, i32 1, i32 9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 373 'partselect' 'lshr_ln75_6' <Predicate = (!icmp_ln67)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.01>
ST_10 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln75_20 = sext i16 %Weights_load_37" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 374 'sext' 'sext_ln75_20' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 375 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_44 = load i14 %Weights_addr_44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 375 'load' 'Weights_load_44' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 376 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_45 = load i14 %Weights_addr_45" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 376 'load' 'Weights_load_45' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 377 [1/1] (0.77ns)   --->   "%arrayidx18_sum_3_3 = add i9 %empty, i9 126" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 377 'add' 'arrayidx18_sum_3_3' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 378 [1/1] (0.00ns)   --->   "%arrayidx18_sum_3_3_cast = zext i9 %arrayidx18_sum_3_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 378 'zext' 'arrayidx18_sum_3_3_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 379 [1/1] (0.00ns)   --->   "%Weights_addr_46 = getelementptr i16 %Weights, i64 0, i64 %arrayidx18_sum_3_3_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 379 'getelementptr' 'Weights_addr_46' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 380 [2/2] (1.23ns)   --->   "%Weights_load_46 = load i14 %Weights_addr_46" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 380 'load' 'Weights_load_46' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 381 [1/1] (0.77ns)   --->   "%arrayidx18_sum_3_4 = add i9 %empty, i9 127" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 381 'add' 'arrayidx18_sum_3_4' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 382 [1/1] (0.00ns)   --->   "%arrayidx18_sum_3_4_cast = zext i9 %arrayidx18_sum_3_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 382 'zext' 'arrayidx18_sum_3_4_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 383 [1/1] (0.00ns)   --->   "%Weights_addr_47 = getelementptr i16 %Weights, i64 0, i64 %arrayidx18_sum_3_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 383 'getelementptr' 'Weights_addr_47' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 384 [2/2] (1.23ns)   --->   "%Weights_load_47 = load i14 %Weights_addr_47" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 384 'load' 'Weights_load_47' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 385 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_11 = add i24 %shl_ln75_5, i24 %mul_ln75_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 385 'add' 'add_ln75_11' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 386 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_13)   --->   "%mul_ln75_7 = mul i24 %sext_ln75_13, i24 %sext_ln75_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 386 'mul' 'mul_ln75_7' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_11, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 387 'partselect' 'tmp_130' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 388 [1/1] (0.00ns)   --->   "%shl_ln75_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_130, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 388 'bitconcatenate' 'shl_ln75_6' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 389 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_13 = add i24 %shl_ln75_6, i24 %mul_ln75_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 389 'add' 'add_ln75_13' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 390 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_15)   --->   "%mul_ln75_8 = mul i24 %sext_ln75_15, i24 %sext_ln75_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 390 'mul' 'mul_ln75_8' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln75_17 = sext i16 %select_ln75_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 391 'sext' 'sext_ln75_17' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 392 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_17)   --->   "%mul_ln75_9 = mul i24 %sext_ln75_17, i24 %sext_ln75_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 392 'mul' 'mul_ln75_9' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 393 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_load_16 = load i9 %OutPadConv2_addr_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 393 'load' 'OutPadConv2_load_16' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_10 : Operation 394 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_1_load_16 = load i9 %OutPadConv2_1_addr_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 394 'load' 'OutPadConv2_1_load_16' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_10 : Operation 395 [1/1] (0.35ns)   --->   "%select_ln75_16 = select i1 %trunc_ln69, i16 %OutPadConv2_load_16, i16 %OutPadConv2_1_load_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 395 'select' 'select_ln75_16' <Predicate = (!icmp_ln67)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 396 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_load_17 = load i9 %OutPadConv2_addr_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 396 'load' 'OutPadConv2_load_17' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_10 : Operation 397 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_1_load_17 = load i9 %OutPadConv2_1_addr_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 397 'load' 'OutPadConv2_1_load_17' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_10 : Operation 398 [1/1] (0.35ns)   --->   "%select_ln75_17 = select i1 %trunc_ln69, i16 %OutPadConv2_1_load_17, i16 %OutPadConv2_load_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 398 'select' 'select_ln75_17' <Predicate = (!icmp_ln67)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln75_17 = zext i9 %lshr_ln75_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 399 'zext' 'zext_ln75_17' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 400 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_18 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 400 'getelementptr' 'OutPadConv2_addr_18' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 0.00>
ST_10 : Operation 401 [1/1] (0.00ns)   --->   "%OutPadConv2_1_addr_18 = getelementptr i16 %OutPadConv2_1, i64 0, i64 %zext_ln75_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 401 'getelementptr' 'OutPadConv2_1_addr_18' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 0.00>
ST_10 : Operation 402 [2/2] (1.23ns)   --->   "%OutPadConv2_load_18 = load i9 %OutPadConv2_addr_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 402 'load' 'OutPadConv2_load_18' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_10 : Operation 403 [2/2] (1.23ns)   --->   "%OutPadConv2_1_load_18 = load i9 %OutPadConv2_1_addr_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 403 'load' 'OutPadConv2_1_load_18' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_10 : Operation 404 [1/1] (0.77ns)   --->   "%add_ln75_36 = add i9 %zext_ln69_4, i9 248" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 404 'add' 'add_ln75_36' <Predicate = (!icmp_ln67)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln75_18 = zext i9 %add_ln75_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 405 'zext' 'zext_ln75_18' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 406 [1/1] (0.00ns)   --->   "%OutPadConv2_addr_19 = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln75_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 406 'getelementptr' 'OutPadConv2_addr_19' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 0.00>
ST_10 : Operation 407 [1/1] (0.00ns)   --->   "%OutPadConv2_1_addr_19 = getelementptr i16 %OutPadConv2_1, i64 0, i64 %zext_ln75_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 407 'getelementptr' 'OutPadConv2_1_addr_19' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 0.00>
ST_10 : Operation 408 [2/2] (1.23ns)   --->   "%OutPadConv2_load_19 = load i9 %OutPadConv2_addr_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 408 'load' 'OutPadConv2_load_19' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_10 : Operation 409 [2/2] (1.23ns)   --->   "%OutPadConv2_1_load_19 = load i9 %OutPadConv2_1_addr_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 409 'load' 'OutPadConv2_1_load_19' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>

State 11 <SV = 10> <Delay = 1.59>
ST_11 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln75_22 = sext i16 %Weights_load_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 410 'sext' 'sext_ln75_22' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 411 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_46 = load i14 %Weights_addr_46" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 411 'load' 'Weights_load_46' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_11 : Operation 412 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_47 = load i14 %Weights_addr_47" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 412 'load' 'Weights_load_47' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_11 : Operation 413 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_13 = add i24 %shl_ln75_6, i24 %mul_ln75_7" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 413 'add' 'add_ln75_13' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 414 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_15)   --->   "%mul_ln75_8 = mul i24 %sext_ln75_15, i24 %sext_ln75_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 414 'mul' 'mul_ln75_8' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_13, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 415 'partselect' 'tmp_131' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 416 [1/1] (0.00ns)   --->   "%shl_ln75_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_131, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 416 'bitconcatenate' 'shl_ln75_7' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 417 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_15 = add i24 %shl_ln75_7, i24 %mul_ln75_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 417 'add' 'add_ln75_15' <Predicate = (!icmp_ln67)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 418 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_17)   --->   "%mul_ln75_9 = mul i24 %sext_ln75_17, i24 %sext_ln75_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 418 'mul' 'mul_ln75_9' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln75_19 = sext i16 %select_ln75_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 419 'sext' 'sext_ln75_19' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_11 : Operation 420 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_19)   --->   "%mul_ln75_10 = mul i24 %sext_ln75_19, i24 %sext_ln75_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 420 'mul' 'mul_ln75_10' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 421 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_load_18 = load i9 %OutPadConv2_addr_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 421 'load' 'OutPadConv2_load_18' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_11 : Operation 422 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_1_load_18 = load i9 %OutPadConv2_1_addr_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 422 'load' 'OutPadConv2_1_load_18' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_11 : Operation 423 [1/1] (0.35ns)   --->   "%select_ln75_18 = select i1 %trunc_ln69, i16 %OutPadConv2_load_18, i16 %OutPadConv2_1_load_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 423 'select' 'select_ln75_18' <Predicate = (!icmp_ln67)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 424 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_load_19 = load i9 %OutPadConv2_addr_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 424 'load' 'OutPadConv2_load_19' <Predicate = (!icmp_ln67 & !trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_11 : Operation 425 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv2_1_load_19 = load i9 %OutPadConv2_1_addr_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 425 'load' 'OutPadConv2_1_load_19' <Predicate = (!icmp_ln67 & trunc_ln69)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 328> <RAM>
ST_11 : Operation 426 [1/1] (0.35ns)   --->   "%select_ln75_19 = select i1 %trunc_ln69, i16 %OutPadConv2_1_load_19, i16 %OutPadConv2_load_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 426 'select' 'select_ln75_19' <Predicate = (!icmp_ln67)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.29>
ST_12 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln75_24 = sext i16 %Weights_load_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 427 'sext' 'sext_ln75_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 428 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_15 = add i24 %shl_ln75_7, i24 %mul_ln75_8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 428 'add' 'add_ln75_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 429 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_17)   --->   "%mul_ln75_9 = mul i24 %sext_ln75_17, i24 %sext_ln75_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 429 'mul' 'mul_ln75_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_15, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 430 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 431 [1/1] (0.00ns)   --->   "%shl_ln75_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_132, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 431 'bitconcatenate' 'shl_ln75_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 432 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_17 = add i24 %shl_ln75_8, i24 %mul_ln75_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 432 'add' 'add_ln75_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 433 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_19)   --->   "%mul_ln75_10 = mul i24 %sext_ln75_19, i24 %sext_ln75_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 433 'mul' 'mul_ln75_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln75_21 = sext i16 %select_ln75_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 434 'sext' 'sext_ln75_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 435 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_21)   --->   "%mul_ln75_11 = mul i24 %sext_ln75_21, i24 %sext_ln75_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 435 'mul' 'mul_ln75_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 546 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 546 'ret' 'ret_ln0' <Predicate = (icmp_ln67)> <Delay = 0.42>

State 13 <SV = 12> <Delay = 1.29>
ST_13 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln75_26 = sext i16 %Weights_load_40" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 436 'sext' 'sext_ln75_26' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 437 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_17 = add i24 %shl_ln75_8, i24 %mul_ln75_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 437 'add' 'add_ln75_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 438 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_19)   --->   "%mul_ln75_10 = mul i24 %sext_ln75_19, i24 %sext_ln75_22" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 438 'mul' 'mul_ln75_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_17, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 439 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 440 [1/1] (0.00ns)   --->   "%shl_ln75_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_133, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 440 'bitconcatenate' 'shl_ln75_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 441 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_19 = add i24 %shl_ln75_9, i24 %mul_ln75_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 441 'add' 'add_ln75_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 442 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_21)   --->   "%mul_ln75_11 = mul i24 %sext_ln75_21, i24 %sext_ln75_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 442 'mul' 'mul_ln75_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln75_23 = sext i16 %select_ln75_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 443 'sext' 'sext_ln75_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 444 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_23)   --->   "%mul_ln75_12 = mul i24 %sext_ln75_23, i24 %sext_ln75_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 444 'mul' 'mul_ln75_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 1.29>
ST_14 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln75_28 = sext i16 %Weights_load_41" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 445 'sext' 'sext_ln75_28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 446 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_19 = add i24 %shl_ln75_9, i24 %mul_ln75_10" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 446 'add' 'add_ln75_19' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 447 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_21)   --->   "%mul_ln75_11 = mul i24 %sext_ln75_21, i24 %sext_ln75_24" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 447 'mul' 'mul_ln75_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_19, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 448 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 449 [1/1] (0.00ns)   --->   "%shl_ln75_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_134, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 449 'bitconcatenate' 'shl_ln75_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 450 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_21 = add i24 %shl_ln75_s, i24 %mul_ln75_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 450 'add' 'add_ln75_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 451 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_23)   --->   "%mul_ln75_12 = mul i24 %sext_ln75_23, i24 %sext_ln75_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 451 'mul' 'mul_ln75_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln75_25 = sext i16 %select_ln75_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 452 'sext' 'sext_ln75_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 453 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_25)   --->   "%mul_ln75_13 = mul i24 %sext_ln75_25, i24 %sext_ln75_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 453 'mul' 'mul_ln75_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 1.29>
ST_15 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln75_30 = sext i16 %Weights_load_42" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 454 'sext' 'sext_ln75_30' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 455 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_21 = add i24 %shl_ln75_s, i24 %mul_ln75_11" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 455 'add' 'add_ln75_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 456 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_23)   --->   "%mul_ln75_12 = mul i24 %sext_ln75_23, i24 %sext_ln75_26" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 456 'mul' 'mul_ln75_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_21, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 457 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 458 [1/1] (0.00ns)   --->   "%shl_ln75_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_135, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 458 'bitconcatenate' 'shl_ln75_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 459 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_23 = add i24 %shl_ln75_10, i24 %mul_ln75_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 459 'add' 'add_ln75_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 460 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_25)   --->   "%mul_ln75_13 = mul i24 %sext_ln75_25, i24 %sext_ln75_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 460 'mul' 'mul_ln75_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln75_27 = sext i16 %select_ln75_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 461 'sext' 'sext_ln75_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 462 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_27)   --->   "%mul_ln75_14 = mul i24 %sext_ln75_27, i24 %sext_ln75_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 462 'mul' 'mul_ln75_14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 1.29>
ST_16 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln75_32 = sext i16 %Weights_load_43" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 463 'sext' 'sext_ln75_32' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 464 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_23 = add i24 %shl_ln75_10, i24 %mul_ln75_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 464 'add' 'add_ln75_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 465 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_25)   --->   "%mul_ln75_13 = mul i24 %sext_ln75_25, i24 %sext_ln75_28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 465 'mul' 'mul_ln75_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_23, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 466 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 467 [1/1] (0.00ns)   --->   "%shl_ln75_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_136, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 467 'bitconcatenate' 'shl_ln75_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 468 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_25 = add i24 %shl_ln75_11, i24 %mul_ln75_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 468 'add' 'add_ln75_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 469 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_27)   --->   "%mul_ln75_14 = mul i24 %sext_ln75_27, i24 %sext_ln75_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 469 'mul' 'mul_ln75_14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln75_29 = sext i16 %select_ln75_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 470 'sext' 'sext_ln75_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 471 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_29)   --->   "%mul_ln75_15 = mul i24 %sext_ln75_29, i24 %sext_ln75_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 471 'mul' 'mul_ln75_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 1.29>
ST_17 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln75_34 = sext i16 %Weights_load_44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 472 'sext' 'sext_ln75_34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 473 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_25 = add i24 %shl_ln75_11, i24 %mul_ln75_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 473 'add' 'add_ln75_25' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 474 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_27)   --->   "%mul_ln75_14 = mul i24 %sext_ln75_27, i24 %sext_ln75_30" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 474 'mul' 'mul_ln75_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_25, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 475 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 476 [1/1] (0.00ns)   --->   "%shl_ln75_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_137, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 476 'bitconcatenate' 'shl_ln75_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 477 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_27 = add i24 %shl_ln75_12, i24 %mul_ln75_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 477 'add' 'add_ln75_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 478 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_29)   --->   "%mul_ln75_15 = mul i24 %sext_ln75_29, i24 %sext_ln75_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 478 'mul' 'mul_ln75_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln75_31 = sext i16 %select_ln75_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 479 'sext' 'sext_ln75_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 480 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_31)   --->   "%mul_ln75_16 = mul i24 %sext_ln75_31, i24 %sext_ln75_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 480 'mul' 'mul_ln75_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 1.29>
ST_18 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln75_36 = sext i16 %Weights_load_45" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 481 'sext' 'sext_ln75_36' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 482 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_27 = add i24 %shl_ln75_12, i24 %mul_ln75_14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 482 'add' 'add_ln75_27' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 483 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_29)   --->   "%mul_ln75_15 = mul i24 %sext_ln75_29, i24 %sext_ln75_32" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 483 'mul' 'mul_ln75_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_27, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 484 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 485 [1/1] (0.00ns)   --->   "%shl_ln75_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_138, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 485 'bitconcatenate' 'shl_ln75_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 486 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_29 = add i24 %shl_ln75_13, i24 %mul_ln75_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 486 'add' 'add_ln75_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 487 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_31)   --->   "%mul_ln75_16 = mul i24 %sext_ln75_31, i24 %sext_ln75_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 487 'mul' 'mul_ln75_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln75_33 = sext i16 %select_ln75_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 488 'sext' 'sext_ln75_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 489 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_33)   --->   "%mul_ln75_17 = mul i24 %sext_ln75_33, i24 %sext_ln75_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 489 'mul' 'mul_ln75_17' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 1.29>
ST_19 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln75_38 = sext i16 %Weights_load_46" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 490 'sext' 'sext_ln75_38' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 491 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_29 = add i24 %shl_ln75_13, i24 %mul_ln75_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 491 'add' 'add_ln75_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 492 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_31)   --->   "%mul_ln75_16 = mul i24 %sext_ln75_31, i24 %sext_ln75_34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 492 'mul' 'mul_ln75_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_29, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 493 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 494 [1/1] (0.00ns)   --->   "%shl_ln75_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_139, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 494 'bitconcatenate' 'shl_ln75_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 495 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_31 = add i24 %shl_ln75_14, i24 %mul_ln75_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 495 'add' 'add_ln75_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 496 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_33)   --->   "%mul_ln75_17 = mul i24 %sext_ln75_33, i24 %sext_ln75_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 496 'mul' 'mul_ln75_17' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln75_35 = sext i16 %select_ln75_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 497 'sext' 'sext_ln75_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 498 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_35)   --->   "%mul_ln75_18 = mul i24 %sext_ln75_35, i24 %sext_ln75_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 498 'mul' 'mul_ln75_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 1.29>
ST_20 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln75_39 = sext i16 %Weights_load_47" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 499 'sext' 'sext_ln75_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 500 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_31 = add i24 %shl_ln75_14, i24 %mul_ln75_16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 500 'add' 'add_ln75_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 501 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_33)   --->   "%mul_ln75_17 = mul i24 %sext_ln75_33, i24 %sext_ln75_36" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 501 'mul' 'mul_ln75_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_31, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 502 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 503 [1/1] (0.00ns)   --->   "%shl_ln75_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_140, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 503 'bitconcatenate' 'shl_ln75_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 504 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_33 = add i24 %shl_ln75_15, i24 %mul_ln75_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 504 'add' 'add_ln75_33' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 505 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_35)   --->   "%mul_ln75_18 = mul i24 %sext_ln75_35, i24 %sext_ln75_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 505 'mul' 'mul_ln75_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln75_37 = sext i16 %select_ln75_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 506 'sext' 'sext_ln75_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 507 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_37)   --->   "%mul_ln75_19 = mul i24 %sext_ln75_37, i24 %sext_ln75_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 507 'mul' 'mul_ln75_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 1.29>
ST_21 : Operation 508 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_33 = add i24 %shl_ln75_15, i24 %mul_ln75_17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 508 'add' 'add_ln75_33' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 509 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_35)   --->   "%mul_ln75_18 = mul i24 %sext_ln75_35, i24 %sext_ln75_38" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 509 'mul' 'mul_ln75_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_33, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 510 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 511 [1/1] (0.00ns)   --->   "%shl_ln75_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_141, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 511 'bitconcatenate' 'shl_ln75_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 512 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_35 = add i24 %shl_ln75_16, i24 %mul_ln75_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 512 'add' 'add_ln75_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 513 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_37)   --->   "%mul_ln75_19 = mul i24 %sext_ln75_37, i24 %sext_ln75_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 513 'mul' 'mul_ln75_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 2.01>
ST_22 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i4 %select_ln67_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 514 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 515 [1/1] (0.77ns)   --->   "%arrayidx17_sum = add i9 %zext_ln67, i9 268" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 515 'add' 'arrayidx17_sum' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 516 [1/1] (0.00ns)   --->   "%arrayidx17_sum_cast = zext i9 %arrayidx17_sum" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 516 'zext' 'arrayidx17_sum_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 517 [1/1] (0.00ns)   --->   "%Weights_addr_27 = getelementptr i16 %Weights, i64 0, i64 %arrayidx17_sum_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 517 'getelementptr' 'Weights_addr_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 518 [2/2] (1.23ns)   --->   "%Weights_load_27 = load i14 %Weights_addr_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 518 'load' 'Weights_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_22 : Operation 519 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %select_ln67_1, i7 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 519 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_145 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln67_1, i5 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 520 'bitconcatenate' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 521 [1/1] (0.00ns)   --->   "%p_shl51 = zext i9 %tmp_145" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 521 'zext' 'p_shl51' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 522 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_210 = add i11 %p_shl, i11 %p_shl51" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 522 'add' 'empty_210' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i8 %select_ln67" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:69->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 523 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 524 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_35 = add i24 %shl_ln75_16, i24 %mul_ln75_18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 524 'add' 'add_ln75_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 525 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_37)   --->   "%mul_ln75_19 = mul i24 %sext_ln75_37, i24 %sext_ln75_39" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 525 'mul' 'mul_ln75_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_35, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 526 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 527 [1/1] (0.00ns)   --->   "%shl_ln75_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_142, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 527 'bitconcatenate' 'shl_ln75_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 528 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_37 = add i24 %shl_ln75_17, i24 %mul_ln75_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 528 'add' 'add_ln75_37' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 529 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln77_1 = add i11 %zext_ln69, i11 %empty_210" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:77->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 529 'add' 'add_ln77_1' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 3.68>
ST_23 : Operation 530 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_67_1_loop_for_ap_2_str"   --->   Operation 530 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 531 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280"   --->   Operation 531 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 532 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load_27 = load i14 %Weights_addr_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 532 'load' 'Weights_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_23 : Operation 533 [1/1] (0.00ns)   --->   "%conv_i_i16_i86_i80 = sext i16 %Weights_load_27" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 533 'sext' 'conv_i_i16_i86_i80' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 534 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:69->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 534 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 535 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_37 = add i24 %shl_ln75_17, i24 %mul_ln75_19" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 535 'add' 'add_ln75_37' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 536 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln75_37, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 536 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i16 %trunc_ln6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:77->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 537 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 538 [1/1] (0.85ns)   --->   "%add_ln77 = add i17 %sext_ln77, i17 %conv_i_i16_i86_i80" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:77->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 538 'add' 'add_ln77' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln77, i32 16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:77->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 539 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i11 %add_ln77_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:77->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 540 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 541 [1/1] (0.00ns)   --->   "%OutConv2_addr = getelementptr i16 %OutConv2, i64 0, i64 %zext_ln77" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:77->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 541 'getelementptr' 'OutConv2_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 542 [1/1] (0.85ns)   --->   "%add_ln77_2 = add i16 %Weights_load_27, i16 %trunc_ln6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:77->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 542 'add' 'add_ln77_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 543 [1/1] (0.35ns)   --->   "%select_ln77 = select i1 %tmp_146, i16 0, i16 %add_ln77_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:77->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 543 'select' 'select_ln77' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 544 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln77 = store i16 %select_ln77, i11 %OutConv2_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:77->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 544 'store' 'store_ln77' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_23 : Operation 545 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.body4.i83" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:69->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37]   --->   Operation 545 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.382ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln67', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) of constant 0 on local variable 'n', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37 [10]  (0.427 ns)
	'load' operation 4 bit ('n_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on local variable 'n', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37 [20]  (0.000 ns)
	'add' operation 4 bit ('add_ln67_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [25]  (0.797 ns)
	'select' operation 4 bit ('select_ln67_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [26]  (0.391 ns)
	'add' operation 9 bit ('empty', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [32]  (0.765 ns)
	'add' operation 8 bit ('arrayidx18_sum_1122', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [48]  (0.765 ns)
	'getelementptr' operation 14 bit ('Weights_addr_29', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [50]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_29', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'Weights' [51]  (1.237 ns)

 <State 2>: 2.590ns
The critical path consists of the following:
	'load' operation 16 bit ('OutPadConv2_load_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'OutPadConv2' [164]  (1.237 ns)
	'select' operation 16 bit ('select_ln75_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [166]  (0.357 ns)
	'mul' operation 24 bit of DSP[171] ('mul_ln75_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [168]  (0.996 ns)

 <State 3>: 3.974ns
The critical path consists of the following:
	'load' operation 16 bit ('OutPadConv2_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'OutPadConv2' [154]  (1.237 ns)
	'select' operation 16 bit ('select_ln75', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [156]  (0.357 ns)
	'mul' operation 24 bit ('mul_ln75', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [158]  (2.380 ns)

 <State 4>: 2.013ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln75_10', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [221]  (0.776 ns)
	'getelementptr' operation 9 bit ('OutPadConv2_addr_6', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [224]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv2_load_6', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'OutPadConv2' [226]  (1.237 ns)

 <State 5>: 2.013ns
The critical path consists of the following:
	'add' operation 9 bit ('arrayidx18_sum_1_3', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [83]  (0.776 ns)
	'getelementptr' operation 14 bit ('Weights_addr_36', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [85]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_36', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'Weights' [86]  (1.237 ns)

 <State 6>: 2.013ns
The critical path consists of the following:
	'add' operation 9 bit ('arrayidx18_sum_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [93]  (0.776 ns)
	'getelementptr' operation 14 bit ('Weights_addr_38', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [95]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_38', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'Weights' [96]  (1.237 ns)

 <State 7>: 2.013ns
The critical path consists of the following:
	'add' operation 9 bit ('arrayidx18_sum_2_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [103]  (0.776 ns)
	'getelementptr' operation 14 bit ('Weights_addr_40', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [105]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_40', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'Weights' [106]  (1.237 ns)

 <State 8>: 2.013ns
The critical path consists of the following:
	'add' operation 9 bit ('arrayidx18_sum_2_4', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [113]  (0.776 ns)
	'getelementptr' operation 14 bit ('Weights_addr_42', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [115]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_42', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'Weights' [116]  (1.237 ns)

 <State 9>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln75_30', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [345]  (0.787 ns)
	'getelementptr' operation 9 bit ('OutPadConv2_addr_16', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [348]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv2_load_16', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'OutPadConv2' [350]  (1.237 ns)

 <State 10>: 2.013ns
The critical path consists of the following:
	'add' operation 9 bit ('arrayidx18_sum_3_3', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [133]  (0.776 ns)
	'getelementptr' operation 14 bit ('Weights_addr_46', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [135]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_46', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'Weights' [136]  (1.237 ns)

 <State 11>: 1.594ns
The critical path consists of the following:
	'load' operation 16 bit ('OutPadConv2_load_18', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'OutPadConv2' [375]  (1.237 ns)
	'select' operation 16 bit ('select_ln75_18', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [377]  (0.357 ns)

 <State 12>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[258] ('add_ln75_15', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [258]  (0.645 ns)
	'add' operation 24 bit of DSP[270] ('add_ln75_17', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [270]  (0.645 ns)

 <State 13>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[270] ('add_ln75_17', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [270]  (0.645 ns)
	'add' operation 24 bit of DSP[282] ('add_ln75_19', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [282]  (0.645 ns)

 <State 14>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[282] ('add_ln75_19', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [282]  (0.645 ns)
	'add' operation 24 bit of DSP[295] ('add_ln75_21', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [295]  (0.645 ns)

 <State 15>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[295] ('add_ln75_21', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [295]  (0.645 ns)
	'add' operation 24 bit of DSP[307] ('add_ln75_23', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [307]  (0.645 ns)

 <State 16>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[307] ('add_ln75_23', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [307]  (0.645 ns)
	'add' operation 24 bit of DSP[320] ('add_ln75_25', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [320]  (0.645 ns)

 <State 17>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[320] ('add_ln75_25', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [320]  (0.645 ns)
	'add' operation 24 bit of DSP[332] ('add_ln75_27', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [332]  (0.645 ns)

 <State 18>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[332] ('add_ln75_27', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [332]  (0.645 ns)
	'add' operation 24 bit of DSP[344] ('add_ln75_29', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [344]  (0.645 ns)

 <State 19>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[344] ('add_ln75_29', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [344]  (0.645 ns)
	'add' operation 24 bit of DSP[357] ('add_ln75_31', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [357]  (0.645 ns)

 <State 20>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[357] ('add_ln75_31', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [357]  (0.645 ns)
	'add' operation 24 bit of DSP[369] ('add_ln75_33', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [369]  (0.645 ns)

 <State 21>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[369] ('add_ln75_33', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [369]  (0.645 ns)
	'add' operation 24 bit of DSP[382] ('add_ln75_35', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:75->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [382]  (0.645 ns)

 <State 22>: 2.013ns
The critical path consists of the following:
	'add' operation 9 bit ('arrayidx17_sum', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [34]  (0.776 ns)
	'getelementptr' operation 14 bit ('Weights_addr_27', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [36]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_27', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'Weights' [37]  (1.237 ns)

 <State 23>: 3.684ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_27', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:67->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) on array 'Weights' [37]  (1.237 ns)
	'add' operation 16 bit ('add_ln77_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:77->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [402]  (0.853 ns)
	'select' operation 16 bit ('select_ln77', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:77->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) [403]  (0.357 ns)
	'store' operation 0 bit ('store_ln77', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:77->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37) of variable 'select_ln77', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:77->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:37 on array 'OutConv2' [404]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
