// Seed: 380123080
module module_0 (
    input tri1 id_0,
    output tri id_1,
    output supply1 id_2,
    input tri1 id_3,
    input wire id_4,
    output wire id_5,
    input supply1 id_6,
    input wand id_7,
    input supply0 id_8,
    output wand id_9,
    input wor id_10,
    output wire id_11,
    output wire id_12,
    output tri0 id_13,
    input supply1 id_14,
    input supply0 id_15,
    input supply1 id_16,
    input tri id_17,
    input tri id_18,
    input supply0 id_19,
    input uwire id_20,
    input uwire id_21,
    input uwire id_22,
    input wor id_23,
    input wor id_24,
    input uwire id_25
);
  uwire   id_27;
  integer id_28 = id_8 == id_25;
  assign id_13 = 1'b0;
  wire id_29;
  assign id_27 = 1'b0;
  assign id_9  = 1;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output tri0 id_2,
    input wire id_3,
    input wire id_4,
    input tri0 id_5,
    output supply0 id_6
);
  wire id_8, id_9;
  module_0(
      id_3,
      id_2,
      id_6,
      id_0,
      id_5,
      id_6,
      id_5,
      id_1,
      id_3,
      id_2,
      id_4,
      id_2,
      id_2,
      id_6,
      id_3,
      id_0,
      id_1,
      id_4,
      id_1,
      id_5,
      id_4,
      id_4,
      id_3,
      id_5,
      id_0,
      id_0
  );
endmodule
