<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Big_Data_Ser/top.cpp:38:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4 has been inferred" OldID="if.else.store.23, if.else.store.27, if.else.store.31, if.else.store.35," ID="arrayidx28seq" BundleName="gmem" VarName="dst_buff" LoopLoc="Big_Data_Ser/top.cpp:38:19" LoopName="VITIS_LOOP_38_1" ParentFunc="dut(char*, int, char*)" Length="4" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Big_Data_Ser/top.cpp:38:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4 has been inferred" OldID="if.else.store.45, if.else.store.49, if.else.store.53, if.else.store.57," ID="arrayidx48seq" BundleName="gmem" VarName="dst_buff" LoopLoc="Big_Data_Ser/top.cpp:38:19" LoopName="VITIS_LOOP_38_1" ParentFunc="dut(char*, int, char*)" Length="4" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Big_Data_Ser/top.cpp:73:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4 has been inferred" OldID="if.then181.store.12, if.then181.store.19, if.then181.store.26, if.then181.store.33," ID="scevgepseq" BundleName="gmem" VarName="dst_buff" LoopLoc="Big_Data_Ser/top.cpp:73:19" LoopName="VITIS_LOOP_73_2" ParentFunc="dut(char*, int, char*)" Length="4" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Big_Data_Ser/top.cpp:73:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 8 has been inferred" OldID="for.inc.load.16, for.inc.load.26, for.inc.load.35, for.inc.load.44, for.inc.load.53, for.inc.load.62, for.inc.load.71, for.inc.load.80," ID="scevgep310seq" BundleName="gmem" VarName="src_buff" LoopLoc="Big_Data_Ser/top.cpp:73:19" LoopName="VITIS_LOOP_73_2" ParentFunc="dut(char*, int, char*)" Length="8" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="Big_Data_Ser/top.cpp:73:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 8 has been inferred" OldID="for.inc.store.85, for.inc.store.77, for.inc.store.68, for.inc.store.59, for.inc.store.50, for.inc.store.41, for.inc.store.32, for.inc.store.23," ID="scevgep311seq" BundleName="gmem" VarName="dst_buff" LoopLoc="Big_Data_Ser/top.cpp:73:19" LoopName="VITIS_LOOP_73_2" ParentFunc="dut(char*, int, char*)" Length="8" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="Big_Data_Ser/top.cpp:38:19" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="Big_Data_Ser/top.cpp:38:19" LoopName="VITIS_LOOP_38_1" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="Big_Data_Ser/top.cpp:73:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="for.body.load.9" BundleName="gmem" VarName="src_buff" LoopLoc="Big_Data_Ser/top.cpp:73:19" LoopName="VITIS_LOOP_73_2" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="Big_Data_Ser/top.cpp:73:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="for.body.load.27" BundleName="gmem" VarName="src_buff" LoopLoc="Big_Data_Ser/top.cpp:73:19" LoopName="VITIS_LOOP_73_2" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="Big_Data_Ser/top.cpp:73:19" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="for.inc170.load.2" BundleName="gmem" VarName="src_buff" LoopLoc="Big_Data_Ser/top.cpp:73:19" LoopName="VITIS_LOOP_73_2" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="Big_Data_Ser/top.cpp:73:19" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="for.inc170.1.load.2" BundleName="gmem" VarName="src_buff" LoopLoc="Big_Data_Ser/top.cpp:73:19" LoopName="VITIS_LOOP_73_2" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="Big_Data_Ser/top.cpp:73:19" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="for.inc170.2.load.2" BundleName="gmem" VarName="src_buff" LoopLoc="Big_Data_Ser/top.cpp:73:19" LoopName="VITIS_LOOP_73_2" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="Big_Data_Ser/top.cpp:73:19" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="for.inc170.3.load.2" BundleName="gmem" VarName="src_buff" LoopLoc="Big_Data_Ser/top.cpp:73:19" LoopName="VITIS_LOOP_73_2" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="Big_Data_Ser/top.cpp:73:19" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="for.inc170.4.load.2" BundleName="gmem" VarName="src_buff" LoopLoc="Big_Data_Ser/top.cpp:73:19" LoopName="VITIS_LOOP_73_2" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="Big_Data_Ser/top.cpp:73:19" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="for.inc170.5.load.2" BundleName="gmem" VarName="src_buff" LoopLoc="Big_Data_Ser/top.cpp:73:19" LoopName="VITIS_LOOP_73_2" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="Big_Data_Ser/top.cpp:73:19" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="for.inc170.6.load.2" BundleName="gmem" VarName="src_buff" LoopLoc="Big_Data_Ser/top.cpp:73:19" LoopName="VITIS_LOOP_73_2" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="Big_Data_Ser/top.cpp:73:19" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="for.inc170.7.load.2" BundleName="gmem" VarName="src_buff" LoopLoc="Big_Data_Ser/top.cpp:73:19" LoopName="VITIS_LOOP_73_2" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="Big_Data_Ser/top.cpp:73:19" msg_id="214-232" msg_severity="INFO" msg_body="Access call is in the conditional branch" resolution="214-232" ID="scevgep310seq" BundleName="gmem" VarName="src_buff" LoopLoc="Big_Data_Ser/top.cpp:73:19" LoopName="VITIS_LOOP_73_2" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="Big_Data_Ser/top.cpp:73:19" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="for.inc170.store.4" BundleName="gmem" VarName="dst_buff" LoopLoc="Big_Data_Ser/top.cpp:73:19" LoopName="VITIS_LOOP_73_2" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="Big_Data_Ser/top.cpp:73:19" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="for.inc170.1.store.6" BundleName="gmem" VarName="dst_buff" LoopLoc="Big_Data_Ser/top.cpp:73:19" LoopName="VITIS_LOOP_73_2" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="Big_Data_Ser/top.cpp:73:19" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="for.inc170.2.store.6" BundleName="gmem" VarName="dst_buff" LoopLoc="Big_Data_Ser/top.cpp:73:19" LoopName="VITIS_LOOP_73_2" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="Big_Data_Ser/top.cpp:73:19" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="for.inc170.3.store.6" BundleName="gmem" VarName="dst_buff" LoopLoc="Big_Data_Ser/top.cpp:73:19" LoopName="VITIS_LOOP_73_2" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="Big_Data_Ser/top.cpp:73:19" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="for.inc170.4.store.6" BundleName="gmem" VarName="dst_buff" LoopLoc="Big_Data_Ser/top.cpp:73:19" LoopName="VITIS_LOOP_73_2" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="Big_Data_Ser/top.cpp:73:19" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="for.inc170.5.store.6" BundleName="gmem" VarName="dst_buff" LoopLoc="Big_Data_Ser/top.cpp:73:19" LoopName="VITIS_LOOP_73_2" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="Big_Data_Ser/top.cpp:73:19" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="for.inc170.6.store.6" BundleName="gmem" VarName="dst_buff" LoopLoc="Big_Data_Ser/top.cpp:73:19" LoopName="VITIS_LOOP_73_2" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="Big_Data_Ser/top.cpp:73:19" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="for.inc170.7.store.6" BundleName="gmem" VarName="dst_buff" LoopLoc="Big_Data_Ser/top.cpp:73:19" LoopName="VITIS_LOOP_73_2" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="Big_Data_Ser/top.cpp:73:19" msg_id="214-232" msg_severity="INFO" msg_body="Access call is in the conditional branch" resolution="214-232" ID="scevgepseq" BundleName="gmem" VarName="dst_buff" LoopLoc="Big_Data_Ser/top.cpp:73:19" LoopName="VITIS_LOOP_73_2" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="Big_Data_Ser/top.cpp:73:19" msg_id="214-232" msg_severity="INFO" msg_body="Access call is in the conditional branch" resolution="214-232" ID="scevgep311seq" BundleName="gmem" VarName="dst_buff" LoopLoc="Big_Data_Ser/top.cpp:73:19" LoopName="VITIS_LOOP_73_2" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Big_Data_Ser/top.cpp:60:29" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="arrayidx28seq" BundleName="gmem" VarName="dst_buff" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Big_Data_Ser/top.cpp:64:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="arrayidx48seq" BundleName="gmem" VarName="dst_buff" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Big_Data_Ser/top.cpp:93:38" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgep310seq" BundleName="gmem" VarName="src_buff" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Big_Data_Ser/top.cpp:91:31" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgep311seq" BundleName="gmem" VarName="dst_buff" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="Big_Data_Ser/top.cpp:118:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgepseq" BundleName="gmem" VarName="dst_buff" ParentFunc="dut(char*, int, char*)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Big_Data_Ser/top.cpp:60:29" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="4" Width="8" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Big_Data_Ser/top.cpp:64:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="4" Width="8" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Big_Data_Ser/top.cpp:93:38" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="8" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Big_Data_Ser/top.cpp:91:31" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="8" Width="8" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="Big_Data_Ser/top.cpp:118:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="4" Width="8" Direction="write"/>
</VitisHLS:BurstInfo>

