<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p98" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_98{left:722px;bottom:1140px;letter-spacing:-0.13px;}
#t2_98{left:748px;bottom:1140px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t3_98{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t4_98{left:837px;bottom:81px;letter-spacing:-0.16px;}
#t5_98{left:138px;bottom:1083px;}
#t6_98{left:165px;bottom:1083px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t7_98{left:165px;bottom:1065px;letter-spacing:0.08px;word-spacing:0.04px;}
#t8_98{left:577px;bottom:1065px;letter-spacing:0.07px;}
#t9_98{left:660px;bottom:1065px;}
#ta_98{left:137px;bottom:1028px;}
#tb_98{left:165px;bottom:1028px;letter-spacing:0.09px;word-spacing:-0.45px;}
#tc_98{left:755px;bottom:1028px;letter-spacing:0.12px;}
#td_98{left:778px;bottom:1028px;letter-spacing:0.05px;word-spacing:-0.43px;}
#te_98{left:165px;bottom:1010px;letter-spacing:0.1px;word-spacing:-0.07px;}
#tf_98{left:212px;bottom:1010px;letter-spacing:0.09px;}
#tg_98{left:235px;bottom:1010px;letter-spacing:0.05px;word-spacing:0.04px;}
#th_98{left:137px;bottom:973px;}
#ti_98{left:165px;bottom:973px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tj_98{left:165px;bottom:955px;letter-spacing:0.13px;word-spacing:-0.06px;}
#tk_98{left:137px;bottom:918px;letter-spacing:0.1px;word-spacing:-0.41px;}
#tl_98{left:137px;bottom:900px;letter-spacing:0.09px;}
#tm_98{left:157px;bottom:900px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tn_98{left:502px;bottom:900px;letter-spacing:0.14px;}
#to_98{left:521px;bottom:900px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tp_98{left:137px;bottom:881px;letter-spacing:0.08px;word-spacing:0.02px;}
#tq_98{left:137px;bottom:845px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tr_98{left:417px;bottom:845px;letter-spacing:0.07px;}
#ts_98{left:441px;bottom:845px;letter-spacing:0.11px;word-spacing:-0.04px;}
#tt_98{left:137px;bottom:826px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tu_98{left:422px;bottom:826px;letter-spacing:0.07px;}
#tv_98{left:553px;bottom:826px;}
#tw_98{left:110px;bottom:786px;letter-spacing:0.14px;}
#tx_98{left:160px;bottom:786px;letter-spacing:0.13px;word-spacing:0.02px;}
#ty_98{left:138px;bottom:747px;letter-spacing:0.09px;word-spacing:0.02px;}
#tz_98{left:138px;bottom:728px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t10_98{left:233px;bottom:728px;letter-spacing:0.06px;}
#t11_98{left:364px;bottom:728px;letter-spacing:0.09px;word-spacing:0.02px;}
#t12_98{left:137px;bottom:710px;letter-spacing:0.09px;word-spacing:0.01px;}
#t13_98{left:137px;bottom:673px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t14_98{left:137px;bottom:655px;letter-spacing:0.09px;}
#t15_98{left:137px;bottom:637px;letter-spacing:0.1px;}
#t16_98{left:137px;bottom:618px;letter-spacing:0.11px;}
#t17_98{left:337px;bottom:618px;letter-spacing:0.06px;}
#t18_98{left:468px;bottom:618px;letter-spacing:0.09px;word-spacing:0.01px;}
#t19_98{left:137px;bottom:600px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1a_98{left:582px;bottom:600px;letter-spacing:0.06px;}
#t1b_98{left:713px;bottom:600px;}
#t1c_98{left:83px;bottom:554px;letter-spacing:0.17px;}
#t1d_98{left:123px;bottom:554px;letter-spacing:0.19px;word-spacing:0.02px;}
#t1e_98{left:138px;bottom:512px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1f_98{left:138px;bottom:475px;}
#t1g_98{left:165px;bottom:475px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1h_98{left:138px;bottom:438px;}
#t1i_98{left:165px;bottom:438px;letter-spacing:0.1px;}
#t1j_98{left:138px;bottom:402px;}
#t1k_98{left:165px;bottom:402px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1l_98{left:138px;bottom:365px;letter-spacing:0.11px;}
#t1m_98{left:583px;bottom:365px;letter-spacing:0.16px;}
#t1n_98{left:627px;bottom:365px;}
#t1o_98{left:635px;bottom:365px;letter-spacing:0.08px;}
#t1p_98{left:682px;bottom:365px;}
#t1q_98{left:689px;bottom:365px;letter-spacing:0.12px;}
#t1r_98{left:715px;bottom:365px;letter-spacing:0.15px;}
#t1s_98{left:749px;bottom:365px;letter-spacing:0.06px;word-spacing:0.01px;}
#t1t_98{left:138px;bottom:347px;letter-spacing:0.13px;}
#t1u_98{left:187px;bottom:347px;}
#t1v_98{left:191px;bottom:347px;letter-spacing:0.13px;}
#t1w_98{left:238px;bottom:347px;letter-spacing:-0.01px;word-spacing:0.13px;}
#t1x_98{left:318px;bottom:347px;letter-spacing:0.12px;}
#t1y_98{left:351px;bottom:347px;letter-spacing:0.1px;}
#t1z_98{left:671px;bottom:347px;letter-spacing:0.16px;}
#t20_98{left:719px;bottom:347px;letter-spacing:0.13px;}
#t21_98{left:744px;bottom:347px;letter-spacing:0.08px;}
#t22_98{left:795px;bottom:347px;letter-spacing:0.1px;word-spacing:0.03px;}
#t23_98{left:138px;bottom:328px;letter-spacing:0.09px;word-spacing:-0.39px;}
#t24_98{left:732px;bottom:328px;letter-spacing:0.15px;}
#t25_98{left:780px;bottom:328px;letter-spacing:0.07px;word-spacing:-0.41px;}
#t26_98{left:138px;bottom:310px;letter-spacing:0.11px;}
#t27_98{left:110px;bottom:270px;letter-spacing:0.14px;}
#t28_98{left:160px;bottom:270px;letter-spacing:0.17px;word-spacing:0.01px;}
#t29_98{left:138px;bottom:230px;letter-spacing:0.1px;}
#t2a_98{left:138px;bottom:212px;letter-spacing:0.1px;word-spacing:-0.44px;}
#t2b_98{left:138px;bottom:194px;letter-spacing:0.1px;word-spacing:-0.02px;}

.s1_98{font-size:14px;font-family:Helvetica-Bold_7hj;color:#000;}
.s2_98{font-size:14px;font-family:Helvetica_a-;color:#000;}
.s3_98{font-size:15px;font-family:Times-Roman_az;color:#000;}
.s4_98{font-size:15px;font-family:Times-Italic_b3;color:#000;}
.s5_98{font-size:15px;font-family:Times-Bold_7hi;color:#000;}
.s6_98{font-size:18px;font-family:Helvetica-Bold_7hj;color:#000;}
.s7_98{font-size:21px;font-family:Helvetica-Bold_7hj;color:#000;}
.s8_98{font-size:15px;font-family:Helvetica-Oblique_b2;color:#030;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts98" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7hj;
	src: url("fonts/Helvetica-Bold_7hj.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_b2;
	src: url("fonts/Helvetica-Oblique_b2.woff") format("woff");
}

@font-face {
	font-family: Helvetica_a-;
	src: url("fonts/Helvetica_a-.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_7hi;
	src: url("fonts/Times-Bold_7hi.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_b3;
	src: url("fonts/Times-Italic_b3.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_az;
	src: url("fonts/Times-Roman_az.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg98Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg98" style="-webkit-user-select: none;"><object width="935" height="1210" data="98/98.svg" type="image/svg+xml" id="pdf98" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_98" class="t s1_98">6.7 </span><span id="t2_98" class="t s1_98">FPU Exceptions </span>
<span id="t3_98" class="t s2_98">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS32® Architecture, Revision 6.01 </span><span id="t4_98" class="t s2_98">98 </span>
<span id="t5_98" class="t s3_98">• </span><span id="t6_98" class="t s3_98">When a data transfer instruction writes binary data into a FPR (LWC1, LDC1, MTC1, MTHC1, pre-Release 6: </span>
<span id="t7_98" class="t s3_98">LWXC1, LDXC1, LUXC1), then the binary value of the register is </span><span id="t8_98" class="t s4_98">uninterpreted</span><span id="t9_98" class="t s3_98">. </span>
<span id="ta_98" class="t s3_98">• </span><span id="tb_98" class="t s3_98">A FP computational or FP register move (MOV*.fmt) instruction which produces a result of type </span><span id="tc_98" class="t s4_98">fmt </span><span id="td_98" class="t s3_98">puts a value </span>
<span id="te_98" class="t s3_98">of type </span><span id="tf_98" class="t s4_98">fmt </span><span id="tg_98" class="t s3_98">into the result register. </span>
<span id="th_98" class="t s3_98">• </span><span id="ti_98" class="t s3_98">The format of the value of a FPR is unchanged when it is read by data transfer instruction (SWC1, SDC1, MFC1, </span>
<span id="tj_98" class="t s3_98">MFHC1, pre-Release 6: SWXC1, SDXC1, SUXC1). </span>
<span id="tk_98" class="t s3_98">When an FPR with an uninterpreted value is used as a source operand by an instruction that requires a value of format </span>
<span id="tl_98" class="t s4_98">fmt</span><span id="tm_98" class="t s3_98">, the binary contents are interpreted as a value of format </span><span id="tn_98" class="t s4_98">fmt</span><span id="to_98" class="t s3_98">. A FP arithmetic instruction produces a value of the </span>
<span id="tp_98" class="t s3_98">expected numeric format into the destination register. </span>
<span id="tq_98" class="t s3_98">If an FPR contains a value of numeric format </span><span id="tr_98" class="t s4_98">fmt </span><span id="ts_98" class="t s3_98">and an instruction uses the FPR as source operand of different </span>
<span id="tt_98" class="t s3_98">numeric format, the result of the instruction is </span><span id="tu_98" class="t s5_98">UNPREDICTABLE</span><span id="tv_98" class="t s3_98">. </span>
<span id="tw_98" class="t s6_98">6.6.2 </span><span id="tx_98" class="t s6_98">Sizes of Floating Point Data </span>
<span id="ty_98" class="t s3_98">Any FPU instruction that writes a 32-bit result (S or W format) to the low 32-bits of a 64-bit FPR leaves the upper </span>
<span id="tz_98" class="t s3_98">bits of the FPR </span><span id="t10_98" class="t s5_98">UNPREDICTABLE</span><span id="t11_98" class="t s3_98">. This includes the 32-bit FPU 32-bit load LWC1, the data transfer instruction </span>
<span id="t12_98" class="t s3_98">MTC1, as well as any instruction that computes a 32 bit result, e.g., ADD.S, CMP.condn.S, CLASS.S. </span>
<span id="t13_98" class="t s3_98">The MIPS SIMD Architecture (MSA) is an architecture module that operates on 128-bit vector registers, which are </span>
<span id="t14_98" class="t s3_98">overlaid upon the FPU register file: FPR[0] occupies the low 32-bits or 64-bits of the 128-bit MSA vector register </span>
<span id="t15_98" class="t s3_98">W[0], and so on. Any FPU instruction that writes an FPR writes a 32-bit or 64-bit value, and leaves the upper bits of </span>
<span id="t16_98" class="t s3_98">the corresponding MSA register </span><span id="t17_98" class="t s5_98">UNPREDICTABLE</span><span id="t18_98" class="t s3_98">, i.e., a 32-bit FPU instruction leaves bits 32-127 of the MSA </span>
<span id="t19_98" class="t s3_98">register unpredictable, while a 64-bit FPU instruction leaves bits 64-127 </span><span id="t1a_98" class="t s5_98">UNPREDICTABLE</span><span id="t1b_98" class="t s3_98">. </span>
<span id="t1c_98" class="t s7_98">6.7 </span><span id="t1d_98" class="t s7_98">FPU Exceptions </span>
<span id="t1e_98" class="t s3_98">This section provides the following information FPU exceptions: </span>
<span id="t1f_98" class="t s3_98">• </span><span id="t1g_98" class="t s3_98">Precise exception mode </span>
<span id="t1h_98" class="t s3_98">• </span><span id="t1i_98" class="t s3_98">Descriptions of the exceptions </span>
<span id="t1j_98" class="t s3_98">• </span><span id="t1k_98" class="t s3_98">Non-Arithmetic Instructions </span>
<span id="t1l_98" class="t s3_98">FPU exceptions are implemented in the MIPS FPU architecture with the </span><span id="t1m_98" class="t s8_98">Cause</span><span id="t1n_98" class="t s4_98">, </span><span id="t1o_98" class="t s8_98">Enable</span><span id="t1p_98" class="t s4_98">, </span><span id="t1q_98" class="t s3_98">and </span><span id="t1r_98" class="t s8_98">Flag </span><span id="t1s_98" class="t s3_98">fields of the </span>
<span id="t1t_98" class="t s8_98">Control</span><span id="t1u_98" class="t s3_98">/</span><span id="t1v_98" class="t s8_98">Status </span><span id="t1w_98" class="t s3_98">register. The </span><span id="t1x_98" class="t s8_98">Flag </span><span id="t1y_98" class="t s3_98">bits implement IEEE exception status flags, and the </span><span id="t1z_98" class="t s8_98">Cause </span><span id="t20_98" class="t s3_98">and </span><span id="t21_98" class="t s8_98">Enable </span><span id="t22_98" class="t s3_98">bits con- </span>
<span id="t23_98" class="t s3_98">trol exception trapping. Each field has a bit for each of the five IEEE exception conditions and the </span><span id="t24_98" class="t s8_98">Cause </span><span id="t25_98" class="t s3_98">field has an </span>
<span id="t26_98" class="t s3_98">additional exception bit, Unimplemented Operation, used to trap for software emulation assistance. </span>
<span id="t27_98" class="t s6_98">6.7.1 </span><span id="t28_98" class="t s6_98">Precise Exception Mode </span>
<span id="t29_98" class="t s3_98">In precise exception mode, a trap occurs before the instruction that causes the trap, or any following instruction, can </span>
<span id="t2a_98" class="t s3_98">complete and write its results. If desired, the software trap handler can resume execution of the interrupted instruction </span>
<span id="t2b_98" class="t s3_98">stream after handling the exception. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
