INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI_ARCHITECTURE/project_2/project_2.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI_ARCHITECTURE/project_2/project_2.srcs/sources_1/new/tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tes_add
