--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml maze_generator_fpga_top.twx maze_generator_fpga_top.ncd -o
maze_generator_fpga_top.twr maze_generator_fpga_top.pcf

Design file:              maze_generator_fpga_top.ncd
Physical constraint file: maze_generator_fpga_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 39702365 paths analyzed, 7149 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.887ns.
--------------------------------------------------------------------------------

Paths for end point MC/stack_x_242_3 (SLICE_X46Y26.CE), 18325 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/curr_x_1 (FF)
  Destination:          MC/stack_x_242_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.864ns (Levels of Logic = 11)
  Clock Path Skew:      -0.023ns (0.071 - 0.094)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/curr_x_1 to MC/stack_x_242_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y67.XQ      Tcko                  0.514   MC/curr_x<1>
                                                       MC/curr_x_1
    SLICE_X26Y82.G3      net (fanout=883)      3.569   MC/curr_x<1>
    SLICE_X26Y82.Y       Tilo                  0.660   MC/N795
                                                       MC/COND_24_cmp_eq012721_SW1
    SLICE_X26Y82.F2      net (fanout=1)        0.348   MC/COND_24_cmp_eq012721_SW1/O
    SLICE_X26Y82.X       Tilo                  0.660   MC/N795
                                                       MC/COND_24_cmp_eq012721
    SLICE_X31Y75.F1      net (fanout=2)        1.156   MC/N795
    SLICE_X31Y75.X       Tilo                  0.612   MC/is_wall_left_or0001227
                                                       MC/is_wall_left_or0001227
    SLICE_X34Y75.F4      net (fanout=1)        0.523   MC/is_wall_left_or0001227
    SLICE_X34Y75.X       Tilo                  0.660   MC/is_wall_left_or0001294
                                                       MC/is_wall_left_or0001294
    SLICE_X34Y73.F4      net (fanout=1)        0.271   MC/is_wall_left_or0001294
    SLICE_X34Y73.X       Tilo                  0.660   MC/is_wall_left_or0001496
                                                       MC/is_wall_left_or0001496
    SLICE_X35Y71.F1      net (fanout=1)        0.387   MC/is_wall_left_or0001496
    SLICE_X35Y71.X       Tilo                  0.612   MC/is_wall_left_or0001981
                                                       MC/is_wall_left_or0001981
    SLICE_X36Y71.F4      net (fanout=1)        0.298   MC/is_wall_left_or0001981
    SLICE_X36Y71.X       Tilo                  0.660   MC/is_wall_left_or00012262
                                                       MC/is_wall_left_or00012262
    SLICE_X36Y52.G4      net (fanout=2)        0.855   MC/is_wall_left_or00012262
    SLICE_X36Y52.Y       Tilo                  0.660   MC/stack_x_0_not0001442
                                                       MC/stack_pos_or000011
    SLICE_X36Y52.F4      net (fanout=15)       0.034   MC/N8311
    SLICE_X36Y52.X       Tilo                  0.660   MC/stack_x_0_not0001442
                                                       MC/stack_x_0_not0001442
    SLICE_X35Y28.G3      net (fanout=1)        1.150   MC/stack_x_0_not0001442
    SLICE_X35Y28.Y       Tilo                  0.612   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001459
    SLICE_X65Y16.G1      net (fanout=256)      1.969   MC/N186
    SLICE_X65Y16.Y       Tilo                  0.612   MC/stack_x_229_not0001
                                                       MC/stack_x_242_not00011
    SLICE_X46Y26.CE      net (fanout=4)        1.239   MC/stack_x_242_not0001
    SLICE_X46Y26.CLK     Tceck                 0.483   MC/stack_x_242_3
                                                       MC/stack_x_242_3
    -------------------------------------------------  ---------------------------
    Total                                     19.864ns (8.065ns logic, 11.799ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/curr_x_3 (FF)
  Destination:          MC/stack_x_242_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.859ns (Levels of Logic = 11)
  Clock Path Skew:      -0.020ns (0.071 - 0.091)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/curr_x_3 to MC/stack_x_242_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y64.XQ      Tcko                  0.515   MC/curr_x<3>
                                                       MC/curr_x_3
    SLICE_X31Y66.F1      net (fanout=676)      1.152   MC/curr_x<3>
    SLICE_X31Y66.X       Tilo                  0.612   N527
                                                       MC/Madd_currpos_right_1_cy<4>11_SW2
    SLICE_X44Y70.F1      net (fanout=1)        1.197   N527
    SLICE_X44Y70.X       Tilo                  0.660   MC/currpos_right_1<7>
                                                       MC/Madd_currpos_right_1_xor<7>11
    SLICE_X52Y70.BX      net (fanout=49)       1.401   MC/currpos_right_1<7>
    SLICE_X52Y70.X       Tbxx                  0.699   MC/is_wall_right_or00012994
                                                       MC/is_wall_right_or00012994
    SLICE_X53Y72.G1      net (fanout=1)        0.664   MC/is_wall_right_or00012994
    SLICE_X53Y72.X       Tif5x                 0.890   MC/is_wall_right_or00013048
                                                       MC/is_wall_right_or00013048_F
                                                       MC/is_wall_right_or00013048
    SLICE_X52Y73.F2      net (fanout=1)        0.348   MC/is_wall_right_or00013048
    SLICE_X52Y73.X       Tilo                  0.660   MC/is_wall_right_or00013082
                                                       MC/is_wall_right_or00013082
    SLICE_X48Y71.F2      net (fanout=1)        0.525   MC/is_wall_right_or00013082
    SLICE_X48Y71.X       Tif5x                 1.000   MC/is_wall_right_or00014903
                                                       MC/is_wall_right_or00014903_G
                                                       MC/is_wall_right_or00014903
    SLICE_X36Y58.G4      net (fanout=7)        0.974   MC/is_wall_right_or00014903
    SLICE_X36Y58.Y       Tilo                  0.660   MC/N781
                                                       MC/is_wall_right_or00014937
    SLICE_X36Y58.F4      net (fanout=4)        0.044   MC/is_wall_right_or00014937
    SLICE_X36Y58.X       Tilo                  0.660   MC/N781
                                                       MC/curr_y_not0001312
    SLICE_X36Y52.F3      net (fanout=2)        0.473   MC/N781
    SLICE_X36Y52.X       Tilo                  0.660   MC/stack_x_0_not0001442
                                                       MC/stack_x_0_not0001442
    SLICE_X35Y28.G3      net (fanout=1)        1.150   MC/stack_x_0_not0001442
    SLICE_X35Y28.Y       Tilo                  0.612   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001459
    SLICE_X65Y16.G1      net (fanout=256)      1.969   MC/N186
    SLICE_X65Y16.Y       Tilo                  0.612   MC/stack_x_229_not0001
                                                       MC/stack_x_242_not00011
    SLICE_X46Y26.CE      net (fanout=4)        1.239   MC/stack_x_242_not0001
    SLICE_X46Y26.CLK     Tceck                 0.483   MC/stack_x_242_3
                                                       MC/stack_x_242_3
    -------------------------------------------------  ---------------------------
    Total                                     19.859ns (8.723ns logic, 11.136ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/curr_x_1 (FF)
  Destination:          MC/stack_x_242_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.802ns (Levels of Logic = 12)
  Clock Path Skew:      -0.023ns (0.071 - 0.094)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/curr_x_1 to MC/stack_x_242_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y67.XQ      Tcko                  0.514   MC/curr_x<1>
                                                       MC/curr_x_1
    SLICE_X28Y79.G1      net (fanout=883)      1.629   MC/curr_x<1>
    SLICE_X28Y79.Y       Tilo                  0.660   N549
                                                       MC/Msub_currpos_left_1_cy<3>1
    SLICE_X17Y86.G1      net (fanout=164)      2.036   MC/Msub_currpos_left_1_cy<3>
    SLICE_X17Y86.F5      Tif5                  0.759   MC/Mmux__COND_26_13_f53
                                                       MC/Mmux__COND_26_153
                                                       MC/Mmux__COND_26_13_f5_2
    SLICE_X17Y86.FXINA   net (fanout=1)        0.000   MC/Mmux__COND_26_13_f53
    SLICE_X17Y86.FX      Tinafx                0.401   MC/Mmux__COND_26_13_f53
                                                       MC/Mmux__COND_26_12_f6
    SLICE_X16Y87.FXINB   net (fanout=1)        0.000   MC/Mmux__COND_26_12_f6
    SLICE_X16Y87.FX      Tinbfx                0.315   MC/Mmux__COND_26_13_f52
                                                       MC/Mmux__COND_26_10_f7
    SLICE_X17Y85.FXINB   net (fanout=1)        0.000   MC/Mmux__COND_26_10_f7
    SLICE_X17Y85.Y       Tif6y                 0.451   MC/Mmux__COND_26_8_f8
                                                       MC/Mmux__COND_26_8_f8
    SLICE_X22Y73.G2      net (fanout=1)        1.438   MC/Mmux__COND_26_8_f8
    SLICE_X22Y73.X       Tif5x                 1.000   MC/Mmux__COND_26_3_f5
                                                       MC/Mmux__COND_26_3_f5_F
                                                       MC/Mmux__COND_26_3_f5
    SLICE_X34Y59.G4      net (fanout=1)        0.942   MC/Mmux__COND_26_3_f5
    SLICE_X34Y59.Y       Tilo                  0.660   N347
                                                       MC/is_wall_left_or00015
    SLICE_X34Y59.F3      net (fanout=2)        0.038   MC/is_wall_left_or00015
    SLICE_X34Y59.X       Tilo                  0.660   N347
                                                       MC/is_wall_left_or00014785_SW0
    SLICE_X36Y52.G2      net (fanout=1)        0.880   N347
    SLICE_X36Y52.Y       Tilo                  0.660   MC/stack_x_0_not0001442
                                                       MC/stack_pos_or000011
    SLICE_X36Y52.F4      net (fanout=15)       0.034   MC/N8311
    SLICE_X36Y52.X       Tilo                  0.660   MC/stack_x_0_not0001442
                                                       MC/stack_x_0_not0001442
    SLICE_X35Y28.G3      net (fanout=1)        1.150   MC/stack_x_0_not0001442
    SLICE_X35Y28.Y       Tilo                  0.612   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001459
    SLICE_X65Y16.G1      net (fanout=256)      1.969   MC/N186
    SLICE_X65Y16.Y       Tilo                  0.612   MC/stack_x_229_not0001
                                                       MC/stack_x_242_not00011
    SLICE_X46Y26.CE      net (fanout=4)        1.239   MC/stack_x_242_not0001
    SLICE_X46Y26.CLK     Tceck                 0.483   MC/stack_x_242_3
                                                       MC/stack_x_242_3
    -------------------------------------------------  ---------------------------
    Total                                     19.802ns (8.447ns logic, 11.355ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point MC/stack_x_242_2 (SLICE_X46Y26.CE), 18325 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/curr_x_1 (FF)
  Destination:          MC/stack_x_242_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.864ns (Levels of Logic = 11)
  Clock Path Skew:      -0.023ns (0.071 - 0.094)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/curr_x_1 to MC/stack_x_242_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y67.XQ      Tcko                  0.514   MC/curr_x<1>
                                                       MC/curr_x_1
    SLICE_X26Y82.G3      net (fanout=883)      3.569   MC/curr_x<1>
    SLICE_X26Y82.Y       Tilo                  0.660   MC/N795
                                                       MC/COND_24_cmp_eq012721_SW1
    SLICE_X26Y82.F2      net (fanout=1)        0.348   MC/COND_24_cmp_eq012721_SW1/O
    SLICE_X26Y82.X       Tilo                  0.660   MC/N795
                                                       MC/COND_24_cmp_eq012721
    SLICE_X31Y75.F1      net (fanout=2)        1.156   MC/N795
    SLICE_X31Y75.X       Tilo                  0.612   MC/is_wall_left_or0001227
                                                       MC/is_wall_left_or0001227
    SLICE_X34Y75.F4      net (fanout=1)        0.523   MC/is_wall_left_or0001227
    SLICE_X34Y75.X       Tilo                  0.660   MC/is_wall_left_or0001294
                                                       MC/is_wall_left_or0001294
    SLICE_X34Y73.F4      net (fanout=1)        0.271   MC/is_wall_left_or0001294
    SLICE_X34Y73.X       Tilo                  0.660   MC/is_wall_left_or0001496
                                                       MC/is_wall_left_or0001496
    SLICE_X35Y71.F1      net (fanout=1)        0.387   MC/is_wall_left_or0001496
    SLICE_X35Y71.X       Tilo                  0.612   MC/is_wall_left_or0001981
                                                       MC/is_wall_left_or0001981
    SLICE_X36Y71.F4      net (fanout=1)        0.298   MC/is_wall_left_or0001981
    SLICE_X36Y71.X       Tilo                  0.660   MC/is_wall_left_or00012262
                                                       MC/is_wall_left_or00012262
    SLICE_X36Y52.G4      net (fanout=2)        0.855   MC/is_wall_left_or00012262
    SLICE_X36Y52.Y       Tilo                  0.660   MC/stack_x_0_not0001442
                                                       MC/stack_pos_or000011
    SLICE_X36Y52.F4      net (fanout=15)       0.034   MC/N8311
    SLICE_X36Y52.X       Tilo                  0.660   MC/stack_x_0_not0001442
                                                       MC/stack_x_0_not0001442
    SLICE_X35Y28.G3      net (fanout=1)        1.150   MC/stack_x_0_not0001442
    SLICE_X35Y28.Y       Tilo                  0.612   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001459
    SLICE_X65Y16.G1      net (fanout=256)      1.969   MC/N186
    SLICE_X65Y16.Y       Tilo                  0.612   MC/stack_x_229_not0001
                                                       MC/stack_x_242_not00011
    SLICE_X46Y26.CE      net (fanout=4)        1.239   MC/stack_x_242_not0001
    SLICE_X46Y26.CLK     Tceck                 0.483   MC/stack_x_242_3
                                                       MC/stack_x_242_2
    -------------------------------------------------  ---------------------------
    Total                                     19.864ns (8.065ns logic, 11.799ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/curr_x_3 (FF)
  Destination:          MC/stack_x_242_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.859ns (Levels of Logic = 11)
  Clock Path Skew:      -0.020ns (0.071 - 0.091)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/curr_x_3 to MC/stack_x_242_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y64.XQ      Tcko                  0.515   MC/curr_x<3>
                                                       MC/curr_x_3
    SLICE_X31Y66.F1      net (fanout=676)      1.152   MC/curr_x<3>
    SLICE_X31Y66.X       Tilo                  0.612   N527
                                                       MC/Madd_currpos_right_1_cy<4>11_SW2
    SLICE_X44Y70.F1      net (fanout=1)        1.197   N527
    SLICE_X44Y70.X       Tilo                  0.660   MC/currpos_right_1<7>
                                                       MC/Madd_currpos_right_1_xor<7>11
    SLICE_X52Y70.BX      net (fanout=49)       1.401   MC/currpos_right_1<7>
    SLICE_X52Y70.X       Tbxx                  0.699   MC/is_wall_right_or00012994
                                                       MC/is_wall_right_or00012994
    SLICE_X53Y72.G1      net (fanout=1)        0.664   MC/is_wall_right_or00012994
    SLICE_X53Y72.X       Tif5x                 0.890   MC/is_wall_right_or00013048
                                                       MC/is_wall_right_or00013048_F
                                                       MC/is_wall_right_or00013048
    SLICE_X52Y73.F2      net (fanout=1)        0.348   MC/is_wall_right_or00013048
    SLICE_X52Y73.X       Tilo                  0.660   MC/is_wall_right_or00013082
                                                       MC/is_wall_right_or00013082
    SLICE_X48Y71.F2      net (fanout=1)        0.525   MC/is_wall_right_or00013082
    SLICE_X48Y71.X       Tif5x                 1.000   MC/is_wall_right_or00014903
                                                       MC/is_wall_right_or00014903_G
                                                       MC/is_wall_right_or00014903
    SLICE_X36Y58.G4      net (fanout=7)        0.974   MC/is_wall_right_or00014903
    SLICE_X36Y58.Y       Tilo                  0.660   MC/N781
                                                       MC/is_wall_right_or00014937
    SLICE_X36Y58.F4      net (fanout=4)        0.044   MC/is_wall_right_or00014937
    SLICE_X36Y58.X       Tilo                  0.660   MC/N781
                                                       MC/curr_y_not0001312
    SLICE_X36Y52.F3      net (fanout=2)        0.473   MC/N781
    SLICE_X36Y52.X       Tilo                  0.660   MC/stack_x_0_not0001442
                                                       MC/stack_x_0_not0001442
    SLICE_X35Y28.G3      net (fanout=1)        1.150   MC/stack_x_0_not0001442
    SLICE_X35Y28.Y       Tilo                  0.612   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001459
    SLICE_X65Y16.G1      net (fanout=256)      1.969   MC/N186
    SLICE_X65Y16.Y       Tilo                  0.612   MC/stack_x_229_not0001
                                                       MC/stack_x_242_not00011
    SLICE_X46Y26.CE      net (fanout=4)        1.239   MC/stack_x_242_not0001
    SLICE_X46Y26.CLK     Tceck                 0.483   MC/stack_x_242_3
                                                       MC/stack_x_242_2
    -------------------------------------------------  ---------------------------
    Total                                     19.859ns (8.723ns logic, 11.136ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/curr_x_1 (FF)
  Destination:          MC/stack_x_242_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.802ns (Levels of Logic = 12)
  Clock Path Skew:      -0.023ns (0.071 - 0.094)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/curr_x_1 to MC/stack_x_242_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y67.XQ      Tcko                  0.514   MC/curr_x<1>
                                                       MC/curr_x_1
    SLICE_X28Y79.G1      net (fanout=883)      1.629   MC/curr_x<1>
    SLICE_X28Y79.Y       Tilo                  0.660   N549
                                                       MC/Msub_currpos_left_1_cy<3>1
    SLICE_X17Y86.G1      net (fanout=164)      2.036   MC/Msub_currpos_left_1_cy<3>
    SLICE_X17Y86.F5      Tif5                  0.759   MC/Mmux__COND_26_13_f53
                                                       MC/Mmux__COND_26_153
                                                       MC/Mmux__COND_26_13_f5_2
    SLICE_X17Y86.FXINA   net (fanout=1)        0.000   MC/Mmux__COND_26_13_f53
    SLICE_X17Y86.FX      Tinafx                0.401   MC/Mmux__COND_26_13_f53
                                                       MC/Mmux__COND_26_12_f6
    SLICE_X16Y87.FXINB   net (fanout=1)        0.000   MC/Mmux__COND_26_12_f6
    SLICE_X16Y87.FX      Tinbfx                0.315   MC/Mmux__COND_26_13_f52
                                                       MC/Mmux__COND_26_10_f7
    SLICE_X17Y85.FXINB   net (fanout=1)        0.000   MC/Mmux__COND_26_10_f7
    SLICE_X17Y85.Y       Tif6y                 0.451   MC/Mmux__COND_26_8_f8
                                                       MC/Mmux__COND_26_8_f8
    SLICE_X22Y73.G2      net (fanout=1)        1.438   MC/Mmux__COND_26_8_f8
    SLICE_X22Y73.X       Tif5x                 1.000   MC/Mmux__COND_26_3_f5
                                                       MC/Mmux__COND_26_3_f5_F
                                                       MC/Mmux__COND_26_3_f5
    SLICE_X34Y59.G4      net (fanout=1)        0.942   MC/Mmux__COND_26_3_f5
    SLICE_X34Y59.Y       Tilo                  0.660   N347
                                                       MC/is_wall_left_or00015
    SLICE_X34Y59.F3      net (fanout=2)        0.038   MC/is_wall_left_or00015
    SLICE_X34Y59.X       Tilo                  0.660   N347
                                                       MC/is_wall_left_or00014785_SW0
    SLICE_X36Y52.G2      net (fanout=1)        0.880   N347
    SLICE_X36Y52.Y       Tilo                  0.660   MC/stack_x_0_not0001442
                                                       MC/stack_pos_or000011
    SLICE_X36Y52.F4      net (fanout=15)       0.034   MC/N8311
    SLICE_X36Y52.X       Tilo                  0.660   MC/stack_x_0_not0001442
                                                       MC/stack_x_0_not0001442
    SLICE_X35Y28.G3      net (fanout=1)        1.150   MC/stack_x_0_not0001442
    SLICE_X35Y28.Y       Tilo                  0.612   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001459
    SLICE_X65Y16.G1      net (fanout=256)      1.969   MC/N186
    SLICE_X65Y16.Y       Tilo                  0.612   MC/stack_x_229_not0001
                                                       MC/stack_x_242_not00011
    SLICE_X46Y26.CE      net (fanout=4)        1.239   MC/stack_x_242_not0001
    SLICE_X46Y26.CLK     Tceck                 0.483   MC/stack_x_242_3
                                                       MC/stack_x_242_2
    -------------------------------------------------  ---------------------------
    Total                                     19.802ns (8.447ns logic, 11.355ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point MC/stack_y_197_3 (SLICE_X15Y16.CE), 18325 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/curr_x_1 (FF)
  Destination:          MC/stack_y_197_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.855ns (Levels of Logic = 11)
  Clock Path Skew:      -0.004ns (0.090 - 0.094)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/curr_x_1 to MC/stack_y_197_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y67.XQ      Tcko                  0.514   MC/curr_x<1>
                                                       MC/curr_x_1
    SLICE_X26Y82.G3      net (fanout=883)      3.569   MC/curr_x<1>
    SLICE_X26Y82.Y       Tilo                  0.660   MC/N795
                                                       MC/COND_24_cmp_eq012721_SW1
    SLICE_X26Y82.F2      net (fanout=1)        0.348   MC/COND_24_cmp_eq012721_SW1/O
    SLICE_X26Y82.X       Tilo                  0.660   MC/N795
                                                       MC/COND_24_cmp_eq012721
    SLICE_X31Y75.F1      net (fanout=2)        1.156   MC/N795
    SLICE_X31Y75.X       Tilo                  0.612   MC/is_wall_left_or0001227
                                                       MC/is_wall_left_or0001227
    SLICE_X34Y75.F4      net (fanout=1)        0.523   MC/is_wall_left_or0001227
    SLICE_X34Y75.X       Tilo                  0.660   MC/is_wall_left_or0001294
                                                       MC/is_wall_left_or0001294
    SLICE_X34Y73.F4      net (fanout=1)        0.271   MC/is_wall_left_or0001294
    SLICE_X34Y73.X       Tilo                  0.660   MC/is_wall_left_or0001496
                                                       MC/is_wall_left_or0001496
    SLICE_X35Y71.F1      net (fanout=1)        0.387   MC/is_wall_left_or0001496
    SLICE_X35Y71.X       Tilo                  0.612   MC/is_wall_left_or0001981
                                                       MC/is_wall_left_or0001981
    SLICE_X36Y71.F4      net (fanout=1)        0.298   MC/is_wall_left_or0001981
    SLICE_X36Y71.X       Tilo                  0.660   MC/is_wall_left_or00012262
                                                       MC/is_wall_left_or00012262
    SLICE_X36Y52.G4      net (fanout=2)        0.855   MC/is_wall_left_or00012262
    SLICE_X36Y52.Y       Tilo                  0.660   MC/stack_x_0_not0001442
                                                       MC/stack_pos_or000011
    SLICE_X36Y52.F4      net (fanout=15)       0.034   MC/N8311
    SLICE_X36Y52.X       Tilo                  0.660   MC/stack_x_0_not0001442
                                                       MC/stack_x_0_not0001442
    SLICE_X35Y28.G3      net (fanout=1)        1.150   MC/stack_x_0_not0001442
    SLICE_X35Y28.Y       Tilo                  0.612   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001459
    SLICE_X20Y18.F3      net (fanout=256)      1.396   MC/N186
    SLICE_X20Y18.X       Tilo                  0.660   MC/stack_x_197_not0001
                                                       MC/stack_x_197_not00011
    SLICE_X15Y16.CE      net (fanout=4)        1.755   MC/stack_x_197_not0001
    SLICE_X15Y16.CLK     Tceck                 0.483   MC/stack_y_197_3
                                                       MC/stack_y_197_3
    -------------------------------------------------  ---------------------------
    Total                                     19.855ns (8.113ns logic, 11.742ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/curr_x_3 (FF)
  Destination:          MC/stack_y_197_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.850ns (Levels of Logic = 11)
  Clock Path Skew:      -0.001ns (0.090 - 0.091)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/curr_x_3 to MC/stack_y_197_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y64.XQ      Tcko                  0.515   MC/curr_x<3>
                                                       MC/curr_x_3
    SLICE_X31Y66.F1      net (fanout=676)      1.152   MC/curr_x<3>
    SLICE_X31Y66.X       Tilo                  0.612   N527
                                                       MC/Madd_currpos_right_1_cy<4>11_SW2
    SLICE_X44Y70.F1      net (fanout=1)        1.197   N527
    SLICE_X44Y70.X       Tilo                  0.660   MC/currpos_right_1<7>
                                                       MC/Madd_currpos_right_1_xor<7>11
    SLICE_X52Y70.BX      net (fanout=49)       1.401   MC/currpos_right_1<7>
    SLICE_X52Y70.X       Tbxx                  0.699   MC/is_wall_right_or00012994
                                                       MC/is_wall_right_or00012994
    SLICE_X53Y72.G1      net (fanout=1)        0.664   MC/is_wall_right_or00012994
    SLICE_X53Y72.X       Tif5x                 0.890   MC/is_wall_right_or00013048
                                                       MC/is_wall_right_or00013048_F
                                                       MC/is_wall_right_or00013048
    SLICE_X52Y73.F2      net (fanout=1)        0.348   MC/is_wall_right_or00013048
    SLICE_X52Y73.X       Tilo                  0.660   MC/is_wall_right_or00013082
                                                       MC/is_wall_right_or00013082
    SLICE_X48Y71.F2      net (fanout=1)        0.525   MC/is_wall_right_or00013082
    SLICE_X48Y71.X       Tif5x                 1.000   MC/is_wall_right_or00014903
                                                       MC/is_wall_right_or00014903_G
                                                       MC/is_wall_right_or00014903
    SLICE_X36Y58.G4      net (fanout=7)        0.974   MC/is_wall_right_or00014903
    SLICE_X36Y58.Y       Tilo                  0.660   MC/N781
                                                       MC/is_wall_right_or00014937
    SLICE_X36Y58.F4      net (fanout=4)        0.044   MC/is_wall_right_or00014937
    SLICE_X36Y58.X       Tilo                  0.660   MC/N781
                                                       MC/curr_y_not0001312
    SLICE_X36Y52.F3      net (fanout=2)        0.473   MC/N781
    SLICE_X36Y52.X       Tilo                  0.660   MC/stack_x_0_not0001442
                                                       MC/stack_x_0_not0001442
    SLICE_X35Y28.G3      net (fanout=1)        1.150   MC/stack_x_0_not0001442
    SLICE_X35Y28.Y       Tilo                  0.612   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001459
    SLICE_X20Y18.F3      net (fanout=256)      1.396   MC/N186
    SLICE_X20Y18.X       Tilo                  0.660   MC/stack_x_197_not0001
                                                       MC/stack_x_197_not00011
    SLICE_X15Y16.CE      net (fanout=4)        1.755   MC/stack_x_197_not0001
    SLICE_X15Y16.CLK     Tceck                 0.483   MC/stack_y_197_3
                                                       MC/stack_y_197_3
    -------------------------------------------------  ---------------------------
    Total                                     19.850ns (8.771ns logic, 11.079ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/curr_x_1 (FF)
  Destination:          MC/stack_y_197_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.793ns (Levels of Logic = 12)
  Clock Path Skew:      -0.004ns (0.090 - 0.094)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/curr_x_1 to MC/stack_y_197_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y67.XQ      Tcko                  0.514   MC/curr_x<1>
                                                       MC/curr_x_1
    SLICE_X28Y79.G1      net (fanout=883)      1.629   MC/curr_x<1>
    SLICE_X28Y79.Y       Tilo                  0.660   N549
                                                       MC/Msub_currpos_left_1_cy<3>1
    SLICE_X17Y86.G1      net (fanout=164)      2.036   MC/Msub_currpos_left_1_cy<3>
    SLICE_X17Y86.F5      Tif5                  0.759   MC/Mmux__COND_26_13_f53
                                                       MC/Mmux__COND_26_153
                                                       MC/Mmux__COND_26_13_f5_2
    SLICE_X17Y86.FXINA   net (fanout=1)        0.000   MC/Mmux__COND_26_13_f53
    SLICE_X17Y86.FX      Tinafx                0.401   MC/Mmux__COND_26_13_f53
                                                       MC/Mmux__COND_26_12_f6
    SLICE_X16Y87.FXINB   net (fanout=1)        0.000   MC/Mmux__COND_26_12_f6
    SLICE_X16Y87.FX      Tinbfx                0.315   MC/Mmux__COND_26_13_f52
                                                       MC/Mmux__COND_26_10_f7
    SLICE_X17Y85.FXINB   net (fanout=1)        0.000   MC/Mmux__COND_26_10_f7
    SLICE_X17Y85.Y       Tif6y                 0.451   MC/Mmux__COND_26_8_f8
                                                       MC/Mmux__COND_26_8_f8
    SLICE_X22Y73.G2      net (fanout=1)        1.438   MC/Mmux__COND_26_8_f8
    SLICE_X22Y73.X       Tif5x                 1.000   MC/Mmux__COND_26_3_f5
                                                       MC/Mmux__COND_26_3_f5_F
                                                       MC/Mmux__COND_26_3_f5
    SLICE_X34Y59.G4      net (fanout=1)        0.942   MC/Mmux__COND_26_3_f5
    SLICE_X34Y59.Y       Tilo                  0.660   N347
                                                       MC/is_wall_left_or00015
    SLICE_X34Y59.F3      net (fanout=2)        0.038   MC/is_wall_left_or00015
    SLICE_X34Y59.X       Tilo                  0.660   N347
                                                       MC/is_wall_left_or00014785_SW0
    SLICE_X36Y52.G2      net (fanout=1)        0.880   N347
    SLICE_X36Y52.Y       Tilo                  0.660   MC/stack_x_0_not0001442
                                                       MC/stack_pos_or000011
    SLICE_X36Y52.F4      net (fanout=15)       0.034   MC/N8311
    SLICE_X36Y52.X       Tilo                  0.660   MC/stack_x_0_not0001442
                                                       MC/stack_x_0_not0001442
    SLICE_X35Y28.G3      net (fanout=1)        1.150   MC/stack_x_0_not0001442
    SLICE_X35Y28.Y       Tilo                  0.612   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001459
    SLICE_X20Y18.F3      net (fanout=256)      1.396   MC/N186
    SLICE_X20Y18.X       Tilo                  0.660   MC/stack_x_197_not0001
                                                       MC/stack_x_197_not00011
    SLICE_X15Y16.CE      net (fanout=4)        1.755   MC/stack_x_197_not0001
    SLICE_X15Y16.CLK     Tceck                 0.483   MC/stack_y_197_3
                                                       MC/stack_y_197_3
    -------------------------------------------------  ---------------------------
    Total                                     19.793ns (8.495ns logic, 11.298ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point MC/RN/Mshreg_r2_11/SRL16E (SLICE_X34Y47.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.632ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MC/RN/r2_0 (FF)
  Destination:          MC/RN/Mshreg_r2_11/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MC/RN/r2_0 to MC/RN/Mshreg_r2_11/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y47.XQ      Tcko                  0.412   MC/RN/r2<0>
                                                       MC/RN/r2_0
    SLICE_X34Y47.BY      net (fanout=1)        0.330   MC/RN/r2<0>
    SLICE_X34Y47.CLK     Tdh         (-Th)     0.110   MC/RN/r2<0>
                                                       MC/RN/Mshreg_r2_11/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.302ns logic, 0.330ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point MC/RN/Mshreg_r1_21/SRL16E (SLICE_X34Y45.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.720ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MC/RN/r1_15 (FF)
  Destination:          MC/RN/Mshreg_r1_21/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.720ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MC/RN/r1_15 to MC/RN/Mshreg_r1_21/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y44.YQ      Tcko                  0.454   MC/RN/r1<0>
                                                       MC/RN/r1_15
    SLICE_X34Y45.BY      net (fanout=2)        0.376   MC/RN/r1<15>
    SLICE_X34Y45.CLK     Tdh         (-Th)     0.110   MC/RN/r1<22>
                                                       MC/RN/Mshreg_r1_21/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.720ns (0.344ns logic, 0.376ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point MC/RN/Mshreg_r1_15/SRL16E (SLICE_X34Y44.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MC/RN/r1_0 (FF)
  Destination:          MC/RN/Mshreg_r1_15/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MC/RN/r1_0 to MC/RN/Mshreg_r1_15/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y44.XQ      Tcko                  0.412   MC/RN/r1<0>
                                                       MC/RN/r1_0
    SLICE_X34Y44.BY      net (fanout=1)        0.496   MC/RN/r1<0>
    SLICE_X34Y44.CLK     Tdh         (-Th)     0.110   MC/RN/r1<0>
                                                       MC/RN/Mshreg_r1_15/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.302ns logic, 0.496ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: KB/ps2_rx_unit/n_reg<2>/SR
  Logical resource: KB/ps2_rx_unit/n_reg_2/SR
  Location pin: SLICE_X67Y57.SR
  Clock network: btn_0_IBUF
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: KB/ps2_rx_unit/n_reg<2>/SR
  Logical resource: KB/ps2_rx_unit/n_reg_2/SR
  Location pin: SLICE_X67Y57.SR
  Clock network: btn_0_IBUF
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: KB/ps2_rx_unit/state_reg_FSM_FFd2/SR
  Logical resource: KB/ps2_rx_unit/state_reg_FSM_FFd2/SR
  Location pin: SLICE_X65Y56.SR
  Clock network: btn_0_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.887|         |    2.774|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 39702365 paths, 0 nets, and 28162 connections

Design statistics:
   Minimum period:  19.887ns{1}   (Maximum frequency:  50.284MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 29 22:08:40 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 252 MB



