

================================================================
== Vitis HLS Report for 'write_result_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Thu Jul  4 07:57:54 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    40963|    40963|  0.205 ms|  0.205 ms|  40963|  40963|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |    40961|    40961|         7|          5|          1|  8192|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       45|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      125|    -|
|Register             |        -|     -|      103|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      103|      170|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_197_p2         |         +|   0|  0|  21|          14|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln21_fu_191_p2        |      icmp|   0|  0|  12|          14|          15|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  45|          34|          23|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  31|          6|    1|          6|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |   9|          2|   14|         28|
    |gmem1_blk_n_W                |   9|          2|    1|          2|
    |i_fu_58                      |   9|          2|   14|         28|
    |m_axi_gmem1_WDATA            |  31|          6|   16|         96|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 125|         26|   50|        168|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_58                      |  14|   0|   14|          0|
    |icmp_ln21_reg_233            |   1|   0|    1|          0|
    |out_buf_0_load_reg_262       |  16|   0|   16|          0|
    |out_buf_1_load_reg_267       |  16|   0|   16|          0|
    |out_buf_2_load_reg_272       |  16|   0|   16|          0|
    |out_buf_3_load_reg_277       |  16|   0|   16|          0|
    |out_buf_4_load_reg_282       |  16|   0|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 103|   0|  103|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  write_result_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  write_result_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  write_result_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  write_result_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  write_result_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  write_result_Pipeline_VITIS_LOOP_21_1|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   16|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   16|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|   10|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                                  gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                                  gmem1|       pointer|
|sext_ln21             |   in|   63|     ap_none|                              sext_ln21|        scalar|
|out_buf_0_address0    |  out|   13|   ap_memory|                              out_buf_0|         array|
|out_buf_0_ce0         |  out|    1|   ap_memory|                              out_buf_0|         array|
|out_buf_0_q0          |   in|   16|   ap_memory|                              out_buf_0|         array|
|out_buf_1_address0    |  out|   13|   ap_memory|                              out_buf_1|         array|
|out_buf_1_ce0         |  out|    1|   ap_memory|                              out_buf_1|         array|
|out_buf_1_q0          |   in|   16|   ap_memory|                              out_buf_1|         array|
|out_buf_2_address0    |  out|   13|   ap_memory|                              out_buf_2|         array|
|out_buf_2_ce0         |  out|    1|   ap_memory|                              out_buf_2|         array|
|out_buf_2_q0          |   in|   16|   ap_memory|                              out_buf_2|         array|
|out_buf_3_address0    |  out|   13|   ap_memory|                              out_buf_3|         array|
|out_buf_3_ce0         |  out|    1|   ap_memory|                              out_buf_3|         array|
|out_buf_3_q0          |   in|   16|   ap_memory|                              out_buf_3|         array|
|out_buf_4_address0    |  out|   13|   ap_memory|                              out_buf_4|         array|
|out_buf_4_ce0         |  out|    1|   ap_memory|                              out_buf_4|         array|
|out_buf_4_q0          |   in|   16|   ap_memory|                              out_buf_4|         array|
+----------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 5, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln21_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln21"   --->   Operation 11 'read' 'sext_ln21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln21_cast = sext i63 %sext_ln21_read"   --->   Operation 12 'sext' 'sext_ln21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_3, void @empty_9, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i14 %i" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:21]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i16 %gmem1, i64 %sext_ln21_cast" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:21]   --->   Operation 17 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.65ns)   --->   "%icmp_ln21 = icmp_eq  i14 %i_1, i14 8192" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:21]   --->   Operation 18 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.76ns)   --->   "%add_ln21 = add i14 %i_1, i14 1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:21]   --->   Operation 20 'add' 'add_ln21' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.inc.split, void %for.end11.exitStub" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:21]   --->   Operation 21 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i14 %i_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:21]   --->   Operation 22 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%out_buf_0_addr = getelementptr i16 %out_buf_0, i64 0, i64 %zext_ln21" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:25]   --->   Operation 23 'getelementptr' 'out_buf_0_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.24ns)   --->   "%out_buf_0_load = load i13 %out_buf_0_addr" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:25]   --->   Operation 24 'load' 'out_buf_0_load' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%out_buf_1_addr = getelementptr i16 %out_buf_1, i64 0, i64 %zext_ln21" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:25]   --->   Operation 25 'getelementptr' 'out_buf_1_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.24ns)   --->   "%out_buf_1_load = load i13 %out_buf_1_addr" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:25]   --->   Operation 26 'load' 'out_buf_1_load' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%out_buf_2_addr = getelementptr i16 %out_buf_2, i64 0, i64 %zext_ln21" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:25]   --->   Operation 27 'getelementptr' 'out_buf_2_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.24ns)   --->   "%out_buf_2_load = load i13 %out_buf_2_addr" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:25]   --->   Operation 28 'load' 'out_buf_2_load' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%out_buf_3_addr = getelementptr i16 %out_buf_3, i64 0, i64 %zext_ln21" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:25]   --->   Operation 29 'getelementptr' 'out_buf_3_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.24ns)   --->   "%out_buf_3_load = load i13 %out_buf_3_addr" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:25]   --->   Operation 30 'load' 'out_buf_3_load' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%out_buf_4_addr = getelementptr i16 %out_buf_4, i64 0, i64 %zext_ln21" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:25]   --->   Operation 31 'getelementptr' 'out_buf_4_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.24ns)   --->   "%out_buf_4_load = load i13 %out_buf_4_addr" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:25]   --->   Operation 32 'load' 'out_buf_4_load' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln21 = store i14 %add_ln21, i14 %i" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:21]   --->   Operation 33 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 34 [1/2] (1.24ns)   --->   "%out_buf_0_load = load i13 %out_buf_0_addr" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:25]   --->   Operation 34 'load' 'out_buf_0_load' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 35 [1/2] (1.24ns)   --->   "%out_buf_1_load = load i13 %out_buf_1_addr" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:25]   --->   Operation 35 'load' 'out_buf_1_load' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 36 [1/2] (1.24ns)   --->   "%out_buf_2_load = load i13 %out_buf_2_addr" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:25]   --->   Operation 36 'load' 'out_buf_2_load' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 37 [1/2] (1.24ns)   --->   "%out_buf_3_load = load i13 %out_buf_3_addr" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:25]   --->   Operation 37 'load' 'out_buf_3_load' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 38 [1/2] (1.24ns)   --->   "%out_buf_4_load = load i13 %out_buf_4_addr" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:25]   --->   Operation 38 'load' 'out_buf_4_load' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 39 [1/1] (3.65ns)   --->   "%write_ln23 = write void @_ssdm_op_Write.m_axi.p1i16, i64 %gmem1_addr, i16 %out_buf_0_load, i2 3" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:23]   --->   Operation 39 'write' 'write_ln23' <Predicate = (!icmp_ln21)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 40 [1/1] (3.65ns)   --->   "%write_ln23 = write void @_ssdm_op_Write.m_axi.p1i16, i64 %gmem1_addr, i16 %out_buf_1_load, i2 3" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:23]   --->   Operation 40 'write' 'write_ln23' <Predicate = (!icmp_ln21)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 41 [1/1] (3.65ns)   --->   "%write_ln23 = write void @_ssdm_op_Write.m_axi.p1i16, i64 %gmem1_addr, i16 %out_buf_2_load, i2 3" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:23]   --->   Operation 41 'write' 'write_ln23' <Predicate = (!icmp_ln21)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 42 [1/1] (3.65ns)   --->   "%write_ln23 = write void @_ssdm_op_Write.m_axi.p1i16, i64 %gmem1_addr, i16 %out_buf_3_load, i2 3" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:23]   --->   Operation 42 'write' 'write_ln23' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:22]   --->   Operation 43 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:21]   --->   Operation 44 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (3.65ns)   --->   "%write_ln23 = write void @_ssdm_op_Write.m_axi.p1i16, i64 %gmem1_addr, i16 %out_buf_4_load, i2 3" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:23]   --->   Operation 45 'write' 'write_ln23' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.inc" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:21]   --->   Operation 46 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 01000000]
sext_ln21_read    (read             ) [ 00000000]
sext_ln21_cast    (sext             ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
store_ln0         (store            ) [ 00000000]
br_ln0            (br               ) [ 00000000]
i_1               (load             ) [ 00000000]
gmem1_addr        (getelementptr    ) [ 01111111]
icmp_ln21         (icmp             ) [ 01111100]
empty             (speclooptripcount) [ 00000000]
add_ln21          (add              ) [ 00000000]
br_ln21           (br               ) [ 00000000]
zext_ln21         (zext             ) [ 00000000]
out_buf_0_addr    (getelementptr    ) [ 00100000]
out_buf_1_addr    (getelementptr    ) [ 00100000]
out_buf_2_addr    (getelementptr    ) [ 00100000]
out_buf_3_addr    (getelementptr    ) [ 00100000]
out_buf_4_addr    (getelementptr    ) [ 00100000]
store_ln21        (store            ) [ 00000000]
out_buf_0_load    (load             ) [ 00010000]
out_buf_1_load    (load             ) [ 00011000]
out_buf_2_load    (load             ) [ 00011100]
out_buf_3_load    (load             ) [ 01011110]
out_buf_4_load    (load             ) [ 01111111]
write_ln23        (write            ) [ 00000000]
write_ln23        (write            ) [ 00000000]
write_ln23        (write            ) [ 00000000]
write_ln23        (write            ) [ 00000000]
specpipeline_ln22 (specpipeline     ) [ 00000000]
specloopname_ln21 (specloopname     ) [ 00000000]
write_ln23        (write            ) [ 00000000]
br_ln21           (br               ) [ 00000000]
ret_ln0           (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln21">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln21"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_buf_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_buf_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_buf_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_buf_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_buf_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="sext_ln21_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="63" slack="0"/>
<pin id="64" dir="0" index="1" bw="63" slack="0"/>
<pin id="65" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln21_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln23_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="2"/>
<pin id="71" dir="0" index="2" bw="16" slack="1"/>
<pin id="72" dir="0" index="3" bw="1" slack="0"/>
<pin id="73" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln23/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln23_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="3"/>
<pin id="79" dir="0" index="2" bw="16" slack="2"/>
<pin id="80" dir="0" index="3" bw="1" slack="0"/>
<pin id="81" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln23/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln23_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="4"/>
<pin id="87" dir="0" index="2" bw="16" slack="3"/>
<pin id="88" dir="0" index="3" bw="1" slack="0"/>
<pin id="89" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln23/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln23_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="5"/>
<pin id="95" dir="0" index="2" bw="16" slack="4"/>
<pin id="96" dir="0" index="3" bw="1" slack="0"/>
<pin id="97" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln23/6 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln23_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="6"/>
<pin id="103" dir="0" index="2" bw="16" slack="5"/>
<pin id="104" dir="0" index="3" bw="1" slack="0"/>
<pin id="105" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln23/7 "/>
</bind>
</comp>

<comp id="108" class="1004" name="out_buf_0_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="14" slack="0"/>
<pin id="112" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_0_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="13" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_buf_0_load/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="out_buf_1_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="14" slack="0"/>
<pin id="125" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_1_addr/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="13" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_buf_1_load/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="out_buf_2_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="14" slack="0"/>
<pin id="138" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_2_addr/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="13" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_buf_2_load/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="out_buf_3_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="14" slack="0"/>
<pin id="151" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_3_addr/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="13" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_buf_3_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="out_buf_4_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="14" slack="0"/>
<pin id="164" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_4_addr/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="13" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_buf_4_load/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="sext_ln21_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="63" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21_cast/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln0_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="14" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_1_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="14" slack="0"/>
<pin id="184" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="gmem1_addr_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="0"/>
<pin id="187" dir="0" index="1" bw="64" slack="0"/>
<pin id="188" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln21_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="14" slack="0"/>
<pin id="193" dir="0" index="1" bw="14" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln21_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="14" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln21_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="14" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln21_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="14" slack="0"/>
<pin id="214" dir="0" index="1" bw="14" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="217" class="1005" name="i_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="14" slack="0"/>
<pin id="219" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="224" class="1005" name="gmem1_addr_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="2"/>
<pin id="226" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="233" class="1005" name="icmp_ln21_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="237" class="1005" name="out_buf_0_addr_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="13" slack="1"/>
<pin id="239" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_0_addr "/>
</bind>
</comp>

<comp id="242" class="1005" name="out_buf_1_addr_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="13" slack="1"/>
<pin id="244" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_1_addr "/>
</bind>
</comp>

<comp id="247" class="1005" name="out_buf_2_addr_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="13" slack="1"/>
<pin id="249" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_2_addr "/>
</bind>
</comp>

<comp id="252" class="1005" name="out_buf_3_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="13" slack="1"/>
<pin id="254" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_3_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="out_buf_4_addr_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="13" slack="1"/>
<pin id="259" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_4_addr "/>
</bind>
</comp>

<comp id="262" class="1005" name="out_buf_0_load_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="1"/>
<pin id="264" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_0_load "/>
</bind>
</comp>

<comp id="267" class="1005" name="out_buf_1_load_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="2"/>
<pin id="269" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="out_buf_1_load "/>
</bind>
</comp>

<comp id="272" class="1005" name="out_buf_2_load_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="3"/>
<pin id="274" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_buf_2_load "/>
</bind>
</comp>

<comp id="277" class="1005" name="out_buf_3_load_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="4"/>
<pin id="279" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="out_buf_3_load "/>
</bind>
</comp>

<comp id="282" class="1005" name="out_buf_4_load_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="5"/>
<pin id="284" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="out_buf_4_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="48" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="50" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="82"><net_src comp="48" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="50" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="90"><net_src comp="48" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="50" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="98"><net_src comp="48" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="50" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="50" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="46" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="46" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="46" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="46" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="62" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="173" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="182" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="182" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="182" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="209"><net_src comp="203" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="210"><net_src comp="203" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="211"><net_src comp="203" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="216"><net_src comp="197" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="58" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="227"><net_src comp="185" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="231"><net_src comp="224" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="232"><net_src comp="224" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="236"><net_src comp="191" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="108" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="245"><net_src comp="121" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="250"><net_src comp="134" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="255"><net_src comp="147" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="260"><net_src comp="160" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="265"><net_src comp="115" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="270"><net_src comp="128" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="275"><net_src comp="141" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="280"><net_src comp="154" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="285"><net_src comp="167" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="100" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {3 4 5 6 7 }
	Port: out_buf_0 | {}
	Port: out_buf_1 | {}
	Port: out_buf_2 | {}
	Port: out_buf_3 | {}
	Port: out_buf_4 | {}
 - Input state : 
	Port: write_result_Pipeline_VITIS_LOOP_21_1 : gmem1 | {}
	Port: write_result_Pipeline_VITIS_LOOP_21_1 : sext_ln21 | {1 }
	Port: write_result_Pipeline_VITIS_LOOP_21_1 : out_buf_0 | {1 2 }
	Port: write_result_Pipeline_VITIS_LOOP_21_1 : out_buf_1 | {1 2 }
	Port: write_result_Pipeline_VITIS_LOOP_21_1 : out_buf_2 | {1 2 }
	Port: write_result_Pipeline_VITIS_LOOP_21_1 : out_buf_3 | {1 2 }
	Port: write_result_Pipeline_VITIS_LOOP_21_1 : out_buf_4 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		gmem1_addr : 1
		icmp_ln21 : 2
		add_ln21 : 2
		br_ln21 : 3
		zext_ln21 : 2
		out_buf_0_addr : 3
		out_buf_0_load : 4
		out_buf_1_addr : 3
		out_buf_1_load : 4
		out_buf_2_addr : 3
		out_buf_2_load : 4
		out_buf_3_addr : 3
		out_buf_3_load : 4
		out_buf_4_addr : 3
		out_buf_4_load : 4
		store_ln21 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln21_fu_197      |    0    |    21   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln21_fu_191     |    0    |    12   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln21_read_read_fu_62 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   write_ln23_write_fu_68  |    0    |    0    |
|          |   write_ln23_write_fu_76  |    0    |    0    |
|   write  |   write_ln23_write_fu_84  |    0    |    0    |
|          |   write_ln23_write_fu_92  |    0    |    0    |
|          |  write_ln23_write_fu_100  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln21_cast_fu_173   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln21_fu_203     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    33   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  gmem1_addr_reg_224  |   16   |
|       i_reg_217      |   14   |
|   icmp_ln21_reg_233  |    1   |
|out_buf_0_addr_reg_237|   13   |
|out_buf_0_load_reg_262|   16   |
|out_buf_1_addr_reg_242|   13   |
|out_buf_1_load_reg_267|   16   |
|out_buf_2_addr_reg_247|   13   |
|out_buf_2_load_reg_272|   16   |
|out_buf_3_addr_reg_252|   13   |
|out_buf_3_load_reg_277|   16   |
|out_buf_4_addr_reg_257|   13   |
|out_buf_4_load_reg_282|   16   |
+----------------------+--------+
|         Total        |   176  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_115 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_128 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_141 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_154 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_167 |  p0  |   2  |  13  |   26   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   130  ||  1.935  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   33   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   45   |
|  Register |    -   |   176  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   176  |   78   |
+-----------+--------+--------+--------+
