{
    "PEModules": [],
    "MlibObjs": {},
    "PrevCompiledModules": {},
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "vcs_paramclassrepository",
        "vcs_paramclassrepository",
        "_vcs_DPI_package",
        "_vcs_DPI_package",
        "_vcs_unit__1799355081",
        "_vcs_unit__1799355081",
        "std",
        "std",
        "uvm_pkg",
        "uvm_pkg",
        "cpu_soc",
        "cpu_soc",
        "my_if",
        "my_if",
        "tb",
        "tb"
    ],
    "NameTable": {
        "_vcs_DPI_package": [
            "_vcs_DPI_package",
            "uM9F1",
            "module"
        ],
        "vcs_paramclassrepository": [
            "vcs_paramclassrepository",
            "hEeZs",
            "module"
        ],
        "_vcs_unit__1799355081": [
            "_vcs_unit__1799355081",
            "NcV53",
            "module"
        ],
        "tb": [
            "tb",
            "g7hgQ",
            "module"
        ],
        "my_if": [
            "my_if",
            "qKzhu",
            "module"
        ],
        "cpu_soc": [
            "cpu_soc",
            "GsS9E",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "uvm_pkg": [
            "uvm_pkg",
            "zr7M1",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "stat": {
        "ru_childs_cgstart": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.18532899999999999,
            "ru_minflt": 20444,
            "ru_maxrss_kb": 230132,
            "ru_stime_sec": 0.028594999999999999,
            "ru_nvcsw": 17,
            "ru_nivcsw": 2
        },
        "ru_self_cgstart": {
            "ru_majflt": 0,
            "ru_utime_sec": 3.6275240000000002,
            "ru_minflt": 83247,
            "ru_maxrss_kb": 266740,
            "ru_stime_sec": 0.12115099999999999,
            "ru_nvcsw": 286,
            "ru_nivcsw": 15
        },
        "nMops": 678119,
        "nQuads": 210999,
        "totalObjSize": 25245650,
        "ru_childs_end": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.18532899999999999,
            "ru_minflt": 20444,
            "ru_maxrss_kb": 230132,
            "ru_stime_sec": 0.028594999999999999,
            "ru_nvcsw": 17,
            "ru_nivcsw": 2
        },
        "mopSpeed": 201263.22450207965,
        "ru_self_end": {
            "ru_majflt": 0,
            "ru_utime_sec": 6.9968380000000003,
            "ru_minflt": 86695,
            "ru_maxrss_kb": 273856,
            "ru_stime_sec": 0.191132,
            "ru_nvcsw": 286,
            "ru_nivcsw": 26
        },
        "quadSpeed": 62623.726966379501,
        "mop/quad": 3.2138493547362783,
        "outputSizePerQuad": 119.0,
        "Frontend(%)": 51.845190641829923,
        "CodeGen(%)": 48.154809358170077
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 480838
    },
    "LVLData": [
        "SIM"
    ],
    "CompileStatus": "Successful",
    "CompileProcesses": [
        "cgproc.60155.json"
    ],
    "Misc": {
        "cwd": "/home/ord1nary/study/DigitalLogic_CPUDesign/sc_cpu/sim",
        "default_output_dir": "csrc",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "csrc_abs": "/home/ord1nary/study/DigitalLogic_CPUDesign/sc_cpu/sim/csrc",
        "daidir_abs": "/home/ord1nary/study/DigitalLogic_CPUDesign/sc_cpu/sim/simv.daidir",
        "archive_dir": "archive.0"
    }
}