

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3'
================================================================
* Date:           Thu May  9 15:35:06 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D1
* Solution:       comb_38 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.325 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_3  |        6|        6|         1|          1|          1|     6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     119|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|       0|     112|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|     423|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     423|     312|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_63_1_1_U42  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mux_8_3_32_1_1_U43        |mux_8_3_32_1_1        |        0|   0|  0|  43|    0|
    |mux_9_4_64_1_1_U44        |mux_9_4_64_1_1        |        0|   0|  0|  49|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   4|  0| 112|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln44_fu_405_p2   |         +|   0|  0|  12|           4|           1|
    |arr_6_fu_369_p2      |         +|   0|  0|  71|          64|          64|
    |tmp_4_fu_316_p9      |         -|   0|  0|  10|           2|           3|
    |ap_condition_288     |       and|   0|  0|   2|           1|           1|
    |ap_condition_291     |       and|   0|  0|   2|           1|           1|
    |ap_condition_294     |       and|   0|  0|   2|           1|           1|
    |ap_condition_297     |       and|   0|  0|   2|           1|           1|
    |ap_condition_300     |       and|   0|  0|   2|           1|           1|
    |ap_condition_307     |       and|   0|  0|   2|           1|           1|
    |icmp_ln44_fu_282_p2  |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 119|          81|          80|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |arr_1_fu_96              |   9|          2|   64|        128|
    |arr_2_fu_100             |   9|          2|   64|        128|
    |arr_3_fu_104             |   9|          2|   64|        128|
    |arr_4_fu_108             |   9|          2|   64|        128|
    |arr_5_fu_112             |   9|          2|   64|        128|
    |arr_fu_92                |   9|          2|   64|        128|
    |i_fu_88                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         18|  390|        780|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |arr_1_fu_96              |  64|   0|   64|          0|
    |arr_2_fu_100             |  64|   0|   64|          0|
    |arr_3_fu_104             |  64|   0|   64|          0|
    |arr_4_fu_108             |  64|   0|   64|          0|
    |arr_5_fu_112             |  64|   0|   64|          0|
    |arr_fu_92                |  64|   0|   64|          0|
    |i_fu_88                  |   4|   0|    4|          0|
    |zext_ln50_cast_reg_525   |  32|   0|   63|         31|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 423|   0|  454|         31|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3|  return value|
|arr_6_reload       |   in|   64|     ap_none|                                      arr_6_reload|        scalar|
|arr_5_reload       |   in|   64|     ap_none|                                      arr_5_reload|        scalar|
|arr_4_reload       |   in|   64|     ap_none|                                      arr_4_reload|        scalar|
|arr_3_reload       |   in|   64|     ap_none|                                      arr_3_reload|        scalar|
|arr_2_reload       |   in|   64|     ap_none|                                      arr_2_reload|        scalar|
|arr_1_reload       |   in|   64|     ap_none|                                      arr_1_reload|        scalar|
|arg1_r_2_reload    |   in|   32|     ap_none|                                   arg1_r_2_reload|        scalar|
|arg1_r_3_reload    |   in|   32|     ap_none|                                   arg1_r_3_reload|        scalar|
|arg1_r_4_reload    |   in|   32|     ap_none|                                   arg1_r_4_reload|        scalar|
|arg1_r_5_reload    |   in|   32|     ap_none|                                   arg1_r_5_reload|        scalar|
|arg1_r_6_reload    |   in|   32|     ap_none|                                   arg1_r_6_reload|        scalar|
|arg1_r_7_reload    |   in|   32|     ap_none|                                   arg1_r_7_reload|        scalar|
|zext_ln50          |   in|   32|     ap_none|                                         zext_ln50|        scalar|
|arr_27_out         |  out|   64|      ap_vld|                                        arr_27_out|       pointer|
|arr_27_out_ap_vld  |  out|    1|      ap_vld|                                        arr_27_out|       pointer|
|arr_26_out         |  out|   64|      ap_vld|                                        arr_26_out|       pointer|
|arr_26_out_ap_vld  |  out|    1|      ap_vld|                                        arr_26_out|       pointer|
|arr_25_out         |  out|   64|      ap_vld|                                        arr_25_out|       pointer|
|arr_25_out_ap_vld  |  out|    1|      ap_vld|                                        arr_25_out|       pointer|
|arr_24_out         |  out|   64|      ap_vld|                                        arr_24_out|       pointer|
|arr_24_out_ap_vld  |  out|    1|      ap_vld|                                        arr_24_out|       pointer|
|arr_23_out         |  out|   64|      ap_vld|                                        arr_23_out|       pointer|
|arr_23_out_ap_vld  |  out|    1|      ap_vld|                                        arr_23_out|       pointer|
|arr_out            |  out|   64|      ap_vld|                                           arr_out|       pointer|
|arr_out_ap_vld     |  out|    1|      ap_vld|                                           arr_out|       pointer|
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%arr = alloca i32 1"   --->   Operation 5 'alloca' 'arr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arr_1 = alloca i32 1"   --->   Operation 6 'alloca' 'arr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arr_2 = alloca i32 1"   --->   Operation 7 'alloca' 'arr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arr_3 = alloca i32 1"   --->   Operation 8 'alloca' 'arr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arr_4 = alloca i32 1"   --->   Operation 9 'alloca' 'arr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arr_5 = alloca i32 1"   --->   Operation 10 'alloca' 'arr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln50_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln50"   --->   Operation 11 'read' 'zext_ln50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_7_reload"   --->   Operation 12 'read' 'arg1_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg1_r_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_6_reload"   --->   Operation 13 'read' 'arg1_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_5_reload"   --->   Operation 14 'read' 'arg1_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_4_reload"   --->   Operation 15 'read' 'arg1_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_reload"   --->   Operation 16 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_reload"   --->   Operation 17 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arr_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_1_reload"   --->   Operation 18 'read' 'arr_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arr_2_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_2_reload"   --->   Operation 19 'read' 'arr_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arr_3_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_3_reload"   --->   Operation 20 'read' 'arr_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arr_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_4_reload"   --->   Operation 21 'read' 'arr_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arr_5_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_5_reload"   --->   Operation 22 'read' 'arr_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arr_6_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_6_reload"   --->   Operation 23 'read' 'arr_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln50_cast = zext i32 %zext_ln50_read"   --->   Operation 24 'zext' 'zext_ln50_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_6_reload_read, i64 %arr_5"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_5_reload_read, i64 %arr_4"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_4_reload_read, i64 %arr_3"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_3_reload_read, i64 %arr_2"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_2_reload_read, i64 %arr_1"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_1_reload_read, i64 %arr"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 3, i4 %i"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc78"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.32>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [d1.cpp:29]   --->   Operation 33 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln44 = icmp_eq  i4 %i_1, i4 9" [d1.cpp:44]   --->   Operation 34 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc78.split, void %VITIS_LOOP_64_7.exitStub" [d1.cpp:44]   --->   Operation 35 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%arr_load_1 = load i64 %arr" [d1.cpp:50]   --->   Operation 36 'load' 'arr_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%arr_1_load_1 = load i64 %arr_1" [d1.cpp:50]   --->   Operation 37 'load' 'arr_1_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%arr_2_load_1 = load i64 %arr_2" [d1.cpp:50]   --->   Operation 38 'load' 'arr_2_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%arr_3_load_1 = load i64 %arr_3" [d1.cpp:50]   --->   Operation 39 'load' 'arr_3_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%arr_4_load_1 = load i64 %arr_4" [d1.cpp:50]   --->   Operation 40 'load' 'arr_4_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%arr_5_load_1 = load i64 %arr_5" [d1.cpp:50]   --->   Operation 41 'load' 'arr_5_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [d1.cpp:46]   --->   Operation 42 'specpipeline' 'specpipeline_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [d1.cpp:14]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [d1.cpp:44]   --->   Operation 44 'specloopname' 'specloopname_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i4 %i_1" [d1.cpp:29]   --->   Operation 45 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.67ns)   --->   "%sub_ln50 = sub i3 2, i3 %trunc_ln29" [d1.cpp:50]   --->   Operation 46 'sub' 'sub_ln50' <Predicate = (!icmp_ln44)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.72ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 0, i32 0, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i3 %sub_ln50" [d1.cpp:50]   --->   Operation 47 'mux' 'tmp_4' <Predicate = (!icmp_ln44)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %tmp_4" [d1.cpp:50]   --->   Operation 48 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : [1/1] (0.67ns)   --->   Input mux for Operation 49 '%mul_ln50 = mul i63 %zext_ln50_cast, i63 %zext_ln50_1'
ST_2 : Operation 49 [1/1] (2.74ns)   --->   "%mul_ln50 = mul i63 %zext_ln50_cast, i63 %zext_ln50_1" [d1.cpp:50]   --->   Operation 49 'mul' 'mul_ln50' <Predicate = (!icmp_ln44)> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln50, i1 0" [d1.cpp:50]   --->   Operation 50 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.77ns)   --->   "%tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 0, i64 0, i64 0, i64 %arr_5_load_1, i64 %arr_4_load_1, i64 %arr_3_load_1, i64 %arr_2_load_1, i64 %arr_1_load_1, i64 %arr_load_1, i4 %i_1" [d1.cpp:50]   --->   Operation 51 'mux' 'tmp_5' <Predicate = (!icmp_ln44)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.08ns)   --->   "%arr_6 = add i64 %shl_ln, i64 %tmp_5" [d1.cpp:50]   --->   Operation 52 'add' 'arr_6' <Predicate = (!icmp_ln44)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.74ns)   --->   "%switch_ln50 = switch i4 %i_1, void %arrayidx76.case.8, i4 3, void %for.inc78.split.arrayidx76.exit_crit_edge15, i4 4, void %arrayidx76.case.4, i4 5, void %arrayidx76.case.5, i4 6, void %arrayidx76.case.6, i4 7, void %for.inc78.split.arrayidx76.exit_crit_edge" [d1.cpp:50]   --->   Operation 53 'switch' 'switch_ln50' <Predicate = (!icmp_ln44)> <Delay = 0.74>
ST_2 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln50 = store i64 %arr_6, i64 %arr_1" [d1.cpp:50]   --->   Operation 54 'store' 'store_ln50' <Predicate = (!icmp_ln44 & i_1 == 7)> <Delay = 0.42>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx76.exit" [d1.cpp:50]   --->   Operation 55 'br' 'br_ln50' <Predicate = (!icmp_ln44 & i_1 == 7)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln50 = store i64 %arr_6, i64 %arr_2" [d1.cpp:50]   --->   Operation 56 'store' 'store_ln50' <Predicate = (!icmp_ln44 & i_1 == 6)> <Delay = 0.42>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx76.exit" [d1.cpp:50]   --->   Operation 57 'br' 'br_ln50' <Predicate = (!icmp_ln44 & i_1 == 6)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln50 = store i64 %arr_6, i64 %arr_3" [d1.cpp:50]   --->   Operation 58 'store' 'store_ln50' <Predicate = (!icmp_ln44 & i_1 == 5)> <Delay = 0.42>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx76.exit" [d1.cpp:50]   --->   Operation 59 'br' 'br_ln50' <Predicate = (!icmp_ln44 & i_1 == 5)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln50 = store i64 %arr_6, i64 %arr_4" [d1.cpp:50]   --->   Operation 60 'store' 'store_ln50' <Predicate = (!icmp_ln44 & i_1 == 4)> <Delay = 0.42>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx76.exit" [d1.cpp:50]   --->   Operation 61 'br' 'br_ln50' <Predicate = (!icmp_ln44 & i_1 == 4)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln50 = store i64 %arr_6, i64 %arr_5" [d1.cpp:50]   --->   Operation 62 'store' 'store_ln50' <Predicate = (!icmp_ln44 & i_1 == 3)> <Delay = 0.42>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx76.exit" [d1.cpp:50]   --->   Operation 63 'br' 'br_ln50' <Predicate = (!icmp_ln44 & i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln50 = store i64 %arr_6, i64 %arr" [d1.cpp:50]   --->   Operation 64 'store' 'store_ln50' <Predicate = (!icmp_ln44 & i_1 != 3 & i_1 != 4 & i_1 != 5 & i_1 != 6 & i_1 != 7)> <Delay = 0.42>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx76.exit" [d1.cpp:50]   --->   Operation 65 'br' 'br_ln50' <Predicate = (!icmp_ln44 & i_1 != 3 & i_1 != 4 & i_1 != 5 & i_1 != 6 & i_1 != 7)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.79ns)   --->   "%add_ln44 = add i4 %i_1, i4 1" [d1.cpp:44]   --->   Operation 66 'add' 'add_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln44 = store i4 %add_ln44, i4 %i" [d1.cpp:44]   --->   Operation 67 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.42>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc78" [d1.cpp:44]   --->   Operation 68 'br' 'br_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%arr_load = load i64 %arr"   --->   Operation 69 'load' 'arr_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%arr_1_load = load i64 %arr_1"   --->   Operation 70 'load' 'arr_1_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%arr_2_load = load i64 %arr_2"   --->   Operation 71 'load' 'arr_2_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%arr_3_load = load i64 %arr_3"   --->   Operation 72 'load' 'arr_3_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%arr_4_load = load i64 %arr_4"   --->   Operation 73 'load' 'arr_4_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%arr_5_load = load i64 %arr_5"   --->   Operation 74 'load' 'arr_5_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_27_out, i64 %arr_5_load"   --->   Operation 75 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_26_out, i64 %arr_4_load"   --->   Operation 76 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_25_out, i64 %arr_3_load"   --->   Operation 77 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_24_out, i64 %arr_2_load"   --->   Operation 78 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_23_out, i64 %arr_1_load"   --->   Operation 79 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_out, i64 %arr_load"   --->   Operation 80 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 81 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln50]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_27_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_26_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_25_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_24_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_23_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 011]
arr                    (alloca           ) [ 011]
arr_1                  (alloca           ) [ 011]
arr_2                  (alloca           ) [ 011]
arr_3                  (alloca           ) [ 011]
arr_4                  (alloca           ) [ 011]
arr_5                  (alloca           ) [ 011]
zext_ln50_read         (read             ) [ 000]
arg1_r_7_reload_read   (read             ) [ 011]
arg1_r_6_reload_read   (read             ) [ 011]
arg1_r_5_reload_read   (read             ) [ 011]
arg1_r_4_reload_read   (read             ) [ 011]
arg1_r_3_reload_read   (read             ) [ 011]
arg1_r_2_reload_read   (read             ) [ 011]
arr_1_reload_read      (read             ) [ 000]
arr_2_reload_read      (read             ) [ 000]
arr_3_reload_read      (read             ) [ 000]
arr_4_reload_read      (read             ) [ 000]
arr_5_reload_read      (read             ) [ 000]
arr_6_reload_read      (read             ) [ 000]
zext_ln50_cast         (zext             ) [ 011]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_1                    (load             ) [ 011]
icmp_ln44              (icmp             ) [ 011]
br_ln44                (br               ) [ 000]
arr_load_1             (load             ) [ 000]
arr_1_load_1           (load             ) [ 000]
arr_2_load_1           (load             ) [ 000]
arr_3_load_1           (load             ) [ 000]
arr_4_load_1           (load             ) [ 000]
arr_5_load_1           (load             ) [ 000]
specpipeline_ln46      (specpipeline     ) [ 000]
speclooptripcount_ln14 (speclooptripcount) [ 000]
specloopname_ln44      (specloopname     ) [ 000]
trunc_ln29             (trunc            ) [ 000]
sub_ln50               (sub              ) [ 000]
tmp_4                  (mux              ) [ 000]
zext_ln50_1            (zext             ) [ 000]
mul_ln50               (mul              ) [ 000]
shl_ln                 (bitconcatenate   ) [ 000]
tmp_5                  (mux              ) [ 000]
arr_6                  (add              ) [ 000]
switch_ln50            (switch           ) [ 000]
store_ln50             (store            ) [ 000]
br_ln50                (br               ) [ 000]
store_ln50             (store            ) [ 000]
br_ln50                (br               ) [ 000]
store_ln50             (store            ) [ 000]
br_ln50                (br               ) [ 000]
store_ln50             (store            ) [ 000]
br_ln50                (br               ) [ 000]
store_ln50             (store            ) [ 000]
br_ln50                (br               ) [ 000]
store_ln50             (store            ) [ 000]
br_ln50                (br               ) [ 000]
add_ln44               (add              ) [ 000]
store_ln44             (store            ) [ 000]
br_ln44                (br               ) [ 000]
arr_load               (load             ) [ 000]
arr_1_load             (load             ) [ 000]
arr_2_load             (load             ) [ 000]
arr_3_load             (load             ) [ 000]
arr_4_load             (load             ) [ 000]
arr_5_load             (load             ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_6_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_5_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_4_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr_3_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_3_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arr_2_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_2_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arr_1_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_2_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_3_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_4_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_4_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg1_r_5_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_5_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg1_r_6_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_6_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg1_r_7_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_7_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="zext_ln50">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arr_27_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_27_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arr_26_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_26_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="arr_25_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_25_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="arr_24_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_24_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="arr_23_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_23_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="arr_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.9i64.i4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="arr_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="arr_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="arr_2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="arr_3_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_3/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="arr_4_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_4/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="arr_5_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_5/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln50_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln50_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="arg1_r_7_reload_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_7_reload_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="arg1_r_6_reload_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_6_reload_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="arg1_r_5_reload_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_5_reload_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="arg1_r_4_reload_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_4_reload_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="arg1_r_3_reload_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_reload_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="arg1_r_2_reload_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_reload_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="arr_1_reload_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_1_reload_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="arr_2_reload_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_2_reload_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="arr_3_reload_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_3_reload_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="arr_4_reload_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_4_reload_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="arr_5_reload_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_5_reload_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="arr_6_reload_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_6_reload_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="write_ln0_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="0" index="2" bw="64" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="write_ln0_write_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="0"/>
<pin id="204" dir="0" index="2" bw="64" slack="0"/>
<pin id="205" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="write_ln0_write_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="0" index="2" bw="64" slack="0"/>
<pin id="212" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="write_ln0_write_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="0" slack="0"/>
<pin id="217" dir="0" index="1" bw="64" slack="0"/>
<pin id="218" dir="0" index="2" bw="64" slack="0"/>
<pin id="219" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="write_ln0_write_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="0" index="2" bw="64" slack="0"/>
<pin id="226" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="write_ln0_write_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="64" slack="0"/>
<pin id="232" dir="0" index="2" bw="64" slack="0"/>
<pin id="233" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="mul_ln50_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln50_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_cast/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln0_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln0_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="0" index="1" bw="64" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln0_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln0_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="0" index="1" bw="64" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln0_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln0_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln0_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="0"/>
<pin id="276" dir="0" index="1" bw="4" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="i_1_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="1"/>
<pin id="281" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln44_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="4" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="arr_load_1_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="1"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_load_1/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="arr_1_load_1_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="1"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_1_load_1/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="arr_2_load_1_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="1"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_2_load_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="arr_3_load_1_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="1"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_3_load_1/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="arr_4_load_1_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="1"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_load_1/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="arr_5_load_1_load_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="1"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_load_1/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln29_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sub_ln50_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="0"/>
<pin id="312" dir="0" index="1" bw="3" slack="0"/>
<pin id="313" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln50/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_4_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="0" index="3" bw="32" slack="1"/>
<pin id="321" dir="0" index="4" bw="32" slack="1"/>
<pin id="322" dir="0" index="5" bw="32" slack="1"/>
<pin id="323" dir="0" index="6" bw="32" slack="1"/>
<pin id="324" dir="0" index="7" bw="32" slack="1"/>
<pin id="325" dir="0" index="8" bw="32" slack="1"/>
<pin id="326" dir="0" index="9" bw="3" slack="0"/>
<pin id="327" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln50_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="shl_ln_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="0" index="1" bw="63" slack="0"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_5_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="0" index="3" bw="1" slack="0"/>
<pin id="350" dir="0" index="4" bw="64" slack="0"/>
<pin id="351" dir="0" index="5" bw="64" slack="0"/>
<pin id="352" dir="0" index="6" bw="64" slack="0"/>
<pin id="353" dir="0" index="7" bw="64" slack="0"/>
<pin id="354" dir="0" index="8" bw="64" slack="0"/>
<pin id="355" dir="0" index="9" bw="64" slack="0"/>
<pin id="356" dir="0" index="10" bw="4" slack="0"/>
<pin id="357" dir="1" index="11" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="arr_6_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="0"/>
<pin id="371" dir="0" index="1" bw="64" slack="0"/>
<pin id="372" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_6/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="store_ln50_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="0"/>
<pin id="377" dir="0" index="1" bw="64" slack="1"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln50_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="0"/>
<pin id="382" dir="0" index="1" bw="64" slack="1"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="store_ln50_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="0"/>
<pin id="387" dir="0" index="1" bw="64" slack="1"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln50_store_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="0"/>
<pin id="392" dir="0" index="1" bw="64" slack="1"/>
<pin id="393" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="store_ln50_store_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="64" slack="0"/>
<pin id="397" dir="0" index="1" bw="64" slack="1"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln50_store_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="0"/>
<pin id="402" dir="0" index="1" bw="64" slack="1"/>
<pin id="403" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln44_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln44_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="0" index="1" bw="4" slack="1"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="arr_load_load_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="1"/>
<pin id="418" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_load/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="arr_1_load_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="1"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_1_load/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="arr_2_load_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="1"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_2_load/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="arr_3_load_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="1"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_3_load/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="arr_4_load_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="64" slack="1"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_load/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="arr_5_load_load_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="1"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_load/2 "/>
</bind>
</comp>

<comp id="440" class="1005" name="i_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="0"/>
<pin id="442" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="447" class="1005" name="arr_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="0"/>
<pin id="449" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr "/>
</bind>
</comp>

<comp id="455" class="1005" name="arr_1_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="0"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_1 "/>
</bind>
</comp>

<comp id="463" class="1005" name="arr_2_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="0"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_2 "/>
</bind>
</comp>

<comp id="471" class="1005" name="arr_3_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="64" slack="0"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_3 "/>
</bind>
</comp>

<comp id="479" class="1005" name="arr_4_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="0"/>
<pin id="481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_4 "/>
</bind>
</comp>

<comp id="487" class="1005" name="arr_5_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_5 "/>
</bind>
</comp>

<comp id="495" class="1005" name="arg1_r_7_reload_read_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_7_reload_read "/>
</bind>
</comp>

<comp id="500" class="1005" name="arg1_r_6_reload_read_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_6_reload_read "/>
</bind>
</comp>

<comp id="505" class="1005" name="arg1_r_5_reload_read_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_5_reload_read "/>
</bind>
</comp>

<comp id="510" class="1005" name="arg1_r_4_reload_read_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_4_reload_read "/>
</bind>
</comp>

<comp id="515" class="1005" name="arg1_r_3_reload_read_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_3_reload_read "/>
</bind>
</comp>

<comp id="520" class="1005" name="arg1_r_2_reload_read_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_2_reload_read "/>
</bind>
</comp>

<comp id="525" class="1005" name="zext_ln50_cast_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="63" slack="1"/>
<pin id="527" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln50_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="38" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="38" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="38" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="38" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="38" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="38" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="40" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="40" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="40" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="42" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="86" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="86" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="86" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="86" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="86" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="34" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="86" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="243"><net_src comp="116" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="188" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="182" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="176" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="170" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="164" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="158" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="286"><net_src comp="279" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="46" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="309"><net_src comp="279" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="62" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="306" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="328"><net_src comp="64" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="329"><net_src comp="66" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="330"><net_src comp="66" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="331"><net_src comp="310" pin="2"/><net_sink comp="316" pin=9"/></net>

<net id="335"><net_src comp="316" pin="10"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="342"><net_src comp="68" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="236" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="70" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="358"><net_src comp="72" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="359"><net_src comp="74" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="360"><net_src comp="74" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="361"><net_src comp="74" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="362"><net_src comp="303" pin="1"/><net_sink comp="345" pin=4"/></net>

<net id="363"><net_src comp="300" pin="1"/><net_sink comp="345" pin=5"/></net>

<net id="364"><net_src comp="297" pin="1"/><net_sink comp="345" pin=6"/></net>

<net id="365"><net_src comp="294" pin="1"/><net_sink comp="345" pin=7"/></net>

<net id="366"><net_src comp="291" pin="1"/><net_sink comp="345" pin=8"/></net>

<net id="367"><net_src comp="288" pin="1"/><net_sink comp="345" pin=9"/></net>

<net id="368"><net_src comp="279" pin="1"/><net_sink comp="345" pin=10"/></net>

<net id="373"><net_src comp="337" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="345" pin="11"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="369" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="369" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="369" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="369" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="369" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="279" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="84" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="416" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="423"><net_src comp="420" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="427"><net_src comp="424" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="431"><net_src comp="428" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="435"><net_src comp="432" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="439"><net_src comp="436" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="443"><net_src comp="88" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="446"><net_src comp="440" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="450"><net_src comp="92" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="453"><net_src comp="447" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="454"><net_src comp="447" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="458"><net_src comp="96" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="461"><net_src comp="455" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="462"><net_src comp="455" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="466"><net_src comp="100" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="469"><net_src comp="463" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="470"><net_src comp="463" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="474"><net_src comp="104" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="477"><net_src comp="471" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="478"><net_src comp="471" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="482"><net_src comp="108" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="485"><net_src comp="479" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="486"><net_src comp="479" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="490"><net_src comp="112" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="493"><net_src comp="487" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="494"><net_src comp="487" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="498"><net_src comp="122" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="316" pin=8"/></net>

<net id="503"><net_src comp="128" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="316" pin=7"/></net>

<net id="508"><net_src comp="134" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="316" pin=6"/></net>

<net id="513"><net_src comp="140" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="316" pin=5"/></net>

<net id="518"><net_src comp="146" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="316" pin=4"/></net>

<net id="523"><net_src comp="152" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="316" pin=3"/></net>

<net id="528"><net_src comp="240" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="236" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_27_out | {2 }
	Port: arr_26_out | {2 }
	Port: arr_25_out | {2 }
	Port: arr_24_out | {2 }
	Port: arr_23_out | {2 }
	Port: arr_out | {2 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : arr_6_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : arr_5_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : arr_4_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : arr_3_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : arr_2_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : arr_1_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : arg1_r_2_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : arg1_r_3_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : arg1_r_4_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : arg1_r_5_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : arg1_r_6_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : arg1_r_7_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : zext_ln50 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln44 : 1
		br_ln44 : 2
		trunc_ln29 : 1
		sub_ln50 : 2
		tmp_4 : 3
		zext_ln50_1 : 4
		mul_ln50 : 5
		shl_ln : 6
		tmp_5 : 1
		arr_6 : 7
		switch_ln50 : 1
		store_ln50 : 8
		store_ln50 : 8
		store_ln50 : 8
		store_ln50 : 8
		store_ln50 : 8
		store_ln50 : 8
		add_ln44 : 1
		store_ln44 : 2
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|    mux   |           tmp_4_fu_316           |    0    |    0    |    43   |
|          |           tmp_5_fu_345           |    0    |    0    |    49   |
|----------|----------------------------------|---------|---------|---------|
|    add   |           arr_6_fu_369           |    0    |    0    |    71   |
|          |          add_ln44_fu_405         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |          mul_ln50_fu_236         |    4    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln44_fu_282         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|    sub   |          sub_ln50_fu_310         |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|          |    zext_ln50_read_read_fu_116    |    0    |    0    |    0    |
|          | arg1_r_7_reload_read_read_fu_122 |    0    |    0    |    0    |
|          | arg1_r_6_reload_read_read_fu_128 |    0    |    0    |    0    |
|          | arg1_r_5_reload_read_read_fu_134 |    0    |    0    |    0    |
|          | arg1_r_4_reload_read_read_fu_140 |    0    |    0    |    0    |
|          | arg1_r_3_reload_read_read_fu_146 |    0    |    0    |    0    |
|   read   | arg1_r_2_reload_read_read_fu_152 |    0    |    0    |    0    |
|          |   arr_1_reload_read_read_fu_158  |    0    |    0    |    0    |
|          |   arr_2_reload_read_read_fu_164  |    0    |    0    |    0    |
|          |   arr_3_reload_read_read_fu_170  |    0    |    0    |    0    |
|          |   arr_4_reload_read_read_fu_176  |    0    |    0    |    0    |
|          |   arr_5_reload_read_read_fu_182  |    0    |    0    |    0    |
|          |   arr_6_reload_read_read_fu_188  |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln0_write_fu_194      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_201      |    0    |    0    |    0    |
|   write  |      write_ln0_write_fu_208      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_215      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_222      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_229      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   zext   |       zext_ln50_cast_fu_240      |    0    |    0    |    0    |
|          |        zext_ln50_1_fu_332        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln29_fu_306        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|           shl_ln_fu_337          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    4    |    0    |   217   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|arg1_r_2_reload_read_reg_520|   32   |
|arg1_r_3_reload_read_reg_515|   32   |
|arg1_r_4_reload_read_reg_510|   32   |
|arg1_r_5_reload_read_reg_505|   32   |
|arg1_r_6_reload_read_reg_500|   32   |
|arg1_r_7_reload_read_reg_495|   32   |
|        arr_1_reg_455       |   64   |
|        arr_2_reg_463       |   64   |
|        arr_3_reg_471       |   64   |
|        arr_4_reg_479       |   64   |
|        arr_5_reg_487       |   64   |
|         arr_reg_447        |   64   |
|          i_reg_440         |    4   |
|   zext_ln50_cast_reg_525   |   63   |
+----------------------------+--------+
|            Total           |   643  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   217  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   643  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   643  |   217  |
+-----------+--------+--------+--------+
