{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 15:15:49 2024 " "Info: Processing started: Sat Mar 23 15:15:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off project1-plus -c project1-plus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project1-plus -c project1-plus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "project1-plus.bdf" "" { Schematic "D:/shanyuan/project1-plus/project1-plus.bdf" { { 152 80 248 168 "CP" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "counter:inst1\|inst " "Info: Detected ripple clock \"counter:inst1\|inst\" as buffer" {  } { { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 200 264 184 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst1\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:inst1\|inst1 " "Info: Detected ripple clock \"counter:inst1\|inst1\" as buffer" {  } { { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 376 440 184 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst1\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:inst1\|inst2 " "Info: Detected ripple clock \"counter:inst1\|inst2\" as buffer" {  } { { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 568 632 184 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst1\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:inst\|inst " "Info: Detected ripple clock \"counter:inst\|inst\" as buffer" {  } { { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 200 264 184 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:inst\|inst1 " "Info: Detected ripple clock \"counter:inst\|inst1\" as buffer" {  } { { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 376 440 184 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:inst\|inst2 " "Info: Detected ripple clock \"counter:inst\|inst2\" as buffer" {  } { { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 568 632 184 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:inst\|inst3 " "Info: Detected ripple clock \"counter:inst\|inst3\" as buffer" {  } { { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP register register counter:inst\|inst3 counter:inst\|inst3 340.02 MHz Internal " "Info: Clock \"CP\" Internal fmax is restricted to 340.02 MHz between source register \"counter:inst\|inst3\" and destination register \"counter:inst\|inst3\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Longest register register " "Info: + Longest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst\|inst3 1 REG LCFF_X28_Y10_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y10_N1; Fanout = 3; REG Node = 'counter:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst|inst3 } "NODE_NAME" } } { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns counter:inst\|inst3~2 2 COMB LCCOMB_X28_Y10_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X28_Y10_N0; Fanout = 1; COMB Node = 'counter:inst\|inst3~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { counter:inst|inst3 counter:inst|inst3~2 } "NODE_NAME" } } { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns counter:inst\|inst3 3 REG LCFF_X28_Y10_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X28_Y10_N1; Fanout = 3; REG Node = 'counter:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter:inst|inst3~2 counter:inst|inst3 } "NODE_NAME" } } { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { counter:inst|inst3 counter:inst|inst3~2 counter:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { counter:inst|inst3 {} counter:inst|inst3~2 {} counter:inst|inst3 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 8.457 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 8.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "project1-plus.bdf" "" { Schematic "D:/shanyuan/project1-plus/project1-plus.bdf" { { 152 80 248 168 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.970 ns) 2.985 ns counter:inst\|inst 2 REG LCFF_X31_Y10_N17 3 " "Info: 2: + IC(0.865 ns) + CELL(0.970 ns) = 2.985 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 3; REG Node = 'counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.835 ns" { CP counter:inst|inst } "NODE_NAME" } } { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 200 264 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.970 ns) 5.362 ns counter:inst\|inst1 3 REG LCFF_X26_Y10_N27 3 " "Info: 3: + IC(1.407 ns) + CELL(0.970 ns) = 5.362 ns; Loc. = LCFF_X26_Y10_N27; Fanout = 3; REG Node = 'counter:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.377 ns" { counter:inst|inst counter:inst|inst1 } "NODE_NAME" } } { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 376 440 184 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 6.725 ns counter:inst\|inst2 4 REG LCFF_X26_Y10_N17 3 " "Info: 4: + IC(0.393 ns) + CELL(0.970 ns) = 6.725 ns; Loc. = LCFF_X26_Y10_N17; Fanout = 3; REG Node = 'counter:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { counter:inst|inst1 counter:inst|inst2 } "NODE_NAME" } } { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 568 632 184 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.666 ns) 8.457 ns counter:inst\|inst3 5 REG LCFF_X28_Y10_N1 3 " "Info: 5: + IC(1.066 ns) + CELL(0.666 ns) = 8.457 ns; Loc. = LCFF_X28_Y10_N1; Fanout = 3; REG Node = 'counter:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.732 ns" { counter:inst|inst2 counter:inst|inst3 } "NODE_NAME" } } { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.726 ns ( 55.88 % ) " "Info: Total cell delay = 4.726 ns ( 55.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.731 ns ( 44.12 % ) " "Info: Total interconnect delay = 3.731 ns ( 44.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.457 ns" { CP counter:inst|inst counter:inst|inst1 counter:inst|inst2 counter:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.457 ns" { CP {} CP~combout {} counter:inst|inst {} counter:inst|inst1 {} counter:inst|inst2 {} counter:inst|inst3 {} } { 0.000ns 0.000ns 0.865ns 1.407ns 0.393ns 1.066ns } { 0.000ns 1.150ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 8.457 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 8.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "project1-plus.bdf" "" { Schematic "D:/shanyuan/project1-plus/project1-plus.bdf" { { 152 80 248 168 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.970 ns) 2.985 ns counter:inst\|inst 2 REG LCFF_X31_Y10_N17 3 " "Info: 2: + IC(0.865 ns) + CELL(0.970 ns) = 2.985 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 3; REG Node = 'counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.835 ns" { CP counter:inst|inst } "NODE_NAME" } } { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 200 264 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.970 ns) 5.362 ns counter:inst\|inst1 3 REG LCFF_X26_Y10_N27 3 " "Info: 3: + IC(1.407 ns) + CELL(0.970 ns) = 5.362 ns; Loc. = LCFF_X26_Y10_N27; Fanout = 3; REG Node = 'counter:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.377 ns" { counter:inst|inst counter:inst|inst1 } "NODE_NAME" } } { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 376 440 184 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 6.725 ns counter:inst\|inst2 4 REG LCFF_X26_Y10_N17 3 " "Info: 4: + IC(0.393 ns) + CELL(0.970 ns) = 6.725 ns; Loc. = LCFF_X26_Y10_N17; Fanout = 3; REG Node = 'counter:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { counter:inst|inst1 counter:inst|inst2 } "NODE_NAME" } } { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 568 632 184 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.666 ns) 8.457 ns counter:inst\|inst3 5 REG LCFF_X28_Y10_N1 3 " "Info: 5: + IC(1.066 ns) + CELL(0.666 ns) = 8.457 ns; Loc. = LCFF_X28_Y10_N1; Fanout = 3; REG Node = 'counter:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.732 ns" { counter:inst|inst2 counter:inst|inst3 } "NODE_NAME" } } { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.726 ns ( 55.88 % ) " "Info: Total cell delay = 4.726 ns ( 55.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.731 ns ( 44.12 % ) " "Info: Total interconnect delay = 3.731 ns ( 44.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.457 ns" { CP counter:inst|inst counter:inst|inst1 counter:inst|inst2 counter:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.457 ns" { CP {} CP~combout {} counter:inst|inst {} counter:inst|inst1 {} counter:inst|inst2 {} counter:inst|inst3 {} } { 0.000ns 0.000ns 0.865ns 1.407ns 0.393ns 1.066ns } { 0.000ns 1.150ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.457 ns" { CP counter:inst|inst counter:inst|inst1 counter:inst|inst2 counter:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.457 ns" { CP {} CP~combout {} counter:inst|inst {} counter:inst|inst1 {} counter:inst|inst2 {} counter:inst|inst3 {} } { 0.000ns 0.000ns 0.865ns 1.407ns 0.393ns 1.066ns } { 0.000ns 1.150ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { counter:inst|inst3 counter:inst|inst3~2 counter:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { counter:inst|inst3 {} counter:inst|inst3~2 {} counter:inst|inst3 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.457 ns" { CP counter:inst|inst counter:inst|inst1 counter:inst|inst2 counter:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.457 ns" { CP {} CP~combout {} counter:inst|inst {} counter:inst|inst1 {} counter:inst|inst2 {} counter:inst|inst3 {} } { 0.000ns 0.000ns 0.865ns 1.407ns 0.393ns 1.066ns } { 0.000ns 1.150ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { counter:inst|inst3 {} } {  } {  } "" } } { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP Q7 counter:inst1\|inst3 20.932 ns register " "Info: tco from clock \"CP\" to destination pin \"Q7\" through register \"counter:inst1\|inst3\" is 20.932 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 15.692 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 15.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "project1-plus.bdf" "" { Schematic "D:/shanyuan/project1-plus/project1-plus.bdf" { { 152 80 248 168 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.970 ns) 2.985 ns counter:inst\|inst 2 REG LCFF_X31_Y10_N17 3 " "Info: 2: + IC(0.865 ns) + CELL(0.970 ns) = 2.985 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 3; REG Node = 'counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.835 ns" { CP counter:inst|inst } "NODE_NAME" } } { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 200 264 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.970 ns) 5.362 ns counter:inst\|inst1 3 REG LCFF_X26_Y10_N27 3 " "Info: 3: + IC(1.407 ns) + CELL(0.970 ns) = 5.362 ns; Loc. = LCFF_X26_Y10_N27; Fanout = 3; REG Node = 'counter:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.377 ns" { counter:inst|inst counter:inst|inst1 } "NODE_NAME" } } { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 376 440 184 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 6.725 ns counter:inst\|inst2 4 REG LCFF_X26_Y10_N17 3 " "Info: 4: + IC(0.393 ns) + CELL(0.970 ns) = 6.725 ns; Loc. = LCFF_X26_Y10_N17; Fanout = 3; REG Node = 'counter:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { counter:inst|inst1 counter:inst|inst2 } "NODE_NAME" } } { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 568 632 184 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.970 ns) 8.761 ns counter:inst\|inst3 5 REG LCFF_X28_Y10_N1 3 " "Info: 5: + IC(1.066 ns) + CELL(0.970 ns) = 8.761 ns; Loc. = LCFF_X28_Y10_N1; Fanout = 3; REG Node = 'counter:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.036 ns" { counter:inst|inst2 counter:inst|inst3 } "NODE_NAME" } } { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.970 ns) 10.127 ns counter:inst1\|inst 6 REG LCFF_X28_Y10_N3 3 " "Info: 6: + IC(0.396 ns) + CELL(0.970 ns) = 10.127 ns; Loc. = LCFF_X28_Y10_N3; Fanout = 3; REG Node = 'counter:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { counter:inst|inst3 counter:inst1|inst } "NODE_NAME" } } { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 200 264 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.970 ns) 12.546 ns counter:inst1\|inst1 7 REG LCFF_X31_Y13_N27 3 " "Info: 7: + IC(1.449 ns) + CELL(0.970 ns) = 12.546 ns; Loc. = LCFF_X31_Y13_N27; Fanout = 3; REG Node = 'counter:inst1\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.419 ns" { counter:inst1|inst counter:inst1|inst1 } "NODE_NAME" } } { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 376 440 184 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 13.909 ns counter:inst1\|inst2 8 REG LCFF_X31_Y13_N9 3 " "Info: 8: + IC(0.393 ns) + CELL(0.970 ns) = 13.909 ns; Loc. = LCFF_X31_Y13_N9; Fanout = 3; REG Node = 'counter:inst1\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { counter:inst1|inst1 counter:inst1|inst2 } "NODE_NAME" } } { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 568 632 184 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.666 ns) 15.692 ns counter:inst1\|inst3 9 REG LCFF_X31_Y10_N19 2 " "Info: 9: + IC(1.117 ns) + CELL(0.666 ns) = 15.692 ns; Loc. = LCFF_X31_Y10_N19; Fanout = 2; REG Node = 'counter:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { counter:inst1|inst2 counter:inst1|inst3 } "NODE_NAME" } } { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.606 ns ( 54.84 % ) " "Info: Total cell delay = 8.606 ns ( 54.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.086 ns ( 45.16 % ) " "Info: Total interconnect delay = 7.086 ns ( 45.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.692 ns" { CP counter:inst|inst counter:inst|inst1 counter:inst|inst2 counter:inst|inst3 counter:inst1|inst counter:inst1|inst1 counter:inst1|inst2 counter:inst1|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.692 ns" { CP {} CP~combout {} counter:inst|inst {} counter:inst|inst1 {} counter:inst|inst2 {} counter:inst|inst3 {} counter:inst1|inst {} counter:inst1|inst1 {} counter:inst1|inst2 {} counter:inst1|inst3 {} } { 0.000ns 0.000ns 0.865ns 1.407ns 0.393ns 1.066ns 0.396ns 1.449ns 0.393ns 1.117ns } { 0.000ns 1.150ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.936 ns + Longest register pin " "Info: + Longest register to pin delay is 4.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst1\|inst3 1 REG LCFF_X31_Y10_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y10_N19; Fanout = 2; REG Node = 'counter:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst1|inst3 } "NODE_NAME" } } { "../../projects/counter.bdf" "" { Schematic "D:/projects/counter.bdf" { { 104 744 808 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(3.106 ns) 4.936 ns Q7 2 PIN PIN_150 0 " "Info: 2: + IC(1.830 ns) + CELL(3.106 ns) = 4.936 ns; Loc. = PIN_150; Fanout = 0; PIN Node = 'Q7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.936 ns" { counter:inst1|inst3 Q7 } "NODE_NAME" } } { "project1-plus.bdf" "" { Schematic "D:/shanyuan/project1-plus/project1-plus.bdf" { { 160 808 984 176 "Q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.106 ns ( 62.93 % ) " "Info: Total cell delay = 3.106 ns ( 62.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.830 ns ( 37.07 % ) " "Info: Total interconnect delay = 1.830 ns ( 37.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.936 ns" { counter:inst1|inst3 Q7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.936 ns" { counter:inst1|inst3 {} Q7 {} } { 0.000ns 1.830ns } { 0.000ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.692 ns" { CP counter:inst|inst counter:inst|inst1 counter:inst|inst2 counter:inst|inst3 counter:inst1|inst counter:inst1|inst1 counter:inst1|inst2 counter:inst1|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.692 ns" { CP {} CP~combout {} counter:inst|inst {} counter:inst|inst1 {} counter:inst|inst2 {} counter:inst|inst3 {} counter:inst1|inst {} counter:inst1|inst1 {} counter:inst1|inst2 {} counter:inst1|inst3 {} } { 0.000ns 0.000ns 0.865ns 1.407ns 0.393ns 1.066ns 0.396ns 1.449ns 0.393ns 1.117ns } { 0.000ns 1.150ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.936 ns" { counter:inst1|inst3 Q7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.936 ns" { counter:inst1|inst3 {} Q7 {} } { 0.000ns 1.830ns } { 0.000ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 15:15:49 2024 " "Info: Processing ended: Sat Mar 23 15:15:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
