0.7
2020.1
May 27 2020
20:09:33
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.sim/sim_1/synth/timing/xsim/Testbench_time_synth.v,1607958230,verilog,,C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Rx.v,,ACC;Control;Data_Memory;Datapath;Instruction_Decoder;PC;Program_Memory;RAM32X1S_HD16;RAM32X1S_HD17;RAM32X1S_HD18;RAM32X1S_HD19;RAM32X1S_HD20;RAM32X1S_HD21;RAM32X1S_HD22;RAM32X1S_HD23;RAM32X1S_HD24;RAM32X1S_HD25;RAM32X1S_HD26;RAM32X1S_HD27;RAM32X1S_HD28;RAM32X1S_HD29;RAM32X1S_HD30;RAM32X1S_UNIQ_BASE_;Sel_A;Sel_B;TOP;Tx;alu;baud_rate_gen;clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;glbl,,,../../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Rx.v,1607619907,verilog,,C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/baud_rate_gen_2.v,,Rx,,,../../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Testbench.v,1607905883,verilog,,,,Testbench,,,../../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/baud_rate_gen_2.v,1607552429,verilog,,C:/Users/augus/Documents/Git/tp3-arqui/TP3/TP3.srcs/sources_1/new/Testbench.v,,baud_rate_gen_2,,,../../../../../TP3.srcs/sources_1/ip/clk_wiz_0,,,,,
