net,length_um
clk,1747.71
_0215_,246.9
_0453_,240.78
_0917_,235.62
_0953_,229.39
_0708_,217.61
_0527_,216.92
_0570_,213.73
net26,206.89
_0701_,202.12
_0197_,194.18
_0544_,191.98
_0590_,186.88
_0935_,183.79
_0611_,179.68
net28,178.92
_0898_,178.7
_0271_,175.53
net27,170.18
_0515_,167.24
_0852_,163.92
net30,163
_0636_,162.8
_0236_,162.46
_0562_,160.25
_0196_,159.4
net21,153.44
_0549_,152.82
net22,150.04
_0723_,149.88
net34,149.26
net20,149.175
net32,148.66
net33,147.44
net19,146.69
_0255_,144.95
_0214_,144.5
_0505_,144.48
_0237_,140.98
_0881_,136.61
_0899_,134.94
_0526_,132.58
_0543_,132.18
_0518_,130.27
net23,128.66
net29,125.74
_0869_,123.1
_0550_,122.7
net31,120.52
_0581_,119.84
_0517_,119.06
_0452_,118.37
net15,117.9
_0720_,117.47
net24,117.34
_0257_,114.88
_0734_,114.56
_0952_,114.17
_0916_,113.92
_0521_,113.7
_0559_,112.7
_0241_,112.21
_0563_,107.4
_0244_,104.78
_0522_,103.21
net25,102.86
_0554_,94.48
_0851_,91.46
_0721_,83.64
net1,80.02
_0504_,79
_0356_,77.62
net18,76.64
_0555_,76.56
net17,75.46
net35,75.1
_0474_,73.98
_0589_,71.02
_0676_,69.6
_0880_,67.3
_0879_,67.28
_0501_,66.62
_0934_,62.475
_0601_,61.86
net11,61.7
_0752_,60.52
net8,58.9
_0240_,57.9
_0642_,57.7
net14,57.14
_0547_,54.44
net13,53.96
_0670_,52.52
_0803_,52.04
_0022_,49.465
_0540_,49.44
net12,47.7
Control_unit_module.IR\[7\],47.61
_0659_,47.18
net9,46.86
_0732_,45.14
_0810_,45.1
_0296_,44.64
_0239_,42.06
_0733_,41.62
_0789_,41.36
_0520_,41.26
net10,41.06
net3,39.2
_0578_,39.18
net2,39.06
_0764_,38.96
_0773_,38.92
_0875_,38.58
_0622_,36.88
net4,36.02
_0653_,35.42
_0624_,35.16
_0825_,34.04
_0489_,34
net16,33.88
_0485_,33.26
_0603_,32.4
_0628_,32.38
_0580_,31.36
ALU_16bit.aluout\[7\],31.3
_0243_,31.2
_0023_,31.065
_0831_,31.04
_0675_,30.88
_0318_,29.92
Control_unit_module.state\[1\],29.42
ALU_16bit.aluout\[0\],29.12
_0409_,28.78
net5,28.78
_0632_,28.74
_0848_,28.62
_0440_,28.4
_0832_,28.3
_0770_,28.22
_0483_,28.16
ALU_16bit.aluout\[5\],27.98
_0289_,27.9
_0538_,27.7
ALU_16bit.aluout\[8\],27.42
_0021_,27.385
_0625_,27.36
_0479_,27.13
_0672_,27.12
ALU_16bit.aluout\[6\],26.9
_0715_,26.78
_0502_,26.22
ALU_16bit.addsub.raout\[6\],26.06
_0472_,25.16
_0499_,24.98
ALU_16bit.addsub.raout\[10\],24.92
buswires[10],24.9
Control_unit_module.state\[0\],24.6
ALU_16bit.aluout\[2\],24.36
ALU_16bit.aluout\[1\],24.34
_0506_,24.34
_0558_,24.34
_0805_,23.8
ALU_16bit.aluout\[9\],23.54
_0621_,23.42
_0842_,23.42
ALU_16bit.addsub.raout\[12\],23.26
_0577_,23.22
_0746_,23.18
_0476_,23.04
_0480_,22.73
_0534_,22.2
_0772_,22.08
_0819_,22.06
ALU_16bit.addsub.raout\[2\],21.98
_0529_,21.94
_0792_,21.92
din[13],21.8
din[14],21.78
_0705_,21.7
_0847_,21.7
buswires[11],21.68
_0696_,21.48
ALU_16bit.addsub.raout\[9\],21.34
ALU_16bit.aluout\[12\],20.68
_0342_,20.52
ALU_16bit.aluout\[13\],20.32
Mux.r0\[15\],20.32
_0691_,20
buswires[12],19.84
_0844_,19.66
Control_unit_module.IR\[3\],19.65
ALU_16bit.addsub.raout\[4\],19.6
Mux.r6\[13\],19.4
_0374_,19.4
_0754_,19.38
Mux.r7\[12\],19.24
_0694_,18.94
net6,18.9
_0849_,18.88
din[15],18.88
Control_unit_module.IR\[1\],18.86
Mux.r6\[15\],18.68
_0561_,18.66
_0700_,18.62
din[12],18.58
_0651_,18.54
Control_unit_module.IR\[0\],18.52
ALU_16bit.aluout\[15\],18.46
_0262_,18.3
_0487_,18.26
_0826_,18.15
_0830_,18.12
Control_unit_module.IR\[2\],18
_0824_,17.8
ALU_16bit.addsub.raout\[11\],17.64
_0322_,17.42
_0278_,16.9
buswires[14],16.86
Mux.r2\[5\],16.82
buswires[13],16.78
_0391_,16.7
_0687_,16.56
_0629_,16.52
_0425_,16.46
_0334_,16.3
_0263_,16.28
_0531_,16.2
ALU_16bit.addsub.raout\[13\],16.18
_0401_,15.74
_0783_,15.72
_0809_,15.36
_0666_,15.1
_0290_,15.06
_0837_,15.04
Control_unit_module.IR\[6\],15.02
_0291_,14.98
_0320_,14.86
_0897_,14.86
_0640_,14.82
_0644_,14.76
_0718_,14.74
_0242_,14.7
_0814_,14.7
_0639_,14.58
_0416_,14.56
_0637_,14.46
_0799_,14.46
Mux.r0\[11\],14.22
Mux.r3\[8\],14.22
_0680_,14.14
_0576_,14.12
Mux.r6\[14\],14.06
Control_unit_module.IR\[4\],14.02
ALU_16bit.addsub.raout\[7\],14
Mux.r0\[6\],14
ALU_16bit.addsub.raout\[3\],13.92
Mux.r2\[14\],13.88
_0729_,13.88
_0542_,13.86
_0736_,13.86
_0383_,13.84
_0473_,13.84
_0344_,13.66
_0376_,13.64
_0820_,13.64
_0477_,13.56
_0710_,13.56
Mux.r0\[4\],13.48
_0594_,13.48
_0697_,13.42
_0380_,13.34
_0395_,13.28
Mux.r4\[5\],13.06
_0329_,13.04
_0566_,13.04
ALU_16bit.addsub.raout\[0\],12.84
_0160_,12.805
_0541_,12.8
_0645_,12.76
_0693_,12.74
_0158_,12.665
_0512_,12.64
_0617_,12.62
Mux.r3\[0\],12.595
Mux.r1\[15\],12.56
_0503_,12.26
_0650_,12.18
_0607_,12.14
_0492_,12.06
ALU_16bit.addsub.raout\[5\],11.96
Mux.r3\[11\],11.92
_0332_,11.92
_0407_,11.84
_0298_,11.74
_0433_,11.72
_0341_,11.68
_0355_,11.62
buswires[1],11.6
buswires[6],11.6
_0348_,11.58
_0630_,11.44
_0308_,11.42
_0159_,11.405
_0791_,11.36
buswires[15],11.34
_0315_,11.26
_0661_,11.26
ALU_16bit.addsub.raout\[8\],11.2
Mux.r0\[3\],11.2
_0265_,11.2
_0606_,11.2
_0557_,11.18
Mux.r6\[12\],11.1
_0404_,11.08
Mux.r7\[14\],11.05
Mux.r4\[9\],11.04
Mux.r5\[12\],11
Mux.r5\[15\],10.96
Mux.r1\[13\],10.92
_0295_,10.92
_0497_,10.92
_0763_,10.82
Mux.r4\[6\],10.74
Mux.r1\[10\],10.68
_0444_,10.66
net7,10.66
_0740_,10.64
_0471_,10.52
ALU_16bit.addsub.raout\[1\],10.5
_0719_,10.5
_0744_,10.44
_0804_,10.44
_0333_,10.42
_0417_,10.42
_0586_,10.4
_0681_,10.4
_0234_,10.38
Mux.r5\[9\],10.34
_0319_,10.31
_0627_,10.3
_0246_,10.23
Mux.r7\[15\],10.16
_0451_,10.16
Mux.r5\[10\],10.08
_0306_,10.08
_0336_,10.08
_0412_,10.06
Mux.r2\[7\],10.04
Mux.r1\[14\],9.86
Mux.r7\[3\],9.86
_0568_,9.86
Mux.r3\[15\],9.84
Mux.r2\[15\],9.82
_0282_,9.8
Mux.r0\[1\],9.78
_0652_,9.72
Mux.r0\[14\],9.7
Mux.r7\[5\],9.7
_0248_,9.7
din[6],9.64
din[7],9.64
resetn,9.64
run,9.64
Mux.r4\[8\],9.62
Mux.r3\[2\],9.6
_0548_,9.58
Mux.r5\[14\],9.56
_0346_,9.54
_0339_,9.52
_0366_,9.5
_0758_,9.5
_0807_,9.5
_0381_,9.49
_0841_,9.48
Mux.r3\[12\],9.36
Mux.r4\[1\],9.36
Mux.r7\[4\],9.36
_0588_,9.36
buswires[5],9.3
done,9.3
_0314_,9.26
_0796_,9.26
_0151_,9.205
_0016_,9.185
_0285_,9.18
_0371_,9.14
Mux.r6\[8\],9.12
Mux.r1\[11\],9.06
Mux.r2\[9\],9.06
_0386_,9.06
_0766_,8.94
Mux.r2\[10\],8.92
Mux.r3\[9\],8.92
Mux.r3\[14\],8.9
_0450_,8.9
_0913_,8.9
_0145_,8.845
buswires[4],8.84
_0361_,8.82
Mux.r0\[2\],8.78
din[1],8.72
din[4],8.72
Mux.r4\[7\],8.7
_0605_,8.66
_0845_,8.62
Mux.r6\[11\],8.58
Mux.r0\[10\],8.56
_0801_,8.56
_0798_,8.52
_0354_,8.5
_0513_,8.48
_0658_,8.48
_0808_,8.48
Mux.r4\[15\],8.46
_0643_,8.44
net72,8.44
_0358_,8.42
_0387_,8.38
Mux.r2\[3\],8.36
_0777_,8.36
_0674_,8.32
_0795_,8.32
_0812_,8.28
Mux.r6\[6\],8.26
_0794_,8.26
Mux.r4\[13\],8.2
ALU_16bit.aluout\[4\],8.14
Mux.r5\[3\],8.14
_0546_,8.14
_0300_,8.12
_0775_,8.12
Mux.r0\[5\],8.1
_0923_,8.1
_0511_,8.04
_0716_,8.04
Mux.r1\[8\],8.02
_0276_,8.02
_0597_,8.02
_0668_,8.02
_0532_,7.98
_0836_,7.96
_0771_,7.94
_0741_,7.92
_0288_,7.9
_0400_,7.88
Mux.r2\[6\],7.86
Mux.r5\[1\],7.86
_0435_,7.86
_0212_,7.84
Mux.r1\[5\],7.8
Mux.r2\[2\],7.78
Mux.r5\[13\],7.78
_0277_,7.78
_0422_,7.78
_0028_,7.745
Mux.r1\[2\],7.74
Mux.r7\[9\],7.74
_0299_,7.7
ALU_16bit.addsub.raout\[14\],7.68
ALU_16bit.addsub.raout\[15\],7.68
_0415_,7.68
_0761_,7.68
_0954_,7.68
Mux.r6\[4\],7.66
_0902_,7.66
_0188_,7.64
_0378_,7.64
_0654_,7.64
_0500_,7.56
Mux.r6\[5\],7.54
_0311_,7.52
_0424_,7.52
_0535_,7.48
Mux.r4\[11\],7.44
_0530_,7.42
_0323_,7.4
_0152_,7.385
buswires[7],7.35
_0274_,7.34
_0362_,7.34
_0443_,7.34
_0245_,7.22
_0688_,7.22
_0931_,7.22
Mux.r1\[0\],7.2
_0695_,7.2
Mux.r4\[4\],7.18
_0247_,7.18
_0665_,7.18
_0026_,7.165
_0097_,7.165
_0140_,7.145
Mux.r4\[10\],7.12
_0261_,7.12
_0273_,7.12
_0509_,7.12
_0648_,7.12
_0704_,7.12
Mux.r2\[0\],7.1
_0840_,7.1
_0910_,7.1
net96,7.1
_0776_,7.08
_0235_,7.06
_0200_,7.04
_0303_,7
_0817_,7
_0750_,6.98
_0903_,6.98
_0583_,6.94
Mux.r6\[7\],6.86
_0406_,6.86
_0031_,6.825
din[10],6.77
Mux.r7\[8\],6.76
_0218_,6.76
_0858_,6.76
_0906_,6.76
net75,6.76
net98,6.76
Mux.r1\[3\],6.74
Mux.r3\[5\],6.74
Mux.r6\[9\],6.74
_0252_,6.74
_0470_,6.74
Control_unit_module.IR\[8\],6.72
_0217_,6.72
_0238_,6.72
_0117_,6.685
Mux.r6\[2\],6.66
Mux.r3\[4\],6.64
_0203_,6.64
_0454_,6.64
_0494_,6.64
_0907_,6.64
_0911_,6.64
_0937_,6.64
Mux.r1\[12\],6.62
_0525_,6.62
_0350_,6.6
_0402_,6.6
_0932_,6.6
_0951_,6.6
_0229_,6.58
Mux.r7\[10\],6.52
_0823_,6.52
din[11],6.43
din[3],6.43
Mux.r4\[14\],6.4
net88,6.4
Mux.r3\[6\],6.38
_0778_,6.38
net63,6.38
_0127_,6.365
_0139_,6.345
_0551_,6.32
Mux.r0\[9\],6.3
Mux.r6\[10\],6.3
_0180_,6.3
_0457_,6.3
_0872_,6.3
Mux.r0\[0\],6.28
Mux.r7\[11\],6.28
_0411_,6.28
_0821_,6.28
_0221_,6.26
_0228_,6.26
_0677_,6.26
_0800_,6.26
net65,6.26
buswires[2],6.21
buswires[3],6.21
buswires[8],6.21
Mux.r1\[9\],6.2
_0266_,6.2
_0392_,6.2
Mux.r2\[1\],6.18
Mux.r5\[7\],6.18
_0283_,6.18
_0638_,6.18
_0769_,6.18
_0893_,6.18
_0909_,6.18
_0377_,6.16
Mux.r2\[13\],6.14
_0267_,6.14
_0448_,6.14
_0464_,6.14
_0835_,6.14
_0926_,6.14
_0279_,6.06
_0905_,6.06
Mux.r5\[6\],5.96
Mux.r1\[4\],5.94
Mux.r7\[0\],5.94
_0364_,5.94
buswires[0],5.87
ALU_16bit.aluout\[3\],5.86
Mux.r3\[1\],5.86
_0259_,5.86
_0340_,5.86
_0421_,5.86
_0432_,5.86
Mux.r0\[7\],5.84
Mux.r2\[11\],5.84
Mux.r2\[12\],5.84
Mux.r5\[2\],5.84
_0219_,5.84
_0481_,5.84
_0713_,5.84
net57,5.84
Mux.r4\[12\],5.8
Mux.r6\[1\],5.8
_0465_,5.8
_0914_,5.8
net73,5.8
net80,5.8
_0122_,5.765
Mux.r6\[0\],5.74
_0216_,5.72
_0260_,5.72
_0714_,5.72
_0717_,5.72
_0871_,5.72
_0956_,5.72
_0232_,5.7
_0224_,5.68
_0403_,5.68
_0456_,5.68
_0575_,5.68
_0599_,5.68
_0745_,5.68
_0865_,5.68
_0868_,5.68
_0929_,5.68
net90,5.68
_0012_,5.645
_0413_,5.62
_0757_,5.62
Mux.r0\[13\],5.6
Mux.r7\[13\],5.6
_0802_,5.56
_0060_,5.545
buswires[9],5.53
Mux.r1\[6\],5.48
_0446_,5.48
net83,5.44
_0516_,5.4
_0780_,5.4
Mux.r7\[6\],5.38
_0498_,5.38
_0507_,5.38
_0838_,5.38
_0876_,5.38
_0877_,5.38
_0930_,5.38
_0950_,5.38
net56,5.38
net66,5.38
net68,5.38
net93,5.38
_0347_,5.36
_0418_,5.34
_0467_,5.34
_0592_,5.34
_0724_,5.34
_0890_,5.34
_0895_,5.34
_0919_,5.34
net91,5.34
net94,5.34
Mux.r5\[4\],5.28
_0310_,5.28
_0585_,5.28
Mux.r6\[3\],5.26
_0297_,5.26
_0469_,5.26
_0633_,5.26
_0726_,5.26
_0918_,5.26
_0945_,5.26
net69,5.26
_0204_,5.22
_0222_,5.22
_0468_,5.22
_0618_,5.22
_0739_,5.22
_0861_,5.22
_0863_,5.22
_0901_,5.22
_0927_,5.22
_0933_,5.22
_0560_,5.19
_0173_,5.185
_0155_,5.16
_0372_,5.16
Mux.r1\[7\],5.14
_0552_,5.14
net50,5.14
net87,5.12
_0042_,5.065
_0779_,5.06
net61,5.04
Mux.r4\[3\],5.02
_0449_,5.02
Mux.r0\[12\],4.94
_0612_,4.94
Mux.r1\[1\],4.92
Mux.r5\[11\],4.92
_0207_,4.92
_0231_,4.92
_0335_,4.92
_0460_,4.92
_0635_,4.92
_0797_,4.92
_0015_,4.895
_0226_,4.88
_0461_,4.88
_0466_,4.88
_0573_,4.88
_0657_,4.88
_0924_,4.88
_0943_,4.88
_0944_,4.88
_0129_,4.845
_0172_,4.845
_0205_,4.82
_0584_,4.82
Mux.r7\[7\],4.8
_0202_,4.8
_0613_,4.8
_0781_,4.8
_0894_,4.8
_0947_,4.8
_0193_,4.76
_0194_,4.76
_0198_,4.76
_0201_,4.76
_0678_,4.76
_0684_,4.76
_0782_,4.76
_0862_,4.76
_0889_,4.76
_0912_,4.76
_0946_,4.76
_0949_,4.76
din[2],4.73
_0070_,4.725
_0423_,4.7
Mux.r0\[8\],4.68
net89,4.66
_0873_,4.6
Mux.r5\[0\],4.58
_0846_,4.56
_0727_,4.54
_0120_,4.505
_0153_,4.505
_0689_,4.5
Mux.r3\[10\],4.48
Mux.r3\[13\],4.48
_0596_,4.48
_0747_,4.48
Mux.r7\[2\],4.46
_0251_,4.46
_0458_,4.46
_0920_,4.46
_0936_,4.46
net60,4.46
net77,4.46
net84,4.46
_0143_,4.425
_0191_,4.42
_0223_,4.42
_0225_,4.42
_0227_,4.42
_0855_,4.42
_0859_,4.42
_0864_,4.42
_0870_,4.42
_0900_,4.42
_0925_,4.42
_0941_,4.42
net53,4.42
din[0],4.39
din[5],4.39
din[8],4.39
din[9],4.39
_0144_,4.385
_0885_,4.36
_0326_,4.34
_0397_,4.34
_0441_,4.34
_0711_,4.34
_0790_,4.34
_0874_,4.34
net82,4.34
_0121_,4.265
_0101_,4.24
_0369_,4.24
net47,4.24
net51,4.24
net70,4.24
net92,4.24
_0345_,4.22
_0367_,4.22
_0390_,4.22
_0147_,4.165
_0148_,4.165
Mux.r7\[1\],4.1
_0399_,4.1
_0032_,4.065
Mux.r4\[2\],4.02
Mux.r5\[8\],4.02
_0051_,4.02
_0272_,4.02
_0324_,4.02
_0609_,4.02
Mux.r2\[8\],4
_0211_,4
_0709_,4
net38,4
net78,4
_0286_,3.98
_0738_,3.98
_0006_,3.965
_0258_,3.9
_0428_,3.9
_0455_,3.9
Mux.r3\[7\],3.88
Mux.r5\[5\],3.88
_0388_,3.88
_0419_,3.88
_0447_,3.88
_0565_,3.88
_0662_,3.88
_0854_,3.88
_0382_,3.82
_0008_,3.805
_0119_,3.805
_0136_,3.805
Mux.r4\[0\],3.78
_0264_,3.78
_0294_,3.78
_0815_,3.78
net59,3.78
_0213_,3.76
_0250_,3.76
_0834_,3.76
net64,3.74
_0061_,3.705
_0116_,3.705
_0157_,3.705
Mux.r3\[3\],3.66
_0249_,3.64
_0357_,3.64
_0850_,3.64
_0084_,3.56
_0275_,3.56
_0281_,3.56
_0363_,3.56
_0375_,3.56
_0389_,3.56
_0767_,3.54
_0948_,3.54
net44,3.54
_0755_,3.52
_0806_,3.52
_0090_,3.515
_0007_,3.505
_0161_,3.505
_0887_,3.44
_0922_,3.44
_0343_,3.42
_0385_,3.42
_0396_,3.42
_0591_,3.42
_0615_,3.42
_0685_,3.42
_0722_,3.42
_0784_,3.42
_0041_,3.415
_0037_,3.405
_0055_,3.345
_0088_,3.345
_0113_,3.345
_0103_,3.34
_0410_,3.32
net62,3.32
net67,3.32
net97,3.32
_0128_,3.295
_0105_,3.225
_0843_,3.22
net45,3.22
net76,3.22
_0030_,3.175
_0010_,3.145
_0556_,3.1
_0646_,3.1
_0828_,3.1
_0536_,3.08
_0698_,3.08
_0699_,3.08
_0759_,3.08
_0827_,3.08
_0857_,3.08
_0891_,3.08
_0076_,3.005
_0189_,2.98
_0514_,2.98
_0737_,2.98
_0939_,2.98
_0192_,2.96
_0199_,2.96
_0313_,2.96
_0508_,2.96
_0533_,2.96
_0749_,2.96
_0762_,2.96
_0822_,2.96
_0856_,2.96
_0878_,2.96
_0908_,2.96
_0921_,2.96
_0938_,2.96
_0062_,2.945
_0074_,2.885
_0107_,2.885
_0059_,2.88
_0077_,2.88
_0156_,2.86
_0829_,2.86
net49,2.86
net54,2.86
Mux.r2\[4\],2.84
_0083_,2.835
_0150_,2.785
_0174_,2.785
_0280_,2.76
_0365_,2.76
_0431_,2.76
net99,2.76
_0068_,2.715
_0069_,2.715
_0085_,2.715
_0095_,2.715
_0109_,2.715
_0118_,2.715
_0163_,2.715
_0171_,2.715
_0036_,2.705
_0087_,2.705
_0256_,2.64
_0287_,2.64
_0317_,2.64
_0398_,2.64
_0787_,2.64
_0233_,2.62
_0430_,2.62
_0434_,2.62
_0436_,2.62
_0486_,2.62
_0690_,2.62
_0702_,2.62
_0742_,2.62
_0753_,2.62
_0883_,2.62
_0892_,2.62
_0056_,2.595
_0104_,2.595
_0110_,2.595
_0162_,2.585
_0495_,2.55
_0047_,2.545
_0050_,2.545
_0053_,2.545
_0054_,2.545
_0067_,2.545
_0073_,2.545
_0081_,2.545
_0100_,2.545
_0106_,2.545
_0114_,2.545
_0164_,2.545
_0165_,2.545
_0040_,2.52
_0206_,2.52
_0373_,2.52
_0408_,2.52
_0475_,2.52
_0491_,2.52
_0519_,2.52
_0537_,2.52
_0582_,2.52
_0619_,2.52
_0725_,2.52
_0756_,2.52
_0896_,2.52
_0955_,2.52
_0208_,2.5
_0302_,2.5
_0305_,2.5
_0307_,2.5
_0384_,2.5
_0438_,2.5
_0482_,2.5
_0569_,2.5
_0572_,2.5
_0600_,2.5
_0663_,2.5
_0683_,2.5
_0703_,2.5
_0731_,2.5
_0774_,2.5
_0024_,2.485
_0071_,2.485
_0112_,2.485
_0001_,2.42
_0019_,2.42
_0038_,2.42
_0169_,2.42
_0178_,2.42
_0359_,2.4
_0253_,2.38
_0033_,2.375
_0065_,2.375
_0102_,2.375
_0130_,2.375
_0135_,2.375
_0166_,2.375
_0175_,2.375
_0000_,2.325
_0011_,2.325
_0013_,2.325
_0126_,2.325
_0141_,2.325
_0309_,2.3
_0785_,2.3
net40,2.3
net81,2.3
_0009_,2.255
_0131_,2.255
_0177_,2.255
_0268_,2.18
_0327_,2.18
_0330_,2.18
_0414_,2.18
_0437_,2.18
_0493_,2.18
_0593_,2.18
_0655_,2.18
_0686_,2.18
_0793_,2.18
Control_unit_module.IR\[5\],2.16
_0220_,2.16
_0488_,2.16
_0523_,2.16
_0608_,2.16
_0634_,2.16
_0706_,2.16
_0811_,2.16
_0886_,2.16
_0960_,2.16
_0017_,2.125
_0027_,2.125
_0079_,2.125
_0029_,2.085
_0034_,2.085
_0044_,2.085
_0094_,2.085
_0096_,2.085
_0098_,2.085
_0154_,2.085
_0168_,2.085
_0057_,2.06
_0190_,2.06
_0462_,2.06
_0496_,2.06
_0528_,2.06
_0553_,2.06
_0571_,2.06
_0598_,2.06
_0679_,2.06
_0743_,2.06
_0853_,2.06
_0940_,2.06
_0942_,2.06
_0254_,2.04
_0269_,2.04
_0325_,2.04
_0579_,2.04
_0620_,2.04
_0647_,2.04
_0667_,2.04
_0712_,2.04
_0003_,2.025
_0004_,2.025
_0005_,2.025
_0039_,2.025
_0048_,2.025
_0052_,2.025
_0072_,2.025
_0075_,2.025
_0086_,2.025
_0089_,2.025
_0091_,2.025
_0093_,2.025
_0111_,2.025
_0123_,2.025
_0138_,2.025
_0167_,2.025
net55,1.94
net86,1.94
_0064_,1.915
_0066_,1.915
_0080_,1.915
_0082_,1.915
_0099_,1.915
_0146_,1.915
_0014_,1.865
_0018_,1.865
_0020_,1.865
_0025_,1.865
_0035_,1.865
_0045_,1.865
_0046_,1.865
_0058_,1.865
_0063_,1.865
_0108_,1.865
_0132_,1.865
_0137_,1.865
_0379_,1.84
net46,1.84
net52,1.84
net71,1.84
net74,1.84
net79,1.84
net95,1.84
_0328_,1.82
_0331_,1.82
ALU_16bit.aluout\[10\],1.72
_0304_,1.72
_0405_,1.72
_0510_,1.72
_0641_,1.72
_0730_,1.72
_0181_,1.7
_0183_,1.7
_0185_,1.7
_0292_,1.7
_0368_,1.7
_0439_,1.7
_0490_,1.7
_0610_,1.7
_0626_,1.7
_0664_,1.7
_0671_,1.7
_0839_,1.7
_0142_,1.685
_0149_,1.685
_0210_,1.6
_0230_,1.6
_0270_,1.6
_0574_,1.6
_0616_,1.6
_0656_,1.6
_0958_,1.6
_0959_,1.6
_0002_,1.575
_0043_,1.575
_0078_,1.575
_0133_,1.575
_0170_,1.575
_0209_,1.48
_0426_,1.48
net85,1.48
_0049_,1.405
_0092_,1.405
_0115_,1.405
_0124_,1.405
_0125_,1.405
_0134_,1.405
_0176_,1.405
_0284_,1.38
_0301_,1.38
_0353_,1.38
_0728_,1.38
net43,1.38
_0442_,1.36
_0813_,1.36
_0293_,1.26
_0312_,1.26
_0316_,1.26
_0349_,1.26
_0351_,1.26
_0352_,1.26
_0393_,1.26
_0427_,1.26
_0429_,1.26
_0445_,1.26
_0478_,1.26
_0484_,1.26
_0524_,1.26
_0539_,1.26
_0614_,1.26
_0669_,1.26
_0751_,1.26
_0765_,1.26
_0788_,1.26
ALU_16bit.aluout\[11\],1.14
_0179_,1.14
_0182_,1.14
_0184_,1.14
_0186_,1.14
_0187_,1.14
_0195_,1.14
_0360_,1.14
_0370_,1.14
_0459_,1.14
_0463_,1.14
_0564_,1.14
_0567_,1.14
_0587_,1.14
_0595_,1.14
_0604_,1.14
_0673_,1.14
_0860_,1.14
_0866_,1.14
_0867_,1.14
_0882_,1.14
_0884_,1.14
_0888_,1.14
_0904_,1.14
_0915_,1.14
_0928_,1.14
_0957_,1.14
_0321_,1.02
net48,1.02
_0338_,0.92
_0420_,0.92
_0631_,0.92
_0748_,0.92
_0760_,0.92
_0816_,0.92
ALU_16bit.aluout\[14\],0.8
_0394_,0.8
_0660_,0.8
_0682_,0.8
_0707_,0.8
_0786_,0.8
_0337_,0.46
_0545_,0.46
_0602_,0.46
_0623_,0.46
_0649_,0.46
_0692_,0.46
_0735_,0.46
_0768_,0.46
_0818_,0.46
_0833_,0.46
net36,0.46
net37,0.46
net39,0.46
net41,0.46
net42,0.46
net58,0.46
