*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/harshraj/EE/Courses/CS683/PA2-race-of-the-prefetcher/traces/bc-0.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream Prefetcher  4 16
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 3203439 heartbeat IPC: 3.12165 cumulative IPC: 3.12165 (Simulation time: 0 hr 0 min 49 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5712264 heartbeat IPC: 3.98593 cumulative IPC: 3.50124 (Simulation time: 0 hr 1 min 22 sec) 

Warmup complete CPU 0 instructions: 25000003 cycles: 6963697 (Simulation time: 0 hr 1 min 37 sec) 

Heartbeat CPU 0 instructions: 30000001 cycles: 45532061 heartbeat IPC: 0.251131 cumulative IPC: 0.12964 (Simulation time: 0 hr 2 min 29 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 124592976 heartbeat IPC: 0.126485 cumulative IPC: 0.127519 (Simulation time: 0 hr 4 min 21 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 203693746 heartbeat IPC: 0.126421 cumulative IPC: 0.127078 (Simulation time: 0 hr 5 min 48 sec) 
Finished CPU 0 instructions: 25000004 cycles: 196730050 cumulative IPC: 0.127078 (Simulation time: 0 hr 5 min 48 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.127078 instructions: 25000004 cycles: 196730050
cpu0_DTLB TOTAL     ACCESS:    5782853  HIT:    5049071  MISS:     733782
cpu0_DTLB LOAD      ACCESS:    4555292  HIT:    4077316  MISS:     477976
cpu0_DTLB RFO       ACCESS:    1227561  HIT:     971755  MISS:     255806
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.8675 cycles
cpu0_ITLB TOTAL     ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I LOAD      ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     733782  HIT:     397124  MISS:     336658
cpu0_STLB LOAD      ACCESS:     477976  HIT:     310196  MISS:     167780
cpu0_STLB RFO       ACCESS:     255806  HIT:      86928  MISS:     168878
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 10.4241 cycles
cpu0_L1D TOTAL     ACCESS:    6851043  HIT:    4764348  MISS:    2086695
cpu0_L1D LOAD      ACCESS:    5224513  HIT:    3150244  MISS:    2074269
cpu0_L1D RFO       ACCESS:    1299443  HIT:    1288411  MISS:      11032
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     327087  HIT:     325693  MISS:       1394
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 181.687 cycles
cpu0_L2C TOTAL     ACCESS:    4302199  HIT:    1963797  MISS:    2338402
cpu0_L2C LOAD      ACCESS:    2074269  HIT:     186234  MISS:    1888035
cpu0_L2C RFO       ACCESS:      11032  HIT:         89  MISS:      10943
cpu0_L2C PREFETCH  ACCESS:    1566684  HIT:    1127326  MISS:     439358
cpu0_L2C WRITEBACK ACCESS:     648820  HIT:     648803  MISS:         17
cpu0_L2C TRANSLATION ACCESS:       1394  HIT:       1345  MISS:         49
cpu0_L2C PREFETCH  REQUESTED:    1855029  ISSUED:    1626193  USEFUL:     247397  USELESS:     192167
cpu0_L2C AVERAGE MISS LATENCY: 183.91 cycles
LLC TOTAL     ACCESS:    2975816  HIT:    1450744  MISS:    1525072
LLC LOAD      ACCESS:    1888035  HIT:     570569  MISS:    1317466
LLC RFO       ACCESS:      10943  HIT:        445  MISS:      10498
LLC PREFETCH  ACCESS:     439659  HIT:     242637  MISS:     197022
LLC WRITEBACK ACCESS:     637130  HIT:     637080  MISS:         50
LLC TRANSLATION ACCESS:         49  HIT:         13  MISS:         36
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 249.919 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      62890  ROW_BUFFER_MISS:    1461475
 DBUS AVG_CONGESTED_CYCLE:    3.95726
 WQ ROW_BUFFER_HIT:       1000  ROW_BUFFER_MISS:     558239  FULL:          0


CPU 0 Branch Prediction Accuracy: 81.1279% MPKI: 35.6282 Average ROB Occupancy at Mispredict: 21.6476
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 35.6282
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
