-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
-- Date        : Wed Aug  2 22:04:40 2023
-- Host        : ljsch-IdeaPad-3-15IML05 running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -mode funcsim -nolib -force -file
--               /home/ljsch/project_2/project_2.sim/sim_1/synth/func/xsim/tb_func_synth.vhd
-- Design      : design_1_wrapper
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_bindec : entity is "bindec";
end design_1_top_level_0_0_bindec;

architecture STRUCTURE of design_1_top_level_0_0_bindec is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ena,
      I1 => addra(2),
      I2 => addra(0),
      I3 => addra(1),
      O => ena_array(4)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => ena,
      I1 => addra(2),
      I2 => addra(0),
      I3 => addra(1),
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => addra(1),
      I3 => addra(2),
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addra(1),
      I1 => ena,
      I2 => addra(0),
      I3 => addra(2),
      O => ena_array(2)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ena,
      I1 => addra(0),
      I2 => addra(1),
      I3 => addra(2),
      O => ena_array(3)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ena,
      I1 => addra(2),
      I2 => addra(0),
      I3 => addra(1),
      O => ena_array(7)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => ena,
      I3 => addra(1),
      O => ena_array(5)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => addra(2),
      I1 => ena,
      I2 => addra(1),
      I3 => addra(0),
      O => ena_array(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    douta_array : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end design_1_top_level_0_0_blk_mem_gen_mux;

architecture STRUCTURE of design_1_top_level_0_0_blk_mem_gen_mux is
  signal \douta[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_1_n_0\,
      I1 => \douta[0]_INST_0_i_2_n_0\,
      O => douta(0),
      S => sel_pipe_d1(2)
    );
\douta[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(24),
      I1 => douta_array(16),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(8),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(0),
      O => \douta[0]_INST_0_i_1_n_0\
    );
\douta[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(56),
      I1 => douta_array(48),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(40),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(32),
      O => \douta[0]_INST_0_i_2_n_0\
    );
\douta[1]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_1_n_0\,
      I1 => \douta[1]_INST_0_i_2_n_0\,
      O => douta(1),
      S => sel_pipe_d1(2)
    );
\douta[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(25),
      I1 => douta_array(17),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(9),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(1),
      O => \douta[1]_INST_0_i_1_n_0\
    );
\douta[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(57),
      I1 => douta_array(49),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(41),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(33),
      O => \douta[1]_INST_0_i_2_n_0\
    );
\douta[2]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_1_n_0\,
      I1 => \douta[2]_INST_0_i_2_n_0\,
      O => douta(2),
      S => sel_pipe_d1(2)
    );
\douta[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(26),
      I1 => douta_array(18),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(10),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(2),
      O => \douta[2]_INST_0_i_1_n_0\
    );
\douta[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(58),
      I1 => douta_array(50),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(42),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(34),
      O => \douta[2]_INST_0_i_2_n_0\
    );
\douta[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_1_n_0\,
      I1 => \douta[3]_INST_0_i_2_n_0\,
      O => douta(3),
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(27),
      I1 => douta_array(19),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(11),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(3),
      O => \douta[3]_INST_0_i_1_n_0\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(59),
      I1 => douta_array(51),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(43),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(35),
      O => \douta[3]_INST_0_i_2_n_0\
    );
\douta[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_1_n_0\,
      I1 => \douta[4]_INST_0_i_2_n_0\,
      O => douta(4),
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(28),
      I1 => douta_array(20),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(12),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(4),
      O => \douta[4]_INST_0_i_1_n_0\
    );
\douta[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(60),
      I1 => douta_array(52),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(44),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(36),
      O => \douta[4]_INST_0_i_2_n_0\
    );
\douta[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_1_n_0\,
      I1 => \douta[5]_INST_0_i_2_n_0\,
      O => douta(5),
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(29),
      I1 => douta_array(21),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(13),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(5),
      O => \douta[5]_INST_0_i_1_n_0\
    );
\douta[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(61),
      I1 => douta_array(53),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(45),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(37),
      O => \douta[5]_INST_0_i_2_n_0\
    );
\douta[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_1_n_0\,
      I1 => \douta[6]_INST_0_i_2_n_0\,
      O => douta(6),
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(30),
      I1 => douta_array(22),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(14),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(6),
      O => \douta[6]_INST_0_i_1_n_0\
    );
\douta[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(62),
      I1 => douta_array(54),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(46),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(38),
      O => \douta[6]_INST_0_i_2_n_0\
    );
\douta[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      O => douta(7),
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(31),
      I1 => douta_array(23),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(15),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(7),
      O => \douta[7]_INST_0_i_1_n_0\
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => douta_array(63),
      I1 => douta_array(55),
      I2 => sel_pipe_d1(1),
      I3 => douta_array(47),
      I4 => sel_pipe_d1(0),
      I5 => douta_array(39),
      O => \douta[7]_INST_0_i_2_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000000000000000000000000000F0F0F0F0F0F0F000305000F0F0F0F0F",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_blk_mem_gen_prim_width is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end design_1_top_level_0_0_blk_mem_gen_prim_width;

architecture STRUCTURE of design_1_top_level_0_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena => ena,
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena => ena,
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena => ena,
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena => ena,
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena => ena,
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena => ena,
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized5\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena => ena,
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized6\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena => ena,
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end design_1_top_level_0_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of design_1_top_level_0_0_blk_mem_gen_generic_cstr is
  signal douta_array : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal ena_array : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\bindec_a.bindec_inst_a\: entity work.design_1_top_level_0_0_bindec
     port map (
      addra(2 downto 0) => addra(14 downto 12),
      ena => ena,
      ena_array(7 downto 0) => ena_array(7 downto 0)
    );
\has_mux_a.A\: entity work.design_1_top_level_0_0_blk_mem_gen_mux
     port map (
      addra(2 downto 0) => addra(14 downto 12),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      douta_array(63 downto 0) => douta_array(63 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.design_1_top_level_0_0_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(7 downto 0),
      ena => ena,
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(15 downto 8),
      ena => ena,
      ena_array(0) => ena_array(1),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(23 downto 16),
      ena => ena,
      ena_array(0) => ena_array(2),
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(31 downto 24),
      ena => ena,
      ena_array(0) => ena_array(3),
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(39 downto 32),
      ena => ena,
      ena_array(0) => ena_array(4),
      wea(0) => wea(0)
    );
\ramloop[5].ram.r\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(47 downto 40),
      ena => ena,
      ena_array(0) => ena_array(5),
      wea(0) => wea(0)
    );
\ramloop[6].ram.r\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized5\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(55 downto 48),
      ena => ena,
      ena_array(0) => ena_array(6),
      wea(0) => wea(0)
    );
\ramloop[7].ram.r\: entity work.\design_1_top_level_0_0_blk_mem_gen_prim_width__parameterized6\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta_array(7 downto 0) => douta_array(63 downto 56),
      ena => ena,
      ena_array(0) => ena_array(7),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end design_1_top_level_0_0_blk_mem_gen_top;

architecture STRUCTURE of design_1_top_level_0_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.design_1_top_level_0_0_blk_mem_gen_generic_cstr
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_blk_mem_gen_v8_4_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_blk_mem_gen_v8_4_2_synth : entity is "blk_mem_gen_v8_4_2_synth";
end design_1_top_level_0_0_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of design_1_top_level_0_0_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.design_1_top_level_0_0_blk_mem_gen_top
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "8";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     2.535699 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "sram_internal.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "sram_internal.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 32768;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 32768;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 32768;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 32768;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_top_level_0_0_blk_mem_gen_v8_4_2 : entity is "yes";
end design_1_top_level_0_0_blk_mem_gen_v8_4_2;

architecture STRUCTURE of design_1_top_level_0_0_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.design_1_top_level_0_0_blk_mem_gen_v8_4_2_synth
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      dina(7 downto 0) => dina(7 downto 0),
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_sram_internal is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_top_level_0_0_sram_internal : entity is "sram_internal,blk_mem_gen_v8_4_2,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_sram_internal : entity is "sram_internal";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_top_level_0_0_sram_internal : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of design_1_top_level_0_0_sram_internal : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end design_1_top_level_0_0_sram_internal;

architecture STRUCTURE of design_1_top_level_0_0_sram_internal is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "8";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.535699 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "sram_internal.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "sram_internal.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 32768;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 32768;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 32768;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 32768;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.design_1_top_level_0_0_blk_mem_gen_v8_4_2
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => B"000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => dina(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(14 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(14 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(14 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(14 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0_top_level is
  port (
    clk : in STD_LOGIC;
    JA4 : out STD_LOGIC
  );
  attribute ANGLE_STEP_INITIAL : integer;
  attribute ANGLE_STEP_INITIAL of design_1_top_level_0_0_top_level : entity is 1;
  attribute ANGLE_WIDTH : integer;
  attribute ANGLE_WIDTH of design_1_top_level_0_0_top_level : entity is 10;
  attribute COORDS_WIDTH : integer;
  attribute COORDS_WIDTH of design_1_top_level_0_0_top_level : entity is 8;
  attribute CORDIC_OFFSET : integer;
  attribute CORDIC_OFFSET of design_1_top_level_0_0_top_level : entity is 4;
  attribute CORDIC_STAGES : integer;
  attribute CORDIC_STAGES of design_1_top_level_0_0_top_level : entity is 8;
  attribute CORDIC_WIDTH : integer;
  attribute CORDIC_WIDTH of design_1_top_level_0_0_top_level : entity is 12;
  attribute CYCLES_TO_WAIT : integer;
  attribute CYCLES_TO_WAIT of design_1_top_level_0_0_top_level : entity is 4000;
  attribute CYCLES_TO_WAIT_TO_CORDIC_TO_FINISH : integer;
  attribute CYCLES_TO_WAIT_TO_CORDIC_TO_FINISH of design_1_top_level_0_0_top_level : entity is 10;
  attribute DPRAM_ADDR_BITS : integer;
  attribute DPRAM_ADDR_BITS of design_1_top_level_0_0_top_level : entity is 16;
  attribute DPRAM_DATA_BITS_WIDTH : integer;
  attribute DPRAM_DATA_BITS_WIDTH of design_1_top_level_0_0_top_level : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_top_level_0_0_top_level : entity is "top_level";
  attribute RAM_ADDRESS_WIDTH : integer;
  attribute RAM_ADDRESS_WIDTH of design_1_top_level_0_0_top_level : entity is 15;
  attribute RAM_DATA_WIDTH : integer;
  attribute RAM_DATA_WIDTH of design_1_top_level_0_0_top_level : entity is 8;
  attribute UART_BYTES_TO_RECEIVE : integer;
  attribute UART_BYTES_TO_RECEIVE of design_1_top_level_0_0_top_level : entity is 32768;
  attribute UART_COORDS_WIDTH : integer;
  attribute UART_COORDS_WIDTH of design_1_top_level_0_0_top_level : entity is 8;
end design_1_top_level_0_0_top_level;

architecture STRUCTURE of design_1_top_level_0_0_top_level is
  signal \FSM_sequential_state_current[0]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[0]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[0]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[0]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[0]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_22_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[1]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[2]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[2]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[2]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[2]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[2]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[2]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[2]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[2]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_current[2]_i_9_n_0\ : STD_LOGIC;
  signal \^clk\ : STD_LOGIC;
  signal cycles_current : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \cycles_current[0]_i_1_n_0\ : STD_LOGIC;
  signal \cycles_current[11]_i_2_n_0\ : STD_LOGIC;
  signal \cycles_current[11]_i_3_n_0\ : STD_LOGIC;
  signal \cycles_current[11]_i_4_n_0\ : STD_LOGIC;
  signal \cycles_current[11]_i_5_n_0\ : STD_LOGIC;
  signal \cycles_current[15]_i_2_n_0\ : STD_LOGIC;
  signal \cycles_current[15]_i_3_n_0\ : STD_LOGIC;
  signal \cycles_current[15]_i_4_n_0\ : STD_LOGIC;
  signal \cycles_current[15]_i_5_n_0\ : STD_LOGIC;
  signal \cycles_current[19]_i_2_n_0\ : STD_LOGIC;
  signal \cycles_current[19]_i_3_n_0\ : STD_LOGIC;
  signal \cycles_current[19]_i_4_n_0\ : STD_LOGIC;
  signal \cycles_current[19]_i_5_n_0\ : STD_LOGIC;
  signal \cycles_current[1]_i_1_n_0\ : STD_LOGIC;
  signal \cycles_current[23]_i_2_n_0\ : STD_LOGIC;
  signal \cycles_current[23]_i_3_n_0\ : STD_LOGIC;
  signal \cycles_current[23]_i_4_n_0\ : STD_LOGIC;
  signal \cycles_current[23]_i_5_n_0\ : STD_LOGIC;
  signal \cycles_current[27]_i_2_n_0\ : STD_LOGIC;
  signal \cycles_current[27]_i_3_n_0\ : STD_LOGIC;
  signal \cycles_current[27]_i_4_n_0\ : STD_LOGIC;
  signal \cycles_current[27]_i_5_n_0\ : STD_LOGIC;
  signal \cycles_current[2]_i_1_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_10_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_11_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_12_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_13_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_14_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_15_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_16_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_17_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_18_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_19_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_1_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_20_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_21_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_22_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_23_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_24_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_25_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_2_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_4_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_5_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_6_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_7_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_8_n_0\ : STD_LOGIC;
  signal \cycles_current[30]_i_9_n_0\ : STD_LOGIC;
  signal \cycles_current[3]_i_1_n_0\ : STD_LOGIC;
  signal \cycles_current[3]_i_2_n_0\ : STD_LOGIC;
  signal \cycles_current[7]_i_10_n_0\ : STD_LOGIC;
  signal \cycles_current[7]_i_3_n_0\ : STD_LOGIC;
  signal \cycles_current[7]_i_4_n_0\ : STD_LOGIC;
  signal \cycles_current[7]_i_5_n_0\ : STD_LOGIC;
  signal \cycles_current[7]_i_6_n_0\ : STD_LOGIC;
  signal \cycles_current[7]_i_7_n_0\ : STD_LOGIC;
  signal \cycles_current[7]_i_8_n_0\ : STD_LOGIC;
  signal \cycles_current[7]_i_9_n_0\ : STD_LOGIC;
  signal \cycles_current_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \cycles_current_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \cycles_current_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \cycles_current_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \cycles_current_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \cycles_current_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \cycles_current_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \cycles_current_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \cycles_current_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \cycles_current_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \cycles_current_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \cycles_current_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \cycles_current_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \cycles_current_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \cycles_current_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \cycles_current_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \cycles_current_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \cycles_current_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \cycles_current_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \cycles_current_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \cycles_current_reg[30]_i_3_n_2\ : STD_LOGIC;
  signal \cycles_current_reg[30]_i_3_n_3\ : STD_LOGIC;
  signal \cycles_current_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \cycles_current_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \cycles_current_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \cycles_current_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \cycles_current_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \cycles_current_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \cycles_current_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \cycles_current_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal in10 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal in15 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal in19 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal sig_sram_address : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sig_sram_address_current[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[10]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[10]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[11]_i_3_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[12]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[13]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[13]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[14]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[14]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[16]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[16]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[17]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[17]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[18]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[18]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[19]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[19]_i_3_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[1]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[20]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[20]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[21]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[21]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[22]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[22]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[23]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[23]_i_3_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[24]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[24]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[25]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[25]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[26]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[26]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[27]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[27]_i_3_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[28]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[28]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[29]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[29]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[2]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[30]_i_10_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[30]_i_11_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[30]_i_12_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[30]_i_13_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[30]_i_14_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[30]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[30]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[30]_i_3_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[30]_i_5_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[30]_i_6_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[30]_i_7_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[30]_i_8_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[30]_i_9_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[6]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[9]_i_1_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current[9]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[30]_i_4_n_2\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[30]_i_4_n_3\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \sig_sram_address_current_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[23]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[24]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[25]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[26]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[27]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[28]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[29]\ : STD_LOGIC;
  signal \sig_sram_address_current_reg_n_0_[30]\ : STD_LOGIC;
  signal sig_sram_data_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_sram_rw_current : STD_LOGIC;
  signal \sig_sram_rw_current[0]_i_1_n_0\ : STD_LOGIC;
  signal sig_uart_bytes_received_current : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \sig_uart_bytes_received_current[30]_i_1_n_0\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current[30]_i_2_n_0\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[30]_i_3_n_2\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[30]_i_3_n_3\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_uart_bytes_received_current_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sig_vram_addr_wr_pointer_current : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_vram_addr_wr_pointer_current[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[10]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[12]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[13]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[14]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[15]_i_7_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[15]_i_8_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[15]_i_9_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current[9]_i_1_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[15]_i_5_n_1\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[15]_i_5_n_2\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \sig_vram_addr_wr_pointer_current_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal sig_vram_addr_wr_pointer_next0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal state_current : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal state_next : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \state_next__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \xyz_selector_current[30]_i_1_n_0\ : STD_LOGIC;
  signal \xyz_selector_current[3]_i_2_n_0\ : STD_LOGIC;
  signal \xyz_selector_current_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \xyz_selector_current_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \xyz_selector_current_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \xyz_selector_current_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \xyz_selector_current_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \xyz_selector_current_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \xyz_selector_current_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \xyz_selector_current_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \xyz_selector_current_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \xyz_selector_current_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \xyz_selector_current_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \xyz_selector_current_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \xyz_selector_current_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \xyz_selector_current_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \xyz_selector_current_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \xyz_selector_current_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \xyz_selector_current_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \xyz_selector_current_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \xyz_selector_current_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \xyz_selector_current_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \xyz_selector_current_reg[30]_i_3_n_2\ : STD_LOGIC;
  signal \xyz_selector_current_reg[30]_i_3_n_3\ : STD_LOGIC;
  signal \xyz_selector_current_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \xyz_selector_current_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \xyz_selector_current_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \xyz_selector_current_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \xyz_selector_current_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \xyz_selector_current_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \xyz_selector_current_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \xyz_selector_current_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \xyz_selector_current_reg_n_0_[0]\ : STD_LOGIC;
  signal \xyz_selector_current_reg_n_0_[1]\ : STD_LOGIC;
  signal xyz_selector_next : STD_LOGIC;
  signal xyz_selector_next0 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \NLW_cycles_current_reg[30]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_current_reg[30]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_sram_address_current_reg[30]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_sram_address_current_reg[30]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_uart_bytes_received_current_reg[30]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_uart_bytes_received_current_reg[30]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_vram_addr_wr_pointer_current_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_xyz_selector_current_reg[30]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_xyz_selector_current_reg[30]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_current[0]_i_5\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FSM_sequential_state_current[1]_i_16\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_sequential_state_current[1]_i_17\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \FSM_sequential_state_current[1]_i_19\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_sequential_state_current[1]_i_20\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \FSM_sequential_state_current[1]_i_21\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \FSM_sequential_state_current[1]_i_5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \FSM_sequential_state_current[2]_i_10\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \FSM_sequential_state_current[2]_i_11\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_sequential_state_current[2]_i_13\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_sequential_state_current[2]_i_14\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \FSM_sequential_state_current[2]_i_16\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \FSM_sequential_state_current[2]_i_17\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \FSM_sequential_state_current[2]_i_6\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \FSM_sequential_state_current[2]_i_7\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \FSM_sequential_state_current[3]_i_1\ : label is "soft_lutpair5";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_current_reg[0]\ : label is "state_write_sram:0110,state_uart_end_data_reception:0111,state_reading_from_uart:0101,state_read_from_sram_prev:1101,state_reset_device:0000,state_clean_vram_on_first_boot:0010,state_print_coords:1100,state_waiting_for_uart:0100,state_init:0011,state_clean_vram:1001,state_process_coords:1011,state_read_from_sram:1000,state_clean_sram:0001,state_idle:1010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_current_reg[1]\ : label is "state_write_sram:0110,state_uart_end_data_reception:0111,state_reading_from_uart:0101,state_read_from_sram_prev:1101,state_reset_device:0000,state_clean_vram_on_first_boot:0010,state_print_coords:1100,state_waiting_for_uart:0100,state_init:0011,state_clean_vram:1001,state_process_coords:1011,state_read_from_sram:1000,state_clean_sram:0001,state_idle:1010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_current_reg[2]\ : label is "state_write_sram:0110,state_uart_end_data_reception:0111,state_reading_from_uart:0101,state_read_from_sram_prev:1101,state_reset_device:0000,state_clean_vram_on_first_boot:0010,state_print_coords:1100,state_waiting_for_uart:0100,state_init:0011,state_clean_vram:1001,state_process_coords:1011,state_read_from_sram:1000,state_clean_sram:0001,state_idle:1010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_current_reg[3]\ : label is "state_write_sram:0110,state_uart_end_data_reception:0111,state_reading_from_uart:0101,state_read_from_sram_prev:1101,state_reset_device:0000,state_clean_vram_on_first_boot:0010,state_print_coords:1100,state_waiting_for_uart:0100,state_init:0011,state_clean_vram:1001,state_process_coords:1011,state_read_from_sram:1000,state_clean_sram:0001,state_idle:1010";
  attribute SOFT_HLUTNM of \cycles_current[2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \cycles_current[30]_i_10\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \cycles_current[30]_i_12\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \cycles_current[30]_i_22\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \cycles_current[30]_i_23\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cycles_current[30]_i_24\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \cycles_current[30]_i_5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \cycles_current[30]_i_6\ : label is "soft_lutpair3";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ram_internal : label is "sram_internal,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ram_internal : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of ram_internal : label is "blk_mem_gen_v8_4_2,Vivado 2018.3";
  attribute SOFT_HLUTNM of \sig_sram_address_current[17]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \sig_sram_address_current[19]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[10]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[11]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[12]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[13]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[14]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[15]_i_3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[4]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[7]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[8]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \sig_vram_addr_wr_pointer_current[9]_i_1\ : label is "soft_lutpair11";
begin
  JA4 <= \^clk\;
  \^clk\ <= clk;
\FSM_sequential_state_current[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFBAB"
    )
        port map (
      I0 => \FSM_sequential_state_current[0]_i_2_n_0\,
      I1 => \FSM_sequential_state_current[0]_i_3_n_0\,
      I2 => state_current(0),
      I3 => \state_next__0\(0),
      I4 => \FSM_sequential_state_current[0]_i_5_n_0\,
      I5 => \FSM_sequential_state_current[0]_i_6_n_0\,
      O => state_next(0)
    );
\FSM_sequential_state_current[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_state_current[2]_i_13_n_0\,
      I1 => \FSM_sequential_state_current[0]_i_12_n_0\,
      I2 => cycles_current(20),
      I3 => cycles_current(19),
      I4 => cycles_current(18),
      I5 => \FSM_sequential_state_current[2]_i_11_n_0\,
      O => \FSM_sequential_state_current[0]_i_10_n_0\
    );
\FSM_sequential_state_current[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sig_vram_addr_wr_pointer_current(9),
      I1 => sig_vram_addr_wr_pointer_current(11),
      I2 => sig_vram_addr_wr_pointer_current(15),
      I3 => sig_vram_addr_wr_pointer_current(12),
      O => \FSM_sequential_state_current[0]_i_11_n_0\
    );
\FSM_sequential_state_current[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_state_current[2]_i_16_n_0\,
      I1 => \FSM_sequential_state_current[0]_i_13_n_0\,
      I2 => cycles_current(14),
      I3 => cycles_current(13),
      I4 => cycles_current(12),
      I5 => \FSM_sequential_state_current[2]_i_14_n_0\,
      O => \FSM_sequential_state_current[0]_i_12_n_0\
    );
\FSM_sequential_state_current[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cycles_current[30]_i_24_n_0\,
      I1 => \FSM_sequential_state_current[0]_i_14_n_0\,
      I2 => cycles_current(8),
      I3 => cycles_current(7),
      I4 => cycles_current(6),
      I5 => \FSM_sequential_state_current[2]_i_17_n_0\,
      O => \FSM_sequential_state_current[0]_i_13_n_0\
    );
\FSM_sequential_state_current[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => cycles_current(0),
      I1 => cycles_current(2),
      I2 => cycles_current(1),
      I3 => cycles_current(5),
      I4 => cycles_current(4),
      I5 => cycles_current(3),
      O => \FSM_sequential_state_current[0]_i_14_n_0\
    );
\FSM_sequential_state_current[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABABAB"
    )
        port map (
      I0 => \FSM_sequential_state_current[0]_i_7_n_0\,
      I1 => state_current(2),
      I2 => state_current(1),
      I3 => state_current(0),
      I4 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      O => \FSM_sequential_state_current[0]_i_2_n_0\
    );
\FSM_sequential_state_current[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_state_current[0]_i_8_n_0\,
      I1 => sig_vram_addr_wr_pointer_current(1),
      I2 => sig_vram_addr_wr_pointer_current(5),
      I3 => sig_vram_addr_wr_pointer_current(14),
      I4 => sig_vram_addr_wr_pointer_current(13),
      I5 => \FSM_sequential_state_current[0]_i_9_n_0\,
      O => \FSM_sequential_state_current[0]_i_3_n_0\
    );
\FSM_sequential_state_current[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => cycles_current(30),
      I1 => \FSM_sequential_state_current[2]_i_10_n_0\,
      I2 => \FSM_sequential_state_current[2]_i_9_n_0\,
      I3 => \FSM_sequential_state_current[0]_i_10_n_0\,
      I4 => \FSM_sequential_state_current[2]_i_7_n_0\,
      I5 => \FSM_sequential_state_current[2]_i_6_n_0\,
      O => \state_next__0\(0)
    );
\FSM_sequential_state_current[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => state_current(2),
      I1 => state_current(1),
      O => \FSM_sequential_state_current[0]_i_5_n_0\
    );
\FSM_sequential_state_current[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00002A002"
    )
        port map (
      I0 => state_current(3),
      I1 => \sig_sram_address_current[30]_i_3_n_0\,
      I2 => state_current(0),
      I3 => state_current(1),
      I4 => \FSM_sequential_state_current[2]_i_5_n_0\,
      I5 => state_current(2),
      O => \FSM_sequential_state_current[0]_i_6_n_0\
    );
\FSM_sequential_state_current[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => state_current(3),
      I1 => state_current(2),
      I2 => state_current(1),
      I3 => \FSM_sequential_state_current[1]_i_6_n_0\,
      I4 => sig_uart_bytes_received_current(1),
      I5 => state_current(0),
      O => \FSM_sequential_state_current[0]_i_7_n_0\
    );
\FSM_sequential_state_current[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sig_vram_addr_wr_pointer_current(2),
      I1 => sig_vram_addr_wr_pointer_current(4),
      I2 => sig_vram_addr_wr_pointer_current(8),
      I3 => sig_vram_addr_wr_pointer_current(7),
      O => \FSM_sequential_state_current[0]_i_8_n_0\
    );
\FSM_sequential_state_current[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => sig_vram_addr_wr_pointer_current(3),
      I1 => sig_vram_addr_wr_pointer_current(6),
      I2 => sig_vram_addr_wr_pointer_current(0),
      I3 => sig_vram_addr_wr_pointer_current(10),
      I4 => \FSM_sequential_state_current[0]_i_11_n_0\,
      O => \FSM_sequential_state_current[0]_i_9_n_0\
    );
\FSM_sequential_state_current[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \FSM_sequential_state_current[1]_i_2_n_0\,
      I1 => state_current(3),
      I2 => \FSM_sequential_state_current[1]_i_3_n_0\,
      I3 => state_current(2),
      I4 => \FSM_sequential_state_current[1]_i_4_n_0\,
      O => state_next(1)
    );
\FSM_sequential_state_current[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_state_current[1]_i_14_n_0\,
      I1 => \FSM_sequential_state_current[1]_i_15_n_0\,
      I2 => sig_uart_bytes_received_current(26),
      I3 => sig_uart_bytes_received_current(22),
      I4 => sig_uart_bytes_received_current(16),
      I5 => sig_uart_bytes_received_current(5),
      O => \FSM_sequential_state_current[1]_i_10_n_0\
    );
\FSM_sequential_state_current[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_state_current[1]_i_16_n_0\,
      I1 => \FSM_sequential_state_current[2]_i_16_n_0\,
      I2 => \FSM_sequential_state_current[1]_i_17_n_0\,
      I3 => \FSM_sequential_state_current[1]_i_18_n_0\,
      I4 => \FSM_sequential_state_current[2]_i_14_n_0\,
      I5 => \FSM_sequential_state_current[1]_i_19_n_0\,
      O => \FSM_sequential_state_current[1]_i_11_n_0\
    );
\FSM_sequential_state_current[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_uart_bytes_received_current(13),
      I1 => sig_uart_bytes_received_current(9),
      I2 => sig_uart_bytes_received_current(11),
      I3 => sig_uart_bytes_received_current(29),
      O => \FSM_sequential_state_current[1]_i_12_n_0\
    );
\FSM_sequential_state_current[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_uart_bytes_received_current(25),
      I1 => sig_uart_bytes_received_current(8),
      I2 => sig_uart_bytes_received_current(2),
      I3 => sig_uart_bytes_received_current(18),
      O => \FSM_sequential_state_current[1]_i_13_n_0\
    );
\FSM_sequential_state_current[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_uart_bytes_received_current(23),
      I1 => sig_uart_bytes_received_current(10),
      I2 => sig_uart_bytes_received_current(14),
      I3 => sig_uart_bytes_received_current(7),
      I4 => sig_uart_bytes_received_current(20),
      I5 => sig_uart_bytes_received_current(12),
      O => \FSM_sequential_state_current[1]_i_14_n_0\
    );
\FSM_sequential_state_current[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_uart_bytes_received_current(17),
      I1 => sig_uart_bytes_received_current(21),
      I2 => sig_uart_bytes_received_current(24),
      I3 => sig_uart_bytes_received_current(27),
      O => \FSM_sequential_state_current[1]_i_15_n_0\
    );
\FSM_sequential_state_current[1]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cycles_current(19),
      I1 => cycles_current(20),
      O => \FSM_sequential_state_current[1]_i_16_n_0\
    );
\FSM_sequential_state_current[1]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cycles_current(13),
      I1 => cycles_current(14),
      O => \FSM_sequential_state_current[1]_i_17_n_0\
    );
\FSM_sequential_state_current[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_state_current[1]_i_20_n_0\,
      I1 => \FSM_sequential_state_current[2]_i_17_n_0\,
      I2 => \FSM_sequential_state_current[1]_i_21_n_0\,
      I3 => \FSM_sequential_state_current[1]_i_22_n_0\,
      I4 => \cycles_current[30]_i_23_n_0\,
      I5 => \cycles_current[30]_i_24_n_0\,
      O => \FSM_sequential_state_current[1]_i_18_n_0\
    );
\FSM_sequential_state_current[1]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => cycles_current(20),
      I1 => cycles_current(19),
      I2 => cycles_current(18),
      O => \FSM_sequential_state_current[1]_i_19_n_0\
    );
\FSM_sequential_state_current[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF015501"
    )
        port map (
      I0 => state_current(0),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => \FSM_sequential_state_current[1]_i_5_n_0\,
      I3 => state_current(1),
      I4 => \FSM_sequential_state_current[2]_i_5_n_0\,
      I5 => state_current(2),
      O => \FSM_sequential_state_current[1]_i_2_n_0\
    );
\FSM_sequential_state_current[1]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => cycles_current(14),
      I1 => cycles_current(13),
      I2 => cycles_current(12),
      O => \FSM_sequential_state_current[1]_i_20_n_0\
    );
\FSM_sequential_state_current[1]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => cycles_current(8),
      I1 => cycles_current(7),
      I2 => cycles_current(6),
      O => \FSM_sequential_state_current[1]_i_21_n_0\
    );
\FSM_sequential_state_current[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => cycles_current(0),
      I1 => cycles_current(2),
      I2 => cycles_current(1),
      I3 => cycles_current(5),
      I4 => cycles_current(4),
      I5 => cycles_current(3),
      O => \FSM_sequential_state_current[1]_i_22_n_0\
    );
\FSM_sequential_state_current[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F1"
    )
        port map (
      I0 => sig_uart_bytes_received_current(1),
      I1 => \FSM_sequential_state_current[1]_i_6_n_0\,
      I2 => state_current(0),
      I3 => state_current(1),
      O => \FSM_sequential_state_current[1]_i_3_n_0\
    );
\FSM_sequential_state_current[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFF00FE00FF00"
    )
        port map (
      I0 => \FSM_sequential_state_current[2]_i_6_n_0\,
      I1 => \FSM_sequential_state_current[1]_i_7_n_0\,
      I2 => cycles_current(30),
      I3 => state_current(1),
      I4 => state_current(0),
      I5 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      O => \FSM_sequential_state_current[1]_i_4_n_0\
    );
\FSM_sequential_state_current[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \cycles_current[30]_i_13_n_0\,
      I1 => \cycles_current[30]_i_14_n_0\,
      I2 => \cycles_current[30]_i_15_n_0\,
      I3 => \cycles_current[30]_i_16_n_0\,
      I4 => \xyz_selector_current_reg_n_0_[1]\,
      O => \FSM_sequential_state_current[1]_i_5_n_0\
    );
\FSM_sequential_state_current[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_sequential_state_current[1]_i_8_n_0\,
      I1 => \FSM_sequential_state_current[1]_i_9_n_0\,
      I2 => \FSM_sequential_state_current[1]_i_10_n_0\,
      O => \FSM_sequential_state_current[1]_i_6_n_0\
    );
\FSM_sequential_state_current[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_state_current[2]_i_10_n_0\,
      I1 => \FSM_sequential_state_current[2]_i_9_n_0\,
      I2 => \FSM_sequential_state_current[2]_i_11_n_0\,
      I3 => \FSM_sequential_state_current[1]_i_11_n_0\,
      I4 => \FSM_sequential_state_current[2]_i_13_n_0\,
      I5 => \FSM_sequential_state_current[2]_i_7_n_0\,
      O => \FSM_sequential_state_current[1]_i_7_n_0\
    );
\FSM_sequential_state_current[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => sig_uart_bytes_received_current(6),
      I1 => sig_uart_bytes_received_current(15),
      I2 => sig_uart_bytes_received_current(19),
      I3 => sig_uart_bytes_received_current(4),
      I4 => \FSM_sequential_state_current[1]_i_12_n_0\,
      O => \FSM_sequential_state_current[1]_i_8_n_0\
    );
\FSM_sequential_state_current[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_uart_bytes_received_current(30),
      I1 => sig_uart_bytes_received_current(28),
      I2 => sig_uart_bytes_received_current(0),
      I3 => sig_uart_bytes_received_current(3),
      I4 => \FSM_sequential_state_current[1]_i_13_n_0\,
      O => \FSM_sequential_state_current[1]_i_9_n_0\
    );
\FSM_sequential_state_current[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA28088888"
    )
        port map (
      I0 => \FSM_sequential_state_current[2]_i_2_n_0\,
      I1 => state_current(2),
      I2 => state_current(1),
      I3 => \state_next__0\(2),
      I4 => state_current(0),
      I5 => state_current(3),
      O => state_next(2)
    );
\FSM_sequential_state_current[2]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => cycles_current(29),
      I1 => cycles_current(28),
      I2 => cycles_current(27),
      O => \FSM_sequential_state_current[2]_i_10_n_0\
    );
\FSM_sequential_state_current[2]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => cycles_current(23),
      I1 => cycles_current(22),
      I2 => cycles_current(21),
      O => \FSM_sequential_state_current[2]_i_11_n_0\
    );
\FSM_sequential_state_current[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_state_current[2]_i_14_n_0\,
      I1 => cycles_current(12),
      I2 => \FSM_sequential_state_current[2]_i_15_n_0\,
      I3 => cycles_current(14),
      I4 => cycles_current(13),
      I5 => \FSM_sequential_state_current[2]_i_16_n_0\,
      O => \FSM_sequential_state_current[2]_i_12_n_0\
    );
\FSM_sequential_state_current[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cycles_current(22),
      I1 => cycles_current(23),
      O => \FSM_sequential_state_current[2]_i_13_n_0\
    );
\FSM_sequential_state_current[2]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => cycles_current(17),
      I1 => cycles_current(16),
      I2 => cycles_current(15),
      O => \FSM_sequential_state_current[2]_i_14_n_0\
    );
\FSM_sequential_state_current[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_state_current[2]_i_17_n_0\,
      I1 => cycles_current(6),
      I2 => \FSM_sequential_state_current[2]_i_18_n_0\,
      I3 => cycles_current(8),
      I4 => cycles_current(7),
      I5 => \cycles_current[30]_i_24_n_0\,
      O => \FSM_sequential_state_current[2]_i_15_n_0\
    );
\FSM_sequential_state_current[2]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cycles_current(16),
      I1 => cycles_current(17),
      O => \FSM_sequential_state_current[2]_i_16_n_0\
    );
\FSM_sequential_state_current[2]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => cycles_current(11),
      I1 => cycles_current(10),
      I2 => cycles_current(9),
      O => \FSM_sequential_state_current[2]_i_17_n_0\
    );
\FSM_sequential_state_current[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => cycles_current(3),
      I1 => cycles_current(0),
      I2 => cycles_current(1),
      I3 => cycles_current(2),
      I4 => cycles_current(5),
      I5 => cycles_current(4),
      O => \FSM_sequential_state_current[2]_i_18_n_0\
    );
\FSM_sequential_state_current[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBEFFBAFFBAFF"
    )
        port map (
      I0 => \FSM_sequential_state_current[2]_i_4_n_0\,
      I1 => state_current(0),
      I2 => state_current(2),
      I3 => state_current(3),
      I4 => \FSM_sequential_state_current[2]_i_5_n_0\,
      I5 => state_current(1),
      O => \FSM_sequential_state_current[2]_i_2_n_0\
    );
\FSM_sequential_state_current[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_state_current[2]_i_6_n_0\,
      I1 => \FSM_sequential_state_current[2]_i_7_n_0\,
      I2 => \FSM_sequential_state_current[2]_i_8_n_0\,
      I3 => \FSM_sequential_state_current[2]_i_9_n_0\,
      I4 => \FSM_sequential_state_current[2]_i_10_n_0\,
      I5 => cycles_current(30),
      O => \state_next__0\(2)
    );
\FSM_sequential_state_current[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000F22"
    )
        port map (
      I0 => \FSM_sequential_state_current[1]_i_5_n_0\,
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => \FSM_sequential_state_current[0]_i_3_n_0\,
      I3 => state_current(0),
      I4 => state_current(2),
      I5 => state_current(1),
      O => \FSM_sequential_state_current[2]_i_4_n_0\
    );
\FSM_sequential_state_current[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001F"
    )
        port map (
      I0 => cycles_current(1),
      I1 => cycles_current(2),
      I2 => cycles_current(3),
      I3 => \cycles_current[30]_i_11_n_0\,
      O => \FSM_sequential_state_current[2]_i_5_n_0\
    );
\FSM_sequential_state_current[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cycles_current(28),
      I1 => cycles_current(29),
      O => \FSM_sequential_state_current[2]_i_6_n_0\
    );
\FSM_sequential_state_current[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cycles_current(25),
      I1 => cycles_current(26),
      O => \FSM_sequential_state_current[2]_i_7_n_0\
    );
\FSM_sequential_state_current[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_state_current[2]_i_11_n_0\,
      I1 => cycles_current(18),
      I2 => \FSM_sequential_state_current[2]_i_12_n_0\,
      I3 => cycles_current(20),
      I4 => cycles_current(19),
      I5 => \FSM_sequential_state_current[2]_i_13_n_0\,
      O => \FSM_sequential_state_current[2]_i_8_n_0\
    );
\FSM_sequential_state_current[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => cycles_current(26),
      I1 => cycles_current(25),
      I2 => cycles_current(24),
      O => \FSM_sequential_state_current[2]_i_9_n_0\
    );
\FSM_sequential_state_current[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => state_current(3),
      I1 => state_current(1),
      I2 => state_current(0),
      I3 => state_current(2),
      O => state_next(3)
    );
\FSM_sequential_state_current_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => state_next(0),
      Q => state_current(0),
      R => '0'
    );
\FSM_sequential_state_current_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => state_next(1),
      Q => state_current(1),
      R => '0'
    );
\FSM_sequential_state_current_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => state_next(2),
      Q => state_current(2),
      R => '0'
    );
\FSM_sequential_state_current_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => state_next(3),
      Q => state_current(3),
      R => '0'
    );
\cycles_current[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02220200"
    )
        port map (
      I0 => state_current(1),
      I1 => state_current(2),
      I2 => cycles_current(0),
      I3 => state_current(3),
      I4 => in15(0),
      O => \cycles_current[0]_i_1_n_0\
    );
\cycles_current[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(11),
      O => \cycles_current[11]_i_2_n_0\
    );
\cycles_current[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(10),
      O => \cycles_current[11]_i_3_n_0\
    );
\cycles_current[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(9),
      O => \cycles_current[11]_i_4_n_0\
    );
\cycles_current[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(8),
      O => \cycles_current[11]_i_5_n_0\
    );
\cycles_current[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(15),
      O => \cycles_current[15]_i_2_n_0\
    );
\cycles_current[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(14),
      O => \cycles_current[15]_i_3_n_0\
    );
\cycles_current[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(13),
      O => \cycles_current[15]_i_4_n_0\
    );
\cycles_current[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(12),
      O => \cycles_current[15]_i_5_n_0\
    );
\cycles_current[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(19),
      O => \cycles_current[19]_i_2_n_0\
    );
\cycles_current[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(18),
      O => \cycles_current[19]_i_3_n_0\
    );
\cycles_current[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(17),
      O => \cycles_current[19]_i_4_n_0\
    );
\cycles_current[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(16),
      O => \cycles_current[19]_i_5_n_0\
    );
\cycles_current[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220222202200000"
    )
        port map (
      I0 => state_current(1),
      I1 => state_current(2),
      I2 => cycles_current(1),
      I3 => cycles_current(0),
      I4 => state_current(3),
      I5 => in15(1),
      O => \cycles_current[1]_i_1_n_0\
    );
\cycles_current[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(23),
      O => \cycles_current[23]_i_2_n_0\
    );
\cycles_current[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(22),
      O => \cycles_current[23]_i_3_n_0\
    );
\cycles_current[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(21),
      O => \cycles_current[23]_i_4_n_0\
    );
\cycles_current[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(20),
      O => \cycles_current[23]_i_5_n_0\
    );
\cycles_current[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(27),
      O => \cycles_current[27]_i_2_n_0\
    );
\cycles_current[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(26),
      O => \cycles_current[27]_i_3_n_0\
    );
\cycles_current[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(25),
      O => \cycles_current[27]_i_4_n_0\
    );
\cycles_current[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(24),
      O => \cycles_current[27]_i_5_n_0\
    );
\cycles_current[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => cycles_current(2),
      I1 => cycles_current(0),
      I2 => cycles_current(1),
      I3 => state_current(3),
      I4 => in15(2),
      O => \cycles_current[2]_i_1_n_0\
    );
\cycles_current[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state_current(3),
      I1 => \cycles_current[30]_i_2_n_0\,
      O => \cycles_current[30]_i_1_n_0\
    );
\cycles_current[30]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => state_current(1),
      I1 => state_current(2),
      I2 => state_current(0),
      O => \cycles_current[30]_i_10_n_0\
    );
\cycles_current[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cycles_current[30]_i_17_n_0\,
      I1 => cycles_current(15),
      I2 => cycles_current(24),
      I3 => cycles_current(18),
      I4 => \cycles_current[30]_i_18_n_0\,
      I5 => \cycles_current[30]_i_19_n_0\,
      O => \cycles_current[30]_i_11_n_0\
    );
\cycles_current[30]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(1),
      I1 => cycles_current(2),
      O => \cycles_current[30]_i_12_n_0\
    );
\cycles_current[30]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_0_in(19),
      I1 => p_0_in(14),
      I2 => p_0_in(13),
      I3 => p_0_in(20),
      I4 => p_0_in(27),
      I5 => p_0_in(28),
      O => \cycles_current[30]_i_13_n_0\
    );
\cycles_current[30]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => p_0_in(4),
      I4 => p_0_in(0),
      O => \cycles_current[30]_i_14_n_0\
    );
\cycles_current[30]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(22),
      I1 => p_0_in(21),
      I2 => p_0_in(5),
      I3 => p_0_in(12),
      I4 => p_0_in(6),
      I5 => p_0_in(11),
      O => \cycles_current[30]_i_15_n_0\
    );
\cycles_current[30]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(15),
      I1 => p_0_in(16),
      I2 => p_0_in(7),
      I3 => p_0_in(8),
      I4 => \cycles_current[30]_i_20_n_0\,
      I5 => \cycles_current[30]_i_21_n_0\,
      O => \cycles_current[30]_i_16_n_0\
    );
\cycles_current[30]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => cycles_current(6),
      I1 => cycles_current(21),
      I2 => cycles_current(9),
      I3 => cycles_current(12),
      I4 => \cycles_current[30]_i_22_n_0\,
      O => \cycles_current[30]_i_17_n_0\
    );
\cycles_current[30]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => cycles_current(22),
      I1 => cycles_current(23),
      I2 => cycles_current(28),
      I3 => cycles_current(29),
      I4 => \cycles_current[30]_i_23_n_0\,
      I5 => \cycles_current[30]_i_24_n_0\,
      O => \cycles_current[30]_i_18_n_0\
    );
\cycles_current[30]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => cycles_current(13),
      I1 => cycles_current(14),
      I2 => cycles_current(19),
      I3 => cycles_current(20),
      I4 => \cycles_current[30]_i_25_n_0\,
      I5 => \FSM_sequential_state_current[2]_i_16_n_0\,
      O => \cycles_current[30]_i_19_n_0\
    );
\cycles_current[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
        port map (
      I0 => \cycles_current[30]_i_4_n_0\,
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => \xyz_selector_current_reg_n_0_[0]\,
      I3 => \xyz_selector_current_reg_n_0_[1]\,
      I4 => \cycles_current[30]_i_5_n_0\,
      I5 => \cycles_current[30]_i_6_n_0\,
      O => \cycles_current[30]_i_2_n_0\
    );
\cycles_current[30]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(25),
      I1 => p_0_in(18),
      I2 => p_0_in(26),
      I3 => p_0_in(17),
      O => \cycles_current[30]_i_20_n_0\
    );
\cycles_current[30]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(24),
      I1 => p_0_in(23),
      I2 => p_0_in(10),
      I3 => p_0_in(9),
      O => \cycles_current[30]_i_21_n_0\
    );
\cycles_current[30]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => cycles_current(26),
      I1 => cycles_current(25),
      I2 => cycles_current(30),
      I3 => cycles_current(27),
      O => \cycles_current[30]_i_22_n_0\
    );
\cycles_current[30]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cycles_current(7),
      I1 => cycles_current(8),
      O => \cycles_current[30]_i_23_n_0\
    );
\cycles_current[30]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cycles_current(10),
      I1 => cycles_current(11),
      O => \cycles_current[30]_i_24_n_0\
    );
\cycles_current[30]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cycles_current(4),
      I1 => cycles_current(5),
      O => \cycles_current[30]_i_25_n_0\
    );
\cycles_current[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111555400115555"
    )
        port map (
      I0 => \cycles_current[30]_i_10_n_0\,
      I1 => \cycles_current[30]_i_11_n_0\,
      I2 => cycles_current(0),
      I3 => cycles_current(3),
      I4 => state_current(3),
      I5 => \cycles_current[30]_i_12_n_0\,
      O => \cycles_current[30]_i_4_n_0\
    );
\cycles_current[30]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => state_current(0),
      I1 => state_current(1),
      I2 => state_current(2),
      I3 => state_current(3),
      O => \cycles_current[30]_i_5_n_0\
    );
\cycles_current[30]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \cycles_current[30]_i_13_n_0\,
      I1 => \cycles_current[30]_i_14_n_0\,
      I2 => \cycles_current[30]_i_15_n_0\,
      I3 => \cycles_current[30]_i_16_n_0\,
      O => \cycles_current[30]_i_6_n_0\
    );
\cycles_current[30]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(30),
      O => \cycles_current[30]_i_7_n_0\
    );
\cycles_current[30]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(29),
      O => \cycles_current[30]_i_8_n_0\
    );
\cycles_current[30]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(28),
      O => \cycles_current[30]_i_9_n_0\
    );
\cycles_current[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => state_current(1),
      I1 => state_current(2),
      I2 => \cycles_current[30]_i_2_n_0\,
      O => \cycles_current[3]_i_1_n_0\
    );
\cycles_current[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => cycles_current(3),
      I1 => cycles_current(1),
      I2 => cycles_current(0),
      I3 => cycles_current(2),
      I4 => state_current(3),
      I5 => in15(3),
      O => \cycles_current[3]_i_2_n_0\
    );
\cycles_current[7]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(0),
      O => \cycles_current[7]_i_10_n_0\
    );
\cycles_current[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(7),
      O => \cycles_current[7]_i_3_n_0\
    );
\cycles_current[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(6),
      O => \cycles_current[7]_i_4_n_0\
    );
\cycles_current[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(5),
      O => \cycles_current[7]_i_5_n_0\
    );
\cycles_current[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(4),
      O => \cycles_current[7]_i_6_n_0\
    );
\cycles_current[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(3),
      O => \cycles_current[7]_i_7_n_0\
    );
\cycles_current[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(2),
      O => \cycles_current[7]_i_8_n_0\
    );
\cycles_current[7]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_current(1),
      O => \cycles_current[7]_i_9_n_0\
    );
\cycles_current_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => \cycles_current[0]_i_1_n_0\,
      Q => cycles_current(0),
      R => '0'
    );
\cycles_current_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(10),
      Q => cycles_current(10),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(11),
      Q => cycles_current(11),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_current_reg[7]_i_1_n_0\,
      CO(3) => \cycles_current_reg[11]_i_1_n_0\,
      CO(2) => \cycles_current_reg[11]_i_1_n_1\,
      CO(1) => \cycles_current_reg[11]_i_1_n_2\,
      CO(0) => \cycles_current_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_current(11 downto 8),
      O(3 downto 0) => in15(11 downto 8),
      S(3) => \cycles_current[11]_i_2_n_0\,
      S(2) => \cycles_current[11]_i_3_n_0\,
      S(1) => \cycles_current[11]_i_4_n_0\,
      S(0) => \cycles_current[11]_i_5_n_0\
    );
\cycles_current_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(12),
      Q => cycles_current(12),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(13),
      Q => cycles_current(13),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(14),
      Q => cycles_current(14),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(15),
      Q => cycles_current(15),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_current_reg[11]_i_1_n_0\,
      CO(3) => \cycles_current_reg[15]_i_1_n_0\,
      CO(2) => \cycles_current_reg[15]_i_1_n_1\,
      CO(1) => \cycles_current_reg[15]_i_1_n_2\,
      CO(0) => \cycles_current_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_current(15 downto 12),
      O(3 downto 0) => in15(15 downto 12),
      S(3) => \cycles_current[15]_i_2_n_0\,
      S(2) => \cycles_current[15]_i_3_n_0\,
      S(1) => \cycles_current[15]_i_4_n_0\,
      S(0) => \cycles_current[15]_i_5_n_0\
    );
\cycles_current_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(16),
      Q => cycles_current(16),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(17),
      Q => cycles_current(17),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(18),
      Q => cycles_current(18),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(19),
      Q => cycles_current(19),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_current_reg[15]_i_1_n_0\,
      CO(3) => \cycles_current_reg[19]_i_1_n_0\,
      CO(2) => \cycles_current_reg[19]_i_1_n_1\,
      CO(1) => \cycles_current_reg[19]_i_1_n_2\,
      CO(0) => \cycles_current_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_current(19 downto 16),
      O(3 downto 0) => in15(19 downto 16),
      S(3) => \cycles_current[19]_i_2_n_0\,
      S(2) => \cycles_current[19]_i_3_n_0\,
      S(1) => \cycles_current[19]_i_4_n_0\,
      S(0) => \cycles_current[19]_i_5_n_0\
    );
\cycles_current_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => \cycles_current[1]_i_1_n_0\,
      Q => cycles_current(1),
      R => '0'
    );
\cycles_current_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(20),
      Q => cycles_current(20),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(21),
      Q => cycles_current(21),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(22),
      Q => cycles_current(22),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(23),
      Q => cycles_current(23),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_current_reg[19]_i_1_n_0\,
      CO(3) => \cycles_current_reg[23]_i_1_n_0\,
      CO(2) => \cycles_current_reg[23]_i_1_n_1\,
      CO(1) => \cycles_current_reg[23]_i_1_n_2\,
      CO(0) => \cycles_current_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_current(23 downto 20),
      O(3 downto 0) => in15(23 downto 20),
      S(3) => \cycles_current[23]_i_2_n_0\,
      S(2) => \cycles_current[23]_i_3_n_0\,
      S(1) => \cycles_current[23]_i_4_n_0\,
      S(0) => \cycles_current[23]_i_5_n_0\
    );
\cycles_current_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(24),
      Q => cycles_current(24),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(25),
      Q => cycles_current(25),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(26),
      Q => cycles_current(26),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(27),
      Q => cycles_current(27),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_current_reg[23]_i_1_n_0\,
      CO(3) => \cycles_current_reg[27]_i_1_n_0\,
      CO(2) => \cycles_current_reg[27]_i_1_n_1\,
      CO(1) => \cycles_current_reg[27]_i_1_n_2\,
      CO(0) => \cycles_current_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_current(27 downto 24),
      O(3 downto 0) => in15(27 downto 24),
      S(3) => \cycles_current[27]_i_2_n_0\,
      S(2) => \cycles_current[27]_i_3_n_0\,
      S(1) => \cycles_current[27]_i_4_n_0\,
      S(0) => \cycles_current[27]_i_5_n_0\
    );
\cycles_current_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(28),
      Q => cycles_current(28),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(29),
      Q => cycles_current(29),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => \cycles_current[2]_i_1_n_0\,
      Q => cycles_current(2),
      R => \cycles_current[3]_i_1_n_0\
    );
\cycles_current_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(30),
      Q => cycles_current(30),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[30]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_current_reg[27]_i_1_n_0\,
      CO(3 downto 2) => \NLW_cycles_current_reg[30]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cycles_current_reg[30]_i_3_n_2\,
      CO(0) => \cycles_current_reg[30]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => cycles_current(29 downto 28),
      O(3) => \NLW_cycles_current_reg[30]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => in15(30 downto 28),
      S(3) => '0',
      S(2) => \cycles_current[30]_i_7_n_0\,
      S(1) => \cycles_current[30]_i_8_n_0\,
      S(0) => \cycles_current[30]_i_9_n_0\
    );
\cycles_current_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => \cycles_current[3]_i_2_n_0\,
      Q => cycles_current(3),
      R => \cycles_current[3]_i_1_n_0\
    );
\cycles_current_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(4),
      Q => cycles_current(4),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(5),
      Q => cycles_current(5),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(6),
      Q => cycles_current(6),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(7),
      Q => cycles_current(7),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_current_reg[7]_i_2_n_0\,
      CO(3) => \cycles_current_reg[7]_i_1_n_0\,
      CO(2) => \cycles_current_reg[7]_i_1_n_1\,
      CO(1) => \cycles_current_reg[7]_i_1_n_2\,
      CO(0) => \cycles_current_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_current(7 downto 4),
      O(3 downto 0) => in15(7 downto 4),
      S(3) => \cycles_current[7]_i_3_n_0\,
      S(2) => \cycles_current[7]_i_4_n_0\,
      S(1) => \cycles_current[7]_i_5_n_0\,
      S(0) => \cycles_current[7]_i_6_n_0\
    );
\cycles_current_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_current_reg[7]_i_2_n_0\,
      CO(2) => \cycles_current_reg[7]_i_2_n_1\,
      CO(1) => \cycles_current_reg[7]_i_2_n_2\,
      CO(0) => \cycles_current_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_current(3 downto 0),
      O(3 downto 0) => in15(3 downto 0),
      S(3) => \cycles_current[7]_i_7_n_0\,
      S(2) => \cycles_current[7]_i_8_n_0\,
      S(1) => \cycles_current[7]_i_9_n_0\,
      S(0) => \cycles_current[7]_i_10_n_0\
    );
\cycles_current_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(8),
      Q => cycles_current(8),
      R => \cycles_current[30]_i_1_n_0\
    );
\cycles_current_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^clk\,
      CE => \cycles_current[30]_i_2_n_0\,
      D => in15(9),
      Q => cycles_current(9),
      R => \cycles_current[30]_i_1_n_0\
    );
ram_internal: entity work.design_1_top_level_0_0_sram_internal
     port map (
      addra(14 downto 0) => sig_sram_address(14 downto 0),
      clka => \^clk\,
      dina(7 downto 0) => B"00000000",
      douta(7 downto 0) => sig_sram_data_out(7 downto 0),
      ena => '0',
      wea(0) => sig_sram_rw_current
    );
\sig_sram_address_current[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(0),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[0]_i_2_n_0\,
      O => \sig_sram_address_current[0]_i_1_n_0\
    );
\sig_sram_address_current[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(0),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[0]_i_2_n_0\
    );
\sig_sram_address_current[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(10),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[10]_i_2_n_0\,
      O => \sig_sram_address_current[10]_i_1_n_0\
    );
\sig_sram_address_current[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(10),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[10]_i_2_n_0\
    );
\sig_sram_address_current[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(11),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[11]_i_3_n_0\,
      O => \sig_sram_address_current[11]_i_1_n_0\
    );
\sig_sram_address_current[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(11),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[11]_i_3_n_0\
    );
\sig_sram_address_current[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(12),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[12]_i_2_n_0\,
      O => \sig_sram_address_current[12]_i_1_n_0\
    );
\sig_sram_address_current[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(12),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[12]_i_2_n_0\
    );
\sig_sram_address_current[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(13),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[13]_i_2_n_0\,
      O => \sig_sram_address_current[13]_i_1_n_0\
    );
\sig_sram_address_current[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(13),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[13]_i_2_n_0\
    );
\sig_sram_address_current[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(14),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[14]_i_2_n_0\,
      O => \sig_sram_address_current[14]_i_1_n_0\
    );
\sig_sram_address_current[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(14),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[14]_i_2_n_0\
    );
\sig_sram_address_current[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(15),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[15]_i_3_n_0\,
      O => \sig_sram_address_current[15]_i_1_n_0\
    );
\sig_sram_address_current[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(15),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[15]_i_3_n_0\
    );
\sig_sram_address_current[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(16),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[16]_i_2_n_0\,
      O => \sig_sram_address_current[16]_i_1_n_0\
    );
\sig_sram_address_current[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(16),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[16]_i_2_n_0\
    );
\sig_sram_address_current[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(17),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[17]_i_2_n_0\,
      O => \sig_sram_address_current[17]_i_1_n_0\
    );
\sig_sram_address_current[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(17),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[17]_i_2_n_0\
    );
\sig_sram_address_current[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(18),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[18]_i_2_n_0\,
      O => \sig_sram_address_current[18]_i_1_n_0\
    );
\sig_sram_address_current[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(18),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[18]_i_2_n_0\
    );
\sig_sram_address_current[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(19),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[19]_i_3_n_0\,
      O => \sig_sram_address_current[19]_i_1_n_0\
    );
\sig_sram_address_current[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(19),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[19]_i_3_n_0\
    );
\sig_sram_address_current[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(1),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[1]_i_2_n_0\,
      O => \sig_sram_address_current[1]_i_1_n_0\
    );
\sig_sram_address_current[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(1),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[1]_i_2_n_0\
    );
\sig_sram_address_current[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(20),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[20]_i_2_n_0\,
      O => \sig_sram_address_current[20]_i_1_n_0\
    );
\sig_sram_address_current[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(20),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[20]_i_2_n_0\
    );
\sig_sram_address_current[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(21),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[21]_i_2_n_0\,
      O => \sig_sram_address_current[21]_i_1_n_0\
    );
\sig_sram_address_current[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(21),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[21]_i_2_n_0\
    );
\sig_sram_address_current[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(22),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[22]_i_2_n_0\,
      O => \sig_sram_address_current[22]_i_1_n_0\
    );
\sig_sram_address_current[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(22),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[22]_i_2_n_0\
    );
\sig_sram_address_current[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(23),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[23]_i_3_n_0\,
      O => \sig_sram_address_current[23]_i_1_n_0\
    );
\sig_sram_address_current[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(23),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[23]_i_3_n_0\
    );
\sig_sram_address_current[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(24),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[24]_i_2_n_0\,
      O => \sig_sram_address_current[24]_i_1_n_0\
    );
\sig_sram_address_current[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(24),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[24]_i_2_n_0\
    );
\sig_sram_address_current[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(25),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[25]_i_2_n_0\,
      O => \sig_sram_address_current[25]_i_1_n_0\
    );
\sig_sram_address_current[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(25),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[25]_i_2_n_0\
    );
\sig_sram_address_current[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(26),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[26]_i_2_n_0\,
      O => \sig_sram_address_current[26]_i_1_n_0\
    );
\sig_sram_address_current[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(26),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[26]_i_2_n_0\
    );
\sig_sram_address_current[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(27),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[27]_i_3_n_0\,
      O => \sig_sram_address_current[27]_i_1_n_0\
    );
\sig_sram_address_current[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(27),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[27]_i_3_n_0\
    );
\sig_sram_address_current[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(28),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[28]_i_2_n_0\,
      O => \sig_sram_address_current[28]_i_1_n_0\
    );
\sig_sram_address_current[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(28),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[28]_i_2_n_0\
    );
\sig_sram_address_current[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(29),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[29]_i_2_n_0\,
      O => \sig_sram_address_current[29]_i_1_n_0\
    );
\sig_sram_address_current[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(29),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[29]_i_2_n_0\
    );
\sig_sram_address_current[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(2),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[2]_i_2_n_0\,
      O => \sig_sram_address_current[2]_i_1_n_0\
    );
\sig_sram_address_current[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(2),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[2]_i_2_n_0\
    );
\sig_sram_address_current[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3330030B"
    )
        port map (
      I0 => \sig_sram_address_current[30]_i_3_n_0\,
      I1 => state_current(3),
      I2 => state_current(2),
      I3 => state_current(0),
      I4 => state_current(1),
      O => \sig_sram_address_current[30]_i_1_n_0\
    );
\sig_sram_address_current[30]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_sram_address_current_reg_n_0_[26]\,
      I1 => \sig_sram_address_current_reg_n_0_[21]\,
      I2 => \sig_sram_address_current_reg_n_0_[28]\,
      I3 => \sig_sram_address_current_reg_n_0_[23]\,
      O => \sig_sram_address_current[30]_i_10_n_0\
    );
\sig_sram_address_current[30]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_sram_address_current_reg_n_0_[18]\,
      I1 => \sig_sram_address_current_reg_n_0_[17]\,
      I2 => \sig_sram_address_current_reg_n_0_[30]\,
      I3 => \sig_sram_address_current_reg_n_0_[27]\,
      O => \sig_sram_address_current[30]_i_11_n_0\
    );
\sig_sram_address_current[30]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_sram_address(13),
      I1 => sig_sram_address(1),
      I2 => sig_sram_address(14),
      I3 => sig_sram_address(4),
      O => \sig_sram_address_current[30]_i_12_n_0\
    );
\sig_sram_address_current[30]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_sram_address(6),
      I1 => sig_sram_address(8),
      I2 => sig_sram_address(12),
      I3 => sig_sram_address(7),
      O => \sig_sram_address_current[30]_i_13_n_0\
    );
\sig_sram_address_current[30]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_sram_address(9),
      I1 => sig_sram_address(0),
      I2 => sig_sram_address(10),
      I3 => sig_sram_address(2),
      O => \sig_sram_address_current[30]_i_14_n_0\
    );
\sig_sram_address_current[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(30),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[30]_i_6_n_0\,
      O => \sig_sram_address_current[30]_i_2_n_0\
    );
\sig_sram_address_current[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \sig_sram_address_current[30]_i_5_n_0\,
      I1 => \xyz_selector_current_reg_n_0_[1]\,
      I2 => \xyz_selector_current_reg_n_0_[0]\,
      I3 => \cycles_current[30]_i_6_n_0\,
      O => \sig_sram_address_current[30]_i_3_n_0\
    );
\sig_sram_address_current[30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \sig_sram_address_current[30]_i_7_n_0\,
      I1 => \sig_sram_address_current[30]_i_8_n_0\,
      I2 => \sig_sram_address_current_reg_n_0_[15]\,
      O => \sig_sram_address_current[30]_i_5_n_0\
    );
\sig_sram_address_current[30]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(30),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[30]_i_6_n_0\
    );
\sig_sram_address_current[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_sram_address_current[30]_i_9_n_0\,
      I1 => \sig_sram_address_current[30]_i_10_n_0\,
      I2 => \sig_sram_address_current[30]_i_11_n_0\,
      I3 => \sig_sram_address_current_reg_n_0_[22]\,
      I4 => \sig_sram_address_current_reg_n_0_[29]\,
      I5 => \sig_sram_address_current_reg_n_0_[19]\,
      O => \sig_sram_address_current[30]_i_7_n_0\
    );
\sig_sram_address_current[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \sig_sram_address_current[30]_i_12_n_0\,
      I1 => \sig_sram_address_current[30]_i_13_n_0\,
      I2 => \sig_sram_address_current[30]_i_14_n_0\,
      I3 => sig_sram_address(5),
      I4 => sig_sram_address(11),
      I5 => sig_sram_address(3),
      O => \sig_sram_address_current[30]_i_8_n_0\
    );
\sig_sram_address_current[30]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_sram_address_current_reg_n_0_[20]\,
      I1 => \sig_sram_address_current_reg_n_0_[25]\,
      I2 => \sig_sram_address_current_reg_n_0_[24]\,
      I3 => \sig_sram_address_current_reg_n_0_[16]\,
      O => \sig_sram_address_current[30]_i_9_n_0\
    );
\sig_sram_address_current[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(3),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[3]_i_3_n_0\,
      O => \sig_sram_address_current[3]_i_1_n_0\
    );
\sig_sram_address_current[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(3),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[3]_i_3_n_0\
    );
\sig_sram_address_current[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_sram_address(0),
      O => \sig_sram_address_current[3]_i_4_n_0\
    );
\sig_sram_address_current[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(4),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[4]_i_2_n_0\,
      O => \sig_sram_address_current[4]_i_1_n_0\
    );
\sig_sram_address_current[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(4),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[4]_i_2_n_0\
    );
\sig_sram_address_current[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(5),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[5]_i_2_n_0\,
      O => \sig_sram_address_current[5]_i_1_n_0\
    );
\sig_sram_address_current[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(5),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[5]_i_2_n_0\
    );
\sig_sram_address_current[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(6),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[6]_i_2_n_0\,
      O => \sig_sram_address_current[6]_i_1_n_0\
    );
\sig_sram_address_current[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(6),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[6]_i_2_n_0\
    );
\sig_sram_address_current[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(7),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[7]_i_3_n_0\,
      O => \sig_sram_address_current[7]_i_1_n_0\
    );
\sig_sram_address_current[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(7),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[7]_i_3_n_0\
    );
\sig_sram_address_current[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(8),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[8]_i_2_n_0\,
      O => \sig_sram_address_current[8]_i_1_n_0\
    );
\sig_sram_address_current[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(8),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[8]_i_2_n_0\
    );
\sig_sram_address_current[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => in10(9),
      I1 => \sig_sram_address_current[30]_i_5_n_0\,
      I2 => state_current(3),
      I3 => \sig_sram_address_current[9]_i_2_n_0\,
      O => \sig_sram_address_current[9]_i_1_n_0\
    );
\sig_sram_address_current[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048888"
    )
        port map (
      I0 => state_current(2),
      I1 => in10(9),
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I3 => state_current(1),
      I4 => state_current(0),
      O => \sig_sram_address_current[9]_i_2_n_0\
    );
\sig_sram_address_current_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[0]_i_1_n_0\,
      Q => sig_sram_address(0),
      R => '0'
    );
\sig_sram_address_current_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[10]_i_1_n_0\,
      Q => sig_sram_address(10),
      R => '0'
    );
\sig_sram_address_current_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[11]_i_1_n_0\,
      Q => sig_sram_address(11),
      R => '0'
    );
\sig_sram_address_current_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_sram_address_current_reg[7]_i_2_n_0\,
      CO(3) => \sig_sram_address_current_reg[11]_i_2_n_0\,
      CO(2) => \sig_sram_address_current_reg[11]_i_2_n_1\,
      CO(1) => \sig_sram_address_current_reg[11]_i_2_n_2\,
      CO(0) => \sig_sram_address_current_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in10(11 downto 8),
      S(3 downto 0) => sig_sram_address(11 downto 8)
    );
\sig_sram_address_current_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[12]_i_1_n_0\,
      Q => sig_sram_address(12),
      R => '0'
    );
\sig_sram_address_current_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[13]_i_1_n_0\,
      Q => sig_sram_address(13),
      R => '0'
    );
\sig_sram_address_current_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[14]_i_1_n_0\,
      Q => sig_sram_address(14),
      R => '0'
    );
\sig_sram_address_current_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[15]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[15]\,
      R => '0'
    );
\sig_sram_address_current_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_sram_address_current_reg[11]_i_2_n_0\,
      CO(3) => \sig_sram_address_current_reg[15]_i_2_n_0\,
      CO(2) => \sig_sram_address_current_reg[15]_i_2_n_1\,
      CO(1) => \sig_sram_address_current_reg[15]_i_2_n_2\,
      CO(0) => \sig_sram_address_current_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in10(15 downto 12),
      S(3) => \sig_sram_address_current_reg_n_0_[15]\,
      S(2 downto 0) => sig_sram_address(14 downto 12)
    );
\sig_sram_address_current_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[16]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[16]\,
      R => '0'
    );
\sig_sram_address_current_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[17]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[17]\,
      R => '0'
    );
\sig_sram_address_current_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[18]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[18]\,
      R => '0'
    );
\sig_sram_address_current_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[19]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[19]\,
      R => '0'
    );
\sig_sram_address_current_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_sram_address_current_reg[15]_i_2_n_0\,
      CO(3) => \sig_sram_address_current_reg[19]_i_2_n_0\,
      CO(2) => \sig_sram_address_current_reg[19]_i_2_n_1\,
      CO(1) => \sig_sram_address_current_reg[19]_i_2_n_2\,
      CO(0) => \sig_sram_address_current_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in10(19 downto 16),
      S(3) => \sig_sram_address_current_reg_n_0_[19]\,
      S(2) => \sig_sram_address_current_reg_n_0_[18]\,
      S(1) => \sig_sram_address_current_reg_n_0_[17]\,
      S(0) => \sig_sram_address_current_reg_n_0_[16]\
    );
\sig_sram_address_current_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[1]_i_1_n_0\,
      Q => sig_sram_address(1),
      R => '0'
    );
\sig_sram_address_current_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[20]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[20]\,
      R => '0'
    );
\sig_sram_address_current_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[21]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[21]\,
      R => '0'
    );
\sig_sram_address_current_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[22]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[22]\,
      R => '0'
    );
\sig_sram_address_current_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[23]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[23]\,
      R => '0'
    );
\sig_sram_address_current_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_sram_address_current_reg[19]_i_2_n_0\,
      CO(3) => \sig_sram_address_current_reg[23]_i_2_n_0\,
      CO(2) => \sig_sram_address_current_reg[23]_i_2_n_1\,
      CO(1) => \sig_sram_address_current_reg[23]_i_2_n_2\,
      CO(0) => \sig_sram_address_current_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in10(23 downto 20),
      S(3) => \sig_sram_address_current_reg_n_0_[23]\,
      S(2) => \sig_sram_address_current_reg_n_0_[22]\,
      S(1) => \sig_sram_address_current_reg_n_0_[21]\,
      S(0) => \sig_sram_address_current_reg_n_0_[20]\
    );
\sig_sram_address_current_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[24]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[24]\,
      R => '0'
    );
\sig_sram_address_current_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[25]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[25]\,
      R => '0'
    );
\sig_sram_address_current_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[26]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[26]\,
      R => '0'
    );
\sig_sram_address_current_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[27]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[27]\,
      R => '0'
    );
\sig_sram_address_current_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_sram_address_current_reg[23]_i_2_n_0\,
      CO(3) => \sig_sram_address_current_reg[27]_i_2_n_0\,
      CO(2) => \sig_sram_address_current_reg[27]_i_2_n_1\,
      CO(1) => \sig_sram_address_current_reg[27]_i_2_n_2\,
      CO(0) => \sig_sram_address_current_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in10(27 downto 24),
      S(3) => \sig_sram_address_current_reg_n_0_[27]\,
      S(2) => \sig_sram_address_current_reg_n_0_[26]\,
      S(1) => \sig_sram_address_current_reg_n_0_[25]\,
      S(0) => \sig_sram_address_current_reg_n_0_[24]\
    );
\sig_sram_address_current_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[28]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[28]\,
      R => '0'
    );
\sig_sram_address_current_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[29]_i_1_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[29]\,
      R => '0'
    );
\sig_sram_address_current_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[2]_i_1_n_0\,
      Q => sig_sram_address(2),
      R => '0'
    );
\sig_sram_address_current_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[30]_i_2_n_0\,
      Q => \sig_sram_address_current_reg_n_0_[30]\,
      R => '0'
    );
\sig_sram_address_current_reg[30]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_sram_address_current_reg[27]_i_2_n_0\,
      CO(3 downto 2) => \NLW_sig_sram_address_current_reg[30]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sig_sram_address_current_reg[30]_i_4_n_2\,
      CO(0) => \sig_sram_address_current_reg[30]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sig_sram_address_current_reg[30]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => in10(30 downto 28),
      S(3) => '0',
      S(2) => \sig_sram_address_current_reg_n_0_[30]\,
      S(1) => \sig_sram_address_current_reg_n_0_[29]\,
      S(0) => \sig_sram_address_current_reg_n_0_[28]\
    );
\sig_sram_address_current_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[3]_i_1_n_0\,
      Q => sig_sram_address(3),
      R => '0'
    );
\sig_sram_address_current_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_sram_address_current_reg[3]_i_2_n_0\,
      CO(2) => \sig_sram_address_current_reg[3]_i_2_n_1\,
      CO(1) => \sig_sram_address_current_reg[3]_i_2_n_2\,
      CO(0) => \sig_sram_address_current_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sig_sram_address(0),
      O(3 downto 0) => in10(3 downto 0),
      S(3 downto 1) => sig_sram_address(3 downto 1),
      S(0) => \sig_sram_address_current[3]_i_4_n_0\
    );
\sig_sram_address_current_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[4]_i_1_n_0\,
      Q => sig_sram_address(4),
      R => '0'
    );
\sig_sram_address_current_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[5]_i_1_n_0\,
      Q => sig_sram_address(5),
      R => '0'
    );
\sig_sram_address_current_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[6]_i_1_n_0\,
      Q => sig_sram_address(6),
      R => '0'
    );
\sig_sram_address_current_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[7]_i_1_n_0\,
      Q => sig_sram_address(7),
      R => '0'
    );
\sig_sram_address_current_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_sram_address_current_reg[3]_i_2_n_0\,
      CO(3) => \sig_sram_address_current_reg[7]_i_2_n_0\,
      CO(2) => \sig_sram_address_current_reg[7]_i_2_n_1\,
      CO(1) => \sig_sram_address_current_reg[7]_i_2_n_2\,
      CO(0) => \sig_sram_address_current_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in10(7 downto 4),
      S(3 downto 0) => sig_sram_address(7 downto 4)
    );
\sig_sram_address_current_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[8]_i_1_n_0\,
      Q => sig_sram_address(8),
      R => '0'
    );
\sig_sram_address_current_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_sram_address_current[30]_i_1_n_0\,
      D => \sig_sram_address_current[9]_i_1_n_0\,
      Q => sig_sram_address(9),
      R => '0'
    );
\sig_sram_rw_current[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFFFF703000004"
    )
        port map (
      I0 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I1 => state_current(0),
      I2 => state_current(3),
      I3 => state_current(1),
      I4 => state_current(2),
      I5 => sig_sram_rw_current,
      O => \sig_sram_rw_current[0]_i_1_n_0\
    );
\sig_sram_rw_current_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sig_sram_rw_current[0]_i_1_n_0\,
      Q => sig_sram_rw_current,
      R => '0'
    );
\sig_uart_bytes_received_current[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => state_current(1),
      I1 => state_current(0),
      I2 => state_current(3),
      I3 => state_current(2),
      O => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => state_current(3),
      I1 => state_current(0),
      I2 => state_current(1),
      I3 => state_current(2),
      O => \sig_uart_bytes_received_current[30]_i_2_n_0\
    );
\sig_uart_bytes_received_current[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_uart_bytes_received_current(0),
      O => \sig_uart_bytes_received_current[3]_i_2_n_0\
    );
\sig_uart_bytes_received_current_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(0),
      Q => sig_uart_bytes_received_current(0),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(10),
      Q => sig_uart_bytes_received_current(10),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(11),
      Q => sig_uart_bytes_received_current(11),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_uart_bytes_received_current_reg[7]_i_1_n_0\,
      CO(3) => \sig_uart_bytes_received_current_reg[11]_i_1_n_0\,
      CO(2) => \sig_uart_bytes_received_current_reg[11]_i_1_n_1\,
      CO(1) => \sig_uart_bytes_received_current_reg[11]_i_1_n_2\,
      CO(0) => \sig_uart_bytes_received_current_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in19(11 downto 8),
      S(3 downto 0) => sig_uart_bytes_received_current(11 downto 8)
    );
\sig_uart_bytes_received_current_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(12),
      Q => sig_uart_bytes_received_current(12),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(13),
      Q => sig_uart_bytes_received_current(13),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(14),
      Q => sig_uart_bytes_received_current(14),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(15),
      Q => sig_uart_bytes_received_current(15),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_uart_bytes_received_current_reg[11]_i_1_n_0\,
      CO(3) => \sig_uart_bytes_received_current_reg[15]_i_1_n_0\,
      CO(2) => \sig_uart_bytes_received_current_reg[15]_i_1_n_1\,
      CO(1) => \sig_uart_bytes_received_current_reg[15]_i_1_n_2\,
      CO(0) => \sig_uart_bytes_received_current_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in19(15 downto 12),
      S(3 downto 0) => sig_uart_bytes_received_current(15 downto 12)
    );
\sig_uart_bytes_received_current_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(16),
      Q => sig_uart_bytes_received_current(16),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(17),
      Q => sig_uart_bytes_received_current(17),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(18),
      Q => sig_uart_bytes_received_current(18),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(19),
      Q => sig_uart_bytes_received_current(19),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_uart_bytes_received_current_reg[15]_i_1_n_0\,
      CO(3) => \sig_uart_bytes_received_current_reg[19]_i_1_n_0\,
      CO(2) => \sig_uart_bytes_received_current_reg[19]_i_1_n_1\,
      CO(1) => \sig_uart_bytes_received_current_reg[19]_i_1_n_2\,
      CO(0) => \sig_uart_bytes_received_current_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in19(19 downto 16),
      S(3 downto 0) => sig_uart_bytes_received_current(19 downto 16)
    );
\sig_uart_bytes_received_current_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(1),
      Q => sig_uart_bytes_received_current(1),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(20),
      Q => sig_uart_bytes_received_current(20),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(21),
      Q => sig_uart_bytes_received_current(21),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(22),
      Q => sig_uart_bytes_received_current(22),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(23),
      Q => sig_uart_bytes_received_current(23),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_uart_bytes_received_current_reg[19]_i_1_n_0\,
      CO(3) => \sig_uart_bytes_received_current_reg[23]_i_1_n_0\,
      CO(2) => \sig_uart_bytes_received_current_reg[23]_i_1_n_1\,
      CO(1) => \sig_uart_bytes_received_current_reg[23]_i_1_n_2\,
      CO(0) => \sig_uart_bytes_received_current_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in19(23 downto 20),
      S(3 downto 0) => sig_uart_bytes_received_current(23 downto 20)
    );
\sig_uart_bytes_received_current_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(24),
      Q => sig_uart_bytes_received_current(24),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(25),
      Q => sig_uart_bytes_received_current(25),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(26),
      Q => sig_uart_bytes_received_current(26),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(27),
      Q => sig_uart_bytes_received_current(27),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_uart_bytes_received_current_reg[23]_i_1_n_0\,
      CO(3) => \sig_uart_bytes_received_current_reg[27]_i_1_n_0\,
      CO(2) => \sig_uart_bytes_received_current_reg[27]_i_1_n_1\,
      CO(1) => \sig_uart_bytes_received_current_reg[27]_i_1_n_2\,
      CO(0) => \sig_uart_bytes_received_current_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in19(27 downto 24),
      S(3 downto 0) => sig_uart_bytes_received_current(27 downto 24)
    );
\sig_uart_bytes_received_current_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(28),
      Q => sig_uart_bytes_received_current(28),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(29),
      Q => sig_uart_bytes_received_current(29),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(2),
      Q => sig_uart_bytes_received_current(2),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(30),
      Q => sig_uart_bytes_received_current(30),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[30]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_uart_bytes_received_current_reg[27]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sig_uart_bytes_received_current_reg[30]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sig_uart_bytes_received_current_reg[30]_i_3_n_2\,
      CO(0) => \sig_uart_bytes_received_current_reg[30]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sig_uart_bytes_received_current_reg[30]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => in19(30 downto 28),
      S(3) => '0',
      S(2 downto 0) => sig_uart_bytes_received_current(30 downto 28)
    );
\sig_uart_bytes_received_current_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(3),
      Q => sig_uart_bytes_received_current(3),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_uart_bytes_received_current_reg[3]_i_1_n_0\,
      CO(2) => \sig_uart_bytes_received_current_reg[3]_i_1_n_1\,
      CO(1) => \sig_uart_bytes_received_current_reg[3]_i_1_n_2\,
      CO(0) => \sig_uart_bytes_received_current_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sig_uart_bytes_received_current(0),
      O(3 downto 0) => in19(3 downto 0),
      S(3 downto 1) => sig_uart_bytes_received_current(3 downto 1),
      S(0) => \sig_uart_bytes_received_current[3]_i_2_n_0\
    );
\sig_uart_bytes_received_current_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(4),
      Q => sig_uart_bytes_received_current(4),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(5),
      Q => sig_uart_bytes_received_current(5),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(6),
      Q => sig_uart_bytes_received_current(6),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(7),
      Q => sig_uart_bytes_received_current(7),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_uart_bytes_received_current_reg[3]_i_1_n_0\,
      CO(3) => \sig_uart_bytes_received_current_reg[7]_i_1_n_0\,
      CO(2) => \sig_uart_bytes_received_current_reg[7]_i_1_n_1\,
      CO(1) => \sig_uart_bytes_received_current_reg[7]_i_1_n_2\,
      CO(0) => \sig_uart_bytes_received_current_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in19(7 downto 4),
      S(3 downto 0) => sig_uart_bytes_received_current(7 downto 4)
    );
\sig_uart_bytes_received_current_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(8),
      Q => sig_uart_bytes_received_current(8),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_uart_bytes_received_current_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_uart_bytes_received_current[30]_i_2_n_0\,
      D => in19(9),
      Q => sig_uart_bytes_received_current(9),
      R => \sig_uart_bytes_received_current[30]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sig_vram_addr_wr_pointer_next0(0),
      I1 => state_current(3),
      I2 => state_current(1),
      O => \sig_vram_addr_wr_pointer_current[0]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sig_vram_addr_wr_pointer_next0(10),
      I1 => state_current(3),
      I2 => state_current(1),
      O => \sig_vram_addr_wr_pointer_current[10]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sig_vram_addr_wr_pointer_next0(11),
      I1 => state_current(3),
      I2 => state_current(1),
      O => \sig_vram_addr_wr_pointer_current[11]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sig_vram_addr_wr_pointer_next0(12),
      I1 => state_current(3),
      I2 => state_current(1),
      O => \sig_vram_addr_wr_pointer_current[12]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sig_vram_addr_wr_pointer_next0(13),
      I1 => state_current(3),
      I2 => state_current(1),
      O => \sig_vram_addr_wr_pointer_current[13]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sig_vram_addr_wr_pointer_next0(14),
      I1 => state_current(3),
      I2 => state_current(1),
      O => \sig_vram_addr_wr_pointer_current[14]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000E30"
    )
        port map (
      I0 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I1 => state_current(3),
      I2 => state_current(1),
      I3 => state_current(0),
      I4 => state_current(2),
      I5 => \FSM_sequential_state_current[0]_i_3_n_0\,
      O => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E30"
    )
        port map (
      I0 => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\,
      I1 => state_current(3),
      I2 => state_current(1),
      I3 => state_current(0),
      I4 => state_current(2),
      O => \sig_vram_addr_wr_pointer_current[15]_i_2_n_0\
    );
\sig_vram_addr_wr_pointer_current[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sig_vram_addr_wr_pointer_next0(15),
      I1 => state_current(3),
      I2 => state_current(1),
      O => \sig_vram_addr_wr_pointer_current[15]_i_3_n_0\
    );
\sig_vram_addr_wr_pointer_current[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \sig_vram_addr_wr_pointer_current[15]_i_6_n_0\,
      I1 => \sig_sram_address_current[30]_i_7_n_0\,
      I2 => \sig_sram_address_current_reg_n_0_[15]\,
      O => \sig_vram_addr_wr_pointer_current[15]_i_4_n_0\
    );
\sig_vram_addr_wr_pointer_current[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \sig_vram_addr_wr_pointer_current[15]_i_7_n_0\,
      I1 => \sig_vram_addr_wr_pointer_current[15]_i_8_n_0\,
      I2 => \sig_vram_addr_wr_pointer_current[15]_i_9_n_0\,
      I3 => sig_sram_address(6),
      I4 => sig_sram_address(13),
      I5 => sig_sram_address(2),
      O => \sig_vram_addr_wr_pointer_current[15]_i_6_n_0\
    );
\sig_vram_addr_wr_pointer_current[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sig_sram_address(11),
      I1 => sig_sram_address(10),
      I2 => sig_sram_address(4),
      I3 => sig_sram_address(9),
      O => \sig_vram_addr_wr_pointer_current[15]_i_7_n_0\
    );
\sig_vram_addr_wr_pointer_current[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sig_sram_address(14),
      I1 => sig_sram_address(12),
      I2 => sig_sram_address(7),
      I3 => sig_sram_address(5),
      O => \sig_vram_addr_wr_pointer_current[15]_i_8_n_0\
    );
\sig_vram_addr_wr_pointer_current[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sig_sram_address(0),
      I1 => sig_sram_address(3),
      I2 => sig_sram_address(1),
      I3 => sig_sram_address(8),
      O => \sig_vram_addr_wr_pointer_current[15]_i_9_n_0\
    );
\sig_vram_addr_wr_pointer_current[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sig_vram_addr_wr_pointer_next0(1),
      I1 => state_current(3),
      I2 => state_current(1),
      O => \sig_vram_addr_wr_pointer_current[1]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sig_vram_addr_wr_pointer_next0(2),
      I1 => state_current(3),
      I2 => state_current(1),
      O => \sig_vram_addr_wr_pointer_current[2]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sig_vram_addr_wr_pointer_next0(3),
      I1 => state_current(3),
      I2 => state_current(1),
      O => \sig_vram_addr_wr_pointer_current[3]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_vram_addr_wr_pointer_current(0),
      O => \sig_vram_addr_wr_pointer_current[3]_i_3_n_0\
    );
\sig_vram_addr_wr_pointer_current[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sig_vram_addr_wr_pointer_next0(4),
      I1 => state_current(3),
      I2 => state_current(1),
      O => \sig_vram_addr_wr_pointer_current[4]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sig_vram_addr_wr_pointer_next0(5),
      I1 => state_current(3),
      I2 => state_current(1),
      O => \sig_vram_addr_wr_pointer_current[5]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sig_vram_addr_wr_pointer_next0(6),
      I1 => state_current(3),
      I2 => state_current(1),
      O => \sig_vram_addr_wr_pointer_current[6]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sig_vram_addr_wr_pointer_next0(7),
      I1 => state_current(3),
      I2 => state_current(1),
      O => \sig_vram_addr_wr_pointer_current[7]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sig_vram_addr_wr_pointer_next0(8),
      I1 => state_current(3),
      I2 => state_current(1),
      O => \sig_vram_addr_wr_pointer_current[8]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sig_vram_addr_wr_pointer_next0(9),
      I1 => state_current(3),
      I2 => state_current(1),
      O => \sig_vram_addr_wr_pointer_current[9]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_vram_addr_wr_pointer_current[15]_i_2_n_0\,
      D => \sig_vram_addr_wr_pointer_current[0]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(0),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_vram_addr_wr_pointer_current[15]_i_2_n_0\,
      D => \sig_vram_addr_wr_pointer_current[10]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(10),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_vram_addr_wr_pointer_current[15]_i_2_n_0\,
      D => \sig_vram_addr_wr_pointer_current[11]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(11),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_vram_addr_wr_pointer_current_reg[7]_i_2_n_0\,
      CO(3) => \sig_vram_addr_wr_pointer_current_reg[11]_i_2_n_0\,
      CO(2) => \sig_vram_addr_wr_pointer_current_reg[11]_i_2_n_1\,
      CO(1) => \sig_vram_addr_wr_pointer_current_reg[11]_i_2_n_2\,
      CO(0) => \sig_vram_addr_wr_pointer_current_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sig_vram_addr_wr_pointer_next0(11 downto 8),
      S(3 downto 0) => sig_vram_addr_wr_pointer_current(11 downto 8)
    );
\sig_vram_addr_wr_pointer_current_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_vram_addr_wr_pointer_current[15]_i_2_n_0\,
      D => \sig_vram_addr_wr_pointer_current[12]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(12),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_vram_addr_wr_pointer_current[15]_i_2_n_0\,
      D => \sig_vram_addr_wr_pointer_current[13]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(13),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_vram_addr_wr_pointer_current[15]_i_2_n_0\,
      D => \sig_vram_addr_wr_pointer_current[14]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(14),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_vram_addr_wr_pointer_current[15]_i_2_n_0\,
      D => \sig_vram_addr_wr_pointer_current[15]_i_3_n_0\,
      Q => sig_vram_addr_wr_pointer_current(15),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_vram_addr_wr_pointer_current_reg[11]_i_2_n_0\,
      CO(3) => \NLW_sig_vram_addr_wr_pointer_current_reg[15]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \sig_vram_addr_wr_pointer_current_reg[15]_i_5_n_1\,
      CO(1) => \sig_vram_addr_wr_pointer_current_reg[15]_i_5_n_2\,
      CO(0) => \sig_vram_addr_wr_pointer_current_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sig_vram_addr_wr_pointer_next0(15 downto 12),
      S(3 downto 0) => sig_vram_addr_wr_pointer_current(15 downto 12)
    );
\sig_vram_addr_wr_pointer_current_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_vram_addr_wr_pointer_current[15]_i_2_n_0\,
      D => \sig_vram_addr_wr_pointer_current[1]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(1),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_vram_addr_wr_pointer_current[15]_i_2_n_0\,
      D => \sig_vram_addr_wr_pointer_current[2]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(2),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_vram_addr_wr_pointer_current[15]_i_2_n_0\,
      D => \sig_vram_addr_wr_pointer_current[3]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(3),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_vram_addr_wr_pointer_current_reg[3]_i_2_n_0\,
      CO(2) => \sig_vram_addr_wr_pointer_current_reg[3]_i_2_n_1\,
      CO(1) => \sig_vram_addr_wr_pointer_current_reg[3]_i_2_n_2\,
      CO(0) => \sig_vram_addr_wr_pointer_current_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sig_vram_addr_wr_pointer_current(0),
      O(3 downto 0) => sig_vram_addr_wr_pointer_next0(3 downto 0),
      S(3 downto 1) => sig_vram_addr_wr_pointer_current(3 downto 1),
      S(0) => \sig_vram_addr_wr_pointer_current[3]_i_3_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_vram_addr_wr_pointer_current[15]_i_2_n_0\,
      D => \sig_vram_addr_wr_pointer_current[4]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(4),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_vram_addr_wr_pointer_current[15]_i_2_n_0\,
      D => \sig_vram_addr_wr_pointer_current[5]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(5),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_vram_addr_wr_pointer_current[15]_i_2_n_0\,
      D => \sig_vram_addr_wr_pointer_current[6]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(6),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_vram_addr_wr_pointer_current[15]_i_2_n_0\,
      D => \sig_vram_addr_wr_pointer_current[7]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(7),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_vram_addr_wr_pointer_current_reg[3]_i_2_n_0\,
      CO(3) => \sig_vram_addr_wr_pointer_current_reg[7]_i_2_n_0\,
      CO(2) => \sig_vram_addr_wr_pointer_current_reg[7]_i_2_n_1\,
      CO(1) => \sig_vram_addr_wr_pointer_current_reg[7]_i_2_n_2\,
      CO(0) => \sig_vram_addr_wr_pointer_current_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sig_vram_addr_wr_pointer_next0(7 downto 4),
      S(3 downto 0) => sig_vram_addr_wr_pointer_current(7 downto 4)
    );
\sig_vram_addr_wr_pointer_current_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_vram_addr_wr_pointer_current[15]_i_2_n_0\,
      D => \sig_vram_addr_wr_pointer_current[8]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(8),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\sig_vram_addr_wr_pointer_current_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => \sig_vram_addr_wr_pointer_current[15]_i_2_n_0\,
      D => \sig_vram_addr_wr_pointer_current[9]_i_1_n_0\,
      Q => sig_vram_addr_wr_pointer_current(9),
      R => \sig_vram_addr_wr_pointer_current[15]_i_1_n_0\
    );
\xyz_selector_current[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \sig_sram_address_current[30]_i_5_n_0\,
      I1 => \xyz_selector_current_reg_n_0_[1]\,
      I2 => xyz_selector_next,
      O => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \sig_sram_address_current[30]_i_3_n_0\,
      I1 => state_current(3),
      I2 => state_current(2),
      I3 => state_current(1),
      I4 => state_current(0),
      O => xyz_selector_next
    );
\xyz_selector_current[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \xyz_selector_current_reg_n_0_[0]\,
      O => \xyz_selector_current[3]_i_2_n_0\
    );
\xyz_selector_current_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(0),
      Q => \xyz_selector_current_reg_n_0_[0]\,
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(10),
      Q => p_0_in(20),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(11),
      Q => p_0_in(19),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \xyz_selector_current_reg[7]_i_1_n_0\,
      CO(3) => \xyz_selector_current_reg[11]_i_1_n_0\,
      CO(2) => \xyz_selector_current_reg[11]_i_1_n_1\,
      CO(1) => \xyz_selector_current_reg[11]_i_1_n_2\,
      CO(0) => \xyz_selector_current_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => xyz_selector_next0(11 downto 8),
      S(3) => p_0_in(19),
      S(2) => p_0_in(20),
      S(1) => p_0_in(21),
      S(0) => p_0_in(22)
    );
\xyz_selector_current_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(12),
      Q => p_0_in(18),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(13),
      Q => p_0_in(17),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(14),
      Q => p_0_in(16),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(15),
      Q => p_0_in(15),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \xyz_selector_current_reg[11]_i_1_n_0\,
      CO(3) => \xyz_selector_current_reg[15]_i_1_n_0\,
      CO(2) => \xyz_selector_current_reg[15]_i_1_n_1\,
      CO(1) => \xyz_selector_current_reg[15]_i_1_n_2\,
      CO(0) => \xyz_selector_current_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => xyz_selector_next0(15 downto 12),
      S(3) => p_0_in(15),
      S(2) => p_0_in(16),
      S(1) => p_0_in(17),
      S(0) => p_0_in(18)
    );
\xyz_selector_current_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(16),
      Q => p_0_in(14),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(17),
      Q => p_0_in(13),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(18),
      Q => p_0_in(12),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(19),
      Q => p_0_in(11),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \xyz_selector_current_reg[15]_i_1_n_0\,
      CO(3) => \xyz_selector_current_reg[19]_i_1_n_0\,
      CO(2) => \xyz_selector_current_reg[19]_i_1_n_1\,
      CO(1) => \xyz_selector_current_reg[19]_i_1_n_2\,
      CO(0) => \xyz_selector_current_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => xyz_selector_next0(19 downto 16),
      S(3) => p_0_in(11),
      S(2) => p_0_in(12),
      S(1) => p_0_in(13),
      S(0) => p_0_in(14)
    );
\xyz_selector_current_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(1),
      Q => \xyz_selector_current_reg_n_0_[1]\,
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(20),
      Q => p_0_in(10),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(21),
      Q => p_0_in(9),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(22),
      Q => p_0_in(8),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(23),
      Q => p_0_in(7),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \xyz_selector_current_reg[19]_i_1_n_0\,
      CO(3) => \xyz_selector_current_reg[23]_i_1_n_0\,
      CO(2) => \xyz_selector_current_reg[23]_i_1_n_1\,
      CO(1) => \xyz_selector_current_reg[23]_i_1_n_2\,
      CO(0) => \xyz_selector_current_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => xyz_selector_next0(23 downto 20),
      S(3) => p_0_in(7),
      S(2) => p_0_in(8),
      S(1) => p_0_in(9),
      S(0) => p_0_in(10)
    );
\xyz_selector_current_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(24),
      Q => p_0_in(6),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(25),
      Q => p_0_in(5),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(26),
      Q => p_0_in(4),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(27),
      Q => p_0_in(3),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \xyz_selector_current_reg[23]_i_1_n_0\,
      CO(3) => \xyz_selector_current_reg[27]_i_1_n_0\,
      CO(2) => \xyz_selector_current_reg[27]_i_1_n_1\,
      CO(1) => \xyz_selector_current_reg[27]_i_1_n_2\,
      CO(0) => \xyz_selector_current_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => xyz_selector_next0(27 downto 24),
      S(3) => p_0_in(3),
      S(2) => p_0_in(4),
      S(1) => p_0_in(5),
      S(0) => p_0_in(6)
    );
\xyz_selector_current_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(28),
      Q => p_0_in(2),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(29),
      Q => p_0_in(1),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(2),
      Q => p_0_in(28),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(30),
      Q => p_0_in(0),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[30]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \xyz_selector_current_reg[27]_i_1_n_0\,
      CO(3 downto 2) => \NLW_xyz_selector_current_reg[30]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \xyz_selector_current_reg[30]_i_3_n_2\,
      CO(0) => \xyz_selector_current_reg[30]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_xyz_selector_current_reg[30]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => xyz_selector_next0(30 downto 28),
      S(3) => '0',
      S(2) => p_0_in(0),
      S(1) => p_0_in(1),
      S(0) => p_0_in(2)
    );
\xyz_selector_current_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(3),
      Q => p_0_in(27),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \xyz_selector_current_reg[3]_i_1_n_0\,
      CO(2) => \xyz_selector_current_reg[3]_i_1_n_1\,
      CO(1) => \xyz_selector_current_reg[3]_i_1_n_2\,
      CO(0) => \xyz_selector_current_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \xyz_selector_current_reg_n_0_[0]\,
      O(3 downto 0) => xyz_selector_next0(3 downto 0),
      S(3) => p_0_in(27),
      S(2) => p_0_in(28),
      S(1) => \xyz_selector_current_reg_n_0_[1]\,
      S(0) => \xyz_selector_current[3]_i_2_n_0\
    );
\xyz_selector_current_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(4),
      Q => p_0_in(26),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(5),
      Q => p_0_in(25),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(6),
      Q => p_0_in(24),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(7),
      Q => p_0_in(23),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \xyz_selector_current_reg[3]_i_1_n_0\,
      CO(3) => \xyz_selector_current_reg[7]_i_1_n_0\,
      CO(2) => \xyz_selector_current_reg[7]_i_1_n_1\,
      CO(1) => \xyz_selector_current_reg[7]_i_1_n_2\,
      CO(0) => \xyz_selector_current_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => xyz_selector_next0(7 downto 4),
      S(3) => p_0_in(23),
      S(2) => p_0_in(24),
      S(1) => p_0_in(25),
      S(0) => p_0_in(26)
    );
\xyz_selector_current_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(8),
      Q => p_0_in(22),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
\xyz_selector_current_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => xyz_selector_next,
      D => xyz_selector_next0(9),
      Q => p_0_in(21),
      R => \xyz_selector_current[30]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_top_level_0_0 is
  port (
    clk : in STD_LOGIC;
    JA4 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_top_level_0_0 : entity is "design_1_top_level_0_0,top_level,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_top_level_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of design_1_top_level_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of design_1_top_level_0_0 : entity is "top_level,Vivado 2018.3";
end design_1_top_level_0_0;

architecture STRUCTURE of design_1_top_level_0_0 is
  attribute ANGLE_STEP_INITIAL : integer;
  attribute ANGLE_STEP_INITIAL of U0 : label is 1;
  attribute ANGLE_WIDTH : integer;
  attribute ANGLE_WIDTH of U0 : label is 10;
  attribute COORDS_WIDTH : integer;
  attribute COORDS_WIDTH of U0 : label is 8;
  attribute CORDIC_OFFSET : integer;
  attribute CORDIC_OFFSET of U0 : label is 4;
  attribute CORDIC_STAGES : integer;
  attribute CORDIC_STAGES of U0 : label is 8;
  attribute CORDIC_WIDTH : integer;
  attribute CORDIC_WIDTH of U0 : label is 12;
  attribute CYCLES_TO_WAIT : integer;
  attribute CYCLES_TO_WAIT of U0 : label is 4000;
  attribute CYCLES_TO_WAIT_TO_CORDIC_TO_FINISH : integer;
  attribute CYCLES_TO_WAIT_TO_CORDIC_TO_FINISH of U0 : label is 10;
  attribute DPRAM_ADDR_BITS : integer;
  attribute DPRAM_ADDR_BITS of U0 : label is 16;
  attribute DPRAM_DATA_BITS_WIDTH : integer;
  attribute DPRAM_DATA_BITS_WIDTH of U0 : label is 1;
  attribute RAM_ADDRESS_WIDTH : integer;
  attribute RAM_ADDRESS_WIDTH of U0 : label is 15;
  attribute RAM_DATA_WIDTH : integer;
  attribute RAM_DATA_WIDTH of U0 : label is 8;
  attribute UART_BYTES_TO_RECEIVE : integer;
  attribute UART_BYTES_TO_RECEIVE of U0 : label is 32768;
  attribute UART_COORDS_WIDTH : integer;
  attribute UART_COORDS_WIDTH of U0 : label is 8;
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 10000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
begin
U0: entity work.design_1_top_level_0_0_top_level
     port map (
      JA4 => JA4,
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1 is
  port (
    JA4 : out STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute hw_handoff : string;
  attribute hw_handoff of design_1 : entity is "design_1.hwdef";
end design_1;

architecture STRUCTURE of design_1 is
  attribute syn_black_box : string;
  attribute syn_black_box of top_level_0 : label is "TRUE";
  attribute x_core_info : string;
  attribute x_core_info of top_level_0 : label is "top_level,Vivado 2018.3";
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 CLK.CLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME CLK.CLK, CLK_DOMAIN design_1_clk, FREQ_HZ 100000000, INSERT_VIP 0, PHASE 0.000";
begin
top_level_0: entity work.design_1_top_level_0_0
     port map (
      JA4 => JA4,
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_wrapper is
  port (
    JA4 : out STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_wrapper : entity is true;
end design_1_wrapper;

architecture STRUCTURE of design_1_wrapper is
  signal JA4_OBUF : STD_LOGIC;
  signal clk_IBUF : STD_LOGIC;
  attribute hw_handoff : string;
  attribute hw_handoff of design_1_i : label is "design_1.hwdef";
begin
pullup_JA4inst: unisim.vcomponents.PULLUP
    port map (
      O => JA4
    );
JA4_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => JA4_OBUF,
      O => JA4
    );
clk_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => clk,
      O => clk_IBUF
    );
design_1_i: entity work.design_1
     port map (
      JA4 => JA4_OBUF,
      clk => clk_IBUF
    );
end STRUCTURE;
