Managing Wire Delay in Large Chip-Multiprocessor Caches