

================================================================
== Vitis HLS Report for 'QAM_Pipeline_VITIS_LOOP_71_2'
================================================================
* Date:           Mon Dec  5 17:16:28 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        qam
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  2.017 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%out_temp_real_V = alloca i32 1"   --->   Operation 6 'alloca' 'out_temp_real_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%out_temp_imag_V = alloca i32 1"   --->   Operation 7 'alloca' 'out_temp_imag_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_dest_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_id_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_user_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_out_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_out_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_dest_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_id_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_user_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_in_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_in_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%qam_num_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %qam_num_2_reload"   --->   Operation 22 'read' 'qam_num_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sub57_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub57"   --->   Operation 23 'read' 'sub57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mul_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul"   --->   Operation 24 'read' 'mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i31 0, i31 %k"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%k_1 = load i31 %k" [../QAM.cpp:71]   --->   Operation 27 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%k_cast = zext i31 %k_1" [../QAM.cpp:71]   --->   Operation 28 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.99ns)   --->   "%icmp_ln71 = icmp_slt  i32 %k_cast, i32 %mul_read" [../QAM.cpp:71]   --->   Operation 30 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%k_2 = add i31 %k_1, i31 1" [../QAM.cpp:71]   --->   Operation 31 'add' 'k_2' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %._crit_edge.loopexit.exitStub, void %.split" [../QAM.cpp:71]   --->   Operation 32 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../QAM.cpp:29]   --->   Operation 33 'specloopname' 'specloopname_ln29' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V"   --->   Operation 34 'read' 'empty' <Predicate = (icmp_ln71)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_Val2_s = extractvalue i84 %empty"   --->   Operation 35 'extractvalue' 'p_Val2_s' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_1 = extractvalue i84 %empty"   --->   Operation 36 'extractvalue' 'tmp_1' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_2 = extractvalue i84 %empty"   --->   Operation 37 'extractvalue' 'tmp_2' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_3 = extractvalue i84 %empty"   --->   Operation 38 'extractvalue' 'tmp_3' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_4 = extractvalue i84 %empty"   --->   Operation 39 'extractvalue' 'tmp_4' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_5 = extractvalue i84 %empty"   --->   Operation 40 'extractvalue' 'tmp_5' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.58ns)   --->   "%switch_ln75 = switch i32 %qam_num_2_reload_read, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit196, i32 16, void, i32 4, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit99" [../QAM.cpp:75]   --->   Operation 41 'switch' 'switch_ln75' <Predicate = (icmp_ln71)> <Delay = 0.58>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ret_1 = trunc i64 %p_Val2_s"   --->   Operation 42 'trunc' 'ret_1' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 4)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.35ns)   --->   "%select_ln1049 = select i1 %ret_1, i22 32768, i22 4161536"   --->   Operation 43 'select' 'select_ln1049' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 4)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %p_Val2_s, i32 1, i32 63"   --->   Operation 44 'partselect' 'tmp' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 4)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.13ns)   --->   "%icmp_ln1049 = icmp_eq  i63 %tmp, i63 0"   --->   Operation 45 'icmp' 'icmp_ln1049' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 4)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.35ns)   --->   "%select_ln114 = select i1 %icmp_ln1049, i22 4161536, i22 32768" [../QAM.cpp:114]   --->   Operation 46 'select' 'select_ln114' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 4)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln114 = store i22 %select_ln1049, i22 %out_temp_imag_V" [../QAM.cpp:114]   --->   Operation 47 'store' 'store_ln114' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 4)> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.52ns)   --->   "%store_ln114 = store i22 %select_ln114, i22 %out_temp_real_V" [../QAM.cpp:114]   --->   Operation 48 'store' 'store_ln114' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 4)> <Delay = 0.52>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln114 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit196" [../QAM.cpp:114]   --->   Operation 49 'br' 'br_ln114' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 4)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ret = trunc i64 %p_Val2_s"   --->   Operation 50 'trunc' 'ret' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.58ns)   --->   "%switch_ln76 = switch i2 %ret, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit237, i2 0, void %._ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit293_crit_edge, i2 1, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit293" [../QAM.cpp:76]   --->   Operation 51 'switch' 'switch_ln76' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16)> <Delay = 0.58>
ST_1 : Operation 52 [1/1] (0.47ns)   --->   "%br_ln76 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit293" [../QAM.cpp:76]   --->   Operation 52 'br' 'br_ln76' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & ret == 0)> <Delay = 0.47>
ST_1 : Operation 53 [1/1] (0.44ns)   --->   "%icmp_ln1049_1 = icmp_eq  i2 %ret, i2 2"   --->   Operation 53 'icmp' 'icmp_ln1049_1' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & ret != 0 & ret != 1)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.36ns)   --->   "%select_ln30_1_cast = select i1 %icmp_ln1049_1, i18 98304, i18 32768"   --->   Operation 54 'select' 'select_ln30_1_cast' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & ret != 0 & ret != 1)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.47ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit293"   --->   Operation 55 'br' 'br_ln0' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & ret != 0 & ret != 1)> <Delay = 0.47>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%out_temp_imag_V_1 = phi i18 %select_ln30_1_cast, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit237, i18 163840, void %._ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit293_crit_edge, i18 229376, void"   --->   Operation 56 'phi' 'out_temp_imag_V_1' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i18 %out_temp_imag_V_1" [../QAM.cpp:30]   --->   Operation 57 'sext' 'sext_ln30' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_Val2_s, i32 2, i32 63" [../QAM.cpp:88]   --->   Operation 58 'partselect' 'trunc_ln' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.58ns)   --->   "%switch_ln88 = switch i62 %trunc_ln, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit138, i62 0, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit293._ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit196_crit_edge, i62 1, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit293._ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit196_crit_edge28" [../QAM.cpp:88]   --->   Operation 59 'switch' 'switch_ln88' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16)> <Delay = 0.58>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln88 = store i22 %sext_ln30, i22 %out_temp_imag_V" [../QAM.cpp:88]   --->   Operation 60 'store' 'store_ln88' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & trunc_ln == 1)> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.52ns)   --->   "%store_ln88 = store i22 4161536, i22 %out_temp_real_V" [../QAM.cpp:88]   --->   Operation 61 'store' 'store_ln88' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & trunc_ln == 1)> <Delay = 0.52>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln88 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit196" [../QAM.cpp:88]   --->   Operation 62 'br' 'br_ln88' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & trunc_ln == 1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln88 = store i22 %sext_ln30, i22 %out_temp_imag_V" [../QAM.cpp:88]   --->   Operation 63 'store' 'store_ln88' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & trunc_ln == 0)> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.52ns)   --->   "%store_ln88 = store i22 4096000, i22 %out_temp_real_V" [../QAM.cpp:88]   --->   Operation 64 'store' 'store_ln88' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & trunc_ln == 0)> <Delay = 0.52>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln88 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit196" [../QAM.cpp:88]   --->   Operation 65 'br' 'br_ln88' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & trunc_ln == 0)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.13ns)   --->   "%icmp_ln1049_2 = icmp_eq  i62 %trunc_ln, i62 2"   --->   Operation 66 'icmp' 'icmp_ln1049_2' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & trunc_ln != 0 & trunc_ln != 1)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.36ns)   --->   "%select_ln29_1_cast = select i1 %icmp_ln1049_2, i22 98304, i22 32768"   --->   Operation 67 'select' 'select_ln29_1_cast' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & trunc_ln != 0 & trunc_ln != 1)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln30 = store i22 %sext_ln30, i22 %out_temp_imag_V" [../QAM.cpp:30]   --->   Operation 68 'store' 'store_ln30' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & trunc_ln != 0 & trunc_ln != 1)> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.52ns)   --->   "%store_ln1049 = store i22 %select_ln29_1_cast, i22 %out_temp_real_V"   --->   Operation 69 'store' 'store_ln1049' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & trunc_ln != 0 & trunc_ln != 1)> <Delay = 0.52>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit196"   --->   Operation 70 'br' 'br_ln0' <Predicate = (icmp_ln71 & qam_num_2_reload_read == 16 & trunc_ln != 0 & trunc_ln != 1)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.99ns)   --->   "%out_temp_last_V = icmp_eq  i32 %k_cast, i32 %sub57_read" [../QAM.cpp:120]   --->   Operation 71 'icmp' 'out_temp_last_V' <Predicate = (icmp_ln71)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln71 = store i31 %k_2, i31 %k" [../QAM.cpp:71]   --->   Operation 72 'store' 'store_ln71' <Predicate = (icmp_ln71)> <Delay = 0.42>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%p_Val2_3 = load i22 %out_temp_real_V"   --->   Operation 73 'load' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_Val2_4 = load i22 %out_temp_imag_V"   --->   Operation 74 'load' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_s = partset i64 @llvm.part.set.i64.i22, i64 %p_Val2_s, i22 %p_Val2_3, i32 32, i32 53"   --->   Operation 75 'partset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_1 = partset i64 @llvm.part.set.i64.i22, i64 %p_Result_s, i22 %p_Val2_4, i32 0, i32 21"   --->   Operation 76 'partset' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_1, i8 %tmp_1, i8 %tmp_2, i1 %tmp_3, i1 %out_temp_last_V, i1 %tmp_4, i1 %tmp_5"   --->   Operation 77 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 78 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 2.02ns
The critical path consists of the following:
	axis read operation ('empty') on port 'data_in_V_data_V' [49]  (0 ns)
	'icmp' operation ('icmp_ln1049_2') [89]  (1.13 ns)
	'select' operation ('select_ln29_1_cast') [90]  (0.36 ns)
	'store' operation ('store_ln1049') of variable 'select_ln29_1_cast' on local variable 'out_temp_real.V' [92]  (0.525 ns)

 <State 2>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
