#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Oct 21 20:16:24 2023
# Process ID: 17672
# Current directory: D:/semester/7th sem/davinci/testing/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log control_unit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source control_unit.tcl
# Log file: D:/semester/7th sem/davinci/testing/project_1/project_1.runs/synth_1/control_unit.vds
# Journal file: D:/semester/7th sem/davinci/testing/project_1/project_1.runs/synth_1\vivado.jou
# Running On: Ganesh, OS: Windows, CPU Frequency: 1190 MHz, CPU Physical cores: 4, Host memory: 8341 MB
#-----------------------------------------------------------
source control_unit.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 431.109 ; gain = 164.051
Command: synth_design -top control_unit -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21908
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 873.320 ; gain = 414.441
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/semester/7th sem/davinci/testing/project_1/project_1.srcs/sources_1/imports/Processor_MultiCycle/control_unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'Main_Decoder' [D:/semester/7th sem/davinci/testing/project_1/project_1.srcs/sources_1/imports/Processor_MultiCycle/Main_Decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Main_Decoder' (0#1) [D:/semester/7th sem/davinci/testing/project_1/project_1.srcs/sources_1/imports/Processor_MultiCycle/Main_Decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU_Decoder' [D:/semester/7th sem/davinci/testing/project_1/project_1.srcs/sources_1/imports/Processor_MultiCycle/ALU_Decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Decoder' (0#1) [D:/semester/7th sem/davinci/testing/project_1/project_1.srcs/sources_1/imports/Processor_MultiCycle/ALU_Decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'Instr_Decoder' [D:/semester/7th sem/davinci/testing/project_1/project_1.srcs/sources_1/imports/Processor_MultiCycle/Instr_Decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Instr_Decoder' (0#1) [D:/semester/7th sem/davinci/testing/project_1/project_1.srcs/sources_1/imports/Processor_MultiCycle/Instr_Decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [D:/semester/7th sem/davinci/testing/project_1/project_1.srcs/sources_1/imports/Processor_MultiCycle/control_unit.v:1]
WARNING: [Synth 8-7129] Port instr[31] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[29] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[28] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[27] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[26] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[25] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[24] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[23] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[22] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[21] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[20] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[19] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[18] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[17] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[16] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[15] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[11] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[10] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[9] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[8] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[7] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port carry in module control_unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 962.539 ; gain = 503.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 962.539 ; gain = 503.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 962.539 ; gain = 503.660
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Main_Decoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                   00000000000100 |                             0000
                      S1 |                   00001000000000 |                             0001
                      S2 |                   00000000010000 |                             0010
                      S3 |                   00000000000001 |                             0011
                      S4 |                   00000000000010 |                             0100
                      S5 |                   00000000100000 |                             0101
                      S6 |                   00010000000000 |                             0110
                      S8 |                   00100000000000 |                             1000
                      S9 |                   01000000000000 |                             1001
                      S7 |                   10000000000000 |                             0111
                     S10 |                   00000100000000 |                             1010
                     S11 |                   00000010000000 |                             1011
                     S12 |                   00000001000000 |                             1100
                     S13 |                   00000000001000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Main_Decoder'
WARNING: [Synth 8-327] inferring latch for variable 'AddrSrc0' [D:/semester/7th sem/davinci/testing/project_1/project_1.srcs/sources_1/imports/Processor_MultiCycle/control_unit.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite0' [D:/semester/7th sem/davinci/testing/project_1/project_1.srcs/sources_1/imports/Processor_MultiCycle/control_unit.v:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 962.539 ; gain = 503.660
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	  14 Input   14 Bit        Muxes := 1     
	   6 Input   14 Bit        Muxes := 1     
	   5 Input   14 Bit        Muxes := 1     
	   3 Input   14 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 11    
	   7 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port instr[31] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[29] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[28] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[27] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[26] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[25] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[24] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[23] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[22] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[21] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[20] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[19] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[18] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[17] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[16] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[15] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[11] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[10] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[9] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[8] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[7] in module control_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port carry in module control_unit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 1159.652 ; gain = 700.773
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 1159.652 ; gain = 700.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 1159.652 ; gain = 700.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:42 . Memory (MB): peak = 1159.652 ; gain = 700.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:42 . Memory (MB): peak = 1159.652 ; gain = 700.773
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MemWrite_OBUF with 1st driver pin 'MemWrite0/Q' [D:/semester/7th sem/davinci/testing/project_1/project_1.srcs/sources_1/imports/Processor_MultiCycle/control_unit.v:67]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin MemWrite_OBUF with 2nd driver pin 'mainDecoder/FSM_onehot_state_reg[5]/Q' [D:/semester/7th sem/davinci/testing/project_1/project_1.srcs/sources_1/imports/Processor_MultiCycle/Main_Decoder.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin AddrSrc_OBUF with 1st driver pin 'AddrSrc_OBUF_inst_i_1/O' [D:/semester/7th sem/davinci/testing/project_1/project_1.srcs/sources_1/imports/Processor_MultiCycle/ALU_Decoder.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin AddrSrc_OBUF with 2nd driver pin 'AddrSrc0/Q' [D:/semester/7th sem/davinci/testing/project_1/project_1.srcs/sources_1/imports/Processor_MultiCycle/control_unit.v:65]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        2|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:42 . Memory (MB): peak = 1159.652 ; gain = 700.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:42 . Memory (MB): peak = 1159.652 ; gain = 700.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:42 . Memory (MB): peak = 1159.652 ; gain = 700.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:42 . Memory (MB): peak = 1159.652 ; gain = 700.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT2 |     7|
|3     |LUT3 |     7|
|4     |LUT4 |    11|
|5     |LUT5 |    10|
|6     |LUT6 |    17|
|7     |FDCE |    13|
|8     |FDPE |     1|
|9     |LD   |     2|
|10    |IBUF |    16|
|11    |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+--------------+-------------+------+
|      |Instance      |Module       |Cells |
+------+--------------+-------------+------+
|1     |top           |             |   102|
|2     |  mainDecoder |Main_Decoder |    64|
+------+--------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:42 . Memory (MB): peak = 1159.652 ; gain = 700.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:42 . Memory (MB): peak = 1159.652 ; gain = 700.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:42 . Memory (MB): peak = 1159.652 ; gain = 700.773
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1167.508 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1267.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

Synth Design complete | Checksum: f766b236
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 47 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:50 . Memory (MB): peak = 1267.367 ; gain = 833.336
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/semester/7th sem/davinci/testing/project_1/project_1.runs/synth_1/control_unit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file control_unit_utilization_synth.rpt -pb control_unit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 21 20:17:44 2023...
