,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/openLANE_flow/designs/user_project_wrapper,user_project_wrapper,22-10_20-58,flow_completed,0h13m59s,0h11m49s,111186.6203759704,0.1483271993,55593.3101879852,51.56,706.7,8246,0,0,0,0,0,0,0,3,0,0,-1,201025,57040,-49.58,-52.56,-51.81,-58.8,-62.21,-664.69,-706.08,-696.76,-791.19,-838.9,148176937.0,0.0,29.85,29.1,0.14,1.0,0.0,14243,23839,2968,12564,0,0,0,11306,0,0,0,0,0,0,0,4,51,22,185,270,1918,0,2188,13.848497438027973,72.21000000000001,10.0,AREA 0,5,50,1,153.6,153.18,0.55,0.0,sky130_fd_sc_hd,4,3
