Section,Key,Value
Essentials,Product Collection,Intel® Stratix® 10 MX FPGA
Essentials,Marketing Status,Launched
Essentials,Launch Date,2017
Essentials,Lithography,14 nm
Resources,Logic Elements (LE),2073000
Resources,Adaptive Logic Modules (ALM),702720
Resources,Adaptive Logic Module (ALM) Registers,2810880
Resources,Fabric and I/O Phase-Locked Loops (PLLs),16
Resources,Maximum Embedded Memory,239.5 Mb
Resources,Maximum High Bandwidth Memory (HBM)†,16 GB
Resources,Digital Signal Processing (DSP) Blocks,3960
Resources,Digital Signal Processing (DSP) Format,"Multiply and Accumulate, Variable Precision, Fixed Point (hard IP), Floating Point (hard IP)"
Resources,Hard Memory Controllers,Yes
Resources,External Memory Interfaces (EMIF),"DDR, DDR2, DDR3, DDR4, HMC, MoSys, QDR II, QDR II+, RLDRAM II, RLDRAM 3"
I/O Specifications,Maximum User I/O Count†,656
I/O Specifications,I/O Standards Support,"3.0 V to 3.3 V LVTTL, 1.2 V to 3.3V LVCMOS,  SSTL, POD, HSTL, HSUL, Differential SSTL, Differential POD, Differential HSTL, Differential HSUL, LVDS, Mini-LVDS, RSDS, LVPECL"
I/O Specifications,Maximum LVDS Pairs,312
I/O Specifications,Maximum Non-Return to Zero (NRZ) Transceivers†,96
I/O Specifications,Maximum Non-Return to Zero (NRZ) Data Rate†,28.9 Gbps
I/O Specifications,Maximum Pulse-Amplitude Modulation (PAM4) Transceivers†,36
I/O Specifications,Maximum Pulse-Amplitude Modulation (PAM4) Data Rate†,57.8 Gbps
I/O Specifications,Transceiver Protocol Hard IP,"PCIe Gen3, 10/25/100G Ethernet"
Advanced Technologies,Hyper-Registers,Yes
Advanced Technologies,FPGA Bitstream Security,Yes
Package Specifications,Package Options,"F2597, F2912"
Supplemental Information,Additional Information,Product Table (Family Comparison)DatasheetAll FPGA Documentation
