#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55cb9d7b94f0 .scope module, "tb_money" "tb_money" 2 1;
 .timescale 0 0;
v0x55cb9d7f4f30_0 .var "B1", 0 0;
v0x55cb9d7f4ff0_0 .var "B2", 0 0;
v0x55cb9d7f50c0_0 .var "B3", 0 0;
v0x55cb9d7f51c0_0 .net "Bo", 2 0, v0x55cb9d7f2f70_0;  1 drivers
v0x55cb9d7f5290_0 .net "C", 3 0, v0x55cb9d7f3050_0;  1 drivers
v0x55cb9d7f5330_0 .var "C1", 0 0;
v0x55cb9d7f5400_0 .var "C2", 0 0;
v0x55cb9d7f54d0_0 .var "C3", 0 0;
v0x55cb9d7f55a0_0 .var "C4", 0 0;
v0x55cb9d7f5670_0 .var "CLK", 0 0;
v0x55cb9d7f5740_0 .net "Co", 0 0, v0x55cb9d7f3540_0;  1 drivers
v0x55cb9d7f5810_0 .var "M0", 0 0;
v0x55cb9d7f58e0_0 .var "M1", 0 0;
v0x55cb9d7f59b0_0 .var "M2", 0 0;
v0x55cb9d7f5a80_0 .var "M3", 0 0;
v0x55cb9d7f5b50_0 .var "M4", 0 0;
v0x55cb9d7f5c20_0 .var "M5", 0 0;
v0x55cb9d7f5cf0_0 .net "RRo", 2 0, v0x55cb9d7f42c0_0;  1 drivers
v0x55cb9d7f5dc0_0 .net "To", 0 0, v0x55cb9d7f43a0_0;  1 drivers
v0x55cb9d7f5e90_0 .net "Wo", 0 0, v0x55cb9d7f4460_0;  1 drivers
v0x55cb9d7f5f60_0 .var "ci", 0 0;
v0x55cb9d7f6030_0 .net "out", 7 0, v0x55cb9d7f45e0_0;  1 drivers
v0x55cb9d7f6100_0 .var "rr", 0 0;
v0x55cb9d7f61d0_0 .net "so", 9 0, v0x55cb9d7f4990_0;  1 drivers
v0x55cb9d7f62a0_0 .var "ti", 0 0;
v0x55cb9d7f6370_0 .var "wi", 0 0;
S_0x55cb9d7b9670 .scope module, "Money1" "money" 2 53, 3 2 0, S_0x55cb9d7b94f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "M0"
    .port_info 2 /INPUT 1 "M1"
    .port_info 3 /INPUT 1 "M2"
    .port_info 4 /INPUT 1 "M3"
    .port_info 5 /INPUT 1 "M4"
    .port_info 6 /INPUT 1 "M5"
    .port_info 7 /INPUT 1 "ti"
    .port_info 8 /INPUT 1 "wi"
    .port_info 9 /INPUT 1 "ci"
    .port_info 10 /INPUT 1 "B1"
    .port_info 11 /INPUT 1 "B2"
    .port_info 12 /INPUT 1 "B3"
    .port_info 13 /INPUT 1 "C1"
    .port_info 14 /INPUT 1 "C2"
    .port_info 15 /INPUT 1 "C3"
    .port_info 16 /INPUT 1 "C4"
    .port_info 17 /INPUT 1 "rr"
    .port_info 18 /OUTPUT 8 "out"
    .port_info 19 /OUTPUT 1 "To"
    .port_info 20 /OUTPUT 1 "Wo"
    .port_info 21 /OUTPUT 1 "Co"
    .port_info 22 /OUTPUT 3 "Bo"
    .port_info 23 /OUTPUT 4 "C"
    .port_info 24 /OUTPUT 10 "so"
    .port_info 25 /OUTPUT 3 "RRo"
P_0x55cb9d75e030 .param/l "CANDIES_TYPE1" 0 3 37, +C4<00000000000000000000000000001010>;
P_0x55cb9d75e070 .param/l "CANDIES_TYPE2" 0 3 37, +C4<00000000000000000000000000010100>;
P_0x55cb9d75e0b0 .param/l "CANDIES_TYPE3" 0 3 37, +C4<00000000000000000000000000011001>;
P_0x55cb9d75e0f0 .param/l "CHOCOLATES_TYPE1" 0 3 38, +C4<00000000000000000000000000011110>;
P_0x55cb9d75e130 .param/l "CHOCOLATES_TYPE2" 0 3 38, +C4<00000000000000000000000000001010>;
P_0x55cb9d75e170 .param/l "CHOCOLATES_TYPE3" 0 3 38, +C4<00000000000000000000000000011001>;
P_0x55cb9d75e1b0 .param/l "CHOCOLATES_TYPE4" 0 3 38, +C4<00000000000000000000000000110010>;
P_0x55cb9d75e1f0 .param/l "COFFEE" 0 3 36, +C4<00000000000000000000000000000111>;
P_0x55cb9d75e230 .param/l "COOKIES" 0 3 36, +C4<00000000000000000000000000010100>;
P_0x55cb9d75e270 .param/l "FIVE_DOLLAR" 0 3 35, +C4<00000000000000000000000000000101>;
P_0x55cb9d75e2b0 .param/l "MAX_TRANSACTION" 0 3 39, +C4<00000000000000000000000000000011>;
P_0x55cb9d75e2f0 .param/l "ONE_DOLLAR" 0 3 35, +C4<00000000000000000000000000000001>;
P_0x55cb9d75e330 .param/l "TEA" 0 3 36, +C4<00000000000000000000000000000101>;
P_0x55cb9d75e370 .param/l "TEN_DOLLAR" 0 3 35, +C4<00000000000000000000000000001010>;
P_0x55cb9d75e3b0 .param/l "TWENTY_DOLLAR" 0 3 35, +C4<00000000000000000000000000010100>;
P_0x55cb9d75e3f0 .param/l "TWO_DOLLAR" 0 3 35, +C4<00000000000000000000000000000010>;
v0x55cb9d7ceaa0_0 .net "B1", 0 0, v0x55cb9d7f4f30_0;  1 drivers
v0x55cb9d7ceb40_0 .net "B2", 0 0, v0x55cb9d7f4ff0_0;  1 drivers
v0x55cb9d7f2ea0_0 .net "B3", 0 0, v0x55cb9d7f50c0_0;  1 drivers
v0x55cb9d7f2f70_0 .var "Bo", 2 0;
v0x55cb9d7f3050_0 .var "C", 3 0;
v0x55cb9d7f3180_0 .net "C1", 0 0, v0x55cb9d7f5330_0;  1 drivers
v0x55cb9d7f3240_0 .net "C2", 0 0, v0x55cb9d7f5400_0;  1 drivers
v0x55cb9d7f3300_0 .net "C3", 0 0, v0x55cb9d7f54d0_0;  1 drivers
v0x55cb9d7f33c0_0 .net "C4", 0 0, v0x55cb9d7f55a0_0;  1 drivers
v0x55cb9d7f3480_0 .net "CLK", 0 0, v0x55cb9d7f5670_0;  1 drivers
v0x55cb9d7f3540_0 .var "Co", 0 0;
v0x55cb9d7f3600_0 .net "M0", 0 0, v0x55cb9d7f5810_0;  1 drivers
v0x55cb9d7f36c0_0 .net "M1", 0 0, v0x55cb9d7f58e0_0;  1 drivers
v0x55cb9d7f3780_0 .net "M2", 0 0, v0x55cb9d7f59b0_0;  1 drivers
v0x55cb9d7f3840_0 .net "M3", 0 0, v0x55cb9d7f5a80_0;  1 drivers
v0x55cb9d7f3900_0 .net "M4", 0 0, v0x55cb9d7f5b50_0;  1 drivers
v0x55cb9d7f39c0_0 .net "M5", 0 0, v0x55cb9d7f5c20_0;  1 drivers
v0x55cb9d7f3a80_0 .var "NumCandiesType1", 0 0;
v0x55cb9d7f3b40_0 .var "NumCandiesType2", 0 0;
v0x55cb9d7f3c00_0 .var "NumCandiesType3", 0 0;
v0x55cb9d7f3cc0_0 .var "NumChocolatesType1", 0 0;
v0x55cb9d7f3d80_0 .var "NumChocolatesType2", 0 0;
v0x55cb9d7f3e40_0 .var "NumChocolatesType3", 0 0;
v0x55cb9d7f3f00_0 .var "NumChocolatesType4", 0 0;
v0x55cb9d7f3fc0_0 .var "NumCoffee", 0 0;
v0x55cb9d7f4080_0 .var "NumCookies", 0 0;
v0x55cb9d7f4140_0 .var "NumTea", 0 0;
v0x55cb9d7f4200_0 .var "NumTransaction", 0 0;
v0x55cb9d7f42c0_0 .var "RRo", 2 0;
v0x55cb9d7f43a0_0 .var "To", 0 0;
v0x55cb9d7f4460_0 .var "Wo", 0 0;
v0x55cb9d7f4520_0 .net "ci", 0 0, v0x55cb9d7f5f60_0;  1 drivers
v0x55cb9d7f45e0_0 .var "out", 7 0;
v0x55cb9d7f48d0_0 .net "rr", 0 0, v0x55cb9d7f6100_0;  1 drivers
v0x55cb9d7f4990_0 .var "so", 9 0;
v0x55cb9d7f4a70_0 .net "ti", 0 0, v0x55cb9d7f62a0_0;  1 drivers
v0x55cb9d7f4b30_0 .net "wi", 0 0, v0x55cb9d7f6370_0;  1 drivers
E_0x55cb9d795ac0 .event posedge, v0x55cb9d7f3480_0;
    .scope S_0x55cb9d7b9670;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55cb9d7f45e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb9d7f43a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cb9d7f4140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cb9d7f4080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cb9d7f3fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cb9d7f3a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cb9d7f3b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cb9d7f3c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cb9d7f3cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cb9d7f3d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cb9d7f3e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cb9d7f3f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55cb9d7f4990_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cb9d7f4200_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cb9d7f42c0_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x55cb9d7b9670;
T_1 ;
    %wait E_0x55cb9d795ac0;
    %load/vec4 v0x55cb9d7f48d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 20, 0, 32;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %subi 20, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x55cb9d7f45e0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55cb9d7f42c0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %subi 10, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x55cb9d7f45e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55cb9d7f42c0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x55cb9d7f45e0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55cb9d7f42c0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x55cb9d7f45e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55cb9d7f42c0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x55cb9d7f45e0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55cb9d7f42c0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cb9d7f42c0_0, 0, 3;
T_1.12 ;
T_1.11 ;
T_1.9 ;
T_1.7 ;
T_1.5 ;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55cb9d7f3900_0;
    %inv;
    %load/vec4 v0x55cb9d7f39c0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %load/vec4 v0x55cb9d7f3600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %addi 10, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x55cb9d7f45e0_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %load/vec4 v0x55cb9d7f36c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x55cb9d7f45e0_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v0x55cb9d7f3780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x55cb9d7f45e0_0, 0;
    %jmp T_1.21;
T_1.20 ;
    %load/vec4 v0x55cb9d7f3840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.22, 8;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %addi 5, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x55cb9d7f45e0_0, 0;
    %jmp T_1.23;
T_1.22 ;
    %load/vec4 v0x55cb9d7f4a70_0;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55cb9d7f4200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.24, 8;
    %load/vec4 v0x55cb9d7f4140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.26, 8;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %subi 5, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x55cb9d7f45e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb9d7f43a0_0, 0;
    %load/vec4 v0x55cb9d7f4140_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f4140_0, 0;
    %load/vec4 v0x55cb9d7f4200_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f4200_0, 0;
    %jmp T_1.27;
T_1.26 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f4990_0, 4, 5;
T_1.27 ;
    %jmp T_1.25;
T_1.24 ;
    %load/vec4 v0x55cb9d7f4b30_0;
    %pushi/vec4 20, 0, 32;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55cb9d7f4200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.28, 8;
    %load/vec4 v0x55cb9d7f4080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.30, 8;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %subi 20, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x55cb9d7f45e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb9d7f4460_0, 0;
    %load/vec4 v0x55cb9d7f4080_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f4080_0, 0;
    %load/vec4 v0x55cb9d7f4200_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f4200_0, 0;
    %jmp T_1.31;
T_1.30 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f4990_0, 4, 5;
T_1.31 ;
    %jmp T_1.29;
T_1.28 ;
    %load/vec4 v0x55cb9d7f4520_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55cb9d7f4200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.32, 8;
    %load/vec4 v0x55cb9d7f3fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.34, 8;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %subi 7, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x55cb9d7f45e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb9d7f3540_0, 0;
    %load/vec4 v0x55cb9d7f3fc0_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f3fc0_0, 0;
    %load/vec4 v0x55cb9d7f4200_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f4200_0, 0;
    %jmp T_1.35;
T_1.34 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f4990_0, 4, 5;
T_1.35 ;
    %jmp T_1.33;
T_1.32 ;
    %load/vec4 v0x55cb9d7ceaa0_0;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55cb9d7f4200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.36, 8;
    %load/vec4 v0x55cb9d7f3a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.38, 8;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %subi 10, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x55cb9d7f45e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f2f70_0, 4, 5;
    %load/vec4 v0x55cb9d7f3a80_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f3a80_0, 0;
    %load/vec4 v0x55cb9d7f4200_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f4200_0, 0;
    %jmp T_1.39;
T_1.38 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f4990_0, 4, 5;
T_1.39 ;
    %jmp T_1.37;
T_1.36 ;
    %load/vec4 v0x55cb9d7ceb40_0;
    %pushi/vec4 20, 0, 32;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55cb9d7f4200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.40, 8;
    %load/vec4 v0x55cb9d7f3b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.42, 8;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %subi 20, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x55cb9d7f45e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f2f70_0, 4, 5;
    %load/vec4 v0x55cb9d7f3b40_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x55cb9d7f3b40_0, 0, 1;
    %load/vec4 v0x55cb9d7f4200_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f4200_0, 0;
    %jmp T_1.43;
T_1.42 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f4990_0, 4, 5;
T_1.43 ;
    %jmp T_1.41;
T_1.40 ;
    %load/vec4 v0x55cb9d7f2ea0_0;
    %pushi/vec4 25, 0, 32;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55cb9d7f4200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.44, 8;
    %load/vec4 v0x55cb9d7f3c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.46, 8;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %subi 25, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x55cb9d7f45e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f2f70_0, 4, 5;
    %load/vec4 v0x55cb9d7f3c00_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f3c00_0, 0;
    %load/vec4 v0x55cb9d7f4200_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f4200_0, 0;
    %jmp T_1.47;
T_1.46 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f4990_0, 4, 5;
T_1.47 ;
    %jmp T_1.45;
T_1.44 ;
    %load/vec4 v0x55cb9d7f3180_0;
    %pushi/vec4 30, 0, 32;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55cb9d7f4200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.48, 8;
    %load/vec4 v0x55cb9d7f3cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.50, 8;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %subi 30, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x55cb9d7f45e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f3050_0, 4, 5;
    %load/vec4 v0x55cb9d7f3cc0_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x55cb9d7f3cc0_0, 0, 1;
    %load/vec4 v0x55cb9d7f4200_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f4200_0, 0;
    %jmp T_1.51;
T_1.50 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f4990_0, 4, 5;
T_1.51 ;
    %jmp T_1.49;
T_1.48 ;
    %load/vec4 v0x55cb9d7f3240_0;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55cb9d7f4200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.52, 8;
    %load/vec4 v0x55cb9d7f3d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.54, 8;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %subi 10, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x55cb9d7f45e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f3050_0, 4, 5;
    %load/vec4 v0x55cb9d7f3d80_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f3d80_0, 0;
    %load/vec4 v0x55cb9d7f4200_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f4200_0, 0;
    %jmp T_1.55;
T_1.54 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f4990_0, 4, 5;
T_1.55 ;
    %jmp T_1.53;
T_1.52 ;
    %load/vec4 v0x55cb9d7f3300_0;
    %pushi/vec4 25, 0, 32;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55cb9d7f4200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.56, 8;
    %load/vec4 v0x55cb9d7f3e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.58, 8;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %subi 25, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x55cb9d7f45e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f3050_0, 4, 5;
    %load/vec4 v0x55cb9d7f3e40_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f3e40_0, 0;
    %load/vec4 v0x55cb9d7f4200_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f4200_0, 0;
    %jmp T_1.59;
T_1.58 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f4990_0, 4, 5;
T_1.59 ;
    %jmp T_1.57;
T_1.56 ;
    %load/vec4 v0x55cb9d7f33c0_0;
    %pushi/vec4 50, 0, 32;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x55cb9d7f4200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.60, 8;
    %load/vec4 v0x55cb9d7f3f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.62, 8;
    %load/vec4 v0x55cb9d7f45e0_0;
    %pad/u 32;
    %subi 50, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x55cb9d7f45e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f3050_0, 4, 5;
    %load/vec4 v0x55cb9d7f3f00_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x55cb9d7f3f00_0, 0, 1;
    %load/vec4 v0x55cb9d7f4200_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f4200_0, 0;
    %jmp T_1.63;
T_1.62 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f4990_0, 4, 5;
T_1.63 ;
T_1.60 ;
T_1.57 ;
T_1.53 ;
T_1.49 ;
T_1.45 ;
T_1.41 ;
T_1.37 ;
T_1.33 ;
T_1.29 ;
T_1.25 ;
T_1.23 ;
T_1.21 ;
T_1.19 ;
T_1.17 ;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0x55cb9d7f4a70_0;
    %load/vec4 v0x55cb9d7f4200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.64, 8;
    %load/vec4 v0x55cb9d7f4140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.66, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb9d7f43a0_0, 0;
    %load/vec4 v0x55cb9d7f4140_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f4140_0, 0;
    %load/vec4 v0x55cb9d7f4200_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f4200_0, 0;
    %jmp T_1.67;
T_1.66 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f4990_0, 4, 5;
T_1.67 ;
    %jmp T_1.65;
T_1.64 ;
    %load/vec4 v0x55cb9d7f4b30_0;
    %load/vec4 v0x55cb9d7f4200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.68, 8;
    %load/vec4 v0x55cb9d7f4080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.70, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb9d7f4460_0, 0;
    %load/vec4 v0x55cb9d7f4080_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f4080_0, 0;
    %load/vec4 v0x55cb9d7f4200_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f4200_0, 0;
    %jmp T_1.71;
T_1.70 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f4990_0, 4, 5;
T_1.71 ;
    %jmp T_1.69;
T_1.68 ;
    %load/vec4 v0x55cb9d7f4520_0;
    %load/vec4 v0x55cb9d7f4200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.72, 8;
    %load/vec4 v0x55cb9d7f3fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.74, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cb9d7f3540_0, 0;
    %load/vec4 v0x55cb9d7f3fc0_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f3fc0_0, 0;
    %load/vec4 v0x55cb9d7f4200_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f4200_0, 0;
    %jmp T_1.75;
T_1.74 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f4990_0, 4, 5;
T_1.75 ;
    %jmp T_1.73;
T_1.72 ;
    %load/vec4 v0x55cb9d7ceaa0_0;
    %load/vec4 v0x55cb9d7f4200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.76, 8;
    %load/vec4 v0x55cb9d7f3a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.78, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f2f70_0, 4, 5;
    %load/vec4 v0x55cb9d7f3a80_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f3a80_0, 0;
    %load/vec4 v0x55cb9d7f4200_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f4200_0, 0;
    %jmp T_1.79;
T_1.78 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f4990_0, 4, 5;
T_1.79 ;
    %jmp T_1.77;
T_1.76 ;
    %load/vec4 v0x55cb9d7ceb40_0;
    %load/vec4 v0x55cb9d7f4200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.80, 8;
    %load/vec4 v0x55cb9d7f3b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.82, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f2f70_0, 4, 5;
    %load/vec4 v0x55cb9d7f3b40_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x55cb9d7f3b40_0, 0, 1;
    %load/vec4 v0x55cb9d7f4200_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f4200_0, 0;
    %jmp T_1.83;
T_1.82 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f4990_0, 4, 5;
T_1.83 ;
    %jmp T_1.81;
T_1.80 ;
    %load/vec4 v0x55cb9d7f2ea0_0;
    %load/vec4 v0x55cb9d7f4200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.84, 8;
    %load/vec4 v0x55cb9d7f3c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.86, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f2f70_0, 4, 5;
    %load/vec4 v0x55cb9d7f3c00_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f3c00_0, 0;
    %load/vec4 v0x55cb9d7f4200_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f4200_0, 0;
    %jmp T_1.87;
T_1.86 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f4990_0, 4, 5;
T_1.87 ;
    %jmp T_1.85;
T_1.84 ;
    %load/vec4 v0x55cb9d7f3180_0;
    %load/vec4 v0x55cb9d7f4200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.88, 8;
    %load/vec4 v0x55cb9d7f3cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.90, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f3050_0, 4, 5;
    %load/vec4 v0x55cb9d7f3cc0_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x55cb9d7f3cc0_0, 0, 1;
    %load/vec4 v0x55cb9d7f4200_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f4200_0, 0;
    %jmp T_1.91;
T_1.90 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f4990_0, 4, 5;
T_1.91 ;
    %jmp T_1.89;
T_1.88 ;
    %load/vec4 v0x55cb9d7f3240_0;
    %load/vec4 v0x55cb9d7f4200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.92, 8;
    %load/vec4 v0x55cb9d7f3d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.94, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f3050_0, 4, 5;
    %load/vec4 v0x55cb9d7f3d80_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f3d80_0, 0;
    %load/vec4 v0x55cb9d7f4200_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f4200_0, 0;
    %jmp T_1.95;
T_1.94 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f4990_0, 4, 5;
T_1.95 ;
    %jmp T_1.93;
T_1.92 ;
    %load/vec4 v0x55cb9d7f3300_0;
    %load/vec4 v0x55cb9d7f4200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.96, 8;
    %load/vec4 v0x55cb9d7f3e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.98, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f3050_0, 4, 5;
    %load/vec4 v0x55cb9d7f3e40_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f3e40_0, 0;
    %load/vec4 v0x55cb9d7f4200_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f4200_0, 0;
    %jmp T_1.99;
T_1.98 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f4990_0, 4, 5;
T_1.99 ;
    %jmp T_1.97;
T_1.96 ;
    %load/vec4 v0x55cb9d7f33c0_0;
    %load/vec4 v0x55cb9d7f4200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.100, 8;
    %load/vec4 v0x55cb9d7f3f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.102, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f3050_0, 4, 5;
    %load/vec4 v0x55cb9d7f3f00_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x55cb9d7f3f00_0, 0, 1;
    %load/vec4 v0x55cb9d7f4200_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55cb9d7f4200_0, 0;
    %jmp T_1.103;
T_1.102 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55cb9d7f4990_0, 4, 5;
T_1.103 ;
T_1.100 ;
T_1.97 ;
T_1.93 ;
T_1.89 ;
T_1.85 ;
T_1.81 ;
T_1.77 ;
T_1.73 ;
T_1.69 ;
T_1.65 ;
T_1.15 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55cb9d7b94f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb9d7f5670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb9d7f5810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb9d7f58e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb9d7f59b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb9d7f5a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb9d7f5b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb9d7f5c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb9d7f62a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb9d7f6370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb9d7f5f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb9d7f4f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb9d7f4ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb9d7f50c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb9d7f5330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb9d7f5400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb9d7f54d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb9d7f55a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb9d7f6100_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0x55cb9d7f5670_0;
    %inv;
    %store/vec4 v0x55cb9d7f5670_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x55cb9d7b94f0;
T_3 ;
    %vpi_call 2 34 "$monitor", "time=%d, clk = %b, M0=%b, M1=%b, M2=%b, M3=%b, ti=%b, wi=%b, ci=%b, B1=%b, B2=%b, B3=%b, C1=%b, C2=%b, C3=%b, C4=%b, out = %d, To = %b, rr = %b, RRo = %d", $time, v0x55cb9d7f5670_0, v0x55cb9d7f5810_0, v0x55cb9d7f58e0_0, v0x55cb9d7f59b0_0, v0x55cb9d7f5a80_0, v0x55cb9d7f62a0_0, v0x55cb9d7f6370_0, v0x55cb9d7f5f60_0, v0x55cb9d7f4f30_0, v0x55cb9d7f4ff0_0, v0x55cb9d7f50c0_0, v0x55cb9d7f5330_0, v0x55cb9d7f5400_0, v0x55cb9d7f54d0_0, v0x55cb9d7f55a0_0, v0x55cb9d7f6030_0, v0x55cb9d7f5dc0_0, v0x55cb9d7f6100_0, v0x55cb9d7f5cf0_0 {0 0 0};
    %vpi_call 2 35 "$dumpfile", "mywave.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cb9d7f5810_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb9d7f5810_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cb9d7f58e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb9d7f58e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cb9d7f59b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb9d7f59b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cb9d7f5a80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb9d7f5a80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cb9d7f62a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb9d7f62a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cb9d7f6100_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cb9d7f6100_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_money.v";
    "money.v";
