

# Overview of all unit scenarios

<table>
    <tbody>
        <tr><th>Scenario</th><th>Scenario Type</th><th>Subscenario</th><th>Subscenario type</th><th>Initiators</th><th>Targets</th><th>Operation</th><th>Efficiency</th></tr>
        <tr><td rowspan=1>1xAIC_RD_L2</td><td rowspan=1>unit</td><td>1xAIC_RD_L2</td><td>unit</td><td>aic</td><td>l2</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xAIC_WR_L2</td><td rowspan=1>unit</td><td>1xAIC_WR_L2</td><td>unit</td><td>aic</td><td>l2</td><td>write</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xAIC0_RD_L2</td><td rowspan=1>unit</td><td>1xAIC0_RD_L2</td><td>unit</td><td>aic</td><td>l2</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xAIC0_WR_L2</td><td rowspan=1>unit</td><td>1xAIC0_WR_L2</td><td>unit</td><td>aic</td><td>l2</td><td>write</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xAIC1_RD_L2</td><td rowspan=1>unit</td><td>1xAIC1_RD_L2</td><td>unit</td><td>aic</td><td>l2</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xAIC1_WR_L2</td><td rowspan=1>unit</td><td>1xAIC1_WR_L2</td><td>unit</td><td>aic</td><td>l2</td><td>write</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xAIC2_RD_L2</td><td rowspan=1>unit</td><td>1xAIC2_RD_L2</td><td>unit</td><td>aic</td><td>l2</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xAIC2_WR_L2</td><td rowspan=1>unit</td><td>1xAIC2_WR_L2</td><td>unit</td><td>aic</td><td>l2</td><td>write</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xAIC3_RD_L2</td><td rowspan=1>unit</td><td>1xAIC3_RD_L2</td><td>unit</td><td>aic</td><td>l2</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xAIC3_WR_L2</td><td rowspan=1>unit</td><td>1xAIC3_WR_L2</td><td>unit</td><td>aic</td><td>l2</td><td>write</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xAIC4_RD_L2</td><td rowspan=1>unit</td><td>1xAIC4_RD_L2</td><td>unit</td><td>aic</td><td>l2</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xAIC4_WR_L2</td><td rowspan=1>unit</td><td>1xAIC4_WR_L2</td><td>unit</td><td>aic</td><td>l2</td><td>write</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xAIC5_RD_L2</td><td rowspan=1>unit</td><td>1xAIC5_RD_L2</td><td>unit</td><td>aic</td><td>l2</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xAIC5_WR_L2</td><td rowspan=1>unit</td><td>1xAIC5_WR_L2</td><td>unit</td><td>aic</td><td>l2</td><td>write</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xAIC6_RD_L2</td><td rowspan=1>unit</td><td>1xAIC6_RD_L2</td><td>unit</td><td>aic</td><td>l2</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xAIC6_WR_L2</td><td rowspan=1>unit</td><td>1xAIC6_WR_L2</td><td>unit</td><td>aic</td><td>l2</td><td>write</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xAIC7_RD_L2</td><td rowspan=1>unit</td><td>1xAIC7_RD_L2</td><td>unit</td><td>aic</td><td>l2</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xAIC7_WR_L2</td><td rowspan=1>unit</td><td>1xAIC7_WR_L2</td><td>unit</td><td>aic</td><td>l2</td><td>write</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xAIC_RD_DDRG</td><td rowspan=1>unit</td><td>1xAIC_RD_DDRG</td><td>unit</td><td>aic</td><td>ddr_w</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xAIC_WR_DDRG</td><td rowspan=1>unit</td><td>1xAIC_WR_DDRG</td><td>unit</td><td>aic</td><td>ddr_w</td><td>write</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xAIC_RD_DDRP</td><td rowspan=1>unit</td><td>1xAIC_RD_DDRP</td><td>unit</td><td>aic</td><td>ddr_e</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xAIC_WR_DDRP</td><td rowspan=1>unit</td><td>1xAIC_WR_DDRP</td><td>unit</td><td>aic</td><td>ddr_e</td><td>write</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xSDMA_RD_L2</td><td rowspan=1>unit</td><td>1xSDMA_RD_L2</td><td>unit</td><td>sdma</td><td>l2</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xSDMA_WR_L2</td><td rowspan=1>unit</td><td>1xSDMA_WR_L2</td><td>unit</td><td>sdma</td><td>l2</td><td>write</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xSDMA0_RD_L2</td><td rowspan=1>unit</td><td>1xSDMA0_RD_L2</td><td>unit</td><td>sdma</td><td>l2</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xSDMA0_WR_L2</td><td rowspan=1>unit</td><td>1xSDMA0_WR_L2</td><td>unit</td><td>sdma</td><td>l2</td><td>write</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xSDMA1_RD_L2</td><td rowspan=1>unit</td><td>1xSDMA1_RD_L2</td><td>unit</td><td>sdma</td><td>l2</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xSDMA1_WR_L2</td><td rowspan=1>unit</td><td>1xSDMA1_WR_L2</td><td>unit</td><td>sdma</td><td>l2</td><td>write</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xSDMA2_RD_L2</td><td rowspan=1>unit</td><td>1xSDMA2_RD_L2</td><td>unit</td><td>sdma</td><td>l2</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xSDMA2_WR_L2</td><td rowspan=1>unit</td><td>1xSDMA2_WR_L2</td><td>unit</td><td>sdma</td><td>l2</td><td>write</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xSDMA3_RD_L2</td><td rowspan=1>unit</td><td>1xSDMA3_RD_L2</td><td>unit</td><td>sdma</td><td>l2</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xSDMA3_WR_L2</td><td rowspan=1>unit</td><td>1xSDMA3_WR_L2</td><td>unit</td><td>sdma</td><td>l2</td><td>write</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xSDMA_RD_DDRG</td><td rowspan=1>unit</td><td>1xSDMA_RD_DDRG</td><td>unit</td><td>sdma</td><td>ddr_w</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xSDMA_WR_DDRG</td><td rowspan=1>unit</td><td>1xSDMA_WR_DDRG</td><td>unit</td><td>sdma</td><td>ddr_w</td><td>write</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xSDMA_RD_DDRP</td><td rowspan=1>unit</td><td>1xSDMA_RD_DDRP</td><td>unit</td><td>sdma</td><td>ddr_w</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xSDMA_WR_DDRP</td><td rowspan=1>unit</td><td>1xSDMA_WR_DDRP</td><td>unit</td><td>sdma</td><td>ddr_w</td><td>write</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xPVE_RD_L2</td><td rowspan=1>unit</td><td>1xPVE_RD_L2</td><td>unit</td><td>pve</td><td>l2</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xPVE_WR_L2</td><td rowspan=1>unit</td><td>1xPVE_WR_L2</td><td>unit</td><td>pve</td><td>l2</td><td>write</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xPVE_RD_DDRG</td><td rowspan=1>unit</td><td>1xPVE_RD_DDRG</td><td>unit</td><td>pve</td><td>ddr_w</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xPVE_WR_DDRG</td><td rowspan=1>unit</td><td>1xPVE_WR_DDRG</td><td>unit</td><td>pve</td><td>ddr_w</td><td>write</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xPVE_RD_DDRP</td><td rowspan=1>unit</td><td>1xPVE_RD_DDRP</td><td>unit</td><td>pve</td><td>ddr_e</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xPVE_WR_DDRP</td><td rowspan=1>unit</td><td>1xPVE_WR_DDRP</td><td>unit</td><td>pve</td><td>ddr_e</td><td>write</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xDEC_RD_L2</td><td rowspan=1>unit</td><td>1xDEC_RD_L2</td><td>unit</td><td>dec</td><td>l2</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xDEC_WR_L2</td><td rowspan=1>unit</td><td>1xDEC_WR_L2</td><td>unit</td><td>dec</td><td>l2</td><td>write</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xDEC_RD_DDRP</td><td rowspan=1>unit</td><td>1xDEC_RD_DDRP</td><td>unit</td><td>dec</td><td>ddr_e</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xDEC_WR_DDRP</td><td rowspan=1>unit</td><td>1xDEC_WR_DDRP</td><td>unit</td><td>dec</td><td>ddr_e</td><td>write</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xPCIE_RD_L2</td><td rowspan=1>unit</td><td>1xPCIE_RD_L2</td><td>unit</td><td>pcie</td><td>l2</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xPCIE_WR_L2</td><td rowspan=1>unit</td><td>1xPCIE_WR_L2</td><td>unit</td><td>pcie</td><td>l2</td><td>write</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xPCIE_RD_DDRG</td><td rowspan=1>unit</td><td>1xPCIE_RD_DDRG</td><td>unit</td><td>pcie</td><td>ddr_w</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xPCIE_WR_DDRG</td><td rowspan=1>unit</td><td>1xPCIE_WR_DDRG</td><td>unit</td><td>pcie</td><td>ddr_w</td><td>write</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xPCIE_RD_DDRP</td><td rowspan=1>unit</td><td>1xPCIE_RD_DDRP</td><td>unit</td><td>pcie</td><td>ddr_e</td><td>read</td><td>0.99</td></tr>
        <tr><td rowspan=1>1xPCIE_WR_DDRP</td><td rowspan=1>unit</td><td>1xPCIE_WR_DDRP</td><td>unit</td><td>pcie</td><td>ddr_e</td><td>write</td><td>0.99</td></tr>
    </tbody>
</table>





