
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003579                       # Number of seconds simulated
sim_ticks                                  3578864136                       # Number of ticks simulated
final_tick                               530545227321                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 163387                       # Simulator instruction rate (inst/s)
host_op_rate                                   206604                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 289721                       # Simulator tick rate (ticks/s)
host_mem_usage                               16899336                       # Number of bytes of host memory used
host_seconds                                 12352.78                       # Real time elapsed on the host
sim_insts                                  2018281027                       # Number of instructions simulated
sim_ops                                    2552137005                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       162944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        61056                       # Number of bytes read from this memory
system.physmem.bytes_read::total               227456                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       143232                       # Number of bytes written to this memory
system.physmem.bytes_written::total            143232                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1273                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          477                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1777                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1119                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1119                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       500718                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     45529529                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       464952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17060161                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                63555360                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       500718                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       464952                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             965670                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40021637                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40021637                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40021637                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       500718                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     45529529                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       464952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17060161                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              103576997                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8582409                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3123813                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2538966                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214928                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1314267                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1212879                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328338                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9189                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3132902                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17304308                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3123813                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1541217                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3802587                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1147431                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        625575                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1533685                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91937                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8488917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.518298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.308448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4686330     55.21%     55.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          335195      3.95%     59.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          268817      3.17%     62.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          653355      7.70%     70.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          176802      2.08%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          228528      2.69%     74.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          165704      1.95%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92834      1.09%     77.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1881352     22.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8488917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363979                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.016253                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3278548                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       606608                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3656127                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24433                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        923199                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       533216                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4707                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20678684                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10402                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        923199                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3518523                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         134461                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       121258                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3434950                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       356524                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19943551                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2371                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        147375                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111277                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           69                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27927157                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93077862                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93077862                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10857847                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4112                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2335                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           980160                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1862205                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       946112                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        15118                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       337452                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18850174                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3971                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14948560                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30340                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6541530                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20009129                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          667                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8488917                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.760950                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.885270                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2947770     34.72%     34.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1820317     21.44%     56.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1208717     14.24%     70.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       885020     10.43%     80.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       759249      8.94%     89.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       394785      4.65%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338127      3.98%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63390      0.75%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        71542      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8488917                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87479     71.15%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17853     14.52%     85.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17619     14.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12455968     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212412      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1485710      9.94%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       792817      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14948560                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.741767                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             122951                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008225                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38539324                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25395744                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14563507                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15071511                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56424                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       738847                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          288                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       243497                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        923199                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          61756                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8270                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18854145                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        43235                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1862205                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       946112                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2319                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7343                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127136                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121537                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248673                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14708028                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392733                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240528                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2165184                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2075391                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            772451                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.713741                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14573292                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14563507                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9480867                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26773286                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.696902                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354117                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6573530                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214879                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7565718                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623209                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.136794                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2938912     38.85%     38.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2098568     27.74%     66.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       852598     11.27%     77.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       479533      6.34%     84.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       393091      5.20%     89.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       160024      2.12%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       191379      2.53%     94.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95285      1.26%     95.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       356328      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7565718                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       356328                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26063660                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38632353                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3911                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  93492                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.858241                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.858241                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.165174                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.165174                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66157160                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20134780                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19082369                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8582409                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3161690                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2573367                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       211839                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1296179                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1241135                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          320781                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9308                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3486099                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17268628                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3161690                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1561916                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3624022                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1090612                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        515090                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1703042                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        84116                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8500425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.504274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.305404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4876403     57.37%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          191620      2.25%     59.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          252615      2.97%     62.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          383223      4.51%     67.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          374334      4.40%     71.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          284084      3.34%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          164674      1.94%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          252698      2.97%     79.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1720774     20.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8500425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368392                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.012096                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3602355                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       504964                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3490328                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27803                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        874973                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       534681                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20654950                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1216                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        874973                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3794691                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         103525                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       122170                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3321327                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       283732                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20047355                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           59                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        121844                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        89506                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27922331                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93360541                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93360541                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17301895                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10620401                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4270                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2406                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           810009                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1864885                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       984310                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19338                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       298248                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18636955                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4048                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14974410                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27582                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6110131                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18609522                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          668                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8500425                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761607                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.899092                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2946424     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1868147     21.98%     56.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1202585     14.15%     70.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       826874      9.73%     80.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       773202      9.10%     89.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       414015      4.87%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       302217      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        91402      1.08%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        75559      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8500425                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          73109     68.37%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15954     14.92%     83.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17870     16.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12460230     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211416      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1689      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1476100      9.86%     94.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       824975      5.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14974410                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.744779                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             106935                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007141                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38583760                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24751212                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14553254                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15081345                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        51499                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       722540                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          270                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       251935                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        874973                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          60075                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10227                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18641007                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       119001                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1864885                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       984310                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2358                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7705                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           82                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       127491                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121901                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249392                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14686021                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1390497                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       288387                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2195890                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2055639                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            805393                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.711177                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14557211                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14553254                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9348246                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26256303                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.695707                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356038                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10134366                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12455851                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6185148                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       215155                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7625452                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633457                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.155577                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2929949     38.42%     38.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2195606     28.79%     67.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       809534     10.62%     77.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       462988      6.07%     83.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       385550      5.06%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       185655      2.43%     91.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       193244      2.53%     93.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81134      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       381792      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7625452                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10134366                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12455851                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1874717                       # Number of memory references committed
system.switch_cpus1.commit.loads              1142342                       # Number of loads committed
system.switch_cpus1.commit.membars               1690                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1786350                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11227417                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       254161                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       381792                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25884659                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38157461                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3249                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  81984                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10134366                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12455851                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10134366                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846862                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846862                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.180830                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.180830                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66085665                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20093144                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19077692                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3380                       # number of misc regfile writes
system.l2.replacements                           1777                       # number of replacements
system.l2.tagsinuse                      65535.847907                       # Cycle average of tags in use
system.l2.total_refs                          1511896                       # Total number of references to valid blocks.
system.l2.sampled_refs                          67313                       # Sample count of references to valid blocks.
system.l2.avg_refs                          22.460684                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         20365.351735                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.957684                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    661.333213                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.967451                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    242.015526                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             31.951120                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          25646.780850                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                    49                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          18512.490327                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.310751                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.010091                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.003693                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000488                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.391339                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000748                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.282478                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         5994                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4969                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   10963                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5301                       # number of Writeback hits
system.l2.Writeback_hits::total                  5301                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         5994                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4969                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10963                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         5994                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4969                       # number of overall hits
system.l2.overall_hits::total                   10963                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1273                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          474                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1774                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1273                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          477                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1777                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1273                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          477                       # number of overall misses
system.l2.overall_misses::total                  1777                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       551107                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     58590608                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       669299                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     21122944                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        80933958                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       123625                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        123625                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       551107                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     58590608                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       669299                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     21246569                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         81057583                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       551107                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     58590608                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       669299                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     21246569                       # number of overall miss cycles
system.l2.overall_miss_latency::total        81057583                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7267                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5443                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               12737                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5301                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5301                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7267                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5446                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12740                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7267                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5446                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12740                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.175175                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.087084                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.139279                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.175175                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.087587                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.139482                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.175175                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.087587                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.139482                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 39364.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 46025.615082                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 51484.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44563.172996                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45622.298760                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 41208.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 41208.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 39364.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 46025.615082                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 51484.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44542.073375                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45614.846933                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 39364.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 46025.615082                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 51484.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44542.073375                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45614.846933                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1119                       # number of writebacks
system.l2.writebacks::total                      1119                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1273                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          474                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1774                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          477                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1777                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          477                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1777                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       468729                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     51221333                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       595223                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     18360226                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     70645511                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       105624                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       105624                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       468729                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     51221333                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       595223                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     18465850                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     70751135                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       468729                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     51221333                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       595223                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     18465850                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     70751135                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.175175                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.087084                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.139279                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.175175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.087587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.139482                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.175175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.087587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.139482                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 33480.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40236.710919                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45786.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 38734.654008                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39822.723224                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        35208                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        35208                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 33480.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 40236.710919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 45786.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 38712.473795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39814.932470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 33480.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 40236.710919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 45786.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 38712.473795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39814.932470                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.957661                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001541286                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015173.613682                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.957661                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022368                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796407                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1533669                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1533669                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1533669                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1533669                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1533669                       # number of overall hits
system.cpu0.icache.overall_hits::total        1533669                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       716286                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       716286                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       716286                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       716286                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       716286                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       716286                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1533685                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1533685                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1533685                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1533685                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1533685                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1533685                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 44767.875000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 44767.875000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 44767.875000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 44767.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 44767.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 44767.875000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       565107                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       565107                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       565107                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       565107                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       565107                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       565107                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40364.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 40364.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 40364.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 40364.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 40364.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 40364.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7267                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164721034                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7523                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21895.657849                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.545838                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.454162                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.873226                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.126774                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1057389                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1057389                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2199                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2199                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1756699                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1756699                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1756699                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1756699                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16112                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16112                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16112                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16112                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16112                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16112                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    467069428                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    467069428                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    467069428                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    467069428                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    467069428                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    467069428                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1073501                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1073501                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1772811                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1772811                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1772811                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1772811                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015009                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015009                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009088                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009088                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009088                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009088                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28988.916832                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28988.916832                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28988.916832                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28988.916832                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28988.916832                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28988.916832                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2484                       # number of writebacks
system.cpu0.dcache.writebacks::total             2484                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8845                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8845                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8845                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8845                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8845                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8845                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7267                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7267                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7267                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7267                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7267                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7267                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    110651216                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    110651216                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    110651216                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    110651216                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    110651216                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    110651216                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006769                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006769                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004099                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004099                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004099                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004099                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15226.533095                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15226.533095                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15226.533095                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15226.533095                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15226.533095                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15226.533095                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.967427                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999857303                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2015841.336694                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.967427                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020781                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794820                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1703027                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1703027                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1703027                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1703027                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1703027                       # number of overall hits
system.cpu1.icache.overall_hits::total        1703027                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       846822                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       846822                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       846822                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       846822                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       846822                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       846822                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1703042                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1703042                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1703042                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1703042                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1703042                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1703042                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 56454.800000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56454.800000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 56454.800000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56454.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 56454.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56454.800000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       694763                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       694763                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       694763                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       694763                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       694763                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       694763                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53443.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53443.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53443.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53443.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53443.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53443.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5446                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157475376                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5702                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27617.568572                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.942362                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.057638                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.882587                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.117413                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1056777                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1056777                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       728528                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        728528                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1779                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1779                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1690                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1690                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1785305                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1785305                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1785305                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1785305                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14014                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14014                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          355                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          355                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14369                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14369                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14369                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14369                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    367852021                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    367852021                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     16581817                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     16581817                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    384433838                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    384433838                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    384433838                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    384433838                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1070791                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1070791                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       728883                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       728883                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1779                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1779                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1799674                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1799674                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1799674                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1799674                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013088                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013088                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000487                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000487                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007984                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007984                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007984                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007984                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26248.895462                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26248.895462                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 46709.343662                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 46709.343662                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26754.390563                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26754.390563                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26754.390563                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26754.390563                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        57551                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 28775.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2817                       # number of writebacks
system.cpu1.dcache.writebacks::total             2817                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8571                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8571                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          352                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          352                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8923                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8923                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8923                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8923                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5443                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5443                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5446                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5446                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5446                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5446                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     64687429                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     64687429                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       126625                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       126625                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     64814054                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     64814054                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     64814054                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     64814054                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005083                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005083                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003026                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003026                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003026                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003026                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11884.517545                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11884.517545                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 42208.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 42208.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11901.221814                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11901.221814                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11901.221814                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11901.221814                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
