{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 02 13:19:13 2014 " "Info: Processing started: Tue Sep 02 13:19:13 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MicroComputador -c MicroComputador " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MicroComputador -c MicroComputador" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU-8bits.bdf " "Warning: Can't analyze file -- file ALU-8bits.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU-8bits-Test.bdf " "Warning: Can't analyze file -- file ALU-8bits-Test.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU-8bits-Test2.bdf " "Warning: Can't analyze file -- file ALU-8bits-Test2.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU1 " "Info: Found entity 1: ALU1" {  } { { "ALU1.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/ALU1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU3 " "Info: Found entity 1: ALU3" {  } { { "ALU3.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/ALU3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro8bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file registro8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Registro8bits " "Info: Found entity 1: Registro8bits" {  } { { "Registro8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/Registro8bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu8bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU8bits " "Info: Found entity 1: CPU8bits" {  } { { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxbus6a1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file muxbus6a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxbus6a1-arch1 " "Info: Found design unit 1: muxbus6a1-arch1" {  } { { "muxbus6a1.vhd" "" { Text "F:/Others/Quartus MIO/MicroComputador/muxbus6a1.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 muxbus6a1 " "Info: Found entity 1: muxbus6a1" {  } { { "muxbus6a1.vhd" "" { Text "F:/Others/Quartus MIO/MicroComputador/muxbus6a1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1a8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file demux1a8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Demux1a8 " "Info: Found entity 1: Demux1a8" {  } { { "Demux1a8.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/Demux1a8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demuxreal1a8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file demuxreal1a8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DemuxReal1a8 " "Info: Found entity 1: DemuxReal1a8" {  } { { "DemuxReal1a8.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/DemuxReal1a8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-SYN " "Info: Found design unit 1: memoria-SYN" {  } { { "Memoria.vhd" "" { Text "F:/Others/Quartus MIO/MicroComputador/Memoria.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "F:/Others/Quartus MIO/MicroComputador/Memoria.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmemoria.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testmemoria.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TestMemoria " "Info: Found entity 1: TestMemoria" {  } { { "TestMemoria.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/TestMemoria.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloqueregistro.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file bloqueregistro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BloqueRegistro " "Info: Found entity 1: BloqueRegistro" {  } { { "BloqueRegistro.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/BloqueRegistro.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloquevalorinmediato.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file bloquevalorinmediato.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BloqueValorInmediato " "Info: Found entity 1: BloqueValorInmediato" {  } { { "BloqueValorInmediato.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/BloqueValorInmediato.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadcontrol.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file unidadcontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadControl " "Info: Found entity 1: UnidadControl" {  } { { "UnidadControl.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/UnidadControl.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu8bitsorigen.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu8bitsorigen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU8bitsOrigen " "Info: Found entity 1: CPU8bitsOrigen" {  } { { "CPU8bitsOrigen.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bitsOrigen.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file muxop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxOp-cases " "Info: Found design unit 1: muxOp-cases" {  } { { "muxOp.vhd" "" { Text "F:/Others/Quartus MIO/MicroComputador/muxOp.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 muxOp " "Info: Found entity 1: muxOp" {  } { { "muxOp.vhd" "" { Text "F:/Others/Quartus MIO/MicroComputador/muxOp.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxinmediato.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file muxinmediato.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxInmediato-cases " "Info: Found design unit 1: muxInmediato-cases" {  } { { "muxInmediato.vhd" "" { Text "F:/Others/Quartus MIO/MicroComputador/muxInmediato.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 muxInmediato " "Info: Found entity 1: muxInmediato" {  } { { "muxInmediato.vhd" "" { Text "F:/Others/Quartus MIO/MicroComputador/muxInmediato.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriav2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file memoriav2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriav2-SYN " "Info: Found design unit 1: memoriav2-SYN" {  } { { "Memoriav2.vhd" "" { Text "F:/Others/Quartus MIO/MicroComputador/Memoriav2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoriav2 " "Info: Found entity 1: Memoriav2" {  } { { "Memoriav2.vhd" "" { Text "F:/Others/Quartus MIO/MicroComputador/Memoriav2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriav3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file memoriav3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriav3-SYN " "Info: Found design unit 1: memoriav3-SYN" {  } { { "Memoriav3.vhd" "" { Text "F:/Others/Quartus MIO/MicroComputador/Memoriav3.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoriav3 " "Info: Found entity 1: Memoriav3" {  } { { "Memoriav3.vhd" "" { Text "F:/Others/Quartus MIO/MicroComputador/Memoriav3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_8bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_8bit " "Info: Found entity 1: ALU_8bit" {  } { { "ALU_8bit.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/ALU_8bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Info: Found design unit 1: Counter-Behavioral" {  } { { "Counter.vhd" "" { Text "F:/Others/Quartus MIO/MicroComputador/Counter.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Info: Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "F:/Others/Quartus MIO/MicroComputador/Counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU8bits " "Info: Elaborating entity \"CPU8bits\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU1 ALU1:inst2 " "Info: Elaborating entity \"ALU1\" for hierarchy \"ALU1:inst2\"" {  } { { "CPU8bits.bdf" "inst2" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 1024 1008 1136 1152 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU1:inst2\|74181:inst1 " "Info: Elaborating entity \"74181\" for hierarchy \"ALU1:inst2\|74181:inst1\"" {  } { { "ALU1.bdf" "inst1" { Schematic "F:/Others/Quartus MIO/MicroComputador/ALU1.bdf" { { 232 344 600 352 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU1:inst2\|74181:inst1 " "Info: Elaborated megafunction instantiation \"ALU1:inst2\|74181:inst1\"" {  } { { "ALU1.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/ALU1.bdf" { { 232 344 600 352 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadControl UnidadControl:inst5 " "Info: Elaborating entity \"UnidadControl\" for hierarchy \"UnidadControl:inst5\"" {  } { { "CPU8bits.bdf" "inst5" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 592 -112 88 784 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxInmediato UnidadControl:inst5\|muxInmediato:inst22 " "Info: Elaborating entity \"muxInmediato\" for hierarchy \"UnidadControl:inst5\|muxInmediato:inst22\"" {  } { { "UnidadControl.bdf" "inst22" { Schematic "F:/Others/Quartus MIO/MicroComputador/UnidadControl.bdf" { { 592 608 752 688 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel muxInmediato.vhd(21) " "Warning (10492): VHDL Process Statement warning at muxInmediato.vhd(21): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxInmediato.vhd" "" { Text "F:/Others/Quartus MIO/MicroComputador/muxInmediato.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BloqueValorInmediato UnidadControl:inst5\|BloqueValorInmediato:inst " "Info: Elaborating entity \"BloqueValorInmediato\" for hierarchy \"UnidadControl:inst5\|BloqueValorInmediato:inst\"" {  } { { "UnidadControl.bdf" "inst" { Schematic "F:/Others/Quartus MIO/MicroComputador/UnidadControl.bdf" { { 568 264 464 664 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxOp UnidadControl:inst5\|muxOp:inst23 " "Info: Elaborating entity \"muxOp\" for hierarchy \"UnidadControl:inst5\|muxOp:inst23\"" {  } { { "UnidadControl.bdf" "inst23" { Schematic "F:/Others/Quartus MIO/MicroComputador/UnidadControl.bdf" { { 376 616 760 472 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel muxOp.vhd(21) " "Warning (10492): VHDL Process Statement warning at muxOp.vhd(21): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxOp.vhd" "" { Text "F:/Others/Quartus MIO/MicroComputador/muxOp.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BloqueRegistro UnidadControl:inst5\|BloqueRegistro:inst5 " "Info: Elaborating entity \"BloqueRegistro\" for hierarchy \"UnidadControl:inst5\|BloqueRegistro:inst5\"" {  } { { "UnidadControl.bdf" "inst5" { Schematic "F:/Others/Quartus MIO/MicroComputador/UnidadControl.bdf" { { 456 264 440 552 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:inst28 " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:inst28\"" {  } { { "CPU8bits.bdf" "inst28" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 296 -304 -168 512 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:inst28\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:inst28\|altsyncram:altsyncram_component\"" {  } { { "Memoria.vhd" "altsyncram_component" { Text "F:/Others/Quartus MIO/MicroComputador/Memoria.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:inst28\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"Memoria:inst28\|altsyncram:altsyncram_component\"" {  } { { "Memoria.vhd" "" { Text "F:/Others/Quartus MIO/MicroComputador/Memoria.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:inst28\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"Memoria:inst28\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file contentMemoria.mif " "Info: Parameter \"init_file\" = \"contentMemoria.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Info: Parameter \"numwords_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Info: Parameter \"widthad_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Info: Parameter \"width_a\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "F:/Others/Quartus MIO/MicroComputador/Memoria.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_je81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_je81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_je81 " "Info: Found entity 1: altsyncram_je81" {  } { { "db/altsyncram_je81.tdf" "" { Text "F:/Others/Quartus MIO/MicroComputador/db/altsyncram_je81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_je81 Memoria:inst28\|altsyncram:altsyncram_component\|altsyncram_je81:auto_generated " "Info: Elaborating entity \"altsyncram_je81\" for hierarchy \"Memoria:inst28\|altsyncram:altsyncram_component\|altsyncram_je81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:inst26 " "Info: Elaborating entity \"Counter\" for hierarchy \"Counter:inst26\"" {  } { { "CPU8bits.bdf" "inst26" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 664 -360 -224 760 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxbus6a1 muxbus6a1:inst9 " "Info: Elaborating entity \"muxbus6a1\" for hierarchy \"muxbus6a1:inst9\"" {  } { { "CPU8bits.bdf" "inst9" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 808 1152 1552 936 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registro8bits Registro8bits:inst " "Info: Elaborating entity \"Registro8bits\" for hierarchy \"Registro8bits:inst\"" {  } { { "CPU8bits.bdf" "inst" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 24 368 568 120 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74374 Registro8bits:inst\|74374:inst " "Info: Elaborating entity \"74374\" for hierarchy \"Registro8bits:inst\|74374:inst\"" {  } { { "Registro8bits.bdf" "inst" { Schematic "F:/Others/Quartus MIO/MicroComputador/Registro8bits.bdf" { { 48 272 392 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Registro8bits:inst\|74374:inst " "Info: Elaborated megafunction instantiation \"Registro8bits:inst\|74374:inst\"" {  } { { "Registro8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/Registro8bits.bdf" { { 48 272 392 240 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DemuxReal1a8 DemuxReal1a8:inst25 " "Info: Elaborating entity \"DemuxReal1a8\" for hierarchy \"DemuxReal1a8:inst25\"" {  } { { "CPU8bits.bdf" "inst25" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 312 120 248 504 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NAND4 15 " "Warning: Block or symbol \"NAND4\" of instance \"15\" overlaps another block or symbol" {  } { { "DemuxReal1a8.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/DemuxReal1a8.bdf" { { 16 568 632 96 "15" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NAND4 17 " "Warning: Block or symbol \"NAND4\" of instance \"17\" overlaps another block or symbol" {  } { { "DemuxReal1a8.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/DemuxReal1a8.bdf" { { 160 568 632 240 "17" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NAND4 19 " "Warning: Block or symbol \"NAND4\" of instance \"19\" overlaps another block or symbol" {  } { { "DemuxReal1a8.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/DemuxReal1a8.bdf" { { 304 568 632 384 "19" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NAND4 21 " "Warning: Block or symbol \"NAND4\" of instance \"21\" overlaps another block or symbol" {  } { { "DemuxReal1a8.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/DemuxReal1a8.bdf" { { 448 568 632 528 "21" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst15 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst15\"" {  } { { "CPU8bits.bdf" "inst15" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 1200 1064 1152 1312 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst15 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst15\"" {  } { { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 1200 1064 1152 1312 "inst15" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst15 " "Info: Instantiated megafunction \"BUSMUX:inst15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Info: Parameter \"WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 1200 1064 1152 1312 "inst15" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst15\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst15\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst15\|lpm_mux:\$00000 BUSMUX:inst15 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst15\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst15\"" {  } { { "busmux.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 1200 1064 1152 1312 "inst15" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_bgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bgc " "Info: Found entity 1: mux_bgc" {  } { { "db/mux_bgc.tdf" "" { Text "F:/Others/Quartus MIO/MicroComputador/db/mux_bgc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bgc BUSMUX:inst15\|lpm_mux:\$00000\|mux_bgc:auto_generated " "Info: Elaborating entity \"mux_bgc\" for hierarchy \"BUSMUX:inst15\|lpm_mux:\$00000\|mux_bgc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst28\|altsyncram:altsyncram_component\|altsyncram_je81:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"Memoria:inst28\|altsyncram:altsyncram_component\|altsyncram_je81:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "F:/Others/Quartus MIO/MicroComputador/db/altsyncram_je81.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Memoria.vhd" "" { Text "F:/Others/Quartus MIO/MicroComputador/Memoria.vhd" 84 0 0 } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 296 -304 -168 512 "inst28" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst28\|altsyncram:altsyncram_component\|altsyncram_je81:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"Memoria:inst28\|altsyncram:altsyncram_component\|altsyncram_je81:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "F:/Others/Quartus MIO/MicroComputador/db/altsyncram_je81.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Memoria.vhd" "" { Text "F:/Others/Quartus MIO/MicroComputador/Memoria.vhd" 84 0 0 } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 296 -304 -168 512 "inst28" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst28\|altsyncram:altsyncram_component\|altsyncram_je81:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"Memoria:inst28\|altsyncram:altsyncram_component\|altsyncram_je81:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "F:/Others/Quartus MIO/MicroComputador/db/altsyncram_je81.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Memoria.vhd" "" { Text "F:/Others/Quartus MIO/MicroComputador/Memoria.vhd" 84 0 0 } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 296 -304 -168 512 "inst28" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "30 " "Info: Ignored 30 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst\|74374:inst\|47 R0\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst\|74374:inst\|47\" to the node \"R0\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst13\|74374:inst\|47 R4\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst13\|74374:inst\|47\" to the node \"R4\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst10\|74374:inst\|47 R1\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst10\|74374:inst\|47\" to the node \"R1\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst14\|74374:inst\|47 R5\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst14\|74374:inst\|47\" to the node \"R5\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst11\|74374:inst\|47 R2\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst11\|74374:inst\|47\" to the node \"R2\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst12\|74374:inst\|47 R3\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst12\|74374:inst\|47\" to the node \"R3\[7\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst\|74374:inst\|46 R0\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst\|74374:inst\|46\" to the node \"R0\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst13\|74374:inst\|46 R4\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst13\|74374:inst\|46\" to the node \"R4\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst10\|74374:inst\|46 R1\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst10\|74374:inst\|46\" to the node \"R1\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst14\|74374:inst\|46 R5\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst14\|74374:inst\|46\" to the node \"R5\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst11\|74374:inst\|46 R2\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst11\|74374:inst\|46\" to the node \"R2\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst12\|74374:inst\|46 R3\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst12\|74374:inst\|46\" to the node \"R3\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst\|74374:inst\|45 R0\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst\|74374:inst\|45\" to the node \"R0\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst13\|74374:inst\|45 R4\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst13\|74374:inst\|45\" to the node \"R4\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst10\|74374:inst\|45 R1\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst10\|74374:inst\|45\" to the node \"R1\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst14\|74374:inst\|45 R5\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst14\|74374:inst\|45\" to the node \"R5\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst11\|74374:inst\|45 R2\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst11\|74374:inst\|45\" to the node \"R2\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst12\|74374:inst\|45 R3\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst12\|74374:inst\|45\" to the node \"R3\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst\|74374:inst\|44 R0\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst\|74374:inst\|44\" to the node \"R0\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst13\|74374:inst\|44 R4\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst13\|74374:inst\|44\" to the node \"R4\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst10\|74374:inst\|44 R1\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst10\|74374:inst\|44\" to the node \"R1\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst14\|74374:inst\|44 R5\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst14\|74374:inst\|44\" to the node \"R5\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst11\|74374:inst\|44 R2\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst11\|74374:inst\|44\" to the node \"R2\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst12\|74374:inst\|44 R3\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst12\|74374:inst\|44\" to the node \"R3\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst\|74374:inst\|43 R0\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst\|74374:inst\|43\" to the node \"R0\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst13\|74374:inst\|43 R4\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst13\|74374:inst\|43\" to the node \"R4\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst10\|74374:inst\|43 R1\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst10\|74374:inst\|43\" to the node \"R1\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst14\|74374:inst\|43 R5\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst14\|74374:inst\|43\" to the node \"R5\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst11\|74374:inst\|43 R2\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst11\|74374:inst\|43\" to the node \"R2\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst12\|74374:inst\|43 R3\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst12\|74374:inst\|43\" to the node \"R3\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst\|74374:inst\|42 R0\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst\|74374:inst\|42\" to the node \"R0\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst13\|74374:inst\|42 R4\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst13\|74374:inst\|42\" to the node \"R4\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst10\|74374:inst\|42 R1\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst10\|74374:inst\|42\" to the node \"R1\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst14\|74374:inst\|42 R5\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst14\|74374:inst\|42\" to the node \"R5\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst11\|74374:inst\|42 R2\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst11\|74374:inst\|42\" to the node \"R2\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst12\|74374:inst\|42 R3\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst12\|74374:inst\|42\" to the node \"R3\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst\|74374:inst\|41 R0\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst\|74374:inst\|41\" to the node \"R0\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst13\|74374:inst\|41 R4\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst13\|74374:inst\|41\" to the node \"R4\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst10\|74374:inst\|41 R1\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst10\|74374:inst\|41\" to the node \"R1\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst14\|74374:inst\|41 R5\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst14\|74374:inst\|41\" to the node \"R5\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst11\|74374:inst\|41 R2\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst11\|74374:inst\|41\" to the node \"R2\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst12\|74374:inst\|41 R3\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst12\|74374:inst\|41\" to the node \"R3\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst\|74374:inst\|40 R0\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst\|74374:inst\|40\" to the node \"R0\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst13\|74374:inst\|40 R4\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst13\|74374:inst\|40\" to the node \"R4\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst10\|74374:inst\|40 R1\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst10\|74374:inst\|40\" to the node \"R1\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst14\|74374:inst\|40 R5\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst14\|74374:inst\|40\" to the node \"R5\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst11\|74374:inst\|40 R2\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst11\|74374:inst\|40\" to the node \"R2\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Registro8bits:inst12\|74374:inst\|40 R3\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"Registro8bits:inst12\|74374:inst\|40\" to the node \"R3\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst\|74374:inst\|47 muxbus6a1:inst8\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst\|74374:inst\|47\" to the node \"muxbus6a1:inst8\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst13\|74374:inst\|47 muxbus6a1:inst8\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst13\|74374:inst\|47\" to the node \"muxbus6a1:inst8\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst10\|74374:inst\|47 muxbus6a1:inst8\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst10\|74374:inst\|47\" to the node \"muxbus6a1:inst8\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst14\|74374:inst\|47 muxbus6a1:inst8\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst14\|74374:inst\|47\" to the node \"muxbus6a1:inst8\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst11\|74374:inst\|47 muxbus6a1:inst8\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst11\|74374:inst\|47\" to the node \"muxbus6a1:inst8\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst12\|74374:inst\|47 muxbus6a1:inst8\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst12\|74374:inst\|47\" to the node \"muxbus6a1:inst8\|Mux0\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst\|74374:inst\|46 muxbus6a1:inst8\|Mux1 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst\|74374:inst\|46\" to the node \"muxbus6a1:inst8\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst13\|74374:inst\|46 muxbus6a1:inst8\|Mux1 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst13\|74374:inst\|46\" to the node \"muxbus6a1:inst8\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst10\|74374:inst\|46 muxbus6a1:inst8\|Mux1 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst10\|74374:inst\|46\" to the node \"muxbus6a1:inst8\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst14\|74374:inst\|46 muxbus6a1:inst8\|Mux1 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst14\|74374:inst\|46\" to the node \"muxbus6a1:inst8\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst11\|74374:inst\|46 muxbus6a1:inst8\|Mux1 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst11\|74374:inst\|46\" to the node \"muxbus6a1:inst8\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst12\|74374:inst\|46 muxbus6a1:inst8\|Mux1 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst12\|74374:inst\|46\" to the node \"muxbus6a1:inst8\|Mux1\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst\|74374:inst\|45 muxbus6a1:inst8\|Mux2 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst\|74374:inst\|45\" to the node \"muxbus6a1:inst8\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst13\|74374:inst\|45 muxbus6a1:inst8\|Mux2 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst13\|74374:inst\|45\" to the node \"muxbus6a1:inst8\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst10\|74374:inst\|45 muxbus6a1:inst8\|Mux2 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst10\|74374:inst\|45\" to the node \"muxbus6a1:inst8\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst14\|74374:inst\|45 muxbus6a1:inst8\|Mux2 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst14\|74374:inst\|45\" to the node \"muxbus6a1:inst8\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst11\|74374:inst\|45 muxbus6a1:inst8\|Mux2 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst11\|74374:inst\|45\" to the node \"muxbus6a1:inst8\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst12\|74374:inst\|45 muxbus6a1:inst8\|Mux2 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst12\|74374:inst\|45\" to the node \"muxbus6a1:inst8\|Mux2\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst\|74374:inst\|44 muxbus6a1:inst8\|Mux3 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst\|74374:inst\|44\" to the node \"muxbus6a1:inst8\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst13\|74374:inst\|44 muxbus6a1:inst8\|Mux3 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst13\|74374:inst\|44\" to the node \"muxbus6a1:inst8\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst10\|74374:inst\|44 muxbus6a1:inst8\|Mux3 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst10\|74374:inst\|44\" to the node \"muxbus6a1:inst8\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst14\|74374:inst\|44 muxbus6a1:inst8\|Mux3 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst14\|74374:inst\|44\" to the node \"muxbus6a1:inst8\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst11\|74374:inst\|44 muxbus6a1:inst8\|Mux3 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst11\|74374:inst\|44\" to the node \"muxbus6a1:inst8\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst12\|74374:inst\|44 muxbus6a1:inst8\|Mux3 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst12\|74374:inst\|44\" to the node \"muxbus6a1:inst8\|Mux3\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst\|74374:inst\|43 muxbus6a1:inst8\|Mux4 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst\|74374:inst\|43\" to the node \"muxbus6a1:inst8\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst13\|74374:inst\|43 muxbus6a1:inst8\|Mux4 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst13\|74374:inst\|43\" to the node \"muxbus6a1:inst8\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst10\|74374:inst\|43 muxbus6a1:inst8\|Mux4 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst10\|74374:inst\|43\" to the node \"muxbus6a1:inst8\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst14\|74374:inst\|43 muxbus6a1:inst8\|Mux4 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst14\|74374:inst\|43\" to the node \"muxbus6a1:inst8\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst11\|74374:inst\|43 muxbus6a1:inst8\|Mux4 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst11\|74374:inst\|43\" to the node \"muxbus6a1:inst8\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst12\|74374:inst\|43 muxbus6a1:inst8\|Mux4 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst12\|74374:inst\|43\" to the node \"muxbus6a1:inst8\|Mux4\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst\|74374:inst\|42 muxbus6a1:inst8\|Mux5 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst\|74374:inst\|42\" to the node \"muxbus6a1:inst8\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst13\|74374:inst\|42 muxbus6a1:inst8\|Mux5 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst13\|74374:inst\|42\" to the node \"muxbus6a1:inst8\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst10\|74374:inst\|42 muxbus6a1:inst8\|Mux5 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst10\|74374:inst\|42\" to the node \"muxbus6a1:inst8\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst14\|74374:inst\|42 muxbus6a1:inst8\|Mux5 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst14\|74374:inst\|42\" to the node \"muxbus6a1:inst8\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst11\|74374:inst\|42 muxbus6a1:inst8\|Mux5 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst11\|74374:inst\|42\" to the node \"muxbus6a1:inst8\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst12\|74374:inst\|42 muxbus6a1:inst8\|Mux5 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst12\|74374:inst\|42\" to the node \"muxbus6a1:inst8\|Mux5\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst\|74374:inst\|41 muxbus6a1:inst8\|Mux6 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst\|74374:inst\|41\" to the node \"muxbus6a1:inst8\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst13\|74374:inst\|41 muxbus6a1:inst8\|Mux6 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst13\|74374:inst\|41\" to the node \"muxbus6a1:inst8\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst10\|74374:inst\|41 muxbus6a1:inst8\|Mux6 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst10\|74374:inst\|41\" to the node \"muxbus6a1:inst8\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst14\|74374:inst\|41 muxbus6a1:inst8\|Mux6 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst14\|74374:inst\|41\" to the node \"muxbus6a1:inst8\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst11\|74374:inst\|41 muxbus6a1:inst8\|Mux6 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst11\|74374:inst\|41\" to the node \"muxbus6a1:inst8\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst12\|74374:inst\|41 muxbus6a1:inst8\|Mux6 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst12\|74374:inst\|41\" to the node \"muxbus6a1:inst8\|Mux6\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 208 344 392 240 "41" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst\|74374:inst\|40 muxbus6a1:inst8\|Mux7 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst\|74374:inst\|40\" to the node \"muxbus6a1:inst8\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst13\|74374:inst\|40 muxbus6a1:inst8\|Mux7 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst13\|74374:inst\|40\" to the node \"muxbus6a1:inst8\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst10\|74374:inst\|40 muxbus6a1:inst8\|Mux7 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst10\|74374:inst\|40\" to the node \"muxbus6a1:inst8\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst14\|74374:inst\|40 muxbus6a1:inst8\|Mux7 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst14\|74374:inst\|40\" to the node \"muxbus6a1:inst8\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst11\|74374:inst\|40 muxbus6a1:inst8\|Mux7 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst11\|74374:inst\|40\" to the node \"muxbus6a1:inst8\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Registro8bits:inst12\|74374:inst\|40 muxbus6a1:inst8\|Mux7 " "Warning: Converted the fan-out from the tri-state buffer \"Registro8bits:inst12\|74374:inst\|40\" to the node \"muxbus6a1:inst8\|Mux7\" into an OR gate" {  } { { "74374.bdf" "" { Schematic "d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf" { { 104 344 392 136 "40" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "258 " "Info: Implemented 258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "86 " "Info: Implemented 86 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "150 " "Info: Implemented 150 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "21 " "Info: Implemented 21 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 02 13:19:19 2014 " "Info: Processing ended: Tue Sep 02 13:19:19 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 02 13:19:20 2014 " "Info: Processing started: Tue Sep 02 13:19:20 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MicroComputador -c MicroComputador " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MicroComputador -c MicroComputador" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "MicroComputador EP1AGX20CF484C6 " "Info: Automatically selected device EP1AGX20CF484C6 for design MicroComputador" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1AGX35CF484C6 " "Info: Device EP1AGX35CF484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1AGX35CF484I6 " "Info: Device EP1AGX35CF484I6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1AGX60CF484C6 " "Info: Device EP1AGX60CF484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1AGX60CF484I6 " "Info: Device EP1AGX60CF484I6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1AGX50CF484C6 " "Info: Device EP1AGX50CF484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1AGX50CF484I6 " "Info: Device EP1AGX50CF484I6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1AGX20CF484I6 " "Info: Device EP1AGX20CF484I6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ D11 " "Info: Pin ~DATA0~ is reserved at location D11" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 1590 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "87 87 " "Critical Warning: No exact pin location assignment(s) for 87 pins of 87 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cout " "Info: Pin Cout not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { Cout } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 1152 1168 1344 1168 "Cout" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 913 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[7\] " "Info: Pin R0\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R0[7] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 72 1608 1784 88 "R0\[7..0\]" "" } { 56 568 992 72 "R0\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 829 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[6\] " "Info: Pin R0\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R0[6] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 72 1608 1784 88 "R0\[7..0\]" "" } { 56 568 992 72 "R0\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 830 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[5\] " "Info: Pin R0\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R0[5] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 72 1608 1784 88 "R0\[7..0\]" "" } { 56 568 992 72 "R0\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 831 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[4\] " "Info: Pin R0\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R0[4] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 72 1608 1784 88 "R0\[7..0\]" "" } { 56 568 992 72 "R0\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 832 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[3\] " "Info: Pin R0\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R0[3] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 72 1608 1784 88 "R0\[7..0\]" "" } { 56 568 992 72 "R0\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 833 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[2\] " "Info: Pin R0\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R0[2] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 72 1608 1784 88 "R0\[7..0\]" "" } { 56 568 992 72 "R0\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 834 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[1\] " "Info: Pin R0\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R0[1] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 72 1608 1784 88 "R0\[7..0\]" "" } { 56 568 992 72 "R0\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 835 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[0\] " "Info: Pin R0\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R0[0] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 72 1608 1784 88 "R0\[7..0\]" "" } { 56 568 992 72 "R0\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 836 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[7\] " "Info: Pin R1\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R1[7] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 88 1608 1784 104 "R1\[7..0\]" "" } { 184 568 928 200 "R1\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 837 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[6\] " "Info: Pin R1\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R1[6] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 88 1608 1784 104 "R1\[7..0\]" "" } { 184 568 928 200 "R1\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 838 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[5\] " "Info: Pin R1\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R1[5] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 88 1608 1784 104 "R1\[7..0\]" "" } { 184 568 928 200 "R1\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 839 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[4\] " "Info: Pin R1\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R1[4] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 88 1608 1784 104 "R1\[7..0\]" "" } { 184 568 928 200 "R1\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 840 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[3\] " "Info: Pin R1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R1[3] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 88 1608 1784 104 "R1\[7..0\]" "" } { 184 568 928 200 "R1\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 841 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[2\] " "Info: Pin R1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R1[2] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 88 1608 1784 104 "R1\[7..0\]" "" } { 184 568 928 200 "R1\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 842 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[1\] " "Info: Pin R1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R1[1] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 88 1608 1784 104 "R1\[7..0\]" "" } { 184 568 928 200 "R1\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 843 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[0\] " "Info: Pin R1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R1[0] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 88 1608 1784 104 "R1\[7..0\]" "" } { 184 568 928 200 "R1\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 844 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[7\] " "Info: Pin R2\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R2[7] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 104 1608 1784 120 "R2\[7..0\]" "" } { 304 568 864 320 "R2\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 845 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[6\] " "Info: Pin R2\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R2[6] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 104 1608 1784 120 "R2\[7..0\]" "" } { 304 568 864 320 "R2\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 846 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[5\] " "Info: Pin R2\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R2[5] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 104 1608 1784 120 "R2\[7..0\]" "" } { 304 568 864 320 "R2\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 847 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[4\] " "Info: Pin R2\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R2[4] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 104 1608 1784 120 "R2\[7..0\]" "" } { 304 568 864 320 "R2\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 848 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[3\] " "Info: Pin R2\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R2[3] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 104 1608 1784 120 "R2\[7..0\]" "" } { 304 568 864 320 "R2\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 849 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[2\] " "Info: Pin R2\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R2[2] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 104 1608 1784 120 "R2\[7..0\]" "" } { 304 568 864 320 "R2\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 850 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[1\] " "Info: Pin R2\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R2[1] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 104 1608 1784 120 "R2\[7..0\]" "" } { 304 568 864 320 "R2\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 851 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[0\] " "Info: Pin R2\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R2[0] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 104 1608 1784 120 "R2\[7..0\]" "" } { 304 568 864 320 "R2\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 852 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[7\] " "Info: Pin R3\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R3[7] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 120 1608 1784 136 "R3\[7..0\]" "" } { 424 568 800 440 "R3\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 853 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[6\] " "Info: Pin R3\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R3[6] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 120 1608 1784 136 "R3\[7..0\]" "" } { 424 568 800 440 "R3\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 854 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[5\] " "Info: Pin R3\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R3[5] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 120 1608 1784 136 "R3\[7..0\]" "" } { 424 568 800 440 "R3\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 855 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[4\] " "Info: Pin R3\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R3[4] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 120 1608 1784 136 "R3\[7..0\]" "" } { 424 568 800 440 "R3\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 856 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[3\] " "Info: Pin R3\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R3[3] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 120 1608 1784 136 "R3\[7..0\]" "" } { 424 568 800 440 "R3\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 857 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[2\] " "Info: Pin R3\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R3[2] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 120 1608 1784 136 "R3\[7..0\]" "" } { 424 568 800 440 "R3\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 858 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[1\] " "Info: Pin R3\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R3[1] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 120 1608 1784 136 "R3\[7..0\]" "" } { 424 568 800 440 "R3\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 859 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[0\] " "Info: Pin R3\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R3[0] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 120 1608 1784 136 "R3\[7..0\]" "" } { 424 568 800 440 "R3\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 860 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[7\] " "Info: Pin R4\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R4[7] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 136 1608 1784 152 "R4\[7..0\]" "" } { 544 568 736 560 "R4\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 861 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[6\] " "Info: Pin R4\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R4[6] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 136 1608 1784 152 "R4\[7..0\]" "" } { 544 568 736 560 "R4\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 862 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[5\] " "Info: Pin R4\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R4[5] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 136 1608 1784 152 "R4\[7..0\]" "" } { 544 568 736 560 "R4\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 863 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[4\] " "Info: Pin R4\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R4[4] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 136 1608 1784 152 "R4\[7..0\]" "" } { 544 568 736 560 "R4\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 864 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[3\] " "Info: Pin R4\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R4[3] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 136 1608 1784 152 "R4\[7..0\]" "" } { 544 568 736 560 "R4\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 865 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[2\] " "Info: Pin R4\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R4[2] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 136 1608 1784 152 "R4\[7..0\]" "" } { 544 568 736 560 "R4\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 866 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[1\] " "Info: Pin R4\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R4[1] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 136 1608 1784 152 "R4\[7..0\]" "" } { 544 568 736 560 "R4\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 867 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[0\] " "Info: Pin R4\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R4[0] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 136 1608 1784 152 "R4\[7..0\]" "" } { 544 568 736 560 "R4\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 868 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R5\[7\] " "Info: Pin R5\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R5[7] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 152 1608 1784 168 "R5\[7..0\]" "" } { 672 568 664 688 "R5\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 869 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R5\[6\] " "Info: Pin R5\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R5[6] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 152 1608 1784 168 "R5\[7..0\]" "" } { 672 568 664 688 "R5\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 870 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R5\[5\] " "Info: Pin R5\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R5[5] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 152 1608 1784 168 "R5\[7..0\]" "" } { 672 568 664 688 "R5\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 871 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R5\[4\] " "Info: Pin R5\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R5[4] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 152 1608 1784 168 "R5\[7..0\]" "" } { 672 568 664 688 "R5\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 872 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R5\[3\] " "Info: Pin R5\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R5[3] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 152 1608 1784 168 "R5\[7..0\]" "" } { 672 568 664 688 "R5\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 873 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R5\[2\] " "Info: Pin R5\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R5[2] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 152 1608 1784 168 "R5\[7..0\]" "" } { 672 568 664 688 "R5\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 874 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R5\[1\] " "Info: Pin R5\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R5[1] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 152 1608 1784 168 "R5\[7..0\]" "" } { 672 568 664 688 "R5\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 875 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R5\[0\] " "Info: Pin R5\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { R5[0] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 152 1608 1784 168 "R5\[7..0\]" "" } { 672 568 664 688 "R5\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 876 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load " "Info: Pin load not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { load } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 208 80 96 384 "load" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 916 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addres\[3\] " "Info: Pin addres\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { addres[3] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 616 -384 -208 632 "addres\[3..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addres[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 877 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addres\[2\] " "Info: Pin addres\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { addres[2] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 616 -384 -208 632 "addres\[3..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addres[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 878 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addres\[1\] " "Info: Pin addres\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { addres[1] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 616 -384 -208 632 "addres\[3..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addres[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 879 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addres\[0\] " "Info: Pin addres\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { addres[0] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 616 -384 -208 632 "addres\[3..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addres[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 880 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusInterno\[7\] " "Info: Pin BusInterno\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { BusInterno[7] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 1320 1160 1349 1336 "BusInterno\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusInterno[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 881 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusInterno\[6\] " "Info: Pin BusInterno\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { BusInterno[6] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 1320 1160 1349 1336 "BusInterno\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusInterno[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 882 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusInterno\[5\] " "Info: Pin BusInterno\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { BusInterno[5] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 1320 1160 1349 1336 "BusInterno\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusInterno[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 883 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusInterno\[4\] " "Info: Pin BusInterno\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { BusInterno[4] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 1320 1160 1349 1336 "BusInterno\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusInterno[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 884 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusInterno\[3\] " "Info: Pin BusInterno\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { BusInterno[3] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 1320 1160 1349 1336 "BusInterno\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusInterno[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 885 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusInterno\[2\] " "Info: Pin BusInterno\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { BusInterno[2] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 1320 1160 1349 1336 "BusInterno\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusInterno[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 886 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusInterno\[1\] " "Info: Pin BusInterno\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { BusInterno[1] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 1320 1160 1349 1336 "BusInterno\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusInterno[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 887 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusInterno\[0\] " "Info: Pin BusInterno\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { BusInterno[0] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 1320 1160 1349 1336 "BusInterno\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BusInterno[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 888 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OperandoA\[7\] " "Info: Pin OperandoA\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { OperandoA[7] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 960 1392 1568 976 "OperandoA\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OperandoA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 889 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OperandoA\[6\] " "Info: Pin OperandoA\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { OperandoA[6] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 960 1392 1568 976 "OperandoA\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OperandoA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 890 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OperandoA\[5\] " "Info: Pin OperandoA\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { OperandoA[5] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 960 1392 1568 976 "OperandoA\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OperandoA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 891 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OperandoA\[4\] " "Info: Pin OperandoA\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { OperandoA[4] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 960 1392 1568 976 "OperandoA\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OperandoA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 892 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OperandoA\[3\] " "Info: Pin OperandoA\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { OperandoA[3] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 960 1392 1568 976 "OperandoA\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OperandoA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 893 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OperandoA\[2\] " "Info: Pin OperandoA\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { OperandoA[2] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 960 1392 1568 976 "OperandoA\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OperandoA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 894 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OperandoA\[1\] " "Info: Pin OperandoA\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { OperandoA[1] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 960 1392 1568 976 "OperandoA\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OperandoA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 895 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OperandoA\[0\] " "Info: Pin OperandoA\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { OperandoA[0] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 960 1392 1568 976 "OperandoA\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OperandoA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 896 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OperandoB\[7\] " "Info: Pin OperandoB\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { OperandoB[7] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 960 632 808 976 "OperandoB\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OperandoB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 897 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OperandoB\[6\] " "Info: Pin OperandoB\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { OperandoB[6] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 960 632 808 976 "OperandoB\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OperandoB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 898 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OperandoB\[5\] " "Info: Pin OperandoB\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { OperandoB[5] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 960 632 808 976 "OperandoB\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OperandoB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 899 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OperandoB\[4\] " "Info: Pin OperandoB\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { OperandoB[4] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 960 632 808 976 "OperandoB\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OperandoB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 900 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OperandoB\[3\] " "Info: Pin OperandoB\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { OperandoB[3] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 960 632 808 976 "OperandoB\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OperandoB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 901 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OperandoB\[2\] " "Info: Pin OperandoB\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { OperandoB[2] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 960 632 808 976 "OperandoB\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OperandoB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 902 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OperandoB\[1\] " "Info: Pin OperandoB\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { OperandoB[1] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 960 632 808 976 "OperandoB\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OperandoB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 903 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OperandoB\[0\] " "Info: Pin OperandoB\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { OperandoB[0] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 960 632 808 976 "OperandoB\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OperandoB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 904 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutALU\[7\] " "Info: Pin OutALU\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { OutALU[7] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 1152 840 1016 1168 "OutALU\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutALU[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 905 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutALU\[6\] " "Info: Pin OutALU\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { OutALU[6] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 1152 840 1016 1168 "OutALU\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutALU[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 906 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutALU\[5\] " "Info: Pin OutALU\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { OutALU[5] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 1152 840 1016 1168 "OutALU\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutALU[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 907 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutALU\[4\] " "Info: Pin OutALU\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { OutALU[4] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 1152 840 1016 1168 "OutALU\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutALU[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 908 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutALU\[3\] " "Info: Pin OutALU\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { OutALU[3] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 1152 840 1016 1168 "OutALU\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutALU[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 909 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutALU\[2\] " "Info: Pin OutALU\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { OutALU[2] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 1152 840 1016 1168 "OutALU\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutALU[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 910 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutALU\[1\] " "Info: Pin OutALU\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { OutALU[1] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 1152 840 1016 1168 "OutALU\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutALU[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 911 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutALU\[0\] " "Info: Pin OutALU\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { OutALU[0] } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 1152 840 1016 1168 "OutALU\[7..0\]" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutALU[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 912 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 824 -208 -192 992 "clock" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 914 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MicroComputador.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'MicroComputador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Info: Assuming a default timing requirement" {  } {  } 0 0 "Assuming a default timing requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        clock " "Info:    1.000        clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clock (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "load " "Info: Destination node load" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { load } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 208 80 96 384 "load" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 916 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memoria:inst28\|altsyncram:altsyncram_component\|altsyncram_je81:auto_generated\|ram_block1a8 " "Info: Destination node Memoria:inst28\|altsyncram:altsyncram_component\|altsyncram_je81:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_je81.tdf" "" { Text "F:/Others/Quartus MIO/MicroComputador/db/altsyncram_je81.tdf" 194 2 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Memoria:inst28|altsyncram:altsyncram_component|altsyncram_je81:auto_generated|q_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 333 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memoria:inst28\|altsyncram:altsyncram_component\|altsyncram_je81:auto_generated\|ram_block1a10 " "Info: Destination node Memoria:inst28\|altsyncram:altsyncram_component\|altsyncram_je81:auto_generated\|ram_block1a10" {  } { { "db/altsyncram_je81.tdf" "" { Text "F:/Others/Quartus MIO/MicroComputador/db/altsyncram_je81.tdf" 234 2 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Memoria:inst28|altsyncram:altsyncram_component|altsyncram_je81:auto_generated|q_a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 335 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Memoria:inst28\|altsyncram:altsyncram_component\|altsyncram_je81:auto_generated\|ram_block1a9 " "Info: Destination node Memoria:inst28\|altsyncram:altsyncram_component\|altsyncram_je81:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_je81.tdf" "" { Text "F:/Others/Quartus MIO/MicroComputador/db/altsyncram_je81.tdf" 214 2 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Memoria:inst28|altsyncram:altsyncram_component|altsyncram_je81:auto_generated|q_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 334 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DemuxReal1a8:inst25\|18 " "Info: Destination node DemuxReal1a8:inst25\|18" {  } { { "DemuxReal1a8.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/DemuxReal1a8.bdf" { { 232 568 632 312 "18" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DemuxReal1a8:inst25|18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 165 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DemuxReal1a8:inst25\|15 " "Info: Destination node DemuxReal1a8:inst25\|15" {  } { { "DemuxReal1a8.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/DemuxReal1a8.bdf" { { 16 568 632 96 "15" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DemuxReal1a8:inst25|15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 174 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DemuxReal1a8:inst25\|19 " "Info: Destination node DemuxReal1a8:inst25\|19" {  } { { "DemuxReal1a8.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/DemuxReal1a8.bdf" { { 304 568 632 384 "19" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DemuxReal1a8:inst25|19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 162 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DemuxReal1a8:inst25\|16 " "Info: Destination node DemuxReal1a8:inst25\|16" {  } { { "DemuxReal1a8.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/DemuxReal1a8.bdf" { { 88 568 632 168 "16" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DemuxReal1a8:inst25|16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 171 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DemuxReal1a8:inst25\|20 " "Info: Destination node DemuxReal1a8:inst25\|20" {  } { { "DemuxReal1a8.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/DemuxReal1a8.bdf" { { 376 568 632 456 "20" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DemuxReal1a8:inst25|20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 159 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DemuxReal1a8:inst25\|17 " "Info: Destination node DemuxReal1a8:inst25\|17" {  } { { "DemuxReal1a8.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/DemuxReal1a8.bdf" { { 160 568 632 240 "17" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DemuxReal1a8:inst25|17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 168 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock } } } { "CPU8bits.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf" { { 824 -208 -192 992 "clock" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 914 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DemuxReal1a8:inst25\|15  " "Info: Automatically promoted node DemuxReal1a8:inst25\|15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DemuxReal1a8.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/DemuxReal1a8.bdf" { { 16 568 632 96 "15" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DemuxReal1a8:inst25|15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 174 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DemuxReal1a8:inst25\|16  " "Info: Automatically promoted node DemuxReal1a8:inst25\|16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DemuxReal1a8.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/DemuxReal1a8.bdf" { { 88 568 632 168 "16" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DemuxReal1a8:inst25|16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 171 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DemuxReal1a8:inst25\|17  " "Info: Automatically promoted node DemuxReal1a8:inst25\|17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DemuxReal1a8.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/DemuxReal1a8.bdf" { { 160 568 632 240 "17" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DemuxReal1a8:inst25|17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 168 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DemuxReal1a8:inst25\|18  " "Info: Automatically promoted node DemuxReal1a8:inst25\|18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DemuxReal1a8.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/DemuxReal1a8.bdf" { { 232 568 632 312 "18" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DemuxReal1a8:inst25|18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 165 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DemuxReal1a8:inst25\|19  " "Info: Automatically promoted node DemuxReal1a8:inst25\|19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DemuxReal1a8.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/DemuxReal1a8.bdf" { { 304 568 632 384 "19" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DemuxReal1a8:inst25|19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 162 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DemuxReal1a8:inst25\|20  " "Info: Automatically promoted node DemuxReal1a8:inst25\|20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DemuxReal1a8.bdf" "" { Schematic "F:/Others/Quartus MIO/MicroComputador/DemuxReal1a8.bdf" { { 376 568 632 456 "20" "" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DemuxReal1a8:inst25|20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Others/Quartus MIO/MicroComputador/" 0 { } { { 0 { 0 ""} 0 159 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "86 unused 3.3V 0 86 0 " "Info: Number of I/O pins in group: 86 (unused VREF, 3.3V VCCIO, 0 input, 86 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 55 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 68 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  68 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 36 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 19 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 22 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "14 does not use undetermined 0 0 " "Info: I/O bank number 14 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y12 X11_Y24 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y12 to location X11_Y24" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "86 " "Warning: Found 86 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cout 0 " "Info: Pin \"Cout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[7\] 0 " "Info: Pin \"R0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[6\] 0 " "Info: Pin \"R0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[5\] 0 " "Info: Pin \"R0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[4\] 0 " "Info: Pin \"R0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[3\] 0 " "Info: Pin \"R0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[2\] 0 " "Info: Pin \"R0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[1\] 0 " "Info: Pin \"R0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[0\] 0 " "Info: Pin \"R0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[7\] 0 " "Info: Pin \"R1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[6\] 0 " "Info: Pin \"R1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[5\] 0 " "Info: Pin \"R1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[4\] 0 " "Info: Pin \"R1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[3\] 0 " "Info: Pin \"R1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[2\] 0 " "Info: Pin \"R1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[1\] 0 " "Info: Pin \"R1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[0\] 0 " "Info: Pin \"R1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[7\] 0 " "Info: Pin \"R2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[6\] 0 " "Info: Pin \"R2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[5\] 0 " "Info: Pin \"R2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[4\] 0 " "Info: Pin \"R2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[3\] 0 " "Info: Pin \"R2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[2\] 0 " "Info: Pin \"R2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[1\] 0 " "Info: Pin \"R2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[0\] 0 " "Info: Pin \"R2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[7\] 0 " "Info: Pin \"R3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[6\] 0 " "Info: Pin \"R3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[5\] 0 " "Info: Pin \"R3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[4\] 0 " "Info: Pin \"R3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[3\] 0 " "Info: Pin \"R3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[2\] 0 " "Info: Pin \"R3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[1\] 0 " "Info: Pin \"R3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[0\] 0 " "Info: Pin \"R3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[7\] 0 " "Info: Pin \"R4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[6\] 0 " "Info: Pin \"R4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[5\] 0 " "Info: Pin \"R4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[4\] 0 " "Info: Pin \"R4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[3\] 0 " "Info: Pin \"R4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[2\] 0 " "Info: Pin \"R4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[1\] 0 " "Info: Pin \"R4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[0\] 0 " "Info: Pin \"R4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R5\[7\] 0 " "Info: Pin \"R5\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R5\[6\] 0 " "Info: Pin \"R5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R5\[5\] 0 " "Info: Pin \"R5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R5\[4\] 0 " "Info: Pin \"R5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R5\[3\] 0 " "Info: Pin \"R5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R5\[2\] 0 " "Info: Pin \"R5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R5\[1\] 0 " "Info: Pin \"R5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R5\[0\] 0 " "Info: Pin \"R5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "load 0 " "Info: Pin \"load\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres\[3\] 0 " "Info: Pin \"addres\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres\[2\] 0 " "Info: Pin \"addres\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres\[1\] 0 " "Info: Pin \"addres\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres\[0\] 0 " "Info: Pin \"addres\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusInterno\[7\] 0 " "Info: Pin \"BusInterno\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusInterno\[6\] 0 " "Info: Pin \"BusInterno\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusInterno\[5\] 0 " "Info: Pin \"BusInterno\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusInterno\[4\] 0 " "Info: Pin \"BusInterno\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusInterno\[3\] 0 " "Info: Pin \"BusInterno\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusInterno\[2\] 0 " "Info: Pin \"BusInterno\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusInterno\[1\] 0 " "Info: Pin \"BusInterno\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusInterno\[0\] 0 " "Info: Pin \"BusInterno\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoA\[7\] 0 " "Info: Pin \"OperandoA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoA\[6\] 0 " "Info: Pin \"OperandoA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoA\[5\] 0 " "Info: Pin \"OperandoA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoA\[4\] 0 " "Info: Pin \"OperandoA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoA\[3\] 0 " "Info: Pin \"OperandoA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoA\[2\] 0 " "Info: Pin \"OperandoA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoA\[1\] 0 " "Info: Pin \"OperandoA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoA\[0\] 0 " "Info: Pin \"OperandoA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoB\[7\] 0 " "Info: Pin \"OperandoB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoB\[6\] 0 " "Info: Pin \"OperandoB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoB\[5\] 0 " "Info: Pin \"OperandoB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoB\[4\] 0 " "Info: Pin \"OperandoB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoB\[3\] 0 " "Info: Pin \"OperandoB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoB\[2\] 0 " "Info: Pin \"OperandoB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoB\[1\] 0 " "Info: Pin \"OperandoB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoB\[0\] 0 " "Info: Pin \"OperandoB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutALU\[7\] 0 " "Info: Pin \"OutALU\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutALU\[6\] 0 " "Info: Pin \"OutALU\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutALU\[5\] 0 " "Info: Pin \"OutALU\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutALU\[4\] 0 " "Info: Pin \"OutALU\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutALU\[3\] 0 " "Info: Pin \"OutALU\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutALU\[2\] 0 " "Info: Pin \"OutALU\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutALU\[1\] 0 " "Info: Pin \"OutALU\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutALU\[0\] 0 " "Info: Pin \"OutALU\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "311 " "Info: Peak virtual memory: 311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 02 13:19:35 2014 " "Info: Processing ended: Tue Sep 02 13:19:35 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 02 13:19:37 2014 " "Info: Processing started: Tue Sep 02 13:19:37 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MicroComputador -c MicroComputador " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off MicroComputador -c MicroComputador" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 02 13:19:37 2014 " "Info: Processing started: Tue Sep 02 13:19:37 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MicroComputador -c MicroComputador " "Info: Command: quartus_sta MicroComputador -c MicroComputador" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MicroComputador.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'MicroComputador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "Info: create_clock -period 1.000 -name clock clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.860 " "Info: Worst-case setup slack is -6.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.860      -265.818 clock  " "Info:    -6.860      -265.818 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.490 " "Info: Worst-case hold slack is 0.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490         0.000 clock  " "Info:     0.490         0.000 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.675 " "Info: Worst-case minimum pulse width slack is -1.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.675       -54.035 clock  " "Info:    -1.675       -54.035 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "86 " "Warning: Found 86 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cout 0 " "Info: Pin \"Cout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[7\] 0 " "Info: Pin \"R0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[6\] 0 " "Info: Pin \"R0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[5\] 0 " "Info: Pin \"R0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[4\] 0 " "Info: Pin \"R0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[3\] 0 " "Info: Pin \"R0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[2\] 0 " "Info: Pin \"R0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[1\] 0 " "Info: Pin \"R0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[0\] 0 " "Info: Pin \"R0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[7\] 0 " "Info: Pin \"R1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[6\] 0 " "Info: Pin \"R1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[5\] 0 " "Info: Pin \"R1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[4\] 0 " "Info: Pin \"R1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[3\] 0 " "Info: Pin \"R1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[2\] 0 " "Info: Pin \"R1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[1\] 0 " "Info: Pin \"R1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[0\] 0 " "Info: Pin \"R1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[7\] 0 " "Info: Pin \"R2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[6\] 0 " "Info: Pin \"R2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[5\] 0 " "Info: Pin \"R2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[4\] 0 " "Info: Pin \"R2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[3\] 0 " "Info: Pin \"R2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[2\] 0 " "Info: Pin \"R2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[1\] 0 " "Info: Pin \"R2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[0\] 0 " "Info: Pin \"R2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[7\] 0 " "Info: Pin \"R3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[6\] 0 " "Info: Pin \"R3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[5\] 0 " "Info: Pin \"R3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[4\] 0 " "Info: Pin \"R3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[3\] 0 " "Info: Pin \"R3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[2\] 0 " "Info: Pin \"R3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[1\] 0 " "Info: Pin \"R3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[0\] 0 " "Info: Pin \"R3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[7\] 0 " "Info: Pin \"R4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[6\] 0 " "Info: Pin \"R4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[5\] 0 " "Info: Pin \"R4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[4\] 0 " "Info: Pin \"R4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[3\] 0 " "Info: Pin \"R4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[2\] 0 " "Info: Pin \"R4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[1\] 0 " "Info: Pin \"R4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[0\] 0 " "Info: Pin \"R4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R5\[7\] 0 " "Info: Pin \"R5\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R5\[6\] 0 " "Info: Pin \"R5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R5\[5\] 0 " "Info: Pin \"R5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R5\[4\] 0 " "Info: Pin \"R5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R5\[3\] 0 " "Info: Pin \"R5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R5\[2\] 0 " "Info: Pin \"R5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R5\[1\] 0 " "Info: Pin \"R5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R5\[0\] 0 " "Info: Pin \"R5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "load 0 " "Info: Pin \"load\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres\[3\] 0 " "Info: Pin \"addres\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres\[2\] 0 " "Info: Pin \"addres\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres\[1\] 0 " "Info: Pin \"addres\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres\[0\] 0 " "Info: Pin \"addres\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusInterno\[7\] 0 " "Info: Pin \"BusInterno\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusInterno\[6\] 0 " "Info: Pin \"BusInterno\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusInterno\[5\] 0 " "Info: Pin \"BusInterno\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusInterno\[4\] 0 " "Info: Pin \"BusInterno\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusInterno\[3\] 0 " "Info: Pin \"BusInterno\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusInterno\[2\] 0 " "Info: Pin \"BusInterno\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusInterno\[1\] 0 " "Info: Pin \"BusInterno\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusInterno\[0\] 0 " "Info: Pin \"BusInterno\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoA\[7\] 0 " "Info: Pin \"OperandoA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoA\[6\] 0 " "Info: Pin \"OperandoA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoA\[5\] 0 " "Info: Pin \"OperandoA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoA\[4\] 0 " "Info: Pin \"OperandoA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoA\[3\] 0 " "Info: Pin \"OperandoA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoA\[2\] 0 " "Info: Pin \"OperandoA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoA\[1\] 0 " "Info: Pin \"OperandoA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoA\[0\] 0 " "Info: Pin \"OperandoA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoB\[7\] 0 " "Info: Pin \"OperandoB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoB\[6\] 0 " "Info: Pin \"OperandoB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoB\[5\] 0 " "Info: Pin \"OperandoB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoB\[4\] 0 " "Info: Pin \"OperandoB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoB\[3\] 0 " "Info: Pin \"OperandoB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoB\[2\] 0 " "Info: Pin \"OperandoB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoB\[1\] 0 " "Info: Pin \"OperandoB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OperandoB\[0\] 0 " "Info: Pin \"OperandoB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutALU\[7\] 0 " "Info: Pin \"OutALU\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutALU\[6\] 0 " "Info: Pin \"OutALU\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutALU\[5\] 0 " "Info: Pin \"OutALU\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutALU\[4\] 0 " "Info: Pin \"OutALU\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutALU\[3\] 0 " "Info: Pin \"OutALU\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutALU\[2\] 0 " "Info: Pin \"OutALU\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutALU\[1\] 0 " "Info: Pin \"OutALU\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutALU\[0\] 0 " "Info: Pin \"OutALU\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.314 " "Info: Worst-case setup slack is -2.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.314       -83.823 clock  " "Info:    -2.314       -83.823 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.224 " "Info: Worst-case hold slack is 0.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224         0.000 clock  " "Info:     0.224         0.000 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Info: Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -21.256 clock  " "Info:    -1.000       -21.256 clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 02 13:19:44 2014 " "Info: Processing ended: Tue Sep 02 13:19:44 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 02 13:19:47 2014 " "Info: Processing ended: Tue Sep 02 13:19:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 122 s " "Info: Quartus II Full Compilation was successful. 0 errors, 122 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
