============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  07:23:05 pm
  Module:                 proj_extender
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (4285 ps) Late External Delay Assertion at pin out_gfm[1]
          Group: in2out
     Startpoint: (F) in_fragment[0]
          Clock: (R) clk
       Endpoint: (F) out_gfm[1]
          Clock: (R) clk

                        Capture       Launch     
           Path Delay:+    9000            -     
           Drv Adjust:+       0            6     
          Src Latency:+       0            0     
          Net Latency:+       0 (I)        0 (I) 
        Capture Clock:+       0                  
              Arrival:=    9000            6     
                                                 
         Output Delay:-    2000                  
          Uncertainty:-      50                  
        Required Time:=    6950                  
         Launch Clock:-       6                  
          Input Delay:-    2000                  
            Data Path:-     659                  
                Slack:=    4285                  

Exceptions/Constraints:
  max_delay                9000            proj.sdc_line_18       
  input_delay              2000            proj.sdc_line_15_63_1  
  output_delay             2000            proj.sdc_line_17_368_1 

#------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge      Cell       Fanout Trans Delay Arrival 
#                                                           (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------
  in_fragment[0] -       -     F     (arrival)           1    43     0    2006 
  g1868__8428/Y  -       A0->Y R     AOI22_X1M_A9TL      1   168   134    2140 
  g1726__6260/Y  -       D->Y  F     NAND4_X1A_A9TL      4   342   270    2410 
  g1950__4319/Y  -       AN->Y F     NOR2B_X1M_A9TL      1   154   255    2665 
  out_gfm[1]     -       -     F     (port)              -     -     0    2665 
#------------------------------------------------------------------------------

