/-
Copyright (c) 2023 Amazon.com, Inc. or its affiliates. All Rights Reserved.
Released under Apache 2.0 license as described in the file LICENSE.
Author(s): Shilpi Goel, Nevine
-/

--   UBFM (immediate) 32- and 64-bit versions
--        (aliased as LSL (immediate), LSR (immediate), UBFIZ, UBFX, UXTB, and UXTH)
--   SBFM (immediate) 32- and 64-bit versions
--        (aliased as ASR (immediate), SBFIZ, SBFX, SXTB, SXTH, and SXTW)
--   BFM (immediate) 32- and 64-bit versions
--        (aliased as BFC, BFI, and BFXIL)

import Arm.Decode
import Arm.Insts.Common

namespace DPI

open BitVec

@[state_simp_rules]
def exec_bitfield (inst: Bitfield_cls) (s : ArmState) : ArmState :=
  let (err, inzero, extend) :=
    match inst.opc with
    | 0b00#2 => (false, true, true)   -- SBFM
    | 0b01#2 => (false, false, false) -- BFM
    | 0b10#2 => (false, true, false)  -- UBFM
    | 0b11#2 => (true,  false, false) -- Undefined
  if err then
    write_err (StateError.Unimplemented s!"Illegal {inst} encountered!") s
  else
    let immr5 := lsb inst.immr 5
    let imms5 := lsb inst.imms 5
    if (inst.sf = 1#1 ∧ inst.N ≠ 1#1) ∨
      (inst.sf = 0#1 ∧ (inst.N ≠ 0#1 ∨ immr5 ≠ 0#1 ∨ imms5 ≠ 0#1)) then
      write_err (StateError.Illegal s!"Illegal {inst} encountered!") s
    else
      let datasize  := if inst.sf = 1#1 then 64 else 32
      let wtmask    := decode_bit_masks inst.N inst.imms inst.immr false datasize
      match wtmask with
      | none => write_err (StateError.Illegal s!"Illegal {inst} encountered!") s
      | some (wmask, tmask) =>
        let dst := if inzero then (BitVec.zero datasize) else (read_gpr_zr datasize inst.Rd s)
        let src := read_gpr_zr datasize inst.Rn s
        -- Perform bitfield move on low bits
        let bot := (dst &&& ~~~wmask) ||| ((BitVec.ror src inst.immr.toNat) &&& wmask)
        -- Determine extension bits (sign, zero or dest register)
        have h : 1 * datasize = datasize := by simp only [Nat.one_mul]
        let src_s := BitVec.lsb src inst.imms.toNat
        let top := if extend then
                      h ▸ (BitVec.replicate datasize src_s)
                   else
                    dst
        -- Combine extension bits and result bits
        let result := (top &&& ~~~tmask) ||| (bot &&& tmask)
        let s := write_gpr_zr datasize inst.Rd result s
        let s := write_pc ((read_pc s) + 4#64) s
        s

----------------------------------------------------------------------

/-- Generate random instructions of the DPI.Bitfield class. -/
partial def Bitfield_cls.all.rand : IO (Option (BitVec 32)) := do
  -- Choose assignments based on sf that will not result in illegal instructions
  let sf := ← BitVec.rand 1
  -- All legal instructions have the same values for sf and N fields.
  let N := sf
  let opc ← pick_legal_bitfield_opc
  let immr := sf ++ (← BitVec.rand 5)
  let imms := sf ++ (← BitVec.rand 5)
  let (inst : Bitfield_cls) :=
    { sf    := sf,
      opc   := opc
      N     := N,
      immr  := immr,
      imms  := imms,
      Rn    := ← BitVec.rand 5,
      Rd    := ← BitVec.rand 5 }
  pure (some (inst.toBitVec32))
 where pick_legal_bitfield_opc : IO (BitVec 2) := do
  let opc ← BitVec.rand 2
  if opc = 0b11#2 then
    pick_legal_bitfield_opc
  else
    pure opc

-- We have separate functions to test LSR and LSL specifically
-- because we want to make sure they are hit during conformance testing,
-- which may not be the case when `Bitfield_cls.all.rand` is used to
-- generate a small number of test cases.
partial def Bitfield_cls.lsr.rand : IO (Option (BitVec 32)) := do
  -- Specifically test the assignment that results in LSR
  let sf := ← BitVec.rand 1
  let N := sf
  let immr := sf ++ (← BitVec.rand 5)
  let imms := sf ++ 0b11111#5
  let (inst : Bitfield_cls) :=
    { sf    := sf,
      opc   := ← pure 0b10#2,
      N     := N,
      immr  := immr,
      imms  := imms,
      Rn    := ← BitVec.rand 5,
      Rd    := ← BitVec.rand 5 }
  pure (some (inst.toBitVec32))

partial def Bitfield_cls.lsl.rand : IO (Option (BitVec 32)) := do
  -- Specifically test the assignment that results in LSL
  let sf := ← BitVec.rand 1
  let N := sf
  let imms := sf ++ (← pick_legal_lsl_low_imms_bits)
  let immr := imms + 1#6
  let (inst : Bitfield_cls) :=
    { sf    := sf,
      opc   := ← pure 0b10#2,
      N     := N,
      immr  := immr,
      imms  := imms,
      Rn    := ← BitVec.rand 5,
      Rd    := ← BitVec.rand 5 }
  pure (some (inst.toBitVec32))
  where pick_legal_lsl_low_imms_bits : IO (BitVec 5) := do
    let bits ← BitVec.rand 5
    if bits = 0b11111#5 then
      pick_legal_lsl_low_imms_bits
    else
      return bits

def Bitfield_cls.rand : List (IO (Option (BitVec 32))) :=
  [ Bitfield_cls.all.rand,
    Bitfield_cls.lsr.rand,
    Bitfield_cls.lsl.rand ]

----------------------------------------------------------------------

end DPI
