$date
	Tue Oct 17 20:50:38 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module inp $end
$var wire 4 ! y [3:0] $end
$var reg 16 " a [15:0] $end
$scope module M $end
$var wire 16 # a [15:0] $end
$var wire 4 $ y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 $
b1000000000000000 #
b1000000000000000 "
b1111 !
$end
#1000
b1110 !
b1110 $
b100000000000000 "
b100000000000000 #
#2000
b1101 !
b1101 $
b10000000000000 "
b10000000000000 #
#3000
b1100 !
b1100 $
b1000000000000 "
b1000000000000 #
#4000
b1011 !
b1011 $
b100000000000 "
b100000000000 #
#5000
b1010 !
b1010 $
b10000000000 "
b10000000000 #
#6000
b1001 !
b1001 $
b1000000000 "
b1000000000 #
#7000
b1000 !
b1000 $
b100000000 "
b100000000 #
#8000
b111 !
b111 $
b10000000 "
b10000000 #
#9000
b110 !
b110 $
b1000000 "
b1000000 #
#10000
b101 !
b101 $
b100000 "
b100000 #
#11000
b100 !
b100 $
b10000 "
b10000 #
#12000
b11 !
b11 $
b1000 "
b1000 #
#13000
b10 !
b10 $
b100 "
b100 #
#14000
b1 !
b1 $
b10 "
b10 #
#15000
b0 !
b0 $
b1 "
b1 #
#16000
