-- ==============================================================
-- Generated by Vitis HLS v2023.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bicg is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    A_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    A_ce0 : OUT STD_LOGIC;
    A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ce0 : OUT STD_LOGIC;
    p_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    r_ce0 : OUT STD_LOGIC;
    r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    s_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    s_out_full_n : IN STD_LOGIC;
    s_out_write : OUT STD_LOGIC;
    q_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    q_out_full_n : IN STD_LOGIC;
    q_out_write : OUT STD_LOGIC );
end;


architecture behav of bicg is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "bicg_bicg,hls_ip_2023_2_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.114000,HLS_SYN_LAT=21976,HLS_SYN_TPT=none,HLS_SYN_MEM=14,HLS_SYN_DSP=0,HLS_SYN_FF=2986,HLS_SYN_LUT=3150,HLS_VERSION=2023_2_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trunc_ln13_fu_296_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln13_reg_387 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln13_fu_306_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln13_reg_396 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln13_fu_312_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln13_reg_401 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1_fu_317_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1_reg_413 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal trunc_ln13_2_fu_327_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln13_2_reg_421 : STD_LOGIC_VECTOR (1 downto 0);
    signal buff_s_out_addr_reg_430 : STD_LOGIC_VECTOR (3 downto 0);
    signal buff_s_out_1_addr_reg_435 : STD_LOGIC_VECTOR (3 downto 0);
    signal buff_s_out_2_addr_reg_440 : STD_LOGIC_VECTOR (3 downto 0);
    signal buff_s_out_3_addr_reg_445 : STD_LOGIC_VECTOR (3 downto 0);
    signal buff_A_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buff_A_ce0 : STD_LOGIC;
    signal buff_A_we0 : STD_LOGIC;
    signal buff_A_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buff_A_ce1 : STD_LOGIC;
    signal buff_A_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buff_A_1_ce0 : STD_LOGIC;
    signal buff_A_1_we0 : STD_LOGIC;
    signal buff_A_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buff_A_1_ce1 : STD_LOGIC;
    signal buff_A_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_p_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_p_ce0 : STD_LOGIC;
    signal buff_p_we0 : STD_LOGIC;
    signal buff_p_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_p_ce1 : STD_LOGIC;
    signal buff_p_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_p_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_p_1_ce0 : STD_LOGIC;
    signal buff_p_1_we0 : STD_LOGIC;
    signal buff_p_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_p_1_ce1 : STD_LOGIC;
    signal buff_p_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_r_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal buff_r_ce0 : STD_LOGIC;
    signal buff_r_we0 : STD_LOGIC;
    signal buff_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_r_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal buff_s_out_ce0 : STD_LOGIC;
    signal buff_s_out_we0 : STD_LOGIC;
    signal buff_s_out_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_ce1 : STD_LOGIC;
    signal buff_s_out_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal buff_s_out_1_ce0 : STD_LOGIC;
    signal buff_s_out_1_we0 : STD_LOGIC;
    signal buff_s_out_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_ce1 : STD_LOGIC;
    signal buff_s_out_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal buff_s_out_2_ce0 : STD_LOGIC;
    signal buff_s_out_2_we0 : STD_LOGIC;
    signal buff_s_out_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_2_ce1 : STD_LOGIC;
    signal buff_s_out_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal buff_s_out_3_ce0 : STD_LOGIC;
    signal buff_s_out_3_we0 : STD_LOGIC;
    signal buff_s_out_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_3_ce1 : STD_LOGIC;
    signal buff_s_out_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_q_out_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal buff_q_out_ce0 : STD_LOGIC;
    signal buff_q_out_we0 : STD_LOGIC;
    signal buff_q_out_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_q_out_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_ap_start : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_ap_done : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_ap_idle : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_ap_ready : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_r_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_r_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_ce1 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_1_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_1_ce1 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_we0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_ce1 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_1_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_1_we0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_1_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_1_ce1 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_2_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_2_we0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_2_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_2_ce1 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_3_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_3_we0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_3_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_3_ce1 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_450_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_450_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_450_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_450_p_ce : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_454_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_454_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_454_p_ce : STD_LOGIC;
    signal grp_bicg_Pipeline_lprd_2_fu_256_ap_start : STD_LOGIC;
    signal grp_bicg_Pipeline_lprd_2_fu_256_ap_done : STD_LOGIC;
    signal grp_bicg_Pipeline_lprd_2_fu_256_ap_idle : STD_LOGIC;
    signal grp_bicg_Pipeline_lprd_2_fu_256_ap_ready : STD_LOGIC;
    signal grp_bicg_Pipeline_lprd_2_fu_256_A_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bicg_Pipeline_lprd_2_fu_256_A_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lprd_2_fu_256_buff_A_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lprd_2_fu_256_buff_A_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lprd_2_fu_256_buff_A_we0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lprd_2_fu_256_buff_A_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lprd_2_fu_256_buff_A_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lprd_2_fu_256_buff_A_1_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lprd_2_fu_256_buff_A_1_we0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lprd_2_fu_256_buff_A_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_ap_start : STD_LOGIC;
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_ap_done : STD_LOGIC;
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_ap_idle : STD_LOGIC;
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_ap_ready : STD_LOGIC;
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_ce1 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_1_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_1_ce1 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_ce1 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_1_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_1_ce1 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_buff_q_out_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_buff_q_out_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_buff_q_out_we0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_buff_q_out_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_450_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_450_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_450_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_450_p_ce : STD_LOGIC;
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_454_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_454_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_454_p_ce : STD_LOGIC;
    signal grp_bicg_Pipeline_lpwr_fu_275_ap_start : STD_LOGIC;
    signal grp_bicg_Pipeline_lpwr_fu_275_ap_done : STD_LOGIC;
    signal grp_bicg_Pipeline_lpwr_fu_275_ap_idle : STD_LOGIC;
    signal grp_bicg_Pipeline_lpwr_fu_275_ap_ready : STD_LOGIC;
    signal grp_bicg_Pipeline_lpwr_fu_275_s_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lpwr_fu_275_s_out_write : STD_LOGIC;
    signal grp_bicg_Pipeline_lpwr_fu_275_q_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lpwr_fu_275_q_out_write : STD_LOGIC;
    signal grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_1_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_2_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_3_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lpwr_fu_275_buff_q_out_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_bicg_Pipeline_lpwr_fu_275_buff_q_out_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_lp2_fu_245_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln13_fu_300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_bicg_Pipeline_lprd_2_fu_256_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_bicg_Pipeline_lp3_lp4_fu_266_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_bicg_Pipeline_lpwr_fu_275_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal zext_ln5_1_fu_356_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln5_fu_339_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_78 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal trunc_ln13_1_fu_324_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln14_fu_362_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln5_fu_330_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln5_1_fu_347_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_450_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_450_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_450_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_450_ce : STD_LOGIC;
    signal grp_fu_454_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_454_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_454_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_454_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component bicg_bicg_Pipeline_lp1_lp2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buff_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buff_r_ce0 : OUT STD_LOGIC;
        buff_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce0 : OUT STD_LOGIC;
        buff_A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce1 : OUT STD_LOGIC;
        buff_A_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce0 : OUT STD_LOGIC;
        buff_A_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce1 : OUT STD_LOGIC;
        buff_A_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        buff_s_out_ce0 : OUT STD_LOGIC;
        buff_s_out_we0 : OUT STD_LOGIC;
        buff_s_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        buff_s_out_ce1 : OUT STD_LOGIC;
        buff_s_out_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        buff_s_out_1_ce0 : OUT STD_LOGIC;
        buff_s_out_1_we0 : OUT STD_LOGIC;
        buff_s_out_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        buff_s_out_1_ce1 : OUT STD_LOGIC;
        buff_s_out_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        buff_s_out_2_ce0 : OUT STD_LOGIC;
        buff_s_out_2_we0 : OUT STD_LOGIC;
        buff_s_out_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        buff_s_out_2_ce1 : OUT STD_LOGIC;
        buff_s_out_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        buff_s_out_3_ce0 : OUT STD_LOGIC;
        buff_s_out_3_we0 : OUT STD_LOGIC;
        buff_s_out_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_3_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        buff_s_out_3_ce1 : OUT STD_LOGIC;
        buff_s_out_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_450_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_450_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_450_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_450_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_450_p_ce : OUT STD_LOGIC;
        grp_fu_454_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_454_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_454_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_454_p_ce : OUT STD_LOGIC );
    end component;


    component bicg_bicg_Pipeline_lprd_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln19 : IN STD_LOGIC_VECTOR (11 downto 0);
        A_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i : IN STD_LOGIC_VECTOR (5 downto 0);
        buff_A_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce0 : OUT STD_LOGIC;
        buff_A_we0 : OUT STD_LOGIC;
        buff_A_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce0 : OUT STD_LOGIC;
        buff_A_1_we0 : OUT STD_LOGIC;
        buff_A_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bicg_bicg_Pipeline_lp3_lp4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buff_A_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce0 : OUT STD_LOGIC;
        buff_A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce1 : OUT STD_LOGIC;
        buff_A_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce0 : OUT STD_LOGIC;
        buff_A_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce1 : OUT STD_LOGIC;
        buff_A_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_p_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buff_p_ce0 : OUT STD_LOGIC;
        buff_p_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_p_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buff_p_ce1 : OUT STD_LOGIC;
        buff_p_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_p_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buff_p_1_ce0 : OUT STD_LOGIC;
        buff_p_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_p_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buff_p_1_ce1 : OUT STD_LOGIC;
        buff_p_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_q_out_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buff_q_out_ce0 : OUT STD_LOGIC;
        buff_q_out_we0 : OUT STD_LOGIC;
        buff_q_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buff_q_out_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_450_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_450_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_450_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_450_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_450_p_ce : OUT STD_LOGIC;
        grp_fu_454_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_454_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_454_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_454_p_ce : OUT STD_LOGIC );
    end component;


    component bicg_bicg_Pipeline_lpwr IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        s_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        s_out_full_n : IN STD_LOGIC;
        s_out_write : OUT STD_LOGIC;
        q_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        q_out_full_n : IN STD_LOGIC;
        q_out_write : OUT STD_LOGIC;
        buff_s_out_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        buff_s_out_ce0 : OUT STD_LOGIC;
        buff_s_out_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        buff_s_out_1_ce0 : OUT STD_LOGIC;
        buff_s_out_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        buff_s_out_2_ce0 : OUT STD_LOGIC;
        buff_s_out_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        buff_s_out_3_ce0 : OUT STD_LOGIC;
        buff_s_out_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_q_out_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buff_q_out_ce0 : OUT STD_LOGIC;
        buff_q_out_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bicg_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bicg_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bicg_buff_A_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bicg_buff_p_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bicg_buff_r_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bicg_buff_s_out_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    buff_A_U : component bicg_buff_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_A_address0,
        ce0 => buff_A_ce0,
        we0 => buff_A_we0,
        d0 => grp_bicg_Pipeline_lprd_2_fu_256_buff_A_d0,
        q0 => buff_A_q0,
        address1 => buff_A_address1,
        ce1 => buff_A_ce1,
        q1 => buff_A_q1);

    buff_A_1_U : component bicg_buff_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_A_1_address0,
        ce0 => buff_A_1_ce0,
        we0 => buff_A_1_we0,
        d0 => grp_bicg_Pipeline_lprd_2_fu_256_buff_A_1_d0,
        q0 => buff_A_1_q0,
        address1 => buff_A_1_address1,
        ce1 => buff_A_1_ce1,
        q1 => buff_A_1_q1);

    buff_p_U : component bicg_buff_p_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_p_address0,
        ce0 => buff_p_ce0,
        we0 => buff_p_we0,
        d0 => bitcast_ln14_fu_362_p1,
        q0 => buff_p_q0,
        address1 => grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_address1,
        ce1 => buff_p_ce1,
        q1 => buff_p_q1);

    buff_p_1_U : component bicg_buff_p_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_p_1_address0,
        ce0 => buff_p_1_ce0,
        we0 => buff_p_1_we0,
        d0 => bitcast_ln14_fu_362_p1,
        q0 => buff_p_1_q0,
        address1 => grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_1_address1,
        ce1 => buff_p_1_ce1,
        q1 => buff_p_1_q1);

    buff_r_U : component bicg_buff_r_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_r_address0,
        ce0 => buff_r_ce0,
        we0 => buff_r_we0,
        d0 => buff_r_d0,
        q0 => buff_r_q0);

    buff_s_out_U : component bicg_buff_s_out_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_s_out_address0,
        ce0 => buff_s_out_ce0,
        we0 => buff_s_out_we0,
        d0 => buff_s_out_d0,
        q0 => buff_s_out_q0,
        address1 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_address1,
        ce1 => buff_s_out_ce1,
        q1 => buff_s_out_q1);

    buff_s_out_1_U : component bicg_buff_s_out_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_s_out_1_address0,
        ce0 => buff_s_out_1_ce0,
        we0 => buff_s_out_1_we0,
        d0 => buff_s_out_1_d0,
        q0 => buff_s_out_1_q0,
        address1 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_1_address1,
        ce1 => buff_s_out_1_ce1,
        q1 => buff_s_out_1_q1);

    buff_s_out_2_U : component bicg_buff_s_out_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_s_out_2_address0,
        ce0 => buff_s_out_2_ce0,
        we0 => buff_s_out_2_we0,
        d0 => buff_s_out_2_d0,
        q0 => buff_s_out_2_q0,
        address1 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_2_address1,
        ce1 => buff_s_out_2_ce1,
        q1 => buff_s_out_2_q1);

    buff_s_out_3_U : component bicg_buff_s_out_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_s_out_3_address0,
        ce0 => buff_s_out_3_ce0,
        we0 => buff_s_out_3_we0,
        d0 => buff_s_out_3_d0,
        q0 => buff_s_out_3_q0,
        address1 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_3_address1,
        ce1 => buff_s_out_3_ce1,
        q1 => buff_s_out_3_q1);

    buff_q_out_U : component bicg_buff_r_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_q_out_address0,
        ce0 => buff_q_out_ce0,
        we0 => buff_q_out_we0,
        d0 => buff_q_out_d0,
        q0 => buff_q_out_q0);

    grp_bicg_Pipeline_lp1_lp2_fu_245 : component bicg_bicg_Pipeline_lp1_lp2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bicg_Pipeline_lp1_lp2_fu_245_ap_start,
        ap_done => grp_bicg_Pipeline_lp1_lp2_fu_245_ap_done,
        ap_idle => grp_bicg_Pipeline_lp1_lp2_fu_245_ap_idle,
        ap_ready => grp_bicg_Pipeline_lp1_lp2_fu_245_ap_ready,
        buff_r_address0 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_r_address0,
        buff_r_ce0 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_r_ce0,
        buff_r_q0 => buff_r_q0,
        buff_A_address0 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_address0,
        buff_A_ce0 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_ce0,
        buff_A_q0 => buff_A_q0,
        buff_A_address1 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_address1,
        buff_A_ce1 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_ce1,
        buff_A_q1 => buff_A_q1,
        buff_A_1_address0 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_1_address0,
        buff_A_1_ce0 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_1_ce0,
        buff_A_1_q0 => buff_A_1_q0,
        buff_A_1_address1 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_1_address1,
        buff_A_1_ce1 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_1_ce1,
        buff_A_1_q1 => buff_A_1_q1,
        buff_s_out_address0 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_address0,
        buff_s_out_ce0 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_ce0,
        buff_s_out_we0 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_we0,
        buff_s_out_d0 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_d0,
        buff_s_out_address1 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_address1,
        buff_s_out_ce1 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_ce1,
        buff_s_out_q1 => buff_s_out_q1,
        buff_s_out_1_address0 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_1_address0,
        buff_s_out_1_ce0 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_1_ce0,
        buff_s_out_1_we0 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_1_we0,
        buff_s_out_1_d0 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_1_d0,
        buff_s_out_1_address1 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_1_address1,
        buff_s_out_1_ce1 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_1_ce1,
        buff_s_out_1_q1 => buff_s_out_1_q1,
        buff_s_out_2_address0 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_2_address0,
        buff_s_out_2_ce0 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_2_ce0,
        buff_s_out_2_we0 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_2_we0,
        buff_s_out_2_d0 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_2_d0,
        buff_s_out_2_address1 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_2_address1,
        buff_s_out_2_ce1 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_2_ce1,
        buff_s_out_2_q1 => buff_s_out_2_q1,
        buff_s_out_3_address0 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_3_address0,
        buff_s_out_3_ce0 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_3_ce0,
        buff_s_out_3_we0 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_3_we0,
        buff_s_out_3_d0 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_3_d0,
        buff_s_out_3_address1 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_3_address1,
        buff_s_out_3_ce1 => grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_3_ce1,
        buff_s_out_3_q1 => buff_s_out_3_q1,
        grp_fu_450_p_din0 => grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_450_p_din0,
        grp_fu_450_p_din1 => grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_450_p_din1,
        grp_fu_450_p_opcode => grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_450_p_opcode,
        grp_fu_450_p_dout0 => grp_fu_450_p2,
        grp_fu_450_p_ce => grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_450_p_ce,
        grp_fu_454_p_din0 => grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_454_p_din0,
        grp_fu_454_p_din1 => grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_454_p_din1,
        grp_fu_454_p_dout0 => grp_fu_454_p2,
        grp_fu_454_p_ce => grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_454_p_ce);

    grp_bicg_Pipeline_lprd_2_fu_256 : component bicg_bicg_Pipeline_lprd_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bicg_Pipeline_lprd_2_fu_256_ap_start,
        ap_done => grp_bicg_Pipeline_lprd_2_fu_256_ap_done,
        ap_idle => grp_bicg_Pipeline_lprd_2_fu_256_ap_idle,
        ap_ready => grp_bicg_Pipeline_lprd_2_fu_256_ap_ready,
        zext_ln19 => tmp_1_reg_413,
        A_address0 => grp_bicg_Pipeline_lprd_2_fu_256_A_address0,
        A_ce0 => grp_bicg_Pipeline_lprd_2_fu_256_A_ce0,
        A_q0 => A_q0,
        i => trunc_ln13_reg_387,
        buff_A_address0 => grp_bicg_Pipeline_lprd_2_fu_256_buff_A_address0,
        buff_A_ce0 => grp_bicg_Pipeline_lprd_2_fu_256_buff_A_ce0,
        buff_A_we0 => grp_bicg_Pipeline_lprd_2_fu_256_buff_A_we0,
        buff_A_d0 => grp_bicg_Pipeline_lprd_2_fu_256_buff_A_d0,
        buff_A_1_address0 => grp_bicg_Pipeline_lprd_2_fu_256_buff_A_1_address0,
        buff_A_1_ce0 => grp_bicg_Pipeline_lprd_2_fu_256_buff_A_1_ce0,
        buff_A_1_we0 => grp_bicg_Pipeline_lprd_2_fu_256_buff_A_1_we0,
        buff_A_1_d0 => grp_bicg_Pipeline_lprd_2_fu_256_buff_A_1_d0);

    grp_bicg_Pipeline_lp3_lp4_fu_266 : component bicg_bicg_Pipeline_lp3_lp4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bicg_Pipeline_lp3_lp4_fu_266_ap_start,
        ap_done => grp_bicg_Pipeline_lp3_lp4_fu_266_ap_done,
        ap_idle => grp_bicg_Pipeline_lp3_lp4_fu_266_ap_idle,
        ap_ready => grp_bicg_Pipeline_lp3_lp4_fu_266_ap_ready,
        buff_A_address0 => grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_address0,
        buff_A_ce0 => grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_ce0,
        buff_A_q0 => buff_A_q0,
        buff_A_address1 => grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_address1,
        buff_A_ce1 => grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_ce1,
        buff_A_q1 => buff_A_q1,
        buff_A_1_address0 => grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_1_address0,
        buff_A_1_ce0 => grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_1_ce0,
        buff_A_1_q0 => buff_A_1_q0,
        buff_A_1_address1 => grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_1_address1,
        buff_A_1_ce1 => grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_1_ce1,
        buff_A_1_q1 => buff_A_1_q1,
        buff_p_address0 => grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_address0,
        buff_p_ce0 => grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_ce0,
        buff_p_q0 => buff_p_q0,
        buff_p_address1 => grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_address1,
        buff_p_ce1 => grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_ce1,
        buff_p_q1 => buff_p_q1,
        buff_p_1_address0 => grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_1_address0,
        buff_p_1_ce0 => grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_1_ce0,
        buff_p_1_q0 => buff_p_1_q0,
        buff_p_1_address1 => grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_1_address1,
        buff_p_1_ce1 => grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_1_ce1,
        buff_p_1_q1 => buff_p_1_q1,
        buff_q_out_address0 => grp_bicg_Pipeline_lp3_lp4_fu_266_buff_q_out_address0,
        buff_q_out_ce0 => grp_bicg_Pipeline_lp3_lp4_fu_266_buff_q_out_ce0,
        buff_q_out_we0 => grp_bicg_Pipeline_lp3_lp4_fu_266_buff_q_out_we0,
        buff_q_out_d0 => grp_bicg_Pipeline_lp3_lp4_fu_266_buff_q_out_d0,
        buff_q_out_q0 => buff_q_out_q0,
        grp_fu_450_p_din0 => grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_450_p_din0,
        grp_fu_450_p_din1 => grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_450_p_din1,
        grp_fu_450_p_opcode => grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_450_p_opcode,
        grp_fu_450_p_dout0 => grp_fu_450_p2,
        grp_fu_450_p_ce => grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_450_p_ce,
        grp_fu_454_p_din0 => grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_454_p_din0,
        grp_fu_454_p_din1 => grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_454_p_din1,
        grp_fu_454_p_dout0 => grp_fu_454_p2,
        grp_fu_454_p_ce => grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_454_p_ce);

    grp_bicg_Pipeline_lpwr_fu_275 : component bicg_bicg_Pipeline_lpwr
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bicg_Pipeline_lpwr_fu_275_ap_start,
        ap_done => grp_bicg_Pipeline_lpwr_fu_275_ap_done,
        ap_idle => grp_bicg_Pipeline_lpwr_fu_275_ap_idle,
        ap_ready => grp_bicg_Pipeline_lpwr_fu_275_ap_ready,
        s_out_din => grp_bicg_Pipeline_lpwr_fu_275_s_out_din,
        s_out_full_n => s_out_full_n,
        s_out_write => grp_bicg_Pipeline_lpwr_fu_275_s_out_write,
        q_out_din => grp_bicg_Pipeline_lpwr_fu_275_q_out_din,
        q_out_full_n => q_out_full_n,
        q_out_write => grp_bicg_Pipeline_lpwr_fu_275_q_out_write,
        buff_s_out_address0 => grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_address0,
        buff_s_out_ce0 => grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_ce0,
        buff_s_out_q0 => buff_s_out_q0,
        buff_s_out_1_address0 => grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_1_address0,
        buff_s_out_1_ce0 => grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_1_ce0,
        buff_s_out_1_q0 => buff_s_out_1_q0,
        buff_s_out_2_address0 => grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_2_address0,
        buff_s_out_2_ce0 => grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_2_ce0,
        buff_s_out_2_q0 => buff_s_out_2_q0,
        buff_s_out_3_address0 => grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_3_address0,
        buff_s_out_3_ce0 => grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_3_ce0,
        buff_s_out_3_q0 => buff_s_out_3_q0,
        buff_q_out_address0 => grp_bicg_Pipeline_lpwr_fu_275_buff_q_out_address0,
        buff_q_out_ce0 => grp_bicg_Pipeline_lpwr_fu_275_buff_q_out_ce0,
        buff_q_out_q0 => buff_q_out_q0);

    fadd_32ns_32ns_32_4_full_dsp_1_U39 : component bicg_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_450_p0,
        din1 => grp_fu_450_p1,
        ce => grp_fu_450_ce,
        dout => grp_fu_450_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U40 : component bicg_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_454_p0,
        din1 => grp_fu_454_p1,
        ce => grp_fu_454_ce,
        dout => grp_fu_454_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_bicg_Pipeline_lp1_lp2_fu_245_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bicg_Pipeline_lp1_lp2_fu_245_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln13_fu_300_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_bicg_Pipeline_lp1_lp2_fu_245_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bicg_Pipeline_lp1_lp2_fu_245_ap_ready = ap_const_logic_1)) then 
                    grp_bicg_Pipeline_lp1_lp2_fu_245_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bicg_Pipeline_lp3_lp4_fu_266_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bicg_Pipeline_lp3_lp4_fu_266_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_bicg_Pipeline_lp3_lp4_fu_266_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bicg_Pipeline_lp3_lp4_fu_266_ap_ready = ap_const_logic_1)) then 
                    grp_bicg_Pipeline_lp3_lp4_fu_266_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bicg_Pipeline_lprd_2_fu_256_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bicg_Pipeline_lprd_2_fu_256_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_bicg_Pipeline_lprd_2_fu_256_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bicg_Pipeline_lprd_2_fu_256_ap_ready = ap_const_logic_1)) then 
                    grp_bicg_Pipeline_lprd_2_fu_256_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bicg_Pipeline_lpwr_fu_275_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bicg_Pipeline_lpwr_fu_275_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_bicg_Pipeline_lpwr_fu_275_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bicg_Pipeline_lpwr_fu_275_ap_ready = ap_const_logic_1)) then 
                    grp_bicg_Pipeline_lpwr_fu_275_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_78_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_78 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                i_fu_78 <= add_ln13_reg_396;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln13_reg_396 <= add_ln13_fu_306_p2;
                trunc_ln13_reg_387 <= trunc_ln13_fu_296_p1;
                    zext_ln13_reg_401(6 downto 0) <= zext_ln13_fu_312_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                buff_s_out_1_addr_reg_435 <= zext_ln5_fu_339_p1(4 - 1 downto 0);
                buff_s_out_2_addr_reg_440 <= zext_ln5_fu_339_p1(4 - 1 downto 0);
                buff_s_out_3_addr_reg_445 <= zext_ln5_fu_339_p1(4 - 1 downto 0);
                buff_s_out_addr_reg_430 <= zext_ln5_fu_339_p1(4 - 1 downto 0);
                    tmp_1_reg_413(11 downto 6) <= tmp_1_fu_317_p3(11 downto 6);
                trunc_ln13_2_reg_421 <= trunc_ln13_2_fu_327_p1;
            end if;
        end if;
    end process;
    zext_ln13_reg_401(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    tmp_1_reg_413(5 downto 0) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_bicg_Pipeline_lp1_lp2_fu_245_ap_done, grp_bicg_Pipeline_lprd_2_fu_256_ap_done, grp_bicg_Pipeline_lp3_lp4_fu_266_ap_done, grp_bicg_Pipeline_lpwr_fu_275_ap_done, icmp_ln13_fu_300_p2, ap_CS_fsm_state6, ap_CS_fsm_state5, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln13_fu_300_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_bicg_Pipeline_lprd_2_fu_256_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((grp_bicg_Pipeline_lp1_lp2_fu_245_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_bicg_Pipeline_lp3_lp4_fu_266_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_bicg_Pipeline_lpwr_fu_275_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    A_address0 <= grp_bicg_Pipeline_lprd_2_fu_256_A_address0;
    A_ce0 <= grp_bicg_Pipeline_lprd_2_fu_256_A_ce0;
    add_ln13_fu_306_p2 <= std_logic_vector(unsigned(i_fu_78) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_bicg_Pipeline_lpwr_fu_275_ap_done)
    begin
        if ((grp_bicg_Pipeline_lpwr_fu_275_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_bicg_Pipeline_lprd_2_fu_256_ap_done)
    begin
        if ((grp_bicg_Pipeline_lprd_2_fu_256_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_ap_done)
    begin
        if ((grp_bicg_Pipeline_lp1_lp2_fu_245_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_bicg_Pipeline_lp3_lp4_fu_266_ap_done)
    begin
        if ((grp_bicg_Pipeline_lp3_lp4_fu_266_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(grp_bicg_Pipeline_lpwr_fu_275_ap_done, ap_CS_fsm_state10)
    begin
        if (((grp_bicg_Pipeline_lpwr_fu_275_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_bicg_Pipeline_lpwr_fu_275_ap_done, ap_CS_fsm_state10)
    begin
        if (((grp_bicg_Pipeline_lpwr_fu_275_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln14_fu_362_p1 <= p_q0;

    buff_A_1_address0_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_1_address0, grp_bicg_Pipeline_lprd_2_fu_256_buff_A_1_address0, grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_1_address0, ap_CS_fsm_state6, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_A_1_address0 <= grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buff_A_1_address0 <= grp_bicg_Pipeline_lprd_2_fu_256_buff_A_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_A_1_address0 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_1_address0;
        else 
            buff_A_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buff_A_1_address1_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_1_address1, grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_1_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_A_1_address1 <= grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_A_1_address1 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_1_address1;
        else 
            buff_A_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buff_A_1_ce0_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_1_ce0, grp_bicg_Pipeline_lprd_2_fu_256_buff_A_1_ce0, grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_1_ce0, ap_CS_fsm_state6, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_A_1_ce0 <= grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buff_A_1_ce0 <= grp_bicg_Pipeline_lprd_2_fu_256_buff_A_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_A_1_ce0 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_1_ce0;
        else 
            buff_A_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce1_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_1_ce1, grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_1_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_A_1_ce1 <= grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_A_1_ce1 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_1_ce1;
        else 
            buff_A_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_we0_assign_proc : process(grp_bicg_Pipeline_lprd_2_fu_256_buff_A_1_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buff_A_1_we0 <= grp_bicg_Pipeline_lprd_2_fu_256_buff_A_1_we0;
        else 
            buff_A_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_address0_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_address0, grp_bicg_Pipeline_lprd_2_fu_256_buff_A_address0, grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_address0, ap_CS_fsm_state6, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_A_address0 <= grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buff_A_address0 <= grp_bicg_Pipeline_lprd_2_fu_256_buff_A_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_A_address0 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_address0;
        else 
            buff_A_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buff_A_address1_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_address1, grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_A_address1 <= grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_A_address1 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_address1;
        else 
            buff_A_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buff_A_ce0_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_ce0, grp_bicg_Pipeline_lprd_2_fu_256_buff_A_ce0, grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_ce0, ap_CS_fsm_state6, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_A_ce0 <= grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buff_A_ce0 <= grp_bicg_Pipeline_lprd_2_fu_256_buff_A_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_A_ce0 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_ce0;
        else 
            buff_A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce1_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_ce1, grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_A_ce1 <= grp_bicg_Pipeline_lp3_lp4_fu_266_buff_A_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_A_ce1 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_A_ce1;
        else 
            buff_A_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_we0_assign_proc : process(grp_bicg_Pipeline_lprd_2_fu_256_buff_A_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buff_A_we0 <= grp_bicg_Pipeline_lprd_2_fu_256_buff_A_we0;
        else 
            buff_A_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_p_1_address0_assign_proc : process(ap_CS_fsm_state3, grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_1_address0, ap_CS_fsm_state8, zext_ln5_1_fu_356_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_p_1_address0 <= zext_ln5_1_fu_356_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_p_1_address0 <= grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_1_address0;
        else 
            buff_p_1_address0 <= "XXXXX";
        end if; 
    end process;


    buff_p_1_ce0_assign_proc : process(ap_CS_fsm_state3, grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_1_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_p_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_p_1_ce0 <= grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_1_ce0;
        else 
            buff_p_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_p_1_ce1_assign_proc : process(grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_1_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_p_1_ce1 <= grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_1_ce1;
        else 
            buff_p_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buff_p_1_we0_assign_proc : process(ap_CS_fsm_state3, trunc_ln13_1_fu_324_p1)
    begin
        if (((trunc_ln13_1_fu_324_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            buff_p_1_we0 <= ap_const_logic_1;
        else 
            buff_p_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_p_address0_assign_proc : process(ap_CS_fsm_state3, grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_address0, ap_CS_fsm_state8, zext_ln5_1_fu_356_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_p_address0 <= zext_ln5_1_fu_356_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_p_address0 <= grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_address0;
        else 
            buff_p_address0 <= "XXXXX";
        end if; 
    end process;


    buff_p_ce0_assign_proc : process(ap_CS_fsm_state3, grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_p_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_p_ce0 <= grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_ce0;
        else 
            buff_p_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_p_ce1_assign_proc : process(grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_p_ce1 <= grp_bicg_Pipeline_lp3_lp4_fu_266_buff_p_ce1;
        else 
            buff_p_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buff_p_we0_assign_proc : process(ap_CS_fsm_state3, trunc_ln13_1_fu_324_p1)
    begin
        if (((trunc_ln13_1_fu_324_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            buff_p_we0 <= ap_const_logic_1;
        else 
            buff_p_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_q_out_address0_assign_proc : process(zext_ln13_reg_401, grp_bicg_Pipeline_lp3_lp4_fu_266_buff_q_out_address0, grp_bicg_Pipeline_lpwr_fu_275_buff_q_out_address0, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_q_out_address0 <= zext_ln13_reg_401(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buff_q_out_address0 <= grp_bicg_Pipeline_lpwr_fu_275_buff_q_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_q_out_address0 <= grp_bicg_Pipeline_lp3_lp4_fu_266_buff_q_out_address0;
        else 
            buff_q_out_address0 <= "XXXXXX";
        end if; 
    end process;


    buff_q_out_ce0_assign_proc : process(grp_bicg_Pipeline_lp3_lp4_fu_266_buff_q_out_ce0, grp_bicg_Pipeline_lpwr_fu_275_buff_q_out_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_q_out_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buff_q_out_ce0 <= grp_bicg_Pipeline_lpwr_fu_275_buff_q_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_q_out_ce0 <= grp_bicg_Pipeline_lp3_lp4_fu_266_buff_q_out_ce0;
        else 
            buff_q_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_q_out_d0_assign_proc : process(grp_bicg_Pipeline_lp3_lp4_fu_266_buff_q_out_d0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_q_out_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_q_out_d0 <= grp_bicg_Pipeline_lp3_lp4_fu_266_buff_q_out_d0;
        else 
            buff_q_out_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buff_q_out_we0_assign_proc : process(grp_bicg_Pipeline_lp3_lp4_fu_266_buff_q_out_we0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_q_out_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_q_out_we0 <= grp_bicg_Pipeline_lp3_lp4_fu_266_buff_q_out_we0;
        else 
            buff_q_out_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_r_address0_assign_proc : process(zext_ln13_reg_401, grp_bicg_Pipeline_lp1_lp2_fu_245_buff_r_address0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_r_address0 <= zext_ln13_reg_401(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_r_address0 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_r_address0;
        else 
            buff_r_address0 <= "XXXXXX";
        end if; 
    end process;


    buff_r_ce0_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_buff_r_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_r_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_r_ce0 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_r_ce0;
        else 
            buff_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    buff_r_d0 <= r_q0;

    buff_r_we0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_r_we0 <= ap_const_logic_1;
        else 
            buff_r_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_s_out_1_address0_assign_proc : process(buff_s_out_1_addr_reg_435, grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_1_address0, grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_1_address0, ap_CS_fsm_state6, ap_CS_fsm_state4, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_s_out_1_address0 <= buff_s_out_1_addr_reg_435;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buff_s_out_1_address0 <= grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_s_out_1_address0 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_1_address0;
        else 
            buff_s_out_1_address0 <= "XXXX";
        end if; 
    end process;


    buff_s_out_1_ce0_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_1_ce0, grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_1_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_s_out_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buff_s_out_1_ce0 <= grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_s_out_1_ce0 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_1_ce0;
        else 
            buff_s_out_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_s_out_1_ce1_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_1_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_s_out_1_ce1 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_1_ce1;
        else 
            buff_s_out_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buff_s_out_1_d0_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_1_d0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_s_out_1_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_s_out_1_d0 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_1_d0;
        else 
            buff_s_out_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buff_s_out_1_we0_assign_proc : process(trunc_ln13_2_reg_421, grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_1_we0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if (((trunc_ln13_2_reg_421 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buff_s_out_1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_s_out_1_we0 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_1_we0;
        else 
            buff_s_out_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_s_out_2_address0_assign_proc : process(buff_s_out_2_addr_reg_440, grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_2_address0, grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_2_address0, ap_CS_fsm_state6, ap_CS_fsm_state4, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_s_out_2_address0 <= buff_s_out_2_addr_reg_440;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buff_s_out_2_address0 <= grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_s_out_2_address0 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_2_address0;
        else 
            buff_s_out_2_address0 <= "XXXX";
        end if; 
    end process;


    buff_s_out_2_ce0_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_2_ce0, grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_2_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_s_out_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buff_s_out_2_ce0 <= grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_s_out_2_ce0 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_2_ce0;
        else 
            buff_s_out_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_s_out_2_ce1_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_2_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_s_out_2_ce1 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_2_ce1;
        else 
            buff_s_out_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buff_s_out_2_d0_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_2_d0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_s_out_2_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_s_out_2_d0 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_2_d0;
        else 
            buff_s_out_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buff_s_out_2_we0_assign_proc : process(trunc_ln13_2_reg_421, grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_2_we0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if (((trunc_ln13_2_reg_421 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buff_s_out_2_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_s_out_2_we0 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_2_we0;
        else 
            buff_s_out_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_s_out_3_address0_assign_proc : process(buff_s_out_3_addr_reg_445, grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_3_address0, grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_3_address0, ap_CS_fsm_state6, ap_CS_fsm_state4, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_s_out_3_address0 <= buff_s_out_3_addr_reg_445;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buff_s_out_3_address0 <= grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_s_out_3_address0 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_3_address0;
        else 
            buff_s_out_3_address0 <= "XXXX";
        end if; 
    end process;


    buff_s_out_3_ce0_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_3_ce0, grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_3_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_s_out_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buff_s_out_3_ce0 <= grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_s_out_3_ce0 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_3_ce0;
        else 
            buff_s_out_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_s_out_3_ce1_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_3_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_s_out_3_ce1 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_3_ce1;
        else 
            buff_s_out_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buff_s_out_3_d0_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_3_d0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_s_out_3_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_s_out_3_d0 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_3_d0;
        else 
            buff_s_out_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buff_s_out_3_we0_assign_proc : process(trunc_ln13_2_reg_421, grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_3_we0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if (((trunc_ln13_2_reg_421 = ap_const_lv2_3) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buff_s_out_3_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_s_out_3_we0 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_3_we0;
        else 
            buff_s_out_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_s_out_address0_assign_proc : process(buff_s_out_addr_reg_430, grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_address0, grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_address0, ap_CS_fsm_state6, ap_CS_fsm_state4, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_s_out_address0 <= buff_s_out_addr_reg_430;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buff_s_out_address0 <= grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_s_out_address0 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_address0;
        else 
            buff_s_out_address0 <= "XXXX";
        end if; 
    end process;


    buff_s_out_ce0_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_ce0, grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_s_out_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buff_s_out_ce0 <= grp_bicg_Pipeline_lpwr_fu_275_buff_s_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_s_out_ce0 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_ce0;
        else 
            buff_s_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_s_out_ce1_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_s_out_ce1 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_ce1;
        else 
            buff_s_out_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buff_s_out_d0_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_d0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_s_out_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_s_out_d0 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_d0;
        else 
            buff_s_out_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buff_s_out_we0_assign_proc : process(trunc_ln13_2_reg_421, grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_we0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if (((trunc_ln13_2_reg_421 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buff_s_out_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_s_out_we0 <= grp_bicg_Pipeline_lp1_lp2_fu_245_buff_s_out_we0;
        else 
            buff_s_out_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_bicg_Pipeline_lp1_lp2_fu_245_ap_start <= grp_bicg_Pipeline_lp1_lp2_fu_245_ap_start_reg;
    grp_bicg_Pipeline_lp3_lp4_fu_266_ap_start <= grp_bicg_Pipeline_lp3_lp4_fu_266_ap_start_reg;
    grp_bicg_Pipeline_lprd_2_fu_256_ap_start <= grp_bicg_Pipeline_lprd_2_fu_256_ap_start_reg;
    grp_bicg_Pipeline_lpwr_fu_275_ap_start <= grp_bicg_Pipeline_lpwr_fu_275_ap_start_reg;

    grp_fu_450_ce_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_450_p_ce, grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_450_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_450_ce <= grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_450_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_450_ce <= grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_450_p_ce;
        else 
            grp_fu_450_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_450_p0_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_450_p_din0, grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_450_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_450_p0 <= grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_450_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_450_p0 <= grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_450_p_din0;
        else 
            grp_fu_450_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_450_p1_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_450_p_din1, grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_450_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_450_p1 <= grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_450_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_450_p1 <= grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_450_p_din1;
        else 
            grp_fu_450_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_454_ce_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_454_p_ce, grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_454_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_454_ce <= grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_454_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_454_ce <= grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_454_p_ce;
        else 
            grp_fu_454_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_454_p0_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_454_p_din0, grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_454_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_454_p0 <= grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_454_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_454_p0 <= grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_454_p_din0;
        else 
            grp_fu_454_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_454_p1_assign_proc : process(grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_454_p_din1, grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_454_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_454_p1 <= grp_bicg_Pipeline_lp3_lp4_fu_266_grp_fu_454_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_454_p1 <= grp_bicg_Pipeline_lp1_lp2_fu_245_grp_fu_454_p_din1;
        else 
            grp_fu_454_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln13_fu_300_p2 <= "1" when (i_fu_78 = ap_const_lv7_40) else "0";
    lshr_ln5_1_fu_347_p4 <= i_fu_78(5 downto 1);
    lshr_ln5_fu_330_p4 <= i_fu_78(5 downto 2);
    p_address0 <= zext_ln13_fu_312_p1(6 - 1 downto 0);

    p_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ce0 <= ap_const_logic_1;
        else 
            p_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    q_out_din <= grp_bicg_Pipeline_lpwr_fu_275_q_out_din;

    q_out_write_assign_proc : process(grp_bicg_Pipeline_lpwr_fu_275_q_out_write, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            q_out_write <= grp_bicg_Pipeline_lpwr_fu_275_q_out_write;
        else 
            q_out_write <= ap_const_logic_0;
        end if; 
    end process;

    r_address0 <= zext_ln13_reg_401(6 - 1 downto 0);

    r_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            r_ce0 <= ap_const_logic_1;
        else 
            r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    s_out_din <= grp_bicg_Pipeline_lpwr_fu_275_s_out_din;

    s_out_write_assign_proc : process(grp_bicg_Pipeline_lpwr_fu_275_s_out_write, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            s_out_write <= grp_bicg_Pipeline_lpwr_fu_275_s_out_write;
        else 
            s_out_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_fu_317_p3 <= (trunc_ln13_reg_387 & ap_const_lv6_0);
    trunc_ln13_1_fu_324_p1 <= i_fu_78(1 - 1 downto 0);
    trunc_ln13_2_fu_327_p1 <= i_fu_78(2 - 1 downto 0);
    trunc_ln13_fu_296_p1 <= i_fu_78(6 - 1 downto 0);
    zext_ln13_fu_312_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_78),64));
    zext_ln5_1_fu_356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln5_1_fu_347_p4),64));
    zext_ln5_fu_339_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln5_fu_330_p4),64));
end behav;
