================================================================================ 
Commit: fe91321b0c520b174b46a9eee3d0c9033c4b8a17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:38:29 2020 -0700 
-------------------------------------------------------------------------------- 
Update files for TGL 3333

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/SiPkg.dec
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c

================================================================================ 
Commit: b22b0334b2448e24024b64f3081d77e0ea867fdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:29:04 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Aug 12 11:30:32 2020 -0700
Change-Id: Idaea4a050fdbf36f12022e9eb99458e4cd4e6143
Original commit hash: 7a68922ebaca1750570498dd3a42c522d61aa3e5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a4561a9f8dee3f80831a16744f2b528630c7c125 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:28:52 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3333_00

Hsd-es-id: no sighting
Original commit date: Wed Aug 12 11:30:14 2020 -0700
Change-Id: I30a26507b768b48b56bd1124f1f40f5310d15aad
Original commit hash: 55a0d755e2ea0d8e2fe9f87a29415163cd6ac633

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cb740f3821106b4c92b1f36563cc077b59432f09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:28:42 2020 -0700 
-------------------------------------------------------------------------------- 
EC KW Issues identified with Tigerlake-Master branch Revision 3321.00

Fixed initialization error

Hsd-es-id: 14012199807
Original commit date: Wed Aug 5 23:58:48 2020 -0700
Change-Id: I2a8e36a73daa0c263fcd406b4760c6aa57102c4b
Original commit hash: f8eb9fd3bba6be2e4a33da4a48b354541c250d96

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Nvme/PowerLossNotifyDxe/PowerLossNotify.c

================================================================================ 
Commit: 3a8c168663bc06086b48df958c4f47fa37909cc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:28:34 2020 -0700 
-------------------------------------------------------------------------------- 
[VMD] Restricting PCIe Bus numbers to 224 when VMD is enabled.

BIOS exposes bus range from 0 to 255 to OS in ACPI CRS method.
When VMD is enabled, bus range from 225 to 255 is reserved to be used by the VMD.
Hence when VMD is enabled, limiting the bus range exposed to OS by BIOS to 0-224.

Hsd-es-id: 22011250653
Original commit date: Sun Jul 26 22:07:24 2020 -0700
Change-Id: I4e2cb34cea919a26a98b82042f0e5eec63d72ea9
Original commit hash: 9aa15e500d094eb90a33011cb4c4db4e8d77526b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/IpBlock/Vmd/Include/Library/VmdInfoLib.h
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 94fbddca71d52c23e5999f6171479795443bc603 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:28:25 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3332.01

Hsd-es-id: N/A
Original commit date: Tue Aug 11 13:48:52 2020 -0700
Change-Id: I1a4577ea21bbce3f4d09414433b4bd3e15f27554
Original commit hash: 875130eebad97c220628df3fb91b1e7b46dbdd48

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a3982b9ddb559a6f07e3400458f65511f14c5fe1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:28:16 2020 -0700 
-------------------------------------------------------------------------------- 
Updated to Unified B0 (uCode+Punit) Production Patch 0x56

Hsd-es-id: 22011255062
Original commit date: Tue Aug 11 12:12:22 2020 -0700
Change-Id: I622be3f784a559c10db89f265a15490951d4d0bf
Original commit hash: 6d2ef1528d4b0dc0a3a091d1252cbe1467184c89

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: cd5ace18fcd9d8dc78a8f19207116e9744e073d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:28:07 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3332_00

Hsd-es-id: no sighting
Original commit date: Tue Aug 11 13:38:28 2020 -0700
Change-Id: Ib3b26e01be2fab5e3a5e8f75850f2d8ba1479a42
Original commit hash: 1d2a583b4645fdc2862d2e1960de96a643a12d0f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6e4f2b6fbd13cc7dbb80406d0a94c291610f631e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:27:47 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Aug 11 13:06:57 2020 -0700
Change-Id: I01cefe1fc39337583235463542be53283eb77587
Original commit hash: c67538d7d4cbd2b2c7be021a3116dba5dcc355e9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 85db3b8c4529cd57b2ac0e0e9c702bd7fa9f4404 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:27:37 2020 -0700 
-------------------------------------------------------------------------------- 
PeiPchInitLib: Enabling ModPHY core power gating for unassigned lanes

Request is for BIOS to read the FIA LOS registers to determine which lanes are unassigned and set their reg_enable_pwr_gating to 1

Hsd-es-id: 14012217025
Original commit date: Fri Aug 7 14:32:54 2020 -0700
Change-Id: Ia7d2ffa9f1b23ddfbf4210eaadd304ecb65da04f
Original commit hash: 4bbb7e4cfb3044a535535de582f8db96b8d872a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFiaLib.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer2.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsio.c

================================================================================ 
Commit: e163c76d69b571762811c2db8a921d9b5dd21ebe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:27:24 2020 -0700 
-------------------------------------------------------------------------------- 
TGL U Security[DropShip][CORP :B2] : After performing OS sealing and Restart from Advanced options UEFI firmware-page system booting to Bios page

Cleared EFI_OS_INDICATIONS_BOOT_TO_FW_UI bit in  EFI_OS_INDICATIONS_SUPPORT_VARIABLE_NAME variable and BootNext variable to indicate OS that boot to FW UI
in the next boot is not supported from bios

Hsd-es-id: 16011526380
Original commit date: Fri Aug 7 16:30:11 2020 +0530
Change-Id: I3d5f41802369654be0d1b42601b1675904ae7d67
Original commit hash: 62bdf078163ee9cc9e314cc54f4887569760fc19

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.c
TigerLakePlatSamplePkg/Include/TrustedDeviceSetup.h

================================================================================ 
Commit: a4828055ddeaa163403e44e437f1cc4fdcf0fbb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:27:17 2020 -0700 
-------------------------------------------------------------------------------- 
Update new microcode patch for B0 (uCode+Punit) Production Patch 0x54

Hsd-es-id: 14012197898
Original commit date: Thu Aug 6 00:03:25 2020 -0700
Change-Id: I7222cbe864d6cd57eba4b53e96b25b68ad4d40e0
Original commit hash: fe141a4673348e115a1176f087e4c8e744b78f58

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: ac733ccba230b08a2c1f6b8c959df8ebd252a052 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:27:05 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Caterror with Debug BIOS images

Part 2
- Added missing GpioHelpers Lib Null instance in SEC phase that caused CATERROR with EDK based images

Hsd-es-id: 16011566591
Original commit date: Mon Aug 10 12:25:38 2020 -0700
Change-Id: If547d5f297f5bb7db4f333aa74c3d2e8aa06be46
Original commit hash: 1faf50648b6ec32c78fb64d20dd0e9ea9ef1dd71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 29617b10c63f3ae7bd95ced2c051dab4980b1515 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:26:56 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3331.01

Hsd-es-id: N/A
Original commit date: Mon Aug 10 15:33:55 2020 -0700
Change-Id: I272f88d17a0d15a9def40351ba06d44076d42076
Original commit hash: aaa179a927ce51164c9c79c74ffee813e711d517

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a31464cc01845ad4ea90d2dbb2b6417f6cd85438 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:26:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][P0][BIOS]:Observed errors while running Intel PEP BIOS Checker tool

1. Modifed the PEP constraint for CPU Ports and PCH PCIe RPs to support both D0:F1 and D3 constraint
Based on the driver installed on the system, user need to update this option.
2. Enabled pep constraints by default for I2C4  and I2C5

Hsd-es-id: 16011396627
Original commit date: Wed Aug 5 21:46:34 2020 -0700
Change-Id: I3dd07b5831a8b54aae482c63b878a42919703257
Original commit hash: 41b502fe2d7957901b182ed8a5b80d5fde69bb45

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr
TigerLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: 70fd5b361996fe9a98e8a978d50c62cdd183485d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:26:35 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeHBoards: GPIO Tx state of GPPB_14 from high to low

Change the GPIO Tx state of GPPB_14 pin from high to low.

Hsd-es-id: 14012229479
Original commit date: Mon Aug 10 14:30:10 2020 -0700
Change-Id: Ie0dbf7103e255d784a8f5285007f58f6e0ed2fdc
Original commit hash: c5baf03b555a45dc3f4d21df2ab941b2cde2b10a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPostMem.h

================================================================================ 
Commit: bff83808959e7d9397b7cd8816183d2ea5741421 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:26:30 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Aug 10 10:11:42 2020 -0700
Change-Id: Ic5e07fdbf5651cdc563954e46a675fd4fc77670a
Original commit hash: 5d7d680db9614702d09cd87311a3fdf30cbd60c9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 21c8f447fe51651809a6f438994de2ac02704fa1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:26:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3331_00

Hsd-es-id: no sighting
Original commit date: Mon Aug 10 10:06:02 2020 -0700
Change-Id: I65694f9c05b0b7f766a26e910194796caddd33a7
Original commit hash: 6275fbe9e7b462b7dd7267b11169629b3eb7ae22

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b021d35c43f97d4e9b423466be15261ad67bd4cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:26:20 2020 -0700 
-------------------------------------------------------------------------------- 
Updated Microcode patch for P0 Unified (uCode+Punit) Production Patch 0x32

Hsd-es-id: 22011237149
Original commit date: Fri Aug 7 11:25:18 2020 -0700
Change-Id: I7e83f28eebea7592a03f177928a9535150747029
Original commit hash: 6d04a6e283804210e37d50d865ec35d912191cf9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: a0d05071bc62ed18e96424aba5856e0a7bea8101 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:26:14 2020 -0700 
-------------------------------------------------------------------------------- 
[ACPI] Need to review and fix _OSC platform wide capabilities programing in BIOS

Fix bug in clear logic for clearing _PR3 support in current code. The AND value should be FFFFFFFB and Not 3B

Hsd-es-id: 1508031168
Original commit date: Thu Jul 30 20:36:57 2020 +0800
Change-Id: I40cc69ba961362b4ce5edb73f08c5f2c6126035a
Original commit hash: a3995464028179c7db3c5250abd524e1a44a4ca5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl

================================================================================ 
Commit: a3876971ce0511065402886e6fc3f269a5c96d27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:26:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Aug 9 11:32:57 2020 -0700
Change-Id: Id24b911bdb2f30c0101e9f7e5b5c547a44595654
Original commit hash: c69a164e2b338edfe480ccb6c4fb533d503e287d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e6115df06eac5800c51ef399274d75a995c30315 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:26:03 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3327_00

Hsd-es-id: no sighting
Original commit date: Sun Aug 9 11:31:55 2020 -0700
Change-Id: I66e7aa49df9ac9b05ce1a7aafd8996443f3c7010
Original commit hash: ba87790729a47ea562f87d710103549bec43d619

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2c605a7a005478642dc9a44af06752810a74770e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:25:54 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Aug 8 10:11:56 2020 -0700
Change-Id: I7e2ab0b1dc993c5880cfd2fc577fd55f80b38e7e
Original commit hash: 0ec11357c8a8e0cc851bd85c2eaf4afaf13dc889

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b5d1ba12e7fa1f29af1a541cf4e989a2b0718644 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:25:44 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3326_00

Hsd-es-id: no sighting
Original commit date: Sat Aug 8 10:11:39 2020 -0700
Change-Id: Iab95882a19a4c79018c514b42860dcb4fd802f8a
Original commit hash: 61c87e7f9115b1b35f51be61f55bb81a3472af22

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bc0b9ecda1024ffee361ea51aec47912ec71a128 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:25:31 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3325.01

Hsd-es-id: N/A
Original commit date: Fri Aug 7 11:27:26 2020 -0700
Change-Id: Ia4aa667f824d136e9be36f8c2dfa93733c45e93f
Original commit hash: 85013d4c3e553ee23b451282211cfd1e935f7629

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3ed87006d0a7dec91844006a92f534304ece244e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:25:24 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-U][B1] [regression][PV MUST FIX]Unable to bring up I2S audio codec

Hsd-es-id: 1508125396
Original commit date: Fri Jun 26 12:32:08 2020 -0700
Change-Id: I9f1766f1b5fde416f134c8180cc19d8200a41c89
Original commit hash: cca1e4829ef31748caa1a0134e32cc5d40fb1051

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSlaveDevices.asl

================================================================================ 
Commit: ea2374a7fe7b4b070b1305837a26b03fe08b8609 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:25:18 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Caterror with Debug BIOS images

- Added missing GpioHelpers Lib Null instance in SEC phase that caused CATERROR with FSP-T based images

Hsd-es-id: 16011566591
Original commit date: Fri Aug 7 10:08:47 2020 -0700
Change-Id: Ieffe134d3c952126c7bf2822b816425727f0c7be
Original commit hash: 8bd98a02a6c80fbb1de1207d5b54c8838b6c3776

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 3788dfdff993816530ae3bf864262a9b51550a52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:25:11 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3325_00

Hsd-es-id: no sighting
Original commit date: Fri Aug 7 10:21:03 2020 -0700
Change-Id: I80680c6b4615b1c1897eed8c693f6e3513366b30
Original commit hash: 745f673db66c62d2ed6381f72783391327a9f5fb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 17aa0a3609a88783ef7e48dd6e9b25cb254003c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:25:01 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Aug 7 10:21:02 2020 -0700
Change-Id: Ief5ca3381c1a6ee9daa1341f1e759a9883a6d8bf
Original commit hash: 326b023c3fc3d1e7f58e984e2a72cc484d128008

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 98712b667e79f49041db4e8f87e1e5bd13bfcd2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:24:54 2020 -0700 
-------------------------------------------------------------------------------- 
BoardPkg: Retention mode setup options disabled by default

Retention mode will not be supported on TGP silicon until C0 stepping
Set knobs to 0 by default.

Hsd-es-id: 14012140428
Original commit date: Wed Jul 29 16:08:58 2020 -0700
Change-Id: Ic5e721f8f9e7912c48a7128eadbe818981f7336f
Original commit hash: 86852e644a26c59c61380ba64cbff318ec87426c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 6fc56f13852a227caaaf95a80eb1ba35edd05342 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:24:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3324_01

Hsd-es-id: no sighting
Original commit date: Thu Aug 6 12:58:26 2020 -0700
Change-Id: Ibba40c8572194aca23abcbd64ae33a00a347bf07
Original commit hash: 2375393238ea5bb4b5f6608aa459289ae9ba1bea

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 96393702a13dd73f3197675b8387be8fdbffa540 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:24:34 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3324_00

Hsd-es-id: no sighting
Original commit date: Thu Aug 6 11:26:45 2020 -0700
Change-Id: Ib131655c3152628737f1436aeb611dd48d116ad0
Original commit hash: 76ce3ee7ea5bbc9240ab8b84c4bd69bff94619a7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fe673a8c1b06263e399b1fc06bf01ffe9f63ed1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:24:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Aug 6 11:26:21 2020 -0700
Change-Id: I55b672dbcaa5dc4d4f01ff58baf8289ffb6b8cbb
Original commit hash: 050afd270f42a29bdb31b9b51793db15dd2bd4f7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 20e5c98eaf06590ea067bd50e8b3c9b9f95bf541 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:24:22 2020 -0700 
-------------------------------------------------------------------------------- 
MeEtMeasurement:[TGL] Fix for incorrect size of Measurement Events when CSME FW Disabled

Fixed incorrect size of CSME Measurement Events when CSME FW Disabled.

Original commit date: Thu Aug 6 17:35:45 2020 +0530
Change-Id: I5dec6e46e9bd75b06bbea6b2b346cfab5a35febd
Original commit hash: f35a5a5130afa7eef393ae4398c48853f0ab593f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c

================================================================================ 
Commit: 6dad6c502e4bbf21688ee300524436ad30d6a988 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:24:17 2020 -0700 
-------------------------------------------------------------------------------- 
Intel Turbo Boost Max Technology 3.0 on TGL H

- Remove ITBM SMM and HWP LVT SMM
- Resolved PSstate abnormal issue
  - P-sate failed which CPU0~3 always keep "219X" frequecy with TAT tool, and all cpu no sync with GVCycles.
  - TGL: Bit[0] of 770h in MSR tool is set to "0" when Intel(R) Speed Shift Technology is enabled in BIOS

Original commit date: Sun Jul 19 18:25:35 2020 +0800
Change-Id: I019fe90c4cdcdc33c057c433090fcbebb9708164
Original commit hash: 3ec21954c70caf3edd295ed9cada674a2f21e74b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuAcpiTables.inf
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Psd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ItbmSci.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbmIoTrap.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl
TigerLakePlatSamplePkg/Setup/CpuSetup.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 1721f671be151c6d5c17c2c7e27961711d970640 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:24:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] UHB of WGDS in BIOS UI always jump back to Group1

The SAR 6000 - 7000 MHz SET for Group2(EU Japan) and Group3(ROW) shows
as Group 1. Correcting this typo.

Hsd-es-id: 1508234658
Original commit date: Tue Aug 4 15:41:46 2020 +0530
Change-Id: I6d1b2571a743f89bfcc57172cfb9c6738faea6d4
Original commit hash: 88a3bbb45eecb4d2fea44aed9ac164b32e495a8c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/ConnectivitySetup.hfr

================================================================================ 
Commit: 96944ac2ee274960fc0bf7bc68b4be936eeb6b31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:24:04 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL_UP3_UP4] [Ubuntu]The Firmware Test Suite (fwts) Fails

32 and 64 bit versions of FADT pm1_cnt address do not match, BIOS should expose either 64 bits or 32 bits address, not both.
(PM1A_CNT_BLK, PM2_CNT_BLK)

Cherry-pick: d31beae160dee26420fab8bc19c87d984867fb4b

Hsd-es-id: 22010771636
Original commit date: Wed Aug 5 10:19:39 2020 +0800
Change-Id: Ie294b246be187c9aca5bef2039bcfaee3f99537e
Original commit hash: 5f38a2e8d8c6b29e271dcfc0029366e2883b184e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 14bf3e9f08513e77aa60199b11bf84169d8af20a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:23:58 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFsp/ClientOneSilicon/Gpio: TGL FSP GPIO Override support

- Added Gpio Override support
  FSP will not configure any GPIOs and rely on GPIO setings before moved to FSP.

[internal-only]:

Hsd-es-id: 22011055135
Original commit date: Tue Aug 4 13:04:31 2020 -0700
Change-Id: Ie5e8011cb3222882717b721b57388276c31c2b1f
Original commit hash: c99cfe2acac8c14bf238e8d21ab5265ed19df5c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioHelpersLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/BaseGpioHelpersLibNull/BaseGpioHelpersLibNull.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiGpioHelpersLib/PeiGpioHelpersLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiGpioHelpersLib/PeiGpioHelpersLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.inf
ClientOneSiliconPkg/Pch/Include/ConfigBlock/PchGeneralConfig.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c

================================================================================ 
Commit: 7a961a744231e49f5eee7ead6b0b59a75f86e85a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:23:51 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3323.01

Hsd-es-id: N/A
Original commit date: Wed Aug 5 13:16:32 2020 -0700
Change-Id: Ib326b4f6cd969ca56897eb2e4ac3c15528378330
Original commit hash: 1cec5bd8850dd9639e0458b0d8c55ae19d427e79

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a604a77dbea1ef2fdafe525b88e0770526296519 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:23:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 1.0.2.0
Updating MrcVersion.h and ReleaseNotes

Original commit date: Wed Aug 5 15:46:33 2020 -0700
Original commit hash: 9eac4ca2da961d60822bf8831a0513e293d420b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 57e8ee32692d282097b2612b70830bb33aabe064 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:23:42 2020 -0700 
-------------------------------------------------------------------------------- 
[Issue Description]
MRC picking tWR settings that do not have respective options in BIOS menu

[Resolution]
Update the BIOS setup options to match the options that MRC picks

[Impacted Platform]
TGL-U, TGL-Y

Original commit date: Mon Aug 3 14:18:12 2020 -0700
Change-Id: I03ce6108e81f8c8da8932c953ad3825ef8df800e
Original commit hash: a23e7c2d4dc114c4562bb9758882a7cfabf955c2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/OverClockSetup.uni
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: ecab640eac864ea568d07f9b245f2e0dee5c107c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:23:36 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 5 22:10:19 2020 +0000
Original commit date: Wed Aug 5 22:10:19 2020 +0000
Original commit hash: bc5041f6428ebaeb50c5c3d6afdf1b37a1fcbe44

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: be94d6a909ae56f81c50d3b6b2dafcb60be5f21b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:23:31 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] PnP request to change PWDN_IDLE_COUNTER to 64 for freq <= 2133

[Issue Description]
PnP request to change PWDN_IDLE_COUNTER to 64 for freqs <= 2133

[Resolution]
Changed code to match request

[Impacted Platform]
TGL-U, TGL-Y

Original commit date: Thu Jul 30 10:33:14 2020 -0700
Change-Id: I4589275c5d0fd66a6b73b965886cef8d82ed07ea
Original commit hash: fd8207201488fa69adb65bc091beb86cae314a74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.h

================================================================================ 
Commit: cc26fe160a27bea51b66a2de357e24a9f602a41b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:23:26 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 5 21:10:48 2020 +0000
Original commit date: Wed Aug 5 21:10:48 2020 +0000
Original commit hash: 4b263c1231515fb77b5021567e50881f2b77e2f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 254b809cf20c87e05f38f58a50b9348576bf7d6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:23:22 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC][LP5] Spotty eyes during Receive Enable training

Solution: Reducing RxRankMuxDelay by 1.

Original commit date: Fri Jul 24 15:37:17 2020 -0700
Change-Id: Id2d3f0ba0c7c69d66e68fa3783c96b031c34bde1
Original commit hash: 30be26fbff75961471530d58d5c46caa113170fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: dc0391147cc06877938885575621eb8e275a74e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:23:16 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 5 20:52:20 2020 +0000
Original commit date: Wed Aug 5 20:52:20 2020 +0000
Original commit hash: ec535b329a99d9af553efb84938b0cb9c57691da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4397268689101878994907b865b8ff8ad765d739 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:23:11 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] tCWL Limitation Enhancement

Issue:
  Possible to hit limitation for training tCWL.

Change:
  Updated code to check for this limitation, and prevent training sweep beyond it.
  Added error check condition if final value will exceed tCWL limitation

Original commit date: Tue Jul 28 15:28:55 2020 -0700
Change-Id: I52b93ce9d07e213930ad27278625681d9e5bfc36
Original commit hash: 809b16239ba0dd4a38776c3a3468334b16922f46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 23049c51ad0be539a47ff74e1999765587c65e87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:23:06 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 5 19:22:07 2020 +0000
Original commit date: Wed Aug 5 19:22:07 2020 +0000
Original commit hash: 4697d7a06f72cd2e1db219952c07c3dfccc9665f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d417067a18cbe13126548154ff84b20a1454b590 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:23:01 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC][LP5] Set several fields of CompOvr1 register during frequency switch

Original commit date: Thu Jul 23 12:31:20 2020 -0700
Change-Id: Ie7fd6a669754a1208bcef9220d768399d99a9396
Original commit hash: 345e529f35a0e2c1a6fba57f49c65b342134dee0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 03d762dfcacfddd5e7930cd429a5607decb8e7fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:22:56 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Aug 3 20:36:54 2020 +0000
Original commit date: Mon Aug 3 20:36:54 2020 +0000
Original commit hash: def16549fb81a1354bedbdef73ac6a1118170372

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4859e5e03772065a01246a32e513a7da19c81925 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:22:50 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Changing the level of debug print in WrV saturation function

Original commit date: Thu Jul 30 11:13:24 2020 -0700
Change-Id: I3a5703c3d8862dc235da3b554891febcc98b1cc3
Original commit hash: af0f6e513227b3508149e18f11a5174aa5c6efbb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 63e8d980a3ac418c2b93b3f353f0278cdaa16dc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:22:44 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Aug 3 03:24:01 2020 +0000
Original commit date: Mon Aug 3 03:24:01 2020 +0000
Original commit hash: ce2006e5c7ac63a7de0f035c6e997b8a42b2b50f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 394a25f1a099683deca834ea22d0e0a2012d65ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:22:38 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Fix IBECC error

[Issue/Feature Description]
IBECC issue in cold boot:
Since MrcNormalMode runs after MrcEccClean, this has caused the memory not cleaned.
Eventually it would caused IBECC error because the memory is not cleared during MrcDone
IBECC issue in fast boot:
MarginLimitCheck runs after EccClean, memory is not cleaned when boot to OS.

[Resolution]
IBECC issue in cold boot:
Restore Scramble settings to its orignal order.
IBECC issue in fast boot:
swap the sequence of MarginLimitCheck and EccClean for fastboot
Additional changes:
disable Margin Limit Check by default.

[Impacted Platform]
All TGL

Original commit date: Mon Jul 20 10:17:35 2020 +0800
Change-Id: I0303ebf951883194d25cde4972f0fdc320e7a727
Original commit hash: d49288866a239d947591d1683c70c1fffd8c67e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: f73b3ba89146ae457e6ea720579f31b444757035 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:22:29 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Aug 3 03:00:03 2020 +0000
Original commit date: Mon Aug 3 03:00:03 2020 +0000
Original commit hash: e9830a0c4a2e1b48b76dd08182679c6f0b3f7566

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e247e27a6b9707d89d950e64f87489f41b667cd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:22:24 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] make sure coldboot after early warm reset

[Issue/Feature Description]
observe some boards still perform Mrc WarmBoot after early warm reset.
this results in memory inintial failed.

[Resolution]
ResetDISB when MRC fastboot.

[Impacted Platform]
All TGL

Original commit date: Wed Jul 29 13:04:41 2020 +0800
Change-Id: If1ea3e0ad1a9fad34e8252762bd20f7cb68c7fce
Original commit hash: 13f8af193e9027b6c16f58c544119da3776bfcfe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 86cf7092226fafba011800c31fc43f6e2cb18e7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:22:19 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Aug 3 02:41:00 2020 +0000
Original commit date: Mon Aug 3 02:41:00 2020 +0000
Original commit hash: 8b75cd329ae19ba09ebd018d99827cbf3ff9b4c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 86b1079083a4e795ccc2335986c66339e8010d65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:22:14 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Enable Extended Bank Hashing feature based on DIMM symmetry

[Issue Description]
  boot failure with 3 Ranks Mix Mode (1Rx16 + 2Rx8) memory config.
  Extended Bank Hashing is default enabled, it doesn't check Dimm symmetry, thus make boot failure.

[Resolution]
  compare Ranks/Capacity/Width for each Dimm on same Mc, enable EBH when Dimms are symmetrical,
  or only 1 Dimm on this Mc.
  add setup option for enable/disable EBH. default enable.

[Impacted Platform]
All TGL

Original commit date: Tue Jun 16 16:37:42 2020 +0800
Change-Id: I59ef871c2c5fd7f9a914fc2c38c11ad831b6d6f1
Original commit hash: 4b3b029e9888e467177ca9dc8bda106477e4e0f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 2b2cf943dc014fc23eccabcb514726010ceb16e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:22:03 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Aug 3 01:47:45 2020 +0000
Original commit date: Mon Aug 3 01:47:45 2020 +0000
Original commit hash: 4d1f74ecc0f514b358bbc25594700b2d9851093e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f7c11137a6cfdee5377ba9edf3b9c82024a1f2a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:21:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H] Enable ODT VTT mode for 1DPC

Change: For TGL-H only. Enable ODT VTT mode for 1DPC config, while keep Vddq mode for other configs.

[Affected Platforms]
TGL-H

Original commit date: Wed Jul 1 13:12:43 2020 -0700
Change-Id: I078f5bb71935d97bfadcb05135a5f56798a7c093
Original commit hash: 638afa81569691575867bce41e6cce100c5e98a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: f36a7cc0dd04305c357913b39da9fabb76c00e2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:21:54 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jul 31 19:41:01 2020 +0000
Original commit date: Fri Jul 31 19:41:01 2020 +0000
Original commit hash: f3771f104feeaac93a8ef56580b7123cd28e1ce7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d75c33228e9e868a5d4bc3839039255de2a9b857 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:21:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][LP5][MRC] Adding setup variable to enable/disable Write0 feature

Adding WRITE0 variable in multiple places to provide option to disable it (it is enabled by default)

Original commit date: Mon Jun 22 00:03:40 2020 -0700
Change-Id: Ibc0bbbc790d0270d1454f390bc01511c6305042d
Original commit hash: 19b2b4fef36535fb487cec75cce1a2313645fdbb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver1/MemoryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 87494fdb9c977b711cfb7a611e13df56e581a89f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:21:38 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jul 30 08:42:36 2020 +0000
Original commit date: Thu Jul 30 08:42:36 2020 +0000
Original commit hash: d6f562ca685df7daeddf7ee7774d539391e00a83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dbed4814ab39005c12b351d8f08bee1c491eb39e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:21:33 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Modify the values of TAT to improve performance

[Issue Description]
[TGL-H][PTP] SpecFP 06 seeing ~24% gap vs Target for MT runs (16 copies)

[Resolution]
Optimize TAT values as FV suggestion.

[Impacted Platform]
TGL-H

Original commit date: Tue Jul 28 09:57:22 2020 +0800
Change-Id: I7e7bb72921a31e569463e33e2f98cd5654289e11
Original commit hash: a9dee5d16e8364007eee9b878bd4c3621896f98a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 6ddb66f67eb0780be70e998d075fc87db8e206fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:21:28 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to 1.0.1.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Thu Jul 30 10:52:53 2020 +0800
Change-Id: I117352d97724461079853cf58ce41934c7e5a641
Original commit hash: 5a4acb934f101f9e4ba925e9f094cac0206694c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 576876d1d277a975f0ede398710f60fe6b17a6d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:21:23 2020 -0700 
-------------------------------------------------------------------------------- 
TGLH FIVR FFFC from BIOS to PCH

 - The RFI frequency for PCH with 10bits is applicable for TGL Mobile Ax SKU Only.
 - Added Condition to check for TGL Mobile Ax Step alone

Original commit date: Wed Aug 5 14:06:41 2020 +0530
Change-Id: I7f63841c9a90ec551db5c63ec73b9a9c16a7af08
Original commit hash: 570ce515f4b2b2702b8d2f69c672b6e972344f38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 8205a763e53096a9c367f62a8f6873fa68977b58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:21:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Aug 5 11:49:10 2020 -0700
Change-Id: If3882b51ebb132ceb1311889409bc56d2b0aa838
Original commit hash: 5baad50c75e356c55f6f6cec7e409b89e47b39be

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 63e67b90da7e9c9142cf03ebd01f63a4196e1978 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:21:11 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3323_00

Hsd-es-id: no sighting
Original commit date: Wed Aug 5 11:48:23 2020 -0700
Change-Id: I084c02b889df470f297b32b6076fd9b214266e4d
Original commit hash: c1572615149686ab84a0a78fa69449f4de634242

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e23226e4869f7c7b1af84526d48baa4ef7ac6e56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:21:06 2020 -0700 
-------------------------------------------------------------------------------- 
BoardPkg: UART0 setup option is grayed out

PchHdAudioI2sCodecSelect default was set to 2 causing UART0 to be grayed out
I2S is not default audio mode for TGL.

Hsd-es-id: 16011396277
Original commit date: Wed Aug 5 07:57:06 2020 -0700
Change-Id: Ic9c8ab6ec4c799bebb6241ac743cf416a7a4b83e
Original commit hash: ea5426081a9d48de398b61b269ea9fc8b096dd82

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: 86510f398ce31d82f511a1c321383fa3e1de10a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:21:00 2020 -0700 
-------------------------------------------------------------------------------- 
Bluetooth: SMP: Track DHKey Check status

During BLE SMP pairing it is required to track the
status of DHKey check.
Based on the status of DHkey-check the Host shares the LTK

Hsd-es-id: 16011444664
Original commit date: Mon Apr 13 19:55:59 2020 +0530
Change-Id: Iee199e3dad19a966d55887ad0233778e4e76b0ad
Original commit hash: 5423adc5cda1a16b0b27c1a312a03a31009ffa48

-------------------------------------------------------------------------------- 
[Changed Files]
BluetoothPkg/BluetoothBusDxe/iLE/core/src/smp.c
BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/device_struct.h

================================================================================ 
Commit: 25c5a708bcdcf205b31b5f6706a34d27a9171262 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:20:53 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-Y] [TGL-UP4] Unnecessary memory allocation in pre-memory phase on TGL-Y

Change loop range.

Hsd-es-id: 1508225254
Original commit date: Tue Aug 4 17:45:01 2020 +0800
Change-Id: I23b1ce54a36dca81856652c2f6e89c357cf521f4
Original commit hash: 7c05a751c2e5e329d8439f39ed2e93bce08e60cb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: f4650365f78c82713f98f0315901696d9ccab4e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:20:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3322_01

Hsd-es-id: no sighting
Original commit date: Tue Aug 4 12:52:53 2020 -0700
Change-Id: Ic473068f8880a2de8697425ef8c528cfd3489f32
Original commit hash: 946ca3e6ebd9caa713abedb497ae3eac6de55522

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c54bb3fa4eea77c33e10781cb60ead412ef42005 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:20:39 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3322_00

Hsd-es-id: no sighting
Original commit date: Tue Aug 4 11:25:05 2020 -0700
Change-Id: Iaa0ff7a401e61c708d01647490114af47a8564e5
Original commit hash: 728d7d54c8ca39fd6e6bed92d12809378b8facb6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8732c5663c350426baf981a12df7b7e0190daf43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:20:33 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Aug 4 11:24:41 2020 -0700
Change-Id: I21243282b0ae27f4591205e2e33b56d91817269a
Original commit hash: b0307db7e4516c39a7e1cbd5e9f8876b34d639de

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 391638127c0878f04e63db1728299077c8cbb5a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:20:28 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: HDA Policy and Setup defaults mismatch

Change policy default for DmicClockSelect from Both to ClkA.

Hsd-es-id: 18012437332
Original commit date: Mon Aug 3 13:00:29 2020 +0200
Change-Id: Ica03e131a9ca0928dd2c4b1414b8051746eb2c3d
Original commit hash: 64cd0b1c4d934a2955ba97e8ed919817b8aabe6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c

================================================================================ 
Commit: 78b8ea6d682719579de51a3d128395d6572f13ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:20:22 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/CapsuleUpdate: Monolithic capsule update is failing from EFI shell

This failure happens during ISH PDT update with a monolithic capsule image which contains
a whole CSE region binary (rather than FwUpdate.bin) as the ME payload.
In order to update the whole CSE region (rather than ME FWU),
the HECI interface is disabled. So the following PDT update via HECI can not work
since the interface is not available at that time

Hsd-es-id: 16011484973
Original commit date: Tue Jul 28 16:37:33 2020 +0800
Change-Id: I4bcf572c3346c9127ef3a3b4de20a921b10408ac
Original commit hash: 2edf29aa6c32d00ca408b09678dbd5b045c2dea5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c

================================================================================ 
Commit: 6e6775151888a2636cde9a22fdba2b56807f6ae3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:20:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3321_00

Hsd-es-id: no sighting
Original commit date: Mon Aug 3 11:11:11 2020 -0700
Change-Id: I76a55db0785484842d90ee26f5085412ea4ce2cf
Original commit hash: 03a6d4648ab8b753683231955acba5e3291de70f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0e727b02cb44843d06a698f2282470e6e9f0fa51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:20:12 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Aug 3 11:11:09 2020 -0700
Change-Id: If1e19ad3f62d323e3ded4b83b25f289530ee6b33
Original commit hash: 127b8e4c8926477ad9a44233b6a54b6ac58abffa

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 5a2308c6602a39a787571dbb021091e9c6a01372 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:20:08 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/Telemetry/: Assert without Undi or Gop driver

Fixed FreePool NULL pointer error

Hsd-es-id: 1508228617
Original commit date: Mon Aug 3 10:41:57 2020 +0800
Change-Id: Ieaad4a4d919fa542c3ed65f48511feab59c875ac
Original commit hash: 1605265210282e1bdaa4fd66ffd1386ff749c33b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Telemetry/GopFirmwareVersionDxe/GopFirmwareVersionDxe.c
TigerLakePlatSamplePkg/Telemetry/Library/DxeTelemetryFviLib/DxeTelemetryFviLib.c
TigerLakePlatSamplePkg/Telemetry/UndiFirmwareVersionDxe/UndiFirmwareVersionDxe.c

================================================================================ 
Commit: 2828bd83d3d266c16f8f52bfd0716449c374a1a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:20:02 2020 -0700 
-------------------------------------------------------------------------------- 
OS Boot stuck with PC 10AD When Single Sabrent NVME connected on PEG10/PEG11 port

Original commit date: Mon Aug 3 10:01:55 2020 +0530
Change-Id: I878876c3a167edb2a8d17606b0f9efb94ddd4d8a
Original commit hash: af5455dade10c06090974d1b1acf7b04eec1f56b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: d3923fc26773e69b2bddc8b28ea57a5847b17a53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:19:57 2020 -0700 
-------------------------------------------------------------------------------- 
Integrate latest GOP V1044

Original commit date: Tue Jul 28 14:18:59 2020 +0530
Change-Id: I49bd303f5f974ca091c055eca7df242c4e6c0d7b
Original commit hash: 1322e3b1dd4ba10407eaef143e33821a36621f0b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.json

================================================================================ 
Commit: 19a871faaeebe3b441ed0da08cb9d61677ac29c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:19:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3317_00

Hsd-es-id: no sighting
Original commit date: Sun Aug 2 10:17:28 2020 -0700
Change-Id: I60c2d5fca088cf21609a5fa376e425e273f8ea90
Original commit hash: e45d4d9d7b3a58d502241a9954d703a696360d07

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d3ed7188399251daf9dbd0816b097d153b5bf731 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:19:43 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Aug 2 10:17:31 2020 -0700
Change-Id: Iee4d6f2e40cdde0e7a09d79e677c7823a54641cc
Original commit hash: bfbb156cbb364a4a673deae7209baddaa3f8137c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2ca266c7f6c5088857f7c4048e147b6e024201d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:19:38 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sun Aug 2 00:17:32 2020 +0000
Original commit date: Sun Aug 2 00:17:32 2020 +0000
Original commit hash: 8c9973db05ec898cd379f3d13de7195e5481fd82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8865a818b79cb390c33b757317b117fcb2688fed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:19:33 2020 -0700 
-------------------------------------------------------------------------------- 
[IOT] Support SkipOverrideBootMode/SkipBiosDone during firmware update boot mode.

SkipOverrideBootMode:
1. Create a SI PreMem policy to conditionally skip boot mode override. (Default is not skip)
2. Create a corresponding FSPM UPD. (Default is not skip)
3. Check the policy AND boot mode:
   If policy is TRUE and boot mode is BOOT_ON_FLASH_UPDATE, skip setting boot mode to BOOT_WITH_FULL_CONFIGURATION in MemoryInit.

SkipBiosDone:
1. Create a SI PostMem policy to conditionally skip BIOS done. (Default is not skip)
2. Create a corresponding FSPS UPD. (Default is not skip)
3. Check the policy AND boot mode:
   If policy is TRUE and boot mode is BOOT_ON_FLASH_UPDATE, skip setting BIOS done at EndOfPei

Original commit date: Mon May 11 13:41:58 2020 +0800
Change-Id: I9a68f729fa6aa8258c26614ff5ed2bd7a6cb0a78
Original commit hash: 1b0d437c3b61b6984fb2c6f6cf948e7e26a8bdce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/SiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/SiPreMemConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/SiPrintPolicy.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitFsp.inf
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSiPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c

================================================================================ 
Commit: 82cc6fc207e234255b06d6767c58ec443118945d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:19:26 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Aug 1 12:47:07 2020 -0700
Change-Id: I0befacd37abac22093c51d5bd7c67e48815b1a99
Original commit hash: f02f1b24053973a8c208c4ace4f6ae31f95ff0b6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 291f543ed24e56b75685ac242b713da31032b71e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:19:21 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3316_00

Hsd-es-id: no sighting
Original commit date: Sat Aug 1 09:56:24 2020 -0700
Change-Id: I378ee7cbdb792a64faffc19626c87ea6bb79bb05
Original commit hash: 52c12e11ee4f977f7c98fa0c9b927dfbfaae508d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2520ac011d0e5bdc001baa2b4a3658fad5ee2825 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:19:17 2020 -0700 
-------------------------------------------------------------------------------- 
Add Platform Variable Check driver

UEFI setup variables needs to be protected from updates during Run-time.
Platform Variable Check driver maintains a list of variables which are
blocked for 'Write' operations during run-time.

Hsd-es-id: 14012125841
Original commit date: Mon Jul 27 13:39:56 2020 -0700
Change-Id: I50d62b99291f74ef49d7e577875dd4cee2349b48
Original commit hash: 659ab0e57be3c021cb69f4fc4fcda503a423675d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Dsc/CoreDxeInclude.dsc
TigerLakePlatSamplePkg/Library/PlatformVarCheckLib/PlatformVarCheckLib.inf
TigerLakePlatSamplePkg/Library/PlatformVarCheckLib/PlatformVarCheckLibNullClass.c

================================================================================ 
Commit: 624677981879ad9013831c486084ecf89cb004e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:19:12 2020 -0700 
-------------------------------------------------------------------------------- 
Description: Exclude PcdBiosSize and PcdBiosAreaBaseAddress from FSP build

SecCpuLib refers to the PCDs regardless whether FSP build or EDK build,
but FSP does not depend on those values.
This commit excludes those PCDs for FSP build.
PlatformSecLib INF is cleaned up as well.

Original commit date: Sun Apr 5 21:41:14 2020 -0700
Change-Id: Idbb57b343d69654970011594e3b171afed805849
Original commit hash: a0c1178f564491deef15cc091be64cbb326823af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.S
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLibFsp.inf
ClientOneSiliconPkg/Library/PlatformSecLib/FspTPlatformSecLib.inf
ClientOneSiliconPkg/Library/PlatformSecLib/PlatformSecLib.inf

================================================================================ 
Commit: 8d2f67518c4dad051a25bc95bbbf2bc3c1290afe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 18 11:19:07 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtSds: Removed SDS related code #2

There is no SDS on TGL, thus removing the SDS related code.
Impacted: All TGL platforms.

Hsd-es-id: 1507993255
Original commit date: Mon Jul 13 15:08:55 2020 +0800
Change-Id: I9fe3a69725bfcd1b0bfa96584db834d95db3238b
Original commit hash: eb00fbb73d6f2bb8e3bcfc0e05ab609701452f85

-------------------------------------------------------------------------------- 
[Changed Files]
ReportText.txt
TigerLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtSds/ThermalSds.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/CapsuleUpdatePolicyLib/CapsuleUpdatePolicyLib.c
TigerLakePlatSamplePkg/Features/Dptf/Dxe/Dptf.c
TigerLakePlatSamplePkg/Features/Dptf/Dxe/Dptf.h
TigerLakePlatSamplePkg/Features/Dptf/Dxe/Dptf.inf
TigerLakePlatSamplePkg/Include/PlatformBoardType.h
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/Setup/PlatformSetup.c
TigerLakePlatSamplePkg/Setup/SetupCallbackList.h
TigerLakePlatSamplePkg/Setup/SetupId.h
