

================================================================
== Vivado HLS Report for 'fir_filter'
================================================================
* Date:           Thu Apr  8 16:11:23 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        01
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.658 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16| 0.160 us | 0.160 us |   16|   16|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_operator_ls_fu_104  |operator_ls  |        5|        5| 50.000 ns | 50.000 ns |    5|    5|   none  |
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- MAC     |        8|        8|         2|          -|          -|     4|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    139|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       5|    105|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     51|    -|
|Register         |        -|      -|     103|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     108|    295|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+---+-----+-----+
    |        Instance        |    Module   | BRAM_18K| DSP48E| FF| LUT | URAM|
    +------------------------+-------------+---------+-------+---+-----+-----+
    |grp_operator_ls_fu_104  |operator_ls  |        0|      0|  5|  105|    0|
    +------------------------+-------------+---------+-------+---+-----+-----+
    |Total                   |             |        0|      0|  5|  105|    0|
    +------------------------+-------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |r_V_2_fu_206_p2         |     *    |      0|  0|  41|           8|           8|
    |i_fu_140_p2             |     +    |      0|  0|  12|           3|           1|
    |temp_V_fu_224_p2        |     +    |      0|  0|  26|          19|          19|
    |icmp_ln9_1_fu_155_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln9_2_fu_161_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln9_3_fu_167_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln9_fu_134_p2      |   icmp   |      0|  0|   9|           3|           4|
    |or_ln9_fu_179_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln9_1_fu_185_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln9_2_fu_191_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln9_fu_173_p3    |  select  |      0|  0|   8|           1|           8|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 139|          43|          62|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  33|          6|    1|          6|
    |i_assign_reg_93  |   9|          2|    3|          6|
    |p_Val2_s_reg_80  |   9|          2|   19|         38|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  51|         10|   23|         50|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   5|   0|    5|          0|
    |grp_operator_ls_fu_104_ap_start_reg  |   1|   0|    1|          0|
    |i_assign_reg_93                      |   3|   0|    3|          0|
    |i_reg_258                            |   3|   0|    3|          0|
    |p_Val2_s_reg_80                      |  19|   0|   19|          0|
    |regs_regs_V_0                        |   8|   0|    8|          0|
    |regs_regs_V_0_load_reg_240           |   8|   0|    8|          0|
    |regs_regs_V_1                        |   8|   0|    8|          0|
    |regs_regs_V_1_load_reg_245           |   8|   0|    8|          0|
    |regs_regs_V_2                        |   8|   0|    8|          0|
    |regs_regs_V_2_load_reg_250           |   8|   0|    8|          0|
    |regs_regs_V_3                        |   8|   0|    8|          0|
    |regs_regs_V_3_load_reg_235           |   8|   0|    8|          0|
    |select_ln9_2_reg_263                 |   8|   0|    8|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 103|   0|  103|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  fir_filter  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  fir_filter  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  fir_filter  | return value |
|ap_done       | out |    1| ap_ctrl_hs |  fir_filter  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  fir_filter  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  fir_filter  | return value |
|x_V           |  in |    8|   ap_none  |      x_V     |    pointer   |
|h_V_address0  | out |    2|  ap_memory |      h_V     |     array    |
|h_V_ce0       | out |    1|  ap_memory |      h_V     |     array    |
|h_V_q0        |  in |    8|  ap_memory |      h_V     |     array    |
|y_V           | out |   19|   ap_vld   |      y_V     |    pointer   |
|y_V_ap_vld    | out |    1|   ap_vld   |      y_V     |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

