# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Miscallaneous/lab4code {C:/Miscallaneous/lab4code/Reg_4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:45 on Feb 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab4code" C:/Miscallaneous/lab4code/Reg_4.sv 
# -- Compiling module reg_4
# 
# Top level modules:
# 	reg_4
# End time: 18:37:45 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab4code {C:/Miscallaneous/lab4code/nine_bit_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:45 on Feb 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab4code" C:/Miscallaneous/lab4code/nine_bit_adder.sv 
# -- Compiling module nine_bit_adder
# -- Compiling module full_adder
# 
# Top level modules:
# 	nine_bit_adder
# End time: 18:37:46 on Feb 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab4code {C:/Miscallaneous/lab4code/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:46 on Feb 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab4code" C:/Miscallaneous/lab4code/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:37:46 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab4code {C:/Miscallaneous/lab4code/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:46 on Feb 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab4code" C:/Miscallaneous/lab4code/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 18:37:46 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab4code {C:/Miscallaneous/lab4code/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:46 on Feb 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab4code" C:/Miscallaneous/lab4code/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 18:37:46 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab4code {C:/Miscallaneous/lab4code/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:46 on Feb 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab4code" C:/Miscallaneous/lab4code/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 18:37:46 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ayanj/Projects/8BitMultiplier/../../../../Miscallaneous/lab4code {C:/Users/ayanj/Projects/8BitMultiplier/../../../../Miscallaneous/lab4code/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:46 on Feb 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ayanj/Projects/8BitMultiplier/../../../../Miscallaneous/lab4code" C:/Users/ayanj/Projects/8BitMultiplier/../../../../Miscallaneous/lab4code/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:37:47 on Feb 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:37:48 on Feb 27,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier
# Loading work.register_unit
# Loading work.reg_4
# Loading work.control
# Loading work.nine_bit_adder
# Loading work.full_adder
# Loading work.HexDriver
# ** Warning: (vsim-3017) C:/Miscallaneous/lab4code/multiplier.sv(37): [TFMPC] - Too few port connections. Expected 14, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/multiplier0/reg_unit File: C:/Miscallaneous/lab4code/Register_unit.sv
# ** Warning: (vsim-3722) C:/Miscallaneous/lab4code/multiplier.sv(37): [TFMPC] - Missing connection for port 'A_out'.
# ** Warning: (vsim-3722) C:/Miscallaneous/lab4code/multiplier.sv(37): [TFMPC] - Missing connection for port 'B_out'.
# ** Warning: (vsim-3015) C:/Miscallaneous/lab4code/multiplier.sv(77): [PCDPC] - Port size (7) does not match connection size (8) for port 'Out0'. The port definition is at: C:/Miscallaneous/lab4code/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/multiplier0/HEX0_inst File: C:/Miscallaneous/lab4code/HexDriver.sv
# ** Warning: (vsim-3015) C:/Miscallaneous/lab4code/multiplier.sv(83): [PCDPC] - Port size (7) does not match connection size (8) for port 'Out0'. The port definition is at: C:/Miscallaneous/lab4code/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/multiplier0/HEX1_inst File: C:/Miscallaneous/lab4code/HexDriver.sv
# ** Warning: (vsim-3015) C:/Miscallaneous/lab4code/multiplier.sv(89): [PCDPC] - Port size (7) does not match connection size (8) for port 'Out0'. The port definition is at: C:/Miscallaneous/lab4code/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/multiplier0/HEX2_inst File: C:/Miscallaneous/lab4code/HexDriver.sv
# ** Warning: (vsim-3015) C:/Miscallaneous/lab4code/multiplier.sv(95): [PCDPC] - Port size (7) does not match connection size (8) for port 'Out0'. The port definition is at: C:/Miscallaneous/lab4code/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/multiplier0/HEX3_inst File: C:/Miscallaneous/lab4code/HexDriver.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5000 ns
# ** Warning: (vsim-8315) C:/Miscallaneous/lab4code/control.sv(20): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/multiplier0/control_unit
# ** Warning: (vsim-8315) C:/Miscallaneous/lab4code/control.sv(20): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/multiplier0/control_unit
# ** Warning: (vsim-8315) C:/Miscallaneous/lab4code/control.sv(20): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/multiplier0/control_unit
# ** Warning: (vsim-8315) C:/Miscallaneous/lab4code/control.sv(20): No condition is true in the unique/priority if/case statement.
#    Time: 40 ns  Iteration: 1  Instance: /testbench/multiplier0/control_unit
# Try again!
do Lab4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Miscallaneous/lab4code {C:/Miscallaneous/lab4code/Reg_4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:04 on Feb 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab4code" C:/Miscallaneous/lab4code/Reg_4.sv 
# -- Compiling module reg_4
# 
# Top level modules:
# 	reg_4
# End time: 18:39:04 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab4code {C:/Miscallaneous/lab4code/nine_bit_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:04 on Feb 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab4code" C:/Miscallaneous/lab4code/nine_bit_adder.sv 
# -- Compiling module nine_bit_adder
# -- Compiling module full_adder
# 
# Top level modules:
# 	nine_bit_adder
# End time: 18:39:04 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab4code {C:/Miscallaneous/lab4code/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:04 on Feb 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab4code" C:/Miscallaneous/lab4code/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:39:04 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab4code {C:/Miscallaneous/lab4code/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:04 on Feb 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab4code" C:/Miscallaneous/lab4code/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 18:39:05 on Feb 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab4code {C:/Miscallaneous/lab4code/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:05 on Feb 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab4code" C:/Miscallaneous/lab4code/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 18:39:05 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Miscallaneous/lab4code {C:/Miscallaneous/lab4code/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:05 on Feb 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Miscallaneous/lab4code" C:/Miscallaneous/lab4code/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 18:39:05 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ayanj/Projects/8BitMultiplier/../../../../Miscallaneous/lab4code {C:/Users/ayanj/Projects/8BitMultiplier/../../../../Miscallaneous/lab4code/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:05 on Feb 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ayanj/Projects/8BitMultiplier/../../../../Miscallaneous/lab4code" C:/Users/ayanj/Projects/8BitMultiplier/../../../../Miscallaneous/lab4code/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:39:05 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 18:39:09 on Feb 27,2023, Elapsed time: 0:01:21
# Errors: 0, Warnings: 11
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:39:09 on Feb 27,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier
# Loading work.register_unit
# Loading work.reg_4
# Loading work.control
# Loading work.nine_bit_adder
# Loading work.full_adder
# Loading work.HexDriver
# ** Warning: (vsim-3017) C:/Miscallaneous/lab4code/multiplier.sv(37): [TFMPC] - Too few port connections. Expected 14, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/multiplier0/reg_unit File: C:/Miscallaneous/lab4code/Register_unit.sv
# ** Warning: (vsim-3722) C:/Miscallaneous/lab4code/multiplier.sv(37): [TFMPC] - Missing connection for port 'A_out'.
# ** Warning: (vsim-3722) C:/Miscallaneous/lab4code/multiplier.sv(37): [TFMPC] - Missing connection for port 'B_out'.
# ** Warning: (vsim-3015) C:/Miscallaneous/lab4code/multiplier.sv(77): [PCDPC] - Port size (7) does not match connection size (8) for port 'Out0'. The port definition is at: C:/Miscallaneous/lab4code/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/multiplier0/HEX0_inst File: C:/Miscallaneous/lab4code/HexDriver.sv
# ** Warning: (vsim-3015) C:/Miscallaneous/lab4code/multiplier.sv(83): [PCDPC] - Port size (7) does not match connection size (8) for port 'Out0'. The port definition is at: C:/Miscallaneous/lab4code/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/multiplier0/HEX1_inst File: C:/Miscallaneous/lab4code/HexDriver.sv
# ** Warning: (vsim-3015) C:/Miscallaneous/lab4code/multiplier.sv(89): [PCDPC] - Port size (7) does not match connection size (8) for port 'Out0'. The port definition is at: C:/Miscallaneous/lab4code/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/multiplier0/HEX2_inst File: C:/Miscallaneous/lab4code/HexDriver.sv
# ** Warning: (vsim-3015) C:/Miscallaneous/lab4code/multiplier.sv(95): [PCDPC] - Port size (7) does not match connection size (8) for port 'Out0'. The port definition is at: C:/Miscallaneous/lab4code/HexDriver.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/multiplier0/HEX3_inst File: C:/Miscallaneous/lab4code/HexDriver.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5000 ns
# ** Warning: (vsim-8315) C:/Miscallaneous/lab4code/control.sv(20): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/multiplier0/control_unit
# ** Warning: (vsim-8315) C:/Miscallaneous/lab4code/control.sv(20): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/multiplier0/control_unit
# Success!
# End time: 18:48:28 on Feb 27,2023, Elapsed time: 0:09:19
# Errors: 0, Warnings: 9
