#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Apr 15 18:12:59 2022
# Process ID: 8624
# Current directory: C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1\vivado.jou
# Running On: LAPTOP-69752C9G, OS: Windows, CPU Frequency: 1992 MHz, CPU Physical cores: 4, Host memory: 16985 MB
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4960
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1246.824 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'beta_2' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_5' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_12' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/adder_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_12' (2#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/adder_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_13' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_13.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_13.v:20]
INFO: [Synth 8-6155] done synthesizing module 'compare_13' (3#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_14' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/boolean_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_14' (4#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/boolean_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_15' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/shifter_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_15' (5#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/shifter_15.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:89]
INFO: [Synth 8-6155] done synthesizing module 'alu_5' (6#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_6' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:294]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:391]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:444]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:506]
INFO: [Synth 8-6155] done synthesizing module 'game_6' (7#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_7' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:100]
WARNING: [Synth 8-151] case item 7'b1000000 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:216]
WARNING: [Synth 8-151] case item 7'b1000001 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:219]
WARNING: [Synth 8-151] case item 7'b1000010 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:222]
WARNING: [Synth 8-151] case item 7'b1000011 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:225]
WARNING: [Synth 8-151] case item 7'b1000000 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:333]
WARNING: [Synth 8-151] case item 7'b1000001 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:336]
WARNING: [Synth 8-151] case item 7'b1000010 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:339]
WARNING: [Synth 8-151] case item 7'b1000011 is unreachable [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:342]
WARNING: [Synth 8-6014] Unused sequential element M_guess_1_letter_1_q_reg was removed.  [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:452]
WARNING: [Synth 8-6014] Unused sequential element M_guess_1_letter_2_q_reg was removed.  [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:453]
WARNING: [Synth 8-6014] Unused sequential element M_guess_1_letter_3_q_reg was removed.  [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:454]
WARNING: [Synth 8-6014] Unused sequential element M_guess_1_letter_4_q_reg was removed.  [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:455]
INFO: [Synth 8-6155] done synthesizing module 'regfile_7' (8#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_controller_8' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_16' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'led_strip_writer_19' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_19.v:11]
INFO: [Synth 8-6155] done synthesizing module 'led_strip_writer_19' (9#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_19.v:11]
INFO: [Synth 8-6157] synthesizing module 'white_alphabets_20' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'white_alphabets_20' (10#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matrix_16' (11#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_16.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:75]
INFO: [Synth 8-6155] done synthesizing module 'matrix_controller_8' (12#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_9' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pn_gen_9.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_9' (13#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pn_gen_9.v:11]
INFO: [Synth 8-6157] synthesizing module 'words_10' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/words_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'words_10' (14#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/words_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'beta_2' (15#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'buttons_controller_3' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/buttons_controller_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_11' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_17' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_17.v:13]
INFO: [Synth 8-6157] synthesizing module 'pipeline_21' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_21.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_21' (16#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_21.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_17' (17#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_17.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_18' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_18.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_18' (18#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_18.v:12]
INFO: [Synth 8-6155] done synthesizing module 'button_11' (19#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'buttons_controller_3' (20#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/buttons_controller_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'panel_controller_4' [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/panel_controller_4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'panel_controller_4' (21#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/panel_controller_4.v:7]
WARNING: [Synth 8-6014] Unused sequential element M_panel_debugger_q_reg was removed.  [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:113]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (22#1) [C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port io_led[23] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[15] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[7] driven by constant 0
WARNING: [Synth 8-7129] Port rst in module panel_controller_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module buttons_controller_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[15] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[14] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[13] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[12] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[11] in module regfile_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[31] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[30] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[29] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[28] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[27] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[26] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[25] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[24] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[23] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[22] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[21] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[20] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[19] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[18] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[17] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[16] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[15] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[14] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[13] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[12] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port random_number_out[11] in module game_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[15] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[14] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[13] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[12] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[11] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[10] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[9] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[4] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module shifter_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module boolean_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module boolean_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module compare_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module compare_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module compare_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[0] in module compare_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module adder_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module adder_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module adder_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module adder_12 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1246.824 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1246.824 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1246.824 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1246.824 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/CompStruct/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/constraint/au.xdc]
Finished Parsing XDC File [C:/Users/CompStruct/Desktop/wordle/wordle4/constraint/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1266.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1266.062 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1266.062 ; gain = 19.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1266.062 ; gain = 19.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1266.062 ; gain = 19.238
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_fsm_q_reg' in module 'game_6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
SET_OKA_MODE_TO_ZERO_game_fsm | 000000000000000000000000000000000001 |                           000000
SET_GUESS_CTR_TO_0_game_fsm | 000000000000000000000000000000000010 |                           000100
RESET_NUM_CORRECT_INPUTS_TO_0_game_fsm | 000000000000000000000000000000000100 |                           011111
RESET_TOP_DISPLAY_game_fsm | 000000000000000000000000000000001000 |                           000001
SET_INPUT_CTR_TO_0_game_fsm | 000000000000000000000000000000010000 |                           000011
RESET_BOTTOM_DISPLAY_game_fsm | 000000000000000000000000000000100000 |                           000010
           IDLE_game_fsm | 000000000000000000000000000001000000 |                           000110
                  iSTATE | 000000000000000000000000000010000000 |                           001110
*
CHECK_BUTTON_PRESSED_game_fsm | 000000000000000000000000000100000000 |                           001011
  SET_I_TO_ZERO_game_fsm | 000000000000000000000000001000000000 |                           010011
  SET_K_TO_ZERO_game_fsm | 000000000000000000000000010000000000 |                           010100
RETRIEVE_INPUT_I_game_fsm | 000000000000000000000000100000000000 |                           000111
RETRIEVE_CORRECT_K_game_fsm | 000000000000000000000001000000000000 |                           001000
COMPARE_INPUT_I_WITH_CORRECT_K_game_fsm | 000000000000000000000010000000000000 |                           001001
COMPARE_POSITIONS_K_AND_I_game_fsm | 000000000000000000000100000000000000 |                           010101
SET_TEMP_GUESS_G_LETTER_I_ADDR_GREEN_game_fsm | 000000000000000000001000000000000000 |                           010111
SET_TEMP_COLOURED_LETTER_GREEN_game_fsm | 000000000000000000010000000000000000 |                           011100
SET_GREEN_LETTER_game_fsm | 000000000000000000100000000000000000 |                           011010
INCREMENT_NUM_CORRECT_game_fsm | 000000000000000001000000000000000000 |                           100001
COMPARE_NUM_CORRECT_EQUALS_3_game_fsm | 000000000000000010000000000000000000 |                           100010
SET_TEMP_GUESS_G_LETTER_I_ADDR_YELLOW_game_fsm | 000000000000000100000000000000000000 |                           011000
SET_TEMP_COLOURED_LETTER_YELLOW_game_fsm | 000000000000001000000000000000000000 |                           011101
SET_YELLOW_LETTER_game_fsm | 000000000000010000000000000000000000 |                           011011
SET_TEMP_GUESS_G_LETTER_I_ADDR_WHITE_game_fsm | 000000000000100000000000000000000000 |                           010110
SET_TEMP_COLOURED_LETTER_WHITE_game_fsm | 000000000001000000000000000000000000 |                           011110
SET_WHITE_LETTER_game_fsm | 000000000010000000000000000000000000 |                           011001
COMPARE_K_EQUALS_3_AND_INCREMENT_game_fsm | 000000000100000000000000000000000000 |                           001010
COMPARE_I_EQUALS_3_AND_INCREMENT_game_fsm | 000000001000000000000000000000000000 |                           100011
SET_NUM_CORRECT_INPUTS_TO_0_game_fsm | 000000010000000000000000000000000000 |                           000101
SHOW_TOP_DISPLAY_game_fsm | 000000100000000000000000000000000000 |                           100110
INCREMENT_GUESS_CTR_game_fsm | 000001000000000000000000000000000000 |                           100100
COMPARE_GUESS_CTR_EQUALS_3_game_fsm | 000010000000000000000000000000000000 |                           100101
PRINT_LETTER_TO_MATRIX_game_fsm | 000100000000000000000000000000000000 |                           010010
INCREMENT_INPUT_CTR_game_fsm | 001000000000000000000000000000000000 |                           010001
SET_CORRECT_WORD_game_fsm | 010000000000000000000000000000000000 |                           100111
SET_CORRECT_LETTER_1_game_fsm | 100000000000000000000000000000000000 |                           101000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_fsm_q_reg' using encoding 'one-hot' in module 'game_6'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1266.062 ; gain = 19.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 8     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 17    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 22    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	  36 Input   36 Bit        Muxes := 1     
	   4 Input   36 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 8     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 10    
	   4 Input   16 Bit        Muxes := 4     
	   5 Input   16 Bit        Muxes := 1     
	  36 Input   16 Bit        Muxes := 3     
	   7 Input   16 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 1     
	  36 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 5     
	  36 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 22    
	   6 Input    5 Bit        Muxes := 4     
	   4 Input    5 Bit        Muxes := 4     
	   5 Input    5 Bit        Muxes := 2     
	   7 Input    5 Bit        Muxes := 1     
	  36 Input    5 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 1     
	  36 Input    3 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 70    
	   6 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 2     
	  36 Input    1 Bit        Muxes := 2     
	  38 Input    1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP adder/add0, operation Mode is: A*B.
DSP Report: operator adder/add0 is absorbed into DSP adder/add0.
WARNING: [Synth 8-3917] design au_top_0 has port io_led[23] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[15] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[7] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_M_game_fsm_q_reg[7]) is unused and will be removed from module game_6.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1315.789 ; gain = 68.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|words_10    | out        | 2048x20       | LUT            | 
|words_10    | out        | 2048x20       | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|adder_12    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1315.789 ; gain = 68.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
      : betaCPUi_2/inputAlu_b_inferred/out_b[0]
      : betaCPUi_2/r/out_b[0]
      : betaCPUi_2/r/i_2/out_b[0]
      : betaCPUi_2/r/i_2/read_address_b[4]
      : betaCPUi_2/r/read_address_b[4]
      : betaCPUi_2/control_unit/regfile_rb[4]
      : betaCPUi_2/control_unit/i_0/regfile_rb[4]
      : betaCPUi_2/control_unit/i_0/alu_out[4]
      : betaCPUi_2/control_unit/alu_out[4]
      : betaCPUi_2/game_alu/alu[4]
      : betaCPUi_2/game_alu/i_0/alu[4]
      : betaCPUi_2/game_alu/i_0/P[4]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_2/r/i_2/read_address_b[4]
      : betaCPUi_2/r/read_address_b[4]
      : betaCPUi_2/control_unit/regfile_rb[4]
      : betaCPUi_2/control_unit/i_0/regfile_rb[4]
      : betaCPUi_2/control_unit/i_0/alu_out[4]
      : betaCPUi_2/control_unit/alu_out[4]
      : betaCPUi_2/game_alu/alu[4]
      : betaCPUi_2/game_alu/i_0/alu[4]
      : betaCPUi_2/game_alu/i_0/P[4]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_2/inputAlu_b_inferred/out_b[1]
      : betaCPUi_2/r/out_b[1]
      : betaCPUi_2/r/i_2/out_b[1]
      : betaCPUi_2/r/i_2/read_address_b[3]
      : betaCPUi_2/r/read_address_b[3]
      : betaCPUi_2/control_unit/regfile_rb[3]
      : betaCPUi_2/control_unit/i_0/regfile_rb[3]
      : betaCPUi_2/control_unit/i_0/alu_out[3]
      : betaCPUi_2/control_unit/alu_out[3]
      : betaCPUi_2/game_alu/alu[3]
      : betaCPUi_2/game_alu/i_0/alu[3]
      : betaCPUi_2/game_alu/i_0/P[3]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_2/inputAlu_b_inferred/out_b[2]
      : betaCPUi_2/r/out_b[2]
      : betaCPUi_2/r/i_2/out_b[2]
      : betaCPUi_2/r/i_2/read_address_b[2]
      : betaCPUi_2/r/read_address_b[2]
      : betaCPUi_2/control_unit/regfile_rb[2]
      : betaCPUi_2/control_unit/i_0/regfile_rb[2]
      : betaCPUi_2/control_unit/i_0/alu_out[2]
      : betaCPUi_2/control_unit/alu_out[2]
      : betaCPUi_2/game_alu/alu[2]
      : betaCPUi_2/game_alu/i_0/alu[2]
      : betaCPUi_2/game_alu/i_0/P[2]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_2/control_unit/i_0/alu_out[2]
      : betaCPUi_2/control_unit/alu_out[2]
      : betaCPUi_2/game_alu/alu[2]
      : betaCPUi_2/game_alu/i_0/alu[2]
      : betaCPUi_2/game_alu/i_0/P[2]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_2/inputAlu_b_inferred/out_b[3]
      : betaCPUi_2/r/out_b[3]
      : betaCPUi_2/r/i_2/out_b[3]
      : betaCPUi_2/r/i_2/read_address_b[1]
      : betaCPUi_2/r/read_address_b[1]
      : betaCPUi_2/control_unit/regfile_rb[1]
      : betaCPUi_2/control_unit/i_0/regfile_rb[1]
      : betaCPUi_2/control_unit/i_0/alu_out[1]
      : betaCPUi_2/control_unit/alu_out[1]
      : betaCPUi_2/game_alu/alu[1]
      : betaCPUi_2/game_alu/i_0/alu[1]
      : betaCPUi_2/game_alu/i_0/P[1]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_2/r/i_2/read_address_b[2]
      : betaCPUi_2/r/read_address_b[2]
      : betaCPUi_2/control_unit/regfile_rb[2]
      : betaCPUi_2/control_unit/i_0/regfile_rb[2]
      : betaCPUi_2/inputAlu_b_inferred/out_b[4]
      : betaCPUi_2/r/out_b[4]
      : betaCPUi_2/r/i_2/out_b[4]
      : betaCPUi_2/r/i_2/read_address_b[1]
      : betaCPUi_2/r/read_address_b[1]
      : betaCPUi_2/control_unit/regfile_rb[1]
      : betaCPUi_2/control_unit/i_0/regfile_rb[1]
      : betaCPUi_2/control_unit/i_0/alu_out[1]
      : betaCPUi_2/control_unit/alu_out[1]
      : betaCPUi_2/game_alu/alu[1]
      : betaCPUi_2/game_alu/i_0/alu[1]
      : betaCPUi_2/game_alu/i_0/P[1]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_2/control_unit/i_0/alu_out[0]
      : betaCPUi_2/control_unit/alu_out[0]
      : betaCPUi_2/game_alu/alu[0]
      : betaCPUi_2/game_alu/i_0/alu[0]
      : betaCPUi_2/game_alu/i_0/P[0]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_2/control_unit/i_0/alu_out[1]
      : betaCPUi_2/control_unit/alu_out[1]
      : betaCPUi_2/game_alu/alu[1]
      : betaCPUi_2/game_alu/i_0/alu[1]
      : betaCPUi_2/game_alu/i_0/P[1]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_2/control_unit/i_0/alu_out[3]
      : betaCPUi_2/control_unit/alu_out[3]
      : betaCPUi_2/game_alu/alu[3]
      : betaCPUi_2/game_alu/i_0/alu[3]
      : betaCPUi_2/game_alu/i_0/P[3]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_2/inputAlu_b_inferred/out_b[5]
      : betaCPUi_2/r/out_b[5]
      : betaCPUi_2/r/i_2/out_b[5]
      : betaCPUi_2/r/i_2/read_address_b[5]
      : betaCPUi_2/r/read_address_b[5]
      : betaCPUi_2/control_unit/regfile_rb[5]
      : betaCPUi_2/control_unit/i_0/regfile_rb[5]
      : betaCPUi_2/control_unit/i_0/alu_out[5]
      : betaCPUi_2/control_unit/alu_out[5]
      : betaCPUi_2/game_alu/alu[5]
      : betaCPUi_2/game_alu/i_0/alu[5]
      : betaCPUi_2/game_alu/i_0/P[5]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_2/control_unit/i_0/alu_out[5]
      : betaCPUi_2/control_unit/alu_out[5]
      : betaCPUi_2/game_alu/alu[5]
      : betaCPUi_2/game_alu/i_0/alu[5]
      : betaCPUi_2/game_alu/i_0/P[5]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : betaCPUi_2/control_unit/i_0/alu_out[4]
      : betaCPUi_2/control_unit/alu_out[4]
      : betaCPUi_2/game_alu/alu[4]
      : betaCPUi_2/game_alu/i_0/alu[4]
      : betaCPUi_2/game_alu/i_0/P[4]
      : betaCPUi_2/game_alu/b[0]
      : betaCPUi_2/inputAlu_b_inferred/M_game_alu_b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[0]
      : i_0/\betaCPU/r /out_b[0]
      : i_0/\betaCPU/r /i_2/out_b[0]
      : i_0/\betaCPU/r /i_2/read_address_b[4]
      : i_0/\betaCPU/r /read_address_b[4]
      : i_0/\betaCPU/control_unit /regfile_rb[4]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[4]
      : i_0/\betaCPU/control_unit /i_0/alu_out[4]
      : i_0/\betaCPU/control_unit /alu_out[4]
      : i_0/\betaCPU/game_alu /alu[4]
      : i_0/\betaCPU/game_alu /i_0/alu[4]
      : i_0/\betaCPU/game_alu /i_0/P[4]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/r /i_2/read_address_b[4]
      : i_0/\betaCPU/r /read_address_b[4]
      : i_0/\betaCPU/control_unit /regfile_rb[4]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[4]
      : i_0/\betaCPU/control_unit /i_0/alu_out[4]
      : i_0/\betaCPU/control_unit /alu_out[4]
      : i_0/\betaCPU/game_alu /alu[4]
      : i_0/\betaCPU/game_alu /i_0/alu[4]
      : i_0/\betaCPU/game_alu /i_0/P[4]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[1]
      : i_0/\betaCPU/r /out_b[1]
      : i_0/\betaCPU/r /i_2/out_b[1]
      : i_0/\betaCPU/r /i_2/read_address_b[3]
      : i_0/\betaCPU/r /read_address_b[3]
      : i_0/\betaCPU/control_unit /regfile_rb[3]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[3]
      : i_0/\betaCPU/control_unit /i_0/alu_out[3]
      : i_0/\betaCPU/control_unit /alu_out[3]
      : i_0/\betaCPU/game_alu /alu[3]
      : i_0/\betaCPU/game_alu /i_0/alu[3]
      : i_0/\betaCPU/game_alu /i_0/P[3]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[2]
      : i_0/\betaCPU/r /out_b[2]
      : i_0/\betaCPU/r /i_2/out_b[2]
      : i_0/\betaCPU/r /i_2/read_address_b[2]
      : i_0/\betaCPU/r /read_address_b[2]
      : i_0/\betaCPU/control_unit /regfile_rb[2]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[2]
      : i_0/\betaCPU/control_unit /i_0/alu_out[2]
      : i_0/\betaCPU/control_unit /alu_out[2]
      : i_0/\betaCPU/game_alu /alu[2]
      : i_0/\betaCPU/game_alu /i_0/alu[2]
      : i_0/\betaCPU/game_alu /i_0/P[2]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/control_unit /i_0/alu_out[2]
      : i_0/\betaCPU/control_unit /alu_out[2]
      : i_0/\betaCPU/game_alu /alu[2]
      : i_0/\betaCPU/game_alu /i_0/alu[2]
      : i_0/\betaCPU/game_alu /i_0/P[2]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[3]
      : i_0/\betaCPU/r /out_b[3]
      : i_0/\betaCPU/r /i_2/out_b[3]
      : i_0/\betaCPU/r /i_2/read_address_b[1]
      : i_0/\betaCPU/r /read_address_b[1]
      : i_0/\betaCPU/control_unit /regfile_rb[1]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[1]
      : i_0/\betaCPU/control_unit /i_0/alu_out[1]
      : i_0/\betaCPU/control_unit /alu_out[1]
      : i_0/\betaCPU/game_alu /alu[1]
      : i_0/\betaCPU/game_alu /i_0/alu[1]
      : i_0/\betaCPU/game_alu /i_0/P[1]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/r /i_2/read_address_b[2]
      : i_0/\betaCPU/r /read_address_b[2]
      : i_0/\betaCPU/control_unit /regfile_rb[2]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[2]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[4]
      : i_0/\betaCPU/r /out_b[4]
      : i_0/\betaCPU/r /i_2/out_b[4]
      : i_0/\betaCPU/r /i_2/read_address_b[1]
      : i_0/\betaCPU/r /read_address_b[1]
      : i_0/\betaCPU/control_unit /regfile_rb[1]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[1]
      : i_0/\betaCPU/control_unit /i_0/alu_out[1]
      : i_0/\betaCPU/control_unit /alu_out[1]
      : i_0/\betaCPU/game_alu /alu[1]
      : i_0/\betaCPU/game_alu /i_0/alu[1]
      : i_0/\betaCPU/game_alu /i_0/P[1]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/control_unit /i_0/alu_out[0]
      : i_0/\betaCPU/control_unit /alu_out[0]
      : i_0/\betaCPU/game_alu /alu[0]
      : i_0/\betaCPU/game_alu /i_0/alu[0]
      : i_0/\betaCPU/game_alu /i_0/P[0]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/control_unit /i_0/alu_out[1]
      : i_0/\betaCPU/control_unit /alu_out[1]
      : i_0/\betaCPU/game_alu /alu[1]
      : i_0/\betaCPU/game_alu /i_0/alu[1]
      : i_0/\betaCPU/game_alu /i_0/P[1]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/control_unit /i_0/alu_out[3]
      : i_0/\betaCPU/control_unit /alu_out[3]
      : i_0/\betaCPU/game_alu /alu[3]
      : i_0/\betaCPU/game_alu /i_0/alu[3]
      : i_0/\betaCPU/game_alu /i_0/P[3]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /out_b[5]
      : i_0/\betaCPU/r /out_b[5]
      : i_0/\betaCPU/r /i_2/out_b[5]
      : i_0/\betaCPU/r /i_2/read_address_b[5]
      : i_0/\betaCPU/r /read_address_b[5]
      : i_0/\betaCPU/control_unit /regfile_rb[5]
      : i_0/\betaCPU/control_unit /i_0/regfile_rb[5]
      : i_0/\betaCPU/control_unit /i_0/alu_out[5]
      : i_0/\betaCPU/control_unit /alu_out[5]
      : i_0/\betaCPU/game_alu /alu[5]
      : i_0/\betaCPU/game_alu /i_0/alu[5]
      : i_0/\betaCPU/game_alu /i_0/P[5]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/control_unit /i_0/alu_out[5]
      : i_0/\betaCPU/control_unit /alu_out[5]
      : i_0/\betaCPU/game_alu /alu[5]
      : i_0/\betaCPU/game_alu /i_0/alu[5]
      : i_0/\betaCPU/game_alu /i_0/P[5]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
      : i_0/\betaCPU/control_unit /i_0/alu_out[4]
      : i_0/\betaCPU/control_unit /alu_out[4]
      : i_0/\betaCPU/game_alu /alu[4]
      : i_0/\betaCPU/game_alu /i_0/alu[4]
      : i_0/\betaCPU/game_alu /i_0/P[4]
      : i_0/\betaCPU/game_alu /b[0]
      : i_0/\betaCPU/inputAlu_b_inferred /M_game_alu_b[0]
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1315.789 ; gain = 68.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_638/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_637/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_969/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1004/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1002/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1003/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_663/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_665/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_664/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_670/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_668/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_669/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_667/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_671/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_687/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_686/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_685/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_688/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_692/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_691/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_690/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_693/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_638/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_639/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_640/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_647/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_646/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_645/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_644/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_648/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_651/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_652/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_653/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_655/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_656/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_657/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_658/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_659/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1001/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_979/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_978/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_976/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_974/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_683/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_682/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_681/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_680/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_679/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_677/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_676/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_675/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_240 /CO[3]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_240 /CO[2]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_240 /CO[1]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_240 /CO[0]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_240 /O[3]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_240 /O[2]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_240 /O[1]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \betaCPU/game_alu/i_240 /O[0]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1315.789 ; gain = 68.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1315.789 ; gain = 68.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1315.789 ; gain = 68.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1315.789 ; gain = 68.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1315.789 ; gain = 68.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1315.789 ; gain = 68.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1315.789 ; gain = 68.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    69|
|3     |LUT1   |    40|
|4     |LUT2   |    66|
|5     |LUT3   |    92|
|6     |LUT4   |    88|
|7     |LUT5   |   160|
|8     |LUT6   |   541|
|9     |MUXF7  |   113|
|10    |MUXF8  |    37|
|11    |FDRE   |   563|
|12    |FDSE   |    62|
|13    |IBUF   |     9|
|14    |OBUF   |    29|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1315.789 ; gain = 68.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 64 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1315.789 ; gain = 49.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1315.789 ; gain = 68.965
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1315.789 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 219 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1320.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 70439cca
INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1320.086 ; gain = 73.262
INFO: [Common 17-1381] The checkpoint 'C:/Users/CompStruct/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 15 18:14:02 2022...
