
*** Running vivado
    with args -log CMDCTRL.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CMDCTRL.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source CMDCTRL.tcl -notrace
Command: synth_design -top CMDCTRL -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12052 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 321.113 ; gain = 111.641
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CMDCTRL' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/new/CMDCTRL.vhd:51]
INFO: [Synth 8-3491] module 'Motion_Detection' declared at 'D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/new/Motion_Detection.vhd:11' bound to instance 'MotionDetector' of component 'Motion_Detection' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/new/CMDCTRL.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Motion_Detection' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/new/Motion_Detection.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Motion_Detection' (1#1) [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/new/Motion_Detection.vhd:18]
INFO: [Synth 8-3491] module 'Sound_Detection' declared at 'D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/new/Sound_Detection.vhd:34' bound to instance 'SoundDetector' of component 'Sound_Detection' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/new/CMDCTRL.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Sound_Detection' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/new/Sound_Detection.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Sound_Detection' (2#1) [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/new/Sound_Detection.vhd:40]
INFO: [Synth 8-3491] module 'LightCTRL' declared at 'D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/new/LightCTRL.vhd:34' bound to instance 'lightController' of component 'LightCTRL' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/new/CMDCTRL.vhd:83]
INFO: [Synth 8-638] synthesizing module 'LightCTRL' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/new/LightCTRL.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LightCTRL' (3#1) [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/new/LightCTRL.vhd:40]
INFO: [Synth 8-3491] module 'temp' declared at 'D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/new/temp.vhd:34' bound to instance 'TempController' of component 'temp' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/new/CMDCTRL.vhd:84]
INFO: [Synth 8-638] synthesizing module 'temp' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/new/temp.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'temp' (4#1) [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/new/temp.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMDCTRL' (5#1) [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/new/CMDCTRL.vhd:51]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[15]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[14]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[13]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[12]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[11]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[10]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[9]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[8]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 358.340 ; gain = 148.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 358.340 ; gain = 148.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 358.340 ; gain = 148.867
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/new/Motion_Detection.vhd:60]
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "T" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Light_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Motion_EN" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'C_reg' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/new/temp.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'H_reg' [D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/new/temp.vhd:63]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 374.586 ; gain = 165.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CMDCTRL 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 5     
Module Motion_Detection 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module Sound_Detection 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module temp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "MotionDetector/state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[15]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[14]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[13]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[12]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[11]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[10]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[9]
WARNING: [Synth 8-3331] design CMDCTRL has unconnected port OP[8]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 521.996 ; gain = 312.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 521.996 ; gain = 312.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 521.996 ; gain = 312.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 521.996 ; gain = 312.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 521.996 ; gain = 312.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 521.996 ; gain = 312.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 521.996 ; gain = 312.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 521.996 ; gain = 312.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 521.996 ; gain = 312.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    27|
|3     |LUT1   |    14|
|4     |LUT2   |    38|
|5     |LUT3   |    36|
|6     |LUT4   |    45|
|7     |LUT5   |    16|
|8     |LUT6   |    34|
|9     |FDRE   |   111|
|10    |LDC    |     1|
|11    |LDCP   |     1|
|12    |IBUF   |    59|
|13    |OBUF   |     5|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-----------------+------+
|      |Instance         |Module           |Cells |
+------+-----------------+-----------------+------+
|1     |top              |                 |   388|
|2     |  MotionDetector |Motion_Detection |   181|
|3     |  SoundDetector  |Sound_Detection  |     1|
|4     |  TempController |temp             |   124|
+------+-----------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 521.996 ; gain = 312.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 521.996 ; gain = 274.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 521.996 ; gain = 312.523
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 1 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 593.648 ; gain = 356.641
INFO: [Common 17-1381] The checkpoint 'D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1/CMDCTRL.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 593.648 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan 11 02:17:54 2017...
