// Seed: 2810850883
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = 1;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    output wire id_2,
    input wand id_3,
    input tri1 id_4,
    output wor id_5
    , id_10,
    input tri id_6,
    output tri1 id_7,
    output supply0 id_8
);
  always @(id_1 or id_6) begin
    if (id_1 + id_6) id_2 = 1;
  end
  module_0(
      id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10
  );
endmodule
