TimeQuest Timing Analyzer report for TFT_CTRL
Wed Jun 20 13:46:21 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Propagation Delay
 48. Minimum Propagation Delay
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Progagation Delay
 54. Minimum Progagation Delay
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Signal Integrity Metrics (Slow 1200mv 0c Model)
 58. Signal Integrity Metrics (Slow 1200mv 85c Model)
 59. Signal Integrity Metrics (Fast 1200mv 0c Model)
 60. Setup Transfers
 61. Hold Transfers
 62. Report TCCS
 63. Report RSKM
 64. Unconstrained Paths
 65. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; TFT_CTRL                                            ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; Clk                                                      ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { Clk }                                                      ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 111.111 ; 9.0 MHz   ; 0.000 ; 55.555 ; 50.00      ; 50        ; 9           ;       ;        ;           ;            ; false    ; Clk    ; TFT_test_pll|altpll_component|auto_generated|pll1|inclk[0] ; { TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] } ;
+----------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 190.69 MHz ; 190.69 MHz      ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 105.867 ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.509 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; Clk                                                      ; 9.934  ; 0.000         ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 55.275 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+---------+-------------------------------+-------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+-------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 105.867 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.164      ;
; 105.868 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.163      ;
; 105.871 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.160      ;
; 105.872 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 5.159      ;
; 105.901 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.133      ;
; 105.901 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.133      ;
; 105.901 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.133      ;
; 105.901 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.133      ;
; 105.901 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.133      ;
; 105.901 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.133      ;
; 105.901 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.133      ;
; 105.901 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.133      ;
; 105.901 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.133      ;
; 105.901 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.133      ;
; 105.949 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.085      ;
; 105.949 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.085      ;
; 105.949 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.085      ;
; 105.949 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.085      ;
; 105.949 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.085      ;
; 105.949 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.085      ;
; 105.949 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.085      ;
; 105.949 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.085      ;
; 105.949 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.085      ;
; 105.949 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 5.085      ;
; 106.056 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.975      ;
; 106.057 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.974      ;
; 106.086 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.945      ;
; 106.087 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.944      ;
; 106.088 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.943      ;
; 106.090 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.941      ;
; 106.091 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.940      ;
; 106.092 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.939      ;
; 106.101 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.933      ;
; 106.101 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.933      ;
; 106.101 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.933      ;
; 106.101 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.933      ;
; 106.101 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.933      ;
; 106.101 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.933      ;
; 106.101 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.933      ;
; 106.101 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.933      ;
; 106.101 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.933      ;
; 106.101 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.933      ;
; 106.234 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.800      ;
; 106.234 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.800      ;
; 106.234 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.800      ;
; 106.234 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.800      ;
; 106.234 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.800      ;
; 106.234 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.800      ;
; 106.234 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.800      ;
; 106.234 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.800      ;
; 106.234 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.800      ;
; 106.234 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.800      ;
; 106.253 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.778      ;
; 106.254 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.777      ;
; 106.275 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.756      ;
; 106.276 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.755      ;
; 106.277 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.754      ;
; 106.472 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.559      ;
; 106.473 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.558      ;
; 106.474 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 4.557      ;
; 106.596 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.436      ;
; 106.644 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.388      ;
; 106.796 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.236      ;
; 106.817 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.215      ;
; 106.817 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.215      ;
; 106.825 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.207      ;
; 106.865 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.167      ;
; 106.865 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.167      ;
; 106.873 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.159      ;
; 106.929 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.103      ;
; 107.017 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.015      ;
; 107.017 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.015      ;
; 107.022 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.012      ;
; 107.022 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.012      ;
; 107.022 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.012      ;
; 107.022 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.012      ;
; 107.022 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.012      ;
; 107.022 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.012      ;
; 107.022 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.012      ;
; 107.022 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.012      ;
; 107.022 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.012      ;
; 107.022 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 4.012      ;
; 107.025 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.007      ;
; 107.150 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 3.882      ;
; 107.150 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 3.882      ;
; 107.158 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 3.874      ;
; 107.505 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 3.529      ;
; 107.505 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 3.529      ;
; 107.505 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 3.529      ;
; 107.505 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 3.529      ;
; 107.505 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 3.529      ;
; 107.505 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 3.529      ;
; 107.505 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 3.529      ;
; 107.505 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 3.529      ;
; 107.505 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 3.529      ;
; 107.505 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 3.529      ;
; 107.637 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 3.395      ;
; 107.686 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 3.346      ;
; 107.696 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 3.335      ;
; 107.697 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.081     ; 3.334      ;
+---------+-------------------------------+-------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+-------+-------------------------------+-------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.509 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.762 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.764 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.773 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.065      ;
; 0.773 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.065      ;
; 0.774 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.066      ;
; 0.790 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.082      ;
; 0.794 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.087      ;
; 0.795 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.087      ;
; 1.090 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.383      ;
; 1.091 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.111 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.403      ;
; 1.117 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.120 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.412      ;
; 1.120 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.412      ;
; 1.125 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.133 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.425      ;
; 1.135 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.142 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.434      ;
; 1.144 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.436      ;
; 1.151 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.443      ;
; 1.151 ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.444      ;
; 1.159 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.451      ;
; 1.160 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.452      ;
; 1.165 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.458      ;
; 1.172 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.465      ;
; 1.189 ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.482      ;
; 1.221 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.514      ;
; 1.221 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.514      ;
; 1.248 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.250 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.543      ;
; 1.259 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.552      ;
; 1.261 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.553      ;
; 1.265 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.273 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.565      ;
; 1.273 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.565      ;
; 1.282 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.574      ;
; 1.282 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.574      ;
; 1.282 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.574      ;
; 1.282 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.574      ;
; 1.289 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.581      ;
; 1.290 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.583      ;
; 1.290 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.582      ;
; 1.291 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.583      ;
; 1.299 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.592      ;
; 1.299 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.591      ;
; 1.300 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.592      ;
; 1.304 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.596      ;
; 1.305 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.598      ;
; 1.329 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.622      ;
; 1.388 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
; 1.390 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.683      ;
; 1.397 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.690      ;
; 1.402 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.695      ;
; 1.403 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.696      ;
; 1.406 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.699      ;
; 1.406 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.699      ;
; 1.412 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.705      ;
; 1.413 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.705      ;
; 1.413 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.705      ;
; 1.420 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.712      ;
; 1.421 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.714      ;
; 1.422 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.714      ;
; 1.422 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.714      ;
; 1.423 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.715      ;
; 1.424 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.716      ;
; 1.429 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.721      ;
; 1.430 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.722      ;
; 1.430 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.723      ;
; 1.430 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.722      ;
; 1.439 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.731      ;
; 1.517 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.810      ;
; 1.530 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.823      ;
; 1.531 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.824      ;
; 1.533 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.826      ;
; 1.537 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.830      ;
; 1.542 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.835      ;
; 1.542 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.835      ;
; 1.552 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.845      ;
; 1.553 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.845      ;
; 1.560 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.852      ;
; 1.562 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.854      ;
; 1.569 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.861      ;
; 1.570 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.863      ;
; 1.610 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.902      ;
; 1.656 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.949      ;
; 1.659 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.952      ;
; 1.663 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.955      ;
; 1.674 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.967      ;
; 1.677 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.970      ;
; 1.692 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.985      ;
; 1.699 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.992      ;
; 1.717 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.009      ;
+-------+-------------------------------+-------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk'                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|o                                                        ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|i                                                        ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|o                                                        ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; Clk   ; Rise       ; Clk                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                               ;
+---------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+---------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[0]                                                  ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                                                  ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                  ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[3]                                                  ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[4]                                                  ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[5]                                                  ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[6]                                                  ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[7]                                                  ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[8]                                                  ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[9]                                                  ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[0]                                                  ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[1]                                                  ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[2]                                                  ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                  ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[4]                                                  ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                  ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[6]                                                  ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[7]                                                  ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[8]                                                  ;
; 55.275  ; 55.495       ; 0.220          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[9]                                                  ;
; 55.426  ; 55.614       ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[0]                                                  ;
; 55.426  ; 55.614       ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                                                  ;
; 55.426  ; 55.614       ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                  ;
; 55.426  ; 55.614       ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[3]                                                  ;
; 55.426  ; 55.614       ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[4]                                                  ;
; 55.426  ; 55.614       ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[5]                                                  ;
; 55.426  ; 55.614       ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[6]                                                  ;
; 55.426  ; 55.614       ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[7]                                                  ;
; 55.426  ; 55.614       ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[8]                                                  ;
; 55.426  ; 55.614       ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[9]                                                  ;
; 55.426  ; 55.614       ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[0]                                                  ;
; 55.426  ; 55.614       ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[1]                                                  ;
; 55.426  ; 55.614       ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[2]                                                  ;
; 55.426  ; 55.614       ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                  ;
; 55.426  ; 55.614       ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[4]                                                  ;
; 55.426  ; 55.614       ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                  ;
; 55.426  ; 55.614       ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[6]                                                  ;
; 55.426  ; 55.614       ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[7]                                                  ;
; 55.426  ; 55.614       ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[8]                                                  ;
; 55.426  ; 55.614       ; 0.188          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[9]                                                  ;
; 55.522  ; 55.522       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 55.522  ; 55.522       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[0]|clk                                                       ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[1]|clk                                                       ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[2]|clk                                                       ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[3]|clk                                                       ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[4]|clk                                                       ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[5]|clk                                                       ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[6]|clk                                                       ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[7]|clk                                                       ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[8]|clk                                                       ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[9]|clk                                                       ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[0]|clk                                                       ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[1]|clk                                                       ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[2]|clk                                                       ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[3]|clk                                                       ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[4]|clk                                                       ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[5]|clk                                                       ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[6]|clk                                                       ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[7]|clk                                                       ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[8]|clk                                                       ;
; 55.544  ; 55.544       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[9]|clk                                                       ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[0]|clk                                                       ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[1]|clk                                                       ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[2]|clk                                                       ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[3]|clk                                                       ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[4]|clk                                                       ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[5]|clk                                                       ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[6]|clk                                                       ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[7]|clk                                                       ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[8]|clk                                                       ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[9]|clk                                                       ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[0]|clk                                                       ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[1]|clk                                                       ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[2]|clk                                                       ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[3]|clk                                                       ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[4]|clk                                                       ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[5]|clk                                                       ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[6]|clk                                                       ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[7]|clk                                                       ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[8]|clk                                                       ;
; 55.566  ; 55.566       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[9]|clk                                                       ;
; 55.587  ; 55.587       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 55.587  ; 55.587       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[0]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[3]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[4]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[5]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[6]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[7]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[8]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[9]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[0]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[1]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[2]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[4]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                  ;
+---------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+--------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+--------+--------+------------+----------------------------------------------------------+
; TFT_CLK      ; Clk        ; 3.158  ;        ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_DE       ; Clk        ; 12.134 ; 11.881 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_HS       ; Clk        ; 9.509  ; 9.120  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_RGB[*]   ; Clk        ; 16.604 ; 15.911 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[0]  ; Clk        ; 14.870 ; 14.563 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[1]  ; Clk        ; 14.712 ; 14.421 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[2]  ; Clk        ; 14.881 ; 14.558 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[3]  ; Clk        ; 14.871 ; 14.548 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[4]  ; Clk        ; 14.881 ; 14.558 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[5]  ; Clk        ; 14.571 ; 14.213 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[6]  ; Clk        ; 16.604 ; 15.911 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[7]  ; Clk        ; 14.418 ; 14.062 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[8]  ; Clk        ; 14.753 ; 14.387 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[9]  ; Clk        ; 14.790 ; 14.401 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[10] ; Clk        ; 14.770 ; 14.381 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[11] ; Clk        ; 15.205 ; 14.811 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[12] ; Clk        ; 15.708 ; 15.273 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[13] ; Clk        ; 15.826 ; 15.380 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[14] ; Clk        ; 15.360 ; 14.954 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[15] ; Clk        ; 15.826 ; 15.380 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_VS       ; Clk        ; 9.182  ; 9.001  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_CLK      ; Clk        ;        ; 3.022  ; Fall       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; TFT_CLK      ; Clk        ; 2.661 ;       ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_DE       ; Clk        ; 7.429 ; 7.093 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_HS       ; Clk        ; 7.517 ; 7.037 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_RGB[*]   ; Clk        ; 7.535 ; 7.072 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[0]  ; Clk        ; 8.249 ; 8.082 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[1]  ; Clk        ; 8.090 ; 7.939 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[2]  ; Clk        ; 8.260 ; 8.077 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[3]  ; Clk        ; 8.250 ; 8.067 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[4]  ; Clk        ; 8.260 ; 8.077 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[5]  ; Clk        ; 7.796 ; 7.355 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[6]  ; Clk        ; 9.829 ; 9.052 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[7]  ; Clk        ; 7.642 ; 7.202 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[8]  ; Clk        ; 7.963 ; 7.514 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[9]  ; Clk        ; 7.999 ; 7.528 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[10] ; Clk        ; 7.979 ; 7.508 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[11] ; Clk        ; 7.535 ; 7.072 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[12] ; Clk        ; 8.020 ; 7.517 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[13] ; Clk        ; 8.140 ; 7.626 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[14] ; Clk        ; 7.693 ; 7.216 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[15] ; Clk        ; 8.140 ; 7.626 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_VS       ; Clk        ; 5.700 ; 5.434 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_CLK      ; Clk        ;       ; 2.527 ; Fall       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; Rst_n      ; TFT_PWM     ; 5.032 ;    ;    ; 5.023 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; Rst_n      ; TFT_PWM     ; 4.880 ;    ;    ; 4.868 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                             ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 202.1 MHz ; 202.1 MHz       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 106.163 ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.470 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; Clk                                                      ; 9.943  ; 0.000         ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 55.270 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+---------+-------------------------------+-------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+-------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 106.163 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.882      ;
; 106.163 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.882      ;
; 106.163 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.882      ;
; 106.163 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.882      ;
; 106.163 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.882      ;
; 106.163 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.882      ;
; 106.163 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.882      ;
; 106.163 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.882      ;
; 106.163 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.882      ;
; 106.163 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.882      ;
; 106.209 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.836      ;
; 106.209 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.836      ;
; 106.209 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.836      ;
; 106.209 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.836      ;
; 106.209 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.836      ;
; 106.209 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.836      ;
; 106.209 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.836      ;
; 106.209 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.836      ;
; 106.209 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.836      ;
; 106.209 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.836      ;
; 106.261 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.780      ;
; 106.261 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.780      ;
; 106.262 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.779      ;
; 106.262 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.779      ;
; 106.346 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.699      ;
; 106.346 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.699      ;
; 106.346 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.699      ;
; 106.346 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.699      ;
; 106.346 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.699      ;
; 106.346 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.699      ;
; 106.346 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.699      ;
; 106.346 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.699      ;
; 106.346 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.699      ;
; 106.346 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.699      ;
; 106.416 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.625      ;
; 106.417 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.624      ;
; 106.463 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.578      ;
; 106.464 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.577      ;
; 106.465 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.576      ;
; 106.467 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.574      ;
; 106.467 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.574      ;
; 106.468 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.573      ;
; 106.568 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.477      ;
; 106.568 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.477      ;
; 106.568 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.477      ;
; 106.568 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.477      ;
; 106.568 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.477      ;
; 106.568 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.477      ;
; 106.568 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.477      ;
; 106.568 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.477      ;
; 106.568 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.477      ;
; 106.568 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 4.477      ;
; 106.597 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.444      ;
; 106.598 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.443      ;
; 106.622 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.419      ;
; 106.622 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.419      ;
; 106.623 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.418      ;
; 106.803 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.238      ;
; 106.803 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.238      ;
; 106.804 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.237      ;
; 106.835 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.206      ;
; 106.881 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.160      ;
; 107.018 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.023      ;
; 107.041 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.000      ;
; 107.042 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.999      ;
; 107.050 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.991      ;
; 107.087 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.954      ;
; 107.088 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.953      ;
; 107.096 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.945      ;
; 107.224 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.817      ;
; 107.225 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.816      ;
; 107.233 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.808      ;
; 107.240 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.801      ;
; 107.347 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 3.698      ;
; 107.347 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 3.698      ;
; 107.347 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 3.698      ;
; 107.347 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 3.698      ;
; 107.347 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 3.698      ;
; 107.347 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 3.698      ;
; 107.347 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 3.698      ;
; 107.347 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 3.698      ;
; 107.347 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 3.698      ;
; 107.347 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 3.698      ;
; 107.446 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.595      ;
; 107.447 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.594      ;
; 107.455 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.586      ;
; 107.767 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 3.278      ;
; 107.767 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 3.278      ;
; 107.767 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 3.278      ;
; 107.767 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 3.278      ;
; 107.767 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 3.278      ;
; 107.767 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 3.278      ;
; 107.767 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 3.278      ;
; 107.767 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 3.278      ;
; 107.767 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 3.278      ;
; 107.767 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 3.278      ;
; 107.879 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.162      ;
; 107.880 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.161      ;
; 107.905 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.136      ;
; 107.934 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 3.107      ;
+---------+-------------------------------+-------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+-------+-------------------------------+-------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.470 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.706 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.708 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.710 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.716 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.720 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.987      ;
; 0.734 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.738 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.005      ;
; 0.740 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.007      ;
; 1.020 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.287      ;
; 1.025 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.292      ;
; 1.025 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.292      ;
; 1.026 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.293      ;
; 1.027 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.036 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.303      ;
; 1.039 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.306      ;
; 1.040 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.307      ;
; 1.044 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.311      ;
; 1.051 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.318      ;
; 1.052 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.319      ;
; 1.053 ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.320      ;
; 1.054 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.321      ;
; 1.067 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.334      ;
; 1.068 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.335      ;
; 1.080 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.347      ;
; 1.089 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.356      ;
; 1.099 ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.366      ;
; 1.122 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.129 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.129 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.144 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.411      ;
; 1.145 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.412      ;
; 1.149 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.416      ;
; 1.151 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.418      ;
; 1.152 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.419      ;
; 1.152 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.419      ;
; 1.155 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.422      ;
; 1.156 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.423      ;
; 1.171 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.438      ;
; 1.173 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.440      ;
; 1.173 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.440      ;
; 1.173 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.440      ;
; 1.173 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.440      ;
; 1.174 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.441      ;
; 1.180 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.447      ;
; 1.180 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.447      ;
; 1.184 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.451      ;
; 1.188 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.455      ;
; 1.189 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.456      ;
; 1.190 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.457      ;
; 1.219 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.486      ;
; 1.241 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.508      ;
; 1.244 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.511      ;
; 1.251 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.518      ;
; 1.262 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.529      ;
; 1.266 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.533      ;
; 1.273 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.540      ;
; 1.279 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.546      ;
; 1.280 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.547      ;
; 1.281 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.548      ;
; 1.287 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.554      ;
; 1.293 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.560      ;
; 1.294 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.561      ;
; 1.294 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.561      ;
; 1.295 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.562      ;
; 1.295 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.562      ;
; 1.295 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.562      ;
; 1.295 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.562      ;
; 1.296 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.563      ;
; 1.306 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.573      ;
; 1.311 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.578      ;
; 1.325 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.592      ;
; 1.333 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.600      ;
; 1.373 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.640      ;
; 1.384 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.651      ;
; 1.392 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.659      ;
; 1.394 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.661      ;
; 1.400 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.667      ;
; 1.401 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.668      ;
; 1.402 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.669      ;
; 1.403 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.670      ;
; 1.410 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.677      ;
; 1.410 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.677      ;
; 1.417 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.684      ;
; 1.417 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.684      ;
; 1.428 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.695      ;
; 1.484 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.751      ;
; 1.506 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.773      ;
; 1.508 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.775      ;
; 1.515 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.782      ;
; 1.523 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.790      ;
; 1.524 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.791      ;
; 1.530 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.797      ;
; 1.543 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.810      ;
; 1.575 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.842      ;
+-------+-------------------------------+-------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk'                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|o                                                        ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|i                                                        ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|o                                                        ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; Clk   ; Rise       ; Clk                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                ;
+---------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+---------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 55.270  ; 55.486       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[0]                                                  ;
; 55.270  ; 55.486       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[1]                                                  ;
; 55.270  ; 55.486       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[2]                                                  ;
; 55.270  ; 55.486       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                  ;
; 55.270  ; 55.486       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[4]                                                  ;
; 55.270  ; 55.486       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                  ;
; 55.270  ; 55.486       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[6]                                                  ;
; 55.270  ; 55.486       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[7]                                                  ;
; 55.270  ; 55.486       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[8]                                                  ;
; 55.270  ; 55.486       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[9]                                                  ;
; 55.272  ; 55.488       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[0]                                                  ;
; 55.272  ; 55.488       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                                                  ;
; 55.272  ; 55.488       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                  ;
; 55.272  ; 55.488       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[3]                                                  ;
; 55.272  ; 55.488       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[4]                                                  ;
; 55.272  ; 55.488       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[5]                                                  ;
; 55.272  ; 55.488       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[6]                                                  ;
; 55.272  ; 55.488       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[7]                                                  ;
; 55.272  ; 55.488       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[8]                                                  ;
; 55.272  ; 55.488       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[9]                                                  ;
; 55.435  ; 55.619       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[0]                                                  ;
; 55.435  ; 55.619       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                                                  ;
; 55.435  ; 55.619       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                  ;
; 55.435  ; 55.619       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[3]                                                  ;
; 55.435  ; 55.619       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[4]                                                  ;
; 55.435  ; 55.619       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[5]                                                  ;
; 55.435  ; 55.619       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[6]                                                  ;
; 55.435  ; 55.619       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[7]                                                  ;
; 55.435  ; 55.619       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[8]                                                  ;
; 55.435  ; 55.619       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[9]                                                  ;
; 55.437  ; 55.621       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[0]                                                  ;
; 55.437  ; 55.621       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[1]                                                  ;
; 55.437  ; 55.621       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[2]                                                  ;
; 55.437  ; 55.621       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                  ;
; 55.437  ; 55.621       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[4]                                                  ;
; 55.437  ; 55.621       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                  ;
; 55.437  ; 55.621       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[6]                                                  ;
; 55.437  ; 55.621       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[7]                                                  ;
; 55.437  ; 55.621       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[8]                                                  ;
; 55.437  ; 55.621       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[9]                                                  ;
; 55.520  ; 55.520       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 55.520  ; 55.520       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 55.540  ; 55.540       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[0]|clk                                                       ;
; 55.540  ; 55.540       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[1]|clk                                                       ;
; 55.540  ; 55.540       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[2]|clk                                                       ;
; 55.540  ; 55.540       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[3]|clk                                                       ;
; 55.540  ; 55.540       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[4]|clk                                                       ;
; 55.540  ; 55.540       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[5]|clk                                                       ;
; 55.540  ; 55.540       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[6]|clk                                                       ;
; 55.540  ; 55.540       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[7]|clk                                                       ;
; 55.540  ; 55.540       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[8]|clk                                                       ;
; 55.540  ; 55.540       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[9]|clk                                                       ;
; 55.542  ; 55.542       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[0]|clk                                                       ;
; 55.542  ; 55.542       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[1]|clk                                                       ;
; 55.542  ; 55.542       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[2]|clk                                                       ;
; 55.542  ; 55.542       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[3]|clk                                                       ;
; 55.542  ; 55.542       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[4]|clk                                                       ;
; 55.542  ; 55.542       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[5]|clk                                                       ;
; 55.542  ; 55.542       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[6]|clk                                                       ;
; 55.542  ; 55.542       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[7]|clk                                                       ;
; 55.542  ; 55.542       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[8]|clk                                                       ;
; 55.542  ; 55.542       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[9]|clk                                                       ;
; 55.568  ; 55.568       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[0]|clk                                                       ;
; 55.568  ; 55.568       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[1]|clk                                                       ;
; 55.568  ; 55.568       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[2]|clk                                                       ;
; 55.568  ; 55.568       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[3]|clk                                                       ;
; 55.568  ; 55.568       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[4]|clk                                                       ;
; 55.568  ; 55.568       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[5]|clk                                                       ;
; 55.568  ; 55.568       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[6]|clk                                                       ;
; 55.568  ; 55.568       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[7]|clk                                                       ;
; 55.568  ; 55.568       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[8]|clk                                                       ;
; 55.568  ; 55.568       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[9]|clk                                                       ;
; 55.570  ; 55.570       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[0]|clk                                                       ;
; 55.570  ; 55.570       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[1]|clk                                                       ;
; 55.570  ; 55.570       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[2]|clk                                                       ;
; 55.570  ; 55.570       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[3]|clk                                                       ;
; 55.570  ; 55.570       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[4]|clk                                                       ;
; 55.570  ; 55.570       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[5]|clk                                                       ;
; 55.570  ; 55.570       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[6]|clk                                                       ;
; 55.570  ; 55.570       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[7]|clk                                                       ;
; 55.570  ; 55.570       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[8]|clk                                                       ;
; 55.570  ; 55.570       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[9]|clk                                                       ;
; 55.589  ; 55.589       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 55.589  ; 55.589       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[0]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[3]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[4]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[5]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[6]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[7]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[8]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[9]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[0]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[1]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[2]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[4]                                                  ;
; 108.624 ; 111.111      ; 2.487          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                  ;
+---------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+--------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+--------+--------+------------+----------------------------------------------------------+
; TFT_CLK      ; Clk        ; 2.913  ;        ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_DE       ; Clk        ; 11.315 ; 11.027 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_HS       ; Clk        ; 8.947  ; 8.411  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_RGB[*]   ; Clk        ; 15.410 ; 14.486 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[0]  ; Clk        ; 13.902 ; 13.353 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[1]  ; Clk        ; 13.800 ; 13.291 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[2]  ; Clk        ; 13.913 ; 13.351 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[3]  ; Clk        ; 13.903 ; 13.341 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[4]  ; Clk        ; 13.913 ; 13.351 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[5]  ; Clk        ; 13.632 ; 13.040 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[6]  ; Clk        ; 15.410 ; 14.486 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[7]  ; Clk        ; 13.538 ; 12.968 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[8]  ; Clk        ; 13.856 ; 13.253 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[9]  ; Clk        ; 13.889 ; 13.270 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[10] ; Clk        ; 13.869 ; 13.250 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[11] ; Clk        ; 14.270 ; 13.640 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[12] ; Clk        ; 14.753 ; 14.058 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[13] ; Clk        ; 14.814 ; 14.090 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[14] ; Clk        ; 14.372 ; 13.706 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[15] ; Clk        ; 14.814 ; 14.090 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_VS       ; Clk        ; 8.576  ; 8.241  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_CLK      ; Clk        ;        ; 2.739  ; Fall       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; TFT_CLK      ; Clk        ; 2.456 ;       ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_DE       ; Clk        ; 6.958 ; 6.588 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_HS       ; Clk        ; 7.160 ; 6.419 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_RGB[*]   ; Clk        ; 7.096 ; 6.470 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[0]  ; Clk        ; 7.640 ; 7.276 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[1]  ; Clk        ; 7.537 ; 7.214 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[2]  ; Clk        ; 7.651 ; 7.275 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[3]  ; Clk        ; 7.641 ; 7.265 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[4]  ; Clk        ; 7.651 ; 7.275 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[5]  ; Clk        ; 7.272 ; 6.665 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[6]  ; Clk        ; 9.050 ; 8.111 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[7]  ; Clk        ; 7.176 ; 6.593 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[8]  ; Clk        ; 7.481 ; 6.866 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[9]  ; Clk        ; 7.513 ; 6.883 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[10] ; Clk        ; 7.493 ; 6.863 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[11] ; Clk        ; 7.096 ; 6.470 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[12] ; Clk        ; 7.561 ; 6.872 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[13] ; Clk        ; 7.624 ; 6.906 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[14] ; Clk        ; 7.200 ; 6.538 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[15] ; Clk        ; 7.624 ; 6.906 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_VS       ; Clk        ; 5.362 ; 4.914 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_CLK      ; Clk        ;       ; 2.284 ; Fall       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; Rst_n      ; TFT_PWM     ; 4.534 ;    ;    ; 4.570 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; Rst_n      ; TFT_PWM     ; 4.379 ;    ;    ; 4.409 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 108.757 ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.205 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; Clk                                                      ; 9.594  ; 0.000         ;
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 55.353 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+---------+-------------------------------+-------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+-------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 108.757 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.307      ;
; 108.757 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.307      ;
; 108.757 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.307      ;
; 108.757 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.307      ;
; 108.757 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.307      ;
; 108.757 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.307      ;
; 108.757 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.307      ;
; 108.757 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.307      ;
; 108.757 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.307      ;
; 108.757 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.307      ;
; 108.758 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.306      ;
; 108.758 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.306      ;
; 108.758 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.306      ;
; 108.758 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.306      ;
; 108.758 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.306      ;
; 108.758 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.306      ;
; 108.758 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.306      ;
; 108.758 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.306      ;
; 108.758 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.306      ;
; 108.758 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.306      ;
; 108.809 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.253      ;
; 108.810 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.252      ;
; 108.811 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.251      ;
; 108.812 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.250      ;
; 108.850 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.214      ;
; 108.850 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.214      ;
; 108.850 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.214      ;
; 108.850 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.214      ;
; 108.850 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.214      ;
; 108.850 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.214      ;
; 108.850 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.214      ;
; 108.850 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.214      ;
; 108.850 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.214      ;
; 108.850 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.214      ;
; 108.891 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.171      ;
; 108.893 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.169      ;
; 108.904 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.158      ;
; 108.905 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.157      ;
; 108.905 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.157      ;
; 108.906 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.156      ;
; 108.906 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.156      ;
; 108.907 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.155      ;
; 108.974 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.088      ;
; 108.976 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.086      ;
; 108.994 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.068      ;
; 108.994 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.070      ;
; 108.994 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.070      ;
; 108.994 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.070      ;
; 108.994 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.070      ;
; 108.994 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.070      ;
; 108.994 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.070      ;
; 108.994 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.070      ;
; 108.994 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.070      ;
; 108.994 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.070      ;
; 108.994 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 2.070      ;
; 108.995 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.067      ;
; 108.996 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.066      ;
; 109.022 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.040      ;
; 109.023 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.039      ;
; 109.076 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.986      ;
; 109.077 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.985      ;
; 109.078 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.984      ;
; 109.115 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.947      ;
; 109.133 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.929      ;
; 109.134 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.928      ;
; 109.134 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.928      ;
; 109.135 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.927      ;
; 109.143 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.919      ;
; 109.144 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.918      ;
; 109.226 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.836      ;
; 109.227 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.835      ;
; 109.236 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.826      ;
; 109.258 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.804      ;
; 109.352 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.710      ;
; 109.352 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.710      ;
; 109.360 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.702      ;
; 109.393 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.671      ;
; 109.393 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.671      ;
; 109.393 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.671      ;
; 109.393 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.671      ;
; 109.393 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.671      ;
; 109.393 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.671      ;
; 109.393 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.671      ;
; 109.393 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.671      ;
; 109.393 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.671      ;
; 109.393 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.671      ;
; 109.590 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.472      ;
; 109.592 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.472      ;
; 109.592 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.472      ;
; 109.592 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.472      ;
; 109.592 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.472      ;
; 109.592 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.472      ;
; 109.592 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.472      ;
; 109.592 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.472      ;
; 109.592 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.472      ;
; 109.592 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.472      ;
; 109.592 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.472      ;
; 109.596 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.466      ;
; 109.598 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.464      ;
; 109.641 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.421      ;
+---------+-------------------------------+-------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+-------+-------------------------------+-------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.205 ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.305 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.311 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.318 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.320 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.322 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.441 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.561      ;
; 0.442 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.454 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.460 ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.464 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.466 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.472 ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.476 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.596      ;
; 0.478 ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.598      ;
; 0.479 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.599      ;
; 0.480 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.600      ;
; 0.493 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.613      ;
; 0.495 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.615      ;
; 0.495 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.615      ;
; 0.517 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.523 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.526 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.530 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.532 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.532 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.537 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.657      ;
; 0.537 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.657      ;
; 0.542 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.662      ;
; 0.543 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.663      ;
; 0.543 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.663      ;
; 0.545 ; TFT_CTRL:TFT_CTRL|hcount_r[4] ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.665      ;
; 0.546 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.666      ;
; 0.546 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.666      ;
; 0.546 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.666      ;
; 0.571 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.691      ;
; 0.575 ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_CTRL:TFT_CTRL|hcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.695      ;
; 0.577 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.697      ;
; 0.579 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.699      ;
; 0.583 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.586 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.590 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.710      ;
; 0.593 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.713      ;
; 0.596 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.716      ;
; 0.598 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.718      ;
; 0.599 ; TFT_CTRL:TFT_CTRL|hcount_r[3] ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.719      ;
; 0.599 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.719      ;
; 0.600 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.720      ;
; 0.600 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.720      ;
; 0.602 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.722      ;
; 0.603 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.723      ;
; 0.603 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.723      ;
; 0.607 ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.727      ;
; 0.608 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.728      ;
; 0.609 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.729      ;
; 0.609 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.729      ;
; 0.612 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.732      ;
; 0.619 ; TFT_CTRL:TFT_CTRL|vcount_r[6] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.739      ;
; 0.631 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.751      ;
; 0.644 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|hcount_r[6] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.764      ;
; 0.647 ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_CTRL:TFT_CTRL|hcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.767      ;
; 0.652 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.772      ;
; 0.653 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.773      ;
; 0.654 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.774      ;
; 0.656 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.776      ;
; 0.665 ; TFT_CTRL:TFT_CTRL|vcount_r[0] ; TFT_CTRL:TFT_CTRL|vcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.785      ;
; 0.666 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.786      ;
; 0.666 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.786      ;
; 0.669 ; TFT_CTRL:TFT_CTRL|hcount_r[1] ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.789      ;
; 0.669 ; TFT_CTRL:TFT_CTRL|hcount_r[0] ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.789      ;
; 0.670 ; TFT_CTRL:TFT_CTRL|vcount_r[3] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.790      ;
; 0.672 ; TFT_CTRL:TFT_CTRL|vcount_r[5] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.792      ;
; 0.675 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.795      ;
; 0.687 ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_CTRL:TFT_CTRL|vcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.807      ;
; 0.693 ; TFT_CTRL:TFT_CTRL|vcount_r[2] ; TFT_CTRL:TFT_CTRL|vcount_r[4] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.813      ;
; 0.707 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|hcount_r[7] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.827      ;
; 0.710 ; TFT_CTRL:TFT_CTRL|hcount_r[5] ; TFT_CTRL:TFT_CTRL|hcount_r[8] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.830      ;
; 0.722 ; TFT_CTRL:TFT_CTRL|vcount_r[1] ; TFT_CTRL:TFT_CTRL|vcount_r[9] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.842      ;
+-------+-------------------------------+-------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk'                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|o                                                        ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|i                                                        ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|o                                                        ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; Clk   ; Rise       ; Clk                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                ;
+---------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+---------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[0]                                                  ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[1]                                                  ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[2]                                                  ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                  ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[4]                                                  ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                  ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[6]                                                  ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[7]                                                  ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[8]                                                  ;
; 55.353  ; 55.537       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[9]                                                  ;
; 55.354  ; 55.570       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[0]                                                  ;
; 55.354  ; 55.538       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[0]                                                  ;
; 55.354  ; 55.570       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                                                  ;
; 55.354  ; 55.538       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                                                  ;
; 55.354  ; 55.570       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                  ;
; 55.354  ; 55.538       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                  ;
; 55.354  ; 55.570       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[3]                                                  ;
; 55.354  ; 55.538       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[3]                                                  ;
; 55.354  ; 55.570       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[4]                                                  ;
; 55.354  ; 55.538       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[4]                                                  ;
; 55.354  ; 55.570       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[5]                                                  ;
; 55.354  ; 55.538       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[5]                                                  ;
; 55.354  ; 55.570       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[6]                                                  ;
; 55.354  ; 55.538       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[6]                                                  ;
; 55.354  ; 55.570       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[7]                                                  ;
; 55.354  ; 55.538       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[7]                                                  ;
; 55.354  ; 55.570       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[8]                                                  ;
; 55.354  ; 55.538       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[8]                                                  ;
; 55.354  ; 55.570       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[9]                                                  ;
; 55.354  ; 55.538       ; 0.184          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[9]                                                  ;
; 55.355  ; 55.571       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[0]                                                  ;
; 55.355  ; 55.571       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[1]                                                  ;
; 55.355  ; 55.571       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[2]                                                  ;
; 55.355  ; 55.571       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                  ;
; 55.355  ; 55.571       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[4]                                                  ;
; 55.355  ; 55.571       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                  ;
; 55.355  ; 55.571       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[6]                                                  ;
; 55.355  ; 55.571       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[7]                                                  ;
; 55.355  ; 55.571       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[8]                                                  ;
; 55.355  ; 55.571       ; 0.216          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[9]                                                  ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[0]|clk                                                       ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[1]|clk                                                       ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[2]|clk                                                       ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[3]|clk                                                       ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[4]|clk                                                       ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[5]|clk                                                       ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[6]|clk                                                       ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[7]|clk                                                       ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[8]|clk                                                       ;
; 55.533  ; 55.533       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[9]|clk                                                       ;
; 55.534  ; 55.534       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[0]|clk                                                       ;
; 55.534  ; 55.534       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[1]|clk                                                       ;
; 55.534  ; 55.534       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[2]|clk                                                       ;
; 55.534  ; 55.534       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[3]|clk                                                       ;
; 55.534  ; 55.534       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[4]|clk                                                       ;
; 55.534  ; 55.534       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[5]|clk                                                       ;
; 55.534  ; 55.534       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[6]|clk                                                       ;
; 55.534  ; 55.534       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[7]|clk                                                       ;
; 55.534  ; 55.534       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[8]|clk                                                       ;
; 55.534  ; 55.534       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[9]|clk                                                       ;
; 55.554  ; 55.554       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 55.554  ; 55.554       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 55.557  ; 55.557       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 55.557  ; 55.557       ; 0.000          ; Low Pulse Width  ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_test_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 55.576  ; 55.576       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[0]|clk                                                       ;
; 55.576  ; 55.576       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[1]|clk                                                       ;
; 55.576  ; 55.576       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[2]|clk                                                       ;
; 55.576  ; 55.576       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[3]|clk                                                       ;
; 55.576  ; 55.576       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[4]|clk                                                       ;
; 55.576  ; 55.576       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[5]|clk                                                       ;
; 55.576  ; 55.576       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[6]|clk                                                       ;
; 55.576  ; 55.576       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[7]|clk                                                       ;
; 55.576  ; 55.576       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[8]|clk                                                       ;
; 55.576  ; 55.576       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|hcount_r[9]|clk                                                       ;
; 55.577  ; 55.577       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[0]|clk                                                       ;
; 55.577  ; 55.577       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[1]|clk                                                       ;
; 55.577  ; 55.577       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[2]|clk                                                       ;
; 55.577  ; 55.577       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[3]|clk                                                       ;
; 55.577  ; 55.577       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[4]|clk                                                       ;
; 55.577  ; 55.577       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[5]|clk                                                       ;
; 55.577  ; 55.577       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[6]|clk                                                       ;
; 55.577  ; 55.577       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[7]|clk                                                       ;
; 55.577  ; 55.577       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[8]|clk                                                       ;
; 55.577  ; 55.577       ; 0.000          ; High Pulse Width ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL|vcount_r[9]|clk                                                       ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[0]                                                  ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[1]                                                  ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[2]                                                  ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[3]                                                  ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[4]                                                  ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[5]                                                  ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[6]                                                  ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[7]                                                  ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[8]                                                  ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|hcount_r[9]                                                  ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[0]                                                  ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[1]                                                  ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[2]                                                  ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[3]                                                  ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[4]                                                  ;
; 109.111 ; 111.111      ; 2.000          ; Min Period       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TFT_CTRL:TFT_CTRL|vcount_r[5]                                                  ;
+---------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; TFT_CLK      ; Clk        ; 1.565 ;       ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_DE       ; Clk        ; 5.522 ; 5.538 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_HS       ; Clk        ; 4.231 ; 4.363 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_RGB[*]   ; Clk        ; 7.926 ; 7.855 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[0]  ; Clk        ; 6.649 ; 6.787 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[1]  ; Clk        ; 6.568 ; 6.730 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[2]  ; Clk        ; 6.658 ; 6.790 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[3]  ; Clk        ; 6.648 ; 6.780 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[4]  ; Clk        ; 6.658 ; 6.790 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[5]  ; Clk        ; 6.516 ; 6.644 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[6]  ; Clk        ; 7.926 ; 7.855 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[7]  ; Clk        ; 6.425 ; 6.577 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[8]  ; Clk        ; 6.559 ; 6.730 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[9]  ; Clk        ; 6.573 ; 6.745 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[10] ; Clk        ; 6.553 ; 6.725 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[11] ; Clk        ; 6.748 ; 6.916 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[12] ; Clk        ; 6.976 ; 7.171 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[13] ; Clk        ; 7.043 ; 7.215 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[14] ; Clk        ; 6.843 ; 6.988 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[15] ; Clk        ; 7.043 ; 7.215 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_VS       ; Clk        ; 4.163 ; 4.219 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_CLK      ; Clk        ;       ; 1.543 ; Fall       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; TFT_CLK      ; Clk        ; 1.334 ;       ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_DE       ; Clk        ; 3.415 ; 3.393 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_HS       ; Clk        ; 3.324 ; 3.512 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_RGB[*]   ; Clk        ; 3.266 ; 3.324 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[0]  ; Clk        ; 3.628 ; 3.661 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[1]  ; Clk        ; 3.546 ; 3.602 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[2]  ; Clk        ; 3.636 ; 3.664 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[3]  ; Clk        ; 3.626 ; 3.654 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[4]  ; Clk        ; 3.636 ; 3.664 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[5]  ; Clk        ; 3.396 ; 3.436 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[6]  ; Clk        ; 4.806 ; 4.647 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[7]  ; Clk        ; 3.305 ; 3.368 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[8]  ; Clk        ; 3.433 ; 3.515 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[9]  ; Clk        ; 3.447 ; 3.530 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[10] ; Clk        ; 3.427 ; 3.510 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[11] ; Clk        ; 3.266 ; 3.324 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[12] ; Clk        ; 3.486 ; 3.570 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[13] ; Clk        ; 3.554 ; 3.615 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[14] ; Clk        ; 3.363 ; 3.397 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[15] ; Clk        ; 3.554 ; 3.615 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_VS       ; Clk        ; 2.561 ; 2.631 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_CLK      ; Clk        ;       ; 1.310 ; Fall       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; Rst_n      ; TFT_PWM     ; 2.572 ;    ;    ; 2.821 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; Rst_n      ; TFT_PWM     ; 2.507 ;    ;    ; 2.758 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                    ;
+-----------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 105.867 ; 0.205 ; N/A      ; N/A     ; 9.594               ;
;  Clk                                                      ; N/A     ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 105.867 ; 0.205 ; N/A      ; N/A     ; 55.270              ;
; Design-wide TNS                                           ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Clk                                                      ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+--------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+--------+--------+------------+----------------------------------------------------------+
; TFT_CLK      ; Clk        ; 3.158  ;        ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_DE       ; Clk        ; 12.134 ; 11.881 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_HS       ; Clk        ; 9.509  ; 9.120  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_RGB[*]   ; Clk        ; 16.604 ; 15.911 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[0]  ; Clk        ; 14.870 ; 14.563 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[1]  ; Clk        ; 14.712 ; 14.421 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[2]  ; Clk        ; 14.881 ; 14.558 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[3]  ; Clk        ; 14.871 ; 14.548 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[4]  ; Clk        ; 14.881 ; 14.558 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[5]  ; Clk        ; 14.571 ; 14.213 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[6]  ; Clk        ; 16.604 ; 15.911 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[7]  ; Clk        ; 14.418 ; 14.062 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[8]  ; Clk        ; 14.753 ; 14.387 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[9]  ; Clk        ; 14.790 ; 14.401 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[10] ; Clk        ; 14.770 ; 14.381 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[11] ; Clk        ; 15.205 ; 14.811 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[12] ; Clk        ; 15.708 ; 15.273 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[13] ; Clk        ; 15.826 ; 15.380 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[14] ; Clk        ; 15.360 ; 14.954 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[15] ; Clk        ; 15.826 ; 15.380 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_VS       ; Clk        ; 9.182  ; 9.001  ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_CLK      ; Clk        ;        ; 3.022  ; Fall       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+
; TFT_CLK      ; Clk        ; 1.334 ;       ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_DE       ; Clk        ; 3.415 ; 3.393 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_HS       ; Clk        ; 3.324 ; 3.512 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_RGB[*]   ; Clk        ; 3.266 ; 3.324 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[0]  ; Clk        ; 3.628 ; 3.661 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[1]  ; Clk        ; 3.546 ; 3.602 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[2]  ; Clk        ; 3.636 ; 3.664 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[3]  ; Clk        ; 3.626 ; 3.654 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[4]  ; Clk        ; 3.636 ; 3.664 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[5]  ; Clk        ; 3.396 ; 3.436 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[6]  ; Clk        ; 4.806 ; 4.647 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[7]  ; Clk        ; 3.305 ; 3.368 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[8]  ; Clk        ; 3.433 ; 3.515 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[9]  ; Clk        ; 3.447 ; 3.530 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[10] ; Clk        ; 3.427 ; 3.510 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[11] ; Clk        ; 3.266 ; 3.324 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[12] ; Clk        ; 3.486 ; 3.570 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[13] ; Clk        ; 3.554 ; 3.615 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[14] ; Clk        ; 3.363 ; 3.397 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  TFT_RGB[15] ; Clk        ; 3.554 ; 3.615 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_VS       ; Clk        ; 2.561 ; 2.631 ; Rise       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
; TFT_CLK      ; Clk        ;       ; 1.310 ; Fall       ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; Rst_n      ; TFT_PWM     ; 5.032 ;    ;    ; 5.023 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; Rst_n      ; TFT_PWM     ; 2.507 ;    ;    ; 2.758 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TFT_RGB[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_DE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_PWM       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TFT_RGB[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_DE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_PWM       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TFT_RGB[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_DE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_PWM       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TFT_RGB[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; TFT_RGB[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_DE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_PWM       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 300      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] ; 300      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 21    ; 21   ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 344   ; 344  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Wed Jun 20 13:46:18 2018
Info: Command: quartus_sta TFT_CTRL -c TFT_CTRL
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TFT_CTRL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name Clk Clk
    Info (332110): create_generated_clock -source {TFT_test_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name {TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]} {TFT_test_pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 105.867
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   105.867         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.509
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.509         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.934
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.934         0.000 Clk 
    Info (332119):    55.275         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 106.163
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   106.163         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.470
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.470         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.943         0.000 Clk 
    Info (332119):    55.270         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 108.757
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   108.757         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.205
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.205         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.594         0.000 Clk 
    Info (332119):    55.353         0.000 TFT_test_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 461 megabytes
    Info: Processing ended: Wed Jun 20 13:46:21 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


