Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Mar 12 02:04:09 2024
| Host         : artti-desktop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file finn_design_wrapper_timing_summary_routed.rpt -pb finn_design_wrapper_timing_summary_routed.pb -rpx finn_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : finn_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                  1000        
ULMTCS-1   Warning           Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22299)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46472)
5. checking no_input_delay (11)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22299)
----------------------------
 There are 22299 register/latch pins with no clock driven by root clock pin: ap_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46472)
----------------------------------------------------
 There are 46472 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                46479          inf        0.000                      0                46479           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.753ns  (logic 1.044ns (10.709%)  route 8.709ns (89.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n
    V5                   IBUF (Prop_ibuf_I_O)         0.920     0.920 f  ap_rst_n_IBUF_inst/O
                         net (fo=35, routed)          7.979     8.900    finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X67Y54         LUT1 (Prop_lut1_I0_O)        0.124     9.024 r  finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.729     9.753    finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X66Y54         FDRE                                         r  finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.404ns  (logic 1.044ns (30.685%)  route 2.359ns (69.315%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n
    V5                   IBUF (Prop_ibuf_I_O)         0.920     0.920 f  ap_rst_n_IBUF_inst/O
                         net (fo=35, routed)          1.926     2.847    finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X7Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.971 r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.433     3.404    finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X7Y20          FDRE                                         r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.122ns  (logic 0.195ns (17.356%)  route 0.927ns (82.644%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n
    V5                   IBUF (Prop_ibuf_I_O)         0.150     0.150 f  ap_rst_n_IBUF_inst/O
                         net (fo=35, routed)          0.792     0.942    finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X7Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.987 r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.135     1.122    finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X7Y20          FDRE                                         r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.030ns  (logic 0.195ns (4.833%)  route 3.836ns (95.167%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n
    V5                   IBUF (Prop_ibuf_I_O)         0.150     0.150 f  ap_rst_n_IBUF_inst/O
                         net (fo=35, routed)          3.600     3.750    finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X67Y54         LUT1 (Prop_lut1_I0_O)        0.045     3.795 r  finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.235     4.030    finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X66Y54         FDRE                                         r  finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         46477 Endpoints
Min Delay         46477 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_818_fu_5418_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.305ns  (logic 1.200ns (4.937%)  route 23.105ns (95.063%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/C
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/Q
                         net (fo=96, routed)          2.906     3.362    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_436_fu_3890_reg[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I1_O)        0.124     3.486 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3/O
                         net (fo=126, routed)         2.660     6.146    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3_n_3
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.124     6.270 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_4/O
                         net (fo=1, routed)           0.851     7.121    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_4_n_3
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.245 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_1/O
                         net (fo=6, routed)           1.111     8.356    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_fu_6326_p2
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.480 f  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4/O
                         net (fo=3, routed)           0.712     9.192    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4_n_3
    SLICE_X58Y81         LUT4 (Prop_lut4_I3_O)        0.124     9.316 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_3/O
                         net (fo=755, routed)        12.661    21.977    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X86Y129        LUT6 (Prop_lut6_I0_O)        0.124    22.101 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_818_fu_5418[15]_i_1/O
                         net (fo=16, routed)          2.204    24.305    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_818_fu_54180
    SLICE_X96Y130        FDRE                                         r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_818_fu_5418_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_818_fu_5418_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.305ns  (logic 1.200ns (4.937%)  route 23.105ns (95.063%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/C
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/Q
                         net (fo=96, routed)          2.906     3.362    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_436_fu_3890_reg[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I1_O)        0.124     3.486 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3/O
                         net (fo=126, routed)         2.660     6.146    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3_n_3
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.124     6.270 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_4/O
                         net (fo=1, routed)           0.851     7.121    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_4_n_3
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.245 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_1/O
                         net (fo=6, routed)           1.111     8.356    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_fu_6326_p2
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.480 f  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4/O
                         net (fo=3, routed)           0.712     9.192    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4_n_3
    SLICE_X58Y81         LUT4 (Prop_lut4_I3_O)        0.124     9.316 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_3/O
                         net (fo=755, routed)        12.661    21.977    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X86Y129        LUT6 (Prop_lut6_I0_O)        0.124    22.101 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_818_fu_5418[15]_i_1/O
                         net (fo=16, routed)          2.204    24.305    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_818_fu_54180
    SLICE_X96Y130        FDRE                                         r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_818_fu_5418_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_818_fu_5418_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.305ns  (logic 1.200ns (4.937%)  route 23.105ns (95.063%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/C
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/Q
                         net (fo=96, routed)          2.906     3.362    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_436_fu_3890_reg[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I1_O)        0.124     3.486 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3/O
                         net (fo=126, routed)         2.660     6.146    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3_n_3
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.124     6.270 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_4/O
                         net (fo=1, routed)           0.851     7.121    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_4_n_3
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.245 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_1/O
                         net (fo=6, routed)           1.111     8.356    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_fu_6326_p2
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.480 f  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4/O
                         net (fo=3, routed)           0.712     9.192    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4_n_3
    SLICE_X58Y81         LUT4 (Prop_lut4_I3_O)        0.124     9.316 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_3/O
                         net (fo=755, routed)        12.661    21.977    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X86Y129        LUT6 (Prop_lut6_I0_O)        0.124    22.101 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_818_fu_5418[15]_i_1/O
                         net (fo=16, routed)          2.204    24.305    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_818_fu_54180
    SLICE_X96Y130        FDRE                                         r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_818_fu_5418_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_818_fu_5418_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.305ns  (logic 1.200ns (4.937%)  route 23.105ns (95.063%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/C
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/Q
                         net (fo=96, routed)          2.906     3.362    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_436_fu_3890_reg[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I1_O)        0.124     3.486 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3/O
                         net (fo=126, routed)         2.660     6.146    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3_n_3
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.124     6.270 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_4/O
                         net (fo=1, routed)           0.851     7.121    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_4_n_3
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.245 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_1/O
                         net (fo=6, routed)           1.111     8.356    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_fu_6326_p2
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.480 f  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4/O
                         net (fo=3, routed)           0.712     9.192    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4_n_3
    SLICE_X58Y81         LUT4 (Prop_lut4_I3_O)        0.124     9.316 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_3/O
                         net (fo=755, routed)        12.661    21.977    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X86Y129        LUT6 (Prop_lut6_I0_O)        0.124    22.101 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_818_fu_5418[15]_i_1/O
                         net (fo=16, routed)          2.204    24.305    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_818_fu_54180
    SLICE_X96Y130        FDRE                                         r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_818_fu_5418_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_818_fu_5418_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.305ns  (logic 1.200ns (4.937%)  route 23.105ns (95.063%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/C
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/Q
                         net (fo=96, routed)          2.906     3.362    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_436_fu_3890_reg[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I1_O)        0.124     3.486 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3/O
                         net (fo=126, routed)         2.660     6.146    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3_n_3
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.124     6.270 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_4/O
                         net (fo=1, routed)           0.851     7.121    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_4_n_3
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.245 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_1/O
                         net (fo=6, routed)           1.111     8.356    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_fu_6326_p2
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.480 f  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4/O
                         net (fo=3, routed)           0.712     9.192    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4_n_3
    SLICE_X58Y81         LUT4 (Prop_lut4_I3_O)        0.124     9.316 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_3/O
                         net (fo=755, routed)        12.661    21.977    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X86Y129        LUT6 (Prop_lut6_I0_O)        0.124    22.101 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_818_fu_5418[15]_i_1/O
                         net (fo=16, routed)          2.204    24.305    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_818_fu_54180
    SLICE_X96Y130        FDRE                                         r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_818_fu_5418_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_318_fu_3418_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.256ns  (logic 1.200ns (4.947%)  route 23.056ns (95.053%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/C
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/Q
                         net (fo=96, routed)          2.906     3.362    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_436_fu_3890_reg[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I1_O)        0.124     3.486 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3/O
                         net (fo=126, routed)         2.660     6.146    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3_n_3
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.124     6.270 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_4/O
                         net (fo=1, routed)           0.851     7.121    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_4_n_3
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.245 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_1/O
                         net (fo=6, routed)           1.111     8.356    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_fu_6326_p2
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.480 f  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4/O
                         net (fo=3, routed)           0.712     9.192    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4_n_3
    SLICE_X58Y81         LUT4 (Prop_lut4_I3_O)        0.124     9.316 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_3/O
                         net (fo=755, routed)        11.982    21.298    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X82Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.422 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_318_fu_3418[15]_i_1/O
                         net (fo=16, routed)          2.834    24.256    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_318_fu_34180
    SLICE_X90Y53         FDRE                                         r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_318_fu_3418_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_270_fu_3226_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.158ns  (logic 1.200ns (4.967%)  route 22.958ns (95.033%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/C
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/Q
                         net (fo=96, routed)          2.906     3.362    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_436_fu_3890_reg[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I1_O)        0.124     3.486 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3/O
                         net (fo=126, routed)         2.660     6.146    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3_n_3
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.124     6.270 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_4/O
                         net (fo=1, routed)           0.851     7.121    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_4_n_3
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.245 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_1/O
                         net (fo=6, routed)           1.111     8.356    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_fu_6326_p2
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.480 f  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4/O
                         net (fo=3, routed)           0.712     9.192    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4_n_3
    SLICE_X58Y81         LUT4 (Prop_lut4_I3_O)        0.124     9.316 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_3/O
                         net (fo=755, routed)        12.997    22.313    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X84Y64         LUT6 (Prop_lut6_I0_O)        0.124    22.437 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_270_fu_3226[15]_i_1/O
                         net (fo=16, routed)          1.721    24.158    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_270_fu_32260
    SLICE_X88Y59         FDRE                                         r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_270_fu_3226_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_269_fu_3222_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.109ns  (logic 1.200ns (4.977%)  route 22.909ns (95.023%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/C
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/Q
                         net (fo=96, routed)          2.906     3.362    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_436_fu_3890_reg[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I1_O)        0.124     3.486 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3/O
                         net (fo=126, routed)         2.660     6.146    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3_n_3
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.124     6.270 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_4/O
                         net (fo=1, routed)           0.851     7.121    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_4_n_3
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.245 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_1/O
                         net (fo=6, routed)           1.111     8.356    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_fu_6326_p2
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.480 f  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4/O
                         net (fo=3, routed)           0.712     9.192    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4_n_3
    SLICE_X58Y81         LUT4 (Prop_lut4_I3_O)        0.124     9.316 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_3/O
                         net (fo=755, routed)        13.292    22.608    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X81Y67         LUT6 (Prop_lut6_I0_O)        0.124    22.732 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_269_fu_3222[15]_i_1/O
                         net (fo=16, routed)          1.377    24.109    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_269_fu_32220
    SLICE_X88Y60         FDRE                                         r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_269_fu_3222_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_269_fu_3222_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.109ns  (logic 1.200ns (4.977%)  route 22.909ns (95.023%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/C
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/Q
                         net (fo=96, routed)          2.906     3.362    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_436_fu_3890_reg[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I1_O)        0.124     3.486 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3/O
                         net (fo=126, routed)         2.660     6.146    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3_n_3
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.124     6.270 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_4/O
                         net (fo=1, routed)           0.851     7.121    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_4_n_3
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.245 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_1/O
                         net (fo=6, routed)           1.111     8.356    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_fu_6326_p2
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.480 f  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4/O
                         net (fo=3, routed)           0.712     9.192    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4_n_3
    SLICE_X58Y81         LUT4 (Prop_lut4_I3_O)        0.124     9.316 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_3/O
                         net (fo=755, routed)        13.292    22.608    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X81Y67         LUT6 (Prop_lut6_I0_O)        0.124    22.732 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_269_fu_3222[15]_i_1/O
                         net (fo=16, routed)          1.377    24.109    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_269_fu_32220
    SLICE_X88Y60         FDRE                                         r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_269_fu_3222_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_269_fu_3222_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.109ns  (logic 1.200ns (4.977%)  route 22.909ns (95.023%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/C
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30_ap_start_reg_reg_rep__0/Q
                         net (fo=96, routed)          2.906     3.362    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_436_fu_3890_reg[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I1_O)        0.124     3.486 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3/O
                         net (fo=126, routed)         2.660     6.146    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3_n_3
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.124     6.270 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_4/O
                         net (fo=1, routed)           0.851     7.121    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_4_n_3
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.245 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_1/O
                         net (fo=6, routed)           1.111     8.356    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_fu_6326_p2
    SLICE_X58Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.480 f  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4/O
                         net (fo=3, routed)           0.712     9.192    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4_n_3
    SLICE_X58Y81         LUT4 (Prop_lut4_I3_O)        0.124     9.316 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_3/O
                         net (fo=755, routed)        13.292    22.608    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X81Y67         LUT6 (Prop_lut6_I0_O)        0.124    22.732 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_269_fu_3222[15]_i_1/O
                         net (fo=16, routed)          1.377    24.109    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_269_fu_32220
    SLICE_X88Y60         FDRE                                         r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_269_fu_3222_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/arrayidx3_0_0_0_load22_fu_904_reg[45]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/r_5_reg_13916_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y12         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/arrayidx3_0_0_0_load22_fu_904_reg[45]/C
    SLICE_X71Y12         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/arrayidx3_0_0_0_load22_fu_904_reg[45]/Q
                         net (fo=1, routed)           0.065     0.193    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/arrayidx3_0_0_0_load22_fu_904_reg_n_3_[45]
    SLICE_X70Y12         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/r_5_reg_13916_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/r_20_reg_13991_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/r_20_reg_13991_pp0_iter2_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.141ns (72.697%)  route 0.053ns (27.303%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/r_20_reg_13991_reg[5]/C
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/r_20_reg_13991_reg[5]/Q
                         net (fo=1, routed)           0.053     0.194    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/r_20_reg_13991[5]
    SLICE_X53Y21         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/r_20_reg_13991_pp0_iter2_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE                         0.000     0.000 r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X7Y20          FDRE                                         r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[1][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.141ns (66.609%)  route 0.071ns (33.391%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y11         FDRE                         0.000     0.000 r  finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[1][5]/C
    SLICE_X75Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[1][5]/Q
                         net (fo=3, routed)           0.071     0.212    finn_design_i/MatrixVectorActivation_0/inst/regslice_both_in0_V_U/in0_V_TDATA[13]
    SLICE_X74Y11         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y54         FDRE                         0.000     0.000 r  finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
    SLICE_X66Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X66Y54         FDRE                                         r  finn_design_i/StreamingFIFO_7/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[22][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[183]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.148ns (66.471%)  route 0.075ns (33.529%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE                         0.000     0.000 r  finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[22][7]/C
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[22][7]/Q
                         net (fo=3, routed)           0.075     0.223    finn_design_i/MatrixVectorActivation_0/inst/regslice_both_in0_V_U/in0_V_TDATA[183]
    SLICE_X51Y21         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[183]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[7][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[6][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.148ns (65.650%)  route 0.077ns (34.350%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y2          FDRE                         0.000     0.000 r  finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[7][1]/C
    SLICE_X86Y2          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[7][1]/Q
                         net (fo=3, routed)           0.077     0.225    finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/out_V_TDATA[57]
    SLICE_X87Y2          FDRE                                         r  finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/arrayidx3_0_0_0_load22_fu_904_reg[37]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/r_4_reg_13911_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y10         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/arrayidx3_0_0_0_load22_fu_904_reg[37]/C
    SLICE_X74Y10         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/arrayidx3_0_0_0_load22_fu_904_reg[37]/Q
                         net (fo=1, routed)           0.103     0.231    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/arrayidx3_0_0_0_load22_fu_904_reg_n_3_[37]
    SLICE_X73Y10         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/r_4_reg_13911_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/arrayidx3_0_0_0_load22_fu_904_reg[175]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/r_21_reg_13996_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.128ns (55.169%)  route 0.104ns (44.831%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/arrayidx3_0_0_0_load22_fu_904_reg[175]/C
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/arrayidx3_0_0_0_load22_fu_904_reg[175]/Q
                         net (fo=1, routed)           0.104     0.232    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/arrayidx3_0_0_0_load22_fu_904_reg_n_3_[175]
    SLICE_X52Y21         FDRE                                         r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/r_21_reg_13996_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[10][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[82]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.026%)  route 0.098ns (40.974%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y4          FDRE                         0.000     0.000 r  finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[10][2]/C
    SLICE_X70Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[10][2]/Q
                         net (fo=3, routed)           0.098     0.239    finn_design_i/MatrixVectorActivation_0/inst/regslice_both_in0_V_U/in0_V_TDATA[82]
    SLICE_X71Y4          FDRE                                         r  finn_design_i/MatrixVectorActivation_0/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[82]/D
  -------------------------------------------------------------------    -------------------





