
CoolerSystemApp.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000008f4  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000014  00800060  000008f4  00000968  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .comment      00000030  00000000  00000000  0000097c  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000009ac  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000110  00000000  00000000  000009e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000011b9  00000000  00000000  00000af8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000a23  00000000  00000000  00001cb1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000c04  00000000  00000000  000026d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000001ac  00000000  00000000  000032d8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000047d  00000000  00000000  00003484  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000007e5  00000000  00000000  00003901  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000b0  00000000  00000000  000040e6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
   8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
   c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e4 ef       	ldi	r30, 0xF4	; 244
  68:	f8 e0       	ldi	r31, 0x08	; 8
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a4 37       	cpi	r26, 0x74	; 116
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>
  76:	0e 94 54 02 	call	0x4a8	; 0x4a8 <main>
  7a:	0c 94 78 04 	jmp	0x8f0	; 0x8f0 <_exit>

0000007e <__bad_interrupt>:
  7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <ADC_init>:
* Purpose      : Initialize ADC with AVCC, single conversion mode and ADC_freq = 128 Khz
* Parameters   : void
* Return value : void
*****************************************************************************/
void ADC_init(void){
	DDRA = 0x00;
  82:	1a ba       	out	0x1a, r1	; 26
	SETBIT(ADMUX,REFS0); //  AVCC 
  84:	87 b1       	in	r24, 0x07	; 7
  86:	80 64       	ori	r24, 0x40	; 64
  88:	87 b9       	out	0x07, r24	; 7
	ADCSRA |= 0x87; // enable ADC , decide ADC sampling freq 128
  8a:	86 b1       	in	r24, 0x06	; 6
  8c:	87 68       	ori	r24, 0x87	; 135
  8e:	86 b9       	out	0x06, r24	; 6
  90:	08 95       	ret

00000092 <ADC_read>:
* Purpose      : Trigger the ADC to start conversion (sync func)
* Parameters   : void
* Return value : uint8_t ADC value
*****************************************************************************/
uint16_t ADC_read(void){
	SETBIT(ADMUX,MUX0); // channel ADC1
  92:	87 b1       	in	r24, 0x07	; 7
  94:	81 60       	ori	r24, 0x01	; 1
  96:	87 b9       	out	0x07, r24	; 7
	SETBIT(ADCSRA,ADSC); //start ADC conversion 
  98:	86 b1       	in	r24, 0x06	; 6
  9a:	80 64       	ori	r24, 0x40	; 64
  9c:	86 b9       	out	0x06, r24	; 6
	while(READBIT(ADCSRA,ADSC) == 1){}
  9e:	36 99       	sbic	0x06, 6	; 6
  a0:	fe cf       	rjmp	.-4      	; 0x9e <ADC_read+0xc>
	return ADC;	
  a2:	84 b1       	in	r24, 0x04	; 4
  a4:	95 b1       	in	r25, 0x05	; 5
  a6:	08 95       	ret

000000a8 <getTemp>:
uint8_t getTemp()
{	
	/* 4.88 m.v for level --> 5 V / 1023 
	   ADC_read return number of the level multiply it by 4.88 = V_out m.v from sens 
	   T c = V_out m.v / 10.00 m.v --> 10 mv/c */
	uint8_t temp = ((ADC_read()*4.88)/10.00) ;	//temp in C
  a8:	0e 94 49 00 	call	0x92	; 0x92 <ADC_read>
  ac:	bc 01       	movw	r22, r24
  ae:	80 e0       	ldi	r24, 0x00	; 0
  b0:	90 e0       	ldi	r25, 0x00	; 0
  b2:	0e 94 6e 03 	call	0x6dc	; 0x6dc <__floatunsisf>
  b6:	26 ef       	ldi	r18, 0xF6	; 246
  b8:	38 e2       	ldi	r19, 0x28	; 40
  ba:	4c e9       	ldi	r20, 0x9C	; 156
  bc:	50 e4       	ldi	r21, 0x40	; 64
  be:	0e 94 fc 03 	call	0x7f8	; 0x7f8 <__mulsf3>
  c2:	20 e0       	ldi	r18, 0x00	; 0
  c4:	30 e0       	ldi	r19, 0x00	; 0
  c6:	40 e2       	ldi	r20, 0x20	; 32
  c8:	51 e4       	ldi	r21, 0x41	; 65
  ca:	0e 94 cd 02 	call	0x59a	; 0x59a <__divsf3>
  ce:	0e 94 3f 03 	call	0x67e	; 0x67e <__fixunssfsi>
  d2:	86 2f       	mov	r24, r22
	return temp;
}
  d4:	08 95       	ret

000000d6 <applySpeedOnMotor>:
void applySpeedOnMotor(uint8_t speed)
{
	PWM_OC1A_set_duty(speed);
  d6:	0e 94 7d 02 	call	0x4fa	; 0x4fa <PWM_OC1A_set_duty>
  da:	08 95       	ret

000000dc <displayTempAndSpeed>:
}

void displayTempAndSpeed(uint8_t temp, uint8_t speed)
{
  dc:	cf 93       	push	r28
  de:	df 93       	push	r29
  e0:	c8 2f       	mov	r28, r24
  e2:	d6 2f       	mov	r29, r22
	SEVEN_SEG_write(temp);				// Display temp on seven segment
  e4:	0e 94 92 02 	call	0x524	; 0x524 <SEVEN_SEG_write>
	LCD_write_command(0x01);
  e8:	81 e0       	ldi	r24, 0x01	; 1
  ea:	0e 94 cb 00 	call	0x196	; 0x196 <LCD_write_command>
	LCD_write_string("Temp:");
  ee:	80 e6       	ldi	r24, 0x60	; 96
  f0:	90 e0       	ldi	r25, 0x00	; 0
  f2:	0e 94 41 02 	call	0x482	; 0x482 <LCD_write_string>
	LCD_write_command(0x87);
  f6:	87 e8       	ldi	r24, 0x87	; 135
  f8:	0e 94 cb 00 	call	0x196	; 0x196 <LCD_write_command>
	LCD_write_num(temp);				// Display temp in first row of LCD
  fc:	8c 2f       	mov	r24, r28
  fe:	90 e0       	ldi	r25, 0x00	; 0
 100:	0e 94 e5 01 	call	0x3ca	; 0x3ca <LCD_write_num>
	LCD_write_command(0xC0);
 104:	80 ec       	ldi	r24, 0xC0	; 192
 106:	0e 94 cb 00 	call	0x196	; 0x196 <LCD_write_command>
	LCD_write_string("Motor_speed:");
 10a:	86 e6       	ldi	r24, 0x66	; 102
 10c:	90 e0       	ldi	r25, 0x00	; 0
 10e:	0e 94 41 02 	call	0x482	; 0x482 <LCD_write_string>
	LCD_write_command(0xCD);
 112:	8d ec       	ldi	r24, 0xCD	; 205
 114:	0e 94 cb 00 	call	0x196	; 0x196 <LCD_write_command>
	LCD_write_num(speed);				// Display motor speed in percentage in second row of LCD
 118:	8d 2f       	mov	r24, r29
 11a:	90 e0       	ldi	r25, 0x00	; 0
 11c:	0e 94 e5 01 	call	0x3ca	; 0x3ca <LCD_write_num>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 120:	2f ef       	ldi	r18, 0xFF	; 255
 122:	81 ee       	ldi	r24, 0xE1	; 225
 124:	94 e0       	ldi	r25, 0x04	; 4
 126:	21 50       	subi	r18, 0x01	; 1
 128:	80 40       	sbci	r24, 0x00	; 0
 12a:	90 40       	sbci	r25, 0x00	; 0
 12c:	e1 f7       	brne	.-8      	; 0x126 <displayTempAndSpeed+0x4a>
 12e:	00 c0       	rjmp	.+0      	; 0x130 <displayTempAndSpeed+0x54>
 130:	00 00       	nop
	_delay_ms(100);
}
 132:	df 91       	pop	r29
 134:	cf 91       	pop	r28
 136:	08 95       	ret

00000138 <checkTempGetSpeed>:

uint8_t checkTempGetSpeed(uint8_t temp)
{
	uint8_t duty_cycle;
	if (temp <= 35)
 138:	84 32       	cpi	r24, 0x24	; 36
 13a:	40 f4       	brcc	.+16     	; 0x14c <checkTempGetSpeed+0x14>
	{
		CLRBIT(PORTC,0);		// Indicates temp is less than 35 degree
 13c:	85 b3       	in	r24, 0x15	; 21
 13e:	8e 7f       	andi	r24, 0xFE	; 254
 140:	85 bb       	out	0x15, r24	; 21
		CLRBIT(PORTA,2);
 142:	8b b3       	in	r24, 0x1b	; 27
 144:	8b 7f       	andi	r24, 0xFB	; 251
 146:	8b bb       	out	0x1b, r24	; 27
		duty_cycle = 0;			// Motor speed = zero
 148:	80 e0       	ldi	r24, 0x00	; 0
 14a:	08 95       	ret
	}
	else
	{
		SETBIT(PORTC,0);		// Indicates temp is more than 35 degree
 14c:	95 b3       	in	r25, 0x15	; 21
 14e:	91 60       	ori	r25, 0x01	; 1
 150:	95 bb       	out	0x15, r25	; 21
		SETBIT(PORTA,2);
 152:	9b b3       	in	r25, 0x1b	; 27
 154:	94 60       	ori	r25, 0x04	; 4
 156:	9b bb       	out	0x1b, r25	; 27
		if	((temp >  35 ) && (temp < 38 ))		duty_cycle = 50;
 158:	9c ed       	ldi	r25, 0xDC	; 220
 15a:	98 0f       	add	r25, r24
 15c:	92 30       	cpi	r25, 0x02	; 2
 15e:	88 f0       	brcs	.+34     	; 0x182 <checkTempGetSpeed+0x4a>
		else if((temp >= 38 ) && (temp < 40 ))	duty_cycle = 60;
 160:	9a ed       	ldi	r25, 0xDA	; 218
 162:	98 0f       	add	r25, r24
 164:	92 30       	cpi	r25, 0x02	; 2
 166:	78 f0       	brcs	.+30     	; 0x186 <checkTempGetSpeed+0x4e>
		else if((temp >= 40 ) && (temp < 42 ))	duty_cycle = 70;
 168:	98 ed       	ldi	r25, 0xD8	; 216
 16a:	98 0f       	add	r25, r24
 16c:	92 30       	cpi	r25, 0x02	; 2
 16e:	68 f0       	brcs	.+26     	; 0x18a <checkTempGetSpeed+0x52>
		else if((temp >= 42 ) && (temp < 45 ))	duty_cycle = 80;
 170:	96 ed       	ldi	r25, 0xD6	; 214
 172:	98 0f       	add	r25, r24
 174:	93 30       	cpi	r25, 0x03	; 3
 176:	58 f0       	brcs	.+22     	; 0x18e <checkTempGetSpeed+0x56>
		else if((temp >= 45 ) && (temp < 48 ))	duty_cycle = 90;
 178:	8d 52       	subi	r24, 0x2D	; 45
 17a:	83 30       	cpi	r24, 0x03	; 3
 17c:	50 f4       	brcc	.+20     	; 0x192 <checkTempGetSpeed+0x5a>
 17e:	8a e5       	ldi	r24, 0x5A	; 90
 180:	08 95       	ret
	}
	else
	{
		SETBIT(PORTC,0);		// Indicates temp is more than 35 degree
		SETBIT(PORTA,2);
		if	((temp >  35 ) && (temp < 38 ))		duty_cycle = 50;
 182:	82 e3       	ldi	r24, 0x32	; 50
 184:	08 95       	ret
		else if((temp >= 38 ) && (temp < 40 ))	duty_cycle = 60;
 186:	8c e3       	ldi	r24, 0x3C	; 60
 188:	08 95       	ret
		else if((temp >= 40 ) && (temp < 42 ))	duty_cycle = 70;
 18a:	86 e4       	ldi	r24, 0x46	; 70
 18c:	08 95       	ret
		else if((temp >= 42 ) && (temp < 45 ))	duty_cycle = 80;
 18e:	80 e5       	ldi	r24, 0x50	; 80
 190:	08 95       	ret
		else if((temp >= 45 ) && (temp < 48 ))	duty_cycle = 90;
		else	duty_cycle = 100;
 192:	84 e6       	ldi	r24, 0x64	; 100
	}
	return duty_cycle;
}
 194:	08 95       	ret

00000196 <LCD_write_command>:
*****************************************************************************/

void LCD_write_command(uint8_t com){
	
	// send last 4 bits in com after enable command
	RS(0);
 196:	95 b3       	in	r25, 0x15	; 21
 198:	9b 7f       	andi	r25, 0xFB	; 251
 19a:	95 bb       	out	0x15, r25	; 21
	D4(READBIT(com,4));
 19c:	84 ff       	sbrs	r24, 4
 19e:	04 c0       	rjmp	.+8      	; 0x1a8 <LCD_write_command+0x12>
 1a0:	95 b3       	in	r25, 0x15	; 21
 1a2:	90 61       	ori	r25, 0x10	; 16
 1a4:	95 bb       	out	0x15, r25	; 21
 1a6:	03 c0       	rjmp	.+6      	; 0x1ae <LCD_write_command+0x18>
 1a8:	95 b3       	in	r25, 0x15	; 21
 1aa:	9f 7e       	andi	r25, 0xEF	; 239
 1ac:	95 bb       	out	0x15, r25	; 21
	D5(READBIT(com,5));
 1ae:	85 ff       	sbrs	r24, 5
 1b0:	04 c0       	rjmp	.+8      	; 0x1ba <LCD_write_command+0x24>
 1b2:	95 b3       	in	r25, 0x15	; 21
 1b4:	90 62       	ori	r25, 0x20	; 32
 1b6:	95 bb       	out	0x15, r25	; 21
 1b8:	03 c0       	rjmp	.+6      	; 0x1c0 <LCD_write_command+0x2a>
 1ba:	95 b3       	in	r25, 0x15	; 21
 1bc:	9f 7d       	andi	r25, 0xDF	; 223
 1be:	95 bb       	out	0x15, r25	; 21
	D6(READBIT(com,6));
 1c0:	86 ff       	sbrs	r24, 6
 1c2:	04 c0       	rjmp	.+8      	; 0x1cc <LCD_write_command+0x36>
 1c4:	95 b3       	in	r25, 0x15	; 21
 1c6:	90 64       	ori	r25, 0x40	; 64
 1c8:	95 bb       	out	0x15, r25	; 21
 1ca:	03 c0       	rjmp	.+6      	; 0x1d2 <LCD_write_command+0x3c>
 1cc:	95 b3       	in	r25, 0x15	; 21
 1ce:	9f 7b       	andi	r25, 0xBF	; 191
 1d0:	95 bb       	out	0x15, r25	; 21
	D7(READBIT(com,7));
 1d2:	88 23       	and	r24, r24
 1d4:	24 f4       	brge	.+8      	; 0x1de <LCD_write_command+0x48>
 1d6:	95 b3       	in	r25, 0x15	; 21
 1d8:	90 68       	ori	r25, 0x80	; 128
 1da:	95 bb       	out	0x15, r25	; 21
 1dc:	03 c0       	rjmp	.+6      	; 0x1e4 <LCD_write_command+0x4e>
 1de:	95 b3       	in	r25, 0x15	; 21
 1e0:	9f 77       	andi	r25, 0x7F	; 127
 1e2:	95 bb       	out	0x15, r25	; 21
	EN(1);
 1e4:	95 b3       	in	r25, 0x15	; 21
 1e6:	98 60       	ori	r25, 0x08	; 8
 1e8:	95 bb       	out	0x15, r25	; 21
 1ea:	ef e9       	ldi	r30, 0x9F	; 159
 1ec:	ff e0       	ldi	r31, 0x0F	; 15
 1ee:	31 97       	sbiw	r30, 0x01	; 1
 1f0:	f1 f7       	brne	.-4      	; 0x1ee <LCD_write_command+0x58>
 1f2:	00 c0       	rjmp	.+0      	; 0x1f4 <LCD_write_command+0x5e>
 1f4:	00 00       	nop
	_delay_ms(1);
	EN(0);
 1f6:	95 b3       	in	r25, 0x15	; 21
 1f8:	97 7f       	andi	r25, 0xF7	; 247
 1fa:	95 bb       	out	0x15, r25	; 21
 1fc:	ef e9       	ldi	r30, 0x9F	; 159
 1fe:	ff e0       	ldi	r31, 0x0F	; 15
 200:	31 97       	sbiw	r30, 0x01	; 1
 202:	f1 f7       	brne	.-4      	; 0x200 <LCD_write_command+0x6a>
 204:	00 c0       	rjmp	.+0      	; 0x206 <LCD_write_command+0x70>
 206:	00 00       	nop
	_delay_ms(1);
	
	// send first 4 bits in com after enable command 
	D4(READBIT(com,0));
 208:	80 ff       	sbrs	r24, 0
 20a:	04 c0       	rjmp	.+8      	; 0x214 <LCD_write_command+0x7e>
 20c:	95 b3       	in	r25, 0x15	; 21
 20e:	90 61       	ori	r25, 0x10	; 16
 210:	95 bb       	out	0x15, r25	; 21
 212:	03 c0       	rjmp	.+6      	; 0x21a <LCD_write_command+0x84>
 214:	95 b3       	in	r25, 0x15	; 21
 216:	9f 7e       	andi	r25, 0xEF	; 239
 218:	95 bb       	out	0x15, r25	; 21
	D5(READBIT(com,1));
 21a:	81 ff       	sbrs	r24, 1
 21c:	04 c0       	rjmp	.+8      	; 0x226 <LCD_write_command+0x90>
 21e:	95 b3       	in	r25, 0x15	; 21
 220:	90 62       	ori	r25, 0x20	; 32
 222:	95 bb       	out	0x15, r25	; 21
 224:	03 c0       	rjmp	.+6      	; 0x22c <LCD_write_command+0x96>
 226:	95 b3       	in	r25, 0x15	; 21
 228:	9f 7d       	andi	r25, 0xDF	; 223
 22a:	95 bb       	out	0x15, r25	; 21
	D6(READBIT(com,2));
 22c:	82 ff       	sbrs	r24, 2
 22e:	04 c0       	rjmp	.+8      	; 0x238 <LCD_write_command+0xa2>
 230:	95 b3       	in	r25, 0x15	; 21
 232:	90 64       	ori	r25, 0x40	; 64
 234:	95 bb       	out	0x15, r25	; 21
 236:	03 c0       	rjmp	.+6      	; 0x23e <LCD_write_command+0xa8>
 238:	95 b3       	in	r25, 0x15	; 21
 23a:	9f 7b       	andi	r25, 0xBF	; 191
 23c:	95 bb       	out	0x15, r25	; 21
	D7(READBIT(com,3));
 23e:	83 ff       	sbrs	r24, 3
 240:	04 c0       	rjmp	.+8      	; 0x24a <LCD_write_command+0xb4>
 242:	85 b3       	in	r24, 0x15	; 21
 244:	80 68       	ori	r24, 0x80	; 128
 246:	85 bb       	out	0x15, r24	; 21
 248:	03 c0       	rjmp	.+6      	; 0x250 <LCD_write_command+0xba>
 24a:	85 b3       	in	r24, 0x15	; 21
 24c:	8f 77       	andi	r24, 0x7F	; 127
 24e:	85 bb       	out	0x15, r24	; 21
	EN(1);
 250:	85 b3       	in	r24, 0x15	; 21
 252:	88 60       	ori	r24, 0x08	; 8
 254:	85 bb       	out	0x15, r24	; 21
 256:	8f e9       	ldi	r24, 0x9F	; 159
 258:	9f e0       	ldi	r25, 0x0F	; 15
 25a:	01 97       	sbiw	r24, 0x01	; 1
 25c:	f1 f7       	brne	.-4      	; 0x25a <LCD_write_command+0xc4>
 25e:	00 c0       	rjmp	.+0      	; 0x260 <LCD_write_command+0xca>
 260:	00 00       	nop
	_delay_ms(1);
	EN(0);	
 262:	85 b3       	in	r24, 0x15	; 21
 264:	87 7f       	andi	r24, 0xF7	; 247
 266:	85 bb       	out	0x15, r24	; 21
 268:	ef e9       	ldi	r30, 0x9F	; 159
 26a:	ff e0       	ldi	r31, 0x0F	; 15
 26c:	31 97       	sbiw	r30, 0x01	; 1
 26e:	f1 f7       	brne	.-4      	; 0x26c <LCD_write_command+0xd6>
 270:	00 c0       	rjmp	.+0      	; 0x272 <LCD_write_command+0xdc>
 272:	00 00       	nop
 274:	08 95       	ret

00000276 <LCD_init>:
* Purpose      : initialize LCD - enable mode 4-bit mode - enable both lines - cursor off
* Parameters   : void
* Return value : void
*****************************************************************************/
void LCD_init(void){
	LCD_PORT_INIT();
 276:	84 b3       	in	r24, 0x14	; 20
 278:	8c 6f       	ori	r24, 0xFC	; 252
 27a:	84 bb       	out	0x14, r24	; 20
	LCD_write_command(0x3);
 27c:	83 e0       	ldi	r24, 0x03	; 3
 27e:	0e 94 cb 00 	call	0x196	; 0x196 <LCD_write_command>
 282:	8f e7       	ldi	r24, 0x7F	; 127
 284:	9e e3       	ldi	r25, 0x3E	; 62
 286:	01 97       	sbiw	r24, 0x01	; 1
 288:	f1 f7       	brne	.-4      	; 0x286 <LCD_init+0x10>
 28a:	00 c0       	rjmp	.+0      	; 0x28c <LCD_init+0x16>
 28c:	00 00       	nop
	_delay_ms(4);
	LCD_write_command(0x3);
 28e:	83 e0       	ldi	r24, 0x03	; 3
 290:	0e 94 cb 00 	call	0x196	; 0x196 <LCD_write_command>
 294:	8f e7       	ldi	r24, 0x7F	; 127
 296:	9e e3       	ldi	r25, 0x3E	; 62
 298:	01 97       	sbiw	r24, 0x01	; 1
 29a:	f1 f7       	brne	.-4      	; 0x298 <LCD_init+0x22>
 29c:	00 c0       	rjmp	.+0      	; 0x29e <LCD_init+0x28>
 29e:	00 00       	nop
	_delay_ms(4);
	LCD_write_command(0x3);
 2a0:	83 e0       	ldi	r24, 0x03	; 3
 2a2:	0e 94 cb 00 	call	0x196	; 0x196 <LCD_write_command>
 2a6:	8f e7       	ldi	r24, 0x7F	; 127
 2a8:	9e e3       	ldi	r25, 0x3E	; 62
 2aa:	01 97       	sbiw	r24, 0x01	; 1
 2ac:	f1 f7       	brne	.-4      	; 0x2aa <LCD_init+0x34>
 2ae:	00 c0       	rjmp	.+0      	; 0x2b0 <LCD_init+0x3a>
 2b0:	00 00       	nop
	_delay_ms(4);
	LCD_write_command(0x2); //enable 4-bit mode 
 2b2:	82 e0       	ldi	r24, 0x02	; 2
 2b4:	0e 94 cb 00 	call	0x196	; 0x196 <LCD_write_command>
	LCD_write_command(0x28);
 2b8:	88 e2       	ldi	r24, 0x28	; 40
 2ba:	0e 94 cb 00 	call	0x196	; 0x196 <LCD_write_command>
	LCD_write_command(0x08);
 2be:	88 e0       	ldi	r24, 0x08	; 8
 2c0:	0e 94 cb 00 	call	0x196	; 0x196 <LCD_write_command>
	LCD_write_command(0x01);//to clear LCD 
 2c4:	81 e0       	ldi	r24, 0x01	; 1
 2c6:	0e 94 cb 00 	call	0x196	; 0x196 <LCD_write_command>
	LCD_write_command(0x06);//make cursor increment to right 
 2ca:	86 e0       	ldi	r24, 0x06	; 6
 2cc:	0e 94 cb 00 	call	0x196	; 0x196 <LCD_write_command>
	LCD_write_command(0x0C);//turn on the display
 2d0:	8c e0       	ldi	r24, 0x0C	; 12
 2d2:	0e 94 cb 00 	call	0x196	; 0x196 <LCD_write_command>
 2d6:	9f ef       	ldi	r25, 0xFF	; 255
 2d8:	29 ef       	ldi	r18, 0xF9	; 249
 2da:	80 e0       	ldi	r24, 0x00	; 0
 2dc:	91 50       	subi	r25, 0x01	; 1
 2de:	20 40       	sbci	r18, 0x00	; 0
 2e0:	80 40       	sbci	r24, 0x00	; 0
 2e2:	e1 f7       	brne	.-8      	; 0x2dc <LCD_init+0x66>
 2e4:	00 c0       	rjmp	.+0      	; 0x2e6 <LCD_init+0x70>
 2e6:	00 00       	nop
 2e8:	08 95       	ret

000002ea <LCD_write_char>:
* Return value : void
*****************************************************************************/

void LCD_write_char(uint8_t data){
	// send last 4 bits in com after enable command
	RS(1);
 2ea:	95 b3       	in	r25, 0x15	; 21
 2ec:	94 60       	ori	r25, 0x04	; 4
 2ee:	95 bb       	out	0x15, r25	; 21
	D4(READBIT(data,4));
 2f0:	84 ff       	sbrs	r24, 4
 2f2:	04 c0       	rjmp	.+8      	; 0x2fc <LCD_write_char+0x12>
 2f4:	95 b3       	in	r25, 0x15	; 21
 2f6:	90 61       	ori	r25, 0x10	; 16
 2f8:	95 bb       	out	0x15, r25	; 21
 2fa:	03 c0       	rjmp	.+6      	; 0x302 <LCD_write_char+0x18>
 2fc:	95 b3       	in	r25, 0x15	; 21
 2fe:	9f 7e       	andi	r25, 0xEF	; 239
 300:	95 bb       	out	0x15, r25	; 21
	D5(READBIT(data,5));
 302:	85 ff       	sbrs	r24, 5
 304:	04 c0       	rjmp	.+8      	; 0x30e <LCD_write_char+0x24>
 306:	95 b3       	in	r25, 0x15	; 21
 308:	90 62       	ori	r25, 0x20	; 32
 30a:	95 bb       	out	0x15, r25	; 21
 30c:	03 c0       	rjmp	.+6      	; 0x314 <LCD_write_char+0x2a>
 30e:	95 b3       	in	r25, 0x15	; 21
 310:	9f 7d       	andi	r25, 0xDF	; 223
 312:	95 bb       	out	0x15, r25	; 21
	D6(READBIT(data,6));
 314:	86 ff       	sbrs	r24, 6
 316:	04 c0       	rjmp	.+8      	; 0x320 <LCD_write_char+0x36>
 318:	95 b3       	in	r25, 0x15	; 21
 31a:	90 64       	ori	r25, 0x40	; 64
 31c:	95 bb       	out	0x15, r25	; 21
 31e:	03 c0       	rjmp	.+6      	; 0x326 <LCD_write_char+0x3c>
 320:	95 b3       	in	r25, 0x15	; 21
 322:	9f 7b       	andi	r25, 0xBF	; 191
 324:	95 bb       	out	0x15, r25	; 21
	D7(READBIT(data,7));
 326:	88 23       	and	r24, r24
 328:	24 f4       	brge	.+8      	; 0x332 <LCD_write_char+0x48>
 32a:	95 b3       	in	r25, 0x15	; 21
 32c:	90 68       	ori	r25, 0x80	; 128
 32e:	95 bb       	out	0x15, r25	; 21
 330:	03 c0       	rjmp	.+6      	; 0x338 <LCD_write_char+0x4e>
 332:	95 b3       	in	r25, 0x15	; 21
 334:	9f 77       	andi	r25, 0x7F	; 127
 336:	95 bb       	out	0x15, r25	; 21
	EN(1);
 338:	95 b3       	in	r25, 0x15	; 21
 33a:	98 60       	ori	r25, 0x08	; 8
 33c:	95 bb       	out	0x15, r25	; 21
 33e:	ef e9       	ldi	r30, 0x9F	; 159
 340:	ff e0       	ldi	r31, 0x0F	; 15
 342:	31 97       	sbiw	r30, 0x01	; 1
 344:	f1 f7       	brne	.-4      	; 0x342 <LCD_write_char+0x58>
 346:	00 c0       	rjmp	.+0      	; 0x348 <LCD_write_char+0x5e>
 348:	00 00       	nop
	_delay_ms(1);
	EN(0);
 34a:	95 b3       	in	r25, 0x15	; 21
 34c:	97 7f       	andi	r25, 0xF7	; 247
 34e:	95 bb       	out	0x15, r25	; 21
 350:	ef e9       	ldi	r30, 0x9F	; 159
 352:	ff e0       	ldi	r31, 0x0F	; 15
 354:	31 97       	sbiw	r30, 0x01	; 1
 356:	f1 f7       	brne	.-4      	; 0x354 <LCD_write_char+0x6a>
 358:	00 c0       	rjmp	.+0      	; 0x35a <LCD_write_char+0x70>
 35a:	00 00       	nop
	_delay_ms(1);
	
	// send first 4 bits in com after enable command
	D4(READBIT(data,0));
 35c:	80 ff       	sbrs	r24, 0
 35e:	04 c0       	rjmp	.+8      	; 0x368 <LCD_write_char+0x7e>
 360:	95 b3       	in	r25, 0x15	; 21
 362:	90 61       	ori	r25, 0x10	; 16
 364:	95 bb       	out	0x15, r25	; 21
 366:	03 c0       	rjmp	.+6      	; 0x36e <LCD_write_char+0x84>
 368:	95 b3       	in	r25, 0x15	; 21
 36a:	9f 7e       	andi	r25, 0xEF	; 239
 36c:	95 bb       	out	0x15, r25	; 21
	D5(READBIT(data,1));
 36e:	81 ff       	sbrs	r24, 1
 370:	04 c0       	rjmp	.+8      	; 0x37a <LCD_write_char+0x90>
 372:	95 b3       	in	r25, 0x15	; 21
 374:	90 62       	ori	r25, 0x20	; 32
 376:	95 bb       	out	0x15, r25	; 21
 378:	03 c0       	rjmp	.+6      	; 0x380 <LCD_write_char+0x96>
 37a:	95 b3       	in	r25, 0x15	; 21
 37c:	9f 7d       	andi	r25, 0xDF	; 223
 37e:	95 bb       	out	0x15, r25	; 21
	D6(READBIT(data,2));
 380:	82 ff       	sbrs	r24, 2
 382:	04 c0       	rjmp	.+8      	; 0x38c <LCD_write_char+0xa2>
 384:	95 b3       	in	r25, 0x15	; 21
 386:	90 64       	ori	r25, 0x40	; 64
 388:	95 bb       	out	0x15, r25	; 21
 38a:	03 c0       	rjmp	.+6      	; 0x392 <LCD_write_char+0xa8>
 38c:	95 b3       	in	r25, 0x15	; 21
 38e:	9f 7b       	andi	r25, 0xBF	; 191
 390:	95 bb       	out	0x15, r25	; 21
	D7(READBIT(data,3));
 392:	83 ff       	sbrs	r24, 3
 394:	04 c0       	rjmp	.+8      	; 0x39e <LCD_write_char+0xb4>
 396:	85 b3       	in	r24, 0x15	; 21
 398:	80 68       	ori	r24, 0x80	; 128
 39a:	85 bb       	out	0x15, r24	; 21
 39c:	03 c0       	rjmp	.+6      	; 0x3a4 <LCD_write_char+0xba>
 39e:	85 b3       	in	r24, 0x15	; 21
 3a0:	8f 77       	andi	r24, 0x7F	; 127
 3a2:	85 bb       	out	0x15, r24	; 21
	EN(1);
 3a4:	85 b3       	in	r24, 0x15	; 21
 3a6:	88 60       	ori	r24, 0x08	; 8
 3a8:	85 bb       	out	0x15, r24	; 21
 3aa:	8f e9       	ldi	r24, 0x9F	; 159
 3ac:	9f e0       	ldi	r25, 0x0F	; 15
 3ae:	01 97       	sbiw	r24, 0x01	; 1
 3b0:	f1 f7       	brne	.-4      	; 0x3ae <LCD_write_char+0xc4>
 3b2:	00 c0       	rjmp	.+0      	; 0x3b4 <LCD_write_char+0xca>
 3b4:	00 00       	nop
	_delay_ms(1);
	EN(0);
 3b6:	85 b3       	in	r24, 0x15	; 21
 3b8:	87 7f       	andi	r24, 0xF7	; 247
 3ba:	85 bb       	out	0x15, r24	; 21
 3bc:	ef e9       	ldi	r30, 0x9F	; 159
 3be:	ff e0       	ldi	r31, 0x0F	; 15
 3c0:	31 97       	sbiw	r30, 0x01	; 1
 3c2:	f1 f7       	brne	.-4      	; 0x3c0 <LCD_write_char+0xd6>
 3c4:	00 c0       	rjmp	.+0      	; 0x3c6 <LCD_write_char+0xdc>
 3c6:	00 00       	nop
 3c8:	08 95       	ret

000003ca <LCD_write_num>:
* Purpose      : display a specific number on LCD
* Parameters   : uint16_t: 5 digit number or less
* Return value : void
*************************************************************************/

void LCD_write_num(uint16_t num){
 3ca:	1f 93       	push	r17
 3cc:	cf 93       	push	r28
 3ce:	df 93       	push	r29
 3d0:	00 d0       	rcall	.+0      	; 0x3d2 <LCD_write_num+0x8>
 3d2:	00 d0       	rcall	.+0      	; 0x3d4 <LCD_write_num+0xa>
 3d4:	1f 92       	push	r1
 3d6:	cd b7       	in	r28, 0x3d	; 61
 3d8:	de b7       	in	r29, 0x3e	; 62
 3da:	ac 01       	movw	r20, r24
	if (num ==0) {LCD_write_char('0');return;}	 
 3dc:	89 2b       	or	r24, r25
 3de:	a1 f5       	brne	.+104    	; 0x448 <__EEPROM_REGION_LENGTH__+0x48>
 3e0:	80 e3       	ldi	r24, 0x30	; 48
 3e2:	0e 94 75 01 	call	0x2ea	; 0x2ea <LCD_write_char>
 3e6:	44 c0       	rjmp	.+136    	; 0x470 <__EEPROM_REGION_LENGTH__+0x70>
	uint8_t n[5]; int8_t i=0;
	//save every digit of num in our array separately  
	for(;num!=0;i++)
	{
		n[i]=(num%10) +'0';
 3e8:	9a 01       	movw	r18, r20
 3ea:	ad ec       	ldi	r26, 0xCD	; 205
 3ec:	bc ec       	ldi	r27, 0xCC	; 204
 3ee:	0e 94 69 04 	call	0x8d2	; 0x8d2 <__umulhisi3>
 3f2:	96 95       	lsr	r25
 3f4:	87 95       	ror	r24
 3f6:	96 95       	lsr	r25
 3f8:	87 95       	ror	r24
 3fa:	96 95       	lsr	r25
 3fc:	87 95       	ror	r24
 3fe:	9c 01       	movw	r18, r24
 400:	22 0f       	add	r18, r18
 402:	33 1f       	adc	r19, r19
 404:	88 0f       	add	r24, r24
 406:	99 1f       	adc	r25, r25
 408:	88 0f       	add	r24, r24
 40a:	99 1f       	adc	r25, r25
 40c:	88 0f       	add	r24, r24
 40e:	99 1f       	adc	r25, r25
 410:	82 0f       	add	r24, r18
 412:	93 1f       	adc	r25, r19
 414:	9a 01       	movw	r18, r20
 416:	28 1b       	sub	r18, r24
 418:	39 0b       	sbc	r19, r25
 41a:	c9 01       	movw	r24, r18
 41c:	e1 e0       	ldi	r30, 0x01	; 1
 41e:	f0 e0       	ldi	r31, 0x00	; 0
 420:	ec 0f       	add	r30, r28
 422:	fd 1f       	adc	r31, r29
 424:	e1 0f       	add	r30, r17
 426:	f1 1d       	adc	r31, r1
 428:	17 fd       	sbrc	r17, 7
 42a:	fa 95       	dec	r31
 42c:	80 5d       	subi	r24, 0xD0	; 208
 42e:	80 83       	st	Z, r24
		num/=10;
 430:	9a 01       	movw	r18, r20
 432:	0e 94 69 04 	call	0x8d2	; 0x8d2 <__umulhisi3>
 436:	ac 01       	movw	r20, r24
 438:	56 95       	lsr	r21
 43a:	47 95       	ror	r20
 43c:	56 95       	lsr	r21
 43e:	47 95       	ror	r20
 440:	56 95       	lsr	r21
 442:	47 95       	ror	r20

void LCD_write_num(uint16_t num){
	if (num ==0) {LCD_write_char('0');return;}	 
	uint8_t n[5]; int8_t i=0;
	//save every digit of num in our array separately  
	for(;num!=0;i++)
 444:	1f 5f       	subi	r17, 0xFF	; 255
 446:	01 c0       	rjmp	.+2      	; 0x44a <__EEPROM_REGION_LENGTH__+0x4a>
 448:	10 e0       	ldi	r17, 0x00	; 0
 44a:	41 15       	cp	r20, r1
 44c:	51 05       	cpc	r21, r1
 44e:	61 f6       	brne	.-104    	; 0x3e8 <LCD_write_num+0x1e>
	{
		n[i]=(num%10) +'0';
		num/=10;
	}
	i--;
 450:	11 50       	subi	r17, 0x01	; 1
	while(i!=-1){
 452:	0c c0       	rjmp	.+24     	; 0x46c <__EEPROM_REGION_LENGTH__+0x6c>
		LCD_write_char(n[i]);
 454:	e1 e0       	ldi	r30, 0x01	; 1
 456:	f0 e0       	ldi	r31, 0x00	; 0
 458:	ec 0f       	add	r30, r28
 45a:	fd 1f       	adc	r31, r29
 45c:	e1 0f       	add	r30, r17
 45e:	f1 1d       	adc	r31, r1
 460:	17 fd       	sbrc	r17, 7
 462:	fa 95       	dec	r31
 464:	80 81       	ld	r24, Z
 466:	0e 94 75 01 	call	0x2ea	; 0x2ea <LCD_write_char>
		i--;
 46a:	11 50       	subi	r17, 0x01	; 1
	{
		n[i]=(num%10) +'0';
		num/=10;
	}
	i--;
	while(i!=-1){
 46c:	1f 3f       	cpi	r17, 0xFF	; 255
 46e:	91 f7       	brne	.-28     	; 0x454 <__EEPROM_REGION_LENGTH__+0x54>
		LCD_write_char(n[i]);
		i--;
	}
}
 470:	0f 90       	pop	r0
 472:	0f 90       	pop	r0
 474:	0f 90       	pop	r0
 476:	0f 90       	pop	r0
 478:	0f 90       	pop	r0
 47a:	df 91       	pop	r29
 47c:	cf 91       	pop	r28
 47e:	1f 91       	pop	r17
 480:	08 95       	ret

00000482 <LCD_write_string>:
* Purpose      : display a specific string on LCD
* Parameters   : uint8_t*: array of string which must end with null
* Return value : void
*****************************************************************************/

void LCD_write_string(uint8_t *str){
 482:	0f 93       	push	r16
 484:	1f 93       	push	r17
 486:	cf 93       	push	r28
 488:	8c 01       	movw	r16, r24
	uint8_t i =0;
 48a:	c0 e0       	ldi	r28, 0x00	; 0
	for(;str[i]!='\0';i++){
 48c:	03 c0       	rjmp	.+6      	; 0x494 <LCD_write_string+0x12>
		LCD_write_char(str[i]);
 48e:	0e 94 75 01 	call	0x2ea	; 0x2ea <LCD_write_char>
* Return value : void
*****************************************************************************/

void LCD_write_string(uint8_t *str){
	uint8_t i =0;
	for(;str[i]!='\0';i++){
 492:	cf 5f       	subi	r28, 0xFF	; 255
 494:	f8 01       	movw	r30, r16
 496:	ec 0f       	add	r30, r28
 498:	f1 1d       	adc	r31, r1
 49a:	80 81       	ld	r24, Z
 49c:	81 11       	cpse	r24, r1
 49e:	f7 cf       	rjmp	.-18     	; 0x48e <LCD_write_string+0xc>
		LCD_write_char(str[i]);
	}
}
 4a0:	cf 91       	pop	r28
 4a2:	1f 91       	pop	r17
 4a4:	0f 91       	pop	r16
 4a6:	08 95       	ret

000004a8 <main>:
#include "seven_seg.h"


int main(void)
{	
	SETBIT(DDRA,2); //for buzzer
 4a8:	8a b3       	in	r24, 0x1a	; 26
 4aa:	84 60       	ori	r24, 0x04	; 4
 4ac:	8a bb       	out	0x1a, r24	; 26
	SETBIT(DDRC,0); // for led
 4ae:	84 b3       	in	r24, 0x14	; 20
 4b0:	81 60       	ori	r24, 0x01	; 1
 4b2:	84 bb       	out	0x14, r24	; 20
    LCD_init();
 4b4:	0e 94 3b 01 	call	0x276	; 0x276 <LCD_init>
	ADC_init();
 4b8:	0e 94 41 00 	call	0x82	; 0x82 <ADC_init>
	PWM_OC1A_init();
 4bc:	0e 94 73 02 	call	0x4e6	; 0x4e6 <PWM_OC1A_init>
	SEVEN_SEG_init();
 4c0:	0e 94 8e 02 	call	0x51c	; 0x51c <SEVEN_SEG_init>
    while (1) 
    {
		uint8_t temperature = getTemp();				// Get current temperature
 4c4:	0e 94 54 00 	call	0xa8	; 0xa8 <getTemp>
 4c8:	ec 01       	movw	r28, r24
 4ca:	dd 27       	eor	r29, r29
		uint8_t speed = checkTempGetSpeed(temperature);			// Get speed corresponding to the current temperature
 4cc:	ce 01       	movw	r24, r28
 4ce:	0e 94 9c 00 	call	0x138	; 0x138 <checkTempGetSpeed>
 4d2:	8c 01       	movw	r16, r24
 4d4:	11 27       	eor	r17, r17
		applySpeedOnMotor(speed);					// Increase/decrease motor speed according to measured temperature
 4d6:	c8 01       	movw	r24, r16
 4d8:	0e 94 6b 00 	call	0xd6	; 0xd6 <applySpeedOnMotor>
		displayTempAndSpeed(temperature, speed);			// Display both on screen
 4dc:	b8 01       	movw	r22, r16
 4de:	ce 01       	movw	r24, r28
 4e0:	0e 94 6e 00 	call	0xdc	; 0xdc <displayTempAndSpeed>
 4e4:	ef cf       	rjmp	.-34     	; 0x4c4 <main+0x1c>

000004e6 <PWM_OC1A_init>:
* Parameters   : void
* Return value : void
*****************************************************************************/

void PWM_OC1A_init(void){
	SETBIT(DDRD,5); // OC1A output
 4e6:	81 b3       	in	r24, 0x11	; 17
 4e8:	80 62       	ori	r24, 0x20	; 32
 4ea:	81 bb       	out	0x11, r24	; 17
	TCCR1A |= 0x83; // set 1 to  WGM10 , WGM11 & COM1A1
 4ec:	8f b5       	in	r24, 0x2f	; 47
 4ee:	83 68       	ori	r24, 0x83	; 131
 4f0:	8f bd       	out	0x2f, r24	; 47
	TCCR1B|=0x09; // set 1 to  WGM12 & CS10 --> no prescaler
 4f2:	8e b5       	in	r24, 0x2e	; 46
 4f4:	89 60       	ori	r24, 0x09	; 9
 4f6:	8e bd       	out	0x2e, r24	; 46
 4f8:	08 95       	ret

000004fa <PWM_OC1A_set_duty>:
* Parameters   : duty: value range from 0 to 100
* Return value : void
*****************************************************************************/

void PWM_OC1A_set_duty(uint8_t duty){
	OCR1A = duty * 10.23 ;
 4fa:	68 2f       	mov	r22, r24
 4fc:	70 e0       	ldi	r23, 0x00	; 0
 4fe:	80 e0       	ldi	r24, 0x00	; 0
 500:	90 e0       	ldi	r25, 0x00	; 0
 502:	0e 94 70 03 	call	0x6e0	; 0x6e0 <__floatsisf>
 506:	24 e1       	ldi	r18, 0x14	; 20
 508:	3e ea       	ldi	r19, 0xAE	; 174
 50a:	43 e2       	ldi	r20, 0x23	; 35
 50c:	51 e4       	ldi	r21, 0x41	; 65
 50e:	0e 94 fc 03 	call	0x7f8	; 0x7f8 <__mulsf3>
 512:	0e 94 3f 03 	call	0x67e	; 0x67e <__fixunssfsi>
 516:	7b bd       	out	0x2b, r23	; 43
 518:	6a bd       	out	0x2a, r22	; 42
 51a:	08 95       	ret

0000051c <SEVEN_SEG_init>:
 */ 

#include "seven_seg.h"

void SEVEN_SEG_init(void){
	SEVEN_SEG_PORT_INIT();
 51c:	81 b3       	in	r24, 0x11	; 17
 51e:	8f 65       	ori	r24, 0x5F	; 95
 520:	81 bb       	out	0x11, r24	; 17
 522:	08 95       	ret

00000524 <SEVEN_SEG_write>:
}

void SEVEN_SEG_write(uint8_t data){ // 0 to 99
	
	EN0(1);
 524:	92 b3       	in	r25, 0x12	; 18
 526:	90 61       	ori	r25, 0x10	; 16
 528:	92 bb       	out	0x12, r25	; 18
	EN1(0);
 52a:	92 b3       	in	r25, 0x12	; 18
 52c:	9f 7b       	andi	r25, 0xBF	; 191
 52e:	92 bb       	out	0x12, r25	; 18
	SEVEN_SEG_PORT(data/10);
 530:	92 b3       	in	r25, 0x12	; 18
 532:	90 7f       	andi	r25, 0xF0	; 240
 534:	92 bb       	out	0x12, r25	; 18
 536:	22 b3       	in	r18, 0x12	; 18
 538:	9d ec       	ldi	r25, 0xCD	; 205
 53a:	89 9f       	mul	r24, r25
 53c:	91 2d       	mov	r25, r1
 53e:	11 24       	eor	r1, r1
 540:	96 95       	lsr	r25
 542:	96 95       	lsr	r25
 544:	96 95       	lsr	r25
 546:	39 2f       	mov	r19, r25
 548:	3f 70       	andi	r19, 0x0F	; 15
 54a:	23 2b       	or	r18, r19
 54c:	22 bb       	out	0x12, r18	; 18
 54e:	2f ef       	ldi	r18, 0xFF	; 255
 550:	31 ee       	ldi	r19, 0xE1	; 225
 552:	44 e0       	ldi	r20, 0x04	; 4
 554:	21 50       	subi	r18, 0x01	; 1
 556:	30 40       	sbci	r19, 0x00	; 0
 558:	40 40       	sbci	r20, 0x00	; 0
 55a:	e1 f7       	brne	.-8      	; 0x554 <SEVEN_SEG_write+0x30>
 55c:	00 c0       	rjmp	.+0      	; 0x55e <SEVEN_SEG_write+0x3a>
 55e:	00 00       	nop
	_delay_ms(100);
	
	EN0(0);
 560:	22 b3       	in	r18, 0x12	; 18
 562:	2f 7e       	andi	r18, 0xEF	; 239
 564:	22 bb       	out	0x12, r18	; 18
	EN1(1);
 566:	22 b3       	in	r18, 0x12	; 18
 568:	20 64       	ori	r18, 0x40	; 64
 56a:	22 bb       	out	0x12, r18	; 18
	SEVEN_SEG_PORT(data%10);
 56c:	22 b3       	in	r18, 0x12	; 18
 56e:	20 7f       	andi	r18, 0xF0	; 240
 570:	22 bb       	out	0x12, r18	; 18
 572:	22 b3       	in	r18, 0x12	; 18
 574:	99 0f       	add	r25, r25
 576:	39 2f       	mov	r19, r25
 578:	33 0f       	add	r19, r19
 57a:	33 0f       	add	r19, r19
 57c:	93 0f       	add	r25, r19
 57e:	89 1b       	sub	r24, r25
 580:	8f 70       	andi	r24, 0x0F	; 15
 582:	82 2b       	or	r24, r18
 584:	82 bb       	out	0x12, r24	; 18
 586:	8f ef       	ldi	r24, 0xFF	; 255
 588:	91 ee       	ldi	r25, 0xE1	; 225
 58a:	24 e0       	ldi	r18, 0x04	; 4
 58c:	81 50       	subi	r24, 0x01	; 1
 58e:	90 40       	sbci	r25, 0x00	; 0
 590:	20 40       	sbci	r18, 0x00	; 0
 592:	e1 f7       	brne	.-8      	; 0x58c <SEVEN_SEG_write+0x68>
 594:	00 c0       	rjmp	.+0      	; 0x596 <SEVEN_SEG_write+0x72>
 596:	00 00       	nop
 598:	08 95       	ret

0000059a <__divsf3>:
 59a:	0e 94 e1 02 	call	0x5c2	; 0x5c2 <__divsf3x>
 59e:	0c 94 c2 03 	jmp	0x784	; 0x784 <__fp_round>
 5a2:	0e 94 bb 03 	call	0x776	; 0x776 <__fp_pscB>
 5a6:	58 f0       	brcs	.+22     	; 0x5be <__divsf3+0x24>
 5a8:	0e 94 b4 03 	call	0x768	; 0x768 <__fp_pscA>
 5ac:	40 f0       	brcs	.+16     	; 0x5be <__divsf3+0x24>
 5ae:	29 f4       	brne	.+10     	; 0x5ba <__divsf3+0x20>
 5b0:	5f 3f       	cpi	r21, 0xFF	; 255
 5b2:	29 f0       	breq	.+10     	; 0x5be <__divsf3+0x24>
 5b4:	0c 94 ab 03 	jmp	0x756	; 0x756 <__fp_inf>
 5b8:	51 11       	cpse	r21, r1
 5ba:	0c 94 f6 03 	jmp	0x7ec	; 0x7ec <__fp_szero>
 5be:	0c 94 b1 03 	jmp	0x762	; 0x762 <__fp_nan>

000005c2 <__divsf3x>:
 5c2:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <__fp_split3>
 5c6:	68 f3       	brcs	.-38     	; 0x5a2 <__divsf3+0x8>

000005c8 <__divsf3_pse>:
 5c8:	99 23       	and	r25, r25
 5ca:	b1 f3       	breq	.-20     	; 0x5b8 <__divsf3+0x1e>
 5cc:	55 23       	and	r21, r21
 5ce:	91 f3       	breq	.-28     	; 0x5b4 <__divsf3+0x1a>
 5d0:	95 1b       	sub	r25, r21
 5d2:	55 0b       	sbc	r21, r21
 5d4:	bb 27       	eor	r27, r27
 5d6:	aa 27       	eor	r26, r26
 5d8:	62 17       	cp	r22, r18
 5da:	73 07       	cpc	r23, r19
 5dc:	84 07       	cpc	r24, r20
 5de:	38 f0       	brcs	.+14     	; 0x5ee <__divsf3_pse+0x26>
 5e0:	9f 5f       	subi	r25, 0xFF	; 255
 5e2:	5f 4f       	sbci	r21, 0xFF	; 255
 5e4:	22 0f       	add	r18, r18
 5e6:	33 1f       	adc	r19, r19
 5e8:	44 1f       	adc	r20, r20
 5ea:	aa 1f       	adc	r26, r26
 5ec:	a9 f3       	breq	.-22     	; 0x5d8 <__divsf3_pse+0x10>
 5ee:	35 d0       	rcall	.+106    	; 0x65a <__divsf3_pse+0x92>
 5f0:	0e 2e       	mov	r0, r30
 5f2:	3a f0       	brmi	.+14     	; 0x602 <__divsf3_pse+0x3a>
 5f4:	e0 e8       	ldi	r30, 0x80	; 128
 5f6:	32 d0       	rcall	.+100    	; 0x65c <__divsf3_pse+0x94>
 5f8:	91 50       	subi	r25, 0x01	; 1
 5fa:	50 40       	sbci	r21, 0x00	; 0
 5fc:	e6 95       	lsr	r30
 5fe:	00 1c       	adc	r0, r0
 600:	ca f7       	brpl	.-14     	; 0x5f4 <__divsf3_pse+0x2c>
 602:	2b d0       	rcall	.+86     	; 0x65a <__divsf3_pse+0x92>
 604:	fe 2f       	mov	r31, r30
 606:	29 d0       	rcall	.+82     	; 0x65a <__divsf3_pse+0x92>
 608:	66 0f       	add	r22, r22
 60a:	77 1f       	adc	r23, r23
 60c:	88 1f       	adc	r24, r24
 60e:	bb 1f       	adc	r27, r27
 610:	26 17       	cp	r18, r22
 612:	37 07       	cpc	r19, r23
 614:	48 07       	cpc	r20, r24
 616:	ab 07       	cpc	r26, r27
 618:	b0 e8       	ldi	r27, 0x80	; 128
 61a:	09 f0       	breq	.+2      	; 0x61e <__divsf3_pse+0x56>
 61c:	bb 0b       	sbc	r27, r27
 61e:	80 2d       	mov	r24, r0
 620:	bf 01       	movw	r22, r30
 622:	ff 27       	eor	r31, r31
 624:	93 58       	subi	r25, 0x83	; 131
 626:	5f 4f       	sbci	r21, 0xFF	; 255
 628:	3a f0       	brmi	.+14     	; 0x638 <__divsf3_pse+0x70>
 62a:	9e 3f       	cpi	r25, 0xFE	; 254
 62c:	51 05       	cpc	r21, r1
 62e:	78 f0       	brcs	.+30     	; 0x64e <__divsf3_pse+0x86>
 630:	0c 94 ab 03 	jmp	0x756	; 0x756 <__fp_inf>
 634:	0c 94 f6 03 	jmp	0x7ec	; 0x7ec <__fp_szero>
 638:	5f 3f       	cpi	r21, 0xFF	; 255
 63a:	e4 f3       	brlt	.-8      	; 0x634 <__divsf3_pse+0x6c>
 63c:	98 3e       	cpi	r25, 0xE8	; 232
 63e:	d4 f3       	brlt	.-12     	; 0x634 <__divsf3_pse+0x6c>
 640:	86 95       	lsr	r24
 642:	77 95       	ror	r23
 644:	67 95       	ror	r22
 646:	b7 95       	ror	r27
 648:	f7 95       	ror	r31
 64a:	9f 5f       	subi	r25, 0xFF	; 255
 64c:	c9 f7       	brne	.-14     	; 0x640 <__divsf3_pse+0x78>
 64e:	88 0f       	add	r24, r24
 650:	91 1d       	adc	r25, r1
 652:	96 95       	lsr	r25
 654:	87 95       	ror	r24
 656:	97 f9       	bld	r25, 7
 658:	08 95       	ret
 65a:	e1 e0       	ldi	r30, 0x01	; 1
 65c:	66 0f       	add	r22, r22
 65e:	77 1f       	adc	r23, r23
 660:	88 1f       	adc	r24, r24
 662:	bb 1f       	adc	r27, r27
 664:	62 17       	cp	r22, r18
 666:	73 07       	cpc	r23, r19
 668:	84 07       	cpc	r24, r20
 66a:	ba 07       	cpc	r27, r26
 66c:	20 f0       	brcs	.+8      	; 0x676 <__divsf3_pse+0xae>
 66e:	62 1b       	sub	r22, r18
 670:	73 0b       	sbc	r23, r19
 672:	84 0b       	sbc	r24, r20
 674:	ba 0b       	sbc	r27, r26
 676:	ee 1f       	adc	r30, r30
 678:	88 f7       	brcc	.-30     	; 0x65c <__divsf3_pse+0x94>
 67a:	e0 95       	com	r30
 67c:	08 95       	ret

0000067e <__fixunssfsi>:
 67e:	0e 94 db 03 	call	0x7b6	; 0x7b6 <__fp_splitA>
 682:	88 f0       	brcs	.+34     	; 0x6a6 <__fixunssfsi+0x28>
 684:	9f 57       	subi	r25, 0x7F	; 127
 686:	98 f0       	brcs	.+38     	; 0x6ae <__fixunssfsi+0x30>
 688:	b9 2f       	mov	r27, r25
 68a:	99 27       	eor	r25, r25
 68c:	b7 51       	subi	r27, 0x17	; 23
 68e:	b0 f0       	brcs	.+44     	; 0x6bc <__fixunssfsi+0x3e>
 690:	e1 f0       	breq	.+56     	; 0x6ca <__fixunssfsi+0x4c>
 692:	66 0f       	add	r22, r22
 694:	77 1f       	adc	r23, r23
 696:	88 1f       	adc	r24, r24
 698:	99 1f       	adc	r25, r25
 69a:	1a f0       	brmi	.+6      	; 0x6a2 <__fixunssfsi+0x24>
 69c:	ba 95       	dec	r27
 69e:	c9 f7       	brne	.-14     	; 0x692 <__fixunssfsi+0x14>
 6a0:	14 c0       	rjmp	.+40     	; 0x6ca <__fixunssfsi+0x4c>
 6a2:	b1 30       	cpi	r27, 0x01	; 1
 6a4:	91 f0       	breq	.+36     	; 0x6ca <__fixunssfsi+0x4c>
 6a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__fp_zero>
 6aa:	b1 e0       	ldi	r27, 0x01	; 1
 6ac:	08 95       	ret
 6ae:	0c 94 f5 03 	jmp	0x7ea	; 0x7ea <__fp_zero>
 6b2:	67 2f       	mov	r22, r23
 6b4:	78 2f       	mov	r23, r24
 6b6:	88 27       	eor	r24, r24
 6b8:	b8 5f       	subi	r27, 0xF8	; 248
 6ba:	39 f0       	breq	.+14     	; 0x6ca <__fixunssfsi+0x4c>
 6bc:	b9 3f       	cpi	r27, 0xF9	; 249
 6be:	cc f3       	brlt	.-14     	; 0x6b2 <__fixunssfsi+0x34>
 6c0:	86 95       	lsr	r24
 6c2:	77 95       	ror	r23
 6c4:	67 95       	ror	r22
 6c6:	b3 95       	inc	r27
 6c8:	d9 f7       	brne	.-10     	; 0x6c0 <__fixunssfsi+0x42>
 6ca:	3e f4       	brtc	.+14     	; 0x6da <__fixunssfsi+0x5c>
 6cc:	90 95       	com	r25
 6ce:	80 95       	com	r24
 6d0:	70 95       	com	r23
 6d2:	61 95       	neg	r22
 6d4:	7f 4f       	sbci	r23, 0xFF	; 255
 6d6:	8f 4f       	sbci	r24, 0xFF	; 255
 6d8:	9f 4f       	sbci	r25, 0xFF	; 255
 6da:	08 95       	ret

000006dc <__floatunsisf>:
 6dc:	e8 94       	clt
 6de:	09 c0       	rjmp	.+18     	; 0x6f2 <__floatsisf+0x12>

000006e0 <__floatsisf>:
 6e0:	97 fb       	bst	r25, 7
 6e2:	3e f4       	brtc	.+14     	; 0x6f2 <__floatsisf+0x12>
 6e4:	90 95       	com	r25
 6e6:	80 95       	com	r24
 6e8:	70 95       	com	r23
 6ea:	61 95       	neg	r22
 6ec:	7f 4f       	sbci	r23, 0xFF	; 255
 6ee:	8f 4f       	sbci	r24, 0xFF	; 255
 6f0:	9f 4f       	sbci	r25, 0xFF	; 255
 6f2:	99 23       	and	r25, r25
 6f4:	a9 f0       	breq	.+42     	; 0x720 <__floatsisf+0x40>
 6f6:	f9 2f       	mov	r31, r25
 6f8:	96 e9       	ldi	r25, 0x96	; 150
 6fa:	bb 27       	eor	r27, r27
 6fc:	93 95       	inc	r25
 6fe:	f6 95       	lsr	r31
 700:	87 95       	ror	r24
 702:	77 95       	ror	r23
 704:	67 95       	ror	r22
 706:	b7 95       	ror	r27
 708:	f1 11       	cpse	r31, r1
 70a:	f8 cf       	rjmp	.-16     	; 0x6fc <__floatsisf+0x1c>
 70c:	fa f4       	brpl	.+62     	; 0x74c <__floatsisf+0x6c>
 70e:	bb 0f       	add	r27, r27
 710:	11 f4       	brne	.+4      	; 0x716 <__floatsisf+0x36>
 712:	60 ff       	sbrs	r22, 0
 714:	1b c0       	rjmp	.+54     	; 0x74c <__floatsisf+0x6c>
 716:	6f 5f       	subi	r22, 0xFF	; 255
 718:	7f 4f       	sbci	r23, 0xFF	; 255
 71a:	8f 4f       	sbci	r24, 0xFF	; 255
 71c:	9f 4f       	sbci	r25, 0xFF	; 255
 71e:	16 c0       	rjmp	.+44     	; 0x74c <__floatsisf+0x6c>
 720:	88 23       	and	r24, r24
 722:	11 f0       	breq	.+4      	; 0x728 <__floatsisf+0x48>
 724:	96 e9       	ldi	r25, 0x96	; 150
 726:	11 c0       	rjmp	.+34     	; 0x74a <__floatsisf+0x6a>
 728:	77 23       	and	r23, r23
 72a:	21 f0       	breq	.+8      	; 0x734 <__floatsisf+0x54>
 72c:	9e e8       	ldi	r25, 0x8E	; 142
 72e:	87 2f       	mov	r24, r23
 730:	76 2f       	mov	r23, r22
 732:	05 c0       	rjmp	.+10     	; 0x73e <__floatsisf+0x5e>
 734:	66 23       	and	r22, r22
 736:	71 f0       	breq	.+28     	; 0x754 <__floatsisf+0x74>
 738:	96 e8       	ldi	r25, 0x86	; 134
 73a:	86 2f       	mov	r24, r22
 73c:	70 e0       	ldi	r23, 0x00	; 0
 73e:	60 e0       	ldi	r22, 0x00	; 0
 740:	2a f0       	brmi	.+10     	; 0x74c <__floatsisf+0x6c>
 742:	9a 95       	dec	r25
 744:	66 0f       	add	r22, r22
 746:	77 1f       	adc	r23, r23
 748:	88 1f       	adc	r24, r24
 74a:	da f7       	brpl	.-10     	; 0x742 <__floatsisf+0x62>
 74c:	88 0f       	add	r24, r24
 74e:	96 95       	lsr	r25
 750:	87 95       	ror	r24
 752:	97 f9       	bld	r25, 7
 754:	08 95       	ret

00000756 <__fp_inf>:
 756:	97 f9       	bld	r25, 7
 758:	9f 67       	ori	r25, 0x7F	; 127
 75a:	80 e8       	ldi	r24, 0x80	; 128
 75c:	70 e0       	ldi	r23, 0x00	; 0
 75e:	60 e0       	ldi	r22, 0x00	; 0
 760:	08 95       	ret

00000762 <__fp_nan>:
 762:	9f ef       	ldi	r25, 0xFF	; 255
 764:	80 ec       	ldi	r24, 0xC0	; 192
 766:	08 95       	ret

00000768 <__fp_pscA>:
 768:	00 24       	eor	r0, r0
 76a:	0a 94       	dec	r0
 76c:	16 16       	cp	r1, r22
 76e:	17 06       	cpc	r1, r23
 770:	18 06       	cpc	r1, r24
 772:	09 06       	cpc	r0, r25
 774:	08 95       	ret

00000776 <__fp_pscB>:
 776:	00 24       	eor	r0, r0
 778:	0a 94       	dec	r0
 77a:	12 16       	cp	r1, r18
 77c:	13 06       	cpc	r1, r19
 77e:	14 06       	cpc	r1, r20
 780:	05 06       	cpc	r0, r21
 782:	08 95       	ret

00000784 <__fp_round>:
 784:	09 2e       	mov	r0, r25
 786:	03 94       	inc	r0
 788:	00 0c       	add	r0, r0
 78a:	11 f4       	brne	.+4      	; 0x790 <__fp_round+0xc>
 78c:	88 23       	and	r24, r24
 78e:	52 f0       	brmi	.+20     	; 0x7a4 <__fp_round+0x20>
 790:	bb 0f       	add	r27, r27
 792:	40 f4       	brcc	.+16     	; 0x7a4 <__fp_round+0x20>
 794:	bf 2b       	or	r27, r31
 796:	11 f4       	brne	.+4      	; 0x79c <__fp_round+0x18>
 798:	60 ff       	sbrs	r22, 0
 79a:	04 c0       	rjmp	.+8      	; 0x7a4 <__fp_round+0x20>
 79c:	6f 5f       	subi	r22, 0xFF	; 255
 79e:	7f 4f       	sbci	r23, 0xFF	; 255
 7a0:	8f 4f       	sbci	r24, 0xFF	; 255
 7a2:	9f 4f       	sbci	r25, 0xFF	; 255
 7a4:	08 95       	ret

000007a6 <__fp_split3>:
 7a6:	57 fd       	sbrc	r21, 7
 7a8:	90 58       	subi	r25, 0x80	; 128
 7aa:	44 0f       	add	r20, r20
 7ac:	55 1f       	adc	r21, r21
 7ae:	59 f0       	breq	.+22     	; 0x7c6 <__fp_splitA+0x10>
 7b0:	5f 3f       	cpi	r21, 0xFF	; 255
 7b2:	71 f0       	breq	.+28     	; 0x7d0 <__fp_splitA+0x1a>
 7b4:	47 95       	ror	r20

000007b6 <__fp_splitA>:
 7b6:	88 0f       	add	r24, r24
 7b8:	97 fb       	bst	r25, 7
 7ba:	99 1f       	adc	r25, r25
 7bc:	61 f0       	breq	.+24     	; 0x7d6 <__fp_splitA+0x20>
 7be:	9f 3f       	cpi	r25, 0xFF	; 255
 7c0:	79 f0       	breq	.+30     	; 0x7e0 <__fp_splitA+0x2a>
 7c2:	87 95       	ror	r24
 7c4:	08 95       	ret
 7c6:	12 16       	cp	r1, r18
 7c8:	13 06       	cpc	r1, r19
 7ca:	14 06       	cpc	r1, r20
 7cc:	55 1f       	adc	r21, r21
 7ce:	f2 cf       	rjmp	.-28     	; 0x7b4 <__fp_split3+0xe>
 7d0:	46 95       	lsr	r20
 7d2:	f1 df       	rcall	.-30     	; 0x7b6 <__fp_splitA>
 7d4:	08 c0       	rjmp	.+16     	; 0x7e6 <__fp_splitA+0x30>
 7d6:	16 16       	cp	r1, r22
 7d8:	17 06       	cpc	r1, r23
 7da:	18 06       	cpc	r1, r24
 7dc:	99 1f       	adc	r25, r25
 7de:	f1 cf       	rjmp	.-30     	; 0x7c2 <__fp_splitA+0xc>
 7e0:	86 95       	lsr	r24
 7e2:	71 05       	cpc	r23, r1
 7e4:	61 05       	cpc	r22, r1
 7e6:	08 94       	sec
 7e8:	08 95       	ret

000007ea <__fp_zero>:
 7ea:	e8 94       	clt

000007ec <__fp_szero>:
 7ec:	bb 27       	eor	r27, r27
 7ee:	66 27       	eor	r22, r22
 7f0:	77 27       	eor	r23, r23
 7f2:	cb 01       	movw	r24, r22
 7f4:	97 f9       	bld	r25, 7
 7f6:	08 95       	ret

000007f8 <__mulsf3>:
 7f8:	0e 94 0f 04 	call	0x81e	; 0x81e <__mulsf3x>
 7fc:	0c 94 c2 03 	jmp	0x784	; 0x784 <__fp_round>
 800:	0e 94 b4 03 	call	0x768	; 0x768 <__fp_pscA>
 804:	38 f0       	brcs	.+14     	; 0x814 <__DATA_REGION_LENGTH__+0x14>
 806:	0e 94 bb 03 	call	0x776	; 0x776 <__fp_pscB>
 80a:	20 f0       	brcs	.+8      	; 0x814 <__DATA_REGION_LENGTH__+0x14>
 80c:	95 23       	and	r25, r21
 80e:	11 f0       	breq	.+4      	; 0x814 <__DATA_REGION_LENGTH__+0x14>
 810:	0c 94 ab 03 	jmp	0x756	; 0x756 <__fp_inf>
 814:	0c 94 b1 03 	jmp	0x762	; 0x762 <__fp_nan>
 818:	11 24       	eor	r1, r1
 81a:	0c 94 f6 03 	jmp	0x7ec	; 0x7ec <__fp_szero>

0000081e <__mulsf3x>:
 81e:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <__fp_split3>
 822:	70 f3       	brcs	.-36     	; 0x800 <__DATA_REGION_LENGTH__>

00000824 <__mulsf3_pse>:
 824:	95 9f       	mul	r25, r21
 826:	c1 f3       	breq	.-16     	; 0x818 <__DATA_REGION_LENGTH__+0x18>
 828:	95 0f       	add	r25, r21
 82a:	50 e0       	ldi	r21, 0x00	; 0
 82c:	55 1f       	adc	r21, r21
 82e:	62 9f       	mul	r22, r18
 830:	f0 01       	movw	r30, r0
 832:	72 9f       	mul	r23, r18
 834:	bb 27       	eor	r27, r27
 836:	f0 0d       	add	r31, r0
 838:	b1 1d       	adc	r27, r1
 83a:	63 9f       	mul	r22, r19
 83c:	aa 27       	eor	r26, r26
 83e:	f0 0d       	add	r31, r0
 840:	b1 1d       	adc	r27, r1
 842:	aa 1f       	adc	r26, r26
 844:	64 9f       	mul	r22, r20
 846:	66 27       	eor	r22, r22
 848:	b0 0d       	add	r27, r0
 84a:	a1 1d       	adc	r26, r1
 84c:	66 1f       	adc	r22, r22
 84e:	82 9f       	mul	r24, r18
 850:	22 27       	eor	r18, r18
 852:	b0 0d       	add	r27, r0
 854:	a1 1d       	adc	r26, r1
 856:	62 1f       	adc	r22, r18
 858:	73 9f       	mul	r23, r19
 85a:	b0 0d       	add	r27, r0
 85c:	a1 1d       	adc	r26, r1
 85e:	62 1f       	adc	r22, r18
 860:	83 9f       	mul	r24, r19
 862:	a0 0d       	add	r26, r0
 864:	61 1d       	adc	r22, r1
 866:	22 1f       	adc	r18, r18
 868:	74 9f       	mul	r23, r20
 86a:	33 27       	eor	r19, r19
 86c:	a0 0d       	add	r26, r0
 86e:	61 1d       	adc	r22, r1
 870:	23 1f       	adc	r18, r19
 872:	84 9f       	mul	r24, r20
 874:	60 0d       	add	r22, r0
 876:	21 1d       	adc	r18, r1
 878:	82 2f       	mov	r24, r18
 87a:	76 2f       	mov	r23, r22
 87c:	6a 2f       	mov	r22, r26
 87e:	11 24       	eor	r1, r1
 880:	9f 57       	subi	r25, 0x7F	; 127
 882:	50 40       	sbci	r21, 0x00	; 0
 884:	9a f0       	brmi	.+38     	; 0x8ac <__stack+0x4d>
 886:	f1 f0       	breq	.+60     	; 0x8c4 <__stack+0x65>
 888:	88 23       	and	r24, r24
 88a:	4a f0       	brmi	.+18     	; 0x89e <__stack+0x3f>
 88c:	ee 0f       	add	r30, r30
 88e:	ff 1f       	adc	r31, r31
 890:	bb 1f       	adc	r27, r27
 892:	66 1f       	adc	r22, r22
 894:	77 1f       	adc	r23, r23
 896:	88 1f       	adc	r24, r24
 898:	91 50       	subi	r25, 0x01	; 1
 89a:	50 40       	sbci	r21, 0x00	; 0
 89c:	a9 f7       	brne	.-22     	; 0x888 <__stack+0x29>
 89e:	9e 3f       	cpi	r25, 0xFE	; 254
 8a0:	51 05       	cpc	r21, r1
 8a2:	80 f0       	brcs	.+32     	; 0x8c4 <__stack+0x65>
 8a4:	0c 94 ab 03 	jmp	0x756	; 0x756 <__fp_inf>
 8a8:	0c 94 f6 03 	jmp	0x7ec	; 0x7ec <__fp_szero>
 8ac:	5f 3f       	cpi	r21, 0xFF	; 255
 8ae:	e4 f3       	brlt	.-8      	; 0x8a8 <__stack+0x49>
 8b0:	98 3e       	cpi	r25, 0xE8	; 232
 8b2:	d4 f3       	brlt	.-12     	; 0x8a8 <__stack+0x49>
 8b4:	86 95       	lsr	r24
 8b6:	77 95       	ror	r23
 8b8:	67 95       	ror	r22
 8ba:	b7 95       	ror	r27
 8bc:	f7 95       	ror	r31
 8be:	e7 95       	ror	r30
 8c0:	9f 5f       	subi	r25, 0xFF	; 255
 8c2:	c1 f7       	brne	.-16     	; 0x8b4 <__stack+0x55>
 8c4:	fe 2b       	or	r31, r30
 8c6:	88 0f       	add	r24, r24
 8c8:	91 1d       	adc	r25, r1
 8ca:	96 95       	lsr	r25
 8cc:	87 95       	ror	r24
 8ce:	97 f9       	bld	r25, 7
 8d0:	08 95       	ret

000008d2 <__umulhisi3>:
 8d2:	a2 9f       	mul	r26, r18
 8d4:	b0 01       	movw	r22, r0
 8d6:	b3 9f       	mul	r27, r19
 8d8:	c0 01       	movw	r24, r0
 8da:	a3 9f       	mul	r26, r19
 8dc:	70 0d       	add	r23, r0
 8de:	81 1d       	adc	r24, r1
 8e0:	11 24       	eor	r1, r1
 8e2:	91 1d       	adc	r25, r1
 8e4:	b2 9f       	mul	r27, r18
 8e6:	70 0d       	add	r23, r0
 8e8:	81 1d       	adc	r24, r1
 8ea:	11 24       	eor	r1, r1
 8ec:	91 1d       	adc	r25, r1
 8ee:	08 95       	ret

000008f0 <_exit>:
 8f0:	f8 94       	cli

000008f2 <__stop_program>:
 8f2:	ff cf       	rjmp	.-2      	; 0x8f2 <__stop_program>
