
FREE_12_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004310  08000130  08000130  00001130  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08004440  08004440  00005440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004510  08004510  00006058  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004510  08004510  00006058  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004510  08004510  00006058  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004510  08004510  00005510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004514  08004514  00005514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000058  20000000  08004518  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002b18  20000058  08004570  00006058  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002b70  08004570  00006b70  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006058  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006d5a  00000000  00000000  00006081  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001672  00000000  00000000  0000cddb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000658  00000000  00000000  0000e450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004d4  00000000  00000000  0000eaa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002289  00000000  00000000  0000ef7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000085cc  00000000  00000000  00011205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00068298  00000000  00000000  000197d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00081a69  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001db0  00000000  00000000  00081aac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  0008385c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	@ (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	@ (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	@ (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000058 	.word	0x20000058
 800014c:	00000000 	.word	0x00000000
 8000150:	08004428 	.word	0x08004428

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	@ (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	@ (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	@ (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	2000005c 	.word	0x2000005c
 800016c:	08004428 	.word	0x08004428

08000170 <adc_read>:
extern SemaphoreHandle_t xSwitchSemaphore;

//adc channel sellection and data aquire

uint16_t adc_read(uint8_t channel)
{
 8000170:	b480      	push	{r7}
 8000172:	b083      	sub	sp, #12
 8000174:	af00      	add	r7, sp, #0
 8000176:	4603      	mov	r3, r0
 8000178:	71fb      	strb	r3, [r7, #7]
	// only single conversion
	ADC1->SQR1&=~ADC_SQR1_L;
 800017a:	4b0f      	ldr	r3, [pc, #60]	@ (80001b8 <adc_read+0x48>)
 800017c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800017e:	4a0e      	ldr	r2, [pc, #56]	@ (80001b8 <adc_read+0x48>)
 8000180:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8000184:	62d3      	str	r3, [r2, #44]	@ 0x2c

	//selecting the channel
	ADC1->SQR3=channel;
 8000186:	4a0c      	ldr	r2, [pc, #48]	@ (80001b8 <adc_read+0x48>)
 8000188:	79fb      	ldrb	r3, [r7, #7]
 800018a:	6353      	str	r3, [r2, #52]	@ 0x34

	//start adc conversion
	ADC1->CR2 |= ADC_CR2_SWSTART;
 800018c:	4b0a      	ldr	r3, [pc, #40]	@ (80001b8 <adc_read+0x48>)
 800018e:	689b      	ldr	r3, [r3, #8]
 8000190:	4a09      	ldr	r2, [pc, #36]	@ (80001b8 <adc_read+0x48>)
 8000192:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000196:	6093      	str	r3, [r2, #8]

	//wait till end of conversion
	while (!(ADC1->SR & ADC_SR_EOC));
 8000198:	bf00      	nop
 800019a:	4b07      	ldr	r3, [pc, #28]	@ (80001b8 <adc_read+0x48>)
 800019c:	681b      	ldr	r3, [r3, #0]
 800019e:	f003 0302 	and.w	r3, r3, #2
 80001a2:	2b00      	cmp	r3, #0
 80001a4:	d0f9      	beq.n	800019a <adc_read+0x2a>

	//return the result
	return (uint16_t)ADC1->DR;
 80001a6:	4b04      	ldr	r3, [pc, #16]	@ (80001b8 <adc_read+0x48>)
 80001a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80001aa:	b29b      	uxth	r3, r3
}
 80001ac:	4618      	mov	r0, r3
 80001ae:	370c      	adds	r7, #12
 80001b0:	46bd      	mov	sp, r7
 80001b2:	bc80      	pop	{r7}
 80001b4:	4770      	bx	lr
 80001b6:	bf00      	nop
 80001b8:	40012400 	.word	0x40012400

080001bc <UART_Transmit>:

void UART_Transmit(char data)
{
 80001bc:	b480      	push	{r7}
 80001be:	b083      	sub	sp, #12
 80001c0:	af00      	add	r7, sp, #0
 80001c2:	4603      	mov	r3, r0
 80001c4:	71fb      	strb	r3, [r7, #7]
    while (!(USART2->SR & USART_SR_TXE));  // Wait until TX empty
 80001c6:	bf00      	nop
 80001c8:	4b06      	ldr	r3, [pc, #24]	@ (80001e4 <UART_Transmit+0x28>)
 80001ca:	681b      	ldr	r3, [r3, #0]
 80001cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80001d0:	2b00      	cmp	r3, #0
 80001d2:	d0f9      	beq.n	80001c8 <UART_Transmit+0xc>
    USART2->DR = data;
 80001d4:	4a03      	ldr	r2, [pc, #12]	@ (80001e4 <UART_Transmit+0x28>)
 80001d6:	79fb      	ldrb	r3, [r7, #7]
 80001d8:	6053      	str	r3, [r2, #4]
}
 80001da:	bf00      	nop
 80001dc:	370c      	adds	r7, #12
 80001de:	46bd      	mov	sp, r7
 80001e0:	bc80      	pop	{r7}
 80001e2:	4770      	bx	lr
 80001e4:	40004400 	.word	0x40004400

080001e8 <UART_SendString>:


void UART_SendString(char *str)
{
 80001e8:	b580      	push	{r7, lr}
 80001ea:	b082      	sub	sp, #8
 80001ec:	af00      	add	r7, sp, #0
 80001ee:	6078      	str	r0, [r7, #4]
    while (*str)
 80001f0:	e006      	b.n	8000200 <UART_SendString+0x18>
    {
        UART_Transmit(*str++);
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	1c5a      	adds	r2, r3, #1
 80001f6:	607a      	str	r2, [r7, #4]
 80001f8:	781b      	ldrb	r3, [r3, #0]
 80001fa:	4618      	mov	r0, r3
 80001fc:	f7ff ffde 	bl	80001bc <UART_Transmit>
    while (*str)
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	781b      	ldrb	r3, [r3, #0]
 8000204:	2b00      	cmp	r3, #0
 8000206:	d1f4      	bne.n	80001f2 <UART_SendString+0xa>
    }
}
 8000208:	bf00      	nop
 800020a:	bf00      	nop
 800020c:	3708      	adds	r7, #8
 800020e:	46bd      	mov	sp, r7
 8000210:	bd80      	pop	{r7, pc}
	...

08000214 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b082      	sub	sp, #8
 8000218:	af00      	add	r7, sp, #0
	BaseType_t xHigherPriorityTaskWoken= pdFALSE;
 800021a:	2300      	movs	r3, #0
 800021c:	607b      	str	r3, [r7, #4]
	if(EXTI->PR &(1<<3))
 800021e:	4b0f      	ldr	r3, [pc, #60]	@ (800025c <EXTI3_IRQHandler+0x48>)
 8000220:	695b      	ldr	r3, [r3, #20]
 8000222:	f003 0308 	and.w	r3, r3, #8
 8000226:	2b00      	cmp	r3, #0
 8000228:	d014      	beq.n	8000254 <EXTI3_IRQHandler+0x40>
	{
		EXTI->PR =(1<<3); //clear the pending bit
 800022a:	4b0c      	ldr	r3, [pc, #48]	@ (800025c <EXTI3_IRQHandler+0x48>)
 800022c:	2208      	movs	r2, #8
 800022e:	615a      	str	r2, [r3, #20]
		xSemaphoreGiveFromISR(xSwitchSemaphore,&xHigherPriorityTaskWoken);
 8000230:	4b0b      	ldr	r3, [pc, #44]	@ (8000260 <EXTI3_IRQHandler+0x4c>)
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	1d3a      	adds	r2, r7, #4
 8000236:	4611      	mov	r1, r2
 8000238:	4618      	mov	r0, r3
 800023a:	f001 fb0b 	bl	8001854 <xQueueGiveFromISR>

		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	2b00      	cmp	r3, #0
 8000242:	d007      	beq.n	8000254 <EXTI3_IRQHandler+0x40>
 8000244:	4b07      	ldr	r3, [pc, #28]	@ (8000264 <EXTI3_IRQHandler+0x50>)
 8000246:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800024a:	601a      	str	r2, [r3, #0]
 800024c:	f3bf 8f4f 	dsb	sy
 8000250:	f3bf 8f6f 	isb	sy
	}

}
 8000254:	bf00      	nop
 8000256:	3708      	adds	r7, #8
 8000258:	46bd      	mov	sp, r7
 800025a:	bd80      	pop	{r7, pc}
 800025c:	40010400 	.word	0x40010400
 8000260:	20002898 	.word	0x20002898
 8000264:	e000ed04 	.word	0xe000ed04

08000268 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8000268:	b580      	push	{r7, lr}
 800026a:	b08e      	sub	sp, #56	@ 0x38
 800026c:	af00      	add	r7, sp, #0
 800026e:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8000270:	2300      	movs	r3, #0
 8000272:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	2b00      	cmp	r3, #0
 8000278:	d022      	beq.n	80002c0 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 800027a:	2308      	movs	r3, #8
 800027c:	43db      	mvns	r3, r3
 800027e:	687a      	ldr	r2, [r7, #4]
 8000280:	429a      	cmp	r2, r3
 8000282:	d81b      	bhi.n	80002bc <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 8000284:	2208      	movs	r2, #8
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	4413      	add	r3, r2
 800028a:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	f003 0307 	and.w	r3, r3, #7
 8000292:	2b00      	cmp	r3, #0
 8000294:	d014      	beq.n	80002c0 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	f003 0307 	and.w	r3, r3, #7
 800029c:	f1c3 0308 	rsb	r3, r3, #8
 80002a0:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 80002a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80002a4:	43db      	mvns	r3, r3
 80002a6:	687a      	ldr	r2, [r7, #4]
 80002a8:	429a      	cmp	r2, r3
 80002aa:	d804      	bhi.n	80002b6 <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 80002ac:	687a      	ldr	r2, [r7, #4]
 80002ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80002b0:	4413      	add	r3, r2
 80002b2:	607b      	str	r3, [r7, #4]
 80002b4:	e004      	b.n	80002c0 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 80002b6:	2300      	movs	r3, #0
 80002b8:	607b      	str	r3, [r7, #4]
 80002ba:	e001      	b.n	80002c0 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 80002bc:	2300      	movs	r3, #0
 80002be:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 80002c0:	f002 f97c 	bl	80025bc <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80002c4:	4b7c      	ldr	r3, [pc, #496]	@ (80004b8 <pvPortMalloc+0x250>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d101      	bne.n	80002d0 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 80002cc:	f000 f978 	bl	80005c0 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	f2c0 80d3 	blt.w	800047e <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	2b00      	cmp	r3, #0
 80002dc:	f000 80cf 	beq.w	800047e <pvPortMalloc+0x216>
 80002e0:	4b76      	ldr	r3, [pc, #472]	@ (80004bc <pvPortMalloc+0x254>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	687a      	ldr	r2, [r7, #4]
 80002e6:	429a      	cmp	r2, r3
 80002e8:	f200 80c9 	bhi.w	800047e <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80002ec:	4b74      	ldr	r3, [pc, #464]	@ (80004c0 <pvPortMalloc+0x258>)
 80002ee:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 80002f0:	4b73      	ldr	r3, [pc, #460]	@ (80004c0 <pvPortMalloc+0x258>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 80002f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80002f8:	4a72      	ldr	r2, [pc, #456]	@ (80004c4 <pvPortMalloc+0x25c>)
 80002fa:	4293      	cmp	r3, r2
 80002fc:	d305      	bcc.n	800030a <pvPortMalloc+0xa2>
 80002fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000300:	4a71      	ldr	r2, [pc, #452]	@ (80004c8 <pvPortMalloc+0x260>)
 8000302:	4293      	cmp	r3, r2
 8000304:	d801      	bhi.n	800030a <pvPortMalloc+0xa2>
 8000306:	2301      	movs	r3, #1
 8000308:	e000      	b.n	800030c <pvPortMalloc+0xa4>
 800030a:	2300      	movs	r3, #0
 800030c:	2b00      	cmp	r3, #0
 800030e:	d129      	bne.n	8000364 <pvPortMalloc+0xfc>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8000310:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000314:	f383 8811 	msr	BASEPRI, r3
 8000318:	f3bf 8f6f 	isb	sy
 800031c:	f3bf 8f4f 	dsb	sy
 8000320:	623b      	str	r3, [r7, #32]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8000322:	bf00      	nop
 8000324:	bf00      	nop
 8000326:	e7fd      	b.n	8000324 <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 8000328:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800032a:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 800032c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 8000332:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000334:	4a63      	ldr	r2, [pc, #396]	@ (80004c4 <pvPortMalloc+0x25c>)
 8000336:	4293      	cmp	r3, r2
 8000338:	d305      	bcc.n	8000346 <pvPortMalloc+0xde>
 800033a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800033c:	4a62      	ldr	r2, [pc, #392]	@ (80004c8 <pvPortMalloc+0x260>)
 800033e:	4293      	cmp	r3, r2
 8000340:	d801      	bhi.n	8000346 <pvPortMalloc+0xde>
 8000342:	2301      	movs	r3, #1
 8000344:	e000      	b.n	8000348 <pvPortMalloc+0xe0>
 8000346:	2300      	movs	r3, #0
 8000348:	2b00      	cmp	r3, #0
 800034a:	d10b      	bne.n	8000364 <pvPortMalloc+0xfc>
    __asm volatile
 800034c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000350:	f383 8811 	msr	BASEPRI, r3
 8000354:	f3bf 8f6f 	isb	sy
 8000358:	f3bf 8f4f 	dsb	sy
 800035c:	61fb      	str	r3, [r7, #28]
}
 800035e:	bf00      	nop
 8000360:	bf00      	nop
 8000362:	e7fd      	b.n	8000360 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8000364:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000366:	685b      	ldr	r3, [r3, #4]
 8000368:	687a      	ldr	r2, [r7, #4]
 800036a:	429a      	cmp	r2, r3
 800036c:	d903      	bls.n	8000376 <pvPortMalloc+0x10e>
 800036e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	2b00      	cmp	r3, #0
 8000374:	d1d8      	bne.n	8000328 <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8000376:	4b50      	ldr	r3, [pc, #320]	@ (80004b8 <pvPortMalloc+0x250>)
 8000378:	681b      	ldr	r3, [r3, #0]
 800037a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800037c:	429a      	cmp	r2, r3
 800037e:	d07e      	beq.n	800047e <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8000380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	2208      	movs	r2, #8
 8000386:	4413      	add	r3, r2
 8000388:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 800038a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800038c:	4a4d      	ldr	r2, [pc, #308]	@ (80004c4 <pvPortMalloc+0x25c>)
 800038e:	4293      	cmp	r3, r2
 8000390:	d305      	bcc.n	800039e <pvPortMalloc+0x136>
 8000392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000394:	4a4c      	ldr	r2, [pc, #304]	@ (80004c8 <pvPortMalloc+0x260>)
 8000396:	4293      	cmp	r3, r2
 8000398:	d801      	bhi.n	800039e <pvPortMalloc+0x136>
 800039a:	2301      	movs	r3, #1
 800039c:	e000      	b.n	80003a0 <pvPortMalloc+0x138>
 800039e:	2300      	movs	r3, #0
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d10b      	bne.n	80003bc <pvPortMalloc+0x154>
    __asm volatile
 80003a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80003a8:	f383 8811 	msr	BASEPRI, r3
 80003ac:	f3bf 8f6f 	isb	sy
 80003b0:	f3bf 8f4f 	dsb	sy
 80003b4:	61bb      	str	r3, [r7, #24]
}
 80003b6:	bf00      	nop
 80003b8:	bf00      	nop
 80003ba:	e7fd      	b.n	80003b8 <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80003bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80003be:	681a      	ldr	r2, [r3, #0]
 80003c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80003c2:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 80003c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80003c6:	685b      	ldr	r3, [r3, #4]
 80003c8:	687a      	ldr	r2, [r7, #4]
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d90b      	bls.n	80003e6 <pvPortMalloc+0x17e>
    __asm volatile
 80003ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80003d2:	f383 8811 	msr	BASEPRI, r3
 80003d6:	f3bf 8f6f 	isb	sy
 80003da:	f3bf 8f4f 	dsb	sy
 80003de:	617b      	str	r3, [r7, #20]
}
 80003e0:	bf00      	nop
 80003e2:	bf00      	nop
 80003e4:	e7fd      	b.n	80003e2 <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80003e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80003e8:	685a      	ldr	r2, [r3, #4]
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	1ad2      	subs	r2, r2, r3
 80003ee:	2308      	movs	r3, #8
 80003f0:	005b      	lsls	r3, r3, #1
 80003f2:	429a      	cmp	r2, r3
 80003f4:	d924      	bls.n	8000440 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80003f6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	4413      	add	r3, r2
 80003fc:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80003fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000400:	f003 0307 	and.w	r3, r3, #7
 8000404:	2b00      	cmp	r3, #0
 8000406:	d00b      	beq.n	8000420 <pvPortMalloc+0x1b8>
    __asm volatile
 8000408:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800040c:	f383 8811 	msr	BASEPRI, r3
 8000410:	f3bf 8f6f 	isb	sy
 8000414:	f3bf 8f4f 	dsb	sy
 8000418:	613b      	str	r3, [r7, #16]
}
 800041a:	bf00      	nop
 800041c:	bf00      	nop
 800041e:	e7fd      	b.n	800041c <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8000420:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000422:	685a      	ldr	r2, [r3, #4]
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	1ad2      	subs	r2, r2, r3
 8000428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800042a:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 800042c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800042e:	687a      	ldr	r2, [r7, #4]
 8000430:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 8000432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000434:	681a      	ldr	r2, [r3, #0]
 8000436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000438:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 800043a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800043c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800043e:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8000440:	4b1e      	ldr	r3, [pc, #120]	@ (80004bc <pvPortMalloc+0x254>)
 8000442:	681a      	ldr	r2, [r3, #0]
 8000444:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000446:	685b      	ldr	r3, [r3, #4]
 8000448:	1ad3      	subs	r3, r2, r3
 800044a:	4a1c      	ldr	r2, [pc, #112]	@ (80004bc <pvPortMalloc+0x254>)
 800044c:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800044e:	4b1b      	ldr	r3, [pc, #108]	@ (80004bc <pvPortMalloc+0x254>)
 8000450:	681a      	ldr	r2, [r3, #0]
 8000452:	4b1e      	ldr	r3, [pc, #120]	@ (80004cc <pvPortMalloc+0x264>)
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	429a      	cmp	r2, r3
 8000458:	d203      	bcs.n	8000462 <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800045a:	4b18      	ldr	r3, [pc, #96]	@ (80004bc <pvPortMalloc+0x254>)
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	4a1b      	ldr	r2, [pc, #108]	@ (80004cc <pvPortMalloc+0x264>)
 8000460:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8000462:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000464:	685b      	ldr	r3, [r3, #4]
 8000466:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800046a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800046c:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800046e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000470:	2200      	movs	r2, #0
 8000472:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8000474:	4b16      	ldr	r3, [pc, #88]	@ (80004d0 <pvPortMalloc+0x268>)
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	3301      	adds	r3, #1
 800047a:	4a15      	ldr	r2, [pc, #84]	@ (80004d0 <pvPortMalloc+0x268>)
 800047c:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800047e:	f002 f8ab 	bl	80025d8 <xTaskResumeAll>

    #if ( configUSE_MALLOC_FAILED_HOOK == 1 )
    {
        if( pvReturn == NULL )
 8000482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000484:	2b00      	cmp	r3, #0
 8000486:	d101      	bne.n	800048c <pvPortMalloc+0x224>
        {
            vApplicationMallocFailedHook();
 8000488:	f000 fc16 	bl	8000cb8 <vApplicationMallocFailedHook>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800048c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800048e:	f003 0307 	and.w	r3, r3, #7
 8000492:	2b00      	cmp	r3, #0
 8000494:	d00b      	beq.n	80004ae <pvPortMalloc+0x246>
    __asm volatile
 8000496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800049a:	f383 8811 	msr	BASEPRI, r3
 800049e:	f3bf 8f6f 	isb	sy
 80004a2:	f3bf 8f4f 	dsb	sy
 80004a6:	60fb      	str	r3, [r7, #12]
}
 80004a8:	bf00      	nop
 80004aa:	bf00      	nop
 80004ac:	e7fd      	b.n	80004aa <pvPortMalloc+0x242>
    return pvReturn;
 80004ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80004b0:	4618      	mov	r0, r3
 80004b2:	3738      	adds	r7, #56	@ 0x38
 80004b4:	46bd      	mov	sp, r7
 80004b6:	bd80      	pop	{r7, pc}
 80004b8:	2000287c 	.word	0x2000287c
 80004bc:	20002880 	.word	0x20002880
 80004c0:	20002874 	.word	0x20002874
 80004c4:	20000074 	.word	0x20000074
 80004c8:	20002873 	.word	0x20002873
 80004cc:	20002884 	.word	0x20002884
 80004d0:	20002888 	.word	0x20002888

080004d4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b088      	sub	sp, #32
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d060      	beq.n	80005a8 <vPortFree+0xd4>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80004e6:	2308      	movs	r3, #8
 80004e8:	425b      	negs	r3, r3
 80004ea:	69fa      	ldr	r2, [r7, #28]
 80004ec:	4413      	add	r3, r2
 80004ee:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80004f0:	69fb      	ldr	r3, [r7, #28]
 80004f2:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 80004f4:	69bb      	ldr	r3, [r7, #24]
 80004f6:	4a2e      	ldr	r2, [pc, #184]	@ (80005b0 <vPortFree+0xdc>)
 80004f8:	4293      	cmp	r3, r2
 80004fa:	d305      	bcc.n	8000508 <vPortFree+0x34>
 80004fc:	69bb      	ldr	r3, [r7, #24]
 80004fe:	4a2d      	ldr	r2, [pc, #180]	@ (80005b4 <vPortFree+0xe0>)
 8000500:	4293      	cmp	r3, r2
 8000502:	d801      	bhi.n	8000508 <vPortFree+0x34>
 8000504:	2301      	movs	r3, #1
 8000506:	e000      	b.n	800050a <vPortFree+0x36>
 8000508:	2300      	movs	r3, #0
 800050a:	2b00      	cmp	r3, #0
 800050c:	d10b      	bne.n	8000526 <vPortFree+0x52>
    __asm volatile
 800050e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000512:	f383 8811 	msr	BASEPRI, r3
 8000516:	f3bf 8f6f 	isb	sy
 800051a:	f3bf 8f4f 	dsb	sy
 800051e:	617b      	str	r3, [r7, #20]
}
 8000520:	bf00      	nop
 8000522:	bf00      	nop
 8000524:	e7fd      	b.n	8000522 <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8000526:	69bb      	ldr	r3, [r7, #24]
 8000528:	685b      	ldr	r3, [r3, #4]
 800052a:	2b00      	cmp	r3, #0
 800052c:	db0b      	blt.n	8000546 <vPortFree+0x72>
    __asm volatile
 800052e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000532:	f383 8811 	msr	BASEPRI, r3
 8000536:	f3bf 8f6f 	isb	sy
 800053a:	f3bf 8f4f 	dsb	sy
 800053e:	613b      	str	r3, [r7, #16]
}
 8000540:	bf00      	nop
 8000542:	bf00      	nop
 8000544:	e7fd      	b.n	8000542 <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8000546:	69bb      	ldr	r3, [r7, #24]
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	2b00      	cmp	r3, #0
 800054c:	d00b      	beq.n	8000566 <vPortFree+0x92>
    __asm volatile
 800054e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000552:	f383 8811 	msr	BASEPRI, r3
 8000556:	f3bf 8f6f 	isb	sy
 800055a:	f3bf 8f4f 	dsb	sy
 800055e:	60fb      	str	r3, [r7, #12]
}
 8000560:	bf00      	nop
 8000562:	bf00      	nop
 8000564:	e7fd      	b.n	8000562 <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8000566:	69bb      	ldr	r3, [r7, #24]
 8000568:	685b      	ldr	r3, [r3, #4]
 800056a:	2b00      	cmp	r3, #0
 800056c:	da1c      	bge.n	80005a8 <vPortFree+0xd4>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800056e:	69bb      	ldr	r3, [r7, #24]
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	2b00      	cmp	r3, #0
 8000574:	d118      	bne.n	80005a8 <vPortFree+0xd4>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8000576:	69bb      	ldr	r3, [r7, #24]
 8000578:	685b      	ldr	r3, [r3, #4]
 800057a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800057e:	69bb      	ldr	r3, [r7, #24]
 8000580:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 8000582:	f002 f81b 	bl	80025bc <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8000586:	69bb      	ldr	r3, [r7, #24]
 8000588:	685a      	ldr	r2, [r3, #4]
 800058a:	4b0b      	ldr	r3, [pc, #44]	@ (80005b8 <vPortFree+0xe4>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	4413      	add	r3, r2
 8000590:	4a09      	ldr	r2, [pc, #36]	@ (80005b8 <vPortFree+0xe4>)
 8000592:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8000594:	69b8      	ldr	r0, [r7, #24]
 8000596:	f000 f86d 	bl	8000674 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800059a:	4b08      	ldr	r3, [pc, #32]	@ (80005bc <vPortFree+0xe8>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	3301      	adds	r3, #1
 80005a0:	4a06      	ldr	r2, [pc, #24]	@ (80005bc <vPortFree+0xe8>)
 80005a2:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80005a4:	f002 f818 	bl	80025d8 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80005a8:	bf00      	nop
 80005aa:	3720      	adds	r7, #32
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bd80      	pop	{r7, pc}
 80005b0:	20000074 	.word	0x20000074
 80005b4:	20002873 	.word	0x20002873
 80005b8:	20002880 	.word	0x20002880
 80005bc:	2000288c 	.word	0x2000288c

080005c0 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80005c0:	b480      	push	{r7}
 80005c2:	b085      	sub	sp, #20
 80005c4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80005c6:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80005ca:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 80005cc:	4b24      	ldr	r3, [pc, #144]	@ (8000660 <prvHeapInit+0xa0>)
 80005ce:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	f003 0307 	and.w	r3, r3, #7
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d00c      	beq.n	80005f4 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	3307      	adds	r3, #7
 80005de:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	f023 0307 	bic.w	r3, r3, #7
 80005e6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 80005e8:	68ba      	ldr	r2, [r7, #8]
 80005ea:	68fb      	ldr	r3, [r7, #12]
 80005ec:	1ad3      	subs	r3, r2, r3
 80005ee:	4a1c      	ldr	r2, [pc, #112]	@ (8000660 <prvHeapInit+0xa0>)
 80005f0:	4413      	add	r3, r2
 80005f2:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	4a1b      	ldr	r2, [pc, #108]	@ (8000664 <prvHeapInit+0xa4>)
 80005f8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80005fa:	4b1a      	ldr	r3, [pc, #104]	@ (8000664 <prvHeapInit+0xa4>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 8000600:	68fa      	ldr	r2, [r7, #12]
 8000602:	68bb      	ldr	r3, [r7, #8]
 8000604:	4413      	add	r3, r2
 8000606:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8000608:	2208      	movs	r2, #8
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	1a9b      	subs	r3, r3, r2
 800060e:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	f023 0307 	bic.w	r3, r3, #7
 8000616:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	4a13      	ldr	r2, [pc, #76]	@ (8000668 <prvHeapInit+0xa8>)
 800061c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800061e:	4b12      	ldr	r3, [pc, #72]	@ (8000668 <prvHeapInit+0xa8>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	2200      	movs	r2, #0
 8000624:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8000626:	4b10      	ldr	r3, [pc, #64]	@ (8000668 <prvHeapInit+0xa8>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	2200      	movs	r2, #0
 800062c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8000632:	683b      	ldr	r3, [r7, #0]
 8000634:	687a      	ldr	r2, [r7, #4]
 8000636:	1ad2      	subs	r2, r2, r3
 8000638:	683b      	ldr	r3, [r7, #0]
 800063a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 800063c:	4b0a      	ldr	r3, [pc, #40]	@ (8000668 <prvHeapInit+0xa8>)
 800063e:	681a      	ldr	r2, [r3, #0]
 8000640:	683b      	ldr	r3, [r7, #0]
 8000642:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	685b      	ldr	r3, [r3, #4]
 8000648:	4a08      	ldr	r2, [pc, #32]	@ (800066c <prvHeapInit+0xac>)
 800064a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	685b      	ldr	r3, [r3, #4]
 8000650:	4a07      	ldr	r2, [pc, #28]	@ (8000670 <prvHeapInit+0xb0>)
 8000652:	6013      	str	r3, [r2, #0]
}
 8000654:	bf00      	nop
 8000656:	3714      	adds	r7, #20
 8000658:	46bd      	mov	sp, r7
 800065a:	bc80      	pop	{r7}
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	20000074 	.word	0x20000074
 8000664:	20002874 	.word	0x20002874
 8000668:	2000287c 	.word	0x2000287c
 800066c:	20002884 	.word	0x20002884
 8000670:	20002880 	.word	0x20002880

08000674 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8000674:	b480      	push	{r7}
 8000676:	b087      	sub	sp, #28
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 800067c:	4b36      	ldr	r3, [pc, #216]	@ (8000758 <prvInsertBlockIntoFreeList+0xe4>)
 800067e:	617b      	str	r3, [r7, #20]
 8000680:	e002      	b.n	8000688 <prvInsertBlockIntoFreeList+0x14>
 8000682:	697b      	ldr	r3, [r7, #20]
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	617b      	str	r3, [r7, #20]
 8000688:	697b      	ldr	r3, [r7, #20]
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	687a      	ldr	r2, [r7, #4]
 800068e:	429a      	cmp	r2, r3
 8000690:	d8f7      	bhi.n	8000682 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 8000692:	697b      	ldr	r3, [r7, #20]
 8000694:	4a30      	ldr	r2, [pc, #192]	@ (8000758 <prvInsertBlockIntoFreeList+0xe4>)
 8000696:	4293      	cmp	r3, r2
 8000698:	d018      	beq.n	80006cc <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 800069a:	697b      	ldr	r3, [r7, #20]
 800069c:	4a2f      	ldr	r2, [pc, #188]	@ (800075c <prvInsertBlockIntoFreeList+0xe8>)
 800069e:	4293      	cmp	r3, r2
 80006a0:	d305      	bcc.n	80006ae <prvInsertBlockIntoFreeList+0x3a>
 80006a2:	697b      	ldr	r3, [r7, #20]
 80006a4:	4a2e      	ldr	r2, [pc, #184]	@ (8000760 <prvInsertBlockIntoFreeList+0xec>)
 80006a6:	4293      	cmp	r3, r2
 80006a8:	d801      	bhi.n	80006ae <prvInsertBlockIntoFreeList+0x3a>
 80006aa:	2301      	movs	r3, #1
 80006ac:	e000      	b.n	80006b0 <prvInsertBlockIntoFreeList+0x3c>
 80006ae:	2300      	movs	r3, #0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d10b      	bne.n	80006cc <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 80006b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80006b8:	f383 8811 	msr	BASEPRI, r3
 80006bc:	f3bf 8f6f 	isb	sy
 80006c0:	f3bf 8f4f 	dsb	sy
 80006c4:	60fb      	str	r3, [r7, #12]
}
 80006c6:	bf00      	nop
 80006c8:	bf00      	nop
 80006ca:	e7fd      	b.n	80006c8 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80006cc:	697b      	ldr	r3, [r7, #20]
 80006ce:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80006d0:	697b      	ldr	r3, [r7, #20]
 80006d2:	685b      	ldr	r3, [r3, #4]
 80006d4:	693a      	ldr	r2, [r7, #16]
 80006d6:	4413      	add	r3, r2
 80006d8:	687a      	ldr	r2, [r7, #4]
 80006da:	429a      	cmp	r2, r3
 80006dc:	d108      	bne.n	80006f0 <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80006de:	697b      	ldr	r3, [r7, #20]
 80006e0:	685a      	ldr	r2, [r3, #4]
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	685b      	ldr	r3, [r3, #4]
 80006e6:	441a      	add	r2, r3
 80006e8:	697b      	ldr	r3, [r7, #20]
 80006ea:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80006ec:	697b      	ldr	r3, [r7, #20]
 80006ee:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	685b      	ldr	r3, [r3, #4]
 80006f8:	693a      	ldr	r2, [r7, #16]
 80006fa:	441a      	add	r2, r3
 80006fc:	697b      	ldr	r3, [r7, #20]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	429a      	cmp	r2, r3
 8000702:	d118      	bne.n	8000736 <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8000704:	697b      	ldr	r3, [r7, #20]
 8000706:	681a      	ldr	r2, [r3, #0]
 8000708:	4b16      	ldr	r3, [pc, #88]	@ (8000764 <prvInsertBlockIntoFreeList+0xf0>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	429a      	cmp	r2, r3
 800070e:	d00d      	beq.n	800072c <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	685a      	ldr	r2, [r3, #4]
 8000714:	697b      	ldr	r3, [r7, #20]
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	685b      	ldr	r3, [r3, #4]
 800071a:	441a      	add	r2, r3
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8000720:	697b      	ldr	r3, [r7, #20]
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	681a      	ldr	r2, [r3, #0]
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	601a      	str	r2, [r3, #0]
 800072a:	e008      	b.n	800073e <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 800072c:	4b0d      	ldr	r3, [pc, #52]	@ (8000764 <prvInsertBlockIntoFreeList+0xf0>)
 800072e:	681a      	ldr	r2, [r3, #0]
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	601a      	str	r2, [r3, #0]
 8000734:	e003      	b.n	800073e <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8000736:	697b      	ldr	r3, [r7, #20]
 8000738:	681a      	ldr	r2, [r3, #0]
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800073e:	697a      	ldr	r2, [r7, #20]
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	429a      	cmp	r2, r3
 8000744:	d002      	beq.n	800074c <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8000746:	697b      	ldr	r3, [r7, #20]
 8000748:	687a      	ldr	r2, [r7, #4]
 800074a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800074c:	bf00      	nop
 800074e:	371c      	adds	r7, #28
 8000750:	46bd      	mov	sp, r7
 8000752:	bc80      	pop	{r7}
 8000754:	4770      	bx	lr
 8000756:	bf00      	nop
 8000758:	20002874 	.word	0x20002874
 800075c:	20000074 	.word	0x20000074
 8000760:	20002873 	.word	0x20002873
 8000764:	2000287c 	.word	0x2000287c

08000768 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000768:	b480      	push	{r7}
 800076a:	b083      	sub	sp, #12
 800076c:	af00      	add	r7, sp, #0
 800076e:	4603      	mov	r3, r0
 8000770:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000776:	2b00      	cmp	r3, #0
 8000778:	db0b      	blt.n	8000792 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800077a:	79fb      	ldrb	r3, [r7, #7]
 800077c:	f003 021f 	and.w	r2, r3, #31
 8000780:	4906      	ldr	r1, [pc, #24]	@ (800079c <__NVIC_EnableIRQ+0x34>)
 8000782:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000786:	095b      	lsrs	r3, r3, #5
 8000788:	2001      	movs	r0, #1
 800078a:	fa00 f202 	lsl.w	r2, r0, r2
 800078e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000792:	bf00      	nop
 8000794:	370c      	adds	r7, #12
 8000796:	46bd      	mov	sp, r7
 8000798:	bc80      	pop	{r7}
 800079a:	4770      	bx	lr
 800079c:	e000e100 	.word	0xe000e100

080007a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007a0:	b480      	push	{r7}
 80007a2:	b083      	sub	sp, #12
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	4603      	mov	r3, r0
 80007a8:	6039      	str	r1, [r7, #0]
 80007aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	db0a      	blt.n	80007ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007b4:	683b      	ldr	r3, [r7, #0]
 80007b6:	b2da      	uxtb	r2, r3
 80007b8:	490c      	ldr	r1, [pc, #48]	@ (80007ec <__NVIC_SetPriority+0x4c>)
 80007ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007be:	0112      	lsls	r2, r2, #4
 80007c0:	b2d2      	uxtb	r2, r2
 80007c2:	440b      	add	r3, r1
 80007c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007c8:	e00a      	b.n	80007e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007ca:	683b      	ldr	r3, [r7, #0]
 80007cc:	b2da      	uxtb	r2, r3
 80007ce:	4908      	ldr	r1, [pc, #32]	@ (80007f0 <__NVIC_SetPriority+0x50>)
 80007d0:	79fb      	ldrb	r3, [r7, #7]
 80007d2:	f003 030f 	and.w	r3, r3, #15
 80007d6:	3b04      	subs	r3, #4
 80007d8:	0112      	lsls	r2, r2, #4
 80007da:	b2d2      	uxtb	r2, r2
 80007dc:	440b      	add	r3, r1
 80007de:	761a      	strb	r2, [r3, #24]
}
 80007e0:	bf00      	nop
 80007e2:	370c      	adds	r7, #12
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bc80      	pop	{r7}
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	e000e100 	.word	0xe000e100
 80007f0:	e000ed00 	.word	0xe000ed00

080007f4 <init_clk>:

#include "main.h"
//system clock init
void init_clk(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
	//step 1 choosing clock source
	RCC->CR|=RCC_CR_HSEON;    //choosing hse
 80007f8:	4b27      	ldr	r3, [pc, #156]	@ (8000898 <init_clk+0xa4>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	4a26      	ldr	r2, [pc, #152]	@ (8000898 <init_clk+0xa4>)
 80007fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000802:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_HSERDY));
 8000804:	bf00      	nop
 8000806:	4b24      	ldr	r3, [pc, #144]	@ (8000898 <init_clk+0xa4>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800080e:	2b00      	cmp	r3, #0
 8000810:	d0f9      	beq.n	8000806 <init_clk+0x12>

	//step 2 configure flash prefetch and latency
	FLASH->ACR|=FLASH_ACR_PRFTBE|FLASH_ACR_LATENCY_2;
 8000812:	4b22      	ldr	r3, [pc, #136]	@ (800089c <init_clk+0xa8>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4a21      	ldr	r2, [pc, #132]	@ (800089c <init_clk+0xa8>)
 8000818:	f043 0314 	orr.w	r3, r3, #20
 800081c:	6013      	str	r3, [r2, #0]

	//step 3 configurinh PLL
	RCC->CFGR|=RCC_CFGR_PLLSRC;            //hse as pll source
 800081e:	4b1e      	ldr	r3, [pc, #120]	@ (8000898 <init_clk+0xa4>)
 8000820:	685b      	ldr	r3, [r3, #4]
 8000822:	4a1d      	ldr	r2, [pc, #116]	@ (8000898 <init_clk+0xa4>)
 8000824:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000828:	6053      	str	r3, [r2, #4]
	RCC->CFGR&=~RCC_CFGR_PLLXTPRE_HSE;     //hse before pll not divided
 800082a:	4b1b      	ldr	r3, [pc, #108]	@ (8000898 <init_clk+0xa4>)
 800082c:	4a1a      	ldr	r2, [pc, #104]	@ (8000898 <init_clk+0xa4>)
 800082e:	685b      	ldr	r3, [r3, #4]
 8000830:	6053      	str	r3, [r2, #4]
	RCC->CFGR|=RCC_CFGR_PLLMULL9;         //pll multipiler
 8000832:	4b19      	ldr	r3, [pc, #100]	@ (8000898 <init_clk+0xa4>)
 8000834:	685b      	ldr	r3, [r3, #4]
 8000836:	4a18      	ldr	r2, [pc, #96]	@ (8000898 <init_clk+0xa4>)
 8000838:	f443 13e0 	orr.w	r3, r3, #1835008	@ 0x1c0000
 800083c:	6053      	str	r3, [r2, #4]

	// configuring speed of AHB,APB1,APB2
	RCC->CFGR|=RCC_CFGR_HPRE_DIV1;       //AHB =SYSCLK(72)
 800083e:	4b16      	ldr	r3, [pc, #88]	@ (8000898 <init_clk+0xa4>)
 8000840:	4a15      	ldr	r2, [pc, #84]	@ (8000898 <init_clk+0xa4>)
 8000842:	685b      	ldr	r3, [r3, #4]
 8000844:	6053      	str	r3, [r2, #4]
	RCC->CFGR|=RCC_CFGR_PPRE2_DIV1;      //APB2=72mhz
 8000846:	4b14      	ldr	r3, [pc, #80]	@ (8000898 <init_clk+0xa4>)
 8000848:	4a13      	ldr	r2, [pc, #76]	@ (8000898 <init_clk+0xa4>)
 800084a:	685b      	ldr	r3, [r3, #4]
 800084c:	6053      	str	r3, [r2, #4]
	RCC->CFGR|=RCC_CFGR_PPRE1_DIV2;      //APB1=36mhz
 800084e:	4b12      	ldr	r3, [pc, #72]	@ (8000898 <init_clk+0xa4>)
 8000850:	685b      	ldr	r3, [r3, #4]
 8000852:	4a11      	ldr	r2, [pc, #68]	@ (8000898 <init_clk+0xa4>)
 8000854:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000858:	6053      	str	r3, [r2, #4]


	//step 4 enable PLL and wait to get ready
	RCC->CR|=RCC_CR_PLLON;   //enable the PLL
 800085a:	4b0f      	ldr	r3, [pc, #60]	@ (8000898 <init_clk+0xa4>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	4a0e      	ldr	r2, [pc, #56]	@ (8000898 <init_clk+0xa4>)
 8000860:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000864:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_PLLRDY));
 8000866:	bf00      	nop
 8000868:	4b0b      	ldr	r3, [pc, #44]	@ (8000898 <init_clk+0xa4>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000870:	2b00      	cmp	r3, #0
 8000872:	d0f9      	beq.n	8000868 <init_clk+0x74>


	//step 5 enabling the systems clock
	RCC->CFGR|=RCC_CFGR_SW_PLL;
 8000874:	4b08      	ldr	r3, [pc, #32]	@ (8000898 <init_clk+0xa4>)
 8000876:	685b      	ldr	r3, [r3, #4]
 8000878:	4a07      	ldr	r2, [pc, #28]	@ (8000898 <init_clk+0xa4>)
 800087a:	f043 0302 	orr.w	r3, r3, #2
 800087e:	6053      	str	r3, [r2, #4]
	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL));
 8000880:	bf00      	nop
 8000882:	4b05      	ldr	r3, [pc, #20]	@ (8000898 <init_clk+0xa4>)
 8000884:	685b      	ldr	r3, [r3, #4]
 8000886:	f003 0308 	and.w	r3, r3, #8
 800088a:	2b00      	cmp	r3, #0
 800088c:	d0f9      	beq.n	8000882 <init_clk+0x8e>
}
 800088e:	bf00      	nop
 8000890:	bf00      	nop
 8000892:	46bd      	mov	sp, r7
 8000894:	bc80      	pop	{r7}
 8000896:	4770      	bx	lr
 8000898:	40021000 	.word	0x40021000
 800089c:	40022000 	.word	0x40022000

080008a0 <init_adc>:


//adc1 setup for channel PA0 lm35, PA1 voltgae sensor , PA2 poteontmeter
void init_adc(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
	//step 1 enable the clock
	RCC->APB2ENR|=RCC_APB2ENR_IOPAEN;       //GPIOA clock enable
 80008a6:	4b3d      	ldr	r3, [pc, #244]	@ (800099c <init_adc+0xfc>)
 80008a8:	699b      	ldr	r3, [r3, #24]
 80008aa:	4a3c      	ldr	r2, [pc, #240]	@ (800099c <init_adc+0xfc>)
 80008ac:	f043 0304 	orr.w	r3, r3, #4
 80008b0:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR|=RCC_APB2ENR_ADC1EN;       //clk for ADC1 enbaled
 80008b2:	4b3a      	ldr	r3, [pc, #232]	@ (800099c <init_adc+0xfc>)
 80008b4:	699b      	ldr	r3, [r3, #24]
 80008b6:	4a39      	ldr	r2, [pc, #228]	@ (800099c <init_adc+0xfc>)
 80008b8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80008bc:	6193      	str	r3, [r2, #24]


	//step 2 setting the PA0,PA1,PA2 as input analog mode
	//PA0
	GPIOA->CRL&=~(GPIO_CRL_MODE0);    //input mode
 80008be:	4b38      	ldr	r3, [pc, #224]	@ (80009a0 <init_adc+0x100>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	4a37      	ldr	r2, [pc, #220]	@ (80009a0 <init_adc+0x100>)
 80008c4:	f023 0303 	bic.w	r3, r3, #3
 80008c8:	6013      	str	r3, [r2, #0]
	GPIOA->CRL&=~GPIO_CRL_CNF0;       // analog mode
 80008ca:	4b35      	ldr	r3, [pc, #212]	@ (80009a0 <init_adc+0x100>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	4a34      	ldr	r2, [pc, #208]	@ (80009a0 <init_adc+0x100>)
 80008d0:	f023 030c 	bic.w	r3, r3, #12
 80008d4:	6013      	str	r3, [r2, #0]

	//PA1
	GPIOA->CRL&=~(GPIO_CRL_MODE1);    //input mode
 80008d6:	4b32      	ldr	r3, [pc, #200]	@ (80009a0 <init_adc+0x100>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	4a31      	ldr	r2, [pc, #196]	@ (80009a0 <init_adc+0x100>)
 80008dc:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80008e0:	6013      	str	r3, [r2, #0]
	GPIOA->CRL&=~GPIO_CRL_CNF1;       // analog mode
 80008e2:	4b2f      	ldr	r3, [pc, #188]	@ (80009a0 <init_adc+0x100>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	4a2e      	ldr	r2, [pc, #184]	@ (80009a0 <init_adc+0x100>)
 80008e8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80008ec:	6013      	str	r3, [r2, #0]

	//PA2
	GPIOA->CRL&=~(GPIO_CRL_MODE2);    //input mode
 80008ee:	4b2c      	ldr	r3, [pc, #176]	@ (80009a0 <init_adc+0x100>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	4a2b      	ldr	r2, [pc, #172]	@ (80009a0 <init_adc+0x100>)
 80008f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80008f8:	6013      	str	r3, [r2, #0]
	GPIOA->CRL&=~GPIO_CRL_CNF2;       // analog mode
 80008fa:	4b29      	ldr	r3, [pc, #164]	@ (80009a0 <init_adc+0x100>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	4a28      	ldr	r2, [pc, #160]	@ (80009a0 <init_adc+0x100>)
 8000900:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000904:	6013      	str	r3, [r2, #0]

	//step 3 power on adc
	ADC1->CR2|=ADC_CR2_ADON;          //ADON=1
 8000906:	4b27      	ldr	r3, [pc, #156]	@ (80009a4 <init_adc+0x104>)
 8000908:	689b      	ldr	r3, [r3, #8]
 800090a:	4a26      	ldr	r2, [pc, #152]	@ (80009a4 <init_adc+0x104>)
 800090c:	f043 0301 	orr.w	r3, r3, #1
 8000910:	6093      	str	r3, [r2, #8]
	for(volatile int i=0;i<10000;i++) //intentionllay
 8000912:	2300      	movs	r3, #0
 8000914:	607b      	str	r3, [r7, #4]
 8000916:	e002      	b.n	800091e <init_adc+0x7e>
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	3301      	adds	r3, #1
 800091c:	607b      	str	r3, [r7, #4]
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000924:	4293      	cmp	r3, r2
 8000926:	ddf7      	ble.n	8000918 <init_adc+0x78>
		}

	// Start 4 calibration

	//reset clabiration
	ADC1->CR2 |= ADC_CR2_RSTCAL;
 8000928:	4b1e      	ldr	r3, [pc, #120]	@ (80009a4 <init_adc+0x104>)
 800092a:	689b      	ldr	r3, [r3, #8]
 800092c:	4a1d      	ldr	r2, [pc, #116]	@ (80009a4 <init_adc+0x104>)
 800092e:	f043 0308 	orr.w	r3, r3, #8
 8000932:	6093      	str	r3, [r2, #8]
	while(ADC1->CR2 & ADC_CR2_RSTCAL);
 8000934:	bf00      	nop
 8000936:	4b1b      	ldr	r3, [pc, #108]	@ (80009a4 <init_adc+0x104>)
 8000938:	689b      	ldr	r3, [r3, #8]
 800093a:	f003 0308 	and.w	r3, r3, #8
 800093e:	2b00      	cmp	r3, #0
 8000940:	d1f9      	bne.n	8000936 <init_adc+0x96>

	//again calibrate
	ADC1->CR2 |= ADC_CR2_CAL;
 8000942:	4b18      	ldr	r3, [pc, #96]	@ (80009a4 <init_adc+0x104>)
 8000944:	689b      	ldr	r3, [r3, #8]
 8000946:	4a17      	ldr	r2, [pc, #92]	@ (80009a4 <init_adc+0x104>)
 8000948:	f043 0304 	orr.w	r3, r3, #4
 800094c:	6093      	str	r3, [r2, #8]
	while(ADC1->CR2 & ADC_CR2_CAL);
 800094e:	bf00      	nop
 8000950:	4b14      	ldr	r3, [pc, #80]	@ (80009a4 <init_adc+0x104>)
 8000952:	689b      	ldr	r3, [r3, #8]
 8000954:	f003 0304 	and.w	r3, r3, #4
 8000958:	2b00      	cmp	r3, #0
 800095a:	d1f9      	bne.n	8000950 <init_adc+0xb0>

	//step 5 setting adc clk
	RCC->CFGR &= ~RCC_CFGR_ADCPRE;
 800095c:	4b0f      	ldr	r3, [pc, #60]	@ (800099c <init_adc+0xfc>)
 800095e:	685b      	ldr	r3, [r3, #4]
 8000960:	4a0e      	ldr	r2, [pc, #56]	@ (800099c <init_adc+0xfc>)
 8000962:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000966:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= RCC_CFGR_ADCPRE_DIV6;   // 72 / 6 = 12 MHz (VALID)
 8000968:	4b0c      	ldr	r3, [pc, #48]	@ (800099c <init_adc+0xfc>)
 800096a:	685b      	ldr	r3, [r3, #4]
 800096c:	4a0b      	ldr	r2, [pc, #44]	@ (800099c <init_adc+0xfc>)
 800096e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000972:	6053      	str	r3, [r2, #4]

	//step 6 setting up sampling time of 55cycles for ch0,1,2
	ADC1->SMPR2&=~((0x7 << 0) | (0x7 << 3) | (0x7 << 6));
 8000974:	4b0b      	ldr	r3, [pc, #44]	@ (80009a4 <init_adc+0x104>)
 8000976:	691b      	ldr	r3, [r3, #16]
 8000978:	4a0a      	ldr	r2, [pc, #40]	@ (80009a4 <init_adc+0x104>)
 800097a:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 800097e:	f023 0301 	bic.w	r3, r3, #1
 8000982:	6113      	str	r3, [r2, #16]
	ADC1->SMPR2|=((0x6 << 0) | (0x6 << 3) | (0x6 << 6));
 8000984:	4b07      	ldr	r3, [pc, #28]	@ (80009a4 <init_adc+0x104>)
 8000986:	691b      	ldr	r3, [r3, #16]
 8000988:	4a06      	ldr	r2, [pc, #24]	@ (80009a4 <init_adc+0x104>)
 800098a:	f443 73db 	orr.w	r3, r3, #438	@ 0x1b6
 800098e:	6113      	str	r3, [r2, #16]
}
 8000990:	bf00      	nop
 8000992:	370c      	adds	r7, #12
 8000994:	46bd      	mov	sp, r7
 8000996:	bc80      	pop	{r7}
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop
 800099c:	40021000 	.word	0x40021000
 80009a0:	40010800 	.word	0x40010800
 80009a4:	40012400 	.word	0x40012400

080009a8 <init_switch>:

//configuring PA3 as input pin and enabling interrupt
void init_switch(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
    // step 1 Enable GPIOA clock AFIOA
    RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 80009ac:	4b1c      	ldr	r3, [pc, #112]	@ (8000a20 <init_switch+0x78>)
 80009ae:	699b      	ldr	r3, [r3, #24]
 80009b0:	4a1b      	ldr	r2, [pc, #108]	@ (8000a20 <init_switch+0x78>)
 80009b2:	f043 0304 	orr.w	r3, r3, #4
 80009b6:	6193      	str	r3, [r2, #24]
    RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;
 80009b8:	4b19      	ldr	r3, [pc, #100]	@ (8000a20 <init_switch+0x78>)
 80009ba:	699b      	ldr	r3, [r3, #24]
 80009bc:	4a18      	ldr	r2, [pc, #96]	@ (8000a20 <init_switch+0x78>)
 80009be:	f043 0301 	orr.w	r3, r3, #1
 80009c2:	6193      	str	r3, [r2, #24]

    // step 2 Clear MODE3 and CNF3 (4 bits total)
    GPIOA->CRL &= ~(0xF << (3 * 4));
 80009c4:	4b17      	ldr	r3, [pc, #92]	@ (8000a24 <init_switch+0x7c>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4a16      	ldr	r2, [pc, #88]	@ (8000a24 <init_switch+0x7c>)
 80009ca:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80009ce:	6013      	str	r3, [r2, #0]

    // step 3 Set CNF3 = 10 (input pull-up/pull-down)
    GPIOA->CRL |= (0x8 << (3 * 4));
 80009d0:	4b14      	ldr	r3, [pc, #80]	@ (8000a24 <init_switch+0x7c>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	4a13      	ldr	r2, [pc, #76]	@ (8000a24 <init_switch+0x7c>)
 80009d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80009da:	6013      	str	r3, [r2, #0]

    // step 4 Enable Pull-up (ODR bit = 1  pull-up)
    GPIOA->ODR |= (1 << 3);
 80009dc:	4b11      	ldr	r3, [pc, #68]	@ (8000a24 <init_switch+0x7c>)
 80009de:	68db      	ldr	r3, [r3, #12]
 80009e0:	4a10      	ldr	r2, [pc, #64]	@ (8000a24 <init_switch+0x7c>)
 80009e2:	f043 0308 	orr.w	r3, r3, #8
 80009e6:	60d3      	str	r3, [r2, #12]

    //step 5 conneting the EXTI     EXTICR[0] controls EXTI0,1,2,3
    AFIO->EXTICR[0] &= ~(0xF << 12);     // EXTI3 = Port A
 80009e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000a28 <init_switch+0x80>)
 80009ea:	689b      	ldr	r3, [r3, #8]
 80009ec:	4a0e      	ldr	r2, [pc, #56]	@ (8000a28 <init_switch+0x80>)
 80009ee:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80009f2:	6093      	str	r3, [r2, #8]

    //step configuring EXTI 3 line
    EXTI->IMR  |= (1 << 3);              // Unmask EXTI3
 80009f4:	4b0d      	ldr	r3, [pc, #52]	@ (8000a2c <init_switch+0x84>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a0c      	ldr	r2, [pc, #48]	@ (8000a2c <init_switch+0x84>)
 80009fa:	f043 0308 	orr.w	r3, r3, #8
 80009fe:	6013      	str	r3, [r2, #0]
    EXTI->FTSR |= (1 << 3);              // enabling Falling edge trigger
 8000a00:	4b0a      	ldr	r3, [pc, #40]	@ (8000a2c <init_switch+0x84>)
 8000a02:	68db      	ldr	r3, [r3, #12]
 8000a04:	4a09      	ldr	r2, [pc, #36]	@ (8000a2c <init_switch+0x84>)
 8000a06:	f043 0308 	orr.w	r3, r3, #8
 8000a0a:	60d3      	str	r3, [r2, #12]

    //enabling the IRQ
    NVIC_EnableIRQ(EXTI3_IRQn);
 8000a0c:	2009      	movs	r0, #9
 8000a0e:	f7ff feab 	bl	8000768 <__NVIC_EnableIRQ>
    NVIC_SetPriority(EXTI3_IRQn, 5);
 8000a12:	2105      	movs	r1, #5
 8000a14:	2009      	movs	r0, #9
 8000a16:	f7ff fec3 	bl	80007a0 <__NVIC_SetPriority>
}
 8000a1a:	bf00      	nop
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40021000 	.word	0x40021000
 8000a24:	40010800 	.word	0x40010800
 8000a28:	40010000 	.word	0x40010000
 8000a2c:	40010400 	.word	0x40010400

08000a30 <init_uart1>:

void init_uart1(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
	// Step 1: Enable clocks
	RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;    // GPIOA
 8000a34:	4b15      	ldr	r3, [pc, #84]	@ (8000a8c <init_uart1+0x5c>)
 8000a36:	699b      	ldr	r3, [r3, #24]
 8000a38:	4a14      	ldr	r2, [pc, #80]	@ (8000a8c <init_uart1+0x5c>)
 8000a3a:	f043 0304 	orr.w	r3, r3, #4
 8000a3e:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR |= RCC_APB2ENR_USART1EN; // USART1
 8000a40:	4b12      	ldr	r3, [pc, #72]	@ (8000a8c <init_uart1+0x5c>)
 8000a42:	699b      	ldr	r3, [r3, #24]
 8000a44:	4a11      	ldr	r2, [pc, #68]	@ (8000a8c <init_uart1+0x5c>)
 8000a46:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a4a:	6193      	str	r3, [r2, #24]

	// Step 2: Configure PA9 (TX) as AF Push-Pull, 50MHz
	GPIOA->CRH &= ~(0xF << 4);      // Clear bits for PA9
 8000a4c:	4b10      	ldr	r3, [pc, #64]	@ (8000a90 <init_uart1+0x60>)
 8000a4e:	685b      	ldr	r3, [r3, #4]
 8000a50:	4a0f      	ldr	r2, [pc, #60]	@ (8000a90 <init_uart1+0x60>)
 8000a52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000a56:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |=  (0xB << 4);      // MODE=11 (50MHz), CNF=10 (AF PP)
 8000a58:	4b0d      	ldr	r3, [pc, #52]	@ (8000a90 <init_uart1+0x60>)
 8000a5a:	685b      	ldr	r3, [r3, #4]
 8000a5c:	4a0c      	ldr	r2, [pc, #48]	@ (8000a90 <init_uart1+0x60>)
 8000a5e:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8000a62:	6053      	str	r3, [r2, #4]


	// Step 3: Set baud rate (9600 for 72MHz)
	USART1->BRR = (468 << 4) | 12;
 8000a64:	4b0b      	ldr	r3, [pc, #44]	@ (8000a94 <init_uart1+0x64>)
 8000a66:	f641 524c 	movw	r2, #7500	@ 0x1d4c
 8000a6a:	609a      	str	r2, [r3, #8]

	// Step 5: Enable TX, RX and USART
	USART1->CR1 |= USART_CR1_TE;  // Transmitter enable
 8000a6c:	4b09      	ldr	r3, [pc, #36]	@ (8000a94 <init_uart1+0x64>)
 8000a6e:	68db      	ldr	r3, [r3, #12]
 8000a70:	4a08      	ldr	r2, [pc, #32]	@ (8000a94 <init_uart1+0x64>)
 8000a72:	f043 0308 	orr.w	r3, r3, #8
 8000a76:	60d3      	str	r3, [r2, #12]
	USART1->CR1 |= USART_CR1_UE;  // USART enable
 8000a78:	4b06      	ldr	r3, [pc, #24]	@ (8000a94 <init_uart1+0x64>)
 8000a7a:	68db      	ldr	r3, [r3, #12]
 8000a7c:	4a05      	ldr	r2, [pc, #20]	@ (8000a94 <init_uart1+0x64>)
 8000a7e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000a82:	60d3      	str	r3, [r2, #12]

}
 8000a84:	bf00      	nop
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bc80      	pop	{r7}
 8000a8a:	4770      	bx	lr
 8000a8c:	40021000 	.word	0x40021000
 8000a90:	40010800 	.word	0x40010800
 8000a94:	40013800 	.word	0x40013800

08000a98 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b083      	sub	sp, #12
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	f103 0208 	add.w	r2, r3, #8
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	f04f 32ff 	mov.w	r2, #4294967295
 8000ab0:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	f103 0208 	add.w	r2, r3, #8
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	f103 0208 	add.w	r2, r3, #8
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	2200      	movs	r2, #0
 8000aca:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 8000acc:	bf00      	nop
 8000ace:	370c      	adds	r7, #12
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bc80      	pop	{r7}
 8000ad4:	4770      	bx	lr

08000ad6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000ad6:	b480      	push	{r7}
 8000ad8:	b083      	sub	sp, #12
 8000ada:	af00      	add	r7, sp, #0
 8000adc:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 8000ae4:	bf00      	nop
 8000ae6:	370c      	adds	r7, #12
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bc80      	pop	{r7}
 8000aec:	4770      	bx	lr

08000aee <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8000aee:	b480      	push	{r7}
 8000af0:	b085      	sub	sp, #20
 8000af2:	af00      	add	r7, sp, #0
 8000af4:	6078      	str	r0, [r7, #4]
 8000af6:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000af8:	683b      	ldr	r3, [r7, #0]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8000afe:	68bb      	ldr	r3, [r7, #8]
 8000b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b04:	d103      	bne.n	8000b0e <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	691b      	ldr	r3, [r3, #16]
 8000b0a:	60fb      	str	r3, [r7, #12]
 8000b0c:	e00c      	b.n	8000b28 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	3308      	adds	r3, #8
 8000b12:	60fb      	str	r3, [r7, #12]
 8000b14:	e002      	b.n	8000b1c <vListInsert+0x2e>
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	685b      	ldr	r3, [r3, #4]
 8000b1a:	60fb      	str	r3, [r7, #12]
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	68ba      	ldr	r2, [r7, #8]
 8000b24:	429a      	cmp	r2, r3
 8000b26:	d2f6      	bcs.n	8000b16 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	685a      	ldr	r2, [r3, #4]
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	685b      	ldr	r3, [r3, #4]
 8000b34:	683a      	ldr	r2, [r7, #0]
 8000b36:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	68fa      	ldr	r2, [r7, #12]
 8000b3c:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	683a      	ldr	r2, [r7, #0]
 8000b42:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	687a      	ldr	r2, [r7, #4]
 8000b48:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	1c5a      	adds	r2, r3, #1
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 8000b54:	bf00      	nop
 8000b56:	3714      	adds	r7, #20
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bc80      	pop	{r7}
 8000b5c:	4770      	bx	lr

08000b5e <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000b5e:	b480      	push	{r7}
 8000b60:	b085      	sub	sp, #20
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	691b      	ldr	r3, [r3, #16]
 8000b6a:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	687a      	ldr	r2, [r7, #4]
 8000b72:	6892      	ldr	r2, [r2, #8]
 8000b74:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	689b      	ldr	r3, [r3, #8]
 8000b7a:	687a      	ldr	r2, [r7, #4]
 8000b7c:	6852      	ldr	r2, [r2, #4]
 8000b7e:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	685b      	ldr	r3, [r3, #4]
 8000b84:	687a      	ldr	r2, [r7, #4]
 8000b86:	429a      	cmp	r2, r3
 8000b88:	d103      	bne.n	8000b92 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	689a      	ldr	r2, [r3, #8]
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	2200      	movs	r2, #0
 8000b96:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	1e5a      	subs	r2, r3, #1
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	681b      	ldr	r3, [r3, #0]
}
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	3714      	adds	r7, #20
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bc80      	pop	{r7}
 8000bae:	4770      	bx	lr

08000bb0 <main>:




int main(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af02      	add	r7, sp, #8
	init_clk();
 8000bb6:	f7ff fe1d 	bl	80007f4 <init_clk>
	init_adc();
 8000bba:	f7ff fe71 	bl	80008a0 <init_adc>
	init_switch();
 8000bbe:	f7ff fef3 	bl	80009a8 <init_switch>
	init_uart1();
 8000bc2:	f7ff ff35 	bl	8000a30 <init_uart1>

	// control semaphore
	xSwitchSemaphore=xSemaphoreCreateBinary();
 8000bc6:	2203      	movs	r2, #3
 8000bc8:	2100      	movs	r1, #0
 8000bca:	2001      	movs	r0, #1
 8000bcc:	f000 fca0 	bl	8001510 <xQueueGenericCreate>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	4a2c      	ldr	r2, [pc, #176]	@ (8000c84 <main+0xd4>)
 8000bd4:	6013      	str	r3, [r2, #0]
	if(xSwitchSemaphore==NULL)
 8000bd6:	4b2b      	ldr	r3, [pc, #172]	@ (8000c84 <main+0xd4>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d101      	bne.n	8000be2 <main+0x32>
	{
		while(1);
 8000bde:	bf00      	nop
 8000be0:	e7fd      	b.n	8000bde <main+0x2e>
	}
	xSensorQueue= xQueueCreate(10,sizeof(sensor_message));
 8000be2:	2200      	movs	r2, #0
 8000be4:	2104      	movs	r1, #4
 8000be6:	200a      	movs	r0, #10
 8000be8:	f000 fc92 	bl	8001510 <xQueueGenericCreate>
 8000bec:	4603      	mov	r3, r0
 8000bee:	4a26      	ldr	r2, [pc, #152]	@ (8000c88 <main+0xd8>)
 8000bf0:	6013      	str	r3, [r2, #0]
	if(xSensorQueue == NULL)
 8000bf2:	4b25      	ldr	r3, [pc, #148]	@ (8000c88 <main+0xd8>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d101      	bne.n	8000bfe <main+0x4e>
	{
		while(1);   //failed to create queue
 8000bfa:	bf00      	nop
 8000bfc:	e7fd      	b.n	8000bfa <main+0x4a>

	}

	// creating ADC mutex
	xADCMutex=xSemaphoreCreateMutex();
 8000bfe:	2001      	movs	r0, #1
 8000c00:	f000 fd0e 	bl	8001620 <xQueueCreateMutex>
 8000c04:	4603      	mov	r3, r0
 8000c06:	4a21      	ldr	r2, [pc, #132]	@ (8000c8c <main+0xdc>)
 8000c08:	6013      	str	r3, [r2, #0]
	if(xADCMutex==NULL)
 8000c0a:	4b20      	ldr	r3, [pc, #128]	@ (8000c8c <main+0xdc>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d101      	bne.n	8000c16 <main+0x66>
	{
		while(1);   //Mutex creation failed
 8000c12:	bf00      	nop
 8000c14:	e7fd      	b.n	8000c12 <main+0x62>
	}

	//xTaskCreate(taskfucntion,task name,stack size,fucntion argument,priorites,Task id)

	xTaskCreate(Temperature_task,"TempTask",200,NULL,1,NULL);
 8000c16:	2300      	movs	r3, #0
 8000c18:	9301      	str	r3, [sp, #4]
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	9300      	str	r3, [sp, #0]
 8000c1e:	2300      	movs	r3, #0
 8000c20:	22c8      	movs	r2, #200	@ 0xc8
 8000c22:	491b      	ldr	r1, [pc, #108]	@ (8000c90 <main+0xe0>)
 8000c24:	481b      	ldr	r0, [pc, #108]	@ (8000c94 <main+0xe4>)
 8000c26:	f001 fabb 	bl	80021a0 <xTaskCreate>
	xTaskCreate(Voltage_task,"VoltTask",200,NULL,1,NULL);
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	9301      	str	r3, [sp, #4]
 8000c2e:	2301      	movs	r3, #1
 8000c30:	9300      	str	r3, [sp, #0]
 8000c32:	2300      	movs	r3, #0
 8000c34:	22c8      	movs	r2, #200	@ 0xc8
 8000c36:	4918      	ldr	r1, [pc, #96]	@ (8000c98 <main+0xe8>)
 8000c38:	4818      	ldr	r0, [pc, #96]	@ (8000c9c <main+0xec>)
 8000c3a:	f001 fab1 	bl	80021a0 <xTaskCreate>
	xTaskCreate(Pot_task,"PotTask",200,NULL,1,NULL);
 8000c3e:	2300      	movs	r3, #0
 8000c40:	9301      	str	r3, [sp, #4]
 8000c42:	2301      	movs	r3, #1
 8000c44:	9300      	str	r3, [sp, #0]
 8000c46:	2300      	movs	r3, #0
 8000c48:	22c8      	movs	r2, #200	@ 0xc8
 8000c4a:	4915      	ldr	r1, [pc, #84]	@ (8000ca0 <main+0xf0>)
 8000c4c:	4815      	ldr	r0, [pc, #84]	@ (8000ca4 <main+0xf4>)
 8000c4e:	f001 faa7 	bl	80021a0 <xTaskCreate>
	xTaskCreate(UART_task,"UARTTask",200,NULL,2,NULL);
 8000c52:	2300      	movs	r3, #0
 8000c54:	9301      	str	r3, [sp, #4]
 8000c56:	2302      	movs	r3, #2
 8000c58:	9300      	str	r3, [sp, #0]
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	22c8      	movs	r2, #200	@ 0xc8
 8000c5e:	4912      	ldr	r1, [pc, #72]	@ (8000ca8 <main+0xf8>)
 8000c60:	4812      	ldr	r0, [pc, #72]	@ (8000cac <main+0xfc>)
 8000c62:	f001 fa9d 	bl	80021a0 <xTaskCreate>
	xTaskCreate(SwitchControlTask, "SwitchCtrl", 200, NULL, 3, NULL);
 8000c66:	2300      	movs	r3, #0
 8000c68:	9301      	str	r3, [sp, #4]
 8000c6a:	2303      	movs	r3, #3
 8000c6c:	9300      	str	r3, [sp, #0]
 8000c6e:	2300      	movs	r3, #0
 8000c70:	22c8      	movs	r2, #200	@ 0xc8
 8000c72:	490f      	ldr	r1, [pc, #60]	@ (8000cb0 <main+0x100>)
 8000c74:	480f      	ldr	r0, [pc, #60]	@ (8000cb4 <main+0x104>)
 8000c76:	f001 fa93 	bl	80021a0 <xTaskCreate>

	/*Start schduler*/
	vTaskStartScheduler();
 8000c7a:	f001 fc5b 	bl	8002534 <vTaskStartScheduler>
    /* Loop forever */
	for(;;)
 8000c7e:	bf00      	nop
 8000c80:	e7fd      	b.n	8000c7e <main+0xce>
 8000c82:	bf00      	nop
 8000c84:	20002898 	.word	0x20002898
 8000c88:	20002890 	.word	0x20002890
 8000c8c:	20002894 	.word	0x20002894
 8000c90:	08004440 	.word	0x08004440
 8000c94:	08001151 	.word	0x08001151
 8000c98:	0800444c 	.word	0x0800444c
 8000c9c:	080011d9 	.word	0x080011d9
 8000ca0:	08004458 	.word	0x08004458
 8000ca4:	0800125d 	.word	0x0800125d
 8000ca8:	08004460 	.word	0x08004460
 8000cac:	080012e5 	.word	0x080012e5
 8000cb0:	0800446c 	.word	0x0800446c
 8000cb4:	080013b5 	.word	0x080013b5

08000cb8 <vApplicationMallocFailedHook>:
	}
}


void vApplicationMallocFailedHook(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
    // Called if pvPortMalloc fails
    while(1); // stop here for debugging
 8000cbc:	bf00      	nop
 8000cbe:	e7fd      	b.n	8000cbc <vApplicationMallocFailedHook+0x4>

08000cc0 <vApplicationStackOverflowHook>:
}

void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b083      	sub	sp, #12
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
 8000cc8:	6039      	str	r1, [r7, #0]
    // Called on stack overflow
    (void)xTask;
    (void)pcTaskName;
    while(1); // stop here for debugging
 8000cca:	bf00      	nop
 8000ccc:	e7fd      	b.n	8000cca <vApplicationStackOverflowHook+0xa>
	...

08000cd0 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b085      	sub	sp, #20
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	60f8      	str	r0, [r7, #12]
 8000cd8:	60b9      	str	r1, [r7, #8]
 8000cda:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	3b04      	subs	r3, #4
 8000ce0:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000ce8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	3b04      	subs	r3, #4
 8000cee:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8000cf0:	68bb      	ldr	r3, [r7, #8]
 8000cf2:	f023 0201 	bic.w	r2, r3, #1
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	3b04      	subs	r3, #4
 8000cfe:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8000d00:	4a08      	ldr	r2, [pc, #32]	@ (8000d24 <pxPortInitialiseStack+0x54>)
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	3b14      	subs	r3, #20
 8000d0a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 8000d0c:	687a      	ldr	r2, [r7, #4]
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	3b20      	subs	r3, #32
 8000d16:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8000d18:	68fb      	ldr	r3, [r7, #12]
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	3714      	adds	r7, #20
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bc80      	pop	{r7}
 8000d22:	4770      	bx	lr
 8000d24:	08000d29 	.word	0x08000d29

08000d28 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b085      	sub	sp, #20
 8000d2c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8000d32:	4b12      	ldr	r3, [pc, #72]	@ (8000d7c <prvTaskExitError+0x54>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d3a:	d00b      	beq.n	8000d54 <prvTaskExitError+0x2c>
    __asm volatile
 8000d3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000d40:	f383 8811 	msr	BASEPRI, r3
 8000d44:	f3bf 8f6f 	isb	sy
 8000d48:	f3bf 8f4f 	dsb	sy
 8000d4c:	60fb      	str	r3, [r7, #12]
}
 8000d4e:	bf00      	nop
 8000d50:	bf00      	nop
 8000d52:	e7fd      	b.n	8000d50 <prvTaskExitError+0x28>
    __asm volatile
 8000d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000d58:	f383 8811 	msr	BASEPRI, r3
 8000d5c:	f3bf 8f6f 	isb	sy
 8000d60:	f3bf 8f4f 	dsb	sy
 8000d64:	60bb      	str	r3, [r7, #8]
}
 8000d66:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8000d68:	bf00      	nop
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d0fc      	beq.n	8000d6a <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8000d70:	bf00      	nop
 8000d72:	bf00      	nop
 8000d74:	3714      	adds	r7, #20
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bc80      	pop	{r7}
 8000d7a:	4770      	bx	lr
 8000d7c:	20000004 	.word	0x20000004

08000d80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8000d80:	4b07      	ldr	r3, [pc, #28]	@ (8000da0 <pxCurrentTCBConst2>)
 8000d82:	6819      	ldr	r1, [r3, #0]
 8000d84:	6808      	ldr	r0, [r1, #0]
 8000d86:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000d8a:	f380 8809 	msr	PSP, r0
 8000d8e:	f3bf 8f6f 	isb	sy
 8000d92:	f04f 0000 	mov.w	r0, #0
 8000d96:	f380 8811 	msr	BASEPRI, r0
 8000d9a:	f04e 0e0d 	orr.w	lr, lr, #13
 8000d9e:	4770      	bx	lr

08000da0 <pxCurrentTCBConst2>:
 8000da0:	200028e8 	.word	0x200028e8
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8000da4:	bf00      	nop
 8000da6:	bf00      	nop

08000da8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 8000da8:	4806      	ldr	r0, [pc, #24]	@ (8000dc4 <prvPortStartFirstTask+0x1c>)
 8000daa:	6800      	ldr	r0, [r0, #0]
 8000dac:	6800      	ldr	r0, [r0, #0]
 8000dae:	f380 8808 	msr	MSP, r0
 8000db2:	b662      	cpsie	i
 8000db4:	b661      	cpsie	f
 8000db6:	f3bf 8f4f 	dsb	sy
 8000dba:	f3bf 8f6f 	isb	sy
 8000dbe:	df00      	svc	0
 8000dc0:	bf00      	nop
 8000dc2:	0000      	.short	0x0000
 8000dc4:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8000dc8:	bf00      	nop
 8000dca:	bf00      	nop

08000dcc <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b08a      	sub	sp, #40	@ 0x28
 8000dd0:	af00      	add	r7, sp, #0
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 8000dd2:	4b54      	ldr	r3, [pc, #336]	@ (8000f24 <xPortStartScheduler+0x158>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	627b      	str	r3, [r7, #36]	@ 0x24
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8000dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dda:	332c      	adds	r3, #44	@ 0x2c
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	4a52      	ldr	r2, [pc, #328]	@ (8000f28 <xPortStartScheduler+0x15c>)
 8000de0:	4293      	cmp	r3, r2
 8000de2:	d00b      	beq.n	8000dfc <xPortStartScheduler+0x30>
    __asm volatile
 8000de4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000de8:	f383 8811 	msr	BASEPRI, r3
 8000dec:	f3bf 8f6f 	isb	sy
 8000df0:	f3bf 8f4f 	dsb	sy
 8000df4:	61bb      	str	r3, [r7, #24]
}
 8000df6:	bf00      	nop
 8000df8:	bf00      	nop
 8000dfa:	e7fd      	b.n	8000df8 <xPortStartScheduler+0x2c>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8000dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dfe:	3338      	adds	r3, #56	@ 0x38
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	4a4a      	ldr	r2, [pc, #296]	@ (8000f2c <xPortStartScheduler+0x160>)
 8000e04:	4293      	cmp	r3, r2
 8000e06:	d00b      	beq.n	8000e20 <xPortStartScheduler+0x54>
    __asm volatile
 8000e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000e0c:	f383 8811 	msr	BASEPRI, r3
 8000e10:	f3bf 8f6f 	isb	sy
 8000e14:	f3bf 8f4f 	dsb	sy
 8000e18:	61fb      	str	r3, [r7, #28]
}
 8000e1a:	bf00      	nop
 8000e1c:	bf00      	nop
 8000e1e:	e7fd      	b.n	8000e1c <xPortStartScheduler+0x50>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8000e20:	2300      	movs	r3, #0
 8000e22:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8000e24:	4b42      	ldr	r3, [pc, #264]	@ (8000f30 <xPortStartScheduler+0x164>)
 8000e26:	623b      	str	r3, [r7, #32]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8000e28:	6a3b      	ldr	r3, [r7, #32]
 8000e2a:	781b      	ldrb	r3, [r3, #0]
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8000e30:	6a3b      	ldr	r3, [r7, #32]
 8000e32:	22ff      	movs	r2, #255	@ 0xff
 8000e34:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8000e36:	6a3b      	ldr	r3, [r7, #32]
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8000e3e:	79fb      	ldrb	r3, [r7, #7]
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8000e46:	b2da      	uxtb	r2, r3
 8000e48:	4b3a      	ldr	r3, [pc, #232]	@ (8000f34 <xPortStartScheduler+0x168>)
 8000e4a:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8000e4c:	4b39      	ldr	r3, [pc, #228]	@ (8000f34 <xPortStartScheduler+0x168>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d10b      	bne.n	8000e6c <xPortStartScheduler+0xa0>
    __asm volatile
 8000e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000e58:	f383 8811 	msr	BASEPRI, r3
 8000e5c:	f3bf 8f6f 	isb	sy
 8000e60:	f3bf 8f4f 	dsb	sy
 8000e64:	617b      	str	r3, [r7, #20]
}
 8000e66:	bf00      	nop
 8000e68:	bf00      	nop
 8000e6a:	e7fd      	b.n	8000e68 <xPortStartScheduler+0x9c>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8000e6c:	79fb      	ldrb	r3, [r7, #7]
 8000e6e:	b2db      	uxtb	r3, r3
 8000e70:	43db      	mvns	r3, r3
 8000e72:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d013      	beq.n	8000ea2 <xPortStartScheduler+0xd6>
    __asm volatile
 8000e7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000e7e:	f383 8811 	msr	BASEPRI, r3
 8000e82:	f3bf 8f6f 	isb	sy
 8000e86:	f3bf 8f4f 	dsb	sy
 8000e8a:	613b      	str	r3, [r7, #16]
}
 8000e8c:	bf00      	nop
 8000e8e:	bf00      	nop
 8000e90:	e7fd      	b.n	8000e8e <xPortStartScheduler+0xc2>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8000e92:	68bb      	ldr	r3, [r7, #8]
 8000e94:	3301      	adds	r3, #1
 8000e96:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8000e98:	79fb      	ldrb	r3, [r7, #7]
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	005b      	lsls	r3, r3, #1
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000ea2:	79fb      	ldrb	r3, [r7, #7]
 8000ea4:	b2db      	uxtb	r3, r3
 8000ea6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000eaa:	2b80      	cmp	r3, #128	@ 0x80
 8000eac:	d0f1      	beq.n	8000e92 <xPortStartScheduler+0xc6>
        }

        if( ulImplementedPrioBits == 8 )
 8000eae:	68bb      	ldr	r3, [r7, #8]
 8000eb0:	2b08      	cmp	r3, #8
 8000eb2:	d103      	bne.n	8000ebc <xPortStartScheduler+0xf0>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8000eb4:	4b20      	ldr	r3, [pc, #128]	@ (8000f38 <xPortStartScheduler+0x16c>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	601a      	str	r2, [r3, #0]
 8000eba:	e004      	b.n	8000ec6 <xPortStartScheduler+0xfa>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8000ebc:	68bb      	ldr	r3, [r7, #8]
 8000ebe:	f1c3 0307 	rsb	r3, r3, #7
 8000ec2:	4a1d      	ldr	r2, [pc, #116]	@ (8000f38 <xPortStartScheduler+0x16c>)
 8000ec4:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8000ec6:	4b1c      	ldr	r3, [pc, #112]	@ (8000f38 <xPortStartScheduler+0x16c>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	021b      	lsls	r3, r3, #8
 8000ecc:	4a1a      	ldr	r2, [pc, #104]	@ (8000f38 <xPortStartScheduler+0x16c>)
 8000ece:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8000ed0:	4b19      	ldr	r3, [pc, #100]	@ (8000f38 <xPortStartScheduler+0x16c>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8000ed8:	4a17      	ldr	r2, [pc, #92]	@ (8000f38 <xPortStartScheduler+0x16c>)
 8000eda:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8000edc:	7bfb      	ldrb	r3, [r7, #15]
 8000ede:	b2da      	uxtb	r2, r3
 8000ee0:	6a3b      	ldr	r3, [r7, #32]
 8000ee2:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8000ee4:	4b15      	ldr	r3, [pc, #84]	@ (8000f3c <xPortStartScheduler+0x170>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a14      	ldr	r2, [pc, #80]	@ (8000f3c <xPortStartScheduler+0x170>)
 8000eea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8000eee:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8000ef0:	4b12      	ldr	r3, [pc, #72]	@ (8000f3c <xPortStartScheduler+0x170>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a11      	ldr	r2, [pc, #68]	@ (8000f3c <xPortStartScheduler+0x170>)
 8000ef6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8000efa:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8000efc:	4b10      	ldr	r3, [pc, #64]	@ (8000f40 <xPortStartScheduler+0x174>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8000f02:	f000 f8c3 	bl	800108c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8000f06:	4b0f      	ldr	r3, [pc, #60]	@ (8000f44 <xPortStartScheduler+0x178>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8000f0c:	f7ff ff4c 	bl	8000da8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8000f10:	f001 fd9e 	bl	8002a50 <vTaskSwitchContext>
    prvTaskExitError();
 8000f14:	f7ff ff08 	bl	8000d28 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8000f18:	2300      	movs	r3, #0
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	3728      	adds	r7, #40	@ 0x28
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	e000ed08 	.word	0xe000ed08
 8000f28:	08000d81 	.word	0x08000d81
 8000f2c:	08001001 	.word	0x08001001
 8000f30:	e000e400 	.word	0xe000e400
 8000f34:	2000289d 	.word	0x2000289d
 8000f38:	200028a0 	.word	0x200028a0
 8000f3c:	e000ed20 	.word	0xe000ed20
 8000f40:	e000ed1c 	.word	0xe000ed1c
 8000f44:	20000004 	.word	0x20000004

08000f48 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
    __asm volatile
 8000f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000f52:	f383 8811 	msr	BASEPRI, r3
 8000f56:	f3bf 8f6f 	isb	sy
 8000f5a:	f3bf 8f4f 	dsb	sy
 8000f5e:	607b      	str	r3, [r7, #4]
}
 8000f60:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8000f62:	4b0f      	ldr	r3, [pc, #60]	@ (8000fa0 <vPortEnterCritical+0x58>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	3301      	adds	r3, #1
 8000f68:	4a0d      	ldr	r2, [pc, #52]	@ (8000fa0 <vPortEnterCritical+0x58>)
 8000f6a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8000f6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa0 <vPortEnterCritical+0x58>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2b01      	cmp	r3, #1
 8000f72:	d110      	bne.n	8000f96 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8000f74:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa4 <vPortEnterCritical+0x5c>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d00b      	beq.n	8000f96 <vPortEnterCritical+0x4e>
    __asm volatile
 8000f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000f82:	f383 8811 	msr	BASEPRI, r3
 8000f86:	f3bf 8f6f 	isb	sy
 8000f8a:	f3bf 8f4f 	dsb	sy
 8000f8e:	603b      	str	r3, [r7, #0]
}
 8000f90:	bf00      	nop
 8000f92:	bf00      	nop
 8000f94:	e7fd      	b.n	8000f92 <vPortEnterCritical+0x4a>
    }
}
 8000f96:	bf00      	nop
 8000f98:	370c      	adds	r7, #12
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bc80      	pop	{r7}
 8000f9e:	4770      	bx	lr
 8000fa0:	20000004 	.word	0x20000004
 8000fa4:	e000ed04 	.word	0xe000ed04

08000fa8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8000fae:	4b12      	ldr	r3, [pc, #72]	@ (8000ff8 <vPortExitCritical+0x50>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d10b      	bne.n	8000fce <vPortExitCritical+0x26>
    __asm volatile
 8000fb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000fba:	f383 8811 	msr	BASEPRI, r3
 8000fbe:	f3bf 8f6f 	isb	sy
 8000fc2:	f3bf 8f4f 	dsb	sy
 8000fc6:	607b      	str	r3, [r7, #4]
}
 8000fc8:	bf00      	nop
 8000fca:	bf00      	nop
 8000fcc:	e7fd      	b.n	8000fca <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8000fce:	4b0a      	ldr	r3, [pc, #40]	@ (8000ff8 <vPortExitCritical+0x50>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	3b01      	subs	r3, #1
 8000fd4:	4a08      	ldr	r2, [pc, #32]	@ (8000ff8 <vPortExitCritical+0x50>)
 8000fd6:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8000fd8:	4b07      	ldr	r3, [pc, #28]	@ (8000ff8 <vPortExitCritical+0x50>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d105      	bne.n	8000fec <vPortExitCritical+0x44>
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 8000fea:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8000fec:	bf00      	nop
 8000fee:	370c      	adds	r7, #12
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bc80      	pop	{r7}
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop
 8000ff8:	20000004 	.word	0x20000004
 8000ffc:	00000000 	.word	0x00000000

08001000 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8001000:	f3ef 8009 	mrs	r0, PSP
 8001004:	f3bf 8f6f 	isb	sy
 8001008:	4b0d      	ldr	r3, [pc, #52]	@ (8001040 <pxCurrentTCBConst>)
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001010:	6010      	str	r0, [r2, #0]
 8001012:	e92d 4008 	stmdb	sp!, {r3, lr}
 8001016:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800101a:	f380 8811 	msr	BASEPRI, r0
 800101e:	f001 fd17 	bl	8002a50 <vTaskSwitchContext>
 8001022:	f04f 0000 	mov.w	r0, #0
 8001026:	f380 8811 	msr	BASEPRI, r0
 800102a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800102e:	6819      	ldr	r1, [r3, #0]
 8001030:	6808      	ldr	r0, [r1, #0]
 8001032:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001036:	f380 8809 	msr	PSP, r0
 800103a:	f3bf 8f6f 	isb	sy
 800103e:	4770      	bx	lr

08001040 <pxCurrentTCBConst>:
 8001040:	200028e8 	.word	0x200028e8
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8001044:	bf00      	nop
 8001046:	bf00      	nop

08001048 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
    __asm volatile
 800104e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001052:	f383 8811 	msr	BASEPRI, r3
 8001056:	f3bf 8f6f 	isb	sy
 800105a:	f3bf 8f4f 	dsb	sy
 800105e:	607b      	str	r3, [r7, #4]
}
 8001060:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8001062:	f001 fbdb 	bl	800281c <xTaskIncrementTick>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d003      	beq.n	8001074 <SysTick_Handler+0x2c>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800106c:	4b06      	ldr	r3, [pc, #24]	@ (8001088 <SysTick_Handler+0x40>)
 800106e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001072:	601a      	str	r2, [r3, #0]
 8001074:	2300      	movs	r3, #0
 8001076:	603b      	str	r3, [r7, #0]
    __asm volatile
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	f383 8811 	msr	BASEPRI, r3
}
 800107e:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 8001080:	bf00      	nop
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	e000ed04 	.word	0xe000ed04

0800108c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001090:	4b0a      	ldr	r3, [pc, #40]	@ (80010bc <vPortSetupTimerInterrupt+0x30>)
 8001092:	2200      	movs	r2, #0
 8001094:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001096:	4b0a      	ldr	r3, [pc, #40]	@ (80010c0 <vPortSetupTimerInterrupt+0x34>)
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800109c:	4b09      	ldr	r3, [pc, #36]	@ (80010c4 <vPortSetupTimerInterrupt+0x38>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a09      	ldr	r2, [pc, #36]	@ (80010c8 <vPortSetupTimerInterrupt+0x3c>)
 80010a2:	fba2 2303 	umull	r2, r3, r2, r3
 80010a6:	099b      	lsrs	r3, r3, #6
 80010a8:	4a08      	ldr	r2, [pc, #32]	@ (80010cc <vPortSetupTimerInterrupt+0x40>)
 80010aa:	3b01      	subs	r3, #1
 80010ac:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80010ae:	4b03      	ldr	r3, [pc, #12]	@ (80010bc <vPortSetupTimerInterrupt+0x30>)
 80010b0:	2207      	movs	r2, #7
 80010b2:	601a      	str	r2, [r3, #0]
}
 80010b4:	bf00      	nop
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bc80      	pop	{r7}
 80010ba:	4770      	bx	lr
 80010bc:	e000e010 	.word	0xe000e010
 80010c0:	e000e018 	.word	0xe000e018
 80010c4:	20000000 	.word	0x20000000
 80010c8:	10624dd3 	.word	0x10624dd3
 80010cc:	e000e014 	.word	0xe000e014

080010d0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 80010d0:	b480      	push	{r7}
 80010d2:	b085      	sub	sp, #20
 80010d4:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80010d6:	f3ef 8305 	mrs	r3, IPSR
 80010da:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	2b0f      	cmp	r3, #15
 80010e0:	d915      	bls.n	800110e <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80010e2:	4a17      	ldr	r2, [pc, #92]	@ (8001140 <vPortValidateInterruptPriority+0x70>)
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	4413      	add	r3, r2
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80010ec:	4b15      	ldr	r3, [pc, #84]	@ (8001144 <vPortValidateInterruptPriority+0x74>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	7afa      	ldrb	r2, [r7, #11]
 80010f2:	429a      	cmp	r2, r3
 80010f4:	d20b      	bcs.n	800110e <vPortValidateInterruptPriority+0x3e>
    __asm volatile
 80010f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010fa:	f383 8811 	msr	BASEPRI, r3
 80010fe:	f3bf 8f6f 	isb	sy
 8001102:	f3bf 8f4f 	dsb	sy
 8001106:	607b      	str	r3, [r7, #4]
}
 8001108:	bf00      	nop
 800110a:	bf00      	nop
 800110c:	e7fd      	b.n	800110a <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800110e:	4b0e      	ldr	r3, [pc, #56]	@ (8001148 <vPortValidateInterruptPriority+0x78>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001116:	4b0d      	ldr	r3, [pc, #52]	@ (800114c <vPortValidateInterruptPriority+0x7c>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	429a      	cmp	r2, r3
 800111c:	d90b      	bls.n	8001136 <vPortValidateInterruptPriority+0x66>
    __asm volatile
 800111e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001122:	f383 8811 	msr	BASEPRI, r3
 8001126:	f3bf 8f6f 	isb	sy
 800112a:	f3bf 8f4f 	dsb	sy
 800112e:	603b      	str	r3, [r7, #0]
}
 8001130:	bf00      	nop
 8001132:	bf00      	nop
 8001134:	e7fd      	b.n	8001132 <vPortValidateInterruptPriority+0x62>
    }
 8001136:	bf00      	nop
 8001138:	3714      	adds	r7, #20
 800113a:	46bd      	mov	sp, r7
 800113c:	bc80      	pop	{r7}
 800113e:	4770      	bx	lr
 8001140:	e000e3f0 	.word	0xe000e3f0
 8001144:	2000289d 	.word	0x2000289d
 8001148:	e000ed0c 	.word	0xe000ed0c
 800114c:	200028a0 	.word	0x200028a0

08001150 <Temperature_task>:
extern volatile uint8_t logging_enabled;
extern SemaphoreHandle_t xSwitchSemaphore;

// task to read the temperature senor reading from lm35
void Temperature_task(void* pvParameters)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b084      	sub	sp, #16
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
	uint16_t adc_value;
	uint16_t temperature;    //storing in valueX10;

	while(1)
	{
		if(logging_enabled)
 8001158:	4b1b      	ldr	r3, [pc, #108]	@ (80011c8 <Temperature_task+0x78>)
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	b2db      	uxtb	r3, r3
 800115e:	2b00      	cmp	r3, #0
 8001160:	d02c      	beq.n	80011bc <Temperature_task+0x6c>
		{
			//Take adc mutex
			xSemaphoreTake(xADCMutex,portMAX_DELAY);
 8001162:	4b1a      	ldr	r3, [pc, #104]	@ (80011cc <Temperature_task+0x7c>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f04f 31ff 	mov.w	r1, #4294967295
 800116a:	4618      	mov	r0, r3
 800116c:	f000 fcfc 	bl	8001b68 <xQueueSemaphoreTake>
			adc_value=adc_read(0);    // LM35 connected to channel one
 8001170:	2000      	movs	r0, #0
 8001172:	f7fe fffd 	bl	8000170 <adc_read>
 8001176:	4603      	mov	r3, r0
 8001178:	81fb      	strh	r3, [r7, #14]
			xSemaphoreGive(xADCMutex);
 800117a:	4b14      	ldr	r3, [pc, #80]	@ (80011cc <Temperature_task+0x7c>)
 800117c:	6818      	ldr	r0, [r3, #0]
 800117e:	2300      	movs	r3, #0
 8001180:	2200      	movs	r2, #0
 8001182:	2100      	movs	r1, #0
 8001184:	f000 fa64 	bl	8001650 <xQueueGenericSend>

			//converting adc value->temprautre
			temperature=(adc_value*3300UL)/4095UL;
 8001188:	89fb      	ldrh	r3, [r7, #14]
 800118a:	f640 42e4 	movw	r2, #3300	@ 0xce4
 800118e:	fb03 f202 	mul.w	r2, r3, r2
 8001192:	4b0f      	ldr	r3, [pc, #60]	@ (80011d0 <Temperature_task+0x80>)
 8001194:	fba3 1302 	umull	r1, r3, r3, r2
 8001198:	1ad2      	subs	r2, r2, r3
 800119a:	0852      	lsrs	r2, r2, #1
 800119c:	4413      	add	r3, r2
 800119e:	0adb      	lsrs	r3, r3, #11
 80011a0:	81bb      	strh	r3, [r7, #12]

			msg.id=1;                  //temp id
 80011a2:	2301      	movs	r3, #1
 80011a4:	723b      	strb	r3, [r7, #8]
			msg.value=temperature;
 80011a6:	89bb      	ldrh	r3, [r7, #12]
 80011a8:	817b      	strh	r3, [r7, #10]


			//sending data to queue
			xQueueSend(xSensorQueue,&msg,portMAX_DELAY);
 80011aa:	4b0a      	ldr	r3, [pc, #40]	@ (80011d4 <Temperature_task+0x84>)
 80011ac:	6818      	ldr	r0, [r3, #0]
 80011ae:	f107 0108 	add.w	r1, r7, #8
 80011b2:	2300      	movs	r3, #0
 80011b4:	f04f 32ff 	mov.w	r2, #4294967295
 80011b8:	f000 fa4a 	bl	8001650 <xQueueGenericSend>

		}
		vTaskDelay(pdMS_TO_TICKS(500));
 80011bc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80011c0:	f001 f938 	bl	8002434 <vTaskDelay>
		if(logging_enabled)
 80011c4:	e7c8      	b.n	8001158 <Temperature_task+0x8>
 80011c6:	bf00      	nop
 80011c8:	2000289c 	.word	0x2000289c
 80011cc:	20002894 	.word	0x20002894
 80011d0:	00100101 	.word	0x00100101
 80011d4:	20002890 	.word	0x20002890

080011d8 <Voltage_task>:
	}
}


void Voltage_task(void *pvParameters)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b084      	sub	sp, #16
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
	sensor_message msg;
	uint16_t adc_value;
	uint16_t voltage;   //storing in value X100;
	while(1)
	{
		if(logging_enabled)
 80011e0:	4b19      	ldr	r3, [pc, #100]	@ (8001248 <Voltage_task+0x70>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d028      	beq.n	800123c <Voltage_task+0x64>
		{
			xSemaphoreTake(xADCMutex,portMAX_DELAY);
 80011ea:	4b18      	ldr	r3, [pc, #96]	@ (800124c <Voltage_task+0x74>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f04f 31ff 	mov.w	r1, #4294967295
 80011f2:	4618      	mov	r0, r3
 80011f4:	f000 fcb8 	bl	8001b68 <xQueueSemaphoreTake>
			adc_value=adc_read(1);         // volatge sensore connected to channel 1
 80011f8:	2001      	movs	r0, #1
 80011fa:	f7fe ffb9 	bl	8000170 <adc_read>
 80011fe:	4603      	mov	r3, r0
 8001200:	81fb      	strh	r3, [r7, #14]
			xSemaphoreGive(xADCMutex);
 8001202:	4b12      	ldr	r3, [pc, #72]	@ (800124c <Voltage_task+0x74>)
 8001204:	6818      	ldr	r0, [r3, #0]
 8001206:	2300      	movs	r3, #0
 8001208:	2200      	movs	r2, #0
 800120a:	2100      	movs	r1, #0
 800120c:	f000 fa20 	bl	8001650 <xQueueGenericSend>

			voltage =(((uint32_t)adc_value*3300UL)*7667UL)/(4095*1000UL);
 8001210:	89fb      	ldrh	r3, [r7, #14]
 8001212:	4a0f      	ldr	r2, [pc, #60]	@ (8001250 <Voltage_task+0x78>)
 8001214:	fb02 f303 	mul.w	r3, r2, r3
 8001218:	4a0e      	ldr	r2, [pc, #56]	@ (8001254 <Voltage_task+0x7c>)
 800121a:	fba2 2303 	umull	r2, r3, r2, r3
 800121e:	0d1b      	lsrs	r3, r3, #20
 8001220:	81bb      	strh	r3, [r7, #12]

			msg.id=2;
 8001222:	2302      	movs	r3, #2
 8001224:	723b      	strb	r3, [r7, #8]
			msg.value=voltage;
 8001226:	89bb      	ldrh	r3, [r7, #12]
 8001228:	817b      	strh	r3, [r7, #10]
			xQueueSend(xSensorQueue,&msg,portMAX_DELAY);
 800122a:	4b0b      	ldr	r3, [pc, #44]	@ (8001258 <Voltage_task+0x80>)
 800122c:	6818      	ldr	r0, [r3, #0]
 800122e:	f107 0108 	add.w	r1, r7, #8
 8001232:	2300      	movs	r3, #0
 8001234:	f04f 32ff 	mov.w	r2, #4294967295
 8001238:	f000 fa0a 	bl	8001650 <xQueueGenericSend>

		}
		vTaskDelay(pdMS_TO_TICKS(500));
 800123c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001240:	f001 f8f8 	bl	8002434 <vTaskDelay>
		if(logging_enabled)
 8001244:	e7cc      	b.n	80011e0 <Voltage_task+0x8>
 8001246:	bf00      	nop
 8001248:	2000289c 	.word	0x2000289c
 800124c:	20002894 	.word	0x20002894
 8001250:	0182106c 	.word	0x0182106c
 8001254:	418d5021 	.word	0x418d5021
 8001258:	20002890 	.word	0x20002890

0800125c <Pot_task>:
	}

}

void Pot_task(void *pvParameters)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
	uint16_t adc_value;
    uint8_t pot_percent;  // 0-100%

    while(1)
    {
    	if(logging_enabled)
 8001264:	4b1b      	ldr	r3, [pc, #108]	@ (80012d4 <Pot_task+0x78>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	b2db      	uxtb	r3, r3
 800126a:	2b00      	cmp	r3, #0
 800126c:	d02c      	beq.n	80012c8 <Pot_task+0x6c>
    	{
    		xSemaphoreTake(xADCMutex,portMAX_DELAY);
 800126e:	4b1a      	ldr	r3, [pc, #104]	@ (80012d8 <Pot_task+0x7c>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f04f 31ff 	mov.w	r1, #4294967295
 8001276:	4618      	mov	r0, r3
 8001278:	f000 fc76 	bl	8001b68 <xQueueSemaphoreTake>
    		adc_value=adc_read(2);     //pot connected to chnnel 2
 800127c:	2002      	movs	r0, #2
 800127e:	f7fe ff77 	bl	8000170 <adc_read>
 8001282:	4603      	mov	r3, r0
 8001284:	81fb      	strh	r3, [r7, #14]
    		xSemaphoreGive(xADCMutex);
 8001286:	4b14      	ldr	r3, [pc, #80]	@ (80012d8 <Pot_task+0x7c>)
 8001288:	6818      	ldr	r0, [r3, #0]
 800128a:	2300      	movs	r3, #0
 800128c:	2200      	movs	r2, #0
 800128e:	2100      	movs	r1, #0
 8001290:	f000 f9de 	bl	8001650 <xQueueGenericSend>

    		//converting ADC value to percentage
    		pot_percent=(adc_value*100UL)/4095UL;
 8001294:	89fb      	ldrh	r3, [r7, #14]
 8001296:	2264      	movs	r2, #100	@ 0x64
 8001298:	fb03 f202 	mul.w	r2, r3, r2
 800129c:	4b0f      	ldr	r3, [pc, #60]	@ (80012dc <Pot_task+0x80>)
 800129e:	fba3 1302 	umull	r1, r3, r3, r2
 80012a2:	1ad2      	subs	r2, r2, r3
 80012a4:	0852      	lsrs	r2, r2, #1
 80012a6:	4413      	add	r3, r2
 80012a8:	0adb      	lsrs	r3, r3, #11
 80012aa:	737b      	strb	r3, [r7, #13]

    		msg.id=3;
 80012ac:	2303      	movs	r3, #3
 80012ae:	723b      	strb	r3, [r7, #8]
    		msg.value=pot_percent;
 80012b0:	7b7b      	ldrb	r3, [r7, #13]
 80012b2:	b29b      	uxth	r3, r3
 80012b4:	817b      	strh	r3, [r7, #10]

    		//send data to queue
    		xQueueSend(xSensorQueue,&msg,portMAX_DELAY);
 80012b6:	4b0a      	ldr	r3, [pc, #40]	@ (80012e0 <Pot_task+0x84>)
 80012b8:	6818      	ldr	r0, [r3, #0]
 80012ba:	f107 0108 	add.w	r1, r7, #8
 80012be:	2300      	movs	r3, #0
 80012c0:	f04f 32ff 	mov.w	r2, #4294967295
 80012c4:	f000 f9c4 	bl	8001650 <xQueueGenericSend>

    	}
    	vTaskDelay(pdMS_TO_TICKS(500));
 80012c8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80012cc:	f001 f8b2 	bl	8002434 <vTaskDelay>
    	if(logging_enabled)
 80012d0:	e7c8      	b.n	8001264 <Pot_task+0x8>
 80012d2:	bf00      	nop
 80012d4:	2000289c 	.word	0x2000289c
 80012d8:	20002894 	.word	0x20002894
 80012dc:	00100101 	.word	0x00100101
 80012e0:	20002890 	.word	0x20002890

080012e4 <UART_task>:
}



void UART_task(void *pvParameters)
{
 80012e4:	b590      	push	{r4, r7, lr}
 80012e6:	b091      	sub	sp, #68	@ 0x44
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]

	while(1)
	{

			//wait indefenitely until a message is  available in queue
			if(xQueueReceive(xSensorQueue,&msg,portMAX_DELAY)==pdTRUE)
 80012ec:	4b2b      	ldr	r3, [pc, #172]	@ (800139c <UART_task+0xb8>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 80012f4:	f04f 32ff 	mov.w	r2, #4294967295
 80012f8:	4618      	mov	r0, r3
 80012fa:	f000 fb53 	bl	80019a4 <xQueueReceive>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b01      	cmp	r3, #1
 8001302:	d144      	bne.n	800138e <UART_task+0xaa>
			{
				switch(msg.id)
 8001304:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001308:	2b03      	cmp	r3, #3
 800130a:	d037      	beq.n	800137c <UART_task+0x98>
 800130c:	2b03      	cmp	r3, #3
 800130e:	dc3e      	bgt.n	800138e <UART_task+0xaa>
 8001310:	2b01      	cmp	r3, #1
 8001312:	d002      	beq.n	800131a <UART_task+0x36>
 8001314:	2b02      	cmp	r3, #2
 8001316:	d019      	beq.n	800134c <UART_task+0x68>
 8001318:	e039      	b.n	800138e <UART_task+0xaa>
				{
				case 1:  //temperature
					 sprintf(buffer, "Temperature: %u.%u C\r\n",msg.value / 10, msg.value % 10);
 800131a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800131c:	4a20      	ldr	r2, [pc, #128]	@ (80013a0 <UART_task+0xbc>)
 800131e:	fba2 2303 	umull	r2, r3, r2, r3
 8001322:	08db      	lsrs	r3, r3, #3
 8001324:	b29b      	uxth	r3, r3
 8001326:	461c      	mov	r4, r3
 8001328:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800132a:	4b1d      	ldr	r3, [pc, #116]	@ (80013a0 <UART_task+0xbc>)
 800132c:	fba3 1302 	umull	r1, r3, r3, r2
 8001330:	08d9      	lsrs	r1, r3, #3
 8001332:	460b      	mov	r3, r1
 8001334:	009b      	lsls	r3, r3, #2
 8001336:	440b      	add	r3, r1
 8001338:	005b      	lsls	r3, r3, #1
 800133a:	1ad3      	subs	r3, r2, r3
 800133c:	b29b      	uxth	r3, r3
 800133e:	f107 0008 	add.w	r0, r7, #8
 8001342:	4622      	mov	r2, r4
 8001344:	4917      	ldr	r1, [pc, #92]	@ (80013a4 <UART_task+0xc0>)
 8001346:	f002 fbbf 	bl	8003ac8 <siprintf>
					 break;
 800134a:	e020      	b.n	800138e <UART_task+0xaa>

				case 2:  // voltage
					sprintf(buffer, "Voltage: %u.%02u V\r\n",msg.value / 100, msg.value % 100);
 800134c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800134e:	4a16      	ldr	r2, [pc, #88]	@ (80013a8 <UART_task+0xc4>)
 8001350:	fba2 2303 	umull	r2, r3, r2, r3
 8001354:	095b      	lsrs	r3, r3, #5
 8001356:	b29b      	uxth	r3, r3
 8001358:	461c      	mov	r4, r3
 800135a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800135c:	4a12      	ldr	r2, [pc, #72]	@ (80013a8 <UART_task+0xc4>)
 800135e:	fba2 1203 	umull	r1, r2, r2, r3
 8001362:	0952      	lsrs	r2, r2, #5
 8001364:	2164      	movs	r1, #100	@ 0x64
 8001366:	fb01 f202 	mul.w	r2, r1, r2
 800136a:	1a9b      	subs	r3, r3, r2
 800136c:	b29b      	uxth	r3, r3
 800136e:	f107 0008 	add.w	r0, r7, #8
 8001372:	4622      	mov	r2, r4
 8001374:	490d      	ldr	r1, [pc, #52]	@ (80013ac <UART_task+0xc8>)
 8001376:	f002 fba7 	bl	8003ac8 <siprintf>
					break;
 800137a:	e008      	b.n	800138e <UART_task+0xaa>

				case 3: //pot
					 sprintf(buffer, "Potentiometer: %u %%\r\n", msg.value);
 800137c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800137e:	461a      	mov	r2, r3
 8001380:	f107 0308 	add.w	r3, r7, #8
 8001384:	490a      	ldr	r1, [pc, #40]	@ (80013b0 <UART_task+0xcc>)
 8001386:	4618      	mov	r0, r3
 8001388:	f002 fb9e 	bl	8003ac8 <siprintf>
					 break;
 800138c:	bf00      	nop

				}
			}
			// Send formatted string over UART
			UART_SendString(buffer);
 800138e:	f107 0308 	add.w	r3, r7, #8
 8001392:	4618      	mov	r0, r3
 8001394:	f7fe ff28 	bl	80001e8 <UART_SendString>
			if(xQueueReceive(xSensorQueue,&msg,portMAX_DELAY)==pdTRUE)
 8001398:	e7a8      	b.n	80012ec <UART_task+0x8>
 800139a:	bf00      	nop
 800139c:	20002890 	.word	0x20002890
 80013a0:	cccccccd 	.word	0xcccccccd
 80013a4:	08004478 	.word	0x08004478
 80013a8:	51eb851f 	.word	0x51eb851f
 80013ac:	08004490 	.word	0x08004490
 80013b0:	080044a8 	.word	0x080044a8

080013b4 <SwitchControlTask>:
	}
}


void SwitchControlTask(void *pvParamters)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
	while(1)
	{
		if(xSemaphoreTake(xSwitchSemaphore,portMAX_DELAY)==pdTRUE)
 80013bc:	4b09      	ldr	r3, [pc, #36]	@ (80013e4 <SwitchControlTask+0x30>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f04f 31ff 	mov.w	r1, #4294967295
 80013c4:	4618      	mov	r0, r3
 80013c6:	f000 fbcf 	bl	8001b68 <xQueueSemaphoreTake>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b01      	cmp	r3, #1
 80013ce:	d1f5      	bne.n	80013bc <SwitchControlTask+0x8>
		{
			logging_enabled^=1;
 80013d0:	4b05      	ldr	r3, [pc, #20]	@ (80013e8 <SwitchControlTask+0x34>)
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	f083 0301 	eor.w	r3, r3, #1
 80013da:	b2da      	uxtb	r2, r3
 80013dc:	4b02      	ldr	r3, [pc, #8]	@ (80013e8 <SwitchControlTask+0x34>)
 80013de:	701a      	strb	r2, [r3, #0]
		if(xSemaphoreTake(xSwitchSemaphore,portMAX_DELAY)==pdTRUE)
 80013e0:	e7ec      	b.n	80013bc <SwitchControlTask+0x8>
 80013e2:	bf00      	nop
 80013e4:	20002898 	.word	0x20002898
 80013e8:	2000289c 	.word	0x2000289c

080013ec <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b086      	sub	sp, #24
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
 80013f4:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80013f6:	2301      	movs	r3, #1
 80013f8:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 80013fe:	693b      	ldr	r3, [r7, #16]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d10b      	bne.n	800141c <xQueueGenericReset+0x30>
    __asm volatile
 8001404:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001408:	f383 8811 	msr	BASEPRI, r3
 800140c:	f3bf 8f6f 	isb	sy
 8001410:	f3bf 8f4f 	dsb	sy
 8001414:	60fb      	str	r3, [r7, #12]
}
 8001416:	bf00      	nop
 8001418:	bf00      	nop
 800141a:	e7fd      	b.n	8001418 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 800141c:	693b      	ldr	r3, [r7, #16]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d05d      	beq.n	80014de <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8001426:	2b00      	cmp	r3, #0
 8001428:	d059      	beq.n	80014de <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001432:	2100      	movs	r1, #0
 8001434:	fba3 2302 	umull	r2, r3, r3, r2
 8001438:	2b00      	cmp	r3, #0
 800143a:	d000      	beq.n	800143e <xQueueGenericReset+0x52>
 800143c:	2101      	movs	r1, #1
 800143e:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8001440:	2b00      	cmp	r3, #0
 8001442:	d14c      	bne.n	80014de <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8001444:	f7ff fd80 	bl	8000f48 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001450:	6939      	ldr	r1, [r7, #16]
 8001452:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001454:	fb01 f303 	mul.w	r3, r1, r3
 8001458:	441a      	add	r2, r3
 800145a:	693b      	ldr	r3, [r7, #16]
 800145c:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800145e:	693b      	ldr	r3, [r7, #16]
 8001460:	2200      	movs	r2, #0
 8001462:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	681a      	ldr	r2, [r3, #0]
 8001468:	693b      	ldr	r3, [r7, #16]
 800146a:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 800146c:	693b      	ldr	r3, [r7, #16]
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001474:	3b01      	subs	r3, #1
 8001476:	6939      	ldr	r1, [r7, #16]
 8001478:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800147a:	fb01 f303 	mul.w	r3, r1, r3
 800147e:	441a      	add	r2, r3
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	22ff      	movs	r2, #255	@ 0xff
 8001488:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	22ff      	movs	r2, #255	@ 0xff
 8001490:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d114      	bne.n	80014c4 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800149a:	693b      	ldr	r3, [r7, #16]
 800149c:	691b      	ldr	r3, [r3, #16]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d01a      	beq.n	80014d8 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	3310      	adds	r3, #16
 80014a6:	4618      	mov	r0, r3
 80014a8:	f001 fbc4 	bl	8002c34 <xTaskRemoveFromEventList>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d012      	beq.n	80014d8 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80014b2:	4b16      	ldr	r3, [pc, #88]	@ (800150c <xQueueGenericReset+0x120>)
 80014b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80014b8:	601a      	str	r2, [r3, #0]
 80014ba:	f3bf 8f4f 	dsb	sy
 80014be:	f3bf 8f6f 	isb	sy
 80014c2:	e009      	b.n	80014d8 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	3310      	adds	r3, #16
 80014c8:	4618      	mov	r0, r3
 80014ca:	f7ff fae5 	bl	8000a98 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	3324      	adds	r3, #36	@ 0x24
 80014d2:	4618      	mov	r0, r3
 80014d4:	f7ff fae0 	bl	8000a98 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80014d8:	f7ff fd66 	bl	8000fa8 <vPortExitCritical>
 80014dc:	e001      	b.n	80014e2 <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 80014de:	2300      	movs	r3, #0
 80014e0:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d10b      	bne.n	8001500 <xQueueGenericReset+0x114>
    __asm volatile
 80014e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80014ec:	f383 8811 	msr	BASEPRI, r3
 80014f0:	f3bf 8f6f 	isb	sy
 80014f4:	f3bf 8f4f 	dsb	sy
 80014f8:	60bb      	str	r3, [r7, #8]
}
 80014fa:	bf00      	nop
 80014fc:	bf00      	nop
 80014fe:	e7fd      	b.n	80014fc <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );

    return xReturn;
 8001500:	697b      	ldr	r3, [r7, #20]
}
 8001502:	4618      	mov	r0, r3
 8001504:	3718      	adds	r7, #24
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	e000ed04 	.word	0xe000ed04

08001510 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8001510:	b580      	push	{r7, lr}
 8001512:	b08a      	sub	sp, #40	@ 0x28
 8001514:	af02      	add	r7, sp, #8
 8001516:	60f8      	str	r0, [r7, #12]
 8001518:	60b9      	str	r1, [r7, #8]
 800151a:	4613      	mov	r3, r2
 800151c:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 800151e:	2300      	movs	r3, #0
 8001520:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d02e      	beq.n	8001586 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8001528:	2100      	movs	r1, #0
 800152a:	68ba      	ldr	r2, [r7, #8]
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	fba3 2302 	umull	r2, r3, r3, r2
 8001532:	2b00      	cmp	r3, #0
 8001534:	d000      	beq.n	8001538 <xQueueGenericCreate+0x28>
 8001536:	2101      	movs	r1, #1
 8001538:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800153a:	2b00      	cmp	r3, #0
 800153c:	d123      	bne.n	8001586 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	68ba      	ldr	r2, [r7, #8]
 8001542:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8001546:	f113 0f49 	cmn.w	r3, #73	@ 0x49
 800154a:	d81c      	bhi.n	8001586 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	68ba      	ldr	r2, [r7, #8]
 8001550:	fb02 f303 	mul.w	r3, r2, r3
 8001554:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8001556:	69bb      	ldr	r3, [r7, #24]
 8001558:	3348      	adds	r3, #72	@ 0x48
 800155a:	4618      	mov	r0, r3
 800155c:	f7fe fe84 	bl	8000268 <pvPortMalloc>
 8001560:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8001562:	69fb      	ldr	r3, [r7, #28]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d01d      	beq.n	80015a4 <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001568:	69fb      	ldr	r3, [r7, #28]
 800156a:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	3348      	adds	r3, #72	@ 0x48
 8001570:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001572:	79fa      	ldrb	r2, [r7, #7]
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	9300      	str	r3, [sp, #0]
 8001578:	4613      	mov	r3, r2
 800157a:	697a      	ldr	r2, [r7, #20]
 800157c:	68b9      	ldr	r1, [r7, #8]
 800157e:	68f8      	ldr	r0, [r7, #12]
 8001580:	f000 f815 	bl	80015ae <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8001584:	e00e      	b.n	80015a4 <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8001586:	69fb      	ldr	r3, [r7, #28]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d10b      	bne.n	80015a4 <xQueueGenericCreate+0x94>
    __asm volatile
 800158c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001590:	f383 8811 	msr	BASEPRI, r3
 8001594:	f3bf 8f6f 	isb	sy
 8001598:	f3bf 8f4f 	dsb	sy
 800159c:	613b      	str	r3, [r7, #16]
}
 800159e:	bf00      	nop
 80015a0:	bf00      	nop
 80015a2:	e7fd      	b.n	80015a0 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );

        return pxNewQueue;
 80015a4:	69fb      	ldr	r3, [r7, #28]
    }
 80015a6:	4618      	mov	r0, r3
 80015a8:	3720      	adds	r7, #32
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}

080015ae <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b084      	sub	sp, #16
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	60f8      	str	r0, [r7, #12]
 80015b6:	60b9      	str	r1, [r7, #8]
 80015b8:	607a      	str	r2, [r7, #4]
 80015ba:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d103      	bne.n	80015ca <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80015c2:	69bb      	ldr	r3, [r7, #24]
 80015c4:	69ba      	ldr	r2, [r7, #24]
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	e002      	b.n	80015d0 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80015ca:	69bb      	ldr	r3, [r7, #24]
 80015cc:	687a      	ldr	r2, [r7, #4]
 80015ce:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	68fa      	ldr	r2, [r7, #12]
 80015d4:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80015d6:	69bb      	ldr	r3, [r7, #24]
 80015d8:	68ba      	ldr	r2, [r7, #8]
 80015da:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80015dc:	2101      	movs	r1, #1
 80015de:	69b8      	ldr	r0, [r7, #24]
 80015e0:	f7ff ff04 	bl	80013ec <xQueueGenericReset>
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80015e4:	bf00      	nop
 80015e6:	3710      	adds	r7, #16
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}

080015ec <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static void prvInitialiseMutex( Queue_t * pxNewQueue )
    {
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
        if( pxNewQueue != NULL )
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d00e      	beq.n	8001618 <prvInitialiseMutex+0x2c>
        {
            /* The queue create function will set all the queue structure members
            * correctly for a generic queue, but this function is creating a
            * mutex.  Overwrite those members that need to be set differently -
            * in particular the information required for priority inheritance. */
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2200      	movs	r2, #0
 80015fe:	609a      	str	r2, [r3, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2200      	movs	r2, #0
 8001604:	601a      	str	r2, [r3, #0]

            /* In case this is a recursive mutex. */
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2200      	movs	r2, #0
 800160a:	60da      	str	r2, [r3, #12]

            traceCREATE_MUTEX( pxNewQueue );

            /* Start with the semaphore in the expected state. */
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800160c:	2300      	movs	r3, #0
 800160e:	2200      	movs	r2, #0
 8001610:	2100      	movs	r1, #0
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	f000 f81c 	bl	8001650 <xQueueGenericSend>
        }
        else
        {
            traceCREATE_MUTEX_FAILED();
        }
    }
 8001618:	bf00      	nop
 800161a:	3708      	adds	r7, #8
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}

08001620 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
    {
 8001620:	b580      	push	{r7, lr}
 8001622:	b086      	sub	sp, #24
 8001624:	af00      	add	r7, sp, #0
 8001626:	4603      	mov	r3, r0
 8001628:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800162a:	2301      	movs	r3, #1
 800162c:	617b      	str	r3, [r7, #20]
 800162e:	2300      	movs	r3, #0
 8001630:	613b      	str	r3, [r7, #16]

        traceENTER_xQueueCreateMutex( ucQueueType );

        xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8001632:	79fb      	ldrb	r3, [r7, #7]
 8001634:	461a      	mov	r2, r3
 8001636:	6939      	ldr	r1, [r7, #16]
 8001638:	6978      	ldr	r0, [r7, #20]
 800163a:	f7ff ff69 	bl	8001510 <xQueueGenericCreate>
 800163e:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8001640:	68f8      	ldr	r0, [r7, #12]
 8001642:	f7ff ffd3 	bl	80015ec <prvInitialiseMutex>

        traceRETURN_xQueueCreateMutex( xNewQueue );

        return xNewQueue;
 8001646:	68fb      	ldr	r3, [r7, #12]
    }
 8001648:	4618      	mov	r0, r3
 800164a:	3718      	adds	r7, #24
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}

08001650 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b08e      	sub	sp, #56	@ 0x38
 8001654:	af00      	add	r7, sp, #0
 8001656:	60f8      	str	r0, [r7, #12]
 8001658:	60b9      	str	r1, [r7, #8]
 800165a:	607a      	str	r2, [r7, #4]
 800165c:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800165e:	2300      	movs	r3, #0
 8001660:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 8001666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001668:	2b00      	cmp	r3, #0
 800166a:	d10b      	bne.n	8001684 <xQueueGenericSend+0x34>
    __asm volatile
 800166c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001670:	f383 8811 	msr	BASEPRI, r3
 8001674:	f3bf 8f6f 	isb	sy
 8001678:	f3bf 8f4f 	dsb	sy
 800167c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800167e:	bf00      	nop
 8001680:	bf00      	nop
 8001682:	e7fd      	b.n	8001680 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d103      	bne.n	8001692 <xQueueGenericSend+0x42>
 800168a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800168c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800168e:	2b00      	cmp	r3, #0
 8001690:	d101      	bne.n	8001696 <xQueueGenericSend+0x46>
 8001692:	2301      	movs	r3, #1
 8001694:	e000      	b.n	8001698 <xQueueGenericSend+0x48>
 8001696:	2300      	movs	r3, #0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d10b      	bne.n	80016b4 <xQueueGenericSend+0x64>
    __asm volatile
 800169c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80016a0:	f383 8811 	msr	BASEPRI, r3
 80016a4:	f3bf 8f6f 	isb	sy
 80016a8:	f3bf 8f4f 	dsb	sy
 80016ac:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80016ae:	bf00      	nop
 80016b0:	bf00      	nop
 80016b2:	e7fd      	b.n	80016b0 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	2b02      	cmp	r3, #2
 80016b8:	d103      	bne.n	80016c2 <xQueueGenericSend+0x72>
 80016ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016be:	2b01      	cmp	r3, #1
 80016c0:	d101      	bne.n	80016c6 <xQueueGenericSend+0x76>
 80016c2:	2301      	movs	r3, #1
 80016c4:	e000      	b.n	80016c8 <xQueueGenericSend+0x78>
 80016c6:	2300      	movs	r3, #0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d10b      	bne.n	80016e4 <xQueueGenericSend+0x94>
    __asm volatile
 80016cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80016d0:	f383 8811 	msr	BASEPRI, r3
 80016d4:	f3bf 8f6f 	isb	sy
 80016d8:	f3bf 8f4f 	dsb	sy
 80016dc:	623b      	str	r3, [r7, #32]
}
 80016de:	bf00      	nop
 80016e0:	bf00      	nop
 80016e2:	e7fd      	b.n	80016e0 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80016e4:	f001 fcba 	bl	800305c <xTaskGetSchedulerState>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d102      	bne.n	80016f4 <xQueueGenericSend+0xa4>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d101      	bne.n	80016f8 <xQueueGenericSend+0xa8>
 80016f4:	2301      	movs	r3, #1
 80016f6:	e000      	b.n	80016fa <xQueueGenericSend+0xaa>
 80016f8:	2300      	movs	r3, #0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d10b      	bne.n	8001716 <xQueueGenericSend+0xc6>
    __asm volatile
 80016fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001702:	f383 8811 	msr	BASEPRI, r3
 8001706:	f3bf 8f6f 	isb	sy
 800170a:	f3bf 8f4f 	dsb	sy
 800170e:	61fb      	str	r3, [r7, #28]
}
 8001710:	bf00      	nop
 8001712:	bf00      	nop
 8001714:	e7fd      	b.n	8001712 <xQueueGenericSend+0xc2>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8001716:	f7ff fc17 	bl	8000f48 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800171a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800171c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800171e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001720:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001722:	429a      	cmp	r2, r3
 8001724:	d302      	bcc.n	800172c <xQueueGenericSend+0xdc>
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	2b02      	cmp	r3, #2
 800172a:	d129      	bne.n	8001780 <xQueueGenericSend+0x130>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800172c:	683a      	ldr	r2, [r7, #0]
 800172e:	68b9      	ldr	r1, [r7, #8]
 8001730:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001732:	f000 fb30 	bl	8001d96 <prvCopyDataToQueue>
 8001736:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800173a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800173c:	2b00      	cmp	r3, #0
 800173e:	d010      	beq.n	8001762 <xQueueGenericSend+0x112>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001742:	3324      	adds	r3, #36	@ 0x24
 8001744:	4618      	mov	r0, r3
 8001746:	f001 fa75 	bl	8002c34 <xTaskRemoveFromEventList>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d013      	beq.n	8001778 <xQueueGenericSend+0x128>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8001750:	4b3f      	ldr	r3, [pc, #252]	@ (8001850 <xQueueGenericSend+0x200>)
 8001752:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001756:	601a      	str	r2, [r3, #0]
 8001758:	f3bf 8f4f 	dsb	sy
 800175c:	f3bf 8f6f 	isb	sy
 8001760:	e00a      	b.n	8001778 <xQueueGenericSend+0x128>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8001762:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001764:	2b00      	cmp	r3, #0
 8001766:	d007      	beq.n	8001778 <xQueueGenericSend+0x128>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 8001768:	4b39      	ldr	r3, [pc, #228]	@ (8001850 <xQueueGenericSend+0x200>)
 800176a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	f3bf 8f4f 	dsb	sy
 8001774:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8001778:	f7ff fc16 	bl	8000fa8 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );

                return pdPASS;
 800177c:	2301      	movs	r3, #1
 800177e:	e063      	b.n	8001848 <xQueueGenericSend+0x1f8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d103      	bne.n	800178e <xQueueGenericSend+0x13e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8001786:	f7ff fc0f 	bl	8000fa8 <vPortExitCritical>
                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );

                    return errQUEUE_FULL;
 800178a:	2300      	movs	r3, #0
 800178c:	e05c      	b.n	8001848 <xQueueGenericSend+0x1f8>
                }
                else if( xEntryTimeSet == pdFALSE )
 800178e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001790:	2b00      	cmp	r3, #0
 8001792:	d106      	bne.n	80017a2 <xQueueGenericSend+0x152>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8001794:	f107 0314 	add.w	r3, r7, #20
 8001798:	4618      	mov	r0, r3
 800179a:	f001 fb25 	bl	8002de8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800179e:	2301      	movs	r3, #1
 80017a0:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80017a2:	f7ff fc01 	bl	8000fa8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80017a6:	f000 ff09 	bl	80025bc <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80017aa:	f7ff fbcd 	bl	8000f48 <vPortEnterCritical>
 80017ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80017b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80017b4:	b25b      	sxtb	r3, r3
 80017b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017ba:	d103      	bne.n	80017c4 <xQueueGenericSend+0x174>
 80017bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80017be:	2200      	movs	r2, #0
 80017c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80017c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80017c6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80017ca:	b25b      	sxtb	r3, r3
 80017cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017d0:	d103      	bne.n	80017da <xQueueGenericSend+0x18a>
 80017d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80017d4:	2200      	movs	r2, #0
 80017d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80017da:	f7ff fbe5 	bl	8000fa8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80017de:	1d3a      	adds	r2, r7, #4
 80017e0:	f107 0314 	add.w	r3, r7, #20
 80017e4:	4611      	mov	r1, r2
 80017e6:	4618      	mov	r0, r3
 80017e8:	f001 fb14 	bl	8002e14 <xTaskCheckForTimeOut>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d124      	bne.n	800183c <xQueueGenericSend+0x1ec>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80017f2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80017f4:	f000 fbc7 	bl	8001f86 <prvIsQueueFull>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d018      	beq.n	8001830 <xQueueGenericSend+0x1e0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80017fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001800:	3310      	adds	r3, #16
 8001802:	687a      	ldr	r2, [r7, #4]
 8001804:	4611      	mov	r1, r2
 8001806:	4618      	mov	r0, r3
 8001808:	f001 f9a8 	bl	8002b5c <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 800180c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800180e:	f000 fb52 	bl	8001eb6 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8001812:	f000 fee1 	bl	80025d8 <xTaskResumeAll>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	f47f af7c 	bne.w	8001716 <xQueueGenericSend+0xc6>
                {
                    taskYIELD_WITHIN_API();
 800181e:	4b0c      	ldr	r3, [pc, #48]	@ (8001850 <xQueueGenericSend+0x200>)
 8001820:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001824:	601a      	str	r2, [r3, #0]
 8001826:	f3bf 8f4f 	dsb	sy
 800182a:	f3bf 8f6f 	isb	sy
 800182e:	e772      	b.n	8001716 <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8001830:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001832:	f000 fb40 	bl	8001eb6 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001836:	f000 fecf 	bl	80025d8 <xTaskResumeAll>
 800183a:	e76c      	b.n	8001716 <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 800183c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800183e:	f000 fb3a 	bl	8001eb6 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001842:	f000 fec9 	bl	80025d8 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );

            return errQUEUE_FULL;
 8001846:	2300      	movs	r3, #0
        }
    }
}
 8001848:	4618      	mov	r0, r3
 800184a:	3738      	adds	r7, #56	@ 0x38
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}
 8001850:	e000ed04 	.word	0xe000ed04

08001854 <xQueueGiveFromISR>:
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b090      	sub	sp, #64	@ 0x40
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
 800185c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	63bb      	str	r3, [r7, #56]	@ 0x38
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 8001862:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001864:	2b00      	cmp	r3, #0
 8001866:	d10b      	bne.n	8001880 <xQueueGiveFromISR+0x2c>
    __asm volatile
 8001868:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800186c:	f383 8811 	msr	BASEPRI, r3
 8001870:	f3bf 8f6f 	isb	sy
 8001874:	f3bf 8f4f 	dsb	sy
 8001878:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800187a:	bf00      	nop
 800187c:	bf00      	nop
 800187e:	e7fd      	b.n	800187c <xQueueGiveFromISR+0x28>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8001880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001884:	2b00      	cmp	r3, #0
 8001886:	d00b      	beq.n	80018a0 <xQueueGiveFromISR+0x4c>
    __asm volatile
 8001888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800188c:	f383 8811 	msr	BASEPRI, r3
 8001890:	f3bf 8f6f 	isb	sy
 8001894:	f3bf 8f4f 	dsb	sy
 8001898:	623b      	str	r3, [r7, #32]
}
 800189a:	bf00      	nop
 800189c:	bf00      	nop
 800189e:	e7fd      	b.n	800189c <xQueueGiveFromISR+0x48>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80018a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d103      	bne.n	80018b0 <xQueueGiveFromISR+0x5c>
 80018a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d101      	bne.n	80018b4 <xQueueGiveFromISR+0x60>
 80018b0:	2301      	movs	r3, #1
 80018b2:	e000      	b.n	80018b6 <xQueueGiveFromISR+0x62>
 80018b4:	2300      	movs	r3, #0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d10b      	bne.n	80018d2 <xQueueGiveFromISR+0x7e>
    __asm volatile
 80018ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80018be:	f383 8811 	msr	BASEPRI, r3
 80018c2:	f3bf 8f6f 	isb	sy
 80018c6:	f3bf 8f4f 	dsb	sy
 80018ca:	61fb      	str	r3, [r7, #28]
}
 80018cc:	bf00      	nop
 80018ce:	bf00      	nop
 80018d0:	e7fd      	b.n	80018ce <xQueueGiveFromISR+0x7a>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80018d2:	f7ff fbfd 	bl	80010d0 <vPortValidateInterruptPriority>
    __asm volatile
 80018d6:	f3ef 8211 	mrs	r2, BASEPRI
 80018da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80018de:	f383 8811 	msr	BASEPRI, r3
 80018e2:	f3bf 8f6f 	isb	sy
 80018e6:	f3bf 8f4f 	dsb	sy
 80018ea:	61ba      	str	r2, [r7, #24]
 80018ec:	617b      	str	r3, [r7, #20]
    return ulOriginalBASEPRI;
 80018ee:	69bb      	ldr	r3, [r7, #24]

    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 80018f0:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80018f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80018f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018f6:	633b      	str	r3, [r7, #48]	@ 0x30

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 80018f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80018fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80018fe:	429a      	cmp	r2, r3
 8001900:	d243      	bcs.n	800198a <xQueueGiveFromISR+0x136>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8001902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001904:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001908:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 800190c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800190e:	1c5a      	adds	r2, r3, #1
 8001910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001912:	639a      	str	r2, [r3, #56]	@ 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8001914:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800191c:	d112      	bne.n	8001944 <xQueueGiveFromISR+0xf0>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800191e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001922:	2b00      	cmp	r3, #0
 8001924:	d02e      	beq.n	8001984 <xQueueGiveFromISR+0x130>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001926:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001928:	3324      	adds	r3, #36	@ 0x24
 800192a:	4618      	mov	r0, r3
 800192c:	f001 f982 	bl	8002c34 <xTaskRemoveFromEventList>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d026      	beq.n	8001984 <xQueueGiveFromISR+0x130>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d023      	beq.n	8001984 <xQueueGiveFromISR+0x130>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	2201      	movs	r2, #1
 8001940:	601a      	str	r2, [r3, #0]
 8001942:	e01f      	b.n	8001984 <xQueueGiveFromISR+0x130>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8001944:	f000 ff60 	bl	8002808 <uxTaskGetNumberOfTasks>
 8001948:	62b8      	str	r0, [r7, #40]	@ 0x28
 800194a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800194e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001950:	429a      	cmp	r2, r3
 8001952:	d917      	bls.n	8001984 <xQueueGiveFromISR+0x130>
 8001954:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001958:	2b7f      	cmp	r3, #127	@ 0x7f
 800195a:	d10b      	bne.n	8001974 <xQueueGiveFromISR+0x120>
    __asm volatile
 800195c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001960:	f383 8811 	msr	BASEPRI, r3
 8001964:	f3bf 8f6f 	isb	sy
 8001968:	f3bf 8f4f 	dsb	sy
 800196c:	613b      	str	r3, [r7, #16]
}
 800196e:	bf00      	nop
 8001970:	bf00      	nop
 8001972:	e7fd      	b.n	8001970 <xQueueGiveFromISR+0x11c>
 8001974:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001978:	3301      	adds	r3, #1
 800197a:	b2db      	uxtb	r3, r3
 800197c:	b25a      	sxtb	r2, r3
 800197e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001980:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 8001984:	2301      	movs	r3, #1
 8001986:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001988:	e001      	b.n	800198e <xQueueGiveFromISR+0x13a>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 800198a:	2300      	movs	r3, #0
 800198c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800198e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001990:	60fb      	str	r3, [r7, #12]
    __asm volatile
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	f383 8811 	msr	BASEPRI, r3
}
 8001998:	bf00      	nop
    }
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xQueueGiveFromISR( xReturn );

    return xReturn;
 800199a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800199c:	4618      	mov	r0, r3
 800199e:	3740      	adds	r7, #64	@ 0x40
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}

080019a4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b08c      	sub	sp, #48	@ 0x30
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	60f8      	str	r0, [r7, #12]
 80019ac:	60b9      	str	r1, [r7, #8]
 80019ae:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80019b0:	2300      	movs	r3, #0
 80019b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80019b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d10b      	bne.n	80019d6 <xQueueReceive+0x32>
    __asm volatile
 80019be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80019c2:	f383 8811 	msr	BASEPRI, r3
 80019c6:	f3bf 8f6f 	isb	sy
 80019ca:	f3bf 8f4f 	dsb	sy
 80019ce:	623b      	str	r3, [r7, #32]
}
 80019d0:	bf00      	nop
 80019d2:	bf00      	nop
 80019d4:	e7fd      	b.n	80019d2 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80019d6:	68bb      	ldr	r3, [r7, #8]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d103      	bne.n	80019e4 <xQueueReceive+0x40>
 80019dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d101      	bne.n	80019e8 <xQueueReceive+0x44>
 80019e4:	2301      	movs	r3, #1
 80019e6:	e000      	b.n	80019ea <xQueueReceive+0x46>
 80019e8:	2300      	movs	r3, #0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d10b      	bne.n	8001a06 <xQueueReceive+0x62>
    __asm volatile
 80019ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80019f2:	f383 8811 	msr	BASEPRI, r3
 80019f6:	f3bf 8f6f 	isb	sy
 80019fa:	f3bf 8f4f 	dsb	sy
 80019fe:	61fb      	str	r3, [r7, #28]
}
 8001a00:	bf00      	nop
 8001a02:	bf00      	nop
 8001a04:	e7fd      	b.n	8001a02 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001a06:	f001 fb29 	bl	800305c <xTaskGetSchedulerState>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d102      	bne.n	8001a16 <xQueueReceive+0x72>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d101      	bne.n	8001a1a <xQueueReceive+0x76>
 8001a16:	2301      	movs	r3, #1
 8001a18:	e000      	b.n	8001a1c <xQueueReceive+0x78>
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d10b      	bne.n	8001a38 <xQueueReceive+0x94>
    __asm volatile
 8001a20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a24:	f383 8811 	msr	BASEPRI, r3
 8001a28:	f3bf 8f6f 	isb	sy
 8001a2c:	f3bf 8f4f 	dsb	sy
 8001a30:	61bb      	str	r3, [r7, #24]
}
 8001a32:	bf00      	nop
 8001a34:	bf00      	nop
 8001a36:	e7fd      	b.n	8001a34 <xQueueReceive+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8001a38:	f7ff fa86 	bl	8000f48 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001a3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a40:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d01f      	beq.n	8001a88 <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001a48:	68b9      	ldr	r1, [r7, #8]
 8001a4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001a4c:	f000 fa0d 	bl	8001e6a <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8001a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a52:	1e5a      	subs	r2, r3, #1
 8001a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a56:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001a58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a5a:	691b      	ldr	r3, [r3, #16]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d00f      	beq.n	8001a80 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001a60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a62:	3310      	adds	r3, #16
 8001a64:	4618      	mov	r0, r3
 8001a66:	f001 f8e5 	bl	8002c34 <xTaskRemoveFromEventList>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d007      	beq.n	8001a80 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8001a70:	4b3c      	ldr	r3, [pc, #240]	@ (8001b64 <xQueueReceive+0x1c0>)
 8001a72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	f3bf 8f4f 	dsb	sy
 8001a7c:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8001a80:	f7ff fa92 	bl	8000fa8 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );

                return pdPASS;
 8001a84:	2301      	movs	r3, #1
 8001a86:	e069      	b.n	8001b5c <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d103      	bne.n	8001a96 <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8001a8e:	f7ff fa8b 	bl	8000fa8 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8001a92:	2300      	movs	r3, #0
 8001a94:	e062      	b.n	8001b5c <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8001a96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d106      	bne.n	8001aaa <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8001a9c:	f107 0310 	add.w	r3, r7, #16
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f001 f9a1 	bl	8002de8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8001aaa:	f7ff fa7d 	bl	8000fa8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8001aae:	f000 fd85 	bl	80025bc <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8001ab2:	f7ff fa49 	bl	8000f48 <vPortEnterCritical>
 8001ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ab8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001abc:	b25b      	sxtb	r3, r3
 8001abe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ac2:	d103      	bne.n	8001acc <xQueueReceive+0x128>
 8001ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ace:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001ad2:	b25b      	sxtb	r3, r3
 8001ad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ad8:	d103      	bne.n	8001ae2 <xQueueReceive+0x13e>
 8001ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001adc:	2200      	movs	r2, #0
 8001ade:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001ae2:	f7ff fa61 	bl	8000fa8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001ae6:	1d3a      	adds	r2, r7, #4
 8001ae8:	f107 0310 	add.w	r3, r7, #16
 8001aec:	4611      	mov	r1, r2
 8001aee:	4618      	mov	r0, r3
 8001af0:	f001 f990 	bl	8002e14 <xTaskCheckForTimeOut>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d123      	bne.n	8001b42 <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001afa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001afc:	f000 fa2d 	bl	8001f5a <prvIsQueueEmpty>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d017      	beq.n	8001b36 <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001b06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b08:	3324      	adds	r3, #36	@ 0x24
 8001b0a:	687a      	ldr	r2, [r7, #4]
 8001b0c:	4611      	mov	r1, r2
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f001 f824 	bl	8002b5c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8001b14:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001b16:	f000 f9ce 	bl	8001eb6 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8001b1a:	f000 fd5d 	bl	80025d8 <xTaskResumeAll>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d189      	bne.n	8001a38 <xQueueReceive+0x94>
                {
                    taskYIELD_WITHIN_API();
 8001b24:	4b0f      	ldr	r3, [pc, #60]	@ (8001b64 <xQueueReceive+0x1c0>)
 8001b26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	f3bf 8f4f 	dsb	sy
 8001b30:	f3bf 8f6f 	isb	sy
 8001b34:	e780      	b.n	8001a38 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8001b36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001b38:	f000 f9bd 	bl	8001eb6 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001b3c:	f000 fd4c 	bl	80025d8 <xTaskResumeAll>
 8001b40:	e77a      	b.n	8001a38 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8001b42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001b44:	f000 f9b7 	bl	8001eb6 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001b48:	f000 fd46 	bl	80025d8 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001b4c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001b4e:	f000 fa04 	bl	8001f5a <prvIsQueueEmpty>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	f43f af6f 	beq.w	8001a38 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8001b5a:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	3730      	adds	r7, #48	@ 0x30
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	e000ed04 	.word	0xe000ed04

08001b68 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b08c      	sub	sp, #48	@ 0x30
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8001b72:	2300      	movs	r3, #0
 8001b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	627b      	str	r3, [r7, #36]	@ 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	62bb      	str	r3, [r7, #40]	@ 0x28
    #endif

    traceENTER_xQueueSemaphoreTake( xQueue, xTicksToWait );

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8001b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d10b      	bne.n	8001b9c <xQueueSemaphoreTake+0x34>
    __asm volatile
 8001b84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b88:	f383 8811 	msr	BASEPRI, r3
 8001b8c:	f3bf 8f6f 	isb	sy
 8001b90:	f3bf 8f4f 	dsb	sy
 8001b94:	61bb      	str	r3, [r7, #24]
}
 8001b96:	bf00      	nop
 8001b98:	bf00      	nop
 8001b9a:	e7fd      	b.n	8001b98 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8001b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d00b      	beq.n	8001bbc <xQueueSemaphoreTake+0x54>
    __asm volatile
 8001ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ba8:	f383 8811 	msr	BASEPRI, r3
 8001bac:	f3bf 8f6f 	isb	sy
 8001bb0:	f3bf 8f4f 	dsb	sy
 8001bb4:	617b      	str	r3, [r7, #20]
}
 8001bb6:	bf00      	nop
 8001bb8:	bf00      	nop
 8001bba:	e7fd      	b.n	8001bb8 <xQueueSemaphoreTake+0x50>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001bbc:	f001 fa4e 	bl	800305c <xTaskGetSchedulerState>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d102      	bne.n	8001bcc <xQueueSemaphoreTake+0x64>
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d101      	bne.n	8001bd0 <xQueueSemaphoreTake+0x68>
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e000      	b.n	8001bd2 <xQueueSemaphoreTake+0x6a>
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d10b      	bne.n	8001bee <xQueueSemaphoreTake+0x86>
    __asm volatile
 8001bd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001bda:	f383 8811 	msr	BASEPRI, r3
 8001bde:	f3bf 8f6f 	isb	sy
 8001be2:	f3bf 8f4f 	dsb	sy
 8001be6:	613b      	str	r3, [r7, #16]
}
 8001be8:	bf00      	nop
 8001bea:	bf00      	nop
 8001bec:	e7fd      	b.n	8001bea <xQueueSemaphoreTake+0x82>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8001bee:	f7ff f9ab 	bl	8000f48 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8001bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bf6:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8001bf8:	6a3b      	ldr	r3, [r7, #32]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d024      	beq.n	8001c48 <xQueueSemaphoreTake+0xe0>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxSemaphoreCount - ( UBaseType_t ) 1 );
 8001bfe:	6a3b      	ldr	r3, [r7, #32]
 8001c00:	1e5a      	subs	r2, r3, #1
 8001c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c04:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d104      	bne.n	8001c18 <xQueueSemaphoreTake+0xb0>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8001c0e:	f001 fc1d 	bl	800344c <pvTaskIncrementMutexHeldCount>
 8001c12:	4602      	mov	r2, r0
 8001c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c16:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c1a:	691b      	ldr	r3, [r3, #16]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d00f      	beq.n	8001c40 <xQueueSemaphoreTake+0xd8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c22:	3310      	adds	r3, #16
 8001c24:	4618      	mov	r0, r3
 8001c26:	f001 f805 	bl	8002c34 <xTaskRemoveFromEventList>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d007      	beq.n	8001c40 <xQueueSemaphoreTake+0xd8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8001c30:	4b4c      	ldr	r3, [pc, #304]	@ (8001d64 <xQueueSemaphoreTake+0x1fc>)
 8001c32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	f3bf 8f4f 	dsb	sy
 8001c3c:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8001c40:	f7ff f9b2 	bl	8000fa8 <vPortExitCritical>

                traceRETURN_xQueueSemaphoreTake( pdPASS );

                return pdPASS;
 8001c44:	2301      	movs	r3, #1
 8001c46:	e089      	b.n	8001d5c <xQueueSemaphoreTake+0x1f4>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d103      	bne.n	8001c56 <xQueueSemaphoreTake+0xee>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8001c4e:	f7ff f9ab 	bl	8000fa8 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8001c52:	2300      	movs	r3, #0
 8001c54:	e082      	b.n	8001d5c <xQueueSemaphoreTake+0x1f4>
                }
                else if( xEntryTimeSet == pdFALSE )
 8001c56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d106      	bne.n	8001c6a <xQueueSemaphoreTake+0x102>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8001c5c:	f107 0308 	add.w	r3, r7, #8
 8001c60:	4618      	mov	r0, r3
 8001c62:	f001 f8c1 	bl	8002de8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8001c66:	2301      	movs	r3, #1
 8001c68:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8001c6a:	f7ff f99d 	bl	8000fa8 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8001c6e:	f000 fca5 	bl	80025bc <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8001c72:	f7ff f969 	bl	8000f48 <vPortEnterCritical>
 8001c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c78:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001c7c:	b25b      	sxtb	r3, r3
 8001c7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c82:	d103      	bne.n	8001c8c <xQueueSemaphoreTake+0x124>
 8001c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c86:	2200      	movs	r2, #0
 8001c88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c8e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001c92:	b25b      	sxtb	r3, r3
 8001c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c98:	d103      	bne.n	8001ca2 <xQueueSemaphoreTake+0x13a>
 8001c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001ca2:	f7ff f981 	bl	8000fa8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001ca6:	463a      	mov	r2, r7
 8001ca8:	f107 0308 	add.w	r3, r7, #8
 8001cac:	4611      	mov	r1, r2
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f001 f8b0 	bl	8002e14 <xTaskCheckForTimeOut>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d132      	bne.n	8001d20 <xQueueSemaphoreTake+0x1b8>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001cba:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001cbc:	f000 f94d 	bl	8001f5a <prvIsQueueEmpty>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d026      	beq.n	8001d14 <xQueueSemaphoreTake+0x1ac>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d109      	bne.n	8001ce2 <xQueueSemaphoreTake+0x17a>
                    {
                        taskENTER_CRITICAL();
 8001cce:	f7ff f93b 	bl	8000f48 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8001cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f001 f9de 	bl	8003098 <xTaskPriorityInherit>
 8001cdc:	62b8      	str	r0, [r7, #40]	@ 0x28
                        }
                        taskEXIT_CRITICAL();
 8001cde:	f7ff f963 	bl	8000fa8 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ce4:	3324      	adds	r3, #36	@ 0x24
 8001ce6:	683a      	ldr	r2, [r7, #0]
 8001ce8:	4611      	mov	r1, r2
 8001cea:	4618      	mov	r0, r3
 8001cec:	f000 ff36 	bl	8002b5c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8001cf0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001cf2:	f000 f8e0 	bl	8001eb6 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8001cf6:	f000 fc6f 	bl	80025d8 <xTaskResumeAll>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	f47f af76 	bne.w	8001bee <xQueueSemaphoreTake+0x86>
                {
                    taskYIELD_WITHIN_API();
 8001d02:	4b18      	ldr	r3, [pc, #96]	@ (8001d64 <xQueueSemaphoreTake+0x1fc>)
 8001d04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001d08:	601a      	str	r2, [r3, #0]
 8001d0a:	f3bf 8f4f 	dsb	sy
 8001d0e:	f3bf 8f6f 	isb	sy
 8001d12:	e76c      	b.n	8001bee <xQueueSemaphoreTake+0x86>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8001d14:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001d16:	f000 f8ce 	bl	8001eb6 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001d1a:	f000 fc5d 	bl	80025d8 <xTaskResumeAll>
 8001d1e:	e766      	b.n	8001bee <xQueueSemaphoreTake+0x86>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8001d20:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001d22:	f000 f8c8 	bl	8001eb6 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001d26:	f000 fc57 	bl	80025d8 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001d2a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001d2c:	f000 f915 	bl	8001f5a <prvIsQueueEmpty>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	f43f af5b 	beq.w	8001bee <xQueueSemaphoreTake+0x86>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 8001d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d00d      	beq.n	8001d5a <xQueueSemaphoreTake+0x1f2>
                    {
                        taskENTER_CRITICAL();
 8001d3e:	f7ff f903 	bl	8000f48 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8001d42:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001d44:	f000 f810 	bl	8001d68 <prvGetDisinheritPriorityAfterTimeout>
 8001d48:	61f8      	str	r0, [r7, #28]
                             * mutex to the ready list for its new priority. Coverity thinks that
                             * it can result in out-of-bounds access which is not true because
                             * uxHighestWaitingPriority, as returned by prvGetDisinheritPriorityAfterTimeout,
                             * is capped at ( configMAX_PRIORITIES - 1 ). */
                            /* coverity[overrun] */
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8001d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	69f9      	ldr	r1, [r7, #28]
 8001d50:	4618      	mov	r0, r3
 8001d52:	f001 facd 	bl	80032f0 <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 8001d56:	f7ff f927 	bl	8000fa8 <vPortExitCritical>
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8001d5a:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3730      	adds	r7, #48	@ 0x30
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	e000ed04 	.word	0xe000ed04

08001d68 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8001d68:	b480      	push	{r7}
 8001d6a:	b085      	sub	sp, #20
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d006      	beq.n	8001d86 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) ( ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) ) );
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f1c3 0305 	rsb	r3, r3, #5
 8001d82:	60fb      	str	r3, [r7, #12]
 8001d84:	e001      	b.n	8001d8a <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8001d86:	2300      	movs	r3, #0
 8001d88:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
    }
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	3714      	adds	r7, #20
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bc80      	pop	{r7}
 8001d94:	4770      	bx	lr

08001d96 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8001d96:	b580      	push	{r7, lr}
 8001d98:	b086      	sub	sp, #24
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	60f8      	str	r0, [r7, #12]
 8001d9e:	60b9      	str	r1, [r7, #8]
 8001da0:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8001da2:	2300      	movs	r3, #0
 8001da4:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001daa:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d10d      	bne.n	8001dd0 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d14d      	bne.n	8001e58 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f001 f9fb 	bl	80031bc <xTaskPriorityDisinherit>
 8001dc6:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	609a      	str	r2, [r3, #8]
 8001dce:	e043      	b.n	8001e58 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d119      	bne.n	8001e0a <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	6858      	ldr	r0, [r3, #4]
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dde:	461a      	mov	r2, r3
 8001de0:	68b9      	ldr	r1, [r7, #8]
 8001de2:	f001 fec7 	bl	8003b74 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	685a      	ldr	r2, [r3, #4]
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dee:	441a      	add	r2, r3
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	685a      	ldr	r2, [r3, #4]
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	d32b      	bcc.n	8001e58 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	605a      	str	r2, [r3, #4]
 8001e08:	e026      	b.n	8001e58 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	68d8      	ldr	r0, [r3, #12]
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e12:	461a      	mov	r2, r3
 8001e14:	68b9      	ldr	r1, [r7, #8]
 8001e16:	f001 fead 	bl	8003b74 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	68da      	ldr	r2, [r3, #12]
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e22:	425b      	negs	r3, r3
 8001e24:	441a      	add	r2, r3
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	68da      	ldr	r2, [r3, #12]
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d207      	bcs.n	8001e46 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	689a      	ldr	r2, [r3, #8]
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e3e:	425b      	negs	r3, r3
 8001e40:	441a      	add	r2, r3
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2b02      	cmp	r3, #2
 8001e4a:	d105      	bne.n	8001e58 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d002      	beq.n	8001e58 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	3b01      	subs	r3, #1
 8001e56:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8001e58:	693b      	ldr	r3, [r7, #16]
 8001e5a:	1c5a      	adds	r2, r3, #1
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8001e60:	697b      	ldr	r3, [r7, #20]
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3718      	adds	r7, #24
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}

08001e6a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	b082      	sub	sp, #8
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
 8001e72:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d018      	beq.n	8001eae <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	68da      	ldr	r2, [r3, #12]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e84:	441a      	add	r2, r3
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	68da      	ldr	r2, [r3, #12]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d303      	bcc.n	8001e9e <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	68d9      	ldr	r1, [r3, #12]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea6:	461a      	mov	r2, r3
 8001ea8:	6838      	ldr	r0, [r7, #0]
 8001eaa:	f001 fe63 	bl	8003b74 <memcpy>
    }
}
 8001eae:	bf00      	nop
 8001eb0:	3708      	adds	r7, #8
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b084      	sub	sp, #16
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8001ebe:	f7ff f843 	bl	8000f48 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001ec8:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8001eca:	e011      	b.n	8001ef0 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d012      	beq.n	8001efa <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	3324      	adds	r3, #36	@ 0x24
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f000 feab 	bl	8002c34 <xTaskRemoveFromEventList>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d001      	beq.n	8001ee8 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8001ee4:	f000 fffe 	bl	8002ee4 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8001ee8:	7bfb      	ldrb	r3, [r7, #15]
 8001eea:	3b01      	subs	r3, #1
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8001ef0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	dce9      	bgt.n	8001ecc <prvUnlockQueue+0x16>
 8001ef8:	e000      	b.n	8001efc <prvUnlockQueue+0x46>
                    break;
 8001efa:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	22ff      	movs	r2, #255	@ 0xff
 8001f00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8001f04:	f7ff f850 	bl	8000fa8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8001f08:	f7ff f81e 	bl	8000f48 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001f12:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8001f14:	e011      	b.n	8001f3a <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	691b      	ldr	r3, [r3, #16]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d012      	beq.n	8001f44 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	3310      	adds	r3, #16
 8001f22:	4618      	mov	r0, r3
 8001f24:	f000 fe86 	bl	8002c34 <xTaskRemoveFromEventList>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d001      	beq.n	8001f32 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8001f2e:	f000 ffd9 	bl	8002ee4 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8001f32:	7bbb      	ldrb	r3, [r7, #14]
 8001f34:	3b01      	subs	r3, #1
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8001f3a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	dce9      	bgt.n	8001f16 <prvUnlockQueue+0x60>
 8001f42:	e000      	b.n	8001f46 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8001f44:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	22ff      	movs	r2, #255	@ 0xff
 8001f4a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8001f4e:	f7ff f82b 	bl	8000fa8 <vPortExitCritical>
}
 8001f52:	bf00      	nop
 8001f54:	3710      	adds	r7, #16
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}

08001f5a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8001f5a:	b580      	push	{r7, lr}
 8001f5c:	b084      	sub	sp, #16
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8001f62:	f7fe fff1 	bl	8000f48 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d102      	bne.n	8001f74 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	60fb      	str	r3, [r7, #12]
 8001f72:	e001      	b.n	8001f78 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8001f74:	2300      	movs	r3, #0
 8001f76:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8001f78:	f7ff f816 	bl	8000fa8 <vPortExitCritical>

    return xReturn;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3710      	adds	r7, #16
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}

08001f86 <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8001f86:	b580      	push	{r7, lr}
 8001f88:	b084      	sub	sp, #16
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8001f8e:	f7fe ffdb 	bl	8000f48 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f9a:	429a      	cmp	r2, r3
 8001f9c:	d102      	bne.n	8001fa4 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	60fb      	str	r3, [r7, #12]
 8001fa2:	e001      	b.n	8001fa8 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8001fa8:	f7fe fffe 	bl	8000fa8 <vPortExitCritical>

    return xReturn;
 8001fac:	68fb      	ldr	r3, [r7, #12]
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3710      	adds	r7, #16
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
	...

08001fb8 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 8001fb8:	b480      	push	{r7}
 8001fba:	b087      	sub	sp, #28
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d10b      	bne.n	8001fe4 <vQueueAddToRegistry+0x2c>
    __asm volatile
 8001fcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fd0:	f383 8811 	msr	BASEPRI, r3
 8001fd4:	f3bf 8f6f 	isb	sy
 8001fd8:	f3bf 8f4f 	dsb	sy
 8001fdc:	60fb      	str	r3, [r7, #12]
}
 8001fde:	bf00      	nop
 8001fe0:	bf00      	nop
 8001fe2:	e7fd      	b.n	8001fe0 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d024      	beq.n	8002034 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001fea:	2300      	movs	r3, #0
 8001fec:	617b      	str	r3, [r7, #20]
 8001fee:	e01e      	b.n	800202e <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8001ff0:	4a17      	ldr	r2, [pc, #92]	@ (8002050 <vQueueAddToRegistry+0x98>)
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	00db      	lsls	r3, r3, #3
 8001ff6:	4413      	add	r3, r2
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	687a      	ldr	r2, [r7, #4]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d105      	bne.n	800200c <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	00db      	lsls	r3, r3, #3
 8002004:	4a12      	ldr	r2, [pc, #72]	@ (8002050 <vQueueAddToRegistry+0x98>)
 8002006:	4413      	add	r3, r2
 8002008:	613b      	str	r3, [r7, #16]
                    break;
 800200a:	e013      	b.n	8002034 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d10a      	bne.n	8002028 <vQueueAddToRegistry+0x70>
 8002012:	4a0f      	ldr	r2, [pc, #60]	@ (8002050 <vQueueAddToRegistry+0x98>)
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d104      	bne.n	8002028 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	00db      	lsls	r3, r3, #3
 8002022:	4a0b      	ldr	r2, [pc, #44]	@ (8002050 <vQueueAddToRegistry+0x98>)
 8002024:	4413      	add	r3, r2
 8002026:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	3301      	adds	r3, #1
 800202c:	617b      	str	r3, [r7, #20]
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	2b07      	cmp	r3, #7
 8002032:	d9dd      	bls.n	8001ff0 <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d005      	beq.n	8002046 <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	683a      	ldr	r2, [r7, #0]
 800203e:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	687a      	ldr	r2, [r7, #4]
 8002044:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
    }
 8002046:	bf00      	nop
 8002048:	371c      	adds	r7, #28
 800204a:	46bd      	mov	sp, r7
 800204c:	bc80      	pop	{r7}
 800204e:	4770      	bx	lr
 8002050:	200028a4 	.word	0x200028a4

08002054 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002054:	b580      	push	{r7, lr}
 8002056:	b086      	sub	sp, #24
 8002058:	af00      	add	r7, sp, #0
 800205a:	60f8      	str	r0, [r7, #12]
 800205c:	60b9      	str	r1, [r7, #8]
 800205e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8002064:	f7fe ff70 	bl	8000f48 <vPortEnterCritical>
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800206e:	b25b      	sxtb	r3, r3
 8002070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002074:	d103      	bne.n	800207e <vQueueWaitForMessageRestricted+0x2a>
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	2200      	movs	r2, #0
 800207a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002084:	b25b      	sxtb	r3, r3
 8002086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800208a:	d103      	bne.n	8002094 <vQueueWaitForMessageRestricted+0x40>
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	2200      	movs	r2, #0
 8002090:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002094:	f7fe ff88 	bl	8000fa8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800209c:	2b00      	cmp	r3, #0
 800209e:	d106      	bne.n	80020ae <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	3324      	adds	r3, #36	@ 0x24
 80020a4:	687a      	ldr	r2, [r7, #4]
 80020a6:	68b9      	ldr	r1, [r7, #8]
 80020a8:	4618      	mov	r0, r3
 80020aa:	f000 fd7d 	bl	8002ba8 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80020ae:	6978      	ldr	r0, [r7, #20]
 80020b0:	f7ff ff01 	bl	8001eb6 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
    }
 80020b4:	bf00      	nop
 80020b6:	3718      	adds	r7, #24
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}

080020bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b086      	sub	sp, #24
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020c4:	4a14      	ldr	r2, [pc, #80]	@ (8002118 <_sbrk+0x5c>)
 80020c6:	4b15      	ldr	r3, [pc, #84]	@ (800211c <_sbrk+0x60>)
 80020c8:	1ad3      	subs	r3, r2, r3
 80020ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020d0:	4b13      	ldr	r3, [pc, #76]	@ (8002120 <_sbrk+0x64>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d102      	bne.n	80020de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020d8:	4b11      	ldr	r3, [pc, #68]	@ (8002120 <_sbrk+0x64>)
 80020da:	4a12      	ldr	r2, [pc, #72]	@ (8002124 <_sbrk+0x68>)
 80020dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020de:	4b10      	ldr	r3, [pc, #64]	@ (8002120 <_sbrk+0x64>)
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4413      	add	r3, r2
 80020e6:	693a      	ldr	r2, [r7, #16]
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d207      	bcs.n	80020fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020ec:	f001 fd16 	bl	8003b1c <__errno>
 80020f0:	4603      	mov	r3, r0
 80020f2:	220c      	movs	r2, #12
 80020f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020f6:	f04f 33ff 	mov.w	r3, #4294967295
 80020fa:	e009      	b.n	8002110 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020fc:	4b08      	ldr	r3, [pc, #32]	@ (8002120 <_sbrk+0x64>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002102:	4b07      	ldr	r3, [pc, #28]	@ (8002120 <_sbrk+0x64>)
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4413      	add	r3, r2
 800210a:	4a05      	ldr	r2, [pc, #20]	@ (8002120 <_sbrk+0x64>)
 800210c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800210e:	68fb      	ldr	r3, [r7, #12]
}
 8002110:	4618      	mov	r0, r3
 8002112:	3718      	adds	r7, #24
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	20005000 	.word	0x20005000
 800211c:	00000400 	.word	0x00000400
 8002120:	200028e4 	.word	0x200028e4
 8002124:	20002b70 	.word	0x20002b70

08002128 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 8002128:	b580      	push	{r7, lr}
 800212a:	b08a      	sub	sp, #40	@ 0x28
 800212c:	af04      	add	r7, sp, #16
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	60b9      	str	r1, [r7, #8]
 8002132:	607a      	str	r2, [r7, #4]
 8002134:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	4618      	mov	r0, r3
 800213c:	f7fe f894 	bl	8000268 <pvPortMalloc>
 8002140:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d013      	beq.n	8002170 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8002148:	2054      	movs	r0, #84	@ 0x54
 800214a:	f7fe f88d 	bl	8000268 <pvPortMalloc>
 800214e:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d008      	beq.n	8002168 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8002156:	2254      	movs	r2, #84	@ 0x54
 8002158:	2100      	movs	r1, #0
 800215a:	6978      	ldr	r0, [r7, #20]
 800215c:	f001 fcd6 	bl	8003b0c <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	693a      	ldr	r2, [r7, #16]
 8002164:	631a      	str	r2, [r3, #48]	@ 0x30
 8002166:	e005      	b.n	8002174 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8002168:	6938      	ldr	r0, [r7, #16]
 800216a:	f7fe f9b3 	bl	80004d4 <vPortFree>
 800216e:	e001      	b.n	8002174 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8002170:	2300      	movs	r3, #0
 8002172:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d00d      	beq.n	8002196 <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800217a:	2300      	movs	r3, #0
 800217c:	9303      	str	r3, [sp, #12]
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	9302      	str	r3, [sp, #8]
 8002182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002184:	9301      	str	r3, [sp, #4]
 8002186:	6a3b      	ldr	r3, [r7, #32]
 8002188:	9300      	str	r3, [sp, #0]
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	687a      	ldr	r2, [r7, #4]
 800218e:	68b9      	ldr	r1, [r7, #8]
 8002190:	68f8      	ldr	r0, [r7, #12]
 8002192:	f000 f828 	bl	80021e6 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8002196:	697b      	ldr	r3, [r7, #20]
    }
 8002198:	4618      	mov	r0, r3
 800219a:	3718      	adds	r7, #24
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}

080021a0 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b088      	sub	sp, #32
 80021a4:	af02      	add	r7, sp, #8
 80021a6:	60f8      	str	r0, [r7, #12]
 80021a8:	60b9      	str	r1, [r7, #8]
 80021aa:	607a      	str	r2, [r7, #4]
 80021ac:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 80021ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021b0:	9301      	str	r3, [sp, #4]
 80021b2:	6a3b      	ldr	r3, [r7, #32]
 80021b4:	9300      	str	r3, [sp, #0]
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	687a      	ldr	r2, [r7, #4]
 80021ba:	68b9      	ldr	r1, [r7, #8]
 80021bc:	68f8      	ldr	r0, [r7, #12]
 80021be:	f7ff ffb3 	bl	8002128 <prvCreateTask>
 80021c2:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d005      	beq.n	80021d6 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 80021ca:	6938      	ldr	r0, [r7, #16]
 80021cc:	f000 f89c 	bl	8002308 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80021d0:	2301      	movs	r3, #1
 80021d2:	617b      	str	r3, [r7, #20]
 80021d4:	e002      	b.n	80021dc <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80021d6:	f04f 33ff 	mov.w	r3, #4294967295
 80021da:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 80021dc:	697b      	ldr	r3, [r7, #20]
    }
 80021de:	4618      	mov	r0, r3
 80021e0:	3718      	adds	r7, #24
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}

080021e6 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80021e6:	b580      	push	{r7, lr}
 80021e8:	b088      	sub	sp, #32
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	60f8      	str	r0, [r7, #12]
 80021ee:	60b9      	str	r1, [r7, #8]
 80021f0:	607a      	str	r2, [r7, #4]
 80021f2:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 80021f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021f6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	461a      	mov	r2, r3
 80021fe:	21a5      	movs	r1, #165	@ 0xa5
 8002200:	f001 fc84 	bl	8003b0c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 8002204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002206:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800220e:	3b01      	subs	r3, #1
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	4413      	add	r3, r2
 8002214:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8002216:	69bb      	ldr	r3, [r7, #24]
 8002218:	f023 0307 	bic.w	r3, r3, #7
 800221c:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 800221e:	69bb      	ldr	r3, [r7, #24]
 8002220:	f003 0307 	and.w	r3, r3, #7
 8002224:	2b00      	cmp	r3, #0
 8002226:	d00b      	beq.n	8002240 <prvInitialiseNewTask+0x5a>
    __asm volatile
 8002228:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800222c:	f383 8811 	msr	BASEPRI, r3
 8002230:	f3bf 8f6f 	isb	sy
 8002234:	f3bf 8f4f 	dsb	sy
 8002238:	617b      	str	r3, [r7, #20]
}
 800223a:	bf00      	nop
 800223c:	bf00      	nop
 800223e:	e7fd      	b.n	800223c <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d01e      	beq.n	8002284 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002246:	2300      	movs	r3, #0
 8002248:	61fb      	str	r3, [r7, #28]
 800224a:	e012      	b.n	8002272 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800224c:	68ba      	ldr	r2, [r7, #8]
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	4413      	add	r3, r2
 8002252:	7819      	ldrb	r1, [r3, #0]
 8002254:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002256:	69fb      	ldr	r3, [r7, #28]
 8002258:	4413      	add	r3, r2
 800225a:	3334      	adds	r3, #52	@ 0x34
 800225c:	460a      	mov	r2, r1
 800225e:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002260:	68ba      	ldr	r2, [r7, #8]
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	4413      	add	r3, r2
 8002266:	781b      	ldrb	r3, [r3, #0]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d006      	beq.n	800227a <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800226c:	69fb      	ldr	r3, [r7, #28]
 800226e:	3301      	adds	r3, #1
 8002270:	61fb      	str	r3, [r7, #28]
 8002272:	69fb      	ldr	r3, [r7, #28]
 8002274:	2b0f      	cmp	r3, #15
 8002276:	d9e9      	bls.n	800224c <prvInitialiseNewTask+0x66>
 8002278:	e000      	b.n	800227c <prvInitialiseNewTask+0x96>
            {
                break;
 800227a:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 800227c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800227e:	2200      	movs	r2, #0
 8002280:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8002284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002286:	2b04      	cmp	r3, #4
 8002288:	d90b      	bls.n	80022a2 <prvInitialiseNewTask+0xbc>
    __asm volatile
 800228a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800228e:	f383 8811 	msr	BASEPRI, r3
 8002292:	f3bf 8f6f 	isb	sy
 8002296:	f3bf 8f4f 	dsb	sy
 800229a:	613b      	str	r3, [r7, #16]
}
 800229c:	bf00      	nop
 800229e:	bf00      	nop
 80022a0:	e7fd      	b.n	800229e <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80022a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022a4:	2b04      	cmp	r3, #4
 80022a6:	d901      	bls.n	80022ac <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80022a8:	2304      	movs	r3, #4
 80022aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80022ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80022b0:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 80022b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80022b6:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80022b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022ba:	3304      	adds	r3, #4
 80022bc:	4618      	mov	r0, r3
 80022be:	f7fe fc0a 	bl	8000ad6 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80022c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022c4:	3318      	adds	r3, #24
 80022c6:	4618      	mov	r0, r3
 80022c8:	f7fe fc05 	bl	8000ad6 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80022cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80022d0:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 80022d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022d4:	f1c3 0205 	rsb	r2, r3, #5
 80022d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022da:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80022dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80022e0:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80022e2:	683a      	ldr	r2, [r7, #0]
 80022e4:	68f9      	ldr	r1, [r7, #12]
 80022e6:	69b8      	ldr	r0, [r7, #24]
 80022e8:	f7fe fcf2 	bl	8000cd0 <pxPortInitialiseStack>
 80022ec:	4602      	mov	r2, r0
 80022ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022f0:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 80022f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d002      	beq.n	80022fe <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80022f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80022fc:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80022fe:	bf00      	nop
 8002300:	3720      	adds	r7, #32
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
	...

08002308 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8002310:	f7fe fe1a 	bl	8000f48 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8002314:	4b40      	ldr	r3, [pc, #256]	@ (8002418 <prvAddNewTaskToReadyList+0x110>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	3301      	adds	r3, #1
 800231a:	4a3f      	ldr	r2, [pc, #252]	@ (8002418 <prvAddNewTaskToReadyList+0x110>)
 800231c:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 800231e:	4b3f      	ldr	r3, [pc, #252]	@ (800241c <prvAddNewTaskToReadyList+0x114>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d109      	bne.n	800233a <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 8002326:	4a3d      	ldr	r2, [pc, #244]	@ (800241c <prvAddNewTaskToReadyList+0x114>)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800232c:	4b3a      	ldr	r3, [pc, #232]	@ (8002418 <prvAddNewTaskToReadyList+0x110>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	2b01      	cmp	r3, #1
 8002332:	d110      	bne.n	8002356 <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8002334:	f000 fdfa 	bl	8002f2c <prvInitialiseTaskLists>
 8002338:	e00d      	b.n	8002356 <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 800233a:	4b39      	ldr	r3, [pc, #228]	@ (8002420 <prvAddNewTaskToReadyList+0x118>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d109      	bne.n	8002356 <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002342:	4b36      	ldr	r3, [pc, #216]	@ (800241c <prvAddNewTaskToReadyList+0x114>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800234c:	429a      	cmp	r2, r3
 800234e:	d802      	bhi.n	8002356 <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8002350:	4a32      	ldr	r2, [pc, #200]	@ (800241c <prvAddNewTaskToReadyList+0x114>)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8002356:	4b33      	ldr	r3, [pc, #204]	@ (8002424 <prvAddNewTaskToReadyList+0x11c>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	3301      	adds	r3, #1
 800235c:	4a31      	ldr	r2, [pc, #196]	@ (8002424 <prvAddNewTaskToReadyList+0x11c>)
 800235e:	6013      	str	r3, [r2, #0]
                pxNewTCB->uxTCBNumber = uxTaskNumber;
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002364:	4b30      	ldr	r3, [pc, #192]	@ (8002428 <prvAddNewTaskToReadyList+0x120>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	429a      	cmp	r2, r3
 800236a:	d903      	bls.n	8002374 <prvAddNewTaskToReadyList+0x6c>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002370:	4a2d      	ldr	r2, [pc, #180]	@ (8002428 <prvAddNewTaskToReadyList+0x120>)
 8002372:	6013      	str	r3, [r2, #0]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002378:	492c      	ldr	r1, [pc, #176]	@ (800242c <prvAddNewTaskToReadyList+0x124>)
 800237a:	4613      	mov	r3, r2
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	4413      	add	r3, r2
 8002380:	009b      	lsls	r3, r3, #2
 8002382:	440b      	add	r3, r1
 8002384:	3304      	adds	r3, #4
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	60fb      	str	r3, [r7, #12]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	68fa      	ldr	r2, [r7, #12]
 800238e:	609a      	str	r2, [r3, #8]
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	689a      	ldr	r2, [r3, #8]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	60da      	str	r2, [r3, #12]
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	3204      	adds	r2, #4
 80023a0:	605a      	str	r2, [r3, #4]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	1d1a      	adds	r2, r3, #4
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	609a      	str	r2, [r3, #8]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023ae:	4613      	mov	r3, r2
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	4413      	add	r3, r2
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	4a1d      	ldr	r2, [pc, #116]	@ (800242c <prvAddNewTaskToReadyList+0x124>)
 80023b8:	441a      	add	r2, r3
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	615a      	str	r2, [r3, #20]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023c2:	491a      	ldr	r1, [pc, #104]	@ (800242c <prvAddNewTaskToReadyList+0x124>)
 80023c4:	4613      	mov	r3, r2
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	4413      	add	r3, r2
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	440b      	add	r3, r1
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	687a      	ldr	r2, [r7, #4]
 80023d2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80023d4:	1c59      	adds	r1, r3, #1
 80023d6:	4815      	ldr	r0, [pc, #84]	@ (800242c <prvAddNewTaskToReadyList+0x124>)
 80023d8:	4613      	mov	r3, r2
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	4413      	add	r3, r2
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	4403      	add	r3, r0
 80023e2:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 80023e4:	f7fe fde0 	bl	8000fa8 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 80023e8:	4b0d      	ldr	r3, [pc, #52]	@ (8002420 <prvAddNewTaskToReadyList+0x118>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d00e      	beq.n	800240e <prvAddNewTaskToReadyList+0x106>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 80023f0:	4b0a      	ldr	r3, [pc, #40]	@ (800241c <prvAddNewTaskToReadyList+0x114>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023fa:	429a      	cmp	r2, r3
 80023fc:	d207      	bcs.n	800240e <prvAddNewTaskToReadyList+0x106>
 80023fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002430 <prvAddNewTaskToReadyList+0x128>)
 8002400:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002404:	601a      	str	r2, [r3, #0]
 8002406:	f3bf 8f4f 	dsb	sy
 800240a:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800240e:	bf00      	nop
 8002410:	3710      	adds	r7, #16
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	200029c0 	.word	0x200029c0
 800241c:	200028e8 	.word	0x200028e8
 8002420:	200029cc 	.word	0x200029cc
 8002424:	200029dc 	.word	0x200029dc
 8002428:	200029c8 	.word	0x200029c8
 800242c:	200028ec 	.word	0x200028ec
 8002430:	e000ed04 	.word	0xe000ed04

08002434 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 800243c:	2300      	movs	r3, #0
 800243e:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d018      	beq.n	8002478 <vTaskDelay+0x44>
        {
            vTaskSuspendAll();
 8002446:	f000 f8b9 	bl	80025bc <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 800244a:	4b13      	ldr	r3, [pc, #76]	@ (8002498 <vTaskDelay+0x64>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	2b01      	cmp	r3, #1
 8002450:	d00b      	beq.n	800246a <vTaskDelay+0x36>
    __asm volatile
 8002452:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002456:	f383 8811 	msr	BASEPRI, r3
 800245a:	f3bf 8f6f 	isb	sy
 800245e:	f3bf 8f4f 	dsb	sy
 8002462:	60bb      	str	r3, [r7, #8]
}
 8002464:	bf00      	nop
 8002466:	bf00      	nop
 8002468:	e7fd      	b.n	8002466 <vTaskDelay+0x32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800246a:	2100      	movs	r1, #0
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	f001 f803 	bl	8003478 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8002472:	f000 f8b1 	bl	80025d8 <xTaskResumeAll>
 8002476:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d107      	bne.n	800248e <vTaskDelay+0x5a>
        {
            taskYIELD_WITHIN_API();
 800247e:	4b07      	ldr	r3, [pc, #28]	@ (800249c <vTaskDelay+0x68>)
 8002480:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002484:	601a      	str	r2, [r3, #0]
 8002486:	f3bf 8f4f 	dsb	sy
 800248a:	f3bf 8f6f 	isb	sy
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
    }
 800248e:	bf00      	nop
 8002490:	3710      	adds	r7, #16
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	200029e8 	.word	0x200029e8
 800249c:	e000ed04 	.word	0xe000ed04

080024a0 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b08a      	sub	sp, #40	@ 0x28
 80024a4:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 80024a6:	2301      	movs	r3, #1
 80024a8:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 80024aa:	2300      	movs	r3, #0
 80024ac:	613b      	str	r3, [r7, #16]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 80024ae:	2300      	movs	r3, #0
 80024b0:	617b      	str	r3, [r7, #20]
 80024b2:	e011      	b.n	80024d8 <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 80024b4:	4a1c      	ldr	r2, [pc, #112]	@ (8002528 <prvCreateIdleTasks+0x88>)
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	4413      	add	r3, r2
 80024ba:	7819      	ldrb	r1, [r3, #0]
 80024bc:	463a      	mov	r2, r7
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	4413      	add	r3, r2
 80024c2:	460a      	mov	r2, r1
 80024c4:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 80024c6:	463a      	mov	r2, r7
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	4413      	add	r3, r2
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d006      	beq.n	80024e0 <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	3301      	adds	r3, #1
 80024d6:	617b      	str	r3, [r7, #20]
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	2b0f      	cmp	r3, #15
 80024dc:	ddea      	ble.n	80024b4 <prvCreateIdleTasks+0x14>
 80024de:	e000      	b.n	80024e2 <prvCreateIdleTasks+0x42>
        {
            break;
 80024e0:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 80024e2:	2300      	movs	r3, #0
 80024e4:	61bb      	str	r3, [r7, #24]
 80024e6:	e015      	b.n	8002514 <prvCreateIdleTasks+0x74>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 80024e8:	4b10      	ldr	r3, [pc, #64]	@ (800252c <prvCreateIdleTasks+0x8c>)
 80024ea:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 80024ec:	69bb      	ldr	r3, [r7, #24]
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	4a0f      	ldr	r2, [pc, #60]	@ (8002530 <prvCreateIdleTasks+0x90>)
 80024f2:	4413      	add	r3, r2
 80024f4:	4639      	mov	r1, r7
 80024f6:	9301      	str	r3, [sp, #4]
 80024f8:	2300      	movs	r3, #0
 80024fa:	9300      	str	r3, [sp, #0]
 80024fc:	2300      	movs	r3, #0
 80024fe:	2280      	movs	r2, #128	@ 0x80
 8002500:	6938      	ldr	r0, [r7, #16]
 8002502:	f7ff fe4d 	bl	80021a0 <xTaskCreate>
 8002506:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8002508:	69fb      	ldr	r3, [r7, #28]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d006      	beq.n	800251c <prvCreateIdleTasks+0x7c>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800250e:	69bb      	ldr	r3, [r7, #24]
 8002510:	3301      	adds	r3, #1
 8002512:	61bb      	str	r3, [r7, #24]
 8002514:	69bb      	ldr	r3, [r7, #24]
 8002516:	2b00      	cmp	r3, #0
 8002518:	dde6      	ble.n	80024e8 <prvCreateIdleTasks+0x48>
 800251a:	e000      	b.n	800251e <prvCreateIdleTasks+0x7e>
        {
            break;
 800251c:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 800251e:	69fb      	ldr	r3, [r7, #28]
}
 8002520:	4618      	mov	r0, r3
 8002522:	3720      	adds	r7, #32
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}
 8002528:	080044c0 	.word	0x080044c0
 800252c:	08002efd 	.word	0x08002efd
 8002530:	200029e4 	.word	0x200029e4

08002534 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 800253a:	f7ff ffb1 	bl	80024a0 <prvCreateIdleTasks>
 800253e:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	2b01      	cmp	r3, #1
 8002544:	d102      	bne.n	800254c <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8002546:	f001 f807 	bl	8003558 <xTimerCreateTimerTask>
 800254a:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	2b01      	cmp	r3, #1
 8002550:	d116      	bne.n	8002580 <vTaskStartScheduler+0x4c>
    __asm volatile
 8002552:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002556:	f383 8811 	msr	BASEPRI, r3
 800255a:	f3bf 8f6f 	isb	sy
 800255e:	f3bf 8f4f 	dsb	sy
 8002562:	60bb      	str	r3, [r7, #8]
}
 8002564:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8002566:	4b11      	ldr	r3, [pc, #68]	@ (80025ac <vTaskStartScheduler+0x78>)
 8002568:	f04f 32ff 	mov.w	r2, #4294967295
 800256c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800256e:	4b10      	ldr	r3, [pc, #64]	@ (80025b0 <vTaskStartScheduler+0x7c>)
 8002570:	2201      	movs	r2, #1
 8002572:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002574:	4b0f      	ldr	r3, [pc, #60]	@ (80025b4 <vTaskStartScheduler+0x80>)
 8002576:	2200      	movs	r2, #0
 8002578:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 800257a:	f7fe fc27 	bl	8000dcc <xPortStartScheduler>
 800257e:	e00f      	b.n	80025a0 <vTaskStartScheduler+0x6c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002586:	d10b      	bne.n	80025a0 <vTaskStartScheduler+0x6c>
    __asm volatile
 8002588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800258c:	f383 8811 	msr	BASEPRI, r3
 8002590:	f3bf 8f6f 	isb	sy
 8002594:	f3bf 8f4f 	dsb	sy
 8002598:	607b      	str	r3, [r7, #4]
}
 800259a:	bf00      	nop
 800259c:	bf00      	nop
 800259e:	e7fd      	b.n	800259c <vTaskStartScheduler+0x68>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80025a0:	4b05      	ldr	r3, [pc, #20]	@ (80025b8 <vTaskStartScheduler+0x84>)
 80025a2:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 80025a4:	bf00      	nop
 80025a6:	3710      	adds	r7, #16
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	200029e0 	.word	0x200029e0
 80025b0:	200029cc 	.word	0x200029cc
 80025b4:	200029c4 	.word	0x200029c4
 80025b8:	080044d8 	.word	0x080044d8

080025bc <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 80025c0:	4b04      	ldr	r3, [pc, #16]	@ (80025d4 <vTaskSuspendAll+0x18>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	3301      	adds	r3, #1
 80025c6:	4a03      	ldr	r2, [pc, #12]	@ (80025d4 <vTaskSuspendAll+0x18>)
 80025c8:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 80025ca:	bf00      	nop
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bc80      	pop	{r7}
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	200029e8 	.word	0x200029e8

080025d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b088      	sub	sp, #32
 80025dc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80025de:	2300      	movs	r3, #0
 80025e0:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 80025e2:	2300      	movs	r3, #0
 80025e4:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 80025e6:	f7fe fcaf 	bl	8000f48 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 80025ea:	2300      	movs	r3, #0
 80025ec:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 80025ee:	4b76      	ldr	r3, [pc, #472]	@ (80027c8 <xTaskResumeAll+0x1f0>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d10b      	bne.n	800260e <xTaskResumeAll+0x36>
    __asm volatile
 80025f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025fa:	f383 8811 	msr	BASEPRI, r3
 80025fe:	f3bf 8f6f 	isb	sy
 8002602:	f3bf 8f4f 	dsb	sy
 8002606:	603b      	str	r3, [r7, #0]
}
 8002608:	bf00      	nop
 800260a:	bf00      	nop
 800260c:	e7fd      	b.n	800260a <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 800260e:	4b6e      	ldr	r3, [pc, #440]	@ (80027c8 <xTaskResumeAll+0x1f0>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	3b01      	subs	r3, #1
 8002614:	4a6c      	ldr	r2, [pc, #432]	@ (80027c8 <xTaskResumeAll+0x1f0>)
 8002616:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8002618:	4b6b      	ldr	r3, [pc, #428]	@ (80027c8 <xTaskResumeAll+0x1f0>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	2b00      	cmp	r3, #0
 800261e:	f040 80cb 	bne.w	80027b8 <xTaskResumeAll+0x1e0>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002622:	4b6a      	ldr	r3, [pc, #424]	@ (80027cc <xTaskResumeAll+0x1f4>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	2b00      	cmp	r3, #0
 8002628:	f000 80c6 	beq.w	80027b8 <xTaskResumeAll+0x1e0>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800262c:	e08f      	b.n	800274e <xTaskResumeAll+0x176>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800262e:	4b68      	ldr	r3, [pc, #416]	@ (80027d0 <xTaskResumeAll+0x1f8>)
 8002630:	68db      	ldr	r3, [r3, #12]
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800263a:	60fb      	str	r3, [r7, #12]
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	69db      	ldr	r3, [r3, #28]
 8002640:	69fa      	ldr	r2, [r7, #28]
 8002642:	6a12      	ldr	r2, [r2, #32]
 8002644:	609a      	str	r2, [r3, #8]
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	6a1b      	ldr	r3, [r3, #32]
 800264a:	69fa      	ldr	r2, [r7, #28]
 800264c:	69d2      	ldr	r2, [r2, #28]
 800264e:	605a      	str	r2, [r3, #4]
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	685a      	ldr	r2, [r3, #4]
 8002654:	69fb      	ldr	r3, [r7, #28]
 8002656:	3318      	adds	r3, #24
 8002658:	429a      	cmp	r2, r3
 800265a:	d103      	bne.n	8002664 <xTaskResumeAll+0x8c>
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	6a1a      	ldr	r2, [r3, #32]
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	605a      	str	r2, [r3, #4]
 8002664:	69fb      	ldr	r3, [r7, #28]
 8002666:	2200      	movs	r2, #0
 8002668:	629a      	str	r2, [r3, #40]	@ 0x28
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	1e5a      	subs	r2, r3, #1
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002674:	69fb      	ldr	r3, [r7, #28]
 8002676:	695b      	ldr	r3, [r3, #20]
 8002678:	60bb      	str	r3, [r7, #8]
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	69fa      	ldr	r2, [r7, #28]
 8002680:	68d2      	ldr	r2, [r2, #12]
 8002682:	609a      	str	r2, [r3, #8]
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	69fa      	ldr	r2, [r7, #28]
 800268a:	6892      	ldr	r2, [r2, #8]
 800268c:	605a      	str	r2, [r3, #4]
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	685a      	ldr	r2, [r3, #4]
 8002692:	69fb      	ldr	r3, [r7, #28]
 8002694:	3304      	adds	r3, #4
 8002696:	429a      	cmp	r2, r3
 8002698:	d103      	bne.n	80026a2 <xTaskResumeAll+0xca>
 800269a:	69fb      	ldr	r3, [r7, #28]
 800269c:	68da      	ldr	r2, [r3, #12]
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	605a      	str	r2, [r3, #4]
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	2200      	movs	r2, #0
 80026a6:	615a      	str	r2, [r3, #20]
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	1e5a      	subs	r2, r3, #1
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 80026b2:	69fb      	ldr	r3, [r7, #28]
 80026b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026b6:	4b47      	ldr	r3, [pc, #284]	@ (80027d4 <xTaskResumeAll+0x1fc>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d903      	bls.n	80026c6 <xTaskResumeAll+0xee>
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026c2:	4a44      	ldr	r2, [pc, #272]	@ (80027d4 <xTaskResumeAll+0x1fc>)
 80026c4:	6013      	str	r3, [r2, #0]
 80026c6:	69fb      	ldr	r3, [r7, #28]
 80026c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026ca:	4943      	ldr	r1, [pc, #268]	@ (80027d8 <xTaskResumeAll+0x200>)
 80026cc:	4613      	mov	r3, r2
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	4413      	add	r3, r2
 80026d2:	009b      	lsls	r3, r3, #2
 80026d4:	440b      	add	r3, r1
 80026d6:	3304      	adds	r3, #4
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	607b      	str	r3, [r7, #4]
 80026dc:	69fb      	ldr	r3, [r7, #28]
 80026de:	687a      	ldr	r2, [r7, #4]
 80026e0:	609a      	str	r2, [r3, #8]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	689a      	ldr	r2, [r3, #8]
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	60da      	str	r2, [r3, #12]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	69fa      	ldr	r2, [r7, #28]
 80026f0:	3204      	adds	r2, #4
 80026f2:	605a      	str	r2, [r3, #4]
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	1d1a      	adds	r2, r3, #4
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	609a      	str	r2, [r3, #8]
 80026fc:	69fb      	ldr	r3, [r7, #28]
 80026fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002700:	4613      	mov	r3, r2
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	4413      	add	r3, r2
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	4a33      	ldr	r2, [pc, #204]	@ (80027d8 <xTaskResumeAll+0x200>)
 800270a:	441a      	add	r2, r3
 800270c:	69fb      	ldr	r3, [r7, #28]
 800270e:	615a      	str	r2, [r3, #20]
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002714:	4930      	ldr	r1, [pc, #192]	@ (80027d8 <xTaskResumeAll+0x200>)
 8002716:	4613      	mov	r3, r2
 8002718:	009b      	lsls	r3, r3, #2
 800271a:	4413      	add	r3, r2
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	440b      	add	r3, r1
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	69fa      	ldr	r2, [r7, #28]
 8002724:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002726:	1c59      	adds	r1, r3, #1
 8002728:	482b      	ldr	r0, [pc, #172]	@ (80027d8 <xTaskResumeAll+0x200>)
 800272a:	4613      	mov	r3, r2
 800272c:	009b      	lsls	r3, r3, #2
 800272e:	4413      	add	r3, r2
 8002730:	009b      	lsls	r3, r3, #2
 8002732:	4403      	add	r3, r0
 8002734:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800273a:	4b28      	ldr	r3, [pc, #160]	@ (80027dc <xTaskResumeAll+0x204>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002740:	429a      	cmp	r2, r3
 8002742:	d904      	bls.n	800274e <xTaskResumeAll+0x176>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8002744:	4a26      	ldr	r2, [pc, #152]	@ (80027e0 <xTaskResumeAll+0x208>)
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	2101      	movs	r1, #1
 800274a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800274e:	4b20      	ldr	r3, [pc, #128]	@ (80027d0 <xTaskResumeAll+0x1f8>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	2b00      	cmp	r3, #0
 8002754:	f47f af6b 	bne.w	800262e <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8002758:	69fb      	ldr	r3, [r7, #28]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <xTaskResumeAll+0x18a>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 800275e:	f000 fc63 	bl	8003028 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002762:	4b20      	ldr	r3, [pc, #128]	@ (80027e4 <xTaskResumeAll+0x20c>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d012      	beq.n	8002794 <xTaskResumeAll+0x1bc>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 800276e:	f000 f855 	bl	800281c <xTaskIncrementTick>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d004      	beq.n	8002782 <xTaskResumeAll+0x1aa>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8002778:	4a19      	ldr	r2, [pc, #100]	@ (80027e0 <xTaskResumeAll+0x208>)
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	2101      	movs	r1, #1
 800277e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	3b01      	subs	r3, #1
 8002786:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d1ef      	bne.n	800276e <xTaskResumeAll+0x196>

                            xPendedTicks = 0;
 800278e:	4b15      	ldr	r3, [pc, #84]	@ (80027e4 <xTaskResumeAll+0x20c>)
 8002790:	2200      	movs	r2, #0
 8002792:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 8002794:	4a12      	ldr	r2, [pc, #72]	@ (80027e0 <xTaskResumeAll+0x208>)
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d00b      	beq.n	80027b8 <xTaskResumeAll+0x1e0>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80027a0:	2301      	movs	r3, #1
 80027a2:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 80027a4:	4b0d      	ldr	r3, [pc, #52]	@ (80027dc <xTaskResumeAll+0x204>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4b0f      	ldr	r3, [pc, #60]	@ (80027e8 <xTaskResumeAll+0x210>)
 80027aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80027ae:	601a      	str	r2, [r3, #0]
 80027b0:	f3bf 8f4f 	dsb	sy
 80027b4:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80027b8:	f7fe fbf6 	bl	8000fa8 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 80027bc:	69bb      	ldr	r3, [r7, #24]
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3720      	adds	r7, #32
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	200029e8 	.word	0x200029e8
 80027cc:	200029c0 	.word	0x200029c0
 80027d0:	20002980 	.word	0x20002980
 80027d4:	200029c8 	.word	0x200029c8
 80027d8:	200028ec 	.word	0x200028ec
 80027dc:	200028e8 	.word	0x200028e8
 80027e0:	200029d4 	.word	0x200029d4
 80027e4:	200029d0 	.word	0x200029d0
 80027e8:	e000ed04 	.word	0xe000ed04

080027ec <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80027ec:	b480      	push	{r7}
 80027ee:	b083      	sub	sp, #12
 80027f0:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80027f2:	4b04      	ldr	r3, [pc, #16]	@ (8002804 <xTaskGetTickCount+0x18>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );

    return xTicks;
 80027f8:	687b      	ldr	r3, [r7, #4]
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	370c      	adds	r7, #12
 80027fe:	46bd      	mov	sp, r7
 8002800:	bc80      	pop	{r7}
 8002802:	4770      	bx	lr
 8002804:	200029c4 	.word	0x200029c4

08002808 <uxTaskGetNumberOfTasks>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 8002808:	b480      	push	{r7}
 800280a:	af00      	add	r7, sp, #0

    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    traceRETURN_uxTaskGetNumberOfTasks( uxCurrentNumberOfTasks );

    return uxCurrentNumberOfTasks;
 800280c:	4b02      	ldr	r3, [pc, #8]	@ (8002818 <uxTaskGetNumberOfTasks+0x10>)
 800280e:	681b      	ldr	r3, [r3, #0]
}
 8002810:	4618      	mov	r0, r3
 8002812:	46bd      	mov	sp, r7
 8002814:	bc80      	pop	{r7}
 8002816:	4770      	bx	lr
 8002818:	200029c0 	.word	0x200029c0

0800281c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b08a      	sub	sp, #40	@ 0x28
 8002820:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002822:	2300      	movs	r3, #0
 8002824:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8002826:	4b7f      	ldr	r3, [pc, #508]	@ (8002a24 <xTaskIncrementTick+0x208>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	2b00      	cmp	r3, #0
 800282c:	f040 80f0 	bne.w	8002a10 <xTaskIncrementTick+0x1f4>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002830:	4b7d      	ldr	r3, [pc, #500]	@ (8002a28 <xTaskIncrementTick+0x20c>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	3301      	adds	r3, #1
 8002836:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002838:	4a7b      	ldr	r2, [pc, #492]	@ (8002a28 <xTaskIncrementTick+0x20c>)
 800283a:	6a3b      	ldr	r3, [r7, #32]
 800283c:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 800283e:	6a3b      	ldr	r3, [r7, #32]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d121      	bne.n	8002888 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8002844:	4b79      	ldr	r3, [pc, #484]	@ (8002a2c <xTaskIncrementTick+0x210>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d00b      	beq.n	8002866 <xTaskIncrementTick+0x4a>
    __asm volatile
 800284e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002852:	f383 8811 	msr	BASEPRI, r3
 8002856:	f3bf 8f6f 	isb	sy
 800285a:	f3bf 8f4f 	dsb	sy
 800285e:	607b      	str	r3, [r7, #4]
}
 8002860:	bf00      	nop
 8002862:	bf00      	nop
 8002864:	e7fd      	b.n	8002862 <xTaskIncrementTick+0x46>
 8002866:	4b71      	ldr	r3, [pc, #452]	@ (8002a2c <xTaskIncrementTick+0x210>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	61fb      	str	r3, [r7, #28]
 800286c:	4b70      	ldr	r3, [pc, #448]	@ (8002a30 <xTaskIncrementTick+0x214>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a6e      	ldr	r2, [pc, #440]	@ (8002a2c <xTaskIncrementTick+0x210>)
 8002872:	6013      	str	r3, [r2, #0]
 8002874:	4a6e      	ldr	r2, [pc, #440]	@ (8002a30 <xTaskIncrementTick+0x214>)
 8002876:	69fb      	ldr	r3, [r7, #28]
 8002878:	6013      	str	r3, [r2, #0]
 800287a:	4b6e      	ldr	r3, [pc, #440]	@ (8002a34 <xTaskIncrementTick+0x218>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	3301      	adds	r3, #1
 8002880:	4a6c      	ldr	r2, [pc, #432]	@ (8002a34 <xTaskIncrementTick+0x218>)
 8002882:	6013      	str	r3, [r2, #0]
 8002884:	f000 fbd0 	bl	8003028 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002888:	4b6b      	ldr	r3, [pc, #428]	@ (8002a38 <xTaskIncrementTick+0x21c>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	6a3a      	ldr	r2, [r7, #32]
 800288e:	429a      	cmp	r2, r3
 8002890:	f0c0 80a9 	bcc.w	80029e6 <xTaskIncrementTick+0x1ca>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002894:	4b65      	ldr	r3, [pc, #404]	@ (8002a2c <xTaskIncrementTick+0x210>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d104      	bne.n	80028a8 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 800289e:	4b66      	ldr	r3, [pc, #408]	@ (8002a38 <xTaskIncrementTick+0x21c>)
 80028a0:	f04f 32ff 	mov.w	r2, #4294967295
 80028a4:	601a      	str	r2, [r3, #0]
                    break;
 80028a6:	e09e      	b.n	80029e6 <xTaskIncrementTick+0x1ca>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80028a8:	4b60      	ldr	r3, [pc, #384]	@ (8002a2c <xTaskIncrementTick+0x210>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	68db      	ldr	r3, [r3, #12]
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 80028b8:	6a3a      	ldr	r2, [r7, #32]
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	429a      	cmp	r2, r3
 80028be:	d203      	bcs.n	80028c8 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80028c0:	4a5d      	ldr	r2, [pc, #372]	@ (8002a38 <xTaskIncrementTick+0x21c>)
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	6013      	str	r3, [r2, #0]
                        break;
 80028c6:	e08e      	b.n	80029e6 <xTaskIncrementTick+0x1ca>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80028c8:	69bb      	ldr	r3, [r7, #24]
 80028ca:	695b      	ldr	r3, [r3, #20]
 80028cc:	613b      	str	r3, [r7, #16]
 80028ce:	69bb      	ldr	r3, [r7, #24]
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	69ba      	ldr	r2, [r7, #24]
 80028d4:	68d2      	ldr	r2, [r2, #12]
 80028d6:	609a      	str	r2, [r3, #8]
 80028d8:	69bb      	ldr	r3, [r7, #24]
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	69ba      	ldr	r2, [r7, #24]
 80028de:	6892      	ldr	r2, [r2, #8]
 80028e0:	605a      	str	r2, [r3, #4]
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	685a      	ldr	r2, [r3, #4]
 80028e6:	69bb      	ldr	r3, [r7, #24]
 80028e8:	3304      	adds	r3, #4
 80028ea:	429a      	cmp	r2, r3
 80028ec:	d103      	bne.n	80028f6 <xTaskIncrementTick+0xda>
 80028ee:	69bb      	ldr	r3, [r7, #24]
 80028f0:	68da      	ldr	r2, [r3, #12]
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	605a      	str	r2, [r3, #4]
 80028f6:	69bb      	ldr	r3, [r7, #24]
 80028f8:	2200      	movs	r2, #0
 80028fa:	615a      	str	r2, [r3, #20]
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	1e5a      	subs	r2, r3, #1
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800290a:	2b00      	cmp	r3, #0
 800290c:	d01e      	beq.n	800294c <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800290e:	69bb      	ldr	r3, [r7, #24]
 8002910:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002912:	60fb      	str	r3, [r7, #12]
 8002914:	69bb      	ldr	r3, [r7, #24]
 8002916:	69db      	ldr	r3, [r3, #28]
 8002918:	69ba      	ldr	r2, [r7, #24]
 800291a:	6a12      	ldr	r2, [r2, #32]
 800291c:	609a      	str	r2, [r3, #8]
 800291e:	69bb      	ldr	r3, [r7, #24]
 8002920:	6a1b      	ldr	r3, [r3, #32]
 8002922:	69ba      	ldr	r2, [r7, #24]
 8002924:	69d2      	ldr	r2, [r2, #28]
 8002926:	605a      	str	r2, [r3, #4]
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	685a      	ldr	r2, [r3, #4]
 800292c:	69bb      	ldr	r3, [r7, #24]
 800292e:	3318      	adds	r3, #24
 8002930:	429a      	cmp	r2, r3
 8002932:	d103      	bne.n	800293c <xTaskIncrementTick+0x120>
 8002934:	69bb      	ldr	r3, [r7, #24]
 8002936:	6a1a      	ldr	r2, [r3, #32]
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	605a      	str	r2, [r3, #4]
 800293c:	69bb      	ldr	r3, [r7, #24]
 800293e:	2200      	movs	r2, #0
 8002940:	629a      	str	r2, [r3, #40]	@ 0x28
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	1e5a      	subs	r2, r3, #1
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800294c:	69bb      	ldr	r3, [r7, #24]
 800294e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002950:	4b3a      	ldr	r3, [pc, #232]	@ (8002a3c <xTaskIncrementTick+0x220>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	429a      	cmp	r2, r3
 8002956:	d903      	bls.n	8002960 <xTaskIncrementTick+0x144>
 8002958:	69bb      	ldr	r3, [r7, #24]
 800295a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800295c:	4a37      	ldr	r2, [pc, #220]	@ (8002a3c <xTaskIncrementTick+0x220>)
 800295e:	6013      	str	r3, [r2, #0]
 8002960:	69bb      	ldr	r3, [r7, #24]
 8002962:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002964:	4936      	ldr	r1, [pc, #216]	@ (8002a40 <xTaskIncrementTick+0x224>)
 8002966:	4613      	mov	r3, r2
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	4413      	add	r3, r2
 800296c:	009b      	lsls	r3, r3, #2
 800296e:	440b      	add	r3, r1
 8002970:	3304      	adds	r3, #4
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	60bb      	str	r3, [r7, #8]
 8002976:	69bb      	ldr	r3, [r7, #24]
 8002978:	68ba      	ldr	r2, [r7, #8]
 800297a:	609a      	str	r2, [r3, #8]
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	689a      	ldr	r2, [r3, #8]
 8002980:	69bb      	ldr	r3, [r7, #24]
 8002982:	60da      	str	r2, [r3, #12]
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	3204      	adds	r2, #4
 800298c:	605a      	str	r2, [r3, #4]
 800298e:	69bb      	ldr	r3, [r7, #24]
 8002990:	1d1a      	adds	r2, r3, #4
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	609a      	str	r2, [r3, #8]
 8002996:	69bb      	ldr	r3, [r7, #24]
 8002998:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800299a:	4613      	mov	r3, r2
 800299c:	009b      	lsls	r3, r3, #2
 800299e:	4413      	add	r3, r2
 80029a0:	009b      	lsls	r3, r3, #2
 80029a2:	4a27      	ldr	r2, [pc, #156]	@ (8002a40 <xTaskIncrementTick+0x224>)
 80029a4:	441a      	add	r2, r3
 80029a6:	69bb      	ldr	r3, [r7, #24]
 80029a8:	615a      	str	r2, [r3, #20]
 80029aa:	69bb      	ldr	r3, [r7, #24]
 80029ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029ae:	4924      	ldr	r1, [pc, #144]	@ (8002a40 <xTaskIncrementTick+0x224>)
 80029b0:	4613      	mov	r3, r2
 80029b2:	009b      	lsls	r3, r3, #2
 80029b4:	4413      	add	r3, r2
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	440b      	add	r3, r1
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	69ba      	ldr	r2, [r7, #24]
 80029be:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80029c0:	1c59      	adds	r1, r3, #1
 80029c2:	481f      	ldr	r0, [pc, #124]	@ (8002a40 <xTaskIncrementTick+0x224>)
 80029c4:	4613      	mov	r3, r2
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	4413      	add	r3, r2
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	4403      	add	r3, r0
 80029ce:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80029d0:	69bb      	ldr	r3, [r7, #24]
 80029d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029d4:	4b1b      	ldr	r3, [pc, #108]	@ (8002a44 <xTaskIncrementTick+0x228>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029da:	429a      	cmp	r2, r3
 80029dc:	f67f af5a 	bls.w	8002894 <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 80029e0:	2301      	movs	r3, #1
 80029e2:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80029e4:	e756      	b.n	8002894 <xTaskIncrementTick+0x78>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 80029e6:	4b17      	ldr	r3, [pc, #92]	@ (8002a44 <xTaskIncrementTick+0x228>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029ec:	4914      	ldr	r1, [pc, #80]	@ (8002a40 <xTaskIncrementTick+0x224>)
 80029ee:	4613      	mov	r3, r2
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	4413      	add	r3, r2
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	440b      	add	r3, r1
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d901      	bls.n	8002a02 <xTaskIncrementTick+0x1e6>
                {
                    xSwitchRequired = pdTRUE;
 80029fe:	2301      	movs	r3, #1
 8002a00:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 8002a02:	4b11      	ldr	r3, [pc, #68]	@ (8002a48 <xTaskIncrementTick+0x22c>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d007      	beq.n	8002a1a <xTaskIncrementTick+0x1fe>
                {
                    xSwitchRequired = pdTRUE;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a0e:	e004      	b.n	8002a1a <xTaskIncrementTick+0x1fe>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 8002a10:	4b0e      	ldr	r3, [pc, #56]	@ (8002a4c <xTaskIncrementTick+0x230>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	3301      	adds	r3, #1
 8002a16:	4a0d      	ldr	r2, [pc, #52]	@ (8002a4c <xTaskIncrementTick+0x230>)
 8002a18:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 8002a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3728      	adds	r7, #40	@ 0x28
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	200029e8 	.word	0x200029e8
 8002a28:	200029c4 	.word	0x200029c4
 8002a2c:	20002978 	.word	0x20002978
 8002a30:	2000297c 	.word	0x2000297c
 8002a34:	200029d8 	.word	0x200029d8
 8002a38:	200029e0 	.word	0x200029e0
 8002a3c:	200029c8 	.word	0x200029c8
 8002a40:	200028ec 	.word	0x200028ec
 8002a44:	200028e8 	.word	0x200028e8
 8002a48:	200029d4 	.word	0x200029d4
 8002a4c:	200029d0 	.word	0x200029d0

08002a50 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b086      	sub	sp, #24
 8002a54:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8002a56:	4b3c      	ldr	r3, [pc, #240]	@ (8002b48 <vTaskSwitchContext+0xf8>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d003      	beq.n	8002a66 <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8002a5e:	4b3b      	ldr	r3, [pc, #236]	@ (8002b4c <vTaskSwitchContext+0xfc>)
 8002a60:	2201      	movs	r2, #1
 8002a62:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8002a64:	e06b      	b.n	8002b3e <vTaskSwitchContext+0xee>
            xYieldPendings[ 0 ] = pdFALSE;
 8002a66:	4b39      	ldr	r3, [pc, #228]	@ (8002b4c <vTaskSwitchContext+0xfc>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	601a      	str	r2, [r3, #0]
            taskCHECK_FOR_STACK_OVERFLOW();
 8002a6c:	4b38      	ldr	r3, [pc, #224]	@ (8002b50 <vTaskSwitchContext+0x100>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a72:	613b      	str	r3, [r7, #16]
 8002a74:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8002a78:	60fb      	str	r3, [r7, #12]
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	68fa      	ldr	r2, [r7, #12]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d111      	bne.n	8002aa8 <vTaskSwitchContext+0x58>
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	3304      	adds	r3, #4
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	68fa      	ldr	r2, [r7, #12]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d10b      	bne.n	8002aa8 <vTaskSwitchContext+0x58>
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	3308      	adds	r3, #8
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	68fa      	ldr	r2, [r7, #12]
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	d105      	bne.n	8002aa8 <vTaskSwitchContext+0x58>
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	330c      	adds	r3, #12
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	68fa      	ldr	r2, [r7, #12]
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d009      	beq.n	8002abc <vTaskSwitchContext+0x6c>
 8002aa8:	4b29      	ldr	r3, [pc, #164]	@ (8002b50 <vTaskSwitchContext+0x100>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	3334      	adds	r3, #52	@ 0x34
 8002aae:	60bb      	str	r3, [r7, #8]
 8002ab0:	4b27      	ldr	r3, [pc, #156]	@ (8002b50 <vTaskSwitchContext+0x100>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	68b9      	ldr	r1, [r7, #8]
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f7fe f902 	bl	8000cc0 <vApplicationStackOverflowHook>
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8002abc:	4b25      	ldr	r3, [pc, #148]	@ (8002b54 <vTaskSwitchContext+0x104>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	617b      	str	r3, [r7, #20]
 8002ac2:	e011      	b.n	8002ae8 <vTaskSwitchContext+0x98>
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d10b      	bne.n	8002ae2 <vTaskSwitchContext+0x92>
    __asm volatile
 8002aca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ace:	f383 8811 	msr	BASEPRI, r3
 8002ad2:	f3bf 8f6f 	isb	sy
 8002ad6:	f3bf 8f4f 	dsb	sy
 8002ada:	603b      	str	r3, [r7, #0]
}
 8002adc:	bf00      	nop
 8002ade:	bf00      	nop
 8002ae0:	e7fd      	b.n	8002ade <vTaskSwitchContext+0x8e>
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	3b01      	subs	r3, #1
 8002ae6:	617b      	str	r3, [r7, #20]
 8002ae8:	491b      	ldr	r1, [pc, #108]	@ (8002b58 <vTaskSwitchContext+0x108>)
 8002aea:	697a      	ldr	r2, [r7, #20]
 8002aec:	4613      	mov	r3, r2
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	4413      	add	r3, r2
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	440b      	add	r3, r1
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d0e3      	beq.n	8002ac4 <vTaskSwitchContext+0x74>
 8002afc:	697a      	ldr	r2, [r7, #20]
 8002afe:	4613      	mov	r3, r2
 8002b00:	009b      	lsls	r3, r3, #2
 8002b02:	4413      	add	r3, r2
 8002b04:	009b      	lsls	r3, r3, #2
 8002b06:	4a14      	ldr	r2, [pc, #80]	@ (8002b58 <vTaskSwitchContext+0x108>)
 8002b08:	4413      	add	r3, r2
 8002b0a:	607b      	str	r3, [r7, #4]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	685a      	ldr	r2, [r3, #4]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	605a      	str	r2, [r3, #4]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685a      	ldr	r2, [r3, #4]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	3308      	adds	r3, #8
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d103      	bne.n	8002b2a <vTaskSwitchContext+0xda>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	68da      	ldr	r2, [r3, #12]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	605a      	str	r2, [r3, #4]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	4a07      	ldr	r2, [pc, #28]	@ (8002b50 <vTaskSwitchContext+0x100>)
 8002b32:	6013      	str	r3, [r2, #0]
 8002b34:	4a07      	ldr	r2, [pc, #28]	@ (8002b54 <vTaskSwitchContext+0x104>)
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8002b3a:	4b05      	ldr	r3, [pc, #20]	@ (8002b50 <vTaskSwitchContext+0x100>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
    }
 8002b3e:	bf00      	nop
 8002b40:	3718      	adds	r7, #24
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	200029e8 	.word	0x200029e8
 8002b4c:	200029d4 	.word	0x200029d4
 8002b50:	200028e8 	.word	0x200028e8
 8002b54:	200029c8 	.word	0x200029c8
 8002b58:	200028ec 	.word	0x200028ec

08002b5c <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b084      	sub	sp, #16
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
 8002b64:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d10b      	bne.n	8002b84 <vTaskPlaceOnEventList+0x28>
    __asm volatile
 8002b6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b70:	f383 8811 	msr	BASEPRI, r3
 8002b74:	f3bf 8f6f 	isb	sy
 8002b78:	f3bf 8f4f 	dsb	sy
 8002b7c:	60fb      	str	r3, [r7, #12]
}
 8002b7e:	bf00      	nop
 8002b80:	bf00      	nop
 8002b82:	e7fd      	b.n	8002b80 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002b84:	4b07      	ldr	r3, [pc, #28]	@ (8002ba4 <vTaskPlaceOnEventList+0x48>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	3318      	adds	r3, #24
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	f7fd ffae 	bl	8000aee <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002b92:	2101      	movs	r1, #1
 8002b94:	6838      	ldr	r0, [r7, #0]
 8002b96:	f000 fc6f 	bl	8003478 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
}
 8002b9a:	bf00      	nop
 8002b9c:	3710      	adds	r7, #16
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	200028e8 	.word	0x200028e8

08002ba8 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b086      	sub	sp, #24
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	60f8      	str	r0, [r7, #12]
 8002bb0:	60b9      	str	r1, [r7, #8]
 8002bb2:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d10b      	bne.n	8002bd2 <vTaskPlaceOnEventListRestricted+0x2a>
    __asm volatile
 8002bba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bbe:	f383 8811 	msr	BASEPRI, r3
 8002bc2:	f3bf 8f6f 	isb	sy
 8002bc6:	f3bf 8f4f 	dsb	sy
 8002bca:	613b      	str	r3, [r7, #16]
}
 8002bcc:	bf00      	nop
 8002bce:	bf00      	nop
 8002bd0:	e7fd      	b.n	8002bce <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	617b      	str	r3, [r7, #20]
 8002bd8:	4b15      	ldr	r3, [pc, #84]	@ (8002c30 <vTaskPlaceOnEventListRestricted+0x88>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	697a      	ldr	r2, [r7, #20]
 8002bde:	61da      	str	r2, [r3, #28]
 8002be0:	4b13      	ldr	r3, [pc, #76]	@ (8002c30 <vTaskPlaceOnEventListRestricted+0x88>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	697a      	ldr	r2, [r7, #20]
 8002be6:	6892      	ldr	r2, [r2, #8]
 8002be8:	621a      	str	r2, [r3, #32]
 8002bea:	4b11      	ldr	r3, [pc, #68]	@ (8002c30 <vTaskPlaceOnEventListRestricted+0x88>)
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	3218      	adds	r2, #24
 8002bf4:	605a      	str	r2, [r3, #4]
 8002bf6:	4b0e      	ldr	r3, [pc, #56]	@ (8002c30 <vTaskPlaceOnEventListRestricted+0x88>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f103 0218 	add.w	r2, r3, #24
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	609a      	str	r2, [r3, #8]
 8002c02:	4b0b      	ldr	r3, [pc, #44]	@ (8002c30 <vTaskPlaceOnEventListRestricted+0x88>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	68fa      	ldr	r2, [r7, #12]
 8002c08:	629a      	str	r2, [r3, #40]	@ 0x28
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	1c5a      	adds	r2, r3, #1
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d002      	beq.n	8002c20 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 8002c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c1e:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002c20:	6879      	ldr	r1, [r7, #4]
 8002c22:	68b8      	ldr	r0, [r7, #8]
 8002c24:	f000 fc28 	bl	8003478 <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
    }
 8002c28:	bf00      	nop
 8002c2a:	3718      	adds	r7, #24
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	200028e8 	.word	0x200028e8

08002c34 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002c34:	b480      	push	{r7}
 8002c36:	b08b      	sub	sp, #44	@ 0x2c
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	68db      	ldr	r3, [r3, #12]
 8002c42:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8002c44:	6a3b      	ldr	r3, [r7, #32]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d10b      	bne.n	8002c62 <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 8002c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c4e:	f383 8811 	msr	BASEPRI, r3
 8002c52:	f3bf 8f6f 	isb	sy
 8002c56:	f3bf 8f4f 	dsb	sy
 8002c5a:	60fb      	str	r3, [r7, #12]
}
 8002c5c:	bf00      	nop
 8002c5e:	bf00      	nop
 8002c60:	e7fd      	b.n	8002c5e <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8002c62:	6a3b      	ldr	r3, [r7, #32]
 8002c64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c66:	61fb      	str	r3, [r7, #28]
 8002c68:	6a3b      	ldr	r3, [r7, #32]
 8002c6a:	69db      	ldr	r3, [r3, #28]
 8002c6c:	6a3a      	ldr	r2, [r7, #32]
 8002c6e:	6a12      	ldr	r2, [r2, #32]
 8002c70:	609a      	str	r2, [r3, #8]
 8002c72:	6a3b      	ldr	r3, [r7, #32]
 8002c74:	6a1b      	ldr	r3, [r3, #32]
 8002c76:	6a3a      	ldr	r2, [r7, #32]
 8002c78:	69d2      	ldr	r2, [r2, #28]
 8002c7a:	605a      	str	r2, [r3, #4]
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	685a      	ldr	r2, [r3, #4]
 8002c80:	6a3b      	ldr	r3, [r7, #32]
 8002c82:	3318      	adds	r3, #24
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d103      	bne.n	8002c90 <xTaskRemoveFromEventList+0x5c>
 8002c88:	6a3b      	ldr	r3, [r7, #32]
 8002c8a:	6a1a      	ldr	r2, [r3, #32]
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	605a      	str	r2, [r3, #4]
 8002c90:	6a3b      	ldr	r3, [r7, #32]
 8002c92:	2200      	movs	r2, #0
 8002c94:	629a      	str	r2, [r3, #40]	@ 0x28
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	1e5a      	subs	r2, r3, #1
 8002c9c:	69fb      	ldr	r3, [r7, #28]
 8002c9e:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8002ca0:	4b4b      	ldr	r3, [pc, #300]	@ (8002dd0 <xTaskRemoveFromEventList+0x19c>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d161      	bne.n	8002d6c <xTaskRemoveFromEventList+0x138>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8002ca8:	6a3b      	ldr	r3, [r7, #32]
 8002caa:	695b      	ldr	r3, [r3, #20]
 8002cac:	617b      	str	r3, [r7, #20]
 8002cae:	6a3b      	ldr	r3, [r7, #32]
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	6a3a      	ldr	r2, [r7, #32]
 8002cb4:	68d2      	ldr	r2, [r2, #12]
 8002cb6:	609a      	str	r2, [r3, #8]
 8002cb8:	6a3b      	ldr	r3, [r7, #32]
 8002cba:	68db      	ldr	r3, [r3, #12]
 8002cbc:	6a3a      	ldr	r2, [r7, #32]
 8002cbe:	6892      	ldr	r2, [r2, #8]
 8002cc0:	605a      	str	r2, [r3, #4]
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	685a      	ldr	r2, [r3, #4]
 8002cc6:	6a3b      	ldr	r3, [r7, #32]
 8002cc8:	3304      	adds	r3, #4
 8002cca:	429a      	cmp	r2, r3
 8002ccc:	d103      	bne.n	8002cd6 <xTaskRemoveFromEventList+0xa2>
 8002cce:	6a3b      	ldr	r3, [r7, #32]
 8002cd0:	68da      	ldr	r2, [r3, #12]
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	605a      	str	r2, [r3, #4]
 8002cd6:	6a3b      	ldr	r3, [r7, #32]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	615a      	str	r2, [r3, #20]
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	1e5a      	subs	r2, r3, #1
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8002ce6:	6a3b      	ldr	r3, [r7, #32]
 8002ce8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002cea:	4b3a      	ldr	r3, [pc, #232]	@ (8002dd4 <xTaskRemoveFromEventList+0x1a0>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d903      	bls.n	8002cfa <xTaskRemoveFromEventList+0xc6>
 8002cf2:	6a3b      	ldr	r3, [r7, #32]
 8002cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cf6:	4a37      	ldr	r2, [pc, #220]	@ (8002dd4 <xTaskRemoveFromEventList+0x1a0>)
 8002cf8:	6013      	str	r3, [r2, #0]
 8002cfa:	6a3b      	ldr	r3, [r7, #32]
 8002cfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002cfe:	4936      	ldr	r1, [pc, #216]	@ (8002dd8 <xTaskRemoveFromEventList+0x1a4>)
 8002d00:	4613      	mov	r3, r2
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	4413      	add	r3, r2
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	440b      	add	r3, r1
 8002d0a:	3304      	adds	r3, #4
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	613b      	str	r3, [r7, #16]
 8002d10:	6a3b      	ldr	r3, [r7, #32]
 8002d12:	693a      	ldr	r2, [r7, #16]
 8002d14:	609a      	str	r2, [r3, #8]
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	689a      	ldr	r2, [r3, #8]
 8002d1a:	6a3b      	ldr	r3, [r7, #32]
 8002d1c:	60da      	str	r2, [r3, #12]
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	6a3a      	ldr	r2, [r7, #32]
 8002d24:	3204      	adds	r2, #4
 8002d26:	605a      	str	r2, [r3, #4]
 8002d28:	6a3b      	ldr	r3, [r7, #32]
 8002d2a:	1d1a      	adds	r2, r3, #4
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	609a      	str	r2, [r3, #8]
 8002d30:	6a3b      	ldr	r3, [r7, #32]
 8002d32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d34:	4613      	mov	r3, r2
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	4413      	add	r3, r2
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	4a26      	ldr	r2, [pc, #152]	@ (8002dd8 <xTaskRemoveFromEventList+0x1a4>)
 8002d3e:	441a      	add	r2, r3
 8002d40:	6a3b      	ldr	r3, [r7, #32]
 8002d42:	615a      	str	r2, [r3, #20]
 8002d44:	6a3b      	ldr	r3, [r7, #32]
 8002d46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d48:	4923      	ldr	r1, [pc, #140]	@ (8002dd8 <xTaskRemoveFromEventList+0x1a4>)
 8002d4a:	4613      	mov	r3, r2
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	4413      	add	r3, r2
 8002d50:	009b      	lsls	r3, r3, #2
 8002d52:	440b      	add	r3, r1
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	6a3a      	ldr	r2, [r7, #32]
 8002d58:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002d5a:	1c59      	adds	r1, r3, #1
 8002d5c:	481e      	ldr	r0, [pc, #120]	@ (8002dd8 <xTaskRemoveFromEventList+0x1a4>)
 8002d5e:	4613      	mov	r3, r2
 8002d60:	009b      	lsls	r3, r3, #2
 8002d62:	4413      	add	r3, r2
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	4403      	add	r3, r0
 8002d68:	6019      	str	r1, [r3, #0]
 8002d6a:	e01b      	b.n	8002da4 <xTaskRemoveFromEventList+0x170>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002d6c:	4b1b      	ldr	r3, [pc, #108]	@ (8002ddc <xTaskRemoveFromEventList+0x1a8>)
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	61bb      	str	r3, [r7, #24]
 8002d72:	6a3b      	ldr	r3, [r7, #32]
 8002d74:	69ba      	ldr	r2, [r7, #24]
 8002d76:	61da      	str	r2, [r3, #28]
 8002d78:	69bb      	ldr	r3, [r7, #24]
 8002d7a:	689a      	ldr	r2, [r3, #8]
 8002d7c:	6a3b      	ldr	r3, [r7, #32]
 8002d7e:	621a      	str	r2, [r3, #32]
 8002d80:	69bb      	ldr	r3, [r7, #24]
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	6a3a      	ldr	r2, [r7, #32]
 8002d86:	3218      	adds	r2, #24
 8002d88:	605a      	str	r2, [r3, #4]
 8002d8a:	6a3b      	ldr	r3, [r7, #32]
 8002d8c:	f103 0218 	add.w	r2, r3, #24
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	609a      	str	r2, [r3, #8]
 8002d94:	6a3b      	ldr	r3, [r7, #32]
 8002d96:	4a11      	ldr	r2, [pc, #68]	@ (8002ddc <xTaskRemoveFromEventList+0x1a8>)
 8002d98:	629a      	str	r2, [r3, #40]	@ 0x28
 8002d9a:	4b10      	ldr	r3, [pc, #64]	@ (8002ddc <xTaskRemoveFromEventList+0x1a8>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	3301      	adds	r3, #1
 8002da0:	4a0e      	ldr	r2, [pc, #56]	@ (8002ddc <xTaskRemoveFromEventList+0x1a8>)
 8002da2:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002da4:	6a3b      	ldr	r3, [r7, #32]
 8002da6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002da8:	4b0d      	ldr	r3, [pc, #52]	@ (8002de0 <xTaskRemoveFromEventList+0x1ac>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dae:	429a      	cmp	r2, r3
 8002db0:	d905      	bls.n	8002dbe <xTaskRemoveFromEventList+0x18a>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8002db2:	2301      	movs	r3, #1
 8002db4:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8002db6:	4b0b      	ldr	r3, [pc, #44]	@ (8002de4 <xTaskRemoveFromEventList+0x1b0>)
 8002db8:	2201      	movs	r2, #1
 8002dba:	601a      	str	r2, [r3, #0]
 8002dbc:	e001      	b.n	8002dc2 <xTaskRemoveFromEventList+0x18e>
        }
        else
        {
            xReturn = pdFALSE;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	627b      	str	r3, [r7, #36]	@ 0x24
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
    return xReturn;
 8002dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	372c      	adds	r7, #44	@ 0x2c
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bc80      	pop	{r7}
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop
 8002dd0:	200029e8 	.word	0x200029e8
 8002dd4:	200029c8 	.word	0x200029c8
 8002dd8:	200028ec 	.word	0x200028ec
 8002ddc:	20002980 	.word	0x20002980
 8002de0:	200028e8 	.word	0x200028e8
 8002de4:	200029d4 	.word	0x200029d4

08002de8 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002df0:	4b06      	ldr	r3, [pc, #24]	@ (8002e0c <vTaskInternalSetTimeOutState+0x24>)
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8002df8:	4b05      	ldr	r3, [pc, #20]	@ (8002e10 <vTaskInternalSetTimeOutState+0x28>)
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
}
 8002e00:	bf00      	nop
 8002e02:	370c      	adds	r7, #12
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bc80      	pop	{r7}
 8002e08:	4770      	bx	lr
 8002e0a:	bf00      	nop
 8002e0c:	200029d8 	.word	0x200029d8
 8002e10:	200029c4 	.word	0x200029c4

08002e14 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b088      	sub	sp, #32
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
 8002e1c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d10b      	bne.n	8002e3c <xTaskCheckForTimeOut+0x28>
    __asm volatile
 8002e24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e28:	f383 8811 	msr	BASEPRI, r3
 8002e2c:	f3bf 8f6f 	isb	sy
 8002e30:	f3bf 8f4f 	dsb	sy
 8002e34:	613b      	str	r3, [r7, #16]
}
 8002e36:	bf00      	nop
 8002e38:	bf00      	nop
 8002e3a:	e7fd      	b.n	8002e38 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d10b      	bne.n	8002e5a <xTaskCheckForTimeOut+0x46>
    __asm volatile
 8002e42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e46:	f383 8811 	msr	BASEPRI, r3
 8002e4a:	f3bf 8f6f 	isb	sy
 8002e4e:	f3bf 8f4f 	dsb	sy
 8002e52:	60fb      	str	r3, [r7, #12]
}
 8002e54:	bf00      	nop
 8002e56:	bf00      	nop
 8002e58:	e7fd      	b.n	8002e56 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8002e5a:	f7fe f875 	bl	8000f48 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8002e5e:	4b1f      	ldr	r3, [pc, #124]	@ (8002edc <xTaskCheckForTimeOut+0xc8>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	69ba      	ldr	r2, [r7, #24]
 8002e6a:	1ad3      	subs	r3, r2, r3
 8002e6c:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e76:	d102      	bne.n	8002e7e <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	61fb      	str	r3, [r7, #28]
 8002e7c:	e026      	b.n	8002ecc <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	4b17      	ldr	r3, [pc, #92]	@ (8002ee0 <xTaskCheckForTimeOut+0xcc>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	429a      	cmp	r2, r3
 8002e88:	d00a      	beq.n	8002ea0 <xTaskCheckForTimeOut+0x8c>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	69ba      	ldr	r2, [r7, #24]
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d305      	bcc.n	8002ea0 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8002e94:	2301      	movs	r3, #1
 8002e96:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	601a      	str	r2, [r3, #0]
 8002e9e:	e015      	b.n	8002ecc <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait )
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	697a      	ldr	r2, [r7, #20]
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d20b      	bcs.n	8002ec2 <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	1ad2      	subs	r2, r2, r3
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f7ff ff96 	bl	8002de8 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	61fb      	str	r3, [r7, #28]
 8002ec0:	e004      	b.n	8002ecc <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8002ecc:	f7fe f86c 	bl	8000fa8 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );

    return xReturn;
 8002ed0:	69fb      	ldr	r3, [r7, #28]
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3720      	adds	r7, #32
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	200029c4 	.word	0x200029c4
 8002ee0:	200029d8 	.word	0x200029d8

08002ee4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 8002ee8:	4b03      	ldr	r3, [pc, #12]	@ (8002ef8 <vTaskMissedYield+0x14>)
 8002eea:	2201      	movs	r2, #1
 8002eec:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
}
 8002eee:	bf00      	nop
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bc80      	pop	{r7}
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop
 8002ef8:	200029d4 	.word	0x200029d4

08002efc <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002f04:	f000 f852 	bl	8002fac <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 8002f08:	4b06      	ldr	r3, [pc, #24]	@ (8002f24 <prvIdleTask+0x28>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d9f9      	bls.n	8002f04 <prvIdleTask+0x8>
            {
                taskYIELD();
 8002f10:	4b05      	ldr	r3, [pc, #20]	@ (8002f28 <prvIdleTask+0x2c>)
 8002f12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f16:	601a      	str	r2, [r3, #0]
 8002f18:	f3bf 8f4f 	dsb	sy
 8002f1c:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002f20:	e7f0      	b.n	8002f04 <prvIdleTask+0x8>
 8002f22:	bf00      	nop
 8002f24:	200028ec 	.word	0x200028ec
 8002f28:	e000ed04 	.word	0xe000ed04

08002f2c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b082      	sub	sp, #8
 8002f30:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002f32:	2300      	movs	r3, #0
 8002f34:	607b      	str	r3, [r7, #4]
 8002f36:	e00c      	b.n	8002f52 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002f38:	687a      	ldr	r2, [r7, #4]
 8002f3a:	4613      	mov	r3, r2
 8002f3c:	009b      	lsls	r3, r3, #2
 8002f3e:	4413      	add	r3, r2
 8002f40:	009b      	lsls	r3, r3, #2
 8002f42:	4a12      	ldr	r2, [pc, #72]	@ (8002f8c <prvInitialiseTaskLists+0x60>)
 8002f44:	4413      	add	r3, r2
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7fd fda6 	bl	8000a98 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	3301      	adds	r3, #1
 8002f50:	607b      	str	r3, [r7, #4]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2b04      	cmp	r3, #4
 8002f56:	d9ef      	bls.n	8002f38 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002f58:	480d      	ldr	r0, [pc, #52]	@ (8002f90 <prvInitialiseTaskLists+0x64>)
 8002f5a:	f7fd fd9d 	bl	8000a98 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002f5e:	480d      	ldr	r0, [pc, #52]	@ (8002f94 <prvInitialiseTaskLists+0x68>)
 8002f60:	f7fd fd9a 	bl	8000a98 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002f64:	480c      	ldr	r0, [pc, #48]	@ (8002f98 <prvInitialiseTaskLists+0x6c>)
 8002f66:	f7fd fd97 	bl	8000a98 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8002f6a:	480c      	ldr	r0, [pc, #48]	@ (8002f9c <prvInitialiseTaskLists+0x70>)
 8002f6c:	f7fd fd94 	bl	8000a98 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8002f70:	480b      	ldr	r0, [pc, #44]	@ (8002fa0 <prvInitialiseTaskLists+0x74>)
 8002f72:	f7fd fd91 	bl	8000a98 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002f76:	4b0b      	ldr	r3, [pc, #44]	@ (8002fa4 <prvInitialiseTaskLists+0x78>)
 8002f78:	4a05      	ldr	r2, [pc, #20]	@ (8002f90 <prvInitialiseTaskLists+0x64>)
 8002f7a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002f7c:	4b0a      	ldr	r3, [pc, #40]	@ (8002fa8 <prvInitialiseTaskLists+0x7c>)
 8002f7e:	4a05      	ldr	r2, [pc, #20]	@ (8002f94 <prvInitialiseTaskLists+0x68>)
 8002f80:	601a      	str	r2, [r3, #0]
}
 8002f82:	bf00      	nop
 8002f84:	3708      	adds	r7, #8
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	200028ec 	.word	0x200028ec
 8002f90:	20002950 	.word	0x20002950
 8002f94:	20002964 	.word	0x20002964
 8002f98:	20002980 	.word	0x20002980
 8002f9c:	20002994 	.word	0x20002994
 8002fa0:	200029ac 	.word	0x200029ac
 8002fa4:	20002978 	.word	0x20002978
 8002fa8:	2000297c 	.word	0x2000297c

08002fac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b082      	sub	sp, #8
 8002fb0:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002fb2:	e019      	b.n	8002fe8 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8002fb4:	f7fd ffc8 	bl	8000f48 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002fb8:	4b10      	ldr	r3, [pc, #64]	@ (8002ffc <prvCheckTasksWaitingTermination+0x50>)
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	3304      	adds	r3, #4
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7fd fdca 	bl	8000b5e <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8002fca:	4b0d      	ldr	r3, [pc, #52]	@ (8003000 <prvCheckTasksWaitingTermination+0x54>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	3b01      	subs	r3, #1
 8002fd0:	4a0b      	ldr	r2, [pc, #44]	@ (8003000 <prvCheckTasksWaitingTermination+0x54>)
 8002fd2:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8002fd4:	4b0b      	ldr	r3, [pc, #44]	@ (8003004 <prvCheckTasksWaitingTermination+0x58>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	4a0a      	ldr	r2, [pc, #40]	@ (8003004 <prvCheckTasksWaitingTermination+0x58>)
 8002fdc:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8002fde:	f7fd ffe3 	bl	8000fa8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002fe2:	6878      	ldr	r0, [r7, #4]
 8002fe4:	f000 f810 	bl	8003008 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002fe8:	4b06      	ldr	r3, [pc, #24]	@ (8003004 <prvCheckTasksWaitingTermination+0x58>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d1e1      	bne.n	8002fb4 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8002ff0:	bf00      	nop
 8002ff2:	bf00      	nop
 8002ff4:	3708      	adds	r7, #8
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	20002994 	.word	0x20002994
 8003000:	200029c0 	.word	0x200029c0
 8003004:	200029a8 	.word	0x200029a8

08003008 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003008:	b580      	push	{r7, lr}
 800300a:	b082      	sub	sp, #8
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003014:	4618      	mov	r0, r3
 8003016:	f7fd fa5d 	bl	80004d4 <vPortFree>
            vPortFree( pxTCB );
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f7fd fa5a 	bl	80004d4 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003020:	bf00      	nop
 8003022:	3708      	adds	r7, #8
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}

08003028 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003028:	b480      	push	{r7}
 800302a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800302c:	4b09      	ldr	r3, [pc, #36]	@ (8003054 <prvResetNextTaskUnblockTime+0x2c>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d104      	bne.n	8003040 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003036:	4b08      	ldr	r3, [pc, #32]	@ (8003058 <prvResetNextTaskUnblockTime+0x30>)
 8003038:	f04f 32ff 	mov.w	r2, #4294967295
 800303c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800303e:	e005      	b.n	800304c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003040:	4b04      	ldr	r3, [pc, #16]	@ (8003054 <prvResetNextTaskUnblockTime+0x2c>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	68db      	ldr	r3, [r3, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a03      	ldr	r2, [pc, #12]	@ (8003058 <prvResetNextTaskUnblockTime+0x30>)
 800304a:	6013      	str	r3, [r2, #0]
}
 800304c:	bf00      	nop
 800304e:	46bd      	mov	sp, r7
 8003050:	bc80      	pop	{r7}
 8003052:	4770      	bx	lr
 8003054:	20002978 	.word	0x20002978
 8003058:	200029e0 	.word	0x200029e0

0800305c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 8003062:	4b0b      	ldr	r3, [pc, #44]	@ (8003090 <xTaskGetSchedulerState+0x34>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d102      	bne.n	8003070 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800306a:	2301      	movs	r3, #1
 800306c:	607b      	str	r3, [r7, #4]
 800306e:	e008      	b.n	8003082 <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8003070:	4b08      	ldr	r3, [pc, #32]	@ (8003094 <xTaskGetSchedulerState+0x38>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d102      	bne.n	800307e <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 8003078:	2302      	movs	r3, #2
 800307a:	607b      	str	r3, [r7, #4]
 800307c:	e001      	b.n	8003082 <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 800307e:	2300      	movs	r3, #0
 8003080:	607b      	str	r3, [r7, #4]
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );

        return xReturn;
 8003082:	687b      	ldr	r3, [r7, #4]
    }
 8003084:	4618      	mov	r0, r3
 8003086:	370c      	adds	r7, #12
 8003088:	46bd      	mov	sp, r7
 800308a:	bc80      	pop	{r7}
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	200029cc 	.word	0x200029cc
 8003094:	200029e8 	.word	0x200029e8

08003098 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 8003098:	b580      	push	{r7, lr}
 800309a:	b086      	sub	sp, #24
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 80030a4:	2300      	movs	r3, #0
 80030a6:	617b      	str	r3, [r7, #20]

        traceENTER_xTaskPriorityInherit( pxMutexHolder );

        /* If the mutex is taken by an interrupt, the mutex holder is NULL. Priority
         * inheritance is not applied in this scenario. */
        if( pxMutexHolder != NULL )
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d07b      	beq.n	80031a6 <xTaskPriorityInherit+0x10e>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030b2:	4b3f      	ldr	r3, [pc, #252]	@ (80031b0 <xTaskPriorityInherit+0x118>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d26b      	bcs.n	8003194 <xTaskPriorityInherit+0xfc>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	699b      	ldr	r3, [r3, #24]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	db06      	blt.n	80030d2 <xTaskPriorityInherit+0x3a>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority );
 80030c4:	4b3a      	ldr	r3, [pc, #232]	@ (80031b0 <xTaskPriorityInherit+0x118>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ca:	f1c3 0205 	rsb	r2, r3, #5
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	6959      	ldr	r1, [r3, #20]
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030da:	4613      	mov	r3, r2
 80030dc:	009b      	lsls	r3, r3, #2
 80030de:	4413      	add	r3, r2
 80030e0:	009b      	lsls	r3, r3, #2
 80030e2:	4a34      	ldr	r2, [pc, #208]	@ (80031b4 <xTaskPriorityInherit+0x11c>)
 80030e4:	4413      	add	r3, r2
 80030e6:	4299      	cmp	r1, r3
 80030e8:	d14c      	bne.n	8003184 <xTaskPriorityInherit+0xec>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	3304      	adds	r3, #4
 80030ee:	4618      	mov	r0, r3
 80030f0:	f7fd fd35 	bl	8000b5e <uxListRemove>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80030f4:	4b2e      	ldr	r3, [pc, #184]	@ (80031b0 <xTaskPriorityInherit+0x118>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003102:	4b2d      	ldr	r3, [pc, #180]	@ (80031b8 <xTaskPriorityInherit+0x120>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	429a      	cmp	r2, r3
 8003108:	d903      	bls.n	8003112 <xTaskPriorityInherit+0x7a>
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800310e:	4a2a      	ldr	r2, [pc, #168]	@ (80031b8 <xTaskPriorityInherit+0x120>)
 8003110:	6013      	str	r3, [r2, #0]
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003116:	4927      	ldr	r1, [pc, #156]	@ (80031b4 <xTaskPriorityInherit+0x11c>)
 8003118:	4613      	mov	r3, r2
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	4413      	add	r3, r2
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	440b      	add	r3, r1
 8003122:	3304      	adds	r3, #4
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	60fb      	str	r3, [r7, #12]
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	68fa      	ldr	r2, [r7, #12]
 800312c:	609a      	str	r2, [r3, #8]
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	689a      	ldr	r2, [r3, #8]
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	60da      	str	r2, [r3, #12]
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	693a      	ldr	r2, [r7, #16]
 800313c:	3204      	adds	r2, #4
 800313e:	605a      	str	r2, [r3, #4]
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	1d1a      	adds	r2, r3, #4
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	609a      	str	r2, [r3, #8]
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800314c:	4613      	mov	r3, r2
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	4413      	add	r3, r2
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	4a17      	ldr	r2, [pc, #92]	@ (80031b4 <xTaskPriorityInherit+0x11c>)
 8003156:	441a      	add	r2, r3
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	615a      	str	r2, [r3, #20]
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003160:	4914      	ldr	r1, [pc, #80]	@ (80031b4 <xTaskPriorityInherit+0x11c>)
 8003162:	4613      	mov	r3, r2
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	4413      	add	r3, r2
 8003168:	009b      	lsls	r3, r3, #2
 800316a:	440b      	add	r3, r1
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	693a      	ldr	r2, [r7, #16]
 8003170:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003172:	1c59      	adds	r1, r3, #1
 8003174:	480f      	ldr	r0, [pc, #60]	@ (80031b4 <xTaskPriorityInherit+0x11c>)
 8003176:	4613      	mov	r3, r2
 8003178:	009b      	lsls	r3, r3, #2
 800317a:	4413      	add	r3, r2
 800317c:	009b      	lsls	r3, r3, #2
 800317e:	4403      	add	r3, r0
 8003180:	6019      	str	r1, [r3, #0]
 8003182:	e004      	b.n	800318e <xTaskPriorityInherit+0xf6>
                    #endif /* if ( configNUMBER_OF_CORES > 1 ) */
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003184:	4b0a      	ldr	r3, [pc, #40]	@ (80031b0 <xTaskPriorityInherit+0x118>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 800318e:	2301      	movs	r3, #1
 8003190:	617b      	str	r3, [r7, #20]
 8003192:	e008      	b.n	80031a6 <xTaskPriorityInherit+0x10e>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003198:	4b05      	ldr	r3, [pc, #20]	@ (80031b0 <xTaskPriorityInherit+0x118>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800319e:	429a      	cmp	r2, r3
 80031a0:	d201      	bcs.n	80031a6 <xTaskPriorityInherit+0x10e>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 80031a2:	2301      	movs	r3, #1
 80031a4:	617b      	str	r3, [r7, #20]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityInherit( xReturn );

        return xReturn;
 80031a6:	697b      	ldr	r3, [r7, #20]
    }
 80031a8:	4618      	mov	r0, r3
 80031aa:	3718      	adds	r7, #24
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	200028e8 	.word	0x200028e8
 80031b4:	200028ec 	.word	0x200028ec
 80031b8:	200029c8 	.word	0x200029c8

080031bc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 80031bc:	b580      	push	{r7, lr}
 80031be:	b088      	sub	sp, #32
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 80031c8:	2300      	movs	r3, #0
 80031ca:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	f000 8083 	beq.w	80032da <xTaskPriorityDisinherit+0x11e>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 80031d4:	4b43      	ldr	r3, [pc, #268]	@ (80032e4 <xTaskPriorityDisinherit+0x128>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	69ba      	ldr	r2, [r7, #24]
 80031da:	429a      	cmp	r2, r3
 80031dc:	d00b      	beq.n	80031f6 <xTaskPriorityDisinherit+0x3a>
    __asm volatile
 80031de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031e2:	f383 8811 	msr	BASEPRI, r3
 80031e6:	f3bf 8f6f 	isb	sy
 80031ea:	f3bf 8f4f 	dsb	sy
 80031ee:	613b      	str	r3, [r7, #16]
}
 80031f0:	bf00      	nop
 80031f2:	bf00      	nop
 80031f4:	e7fd      	b.n	80031f2 <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 80031f6:	69bb      	ldr	r3, [r7, #24]
 80031f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d10b      	bne.n	8003216 <xTaskPriorityDisinherit+0x5a>
    __asm volatile
 80031fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003202:	f383 8811 	msr	BASEPRI, r3
 8003206:	f3bf 8f6f 	isb	sy
 800320a:	f3bf 8f4f 	dsb	sy
 800320e:	60fb      	str	r3, [r7, #12]
}
 8003210:	bf00      	nop
 8003212:	bf00      	nop
 8003214:	e7fd      	b.n	8003212 <xTaskPriorityDisinherit+0x56>
            ( pxTCB->uxMutexesHeld )--;
 8003216:	69bb      	ldr	r3, [r7, #24]
 8003218:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800321a:	1e5a      	subs	r2, r3, #1
 800321c:	69bb      	ldr	r3, [r7, #24]
 800321e:	649a      	str	r2, [r3, #72]	@ 0x48

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003220:	69bb      	ldr	r3, [r7, #24]
 8003222:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003224:	69bb      	ldr	r3, [r7, #24]
 8003226:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003228:	429a      	cmp	r2, r3
 800322a:	d056      	beq.n	80032da <xTaskPriorityDisinherit+0x11e>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800322c:	69bb      	ldr	r3, [r7, #24]
 800322e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003230:	2b00      	cmp	r3, #0
 8003232:	d152      	bne.n	80032da <xTaskPriorityDisinherit+0x11e>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003234:	69bb      	ldr	r3, [r7, #24]
 8003236:	3304      	adds	r3, #4
 8003238:	4618      	mov	r0, r3
 800323a:	f7fd fc90 	bl	8000b5e <uxListRemove>
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 800323e:	69bb      	ldr	r3, [r7, #24]
 8003240:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003242:	69bb      	ldr	r3, [r7, #24]
 8003244:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 8003246:	69bb      	ldr	r3, [r7, #24]
 8003248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800324a:	f1c3 0205 	rsb	r2, r3, #5
 800324e:	69bb      	ldr	r3, [r7, #24]
 8003250:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8003252:	69bb      	ldr	r3, [r7, #24]
 8003254:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003256:	4b24      	ldr	r3, [pc, #144]	@ (80032e8 <xTaskPriorityDisinherit+0x12c>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	429a      	cmp	r2, r3
 800325c:	d903      	bls.n	8003266 <xTaskPriorityDisinherit+0xaa>
 800325e:	69bb      	ldr	r3, [r7, #24]
 8003260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003262:	4a21      	ldr	r2, [pc, #132]	@ (80032e8 <xTaskPriorityDisinherit+0x12c>)
 8003264:	6013      	str	r3, [r2, #0]
 8003266:	69bb      	ldr	r3, [r7, #24]
 8003268:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800326a:	4920      	ldr	r1, [pc, #128]	@ (80032ec <xTaskPriorityDisinherit+0x130>)
 800326c:	4613      	mov	r3, r2
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	4413      	add	r3, r2
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	440b      	add	r3, r1
 8003276:	3304      	adds	r3, #4
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	617b      	str	r3, [r7, #20]
 800327c:	69bb      	ldr	r3, [r7, #24]
 800327e:	697a      	ldr	r2, [r7, #20]
 8003280:	609a      	str	r2, [r3, #8]
 8003282:	697b      	ldr	r3, [r7, #20]
 8003284:	689a      	ldr	r2, [r3, #8]
 8003286:	69bb      	ldr	r3, [r7, #24]
 8003288:	60da      	str	r2, [r3, #12]
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	69ba      	ldr	r2, [r7, #24]
 8003290:	3204      	adds	r2, #4
 8003292:	605a      	str	r2, [r3, #4]
 8003294:	69bb      	ldr	r3, [r7, #24]
 8003296:	1d1a      	adds	r2, r3, #4
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	609a      	str	r2, [r3, #8]
 800329c:	69bb      	ldr	r3, [r7, #24]
 800329e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032a0:	4613      	mov	r3, r2
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	4413      	add	r3, r2
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	4a10      	ldr	r2, [pc, #64]	@ (80032ec <xTaskPriorityDisinherit+0x130>)
 80032aa:	441a      	add	r2, r3
 80032ac:	69bb      	ldr	r3, [r7, #24]
 80032ae:	615a      	str	r2, [r3, #20]
 80032b0:	69bb      	ldr	r3, [r7, #24]
 80032b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032b4:	490d      	ldr	r1, [pc, #52]	@ (80032ec <xTaskPriorityDisinherit+0x130>)
 80032b6:	4613      	mov	r3, r2
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	4413      	add	r3, r2
 80032bc:	009b      	lsls	r3, r3, #2
 80032be:	440b      	add	r3, r1
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	69ba      	ldr	r2, [r7, #24]
 80032c4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80032c6:	1c59      	adds	r1, r3, #1
 80032c8:	4808      	ldr	r0, [pc, #32]	@ (80032ec <xTaskPriorityDisinherit+0x130>)
 80032ca:	4613      	mov	r3, r2
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	4413      	add	r3, r2
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	4403      	add	r3, r0
 80032d4:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 80032d6:	2301      	movs	r3, #1
 80032d8:	61fb      	str	r3, [r7, #28]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );

        return xReturn;
 80032da:	69fb      	ldr	r3, [r7, #28]
    }
 80032dc:	4618      	mov	r0, r3
 80032de:	3720      	adds	r7, #32
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	200028e8 	.word	0x200028e8
 80032e8:	200029c8 	.word	0x200029c8
 80032ec:	200028ec 	.word	0x200028ec

080032f0 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b08a      	sub	sp, #40	@ 0x28
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
 80032f8:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80032fe:	2301      	movs	r3, #1
 8003300:	61fb      	str	r3, [r7, #28]

        traceENTER_vTaskPriorityDisinheritAfterTimeout( pxMutexHolder, uxHighestPriorityWaitingTask );

        if( pxMutexHolder != NULL )
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2b00      	cmp	r3, #0
 8003306:	f000 8097 	beq.w	8003438 <vTaskPriorityDisinheritAfterTimeout+0x148>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 800330a:	6a3b      	ldr	r3, [r7, #32]
 800330c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800330e:	2b00      	cmp	r3, #0
 8003310:	d10b      	bne.n	800332a <vTaskPriorityDisinheritAfterTimeout+0x3a>
    __asm volatile
 8003312:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003316:	f383 8811 	msr	BASEPRI, r3
 800331a:	f3bf 8f6f 	isb	sy
 800331e:	f3bf 8f4f 	dsb	sy
 8003322:	613b      	str	r3, [r7, #16]
}
 8003324:	bf00      	nop
 8003326:	bf00      	nop
 8003328:	e7fd      	b.n	8003326 <vTaskPriorityDisinheritAfterTimeout+0x36>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800332a:	6a3b      	ldr	r3, [r7, #32]
 800332c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800332e:	683a      	ldr	r2, [r7, #0]
 8003330:	429a      	cmp	r2, r3
 8003332:	d902      	bls.n	800333a <vTaskPriorityDisinheritAfterTimeout+0x4a>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	627b      	str	r3, [r7, #36]	@ 0x24
 8003338:	e002      	b.n	8003340 <vTaskPriorityDisinheritAfterTimeout+0x50>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 800333a:	6a3b      	ldr	r3, [r7, #32]
 800333c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800333e:	627b      	str	r3, [r7, #36]	@ 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 8003340:	6a3b      	ldr	r3, [r7, #32]
 8003342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003344:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003346:	429a      	cmp	r2, r3
 8003348:	d076      	beq.n	8003438 <vTaskPriorityDisinheritAfterTimeout+0x148>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800334a:	6a3b      	ldr	r3, [r7, #32]
 800334c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800334e:	69fa      	ldr	r2, [r7, #28]
 8003350:	429a      	cmp	r2, r3
 8003352:	d171      	bne.n	8003438 <vTaskPriorityDisinheritAfterTimeout+0x148>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 8003354:	4b3a      	ldr	r3, [pc, #232]	@ (8003440 <vTaskPriorityDisinheritAfterTimeout+0x150>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	6a3a      	ldr	r2, [r7, #32]
 800335a:	429a      	cmp	r2, r3
 800335c:	d10b      	bne.n	8003376 <vTaskPriorityDisinheritAfterTimeout+0x86>
    __asm volatile
 800335e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003362:	f383 8811 	msr	BASEPRI, r3
 8003366:	f3bf 8f6f 	isb	sy
 800336a:	f3bf 8f4f 	dsb	sy
 800336e:	60fb      	str	r3, [r7, #12]
}
 8003370:	bf00      	nop
 8003372:	bf00      	nop
 8003374:	e7fd      	b.n	8003372 <vTaskPriorityDisinheritAfterTimeout+0x82>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8003376:	6a3b      	ldr	r3, [r7, #32]
 8003378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800337a:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 800337c:	6a3b      	ldr	r3, [r7, #32]
 800337e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003380:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 8003382:	6a3b      	ldr	r3, [r7, #32]
 8003384:	699b      	ldr	r3, [r3, #24]
 8003386:	2b00      	cmp	r3, #0
 8003388:	db04      	blt.n	8003394 <vTaskPriorityDisinheritAfterTimeout+0xa4>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 800338a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800338c:	f1c3 0205 	rsb	r2, r3, #5
 8003390:	6a3b      	ldr	r3, [r7, #32]
 8003392:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8003394:	6a3b      	ldr	r3, [r7, #32]
 8003396:	6959      	ldr	r1, [r3, #20]
 8003398:	69ba      	ldr	r2, [r7, #24]
 800339a:	4613      	mov	r3, r2
 800339c:	009b      	lsls	r3, r3, #2
 800339e:	4413      	add	r3, r2
 80033a0:	009b      	lsls	r3, r3, #2
 80033a2:	4a28      	ldr	r2, [pc, #160]	@ (8003444 <vTaskPriorityDisinheritAfterTimeout+0x154>)
 80033a4:	4413      	add	r3, r2
 80033a6:	4299      	cmp	r1, r3
 80033a8:	d146      	bne.n	8003438 <vTaskPriorityDisinheritAfterTimeout+0x148>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80033aa:	6a3b      	ldr	r3, [r7, #32]
 80033ac:	3304      	adds	r3, #4
 80033ae:	4618      	mov	r0, r3
 80033b0:	f7fd fbd5 	bl	8000b5e <uxListRemove>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 80033b4:	6a3b      	ldr	r3, [r7, #32]
 80033b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033b8:	4b23      	ldr	r3, [pc, #140]	@ (8003448 <vTaskPriorityDisinheritAfterTimeout+0x158>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d903      	bls.n	80033c8 <vTaskPriorityDisinheritAfterTimeout+0xd8>
 80033c0:	6a3b      	ldr	r3, [r7, #32]
 80033c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033c4:	4a20      	ldr	r2, [pc, #128]	@ (8003448 <vTaskPriorityDisinheritAfterTimeout+0x158>)
 80033c6:	6013      	str	r3, [r2, #0]
 80033c8:	6a3b      	ldr	r3, [r7, #32]
 80033ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033cc:	491d      	ldr	r1, [pc, #116]	@ (8003444 <vTaskPriorityDisinheritAfterTimeout+0x154>)
 80033ce:	4613      	mov	r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	4413      	add	r3, r2
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	440b      	add	r3, r1
 80033d8:	3304      	adds	r3, #4
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	617b      	str	r3, [r7, #20]
 80033de:	6a3b      	ldr	r3, [r7, #32]
 80033e0:	697a      	ldr	r2, [r7, #20]
 80033e2:	609a      	str	r2, [r3, #8]
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	689a      	ldr	r2, [r3, #8]
 80033e8:	6a3b      	ldr	r3, [r7, #32]
 80033ea:	60da      	str	r2, [r3, #12]
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	6a3a      	ldr	r2, [r7, #32]
 80033f2:	3204      	adds	r2, #4
 80033f4:	605a      	str	r2, [r3, #4]
 80033f6:	6a3b      	ldr	r3, [r7, #32]
 80033f8:	1d1a      	adds	r2, r3, #4
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	609a      	str	r2, [r3, #8]
 80033fe:	6a3b      	ldr	r3, [r7, #32]
 8003400:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003402:	4613      	mov	r3, r2
 8003404:	009b      	lsls	r3, r3, #2
 8003406:	4413      	add	r3, r2
 8003408:	009b      	lsls	r3, r3, #2
 800340a:	4a0e      	ldr	r2, [pc, #56]	@ (8003444 <vTaskPriorityDisinheritAfterTimeout+0x154>)
 800340c:	441a      	add	r2, r3
 800340e:	6a3b      	ldr	r3, [r7, #32]
 8003410:	615a      	str	r2, [r3, #20]
 8003412:	6a3b      	ldr	r3, [r7, #32]
 8003414:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003416:	490b      	ldr	r1, [pc, #44]	@ (8003444 <vTaskPriorityDisinheritAfterTimeout+0x154>)
 8003418:	4613      	mov	r3, r2
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	4413      	add	r3, r2
 800341e:	009b      	lsls	r3, r3, #2
 8003420:	440b      	add	r3, r1
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	6a3a      	ldr	r2, [r7, #32]
 8003426:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003428:	1c59      	adds	r1, r3, #1
 800342a:	4806      	ldr	r0, [pc, #24]	@ (8003444 <vTaskPriorityDisinheritAfterTimeout+0x154>)
 800342c:	4613      	mov	r3, r2
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	4413      	add	r3, r2
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	4403      	add	r3, r0
 8003436:	6019      	str	r1, [r3, #0]
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskPriorityDisinheritAfterTimeout();
    }
 8003438:	bf00      	nop
 800343a:	3728      	adds	r7, #40	@ 0x28
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}
 8003440:	200028e8 	.word	0x200028e8
 8003444:	200028ec 	.word	0x200028ec
 8003448:	200029c8 	.word	0x200029c8

0800344c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
        TCB_t * pxTCB;

        traceENTER_pvTaskIncrementMutexHeldCount();

        pxTCB = pxCurrentTCB;
 8003452:	4b08      	ldr	r3, [pc, #32]	@ (8003474 <pvTaskIncrementMutexHeldCount+0x28>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	607b      	str	r3, [r7, #4]

        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxTCB != NULL )
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d004      	beq.n	8003468 <pvTaskIncrementMutexHeldCount+0x1c>
        {
            ( pxTCB->uxMutexesHeld )++;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003462:	1c5a      	adds	r2, r3, #1
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        traceRETURN_pvTaskIncrementMutexHeldCount( pxTCB );

        return pxTCB;
 8003468:	687b      	ldr	r3, [r7, #4]
    }
 800346a:	4618      	mov	r0, r3
 800346c:	370c      	adds	r7, #12
 800346e:	46bd      	mov	sp, r7
 8003470:	bc80      	pop	{r7}
 8003472:	4770      	bx	lr
 8003474:	200028e8 	.word	0x200028e8

08003478 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b088      	sub	sp, #32
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003482:	4b2f      	ldr	r3, [pc, #188]	@ (8003540 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8003488:	4b2e      	ldr	r3, [pc, #184]	@ (8003544 <prvAddCurrentTaskToDelayedList+0xcc>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 800348e:	4b2e      	ldr	r3, [pc, #184]	@ (8003548 <prvAddCurrentTaskToDelayedList+0xd0>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003494:	4b2d      	ldr	r3, [pc, #180]	@ (800354c <prvAddCurrentTaskToDelayedList+0xd4>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	3304      	adds	r3, #4
 800349a:	4618      	mov	r0, r3
 800349c:	f7fd fb5f 	bl	8000b5e <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034a6:	d124      	bne.n	80034f2 <prvAddCurrentTaskToDelayedList+0x7a>
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d021      	beq.n	80034f2 <prvAddCurrentTaskToDelayedList+0x7a>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80034ae:	4b28      	ldr	r3, [pc, #160]	@ (8003550 <prvAddCurrentTaskToDelayedList+0xd8>)
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	613b      	str	r3, [r7, #16]
 80034b4:	4b25      	ldr	r3, [pc, #148]	@ (800354c <prvAddCurrentTaskToDelayedList+0xd4>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	693a      	ldr	r2, [r7, #16]
 80034ba:	609a      	str	r2, [r3, #8]
 80034bc:	4b23      	ldr	r3, [pc, #140]	@ (800354c <prvAddCurrentTaskToDelayedList+0xd4>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	693a      	ldr	r2, [r7, #16]
 80034c2:	6892      	ldr	r2, [r2, #8]
 80034c4:	60da      	str	r2, [r3, #12]
 80034c6:	4b21      	ldr	r3, [pc, #132]	@ (800354c <prvAddCurrentTaskToDelayedList+0xd4>)
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	3204      	adds	r2, #4
 80034d0:	605a      	str	r2, [r3, #4]
 80034d2:	4b1e      	ldr	r3, [pc, #120]	@ (800354c <prvAddCurrentTaskToDelayedList+0xd4>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	1d1a      	adds	r2, r3, #4
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	609a      	str	r2, [r3, #8]
 80034dc:	4b1b      	ldr	r3, [pc, #108]	@ (800354c <prvAddCurrentTaskToDelayedList+0xd4>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a1b      	ldr	r2, [pc, #108]	@ (8003550 <prvAddCurrentTaskToDelayedList+0xd8>)
 80034e2:	615a      	str	r2, [r3, #20]
 80034e4:	4b1a      	ldr	r3, [pc, #104]	@ (8003550 <prvAddCurrentTaskToDelayedList+0xd8>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	3301      	adds	r3, #1
 80034ea:	4a19      	ldr	r2, [pc, #100]	@ (8003550 <prvAddCurrentTaskToDelayedList+0xd8>)
 80034ec:	6013      	str	r3, [r2, #0]
 80034ee:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80034f0:	e022      	b.n	8003538 <prvAddCurrentTaskToDelayedList+0xc0>
            xTimeToWake = xConstTickCount + xTicksToWait;
 80034f2:	69fa      	ldr	r2, [r7, #28]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	4413      	add	r3, r2
 80034f8:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80034fa:	4b14      	ldr	r3, [pc, #80]	@ (800354c <prvAddCurrentTaskToDelayedList+0xd4>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	68fa      	ldr	r2, [r7, #12]
 8003500:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8003502:	68fa      	ldr	r2, [r7, #12]
 8003504:	69fb      	ldr	r3, [r7, #28]
 8003506:	429a      	cmp	r2, r3
 8003508:	d207      	bcs.n	800351a <prvAddCurrentTaskToDelayedList+0xa2>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800350a:	4b10      	ldr	r3, [pc, #64]	@ (800354c <prvAddCurrentTaskToDelayedList+0xd4>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	3304      	adds	r3, #4
 8003510:	4619      	mov	r1, r3
 8003512:	6978      	ldr	r0, [r7, #20]
 8003514:	f7fd faeb 	bl	8000aee <vListInsert>
}
 8003518:	e00e      	b.n	8003538 <prvAddCurrentTaskToDelayedList+0xc0>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800351a:	4b0c      	ldr	r3, [pc, #48]	@ (800354c <prvAddCurrentTaskToDelayedList+0xd4>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	3304      	adds	r3, #4
 8003520:	4619      	mov	r1, r3
 8003522:	69b8      	ldr	r0, [r7, #24]
 8003524:	f7fd fae3 	bl	8000aee <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8003528:	4b0a      	ldr	r3, [pc, #40]	@ (8003554 <prvAddCurrentTaskToDelayedList+0xdc>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	68fa      	ldr	r2, [r7, #12]
 800352e:	429a      	cmp	r2, r3
 8003530:	d202      	bcs.n	8003538 <prvAddCurrentTaskToDelayedList+0xc0>
                    xNextTaskUnblockTime = xTimeToWake;
 8003532:	4a08      	ldr	r2, [pc, #32]	@ (8003554 <prvAddCurrentTaskToDelayedList+0xdc>)
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6013      	str	r3, [r2, #0]
}
 8003538:	bf00      	nop
 800353a:	3720      	adds	r7, #32
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}
 8003540:	200029c4 	.word	0x200029c4
 8003544:	20002978 	.word	0x20002978
 8003548:	2000297c 	.word	0x2000297c
 800354c:	200028e8 	.word	0x200028e8
 8003550:	200029ac 	.word	0x200029ac
 8003554:	200029e0 	.word	0x200029e0

08003558 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800355e:	2300      	movs	r3, #0
 8003560:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8003562:	f000 fa51 	bl	8003a08 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8003566:	4b11      	ldr	r3, [pc, #68]	@ (80035ac <xTimerCreateTimerTask+0x54>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00a      	beq.n	8003584 <xTimerCreateTimerTask+0x2c>
                        xReturn = pdPASS;
                    }
                }
                #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 800356e:	4b10      	ldr	r3, [pc, #64]	@ (80035b0 <xTimerCreateTimerTask+0x58>)
 8003570:	9301      	str	r3, [sp, #4]
 8003572:	2302      	movs	r3, #2
 8003574:	9300      	str	r3, [sp, #0]
 8003576:	2300      	movs	r3, #0
 8003578:	2280      	movs	r2, #128	@ 0x80
 800357a:	490e      	ldr	r1, [pc, #56]	@ (80035b4 <xTimerCreateTimerTask+0x5c>)
 800357c:	480e      	ldr	r0, [pc, #56]	@ (80035b8 <xTimerCreateTimerTask+0x60>)
 800357e:	f7fe fe0f 	bl	80021a0 <xTaskCreate>
 8003582:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d10b      	bne.n	80035a2 <xTimerCreateTimerTask+0x4a>
    __asm volatile
 800358a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800358e:	f383 8811 	msr	BASEPRI, r3
 8003592:	f3bf 8f6f 	isb	sy
 8003596:	f3bf 8f4f 	dsb	sy
 800359a:	603b      	str	r3, [r7, #0]
}
 800359c:	bf00      	nop
 800359e:	bf00      	nop
 80035a0:	e7fd      	b.n	800359e <xTimerCreateTimerTask+0x46>

        traceRETURN_xTimerCreateTimerTask( xReturn );

        return xReturn;
 80035a2:	687b      	ldr	r3, [r7, #4]
    }
 80035a4:	4618      	mov	r0, r3
 80035a6:	3708      	adds	r7, #8
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}
 80035ac:	20002a1c 	.word	0x20002a1c
 80035b0:	20002a20 	.word	0x20002a20
 80035b4:	080044c8 	.word	0x080044c8
 80035b8:	08003661 	.word	0x08003661

080035bc <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 80035bc:	b580      	push	{r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	60f8      	str	r0, [r7, #12]
 80035c4:	60b9      	str	r1, [r7, #8]
 80035c6:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80035c8:	e008      	b.n	80035dc <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	699b      	ldr	r3, [r3, #24]
 80035ce:	68ba      	ldr	r2, [r7, #8]
 80035d0:	4413      	add	r3, r2
 80035d2:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6a1b      	ldr	r3, [r3, #32]
 80035d8:	68f8      	ldr	r0, [r7, #12]
 80035da:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	699a      	ldr	r2, [r3, #24]
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	18d1      	adds	r1, r2, r3
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	687a      	ldr	r2, [r7, #4]
 80035e8:	68f8      	ldr	r0, [r7, #12]
 80035ea:	f000 f8dd 	bl	80037a8 <prvInsertTimerInActiveList>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d1ea      	bne.n	80035ca <prvReloadTimer+0xe>
        }
    }
 80035f4:	bf00      	nop
 80035f6:	bf00      	nop
 80035f8:	3710      	adds	r7, #16
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
	...

08003600 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003600:	b580      	push	{r7, lr}
 8003602:	b084      	sub	sp, #16
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800360a:	4b14      	ldr	r3, [pc, #80]	@ (800365c <prvProcessExpiredTimer+0x5c>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	68db      	ldr	r3, [r3, #12]
 8003610:	68db      	ldr	r3, [r3, #12]
 8003612:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	3304      	adds	r3, #4
 8003618:	4618      	mov	r0, r3
 800361a:	f7fd faa0 	bl	8000b5e <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003624:	f003 0304 	and.w	r3, r3, #4
 8003628:	2b00      	cmp	r3, #0
 800362a:	d005      	beq.n	8003638 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 800362c:	683a      	ldr	r2, [r7, #0]
 800362e:	6879      	ldr	r1, [r7, #4]
 8003630:	68f8      	ldr	r0, [r7, #12]
 8003632:	f7ff ffc3 	bl	80035bc <prvReloadTimer>
 8003636:	e008      	b.n	800364a <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800363e:	f023 0301 	bic.w	r3, r3, #1
 8003642:	b2da      	uxtb	r2, r3
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	6a1b      	ldr	r3, [r3, #32]
 800364e:	68f8      	ldr	r0, [r7, #12]
 8003650:	4798      	blx	r3
    }
 8003652:	bf00      	nop
 8003654:	3710      	adds	r7, #16
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	20002a14 	.word	0x20002a14

08003660 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003660:	b580      	push	{r7, lr}
 8003662:	b084      	sub	sp, #16
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003668:	f107 0308 	add.w	r3, r7, #8
 800366c:	4618      	mov	r0, r3
 800366e:	f000 f859 	bl	8003724 <prvGetNextExpireTime>
 8003672:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	4619      	mov	r1, r3
 8003678:	68f8      	ldr	r0, [r7, #12]
 800367a:	f000 f805 	bl	8003688 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800367e:	f000 f8d5 	bl	800382c <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003682:	bf00      	nop
 8003684:	e7f0      	b.n	8003668 <prvTimerTask+0x8>
	...

08003688 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003688:	b580      	push	{r7, lr}
 800368a:	b084      	sub	sp, #16
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003692:	f7fe ff93 	bl	80025bc <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003696:	f107 0308 	add.w	r3, r7, #8
 800369a:	4618      	mov	r0, r3
 800369c:	f000 f864 	bl	8003768 <prvSampleTimeNow>
 80036a0:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d130      	bne.n	800370a <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d10a      	bne.n	80036c4 <prvProcessTimerOrBlockTask+0x3c>
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d806      	bhi.n	80036c4 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 80036b6:	f7fe ff8f 	bl	80025d8 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80036ba:	68f9      	ldr	r1, [r7, #12]
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f7ff ff9f 	bl	8003600 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 80036c2:	e024      	b.n	800370e <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d008      	beq.n	80036dc <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80036ca:	4b13      	ldr	r3, [pc, #76]	@ (8003718 <prvProcessTimerOrBlockTask+0x90>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d101      	bne.n	80036d8 <prvProcessTimerOrBlockTask+0x50>
 80036d4:	2301      	movs	r3, #1
 80036d6:	e000      	b.n	80036da <prvProcessTimerOrBlockTask+0x52>
 80036d8:	2300      	movs	r3, #0
 80036da:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80036dc:	4b0f      	ldr	r3, [pc, #60]	@ (800371c <prvProcessTimerOrBlockTask+0x94>)
 80036de:	6818      	ldr	r0, [r3, #0]
 80036e0:	687a      	ldr	r2, [r7, #4]
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	1ad3      	subs	r3, r2, r3
 80036e6:	683a      	ldr	r2, [r7, #0]
 80036e8:	4619      	mov	r1, r3
 80036ea:	f7fe fcb3 	bl	8002054 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80036ee:	f7fe ff73 	bl	80025d8 <xTaskResumeAll>
 80036f2:	4603      	mov	r3, r0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d10a      	bne.n	800370e <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 80036f8:	4b09      	ldr	r3, [pc, #36]	@ (8003720 <prvProcessTimerOrBlockTask+0x98>)
 80036fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80036fe:	601a      	str	r2, [r3, #0]
 8003700:	f3bf 8f4f 	dsb	sy
 8003704:	f3bf 8f6f 	isb	sy
    }
 8003708:	e001      	b.n	800370e <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800370a:	f7fe ff65 	bl	80025d8 <xTaskResumeAll>
    }
 800370e:	bf00      	nop
 8003710:	3710      	adds	r7, #16
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
 8003716:	bf00      	nop
 8003718:	20002a18 	.word	0x20002a18
 800371c:	20002a1c 	.word	0x20002a1c
 8003720:	e000ed04 	.word	0xe000ed04

08003724 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003724:	b480      	push	{r7}
 8003726:	b085      	sub	sp, #20
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800372c:	4b0d      	ldr	r3, [pc, #52]	@ (8003764 <prvGetNextExpireTime+0x40>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d101      	bne.n	800373a <prvGetNextExpireTime+0x16>
 8003736:	2201      	movs	r2, #1
 8003738:	e000      	b.n	800373c <prvGetNextExpireTime+0x18>
 800373a:	2200      	movs	r2, #0
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d105      	bne.n	8003754 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003748:	4b06      	ldr	r3, [pc, #24]	@ (8003764 <prvGetNextExpireTime+0x40>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	68db      	ldr	r3, [r3, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	60fb      	str	r3, [r7, #12]
 8003752:	e001      	b.n	8003758 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003754:	2300      	movs	r3, #0
 8003756:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003758:	68fb      	ldr	r3, [r7, #12]
    }
 800375a:	4618      	mov	r0, r3
 800375c:	3714      	adds	r7, #20
 800375e:	46bd      	mov	sp, r7
 8003760:	bc80      	pop	{r7}
 8003762:	4770      	bx	lr
 8003764:	20002a14 	.word	0x20002a14

08003768 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 8003770:	f7ff f83c 	bl	80027ec <xTaskGetTickCount>
 8003774:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8003776:	4b0b      	ldr	r3, [pc, #44]	@ (80037a4 <prvSampleTimeNow+0x3c>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	68fa      	ldr	r2, [r7, #12]
 800377c:	429a      	cmp	r2, r3
 800377e:	d205      	bcs.n	800378c <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003780:	f000 f91c 	bl	80039bc <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2201      	movs	r2, #1
 8003788:	601a      	str	r2, [r3, #0]
 800378a:	e002      	b.n	8003792 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2200      	movs	r2, #0
 8003790:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003792:	4a04      	ldr	r2, [pc, #16]	@ (80037a4 <prvSampleTimeNow+0x3c>)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003798:	68fb      	ldr	r3, [r7, #12]
    }
 800379a:	4618      	mov	r0, r3
 800379c:	3710      	adds	r7, #16
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	20002a24 	.word	0x20002a24

080037a8 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b086      	sub	sp, #24
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	60f8      	str	r0, [r7, #12]
 80037b0:	60b9      	str	r1, [r7, #8]
 80037b2:	607a      	str	r2, [r7, #4]
 80037b4:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 80037b6:	2300      	movs	r3, #0
 80037b8:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	68ba      	ldr	r2, [r7, #8]
 80037be:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	68fa      	ldr	r2, [r7, #12]
 80037c4:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 80037c6:	68ba      	ldr	r2, [r7, #8]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d812      	bhi.n	80037f4 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	1ad2      	subs	r2, r2, r3
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	699b      	ldr	r3, [r3, #24]
 80037d8:	429a      	cmp	r2, r3
 80037da:	d302      	bcc.n	80037e2 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80037dc:	2301      	movs	r3, #1
 80037de:	617b      	str	r3, [r7, #20]
 80037e0:	e01b      	b.n	800381a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80037e2:	4b10      	ldr	r3, [pc, #64]	@ (8003824 <prvInsertTimerInActiveList+0x7c>)
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	3304      	adds	r3, #4
 80037ea:	4619      	mov	r1, r3
 80037ec:	4610      	mov	r0, r2
 80037ee:	f7fd f97e 	bl	8000aee <vListInsert>
 80037f2:	e012      	b.n	800381a <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80037f4:	687a      	ldr	r2, [r7, #4]
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d206      	bcs.n	800380a <prvInsertTimerInActiveList+0x62>
 80037fc:	68ba      	ldr	r2, [r7, #8]
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	429a      	cmp	r2, r3
 8003802:	d302      	bcc.n	800380a <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8003804:	2301      	movs	r3, #1
 8003806:	617b      	str	r3, [r7, #20]
 8003808:	e007      	b.n	800381a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800380a:	4b07      	ldr	r3, [pc, #28]	@ (8003828 <prvInsertTimerInActiveList+0x80>)
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	3304      	adds	r3, #4
 8003812:	4619      	mov	r1, r3
 8003814:	4610      	mov	r0, r2
 8003816:	f7fd f96a 	bl	8000aee <vListInsert>
            }
        }

        return xProcessTimerNow;
 800381a:	697b      	ldr	r3, [r7, #20]
    }
 800381c:	4618      	mov	r0, r3
 800381e:	3718      	adds	r7, #24
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	20002a18 	.word	0x20002a18
 8003828:	20002a14 	.word	0x20002a14

0800382c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 800382c:	b580      	push	{r7, lr}
 800382e:	b088      	sub	sp, #32
 8003830:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 8003832:	f107 0308 	add.w	r3, r7, #8
 8003836:	2200      	movs	r2, #0
 8003838:	601a      	str	r2, [r3, #0]
 800383a:	605a      	str	r2, [r3, #4]
 800383c:	609a      	str	r2, [r3, #8]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 800383e:	e0a9      	b.n	8003994 <prvProcessReceivedCommands+0x168>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	2b00      	cmp	r3, #0
 8003844:	f2c0 80a6 	blt.w	8003994 <prvProcessReceivedCommands+0x168>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	695b      	ldr	r3, [r3, #20]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d004      	beq.n	800385e <prvProcessReceivedCommands+0x32>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003854:	69fb      	ldr	r3, [r7, #28]
 8003856:	3304      	adds	r3, #4
 8003858:	4618      	mov	r0, r3
 800385a:	f7fd f980 	bl	8000b5e <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800385e:	1d3b      	adds	r3, r7, #4
 8003860:	4618      	mov	r0, r3
 8003862:	f7ff ff81 	bl	8003768 <prvSampleTimeNow>
 8003866:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	3b01      	subs	r3, #1
 800386c:	2b08      	cmp	r3, #8
 800386e:	f200 808e 	bhi.w	800398e <prvProcessReceivedCommands+0x162>
 8003872:	a201      	add	r2, pc, #4	@ (adr r2, 8003878 <prvProcessReceivedCommands+0x4c>)
 8003874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003878:	0800389d 	.word	0x0800389d
 800387c:	0800389d 	.word	0x0800389d
 8003880:	08003905 	.word	0x08003905
 8003884:	08003919 	.word	0x08003919
 8003888:	08003965 	.word	0x08003965
 800388c:	0800389d 	.word	0x0800389d
 8003890:	0800389d 	.word	0x0800389d
 8003894:	08003905 	.word	0x08003905
 8003898:	08003919 	.word	0x08003919
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80038a2:	f043 0301 	orr.w	r3, r3, #1
 80038a6:	b2da      	uxtb	r2, r3
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80038ae:	68fa      	ldr	r2, [r7, #12]
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	699b      	ldr	r3, [r3, #24]
 80038b4:	18d1      	adds	r1, r2, r3
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	69ba      	ldr	r2, [r7, #24]
 80038ba:	69f8      	ldr	r0, [r7, #28]
 80038bc:	f7ff ff74 	bl	80037a8 <prvInsertTimerInActiveList>
 80038c0:	4603      	mov	r3, r0
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d065      	beq.n	8003992 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80038cc:	f003 0304 	and.w	r3, r3, #4
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d009      	beq.n	80038e8 <prvProcessReceivedCommands+0xbc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 80038d4:	68fa      	ldr	r2, [r7, #12]
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	699b      	ldr	r3, [r3, #24]
 80038da:	4413      	add	r3, r2
 80038dc:	69ba      	ldr	r2, [r7, #24]
 80038de:	4619      	mov	r1, r3
 80038e0:	69f8      	ldr	r0, [r7, #28]
 80038e2:	f7ff fe6b 	bl	80035bc <prvReloadTimer>
 80038e6:	e008      	b.n	80038fa <prvProcessReceivedCommands+0xce>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80038e8:	69fb      	ldr	r3, [r7, #28]
 80038ea:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80038ee:	f023 0301 	bic.w	r3, r3, #1
 80038f2:	b2da      	uxtb	r2, r3
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	6a1b      	ldr	r3, [r3, #32]
 80038fe:	69f8      	ldr	r0, [r7, #28]
 8003900:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8003902:	e046      	b.n	8003992 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800390a:	f023 0301 	bic.w	r3, r3, #1
 800390e:	b2da      	uxtb	r2, r3
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        break;
 8003916:	e03d      	b.n	8003994 <prvProcessReceivedCommands+0x168>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8003918:	69fb      	ldr	r3, [r7, #28]
 800391a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800391e:	f043 0301 	orr.w	r3, r3, #1
 8003922:	b2da      	uxtb	r2, r3
 8003924:	69fb      	ldr	r3, [r7, #28]
 8003926:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800392a:	68fa      	ldr	r2, [r7, #12]
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003930:	69fb      	ldr	r3, [r7, #28]
 8003932:	699b      	ldr	r3, [r3, #24]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d10b      	bne.n	8003950 <prvProcessReceivedCommands+0x124>
    __asm volatile
 8003938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800393c:	f383 8811 	msr	BASEPRI, r3
 8003940:	f3bf 8f6f 	isb	sy
 8003944:	f3bf 8f4f 	dsb	sy
 8003948:	617b      	str	r3, [r7, #20]
}
 800394a:	bf00      	nop
 800394c:	bf00      	nop
 800394e:	e7fd      	b.n	800394c <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003950:	69fb      	ldr	r3, [r7, #28]
 8003952:	699a      	ldr	r2, [r3, #24]
 8003954:	69bb      	ldr	r3, [r7, #24]
 8003956:	18d1      	adds	r1, r2, r3
 8003958:	69bb      	ldr	r3, [r7, #24]
 800395a:	69ba      	ldr	r2, [r7, #24]
 800395c:	69f8      	ldr	r0, [r7, #28]
 800395e:	f7ff ff23 	bl	80037a8 <prvInsertTimerInActiveList>
                        break;
 8003962:	e017      	b.n	8003994 <prvProcessReceivedCommands+0x168>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003964:	69fb      	ldr	r3, [r7, #28]
 8003966:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800396a:	f003 0302 	and.w	r3, r3, #2
 800396e:	2b00      	cmp	r3, #0
 8003970:	d103      	bne.n	800397a <prvProcessReceivedCommands+0x14e>
                            {
                                vPortFree( pxTimer );
 8003972:	69f8      	ldr	r0, [r7, #28]
 8003974:	f7fc fdae 	bl	80004d4 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8003978:	e00c      	b.n	8003994 <prvProcessReceivedCommands+0x168>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800397a:	69fb      	ldr	r3, [r7, #28]
 800397c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003980:	f023 0301 	bic.w	r3, r3, #1
 8003984:	b2da      	uxtb	r2, r3
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                        break;
 800398c:	e002      	b.n	8003994 <prvProcessReceivedCommands+0x168>

                    default:
                        /* Don't expect to get here. */
                        break;
 800398e:	bf00      	nop
 8003990:	e000      	b.n	8003994 <prvProcessReceivedCommands+0x168>
                        break;
 8003992:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8003994:	4b08      	ldr	r3, [pc, #32]	@ (80039b8 <prvProcessReceivedCommands+0x18c>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f107 0108 	add.w	r1, r7, #8
 800399c:	2200      	movs	r2, #0
 800399e:	4618      	mov	r0, r3
 80039a0:	f7fe f800 	bl	80019a4 <xQueueReceive>
 80039a4:	4603      	mov	r3, r0
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	f47f af4a 	bne.w	8003840 <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 80039ac:	bf00      	nop
 80039ae:	bf00      	nop
 80039b0:	3720      	adds	r7, #32
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	bf00      	nop
 80039b8:	20002a1c 	.word	0x20002a1c

080039bc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80039bc:	b580      	push	{r7, lr}
 80039be:	b082      	sub	sp, #8
 80039c0:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80039c2:	e009      	b.n	80039d8 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80039c4:	4b0e      	ldr	r3, [pc, #56]	@ (8003a00 <prvSwitchTimerLists+0x44>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 80039ce:	f04f 31ff 	mov.w	r1, #4294967295
 80039d2:	6838      	ldr	r0, [r7, #0]
 80039d4:	f7ff fe14 	bl	8003600 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80039d8:	4b09      	ldr	r3, [pc, #36]	@ (8003a00 <prvSwitchTimerLists+0x44>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d1f0      	bne.n	80039c4 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 80039e2:	4b07      	ldr	r3, [pc, #28]	@ (8003a00 <prvSwitchTimerLists+0x44>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 80039e8:	4b06      	ldr	r3, [pc, #24]	@ (8003a04 <prvSwitchTimerLists+0x48>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a04      	ldr	r2, [pc, #16]	@ (8003a00 <prvSwitchTimerLists+0x44>)
 80039ee:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80039f0:	4a04      	ldr	r2, [pc, #16]	@ (8003a04 <prvSwitchTimerLists+0x48>)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6013      	str	r3, [r2, #0]
    }
 80039f6:	bf00      	nop
 80039f8:	3708      	adds	r7, #8
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	20002a14 	.word	0x20002a14
 8003a04:	20002a18 	.word	0x20002a18

08003a08 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8003a0c:	f7fd fa9c 	bl	8000f48 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8003a10:	4b12      	ldr	r3, [pc, #72]	@ (8003a5c <prvCheckForValidListAndQueue+0x54>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d11d      	bne.n	8003a54 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8003a18:	4811      	ldr	r0, [pc, #68]	@ (8003a60 <prvCheckForValidListAndQueue+0x58>)
 8003a1a:	f7fd f83d 	bl	8000a98 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8003a1e:	4811      	ldr	r0, [pc, #68]	@ (8003a64 <prvCheckForValidListAndQueue+0x5c>)
 8003a20:	f7fd f83a 	bl	8000a98 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8003a24:	4b10      	ldr	r3, [pc, #64]	@ (8003a68 <prvCheckForValidListAndQueue+0x60>)
 8003a26:	4a0e      	ldr	r2, [pc, #56]	@ (8003a60 <prvCheckForValidListAndQueue+0x58>)
 8003a28:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8003a2a:	4b10      	ldr	r3, [pc, #64]	@ (8003a6c <prvCheckForValidListAndQueue+0x64>)
 8003a2c:	4a0d      	ldr	r2, [pc, #52]	@ (8003a64 <prvCheckForValidListAndQueue+0x5c>)
 8003a2e:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ) );
 8003a30:	2200      	movs	r2, #0
 8003a32:	210c      	movs	r1, #12
 8003a34:	200a      	movs	r0, #10
 8003a36:	f7fd fd6b 	bl	8001510 <xQueueGenericCreate>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	4a07      	ldr	r2, [pc, #28]	@ (8003a5c <prvCheckForValidListAndQueue+0x54>)
 8003a3e:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8003a40:	4b06      	ldr	r3, [pc, #24]	@ (8003a5c <prvCheckForValidListAndQueue+0x54>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d005      	beq.n	8003a54 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003a48:	4b04      	ldr	r3, [pc, #16]	@ (8003a5c <prvCheckForValidListAndQueue+0x54>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4908      	ldr	r1, [pc, #32]	@ (8003a70 <prvCheckForValidListAndQueue+0x68>)
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f7fe fab2 	bl	8001fb8 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003a54:	f7fd faa8 	bl	8000fa8 <vPortExitCritical>
    }
 8003a58:	bf00      	nop
 8003a5a:	bd80      	pop	{r7, pc}
 8003a5c:	20002a1c 	.word	0x20002a1c
 8003a60:	200029ec 	.word	0x200029ec
 8003a64:	20002a00 	.word	0x20002a00
 8003a68:	20002a14 	.word	0x20002a14
 8003a6c:	20002a18 	.word	0x20002a18
 8003a70:	080044d0 	.word	0x080044d0

08003a74 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003a74:	480d      	ldr	r0, [pc, #52]	@ (8003aac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003a76:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003a78:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003a7c:	480c      	ldr	r0, [pc, #48]	@ (8003ab0 <LoopForever+0x6>)
  ldr r1, =_edata
 8003a7e:	490d      	ldr	r1, [pc, #52]	@ (8003ab4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003a80:	4a0d      	ldr	r2, [pc, #52]	@ (8003ab8 <LoopForever+0xe>)
  movs r3, #0
 8003a82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a84:	e002      	b.n	8003a8c <LoopCopyDataInit>

08003a86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a8a:	3304      	adds	r3, #4

08003a8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a90:	d3f9      	bcc.n	8003a86 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a92:	4a0a      	ldr	r2, [pc, #40]	@ (8003abc <LoopForever+0x12>)
  ldr r4, =_ebss
 8003a94:	4c0a      	ldr	r4, [pc, #40]	@ (8003ac0 <LoopForever+0x16>)
  movs r3, #0
 8003a96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a98:	e001      	b.n	8003a9e <LoopFillZerobss>

08003a9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a9c:	3204      	adds	r2, #4

08003a9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003aa0:	d3fb      	bcc.n	8003a9a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8003aa2:	f000 f841 	bl	8003b28 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8003aa6:	f7fd f883 	bl	8000bb0 <main>

08003aaa <LoopForever>:

LoopForever:
  b LoopForever
 8003aaa:	e7fe      	b.n	8003aaa <LoopForever>
  ldr   r0, =_estack
 8003aac:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8003ab0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ab4:	20000058 	.word	0x20000058
  ldr r2, =_sidata
 8003ab8:	08004518 	.word	0x08004518
  ldr r2, =_sbss
 8003abc:	20000058 	.word	0x20000058
  ldr r4, =_ebss
 8003ac0:	20002b70 	.word	0x20002b70

08003ac4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003ac4:	e7fe      	b.n	8003ac4 <ADC1_2_IRQHandler>
	...

08003ac8 <siprintf>:
 8003ac8:	b40e      	push	{r1, r2, r3}
 8003aca:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003ace:	b510      	push	{r4, lr}
 8003ad0:	2400      	movs	r4, #0
 8003ad2:	b09d      	sub	sp, #116	@ 0x74
 8003ad4:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003ad6:	9002      	str	r0, [sp, #8]
 8003ad8:	9006      	str	r0, [sp, #24]
 8003ada:	9107      	str	r1, [sp, #28]
 8003adc:	9104      	str	r1, [sp, #16]
 8003ade:	4809      	ldr	r0, [pc, #36]	@ (8003b04 <siprintf+0x3c>)
 8003ae0:	4909      	ldr	r1, [pc, #36]	@ (8003b08 <siprintf+0x40>)
 8003ae2:	f853 2b04 	ldr.w	r2, [r3], #4
 8003ae6:	9105      	str	r1, [sp, #20]
 8003ae8:	6800      	ldr	r0, [r0, #0]
 8003aea:	a902      	add	r1, sp, #8
 8003aec:	9301      	str	r3, [sp, #4]
 8003aee:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003af0:	f000 f9a0 	bl	8003e34 <_svfiprintf_r>
 8003af4:	9b02      	ldr	r3, [sp, #8]
 8003af6:	701c      	strb	r4, [r3, #0]
 8003af8:	b01d      	add	sp, #116	@ 0x74
 8003afa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003afe:	b003      	add	sp, #12
 8003b00:	4770      	bx	lr
 8003b02:	bf00      	nop
 8003b04:	20000008 	.word	0x20000008
 8003b08:	ffff0208 	.word	0xffff0208

08003b0c <memset>:
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	4402      	add	r2, r0
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d100      	bne.n	8003b16 <memset+0xa>
 8003b14:	4770      	bx	lr
 8003b16:	f803 1b01 	strb.w	r1, [r3], #1
 8003b1a:	e7f9      	b.n	8003b10 <memset+0x4>

08003b1c <__errno>:
 8003b1c:	4b01      	ldr	r3, [pc, #4]	@ (8003b24 <__errno+0x8>)
 8003b1e:	6818      	ldr	r0, [r3, #0]
 8003b20:	4770      	bx	lr
 8003b22:	bf00      	nop
 8003b24:	20000008 	.word	0x20000008

08003b28 <__libc_init_array>:
 8003b28:	b570      	push	{r4, r5, r6, lr}
 8003b2a:	2600      	movs	r6, #0
 8003b2c:	4d0c      	ldr	r5, [pc, #48]	@ (8003b60 <__libc_init_array+0x38>)
 8003b2e:	4c0d      	ldr	r4, [pc, #52]	@ (8003b64 <__libc_init_array+0x3c>)
 8003b30:	1b64      	subs	r4, r4, r5
 8003b32:	10a4      	asrs	r4, r4, #2
 8003b34:	42a6      	cmp	r6, r4
 8003b36:	d109      	bne.n	8003b4c <__libc_init_array+0x24>
 8003b38:	f000 fc76 	bl	8004428 <_init>
 8003b3c:	2600      	movs	r6, #0
 8003b3e:	4d0a      	ldr	r5, [pc, #40]	@ (8003b68 <__libc_init_array+0x40>)
 8003b40:	4c0a      	ldr	r4, [pc, #40]	@ (8003b6c <__libc_init_array+0x44>)
 8003b42:	1b64      	subs	r4, r4, r5
 8003b44:	10a4      	asrs	r4, r4, #2
 8003b46:	42a6      	cmp	r6, r4
 8003b48:	d105      	bne.n	8003b56 <__libc_init_array+0x2e>
 8003b4a:	bd70      	pop	{r4, r5, r6, pc}
 8003b4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b50:	4798      	blx	r3
 8003b52:	3601      	adds	r6, #1
 8003b54:	e7ee      	b.n	8003b34 <__libc_init_array+0xc>
 8003b56:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b5a:	4798      	blx	r3
 8003b5c:	3601      	adds	r6, #1
 8003b5e:	e7f2      	b.n	8003b46 <__libc_init_array+0x1e>
 8003b60:	08004510 	.word	0x08004510
 8003b64:	08004510 	.word	0x08004510
 8003b68:	08004510 	.word	0x08004510
 8003b6c:	08004514 	.word	0x08004514

08003b70 <__retarget_lock_acquire_recursive>:
 8003b70:	4770      	bx	lr

08003b72 <__retarget_lock_release_recursive>:
 8003b72:	4770      	bx	lr

08003b74 <memcpy>:
 8003b74:	440a      	add	r2, r1
 8003b76:	4291      	cmp	r1, r2
 8003b78:	f100 33ff 	add.w	r3, r0, #4294967295
 8003b7c:	d100      	bne.n	8003b80 <memcpy+0xc>
 8003b7e:	4770      	bx	lr
 8003b80:	b510      	push	{r4, lr}
 8003b82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b86:	4291      	cmp	r1, r2
 8003b88:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003b8c:	d1f9      	bne.n	8003b82 <memcpy+0xe>
 8003b8e:	bd10      	pop	{r4, pc}

08003b90 <_free_r>:
 8003b90:	b538      	push	{r3, r4, r5, lr}
 8003b92:	4605      	mov	r5, r0
 8003b94:	2900      	cmp	r1, #0
 8003b96:	d040      	beq.n	8003c1a <_free_r+0x8a>
 8003b98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b9c:	1f0c      	subs	r4, r1, #4
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	bfb8      	it	lt
 8003ba2:	18e4      	addlt	r4, r4, r3
 8003ba4:	f000 f8de 	bl	8003d64 <__malloc_lock>
 8003ba8:	4a1c      	ldr	r2, [pc, #112]	@ (8003c1c <_free_r+0x8c>)
 8003baa:	6813      	ldr	r3, [r2, #0]
 8003bac:	b933      	cbnz	r3, 8003bbc <_free_r+0x2c>
 8003bae:	6063      	str	r3, [r4, #4]
 8003bb0:	6014      	str	r4, [r2, #0]
 8003bb2:	4628      	mov	r0, r5
 8003bb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003bb8:	f000 b8da 	b.w	8003d70 <__malloc_unlock>
 8003bbc:	42a3      	cmp	r3, r4
 8003bbe:	d908      	bls.n	8003bd2 <_free_r+0x42>
 8003bc0:	6820      	ldr	r0, [r4, #0]
 8003bc2:	1821      	adds	r1, r4, r0
 8003bc4:	428b      	cmp	r3, r1
 8003bc6:	bf01      	itttt	eq
 8003bc8:	6819      	ldreq	r1, [r3, #0]
 8003bca:	685b      	ldreq	r3, [r3, #4]
 8003bcc:	1809      	addeq	r1, r1, r0
 8003bce:	6021      	streq	r1, [r4, #0]
 8003bd0:	e7ed      	b.n	8003bae <_free_r+0x1e>
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	b10b      	cbz	r3, 8003bdc <_free_r+0x4c>
 8003bd8:	42a3      	cmp	r3, r4
 8003bda:	d9fa      	bls.n	8003bd2 <_free_r+0x42>
 8003bdc:	6811      	ldr	r1, [r2, #0]
 8003bde:	1850      	adds	r0, r2, r1
 8003be0:	42a0      	cmp	r0, r4
 8003be2:	d10b      	bne.n	8003bfc <_free_r+0x6c>
 8003be4:	6820      	ldr	r0, [r4, #0]
 8003be6:	4401      	add	r1, r0
 8003be8:	1850      	adds	r0, r2, r1
 8003bea:	4283      	cmp	r3, r0
 8003bec:	6011      	str	r1, [r2, #0]
 8003bee:	d1e0      	bne.n	8003bb2 <_free_r+0x22>
 8003bf0:	6818      	ldr	r0, [r3, #0]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	4408      	add	r0, r1
 8003bf6:	6010      	str	r0, [r2, #0]
 8003bf8:	6053      	str	r3, [r2, #4]
 8003bfa:	e7da      	b.n	8003bb2 <_free_r+0x22>
 8003bfc:	d902      	bls.n	8003c04 <_free_r+0x74>
 8003bfe:	230c      	movs	r3, #12
 8003c00:	602b      	str	r3, [r5, #0]
 8003c02:	e7d6      	b.n	8003bb2 <_free_r+0x22>
 8003c04:	6820      	ldr	r0, [r4, #0]
 8003c06:	1821      	adds	r1, r4, r0
 8003c08:	428b      	cmp	r3, r1
 8003c0a:	bf01      	itttt	eq
 8003c0c:	6819      	ldreq	r1, [r3, #0]
 8003c0e:	685b      	ldreq	r3, [r3, #4]
 8003c10:	1809      	addeq	r1, r1, r0
 8003c12:	6021      	streq	r1, [r4, #0]
 8003c14:	6063      	str	r3, [r4, #4]
 8003c16:	6054      	str	r4, [r2, #4]
 8003c18:	e7cb      	b.n	8003bb2 <_free_r+0x22>
 8003c1a:	bd38      	pop	{r3, r4, r5, pc}
 8003c1c:	20002b6c 	.word	0x20002b6c

08003c20 <sbrk_aligned>:
 8003c20:	b570      	push	{r4, r5, r6, lr}
 8003c22:	4e0f      	ldr	r6, [pc, #60]	@ (8003c60 <sbrk_aligned+0x40>)
 8003c24:	460c      	mov	r4, r1
 8003c26:	6831      	ldr	r1, [r6, #0]
 8003c28:	4605      	mov	r5, r0
 8003c2a:	b911      	cbnz	r1, 8003c32 <sbrk_aligned+0x12>
 8003c2c:	f000 fba8 	bl	8004380 <_sbrk_r>
 8003c30:	6030      	str	r0, [r6, #0]
 8003c32:	4621      	mov	r1, r4
 8003c34:	4628      	mov	r0, r5
 8003c36:	f000 fba3 	bl	8004380 <_sbrk_r>
 8003c3a:	1c43      	adds	r3, r0, #1
 8003c3c:	d103      	bne.n	8003c46 <sbrk_aligned+0x26>
 8003c3e:	f04f 34ff 	mov.w	r4, #4294967295
 8003c42:	4620      	mov	r0, r4
 8003c44:	bd70      	pop	{r4, r5, r6, pc}
 8003c46:	1cc4      	adds	r4, r0, #3
 8003c48:	f024 0403 	bic.w	r4, r4, #3
 8003c4c:	42a0      	cmp	r0, r4
 8003c4e:	d0f8      	beq.n	8003c42 <sbrk_aligned+0x22>
 8003c50:	1a21      	subs	r1, r4, r0
 8003c52:	4628      	mov	r0, r5
 8003c54:	f000 fb94 	bl	8004380 <_sbrk_r>
 8003c58:	3001      	adds	r0, #1
 8003c5a:	d1f2      	bne.n	8003c42 <sbrk_aligned+0x22>
 8003c5c:	e7ef      	b.n	8003c3e <sbrk_aligned+0x1e>
 8003c5e:	bf00      	nop
 8003c60:	20002b68 	.word	0x20002b68

08003c64 <_malloc_r>:
 8003c64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c68:	1ccd      	adds	r5, r1, #3
 8003c6a:	f025 0503 	bic.w	r5, r5, #3
 8003c6e:	3508      	adds	r5, #8
 8003c70:	2d0c      	cmp	r5, #12
 8003c72:	bf38      	it	cc
 8003c74:	250c      	movcc	r5, #12
 8003c76:	2d00      	cmp	r5, #0
 8003c78:	4606      	mov	r6, r0
 8003c7a:	db01      	blt.n	8003c80 <_malloc_r+0x1c>
 8003c7c:	42a9      	cmp	r1, r5
 8003c7e:	d904      	bls.n	8003c8a <_malloc_r+0x26>
 8003c80:	230c      	movs	r3, #12
 8003c82:	6033      	str	r3, [r6, #0]
 8003c84:	2000      	movs	r0, #0
 8003c86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c8a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003d60 <_malloc_r+0xfc>
 8003c8e:	f000 f869 	bl	8003d64 <__malloc_lock>
 8003c92:	f8d8 3000 	ldr.w	r3, [r8]
 8003c96:	461c      	mov	r4, r3
 8003c98:	bb44      	cbnz	r4, 8003cec <_malloc_r+0x88>
 8003c9a:	4629      	mov	r1, r5
 8003c9c:	4630      	mov	r0, r6
 8003c9e:	f7ff ffbf 	bl	8003c20 <sbrk_aligned>
 8003ca2:	1c43      	adds	r3, r0, #1
 8003ca4:	4604      	mov	r4, r0
 8003ca6:	d158      	bne.n	8003d5a <_malloc_r+0xf6>
 8003ca8:	f8d8 4000 	ldr.w	r4, [r8]
 8003cac:	4627      	mov	r7, r4
 8003cae:	2f00      	cmp	r7, #0
 8003cb0:	d143      	bne.n	8003d3a <_malloc_r+0xd6>
 8003cb2:	2c00      	cmp	r4, #0
 8003cb4:	d04b      	beq.n	8003d4e <_malloc_r+0xea>
 8003cb6:	6823      	ldr	r3, [r4, #0]
 8003cb8:	4639      	mov	r1, r7
 8003cba:	4630      	mov	r0, r6
 8003cbc:	eb04 0903 	add.w	r9, r4, r3
 8003cc0:	f000 fb5e 	bl	8004380 <_sbrk_r>
 8003cc4:	4581      	cmp	r9, r0
 8003cc6:	d142      	bne.n	8003d4e <_malloc_r+0xea>
 8003cc8:	6821      	ldr	r1, [r4, #0]
 8003cca:	4630      	mov	r0, r6
 8003ccc:	1a6d      	subs	r5, r5, r1
 8003cce:	4629      	mov	r1, r5
 8003cd0:	f7ff ffa6 	bl	8003c20 <sbrk_aligned>
 8003cd4:	3001      	adds	r0, #1
 8003cd6:	d03a      	beq.n	8003d4e <_malloc_r+0xea>
 8003cd8:	6823      	ldr	r3, [r4, #0]
 8003cda:	442b      	add	r3, r5
 8003cdc:	6023      	str	r3, [r4, #0]
 8003cde:	f8d8 3000 	ldr.w	r3, [r8]
 8003ce2:	685a      	ldr	r2, [r3, #4]
 8003ce4:	bb62      	cbnz	r2, 8003d40 <_malloc_r+0xdc>
 8003ce6:	f8c8 7000 	str.w	r7, [r8]
 8003cea:	e00f      	b.n	8003d0c <_malloc_r+0xa8>
 8003cec:	6822      	ldr	r2, [r4, #0]
 8003cee:	1b52      	subs	r2, r2, r5
 8003cf0:	d420      	bmi.n	8003d34 <_malloc_r+0xd0>
 8003cf2:	2a0b      	cmp	r2, #11
 8003cf4:	d917      	bls.n	8003d26 <_malloc_r+0xc2>
 8003cf6:	1961      	adds	r1, r4, r5
 8003cf8:	42a3      	cmp	r3, r4
 8003cfa:	6025      	str	r5, [r4, #0]
 8003cfc:	bf18      	it	ne
 8003cfe:	6059      	strne	r1, [r3, #4]
 8003d00:	6863      	ldr	r3, [r4, #4]
 8003d02:	bf08      	it	eq
 8003d04:	f8c8 1000 	streq.w	r1, [r8]
 8003d08:	5162      	str	r2, [r4, r5]
 8003d0a:	604b      	str	r3, [r1, #4]
 8003d0c:	4630      	mov	r0, r6
 8003d0e:	f000 f82f 	bl	8003d70 <__malloc_unlock>
 8003d12:	f104 000b 	add.w	r0, r4, #11
 8003d16:	1d23      	adds	r3, r4, #4
 8003d18:	f020 0007 	bic.w	r0, r0, #7
 8003d1c:	1ac2      	subs	r2, r0, r3
 8003d1e:	bf1c      	itt	ne
 8003d20:	1a1b      	subne	r3, r3, r0
 8003d22:	50a3      	strne	r3, [r4, r2]
 8003d24:	e7af      	b.n	8003c86 <_malloc_r+0x22>
 8003d26:	6862      	ldr	r2, [r4, #4]
 8003d28:	42a3      	cmp	r3, r4
 8003d2a:	bf0c      	ite	eq
 8003d2c:	f8c8 2000 	streq.w	r2, [r8]
 8003d30:	605a      	strne	r2, [r3, #4]
 8003d32:	e7eb      	b.n	8003d0c <_malloc_r+0xa8>
 8003d34:	4623      	mov	r3, r4
 8003d36:	6864      	ldr	r4, [r4, #4]
 8003d38:	e7ae      	b.n	8003c98 <_malloc_r+0x34>
 8003d3a:	463c      	mov	r4, r7
 8003d3c:	687f      	ldr	r7, [r7, #4]
 8003d3e:	e7b6      	b.n	8003cae <_malloc_r+0x4a>
 8003d40:	461a      	mov	r2, r3
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	42a3      	cmp	r3, r4
 8003d46:	d1fb      	bne.n	8003d40 <_malloc_r+0xdc>
 8003d48:	2300      	movs	r3, #0
 8003d4a:	6053      	str	r3, [r2, #4]
 8003d4c:	e7de      	b.n	8003d0c <_malloc_r+0xa8>
 8003d4e:	230c      	movs	r3, #12
 8003d50:	4630      	mov	r0, r6
 8003d52:	6033      	str	r3, [r6, #0]
 8003d54:	f000 f80c 	bl	8003d70 <__malloc_unlock>
 8003d58:	e794      	b.n	8003c84 <_malloc_r+0x20>
 8003d5a:	6005      	str	r5, [r0, #0]
 8003d5c:	e7d6      	b.n	8003d0c <_malloc_r+0xa8>
 8003d5e:	bf00      	nop
 8003d60:	20002b6c 	.word	0x20002b6c

08003d64 <__malloc_lock>:
 8003d64:	4801      	ldr	r0, [pc, #4]	@ (8003d6c <__malloc_lock+0x8>)
 8003d66:	f7ff bf03 	b.w	8003b70 <__retarget_lock_acquire_recursive>
 8003d6a:	bf00      	nop
 8003d6c:	20002b64 	.word	0x20002b64

08003d70 <__malloc_unlock>:
 8003d70:	4801      	ldr	r0, [pc, #4]	@ (8003d78 <__malloc_unlock+0x8>)
 8003d72:	f7ff befe 	b.w	8003b72 <__retarget_lock_release_recursive>
 8003d76:	bf00      	nop
 8003d78:	20002b64 	.word	0x20002b64

08003d7c <__ssputs_r>:
 8003d7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d80:	461f      	mov	r7, r3
 8003d82:	688e      	ldr	r6, [r1, #8]
 8003d84:	4682      	mov	sl, r0
 8003d86:	42be      	cmp	r6, r7
 8003d88:	460c      	mov	r4, r1
 8003d8a:	4690      	mov	r8, r2
 8003d8c:	680b      	ldr	r3, [r1, #0]
 8003d8e:	d82d      	bhi.n	8003dec <__ssputs_r+0x70>
 8003d90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003d94:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003d98:	d026      	beq.n	8003de8 <__ssputs_r+0x6c>
 8003d9a:	6965      	ldr	r5, [r4, #20]
 8003d9c:	6909      	ldr	r1, [r1, #16]
 8003d9e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003da2:	eba3 0901 	sub.w	r9, r3, r1
 8003da6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003daa:	1c7b      	adds	r3, r7, #1
 8003dac:	444b      	add	r3, r9
 8003dae:	106d      	asrs	r5, r5, #1
 8003db0:	429d      	cmp	r5, r3
 8003db2:	bf38      	it	cc
 8003db4:	461d      	movcc	r5, r3
 8003db6:	0553      	lsls	r3, r2, #21
 8003db8:	d527      	bpl.n	8003e0a <__ssputs_r+0x8e>
 8003dba:	4629      	mov	r1, r5
 8003dbc:	f7ff ff52 	bl	8003c64 <_malloc_r>
 8003dc0:	4606      	mov	r6, r0
 8003dc2:	b360      	cbz	r0, 8003e1e <__ssputs_r+0xa2>
 8003dc4:	464a      	mov	r2, r9
 8003dc6:	6921      	ldr	r1, [r4, #16]
 8003dc8:	f7ff fed4 	bl	8003b74 <memcpy>
 8003dcc:	89a3      	ldrh	r3, [r4, #12]
 8003dce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003dd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003dd6:	81a3      	strh	r3, [r4, #12]
 8003dd8:	6126      	str	r6, [r4, #16]
 8003dda:	444e      	add	r6, r9
 8003ddc:	6026      	str	r6, [r4, #0]
 8003dde:	463e      	mov	r6, r7
 8003de0:	6165      	str	r5, [r4, #20]
 8003de2:	eba5 0509 	sub.w	r5, r5, r9
 8003de6:	60a5      	str	r5, [r4, #8]
 8003de8:	42be      	cmp	r6, r7
 8003dea:	d900      	bls.n	8003dee <__ssputs_r+0x72>
 8003dec:	463e      	mov	r6, r7
 8003dee:	4632      	mov	r2, r6
 8003df0:	4641      	mov	r1, r8
 8003df2:	6820      	ldr	r0, [r4, #0]
 8003df4:	f000 faaa 	bl	800434c <memmove>
 8003df8:	2000      	movs	r0, #0
 8003dfa:	68a3      	ldr	r3, [r4, #8]
 8003dfc:	1b9b      	subs	r3, r3, r6
 8003dfe:	60a3      	str	r3, [r4, #8]
 8003e00:	6823      	ldr	r3, [r4, #0]
 8003e02:	4433      	add	r3, r6
 8003e04:	6023      	str	r3, [r4, #0]
 8003e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e0a:	462a      	mov	r2, r5
 8003e0c:	f000 fad6 	bl	80043bc <_realloc_r>
 8003e10:	4606      	mov	r6, r0
 8003e12:	2800      	cmp	r0, #0
 8003e14:	d1e0      	bne.n	8003dd8 <__ssputs_r+0x5c>
 8003e16:	4650      	mov	r0, sl
 8003e18:	6921      	ldr	r1, [r4, #16]
 8003e1a:	f7ff feb9 	bl	8003b90 <_free_r>
 8003e1e:	230c      	movs	r3, #12
 8003e20:	f8ca 3000 	str.w	r3, [sl]
 8003e24:	89a3      	ldrh	r3, [r4, #12]
 8003e26:	f04f 30ff 	mov.w	r0, #4294967295
 8003e2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e2e:	81a3      	strh	r3, [r4, #12]
 8003e30:	e7e9      	b.n	8003e06 <__ssputs_r+0x8a>
	...

08003e34 <_svfiprintf_r>:
 8003e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e38:	4698      	mov	r8, r3
 8003e3a:	898b      	ldrh	r3, [r1, #12]
 8003e3c:	4607      	mov	r7, r0
 8003e3e:	061b      	lsls	r3, r3, #24
 8003e40:	460d      	mov	r5, r1
 8003e42:	4614      	mov	r4, r2
 8003e44:	b09d      	sub	sp, #116	@ 0x74
 8003e46:	d510      	bpl.n	8003e6a <_svfiprintf_r+0x36>
 8003e48:	690b      	ldr	r3, [r1, #16]
 8003e4a:	b973      	cbnz	r3, 8003e6a <_svfiprintf_r+0x36>
 8003e4c:	2140      	movs	r1, #64	@ 0x40
 8003e4e:	f7ff ff09 	bl	8003c64 <_malloc_r>
 8003e52:	6028      	str	r0, [r5, #0]
 8003e54:	6128      	str	r0, [r5, #16]
 8003e56:	b930      	cbnz	r0, 8003e66 <_svfiprintf_r+0x32>
 8003e58:	230c      	movs	r3, #12
 8003e5a:	603b      	str	r3, [r7, #0]
 8003e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e60:	b01d      	add	sp, #116	@ 0x74
 8003e62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e66:	2340      	movs	r3, #64	@ 0x40
 8003e68:	616b      	str	r3, [r5, #20]
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003e6e:	2320      	movs	r3, #32
 8003e70:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003e74:	2330      	movs	r3, #48	@ 0x30
 8003e76:	f04f 0901 	mov.w	r9, #1
 8003e7a:	f8cd 800c 	str.w	r8, [sp, #12]
 8003e7e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004018 <_svfiprintf_r+0x1e4>
 8003e82:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003e86:	4623      	mov	r3, r4
 8003e88:	469a      	mov	sl, r3
 8003e8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003e8e:	b10a      	cbz	r2, 8003e94 <_svfiprintf_r+0x60>
 8003e90:	2a25      	cmp	r2, #37	@ 0x25
 8003e92:	d1f9      	bne.n	8003e88 <_svfiprintf_r+0x54>
 8003e94:	ebba 0b04 	subs.w	fp, sl, r4
 8003e98:	d00b      	beq.n	8003eb2 <_svfiprintf_r+0x7e>
 8003e9a:	465b      	mov	r3, fp
 8003e9c:	4622      	mov	r2, r4
 8003e9e:	4629      	mov	r1, r5
 8003ea0:	4638      	mov	r0, r7
 8003ea2:	f7ff ff6b 	bl	8003d7c <__ssputs_r>
 8003ea6:	3001      	adds	r0, #1
 8003ea8:	f000 80a7 	beq.w	8003ffa <_svfiprintf_r+0x1c6>
 8003eac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003eae:	445a      	add	r2, fp
 8003eb0:	9209      	str	r2, [sp, #36]	@ 0x24
 8003eb2:	f89a 3000 	ldrb.w	r3, [sl]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	f000 809f 	beq.w	8003ffa <_svfiprintf_r+0x1c6>
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	f04f 32ff 	mov.w	r2, #4294967295
 8003ec2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003ec6:	f10a 0a01 	add.w	sl, sl, #1
 8003eca:	9304      	str	r3, [sp, #16]
 8003ecc:	9307      	str	r3, [sp, #28]
 8003ece:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003ed2:	931a      	str	r3, [sp, #104]	@ 0x68
 8003ed4:	4654      	mov	r4, sl
 8003ed6:	2205      	movs	r2, #5
 8003ed8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003edc:	484e      	ldr	r0, [pc, #312]	@ (8004018 <_svfiprintf_r+0x1e4>)
 8003ede:	f000 fa5f 	bl	80043a0 <memchr>
 8003ee2:	9a04      	ldr	r2, [sp, #16]
 8003ee4:	b9d8      	cbnz	r0, 8003f1e <_svfiprintf_r+0xea>
 8003ee6:	06d0      	lsls	r0, r2, #27
 8003ee8:	bf44      	itt	mi
 8003eea:	2320      	movmi	r3, #32
 8003eec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003ef0:	0711      	lsls	r1, r2, #28
 8003ef2:	bf44      	itt	mi
 8003ef4:	232b      	movmi	r3, #43	@ 0x2b
 8003ef6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003efa:	f89a 3000 	ldrb.w	r3, [sl]
 8003efe:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f00:	d015      	beq.n	8003f2e <_svfiprintf_r+0xfa>
 8003f02:	4654      	mov	r4, sl
 8003f04:	2000      	movs	r0, #0
 8003f06:	f04f 0c0a 	mov.w	ip, #10
 8003f0a:	9a07      	ldr	r2, [sp, #28]
 8003f0c:	4621      	mov	r1, r4
 8003f0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003f12:	3b30      	subs	r3, #48	@ 0x30
 8003f14:	2b09      	cmp	r3, #9
 8003f16:	d94b      	bls.n	8003fb0 <_svfiprintf_r+0x17c>
 8003f18:	b1b0      	cbz	r0, 8003f48 <_svfiprintf_r+0x114>
 8003f1a:	9207      	str	r2, [sp, #28]
 8003f1c:	e014      	b.n	8003f48 <_svfiprintf_r+0x114>
 8003f1e:	eba0 0308 	sub.w	r3, r0, r8
 8003f22:	fa09 f303 	lsl.w	r3, r9, r3
 8003f26:	4313      	orrs	r3, r2
 8003f28:	46a2      	mov	sl, r4
 8003f2a:	9304      	str	r3, [sp, #16]
 8003f2c:	e7d2      	b.n	8003ed4 <_svfiprintf_r+0xa0>
 8003f2e:	9b03      	ldr	r3, [sp, #12]
 8003f30:	1d19      	adds	r1, r3, #4
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	9103      	str	r1, [sp, #12]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	bfbb      	ittet	lt
 8003f3a:	425b      	neglt	r3, r3
 8003f3c:	f042 0202 	orrlt.w	r2, r2, #2
 8003f40:	9307      	strge	r3, [sp, #28]
 8003f42:	9307      	strlt	r3, [sp, #28]
 8003f44:	bfb8      	it	lt
 8003f46:	9204      	strlt	r2, [sp, #16]
 8003f48:	7823      	ldrb	r3, [r4, #0]
 8003f4a:	2b2e      	cmp	r3, #46	@ 0x2e
 8003f4c:	d10a      	bne.n	8003f64 <_svfiprintf_r+0x130>
 8003f4e:	7863      	ldrb	r3, [r4, #1]
 8003f50:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f52:	d132      	bne.n	8003fba <_svfiprintf_r+0x186>
 8003f54:	9b03      	ldr	r3, [sp, #12]
 8003f56:	3402      	adds	r4, #2
 8003f58:	1d1a      	adds	r2, r3, #4
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	9203      	str	r2, [sp, #12]
 8003f5e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003f62:	9305      	str	r3, [sp, #20]
 8003f64:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800401c <_svfiprintf_r+0x1e8>
 8003f68:	2203      	movs	r2, #3
 8003f6a:	4650      	mov	r0, sl
 8003f6c:	7821      	ldrb	r1, [r4, #0]
 8003f6e:	f000 fa17 	bl	80043a0 <memchr>
 8003f72:	b138      	cbz	r0, 8003f84 <_svfiprintf_r+0x150>
 8003f74:	2240      	movs	r2, #64	@ 0x40
 8003f76:	9b04      	ldr	r3, [sp, #16]
 8003f78:	eba0 000a 	sub.w	r0, r0, sl
 8003f7c:	4082      	lsls	r2, r0
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	3401      	adds	r4, #1
 8003f82:	9304      	str	r3, [sp, #16]
 8003f84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f88:	2206      	movs	r2, #6
 8003f8a:	4825      	ldr	r0, [pc, #148]	@ (8004020 <_svfiprintf_r+0x1ec>)
 8003f8c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003f90:	f000 fa06 	bl	80043a0 <memchr>
 8003f94:	2800      	cmp	r0, #0
 8003f96:	d036      	beq.n	8004006 <_svfiprintf_r+0x1d2>
 8003f98:	4b22      	ldr	r3, [pc, #136]	@ (8004024 <_svfiprintf_r+0x1f0>)
 8003f9a:	bb1b      	cbnz	r3, 8003fe4 <_svfiprintf_r+0x1b0>
 8003f9c:	9b03      	ldr	r3, [sp, #12]
 8003f9e:	3307      	adds	r3, #7
 8003fa0:	f023 0307 	bic.w	r3, r3, #7
 8003fa4:	3308      	adds	r3, #8
 8003fa6:	9303      	str	r3, [sp, #12]
 8003fa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003faa:	4433      	add	r3, r6
 8003fac:	9309      	str	r3, [sp, #36]	@ 0x24
 8003fae:	e76a      	b.n	8003e86 <_svfiprintf_r+0x52>
 8003fb0:	460c      	mov	r4, r1
 8003fb2:	2001      	movs	r0, #1
 8003fb4:	fb0c 3202 	mla	r2, ip, r2, r3
 8003fb8:	e7a8      	b.n	8003f0c <_svfiprintf_r+0xd8>
 8003fba:	2300      	movs	r3, #0
 8003fbc:	f04f 0c0a 	mov.w	ip, #10
 8003fc0:	4619      	mov	r1, r3
 8003fc2:	3401      	adds	r4, #1
 8003fc4:	9305      	str	r3, [sp, #20]
 8003fc6:	4620      	mov	r0, r4
 8003fc8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003fcc:	3a30      	subs	r2, #48	@ 0x30
 8003fce:	2a09      	cmp	r2, #9
 8003fd0:	d903      	bls.n	8003fda <_svfiprintf_r+0x1a6>
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d0c6      	beq.n	8003f64 <_svfiprintf_r+0x130>
 8003fd6:	9105      	str	r1, [sp, #20]
 8003fd8:	e7c4      	b.n	8003f64 <_svfiprintf_r+0x130>
 8003fda:	4604      	mov	r4, r0
 8003fdc:	2301      	movs	r3, #1
 8003fde:	fb0c 2101 	mla	r1, ip, r1, r2
 8003fe2:	e7f0      	b.n	8003fc6 <_svfiprintf_r+0x192>
 8003fe4:	ab03      	add	r3, sp, #12
 8003fe6:	9300      	str	r3, [sp, #0]
 8003fe8:	462a      	mov	r2, r5
 8003fea:	4638      	mov	r0, r7
 8003fec:	4b0e      	ldr	r3, [pc, #56]	@ (8004028 <_svfiprintf_r+0x1f4>)
 8003fee:	a904      	add	r1, sp, #16
 8003ff0:	f3af 8000 	nop.w
 8003ff4:	1c42      	adds	r2, r0, #1
 8003ff6:	4606      	mov	r6, r0
 8003ff8:	d1d6      	bne.n	8003fa8 <_svfiprintf_r+0x174>
 8003ffa:	89ab      	ldrh	r3, [r5, #12]
 8003ffc:	065b      	lsls	r3, r3, #25
 8003ffe:	f53f af2d 	bmi.w	8003e5c <_svfiprintf_r+0x28>
 8004002:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004004:	e72c      	b.n	8003e60 <_svfiprintf_r+0x2c>
 8004006:	ab03      	add	r3, sp, #12
 8004008:	9300      	str	r3, [sp, #0]
 800400a:	462a      	mov	r2, r5
 800400c:	4638      	mov	r0, r7
 800400e:	4b06      	ldr	r3, [pc, #24]	@ (8004028 <_svfiprintf_r+0x1f4>)
 8004010:	a904      	add	r1, sp, #16
 8004012:	f000 f87d 	bl	8004110 <_printf_i>
 8004016:	e7ed      	b.n	8003ff4 <_svfiprintf_r+0x1c0>
 8004018:	080044dc 	.word	0x080044dc
 800401c:	080044e2 	.word	0x080044e2
 8004020:	080044e6 	.word	0x080044e6
 8004024:	00000000 	.word	0x00000000
 8004028:	08003d7d 	.word	0x08003d7d

0800402c <_printf_common>:
 800402c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004030:	4616      	mov	r6, r2
 8004032:	4698      	mov	r8, r3
 8004034:	688a      	ldr	r2, [r1, #8]
 8004036:	690b      	ldr	r3, [r1, #16]
 8004038:	4607      	mov	r7, r0
 800403a:	4293      	cmp	r3, r2
 800403c:	bfb8      	it	lt
 800403e:	4613      	movlt	r3, r2
 8004040:	6033      	str	r3, [r6, #0]
 8004042:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004046:	460c      	mov	r4, r1
 8004048:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800404c:	b10a      	cbz	r2, 8004052 <_printf_common+0x26>
 800404e:	3301      	adds	r3, #1
 8004050:	6033      	str	r3, [r6, #0]
 8004052:	6823      	ldr	r3, [r4, #0]
 8004054:	0699      	lsls	r1, r3, #26
 8004056:	bf42      	ittt	mi
 8004058:	6833      	ldrmi	r3, [r6, #0]
 800405a:	3302      	addmi	r3, #2
 800405c:	6033      	strmi	r3, [r6, #0]
 800405e:	6825      	ldr	r5, [r4, #0]
 8004060:	f015 0506 	ands.w	r5, r5, #6
 8004064:	d106      	bne.n	8004074 <_printf_common+0x48>
 8004066:	f104 0a19 	add.w	sl, r4, #25
 800406a:	68e3      	ldr	r3, [r4, #12]
 800406c:	6832      	ldr	r2, [r6, #0]
 800406e:	1a9b      	subs	r3, r3, r2
 8004070:	42ab      	cmp	r3, r5
 8004072:	dc2b      	bgt.n	80040cc <_printf_common+0xa0>
 8004074:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004078:	6822      	ldr	r2, [r4, #0]
 800407a:	3b00      	subs	r3, #0
 800407c:	bf18      	it	ne
 800407e:	2301      	movne	r3, #1
 8004080:	0692      	lsls	r2, r2, #26
 8004082:	d430      	bmi.n	80040e6 <_printf_common+0xba>
 8004084:	4641      	mov	r1, r8
 8004086:	4638      	mov	r0, r7
 8004088:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800408c:	47c8      	blx	r9
 800408e:	3001      	adds	r0, #1
 8004090:	d023      	beq.n	80040da <_printf_common+0xae>
 8004092:	6823      	ldr	r3, [r4, #0]
 8004094:	6922      	ldr	r2, [r4, #16]
 8004096:	f003 0306 	and.w	r3, r3, #6
 800409a:	2b04      	cmp	r3, #4
 800409c:	bf14      	ite	ne
 800409e:	2500      	movne	r5, #0
 80040a0:	6833      	ldreq	r3, [r6, #0]
 80040a2:	f04f 0600 	mov.w	r6, #0
 80040a6:	bf08      	it	eq
 80040a8:	68e5      	ldreq	r5, [r4, #12]
 80040aa:	f104 041a 	add.w	r4, r4, #26
 80040ae:	bf08      	it	eq
 80040b0:	1aed      	subeq	r5, r5, r3
 80040b2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80040b6:	bf08      	it	eq
 80040b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80040bc:	4293      	cmp	r3, r2
 80040be:	bfc4      	itt	gt
 80040c0:	1a9b      	subgt	r3, r3, r2
 80040c2:	18ed      	addgt	r5, r5, r3
 80040c4:	42b5      	cmp	r5, r6
 80040c6:	d11a      	bne.n	80040fe <_printf_common+0xd2>
 80040c8:	2000      	movs	r0, #0
 80040ca:	e008      	b.n	80040de <_printf_common+0xb2>
 80040cc:	2301      	movs	r3, #1
 80040ce:	4652      	mov	r2, sl
 80040d0:	4641      	mov	r1, r8
 80040d2:	4638      	mov	r0, r7
 80040d4:	47c8      	blx	r9
 80040d6:	3001      	adds	r0, #1
 80040d8:	d103      	bne.n	80040e2 <_printf_common+0xb6>
 80040da:	f04f 30ff 	mov.w	r0, #4294967295
 80040de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040e2:	3501      	adds	r5, #1
 80040e4:	e7c1      	b.n	800406a <_printf_common+0x3e>
 80040e6:	2030      	movs	r0, #48	@ 0x30
 80040e8:	18e1      	adds	r1, r4, r3
 80040ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80040ee:	1c5a      	adds	r2, r3, #1
 80040f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80040f4:	4422      	add	r2, r4
 80040f6:	3302      	adds	r3, #2
 80040f8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80040fc:	e7c2      	b.n	8004084 <_printf_common+0x58>
 80040fe:	2301      	movs	r3, #1
 8004100:	4622      	mov	r2, r4
 8004102:	4641      	mov	r1, r8
 8004104:	4638      	mov	r0, r7
 8004106:	47c8      	blx	r9
 8004108:	3001      	adds	r0, #1
 800410a:	d0e6      	beq.n	80040da <_printf_common+0xae>
 800410c:	3601      	adds	r6, #1
 800410e:	e7d9      	b.n	80040c4 <_printf_common+0x98>

08004110 <_printf_i>:
 8004110:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004114:	7e0f      	ldrb	r7, [r1, #24]
 8004116:	4691      	mov	r9, r2
 8004118:	2f78      	cmp	r7, #120	@ 0x78
 800411a:	4680      	mov	r8, r0
 800411c:	460c      	mov	r4, r1
 800411e:	469a      	mov	sl, r3
 8004120:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004122:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004126:	d807      	bhi.n	8004138 <_printf_i+0x28>
 8004128:	2f62      	cmp	r7, #98	@ 0x62
 800412a:	d80a      	bhi.n	8004142 <_printf_i+0x32>
 800412c:	2f00      	cmp	r7, #0
 800412e:	f000 80d1 	beq.w	80042d4 <_printf_i+0x1c4>
 8004132:	2f58      	cmp	r7, #88	@ 0x58
 8004134:	f000 80b8 	beq.w	80042a8 <_printf_i+0x198>
 8004138:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800413c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004140:	e03a      	b.n	80041b8 <_printf_i+0xa8>
 8004142:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004146:	2b15      	cmp	r3, #21
 8004148:	d8f6      	bhi.n	8004138 <_printf_i+0x28>
 800414a:	a101      	add	r1, pc, #4	@ (adr r1, 8004150 <_printf_i+0x40>)
 800414c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004150:	080041a9 	.word	0x080041a9
 8004154:	080041bd 	.word	0x080041bd
 8004158:	08004139 	.word	0x08004139
 800415c:	08004139 	.word	0x08004139
 8004160:	08004139 	.word	0x08004139
 8004164:	08004139 	.word	0x08004139
 8004168:	080041bd 	.word	0x080041bd
 800416c:	08004139 	.word	0x08004139
 8004170:	08004139 	.word	0x08004139
 8004174:	08004139 	.word	0x08004139
 8004178:	08004139 	.word	0x08004139
 800417c:	080042bb 	.word	0x080042bb
 8004180:	080041e7 	.word	0x080041e7
 8004184:	08004275 	.word	0x08004275
 8004188:	08004139 	.word	0x08004139
 800418c:	08004139 	.word	0x08004139
 8004190:	080042dd 	.word	0x080042dd
 8004194:	08004139 	.word	0x08004139
 8004198:	080041e7 	.word	0x080041e7
 800419c:	08004139 	.word	0x08004139
 80041a0:	08004139 	.word	0x08004139
 80041a4:	0800427d 	.word	0x0800427d
 80041a8:	6833      	ldr	r3, [r6, #0]
 80041aa:	1d1a      	adds	r2, r3, #4
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	6032      	str	r2, [r6, #0]
 80041b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80041b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80041b8:	2301      	movs	r3, #1
 80041ba:	e09c      	b.n	80042f6 <_printf_i+0x1e6>
 80041bc:	6833      	ldr	r3, [r6, #0]
 80041be:	6820      	ldr	r0, [r4, #0]
 80041c0:	1d19      	adds	r1, r3, #4
 80041c2:	6031      	str	r1, [r6, #0]
 80041c4:	0606      	lsls	r6, r0, #24
 80041c6:	d501      	bpl.n	80041cc <_printf_i+0xbc>
 80041c8:	681d      	ldr	r5, [r3, #0]
 80041ca:	e003      	b.n	80041d4 <_printf_i+0xc4>
 80041cc:	0645      	lsls	r5, r0, #25
 80041ce:	d5fb      	bpl.n	80041c8 <_printf_i+0xb8>
 80041d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80041d4:	2d00      	cmp	r5, #0
 80041d6:	da03      	bge.n	80041e0 <_printf_i+0xd0>
 80041d8:	232d      	movs	r3, #45	@ 0x2d
 80041da:	426d      	negs	r5, r5
 80041dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80041e0:	230a      	movs	r3, #10
 80041e2:	4858      	ldr	r0, [pc, #352]	@ (8004344 <_printf_i+0x234>)
 80041e4:	e011      	b.n	800420a <_printf_i+0xfa>
 80041e6:	6821      	ldr	r1, [r4, #0]
 80041e8:	6833      	ldr	r3, [r6, #0]
 80041ea:	0608      	lsls	r0, r1, #24
 80041ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80041f0:	d402      	bmi.n	80041f8 <_printf_i+0xe8>
 80041f2:	0649      	lsls	r1, r1, #25
 80041f4:	bf48      	it	mi
 80041f6:	b2ad      	uxthmi	r5, r5
 80041f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80041fa:	6033      	str	r3, [r6, #0]
 80041fc:	bf14      	ite	ne
 80041fe:	230a      	movne	r3, #10
 8004200:	2308      	moveq	r3, #8
 8004202:	4850      	ldr	r0, [pc, #320]	@ (8004344 <_printf_i+0x234>)
 8004204:	2100      	movs	r1, #0
 8004206:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800420a:	6866      	ldr	r6, [r4, #4]
 800420c:	2e00      	cmp	r6, #0
 800420e:	60a6      	str	r6, [r4, #8]
 8004210:	db05      	blt.n	800421e <_printf_i+0x10e>
 8004212:	6821      	ldr	r1, [r4, #0]
 8004214:	432e      	orrs	r6, r5
 8004216:	f021 0104 	bic.w	r1, r1, #4
 800421a:	6021      	str	r1, [r4, #0]
 800421c:	d04b      	beq.n	80042b6 <_printf_i+0x1a6>
 800421e:	4616      	mov	r6, r2
 8004220:	fbb5 f1f3 	udiv	r1, r5, r3
 8004224:	fb03 5711 	mls	r7, r3, r1, r5
 8004228:	5dc7      	ldrb	r7, [r0, r7]
 800422a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800422e:	462f      	mov	r7, r5
 8004230:	42bb      	cmp	r3, r7
 8004232:	460d      	mov	r5, r1
 8004234:	d9f4      	bls.n	8004220 <_printf_i+0x110>
 8004236:	2b08      	cmp	r3, #8
 8004238:	d10b      	bne.n	8004252 <_printf_i+0x142>
 800423a:	6823      	ldr	r3, [r4, #0]
 800423c:	07df      	lsls	r7, r3, #31
 800423e:	d508      	bpl.n	8004252 <_printf_i+0x142>
 8004240:	6923      	ldr	r3, [r4, #16]
 8004242:	6861      	ldr	r1, [r4, #4]
 8004244:	4299      	cmp	r1, r3
 8004246:	bfde      	ittt	le
 8004248:	2330      	movle	r3, #48	@ 0x30
 800424a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800424e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004252:	1b92      	subs	r2, r2, r6
 8004254:	6122      	str	r2, [r4, #16]
 8004256:	464b      	mov	r3, r9
 8004258:	4621      	mov	r1, r4
 800425a:	4640      	mov	r0, r8
 800425c:	f8cd a000 	str.w	sl, [sp]
 8004260:	aa03      	add	r2, sp, #12
 8004262:	f7ff fee3 	bl	800402c <_printf_common>
 8004266:	3001      	adds	r0, #1
 8004268:	d14a      	bne.n	8004300 <_printf_i+0x1f0>
 800426a:	f04f 30ff 	mov.w	r0, #4294967295
 800426e:	b004      	add	sp, #16
 8004270:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004274:	6823      	ldr	r3, [r4, #0]
 8004276:	f043 0320 	orr.w	r3, r3, #32
 800427a:	6023      	str	r3, [r4, #0]
 800427c:	2778      	movs	r7, #120	@ 0x78
 800427e:	4832      	ldr	r0, [pc, #200]	@ (8004348 <_printf_i+0x238>)
 8004280:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004284:	6823      	ldr	r3, [r4, #0]
 8004286:	6831      	ldr	r1, [r6, #0]
 8004288:	061f      	lsls	r7, r3, #24
 800428a:	f851 5b04 	ldr.w	r5, [r1], #4
 800428e:	d402      	bmi.n	8004296 <_printf_i+0x186>
 8004290:	065f      	lsls	r7, r3, #25
 8004292:	bf48      	it	mi
 8004294:	b2ad      	uxthmi	r5, r5
 8004296:	6031      	str	r1, [r6, #0]
 8004298:	07d9      	lsls	r1, r3, #31
 800429a:	bf44      	itt	mi
 800429c:	f043 0320 	orrmi.w	r3, r3, #32
 80042a0:	6023      	strmi	r3, [r4, #0]
 80042a2:	b11d      	cbz	r5, 80042ac <_printf_i+0x19c>
 80042a4:	2310      	movs	r3, #16
 80042a6:	e7ad      	b.n	8004204 <_printf_i+0xf4>
 80042a8:	4826      	ldr	r0, [pc, #152]	@ (8004344 <_printf_i+0x234>)
 80042aa:	e7e9      	b.n	8004280 <_printf_i+0x170>
 80042ac:	6823      	ldr	r3, [r4, #0]
 80042ae:	f023 0320 	bic.w	r3, r3, #32
 80042b2:	6023      	str	r3, [r4, #0]
 80042b4:	e7f6      	b.n	80042a4 <_printf_i+0x194>
 80042b6:	4616      	mov	r6, r2
 80042b8:	e7bd      	b.n	8004236 <_printf_i+0x126>
 80042ba:	6833      	ldr	r3, [r6, #0]
 80042bc:	6825      	ldr	r5, [r4, #0]
 80042be:	1d18      	adds	r0, r3, #4
 80042c0:	6961      	ldr	r1, [r4, #20]
 80042c2:	6030      	str	r0, [r6, #0]
 80042c4:	062e      	lsls	r6, r5, #24
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	d501      	bpl.n	80042ce <_printf_i+0x1be>
 80042ca:	6019      	str	r1, [r3, #0]
 80042cc:	e002      	b.n	80042d4 <_printf_i+0x1c4>
 80042ce:	0668      	lsls	r0, r5, #25
 80042d0:	d5fb      	bpl.n	80042ca <_printf_i+0x1ba>
 80042d2:	8019      	strh	r1, [r3, #0]
 80042d4:	2300      	movs	r3, #0
 80042d6:	4616      	mov	r6, r2
 80042d8:	6123      	str	r3, [r4, #16]
 80042da:	e7bc      	b.n	8004256 <_printf_i+0x146>
 80042dc:	6833      	ldr	r3, [r6, #0]
 80042de:	2100      	movs	r1, #0
 80042e0:	1d1a      	adds	r2, r3, #4
 80042e2:	6032      	str	r2, [r6, #0]
 80042e4:	681e      	ldr	r6, [r3, #0]
 80042e6:	6862      	ldr	r2, [r4, #4]
 80042e8:	4630      	mov	r0, r6
 80042ea:	f000 f859 	bl	80043a0 <memchr>
 80042ee:	b108      	cbz	r0, 80042f4 <_printf_i+0x1e4>
 80042f0:	1b80      	subs	r0, r0, r6
 80042f2:	6060      	str	r0, [r4, #4]
 80042f4:	6863      	ldr	r3, [r4, #4]
 80042f6:	6123      	str	r3, [r4, #16]
 80042f8:	2300      	movs	r3, #0
 80042fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80042fe:	e7aa      	b.n	8004256 <_printf_i+0x146>
 8004300:	4632      	mov	r2, r6
 8004302:	4649      	mov	r1, r9
 8004304:	4640      	mov	r0, r8
 8004306:	6923      	ldr	r3, [r4, #16]
 8004308:	47d0      	blx	sl
 800430a:	3001      	adds	r0, #1
 800430c:	d0ad      	beq.n	800426a <_printf_i+0x15a>
 800430e:	6823      	ldr	r3, [r4, #0]
 8004310:	079b      	lsls	r3, r3, #30
 8004312:	d413      	bmi.n	800433c <_printf_i+0x22c>
 8004314:	68e0      	ldr	r0, [r4, #12]
 8004316:	9b03      	ldr	r3, [sp, #12]
 8004318:	4298      	cmp	r0, r3
 800431a:	bfb8      	it	lt
 800431c:	4618      	movlt	r0, r3
 800431e:	e7a6      	b.n	800426e <_printf_i+0x15e>
 8004320:	2301      	movs	r3, #1
 8004322:	4632      	mov	r2, r6
 8004324:	4649      	mov	r1, r9
 8004326:	4640      	mov	r0, r8
 8004328:	47d0      	blx	sl
 800432a:	3001      	adds	r0, #1
 800432c:	d09d      	beq.n	800426a <_printf_i+0x15a>
 800432e:	3501      	adds	r5, #1
 8004330:	68e3      	ldr	r3, [r4, #12]
 8004332:	9903      	ldr	r1, [sp, #12]
 8004334:	1a5b      	subs	r3, r3, r1
 8004336:	42ab      	cmp	r3, r5
 8004338:	dcf2      	bgt.n	8004320 <_printf_i+0x210>
 800433a:	e7eb      	b.n	8004314 <_printf_i+0x204>
 800433c:	2500      	movs	r5, #0
 800433e:	f104 0619 	add.w	r6, r4, #25
 8004342:	e7f5      	b.n	8004330 <_printf_i+0x220>
 8004344:	080044ed 	.word	0x080044ed
 8004348:	080044fe 	.word	0x080044fe

0800434c <memmove>:
 800434c:	4288      	cmp	r0, r1
 800434e:	b510      	push	{r4, lr}
 8004350:	eb01 0402 	add.w	r4, r1, r2
 8004354:	d902      	bls.n	800435c <memmove+0x10>
 8004356:	4284      	cmp	r4, r0
 8004358:	4623      	mov	r3, r4
 800435a:	d807      	bhi.n	800436c <memmove+0x20>
 800435c:	1e43      	subs	r3, r0, #1
 800435e:	42a1      	cmp	r1, r4
 8004360:	d008      	beq.n	8004374 <memmove+0x28>
 8004362:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004366:	f803 2f01 	strb.w	r2, [r3, #1]!
 800436a:	e7f8      	b.n	800435e <memmove+0x12>
 800436c:	4601      	mov	r1, r0
 800436e:	4402      	add	r2, r0
 8004370:	428a      	cmp	r2, r1
 8004372:	d100      	bne.n	8004376 <memmove+0x2a>
 8004374:	bd10      	pop	{r4, pc}
 8004376:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800437a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800437e:	e7f7      	b.n	8004370 <memmove+0x24>

08004380 <_sbrk_r>:
 8004380:	b538      	push	{r3, r4, r5, lr}
 8004382:	2300      	movs	r3, #0
 8004384:	4d05      	ldr	r5, [pc, #20]	@ (800439c <_sbrk_r+0x1c>)
 8004386:	4604      	mov	r4, r0
 8004388:	4608      	mov	r0, r1
 800438a:	602b      	str	r3, [r5, #0]
 800438c:	f7fd fe96 	bl	80020bc <_sbrk>
 8004390:	1c43      	adds	r3, r0, #1
 8004392:	d102      	bne.n	800439a <_sbrk_r+0x1a>
 8004394:	682b      	ldr	r3, [r5, #0]
 8004396:	b103      	cbz	r3, 800439a <_sbrk_r+0x1a>
 8004398:	6023      	str	r3, [r4, #0]
 800439a:	bd38      	pop	{r3, r4, r5, pc}
 800439c:	20002b60 	.word	0x20002b60

080043a0 <memchr>:
 80043a0:	4603      	mov	r3, r0
 80043a2:	b510      	push	{r4, lr}
 80043a4:	b2c9      	uxtb	r1, r1
 80043a6:	4402      	add	r2, r0
 80043a8:	4293      	cmp	r3, r2
 80043aa:	4618      	mov	r0, r3
 80043ac:	d101      	bne.n	80043b2 <memchr+0x12>
 80043ae:	2000      	movs	r0, #0
 80043b0:	e003      	b.n	80043ba <memchr+0x1a>
 80043b2:	7804      	ldrb	r4, [r0, #0]
 80043b4:	3301      	adds	r3, #1
 80043b6:	428c      	cmp	r4, r1
 80043b8:	d1f6      	bne.n	80043a8 <memchr+0x8>
 80043ba:	bd10      	pop	{r4, pc}

080043bc <_realloc_r>:
 80043bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043c0:	4607      	mov	r7, r0
 80043c2:	4614      	mov	r4, r2
 80043c4:	460d      	mov	r5, r1
 80043c6:	b921      	cbnz	r1, 80043d2 <_realloc_r+0x16>
 80043c8:	4611      	mov	r1, r2
 80043ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80043ce:	f7ff bc49 	b.w	8003c64 <_malloc_r>
 80043d2:	b92a      	cbnz	r2, 80043e0 <_realloc_r+0x24>
 80043d4:	f7ff fbdc 	bl	8003b90 <_free_r>
 80043d8:	4625      	mov	r5, r4
 80043da:	4628      	mov	r0, r5
 80043dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043e0:	f000 f81a 	bl	8004418 <_malloc_usable_size_r>
 80043e4:	4284      	cmp	r4, r0
 80043e6:	4606      	mov	r6, r0
 80043e8:	d802      	bhi.n	80043f0 <_realloc_r+0x34>
 80043ea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80043ee:	d8f4      	bhi.n	80043da <_realloc_r+0x1e>
 80043f0:	4621      	mov	r1, r4
 80043f2:	4638      	mov	r0, r7
 80043f4:	f7ff fc36 	bl	8003c64 <_malloc_r>
 80043f8:	4680      	mov	r8, r0
 80043fa:	b908      	cbnz	r0, 8004400 <_realloc_r+0x44>
 80043fc:	4645      	mov	r5, r8
 80043fe:	e7ec      	b.n	80043da <_realloc_r+0x1e>
 8004400:	42b4      	cmp	r4, r6
 8004402:	4622      	mov	r2, r4
 8004404:	4629      	mov	r1, r5
 8004406:	bf28      	it	cs
 8004408:	4632      	movcs	r2, r6
 800440a:	f7ff fbb3 	bl	8003b74 <memcpy>
 800440e:	4629      	mov	r1, r5
 8004410:	4638      	mov	r0, r7
 8004412:	f7ff fbbd 	bl	8003b90 <_free_r>
 8004416:	e7f1      	b.n	80043fc <_realloc_r+0x40>

08004418 <_malloc_usable_size_r>:
 8004418:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800441c:	1f18      	subs	r0, r3, #4
 800441e:	2b00      	cmp	r3, #0
 8004420:	bfbc      	itt	lt
 8004422:	580b      	ldrlt	r3, [r1, r0]
 8004424:	18c0      	addlt	r0, r0, r3
 8004426:	4770      	bx	lr

08004428 <_init>:
 8004428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800442a:	bf00      	nop
 800442c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800442e:	bc08      	pop	{r3}
 8004430:	469e      	mov	lr, r3
 8004432:	4770      	bx	lr

08004434 <_fini>:
 8004434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004436:	bf00      	nop
 8004438:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800443a:	bc08      	pop	{r3}
 800443c:	469e      	mov	lr, r3
 800443e:	4770      	bx	lr
