<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="AXI_DMA_axis_data_fifo_0_0_synth_1" LaunchDir="/home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA.runs/AXI_DMA_axis_data_fifo_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="AXI_DMA_auto_pc_0_synth_1" LaunchDir="/home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA.runs/AXI_DMA_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="AXI_DMA_auto_pc_1_synth_1" LaunchDir="/home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA.runs/AXI_DMA_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="AXI_DMA_auto_us_2_synth_1" LaunchDir="/home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA.runs/AXI_DMA_auto_us_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="AXI_DMA_rst_ps7_0_50M_0_synth_1" LaunchDir="/home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA.runs/AXI_DMA_rst_ps7_0_50M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="AXI_DMA_auto_us_1_synth_1" LaunchDir="/home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA.runs/AXI_DMA_auto_us_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="AXI_DMA_processing_system7_0_0_synth_1" LaunchDir="/home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA.runs/AXI_DMA_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="AXI_DMA_auto_us_0_synth_1" LaunchDir="/home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA.runs/AXI_DMA_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="AXI_DMA_xbar_0_synth_1" LaunchDir="/home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA.runs/AXI_DMA_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="AXI_DMA_axi_dma_0_0_synth_1" LaunchDir="/home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA.runs/AXI_DMA_axi_dma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="AXI_DMA_axis_data_fifo_0_0_synth_1"/>
		<Parent Id="AXI_DMA_auto_pc_0_synth_1"/>
		<Parent Id="AXI_DMA_auto_pc_1_synth_1"/>
		<Parent Id="AXI_DMA_auto_us_2_synth_1"/>
		<Parent Id="AXI_DMA_rst_ps7_0_50M_0_synth_1"/>
		<Parent Id="AXI_DMA_auto_us_1_synth_1"/>
		<Parent Id="AXI_DMA_processing_system7_0_0_synth_1"/>
		<Parent Id="AXI_DMA_auto_us_0_synth_1"/>
		<Parent Id="AXI_DMA_xbar_0_synth_1"/>
		<Parent Id="AXI_DMA_axi_dma_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="AXI_DMA_axis_data_fifo_0_0_synth_1"/>
		<Parent Id="AXI_DMA_auto_pc_0_synth_1"/>
		<Parent Id="AXI_DMA_auto_pc_1_synth_1"/>
		<Parent Id="AXI_DMA_auto_us_2_synth_1"/>
		<Parent Id="AXI_DMA_rst_ps7_0_50M_0_synth_1"/>
		<Parent Id="AXI_DMA_auto_us_1_synth_1"/>
		<Parent Id="AXI_DMA_processing_system7_0_0_synth_1"/>
		<Parent Id="AXI_DMA_auto_us_0_synth_1"/>
		<Parent Id="AXI_DMA_xbar_0_synth_1"/>
		<Parent Id="AXI_DMA_axi_dma_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

