// Seed: 2128574691
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd94
) (
    id_1,
    id_2,
    _id_3,
    id_4[id_3.id_3 :-1]
);
  inout logic [7:0] id_4;
  input wire _id_3;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  inout tri0 id_2;
  input wire id_1;
  supply0 id_5 = -1;
  assign id_5 = (id_1);
  wire id_6, id_7;
  assign id_2 = -1 == id_7;
endmodule
