{
  "name": "core_arch::x86::avx512bw::_mm256_movepi16_mask",
  "safe": false,
  "callees": {
    "core_arch::x86::avx::_mm256_set1_epi16": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Broadcasts 16-bit integer `a` to all elements of returned vector.\n This intrinsic may generate the `vpbroadcastw`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_set1_epi16)\n",
      "adt": {
        "core_arch::x86::__m256i": "Constructor"
      }
    },
    "core_arch::x86::avx2::_mm256_and_si256": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Computes the bitwise AND of 256 bits (representing integer data)\n in `a` and `b`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_and_si256)\n",
      "adt": {
        "core_arch::x86::__m256i": "Constructor"
      }
    },
    "core_arch::x86::avx512bw::_mm256_cmpeq_epi16_mask": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Compare packed signed 16-bit integers in a and b for equality, and store the results in mask vector k.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_cmpeq_epi16_mask&expand=769)\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256i": [
      "Plain"
    ]
  },
  "path": 6551,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512bw.rs:10058:1: 10062:2",
  "src": "pub fn _mm256_movepi16_mask(a: __m256i) -> __mmask16 {\n    let filter = _mm256_set1_epi16(1 << 15);\n    let a = _mm256_and_si256(a, filter);\n    _mm256_cmpeq_epi16_mask(a, filter)\n}",
  "mir": "fn core_arch::x86::avx512bw::_mm256_movepi16_mask(_1: core_arch::x86::__m256i) -> u16 {\n    let mut _0: u16;\n    let  _2: core_arch::x86::__m256i;\n    let mut _3: i16;\n    let mut _4: u32;\n    let mut _5: bool;\n    let  _6: core_arch::x86::__m256i;\n    debug a => _1;\n    debug filter => _2;\n    debug a => _6;\n    bb0: {\n        StorageLive(_3);\n        _4 = 15_i32 as u32;\n        _5 = Lt(move _4, 16_u32);\n        assert(move _5, \"attempt to shift left by `{}`, which would overflow\", 15_i32) -> [success: bb1, unwind unreachable];\n    }\n    bb1: {\n        _3 = Shl(1_i16, 15_i32);\n        _2 = core_arch::x86::avx::_mm256_set1_epi16(move _3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_3);\n        _6 = core_arch::x86::avx2::_mm256_and_si256(_1, _2) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _0 = core_arch::x86::avx512bw::_mm256_cmpeq_epi16_mask(_6, _2) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        return;\n    }\n}\n",
  "doc": " Set each bit of mask register k based on the most significant bit of the corresponding packed 16-bit integer in a.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_movepi16_mask&expand=3872)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}