ISim log file
Running: E:\PROJECTS\FINAL YEAR PROJECT\attempts in python\WORKING\SIFT-SYSGEN\VHDL\image\read_image_VHDL_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/PROJECTS/FINAL YEAR PROJECT/attempts in python/WORKING/SIFT-SYSGEN/VHDL/image/read_image_VHDL_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
# run 1.00ms
# run 1.00s
# run all
