

================================================================
== Vitis HLS Report for 'hart'
================================================================
* Date:           Wed Mar  6 07:47:00 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        denem6
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.060 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        3|  20.000 ns|  30.000 ns|    3|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_OP_AL_32I_fu_278  |OP_AL_32I  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     416|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|    1200|    -|
|Memory           |        2|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     289|    -|
|Register         |        -|     -|     139|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     0|     139|    1905|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+----+---+------+-----+
    |       Instance       |   Module  | BRAM_18K| DSP| FF|  LUT | URAM|
    +----------------------+-----------+---------+----+---+------+-----+
    |grp_OP_AL_32I_fu_278  |OP_AL_32I  |        0|   0|  0|  1200|    0|
    +----------------------+-----------+---------+----+---+------+-----+
    |Total                 |           |        0|   0|  0|  1200|    0|
    +----------------------+-----------+---------+----+---+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |rf_U   |rf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    32|   32|     1|         1024|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                  |        2|  0|   0|    0|    32|   32|     1|         1024|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln70_fu_506_p2     |         +|   0|  0|  39|          32|          32|
    |grp_fu_292_p2          |         +|   0|  0|  39|          32|           3|
    |next_pc_1_fu_655_p2    |         +|   0|  0|  39|          32|           3|
    |next_pc_fu_475_p2      |         +|   0|  0|  39|          32|          32|
    |grp_fu_298_p2          |      icmp|   0|  0|  39|          32|          32|
    |grp_fu_304_p2          |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln53_fu_456_p2    |      icmp|   0|  0|  12|           5|           1|
    |icmp_ln69_fu_612_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln70_fu_595_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln80_fu_470_p2    |      icmp|   0|  0|  10|           3|           1|
    |returnval_1_fu_618_p3  |    select|   0|  0|  13|           1|          13|
    |returnval_2_fu_601_p3  |    select|   0|  0|  13|           1|          13|
    |returnval_3_fu_584_p3  |    select|   0|  0|  13|           1|          13|
    |returnval_4_fu_573_p3  |    select|   0|  0|  13|           1|          13|
    |returnval_5_fu_556_p3  |    select|   0|  0|  13|           1|          13|
    |returnval_6_fu_545_p3  |    select|   0|  0|  13|           1|          13|
    |xor_ln72_fu_567_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln74_fu_539_p2     |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 416|         272|         282|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  54|         10|    1|         10|
    |ap_phi_mux_next_pc_5_phi_fu_250_p24  |  14|          3|   32|         96|
    |grp_OP_AL_32I_fu_278_op1_val         |  14|          3|   32|         96|
    |grp_OP_AL_32I_fu_278_op2_val         |  14|          3|   32|         96|
    |grp_OP_AL_32I_fu_278_opcode_val      |  14|          3|    6|         18|
    |next_pc_5_reg_245                    |  59|         11|   32|        352|
    |rf_address0                          |  54|         10|    5|         50|
    |rf_address1                          |  26|          5|    5|         25|
    |rf_d0                                |  26|          5|   32|        160|
    |rf_d1                                |  14|          3|   32|         96|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 289|         56|  209|        999|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   9|   0|    9|          0|
    |func3_reg_695      |   3|   0|    3|          0|
    |icmp_ln53_reg_728  |   1|   0|    1|          0|
    |icmp_ln80_reg_737  |   1|   0|    1|          0|
    |imm_20_U_reg_722   |  20|   0|   32|         12|
    |next_pc_5_reg_245  |  32|   0|   32|          0|
    |offset_reg_712     |  12|   0|   13|          1|
    |opcode_reg_667     |   7|   0|    7|          0|
    |rd_reg_671         |   5|   0|    5|          0|
    |rs1_reg_681        |   5|   0|    5|          0|
    |rs2_reg_689        |   5|   0|    5|          0|
    |sext_ln34_reg_706  |  32|   0|   32|          0|
    |tmp5_reg_701       |   7|   0|    7|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 139|   0|  152|         13|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          hart|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          hart|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          hart|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          hart|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          hart|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          hart|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          hart|  return value|
|inst       |   in|   32|     ap_none|          inst|        scalar|
|pc         |   in|   32|     ap_none|            pc|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

