/*
 * SC16IS740_defines.h
 *
 *  Created on: Jun 23, 2025
 *      Author: JuanP
 */

#ifndef SC16IS740_SC16IS740_DEFINES_H_
#define SC16IS740_SC16IS740_DEFINES_H_

#define SC16IS740_REGSEL_SHIFT						3

/*
 * 	REGISTER ADDRESSES AND BIT DEFINITIONS
 */

/* Receive/Transmit Holding Registers	*/
#define SC16IS740_RHR_ADDR							(0X00)
#define SC16IS740_THR_ADDR							(0X00)

/* INTERRUPT ENABLE REGISTER */
#define SC16IS740_IER_ADDR							(1U)
#define SC16IS740_IER_ADDR_REGSEL					(IER_ADDR<<SC16IS740_REGSEL_SHIFT)
#define SC16IS740_IER_RXNEIT_POS					(0U)
#define SC16IS740_IER_RXNEIT					(0X01<<SC16IS740_IER_RXNEIT_POS)
#define SC16IS740_IER_TXEIT_POS						(1U)
#define SC16IS740_IER_TXEIT					(0X01<<SC16IS740_IER_TXEIT_POS)
#define SC16IS740_IER_RXSTATUS_POS					(2U)
#define SC16IS740_IER_RXSTATUS					(0X01<<SC16IS740_IER_RXSTATUS_POS)
#define SC16IS740_IER_MODEMSTATUS_POS				(3U)
#define SC16IS740_IER_MODEMSTATUS				(0X01<<SC16IS740_IER_MODEMSTATUS_POS)
#define SC16IS740_IER_SLEEP_POS						(4U)
#define SC16IS740_IER_SLEEP					(0X01<<SC16IS740_IER_SLEEP_POS)
#define SC16IS740_IER_XOFF_POS						(5U)
#define SC16IS740_IER_XOFF						(0X01<<SC16IS740_IER_XOFF_POS)
#define SC16IS740_IER_nRTS_POS						(6U)
#define SC16IS740_IER_nRTS						(0X01<<SC16IS740_IER_nRTS_POS)
#define SC16IS740_IER_nCTS_POS						(7U)
#define SC16IS740_IER_nCTS						(0X01<<SC16IS740_IER_nCTS_POS)


/* FIFO CONTROL REGISTER */
#define SC16IS740_FCR_ADDR							(2U)
#define SC16IS740_FCR_ADDR_REGSEL					(FCR_ADDR<<SC16IS740_REGSEL_SHIFT)
#define SC16IS740_FCR_FIFOEN_POS					(0)
#define SC16IS740_FCR_FIFOEN					(0X01U<<SC16IS740_FCR_FIFOEN_POS)
#define SC16IS740_FCR_RXRST_POS						(1U)
#define SC16IS740_FCR_RXRST					(0X01U<<SC16IS740_FCR_RXRST_POS)
#define SC16IS740_FCR_TXRST_POS						(2U)
#define SC16IS740_FCR_TXRST					(0X01U<<SC16IS740_FCR_TXRST_POS)
#define SC16IS740_FCR_TXTL_POS						(4U)
#define SC16IS740_FCR_TXTL						(0X03U<<SC16IS740_FCR_TXTL_POS)
#define SC16IS740_FCR_RXTL_POS						(6U)
#define SC16IS740_FCR_RXTL						(0X03U<<SC16IS740_FCR_RXTL_POS)

/* INTERRUPT IDENTIFICATION REGISTER */

#define SC16IS740_IIR_ADDR							(2U)
#define SC16IS740_IIR_ADDR_REGSEL					(IIR_ADDR<<SC16IS740_REGSEL_SHIFT)
#define SC16IS740_IIR_IST_POS						(0)
#define SC16IS740_IIR_IST						(0X01U<<SC16IS740_IIR_IST_POS)
#define SC16IS740_IIR_IPR_POS						(1U)
#define SC16IS740_IIR_IPR						(0X1FU<<SC16IS740_IIR_IPR_POS)
#define SC16IS740_IIR_FIFOEN_POS					(6U)
#define SC16IS740_IIR_FIFOEN					(0X03U<<SC16IS740_IIR_FIFOEN_POS)

/* LINE CONTROL REGISTER */

#define SC16IS740_LCR_ADDR							(3U)
#define SC16IS740_LCR_ADDR_REGSEL					(LCR_ADDR<<SC16IS740_REGSEL_SHIFT)
#define SC16IS740_LCR_WORDLEN_POS					(0U)
#define SC16IS740_LCR_WORDLEN					(0X03<<SC16IS740_LCR_WORDLEN_POS)
#define SC16IS740_LCR_STOP_POS						(2U)
#define SC16IS740_LCR_STOP						(0X01<<SC16IS740_LCR_STOP_POS)
#define SC16IS740_LCR_PARITYEN_POS					(3U)
#define SC16IS740_LCR_PARITYEN					(0X01<<SC16IS740_LCR_PARITYEN_POS)
#define SC16IS740_LCR_EVENPARITY_POS				(4U)
#define SC16IS740_LCR_EVENPARITY				(0X01<<SC16IS740_LCR_EVENPARITY_POS)
#define SC16IS740_LCR_SETPARITY_POS					(5U)
#define SC16IS740_LCR_SETPARITY				(0X01<<SC16IS740_LCR_SETPARITY_POS)
#define SC16IS740_LCR_SETBREAK_POS					(6U)
#define SC16IS740_LCR_SETBREAK					(0X01<<SC16IS740_LCR_SETBREAK_POS)
#define SC16IS740_LCR_DIVLATCHEN_POS				(7U)
#define SC16IS740_LCR_DIVLATCHEN				(0X01<<SC16IS740_LCR_DIVLATCHEN_POS)

/* MODEM CONTROL REGISTER */

#define SC16IS740_MCR_ADDR							(4U)
#define SC16IS740_MCR_ADDR_REGSEL					(MCR_ADDR<<SC16IS740_REGSEL_SHIFT)


#define SC16IS740_MCR_nRTS_POS						(1U)
#define SC16IS740_MCR_nRTS						(0X01<<SC16IS740_MCR_nRTS_POS)
#define SC16IS740_MCR_TCRTCLEN_POS					(2U)
#define SC16IS740_MCR_TCRTCLEN					(0X01<<SC16IS740_MCR_TCRTCLEN_POS)
#define SC16IS740_MCR_LOOPBACKEN_POS				(4U)
#define SC16IS740_MCR_LOOPBACKEN				(0X01<<SC16IS740_MCR_LOOPBACKEN_POS)
#define SC16IS740_MCR_XONANY_POS					(5U)
#define SC16IS740_MCR_XONANY					(0X01<<SC16IS740_MCR_XONANY_POS)
#define SC16IS740_MCR_IrDAEN_POS					(6U)
#define SC16IS740_MCR_IrDAEN					(0X01<<SC16IS740_MCR_IrDAEN_POS)
#define SC16IS740_MCR_CLKDIV_POS					(7U)
#define SC16IS740_MCR_CLKDIV					(0X01<<SC16IS740_MCR_CLKDIV_POS)

/* LINE STATUS REGISTER */

#define SC16IS740_LSR_ADDR							(5U)
#define SC16IS740_LSR_ADDR_REGSEL					(LSR_ADDR<<SC16IS740_REGSEL_SHIFT)
#define SC16IS740_LSR_RXDATA_POS					(0U)
#define SC16IS740_LSR_RXDATA					(0X01<<SC16IS740_LSR_RXDATA_POS)
#define SC16IS740_LSR_OVR_POS						(1U)
#define SC16IS740_LSR_OVR						(0X01<<SC16IS740_LSR_OVR_POS)
#define SC16IS740_LSR_PARITY_POS					(2U)
#define SC16IS740_LSR_PARITY					(0X01<<SC16IS740_LSR_PARITY_POS)
#define SC16IS740_LSR_FRAMING_POS					(3U)
#define SC16IS740_LSR_FRAMING					(0X01<<SC16IS740_LSR_FRAMING_POS)
#define SC16IS740_LSR_BREAK_POS						(4U)
#define SC16IS740_LSR_BREAK					(0X01<<SC16IS740_LSR_BREAK_POS)
#define SC16IS740_LSR_THRE_POS						(5U)
#define SC16IS740_LSR_THRE						(0X01<<SC16IS740_LSR_THRE_POS)
#define SC16IS740_LSR_TXF_POS						(6U)
#define SC16IS740_LSR_TXF						(0X01<<SC16IS740_LSR_TXF_POS)
#define SC16IS740_LSR_FIFOERR_POS					(7U)
#define SC16IS740_LSR_FIFOERR					(0X01<<SC16IS740_LSR_FIFOERR_POS)

/* MODEM STATUS REGISTER */

#define SC16IS740_MSR_ADDR							(6U)
#define SC16IS740_MSR_ADDR_REGSEL					(MSR_ADDR<<SC16IS740_REGSEL_SHIFT)
#define SC16IS740_MSR_DCTS_POS						(0U)
#define SC16IS740_MSR_DCTS						(0X01<<SC16IS740_MSR_DCTS_POS)
#define SC16IS740_MSR_CTS_POS						(4U)
#define SC16IS740_MSR_CTS						(0X01<<SC16IS740_MSR_CTS_POS)


/* SCRATCH PAD REGISTER */

#define SC16IS740_SPR_ADDR_POS						(7U)
#define SC16IS740_SPR_ADDR_REGSEL					(SPR_ADDR_POS<<SC16IS740_REGSEL_SHIFT)

/* TRANSMISSION CONTROL REGISTER */

#define SC16IS740_TCR_ADDR							(6U)
#define SC16IS740_TCR_ADDR_REGSEL					(TCR_ADDR<<SC16IS740_REGSEL_SHIFT)
#define SC16IS740_TCR_TXHALT_POS					(0U)
#define SC16IS740_TCR_TXHALT					(0X01<<SC16IS740_TCR_TXHALT_POS)
#define SC16IS740_TCR_TXRESUME_POS					(4U)
#define SC16IS740_TCR_TXRESUME					(0X01<<SC16IS740_TCR_TXRESUME_POS)

/* TRIGGER LEVEL REGISTER */

#define SC16IS740_TLR_ADDR							(07U)
#define SC16IS740_TLR_ADDR_REGSEL					(TLR_ADDR<<SC16IS740_REGSEL_SHIFT)
#define SC16IS740_TLR_TXTL_POS						(0U)
#define SC16IS740_TLR_TXTL						(0X01<<SC16IS740_TLR_TXTL_POS)
#define SC16IS740_TLR_RXTL_POS						(4U)
#define SC16IS740_TLR_RXTL						(0X01<<SC16IS740_TLR_RXTL_POS)

/* TRANSMITTER FIFO LEVEL REGISTER */

#define SC16IS740_TXLVL_ADDR						(8U)
#define SC16IS740_TXLVL_ADDR_REGSEL					(TXLVL_ADDR<<SC16IS740_REGSEL_SHIFT)
#define SC16IS740_TXLVL						(0X7F)



/* RECEIVER FIFO LEVEL REGISTER */

#define SC16IS740_RXLVL_ADDR						(9U)
#define SC16IS740_RXLVL_ADDR_REGSEL					(RXLVL_ADDR<<SC16IS740_REGSEL_SHIFT)

#define SC16IS740_RXLVL						(0X7F)


/* EXTRA FEATURES CONTROL REGISTER */

#define SC16IS740_EFCR_ADDR							(15U)
#define SC16IS740_EFCR_ADDR_REGSEL					(EFCR_ADDR<<SC16IS740_REGSEL_SHIFT)
#define SC16IS740_EFCR_9BITMODE_POS					(0U)
#define SC16IS740_EFCR_9BITMODE				(0X01<<SC16IS740_EFCR_9BITMODE_POS)
#define SC16IS740_EFCR_RXDISABLE_POS				(1U)
#define SC16IS740_EFCR_RXDISABLE				(0X01<<SC16IS740_EFCR_RXDISABLE_POS)
#define SC16IS740_EFCR_TXDISABLE_POS				(2U)
#define SC16IS740_EFCR_TXDISABLE				(0X01<<SC16IS740_EFCR_TXDISABLE_POS)
#define SC16IS740_EFCR_RTSCON_POS					(4U)
#define SC16IS740_EFCR_RTSCON					(0X01<<SC16IS740_EFCR_RTSCON_POS)
#define SC16IS740_EFCR_RTSINVER_POS					(5U)
#define SC16IS740_EFCR_RTSINVER				(0X01<<SC16IS740_EFCR_RTSINVER_POS)
#define SC16IS740_EFCR_IRDAMODE_POS					(7U)
#define SC16IS740_EFCR_IRDAMODE				(0X01<<SC16IS740_EFCR_IRDAMODE_POS)

/*
 * SPECIAL REGISTERS
 */

/* DIVISOR LATCH LOW */
#define SC16IS740_DLL_ADDR							(0U)
#define SC16IS740_DLL_ADDR_REGSEL					(DLL_ADDR<<SC16IS740_REGSEL_SHIFT)
/* DIVISOR LATCH HIGH */
#define SC16IS740_DLH_ADDR							(1U)
#define SC16IS740_DLH_ADDR_REGSEL					(DLH_ADDR<<SC16IS740_REGSEL_SHIFT)

/*
 * ENHANCED REGISTER SET
 */

/* ENHANCED FEATURES REGISTER */
#define SC16IS740_EFR_ADDR							(2U)
#define SC16IS740_EFR_ADDR_REGSEL					(EFR_ADDR<<SC16IS740_REGSEL_SHIFT)
#define SC16IS740_EFR_SWFC_POS						(0U)
#define SC16IS740_EFR_SWFC						(0X07<<SC16IS740_EFR_SWFC_POS)
#define SC16IS740_EFR_EFEN_POS						(4U)
#define SC16IS740_EFR_EFEN						(0X01<<SC16IS740_EFR_EFEN_POS)
#define SC16IS740_EFR_SPCHAR_POS					(5U)
#define SC16IS740_EFR_SPCHAR					(0X01<<SC16IS740_EFR_SPCHAR_POS)
#define SC16IS740_EFR_AnRTS_POS						(6U)
#define SC16IS740_EFR_AnRTS					(0X01<<SC16IS740_EFR_AnRTS_POS)
#define SC16IS740_EFR_AnCTS_POS						(7U)
#define SC16IS740_EFR_AnCTS					(0X01<<SC16IS740_EFR_AnCTS_POS)

/* XON/XOFF */

#define SC16IS740_XON1_ADDR							(4U)
#define SC16IS740_XON1_ADDR_REGSEL					(XON1_ADDR<<SC16IS740_REGSEL_SHIFT)
#define SC16IS740_XON2_ADDR							(5U)
#define SC16IS740_XON2_ADDR_REGSEL					(XON2_ADDR<<SC16IS740_REGSEL_SHIFT)
#define SC16IS740_XOFF1_ADDR						(6U)
#define SC16IS740_XOFF1_ADDR_REGSEL					(XOFF1_ADDR<<SC16IS740_REGSEL_SHIFT)
#define SC16IS740_XOFF2_ADDR						(7U)
#define SC16IS740_XOFF2_ADDR_REGSEL					(XOFF2_ADDR<<SC16IS740_REGSEL_SHIFT)

#endif /* SC16IS740_SC16IS740_DEFINES_H_ */
