$date
	Wed May 14 10:16:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 4 ! S_test [3:0] $end
$var wire 1 " Co_test $end
$var reg 4 # A_test [3:0] $end
$var reg 4 $ B_test [3:0] $end
$var reg 1 % Ci_test $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % Ci $end
$var wire 1 ( c3 $end
$var wire 1 ) c2 $end
$var wire 1 * c1 $end
$var wire 4 + S [3:0] $end
$var wire 1 " Co $end
$scope module FA0 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 % Ci $end
$var wire 1 * Co $end
$var wire 1 . S $end
$upscope $end
$scope module FA1 $end
$var wire 1 / A $end
$var wire 1 0 B $end
$var wire 1 * Ci $end
$var wire 1 ) Co $end
$var wire 1 1 S $end
$upscope $end
$scope module FA2 $end
$var wire 1 2 A $end
$var wire 1 3 B $end
$var wire 1 ) Ci $end
$var wire 1 ( Co $end
$var wire 1 4 S $end
$upscope $end
$scope module FA3 $end
$var wire 1 5 A $end
$var wire 1 6 B $end
$var wire 1 ( Ci $end
$var wire 1 " Co $end
$var wire 1 7 S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
07
06
05
04
03
02
11
10
0/
1.
0-
1,
b11 +
0*
0)
0(
b10 '
b1 &
0%
b10 $
b1 #
0"
b11 !
$end
#10
