// Seed: 2114347120
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(*) id_7 = id_4;
  wire id_8;
  assign id_1 = 1;
  uwire id_9;
  assign id_7 = 1'b0;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    inout supply1 id_2,
    output wor id_3,
    output supply0 id_4,
    input tri0 id_5,
    output tri0 id_6,
    output wand id_7
);
  uwire id_9 = id_5;
  wire  id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
  wire id_11;
endmodule
