set_min_delay 4.0 -rise -rise_from adder1 -fall_from clk* -rise_through and1 -to port2 -ignore_clock_latency -probe
