Restore Archived Project report for pdp6_de0
Fri Dec 06 05:38:47 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Restore Archived Project Summary
  3. Restore Archived Project Messages
  4. Files Restored
  5. Files Not Restored



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------+
; Restore Archived Project Summary                                        ;
+---------------------------------+---------------------------------------+
; Restore Archived Project Status ; Successful - Fri Dec 06 05:38:47 2019 ;
; Revision Name                   ; pdp6_de0                              ;
; Top-level Entity Name           ; pdp6                                  ;
; Family                          ; Cyclone V                             ;
+---------------------------------+---------------------------------------+


+-----------------------------------+
; Restore Archived Project Messages ;
+-----------------------------------+
Info: Successfully restored 'C:/Users/aap/fpga/fpdpga/quartus/pdp6_de0/pdp6_de0_tmp_archive.qar' into the 'C:/Users/aap/fpga/fpdpga/quartus/pdp6_de0_clean' directory
Info: Generated report 'pdp6_de0.restore.rpt'


+--------------------------------------------------------------------------------------------------------------------+
; Files Restored                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------+
; qar_info.json                                                                                                      ;
; quartus/pdp6_de0/assignment_defaults.qdf                                                                           ;
; quartus/pdp6_de0/pdp6.cof                                                                                          ;
; quartus/pdp6_de0/pdp6_de0.qpf                                                                                      ;
; quartus/pdp6_de0/pdp6_de0.qsf                                                                                      ;
; quartus/pdp6_de0/pdp6_de0.sdc                                                                                      ;
; quartus/pdp6_de0/soc_system.qsys                                                                                   ;
; quartus/pdp6_de0/soc_system.sopcinfo                                                                               ;
; quartus/pdp6_de0/soc_system/soc_system.cmp                                                                         ;
; quartus/pdp6_de0/soc_system/synthesis/soc_system.debuginfo                                                         ;
; quartus/pdp6_de0/soc_system/synthesis/soc_system.qip                                                               ;
; quartus/pdp6_de0/soc_system/synthesis/soc_system.regmap                                                            ;
; quartus/pdp6_de0/soc_system/synthesis/soc_system.v                                                                 ;
; quartus/pdp6_de0/soc_system/synthesis/soc_system_hps_0_hps.svd                                                     ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                    ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                           ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v                                  ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                                ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_default_burst_converter.sv                                 ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_incr_burst_converter.sv                                    ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                     ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv              ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                     ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                       ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                    ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv                                     ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                    ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                               ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv                                ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                             ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_merlin_master_agent.sv                                     ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_merlin_master_translator.sv                                ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv                                   ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                      ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                 ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                  ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_reset_controller.sdc                                       ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_reset_controller.v                                         ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_reset_synchronizer.v                                       ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv                                    ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/apr.v                                                             ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/core256k_x.v                                                      ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/dis340.v                                                          ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/fast162_dp.v                                                      ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/fe_req.v                                                          ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/hps.pre.xml                                                       ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/hps_AC_ROM.hex                                                    ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/hps_inst_ROM.hex                                                  ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/hps_sdram.v                                                       ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/hps_sdram_p0.ppf                                                  ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/hps_sdram_p0.sdc                                                  ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/hps_sdram_p0.sv                                                   ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                             ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                   ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                    ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                            ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                           ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                               ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                       ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v                                          ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/hps_sdram_p0_parameters.tcl                                       ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv                                           ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl                                  ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl                                          ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/hps_sdram_p0_report_timing.tcl                                    ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl                               ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/hps_sdram_p0_reset.v                                              ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v                                         ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/hps_sdram_p0_timing.tcl                                           ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/hps_sdram_pll.sv                                                  ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/iobus_6_connect.v                                                 ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/memarbit.v                                                        ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/membus_2_connect.v                                                ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/memif.v                                                           ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/memory_256k_dram.v                                                ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/panel_6.v                                                         ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/ptp.v                                                             ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/ptr.v                                                             ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/sequencer/alt_types.pre.h                                         ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/sequencer/emif.pre.xml                                            ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/sequencer/sdram_io.pre.h                                          ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/sequencer/sequencer.pre.c                                         ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/sequencer/sequencer.pre.h                                         ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h                                    ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c                            ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c                          ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h                                 ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/sequencer/system.pre.h                                            ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/sequencer/tclrpt.pre.c                                            ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/sequencer/tclrpt.pre.h                                            ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/soc_system_button_pio.v                                           ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/soc_system_hps_0.v                                                ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc                              ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv                               ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v                                         ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc                                ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv                                 ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                    ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                  ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                         ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                           ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                            ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv                        ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                         ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                           ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v                                    ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv                         ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv                           ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv                            ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv                        ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv                         ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv                           ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/soc_system_switch_pio.v                                           ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/tty.v                                                             ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/wcsl420.v                                                         ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/wcsl724.v                                                         ;
; quartus/pdp6_de0/soc_system/synthesis/submodules/wcsl_av.v                                                         ;
; quartus/pdp6_de0/toplevel.v                                                                                        ;
; roms/d.rom                                                                                                         ;
; roms/end.rom                                                                                                       ;
; roms/in.rom                                                                                                        ;
; roms/l.rom                                                                                                         ;
; roms/r.rom                                                                                                         ;
; roms/u.rom                                                                                                         ;
; rtl/dly_50.v                                                                                                       ;
; rtl/helpers.v                                                                                                      ;
; rtl/modules_50.v                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Files Not Restored ;
+--------------------+
; File Name          ;
+--------------------+


