Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux_tb_behav xil_defaultlib.mux_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'outcome' [C:/Users/82106/Documents/GitHub/ECE_exp2/week3/8to1mux/mux8to1/mux8to1.srcs/sources_1/new/mux8to1.v:30]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'in0' [C:/Users/82106/Documents/GitHub/ECE_exp2/week3/8to1mux/mux8to1/mux8to1.srcs/sources_1/new/mux8to1.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'outcome' [C:/Users/82106/Documents/GitHub/ECE_exp2/week3/8to1mux/mux8to1/mux8to1.srcs/sources_1/new/mux8to1.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.mux8to1
Compiling module xil_defaultlib.mux_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux_tb_behav
