###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin3.ecn.purdue.edu)
#  Generated on:      Thu Mar  5 20:02:20 2015
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: VIOLATED Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_
r_reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[3] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.020
+ Removal                       0.501
+ Phase Shift                   0.000
= Required Time                 1.522
  Arrival Time                  1.386
  Slack Time                   -0.136
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    1.236 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.486 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[3] | R ^            | DFFSR  | 0.839 | 0.036 |   1.386 |    1.522 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |   -0.036 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.112 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.476 | 
     | nclk__L2_I4                                     | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.817 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[3] | CLK ^          | DFFSR  | 0.409 | 0.067 |   1.020 |    0.884 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.019
+ Removal                       0.576
+ Phase Shift                   0.000
= Required Time                 1.595
  Arrival Time                  1.490
  Slack Time                   -0.106
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    1.206 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.455 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] | R ^            | DFFSR  | 1.220 | 0.140 |   1.490 |    1.595 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.006 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.143 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.507 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.848 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] | CLK ^          | DFFSR  | 0.409 | 0.066 |   1.019 |    0.914 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_
reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.020
+ Removal                       0.579
+ Phase Shift                   0.000
= Required Time                 1.598
  Arrival Time                  1.504
  Slack Time                   -0.094
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    1.194 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | R ^            | DFFSR  | 1.244 | 0.155 |   1.504 |    1.598 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.006 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.154 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.519 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.860 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | CLK ^          | DFFSR  | 0.409 | 0.066 |   1.020 |    0.926 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_
reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.020
+ Removal                       0.579
+ Phase Shift                   0.000
= Required Time                 1.598
  Arrival Time                  1.507
  Slack Time                   -0.092
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    1.192 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.442 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | R ^            | DFFSR  | 1.244 | 0.157 |   1.507 |    1.598 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.008 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.156 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.521 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.862 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | CLK ^          | DFFSR  | 0.409 | 0.067 |   1.020 |    0.928 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_
reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.019
+ Removal                       0.582
+ Phase Shift                   0.000
= Required Time                 1.601
  Arrival Time                  1.510
  Slack Time                   -0.091
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    1.191 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | R ^            | DFFSR  | 1.274 | 0.160 |   1.510 |    1.601 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.009 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.157 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.521 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.862 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^          | DFFSR  | 0.409 | 0.066 |   1.019 |    0.928 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_
reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.020
+ Removal                       0.578
+ Phase Shift                   0.000
= Required Time                 1.598
  Arrival Time                  1.511
  Slack Time                   -0.088
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    1.188 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.438 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | R ^            | DFFSR  | 1.243 | 0.161 |   1.511 |    1.598 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.012 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.160 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.525 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.866 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^          | DFFSR  | 0.409 | 0.067 |   1.020 |    0.932 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.020
+ Removal                       0.584
+ Phase Shift                   0.000
= Required Time                 1.604
  Arrival Time                  1.517
  Slack Time                   -0.086
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    1.186 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | R ^            | DFFSR  | 1.291 | 0.167 |   1.517 |    1.604 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.014 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.162 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.526 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.867 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | CLK ^          | DFFSR  | 0.409 | 0.067 |   1.020 |    0.934 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_
reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.022
+ Removal                       0.578
+ Phase Shift                   0.000
= Required Time                 1.600
  Arrival Time                  1.514
  Slack Time                   -0.086
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    1.186 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] | R ^            | DFFSR  | 1.243 | 0.164 |   1.514 |    1.600 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.014 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.162 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.526 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.867 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] | CLK ^          | DFFSR  | 0.409 | 0.068 |   1.022 |    0.935 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.022
+ Removal                       0.578
+ Phase Shift                   0.000
= Required Time                 1.601
  Arrival Time                  1.515
  Slack Time                   -0.086
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    1.186 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.436 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | R ^            | DFFSR  | 1.243 | 0.165 |   1.515 |    1.601 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.014 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.162 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.526 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.867 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | CLK ^          | DFFSR  | 0.408 | 0.069 |   1.022 |    0.936 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.023
+ Removal                       0.578
+ Phase Shift                   0.000
= Required Time                 1.602
  Arrival Time                  1.516
  Slack Time                   -0.085
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    1.185 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.435 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | R ^            | DFFSR  | 1.243 | 0.166 |   1.516 |    1.602 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.015 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.163 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.527 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.868 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | CLK ^          | DFFSR  | 0.408 | 0.070 |   1.023 |    0.938 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.024
+ Removal                       0.578
+ Phase Shift                   0.000
= Required Time                 1.603
  Arrival Time                  1.519
  Slack Time                   -0.084
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    1.184 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] | R ^            | DFFSR  | 1.242 | 0.169 |   1.519 |    1.603 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.016 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.165 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.529 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.870 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] | CLK ^          | DFFSR  | 0.408 | 0.071 |   1.024 |    0.941 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_
r_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[2] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.025
+ Removal                       0.578
+ Phase Shift                   0.000
= Required Time                 1.603
  Arrival Time                  1.519
  Slack Time                   -0.083
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    1.183 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[2] | R ^            | DFFSR  | 1.242 | 0.170 |   1.519 |    1.603 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.017 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.165 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.529 | 
     | nclk__L2_I4                                     | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.870 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[2] | CLK ^          | DFFSR  | 0.407 | 0.071 |   1.025 |    0.941 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_
r_reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[3] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.025
+ Removal                       0.578
+ Phase Shift                   0.000
= Required Time                 1.603
  Arrival Time                  1.520
  Slack Time                   -0.083
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    1.183 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[3] | R ^            | DFFSR  | 1.242 | 0.170 |   1.520 |    1.603 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.017 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.165 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.530 | 
     | nclk__L2_I4                                     | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.870 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[3] | CLK ^          | DFFSR  | 0.407 | 0.071 |   1.025 |    0.942 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.019
+ Removal                       0.587
+ Phase Shift                   0.000
= Required Time                 1.606
  Arrival Time                  1.541
  Slack Time                   -0.065
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    1.165 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | R ^            | DFFSR  | 1.323 | 0.191 |   1.541 |    1.606 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.035 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.183 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.548 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.888 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | CLK ^          | DFFSR  | 0.409 | 0.065 |   1.019 |    0.954 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.017
+ Removal                       0.594
+ Phase Shift                   0.000
= Required Time                 1.611
  Arrival Time                  1.595
  Slack Time                   -0.016
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    1.117 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.366 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] | R ^            | DFFSR  | 1.387 | 0.245 |   1.595 |    1.611 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.083 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.232 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.596 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.937 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] | CLK ^          | DFFSR  | 0.410 | 0.064 |   1.017 |    1.000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.013
+ Removal                       0.599
+ Phase Shift                   0.000
= Required Time                 1.612
  Arrival Time                  1.619
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    1.093 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.343 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | R ^            | DFFSR  | 1.425 | 0.269 |   1.619 |    1.612 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.107 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.255 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.620 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.960 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^          | DFFSR  | 0.410 | 0.060 |   1.013 |    1.020 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.013
+ Removal                       0.604
+ Phase Shift                   0.000
= Required Time                 1.617
  Arrival Time                  1.653
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    1.064 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.314 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | R ^            | DFFSR  | 1.473 | 0.303 |   1.653 |    1.617 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.136 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.284 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.648 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.989 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | CLK ^          | DFFSR  | 0.410 | 0.060 |   1.013 |    1.049 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.014
+ Removal                       0.605
+ Phase Shift                   0.000
= Required Time                 1.619
  Arrival Time                  1.662
  Slack Time                    0.043
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | n_rst ^        |        | 0.161 |       |   1.100 |    1.057 | 
     | U8                                        | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.306 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | R ^            | DFFSR  | 1.483 | 0.312 |   1.662 |    1.619 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |    0.143 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.292 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.656 | 
     | nclk__L2_I4                               | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | CLK ^          | DFFSR  | 0.410 | 0.060 |   1.014 |    1.057 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.009
+ Removal                       0.605
+ Phase Shift                   0.000
= Required Time                 1.615
  Arrival Time                  1.661
  Slack Time                    0.047
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    1.053 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] | R ^            | DFFSR  | 1.483 | 0.312 |   1.661 |    1.615 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.147 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.295 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.660 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.000 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] | CLK ^          | DFFSR  | 0.411 | 0.056 |   1.009 |    1.056 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.994
+ Removal                       0.608
+ Phase Shift                   0.000
= Required Time                 1.602
  Arrival Time                  1.683
  Slack Time                    0.082
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    1.018 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | R ^            | DFFSR  | 1.515 | 0.334 |   1.683 |    1.602 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.182 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.330 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.694 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^          | DFFSR  | 0.408 | 0.041 |   0.994 |    1.076 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.007
+ Removal                       0.613
+ Phase Shift                   0.000
= Required Time                 1.620
  Arrival Time                  1.720
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    1.000 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | R ^            | DFFSR  | 1.556 | 0.370 |   1.720 |    1.620 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.200 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.348 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.712 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | CLK ^          | DFFSR  | 0.411 | 0.054 |   1.007 |    1.107 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.015
+ Removal                       0.618
+ Phase Shift                   0.000
= Required Time                 1.633
  Arrival Time                  1.734
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    1.000 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.249 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] | R ^            | DFFSR  | 1.564 | 0.384 |   1.734 |    1.633 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.200 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.349 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.713 | 
     | nclk__L2_I7                             | A v -> Y ^     | INVX8  | 0.390 | 0.342 |   0.955 |    1.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] | CLK ^          | DFFSR  | 0.425 | 0.060 |   1.015 |    1.115 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.000
+ Removal                       0.613
+ Phase Shift                   0.000
= Required Time                 1.612
  Arrival Time                  1.715
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.997 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.247 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | R ^            | DFFSR  | 1.552 | 0.366 |   1.715 |    1.612 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.203 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.351 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.716 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.056 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | CLK ^          | DFFSR  | 0.410 | 0.047 |   1.000 |    1.103 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.014
+ Removal                       0.618
+ Phase Shift                   0.000
= Required Time                 1.632
  Arrival Time                  1.737
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.995 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] | R ^            | DFFSR  | 1.564 | 0.387 |   1.737 |    1.632 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.205 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.353 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.717 | 
     | nclk__L2_I7                             | A v -> Y ^     | INVX8  | 0.390 | 0.342 |   0.955 |    1.059 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] | CLK ^          | DFFSR  | 0.425 | 0.059 |   1.014 |    1.118 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.004
+ Removal                       0.618
+ Phase Shift                   0.000
= Required Time                 1.622
  Arrival Time                  1.730
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.992 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | R ^            | DFFSR  | 1.564 | 0.380 |   1.730 |    1.622 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.208 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.356 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.721 | 
     | nclk__L2_I7                                | A v -> Y ^     | INVX8  | 0.390 | 0.342 |   0.955 |    1.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^          | DFFSR  | 0.425 | 0.049 |   1.004 |    1.112 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[0] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.012
+ Removal                       0.618
+ Phase Shift                   0.000
= Required Time                 1.630
  Arrival Time                  1.741
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.989 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[0] | R ^            | DFFSR  | 1.564 | 0.392 |   1.741 |    1.630 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.211 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.359 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.724 | 
     | nclk__L2_I7                                     | A v -> Y ^     | INVX8  | 0.390 | 0.342 |   0.955 |    1.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[0] | CLK ^          | DFFSR  | 0.425 | 0.058 |   1.012 |    1.123 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_
reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[1] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.013
+ Removal                       0.618
+ Phase Shift                   0.000
= Required Time                 1.631
  Arrival Time                  1.743
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.988 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[1] | R ^            | DFFSR  | 1.564 | 0.393 |   1.743 |    1.631 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.212 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.360 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.724 | 
     | nclk__L2_I7                                     | A v -> Y ^     | INVX8  | 0.390 | 0.342 |   0.955 |    1.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[1] | CLK ^          | DFFSR  | 0.425 | 0.058 |   1.013 |    1.125 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.013
+ Removal                       0.618
+ Phase Shift                   0.000
= Required Time                 1.631
  Arrival Time                  1.743
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.988 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] | R ^            | DFFSR  | 1.564 | 0.393 |   1.743 |    1.631 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.212 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.360 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.725 | 
     | nclk__L2_I7                             | A v -> Y ^     | INVX8  | 0.390 | 0.342 |   0.955 |    1.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] | CLK ^          | DFFSR  | 0.425 | 0.059 |   1.013 |    1.125 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.992
+ Removal                       0.617
+ Phase Shift                   0.000
= Required Time                 1.608
  Arrival Time                  1.729
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.979 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.229 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] | R ^            | DFFSR  | 1.564 | 0.379 |   1.729 |    1.608 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.221 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.369 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.734 | 
     | nclk__L2_I7                                   | A v -> Y ^     | INVX8  | 0.390 | 0.342 |   0.955 |    1.076 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] | CLK ^          | DFFSR  | 0.420 | 0.037 |   0.992 |    1.112 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_
reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.994
+ Removal                       0.613
+ Phase Shift                   0.000
= Required Time                 1.607
  Arrival Time                  1.728
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.979 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] | R ^            | DFFSR  | 1.564 | 0.378 |   1.728 |    1.607 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.221 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.369 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.734 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] | CLK ^          | DFFSR  | 0.408 | 0.041 |   0.994 |    1.115 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.995
+ Removal                       0.613
+ Phase Shift                   0.000
= Required Time                 1.608
  Arrival Time                  1.729
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.978 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | R ^            | DFFSR  | 1.564 | 0.379 |   1.729 |    1.608 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.222 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.370 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.734 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.075 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | CLK ^          | DFFSR  | 0.408 | 0.041 |   0.995 |    1.116 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.994
+ Removal                       0.616
+ Phase Shift                   0.000
= Required Time                 1.610
  Arrival Time                  1.755
  Slack Time                    0.145
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.955 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.204 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | R ^            | DFFSR  | 1.591 | 0.405 |   1.755 |    1.610 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.245 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.394 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.758 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.099 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^          | DFFSR  | 0.408 | 0.040 |   0.994 |    1.139 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.994
+ Removal                       0.617
+ Phase Shift                   0.000
= Required Time                 1.611
  Arrival Time                  1.765
  Slack Time                    0.154
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.946 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.196 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] | R ^            | DFFSR  | 1.600 | 0.415 |   1.765 |    1.611 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.254 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.402 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.766 | 
     | nclk__L2_I4                             | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.107 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[2] | CLK ^          | DFFSR  | 0.408 | 0.041 |   0.994 |    1.148 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.984
+ Removal                       0.621
+ Phase Shift                   0.000
= Required Time                 1.606
  Arrival Time                  1.786
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.920 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.170 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] | R ^            | DFFSR  | 1.618 | 0.436 |   1.786 |    1.606 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.280 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.428 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.793 | 
     | nclk__L2_I7                             | A v -> Y ^     | INVX8  | 0.390 | 0.342 |   0.955 |    1.135 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[1] | CLK ^          | DFFSR  | 0.415 | 0.030 |   0.984 |    1.165 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.983
+ Removal                       0.618
+ Phase Shift                   0.000
= Required Time                 1.602
  Arrival Time                  1.798
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.904 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.154 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | R ^            | DFFSR  | 1.628 | 0.448 |   1.798 |    1.602 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.296 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.444 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.809 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.149 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | CLK ^          | DFFSR  | 0.402 | 0.030 |   0.983 |    1.179 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.979
+ Removal                       0.617
+ Phase Shift                   0.000
= Required Time                 1.596
  Arrival Time                  1.797
  Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.899 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.149 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] | R ^            | DFFSR  | 1.628 | 0.447 |   1.797 |    1.596 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.301 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.449 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.813 | 
     | nclk__L2_I4                             | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.154 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\raddr_reg[0] | CLK ^          | DFFSR  | 0.399 | 0.026 |   0.979 |    1.180 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[0] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.986
+ Removal                       0.619
+ Phase Shift                   0.000
= Required Time                 1.605
  Arrival Time                  1.832
  Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.873 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.123 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[0] | R ^            | DFFSR  | 1.657 | 0.483 |   1.832 |    1.605 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.327 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.475 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.840 | 
     | nclk__L2_I5                                     | A v -> Y ^     | INVX8  | 0.393 | 0.368 |   0.980 |    1.207 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[0] | CLK ^          | DFFSR  | 0.396 | 0.006 |   0.986 |    1.213 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                        (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.020
+ Removal                       0.163
+ Phase Shift                   0.000
= Required Time                 1.183
  Arrival Time                  1.425
  Slack Time                    0.242
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.858 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.108 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | S ^            | DFFSR  | 1.028 | 0.075 |   1.425 |    1.183 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.342 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.490 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.854 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.195 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | CLK ^          | DFFSR  | 0.409 | 0.067 |   1.020 |    1.262 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[1] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.996
+ Removal                       0.624
+ Phase Shift                   0.000
= Required Time                 1.620
  Arrival Time                  1.888
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.832 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.081 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[1] | R ^            | DFFSR  | 1.688 | 0.539 |   1.888 |    1.620 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.368 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.517 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.881 | 
     | nclk__L2_I5                                     | A v -> Y ^     | INVX8  | 0.393 | 0.368 |   0.980 |    1.249 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[1] | CLK ^          | DFFSR  | 0.401 | 0.016 |   0.996 |    1.264 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[2] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.000
+ Removal                       0.626
+ Phase Shift                   0.000
= Required Time                 1.626
  Arrival Time                  1.910
  Slack Time                    0.285
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.815 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.065 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[2] | R ^            | DFFSR  | 1.697 | 0.561 |   1.910 |    1.626 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.385 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.533 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.897 | 
     | nclk__L2_I5                                     | A v -> Y ^     | INVX8  | 0.393 | 0.368 |   0.980 |    1.265 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[2] | CLK ^          | DFFSR  | 0.403 | 0.020 |   1.000 |    1.285 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[0] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.019
+ Removal                       0.627
+ Phase Shift                   0.000
= Required Time                 1.646
  Arrival Time                  1.958
  Slack Time                    0.312
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.788 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.038 | 
     | I0/LD/CTRL/\curr_state_reg[0] | R ^            | DFFSR  | 1.706 | 0.608 |   1.958 |    1.646 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.412 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.560 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.924 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.393 | 0.368 |   0.980 |    1.292 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^          | DFFSR  | 0.404 | 0.039 |   1.019 |    1.331 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[2] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.002
+ Removal                       0.627
+ Phase Shift                   0.000
= Required Time                 1.628
  Arrival Time                  1.943
  Slack Time                    0.315
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.785 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.035 | 
     | I0/LD/CTRL/\curr_state_reg[2] | R ^            | DFFSR  | 1.705 | 0.593 |   1.943 |    1.628 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.415 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.563 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.928 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.393 | 0.368 |   0.980 |    1.295 | 
     | I0/LD/CTRL/\curr_state_reg[2] | CLK ^          | DFFSR  | 0.403 | 0.021 |   1.002 |    1.317 | 
     +----------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[1] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.015
+ Removal                       0.627
+ Phase Shift                   0.000
= Required Time                 1.642
  Arrival Time                  1.958
  Slack Time                    0.316
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.784 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.034 | 
     | I0/LD/CTRL/\curr_state_reg[1] | R ^            | DFFSR  | 1.706 | 0.608 |   1.958 |    1.642 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.416 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.564 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.928 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.393 | 0.368 |   0.980 |    1.296 | 
     | I0/LD/CTRL/\curr_state_reg[1] | CLK ^          | DFFSR  | 0.404 | 0.035 |   1.015 |    1.331 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin I0/LD/OCTRL/d_minus_reg_reg/CLK 
Endpoint:   I0/LD/OCTRL/d_minus_reg_reg/R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.015
+ Removal                       0.627
+ Phase Shift                   0.000
= Required Time                 1.642
  Arrival Time                  1.958
  Slack Time                    0.316
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | n_rst ^        |        | 0.161 |       |   1.100 |    0.784 | 
     | U8                          | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    1.033 | 
     | I0/LD/OCTRL/d_minus_reg_reg | R ^            | DFFSR  | 1.705 | 0.608 |   1.958 |    1.642 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | clk ^          |        | 0.161 |       |   0.100 |    0.416 | 
     | U7                          | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.565 | 
     | nclk__L1_I0                 | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.929 | 
     | nclk__L2_I5                 | A v -> Y ^     | INVX8  | 0.393 | 0.368 |   0.980 |    1.297 | 
     | I0/LD/OCTRL/d_minus_reg_reg | CLK ^          | DFFSR  | 0.404 | 0.034 |   1.015 |    1.331 | 
     +--------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[3] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.003
+ Removal                       0.627
+ Phase Shift                   0.000
= Required Time                 1.630
  Arrival Time                  1.988
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.741 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    0.991 | 
     | I0/LD/CTRL/\curr_state_reg[3] | R ^            | DFFSR  | 1.711 | 0.639 |   1.988 |    1.630 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.459 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.607 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.971 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.393 | 0.368 |   0.980 |    1.339 | 
     | I0/LD/CTRL/\curr_state_reg[3] | CLK ^          | DFFSR  | 0.403 | 0.022 |   1.003 |    1.361 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[2] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.039
+ Removal                       0.639
+ Phase Shift                   0.000
= Required Time                 1.678
  Arrival Time                  2.070
  Slack Time                    0.392
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.708 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    0.958 | 
     | I0/LD/T_SR_1/\curr_val_reg[2] | R ^            | DFFSR  | 1.711 | 0.720 |   2.070 |    1.678 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.492 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.640 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    1.004 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.421 | 0.366 |   0.979 |    1.370 | 
     | I0/LD/T_SR_1/\curr_val_reg[2] | CLK ^          | DFFSR  | 0.435 | 0.061 |   1.039 |    1.431 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[3] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.038
+ Removal                       0.640
+ Phase Shift                   0.000
= Required Time                 1.677
  Arrival Time                  2.076
  Slack Time                    0.398
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.702 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    0.951 | 
     | I0/LD/T_SR_1/\curr_val_reg[3] | R ^            | DFFSR  | 1.713 | 0.726 |   2.076 |    1.677 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.498 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.647 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    1.011 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.421 | 0.366 |   0.979 |    1.377 | 
     | I0/LD/T_SR_1/\curr_val_reg[3] | CLK ^          | DFFSR  | 0.435 | 0.059 |   1.038 |    1.436 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[5] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[5] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.041
+ Removal                       0.639
+ Phase Shift                   0.000
= Required Time                 1.680
  Arrival Time                  2.082
  Slack Time                    0.402
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.698 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    0.948 | 
     | I0/LD/T_SR_1/\curr_val_reg[5] | R ^            | DFFSR  | 1.715 | 0.732 |   2.082 |    1.680 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.502 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.650 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    1.015 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.421 | 0.366 |   0.979 |    1.381 | 
     | I0/LD/T_SR_1/\curr_val_reg[5] | CLK ^          | DFFSR  | 0.434 | 0.062 |   1.041 |    1.443 | 
     +----------------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[4] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.042
+ Removal                       0.639
+ Phase Shift                   0.000
= Required Time                 1.681
  Arrival Time                  2.087
  Slack Time                    0.406
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.694 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    0.944 | 
     | I0/LD/T_SR_1/\curr_val_reg[4] | R ^            | DFFSR  | 1.717 | 0.737 |   2.087 |    1.681 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.506 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.654 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    1.018 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.421 | 0.366 |   0.979 |    1.384 | 
     | I0/LD/T_SR_1/\curr_val_reg[4] | CLK ^          | DFFSR  | 0.434 | 0.063 |   1.042 |    1.448 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[4] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.044
+ Removal                       0.640
+ Phase Shift                   0.000
= Required Time                 1.684
  Arrival Time                  2.100
  Slack Time                    0.416
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.684 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.540 | 0.250 |   1.350 |    0.934 | 
     | I0/LD/T_SR_0/\curr_val_reg[4] | R ^            | DFFSR  | 1.721 | 0.750 |   2.100 |    1.684 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.516 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.664 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    1.029 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.421 | 0.366 |   0.979 |    1.395 | 
     | I0/LD/T_SR_0/\curr_val_reg[4] | CLK ^          | DFFSR  | 0.433 | 0.066 |   1.044 |    1.460 | 
     +----------------------------------------------------------------------------------------------+ 

