Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec 15 21:51:55 2024
| Host         : DESKTOP-7070VCE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file piano_timing_summary_routed.rpt -pb piano_timing_summary_routed.pb -rpx piano_timing_summary_routed.rpx -warn_on_violation
| Design       : piano
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  156         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (156)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (156)
5. checking no_input_delay (8)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (156)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: clk_50MHz (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tcount_reg[4]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: tcount_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (156)
--------------------------------------------------
 There are 156 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  160          inf        0.000                      0                  160           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           160 Endpoints
Min Delay           160 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[7]
                            (input port)
  Destination:            dac_inst/sreg_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.933ns  (logic 4.298ns (28.782%)  route 10.635ns (71.218%))
  Logic Levels:           12  (CARRY4=4 IBUF=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  switches[7] (IN)
                         net (fo=0)                   0.000     0.000    switches[7]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[7]_inst/O
                         net (fo=29, routed)          4.726     6.223    genblk1[7].note_proc_inst/switches_IBUF[0]
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124     6.347 r  genblk1[7].note_proc_inst/sreg[10]_i_46/O
                         net (fo=2, routed)           1.171     7.518    genblk1[0].note_proc_inst/note_audio[7][5]
    SLICE_X8Y53          LUT3 (Prop_lut3_I2_O)        0.152     7.670 r  genblk1[0].note_proc_inst/sreg[10]_i_26/O
                         net (fo=2, routed)           0.859     8.529    genblk1[0].note_proc_inst/sreg[10]_i_26_n_0
    SLICE_X8Y53          LUT4 (Prop_lut4_I3_O)        0.348     8.877 r  genblk1[0].note_proc_inst/sreg[10]_i_30/O
                         net (fo=1, routed)           0.000     8.877    genblk1[0].note_proc_inst/sreg[10]_i_30_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.257 r  genblk1[0].note_proc_inst/sreg_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.257    genblk1[0].note_proc_inst/sreg_reg[10]_i_17_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.580 r  genblk1[0].note_proc_inst/sreg_reg[15]_i_15/O[1]
                         net (fo=3, routed)           1.127    10.707    genblk1[1].note_proc_inst/sreg[10]_i_7_0[1]
    SLICE_X7Y60          LUT3 (Prop_lut3_I2_O)        0.306    11.013 r  genblk1[1].note_proc_inst/sreg[10]_i_16/O
                         net (fo=2, routed)           0.815    11.828    genblk1[1].note_proc_inst/sreg[10]_i_16_n_0
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.124    11.952 r  genblk1[1].note_proc_inst/sreg[10]_i_4/O
                         net (fo=2, routed)           0.882    12.834    genblk1[1].note_proc_inst/sreg[10]_i_4_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124    12.958 r  genblk1[1].note_proc_inst/sreg[10]_i_8/O
                         net (fo=1, routed)           0.000    12.958    genblk1[1].note_proc_inst/sreg[10]_i_8_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.338 r  genblk1[1].note_proc_inst/sreg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.338    genblk1[1].note_proc_inst/sreg_reg[10]_i_2_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.577 r  genblk1[1].note_proc_inst/sreg_reg[15]_i_2/O[2]
                         net (fo=1, routed)           1.055    14.632    genblk1[1].note_proc_inst/sreg_reg[15]_i_2_n_5
    SLICE_X6Y61          LUT4 (Prop_lut4_I0_O)        0.301    14.933 r  genblk1[1].note_proc_inst/sreg[13]_i_1/O
                         net (fo=1, routed)           0.000    14.933    dac_inst/D[13]
    SLICE_X6Y61          FDRE                                         r  dac_inst/sreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[7]
                            (input port)
  Destination:            dac_inst/sreg_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.782ns  (logic 4.387ns (29.679%)  route 10.395ns (70.321%))
  Logic Levels:           12  (CARRY4=4 IBUF=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  switches[7] (IN)
                         net (fo=0)                   0.000     0.000    switches[7]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[7]_inst/O
                         net (fo=29, routed)          4.726     6.223    genblk1[7].note_proc_inst/switches_IBUF[0]
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124     6.347 r  genblk1[7].note_proc_inst/sreg[10]_i_46/O
                         net (fo=2, routed)           1.171     7.518    genblk1[0].note_proc_inst/note_audio[7][5]
    SLICE_X8Y53          LUT3 (Prop_lut3_I2_O)        0.152     7.670 r  genblk1[0].note_proc_inst/sreg[10]_i_26/O
                         net (fo=2, routed)           0.859     8.529    genblk1[0].note_proc_inst/sreg[10]_i_26_n_0
    SLICE_X8Y53          LUT4 (Prop_lut4_I3_O)        0.348     8.877 r  genblk1[0].note_proc_inst/sreg[10]_i_30/O
                         net (fo=1, routed)           0.000     8.877    genblk1[0].note_proc_inst/sreg[10]_i_30_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.257 r  genblk1[0].note_proc_inst/sreg_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.257    genblk1[0].note_proc_inst/sreg_reg[10]_i_17_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.580 r  genblk1[0].note_proc_inst/sreg_reg[15]_i_15/O[1]
                         net (fo=3, routed)           1.127    10.707    genblk1[1].note_proc_inst/sreg[10]_i_7_0[1]
    SLICE_X7Y60          LUT3 (Prop_lut3_I2_O)        0.306    11.013 r  genblk1[1].note_proc_inst/sreg[10]_i_16/O
                         net (fo=2, routed)           0.815    11.828    genblk1[1].note_proc_inst/sreg[10]_i_16_n_0
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.124    11.952 r  genblk1[1].note_proc_inst/sreg[10]_i_4/O
                         net (fo=2, routed)           0.882    12.834    genblk1[1].note_proc_inst/sreg[10]_i_4_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124    12.958 r  genblk1[1].note_proc_inst/sreg[10]_i_8/O
                         net (fo=1, routed)           0.000    12.958    genblk1[1].note_proc_inst/sreg[10]_i_8_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.338 r  genblk1[1].note_proc_inst/sreg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.338    genblk1[1].note_proc_inst/sreg_reg[10]_i_2_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.661 r  genblk1[1].note_proc_inst/sreg_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.815    14.476    genblk1[1].note_proc_inst/sreg_reg[15]_i_2_n_6
    SLICE_X6Y61          LUT4 (Prop_lut4_I0_O)        0.306    14.782 r  genblk1[1].note_proc_inst/sreg[12]_i_1/O
                         net (fo=1, routed)           0.000    14.782    dac_inst/D[12]
    SLICE_X6Y61          FDRE                                         r  dac_inst/sreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[7]
                            (input port)
  Destination:            dac_inst/sreg_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.584ns  (logic 4.406ns (30.212%)  route 10.178ns (69.788%))
  Logic Levels:           12  (CARRY4=4 IBUF=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  switches[7] (IN)
                         net (fo=0)                   0.000     0.000    switches[7]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[7]_inst/O
                         net (fo=29, routed)          4.726     6.223    genblk1[7].note_proc_inst/switches_IBUF[0]
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124     6.347 r  genblk1[7].note_proc_inst/sreg[10]_i_46/O
                         net (fo=2, routed)           1.171     7.518    genblk1[0].note_proc_inst/note_audio[7][5]
    SLICE_X8Y53          LUT3 (Prop_lut3_I2_O)        0.152     7.670 r  genblk1[0].note_proc_inst/sreg[10]_i_26/O
                         net (fo=2, routed)           0.859     8.529    genblk1[0].note_proc_inst/sreg[10]_i_26_n_0
    SLICE_X8Y53          LUT4 (Prop_lut4_I3_O)        0.348     8.877 r  genblk1[0].note_proc_inst/sreg[10]_i_30/O
                         net (fo=1, routed)           0.000     8.877    genblk1[0].note_proc_inst/sreg[10]_i_30_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.257 r  genblk1[0].note_proc_inst/sreg_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.257    genblk1[0].note_proc_inst/sreg_reg[10]_i_17_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.580 r  genblk1[0].note_proc_inst/sreg_reg[15]_i_15/O[1]
                         net (fo=3, routed)           1.127    10.707    genblk1[1].note_proc_inst/sreg[10]_i_7_0[1]
    SLICE_X7Y60          LUT3 (Prop_lut3_I2_O)        0.306    11.013 r  genblk1[1].note_proc_inst/sreg[10]_i_16/O
                         net (fo=2, routed)           0.815    11.828    genblk1[1].note_proc_inst/sreg[10]_i_16_n_0
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.124    11.952 r  genblk1[1].note_proc_inst/sreg[10]_i_4/O
                         net (fo=2, routed)           0.882    12.834    genblk1[1].note_proc_inst/sreg[10]_i_4_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124    12.958 r  genblk1[1].note_proc_inst/sreg[10]_i_8/O
                         net (fo=1, routed)           0.000    12.958    genblk1[1].note_proc_inst/sreg[10]_i_8_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.338 r  genblk1[1].note_proc_inst/sreg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.338    genblk1[1].note_proc_inst/sreg_reg[10]_i_2_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.653 r  genblk1[1].note_proc_inst/sreg_reg[15]_i_2/O[3]
                         net (fo=2, routed)           0.598    14.251    genblk1[1].note_proc_inst/L_data0
    SLICE_X6Y62          LUT4 (Prop_lut4_I0_O)        0.333    14.584 r  genblk1[1].note_proc_inst/sreg[15]_i_1/O
                         net (fo=1, routed)           0.000    14.584    dac_inst/D[15]
    SLICE_X6Y62          FDRE                                         r  dac_inst/sreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[7]
                            (input port)
  Destination:            dac_inst/sreg_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.558ns  (logic 4.380ns (30.087%)  route 10.178ns (69.913%))
  Logic Levels:           12  (CARRY4=4 IBUF=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  switches[7] (IN)
                         net (fo=0)                   0.000     0.000    switches[7]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[7]_inst/O
                         net (fo=29, routed)          4.726     6.223    genblk1[7].note_proc_inst/switches_IBUF[0]
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124     6.347 r  genblk1[7].note_proc_inst/sreg[10]_i_46/O
                         net (fo=2, routed)           1.171     7.518    genblk1[0].note_proc_inst/note_audio[7][5]
    SLICE_X8Y53          LUT3 (Prop_lut3_I2_O)        0.152     7.670 r  genblk1[0].note_proc_inst/sreg[10]_i_26/O
                         net (fo=2, routed)           0.859     8.529    genblk1[0].note_proc_inst/sreg[10]_i_26_n_0
    SLICE_X8Y53          LUT4 (Prop_lut4_I3_O)        0.348     8.877 r  genblk1[0].note_proc_inst/sreg[10]_i_30/O
                         net (fo=1, routed)           0.000     8.877    genblk1[0].note_proc_inst/sreg[10]_i_30_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.257 r  genblk1[0].note_proc_inst/sreg_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.257    genblk1[0].note_proc_inst/sreg_reg[10]_i_17_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.580 r  genblk1[0].note_proc_inst/sreg_reg[15]_i_15/O[1]
                         net (fo=3, routed)           1.127    10.707    genblk1[1].note_proc_inst/sreg[10]_i_7_0[1]
    SLICE_X7Y60          LUT3 (Prop_lut3_I2_O)        0.306    11.013 r  genblk1[1].note_proc_inst/sreg[10]_i_16/O
                         net (fo=2, routed)           0.815    11.828    genblk1[1].note_proc_inst/sreg[10]_i_16_n_0
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.124    11.952 r  genblk1[1].note_proc_inst/sreg[10]_i_4/O
                         net (fo=2, routed)           0.882    12.834    genblk1[1].note_proc_inst/sreg[10]_i_4_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124    12.958 r  genblk1[1].note_proc_inst/sreg[10]_i_8/O
                         net (fo=1, routed)           0.000    12.958    genblk1[1].note_proc_inst/sreg[10]_i_8_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.338 r  genblk1[1].note_proc_inst/sreg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.338    genblk1[1].note_proc_inst/sreg_reg[10]_i_2_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.653 r  genblk1[1].note_proc_inst/sreg_reg[15]_i_2/O[3]
                         net (fo=2, routed)           0.598    14.251    genblk1[1].note_proc_inst/L_data0
    SLICE_X6Y62          LUT4 (Prop_lut4_I0_O)        0.307    14.558 r  genblk1[1].note_proc_inst/sreg[14]_i_1/O
                         net (fo=1, routed)           0.000    14.558    dac_inst/D[14]
    SLICE_X6Y62          FDRE                                         r  dac_inst/sreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[7]
                            (input port)
  Destination:            dac_inst/sreg_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.516ns  (logic 4.272ns (29.429%)  route 10.244ns (70.571%))
  Logic Levels:           12  (CARRY4=4 IBUF=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  switches[7] (IN)
                         net (fo=0)                   0.000     0.000    switches[7]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[7]_inst/O
                         net (fo=29, routed)          4.726     6.223    genblk1[7].note_proc_inst/switches_IBUF[0]
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124     6.347 r  genblk1[7].note_proc_inst/sreg[10]_i_46/O
                         net (fo=2, routed)           1.171     7.518    genblk1[0].note_proc_inst/note_audio[7][5]
    SLICE_X8Y53          LUT3 (Prop_lut3_I2_O)        0.152     7.670 r  genblk1[0].note_proc_inst/sreg[10]_i_26/O
                         net (fo=2, routed)           0.859     8.529    genblk1[0].note_proc_inst/sreg[10]_i_26_n_0
    SLICE_X8Y53          LUT4 (Prop_lut4_I3_O)        0.348     8.877 r  genblk1[0].note_proc_inst/sreg[10]_i_30/O
                         net (fo=1, routed)           0.000     8.877    genblk1[0].note_proc_inst/sreg[10]_i_30_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.257 r  genblk1[0].note_proc_inst/sreg_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.257    genblk1[0].note_proc_inst/sreg_reg[10]_i_17_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.580 r  genblk1[0].note_proc_inst/sreg_reg[15]_i_15/O[1]
                         net (fo=3, routed)           1.127    10.707    genblk1[1].note_proc_inst/sreg[10]_i_7_0[1]
    SLICE_X7Y60          LUT3 (Prop_lut3_I2_O)        0.306    11.013 r  genblk1[1].note_proc_inst/sreg[10]_i_16/O
                         net (fo=2, routed)           0.815    11.828    genblk1[1].note_proc_inst/sreg[10]_i_16_n_0
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.124    11.952 r  genblk1[1].note_proc_inst/sreg[10]_i_4/O
                         net (fo=2, routed)           0.882    12.834    genblk1[1].note_proc_inst/sreg[10]_i_4_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124    12.958 r  genblk1[1].note_proc_inst/sreg[10]_i_8/O
                         net (fo=1, routed)           0.000    12.958    genblk1[1].note_proc_inst/sreg[10]_i_8_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.338 r  genblk1[1].note_proc_inst/sreg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.338    genblk1[1].note_proc_inst/sreg_reg[10]_i_2_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.557 r  genblk1[1].note_proc_inst/sreg_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.665    14.221    genblk1[1].note_proc_inst/sreg_reg[15]_i_2_n_7
    SLICE_X6Y61          LUT4 (Prop_lut4_I0_O)        0.295    14.516 r  genblk1[1].note_proc_inst/sreg[11]_i_1/O
                         net (fo=1, routed)           0.000    14.516    dac_inst/D[11]
    SLICE_X6Y61          FDRE                                         r  dac_inst/sreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[7]
                            (input port)
  Destination:            dac_inst/sreg_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.251ns  (logic 4.385ns (30.769%)  route 9.866ns (69.231%))
  Logic Levels:           12  (CARRY4=4 IBUF=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  switches[7] (IN)
                         net (fo=0)                   0.000     0.000    switches[7]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[7]_inst/O
                         net (fo=29, routed)          4.371     5.868    genblk1[7].note_proc_inst/switches_IBUF[0]
    SLICE_X6Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.992 r  genblk1[7].note_proc_inst/sreg[6]_i_44/O
                         net (fo=2, routed)           1.040     7.032    genblk1[0].note_proc_inst/note_audio[7][1]
    SLICE_X8Y52          LUT3 (Prop_lut3_I2_O)        0.150     7.182 r  genblk1[0].note_proc_inst/sreg[6]_i_26/O
                         net (fo=2, routed)           0.859     8.041    genblk1[0].note_proc_inst/sreg[6]_i_26_n_0
    SLICE_X8Y52          LUT4 (Prop_lut4_I3_O)        0.348     8.389 r  genblk1[0].note_proc_inst/sreg[6]_i_29/O
                         net (fo=1, routed)           0.000     8.389    genblk1[0].note_proc_inst/sreg[6]_i_29_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.769 r  genblk1[0].note_proc_inst/sreg_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.769    genblk1[0].note_proc_inst/sreg_reg[6]_i_17_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.092 r  genblk1[0].note_proc_inst/sreg_reg[10]_i_17/O[1]
                         net (fo=3, routed)           1.439    10.531    genblk1[1].note_proc_inst/sreg[6]_i_7_0[1]
    SLICE_X7Y58          LUT3 (Prop_lut3_I2_O)        0.306    10.837 r  genblk1[1].note_proc_inst/sreg[6]_i_16/O
                         net (fo=2, routed)           0.533    11.370    genblk1[1].note_proc_inst/sreg[6]_i_16_n_0
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.124    11.494 r  genblk1[1].note_proc_inst/sreg[6]_i_4/O
                         net (fo=2, routed)           0.821    12.315    genblk1[1].note_proc_inst/sreg[6]_i_4_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.124    12.439 r  genblk1[1].note_proc_inst/sreg[6]_i_8/O
                         net (fo=1, routed)           0.000    12.439    genblk1[1].note_proc_inst/sreg[6]_i_8_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.819 r  genblk1[1].note_proc_inst/sreg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.819    genblk1[1].note_proc_inst/sreg_reg[6]_i_2_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.142 r  genblk1[1].note_proc_inst/sreg_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.803    13.945    genblk1[1].note_proc_inst/sreg_reg[10]_i_2_n_6
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.306    14.251 r  genblk1[1].note_proc_inst/sreg[8]_i_1/O
                         net (fo=1, routed)           0.000    14.251    dac_inst/D[8]
    SLICE_X5Y59          FDRE                                         r  dac_inst/sreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[7]
                            (input port)
  Destination:            dac_inst/sreg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.149ns  (logic 4.270ns (30.179%)  route 9.879ns (69.821%))
  Logic Levels:           12  (CARRY4=4 IBUF=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  switches[7] (IN)
                         net (fo=0)                   0.000     0.000    switches[7]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[7]_inst/O
                         net (fo=29, routed)          4.371     5.868    genblk1[7].note_proc_inst/switches_IBUF[0]
    SLICE_X6Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.992 r  genblk1[7].note_proc_inst/sreg[6]_i_44/O
                         net (fo=2, routed)           1.040     7.032    genblk1[0].note_proc_inst/note_audio[7][1]
    SLICE_X8Y52          LUT3 (Prop_lut3_I2_O)        0.150     7.182 r  genblk1[0].note_proc_inst/sreg[6]_i_26/O
                         net (fo=2, routed)           0.859     8.041    genblk1[0].note_proc_inst/sreg[6]_i_26_n_0
    SLICE_X8Y52          LUT4 (Prop_lut4_I3_O)        0.348     8.389 r  genblk1[0].note_proc_inst/sreg[6]_i_29/O
                         net (fo=1, routed)           0.000     8.389    genblk1[0].note_proc_inst/sreg[6]_i_29_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.769 r  genblk1[0].note_proc_inst/sreg_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.769    genblk1[0].note_proc_inst/sreg_reg[6]_i_17_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.092 r  genblk1[0].note_proc_inst/sreg_reg[10]_i_17/O[1]
                         net (fo=3, routed)           1.439    10.531    genblk1[1].note_proc_inst/sreg[6]_i_7_0[1]
    SLICE_X7Y58          LUT3 (Prop_lut3_I2_O)        0.306    10.837 r  genblk1[1].note_proc_inst/sreg[6]_i_16/O
                         net (fo=2, routed)           0.533    11.370    genblk1[1].note_proc_inst/sreg[6]_i_16_n_0
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.124    11.494 r  genblk1[1].note_proc_inst/sreg[6]_i_4/O
                         net (fo=2, routed)           0.821    12.315    genblk1[1].note_proc_inst/sreg[6]_i_4_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.124    12.439 r  genblk1[1].note_proc_inst/sreg[6]_i_8/O
                         net (fo=1, routed)           0.000    12.439    genblk1[1].note_proc_inst/sreg[6]_i_8_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.819 r  genblk1[1].note_proc_inst/sreg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.819    genblk1[1].note_proc_inst/sreg_reg[6]_i_2_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.038 r  genblk1[1].note_proc_inst/sreg_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.816    13.854    genblk1[1].note_proc_inst/sreg_reg[10]_i_2_n_7
    SLICE_X5Y58          LUT4 (Prop_lut4_I0_O)        0.295    14.149 r  genblk1[1].note_proc_inst/sreg[7]_i_1/O
                         net (fo=1, routed)           0.000    14.149    dac_inst/D[7]
    SLICE_X5Y58          FDRE                                         r  dac_inst/sreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[7]
                            (input port)
  Destination:            dac_inst/sreg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.077ns  (logic 3.929ns (27.911%)  route 10.148ns (72.089%))
  Logic Levels:           11  (CARRY4=3 IBUF=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  switches[7] (IN)
                         net (fo=0)                   0.000     0.000    switches[7]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[7]_inst/O
                         net (fo=29, routed)          4.726     6.223    genblk1[7].note_proc_inst/switches_IBUF[0]
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124     6.347 r  genblk1[7].note_proc_inst/sreg[10]_i_46/O
                         net (fo=2, routed)           1.171     7.518    genblk1[0].note_proc_inst/note_audio[7][5]
    SLICE_X8Y53          LUT3 (Prop_lut3_I2_O)        0.152     7.670 r  genblk1[0].note_proc_inst/sreg[10]_i_26/O
                         net (fo=2, routed)           0.859     8.529    genblk1[0].note_proc_inst/sreg[10]_i_26_n_0
    SLICE_X8Y53          LUT4 (Prop_lut4_I3_O)        0.348     8.877 r  genblk1[0].note_proc_inst/sreg[10]_i_30/O
                         net (fo=1, routed)           0.000     8.877    genblk1[0].note_proc_inst/sreg[10]_i_30_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.257 r  genblk1[0].note_proc_inst/sreg_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.257    genblk1[0].note_proc_inst/sreg_reg[10]_i_17_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.580 r  genblk1[0].note_proc_inst/sreg_reg[15]_i_15/O[1]
                         net (fo=3, routed)           1.127    10.707    genblk1[1].note_proc_inst/sreg[10]_i_7_0[1]
    SLICE_X7Y60          LUT3 (Prop_lut3_I2_O)        0.306    11.013 r  genblk1[1].note_proc_inst/sreg[10]_i_16/O
                         net (fo=2, routed)           0.815    11.828    genblk1[1].note_proc_inst/sreg[10]_i_16_n_0
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.124    11.952 r  genblk1[1].note_proc_inst/sreg[10]_i_4/O
                         net (fo=2, routed)           0.882    12.834    genblk1[1].note_proc_inst/sreg[10]_i_4_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124    12.958 r  genblk1[1].note_proc_inst/sreg[10]_i_8/O
                         net (fo=1, routed)           0.000    12.958    genblk1[1].note_proc_inst/sreg[10]_i_8_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    13.208 r  genblk1[1].note_proc_inst/sreg_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.569    13.776    genblk1[1].note_proc_inst/sreg_reg[10]_i_2_n_5
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.301    14.077 r  genblk1[1].note_proc_inst/sreg[9]_i_1/O
                         net (fo=1, routed)           0.000    14.077    dac_inst/D[9]
    SLICE_X5Y59          FDRE                                         r  dac_inst/sreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[7]
                            (input port)
  Destination:            dac_inst/sreg_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.050ns  (logic 4.037ns (28.734%)  route 10.013ns (71.266%))
  Logic Levels:           11  (CARRY4=3 IBUF=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  switches[7] (IN)
                         net (fo=0)                   0.000     0.000    switches[7]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[7]_inst/O
                         net (fo=29, routed)          4.726     6.223    genblk1[7].note_proc_inst/switches_IBUF[0]
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124     6.347 r  genblk1[7].note_proc_inst/sreg[10]_i_46/O
                         net (fo=2, routed)           1.171     7.518    genblk1[0].note_proc_inst/note_audio[7][5]
    SLICE_X8Y53          LUT3 (Prop_lut3_I2_O)        0.152     7.670 r  genblk1[0].note_proc_inst/sreg[10]_i_26/O
                         net (fo=2, routed)           0.859     8.529    genblk1[0].note_proc_inst/sreg[10]_i_26_n_0
    SLICE_X8Y53          LUT4 (Prop_lut4_I3_O)        0.348     8.877 r  genblk1[0].note_proc_inst/sreg[10]_i_30/O
                         net (fo=1, routed)           0.000     8.877    genblk1[0].note_proc_inst/sreg[10]_i_30_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.257 r  genblk1[0].note_proc_inst/sreg_reg[10]_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.257    genblk1[0].note_proc_inst/sreg_reg[10]_i_17_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.580 r  genblk1[0].note_proc_inst/sreg_reg[15]_i_15/O[1]
                         net (fo=3, routed)           1.127    10.707    genblk1[1].note_proc_inst/sreg[10]_i_7_0[1]
    SLICE_X7Y60          LUT3 (Prop_lut3_I2_O)        0.306    11.013 r  genblk1[1].note_proc_inst/sreg[10]_i_16/O
                         net (fo=2, routed)           0.815    11.828    genblk1[1].note_proc_inst/sreg[10]_i_16_n_0
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.124    11.952 r  genblk1[1].note_proc_inst/sreg[10]_i_4/O
                         net (fo=2, routed)           0.882    12.834    genblk1[1].note_proc_inst/sreg[10]_i_4_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124    12.958 r  genblk1[1].note_proc_inst/sreg[10]_i_8/O
                         net (fo=1, routed)           0.000    12.958    genblk1[1].note_proc_inst/sreg[10]_i_8_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.310 r  genblk1[1].note_proc_inst/sreg_reg[10]_i_2/O[3]
                         net (fo=1, routed)           0.433    13.743    genblk1[1].note_proc_inst/sreg_reg[10]_i_2_n_4
    SLICE_X5Y61          LUT4 (Prop_lut4_I0_O)        0.307    14.050 r  genblk1[1].note_proc_inst/sreg[10]_i_1/O
                         net (fo=1, routed)           0.000    14.050    dac_inst/D[10]
    SLICE_X5Y61          FDRE                                         r  dac_inst/sreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[7]
                            (input port)
  Destination:            dac_inst/sreg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.989ns  (logic 4.035ns (28.844%)  route 9.954ns (71.156%))
  Logic Levels:           11  (CARRY4=3 IBUF=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  switches[7] (IN)
                         net (fo=0)                   0.000     0.000    switches[7]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  switches_IBUF[7]_inst/O
                         net (fo=29, routed)          4.371     5.868    genblk1[7].note_proc_inst/switches_IBUF[0]
    SLICE_X6Y48          LUT6 (Prop_lut6_I0_O)        0.124     5.992 r  genblk1[7].note_proc_inst/sreg[6]_i_44/O
                         net (fo=2, routed)           1.040     7.032    genblk1[0].note_proc_inst/note_audio[7][1]
    SLICE_X8Y52          LUT3 (Prop_lut3_I2_O)        0.150     7.182 r  genblk1[0].note_proc_inst/sreg[6]_i_26/O
                         net (fo=2, routed)           0.859     8.041    genblk1[0].note_proc_inst/sreg[6]_i_26_n_0
    SLICE_X8Y52          LUT4 (Prop_lut4_I3_O)        0.348     8.389 r  genblk1[0].note_proc_inst/sreg[6]_i_29/O
                         net (fo=1, routed)           0.000     8.389    genblk1[0].note_proc_inst/sreg[6]_i_29_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.769 r  genblk1[0].note_proc_inst/sreg_reg[6]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.769    genblk1[0].note_proc_inst/sreg_reg[6]_i_17_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.092 r  genblk1[0].note_proc_inst/sreg_reg[10]_i_17/O[1]
                         net (fo=3, routed)           1.439    10.531    genblk1[1].note_proc_inst/sreg[6]_i_7_0[1]
    SLICE_X7Y58          LUT3 (Prop_lut3_I2_O)        0.306    10.837 r  genblk1[1].note_proc_inst/sreg[6]_i_16/O
                         net (fo=2, routed)           0.533    11.370    genblk1[1].note_proc_inst/sreg[6]_i_16_n_0
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.124    11.494 r  genblk1[1].note_proc_inst/sreg[6]_i_4/O
                         net (fo=2, routed)           0.821    12.315    genblk1[1].note_proc_inst/sreg[6]_i_4_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.124    12.439 r  genblk1[1].note_proc_inst/sreg[6]_i_8/O
                         net (fo=1, routed)           0.000    12.439    genblk1[1].note_proc_inst/sreg[6]_i_8_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.791 r  genblk1[1].note_proc_inst/sreg_reg[6]_i_2/O[3]
                         net (fo=1, routed)           0.891    13.682    genblk1[1].note_proc_inst/sreg_reg[6]_i_2_n_4
    SLICE_X9Y58          LUT4 (Prop_lut4_I0_O)        0.307    13.989 r  genblk1[1].note_proc_inst/sreg[6]_i_1/O
                         net (fo=1, routed)           0.000    13.989    dac_inst/D[6]
    SLICE_X9Y58          FDRE                                         r  dac_inst/sreg_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac_inst/sreg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.191ns (65.149%)  route 0.102ns (34.851%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE                         0.000     0.000 r  dac_inst/sreg_reg[10]/C
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dac_inst/sreg_reg[10]/Q
                         net (fo=1, routed)           0.102     0.248    genblk1[1].note_proc_inst/Q[8]
    SLICE_X6Y61          LUT4 (Prop_lut4_I3_O)        0.045     0.293 r  genblk1[1].note_proc_inst/sreg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.293    dac_inst/D[11]
    SLICE_X6Y61          FDRE                                         r  dac_inst/sreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_inst/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.249ns (81.304%)  route 0.057ns (18.696%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE                         0.000     0.000 r  dac_inst/sreg_reg[1]/C
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.151     0.151 r  dac_inst/sreg_reg[1]/Q
                         net (fo=1, routed)           0.057     0.208    genblk1[0].note_proc_inst/Q[1]
    SLICE_X8Y58          LUT4 (Prop_lut4_I3_O)        0.098     0.306 r  genblk1[0].note_proc_inst/sreg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.306    dac_inst/D[2]
    SLICE_X8Y58          FDRE                                         r  dac_inst/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_inst/sreg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.191ns (54.712%)  route 0.158ns (45.288%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE                         0.000     0.000 r  dac_inst/sreg_reg[5]/C
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dac_inst/sreg_reg[5]/Q
                         net (fo=1, routed)           0.158     0.304    genblk1[1].note_proc_inst/Q[3]
    SLICE_X9Y58          LUT4 (Prop_lut4_I3_O)        0.045     0.349 r  genblk1[1].note_proc_inst/sreg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.349    dac_inst/D[6]
    SLICE_X9Y58          FDRE                                         r  dac_inst/sreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_inst/sreg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_inst/sreg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.191ns (54.712%)  route 0.158ns (45.288%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE                         0.000     0.000 r  dac_inst/sreg_reg[8]/C
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dac_inst/sreg_reg[8]/Q
                         net (fo=1, routed)           0.158     0.304    genblk1[1].note_proc_inst/Q[6]
    SLICE_X5Y59          LUT4 (Prop_lut4_I3_O)        0.045     0.349 r  genblk1[1].note_proc_inst/sreg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.349    dac_inst/D[9]
    SLICE_X5Y59          FDRE                                         r  dac_inst/sreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tcount_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  tcount_reg[7]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tcount_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    tcount_reg[7]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  tcount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    tcount_reg[4]_i_1_n_4
    SLICE_X3Y73          FDRE                                         r  tcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[0].note_proc_inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[0].note_proc_inst/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE                         0.000     0.000 r  genblk1[0].note_proc_inst/count_reg[15]/C
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[0].note_proc_inst/count_reg[15]/Q
                         net (fo=15, routed)          0.120     0.261    genblk1[0].note_proc_inst/count_reg[15]
    SLICE_X7Y51          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  genblk1[0].note_proc_inst/count_reg[12]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.369    genblk1[0].note_proc_inst/count_reg[12]_i_1__6_n_4
    SLICE_X7Y51          FDRE                                         r  genblk1[0].note_proc_inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[3].note_proc_inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[3].note_proc_inst/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDRE                         0.000     0.000 r  genblk1[3].note_proc_inst/count_reg[15]/C
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[3].note_proc_inst/count_reg[15]/Q
                         net (fo=15, routed)          0.120     0.261    genblk1[3].note_proc_inst/count_reg[15]
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  genblk1[3].note_proc_inst/count_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.369    genblk1[3].note_proc_inst/count_reg[12]_i_1__1_n_4
    SLICE_X13Y66         FDRE                                         r  genblk1[3].note_proc_inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[4].note_proc_inst/count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[4].note_proc_inst/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE                         0.000     0.000 r  genblk1[4].note_proc_inst/count_reg[11]/C
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[4].note_proc_inst/count_reg[11]/Q
                         net (fo=4, routed)           0.120     0.261    genblk1[4].note_proc_inst/count_reg[11]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  genblk1[4].note_proc_inst/count_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.369    genblk1[4].note_proc_inst/count_reg[8]_i_1__2_n_4
    SLICE_X3Y65          FDRE                                         r  genblk1[4].note_proc_inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[4].note_proc_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[4].note_proc_inst/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE                         0.000     0.000 r  genblk1[4].note_proc_inst/count_reg[7]/C
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[4].note_proc_inst/count_reg[7]/Q
                         net (fo=4, routed)           0.120     0.261    genblk1[4].note_proc_inst/count_reg[7]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  genblk1[4].note_proc_inst/count_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.369    genblk1[4].note_proc_inst/count_reg[4]_i_1__2_n_4
    SLICE_X3Y64          FDRE                                         r  genblk1[4].note_proc_inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[0].note_proc_inst/count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[0].note_proc_inst/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE                         0.000     0.000 r  genblk1[0].note_proc_inst/count_reg[11]/C
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[0].note_proc_inst/count_reg[11]/Q
                         net (fo=4, routed)           0.120     0.261    genblk1[0].note_proc_inst/count_reg[11]
    SLICE_X7Y50          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  genblk1[0].note_proc_inst/count_reg[8]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     0.369    genblk1[0].note_proc_inst/count_reg[8]_i_1__6_n_4
    SLICE_X7Y50          FDRE                                         r  genblk1[0].note_proc_inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------





