

================================================================
== Vivado HLS Report for 'scaleRange'
================================================================
* Date:           Wed May 29 00:35:22 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        RC_Receiver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.625|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|     74|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      9|     217|     77|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      9|
|Register         |        -|      -|      63|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     12|     280|    160|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      5|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |rcReceiver_mul_43bkb_U1  |rcReceiver_mul_43bkb  |        0|      9|  217|  77|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      9|  217|  77|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_fu_51_p2  |     *    |      3|  0|  40|          27|          16|
    |r_V_fu_42_p2       |     +    |      0|  0|  34|          27|          25|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      3|  0|  74|          54|          41|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   13|         26|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   13|         26|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_ce_reg          |   1|   0|    1|          0|
    |ap_return_int_reg  |  13|   0|   13|          0|
    |r_V_reg_94         |  11|   0|   27|         16|
    |tmp_1_reg_99       |  27|   0|   27|          0|
    |x_int_reg          |  11|   0|   11|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  63|   0|   79|         16|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  scaleRange  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  scaleRange  | return value |
|ap_return  | out |   13| ap_ctrl_hs |  scaleRange  | return value |
|ap_ce      |  in |    1| ap_ctrl_hs |  scaleRange  | return value |
|x          |  in |   11|   ap_none  |       x      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %x)"   --->   Operation 5 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_s = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %x_read, i16 0)" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 6 'bitconcatenate' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.40ns)   --->   "%r_V = add i27 %p_Val2_s, -13107200" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 7 'add' 'r_V' <Predicate = true> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.18>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%OP2_V_cast = zext i27 %r_V to i43" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 8 'zext' 'OP2_V_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (7.18ns)   --->   "%p_Val2_1 = mul i43 %OP2_V_cast, 65464" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 9 'mul' 'p_Val2_1' <Predicate = true> <Delay = 7.18> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_1 = call i27 @_ssdm_op_PartSelect.i27.i43.i32.i32(i43 %p_Val2_1, i32 16, i32 42)" [RC_Receiver/RC_Receiver.cpp:100]   --->   Operation 10 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.62>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_4 = call i43 @_ssdm_op_BitConcatenate.i43.i27.i16(i27 %tmp_1, i16 0)" [RC_Receiver/RC_Receiver.cpp:102]   --->   Operation 11 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%zext_cast = zext i43 %tmp_4 to i87" [RC_Receiver/RC_Receiver.cpp:102]   --->   Operation 12 'zext' 'zext_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [2/2] (8.62ns)   --->   "%mul = mul i87 %zext_cast, 11258999068427" [RC_Receiver/RC_Receiver.cpp:102]   --->   Operation 13 'mul' 'mul' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.62>
ST_4 : Operation 14 [1/2] (8.62ns)   --->   "%mul = mul i87 %zext_cast, 11258999068427" [RC_Receiver/RC_Receiver.cpp:102]   --->   Operation 14 'mul' 'mul' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i13 @_ssdm_op_PartSelect.i13.i87.i32.i32(i87 %mul, i32 73, i32 85)" [RC_Receiver/RC_Receiver.cpp:102]   --->   Operation 15 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "ret i13 %tmp" [RC_Receiver/RC_Receiver.cpp:102]   --->   Operation 16 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read      (read          ) [ 00000]
p_Val2_s    (bitconcatenate) [ 00000]
r_V         (add           ) [ 01100]
OP2_V_cast  (zext          ) [ 00000]
p_Val2_1    (mul           ) [ 00000]
tmp_1       (partselect    ) [ 01010]
tmp_4       (bitconcatenate) [ 00000]
zext_cast   (zext          ) [ 01001]
mul         (mul           ) [ 00000]
tmp         (partselect    ) [ 00000]
StgValue_16 (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i11.i16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i27.i16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i87.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="x_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="11" slack="0"/>
<pin id="30" dir="0" index="1" bw="11" slack="0"/>
<pin id="31" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="p_Val2_s_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="27" slack="0"/>
<pin id="36" dir="0" index="1" bw="11" slack="0"/>
<pin id="37" dir="0" index="2" bw="1" slack="0"/>
<pin id="38" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="r_V_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="27" slack="0"/>
<pin id="44" dir="0" index="1" bw="25" slack="0"/>
<pin id="45" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="OP2_V_cast_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="27" slack="1"/>
<pin id="50" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_cast/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="p_Val2_1_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="27" slack="0"/>
<pin id="53" dir="0" index="1" bw="17" slack="0"/>
<pin id="54" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="tmp_1_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="27" slack="0"/>
<pin id="59" dir="0" index="1" bw="43" slack="0"/>
<pin id="60" dir="0" index="2" bw="6" slack="0"/>
<pin id="61" dir="0" index="3" bw="7" slack="0"/>
<pin id="62" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="tmp_4_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="43" slack="0"/>
<pin id="69" dir="0" index="1" bw="27" slack="1"/>
<pin id="70" dir="0" index="2" bw="1" slack="0"/>
<pin id="71" dir="1" index="3" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="zext_cast_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="43" slack="0"/>
<pin id="76" dir="1" index="1" bw="87" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="43" slack="0"/>
<pin id="80" dir="0" index="1" bw="45" slack="0"/>
<pin id="81" dir="1" index="2" bw="87" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="13" slack="0"/>
<pin id="86" dir="0" index="1" bw="87" slack="0"/>
<pin id="87" dir="0" index="2" bw="8" slack="0"/>
<pin id="88" dir="0" index="3" bw="8" slack="0"/>
<pin id="89" dir="1" index="4" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="94" class="1005" name="r_V_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="27" slack="1"/>
<pin id="96" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="99" class="1005" name="tmp_1_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="27" slack="1"/>
<pin id="101" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="104" class="1005" name="zext_cast_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="87" slack="1"/>
<pin id="106" dir="1" index="1" bw="87" slack="1"/>
</pin_list>
<bind>
<opset="zext_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="2" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="28" pin="2"/><net_sink comp="34" pin=1"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="46"><net_src comp="34" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="55"><net_src comp="48" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="64"><net_src comp="51" pin="2"/><net_sink comp="57" pin=1"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="57" pin=2"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="57" pin=3"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="67" pin=2"/></net>

<net id="77"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="74" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="78" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="97"><net_src comp="42" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="102"><net_src comp="57" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="107"><net_src comp="74" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="78" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {}
 - Input state : 
	Port: scaleRange : x | {1 }
  - Chain level:
	State 1
		r_V : 1
	State 2
		p_Val2_1 : 1
		tmp_1 : 2
	State 3
		zext_cast : 1
		mul : 2
	State 4
		tmp : 1
		StgValue_16 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|    mul   |   p_Val2_1_fu_51  |    3    |    0    |    40   |
|          |     grp_fu_78     |    9    |   217   |    77   |
|----------|-------------------|---------|---------|---------|
|    add   |     r_V_fu_42     |    0    |    0    |    34   |
|----------|-------------------|---------|---------|---------|
|   read   | x_read_read_fu_28 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|bitconcatenate|   p_Val2_s_fu_34  |    0    |    0    |    0    |
|          |    tmp_4_fu_67    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   zext   |  OP2_V_cast_fu_48 |    0    |    0    |    0    |
|          |  zext_cast_fu_74  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|partselect|    tmp_1_fu_57    |    0    |    0    |    0    |
|          |     tmp_fu_84     |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    12   |   217   |   151   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|    r_V_reg_94   |   27   |
|   tmp_1_reg_99  |   27   |
|zext_cast_reg_104|   87   |
+-----------------+--------+
|      Total      |   141  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_78 |  p0  |   2  |  43  |   86   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   86   ||  1.769  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   217  |   151  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   141  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    1   |   358  |   160  |
+-----------+--------+--------+--------+--------+
