#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000092fd80 .scope module, "full_adder_tb" "full_adder_tb" 2 6;
 .timescale -9 -9;
v0000000000985020_0 .net "c", 0 0, L_0000000000985860;  1 drivers
v00000000009853e0_0 .net "s", 0 0, L_0000000000985660;  1 drivers
v0000000000984800_0 .var "x", 0 0;
v0000000000984b20_0 .var "y", 0 0;
v00000000009850c0_0 .var "z", 0 0;
S_0000000000924700 .scope module, "DUT" "full_adder" 2 13, 3 5 0, S_000000000092fd80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "Z"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "carr"
L_0000000000985860 .functor OR 1, L_000000000092fb20, L_0000000000985760, C4<0>, C4<0>;
v00000000009843f0_0 .net "A", 0 0, v0000000000984800_0;  1 drivers
v0000000000984490_0 .net "B", 0 0, v0000000000984b20_0;  1 drivers
v0000000000984bc0_0 .net "Z", 0 0, v00000000009850c0_0;  1 drivers
v00000000009852a0_0 .net "c1", 0 0, L_000000000092fb20;  1 drivers
v0000000000984a80_0 .net "c2", 0 0, L_0000000000985760;  1 drivers
v0000000000984ee0_0 .net "carr", 0 0, L_0000000000985860;  alias, 1 drivers
v0000000000984f80_0 .net "s1", 0 0, L_000000000092ff00;  1 drivers
v0000000000985340_0 .net "sum", 0 0, L_0000000000985660;  alias, 1 drivers
S_0000000000924880 .scope module, "HA1" "half_adder" 3 17, 4 1 0, S_0000000000924700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "x"
    .port_info 1 /INPUT 1 "y"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_000000000092ff00 .functor XOR 1, v0000000000984800_0, v0000000000984b20_0, C4<0>, C4<0>;
L_000000000092fb20 .functor AND 1, v0000000000984800_0, v0000000000984b20_0, C4<1>, C4<1>;
v0000000000924a00_0 .net "carry", 0 0, L_000000000092fb20;  alias, 1 drivers
v00000000008f2da0_0 .net "sum", 0 0, L_000000000092ff00;  alias, 1 drivers
v00000000008f2e40_0 .net "x", 0 0, v0000000000984800_0;  alias, 1 drivers
v00000000008f2ee0_0 .net "y", 0 0, v0000000000984b20_0;  alias, 1 drivers
S_00000000008f2f80 .scope module, "HA2" "half_adder" 3 18, 4 1 0, S_0000000000924700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "x"
    .port_info 1 /INPUT 1 "y"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0000000000985660 .functor XOR 1, L_000000000092ff00, v00000000009850c0_0, C4<0>, C4<0>;
L_0000000000985760 .functor AND 1, L_000000000092ff00, v00000000009850c0_0, C4<1>, C4<1>;
v00000000008f3100_0 .net "carry", 0 0, L_0000000000985760;  alias, 1 drivers
v0000000000984210_0 .net "sum", 0 0, L_0000000000985660;  alias, 1 drivers
v00000000009842b0_0 .net "x", 0 0, L_000000000092ff00;  alias, 1 drivers
v0000000000984350_0 .net "y", 0 0, v00000000009850c0_0;  alias, 1 drivers
    .scope S_000000000092fd80;
T_0 ;
    %vpi_call 2 17 "$monitor", "x=%b, y=%b, z=%b, sum=%b, carry=%b", v0000000000984800_0, v0000000000984b20_0, v00000000009850c0_0, v00000000009853e0_0, v0000000000985020_0 {0 0 0};
    %vpi_call 2 18 "$dumpfile", "fa_tb.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000092fd80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000984800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000984b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009850c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000984800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000984b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009850c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000984800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000984b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009850c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000984800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000984b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009850c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000984800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000984b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009850c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000984800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000984b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009850c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000984800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000984b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009850c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000984800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000984b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009850c0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "full_adder_tb.v";
    "./full_adder.v";
    "./half_adder.v";
