#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Mon Jan 16 17:16:50 2017
# Process ID: 11004
# Current directory: D:/Projects/z_eth/z_eth.runs/impl_1
# Command line: vivado.exe -log z_eth_top.vdi -applog -messageDb vivado.pb -mode batch -source z_eth_top.tcl -notrace
# Log file: D:/Projects/z_eth/z_eth.runs/impl_1/z_eth_top.vdi
# Journal file: D:/Projects/z_eth/z_eth.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source z_eth_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 616 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_processing_system7_0_0/z_eth_processing_system7_0_0.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_processing_system7_0_0/z_eth_processing_system7_0_0.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst'
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/bd_8314_eth_buf_0_board.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0'
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/bd_8314_eth_buf_0_board.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0'
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_board.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0'
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_board.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0'
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0'
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0'
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_dma_0_0/z_eth_axi_dma_0_0.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_dma_0_0/z_eth_axi_dma_0_0.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0'
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_proc_sys_reset_0_0/z_eth_proc_sys_reset_0_0_board.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_proc_sys_reset_0_0/z_eth_proc_sys_reset_0_0_board.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_proc_sys_reset_0_0/z_eth_proc_sys_reset_0_0.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_proc_sys_reset_0_0/z_eth_proc_sys_reset_0_0.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/proc_sys_reset_0/U0'
Parsing XDC File [D:/Projects/z_eth/z_eth.srcs/constrs_1/new/z_eth_top.xdc]
Finished Parsing XDC File [D:/Projects/z_eth/z_eth.srcs/constrs_1/new/z_eth_top.xdc]
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_8314_eth_buf_0.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_8314_eth_buf_0.xdc:64]
INFO: [Timing 38-2] Deriving generated clocks [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_8314_eth_buf_0.xdc:64]
all_fanin: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1031.012 ; gain = 472.176
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_8314_eth_buf_0.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0'
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clocks.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0'
INFO: [Vivado 12-3272] Current instance is the top level cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0' of design 'design_1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clocks.xdc:29]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clocks.xdc:29]
INFO: [Vivado 12-3272] Current instance is the top level cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0' of design 'design_1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clocks.xdc:30]
INFO: [Vivado 12-3272] Current instance is the top level cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0' of design 'design_1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clocks.xdc:53]
INFO: [Vivado 12-3272] Current instance is the top level cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0' of design 'design_1' [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clocks.xdc:54]
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clocks.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0'
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_dma_0_0/z_eth_axi_dma_0_0_clocks.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_dma_0_0/z_eth_axi_dma_0_0_clocks.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0'
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_us_0/z_eth_auto_us_0_clocks.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_us_0/z_eth_auto_us_0_clocks.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_us_1/z_eth_auto_us_1_clocks.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_us_1/z_eth_auto_us_1_clocks.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_us_2/z_eth_auto_us_2_clocks.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s02_couplers/auto_us/inst'
Finished Parsing XDC File [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_auto_us_2/z_eth_auto_us_2_clocks.xdc] for cell 'z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s02_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 123 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 11 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 22 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 88 instances

link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1040.652 ; gain = 810.078
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1040.652 ; gain = 0.000
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: acb29e50

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17dd00ba8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1040.652 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 5 load pin(s).
INFO: [Opt 31-10] Eliminated 414 cells.
Phase 2 Constant Propagation | Checksum: b450c8df

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1040.652 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2005 unconnected nets.
INFO: [Opt 31-11] Eliminated 790 unconnected cells.
Phase 3 Sweep | Checksum: c5a65396

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1040.652 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1040.652 ; gain = 0.000
Ending Logic Optimization Task | Checksum: c5a65396

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1040.652 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 10 BRAM(s) out of a total of 17 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 13 newly gated: 4 Total Ports: 34
Ending PowerOpt Patch Enables Task | Checksum: a33707c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1270.352 ; gain = 0.000
Ending Power Optimization Task | Checksum: a33707c4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1270.352 ; gain = 229.699
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1270.352 ; gain = 229.699
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1270.352 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Projects/z_eth/z_eth.runs/impl_1/z_eth_top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1270.352 ; gain = 0.000
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 26a4f396

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1270.352 ; gain = 0.000
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS33
	FIXED_IO_mio[26] of IOStandard LVCMOS33
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 26a4f396

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 26a4f396

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: fe7b1356

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1270.352 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d3c431ca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 269f93fa1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1270.352 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 18d3e65be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1270.352 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 18d3e65be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 18d3e65be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1270.352 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18d3e65be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1a8f38c5b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a8f38c5b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 130502b53

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1121fcaf4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1121fcaf4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d532fc62

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1d532fc62

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 11fb301aa

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1803df8ba

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1803df8ba

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1052b1ba9

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 1270.352 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1052b1ba9

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [d:/Projects/z_eth/z_eth.srcs/sources_1/bd/z_eth/ip/z_eth_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_8314_eth_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1504199e8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.025. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 17bf87d25

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 1270.352 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 17bf87d25

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 17bf87d25

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 17bf87d25

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 17bf87d25

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1be72343f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 1270.352 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1be72343f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 1270.352 ; gain = 0.000
Ending Placer Task | Checksum: 1ab2e36cc

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 1270.352 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1270.352 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1270.352 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1270.352 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1270.352 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1270.352 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS33 (FIXED_IO_mio[27], FIXED_IO_mio[26]); LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 52 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c73daa21 ConstDB: 0 ShapeSum: e3f08cab RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e6311170

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e6311170

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e6311170

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e6311170

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1270.352 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1302ea6cc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1270.352 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.081  | TNS=0.000  | WHS=-0.303 | THS=-261.705|

Phase 2 Router Initialization | Checksum: d1bbd399

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 120639f4d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1784
 Number of Nodes with overlaps = 176
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 13cf70afd

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 1270.352 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.066  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18f115ee8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1dad17a61

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 1270.352 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.066  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1bd228d76

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 1270.352 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1bd228d76

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ef83172e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 1270.352 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.066  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1ef83172e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ef83172e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 1270.352 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1ef83172e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1603bb27a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 1270.352 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.066  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a7a56420

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1270.352 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1a7a56420

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.57179 %
  Global Horizontal Routing Utilization  = 11.54 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16d9b6d45

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16d9b6d45

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1abef8a1d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 1270.352 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.066  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1abef8a1d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 1270.352 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 1270.352 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 1270.352 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1270.352 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Projects/z_eth/z_eth.runs/impl_1/z_eth_top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
INFO: [Common 17-206] Exiting Vivado at Mon Jan 16 17:19:10 2017...
