Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Wed Dec 19 22:00:59 2018
| Host         : Waitee-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led_top_timing_summary_routed.rpt -pb led_top_timing_summary_routed.pb -rpx led_top_timing_summary_routed.rpx -warn_on_violation
| Design       : led_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: led/module/t_timer_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.106        0.000                      0                   79        0.144        0.000                      0                   79        3.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.106        0.000                      0                   79        0.144        0.000                      0                   79        3.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 2.356ns (60.185%)  route 1.559ns (39.815%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 13.463 - 8.000 ) 
    Source Clock Delay      (SCD):    5.946ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.848     5.946    led/module/sysclk_IBUF_BUFG
    SLICE_X110Y77        FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDCE (Prop_fdce_C_Q)         0.419     6.365 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.746     7.111    led/module/s_time[1]
    SLICE_X112Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.923 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.923    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X112Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.040 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.040    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X112Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.157 r  led/module/s_time_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.157    led/module/s_time_reg[12]_i_2_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.274 r  led/module/s_time_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.274    led/module/s_time_reg[16]_i_2_n_0
    SLICE_X112Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.391 r  led/module/s_time_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.391    led/module/s_time_reg[20]_i_2_n_0
    SLICE_X112Y81        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.714 r  led/module/s_time_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.812     9.526    led/module/data0[22]
    SLICE_X113Y80        LUT3 (Prop_lut3_I2_O)        0.334     9.860 r  led/module/s_time[22]_i_1/O
                         net (fo=1, routed)           0.000     9.860    led/module/s_time_0[22]
    SLICE_X113Y80        FDCE                                         r  led/module/s_time_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.675    13.463    led/module/sysclk_IBUF_BUFG
    SLICE_X113Y80        FDCE                                         r  led/module/s_time_reg[22]/C
                         clock pessimism              0.464    13.927    
                         clock uncertainty           -0.035    13.891    
    SLICE_X113Y80        FDCE (Setup_fdce_C_D)        0.075    13.966    led/module/s_time_reg[22]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 2.234ns (58.191%)  route 1.605ns (41.809%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 13.463 - 8.000 ) 
    Source Clock Delay      (SCD):    5.946ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.848     5.946    led/module/sysclk_IBUF_BUFG
    SLICE_X110Y77        FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDCE (Prop_fdce_C_Q)         0.419     6.365 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.746     7.111    led/module/s_time[1]
    SLICE_X112Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.923 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.923    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X112Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.040 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.040    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X112Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.157 r  led/module/s_time_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.157    led/module/s_time_reg[12]_i_2_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.274 r  led/module/s_time_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.274    led/module/s_time_reg[16]_i_2_n_0
    SLICE_X112Y80        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.589 r  led/module/s_time_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.859     9.448    led/module/data0[20]
    SLICE_X113Y80        LUT3 (Prop_lut3_I2_O)        0.337     9.785 r  led/module/s_time[20]_i_1/O
                         net (fo=1, routed)           0.000     9.785    led/module/s_time_0[20]
    SLICE_X113Y80        FDCE                                         r  led/module/s_time_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.675    13.463    led/module/sysclk_IBUF_BUFG
    SLICE_X113Y80        FDCE                                         r  led/module/s_time_reg[20]/C
                         clock pessimism              0.464    13.927    
                         clock uncertainty           -0.035    13.891    
    SLICE_X113Y80        FDCE (Setup_fdce_C_D)        0.075    13.966    led/module/s_time_reg[20]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 2.150ns (56.031%)  route 1.687ns (43.969%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 13.463 - 8.000 ) 
    Source Clock Delay      (SCD):    5.946ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.848     5.946    led/module/sysclk_IBUF_BUFG
    SLICE_X110Y77        FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDCE (Prop_fdce_C_Q)         0.419     6.365 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.746     7.111    led/module/s_time[1]
    SLICE_X112Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.923 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.923    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X112Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.040 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.040    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X112Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.157 r  led/module/s_time_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.157    led/module/s_time_reg[12]_i_2_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.274 r  led/module/s_time_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.274    led/module/s_time_reg[16]_i_2_n_0
    SLICE_X112Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.513 r  led/module/s_time_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.941     9.454    led/module/data0[19]
    SLICE_X113Y79        LUT3 (Prop_lut3_I2_O)        0.329     9.783 r  led/module/s_time[19]_i_1/O
                         net (fo=1, routed)           0.000     9.783    led/module/s_time_0[19]
    SLICE_X113Y79        FDCE                                         r  led/module/s_time_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.675    13.463    led/module/sysclk_IBUF_BUFG
    SLICE_X113Y79        FDCE                                         r  led/module/s_time_reg[19]/C
                         clock pessimism              0.464    13.927    
                         clock uncertainty           -0.035    13.891    
    SLICE_X113Y79        FDCE (Setup_fdce_C_D)        0.075    13.966    led/module/s_time_reg[19]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 2.241ns (58.985%)  route 1.558ns (41.015%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 13.463 - 8.000 ) 
    Source Clock Delay      (SCD):    5.946ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.848     5.946    led/module/sysclk_IBUF_BUFG
    SLICE_X110Y77        FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDCE (Prop_fdce_C_Q)         0.419     6.365 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.746     7.111    led/module/s_time[1]
    SLICE_X112Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.923 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.923    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X112Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.040 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.040    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X112Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.157 r  led/module/s_time_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.157    led/module/s_time_reg[12]_i_2_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.274 r  led/module/s_time_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.274    led/module/s_time_reg[16]_i_2_n_0
    SLICE_X112Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.391 r  led/module/s_time_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.391    led/module/s_time_reg[20]_i_2_n_0
    SLICE_X112Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.610 r  led/module/s_time_reg[23]_i_3/O[0]
                         net (fo=1, routed)           0.812     9.422    led/module/data0[21]
    SLICE_X113Y79        LUT3 (Prop_lut3_I2_O)        0.323     9.745 r  led/module/s_time[21]_i_1/O
                         net (fo=1, routed)           0.000     9.745    led/module/s_time_0[21]
    SLICE_X113Y79        FDCE                                         r  led/module/s_time_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.675    13.463    led/module/sysclk_IBUF_BUFG
    SLICE_X113Y79        FDCE                                         r  led/module/s_time_reg[21]/C
                         clock pessimism              0.464    13.927    
                         clock uncertainty           -0.035    13.891    
    SLICE_X113Y79        FDCE (Setup_fdce_C_D)        0.075    13.966    led/module/s_time_reg[21]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  4.221    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 2.094ns (57.503%)  route 1.548ns (42.498%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 13.463 - 8.000 ) 
    Source Clock Delay      (SCD):    5.946ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.848     5.946    led/module/sysclk_IBUF_BUFG
    SLICE_X110Y77        FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDCE (Prop_fdce_C_Q)         0.419     6.365 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.746     7.111    led/module/s_time[1]
    SLICE_X112Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.923 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.923    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X112Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.040 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.040    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X112Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.157 r  led/module/s_time_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.157    led/module/s_time_reg[12]_i_2_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.480 r  led/module/s_time_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.801     9.281    led/module/data0[14]
    SLICE_X113Y80        LUT3 (Prop_lut3_I2_O)        0.306     9.587 r  led/module/s_time[14]_i_1/O
                         net (fo=1, routed)           0.000     9.587    led/module/s_time_0[14]
    SLICE_X113Y80        FDCE                                         r  led/module/s_time_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.675    13.463    led/module/sysclk_IBUF_BUFG
    SLICE_X113Y80        FDCE                                         r  led/module/s_time_reg[14]/C
                         clock pessimism              0.464    13.927    
                         clock uncertainty           -0.035    13.891    
    SLICE_X113Y80        FDCE (Setup_fdce_C_D)        0.029    13.920    led/module/s_time_reg[14]
  -------------------------------------------------------------------
                         required time                         13.920    
                         arrival time                          -9.587    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.966ns (26.930%)  route 2.621ns (73.070%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 13.462 - 8.000 ) 
    Source Clock Delay      (SCD):    5.946ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.848     5.946    led/module/sysclk_IBUF_BUFG
    SLICE_X110Y77        FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDCE (Prop_fdce_C_Q)         0.419     6.365 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.879     7.244    led/module/s_time[1]
    SLICE_X113Y81        LUT3 (Prop_lut3_I2_O)        0.299     7.543 r  led/module/s_time[23]_i_5/O
                         net (fo=1, routed)           0.810     8.352    led/module/s_time[23]_i_5_n_0
    SLICE_X113Y79        LUT6 (Prop_lut6_I1_O)        0.124     8.476 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.933     9.409    led/module/s_time[23]_i_2_n_0
    SLICE_X113Y78        LUT3 (Prop_lut3_I1_O)        0.124     9.533 r  led/module/s_time[10]_i_1/O
                         net (fo=1, routed)           0.000     9.533    led/module/s_time_0[10]
    SLICE_X113Y78        FDCE                                         r  led/module/s_time_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.674    13.462    led/module/sysclk_IBUF_BUFG
    SLICE_X113Y78        FDCE                                         r  led/module/s_time_reg[10]/C
                         clock pessimism              0.464    13.926    
                         clock uncertainty           -0.035    13.890    
    SLICE_X113Y78        FDCE (Setup_fdce_C_D)        0.029    13.919    led/module/s_time_reg[10]
  -------------------------------------------------------------------
                         required time                         13.919    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 1.979ns (55.235%)  route 1.604ns (44.765%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 13.463 - 8.000 ) 
    Source Clock Delay      (SCD):    5.946ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.848     5.946    led/module/sysclk_IBUF_BUFG
    SLICE_X110Y77        FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDCE (Prop_fdce_C_Q)         0.419     6.365 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.746     7.111    led/module/s_time[1]
    SLICE_X112Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.923 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.923    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X112Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.040 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.040    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X112Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.157 r  led/module/s_time_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.157    led/module/s_time_reg[12]_i_2_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.376 r  led/module/s_time_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.857     9.234    led/module/data0[13]
    SLICE_X113Y79        LUT3 (Prop_lut3_I2_O)        0.295     9.529 r  led/module/s_time[13]_i_1/O
                         net (fo=1, routed)           0.000     9.529    led/module/s_time_0[13]
    SLICE_X113Y79        FDCE                                         r  led/module/s_time_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.675    13.463    led/module/sysclk_IBUF_BUFG
    SLICE_X113Y79        FDCE                                         r  led/module/s_time_reg[13]/C
                         clock pessimism              0.464    13.927    
                         clock uncertainty           -0.035    13.891    
    SLICE_X113Y79        FDCE (Setup_fdce_C_D)        0.029    13.920    led/module/s_time_reg[13]
  -------------------------------------------------------------------
                         required time                         13.920    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.407ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.992ns (27.456%)  route 2.621ns (72.544%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 13.462 - 8.000 ) 
    Source Clock Delay      (SCD):    5.946ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.848     5.946    led/module/sysclk_IBUF_BUFG
    SLICE_X110Y77        FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDCE (Prop_fdce_C_Q)         0.419     6.365 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.879     7.244    led/module/s_time[1]
    SLICE_X113Y81        LUT3 (Prop_lut3_I2_O)        0.299     7.543 r  led/module/s_time[23]_i_5/O
                         net (fo=1, routed)           0.810     8.352    led/module/s_time[23]_i_5_n_0
    SLICE_X113Y79        LUT6 (Prop_lut6_I1_O)        0.124     8.476 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.933     9.409    led/module/s_time[23]_i_2_n_0
    SLICE_X113Y78        LUT3 (Prop_lut3_I1_O)        0.150     9.559 r  led/module/s_time[15]_i_1/O
                         net (fo=1, routed)           0.000     9.559    led/module/s_time_0[15]
    SLICE_X113Y78        FDCE                                         r  led/module/s_time_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.674    13.462    led/module/sysclk_IBUF_BUFG
    SLICE_X113Y78        FDCE                                         r  led/module/s_time_reg[15]/C
                         clock pessimism              0.464    13.926    
                         clock uncertainty           -0.035    13.890    
    SLICE_X113Y78        FDCE (Setup_fdce_C_D)        0.075    13.965    led/module/s_time_reg[15]
  -------------------------------------------------------------------
                         required time                         13.965    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  4.407    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.966ns (27.545%)  route 2.541ns (72.454%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 13.460 - 8.000 ) 
    Source Clock Delay      (SCD):    5.946ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.848     5.946    led/module/sysclk_IBUF_BUFG
    SLICE_X110Y77        FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDCE (Prop_fdce_C_Q)         0.419     6.365 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.879     7.244    led/module/s_time[1]
    SLICE_X113Y81        LUT3 (Prop_lut3_I2_O)        0.299     7.543 r  led/module/s_time[23]_i_5/O
                         net (fo=1, routed)           0.810     8.352    led/module/s_time[23]_i_5_n_0
    SLICE_X113Y79        LUT6 (Prop_lut6_I1_O)        0.124     8.476 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.853     9.329    led/module/s_time[23]_i_2_n_0
    SLICE_X113Y77        LUT3 (Prop_lut3_I1_O)        0.124     9.453 r  led/module/s_time[6]_i_1/O
                         net (fo=1, routed)           0.000     9.453    led/module/s_time_0[6]
    SLICE_X113Y77        FDCE                                         r  led/module/s_time_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.672    13.460    led/module/sysclk_IBUF_BUFG
    SLICE_X113Y77        FDCE                                         r  led/module/s_time_reg[6]/C
                         clock pessimism              0.464    13.924    
                         clock uncertainty           -0.035    13.888    
    SLICE_X113Y77        FDCE (Setup_fdce_C_D)        0.031    13.919    led/module/s_time_reg[6]
  -------------------------------------------------------------------
                         required time                         13.919    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.897ns (29.580%)  route 2.135ns (70.420%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.454ns = ( 13.454 - 8.000 ) 
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.843     5.941    sysclk_IBUF_BUFG
    SLICE_X108Y74        FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.478     6.419 r  count_reg[2]/Q
                         net (fo=8, routed)           0.987     7.406    count_reg_n_0_[2]
    SLICE_X108Y73        LUT4 (Prop_lut4_I0_O)        0.295     7.701 f  count[7]_i_3/O
                         net (fo=1, routed)           0.452     8.153    count[7]_i_3_n_0
    SLICE_X108Y73        LUT5 (Prop_lut5_I4_O)        0.124     8.277 r  count[7]_i_1/O
                         net (fo=8, routed)           0.696     8.973    count[7]_i_1_n_0
    SLICE_X107Y74        FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.666    13.454    sysclk_IBUF_BUFG
    SLICE_X107Y74        FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.465    13.919    
                         clock uncertainty           -0.035    13.883    
    SLICE_X107Y74        FDRE (Setup_fdre_C_R)       -0.429    13.454    count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.454    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                  4.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 last_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.622     1.732    sysclk_IBUF_BUFG
    SLICE_X109Y74        FDRE                                         r  last_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y74        FDRE (Prop_fdre_C_Q)         0.141     1.873 r  last_count_reg[1]/Q
                         net (fo=6, routed)           0.099     1.972    last_count[1]
    SLICE_X108Y74        LUT3 (Prop_lut3_I1_O)        0.048     2.020 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.020    count[2]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.889     2.256    sysclk_IBUF_BUFG
    SLICE_X108Y74        FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.510     1.745    
    SLICE_X108Y74        FDRE (Hold_fdre_C_D)         0.131     1.876    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 last_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.622     1.732    sysclk_IBUF_BUFG
    SLICE_X109Y74        FDRE                                         r  last_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y74        FDRE (Prop_fdre_C_Q)         0.141     1.873 r  last_count_reg[1]/Q
                         net (fo=6, routed)           0.099     1.972    last_count[1]
    SLICE_X108Y74        LUT2 (Prop_lut2_I1_O)        0.045     2.017 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.017    count[1]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.889     2.256    sysclk_IBUF_BUFG
    SLICE_X108Y74        FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.510     1.745    
    SLICE_X108Y74        FDRE (Hold_fdre_C_D)         0.120     1.865    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 last_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.475%)  route 0.074ns (28.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.622     1.732    sysclk_IBUF_BUFG
    SLICE_X106Y74        FDRE                                         r  last_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDRE (Prop_fdre_C_Q)         0.141     1.873 r  last_count_reg[4]/Q
                         net (fo=3, routed)           0.074     1.947    last_count[4]
    SLICE_X107Y74        LUT6 (Prop_lut6_I4_O)        0.045     1.992 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.992    count[5]_i_1_n_0
    SLICE_X107Y74        FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.889     2.256    sysclk_IBUF_BUFG
    SLICE_X107Y74        FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.510     1.745    
    SLICE_X107Y74        FDRE (Hold_fdre_C_D)         0.092     1.837    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            last_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.571%)  route 0.143ns (50.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.622     1.732    sysclk_IBUF_BUFG
    SLICE_X107Y74        FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDRE (Prop_fdre_C_Q)         0.141     1.873 r  count_reg[6]/Q
                         net (fo=8, routed)           0.143     2.017    count_reg_n_0_[6]
    SLICE_X106Y74        FDRE                                         r  last_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.889     2.256    sysclk_IBUF_BUFG
    SLICE_X106Y74        FDRE                                         r  last_count_reg[6]/C
                         clock pessimism             -0.510     1.745    
    SLICE_X106Y74        FDRE (Hold_fdre_C_D)         0.072     1.817    last_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            last_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.068%)  route 0.146ns (50.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.622     1.732    sysclk_IBUF_BUFG
    SLICE_X107Y74        FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDRE (Prop_fdre_C_Q)         0.141     1.873 r  count_reg[3]/Q
                         net (fo=8, routed)           0.146     2.019    count_reg_n_0_[3]
    SLICE_X106Y74        FDRE                                         r  last_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.889     2.256    sysclk_IBUF_BUFG
    SLICE_X106Y74        FDRE                                         r  last_count_reg[3]/C
                         clock pessimism             -0.510     1.745    
    SLICE_X106Y74        FDRE (Hold_fdre_C_D)         0.070     1.815    last_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 last_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.839%)  route 0.149ns (44.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.622     1.732    sysclk_IBUF_BUFG
    SLICE_X109Y74        FDRE                                         r  last_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y74        FDRE (Prop_fdre_C_Q)         0.141     1.873 r  last_count_reg[2]/Q
                         net (fo=5, routed)           0.149     2.023    last_count[2]
    SLICE_X107Y74        LUT5 (Prop_lut5_I0_O)        0.048     2.071 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.071    count[4]_i_1_n_0
    SLICE_X107Y74        FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.889     2.256    sysclk_IBUF_BUFG
    SLICE_X107Y74        FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.510     1.745    
    SLICE_X107Y74        FDRE (Hold_fdre_C_D)         0.107     1.852    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            last_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.011%)  route 0.172ns (54.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.622     1.732    sysclk_IBUF_BUFG
    SLICE_X107Y74        FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDRE (Prop_fdre_C_Q)         0.141     1.873 r  count_reg[5]/Q
                         net (fo=8, routed)           0.172     2.045    count_reg_n_0_[5]
    SLICE_X106Y74        FDRE                                         r  last_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.889     2.256    sysclk_IBUF_BUFG
    SLICE_X106Y74        FDRE                                         r  last_count_reg[5]/C
                         clock pessimism             -0.510     1.745    
    SLICE_X106Y74        FDRE (Hold_fdre_C_D)         0.070     1.815    last_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 led/last_iterbtn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/s_iter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.497%)  route 0.125ns (37.503%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.626     1.736    led/sysclk_IBUF_BUFG
    SLICE_X112Y78        FDRE                                         r  led/last_iterbtn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDRE (Prop_fdre_C_Q)         0.164     1.900 r  led/last_iterbtn_reg/Q
                         net (fo=1, routed)           0.125     2.026    led/last_iterbtn
    SLICE_X111Y77        LUT4 (Prop_lut4_I2_O)        0.045     2.071 r  led/s_iter_i_1/O
                         net (fo=1, routed)           0.000     2.071    led/s_iter_i_1_n_0
    SLICE_X111Y77        FDRE                                         r  led/s_iter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.895     2.262    led/sysclk_IBUF_BUFG
    SLICE_X111Y77        FDRE                                         r  led/s_iter_reg/C
                         clock pessimism             -0.512     1.749    
    SLICE_X111Y77        FDRE (Hold_fdre_C_D)         0.091     1.840    led/s_iter_reg
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 last_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.444%)  route 0.149ns (44.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.622     1.732    sysclk_IBUF_BUFG
    SLICE_X109Y74        FDRE                                         r  last_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y74        FDRE (Prop_fdre_C_Q)         0.141     1.873 r  last_count_reg[2]/Q
                         net (fo=5, routed)           0.149     2.023    last_count[2]
    SLICE_X107Y74        LUT4 (Prop_lut4_I2_O)        0.045     2.068 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.068    count[3]_i_1_n_0
    SLICE_X107Y74        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.889     2.256    sysclk_IBUF_BUFG
    SLICE_X107Y74        FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.510     1.745    
    SLICE_X107Y74        FDRE (Hold_fdre_C_D)         0.091     1.836    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 led/s_speed_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/s_speed_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.625     1.735    led/sysclk_IBUF_BUFG
    SLICE_X109Y78        FDCE                                         r  led/s_speed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDCE (Prop_fdce_C_Q)         0.141     1.876 r  led/s_speed_reg[2]/Q
                         net (fo=5, routed)           0.168     2.044    led/s_speed_reg_n_0_[2]
    SLICE_X109Y78        LUT4 (Prop_lut4_I1_O)        0.042     2.086 r  led/s_speed[4]_i_1/O
                         net (fo=1, routed)           0.000     2.086    led/s_speed[4]_i_1_n_0
    SLICE_X109Y78        FDCE                                         r  led/s_speed_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.893     2.260    led/sysclk_IBUF_BUFG
    SLICE_X109Y78        FDCE                                         r  led/s_speed_reg[4]/C
                         clock pessimism             -0.524     1.735    
    SLICE_X109Y78        FDCE (Hold_fdce_C_D)         0.107     1.842    led/s_speed_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y74   B_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y73   G_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y74   R_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y74   count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y74   count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y74   count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y74   count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y74   count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y74   count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y74   B_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y73   G_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y74   R_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y74   count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y74   count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y74   count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y74   count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y74   count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y74   count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y74   count_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y74   B_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y73   G_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y74   R_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y74   count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y74   count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y74   count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y74   count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y74   count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y74   count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y74   count_reg[6]/C



