
---------- Begin Simulation Statistics ----------
final_tick                                 6384632500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72213                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724096                       # Number of bytes of host memory used
host_op_rate                                   115661                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   138.48                       # Real time elapsed on the host
host_tick_rate                               46105392                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      16016672                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006385                       # Number of seconds simulated
sim_ticks                                  6384632500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   9375479                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8640754                       # number of cc regfile writes
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      16016672                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.276926                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.276926                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1006949                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   531020                       # number of floating regfile writes
system.cpu.idleCycles                          134020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                79474                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1401999                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.458713                       # Inst execution rate
system.cpu.iew.exec_refs                      4660417                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1587929                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1192423                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3371057                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                942                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2094                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1647147                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20352875                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3072488                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            176764                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18626691                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   9922                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2311079                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  70455                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2324449                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            325                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        43046                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          36428                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  24515902                       # num instructions consuming a value
system.cpu.iew.wb_count                      18475182                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.563368                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13811466                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.446848                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18543330                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 30259554                       # number of integer regfile reads
system.cpu.int_regfile_writes                14905827                       # number of integer regfile writes
system.cpu.ipc                               0.783131                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.783131                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            217367      1.16%      1.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              13367020     71.09%     72.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   52      0.00%     72.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43970      0.23%     72.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              131208      0.70%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1419      0.01%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8866      0.05%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                40414      0.21%     73.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     73.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                19426      0.10%     73.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              256389      1.36%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4886      0.03%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8182      0.04%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           4186      0.02%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3057891     16.26%     91.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1238397      6.59%     97.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           42650      0.23%     98.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         361129      1.92%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18803458                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  945372                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1858753                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       887517                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1069480                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      289619                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015402                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  144829     50.01%     50.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     50.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     50.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     50.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     50.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     50.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     50.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     50.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     50.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     50.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     50.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     50.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     50.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    158      0.05%     50.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     50.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1013      0.35%     50.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 29558     10.21%     60.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     60.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   72      0.02%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     60.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 103448     35.72%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9125      3.15%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               610      0.21%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              805      0.28%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17930338                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           48687685                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     17587665                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          23619852                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20351468                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18803458                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1407                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4336137                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             14660                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            204                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7130366                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12635246                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.488175                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.117887                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7011973     55.50%     55.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1210678      9.58%     65.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1090797      8.63%     73.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1049807      8.31%     82.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              679681      5.38%     87.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              601055      4.76%     92.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              588967      4.66%     96.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              214340      1.70%     98.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              187948      1.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12635246                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.472556                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            257166                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            94044                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3371057                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1647147                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7688809                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         12769266                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1498                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38360                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85349                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        59637                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          894                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       120295                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            894                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2065275                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1568165                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             70102                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1070804                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1061209                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.103944                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  191817                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           22034                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11521                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10513                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1939                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4330029                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             69232                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     12054087                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.328734                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.210214                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         7010119     58.16%     58.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1611035     13.37%     71.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1121737      9.31%     80.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          815057      6.76%     87.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          170196      1.41%     89.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          411258      3.41%     92.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          126090      1.05%     93.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           85382      0.71%     94.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          703213      5.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     12054087                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               16016672                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4150461                       # Number of memory references committed
system.cpu.commit.loads                       2695202                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    1221874                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     829848                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15504649                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                156974                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       177488      1.11%      1.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11214635     70.02%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.25%     71.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128428      0.80%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.01%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.05%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        18147      0.11%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.10%     72.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       253856      1.58%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.01%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt         3698      0.02%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         1849      0.01%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2669945     16.67%     90.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1117553      6.98%     97.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        25257      0.16%     97.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       337706      2.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     16016672                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        703213                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3567392                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3567392                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3567392                       # number of overall hits
system.cpu.dcache.overall_hits::total         3567392                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       103048                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         103048                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       103048                       # number of overall misses
system.cpu.dcache.overall_misses::total        103048                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5679265991                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5679265991                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5679265991                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5679265991                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3670440                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3670440                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3670440                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3670440                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028075                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028075                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028075                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028075                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55112.821122                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55112.821122                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55112.821122                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55112.821122                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29631                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          140                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               784                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              25                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.794643                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.600000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        41778                       # number of writebacks
system.cpu.dcache.writebacks::total             41778                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        44924                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        44924                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        44924                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        44924                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        58124                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        58124                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        58124                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        58124                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3458038991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3458038991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3458038991                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3458038991                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015836                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015836                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015836                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015836                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59494.167487                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59494.167487                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59494.167487                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59494.167487                       # average overall mshr miss latency
system.cpu.dcache.replacements                  57612                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2148989                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2148989                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        66189                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         66189                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3025305000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3025305000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2215178                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2215178                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.029880                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029880                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45707.066129                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45707.066129                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        44914                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        44914                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21275                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21275                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    841266000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    841266000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009604                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009604                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39542.467685                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39542.467685                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1418403                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1418403                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36859                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36859                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2653960991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2653960991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72003.065493                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72003.065493                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36849                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36849                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2616772991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2616772991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025321                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025321                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71013.405818                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71013.405818                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6384632500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.326561                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3625516                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             58124                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             62.375542                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.326561                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994778                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994778                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          313                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7399004                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7399004                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6384632500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1237333                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               8365113                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2176308                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                786037                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  70455                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1013209                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1571                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               21330747                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7586                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3070895                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1587940                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2965                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16694                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6384632500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6384632500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6384632500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1395980                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       13277151                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2065275                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1264547                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      11161355                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  143996                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1128                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4740                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1277656                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 19047                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           12635246                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.745481                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.027643                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9015920     71.36%     71.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   158118      1.25%     72.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   320444      2.54%     75.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   202451      1.60%     76.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   299165      2.37%     79.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   260959      2.07%     81.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   361426      2.86%     84.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   155888      1.23%     85.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1860875     14.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12635246                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.161738                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.039774                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1274480                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1274480                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1274480                       # number of overall hits
system.cpu.icache.overall_hits::total         1274480                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3175                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3175                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3175                       # number of overall misses
system.cpu.icache.overall_misses::total          3175                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    196274500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    196274500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    196274500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    196274500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1277655                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1277655                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1277655                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1277655                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002485                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002485                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002485                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002485                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61818.740157                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61818.740157                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61818.740157                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61818.740157                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          846                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           94                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2025                       # number of writebacks
system.cpu.icache.writebacks::total              2025                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          641                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          641                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          641                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          641                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2534                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2534                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2534                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2534                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    158304000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    158304000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    158304000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    158304000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001983                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001983                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001983                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001983                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62471.981058                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62471.981058                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62471.981058                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62471.981058                       # average overall mshr miss latency
system.cpu.icache.replacements                   2025                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1274480                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1274480                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3175                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3175                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    196274500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    196274500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1277655                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1277655                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002485                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002485                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61818.740157                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61818.740157                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          641                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          641                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2534                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2534                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    158304000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    158304000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001983                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001983                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62471.981058                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62471.981058                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6384632500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           502.059242                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1277014                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2534                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            503.951855                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   502.059242                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.980584                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.980584                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2557844                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2557844                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6384632500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1278395                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1054                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6384632500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6384632500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6384632500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      854093                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  675838                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1515                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 325                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 191878                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    634                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6384632500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  70455                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1552941                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3731709                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          14028                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2629045                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4637068                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               20981622                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 10367                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 793150                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 738625                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3087757                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             284                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            27160088                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    56721521                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 34554512                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1103376                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21428780                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5731210                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     740                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 719                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3837035                       # count of insts added to the skid buffer
system.cpu.rob.reads                         31685043                       # The number of ROB reads
system.cpu.rob.writes                        41275698                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   16016672                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  448                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                13217                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13665                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 448                       # number of overall hits
system.l2.overall_hits::.cpu.data               13217                       # number of overall hits
system.l2.overall_hits::total                   13665                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2083                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44907                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46990                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2083                       # number of overall misses
system.l2.overall_misses::.cpu.data             44907                       # number of overall misses
system.l2.overall_misses::total                 46990                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    149555500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3230191000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3379746500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    149555500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3230191000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3379746500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2531                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            58124                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                60655                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2531                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           58124                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               60655                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.822995                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.772607                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.774709                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.822995                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.772607                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.774709                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71798.127700                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71930.678959                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71924.803150                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71798.127700                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71930.678959                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71924.803150                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28263                       # number of writebacks
system.l2.writebacks::total                     28263                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46989                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46989                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    128272250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2770836000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2899108250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    128272250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2770836000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2899108250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.822600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.772607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.774693                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.822600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.772607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.774693                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61610.110471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61701.650077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61697.594118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61610.110471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61701.650077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61697.594118                       # average overall mshr miss latency
system.l2.replacements                          39253                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        41778                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41778                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        41778                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41778                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2021                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2021                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2021                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2021                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1052                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1052                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35798                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35798                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2550236000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2550236000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36850                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36850                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.971452                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971452                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71239.622325                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71239.622325                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35798                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35798                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2183804250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2183804250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.971452                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971452                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61003.526733                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61003.526733                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2083                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2083                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    149555500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    149555500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2531                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2531                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.822995                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.822995                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71798.127700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71798.127700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2082                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2082                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    128272250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    128272250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.822600                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.822600                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61610.110471                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61610.110471                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9109                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9109                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    679955000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    679955000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        21274                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21274                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.428175                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.428175                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74646.503458                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74646.503458                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    587031750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    587031750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.428175                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.428175                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64445.246460                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64445.246460                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6384632500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7733.211817                       # Cycle average of tags in use
system.l2.tags.total_refs                      120281                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47445                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.535167                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      57.138761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       265.858211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7410.214845                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.032453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.904567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.943996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8082                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1009709                       # Number of tag accesses
system.l2.tags.data_accesses                  1009709                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6384632500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28263.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44902.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001434420500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1755                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1755                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              121748                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26523                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46989                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28263                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46989                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28263                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.30                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46989                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28263                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.769801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.133375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    169.829385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1746     99.49%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.46%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1755                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.092877                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.087133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.449160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1679     95.67%     95.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.17%     95.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               61      3.48%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.57%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1755                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3007296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1808832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    471.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    283.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6372305500                       # Total gap between requests
system.mem_ctrls.avgGap                      84679.55                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       133248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2873728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1807552                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 20870112.727709855884                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 450100769.308178663254                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 283109795.277958452702                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2082                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44907                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28263                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     59564500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1288952750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 142286137750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28609.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28702.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5034360.75                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       133248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2874048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3007296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       133248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       133248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1808832                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1808832                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2082                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44907                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          46989                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28263                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28263                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     20870113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    450150890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        471021002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     20870113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     20870113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    283310277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       283310277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    283310277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     20870113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    450150890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       754331279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46984                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28243                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3274                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2999                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2841                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2912                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2895                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2712                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1862                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2035                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1823                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1762                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1691                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               467567250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             234920000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1348517250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9951.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28701.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40014                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25675                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.17                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.91                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9538                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   504.773328                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   293.601439                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   417.743781                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2677     28.07%     28.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1455     15.25%     43.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          729      7.64%     50.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          391      4.10%     55.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          253      2.65%     57.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          326      3.42%     61.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          347      3.64%     64.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          271      2.84%     67.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3089     32.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9538                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3006976                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1807552                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              470.970882                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              283.109795                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.89                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6384632500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35507220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18872535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      173837580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      75914460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 503390160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1593660150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1109669280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3510851385                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   549.890911                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2854634750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    212940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3317057750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32594100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17324175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161628180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71514000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 503390160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1559733750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1138238880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3484423245                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   545.751575                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2931308000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    212940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3240384500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6384632500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11191                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28263                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10097                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35798                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35798                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11191                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       132338                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       132338                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 132338                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4816128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4816128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4816128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46989                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46989    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46989                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6384632500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            49600250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58736250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             23808                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        70041                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2025                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26824                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36850                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36850                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2534                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21274                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7090                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       173860                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                180950                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       291584                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6393728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6685312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39256                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1809024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            99911                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009068                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.094794                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  99005     99.09%     99.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    906      0.91%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              99911                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6384632500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          103950500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3802996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          87186000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
