
SBGC32_MimicControl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bd7c  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000448  0800bf80  0800bf80  0000cf80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c3c8  0800c3c8  0000e1dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800c3c8  0800c3c8  0000d3c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c3d0  0800c3d0  0000e1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c3d0  0800c3d0  0000d3d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c3d4  0800c3d4  0000d3d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800c3d8  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a0  200001dc  0800c5b4  0000e1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000057c  0800c5b4  0000e57c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000e1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002120b  00000000  00000000  0000e20a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004758  00000000  00000000  0002f415  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015d0  00000000  00000000  00033b70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010c1  00000000  00000000  00035140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d4da  00000000  00000000  00036201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022dc3  00000000  00000000  000636db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010b7fd  00000000  00000000  0008649e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00191c9b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006bd4  00000000  00000000  00191ce0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  001988b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001dc 	.word	0x200001dc
 800021c:	00000000 	.word	0x00000000
 8000220:	0800bf64 	.word	0x0800bf64

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001e0 	.word	0x200001e0
 800023c:	0800bf64 	.word	0x0800bf64

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9a2 	b.w	80009c4 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	460c      	mov	r4, r1
 8000710:	2b00      	cmp	r3, #0
 8000712:	d14e      	bne.n	80007b2 <__udivmoddi4+0xaa>
 8000714:	4694      	mov	ip, r2
 8000716:	458c      	cmp	ip, r1
 8000718:	4686      	mov	lr, r0
 800071a:	fab2 f282 	clz	r2, r2
 800071e:	d962      	bls.n	80007e6 <__udivmoddi4+0xde>
 8000720:	b14a      	cbz	r2, 8000736 <__udivmoddi4+0x2e>
 8000722:	f1c2 0320 	rsb	r3, r2, #32
 8000726:	4091      	lsls	r1, r2
 8000728:	fa20 f303 	lsr.w	r3, r0, r3
 800072c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000730:	4319      	orrs	r1, r3
 8000732:	fa00 fe02 	lsl.w	lr, r0, r2
 8000736:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800073a:	fa1f f68c 	uxth.w	r6, ip
 800073e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000742:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000746:	fb07 1114 	mls	r1, r7, r4, r1
 800074a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800074e:	fb04 f106 	mul.w	r1, r4, r6
 8000752:	4299      	cmp	r1, r3
 8000754:	d90a      	bls.n	800076c <__udivmoddi4+0x64>
 8000756:	eb1c 0303 	adds.w	r3, ip, r3
 800075a:	f104 30ff 	add.w	r0, r4, #4294967295
 800075e:	f080 8112 	bcs.w	8000986 <__udivmoddi4+0x27e>
 8000762:	4299      	cmp	r1, r3
 8000764:	f240 810f 	bls.w	8000986 <__udivmoddi4+0x27e>
 8000768:	3c02      	subs	r4, #2
 800076a:	4463      	add	r3, ip
 800076c:	1a59      	subs	r1, r3, r1
 800076e:	fa1f f38e 	uxth.w	r3, lr
 8000772:	fbb1 f0f7 	udiv	r0, r1, r7
 8000776:	fb07 1110 	mls	r1, r7, r0, r1
 800077a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800077e:	fb00 f606 	mul.w	r6, r0, r6
 8000782:	429e      	cmp	r6, r3
 8000784:	d90a      	bls.n	800079c <__udivmoddi4+0x94>
 8000786:	eb1c 0303 	adds.w	r3, ip, r3
 800078a:	f100 31ff 	add.w	r1, r0, #4294967295
 800078e:	f080 80fc 	bcs.w	800098a <__udivmoddi4+0x282>
 8000792:	429e      	cmp	r6, r3
 8000794:	f240 80f9 	bls.w	800098a <__udivmoddi4+0x282>
 8000798:	4463      	add	r3, ip
 800079a:	3802      	subs	r0, #2
 800079c:	1b9b      	subs	r3, r3, r6
 800079e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80007a2:	2100      	movs	r1, #0
 80007a4:	b11d      	cbz	r5, 80007ae <__udivmoddi4+0xa6>
 80007a6:	40d3      	lsrs	r3, r2
 80007a8:	2200      	movs	r2, #0
 80007aa:	e9c5 3200 	strd	r3, r2, [r5]
 80007ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007b2:	428b      	cmp	r3, r1
 80007b4:	d905      	bls.n	80007c2 <__udivmoddi4+0xba>
 80007b6:	b10d      	cbz	r5, 80007bc <__udivmoddi4+0xb4>
 80007b8:	e9c5 0100 	strd	r0, r1, [r5]
 80007bc:	2100      	movs	r1, #0
 80007be:	4608      	mov	r0, r1
 80007c0:	e7f5      	b.n	80007ae <__udivmoddi4+0xa6>
 80007c2:	fab3 f183 	clz	r1, r3
 80007c6:	2900      	cmp	r1, #0
 80007c8:	d146      	bne.n	8000858 <__udivmoddi4+0x150>
 80007ca:	42a3      	cmp	r3, r4
 80007cc:	d302      	bcc.n	80007d4 <__udivmoddi4+0xcc>
 80007ce:	4290      	cmp	r0, r2
 80007d0:	f0c0 80f0 	bcc.w	80009b4 <__udivmoddi4+0x2ac>
 80007d4:	1a86      	subs	r6, r0, r2
 80007d6:	eb64 0303 	sbc.w	r3, r4, r3
 80007da:	2001      	movs	r0, #1
 80007dc:	2d00      	cmp	r5, #0
 80007de:	d0e6      	beq.n	80007ae <__udivmoddi4+0xa6>
 80007e0:	e9c5 6300 	strd	r6, r3, [r5]
 80007e4:	e7e3      	b.n	80007ae <__udivmoddi4+0xa6>
 80007e6:	2a00      	cmp	r2, #0
 80007e8:	f040 8090 	bne.w	800090c <__udivmoddi4+0x204>
 80007ec:	eba1 040c 	sub.w	r4, r1, ip
 80007f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80007f4:	fa1f f78c 	uxth.w	r7, ip
 80007f8:	2101      	movs	r1, #1
 80007fa:	fbb4 f6f8 	udiv	r6, r4, r8
 80007fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000802:	fb08 4416 	mls	r4, r8, r6, r4
 8000806:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800080a:	fb07 f006 	mul.w	r0, r7, r6
 800080e:	4298      	cmp	r0, r3
 8000810:	d908      	bls.n	8000824 <__udivmoddi4+0x11c>
 8000812:	eb1c 0303 	adds.w	r3, ip, r3
 8000816:	f106 34ff 	add.w	r4, r6, #4294967295
 800081a:	d202      	bcs.n	8000822 <__udivmoddi4+0x11a>
 800081c:	4298      	cmp	r0, r3
 800081e:	f200 80cd 	bhi.w	80009bc <__udivmoddi4+0x2b4>
 8000822:	4626      	mov	r6, r4
 8000824:	1a1c      	subs	r4, r3, r0
 8000826:	fa1f f38e 	uxth.w	r3, lr
 800082a:	fbb4 f0f8 	udiv	r0, r4, r8
 800082e:	fb08 4410 	mls	r4, r8, r0, r4
 8000832:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000836:	fb00 f707 	mul.w	r7, r0, r7
 800083a:	429f      	cmp	r7, r3
 800083c:	d908      	bls.n	8000850 <__udivmoddi4+0x148>
 800083e:	eb1c 0303 	adds.w	r3, ip, r3
 8000842:	f100 34ff 	add.w	r4, r0, #4294967295
 8000846:	d202      	bcs.n	800084e <__udivmoddi4+0x146>
 8000848:	429f      	cmp	r7, r3
 800084a:	f200 80b0 	bhi.w	80009ae <__udivmoddi4+0x2a6>
 800084e:	4620      	mov	r0, r4
 8000850:	1bdb      	subs	r3, r3, r7
 8000852:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000856:	e7a5      	b.n	80007a4 <__udivmoddi4+0x9c>
 8000858:	f1c1 0620 	rsb	r6, r1, #32
 800085c:	408b      	lsls	r3, r1
 800085e:	fa22 f706 	lsr.w	r7, r2, r6
 8000862:	431f      	orrs	r7, r3
 8000864:	fa20 fc06 	lsr.w	ip, r0, r6
 8000868:	fa04 f301 	lsl.w	r3, r4, r1
 800086c:	ea43 030c 	orr.w	r3, r3, ip
 8000870:	40f4      	lsrs	r4, r6
 8000872:	fa00 f801 	lsl.w	r8, r0, r1
 8000876:	0c38      	lsrs	r0, r7, #16
 8000878:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800087c:	fbb4 fef0 	udiv	lr, r4, r0
 8000880:	fa1f fc87 	uxth.w	ip, r7
 8000884:	fb00 441e 	mls	r4, r0, lr, r4
 8000888:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800088c:	fb0e f90c 	mul.w	r9, lr, ip
 8000890:	45a1      	cmp	r9, r4
 8000892:	fa02 f201 	lsl.w	r2, r2, r1
 8000896:	d90a      	bls.n	80008ae <__udivmoddi4+0x1a6>
 8000898:	193c      	adds	r4, r7, r4
 800089a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800089e:	f080 8084 	bcs.w	80009aa <__udivmoddi4+0x2a2>
 80008a2:	45a1      	cmp	r9, r4
 80008a4:	f240 8081 	bls.w	80009aa <__udivmoddi4+0x2a2>
 80008a8:	f1ae 0e02 	sub.w	lr, lr, #2
 80008ac:	443c      	add	r4, r7
 80008ae:	eba4 0409 	sub.w	r4, r4, r9
 80008b2:	fa1f f983 	uxth.w	r9, r3
 80008b6:	fbb4 f3f0 	udiv	r3, r4, r0
 80008ba:	fb00 4413 	mls	r4, r0, r3, r4
 80008be:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80008c2:	fb03 fc0c 	mul.w	ip, r3, ip
 80008c6:	45a4      	cmp	ip, r4
 80008c8:	d907      	bls.n	80008da <__udivmoddi4+0x1d2>
 80008ca:	193c      	adds	r4, r7, r4
 80008cc:	f103 30ff 	add.w	r0, r3, #4294967295
 80008d0:	d267      	bcs.n	80009a2 <__udivmoddi4+0x29a>
 80008d2:	45a4      	cmp	ip, r4
 80008d4:	d965      	bls.n	80009a2 <__udivmoddi4+0x29a>
 80008d6:	3b02      	subs	r3, #2
 80008d8:	443c      	add	r4, r7
 80008da:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80008de:	fba0 9302 	umull	r9, r3, r0, r2
 80008e2:	eba4 040c 	sub.w	r4, r4, ip
 80008e6:	429c      	cmp	r4, r3
 80008e8:	46ce      	mov	lr, r9
 80008ea:	469c      	mov	ip, r3
 80008ec:	d351      	bcc.n	8000992 <__udivmoddi4+0x28a>
 80008ee:	d04e      	beq.n	800098e <__udivmoddi4+0x286>
 80008f0:	b155      	cbz	r5, 8000908 <__udivmoddi4+0x200>
 80008f2:	ebb8 030e 	subs.w	r3, r8, lr
 80008f6:	eb64 040c 	sbc.w	r4, r4, ip
 80008fa:	fa04 f606 	lsl.w	r6, r4, r6
 80008fe:	40cb      	lsrs	r3, r1
 8000900:	431e      	orrs	r6, r3
 8000902:	40cc      	lsrs	r4, r1
 8000904:	e9c5 6400 	strd	r6, r4, [r5]
 8000908:	2100      	movs	r1, #0
 800090a:	e750      	b.n	80007ae <__udivmoddi4+0xa6>
 800090c:	f1c2 0320 	rsb	r3, r2, #32
 8000910:	fa20 f103 	lsr.w	r1, r0, r3
 8000914:	fa0c fc02 	lsl.w	ip, ip, r2
 8000918:	fa24 f303 	lsr.w	r3, r4, r3
 800091c:	4094      	lsls	r4, r2
 800091e:	430c      	orrs	r4, r1
 8000920:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000924:	fa00 fe02 	lsl.w	lr, r0, r2
 8000928:	fa1f f78c 	uxth.w	r7, ip
 800092c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000930:	fb08 3110 	mls	r1, r8, r0, r3
 8000934:	0c23      	lsrs	r3, r4, #16
 8000936:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800093a:	fb00 f107 	mul.w	r1, r0, r7
 800093e:	4299      	cmp	r1, r3
 8000940:	d908      	bls.n	8000954 <__udivmoddi4+0x24c>
 8000942:	eb1c 0303 	adds.w	r3, ip, r3
 8000946:	f100 36ff 	add.w	r6, r0, #4294967295
 800094a:	d22c      	bcs.n	80009a6 <__udivmoddi4+0x29e>
 800094c:	4299      	cmp	r1, r3
 800094e:	d92a      	bls.n	80009a6 <__udivmoddi4+0x29e>
 8000950:	3802      	subs	r0, #2
 8000952:	4463      	add	r3, ip
 8000954:	1a5b      	subs	r3, r3, r1
 8000956:	b2a4      	uxth	r4, r4
 8000958:	fbb3 f1f8 	udiv	r1, r3, r8
 800095c:	fb08 3311 	mls	r3, r8, r1, r3
 8000960:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000964:	fb01 f307 	mul.w	r3, r1, r7
 8000968:	42a3      	cmp	r3, r4
 800096a:	d908      	bls.n	800097e <__udivmoddi4+0x276>
 800096c:	eb1c 0404 	adds.w	r4, ip, r4
 8000970:	f101 36ff 	add.w	r6, r1, #4294967295
 8000974:	d213      	bcs.n	800099e <__udivmoddi4+0x296>
 8000976:	42a3      	cmp	r3, r4
 8000978:	d911      	bls.n	800099e <__udivmoddi4+0x296>
 800097a:	3902      	subs	r1, #2
 800097c:	4464      	add	r4, ip
 800097e:	1ae4      	subs	r4, r4, r3
 8000980:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000984:	e739      	b.n	80007fa <__udivmoddi4+0xf2>
 8000986:	4604      	mov	r4, r0
 8000988:	e6f0      	b.n	800076c <__udivmoddi4+0x64>
 800098a:	4608      	mov	r0, r1
 800098c:	e706      	b.n	800079c <__udivmoddi4+0x94>
 800098e:	45c8      	cmp	r8, r9
 8000990:	d2ae      	bcs.n	80008f0 <__udivmoddi4+0x1e8>
 8000992:	ebb9 0e02 	subs.w	lr, r9, r2
 8000996:	eb63 0c07 	sbc.w	ip, r3, r7
 800099a:	3801      	subs	r0, #1
 800099c:	e7a8      	b.n	80008f0 <__udivmoddi4+0x1e8>
 800099e:	4631      	mov	r1, r6
 80009a0:	e7ed      	b.n	800097e <__udivmoddi4+0x276>
 80009a2:	4603      	mov	r3, r0
 80009a4:	e799      	b.n	80008da <__udivmoddi4+0x1d2>
 80009a6:	4630      	mov	r0, r6
 80009a8:	e7d4      	b.n	8000954 <__udivmoddi4+0x24c>
 80009aa:	46d6      	mov	lr, sl
 80009ac:	e77f      	b.n	80008ae <__udivmoddi4+0x1a6>
 80009ae:	4463      	add	r3, ip
 80009b0:	3802      	subs	r0, #2
 80009b2:	e74d      	b.n	8000850 <__udivmoddi4+0x148>
 80009b4:	4606      	mov	r6, r0
 80009b6:	4623      	mov	r3, r4
 80009b8:	4608      	mov	r0, r1
 80009ba:	e70f      	b.n	80007dc <__udivmoddi4+0xd4>
 80009bc:	3e02      	subs	r6, #2
 80009be:	4463      	add	r3, ip
 80009c0:	e730      	b.n	8000824 <__udivmoddi4+0x11c>
 80009c2:	bf00      	nop

080009c4 <__aeabi_idiv0>:
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop

080009c8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b084      	sub	sp, #16
 80009cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009ce:	463b      	mov	r3, r7
 80009d0:	2200      	movs	r2, #0
 80009d2:	601a      	str	r2, [r3, #0]
 80009d4:	605a      	str	r2, [r3, #4]
 80009d6:	609a      	str	r2, [r3, #8]
 80009d8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80009da:	4b28      	ldr	r3, [pc, #160]	@ (8000a7c <MX_ADC1_Init+0xb4>)
 80009dc:	4a28      	ldr	r2, [pc, #160]	@ (8000a80 <MX_ADC1_Init+0xb8>)
 80009de:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80009e0:	4b26      	ldr	r3, [pc, #152]	@ (8000a7c <MX_ADC1_Init+0xb4>)
 80009e2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80009e6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80009e8:	4b24      	ldr	r3, [pc, #144]	@ (8000a7c <MX_ADC1_Init+0xb4>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80009ee:	4b23      	ldr	r3, [pc, #140]	@ (8000a7c <MX_ADC1_Init+0xb4>)
 80009f0:	2201      	movs	r2, #1
 80009f2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80009f4:	4b21      	ldr	r3, [pc, #132]	@ (8000a7c <MX_ADC1_Init+0xb4>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009fa:	4b20      	ldr	r3, [pc, #128]	@ (8000a7c <MX_ADC1_Init+0xb4>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a02:	4b1e      	ldr	r3, [pc, #120]	@ (8000a7c <MX_ADC1_Init+0xb4>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a08:	4b1c      	ldr	r3, [pc, #112]	@ (8000a7c <MX_ADC1_Init+0xb4>)
 8000a0a:	4a1e      	ldr	r2, [pc, #120]	@ (8000a84 <MX_ADC1_Init+0xbc>)
 8000a0c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a0e:	4b1b      	ldr	r3, [pc, #108]	@ (8000a7c <MX_ADC1_Init+0xb4>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000a14:	4b19      	ldr	r3, [pc, #100]	@ (8000a7c <MX_ADC1_Init+0xb4>)
 8000a16:	2202      	movs	r2, #2
 8000a18:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a1a:	4b18      	ldr	r3, [pc, #96]	@ (8000a7c <MX_ADC1_Init+0xb4>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a22:	4b16      	ldr	r3, [pc, #88]	@ (8000a7c <MX_ADC1_Init+0xb4>)
 8000a24:	2201      	movs	r2, #1
 8000a26:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a28:	4814      	ldr	r0, [pc, #80]	@ (8000a7c <MX_ADC1_Init+0xb4>)
 8000a2a:	f000 ffc7 	bl	80019bc <HAL_ADC_Init>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000a34:	f000 fb30 	bl	8001098 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000a38:	2305      	movs	r3, #5
 8000a3a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a3c:	2301      	movs	r3, #1
 8000a3e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000a40:	2307      	movs	r3, #7
 8000a42:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a44:	463b      	mov	r3, r7
 8000a46:	4619      	mov	r1, r3
 8000a48:	480c      	ldr	r0, [pc, #48]	@ (8000a7c <MX_ADC1_Init+0xb4>)
 8000a4a:	f001 fa01 	bl	8001e50 <HAL_ADC_ConfigChannel>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d001      	beq.n	8000a58 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000a54:	f000 fb20 	bl	8001098 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000a58:	2306      	movs	r3, #6
 8000a5a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a60:	463b      	mov	r3, r7
 8000a62:	4619      	mov	r1, r3
 8000a64:	4805      	ldr	r0, [pc, #20]	@ (8000a7c <MX_ADC1_Init+0xb4>)
 8000a66:	f001 f9f3 	bl	8001e50 <HAL_ADC_ConfigChannel>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000a70:	f000 fb12 	bl	8001098 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a74:	bf00      	nop
 8000a76:	3710      	adds	r7, #16
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	200001f8 	.word	0x200001f8
 8000a80:	40012000 	.word	0x40012000
 8000a84:	0f000001 	.word	0x0f000001

08000a88 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b08a      	sub	sp, #40	@ 0x28
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a90:	f107 0314 	add.w	r3, r7, #20
 8000a94:	2200      	movs	r2, #0
 8000a96:	601a      	str	r2, [r3, #0]
 8000a98:	605a      	str	r2, [r3, #4]
 8000a9a:	609a      	str	r2, [r3, #8]
 8000a9c:	60da      	str	r2, [r3, #12]
 8000a9e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a19      	ldr	r2, [pc, #100]	@ (8000b0c <HAL_ADC_MspInit+0x84>)
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	d12b      	bne.n	8000b02 <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000aaa:	4b19      	ldr	r3, [pc, #100]	@ (8000b10 <HAL_ADC_MspInit+0x88>)
 8000aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aae:	4a18      	ldr	r2, [pc, #96]	@ (8000b10 <HAL_ADC_MspInit+0x88>)
 8000ab0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ab4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ab6:	4b16      	ldr	r3, [pc, #88]	@ (8000b10 <HAL_ADC_MspInit+0x88>)
 8000ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000abe:	613b      	str	r3, [r7, #16]
 8000ac0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac2:	4b13      	ldr	r3, [pc, #76]	@ (8000b10 <HAL_ADC_MspInit+0x88>)
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac6:	4a12      	ldr	r2, [pc, #72]	@ (8000b10 <HAL_ADC_MspInit+0x88>)
 8000ac8:	f043 0301 	orr.w	r3, r3, #1
 8000acc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ace:	4b10      	ldr	r3, [pc, #64]	@ (8000b10 <HAL_ADC_MspInit+0x88>)
 8000ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad2:	f003 0301 	and.w	r3, r3, #1
 8000ad6:	60fb      	str	r3, [r7, #12]
 8000ad8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000ada:	2360      	movs	r3, #96	@ 0x60
 8000adc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ade:	2303      	movs	r3, #3
 8000ae0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ae6:	f107 0314 	add.w	r3, r7, #20
 8000aea:	4619      	mov	r1, r3
 8000aec:	4809      	ldr	r0, [pc, #36]	@ (8000b14 <HAL_ADC_MspInit+0x8c>)
 8000aee:	f001 fdad 	bl	800264c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 3, 0);
 8000af2:	2200      	movs	r2, #0
 8000af4:	2103      	movs	r1, #3
 8000af6:	2012      	movs	r0, #18
 8000af8:	f001 fcdf 	bl	80024ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000afc:	2012      	movs	r0, #18
 8000afe:	f001 fcf8 	bl	80024f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000b02:	bf00      	nop
 8000b04:	3728      	adds	r7, #40	@ 0x28
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	40012000 	.word	0x40012000
 8000b10:	40023800 	.word	0x40023800
 8000b14:	40020000 	.word	0x40020000

08000b18 <InitADC>:

/* ‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾
 *													 Low-Layer Functions
 */
void InitADC (InputsInfo_t *inputsInfo, __ADC_STRUCT)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b083      	sub	sp, #12
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
 8000b20:	6039      	str	r1, [r7, #0]
	inputsInfo->adc = adc;
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	683a      	ldr	r2, [r7, #0]
 8000b26:	609a      	str	r2, [r3, #8]
	DISABLE_ADC_CR1_EOCIE(inputsInfo->adc);
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	689b      	ldr	r3, [r3, #8]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	685a      	ldr	r2, [r3, #4]
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	689b      	ldr	r3, [r3, #8]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	f022 0220 	bic.w	r2, r2, #32
 8000b3a:	605a      	str	r2, [r3, #4]

	inputsInfo->_curChannel = 0;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2200      	movs	r2, #0
 8000b40:	711a      	strb	r2, [r3, #4]
}
 8000b42:	bf00      	nop
 8000b44:	370c      	adds	r7, #12
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr

08000b4e <ReadADC_Inputs>:


void ReadADC_Inputs (InputsInfo_t *inputsInfo)
{
 8000b4e:	b580      	push	{r7, lr}
 8000b50:	b082      	sub	sp, #8
 8000b52:	af00      	add	r7, sp, #0
 8000b54:	6078      	str	r0, [r7, #4]
	START_ADC(inputsInfo->adc);
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	689b      	ldr	r3, [r3, #8]
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f000 ff72 	bl	8001a44 <HAL_ADC_Start_IT>
}
 8000b60:	bf00      	nop
 8000b62:	3708      	adds	r7, #8
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}

08000b68 <ADC_DRV_EndConvCallBack>:


void ADC_DRV_EndConvCallBack (InputsInfo_t *inputsInfo)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b083      	sub	sp, #12
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
	inputsInfo->ADC_INx[inputsInfo->_curChannel++] = GET_ADC_CONV_DATA(inputsInfo->adc);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	689b      	ldr	r3, [r3, #8]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	791b      	ldrb	r3, [r3, #4]
 8000b7c:	1c5a      	adds	r2, r3, #1
 8000b7e:	b2d0      	uxtb	r0, r2
 8000b80:	687a      	ldr	r2, [r7, #4]
 8000b82:	7110      	strb	r0, [r2, #4]
 8000b84:	461a      	mov	r2, r3
 8000b86:	b289      	uxth	r1, r1
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

	if (inputsInfo->_curChannel >= ADC_CHANNELS_QUAN)
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	791b      	ldrb	r3, [r3, #4]
 8000b92:	2b01      	cmp	r3, #1
 8000b94:	d902      	bls.n	8000b9c <ADC_DRV_EndConvCallBack+0x34>
		inputsInfo->_curChannel = 0;
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	2200      	movs	r2, #0
 8000b9a:	711a      	strb	r2, [r3, #4]
}
 8000b9c:	bf00      	nop
 8000b9e:	370c      	adds	r7, #12
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba6:	4770      	bx	lr

08000ba8 <ReadButtonState>:


ui8 ReadButtonState (__GPIO_STRUCT, ui16 pin)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
 8000bb0:	460b      	mov	r3, r1
 8000bb2:	807b      	strh	r3, [r7, #2]
	return READ_PIN(gpio, pin);
 8000bb4:	887b      	ldrh	r3, [r7, #2]
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	6878      	ldr	r0, [r7, #4]
 8000bba:	f001 fef3 	bl	80029a4 <HAL_GPIO_ReadPin>
 8000bbe:	4603      	mov	r3, r0
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	3708      	adds	r7, #8
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b088      	sub	sp, #32
 8000bcc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bce:	f107 030c 	add.w	r3, r7, #12
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	601a      	str	r2, [r3, #0]
 8000bd6:	605a      	str	r2, [r3, #4]
 8000bd8:	609a      	str	r2, [r3, #8]
 8000bda:	60da      	str	r2, [r3, #12]
 8000bdc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bde:	4b24      	ldr	r3, [pc, #144]	@ (8000c70 <MX_GPIO_Init+0xa8>)
 8000be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be2:	4a23      	ldr	r2, [pc, #140]	@ (8000c70 <MX_GPIO_Init+0xa8>)
 8000be4:	f043 0304 	orr.w	r3, r3, #4
 8000be8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bea:	4b21      	ldr	r3, [pc, #132]	@ (8000c70 <MX_GPIO_Init+0xa8>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bee:	f003 0304 	and.w	r3, r3, #4
 8000bf2:	60bb      	str	r3, [r7, #8]
 8000bf4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf6:	4b1e      	ldr	r3, [pc, #120]	@ (8000c70 <MX_GPIO_Init+0xa8>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfa:	4a1d      	ldr	r2, [pc, #116]	@ (8000c70 <MX_GPIO_Init+0xa8>)
 8000bfc:	f043 0301 	orr.w	r3, r3, #1
 8000c00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c02:	4b1b      	ldr	r3, [pc, #108]	@ (8000c70 <MX_GPIO_Init+0xa8>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c06:	f003 0301 	and.w	r3, r3, #1
 8000c0a:	607b      	str	r3, [r7, #4]
 8000c0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c0e:	4b18      	ldr	r3, [pc, #96]	@ (8000c70 <MX_GPIO_Init+0xa8>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c12:	4a17      	ldr	r2, [pc, #92]	@ (8000c70 <MX_GPIO_Init+0xa8>)
 8000c14:	f043 0302 	orr.w	r3, r3, #2
 8000c18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c1a:	4b15      	ldr	r3, [pc, #84]	@ (8000c70 <MX_GPIO_Init+0xa8>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1e:	f003 0302 	and.w	r3, r3, #2
 8000c22:	603b      	str	r3, [r7, #0]
 8000c24:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000c26:	2200      	movs	r2, #0
 8000c28:	2180      	movs	r1, #128	@ 0x80
 8000c2a:	4812      	ldr	r0, [pc, #72]	@ (8000c74 <MX_GPIO_Init+0xac>)
 8000c2c:	f001 fed2 	bl	80029d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MENU_BTN_Pin|REC_BTN_Pin;
 8000c30:	f242 0302 	movw	r3, #8194	@ 0x2002
 8000c34:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c36:	2300      	movs	r3, #0
 8000c38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c3e:	f107 030c 	add.w	r3, r7, #12
 8000c42:	4619      	mov	r1, r3
 8000c44:	480c      	ldr	r0, [pc, #48]	@ (8000c78 <MX_GPIO_Init+0xb0>)
 8000c46:	f001 fd01 	bl	800264c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000c4a:	2380      	movs	r3, #128	@ 0x80
 8000c4c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c52:	2300      	movs	r3, #0
 8000c54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c56:	2300      	movs	r3, #0
 8000c58:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000c5a:	f107 030c 	add.w	r3, r7, #12
 8000c5e:	4619      	mov	r1, r3
 8000c60:	4804      	ldr	r0, [pc, #16]	@ (8000c74 <MX_GPIO_Init+0xac>)
 8000c62:	f001 fcf3 	bl	800264c <HAL_GPIO_Init>

}
 8000c66:	bf00      	nop
 8000c68:	3720      	adds	r7, #32
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	40023800 	.word	0x40023800
 8000c74:	40020400 	.word	0x40020400
 8000c78:	40020800 	.word	0x40020800

08000c7c <SerialAPI_GetConfirmStatus>:
	 *	@param	*confirm - pointer to confirmation structure
	 *
	 *	@return	sbgcConfirm_t.status
	 */
	static inline sbgcConfirmStatus_t SerialAPI_GetConfirmStatus (sbgcConfirm_t *confirm)
	{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
		return confirm->status;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	79db      	ldrb	r3, [r3, #7]
	}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	370c      	adds	r7, #12
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c92:	4770      	bx	lr

08000c94 <AverageInit>:

}			InputsInfo_t;


static inline void AverageInit (AverageValue_t *averageValue, ui8 factor)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b083      	sub	sp, #12
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
 8000c9c:	460b      	mov	r3, r1
 8000c9e:	70fb      	strb	r3, [r7, #3]
	averageValue->_factor = factor;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	78fa      	ldrb	r2, [r7, #3]
 8000ca4:	719a      	strb	r2, [r3, #6]
	averageValue->avgBuff = 0;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2200      	movs	r2, #0
 8000caa:	601a      	str	r2, [r3, #0]
	averageValue->avgRes = 0;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2200      	movs	r2, #0
 8000cb0:	809a      	strh	r2, [r3, #4]
}
 8000cb2:	bf00      	nop
 8000cb4:	370c      	adds	r7, #12
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr

08000cbe <AverageValue>:


static inline void AverageValue (AverageValue_t *averageValue, i16 value)
{
 8000cbe:	b480      	push	{r7}
 8000cc0:	b083      	sub	sp, #12
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	6078      	str	r0, [r7, #4]
 8000cc6:	460b      	mov	r3, r1
 8000cc8:	807b      	strh	r3, [r7, #2]
	averageValue->avgBuff += (i32)value - (i32)averageValue->avgRes;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681a      	ldr	r2, [r3, #0]
 8000cce:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000cd2:	6879      	ldr	r1, [r7, #4]
 8000cd4:	f9b1 1004 	ldrsh.w	r1, [r1, #4]
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	441a      	add	r2, r3
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	601a      	str	r2, [r3, #0]
	averageValue->avgRes = (i16)(averageValue->avgBuff >> averageValue->_factor);
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	687a      	ldr	r2, [r7, #4]
 8000ce6:	7992      	ldrb	r2, [r2, #6]
 8000ce8:	4113      	asrs	r3, r2
 8000cea:	b21a      	sxth	r2, r3
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	809a      	strh	r2, [r3, #4]
}
 8000cf0:	bf00      	nop
 8000cf2:	370c      	adds	r7, #12
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr

08000cfc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d00:	f000 fdff 	bl	8001902 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d04:	f000 f954 	bl	8000fb0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d08:	f7ff ff5e 	bl	8000bc8 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000d0c:	f000 fb70 	bl	80013f0 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000d10:	f000 fbe0 	bl	80014d4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000d14:	f000 fc0e 	bl	8001534 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000d18:	f7ff fe56 	bl	80009c8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  	InitADC(&InputsInfo, JOYSTICK_ADC);
 8000d1c:	4994      	ldr	r1, [pc, #592]	@ (8000f70 <main+0x274>)
 8000d1e:	4895      	ldr	r0, [pc, #596]	@ (8000f74 <main+0x278>)
 8000d20:	f7ff fefa 	bl	8000b18 <InitADC>

	/* SimpleBGC32 Init */
	SBGC32_Init(&SBGC32_Device);
 8000d24:	4894      	ldr	r0, [pc, #592]	@ (8000f78 <main+0x27c>)
 8000d26:	f006 fe8b 	bl	8007a40 <SBGC32_Init>

	/* Control Configurations */
	Control.mode[PITCH] = CtrlMODE_ANGLE;
 8000d2a:	4b94      	ldr	r3, [pc, #592]	@ (8000f7c <main+0x280>)
 8000d2c:	2202      	movs	r2, #2
 8000d2e:	705a      	strb	r2, [r3, #1]
	Control.mode[YAW] = CtrlMODE_ANGLE;
 8000d30:	4b92      	ldr	r3, [pc, #584]	@ (8000f7c <main+0x280>)
 8000d32:	2202      	movs	r2, #2
 8000d34:	709a      	strb	r2, [r3, #2]

	Control.AxisC[PITCH].angle = 0;
 8000d36:	4b91      	ldr	r3, [pc, #580]	@ (8000f7c <main+0x280>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	725a      	strb	r2, [r3, #9]
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	729a      	strb	r2, [r3, #10]
	Control.AxisC[YAW].angle = 0;
 8000d40:	4b8e      	ldr	r3, [pc, #568]	@ (8000f7c <main+0x280>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	735a      	strb	r2, [r3, #13]
 8000d46:	2200      	movs	r2, #0
 8000d48:	739a      	strb	r2, [r3, #14]

	#ifdef SET_SPEED

		Control.AxisC[PITCH].speed = SET_SPEED;
 8000d4a:	4b8c      	ldr	r3, [pc, #560]	@ (8000f7c <main+0x280>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	f062 020b 	orn	r2, r2, #11
 8000d52:	71da      	strb	r2, [r3, #7]
 8000d54:	2200      	movs	r2, #0
 8000d56:	f042 0201 	orr.w	r2, r2, #1
 8000d5a:	721a      	strb	r2, [r3, #8]
		Control.AxisC[YAW].speed = SET_SPEED;
 8000d5c:	4b87      	ldr	r3, [pc, #540]	@ (8000f7c <main+0x280>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	f062 020b 	orn	r2, r2, #11
 8000d64:	72da      	strb	r2, [r3, #11]
 8000d66:	2200      	movs	r2, #0
 8000d68:	f042 0201 	orr.w	r2, r2, #1
 8000d6c:	731a      	strb	r2, [r3, #12]

	#endif

	ControlConfig.flags = CtrlCONFIG_FLAG_NO_CONFIRM;
 8000d6e:	4b84      	ldr	r3, [pc, #528]	@ (8000f80 <main+0x284>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	f042 0201 	orr.w	r2, r2, #1
 8000d76:	775a      	strb	r2, [r3, #29]
 8000d78:	2200      	movs	r2, #0
 8000d7a:	779a      	strb	r2, [r3, #30]

	InputsInfo.recBtn = BTN_RELEASED;
 8000d7c:	4b7d      	ldr	r3, [pc, #500]	@ (8000f74 <main+0x278>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	731a      	strb	r2, [r3, #12]
	InputsInfo.menuBtn = BTN_RELEASED;
 8000d82:	4b7c      	ldr	r3, [pc, #496]	@ (8000f74 <main+0x278>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	735a      	strb	r2, [r3, #13]

	AverageInit(&JoystickAverage[0], LOW_PASS_FACTOR);
 8000d88:	2108      	movs	r1, #8
 8000d8a:	487e      	ldr	r0, [pc, #504]	@ (8000f84 <main+0x288>)
 8000d8c:	f7ff ff82 	bl	8000c94 <AverageInit>
	AverageInit(&JoystickAverage[1], LOW_PASS_FACTOR);
 8000d90:	2108      	movs	r1, #8
 8000d92:	487d      	ldr	r0, [pc, #500]	@ (8000f88 <main+0x28c>)
 8000d94:	f7ff ff7e 	bl	8000c94 <AverageInit>

	servoOut[PWM_SERVO_OUT_IDX] = PWM_CAM_REC_OFF;
 8000d98:	4b7c      	ldr	r3, [pc, #496]	@ (8000f8c <main+0x290>)
 8000d9a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000d9e:	805a      	strh	r2, [r3, #2]


	SBGC32_ControlConfig(&SBGC32_Device, &ControlConfig, SBGC_NO_CONFIRM);
 8000da0:	2200      	movs	r2, #0
 8000da2:	4977      	ldr	r1, [pc, #476]	@ (8000f80 <main+0x284>)
 8000da4:	4874      	ldr	r0, [pc, #464]	@ (8000f78 <main+0x27c>)
 8000da6:	f006 fd7d 	bl	80078a4 <SBGC32_ControlConfig>

	SBGC32_SetServoOut(&SBGC32_Device, servoOut);
 8000daa:	4978      	ldr	r1, [pc, #480]	@ (8000f8c <main+0x290>)
 8000dac:	4872      	ldr	r0, [pc, #456]	@ (8000f78 <main+0x27c>)
 8000dae:	f006 fdaa 	bl	8007906 <SBGC32_SetServoOut>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		/* Getting current time */
		currentTime = sbgcGetTick();
 8000db2:	f006 fbd3 	bl	800755c <DriverSBGC32_GetTimeMs>
 8000db6:	4603      	mov	r3, r0
 8000db8:	4a75      	ldr	r2, [pc, #468]	@ (8000f90 <main+0x294>)
 8000dba:	6013      	str	r3, [r2, #0]


		/* - - - - - - - - - - Joystick Handling - - - - - - - - - - */

		ReadADC_Inputs(&InputsInfo);
 8000dbc:	486d      	ldr	r0, [pc, #436]	@ (8000f74 <main+0x278>)
 8000dbe:	f7ff fec6 	bl	8000b4e <ReadADC_Inputs>

		AverageValue(&JoystickAverage[0], (i16)sbgcDegreeToAngle(YAW_ANGLE_MIN) +
			(i16)((i32)InputsInfo.ADC_INx[ADC_JOY_Y] * sbgcDegreeToAngle(YAW_ANGLE_MAX - YAW_ANGLE_MIN) / (1 << ADC_RESOLUTION)));
 8000dc2:	4b6c      	ldr	r3, [pc, #432]	@ (8000f74 <main+0x278>)
 8000dc4:	885b      	ldrh	r3, [r3, #2]
 8000dc6:	ee07 3a90 	vmov	s15, r3
 8000dca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000dce:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 8000f94 <main+0x298>
 8000dd2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000dd6:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8000f98 <main+0x29c>
 8000dda:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000dde:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000de2:	ee17 3a90 	vmov	r3, s15
 8000de6:	b21b      	sxth	r3, r3
 8000de8:	b29b      	uxth	r3, r3
		AverageValue(&JoystickAverage[0], (i16)sbgcDegreeToAngle(YAW_ANGLE_MIN) +
 8000dea:	3b01      	subs	r3, #1
 8000dec:	b29b      	uxth	r3, r3
 8000dee:	b21b      	sxth	r3, r3
 8000df0:	4619      	mov	r1, r3
 8000df2:	4864      	ldr	r0, [pc, #400]	@ (8000f84 <main+0x288>)
 8000df4:	f7ff ff63 	bl	8000cbe <AverageValue>

		AverageValue(&JoystickAverage[1], (i16)sbgcDegreeToAngle(PITCH_ANGLE_MIN) +
			(i16)((i32)InputsInfo.ADC_INx[ADC_JOY_X] * sbgcDegreeToAngle(PITCH_ANGLE_MAX - PITCH_ANGLE_MIN) / (1 << ADC_RESOLUTION)));
 8000df8:	4b5e      	ldr	r3, [pc, #376]	@ (8000f74 <main+0x278>)
 8000dfa:	881b      	ldrh	r3, [r3, #0]
 8000dfc:	ee07 3a90 	vmov	s15, r3
 8000e00:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e04:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 8000f94 <main+0x298>
 8000e08:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000e0c:	eddf 6a62 	vldr	s13, [pc, #392]	@ 8000f98 <main+0x29c>
 8000e10:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000e18:	ee17 3a90 	vmov	r3, s15
 8000e1c:	b21b      	sxth	r3, r3
 8000e1e:	b29b      	uxth	r3, r3
		AverageValue(&JoystickAverage[1], (i16)sbgcDegreeToAngle(PITCH_ANGLE_MIN) +
 8000e20:	3b01      	subs	r3, #1
 8000e22:	b29b      	uxth	r3, r3
 8000e24:	b21b      	sxth	r3, r3
 8000e26:	4619      	mov	r1, r3
 8000e28:	4857      	ldr	r0, [pc, #348]	@ (8000f88 <main+0x28c>)
 8000e2a:	f7ff ff48 	bl	8000cbe <AverageValue>


		if ((currentTime - lastControlTime ) > CMD_CONTROL_DELAY)
 8000e2e:	4b58      	ldr	r3, [pc, #352]	@ (8000f90 <main+0x294>)
 8000e30:	681a      	ldr	r2, [r3, #0]
 8000e32:	4b5a      	ldr	r3, [pc, #360]	@ (8000f9c <main+0x2a0>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	1ad3      	subs	r3, r2, r3
 8000e38:	2b14      	cmp	r3, #20
 8000e3a:	d913      	bls.n	8000e64 <main+0x168>
		{
			lastControlTime = currentTime;
 8000e3c:	4b54      	ldr	r3, [pc, #336]	@ (8000f90 <main+0x294>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a56      	ldr	r2, [pc, #344]	@ (8000f9c <main+0x2a0>)
 8000e42:	6013      	str	r3, [r2, #0]

			Control.AxisC[PITCH].angle = JoystickAverage[1].avgRes;
 8000e44:	4b4f      	ldr	r3, [pc, #316]	@ (8000f84 <main+0x288>)
 8000e46:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 8000e4a:	4b4c      	ldr	r3, [pc, #304]	@ (8000f7c <main+0x280>)
 8000e4c:	f8a3 2009 	strh.w	r2, [r3, #9]
			Control.AxisC[YAW].angle = JoystickAverage[0].avgRes;
 8000e50:	4b4c      	ldr	r3, [pc, #304]	@ (8000f84 <main+0x288>)
 8000e52:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8000e56:	4b49      	ldr	r3, [pc, #292]	@ (8000f7c <main+0x280>)
 8000e58:	f8a3 200d 	strh.w	r2, [r3, #13]

			SBGC32_Control(&SBGC32_Device, &Control);
 8000e5c:	4947      	ldr	r1, [pc, #284]	@ (8000f7c <main+0x280>)
 8000e5e:	4846      	ldr	r0, [pc, #280]	@ (8000f78 <main+0x27c>)
 8000e60:	f006 fcfe 	bl	8007860 <SBGC32_Control>
		}


		/*  - - - - - - - - - - Buttons Handling - - - - - - - - - - */
		/* Rec Button - for long press */
		if (ReadButtonState(REC_BTN_PORT, REC_BTN_PIN))
 8000e64:	2102      	movs	r1, #2
 8000e66:	484e      	ldr	r0, [pc, #312]	@ (8000fa0 <main+0x2a4>)
 8000e68:	f7ff fe9e 	bl	8000ba8 <ReadButtonState>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d01f      	beq.n	8000eb2 <main+0x1b6>
		{
			if (InputsInfo.recBtn != BTN_PRESSED)
 8000e72:	4b40      	ldr	r3, [pc, #256]	@ (8000f74 <main+0x278>)
 8000e74:	7b1b      	ldrb	r3, [r3, #12]
 8000e76:	2b01      	cmp	r3, #1
 8000e78:	d006      	beq.n	8000e88 <main+0x18c>
			{
				lastButtonTime = currentTime;
 8000e7a:	4b45      	ldr	r3, [pc, #276]	@ (8000f90 <main+0x294>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4a49      	ldr	r2, [pc, #292]	@ (8000fa4 <main+0x2a8>)
 8000e80:	6013      	str	r3, [r2, #0]
				InputsInfo.recBtn = BTN_PRESSED;
 8000e82:	4b3c      	ldr	r3, [pc, #240]	@ (8000f74 <main+0x278>)
 8000e84:	2201      	movs	r2, #1
 8000e86:	731a      	strb	r2, [r3, #12]
			}

			if ((currentTime - lastButtonTime > SOFTWARE_ANTI_BOUNCE))
 8000e88:	4b41      	ldr	r3, [pc, #260]	@ (8000f90 <main+0x294>)
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	4b45      	ldr	r3, [pc, #276]	@ (8000fa4 <main+0x2a8>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	1ad3      	subs	r3, r2, r3
 8000e92:	2b64      	cmp	r3, #100	@ 0x64
 8000e94:	d928      	bls.n	8000ee8 <main+0x1ec>
			{
				servoOut[PWM_SERVO_OUT_IDX] = PWM_CAM_REC_ON;
 8000e96:	4b3d      	ldr	r3, [pc, #244]	@ (8000f8c <main+0x290>)
 8000e98:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000e9c:	805a      	strh	r2, [r3, #2]
				SBGC32_SetServoOut(&SBGC32_Device, servoOut);
 8000e9e:	493b      	ldr	r1, [pc, #236]	@ (8000f8c <main+0x290>)
 8000ea0:	4835      	ldr	r0, [pc, #212]	@ (8000f78 <main+0x27c>)
 8000ea2:	f006 fd30 	bl	8007906 <SBGC32_SetServoOut>
				DEBUG_LED_ON;
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	2180      	movs	r1, #128	@ 0x80
 8000eaa:	483f      	ldr	r0, [pc, #252]	@ (8000fa8 <main+0x2ac>)
 8000eac:	f001 fd92 	bl	80029d4 <HAL_GPIO_WritePin>
 8000eb0:	e01a      	b.n	8000ee8 <main+0x1ec>
			}
		}

		else if ((currentTime - lastButtonTime > SOFTWARE_ANTI_BOUNCE) &&
 8000eb2:	4b37      	ldr	r3, [pc, #220]	@ (8000f90 <main+0x294>)
 8000eb4:	681a      	ldr	r2, [r3, #0]
 8000eb6:	4b3b      	ldr	r3, [pc, #236]	@ (8000fa4 <main+0x2a8>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	1ad3      	subs	r3, r2, r3
 8000ebc:	2b64      	cmp	r3, #100	@ 0x64
 8000ebe:	d913      	bls.n	8000ee8 <main+0x1ec>
				 (InputsInfo.recBtn == BTN_PRESSED))
 8000ec0:	4b2c      	ldr	r3, [pc, #176]	@ (8000f74 <main+0x278>)
 8000ec2:	7b1b      	ldrb	r3, [r3, #12]
		else if ((currentTime - lastButtonTime > SOFTWARE_ANTI_BOUNCE) &&
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d10f      	bne.n	8000ee8 <main+0x1ec>
		{
			servoOut[PWM_SERVO_OUT_IDX] = PWM_CAM_REC_OFF;
 8000ec8:	4b30      	ldr	r3, [pc, #192]	@ (8000f8c <main+0x290>)
 8000eca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ece:	805a      	strh	r2, [r3, #2]
			SBGC32_SetServoOut(&SBGC32_Device, servoOut);
 8000ed0:	492e      	ldr	r1, [pc, #184]	@ (8000f8c <main+0x290>)
 8000ed2:	4829      	ldr	r0, [pc, #164]	@ (8000f78 <main+0x27c>)
 8000ed4:	f006 fd17 	bl	8007906 <SBGC32_SetServoOut>
			DEBUG_LED_OFF;
 8000ed8:	2200      	movs	r2, #0
 8000eda:	2180      	movs	r1, #128	@ 0x80
 8000edc:	4832      	ldr	r0, [pc, #200]	@ (8000fa8 <main+0x2ac>)
 8000ede:	f001 fd79 	bl	80029d4 <HAL_GPIO_WritePin>
			InputsInfo.recBtn = BTN_RELEASED;
 8000ee2:	4b24      	ldr	r3, [pc, #144]	@ (8000f74 <main+0x278>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	731a      	strb	r2, [r3, #12]
		}

		/* Menu Button */
		if (ReadButtonState(MENU_BTN_PORT, MENU_BTN_PIN))
 8000ee8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000eec:	482c      	ldr	r0, [pc, #176]	@ (8000fa0 <main+0x2a4>)
 8000eee:	f7ff fe5b 	bl	8000ba8 <ReadButtonState>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d024      	beq.n	8000f42 <main+0x246>
		{
			if (InputsInfo.menuBtn == BTN_RELEASED)
 8000ef8:	4b1e      	ldr	r3, [pc, #120]	@ (8000f74 <main+0x278>)
 8000efa:	7b5b      	ldrb	r3, [r3, #13]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d106      	bne.n	8000f0e <main+0x212>
			{
				lastButtonTime = currentTime;
 8000f00:	4b23      	ldr	r3, [pc, #140]	@ (8000f90 <main+0x294>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	4a27      	ldr	r2, [pc, #156]	@ (8000fa4 <main+0x2a8>)
 8000f06:	6013      	str	r3, [r2, #0]
				InputsInfo.menuBtn = BTN_PRESSED;
 8000f08:	4b1a      	ldr	r3, [pc, #104]	@ (8000f74 <main+0x278>)
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	735a      	strb	r2, [r3, #13]
			}

			if ((currentTime - lastButtonTime > SOFTWARE_ANTI_BOUNCE) &&
 8000f0e:	4b20      	ldr	r3, [pc, #128]	@ (8000f90 <main+0x294>)
 8000f10:	681a      	ldr	r2, [r3, #0]
 8000f12:	4b24      	ldr	r3, [pc, #144]	@ (8000fa4 <main+0x2a8>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	1ad3      	subs	r3, r2, r3
 8000f18:	2b64      	cmp	r3, #100	@ 0x64
 8000f1a:	d920      	bls.n	8000f5e <main+0x262>
				(InputsInfo.menuBtn != BTN_POST_PRESSED))
 8000f1c:	4b15      	ldr	r3, [pc, #84]	@ (8000f74 <main+0x278>)
 8000f1e:	7b5b      	ldrb	r3, [r3, #13]
			if ((currentTime - lastButtonTime > SOFTWARE_ANTI_BOUNCE) &&
 8000f20:	2b02      	cmp	r3, #2
 8000f22:	d01c      	beq.n	8000f5e <main+0x262>
			{
				SBGC32_ExecuteMenu(&SBGC32_Device, MENU_CMD_BUTTON_PRESS, &Confirm);
 8000f24:	4a21      	ldr	r2, [pc, #132]	@ (8000fac <main+0x2b0>)
 8000f26:	2116      	movs	r1, #22
 8000f28:	4813      	ldr	r0, [pc, #76]	@ (8000f78 <main+0x27c>)
 8000f2a:	f006 fd2c 	bl	8007986 <SBGC32_ExecuteMenu>

				if (SerialAPI_GetConfirmStatus(&Confirm) == sbgcCONFIRM_RECEIVED)
 8000f2e:	481f      	ldr	r0, [pc, #124]	@ (8000fac <main+0x2b0>)
 8000f30:	f7ff fea4 	bl	8000c7c <SerialAPI_GetConfirmStatus>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b01      	cmp	r3, #1
 8000f38:	d111      	bne.n	8000f5e <main+0x262>
					InputsInfo.menuBtn = BTN_POST_PRESSED;
 8000f3a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f74 <main+0x278>)
 8000f3c:	2202      	movs	r2, #2
 8000f3e:	735a      	strb	r2, [r3, #13]
 8000f40:	e00d      	b.n	8000f5e <main+0x262>
			}
		}

		else if ((currentTime - lastButtonTime > SOFTWARE_ANTI_BOUNCE) &&
 8000f42:	4b13      	ldr	r3, [pc, #76]	@ (8000f90 <main+0x294>)
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	4b17      	ldr	r3, [pc, #92]	@ (8000fa4 <main+0x2a8>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	1ad3      	subs	r3, r2, r3
 8000f4c:	2b64      	cmp	r3, #100	@ 0x64
 8000f4e:	d906      	bls.n	8000f5e <main+0x262>
				 (InputsInfo.menuBtn != BTN_RELEASED))
 8000f50:	4b08      	ldr	r3, [pc, #32]	@ (8000f74 <main+0x278>)
 8000f52:	7b5b      	ldrb	r3, [r3, #13]
		else if ((currentTime - lastButtonTime > SOFTWARE_ANTI_BOUNCE) &&
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d002      	beq.n	8000f5e <main+0x262>
			InputsInfo.menuBtn = BTN_RELEASED;
 8000f58:	4b06      	ldr	r3, [pc, #24]	@ (8000f74 <main+0x278>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	735a      	strb	r2, [r3, #13]


		/* Make a constant sampling time by inserting a delay of 1 ms */
		while ((sbgcGetTick() - currentTime) < 1);
 8000f5e:	bf00      	nop
 8000f60:	f006 fafc 	bl	800755c <DriverSBGC32_GetTimeMs>
 8000f64:	4602      	mov	r2, r0
 8000f66:	4b0a      	ldr	r3, [pc, #40]	@ (8000f90 <main+0x294>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	429a      	cmp	r2, r3
 8000f6c:	d0f8      	beq.n	8000f60 <main+0x264>
		currentTime = sbgcGetTick();
 8000f6e:	e720      	b.n	8000db2 <main+0xb6>
 8000f70:	200001f8 	.word	0x200001f8
 8000f74:	20000290 	.word	0x20000290
 8000f78:	20000240 	.word	0x20000240
 8000f7c:	2000024c 	.word	0x2000024c
 8000f80:	2000025c 	.word	0x2000025c
 8000f84:	200002a0 	.word	0x200002a0
 8000f88:	200002a8 	.word	0x200002a8
 8000f8c:	20000000 	.word	0x20000000
 8000f90:	200002b0 	.word	0x200002b0
 8000f94:	4028c000 	.word	0x4028c000
 8000f98:	45800000 	.word	0x45800000
 8000f9c:	200002b4 	.word	0x200002b4
 8000fa0:	40020800 	.word	0x40020800
 8000fa4:	200002b8 	.word	0x200002b8
 8000fa8:	40020400 	.word	0x40020400
 8000fac:	20000288 	.word	0x20000288

08000fb0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b094      	sub	sp, #80	@ 0x50
 8000fb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fb6:	f107 031c 	add.w	r3, r7, #28
 8000fba:	2234      	movs	r2, #52	@ 0x34
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f007 fd73 	bl	8008aaa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fc4:	f107 0308 	add.w	r3, r7, #8
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]
 8000fcc:	605a      	str	r2, [r3, #4]
 8000fce:	609a      	str	r2, [r3, #8]
 8000fd0:	60da      	str	r2, [r3, #12]
 8000fd2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fd4:	4b2b      	ldr	r3, [pc, #172]	@ (8001084 <SystemClock_Config+0xd4>)
 8000fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd8:	4a2a      	ldr	r2, [pc, #168]	@ (8001084 <SystemClock_Config+0xd4>)
 8000fda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fde:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fe0:	4b28      	ldr	r3, [pc, #160]	@ (8001084 <SystemClock_Config+0xd4>)
 8000fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fe8:	607b      	str	r3, [r7, #4]
 8000fea:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fec:	4b26      	ldr	r3, [pc, #152]	@ (8001088 <SystemClock_Config+0xd8>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a25      	ldr	r2, [pc, #148]	@ (8001088 <SystemClock_Config+0xd8>)
 8000ff2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000ff6:	6013      	str	r3, [r2, #0]
 8000ff8:	4b23      	ldr	r3, [pc, #140]	@ (8001088 <SystemClock_Config+0xd8>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001000:	603b      	str	r3, [r7, #0]
 8001002:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001004:	2302      	movs	r3, #2
 8001006:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001008:	2301      	movs	r3, #1
 800100a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800100c:	2310      	movs	r3, #16
 800100e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001010:	2302      	movs	r3, #2
 8001012:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001014:	2300      	movs	r3, #0
 8001016:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001018:	2308      	movs	r3, #8
 800101a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 800101c:	23d8      	movs	r3, #216	@ 0xd8
 800101e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001020:	2302      	movs	r3, #2
 8001022:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001024:	2302      	movs	r3, #2
 8001026:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001028:	2302      	movs	r3, #2
 800102a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800102c:	f107 031c 	add.w	r3, r7, #28
 8001030:	4618      	mov	r0, r3
 8001032:	f001 fd39 	bl	8002aa8 <HAL_RCC_OscConfig>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800103c:	f000 f82c 	bl	8001098 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001040:	f001 fce2 	bl	8002a08 <HAL_PWREx_EnableOverDrive>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800104a:	f000 f825 	bl	8001098 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800104e:	230f      	movs	r3, #15
 8001050:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001052:	2302      	movs	r3, #2
 8001054:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001056:	2300      	movs	r3, #0
 8001058:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800105a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800105e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001060:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001064:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001066:	f107 0308 	add.w	r3, r7, #8
 800106a:	2107      	movs	r1, #7
 800106c:	4618      	mov	r0, r3
 800106e:	f001 ffc9 	bl	8003004 <HAL_RCC_ClockConfig>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8001078:	f000 f80e 	bl	8001098 <Error_Handler>
  }
}
 800107c:	bf00      	nop
 800107e:	3750      	adds	r7, #80	@ 0x50
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	40023800 	.word	0x40023800
 8001088:	40007000 	.word	0x40007000

0800108c <SerialAPI_FatalErrorHandler>:

/* USER CODE BEGIN 4 */

void SerialAPI_FatalErrorHandler (void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001090:	b672      	cpsid	i
}
 8001092:	bf00      	nop
	/* User common error handler */
	__disable_irq();

	while (1);
 8001094:	bf00      	nop
 8001096:	e7fd      	b.n	8001094 <SerialAPI_FatalErrorHandler+0x8>

08001098 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800109c:	b672      	cpsid	i
}
 800109e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010a0:	bf00      	nop
 80010a2:	e7fd      	b.n	80010a0 <Error_Handler+0x8>

080010a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80010aa:	4b0f      	ldr	r3, [pc, #60]	@ (80010e8 <HAL_MspInit+0x44>)
 80010ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ae:	4a0e      	ldr	r2, [pc, #56]	@ (80010e8 <HAL_MspInit+0x44>)
 80010b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80010b6:	4b0c      	ldr	r3, [pc, #48]	@ (80010e8 <HAL_MspInit+0x44>)
 80010b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010be:	607b      	str	r3, [r7, #4]
 80010c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010c2:	4b09      	ldr	r3, [pc, #36]	@ (80010e8 <HAL_MspInit+0x44>)
 80010c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010c6:	4a08      	ldr	r2, [pc, #32]	@ (80010e8 <HAL_MspInit+0x44>)
 80010c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80010ce:	4b06      	ldr	r3, [pc, #24]	@ (80010e8 <HAL_MspInit+0x44>)
 80010d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010d6:	603b      	str	r3, [r7, #0]
 80010d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010da:	bf00      	nop
 80010dc:	370c      	adds	r7, #12
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	40023800 	.word	0x40023800

080010ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010f0:	bf00      	nop
 80010f2:	e7fd      	b.n	80010f0 <NMI_Handler+0x4>

080010f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010f8:	bf00      	nop
 80010fa:	e7fd      	b.n	80010f8 <HardFault_Handler+0x4>

080010fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001100:	bf00      	nop
 8001102:	e7fd      	b.n	8001100 <MemManage_Handler+0x4>

08001104 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001108:	bf00      	nop
 800110a:	e7fd      	b.n	8001108 <BusFault_Handler+0x4>

0800110c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001110:	bf00      	nop
 8001112:	e7fd      	b.n	8001110 <UsageFault_Handler+0x4>

08001114 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001118:	bf00      	nop
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr

08001122 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001122:	b480      	push	{r7}
 8001124:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001126:	bf00      	nop
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr

08001130 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001134:	bf00      	nop
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr

0800113e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800113e:	b580      	push	{r7, lr}
 8001140:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001142:	f000 fc1b 	bl	800197c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001146:	bf00      	nop
 8001148:	bd80      	pop	{r7, pc}
	...

0800114c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

	/*  - - - - - ADC1 Interrupt Flags Check - - - - - */

	if (GET_FLAG_ADC_SR_EOC(JOYSTICK_ADC) &&
 8001150:	4b0a      	ldr	r3, [pc, #40]	@ (800117c <ADC_IRQHandler+0x30>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f003 0302 	and.w	r3, r3, #2
 800115a:	2b02      	cmp	r3, #2
 800115c:	d109      	bne.n	8001172 <ADC_IRQHandler+0x26>
		GET_FLAG_ADC_CR1_EOCIE(JOYSTICK_ADC))
 800115e:	4b07      	ldr	r3, [pc, #28]	@ (800117c <ADC_IRQHandler+0x30>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f003 0320 	and.w	r3, r3, #32
	if (GET_FLAG_ADC_SR_EOC(JOYSTICK_ADC) &&
 8001168:	2b20      	cmp	r3, #32
 800116a:	d102      	bne.n	8001172 <ADC_IRQHandler+0x26>
		ADC_DRV_EndConvCallBack(&InputsInfo);
 800116c:	4804      	ldr	r0, [pc, #16]	@ (8001180 <ADC_IRQHandler+0x34>)
 800116e:	f7ff fcfb 	bl	8000b68 <ADC_DRV_EndConvCallBack>

	/* - - - - - - - - - - - - - - - - - - - - - - - - */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001172:	4802      	ldr	r0, [pc, #8]	@ (800117c <ADC_IRQHandler+0x30>)
 8001174:	f000 fd3e 	bl	8001bf4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001178:	bf00      	nop
 800117a:	bd80      	pop	{r7, pc}
 800117c:	200001f8 	.word	0x200001f8
 8001180:	20000290 	.word	0x20000290

08001184 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

	/*  - - - - - TIM2 Interrupt Flags Check - - - - - */

	sbgcTimerIRQ_Handler(&SBGC32_Device)
 8001188:	4b0c      	ldr	r3, [pc, #48]	@ (80011bc <TIM2_IRQHandler+0x38>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	691b      	ldr	r3, [r3, #16]
 800118e:	f003 0301 	and.w	r3, r3, #1
 8001192:	2b01      	cmp	r3, #1
 8001194:	d10c      	bne.n	80011b0 <TIM2_IRQHandler+0x2c>
 8001196:	4b09      	ldr	r3, [pc, #36]	@ (80011bc <TIM2_IRQHandler+0x38>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	68db      	ldr	r3, [r3, #12]
 800119c:	f003 0301 	and.w	r3, r3, #1
 80011a0:	2b01      	cmp	r3, #1
 80011a2:	d105      	bne.n	80011b0 <TIM2_IRQHandler+0x2c>
 80011a4:	4b06      	ldr	r3, [pc, #24]	@ (80011c0 <TIM2_IRQHandler+0x3c>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4618      	mov	r0, r3
 80011ac:	f006 f9e2 	bl	8007574 <DriverSBGC32_TimerCallBack>

	/* - - - - - - - - - - - - - - - - - - - - - - - - */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80011b0:	4802      	ldr	r0, [pc, #8]	@ (80011bc <TIM2_IRQHandler+0x38>)
 80011b2:	f002 fe05 	bl	8003dc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	200002c0 	.word	0x200002c0
 80011c0:	20000240 	.word	0x20000240

080011c4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

	/* - - - - - UART1 Interrupt Flags Check - - - - - */

	sbgcUART_IRQ_Handler(&SBGC32_Device)
 80011c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001238 <USART1_IRQHandler+0x74>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	69db      	ldr	r3, [r3, #28]
 80011ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011d2:	2b40      	cmp	r3, #64	@ 0x40
 80011d4:	d10c      	bne.n	80011f0 <USART1_IRQHandler+0x2c>
 80011d6:	4b18      	ldr	r3, [pc, #96]	@ (8001238 <USART1_IRQHandler+0x74>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d005      	beq.n	80011f0 <USART1_IRQHandler+0x2c>
 80011e4:	4b15      	ldr	r3, [pc, #84]	@ (800123c <USART1_IRQHandler+0x78>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4618      	mov	r0, r3
 80011ec:	f006 fa32 	bl	8007654 <DriverSBGC32_UART_TxCallBack>
 80011f0:	4b11      	ldr	r3, [pc, #68]	@ (8001238 <USART1_IRQHandler+0x74>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	69db      	ldr	r3, [r3, #28]
 80011f6:	f003 0320 	and.w	r3, r3, #32
 80011fa:	2b20      	cmp	r3, #32
 80011fc:	d10c      	bne.n	8001218 <USART1_IRQHandler+0x54>
 80011fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001238 <USART1_IRQHandler+0x74>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f003 0320 	and.w	r3, r3, #32
 8001208:	2b00      	cmp	r3, #0
 800120a:	d005      	beq.n	8001218 <USART1_IRQHandler+0x54>
 800120c:	4b0b      	ldr	r3, [pc, #44]	@ (800123c <USART1_IRQHandler+0x78>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4618      	mov	r0, r3
 8001214:	f006 fabe 	bl	8007794 <DriverSBGC32_UART_RxCallBack>
 8001218:	4b07      	ldr	r3, [pc, #28]	@ (8001238 <USART1_IRQHandler+0x74>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	69db      	ldr	r3, [r3, #28]
 800121e:	f003 0308 	and.w	r3, r3, #8
 8001222:	2b08      	cmp	r3, #8
 8001224:	d103      	bne.n	800122e <USART1_IRQHandler+0x6a>
 8001226:	4b04      	ldr	r3, [pc, #16]	@ (8001238 <USART1_IRQHandler+0x74>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	2208      	movs	r2, #8
 800122c:	621a      	str	r2, [r3, #32]

	/* - - - - - - - - - - - - - - - - - - - - - - - - */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800122e:	4802      	ldr	r0, [pc, #8]	@ (8001238 <USART1_IRQHandler+0x74>)
 8001230:	f003 fa16 	bl	8004660 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001234:	bf00      	nop
 8001236:	bd80      	pop	{r7, pc}
 8001238:	2000030c 	.word	0x2000030c
 800123c:	20000240 	.word	0x20000240

08001240 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
	return 1;
 8001244:	2301      	movs	r3, #1
}
 8001246:	4618      	mov	r0, r3
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr

08001250 <_kill>:

int _kill(int pid, int sig)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
 8001258:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800125a:	f007 fc89 	bl	8008b70 <__errno>
 800125e:	4603      	mov	r3, r0
 8001260:	2216      	movs	r2, #22
 8001262:	601a      	str	r2, [r3, #0]
	return -1;
 8001264:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001268:	4618      	mov	r0, r3
 800126a:	3708      	adds	r7, #8
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <_exit>:

void _exit (int status)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001278:	f04f 31ff 	mov.w	r1, #4294967295
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f7ff ffe7 	bl	8001250 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001282:	bf00      	nop
 8001284:	e7fd      	b.n	8001282 <_exit+0x12>

08001286 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001286:	b580      	push	{r7, lr}
 8001288:	b086      	sub	sp, #24
 800128a:	af00      	add	r7, sp, #0
 800128c:	60f8      	str	r0, [r7, #12]
 800128e:	60b9      	str	r1, [r7, #8]
 8001290:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001292:	2300      	movs	r3, #0
 8001294:	617b      	str	r3, [r7, #20]
 8001296:	e00a      	b.n	80012ae <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001298:	f3af 8000 	nop.w
 800129c:	4601      	mov	r1, r0
 800129e:	68bb      	ldr	r3, [r7, #8]
 80012a0:	1c5a      	adds	r2, r3, #1
 80012a2:	60ba      	str	r2, [r7, #8]
 80012a4:	b2ca      	uxtb	r2, r1
 80012a6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	3301      	adds	r3, #1
 80012ac:	617b      	str	r3, [r7, #20]
 80012ae:	697a      	ldr	r2, [r7, #20]
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	429a      	cmp	r2, r3
 80012b4:	dbf0      	blt.n	8001298 <_read+0x12>
	}

return len;
 80012b6:	687b      	ldr	r3, [r7, #4]
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	3718      	adds	r7, #24
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}

080012c0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b086      	sub	sp, #24
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	60f8      	str	r0, [r7, #12]
 80012c8:	60b9      	str	r1, [r7, #8]
 80012ca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012cc:	2300      	movs	r3, #0
 80012ce:	617b      	str	r3, [r7, #20]
 80012d0:	e009      	b.n	80012e6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	1c5a      	adds	r2, r3, #1
 80012d6:	60ba      	str	r2, [r7, #8]
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	4618      	mov	r0, r3
 80012dc:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	3301      	adds	r3, #1
 80012e4:	617b      	str	r3, [r7, #20]
 80012e6:	697a      	ldr	r2, [r7, #20]
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	429a      	cmp	r2, r3
 80012ec:	dbf1      	blt.n	80012d2 <_write+0x12>
	}
	return len;
 80012ee:	687b      	ldr	r3, [r7, #4]
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	3718      	adds	r7, #24
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <_close>:

int _close(int file)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
	return -1;
 8001300:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001304:	4618      	mov	r0, r3
 8001306:	370c      	adds	r7, #12
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr

08001310 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
 8001318:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001320:	605a      	str	r2, [r3, #4]
	return 0;
 8001322:	2300      	movs	r3, #0
}
 8001324:	4618      	mov	r0, r3
 8001326:	370c      	adds	r7, #12
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr

08001330 <_isatty>:

int _isatty(int file)
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
	return 1;
 8001338:	2301      	movs	r3, #1
}
 800133a:	4618      	mov	r0, r3
 800133c:	370c      	adds	r7, #12
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr

08001346 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001346:	b480      	push	{r7}
 8001348:	b085      	sub	sp, #20
 800134a:	af00      	add	r7, sp, #0
 800134c:	60f8      	str	r0, [r7, #12]
 800134e:	60b9      	str	r1, [r7, #8]
 8001350:	607a      	str	r2, [r7, #4]
	return 0;
 8001352:	2300      	movs	r3, #0
}
 8001354:	4618      	mov	r0, r3
 8001356:	3714      	adds	r7, #20
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr

08001360 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b086      	sub	sp, #24
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001368:	4a14      	ldr	r2, [pc, #80]	@ (80013bc <_sbrk+0x5c>)
 800136a:	4b15      	ldr	r3, [pc, #84]	@ (80013c0 <_sbrk+0x60>)
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001374:	4b13      	ldr	r3, [pc, #76]	@ (80013c4 <_sbrk+0x64>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d102      	bne.n	8001382 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800137c:	4b11      	ldr	r3, [pc, #68]	@ (80013c4 <_sbrk+0x64>)
 800137e:	4a12      	ldr	r2, [pc, #72]	@ (80013c8 <_sbrk+0x68>)
 8001380:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001382:	4b10      	ldr	r3, [pc, #64]	@ (80013c4 <_sbrk+0x64>)
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4413      	add	r3, r2
 800138a:	693a      	ldr	r2, [r7, #16]
 800138c:	429a      	cmp	r2, r3
 800138e:	d207      	bcs.n	80013a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001390:	f007 fbee 	bl	8008b70 <__errno>
 8001394:	4603      	mov	r3, r0
 8001396:	220c      	movs	r2, #12
 8001398:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800139a:	f04f 33ff 	mov.w	r3, #4294967295
 800139e:	e009      	b.n	80013b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013a0:	4b08      	ldr	r3, [pc, #32]	@ (80013c4 <_sbrk+0x64>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013a6:	4b07      	ldr	r3, [pc, #28]	@ (80013c4 <_sbrk+0x64>)
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	4413      	add	r3, r2
 80013ae:	4a05      	ldr	r2, [pc, #20]	@ (80013c4 <_sbrk+0x64>)
 80013b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013b2:	68fb      	ldr	r3, [r7, #12]
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	3718      	adds	r7, #24
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	20080000 	.word	0x20080000
 80013c0:	00000400 	.word	0x00000400
 80013c4:	200002bc 	.word	0x200002bc
 80013c8:	20000580 	.word	0x20000580

080013cc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013d0:	4b06      	ldr	r3, [pc, #24]	@ (80013ec <SystemInit+0x20>)
 80013d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013d6:	4a05      	ldr	r2, [pc, #20]	@ (80013ec <SystemInit+0x20>)
 80013d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013e0:	bf00      	nop
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	e000ed00 	.word	0xe000ed00

080013f0 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b088      	sub	sp, #32
 80013f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013f6:	f107 0310 	add.w	r3, r7, #16
 80013fa:	2200      	movs	r2, #0
 80013fc:	601a      	str	r2, [r3, #0]
 80013fe:	605a      	str	r2, [r3, #4]
 8001400:	609a      	str	r2, [r3, #8]
 8001402:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001404:	1d3b      	adds	r3, r7, #4
 8001406:	2200      	movs	r2, #0
 8001408:	601a      	str	r2, [r3, #0]
 800140a:	605a      	str	r2, [r3, #4]
 800140c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800140e:	4b1e      	ldr	r3, [pc, #120]	@ (8001488 <MX_TIM2_Init+0x98>)
 8001410:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001414:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 107;
 8001416:	4b1c      	ldr	r3, [pc, #112]	@ (8001488 <MX_TIM2_Init+0x98>)
 8001418:	226b      	movs	r2, #107	@ 0x6b
 800141a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800141c:	4b1a      	ldr	r3, [pc, #104]	@ (8001488 <MX_TIM2_Init+0x98>)
 800141e:	2200      	movs	r2, #0
 8001420:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001422:	4b19      	ldr	r3, [pc, #100]	@ (8001488 <MX_TIM2_Init+0x98>)
 8001424:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001428:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800142a:	4b17      	ldr	r3, [pc, #92]	@ (8001488 <MX_TIM2_Init+0x98>)
 800142c:	2200      	movs	r2, #0
 800142e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001430:	4b15      	ldr	r3, [pc, #84]	@ (8001488 <MX_TIM2_Init+0x98>)
 8001432:	2200      	movs	r2, #0
 8001434:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001436:	4814      	ldr	r0, [pc, #80]	@ (8001488 <MX_TIM2_Init+0x98>)
 8001438:	f002 fbf2 	bl	8003c20 <HAL_TIM_Base_Init>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001442:	f7ff fe29 	bl	8001098 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001446:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800144a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800144c:	f107 0310 	add.w	r3, r7, #16
 8001450:	4619      	mov	r1, r3
 8001452:	480d      	ldr	r0, [pc, #52]	@ (8001488 <MX_TIM2_Init+0x98>)
 8001454:	f002 fdd4 	bl	8004000 <HAL_TIM_ConfigClockSource>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800145e:	f7ff fe1b 	bl	8001098 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001462:	2320      	movs	r3, #32
 8001464:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001466:	2300      	movs	r3, #0
 8001468:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800146a:	1d3b      	adds	r3, r7, #4
 800146c:	4619      	mov	r1, r3
 800146e:	4806      	ldr	r0, [pc, #24]	@ (8001488 <MX_TIM2_Init+0x98>)
 8001470:	f002 fffc 	bl	800446c <HAL_TIMEx_MasterConfigSynchronization>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800147a:	f7ff fe0d 	bl	8001098 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800147e:	bf00      	nop
 8001480:	3720      	adds	r7, #32
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	200002c0 	.word	0x200002c0

0800148c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800149c:	d113      	bne.n	80014c6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800149e:	4b0c      	ldr	r3, [pc, #48]	@ (80014d0 <HAL_TIM_Base_MspInit+0x44>)
 80014a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a2:	4a0b      	ldr	r2, [pc, #44]	@ (80014d0 <HAL_TIM_Base_MspInit+0x44>)
 80014a4:	f043 0301 	orr.w	r3, r3, #1
 80014a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80014aa:	4b09      	ldr	r3, [pc, #36]	@ (80014d0 <HAL_TIM_Base_MspInit+0x44>)
 80014ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ae:	f003 0301 	and.w	r3, r3, #1
 80014b2:	60fb      	str	r3, [r7, #12]
 80014b4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80014b6:	2200      	movs	r2, #0
 80014b8:	2105      	movs	r1, #5
 80014ba:	201c      	movs	r0, #28
 80014bc:	f000 fffd 	bl	80024ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80014c0:	201c      	movs	r0, #28
 80014c2:	f001 f816 	bl	80024f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80014c6:	bf00      	nop
 80014c8:	3710      	adds	r7, #16
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	40023800 	.word	0x40023800

080014d4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014d8:	4b14      	ldr	r3, [pc, #80]	@ (800152c <MX_USART1_UART_Init+0x58>)
 80014da:	4a15      	ldr	r2, [pc, #84]	@ (8001530 <MX_USART1_UART_Init+0x5c>)
 80014dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014de:	4b13      	ldr	r3, [pc, #76]	@ (800152c <MX_USART1_UART_Init+0x58>)
 80014e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014e6:	4b11      	ldr	r3, [pc, #68]	@ (800152c <MX_USART1_UART_Init+0x58>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014ec:	4b0f      	ldr	r3, [pc, #60]	@ (800152c <MX_USART1_UART_Init+0x58>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014f2:	4b0e      	ldr	r3, [pc, #56]	@ (800152c <MX_USART1_UART_Init+0x58>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014f8:	4b0c      	ldr	r3, [pc, #48]	@ (800152c <MX_USART1_UART_Init+0x58>)
 80014fa:	220c      	movs	r2, #12
 80014fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014fe:	4b0b      	ldr	r3, [pc, #44]	@ (800152c <MX_USART1_UART_Init+0x58>)
 8001500:	2200      	movs	r2, #0
 8001502:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001504:	4b09      	ldr	r3, [pc, #36]	@ (800152c <MX_USART1_UART_Init+0x58>)
 8001506:	2200      	movs	r2, #0
 8001508:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800150a:	4b08      	ldr	r3, [pc, #32]	@ (800152c <MX_USART1_UART_Init+0x58>)
 800150c:	2200      	movs	r2, #0
 800150e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001510:	4b06      	ldr	r3, [pc, #24]	@ (800152c <MX_USART1_UART_Init+0x58>)
 8001512:	2200      	movs	r2, #0
 8001514:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001516:	4805      	ldr	r0, [pc, #20]	@ (800152c <MX_USART1_UART_Init+0x58>)
 8001518:	f003 f854 	bl	80045c4 <HAL_UART_Init>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001522:	f7ff fdb9 	bl	8001098 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	2000030c 	.word	0x2000030c
 8001530:	40011000 	.word	0x40011000

08001534 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001538:	4b14      	ldr	r3, [pc, #80]	@ (800158c <MX_USART2_UART_Init+0x58>)
 800153a:	4a15      	ldr	r2, [pc, #84]	@ (8001590 <MX_USART2_UART_Init+0x5c>)
 800153c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800153e:	4b13      	ldr	r3, [pc, #76]	@ (800158c <MX_USART2_UART_Init+0x58>)
 8001540:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001544:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001546:	4b11      	ldr	r3, [pc, #68]	@ (800158c <MX_USART2_UART_Init+0x58>)
 8001548:	2200      	movs	r2, #0
 800154a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800154c:	4b0f      	ldr	r3, [pc, #60]	@ (800158c <MX_USART2_UART_Init+0x58>)
 800154e:	2200      	movs	r2, #0
 8001550:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001552:	4b0e      	ldr	r3, [pc, #56]	@ (800158c <MX_USART2_UART_Init+0x58>)
 8001554:	2200      	movs	r2, #0
 8001556:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001558:	4b0c      	ldr	r3, [pc, #48]	@ (800158c <MX_USART2_UART_Init+0x58>)
 800155a:	220c      	movs	r2, #12
 800155c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800155e:	4b0b      	ldr	r3, [pc, #44]	@ (800158c <MX_USART2_UART_Init+0x58>)
 8001560:	2200      	movs	r2, #0
 8001562:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 8001564:	4b09      	ldr	r3, [pc, #36]	@ (800158c <MX_USART2_UART_Init+0x58>)
 8001566:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800156a:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800156c:	4b07      	ldr	r3, [pc, #28]	@ (800158c <MX_USART2_UART_Init+0x58>)
 800156e:	2200      	movs	r2, #0
 8001570:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001572:	4b06      	ldr	r3, [pc, #24]	@ (800158c <MX_USART2_UART_Init+0x58>)
 8001574:	2200      	movs	r2, #0
 8001576:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001578:	4804      	ldr	r0, [pc, #16]	@ (800158c <MX_USART2_UART_Init+0x58>)
 800157a:	f003 f823 	bl	80045c4 <HAL_UART_Init>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <MX_USART2_UART_Init+0x54>
  {
    Error_Handler();
 8001584:	f7ff fd88 	bl	8001098 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001588:	bf00      	nop
 800158a:	bd80      	pop	{r7, pc}
 800158c:	20000394 	.word	0x20000394
 8001590:	40004400 	.word	0x40004400

08001594 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b0b0      	sub	sp, #192	@ 0xc0
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800159c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80015a0:	2200      	movs	r2, #0
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	605a      	str	r2, [r3, #4]
 80015a6:	609a      	str	r2, [r3, #8]
 80015a8:	60da      	str	r2, [r3, #12]
 80015aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015ac:	f107 031c 	add.w	r3, r7, #28
 80015b0:	2290      	movs	r2, #144	@ 0x90
 80015b2:	2100      	movs	r1, #0
 80015b4:	4618      	mov	r0, r3
 80015b6:	f007 fa78 	bl	8008aaa <memset>
  if(uartHandle->Instance==USART1)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4a51      	ldr	r2, [pc, #324]	@ (8001704 <HAL_UART_MspInit+0x170>)
 80015c0:	4293      	cmp	r3, r2
 80015c2:	d15a      	bne.n	800167a <HAL_UART_MspInit+0xe6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80015c4:	2340      	movs	r3, #64	@ 0x40
 80015c6:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80015c8:	2300      	movs	r3, #0
 80015ca:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015cc:	f107 031c 	add.w	r3, r7, #28
 80015d0:	4618      	mov	r0, r3
 80015d2:	f001 fefd 	bl	80033d0 <HAL_RCCEx_PeriphCLKConfig>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80015dc:	f7ff fd5c 	bl	8001098 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80015e0:	4b49      	ldr	r3, [pc, #292]	@ (8001708 <HAL_UART_MspInit+0x174>)
 80015e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015e4:	4a48      	ldr	r2, [pc, #288]	@ (8001708 <HAL_UART_MspInit+0x174>)
 80015e6:	f043 0310 	orr.w	r3, r3, #16
 80015ea:	6453      	str	r3, [r2, #68]	@ 0x44
 80015ec:	4b46      	ldr	r3, [pc, #280]	@ (8001708 <HAL_UART_MspInit+0x174>)
 80015ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015f0:	f003 0310 	and.w	r3, r3, #16
 80015f4:	61bb      	str	r3, [r7, #24]
 80015f6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015f8:	4b43      	ldr	r3, [pc, #268]	@ (8001708 <HAL_UART_MspInit+0x174>)
 80015fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fc:	4a42      	ldr	r2, [pc, #264]	@ (8001708 <HAL_UART_MspInit+0x174>)
 80015fe:	f043 0302 	orr.w	r3, r3, #2
 8001602:	6313      	str	r3, [r2, #48]	@ 0x30
 8001604:	4b40      	ldr	r3, [pc, #256]	@ (8001708 <HAL_UART_MspInit+0x174>)
 8001606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001608:	f003 0302 	and.w	r3, r3, #2
 800160c:	617b      	str	r3, [r7, #20]
 800160e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001610:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001614:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001618:	2302      	movs	r3, #2
 800161a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161e:	2300      	movs	r3, #0
 8001620:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001624:	2303      	movs	r3, #3
 8001626:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800162a:	2304      	movs	r3, #4
 800162c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001630:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001634:	4619      	mov	r1, r3
 8001636:	4835      	ldr	r0, [pc, #212]	@ (800170c <HAL_UART_MspInit+0x178>)
 8001638:	f001 f808 	bl	800264c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800163c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001640:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001644:	2302      	movs	r3, #2
 8001646:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800164a:	2301      	movs	r3, #1
 800164c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001650:	2303      	movs	r3, #3
 8001652:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001656:	2304      	movs	r3, #4
 8001658:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800165c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001660:	4619      	mov	r1, r3
 8001662:	482a      	ldr	r0, [pc, #168]	@ (800170c <HAL_UART_MspInit+0x178>)
 8001664:	f000 fff2 	bl	800264c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001668:	2200      	movs	r2, #0
 800166a:	2101      	movs	r1, #1
 800166c:	2025      	movs	r0, #37	@ 0x25
 800166e:	f000 ff24 	bl	80024ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001672:	2025      	movs	r0, #37	@ 0x25
 8001674:	f000 ff3d 	bl	80024f2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001678:	e03f      	b.n	80016fa <HAL_UART_MspInit+0x166>
  else if(uartHandle->Instance==USART2)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4a24      	ldr	r2, [pc, #144]	@ (8001710 <HAL_UART_MspInit+0x17c>)
 8001680:	4293      	cmp	r3, r2
 8001682:	d13a      	bne.n	80016fa <HAL_UART_MspInit+0x166>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001684:	2380      	movs	r3, #128	@ 0x80
 8001686:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001688:	2300      	movs	r3, #0
 800168a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800168c:	f107 031c 	add.w	r3, r7, #28
 8001690:	4618      	mov	r0, r3
 8001692:	f001 fe9d 	bl	80033d0 <HAL_RCCEx_PeriphCLKConfig>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <HAL_UART_MspInit+0x10c>
      Error_Handler();
 800169c:	f7ff fcfc 	bl	8001098 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80016a0:	4b19      	ldr	r3, [pc, #100]	@ (8001708 <HAL_UART_MspInit+0x174>)
 80016a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016a4:	4a18      	ldr	r2, [pc, #96]	@ (8001708 <HAL_UART_MspInit+0x174>)
 80016a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80016ac:	4b16      	ldr	r3, [pc, #88]	@ (8001708 <HAL_UART_MspInit+0x174>)
 80016ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016b4:	613b      	str	r3, [r7, #16]
 80016b6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016b8:	4b13      	ldr	r3, [pc, #76]	@ (8001708 <HAL_UART_MspInit+0x174>)
 80016ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016bc:	4a12      	ldr	r2, [pc, #72]	@ (8001708 <HAL_UART_MspInit+0x174>)
 80016be:	f043 0301 	orr.w	r3, r3, #1
 80016c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80016c4:	4b10      	ldr	r3, [pc, #64]	@ (8001708 <HAL_UART_MspInit+0x174>)
 80016c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c8:	f003 0301 	and.w	r3, r3, #1
 80016cc:	60fb      	str	r3, [r7, #12]
 80016ce:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80016d0:	230c      	movs	r3, #12
 80016d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d6:	2302      	movs	r3, #2
 80016d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016dc:	2300      	movs	r3, #0
 80016de:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e2:	2303      	movs	r3, #3
 80016e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016e8:	2307      	movs	r3, #7
 80016ea:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ee:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80016f2:	4619      	mov	r1, r3
 80016f4:	4807      	ldr	r0, [pc, #28]	@ (8001714 <HAL_UART_MspInit+0x180>)
 80016f6:	f000 ffa9 	bl	800264c <HAL_GPIO_Init>
}
 80016fa:	bf00      	nop
 80016fc:	37c0      	adds	r7, #192	@ 0xc0
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	40011000 	.word	0x40011000
 8001708:	40023800 	.word	0x40023800
 800170c:	40020400 	.word	0x40020400
 8001710:	40004400 	.word	0x40004400
 8001714:	40020000 	.word	0x40020000

08001718 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001718:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001750 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800171c:	480d      	ldr	r0, [pc, #52]	@ (8001754 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800171e:	490e      	ldr	r1, [pc, #56]	@ (8001758 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001720:	4a0e      	ldr	r2, [pc, #56]	@ (800175c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001722:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001724:	e002      	b.n	800172c <LoopCopyDataInit>

08001726 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001726:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001728:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800172a:	3304      	adds	r3, #4

0800172c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800172c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800172e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001730:	d3f9      	bcc.n	8001726 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001732:	4a0b      	ldr	r2, [pc, #44]	@ (8001760 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001734:	4c0b      	ldr	r4, [pc, #44]	@ (8001764 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001736:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001738:	e001      	b.n	800173e <LoopFillZerobss>

0800173a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800173a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800173c:	3204      	adds	r2, #4

0800173e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800173e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001740:	d3fb      	bcc.n	800173a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001742:	f7ff fe43 	bl	80013cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001746:	f007 fa19 	bl	8008b7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800174a:	f7ff fad7 	bl	8000cfc <main>
  bx  lr    
 800174e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001750:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001754:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001758:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800175c:	0800c3d8 	.word	0x0800c3d8
  ldr r2, =_sbss
 8001760:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001764:	2000057c 	.word	0x2000057c

08001768 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001768:	e7fe      	b.n	8001768 <CAN1_RX0_IRQHandler>

0800176a <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 800176a:	b580      	push	{r7, lr}
 800176c:	b082      	sub	sp, #8
 800176e:	af00      	add	r7, sp, #0
 8001770:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d105      	bne.n	8001784 <stm32_lock_init+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001778:	b672      	cpsid	i
}
 800177a:	bf00      	nop
 800177c:	f7ff fc8c 	bl	8001098 <Error_Handler>
 8001780:	bf00      	nop
 8001782:	e7fd      	b.n	8001780 <stm32_lock_init+0x16>
  lock->flag = 0;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2200      	movs	r2, #0
 8001788:	701a      	strb	r2, [r3, #0]
  lock->counter = 0;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2200      	movs	r2, #0
 800178e:	705a      	strb	r2, [r3, #1]
}
 8001790:	bf00      	nop
 8001792:	3708      	adds	r7, #8
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}

08001798 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80017a0:	f3ef 8310 	mrs	r3, PRIMASK
 80017a4:	60bb      	str	r3, [r7, #8]
  return(result);
 80017a6:	68bb      	ldr	r3, [r7, #8]
  uint8_t flag = (uint8_t)(__get_PRIMASK() & 0x1); /* PRIMASK.PM */
 80017a8:	b2db      	uxtb	r3, r3
 80017aa:	f003 0301 	and.w	r3, r3, #1
 80017ae:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsid i" : : : "memory");
 80017b0:	b672      	cpsid	i
}
 80017b2:	bf00      	nop
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80017b4:	f3bf 8f4f 	dsb	sy
}
 80017b8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80017ba:	f3bf 8f6f 	isb	sy
}
 80017be:	bf00      	nop
  __disable_irq();
  __DSB();
  __ISB();
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d105      	bne.n	80017d2 <stm32_lock_acquire+0x3a>
  __ASM volatile ("cpsid i" : : : "memory");
 80017c6:	b672      	cpsid	i
}
 80017c8:	bf00      	nop
 80017ca:	f7ff fc65 	bl	8001098 <Error_Handler>
 80017ce:	bf00      	nop
 80017d0:	e7fd      	b.n	80017ce <stm32_lock_acquire+0x36>
  if (lock->counter == 0)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	785b      	ldrb	r3, [r3, #1]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d103      	bne.n	80017e2 <stm32_lock_acquire+0x4a>
  {
    lock->flag = flag;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	7bfa      	ldrb	r2, [r7, #15]
 80017de:	701a      	strb	r2, [r3, #0]
 80017e0:	e009      	b.n	80017f6 <stm32_lock_acquire+0x5e>
  }
  else if (lock->counter == UINT8_MAX)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	785b      	ldrb	r3, [r3, #1]
 80017e6:	2bff      	cmp	r3, #255	@ 0xff
 80017e8:	d105      	bne.n	80017f6 <stm32_lock_acquire+0x5e>
  __ASM volatile ("cpsid i" : : : "memory");
 80017ea:	b672      	cpsid	i
}
 80017ec:	bf00      	nop
  {
    STM32_LOCK_BLOCK();
 80017ee:	f7ff fc53 	bl	8001098 <Error_Handler>
 80017f2:	bf00      	nop
 80017f4:	e7fd      	b.n	80017f2 <stm32_lock_acquire+0x5a>
  }
  lock->counter++;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	785b      	ldrb	r3, [r3, #1]
 80017fa:	3301      	adds	r3, #1
 80017fc:	b2da      	uxtb	r2, r3
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	705a      	strb	r2, [r3, #1]
}
 8001802:	bf00      	nop
 8001804:	3710      	adds	r7, #16
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}

0800180a <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 800180a:	b580      	push	{r7, lr}
 800180c:	b082      	sub	sp, #8
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d105      	bne.n	8001824 <stm32_lock_release+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8001818:	b672      	cpsid	i
}
 800181a:	bf00      	nop
 800181c:	f7ff fc3c 	bl	8001098 <Error_Handler>
 8001820:	bf00      	nop
 8001822:	e7fd      	b.n	8001820 <stm32_lock_release+0x16>
  if (lock->counter == 0)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	785b      	ldrb	r3, [r3, #1]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d105      	bne.n	8001838 <stm32_lock_release+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
 800182c:	b672      	cpsid	i
}
 800182e:	bf00      	nop
  {
    STM32_LOCK_BLOCK();
 8001830:	f7ff fc32 	bl	8001098 <Error_Handler>
 8001834:	bf00      	nop
 8001836:	e7fd      	b.n	8001834 <stm32_lock_release+0x2a>
  }
  lock->counter--;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	785b      	ldrb	r3, [r3, #1]
 800183c:	3b01      	subs	r3, #1
 800183e:	b2da      	uxtb	r2, r3
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	705a      	strb	r2, [r3, #1]
  if (lock->counter == 0 && lock->flag == 0)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	785b      	ldrb	r3, [r3, #1]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d105      	bne.n	8001858 <stm32_lock_release+0x4e>
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d101      	bne.n	8001858 <stm32_lock_release+0x4e>
  __ASM volatile ("cpsie i" : : : "memory");
 8001854:	b662      	cpsie	i
}
 8001856:	bf00      	nop
  {
    __enable_irq();
  }
}
 8001858:	bf00      	nop
 800185a:	3708      	adds	r7, #8
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}

08001860 <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d105      	bne.n	800187a <__retarget_lock_init_recursive+0x1a>
  {
    errno = EINVAL;
 800186e:	f007 f97f 	bl	8008b70 <__errno>
 8001872:	4603      	mov	r3, r0
 8001874:	2216      	movs	r2, #22
 8001876:	601a      	str	r2, [r3, #0]
    return;
 8001878:	e016      	b.n	80018a8 <__retarget_lock_init_recursive+0x48>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 800187a:	2002      	movs	r0, #2
 800187c:	f006 f8f6 	bl	8007a6c <malloc>
 8001880:	4603      	mov	r3, r0
 8001882:	461a      	mov	r2, r3
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d005      	beq.n	800189c <__retarget_lock_init_recursive+0x3c>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4618      	mov	r0, r3
 8001896:	f7ff ff68 	bl	800176a <stm32_lock_init>
    return;
 800189a:	e005      	b.n	80018a8 <__retarget_lock_init_recursive+0x48>
  __ASM volatile ("cpsid i" : : : "memory");
 800189c:	b672      	cpsid	i
}
 800189e:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 80018a0:	f7ff fbfa 	bl	8001098 <Error_Handler>
 80018a4:	bf00      	nop
 80018a6:	e7fd      	b.n	80018a4 <__retarget_lock_init_recursive+0x44>
}
 80018a8:	3708      	adds	r7, #8
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}

080018ae <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 80018ae:	b580      	push	{r7, lr}
 80018b0:	b082      	sub	sp, #8
 80018b2:	af00      	add	r7, sp, #0
 80018b4:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d105      	bne.n	80018c8 <__retarget_lock_acquire_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 80018bc:	b672      	cpsid	i
}
 80018be:	bf00      	nop
 80018c0:	f7ff fbea 	bl	8001098 <Error_Handler>
 80018c4:	bf00      	nop
 80018c6:	e7fd      	b.n	80018c4 <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7ff ff64 	bl	8001798 <stm32_lock_acquire>
}
 80018d0:	bf00      	nop
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d105      	bne.n	80018f2 <__retarget_lock_release_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 80018e6:	b672      	cpsid	i
}
 80018e8:	bf00      	nop
 80018ea:	f7ff fbd5 	bl	8001098 <Error_Handler>
 80018ee:	bf00      	nop
 80018f0:	e7fd      	b.n	80018ee <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7ff ff88 	bl	800180a <stm32_lock_release>
}
 80018fa:	bf00      	nop
 80018fc:	3708      	adds	r7, #8
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}

08001902 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001902:	b580      	push	{r7, lr}
 8001904:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001906:	2003      	movs	r0, #3
 8001908:	f000 fdcc 	bl	80024a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800190c:	200f      	movs	r0, #15
 800190e:	f000 f805 	bl	800191c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001912:	f7ff fbc7 	bl	80010a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001916:	2300      	movs	r3, #0
}
 8001918:	4618      	mov	r0, r3
 800191a:	bd80      	pop	{r7, pc}

0800191c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001924:	4b12      	ldr	r3, [pc, #72]	@ (8001970 <HAL_InitTick+0x54>)
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	4b12      	ldr	r3, [pc, #72]	@ (8001974 <HAL_InitTick+0x58>)
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	4619      	mov	r1, r3
 800192e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001932:	fbb3 f3f1 	udiv	r3, r3, r1
 8001936:	fbb2 f3f3 	udiv	r3, r2, r3
 800193a:	4618      	mov	r0, r3
 800193c:	f000 fde7 	bl	800250e <HAL_SYSTICK_Config>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e00e      	b.n	8001968 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2b0f      	cmp	r3, #15
 800194e:	d80a      	bhi.n	8001966 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001950:	2200      	movs	r2, #0
 8001952:	6879      	ldr	r1, [r7, #4]
 8001954:	f04f 30ff 	mov.w	r0, #4294967295
 8001958:	f000 fdaf 	bl	80024ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800195c:	4a06      	ldr	r2, [pc, #24]	@ (8001978 <HAL_InitTick+0x5c>)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001962:	2300      	movs	r3, #0
 8001964:	e000      	b.n	8001968 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
}
 8001968:	4618      	mov	r0, r3
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	20000008 	.word	0x20000008
 8001974:	20000010 	.word	0x20000010
 8001978:	2000000c 	.word	0x2000000c

0800197c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001980:	4b06      	ldr	r3, [pc, #24]	@ (800199c <HAL_IncTick+0x20>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	461a      	mov	r2, r3
 8001986:	4b06      	ldr	r3, [pc, #24]	@ (80019a0 <HAL_IncTick+0x24>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4413      	add	r3, r2
 800198c:	4a04      	ldr	r2, [pc, #16]	@ (80019a0 <HAL_IncTick+0x24>)
 800198e:	6013      	str	r3, [r2, #0]
}
 8001990:	bf00      	nop
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	20000010 	.word	0x20000010
 80019a0:	20000424 	.word	0x20000424

080019a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  return uwTick;
 80019a8:	4b03      	ldr	r3, [pc, #12]	@ (80019b8 <HAL_GetTick+0x14>)
 80019aa:	681b      	ldr	r3, [r3, #0]
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	20000424 	.word	0x20000424

080019bc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019c4:	2300      	movs	r3, #0
 80019c6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d101      	bne.n	80019d2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e031      	b.n	8001a36 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d109      	bne.n	80019ee <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80019da:	6878      	ldr	r0, [r7, #4]
 80019dc:	f7ff f854 	bl	8000a88 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2200      	movs	r2, #0
 80019e4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2200      	movs	r2, #0
 80019ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f2:	f003 0310 	and.w	r3, r3, #16
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d116      	bne.n	8001a28 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80019fe:	4b10      	ldr	r3, [pc, #64]	@ (8001a40 <HAL_ADC_Init+0x84>)
 8001a00:	4013      	ands	r3, r2
 8001a02:	f043 0202 	orr.w	r2, r3, #2
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f000 fb76 	bl	80020fc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2200      	movs	r2, #0
 8001a14:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a1a:	f023 0303 	bic.w	r3, r3, #3
 8001a1e:	f043 0201 	orr.w	r2, r3, #1
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	641a      	str	r2, [r3, #64]	@ 0x40
 8001a26:	e001      	b.n	8001a2c <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3710      	adds	r7, #16
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	ffffeefd 	.word	0xffffeefd

08001a44 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b085      	sub	sp, #20
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001a56:	2b01      	cmp	r3, #1
 8001a58:	d101      	bne.n	8001a5e <HAL_ADC_Start_IT+0x1a>
 8001a5a:	2302      	movs	r3, #2
 8001a5c:	e0b5      	b.n	8001bca <HAL_ADC_Start_IT+0x186>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2201      	movs	r2, #1
 8001a62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	f003 0301 	and.w	r3, r3, #1
 8001a70:	2b01      	cmp	r3, #1
 8001a72:	d018      	beq.n	8001aa6 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	689a      	ldr	r2, [r3, #8]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f042 0201 	orr.w	r2, r2, #1
 8001a82:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001a84:	4b54      	ldr	r3, [pc, #336]	@ (8001bd8 <HAL_ADC_Start_IT+0x194>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a54      	ldr	r2, [pc, #336]	@ (8001bdc <HAL_ADC_Start_IT+0x198>)
 8001a8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a8e:	0c9a      	lsrs	r2, r3, #18
 8001a90:	4613      	mov	r3, r2
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	4413      	add	r3, r2
 8001a96:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001a98:	e002      	b.n	8001aa0 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	3b01      	subs	r3, #1
 8001a9e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d1f9      	bne.n	8001a9a <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	f003 0301 	and.w	r3, r3, #1
 8001ab0:	2b01      	cmp	r3, #1
 8001ab2:	d17d      	bne.n	8001bb0 <HAL_ADC_Start_IT+0x16c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ab8:	4b49      	ldr	r3, [pc, #292]	@ (8001be0 <HAL_ADC_Start_IT+0x19c>)
 8001aba:	4013      	ands	r3, r2
 8001abc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d007      	beq.n	8001ae2 <HAL_ADC_Start_IT+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001ada:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001aea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001aee:	d106      	bne.n	8001afe <HAL_ADC_Start_IT+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001af4:	f023 0206 	bic.w	r2, r3, #6
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	645a      	str	r2, [r3, #68]	@ 0x44
 8001afc:	e002      	b.n	8001b04 <HAL_ADC_Start_IT+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2200      	movs	r2, #0
 8001b02:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2200      	movs	r2, #0
 8001b08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001b14:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	6859      	ldr	r1, [r3, #4]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	4b30      	ldr	r3, [pc, #192]	@ (8001be4 <HAL_ADC_Start_IT+0x1a0>)
 8001b22:	430b      	orrs	r3, r1
 8001b24:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001b26:	4b30      	ldr	r3, [pc, #192]	@ (8001be8 <HAL_ADC_Start_IT+0x1a4>)
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f003 031f 	and.w	r3, r3, #31
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d10f      	bne.n	8001b52 <HAL_ADC_Start_IT+0x10e>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d143      	bne.n	8001bc8 <HAL_ADC_Start_IT+0x184>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	689a      	ldr	r2, [r3, #8]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001b4e:	609a      	str	r2, [r3, #8]
 8001b50:	e03a      	b.n	8001bc8 <HAL_ADC_Start_IT+0x184>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a25      	ldr	r2, [pc, #148]	@ (8001bec <HAL_ADC_Start_IT+0x1a8>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d10e      	bne.n	8001b7a <HAL_ADC_Start_IT+0x136>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d107      	bne.n	8001b7a <HAL_ADC_Start_IT+0x136>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	689a      	ldr	r2, [r3, #8]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001b78:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8001b7a:	4b1b      	ldr	r3, [pc, #108]	@ (8001be8 <HAL_ADC_Start_IT+0x1a4>)
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	f003 0310 	and.w	r3, r3, #16
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d120      	bne.n	8001bc8 <HAL_ADC_Start_IT+0x184>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a19      	ldr	r2, [pc, #100]	@ (8001bf0 <HAL_ADC_Start_IT+0x1ac>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d11b      	bne.n	8001bc8 <HAL_ADC_Start_IT+0x184>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d114      	bne.n	8001bc8 <HAL_ADC_Start_IT+0x184>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	689a      	ldr	r2, [r3, #8]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001bac:	609a      	str	r2, [r3, #8]
 8001bae:	e00b      	b.n	8001bc8 <HAL_ADC_Start_IT+0x184>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb4:	f043 0210 	orr.w	r2, r3, #16
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bc0:	f043 0201 	orr.w	r2, r3, #1
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3714      	adds	r7, #20
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr
 8001bd6:	bf00      	nop
 8001bd8:	20000008 	.word	0x20000008
 8001bdc:	431bde83 	.word	0x431bde83
 8001be0:	fffff8fe 	.word	0xfffff8fe
 8001be4:	04000020 	.word	0x04000020
 8001be8:	40012300 	.word	0x40012300
 8001bec:	40012000 	.word	0x40012000
 8001bf0:	40012200 	.word	0x40012200

08001bf4 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b086      	sub	sp, #24
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	617b      	str	r3, [r7, #20]
 8001c00:	2300      	movs	r3, #0
 8001c02:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	f003 0302 	and.w	r3, r3, #2
 8001c1a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	f003 0320 	and.w	r3, r3, #32
 8001c22:	613b      	str	r3, [r7, #16]

  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d049      	beq.n	8001cbe <HAL_ADC_IRQHandler+0xca>
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d046      	beq.n	8001cbe <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c34:	f003 0310 	and.w	r3, r3, #16
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d105      	bne.n	8001c48 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c40:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	689b      	ldr	r3, [r3, #8]
 8001c4e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d12b      	bne.n	8001cae <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d127      	bne.n	8001cae <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c64:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d006      	beq.n	8001c7a <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d119      	bne.n	8001cae <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	685a      	ldr	r2, [r3, #4]
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f022 0220 	bic.w	r2, r2, #32
 8001c88:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c8e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d105      	bne.n	8001cae <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca6:	f043 0201 	orr.w	r2, r3, #1
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	f000 f8b0 	bl	8001e14 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f06f 0212 	mvn.w	r2, #18
 8001cbc:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	f003 0304 	and.w	r3, r3, #4
 8001cc4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ccc:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d057      	beq.n	8001d84 <HAL_ADC_IRQHandler+0x190>
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d054      	beq.n	8001d84 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cde:	f003 0310 	and.w	r3, r3, #16
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d105      	bne.n	8001cf2 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cea:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d139      	bne.n	8001d74 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d06:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d006      	beq.n	8001d1c <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d12b      	bne.n	8001d74 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d124      	bne.n	8001d74 <HAL_ADC_IRQHandler+0x180>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d11d      	bne.n	8001d74 <HAL_ADC_IRQHandler+0x180>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d119      	bne.n	8001d74 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	685a      	ldr	r2, [r3, #4]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001d4e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d54:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d105      	bne.n	8001d74 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6c:	f043 0201 	orr.w	r2, r3, #1
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001d74:	6878      	ldr	r0, [r7, #4]
 8001d76:	f000 fabb 	bl	80022f0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f06f 020c 	mvn.w	r2, #12
 8001d82:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	f003 0301 	and.w	r3, r3, #1
 8001d8a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d92:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d017      	beq.n	8001dca <HAL_ADC_IRQHandler+0x1d6>
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d014      	beq.n	8001dca <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 0301 	and.w	r3, r3, #1
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d10d      	bne.n	8001dca <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f000 f834 	bl	8001e28 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f06f 0201 	mvn.w	r2, #1
 8001dc8:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	f003 0320 	and.w	r3, r3, #32
 8001dd0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001dd2:	68bb      	ldr	r3, [r7, #8]
 8001dd4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001dd8:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d015      	beq.n	8001e0c <HAL_ADC_IRQHandler+0x218>
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d012      	beq.n	8001e0c <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dea:	f043 0202 	orr.w	r2, r3, #2
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f06f 0220 	mvn.w	r2, #32
 8001dfa:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001dfc:	6878      	ldr	r0, [r7, #4]
 8001dfe:	f000 f81d 	bl	8001e3c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f06f 0220 	mvn.w	r2, #32
 8001e0a:	601a      	str	r2, [r3, #0]
  }
}
 8001e0c:	bf00      	nop
 8001e0e:	3718      	adds	r7, #24
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}

08001e14 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001e1c:	bf00      	nop
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr

08001e28 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001e30:	bf00      	nop
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr

08001e3c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001e44:	bf00      	nop
 8001e46:	370c      	adds	r7, #12
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr

08001e50 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b085      	sub	sp, #20
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d101      	bne.n	8001e6c <HAL_ADC_ConfigChannel+0x1c>
 8001e68:	2302      	movs	r3, #2
 8001e6a:	e136      	b.n	80020da <HAL_ADC_ConfigChannel+0x28a>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2201      	movs	r2, #1
 8001e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2b09      	cmp	r3, #9
 8001e7a:	d93a      	bls.n	8001ef2 <HAL_ADC_ConfigChannel+0xa2>
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001e84:	d035      	beq.n	8001ef2 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	68d9      	ldr	r1, [r3, #12]
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	b29b      	uxth	r3, r3
 8001e92:	461a      	mov	r2, r3
 8001e94:	4613      	mov	r3, r2
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	4413      	add	r3, r2
 8001e9a:	3b1e      	subs	r3, #30
 8001e9c:	2207      	movs	r2, #7
 8001e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea2:	43da      	mvns	r2, r3
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	400a      	ands	r2, r1
 8001eaa:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a8d      	ldr	r2, [pc, #564]	@ (80020e8 <HAL_ADC_ConfigChannel+0x298>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d10a      	bne.n	8001ecc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	68d9      	ldr	r1, [r3, #12]
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	061a      	lsls	r2, r3, #24
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	430a      	orrs	r2, r1
 8001ec8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001eca:	e035      	b.n	8001f38 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	68d9      	ldr	r1, [r3, #12]
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	689a      	ldr	r2, [r3, #8]
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	4618      	mov	r0, r3
 8001ede:	4603      	mov	r3, r0
 8001ee0:	005b      	lsls	r3, r3, #1
 8001ee2:	4403      	add	r3, r0
 8001ee4:	3b1e      	subs	r3, #30
 8001ee6:	409a      	lsls	r2, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	430a      	orrs	r2, r1
 8001eee:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ef0:	e022      	b.n	8001f38 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	6919      	ldr	r1, [r3, #16]
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	b29b      	uxth	r3, r3
 8001efe:	461a      	mov	r2, r3
 8001f00:	4613      	mov	r3, r2
 8001f02:	005b      	lsls	r3, r3, #1
 8001f04:	4413      	add	r3, r2
 8001f06:	2207      	movs	r2, #7
 8001f08:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0c:	43da      	mvns	r2, r3
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	400a      	ands	r2, r1
 8001f14:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	6919      	ldr	r1, [r3, #16]
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	689a      	ldr	r2, [r3, #8]
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	4618      	mov	r0, r3
 8001f28:	4603      	mov	r3, r0
 8001f2a:	005b      	lsls	r3, r3, #1
 8001f2c:	4403      	add	r3, r0
 8001f2e:	409a      	lsls	r2, r3
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	430a      	orrs	r2, r1
 8001f36:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	2b06      	cmp	r3, #6
 8001f3e:	d824      	bhi.n	8001f8a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	685a      	ldr	r2, [r3, #4]
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	4413      	add	r3, r2
 8001f50:	3b05      	subs	r3, #5
 8001f52:	221f      	movs	r2, #31
 8001f54:	fa02 f303 	lsl.w	r3, r2, r3
 8001f58:	43da      	mvns	r2, r3
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	400a      	ands	r2, r1
 8001f60:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	b29b      	uxth	r3, r3
 8001f6e:	4618      	mov	r0, r3
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	685a      	ldr	r2, [r3, #4]
 8001f74:	4613      	mov	r3, r2
 8001f76:	009b      	lsls	r3, r3, #2
 8001f78:	4413      	add	r3, r2
 8001f7a:	3b05      	subs	r3, #5
 8001f7c:	fa00 f203 	lsl.w	r2, r0, r3
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	430a      	orrs	r2, r1
 8001f86:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f88:	e04c      	b.n	8002024 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	2b0c      	cmp	r3, #12
 8001f90:	d824      	bhi.n	8001fdc <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	685a      	ldr	r2, [r3, #4]
 8001f9c:	4613      	mov	r3, r2
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	4413      	add	r3, r2
 8001fa2:	3b23      	subs	r3, #35	@ 0x23
 8001fa4:	221f      	movs	r2, #31
 8001fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001faa:	43da      	mvns	r2, r3
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	400a      	ands	r2, r1
 8001fb2:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	b29b      	uxth	r3, r3
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	685a      	ldr	r2, [r3, #4]
 8001fc6:	4613      	mov	r3, r2
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	4413      	add	r3, r2
 8001fcc:	3b23      	subs	r3, #35	@ 0x23
 8001fce:	fa00 f203 	lsl.w	r2, r0, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	430a      	orrs	r2, r1
 8001fd8:	631a      	str	r2, [r3, #48]	@ 0x30
 8001fda:	e023      	b.n	8002024 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	685a      	ldr	r2, [r3, #4]
 8001fe6:	4613      	mov	r3, r2
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	4413      	add	r3, r2
 8001fec:	3b41      	subs	r3, #65	@ 0x41
 8001fee:	221f      	movs	r2, #31
 8001ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff4:	43da      	mvns	r2, r3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	400a      	ands	r2, r1
 8001ffc:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	b29b      	uxth	r3, r3
 800200a:	4618      	mov	r0, r3
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	685a      	ldr	r2, [r3, #4]
 8002010:	4613      	mov	r3, r2
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	4413      	add	r3, r2
 8002016:	3b41      	subs	r3, #65	@ 0x41
 8002018:	fa00 f203 	lsl.w	r2, r0, r3
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	430a      	orrs	r2, r1
 8002022:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a30      	ldr	r2, [pc, #192]	@ (80020ec <HAL_ADC_ConfigChannel+0x29c>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d10a      	bne.n	8002044 <HAL_ADC_ConfigChannel+0x1f4>
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002036:	d105      	bne.n	8002044 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002038:	4b2d      	ldr	r3, [pc, #180]	@ (80020f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	4a2c      	ldr	r2, [pc, #176]	@ (80020f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800203e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002042:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a28      	ldr	r2, [pc, #160]	@ (80020ec <HAL_ADC_ConfigChannel+0x29c>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d10f      	bne.n	800206e <HAL_ADC_ConfigChannel+0x21e>
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	2b12      	cmp	r3, #18
 8002054:	d10b      	bne.n	800206e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002056:	4b26      	ldr	r3, [pc, #152]	@ (80020f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	4a25      	ldr	r2, [pc, #148]	@ (80020f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800205c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002060:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002062:	4b23      	ldr	r3, [pc, #140]	@ (80020f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	4a22      	ldr	r2, [pc, #136]	@ (80020f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002068:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800206c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a1e      	ldr	r2, [pc, #120]	@ (80020ec <HAL_ADC_ConfigChannel+0x29c>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d12b      	bne.n	80020d0 <HAL_ADC_ConfigChannel+0x280>
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a1a      	ldr	r2, [pc, #104]	@ (80020e8 <HAL_ADC_ConfigChannel+0x298>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d003      	beq.n	800208a <HAL_ADC_ConfigChannel+0x23a>
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	2b11      	cmp	r3, #17
 8002088:	d122      	bne.n	80020d0 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800208a:	4b19      	ldr	r3, [pc, #100]	@ (80020f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	4a18      	ldr	r2, [pc, #96]	@ (80020f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002090:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002094:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002096:	4b16      	ldr	r3, [pc, #88]	@ (80020f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	4a15      	ldr	r2, [pc, #84]	@ (80020f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800209c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80020a0:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4a10      	ldr	r2, [pc, #64]	@ (80020e8 <HAL_ADC_ConfigChannel+0x298>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d111      	bne.n	80020d0 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80020ac:	4b11      	ldr	r3, [pc, #68]	@ (80020f4 <HAL_ADC_ConfigChannel+0x2a4>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a11      	ldr	r2, [pc, #68]	@ (80020f8 <HAL_ADC_ConfigChannel+0x2a8>)
 80020b2:	fba2 2303 	umull	r2, r3, r2, r3
 80020b6:	0c9a      	lsrs	r2, r3, #18
 80020b8:	4613      	mov	r3, r2
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	4413      	add	r3, r2
 80020be:	005b      	lsls	r3, r3, #1
 80020c0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80020c2:	e002      	b.n	80020ca <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	3b01      	subs	r3, #1
 80020c8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d1f9      	bne.n	80020c4 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2200      	movs	r2, #0
 80020d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80020d8:	2300      	movs	r3, #0
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3714      	adds	r7, #20
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	10000012 	.word	0x10000012
 80020ec:	40012000 	.word	0x40012000
 80020f0:	40012300 	.word	0x40012300
 80020f4:	20000008 	.word	0x20000008
 80020f8:	431bde83 	.word	0x431bde83

080020fc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002104:	4b78      	ldr	r3, [pc, #480]	@ (80022e8 <ADC_Init+0x1ec>)
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	4a77      	ldr	r2, [pc, #476]	@ (80022e8 <ADC_Init+0x1ec>)
 800210a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800210e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002110:	4b75      	ldr	r3, [pc, #468]	@ (80022e8 <ADC_Init+0x1ec>)
 8002112:	685a      	ldr	r2, [r3, #4]
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	4973      	ldr	r1, [pc, #460]	@ (80022e8 <ADC_Init+0x1ec>)
 800211a:	4313      	orrs	r3, r2
 800211c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	685a      	ldr	r2, [r3, #4]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800212c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	6859      	ldr	r1, [r3, #4]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	691b      	ldr	r3, [r3, #16]
 8002138:	021a      	lsls	r2, r3, #8
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	430a      	orrs	r2, r1
 8002140:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	685a      	ldr	r2, [r3, #4]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002150:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	6859      	ldr	r1, [r3, #4]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	689a      	ldr	r2, [r3, #8]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	430a      	orrs	r2, r1
 8002162:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	689a      	ldr	r2, [r3, #8]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002172:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	6899      	ldr	r1, [r3, #8]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	68da      	ldr	r2, [r3, #12]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	430a      	orrs	r2, r1
 8002184:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800218a:	4a58      	ldr	r2, [pc, #352]	@ (80022ec <ADC_Init+0x1f0>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d022      	beq.n	80021d6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	689a      	ldr	r2, [r3, #8]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800219e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	6899      	ldr	r1, [r3, #8]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	430a      	orrs	r2, r1
 80021b0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	689a      	ldr	r2, [r3, #8]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80021c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	6899      	ldr	r1, [r3, #8]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	430a      	orrs	r2, r1
 80021d2:	609a      	str	r2, [r3, #8]
 80021d4:	e00f      	b.n	80021f6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	689a      	ldr	r2, [r3, #8]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80021e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	689a      	ldr	r2, [r3, #8]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80021f4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	689a      	ldr	r2, [r3, #8]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f022 0202 	bic.w	r2, r2, #2
 8002204:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	6899      	ldr	r1, [r3, #8]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	699b      	ldr	r3, [r3, #24]
 8002210:	005a      	lsls	r2, r3, #1
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	430a      	orrs	r2, r1
 8002218:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d01b      	beq.n	800225c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	685a      	ldr	r2, [r3, #4]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002232:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	685a      	ldr	r2, [r3, #4]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002242:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	6859      	ldr	r1, [r3, #4]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800224e:	3b01      	subs	r3, #1
 8002250:	035a      	lsls	r2, r3, #13
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	430a      	orrs	r2, r1
 8002258:	605a      	str	r2, [r3, #4]
 800225a:	e007      	b.n	800226c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	685a      	ldr	r2, [r3, #4]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800226a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800227a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	69db      	ldr	r3, [r3, #28]
 8002286:	3b01      	subs	r3, #1
 8002288:	051a      	lsls	r2, r3, #20
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	430a      	orrs	r2, r1
 8002290:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	689a      	ldr	r2, [r3, #8]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80022a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	6899      	ldr	r1, [r3, #8]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80022ae:	025a      	lsls	r2, r3, #9
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	430a      	orrs	r2, r1
 80022b6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	689a      	ldr	r2, [r3, #8]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80022c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	6899      	ldr	r1, [r3, #8]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	695b      	ldr	r3, [r3, #20]
 80022d2:	029a      	lsls	r2, r3, #10
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	430a      	orrs	r2, r1
 80022da:	609a      	str	r2, [r3, #8]
}
 80022dc:	bf00      	nop
 80022de:	370c      	adds	r7, #12
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr
 80022e8:	40012300 	.word	0x40012300
 80022ec:	0f000001 	.word	0x0f000001

080022f0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b083      	sub	sp, #12
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80022f8:	bf00      	nop
 80022fa:	370c      	adds	r7, #12
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr

08002304 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002304:	b480      	push	{r7}
 8002306:	b085      	sub	sp, #20
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	f003 0307 	and.w	r3, r3, #7
 8002312:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002314:	4b0b      	ldr	r3, [pc, #44]	@ (8002344 <__NVIC_SetPriorityGrouping+0x40>)
 8002316:	68db      	ldr	r3, [r3, #12]
 8002318:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800231a:	68ba      	ldr	r2, [r7, #8]
 800231c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002320:	4013      	ands	r3, r2
 8002322:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800232c:	4b06      	ldr	r3, [pc, #24]	@ (8002348 <__NVIC_SetPriorityGrouping+0x44>)
 800232e:	4313      	orrs	r3, r2
 8002330:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002332:	4a04      	ldr	r2, [pc, #16]	@ (8002344 <__NVIC_SetPriorityGrouping+0x40>)
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	60d3      	str	r3, [r2, #12]
}
 8002338:	bf00      	nop
 800233a:	3714      	adds	r7, #20
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr
 8002344:	e000ed00 	.word	0xe000ed00
 8002348:	05fa0000 	.word	0x05fa0000

0800234c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002350:	4b04      	ldr	r3, [pc, #16]	@ (8002364 <__NVIC_GetPriorityGrouping+0x18>)
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	0a1b      	lsrs	r3, r3, #8
 8002356:	f003 0307 	and.w	r3, r3, #7
}
 800235a:	4618      	mov	r0, r3
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr
 8002364:	e000ed00 	.word	0xe000ed00

08002368 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	4603      	mov	r3, r0
 8002370:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002376:	2b00      	cmp	r3, #0
 8002378:	db0b      	blt.n	8002392 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800237a:	79fb      	ldrb	r3, [r7, #7]
 800237c:	f003 021f 	and.w	r2, r3, #31
 8002380:	4907      	ldr	r1, [pc, #28]	@ (80023a0 <__NVIC_EnableIRQ+0x38>)
 8002382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002386:	095b      	lsrs	r3, r3, #5
 8002388:	2001      	movs	r0, #1
 800238a:	fa00 f202 	lsl.w	r2, r0, r2
 800238e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002392:	bf00      	nop
 8002394:	370c      	adds	r7, #12
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop
 80023a0:	e000e100 	.word	0xe000e100

080023a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	4603      	mov	r3, r0
 80023ac:	6039      	str	r1, [r7, #0]
 80023ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	db0a      	blt.n	80023ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	b2da      	uxtb	r2, r3
 80023bc:	490c      	ldr	r1, [pc, #48]	@ (80023f0 <__NVIC_SetPriority+0x4c>)
 80023be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c2:	0112      	lsls	r2, r2, #4
 80023c4:	b2d2      	uxtb	r2, r2
 80023c6:	440b      	add	r3, r1
 80023c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023cc:	e00a      	b.n	80023e4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	b2da      	uxtb	r2, r3
 80023d2:	4908      	ldr	r1, [pc, #32]	@ (80023f4 <__NVIC_SetPriority+0x50>)
 80023d4:	79fb      	ldrb	r3, [r7, #7]
 80023d6:	f003 030f 	and.w	r3, r3, #15
 80023da:	3b04      	subs	r3, #4
 80023dc:	0112      	lsls	r2, r2, #4
 80023de:	b2d2      	uxtb	r2, r2
 80023e0:	440b      	add	r3, r1
 80023e2:	761a      	strb	r2, [r3, #24]
}
 80023e4:	bf00      	nop
 80023e6:	370c      	adds	r7, #12
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr
 80023f0:	e000e100 	.word	0xe000e100
 80023f4:	e000ed00 	.word	0xe000ed00

080023f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b089      	sub	sp, #36	@ 0x24
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	60f8      	str	r0, [r7, #12]
 8002400:	60b9      	str	r1, [r7, #8]
 8002402:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	f003 0307 	and.w	r3, r3, #7
 800240a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800240c:	69fb      	ldr	r3, [r7, #28]
 800240e:	f1c3 0307 	rsb	r3, r3, #7
 8002412:	2b04      	cmp	r3, #4
 8002414:	bf28      	it	cs
 8002416:	2304      	movcs	r3, #4
 8002418:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	3304      	adds	r3, #4
 800241e:	2b06      	cmp	r3, #6
 8002420:	d902      	bls.n	8002428 <NVIC_EncodePriority+0x30>
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	3b03      	subs	r3, #3
 8002426:	e000      	b.n	800242a <NVIC_EncodePriority+0x32>
 8002428:	2300      	movs	r3, #0
 800242a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800242c:	f04f 32ff 	mov.w	r2, #4294967295
 8002430:	69bb      	ldr	r3, [r7, #24]
 8002432:	fa02 f303 	lsl.w	r3, r2, r3
 8002436:	43da      	mvns	r2, r3
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	401a      	ands	r2, r3
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002440:	f04f 31ff 	mov.w	r1, #4294967295
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	fa01 f303 	lsl.w	r3, r1, r3
 800244a:	43d9      	mvns	r1, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002450:	4313      	orrs	r3, r2
         );
}
 8002452:	4618      	mov	r0, r3
 8002454:	3724      	adds	r7, #36	@ 0x24
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr
	...

08002460 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	3b01      	subs	r3, #1
 800246c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002470:	d301      	bcc.n	8002476 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002472:	2301      	movs	r3, #1
 8002474:	e00f      	b.n	8002496 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002476:	4a0a      	ldr	r2, [pc, #40]	@ (80024a0 <SysTick_Config+0x40>)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	3b01      	subs	r3, #1
 800247c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800247e:	210f      	movs	r1, #15
 8002480:	f04f 30ff 	mov.w	r0, #4294967295
 8002484:	f7ff ff8e 	bl	80023a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002488:	4b05      	ldr	r3, [pc, #20]	@ (80024a0 <SysTick_Config+0x40>)
 800248a:	2200      	movs	r2, #0
 800248c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800248e:	4b04      	ldr	r3, [pc, #16]	@ (80024a0 <SysTick_Config+0x40>)
 8002490:	2207      	movs	r2, #7
 8002492:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002494:	2300      	movs	r3, #0
}
 8002496:	4618      	mov	r0, r3
 8002498:	3708      	adds	r7, #8
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	e000e010 	.word	0xe000e010

080024a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024ac:	6878      	ldr	r0, [r7, #4]
 80024ae:	f7ff ff29 	bl	8002304 <__NVIC_SetPriorityGrouping>
}
 80024b2:	bf00      	nop
 80024b4:	3708      	adds	r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}

080024ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024ba:	b580      	push	{r7, lr}
 80024bc:	b086      	sub	sp, #24
 80024be:	af00      	add	r7, sp, #0
 80024c0:	4603      	mov	r3, r0
 80024c2:	60b9      	str	r1, [r7, #8]
 80024c4:	607a      	str	r2, [r7, #4]
 80024c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80024c8:	2300      	movs	r3, #0
 80024ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024cc:	f7ff ff3e 	bl	800234c <__NVIC_GetPriorityGrouping>
 80024d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	68b9      	ldr	r1, [r7, #8]
 80024d6:	6978      	ldr	r0, [r7, #20]
 80024d8:	f7ff ff8e 	bl	80023f8 <NVIC_EncodePriority>
 80024dc:	4602      	mov	r2, r0
 80024de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024e2:	4611      	mov	r1, r2
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7ff ff5d 	bl	80023a4 <__NVIC_SetPriority>
}
 80024ea:	bf00      	nop
 80024ec:	3718      	adds	r7, #24
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}

080024f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024f2:	b580      	push	{r7, lr}
 80024f4:	b082      	sub	sp, #8
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	4603      	mov	r3, r0
 80024fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002500:	4618      	mov	r0, r3
 8002502:	f7ff ff31 	bl	8002368 <__NVIC_EnableIRQ>
}
 8002506:	bf00      	nop
 8002508:	3708      	adds	r7, #8
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}

0800250e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800250e:	b580      	push	{r7, lr}
 8002510:	b082      	sub	sp, #8
 8002512:	af00      	add	r7, sp, #0
 8002514:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f7ff ffa2 	bl	8002460 <SysTick_Config>
 800251c:	4603      	mov	r3, r0
}
 800251e:	4618      	mov	r0, r3
 8002520:	3708      	adds	r7, #8
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}

08002526 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002526:	b580      	push	{r7, lr}
 8002528:	b084      	sub	sp, #16
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002532:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002534:	f7ff fa36 	bl	80019a4 <HAL_GetTick>
 8002538:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002540:	b2db      	uxtb	r3, r3
 8002542:	2b02      	cmp	r3, #2
 8002544:	d008      	beq.n	8002558 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2280      	movs	r2, #128	@ 0x80
 800254a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2200      	movs	r2, #0
 8002550:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	e052      	b.n	80025fe <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f022 0216 	bic.w	r2, r2, #22
 8002566:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	695a      	ldr	r2, [r3, #20]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002576:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800257c:	2b00      	cmp	r3, #0
 800257e:	d103      	bne.n	8002588 <HAL_DMA_Abort+0x62>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002584:	2b00      	cmp	r3, #0
 8002586:	d007      	beq.n	8002598 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f022 0208 	bic.w	r2, r2, #8
 8002596:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f022 0201 	bic.w	r2, r2, #1
 80025a6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025a8:	e013      	b.n	80025d2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80025aa:	f7ff f9fb 	bl	80019a4 <HAL_GetTick>
 80025ae:	4602      	mov	r2, r0
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	1ad3      	subs	r3, r2, r3
 80025b4:	2b05      	cmp	r3, #5
 80025b6:	d90c      	bls.n	80025d2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2220      	movs	r2, #32
 80025bc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2203      	movs	r2, #3
 80025c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e015      	b.n	80025fe <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 0301 	and.w	r3, r3, #1
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d1e4      	bne.n	80025aa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025e4:	223f      	movs	r2, #63	@ 0x3f
 80025e6:	409a      	lsls	r2, r3
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2201      	movs	r2, #1
 80025f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2200      	movs	r2, #0
 80025f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 80025fc:	2300      	movs	r3, #0
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3710      	adds	r7, #16
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}

08002606 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002606:	b480      	push	{r7}
 8002608:	b083      	sub	sp, #12
 800260a:	af00      	add	r7, sp, #0
 800260c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002614:	b2db      	uxtb	r3, r3
 8002616:	2b02      	cmp	r3, #2
 8002618:	d004      	beq.n	8002624 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2280      	movs	r2, #128	@ 0x80
 800261e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	e00c      	b.n	800263e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2205      	movs	r2, #5
 8002628:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f022 0201 	bic.w	r2, r2, #1
 800263a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	370c      	adds	r7, #12
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
	...

0800264c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800264c:	b480      	push	{r7}
 800264e:	b089      	sub	sp, #36	@ 0x24
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002656:	2300      	movs	r3, #0
 8002658:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800265a:	2300      	movs	r3, #0
 800265c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800265e:	2300      	movs	r3, #0
 8002660:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002662:	2300      	movs	r3, #0
 8002664:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002666:	2300      	movs	r3, #0
 8002668:	61fb      	str	r3, [r7, #28]
 800266a:	e175      	b.n	8002958 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800266c:	2201      	movs	r2, #1
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	fa02 f303 	lsl.w	r3, r2, r3
 8002674:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	697a      	ldr	r2, [r7, #20]
 800267c:	4013      	ands	r3, r2
 800267e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002680:	693a      	ldr	r2, [r7, #16]
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	429a      	cmp	r2, r3
 8002686:	f040 8164 	bne.w	8002952 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	f003 0303 	and.w	r3, r3, #3
 8002692:	2b01      	cmp	r3, #1
 8002694:	d005      	beq.n	80026a2 <HAL_GPIO_Init+0x56>
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	f003 0303 	and.w	r3, r3, #3
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d130      	bne.n	8002704 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80026a8:	69fb      	ldr	r3, [r7, #28]
 80026aa:	005b      	lsls	r3, r3, #1
 80026ac:	2203      	movs	r2, #3
 80026ae:	fa02 f303 	lsl.w	r3, r2, r3
 80026b2:	43db      	mvns	r3, r3
 80026b4:	69ba      	ldr	r2, [r7, #24]
 80026b6:	4013      	ands	r3, r2
 80026b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	68da      	ldr	r2, [r3, #12]
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	005b      	lsls	r3, r3, #1
 80026c2:	fa02 f303 	lsl.w	r3, r2, r3
 80026c6:	69ba      	ldr	r2, [r7, #24]
 80026c8:	4313      	orrs	r3, r2
 80026ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	69ba      	ldr	r2, [r7, #24]
 80026d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026d8:	2201      	movs	r2, #1
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	fa02 f303 	lsl.w	r3, r2, r3
 80026e0:	43db      	mvns	r3, r3
 80026e2:	69ba      	ldr	r2, [r7, #24]
 80026e4:	4013      	ands	r3, r2
 80026e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	091b      	lsrs	r3, r3, #4
 80026ee:	f003 0201 	and.w	r2, r3, #1
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	fa02 f303 	lsl.w	r3, r2, r3
 80026f8:	69ba      	ldr	r2, [r7, #24]
 80026fa:	4313      	orrs	r3, r2
 80026fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	69ba      	ldr	r2, [r7, #24]
 8002702:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	f003 0303 	and.w	r3, r3, #3
 800270c:	2b03      	cmp	r3, #3
 800270e:	d017      	beq.n	8002740 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	005b      	lsls	r3, r3, #1
 800271a:	2203      	movs	r2, #3
 800271c:	fa02 f303 	lsl.w	r3, r2, r3
 8002720:	43db      	mvns	r3, r3
 8002722:	69ba      	ldr	r2, [r7, #24]
 8002724:	4013      	ands	r3, r2
 8002726:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	689a      	ldr	r2, [r3, #8]
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	005b      	lsls	r3, r3, #1
 8002730:	fa02 f303 	lsl.w	r3, r2, r3
 8002734:	69ba      	ldr	r2, [r7, #24]
 8002736:	4313      	orrs	r3, r2
 8002738:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	69ba      	ldr	r2, [r7, #24]
 800273e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f003 0303 	and.w	r3, r3, #3
 8002748:	2b02      	cmp	r3, #2
 800274a:	d123      	bne.n	8002794 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800274c:	69fb      	ldr	r3, [r7, #28]
 800274e:	08da      	lsrs	r2, r3, #3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	3208      	adds	r2, #8
 8002754:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002758:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800275a:	69fb      	ldr	r3, [r7, #28]
 800275c:	f003 0307 	and.w	r3, r3, #7
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	220f      	movs	r2, #15
 8002764:	fa02 f303 	lsl.w	r3, r2, r3
 8002768:	43db      	mvns	r3, r3
 800276a:	69ba      	ldr	r2, [r7, #24]
 800276c:	4013      	ands	r3, r2
 800276e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	691a      	ldr	r2, [r3, #16]
 8002774:	69fb      	ldr	r3, [r7, #28]
 8002776:	f003 0307 	and.w	r3, r3, #7
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	fa02 f303 	lsl.w	r3, r2, r3
 8002780:	69ba      	ldr	r2, [r7, #24]
 8002782:	4313      	orrs	r3, r2
 8002784:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	08da      	lsrs	r2, r3, #3
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	3208      	adds	r2, #8
 800278e:	69b9      	ldr	r1, [r7, #24]
 8002790:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800279a:	69fb      	ldr	r3, [r7, #28]
 800279c:	005b      	lsls	r3, r3, #1
 800279e:	2203      	movs	r2, #3
 80027a0:	fa02 f303 	lsl.w	r3, r2, r3
 80027a4:	43db      	mvns	r3, r3
 80027a6:	69ba      	ldr	r2, [r7, #24]
 80027a8:	4013      	ands	r3, r2
 80027aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f003 0203 	and.w	r2, r3, #3
 80027b4:	69fb      	ldr	r3, [r7, #28]
 80027b6:	005b      	lsls	r3, r3, #1
 80027b8:	fa02 f303 	lsl.w	r3, r2, r3
 80027bc:	69ba      	ldr	r2, [r7, #24]
 80027be:	4313      	orrs	r3, r2
 80027c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	69ba      	ldr	r2, [r7, #24]
 80027c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	f000 80be 	beq.w	8002952 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027d6:	4b66      	ldr	r3, [pc, #408]	@ (8002970 <HAL_GPIO_Init+0x324>)
 80027d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027da:	4a65      	ldr	r2, [pc, #404]	@ (8002970 <HAL_GPIO_Init+0x324>)
 80027dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80027e2:	4b63      	ldr	r3, [pc, #396]	@ (8002970 <HAL_GPIO_Init+0x324>)
 80027e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027ea:	60fb      	str	r3, [r7, #12]
 80027ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80027ee:	4a61      	ldr	r2, [pc, #388]	@ (8002974 <HAL_GPIO_Init+0x328>)
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	089b      	lsrs	r3, r3, #2
 80027f4:	3302      	adds	r3, #2
 80027f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	f003 0303 	and.w	r3, r3, #3
 8002802:	009b      	lsls	r3, r3, #2
 8002804:	220f      	movs	r2, #15
 8002806:	fa02 f303 	lsl.w	r3, r2, r3
 800280a:	43db      	mvns	r3, r3
 800280c:	69ba      	ldr	r2, [r7, #24]
 800280e:	4013      	ands	r3, r2
 8002810:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4a58      	ldr	r2, [pc, #352]	@ (8002978 <HAL_GPIO_Init+0x32c>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d037      	beq.n	800288a <HAL_GPIO_Init+0x23e>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4a57      	ldr	r2, [pc, #348]	@ (800297c <HAL_GPIO_Init+0x330>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d031      	beq.n	8002886 <HAL_GPIO_Init+0x23a>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4a56      	ldr	r2, [pc, #344]	@ (8002980 <HAL_GPIO_Init+0x334>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d02b      	beq.n	8002882 <HAL_GPIO_Init+0x236>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a55      	ldr	r2, [pc, #340]	@ (8002984 <HAL_GPIO_Init+0x338>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d025      	beq.n	800287e <HAL_GPIO_Init+0x232>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a54      	ldr	r2, [pc, #336]	@ (8002988 <HAL_GPIO_Init+0x33c>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d01f      	beq.n	800287a <HAL_GPIO_Init+0x22e>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a53      	ldr	r2, [pc, #332]	@ (800298c <HAL_GPIO_Init+0x340>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d019      	beq.n	8002876 <HAL_GPIO_Init+0x22a>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a52      	ldr	r2, [pc, #328]	@ (8002990 <HAL_GPIO_Init+0x344>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d013      	beq.n	8002872 <HAL_GPIO_Init+0x226>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a51      	ldr	r2, [pc, #324]	@ (8002994 <HAL_GPIO_Init+0x348>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d00d      	beq.n	800286e <HAL_GPIO_Init+0x222>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a50      	ldr	r2, [pc, #320]	@ (8002998 <HAL_GPIO_Init+0x34c>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d007      	beq.n	800286a <HAL_GPIO_Init+0x21e>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4a4f      	ldr	r2, [pc, #316]	@ (800299c <HAL_GPIO_Init+0x350>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d101      	bne.n	8002866 <HAL_GPIO_Init+0x21a>
 8002862:	2309      	movs	r3, #9
 8002864:	e012      	b.n	800288c <HAL_GPIO_Init+0x240>
 8002866:	230a      	movs	r3, #10
 8002868:	e010      	b.n	800288c <HAL_GPIO_Init+0x240>
 800286a:	2308      	movs	r3, #8
 800286c:	e00e      	b.n	800288c <HAL_GPIO_Init+0x240>
 800286e:	2307      	movs	r3, #7
 8002870:	e00c      	b.n	800288c <HAL_GPIO_Init+0x240>
 8002872:	2306      	movs	r3, #6
 8002874:	e00a      	b.n	800288c <HAL_GPIO_Init+0x240>
 8002876:	2305      	movs	r3, #5
 8002878:	e008      	b.n	800288c <HAL_GPIO_Init+0x240>
 800287a:	2304      	movs	r3, #4
 800287c:	e006      	b.n	800288c <HAL_GPIO_Init+0x240>
 800287e:	2303      	movs	r3, #3
 8002880:	e004      	b.n	800288c <HAL_GPIO_Init+0x240>
 8002882:	2302      	movs	r3, #2
 8002884:	e002      	b.n	800288c <HAL_GPIO_Init+0x240>
 8002886:	2301      	movs	r3, #1
 8002888:	e000      	b.n	800288c <HAL_GPIO_Init+0x240>
 800288a:	2300      	movs	r3, #0
 800288c:	69fa      	ldr	r2, [r7, #28]
 800288e:	f002 0203 	and.w	r2, r2, #3
 8002892:	0092      	lsls	r2, r2, #2
 8002894:	4093      	lsls	r3, r2
 8002896:	69ba      	ldr	r2, [r7, #24]
 8002898:	4313      	orrs	r3, r2
 800289a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800289c:	4935      	ldr	r1, [pc, #212]	@ (8002974 <HAL_GPIO_Init+0x328>)
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	089b      	lsrs	r3, r3, #2
 80028a2:	3302      	adds	r3, #2
 80028a4:	69ba      	ldr	r2, [r7, #24]
 80028a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028aa:	4b3d      	ldr	r3, [pc, #244]	@ (80029a0 <HAL_GPIO_Init+0x354>)
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	43db      	mvns	r3, r3
 80028b4:	69ba      	ldr	r2, [r7, #24]
 80028b6:	4013      	ands	r3, r2
 80028b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d003      	beq.n	80028ce <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80028c6:	69ba      	ldr	r2, [r7, #24]
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	4313      	orrs	r3, r2
 80028cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028ce:	4a34      	ldr	r2, [pc, #208]	@ (80029a0 <HAL_GPIO_Init+0x354>)
 80028d0:	69bb      	ldr	r3, [r7, #24]
 80028d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028d4:	4b32      	ldr	r3, [pc, #200]	@ (80029a0 <HAL_GPIO_Init+0x354>)
 80028d6:	68db      	ldr	r3, [r3, #12]
 80028d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	43db      	mvns	r3, r3
 80028de:	69ba      	ldr	r2, [r7, #24]
 80028e0:	4013      	ands	r3, r2
 80028e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d003      	beq.n	80028f8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80028f0:	69ba      	ldr	r2, [r7, #24]
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	4313      	orrs	r3, r2
 80028f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028f8:	4a29      	ldr	r2, [pc, #164]	@ (80029a0 <HAL_GPIO_Init+0x354>)
 80028fa:	69bb      	ldr	r3, [r7, #24]
 80028fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028fe:	4b28      	ldr	r3, [pc, #160]	@ (80029a0 <HAL_GPIO_Init+0x354>)
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	43db      	mvns	r3, r3
 8002908:	69ba      	ldr	r2, [r7, #24]
 800290a:	4013      	ands	r3, r2
 800290c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d003      	beq.n	8002922 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	4313      	orrs	r3, r2
 8002920:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002922:	4a1f      	ldr	r2, [pc, #124]	@ (80029a0 <HAL_GPIO_Init+0x354>)
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002928:	4b1d      	ldr	r3, [pc, #116]	@ (80029a0 <HAL_GPIO_Init+0x354>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	43db      	mvns	r3, r3
 8002932:	69ba      	ldr	r2, [r7, #24]
 8002934:	4013      	ands	r3, r2
 8002936:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002940:	2b00      	cmp	r3, #0
 8002942:	d003      	beq.n	800294c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	4313      	orrs	r3, r2
 800294a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800294c:	4a14      	ldr	r2, [pc, #80]	@ (80029a0 <HAL_GPIO_Init+0x354>)
 800294e:	69bb      	ldr	r3, [r7, #24]
 8002950:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	3301      	adds	r3, #1
 8002956:	61fb      	str	r3, [r7, #28]
 8002958:	69fb      	ldr	r3, [r7, #28]
 800295a:	2b0f      	cmp	r3, #15
 800295c:	f67f ae86 	bls.w	800266c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002960:	bf00      	nop
 8002962:	bf00      	nop
 8002964:	3724      	adds	r7, #36	@ 0x24
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop
 8002970:	40023800 	.word	0x40023800
 8002974:	40013800 	.word	0x40013800
 8002978:	40020000 	.word	0x40020000
 800297c:	40020400 	.word	0x40020400
 8002980:	40020800 	.word	0x40020800
 8002984:	40020c00 	.word	0x40020c00
 8002988:	40021000 	.word	0x40021000
 800298c:	40021400 	.word	0x40021400
 8002990:	40021800 	.word	0x40021800
 8002994:	40021c00 	.word	0x40021c00
 8002998:	40022000 	.word	0x40022000
 800299c:	40022400 	.word	0x40022400
 80029a0:	40013c00 	.word	0x40013c00

080029a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b085      	sub	sp, #20
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	460b      	mov	r3, r1
 80029ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	691a      	ldr	r2, [r3, #16]
 80029b4:	887b      	ldrh	r3, [r7, #2]
 80029b6:	4013      	ands	r3, r2
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d002      	beq.n	80029c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80029bc:	2301      	movs	r3, #1
 80029be:	73fb      	strb	r3, [r7, #15]
 80029c0:	e001      	b.n	80029c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029c2:	2300      	movs	r3, #0
 80029c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3714      	adds	r7, #20
 80029cc:	46bd      	mov	sp, r7
 80029ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d2:	4770      	bx	lr

080029d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b083      	sub	sp, #12
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
 80029dc:	460b      	mov	r3, r1
 80029de:	807b      	strh	r3, [r7, #2]
 80029e0:	4613      	mov	r3, r2
 80029e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029e4:	787b      	ldrb	r3, [r7, #1]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d003      	beq.n	80029f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029ea:	887a      	ldrh	r2, [r7, #2]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80029f0:	e003      	b.n	80029fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80029f2:	887b      	ldrh	r3, [r7, #2]
 80029f4:	041a      	lsls	r2, r3, #16
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	619a      	str	r2, [r3, #24]
}
 80029fa:	bf00      	nop
 80029fc:	370c      	adds	r7, #12
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
	...

08002a08 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b082      	sub	sp, #8
 8002a0c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002a12:	4b23      	ldr	r3, [pc, #140]	@ (8002aa0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a16:	4a22      	ldr	r2, [pc, #136]	@ (8002aa0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002a18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a1e:	4b20      	ldr	r3, [pc, #128]	@ (8002aa0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a26:	603b      	str	r3, [r7, #0]
 8002a28:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002a2a:	4b1e      	ldr	r3, [pc, #120]	@ (8002aa4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a1d      	ldr	r2, [pc, #116]	@ (8002aa4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a34:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a36:	f7fe ffb5 	bl	80019a4 <HAL_GetTick>
 8002a3a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002a3c:	e009      	b.n	8002a52 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002a3e:	f7fe ffb1 	bl	80019a4 <HAL_GetTick>
 8002a42:	4602      	mov	r2, r0
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002a4c:	d901      	bls.n	8002a52 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e022      	b.n	8002a98 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002a52:	4b14      	ldr	r3, [pc, #80]	@ (8002aa4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a5e:	d1ee      	bne.n	8002a3e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002a60:	4b10      	ldr	r3, [pc, #64]	@ (8002aa4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a0f      	ldr	r2, [pc, #60]	@ (8002aa4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a6a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a6c:	f7fe ff9a 	bl	80019a4 <HAL_GetTick>
 8002a70:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002a72:	e009      	b.n	8002a88 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002a74:	f7fe ff96 	bl	80019a4 <HAL_GetTick>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002a82:	d901      	bls.n	8002a88 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002a84:	2303      	movs	r3, #3
 8002a86:	e007      	b.n	8002a98 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002a88:	4b06      	ldr	r3, [pc, #24]	@ (8002aa4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002a94:	d1ee      	bne.n	8002a74 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002a96:	2300      	movs	r3, #0
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3708      	adds	r7, #8
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	40023800 	.word	0x40023800
 8002aa4:	40007000 	.word	0x40007000

08002aa8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b086      	sub	sp, #24
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d101      	bne.n	8002abe <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e29b      	b.n	8002ff6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0301 	and.w	r3, r3, #1
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	f000 8087 	beq.w	8002bda <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002acc:	4b96      	ldr	r3, [pc, #600]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	f003 030c 	and.w	r3, r3, #12
 8002ad4:	2b04      	cmp	r3, #4
 8002ad6:	d00c      	beq.n	8002af2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ad8:	4b93      	ldr	r3, [pc, #588]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	f003 030c 	and.w	r3, r3, #12
 8002ae0:	2b08      	cmp	r3, #8
 8002ae2:	d112      	bne.n	8002b0a <HAL_RCC_OscConfig+0x62>
 8002ae4:	4b90      	ldr	r3, [pc, #576]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002aec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002af0:	d10b      	bne.n	8002b0a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002af2:	4b8d      	ldr	r3, [pc, #564]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d06c      	beq.n	8002bd8 <HAL_RCC_OscConfig+0x130>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d168      	bne.n	8002bd8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e275      	b.n	8002ff6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b12:	d106      	bne.n	8002b22 <HAL_RCC_OscConfig+0x7a>
 8002b14:	4b84      	ldr	r3, [pc, #528]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a83      	ldr	r2, [pc, #524]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b1e:	6013      	str	r3, [r2, #0]
 8002b20:	e02e      	b.n	8002b80 <HAL_RCC_OscConfig+0xd8>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d10c      	bne.n	8002b44 <HAL_RCC_OscConfig+0x9c>
 8002b2a:	4b7f      	ldr	r3, [pc, #508]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a7e      	ldr	r2, [pc, #504]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b34:	6013      	str	r3, [r2, #0]
 8002b36:	4b7c      	ldr	r3, [pc, #496]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a7b      	ldr	r2, [pc, #492]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b3c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b40:	6013      	str	r3, [r2, #0]
 8002b42:	e01d      	b.n	8002b80 <HAL_RCC_OscConfig+0xd8>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b4c:	d10c      	bne.n	8002b68 <HAL_RCC_OscConfig+0xc0>
 8002b4e:	4b76      	ldr	r3, [pc, #472]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a75      	ldr	r2, [pc, #468]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b58:	6013      	str	r3, [r2, #0]
 8002b5a:	4b73      	ldr	r3, [pc, #460]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a72      	ldr	r2, [pc, #456]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b64:	6013      	str	r3, [r2, #0]
 8002b66:	e00b      	b.n	8002b80 <HAL_RCC_OscConfig+0xd8>
 8002b68:	4b6f      	ldr	r3, [pc, #444]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a6e      	ldr	r2, [pc, #440]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b72:	6013      	str	r3, [r2, #0]
 8002b74:	4b6c      	ldr	r3, [pc, #432]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a6b      	ldr	r2, [pc, #428]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002b7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d013      	beq.n	8002bb0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b88:	f7fe ff0c 	bl	80019a4 <HAL_GetTick>
 8002b8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b8e:	e008      	b.n	8002ba2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b90:	f7fe ff08 	bl	80019a4 <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	2b64      	cmp	r3, #100	@ 0x64
 8002b9c:	d901      	bls.n	8002ba2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e229      	b.n	8002ff6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ba2:	4b61      	ldr	r3, [pc, #388]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d0f0      	beq.n	8002b90 <HAL_RCC_OscConfig+0xe8>
 8002bae:	e014      	b.n	8002bda <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb0:	f7fe fef8 	bl	80019a4 <HAL_GetTick>
 8002bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bb6:	e008      	b.n	8002bca <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bb8:	f7fe fef4 	bl	80019a4 <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	2b64      	cmp	r3, #100	@ 0x64
 8002bc4:	d901      	bls.n	8002bca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e215      	b.n	8002ff6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bca:	4b57      	ldr	r3, [pc, #348]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d1f0      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x110>
 8002bd6:	e000      	b.n	8002bda <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 0302 	and.w	r3, r3, #2
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d069      	beq.n	8002cba <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002be6:	4b50      	ldr	r3, [pc, #320]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	f003 030c 	and.w	r3, r3, #12
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d00b      	beq.n	8002c0a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bf2:	4b4d      	ldr	r3, [pc, #308]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	f003 030c 	and.w	r3, r3, #12
 8002bfa:	2b08      	cmp	r3, #8
 8002bfc:	d11c      	bne.n	8002c38 <HAL_RCC_OscConfig+0x190>
 8002bfe:	4b4a      	ldr	r3, [pc, #296]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d116      	bne.n	8002c38 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c0a:	4b47      	ldr	r3, [pc, #284]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 0302 	and.w	r3, r3, #2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d005      	beq.n	8002c22 <HAL_RCC_OscConfig+0x17a>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	2b01      	cmp	r3, #1
 8002c1c:	d001      	beq.n	8002c22 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e1e9      	b.n	8002ff6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c22:	4b41      	ldr	r3, [pc, #260]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	691b      	ldr	r3, [r3, #16]
 8002c2e:	00db      	lsls	r3, r3, #3
 8002c30:	493d      	ldr	r1, [pc, #244]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002c32:	4313      	orrs	r3, r2
 8002c34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c36:	e040      	b.n	8002cba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d023      	beq.n	8002c88 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c40:	4b39      	ldr	r3, [pc, #228]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a38      	ldr	r2, [pc, #224]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002c46:	f043 0301 	orr.w	r3, r3, #1
 8002c4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c4c:	f7fe feaa 	bl	80019a4 <HAL_GetTick>
 8002c50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c52:	e008      	b.n	8002c66 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c54:	f7fe fea6 	bl	80019a4 <HAL_GetTick>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	2b02      	cmp	r3, #2
 8002c60:	d901      	bls.n	8002c66 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002c62:	2303      	movs	r3, #3
 8002c64:	e1c7      	b.n	8002ff6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c66:	4b30      	ldr	r3, [pc, #192]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0302 	and.w	r3, r3, #2
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d0f0      	beq.n	8002c54 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c72:	4b2d      	ldr	r3, [pc, #180]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	691b      	ldr	r3, [r3, #16]
 8002c7e:	00db      	lsls	r3, r3, #3
 8002c80:	4929      	ldr	r1, [pc, #164]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002c82:	4313      	orrs	r3, r2
 8002c84:	600b      	str	r3, [r1, #0]
 8002c86:	e018      	b.n	8002cba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c88:	4b27      	ldr	r3, [pc, #156]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a26      	ldr	r2, [pc, #152]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002c8e:	f023 0301 	bic.w	r3, r3, #1
 8002c92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c94:	f7fe fe86 	bl	80019a4 <HAL_GetTick>
 8002c98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c9a:	e008      	b.n	8002cae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c9c:	f7fe fe82 	bl	80019a4 <HAL_GetTick>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	2b02      	cmp	r3, #2
 8002ca8:	d901      	bls.n	8002cae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002caa:	2303      	movs	r3, #3
 8002cac:	e1a3      	b.n	8002ff6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cae:	4b1e      	ldr	r3, [pc, #120]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 0302 	and.w	r3, r3, #2
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d1f0      	bne.n	8002c9c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f003 0308 	and.w	r3, r3, #8
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d038      	beq.n	8002d38 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	695b      	ldr	r3, [r3, #20]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d019      	beq.n	8002d02 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cce:	4b16      	ldr	r3, [pc, #88]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002cd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cd2:	4a15      	ldr	r2, [pc, #84]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002cd4:	f043 0301 	orr.w	r3, r3, #1
 8002cd8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cda:	f7fe fe63 	bl	80019a4 <HAL_GetTick>
 8002cde:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ce0:	e008      	b.n	8002cf4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ce2:	f7fe fe5f 	bl	80019a4 <HAL_GetTick>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	2b02      	cmp	r3, #2
 8002cee:	d901      	bls.n	8002cf4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002cf0:	2303      	movs	r3, #3
 8002cf2:	e180      	b.n	8002ff6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cf4:	4b0c      	ldr	r3, [pc, #48]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002cf6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cf8:	f003 0302 	and.w	r3, r3, #2
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d0f0      	beq.n	8002ce2 <HAL_RCC_OscConfig+0x23a>
 8002d00:	e01a      	b.n	8002d38 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d02:	4b09      	ldr	r3, [pc, #36]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002d04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d06:	4a08      	ldr	r2, [pc, #32]	@ (8002d28 <HAL_RCC_OscConfig+0x280>)
 8002d08:	f023 0301 	bic.w	r3, r3, #1
 8002d0c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d0e:	f7fe fe49 	bl	80019a4 <HAL_GetTick>
 8002d12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d14:	e00a      	b.n	8002d2c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d16:	f7fe fe45 	bl	80019a4 <HAL_GetTick>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	2b02      	cmp	r3, #2
 8002d22:	d903      	bls.n	8002d2c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002d24:	2303      	movs	r3, #3
 8002d26:	e166      	b.n	8002ff6 <HAL_RCC_OscConfig+0x54e>
 8002d28:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d2c:	4b92      	ldr	r3, [pc, #584]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002d2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d30:	f003 0302 	and.w	r3, r3, #2
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d1ee      	bne.n	8002d16 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0304 	and.w	r3, r3, #4
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	f000 80a4 	beq.w	8002e8e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d46:	4b8c      	ldr	r3, [pc, #560]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d10d      	bne.n	8002d6e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d52:	4b89      	ldr	r3, [pc, #548]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d56:	4a88      	ldr	r2, [pc, #544]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002d58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d5e:	4b86      	ldr	r3, [pc, #536]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d66:	60bb      	str	r3, [r7, #8]
 8002d68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d6e:	4b83      	ldr	r3, [pc, #524]	@ (8002f7c <HAL_RCC_OscConfig+0x4d4>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d118      	bne.n	8002dac <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002d7a:	4b80      	ldr	r3, [pc, #512]	@ (8002f7c <HAL_RCC_OscConfig+0x4d4>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a7f      	ldr	r2, [pc, #508]	@ (8002f7c <HAL_RCC_OscConfig+0x4d4>)
 8002d80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d86:	f7fe fe0d 	bl	80019a4 <HAL_GetTick>
 8002d8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d8c:	e008      	b.n	8002da0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d8e:	f7fe fe09 	bl	80019a4 <HAL_GetTick>
 8002d92:	4602      	mov	r2, r0
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	2b64      	cmp	r3, #100	@ 0x64
 8002d9a:	d901      	bls.n	8002da0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002d9c:	2303      	movs	r3, #3
 8002d9e:	e12a      	b.n	8002ff6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002da0:	4b76      	ldr	r3, [pc, #472]	@ (8002f7c <HAL_RCC_OscConfig+0x4d4>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d0f0      	beq.n	8002d8e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	2b01      	cmp	r3, #1
 8002db2:	d106      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x31a>
 8002db4:	4b70      	ldr	r3, [pc, #448]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002db6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002db8:	4a6f      	ldr	r2, [pc, #444]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002dba:	f043 0301 	orr.w	r3, r3, #1
 8002dbe:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dc0:	e02d      	b.n	8002e1e <HAL_RCC_OscConfig+0x376>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d10c      	bne.n	8002de4 <HAL_RCC_OscConfig+0x33c>
 8002dca:	4b6b      	ldr	r3, [pc, #428]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002dcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dce:	4a6a      	ldr	r2, [pc, #424]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002dd0:	f023 0301 	bic.w	r3, r3, #1
 8002dd4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dd6:	4b68      	ldr	r3, [pc, #416]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002dd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dda:	4a67      	ldr	r2, [pc, #412]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002ddc:	f023 0304 	bic.w	r3, r3, #4
 8002de0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002de2:	e01c      	b.n	8002e1e <HAL_RCC_OscConfig+0x376>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	2b05      	cmp	r3, #5
 8002dea:	d10c      	bne.n	8002e06 <HAL_RCC_OscConfig+0x35e>
 8002dec:	4b62      	ldr	r3, [pc, #392]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002dee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002df0:	4a61      	ldr	r2, [pc, #388]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002df2:	f043 0304 	orr.w	r3, r3, #4
 8002df6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002df8:	4b5f      	ldr	r3, [pc, #380]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002dfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dfc:	4a5e      	ldr	r2, [pc, #376]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002dfe:	f043 0301 	orr.w	r3, r3, #1
 8002e02:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e04:	e00b      	b.n	8002e1e <HAL_RCC_OscConfig+0x376>
 8002e06:	4b5c      	ldr	r3, [pc, #368]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002e08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e0a:	4a5b      	ldr	r2, [pc, #364]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002e0c:	f023 0301 	bic.w	r3, r3, #1
 8002e10:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e12:	4b59      	ldr	r3, [pc, #356]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002e14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e16:	4a58      	ldr	r2, [pc, #352]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002e18:	f023 0304 	bic.w	r3, r3, #4
 8002e1c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d015      	beq.n	8002e52 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e26:	f7fe fdbd 	bl	80019a4 <HAL_GetTick>
 8002e2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e2c:	e00a      	b.n	8002e44 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e2e:	f7fe fdb9 	bl	80019a4 <HAL_GetTick>
 8002e32:	4602      	mov	r2, r0
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d901      	bls.n	8002e44 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002e40:	2303      	movs	r3, #3
 8002e42:	e0d8      	b.n	8002ff6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e44:	4b4c      	ldr	r3, [pc, #304]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002e46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e48:	f003 0302 	and.w	r3, r3, #2
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d0ee      	beq.n	8002e2e <HAL_RCC_OscConfig+0x386>
 8002e50:	e014      	b.n	8002e7c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e52:	f7fe fda7 	bl	80019a4 <HAL_GetTick>
 8002e56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e58:	e00a      	b.n	8002e70 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e5a:	f7fe fda3 	bl	80019a4 <HAL_GetTick>
 8002e5e:	4602      	mov	r2, r0
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	1ad3      	subs	r3, r2, r3
 8002e64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d901      	bls.n	8002e70 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002e6c:	2303      	movs	r3, #3
 8002e6e:	e0c2      	b.n	8002ff6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e70:	4b41      	ldr	r3, [pc, #260]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002e72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e74:	f003 0302 	and.w	r3, r3, #2
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d1ee      	bne.n	8002e5a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e7c:	7dfb      	ldrb	r3, [r7, #23]
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	d105      	bne.n	8002e8e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e82:	4b3d      	ldr	r3, [pc, #244]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e86:	4a3c      	ldr	r2, [pc, #240]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002e88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e8c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	699b      	ldr	r3, [r3, #24]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	f000 80ae 	beq.w	8002ff4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e98:	4b37      	ldr	r3, [pc, #220]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	f003 030c 	and.w	r3, r3, #12
 8002ea0:	2b08      	cmp	r3, #8
 8002ea2:	d06d      	beq.n	8002f80 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	699b      	ldr	r3, [r3, #24]
 8002ea8:	2b02      	cmp	r3, #2
 8002eaa:	d14b      	bne.n	8002f44 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eac:	4b32      	ldr	r3, [pc, #200]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a31      	ldr	r2, [pc, #196]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002eb2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002eb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eb8:	f7fe fd74 	bl	80019a4 <HAL_GetTick>
 8002ebc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ebe:	e008      	b.n	8002ed2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ec0:	f7fe fd70 	bl	80019a4 <HAL_GetTick>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d901      	bls.n	8002ed2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	e091      	b.n	8002ff6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ed2:	4b29      	ldr	r3, [pc, #164]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d1f0      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	69da      	ldr	r2, [r3, #28]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6a1b      	ldr	r3, [r3, #32]
 8002ee6:	431a      	orrs	r2, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eec:	019b      	lsls	r3, r3, #6
 8002eee:	431a      	orrs	r2, r3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ef4:	085b      	lsrs	r3, r3, #1
 8002ef6:	3b01      	subs	r3, #1
 8002ef8:	041b      	lsls	r3, r3, #16
 8002efa:	431a      	orrs	r2, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f00:	061b      	lsls	r3, r3, #24
 8002f02:	431a      	orrs	r2, r3
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f08:	071b      	lsls	r3, r3, #28
 8002f0a:	491b      	ldr	r1, [pc, #108]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f10:	4b19      	ldr	r3, [pc, #100]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a18      	ldr	r2, [pc, #96]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002f16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f1c:	f7fe fd42 	bl	80019a4 <HAL_GetTick>
 8002f20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f22:	e008      	b.n	8002f36 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f24:	f7fe fd3e 	bl	80019a4 <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d901      	bls.n	8002f36 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	e05f      	b.n	8002ff6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f36:	4b10      	ldr	r3, [pc, #64]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d0f0      	beq.n	8002f24 <HAL_RCC_OscConfig+0x47c>
 8002f42:	e057      	b.n	8002ff4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f44:	4b0c      	ldr	r3, [pc, #48]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a0b      	ldr	r2, [pc, #44]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002f4a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f50:	f7fe fd28 	bl	80019a4 <HAL_GetTick>
 8002f54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f56:	e008      	b.n	8002f6a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f58:	f7fe fd24 	bl	80019a4 <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d901      	bls.n	8002f6a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002f66:	2303      	movs	r3, #3
 8002f68:	e045      	b.n	8002ff6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f6a:	4b03      	ldr	r3, [pc, #12]	@ (8002f78 <HAL_RCC_OscConfig+0x4d0>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d1f0      	bne.n	8002f58 <HAL_RCC_OscConfig+0x4b0>
 8002f76:	e03d      	b.n	8002ff4 <HAL_RCC_OscConfig+0x54c>
 8002f78:	40023800 	.word	0x40023800
 8002f7c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002f80:	4b1f      	ldr	r3, [pc, #124]	@ (8003000 <HAL_RCC_OscConfig+0x558>)
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	699b      	ldr	r3, [r3, #24]
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d030      	beq.n	8002ff0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	d129      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d122      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002faa:	68fa      	ldr	r2, [r7, #12]
 8002fac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	687a      	ldr	r2, [r7, #4]
 8002fb4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002fb6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d119      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fc6:	085b      	lsrs	r3, r3, #1
 8002fc8:	3b01      	subs	r3, #1
 8002fca:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d10f      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fda:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d107      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fea:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d001      	beq.n	8002ff4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e000      	b.n	8002ff6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002ff4:	2300      	movs	r3, #0
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3718      	adds	r7, #24
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	40023800 	.word	0x40023800

08003004 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b084      	sub	sp, #16
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800300e:	2300      	movs	r3, #0
 8003010:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d101      	bne.n	800301c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e0d0      	b.n	80031be <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800301c:	4b6a      	ldr	r3, [pc, #424]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 030f 	and.w	r3, r3, #15
 8003024:	683a      	ldr	r2, [r7, #0]
 8003026:	429a      	cmp	r2, r3
 8003028:	d910      	bls.n	800304c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800302a:	4b67      	ldr	r3, [pc, #412]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f023 020f 	bic.w	r2, r3, #15
 8003032:	4965      	ldr	r1, [pc, #404]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	4313      	orrs	r3, r2
 8003038:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800303a:	4b63      	ldr	r3, [pc, #396]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 030f 	and.w	r3, r3, #15
 8003042:	683a      	ldr	r2, [r7, #0]
 8003044:	429a      	cmp	r2, r3
 8003046:	d001      	beq.n	800304c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e0b8      	b.n	80031be <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0302 	and.w	r3, r3, #2
 8003054:	2b00      	cmp	r3, #0
 8003056:	d020      	beq.n	800309a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0304 	and.w	r3, r3, #4
 8003060:	2b00      	cmp	r3, #0
 8003062:	d005      	beq.n	8003070 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003064:	4b59      	ldr	r3, [pc, #356]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	4a58      	ldr	r2, [pc, #352]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 800306a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800306e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 0308 	and.w	r3, r3, #8
 8003078:	2b00      	cmp	r3, #0
 800307a:	d005      	beq.n	8003088 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800307c:	4b53      	ldr	r3, [pc, #332]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	4a52      	ldr	r2, [pc, #328]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 8003082:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003086:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003088:	4b50      	ldr	r3, [pc, #320]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	494d      	ldr	r1, [pc, #308]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 8003096:	4313      	orrs	r3, r2
 8003098:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0301 	and.w	r3, r3, #1
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d040      	beq.n	8003128 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d107      	bne.n	80030be <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030ae:	4b47      	ldr	r3, [pc, #284]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d115      	bne.n	80030e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e07f      	b.n	80031be <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	2b02      	cmp	r3, #2
 80030c4:	d107      	bne.n	80030d6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030c6:	4b41      	ldr	r3, [pc, #260]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d109      	bne.n	80030e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e073      	b.n	80031be <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030d6:	4b3d      	ldr	r3, [pc, #244]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0302 	and.w	r3, r3, #2
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d101      	bne.n	80030e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e06b      	b.n	80031be <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030e6:	4b39      	ldr	r3, [pc, #228]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	f023 0203 	bic.w	r2, r3, #3
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	4936      	ldr	r1, [pc, #216]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 80030f4:	4313      	orrs	r3, r2
 80030f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030f8:	f7fe fc54 	bl	80019a4 <HAL_GetTick>
 80030fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030fe:	e00a      	b.n	8003116 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003100:	f7fe fc50 	bl	80019a4 <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800310e:	4293      	cmp	r3, r2
 8003110:	d901      	bls.n	8003116 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e053      	b.n	80031be <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003116:	4b2d      	ldr	r3, [pc, #180]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	f003 020c 	and.w	r2, r3, #12
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	429a      	cmp	r2, r3
 8003126:	d1eb      	bne.n	8003100 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003128:	4b27      	ldr	r3, [pc, #156]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 030f 	and.w	r3, r3, #15
 8003130:	683a      	ldr	r2, [r7, #0]
 8003132:	429a      	cmp	r2, r3
 8003134:	d210      	bcs.n	8003158 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003136:	4b24      	ldr	r3, [pc, #144]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f023 020f 	bic.w	r2, r3, #15
 800313e:	4922      	ldr	r1, [pc, #136]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	4313      	orrs	r3, r2
 8003144:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003146:	4b20      	ldr	r3, [pc, #128]	@ (80031c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 030f 	and.w	r3, r3, #15
 800314e:	683a      	ldr	r2, [r7, #0]
 8003150:	429a      	cmp	r2, r3
 8003152:	d001      	beq.n	8003158 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	e032      	b.n	80031be <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0304 	and.w	r3, r3, #4
 8003160:	2b00      	cmp	r3, #0
 8003162:	d008      	beq.n	8003176 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003164:	4b19      	ldr	r3, [pc, #100]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	4916      	ldr	r1, [pc, #88]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 8003172:	4313      	orrs	r3, r2
 8003174:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 0308 	and.w	r3, r3, #8
 800317e:	2b00      	cmp	r3, #0
 8003180:	d009      	beq.n	8003196 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003182:	4b12      	ldr	r3, [pc, #72]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	691b      	ldr	r3, [r3, #16]
 800318e:	00db      	lsls	r3, r3, #3
 8003190:	490e      	ldr	r1, [pc, #56]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 8003192:	4313      	orrs	r3, r2
 8003194:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003196:	f000 f821 	bl	80031dc <HAL_RCC_GetSysClockFreq>
 800319a:	4602      	mov	r2, r0
 800319c:	4b0b      	ldr	r3, [pc, #44]	@ (80031cc <HAL_RCC_ClockConfig+0x1c8>)
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	091b      	lsrs	r3, r3, #4
 80031a2:	f003 030f 	and.w	r3, r3, #15
 80031a6:	490a      	ldr	r1, [pc, #40]	@ (80031d0 <HAL_RCC_ClockConfig+0x1cc>)
 80031a8:	5ccb      	ldrb	r3, [r1, r3]
 80031aa:	fa22 f303 	lsr.w	r3, r2, r3
 80031ae:	4a09      	ldr	r2, [pc, #36]	@ (80031d4 <HAL_RCC_ClockConfig+0x1d0>)
 80031b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80031b2:	4b09      	ldr	r3, [pc, #36]	@ (80031d8 <HAL_RCC_ClockConfig+0x1d4>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4618      	mov	r0, r3
 80031b8:	f7fe fbb0 	bl	800191c <HAL_InitTick>

  return HAL_OK;
 80031bc:	2300      	movs	r3, #0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3710      	adds	r7, #16
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	40023c00 	.word	0x40023c00
 80031cc:	40023800 	.word	0x40023800
 80031d0:	0800bf80 	.word	0x0800bf80
 80031d4:	20000008 	.word	0x20000008
 80031d8:	2000000c 	.word	0x2000000c

080031dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031e0:	b090      	sub	sp, #64	@ 0x40
 80031e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80031e4:	2300      	movs	r3, #0
 80031e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80031e8:	2300      	movs	r3, #0
 80031ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80031ec:	2300      	movs	r3, #0
 80031ee:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 80031f0:	2300      	movs	r3, #0
 80031f2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031f4:	4b59      	ldr	r3, [pc, #356]	@ (800335c <HAL_RCC_GetSysClockFreq+0x180>)
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	f003 030c 	and.w	r3, r3, #12
 80031fc:	2b08      	cmp	r3, #8
 80031fe:	d00d      	beq.n	800321c <HAL_RCC_GetSysClockFreq+0x40>
 8003200:	2b08      	cmp	r3, #8
 8003202:	f200 80a1 	bhi.w	8003348 <HAL_RCC_GetSysClockFreq+0x16c>
 8003206:	2b00      	cmp	r3, #0
 8003208:	d002      	beq.n	8003210 <HAL_RCC_GetSysClockFreq+0x34>
 800320a:	2b04      	cmp	r3, #4
 800320c:	d003      	beq.n	8003216 <HAL_RCC_GetSysClockFreq+0x3a>
 800320e:	e09b      	b.n	8003348 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003210:	4b53      	ldr	r3, [pc, #332]	@ (8003360 <HAL_RCC_GetSysClockFreq+0x184>)
 8003212:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003214:	e09b      	b.n	800334e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003216:	4b53      	ldr	r3, [pc, #332]	@ (8003364 <HAL_RCC_GetSysClockFreq+0x188>)
 8003218:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800321a:	e098      	b.n	800334e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800321c:	4b4f      	ldr	r3, [pc, #316]	@ (800335c <HAL_RCC_GetSysClockFreq+0x180>)
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003224:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003226:	4b4d      	ldr	r3, [pc, #308]	@ (800335c <HAL_RCC_GetSysClockFreq+0x180>)
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d028      	beq.n	8003284 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003232:	4b4a      	ldr	r3, [pc, #296]	@ (800335c <HAL_RCC_GetSysClockFreq+0x180>)
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	099b      	lsrs	r3, r3, #6
 8003238:	2200      	movs	r2, #0
 800323a:	623b      	str	r3, [r7, #32]
 800323c:	627a      	str	r2, [r7, #36]	@ 0x24
 800323e:	6a3b      	ldr	r3, [r7, #32]
 8003240:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003244:	2100      	movs	r1, #0
 8003246:	4b47      	ldr	r3, [pc, #284]	@ (8003364 <HAL_RCC_GetSysClockFreq+0x188>)
 8003248:	fb03 f201 	mul.w	r2, r3, r1
 800324c:	2300      	movs	r3, #0
 800324e:	fb00 f303 	mul.w	r3, r0, r3
 8003252:	4413      	add	r3, r2
 8003254:	4a43      	ldr	r2, [pc, #268]	@ (8003364 <HAL_RCC_GetSysClockFreq+0x188>)
 8003256:	fba0 1202 	umull	r1, r2, r0, r2
 800325a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800325c:	460a      	mov	r2, r1
 800325e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003260:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003262:	4413      	add	r3, r2
 8003264:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003266:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003268:	2200      	movs	r2, #0
 800326a:	61bb      	str	r3, [r7, #24]
 800326c:	61fa      	str	r2, [r7, #28]
 800326e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003272:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003276:	f7fd f9f7 	bl	8000668 <__aeabi_uldivmod>
 800327a:	4602      	mov	r2, r0
 800327c:	460b      	mov	r3, r1
 800327e:	4613      	mov	r3, r2
 8003280:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003282:	e053      	b.n	800332c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003284:	4b35      	ldr	r3, [pc, #212]	@ (800335c <HAL_RCC_GetSysClockFreq+0x180>)
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	099b      	lsrs	r3, r3, #6
 800328a:	2200      	movs	r2, #0
 800328c:	613b      	str	r3, [r7, #16]
 800328e:	617a      	str	r2, [r7, #20]
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003296:	f04f 0b00 	mov.w	fp, #0
 800329a:	4652      	mov	r2, sl
 800329c:	465b      	mov	r3, fp
 800329e:	f04f 0000 	mov.w	r0, #0
 80032a2:	f04f 0100 	mov.w	r1, #0
 80032a6:	0159      	lsls	r1, r3, #5
 80032a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032ac:	0150      	lsls	r0, r2, #5
 80032ae:	4602      	mov	r2, r0
 80032b0:	460b      	mov	r3, r1
 80032b2:	ebb2 080a 	subs.w	r8, r2, sl
 80032b6:	eb63 090b 	sbc.w	r9, r3, fp
 80032ba:	f04f 0200 	mov.w	r2, #0
 80032be:	f04f 0300 	mov.w	r3, #0
 80032c2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80032c6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80032ca:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80032ce:	ebb2 0408 	subs.w	r4, r2, r8
 80032d2:	eb63 0509 	sbc.w	r5, r3, r9
 80032d6:	f04f 0200 	mov.w	r2, #0
 80032da:	f04f 0300 	mov.w	r3, #0
 80032de:	00eb      	lsls	r3, r5, #3
 80032e0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032e4:	00e2      	lsls	r2, r4, #3
 80032e6:	4614      	mov	r4, r2
 80032e8:	461d      	mov	r5, r3
 80032ea:	eb14 030a 	adds.w	r3, r4, sl
 80032ee:	603b      	str	r3, [r7, #0]
 80032f0:	eb45 030b 	adc.w	r3, r5, fp
 80032f4:	607b      	str	r3, [r7, #4]
 80032f6:	f04f 0200 	mov.w	r2, #0
 80032fa:	f04f 0300 	mov.w	r3, #0
 80032fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003302:	4629      	mov	r1, r5
 8003304:	028b      	lsls	r3, r1, #10
 8003306:	4621      	mov	r1, r4
 8003308:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800330c:	4621      	mov	r1, r4
 800330e:	028a      	lsls	r2, r1, #10
 8003310:	4610      	mov	r0, r2
 8003312:	4619      	mov	r1, r3
 8003314:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003316:	2200      	movs	r2, #0
 8003318:	60bb      	str	r3, [r7, #8]
 800331a:	60fa      	str	r2, [r7, #12]
 800331c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003320:	f7fd f9a2 	bl	8000668 <__aeabi_uldivmod>
 8003324:	4602      	mov	r2, r0
 8003326:	460b      	mov	r3, r1
 8003328:	4613      	mov	r3, r2
 800332a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800332c:	4b0b      	ldr	r3, [pc, #44]	@ (800335c <HAL_RCC_GetSysClockFreq+0x180>)
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	0c1b      	lsrs	r3, r3, #16
 8003332:	f003 0303 	and.w	r3, r3, #3
 8003336:	3301      	adds	r3, #1
 8003338:	005b      	lsls	r3, r3, #1
 800333a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800333c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800333e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003340:	fbb2 f3f3 	udiv	r3, r2, r3
 8003344:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003346:	e002      	b.n	800334e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003348:	4b05      	ldr	r3, [pc, #20]	@ (8003360 <HAL_RCC_GetSysClockFreq+0x184>)
 800334a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800334c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800334e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003350:	4618      	mov	r0, r3
 8003352:	3740      	adds	r7, #64	@ 0x40
 8003354:	46bd      	mov	sp, r7
 8003356:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800335a:	bf00      	nop
 800335c:	40023800 	.word	0x40023800
 8003360:	00f42400 	.word	0x00f42400
 8003364:	017d7840 	.word	0x017d7840

08003368 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003368:	b480      	push	{r7}
 800336a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800336c:	4b03      	ldr	r3, [pc, #12]	@ (800337c <HAL_RCC_GetHCLKFreq+0x14>)
 800336e:	681b      	ldr	r3, [r3, #0]
}
 8003370:	4618      	mov	r0, r3
 8003372:	46bd      	mov	sp, r7
 8003374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003378:	4770      	bx	lr
 800337a:	bf00      	nop
 800337c:	20000008 	.word	0x20000008

08003380 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003384:	f7ff fff0 	bl	8003368 <HAL_RCC_GetHCLKFreq>
 8003388:	4602      	mov	r2, r0
 800338a:	4b05      	ldr	r3, [pc, #20]	@ (80033a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	0a9b      	lsrs	r3, r3, #10
 8003390:	f003 0307 	and.w	r3, r3, #7
 8003394:	4903      	ldr	r1, [pc, #12]	@ (80033a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003396:	5ccb      	ldrb	r3, [r1, r3]
 8003398:	fa22 f303 	lsr.w	r3, r2, r3
}
 800339c:	4618      	mov	r0, r3
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	40023800 	.word	0x40023800
 80033a4:	0800bf90 	.word	0x0800bf90

080033a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80033ac:	f7ff ffdc 	bl	8003368 <HAL_RCC_GetHCLKFreq>
 80033b0:	4602      	mov	r2, r0
 80033b2:	4b05      	ldr	r3, [pc, #20]	@ (80033c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	0b5b      	lsrs	r3, r3, #13
 80033b8:	f003 0307 	and.w	r3, r3, #7
 80033bc:	4903      	ldr	r1, [pc, #12]	@ (80033cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80033be:	5ccb      	ldrb	r3, [r1, r3]
 80033c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	40023800 	.word	0x40023800
 80033cc:	0800bf90 	.word	0x0800bf90

080033d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b088      	sub	sp, #32
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80033d8:	2300      	movs	r3, #0
 80033da:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80033dc:	2300      	movs	r3, #0
 80033de:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80033e0:	2300      	movs	r3, #0
 80033e2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80033e4:	2300      	movs	r3, #0
 80033e6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80033e8:	2300      	movs	r3, #0
 80033ea:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0301 	and.w	r3, r3, #1
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d012      	beq.n	800341e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80033f8:	4b69      	ldr	r3, [pc, #420]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	4a68      	ldr	r2, [pc, #416]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033fe:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003402:	6093      	str	r3, [r2, #8]
 8003404:	4b66      	ldr	r3, [pc, #408]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003406:	689a      	ldr	r2, [r3, #8]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800340c:	4964      	ldr	r1, [pc, #400]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800340e:	4313      	orrs	r3, r2
 8003410:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003416:	2b00      	cmp	r3, #0
 8003418:	d101      	bne.n	800341e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800341a:	2301      	movs	r3, #1
 800341c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003426:	2b00      	cmp	r3, #0
 8003428:	d017      	beq.n	800345a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800342a:	4b5d      	ldr	r3, [pc, #372]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800342c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003430:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003438:	4959      	ldr	r1, [pc, #356]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800343a:	4313      	orrs	r3, r2
 800343c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003444:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003448:	d101      	bne.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800344a:	2301      	movs	r3, #1
 800344c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003452:	2b00      	cmp	r3, #0
 8003454:	d101      	bne.n	800345a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003456:	2301      	movs	r3, #1
 8003458:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d017      	beq.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003466:	4b4e      	ldr	r3, [pc, #312]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003468:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800346c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003474:	494a      	ldr	r1, [pc, #296]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003476:	4313      	orrs	r3, r2
 8003478:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003480:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003484:	d101      	bne.n	800348a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003486:	2301      	movs	r3, #1
 8003488:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800348e:	2b00      	cmp	r3, #0
 8003490:	d101      	bne.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003492:	2301      	movs	r3, #1
 8003494:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d001      	beq.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80034a2:	2301      	movs	r3, #1
 80034a4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0320 	and.w	r3, r3, #32
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	f000 808b 	beq.w	80035ca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80034b4:	4b3a      	ldr	r3, [pc, #232]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b8:	4a39      	ldr	r2, [pc, #228]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034be:	6413      	str	r3, [r2, #64]	@ 0x40
 80034c0:	4b37      	ldr	r3, [pc, #220]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034c8:	60bb      	str	r3, [r7, #8]
 80034ca:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80034cc:	4b35      	ldr	r3, [pc, #212]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a34      	ldr	r2, [pc, #208]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80034d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034d8:	f7fe fa64 	bl	80019a4 <HAL_GetTick>
 80034dc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80034de:	e008      	b.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034e0:	f7fe fa60 	bl	80019a4 <HAL_GetTick>
 80034e4:	4602      	mov	r2, r0
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	2b64      	cmp	r3, #100	@ 0x64
 80034ec:	d901      	bls.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80034ee:	2303      	movs	r3, #3
 80034f0:	e38f      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80034f2:	4b2c      	ldr	r3, [pc, #176]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d0f0      	beq.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80034fe:	4b28      	ldr	r3, [pc, #160]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003500:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003502:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003506:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d035      	beq.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003512:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003516:	693a      	ldr	r2, [r7, #16]
 8003518:	429a      	cmp	r2, r3
 800351a:	d02e      	beq.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800351c:	4b20      	ldr	r3, [pc, #128]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800351e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003520:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003524:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003526:	4b1e      	ldr	r3, [pc, #120]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003528:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800352a:	4a1d      	ldr	r2, [pc, #116]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800352c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003530:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003532:	4b1b      	ldr	r3, [pc, #108]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003534:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003536:	4a1a      	ldr	r2, [pc, #104]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003538:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800353c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800353e:	4a18      	ldr	r2, [pc, #96]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003544:	4b16      	ldr	r3, [pc, #88]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003546:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003548:	f003 0301 	and.w	r3, r3, #1
 800354c:	2b01      	cmp	r3, #1
 800354e:	d114      	bne.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003550:	f7fe fa28 	bl	80019a4 <HAL_GetTick>
 8003554:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003556:	e00a      	b.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003558:	f7fe fa24 	bl	80019a4 <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003566:	4293      	cmp	r3, r2
 8003568:	d901      	bls.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800356a:	2303      	movs	r3, #3
 800356c:	e351      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800356e:	4b0c      	ldr	r3, [pc, #48]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003572:	f003 0302 	and.w	r3, r3, #2
 8003576:	2b00      	cmp	r3, #0
 8003578:	d0ee      	beq.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800357e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003582:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003586:	d111      	bne.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003588:	4b05      	ldr	r3, [pc, #20]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003594:	4b04      	ldr	r3, [pc, #16]	@ (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003596:	400b      	ands	r3, r1
 8003598:	4901      	ldr	r1, [pc, #4]	@ (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800359a:	4313      	orrs	r3, r2
 800359c:	608b      	str	r3, [r1, #8]
 800359e:	e00b      	b.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80035a0:	40023800 	.word	0x40023800
 80035a4:	40007000 	.word	0x40007000
 80035a8:	0ffffcff 	.word	0x0ffffcff
 80035ac:	4bac      	ldr	r3, [pc, #688]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	4aab      	ldr	r2, [pc, #684]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035b2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80035b6:	6093      	str	r3, [r2, #8]
 80035b8:	4ba9      	ldr	r3, [pc, #676]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035ba:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035c4:	49a6      	ldr	r1, [pc, #664]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035c6:	4313      	orrs	r3, r2
 80035c8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 0310 	and.w	r3, r3, #16
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d010      	beq.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80035d6:	4ba2      	ldr	r3, [pc, #648]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80035dc:	4aa0      	ldr	r2, [pc, #640]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80035e2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80035e6:	4b9e      	ldr	r3, [pc, #632]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035e8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035f0:	499b      	ldr	r1, [pc, #620]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035f2:	4313      	orrs	r3, r2
 80035f4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d00a      	beq.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003604:	4b96      	ldr	r3, [pc, #600]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003606:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800360a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003612:	4993      	ldr	r1, [pc, #588]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003614:	4313      	orrs	r3, r2
 8003616:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003622:	2b00      	cmp	r3, #0
 8003624:	d00a      	beq.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003626:	4b8e      	ldr	r3, [pc, #568]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003628:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800362c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003634:	498a      	ldr	r1, [pc, #552]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003636:	4313      	orrs	r3, r2
 8003638:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003644:	2b00      	cmp	r3, #0
 8003646:	d00a      	beq.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003648:	4b85      	ldr	r3, [pc, #532]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800364a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800364e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003656:	4982      	ldr	r1, [pc, #520]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003658:	4313      	orrs	r3, r2
 800365a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d00a      	beq.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800366a:	4b7d      	ldr	r3, [pc, #500]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800366c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003670:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003678:	4979      	ldr	r1, [pc, #484]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800367a:	4313      	orrs	r3, r2
 800367c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003688:	2b00      	cmp	r3, #0
 800368a:	d00a      	beq.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800368c:	4b74      	ldr	r3, [pc, #464]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800368e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003692:	f023 0203 	bic.w	r2, r3, #3
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800369a:	4971      	ldr	r1, [pc, #452]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800369c:	4313      	orrs	r3, r2
 800369e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d00a      	beq.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80036ae:	4b6c      	ldr	r3, [pc, #432]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036b4:	f023 020c 	bic.w	r2, r3, #12
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036bc:	4968      	ldr	r1, [pc, #416]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036be:	4313      	orrs	r3, r2
 80036c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d00a      	beq.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80036d0:	4b63      	ldr	r3, [pc, #396]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036d6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036de:	4960      	ldr	r1, [pc, #384]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036e0:	4313      	orrs	r3, r2
 80036e2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d00a      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80036f2:	4b5b      	ldr	r3, [pc, #364]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036f8:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003700:	4957      	ldr	r1, [pc, #348]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003702:	4313      	orrs	r3, r2
 8003704:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003710:	2b00      	cmp	r3, #0
 8003712:	d00a      	beq.n	800372a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003714:	4b52      	ldr	r3, [pc, #328]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003716:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800371a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003722:	494f      	ldr	r1, [pc, #316]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003724:	4313      	orrs	r3, r2
 8003726:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003732:	2b00      	cmp	r3, #0
 8003734:	d00a      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003736:	4b4a      	ldr	r3, [pc, #296]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003738:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800373c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003744:	4946      	ldr	r1, [pc, #280]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003746:	4313      	orrs	r3, r2
 8003748:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d00a      	beq.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003758:	4b41      	ldr	r3, [pc, #260]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800375a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800375e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003766:	493e      	ldr	r1, [pc, #248]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003768:	4313      	orrs	r3, r2
 800376a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003776:	2b00      	cmp	r3, #0
 8003778:	d00a      	beq.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800377a:	4b39      	ldr	r3, [pc, #228]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800377c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003780:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003788:	4935      	ldr	r1, [pc, #212]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800378a:	4313      	orrs	r3, r2
 800378c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d00a      	beq.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800379c:	4b30      	ldr	r3, [pc, #192]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800379e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037a2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037aa:	492d      	ldr	r1, [pc, #180]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d011      	beq.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80037be:	4b28      	ldr	r3, [pc, #160]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037c4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80037cc:	4924      	ldr	r1, [pc, #144]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80037d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80037dc:	d101      	bne.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80037de:	2301      	movs	r3, #1
 80037e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0308 	and.w	r3, r3, #8
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d001      	beq.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80037ee:	2301      	movs	r3, #1
 80037f0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d00a      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80037fe:	4b18      	ldr	r3, [pc, #96]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003800:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003804:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800380c:	4914      	ldr	r1, [pc, #80]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800380e:	4313      	orrs	r3, r2
 8003810:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800381c:	2b00      	cmp	r3, #0
 800381e:	d00b      	beq.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003820:	4b0f      	ldr	r3, [pc, #60]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003822:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003826:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003830:	490b      	ldr	r1, [pc, #44]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003832:	4313      	orrs	r3, r2
 8003834:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003840:	2b00      	cmp	r3, #0
 8003842:	d00f      	beq.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003844:	4b06      	ldr	r3, [pc, #24]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003846:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800384a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003854:	4902      	ldr	r1, [pc, #8]	@ (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003856:	4313      	orrs	r3, r2
 8003858:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800385c:	e002      	b.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800385e:	bf00      	nop
 8003860:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d00b      	beq.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003870:	4b8a      	ldr	r3, [pc, #552]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003872:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003876:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003880:	4986      	ldr	r1, [pc, #536]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003882:	4313      	orrs	r3, r2
 8003884:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003890:	2b00      	cmp	r3, #0
 8003892:	d00b      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003894:	4b81      	ldr	r3, [pc, #516]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003896:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800389a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80038a4:	497d      	ldr	r1, [pc, #500]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038a6:	4313      	orrs	r3, r2
 80038a8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80038ac:	69fb      	ldr	r3, [r7, #28]
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d006      	beq.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	f000 80d6 	beq.w	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80038c0:	4b76      	ldr	r3, [pc, #472]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a75      	ldr	r2, [pc, #468]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038c6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80038ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038cc:	f7fe f86a 	bl	80019a4 <HAL_GetTick>
 80038d0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80038d2:	e008      	b.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80038d4:	f7fe f866 	bl	80019a4 <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	2b64      	cmp	r3, #100	@ 0x64
 80038e0:	d901      	bls.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e195      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80038e6:	4b6d      	ldr	r3, [pc, #436]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d1f0      	bne.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d021      	beq.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x572>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003902:	2b00      	cmp	r3, #0
 8003904:	d11d      	bne.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003906:	4b65      	ldr	r3, [pc, #404]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003908:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800390c:	0c1b      	lsrs	r3, r3, #16
 800390e:	f003 0303 	and.w	r3, r3, #3
 8003912:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003914:	4b61      	ldr	r3, [pc, #388]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003916:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800391a:	0e1b      	lsrs	r3, r3, #24
 800391c:	f003 030f 	and.w	r3, r3, #15
 8003920:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	019a      	lsls	r2, r3, #6
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	041b      	lsls	r3, r3, #16
 800392c:	431a      	orrs	r2, r3
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	061b      	lsls	r3, r3, #24
 8003932:	431a      	orrs	r2, r3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	071b      	lsls	r3, r3, #28
 800393a:	4958      	ldr	r1, [pc, #352]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800393c:	4313      	orrs	r3, r2
 800393e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d004      	beq.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003952:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003956:	d00a      	beq.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003960:	2b00      	cmp	r3, #0
 8003962:	d02e      	beq.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003968:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800396c:	d129      	bne.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800396e:	4b4b      	ldr	r3, [pc, #300]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003970:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003974:	0c1b      	lsrs	r3, r3, #16
 8003976:	f003 0303 	and.w	r3, r3, #3
 800397a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800397c:	4b47      	ldr	r3, [pc, #284]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800397e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003982:	0f1b      	lsrs	r3, r3, #28
 8003984:	f003 0307 	and.w	r3, r3, #7
 8003988:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	019a      	lsls	r2, r3, #6
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	041b      	lsls	r3, r3, #16
 8003994:	431a      	orrs	r2, r3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	68db      	ldr	r3, [r3, #12]
 800399a:	061b      	lsls	r3, r3, #24
 800399c:	431a      	orrs	r2, r3
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	071b      	lsls	r3, r3, #28
 80039a2:	493e      	ldr	r1, [pc, #248]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039a4:	4313      	orrs	r3, r2
 80039a6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80039aa:	4b3c      	ldr	r3, [pc, #240]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039b0:	f023 021f 	bic.w	r2, r3, #31
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b8:	3b01      	subs	r3, #1
 80039ba:	4938      	ldr	r1, [pc, #224]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039bc:	4313      	orrs	r3, r2
 80039be:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d01d      	beq.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80039ce:	4b33      	ldr	r3, [pc, #204]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80039d4:	0e1b      	lsrs	r3, r3, #24
 80039d6:	f003 030f 	and.w	r3, r3, #15
 80039da:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80039dc:	4b2f      	ldr	r3, [pc, #188]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80039e2:	0f1b      	lsrs	r3, r3, #28
 80039e4:	f003 0307 	and.w	r3, r3, #7
 80039e8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	019a      	lsls	r2, r3, #6
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	691b      	ldr	r3, [r3, #16]
 80039f4:	041b      	lsls	r3, r3, #16
 80039f6:	431a      	orrs	r2, r3
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	061b      	lsls	r3, r3, #24
 80039fc:	431a      	orrs	r2, r3
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	071b      	lsls	r3, r3, #28
 8003a02:	4926      	ldr	r1, [pc, #152]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a04:	4313      	orrs	r3, r2
 8003a06:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d011      	beq.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	019a      	lsls	r2, r3, #6
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	691b      	ldr	r3, [r3, #16]
 8003a20:	041b      	lsls	r3, r3, #16
 8003a22:	431a      	orrs	r2, r3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	061b      	lsls	r3, r3, #24
 8003a2a:	431a      	orrs	r2, r3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	071b      	lsls	r3, r3, #28
 8003a32:	491a      	ldr	r1, [pc, #104]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a34:	4313      	orrs	r3, r2
 8003a36:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003a3a:	4b18      	ldr	r3, [pc, #96]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a17      	ldr	r2, [pc, #92]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a40:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003a44:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a46:	f7fd ffad 	bl	80019a4 <HAL_GetTick>
 8003a4a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003a4c:	e008      	b.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003a4e:	f7fd ffa9 	bl	80019a4 <HAL_GetTick>
 8003a52:	4602      	mov	r2, r0
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	1ad3      	subs	r3, r2, r3
 8003a58:	2b64      	cmp	r3, #100	@ 0x64
 8003a5a:	d901      	bls.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	e0d8      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003a60:	4b0e      	ldr	r3, [pc, #56]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d0f0      	beq.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003a6c:	69bb      	ldr	r3, [r7, #24]
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	f040 80ce 	bne.w	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003a74:	4b09      	ldr	r3, [pc, #36]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a08      	ldr	r2, [pc, #32]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a7e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a80:	f7fd ff90 	bl	80019a4 <HAL_GetTick>
 8003a84:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003a86:	e00b      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003a88:	f7fd ff8c 	bl	80019a4 <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b64      	cmp	r3, #100	@ 0x64
 8003a94:	d904      	bls.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e0bb      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003a9a:	bf00      	nop
 8003a9c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003aa0:	4b5e      	ldr	r3, [pc, #376]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003aa8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003aac:	d0ec      	beq.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d003      	beq.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d009      	beq.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d02e      	beq.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d12a      	bne.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003ad6:	4b51      	ldr	r3, [pc, #324]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ad8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003adc:	0c1b      	lsrs	r3, r3, #16
 8003ade:	f003 0303 	and.w	r3, r3, #3
 8003ae2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003ae4:	4b4d      	ldr	r3, [pc, #308]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aea:	0f1b      	lsrs	r3, r3, #28
 8003aec:	f003 0307 	and.w	r3, r3, #7
 8003af0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	695b      	ldr	r3, [r3, #20]
 8003af6:	019a      	lsls	r2, r3, #6
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	041b      	lsls	r3, r3, #16
 8003afc:	431a      	orrs	r2, r3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	699b      	ldr	r3, [r3, #24]
 8003b02:	061b      	lsls	r3, r3, #24
 8003b04:	431a      	orrs	r2, r3
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	071b      	lsls	r3, r3, #28
 8003b0a:	4944      	ldr	r1, [pc, #272]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003b12:	4b42      	ldr	r3, [pc, #264]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b18:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b20:	3b01      	subs	r3, #1
 8003b22:	021b      	lsls	r3, r3, #8
 8003b24:	493d      	ldr	r1, [pc, #244]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b26:	4313      	orrs	r3, r2
 8003b28:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d022      	beq.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003b3c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b40:	d11d      	bne.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003b42:	4b36      	ldr	r3, [pc, #216]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b48:	0e1b      	lsrs	r3, r3, #24
 8003b4a:	f003 030f 	and.w	r3, r3, #15
 8003b4e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003b50:	4b32      	ldr	r3, [pc, #200]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b56:	0f1b      	lsrs	r3, r3, #28
 8003b58:	f003 0307 	and.w	r3, r3, #7
 8003b5c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	695b      	ldr	r3, [r3, #20]
 8003b62:	019a      	lsls	r2, r3, #6
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6a1b      	ldr	r3, [r3, #32]
 8003b68:	041b      	lsls	r3, r3, #16
 8003b6a:	431a      	orrs	r2, r3
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	061b      	lsls	r3, r3, #24
 8003b70:	431a      	orrs	r2, r3
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	071b      	lsls	r3, r3, #28
 8003b76:	4929      	ldr	r1, [pc, #164]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0308 	and.w	r3, r3, #8
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d028      	beq.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003b8a:	4b24      	ldr	r3, [pc, #144]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b90:	0e1b      	lsrs	r3, r3, #24
 8003b92:	f003 030f 	and.w	r3, r3, #15
 8003b96:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003b98:	4b20      	ldr	r3, [pc, #128]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b9e:	0c1b      	lsrs	r3, r3, #16
 8003ba0:	f003 0303 	and.w	r3, r3, #3
 8003ba4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	695b      	ldr	r3, [r3, #20]
 8003baa:	019a      	lsls	r2, r3, #6
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	041b      	lsls	r3, r3, #16
 8003bb0:	431a      	orrs	r2, r3
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	061b      	lsls	r3, r3, #24
 8003bb6:	431a      	orrs	r2, r3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	69db      	ldr	r3, [r3, #28]
 8003bbc:	071b      	lsls	r3, r3, #28
 8003bbe:	4917      	ldr	r1, [pc, #92]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003bc6:	4b15      	ldr	r3, [pc, #84]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003bcc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bd4:	4911      	ldr	r1, [pc, #68]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003bdc:	4b0f      	ldr	r3, [pc, #60]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a0e      	ldr	r2, [pc, #56]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003be2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003be6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003be8:	f7fd fedc 	bl	80019a4 <HAL_GetTick>
 8003bec:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003bee:	e008      	b.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003bf0:	f7fd fed8 	bl	80019a4 <HAL_GetTick>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	2b64      	cmp	r3, #100	@ 0x64
 8003bfc:	d901      	bls.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e007      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003c02:	4b06      	ldr	r3, [pc, #24]	@ (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003c0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c0e:	d1ef      	bne.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003c10:	2300      	movs	r3, #0
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	3720      	adds	r7, #32
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}
 8003c1a:	bf00      	nop
 8003c1c:	40023800 	.word	0x40023800

08003c20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b082      	sub	sp, #8
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d101      	bne.n	8003c32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e049      	b.n	8003cc6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d106      	bne.n	8003c4c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2200      	movs	r2, #0
 8003c42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	f7fd fc20 	bl	800148c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2202      	movs	r2, #2
 8003c50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	3304      	adds	r3, #4
 8003c5c:	4619      	mov	r1, r3
 8003c5e:	4610      	mov	r0, r2
 8003c60:	f000 faca 	bl	80041f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2201      	movs	r2, #1
 8003c68:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2201      	movs	r2, #1
 8003c70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2201      	movs	r2, #1
 8003c78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2201      	movs	r2, #1
 8003c88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2201      	movs	r2, #1
 8003c90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2201      	movs	r2, #1
 8003c98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003cc4:	2300      	movs	r3, #0
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3708      	adds	r7, #8
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
	...

08003cd0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b085      	sub	sp, #20
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d001      	beq.n	8003ce8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e054      	b.n	8003d92 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2202      	movs	r2, #2
 8003cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	68da      	ldr	r2, [r3, #12]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f042 0201 	orr.w	r2, r2, #1
 8003cfe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a26      	ldr	r2, [pc, #152]	@ (8003da0 <HAL_TIM_Base_Start_IT+0xd0>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d022      	beq.n	8003d50 <HAL_TIM_Base_Start_IT+0x80>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d12:	d01d      	beq.n	8003d50 <HAL_TIM_Base_Start_IT+0x80>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a22      	ldr	r2, [pc, #136]	@ (8003da4 <HAL_TIM_Base_Start_IT+0xd4>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d018      	beq.n	8003d50 <HAL_TIM_Base_Start_IT+0x80>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a21      	ldr	r2, [pc, #132]	@ (8003da8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d013      	beq.n	8003d50 <HAL_TIM_Base_Start_IT+0x80>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a1f      	ldr	r2, [pc, #124]	@ (8003dac <HAL_TIM_Base_Start_IT+0xdc>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d00e      	beq.n	8003d50 <HAL_TIM_Base_Start_IT+0x80>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a1e      	ldr	r2, [pc, #120]	@ (8003db0 <HAL_TIM_Base_Start_IT+0xe0>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d009      	beq.n	8003d50 <HAL_TIM_Base_Start_IT+0x80>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a1c      	ldr	r2, [pc, #112]	@ (8003db4 <HAL_TIM_Base_Start_IT+0xe4>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d004      	beq.n	8003d50 <HAL_TIM_Base_Start_IT+0x80>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a1b      	ldr	r2, [pc, #108]	@ (8003db8 <HAL_TIM_Base_Start_IT+0xe8>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d115      	bne.n	8003d7c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	689a      	ldr	r2, [r3, #8]
 8003d56:	4b19      	ldr	r3, [pc, #100]	@ (8003dbc <HAL_TIM_Base_Start_IT+0xec>)
 8003d58:	4013      	ands	r3, r2
 8003d5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2b06      	cmp	r3, #6
 8003d60:	d015      	beq.n	8003d8e <HAL_TIM_Base_Start_IT+0xbe>
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d68:	d011      	beq.n	8003d8e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f042 0201 	orr.w	r2, r2, #1
 8003d78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d7a:	e008      	b.n	8003d8e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f042 0201 	orr.w	r2, r2, #1
 8003d8a:	601a      	str	r2, [r3, #0]
 8003d8c:	e000      	b.n	8003d90 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d8e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003d90:	2300      	movs	r3, #0
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	3714      	adds	r7, #20
 8003d96:	46bd      	mov	sp, r7
 8003d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9c:	4770      	bx	lr
 8003d9e:	bf00      	nop
 8003da0:	40010000 	.word	0x40010000
 8003da4:	40000400 	.word	0x40000400
 8003da8:	40000800 	.word	0x40000800
 8003dac:	40000c00 	.word	0x40000c00
 8003db0:	40010400 	.word	0x40010400
 8003db4:	40014000 	.word	0x40014000
 8003db8:	40001800 	.word	0x40001800
 8003dbc:	00010007 	.word	0x00010007

08003dc0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	691b      	ldr	r3, [r3, #16]
 8003dce:	f003 0302 	and.w	r3, r3, #2
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d122      	bne.n	8003e1c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	f003 0302 	and.w	r3, r3, #2
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d11b      	bne.n	8003e1c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f06f 0202 	mvn.w	r2, #2
 8003dec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2201      	movs	r2, #1
 8003df2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	699b      	ldr	r3, [r3, #24]
 8003dfa:	f003 0303 	and.w	r3, r3, #3
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d003      	beq.n	8003e0a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f000 f9da 	bl	80041bc <HAL_TIM_IC_CaptureCallback>
 8003e08:	e005      	b.n	8003e16 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f000 f9cc 	bl	80041a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	f000 f9dd 	bl	80041d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	691b      	ldr	r3, [r3, #16]
 8003e22:	f003 0304 	and.w	r3, r3, #4
 8003e26:	2b04      	cmp	r3, #4
 8003e28:	d122      	bne.n	8003e70 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	68db      	ldr	r3, [r3, #12]
 8003e30:	f003 0304 	and.w	r3, r3, #4
 8003e34:	2b04      	cmp	r3, #4
 8003e36:	d11b      	bne.n	8003e70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f06f 0204 	mvn.w	r2, #4
 8003e40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2202      	movs	r2, #2
 8003e46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	699b      	ldr	r3, [r3, #24]
 8003e4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d003      	beq.n	8003e5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f000 f9b0 	bl	80041bc <HAL_TIM_IC_CaptureCallback>
 8003e5c:	e005      	b.n	8003e6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e5e:	6878      	ldr	r0, [r7, #4]
 8003e60:	f000 f9a2 	bl	80041a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e64:	6878      	ldr	r0, [r7, #4]
 8003e66:	f000 f9b3 	bl	80041d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	691b      	ldr	r3, [r3, #16]
 8003e76:	f003 0308 	and.w	r3, r3, #8
 8003e7a:	2b08      	cmp	r3, #8
 8003e7c:	d122      	bne.n	8003ec4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	68db      	ldr	r3, [r3, #12]
 8003e84:	f003 0308 	and.w	r3, r3, #8
 8003e88:	2b08      	cmp	r3, #8
 8003e8a:	d11b      	bne.n	8003ec4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f06f 0208 	mvn.w	r2, #8
 8003e94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2204      	movs	r2, #4
 8003e9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	69db      	ldr	r3, [r3, #28]
 8003ea2:	f003 0303 	and.w	r3, r3, #3
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d003      	beq.n	8003eb2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	f000 f986 	bl	80041bc <HAL_TIM_IC_CaptureCallback>
 8003eb0:	e005      	b.n	8003ebe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	f000 f978 	bl	80041a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003eb8:	6878      	ldr	r0, [r7, #4]
 8003eba:	f000 f989 	bl	80041d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	691b      	ldr	r3, [r3, #16]
 8003eca:	f003 0310 	and.w	r3, r3, #16
 8003ece:	2b10      	cmp	r3, #16
 8003ed0:	d122      	bne.n	8003f18 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	f003 0310 	and.w	r3, r3, #16
 8003edc:	2b10      	cmp	r3, #16
 8003ede:	d11b      	bne.n	8003f18 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f06f 0210 	mvn.w	r2, #16
 8003ee8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2208      	movs	r2, #8
 8003eee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	69db      	ldr	r3, [r3, #28]
 8003ef6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d003      	beq.n	8003f06 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f000 f95c 	bl	80041bc <HAL_TIM_IC_CaptureCallback>
 8003f04:	e005      	b.n	8003f12 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f000 f94e 	bl	80041a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f000 f95f 	bl	80041d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2200      	movs	r2, #0
 8003f16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	691b      	ldr	r3, [r3, #16]
 8003f1e:	f003 0301 	and.w	r3, r3, #1
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d10e      	bne.n	8003f44 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	f003 0301 	and.w	r3, r3, #1
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d107      	bne.n	8003f44 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f06f 0201 	mvn.w	r2, #1
 8003f3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f000 f928 	bl	8004194 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	691b      	ldr	r3, [r3, #16]
 8003f4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f4e:	2b80      	cmp	r3, #128	@ 0x80
 8003f50:	d10e      	bne.n	8003f70 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	68db      	ldr	r3, [r3, #12]
 8003f58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f5c:	2b80      	cmp	r3, #128	@ 0x80
 8003f5e:	d107      	bne.n	8003f70 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003f68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f000 fb16 	bl	800459c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	691b      	ldr	r3, [r3, #16]
 8003f76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f7e:	d10e      	bne.n	8003f9e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	68db      	ldr	r3, [r3, #12]
 8003f86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f8a:	2b80      	cmp	r3, #128	@ 0x80
 8003f8c:	d107      	bne.n	8003f9e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003f96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	f000 fb09 	bl	80045b0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	691b      	ldr	r3, [r3, #16]
 8003fa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fa8:	2b40      	cmp	r3, #64	@ 0x40
 8003faa:	d10e      	bne.n	8003fca <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	68db      	ldr	r3, [r3, #12]
 8003fb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fb6:	2b40      	cmp	r3, #64	@ 0x40
 8003fb8:	d107      	bne.n	8003fca <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003fc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003fc4:	6878      	ldr	r0, [r7, #4]
 8003fc6:	f000 f90d 	bl	80041e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	691b      	ldr	r3, [r3, #16]
 8003fd0:	f003 0320 	and.w	r3, r3, #32
 8003fd4:	2b20      	cmp	r3, #32
 8003fd6:	d10e      	bne.n	8003ff6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	68db      	ldr	r3, [r3, #12]
 8003fde:	f003 0320 	and.w	r3, r3, #32
 8003fe2:	2b20      	cmp	r3, #32
 8003fe4:	d107      	bne.n	8003ff6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f06f 0220 	mvn.w	r2, #32
 8003fee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	f000 fac9 	bl	8004588 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003ff6:	bf00      	nop
 8003ff8:	3708      	adds	r7, #8
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
	...

08004000 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b084      	sub	sp, #16
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
 8004008:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800400a:	2300      	movs	r3, #0
 800400c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004014:	2b01      	cmp	r3, #1
 8004016:	d101      	bne.n	800401c <HAL_TIM_ConfigClockSource+0x1c>
 8004018:	2302      	movs	r3, #2
 800401a:	e0b4      	b.n	8004186 <HAL_TIM_ConfigClockSource+0x186>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2201      	movs	r2, #1
 8004020:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2202      	movs	r2, #2
 8004028:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004034:	68ba      	ldr	r2, [r7, #8]
 8004036:	4b56      	ldr	r3, [pc, #344]	@ (8004190 <HAL_TIM_ConfigClockSource+0x190>)
 8004038:	4013      	ands	r3, r2
 800403a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004042:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	68ba      	ldr	r2, [r7, #8]
 800404a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004054:	d03e      	beq.n	80040d4 <HAL_TIM_ConfigClockSource+0xd4>
 8004056:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800405a:	f200 8087 	bhi.w	800416c <HAL_TIM_ConfigClockSource+0x16c>
 800405e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004062:	f000 8086 	beq.w	8004172 <HAL_TIM_ConfigClockSource+0x172>
 8004066:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800406a:	d87f      	bhi.n	800416c <HAL_TIM_ConfigClockSource+0x16c>
 800406c:	2b70      	cmp	r3, #112	@ 0x70
 800406e:	d01a      	beq.n	80040a6 <HAL_TIM_ConfigClockSource+0xa6>
 8004070:	2b70      	cmp	r3, #112	@ 0x70
 8004072:	d87b      	bhi.n	800416c <HAL_TIM_ConfigClockSource+0x16c>
 8004074:	2b60      	cmp	r3, #96	@ 0x60
 8004076:	d050      	beq.n	800411a <HAL_TIM_ConfigClockSource+0x11a>
 8004078:	2b60      	cmp	r3, #96	@ 0x60
 800407a:	d877      	bhi.n	800416c <HAL_TIM_ConfigClockSource+0x16c>
 800407c:	2b50      	cmp	r3, #80	@ 0x50
 800407e:	d03c      	beq.n	80040fa <HAL_TIM_ConfigClockSource+0xfa>
 8004080:	2b50      	cmp	r3, #80	@ 0x50
 8004082:	d873      	bhi.n	800416c <HAL_TIM_ConfigClockSource+0x16c>
 8004084:	2b40      	cmp	r3, #64	@ 0x40
 8004086:	d058      	beq.n	800413a <HAL_TIM_ConfigClockSource+0x13a>
 8004088:	2b40      	cmp	r3, #64	@ 0x40
 800408a:	d86f      	bhi.n	800416c <HAL_TIM_ConfigClockSource+0x16c>
 800408c:	2b30      	cmp	r3, #48	@ 0x30
 800408e:	d064      	beq.n	800415a <HAL_TIM_ConfigClockSource+0x15a>
 8004090:	2b30      	cmp	r3, #48	@ 0x30
 8004092:	d86b      	bhi.n	800416c <HAL_TIM_ConfigClockSource+0x16c>
 8004094:	2b20      	cmp	r3, #32
 8004096:	d060      	beq.n	800415a <HAL_TIM_ConfigClockSource+0x15a>
 8004098:	2b20      	cmp	r3, #32
 800409a:	d867      	bhi.n	800416c <HAL_TIM_ConfigClockSource+0x16c>
 800409c:	2b00      	cmp	r3, #0
 800409e:	d05c      	beq.n	800415a <HAL_TIM_ConfigClockSource+0x15a>
 80040a0:	2b10      	cmp	r3, #16
 80040a2:	d05a      	beq.n	800415a <HAL_TIM_ConfigClockSource+0x15a>
 80040a4:	e062      	b.n	800416c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80040b6:	f000 f9b9 	bl	800442c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80040c8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	68ba      	ldr	r2, [r7, #8]
 80040d0:	609a      	str	r2, [r3, #8]
      break;
 80040d2:	e04f      	b.n	8004174 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80040e4:	f000 f9a2 	bl	800442c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	689a      	ldr	r2, [r3, #8]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80040f6:	609a      	str	r2, [r3, #8]
      break;
 80040f8:	e03c      	b.n	8004174 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004106:	461a      	mov	r2, r3
 8004108:	f000 f916 	bl	8004338 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	2150      	movs	r1, #80	@ 0x50
 8004112:	4618      	mov	r0, r3
 8004114:	f000 f96f 	bl	80043f6 <TIM_ITRx_SetConfig>
      break;
 8004118:	e02c      	b.n	8004174 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004126:	461a      	mov	r2, r3
 8004128:	f000 f935 	bl	8004396 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	2160      	movs	r1, #96	@ 0x60
 8004132:	4618      	mov	r0, r3
 8004134:	f000 f95f 	bl	80043f6 <TIM_ITRx_SetConfig>
      break;
 8004138:	e01c      	b.n	8004174 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004146:	461a      	mov	r2, r3
 8004148:	f000 f8f6 	bl	8004338 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2140      	movs	r1, #64	@ 0x40
 8004152:	4618      	mov	r0, r3
 8004154:	f000 f94f 	bl	80043f6 <TIM_ITRx_SetConfig>
      break;
 8004158:	e00c      	b.n	8004174 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4619      	mov	r1, r3
 8004164:	4610      	mov	r0, r2
 8004166:	f000 f946 	bl	80043f6 <TIM_ITRx_SetConfig>
      break;
 800416a:	e003      	b.n	8004174 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	73fb      	strb	r3, [r7, #15]
      break;
 8004170:	e000      	b.n	8004174 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004172:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2201      	movs	r2, #1
 8004178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2200      	movs	r2, #0
 8004180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004184:	7bfb      	ldrb	r3, [r7, #15]
}
 8004186:	4618      	mov	r0, r3
 8004188:	3710      	adds	r7, #16
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
 800418e:	bf00      	nop
 8004190:	fffeff88 	.word	0xfffeff88

08004194 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800419c:	bf00      	nop
 800419e:	370c      	adds	r7, #12
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr

080041a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80041a8:	b480      	push	{r7}
 80041aa:	b083      	sub	sp, #12
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80041b0:	bf00      	nop
 80041b2:	370c      	adds	r7, #12
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr

080041bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80041bc:	b480      	push	{r7}
 80041be:	b083      	sub	sp, #12
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80041c4:	bf00      	nop
 80041c6:	370c      	adds	r7, #12
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr

080041d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b083      	sub	sp, #12
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80041d8:	bf00      	nop
 80041da:	370c      	adds	r7, #12
 80041dc:	46bd      	mov	sp, r7
 80041de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e2:	4770      	bx	lr

080041e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b083      	sub	sp, #12
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80041ec:	bf00      	nop
 80041ee:	370c      	adds	r7, #12
 80041f0:	46bd      	mov	sp, r7
 80041f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f6:	4770      	bx	lr

080041f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b085      	sub	sp, #20
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
 8004200:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	4a40      	ldr	r2, [pc, #256]	@ (800430c <TIM_Base_SetConfig+0x114>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d013      	beq.n	8004238 <TIM_Base_SetConfig+0x40>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004216:	d00f      	beq.n	8004238 <TIM_Base_SetConfig+0x40>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	4a3d      	ldr	r2, [pc, #244]	@ (8004310 <TIM_Base_SetConfig+0x118>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d00b      	beq.n	8004238 <TIM_Base_SetConfig+0x40>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	4a3c      	ldr	r2, [pc, #240]	@ (8004314 <TIM_Base_SetConfig+0x11c>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d007      	beq.n	8004238 <TIM_Base_SetConfig+0x40>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	4a3b      	ldr	r2, [pc, #236]	@ (8004318 <TIM_Base_SetConfig+0x120>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d003      	beq.n	8004238 <TIM_Base_SetConfig+0x40>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	4a3a      	ldr	r2, [pc, #232]	@ (800431c <TIM_Base_SetConfig+0x124>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d108      	bne.n	800424a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800423e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	68fa      	ldr	r2, [r7, #12]
 8004246:	4313      	orrs	r3, r2
 8004248:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a2f      	ldr	r2, [pc, #188]	@ (800430c <TIM_Base_SetConfig+0x114>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d02b      	beq.n	80042aa <TIM_Base_SetConfig+0xb2>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004258:	d027      	beq.n	80042aa <TIM_Base_SetConfig+0xb2>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a2c      	ldr	r2, [pc, #176]	@ (8004310 <TIM_Base_SetConfig+0x118>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d023      	beq.n	80042aa <TIM_Base_SetConfig+0xb2>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	4a2b      	ldr	r2, [pc, #172]	@ (8004314 <TIM_Base_SetConfig+0x11c>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d01f      	beq.n	80042aa <TIM_Base_SetConfig+0xb2>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	4a2a      	ldr	r2, [pc, #168]	@ (8004318 <TIM_Base_SetConfig+0x120>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d01b      	beq.n	80042aa <TIM_Base_SetConfig+0xb2>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	4a29      	ldr	r2, [pc, #164]	@ (800431c <TIM_Base_SetConfig+0x124>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d017      	beq.n	80042aa <TIM_Base_SetConfig+0xb2>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	4a28      	ldr	r2, [pc, #160]	@ (8004320 <TIM_Base_SetConfig+0x128>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d013      	beq.n	80042aa <TIM_Base_SetConfig+0xb2>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	4a27      	ldr	r2, [pc, #156]	@ (8004324 <TIM_Base_SetConfig+0x12c>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d00f      	beq.n	80042aa <TIM_Base_SetConfig+0xb2>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	4a26      	ldr	r2, [pc, #152]	@ (8004328 <TIM_Base_SetConfig+0x130>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d00b      	beq.n	80042aa <TIM_Base_SetConfig+0xb2>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	4a25      	ldr	r2, [pc, #148]	@ (800432c <TIM_Base_SetConfig+0x134>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d007      	beq.n	80042aa <TIM_Base_SetConfig+0xb2>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	4a24      	ldr	r2, [pc, #144]	@ (8004330 <TIM_Base_SetConfig+0x138>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d003      	beq.n	80042aa <TIM_Base_SetConfig+0xb2>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	4a23      	ldr	r2, [pc, #140]	@ (8004334 <TIM_Base_SetConfig+0x13c>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d108      	bne.n	80042bc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	68db      	ldr	r3, [r3, #12]
 80042b6:	68fa      	ldr	r2, [r7, #12]
 80042b8:	4313      	orrs	r3, r2
 80042ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	695b      	ldr	r3, [r3, #20]
 80042c6:	4313      	orrs	r3, r2
 80042c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	68fa      	ldr	r2, [r7, #12]
 80042ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	689a      	ldr	r2, [r3, #8]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	4a0a      	ldr	r2, [pc, #40]	@ (800430c <TIM_Base_SetConfig+0x114>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d003      	beq.n	80042f0 <TIM_Base_SetConfig+0xf8>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	4a0c      	ldr	r2, [pc, #48]	@ (800431c <TIM_Base_SetConfig+0x124>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d103      	bne.n	80042f8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	691a      	ldr	r2, [r3, #16]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	615a      	str	r2, [r3, #20]
}
 80042fe:	bf00      	nop
 8004300:	3714      	adds	r7, #20
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr
 800430a:	bf00      	nop
 800430c:	40010000 	.word	0x40010000
 8004310:	40000400 	.word	0x40000400
 8004314:	40000800 	.word	0x40000800
 8004318:	40000c00 	.word	0x40000c00
 800431c:	40010400 	.word	0x40010400
 8004320:	40014000 	.word	0x40014000
 8004324:	40014400 	.word	0x40014400
 8004328:	40014800 	.word	0x40014800
 800432c:	40001800 	.word	0x40001800
 8004330:	40001c00 	.word	0x40001c00
 8004334:	40002000 	.word	0x40002000

08004338 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004338:	b480      	push	{r7}
 800433a:	b087      	sub	sp, #28
 800433c:	af00      	add	r7, sp, #0
 800433e:	60f8      	str	r0, [r7, #12]
 8004340:	60b9      	str	r1, [r7, #8]
 8004342:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	6a1b      	ldr	r3, [r3, #32]
 8004348:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	6a1b      	ldr	r3, [r3, #32]
 800434e:	f023 0201 	bic.w	r2, r3, #1
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	699b      	ldr	r3, [r3, #24]
 800435a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004362:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	011b      	lsls	r3, r3, #4
 8004368:	693a      	ldr	r2, [r7, #16]
 800436a:	4313      	orrs	r3, r2
 800436c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	f023 030a 	bic.w	r3, r3, #10
 8004374:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004376:	697a      	ldr	r2, [r7, #20]
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	4313      	orrs	r3, r2
 800437c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	693a      	ldr	r2, [r7, #16]
 8004382:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	697a      	ldr	r2, [r7, #20]
 8004388:	621a      	str	r2, [r3, #32]
}
 800438a:	bf00      	nop
 800438c:	371c      	adds	r7, #28
 800438e:	46bd      	mov	sp, r7
 8004390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004394:	4770      	bx	lr

08004396 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004396:	b480      	push	{r7}
 8004398:	b087      	sub	sp, #28
 800439a:	af00      	add	r7, sp, #0
 800439c:	60f8      	str	r0, [r7, #12]
 800439e:	60b9      	str	r1, [r7, #8]
 80043a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	6a1b      	ldr	r3, [r3, #32]
 80043a6:	f023 0210 	bic.w	r2, r3, #16
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	699b      	ldr	r3, [r3, #24]
 80043b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6a1b      	ldr	r3, [r3, #32]
 80043b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80043c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	031b      	lsls	r3, r3, #12
 80043c6:	697a      	ldr	r2, [r7, #20]
 80043c8:	4313      	orrs	r3, r2
 80043ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80043d2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	011b      	lsls	r3, r3, #4
 80043d8:	693a      	ldr	r2, [r7, #16]
 80043da:	4313      	orrs	r3, r2
 80043dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	697a      	ldr	r2, [r7, #20]
 80043e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	693a      	ldr	r2, [r7, #16]
 80043e8:	621a      	str	r2, [r3, #32]
}
 80043ea:	bf00      	nop
 80043ec:	371c      	adds	r7, #28
 80043ee:	46bd      	mov	sp, r7
 80043f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f4:	4770      	bx	lr

080043f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80043f6:	b480      	push	{r7}
 80043f8:	b085      	sub	sp, #20
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	6078      	str	r0, [r7, #4]
 80043fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800440c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800440e:	683a      	ldr	r2, [r7, #0]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	4313      	orrs	r3, r2
 8004414:	f043 0307 	orr.w	r3, r3, #7
 8004418:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	68fa      	ldr	r2, [r7, #12]
 800441e:	609a      	str	r2, [r3, #8]
}
 8004420:	bf00      	nop
 8004422:	3714      	adds	r7, #20
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr

0800442c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800442c:	b480      	push	{r7}
 800442e:	b087      	sub	sp, #28
 8004430:	af00      	add	r7, sp, #0
 8004432:	60f8      	str	r0, [r7, #12]
 8004434:	60b9      	str	r1, [r7, #8]
 8004436:	607a      	str	r2, [r7, #4]
 8004438:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004446:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	021a      	lsls	r2, r3, #8
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	431a      	orrs	r2, r3
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	4313      	orrs	r3, r2
 8004454:	697a      	ldr	r2, [r7, #20]
 8004456:	4313      	orrs	r3, r2
 8004458:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	697a      	ldr	r2, [r7, #20]
 800445e:	609a      	str	r2, [r3, #8]
}
 8004460:	bf00      	nop
 8004462:	371c      	adds	r7, #28
 8004464:	46bd      	mov	sp, r7
 8004466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446a:	4770      	bx	lr

0800446c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800446c:	b480      	push	{r7}
 800446e:	b085      	sub	sp, #20
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
 8004474:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800447c:	2b01      	cmp	r3, #1
 800447e:	d101      	bne.n	8004484 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004480:	2302      	movs	r3, #2
 8004482:	e06d      	b.n	8004560 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2202      	movs	r2, #2
 8004490:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a30      	ldr	r2, [pc, #192]	@ (800456c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d004      	beq.n	80044b8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a2f      	ldr	r2, [pc, #188]	@ (8004570 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d108      	bne.n	80044ca <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80044be:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	68fa      	ldr	r2, [r7, #12]
 80044c6:	4313      	orrs	r3, r2
 80044c8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044d0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	68fa      	ldr	r2, [r7, #12]
 80044d8:	4313      	orrs	r3, r2
 80044da:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	68fa      	ldr	r2, [r7, #12]
 80044e2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a20      	ldr	r2, [pc, #128]	@ (800456c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d022      	beq.n	8004534 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044f6:	d01d      	beq.n	8004534 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a1d      	ldr	r2, [pc, #116]	@ (8004574 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d018      	beq.n	8004534 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a1c      	ldr	r2, [pc, #112]	@ (8004578 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d013      	beq.n	8004534 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a1a      	ldr	r2, [pc, #104]	@ (800457c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d00e      	beq.n	8004534 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a15      	ldr	r2, [pc, #84]	@ (8004570 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d009      	beq.n	8004534 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a16      	ldr	r2, [pc, #88]	@ (8004580 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d004      	beq.n	8004534 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a15      	ldr	r2, [pc, #84]	@ (8004584 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d10c      	bne.n	800454e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800453a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	68ba      	ldr	r2, [r7, #8]
 8004542:	4313      	orrs	r3, r2
 8004544:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	68ba      	ldr	r2, [r7, #8]
 800454c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2201      	movs	r2, #1
 8004552:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2200      	movs	r2, #0
 800455a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800455e:	2300      	movs	r3, #0
}
 8004560:	4618      	mov	r0, r3
 8004562:	3714      	adds	r7, #20
 8004564:	46bd      	mov	sp, r7
 8004566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456a:	4770      	bx	lr
 800456c:	40010000 	.word	0x40010000
 8004570:	40010400 	.word	0x40010400
 8004574:	40000400 	.word	0x40000400
 8004578:	40000800 	.word	0x40000800
 800457c:	40000c00 	.word	0x40000c00
 8004580:	40014000 	.word	0x40014000
 8004584:	40001800 	.word	0x40001800

08004588 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004588:	b480      	push	{r7}
 800458a:	b083      	sub	sp, #12
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004590:	bf00      	nop
 8004592:	370c      	adds	r7, #12
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr

0800459c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800459c:	b480      	push	{r7}
 800459e:	b083      	sub	sp, #12
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80045a4:	bf00      	nop
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80045b8:	bf00      	nop
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b082      	sub	sp, #8
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d101      	bne.n	80045d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e040      	b.n	8004658 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d106      	bne.n	80045ec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f7fc ffd4 	bl	8001594 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2224      	movs	r2, #36	@ 0x24
 80045f0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f022 0201 	bic.w	r2, r2, #1
 8004600:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f000 fb3e 	bl	8004c84 <UART_SetConfig>
 8004608:	4603      	mov	r3, r0
 800460a:	2b01      	cmp	r3, #1
 800460c:	d101      	bne.n	8004612 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	e022      	b.n	8004658 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004616:	2b00      	cmp	r3, #0
 8004618:	d002      	beq.n	8004620 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f000 fd96 	bl	800514c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	685a      	ldr	r2, [r3, #4]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800462e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	689a      	ldr	r2, [r3, #8]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800463e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f042 0201 	orr.w	r2, r2, #1
 800464e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004650:	6878      	ldr	r0, [r7, #4]
 8004652:	f000 fe1d 	bl	8005290 <UART_CheckIdleState>
 8004656:	4603      	mov	r3, r0
}
 8004658:	4618      	mov	r0, r3
 800465a:	3708      	adds	r7, #8
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}

08004660 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b0ba      	sub	sp, #232	@ 0xe8
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	69db      	ldr	r3, [r3, #28]
 800466e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004686:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800468a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800468e:	4013      	ands	r3, r2
 8004690:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004694:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004698:	2b00      	cmp	r3, #0
 800469a:	d115      	bne.n	80046c8 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800469c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046a0:	f003 0320 	and.w	r3, r3, #32
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d00f      	beq.n	80046c8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80046a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046ac:	f003 0320 	and.w	r3, r3, #32
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d009      	beq.n	80046c8 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	f000 82ac 	beq.w	8004c16 <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	4798      	blx	r3
      }
      return;
 80046c6:	e2a6      	b.n	8004c16 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80046c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	f000 8117 	beq.w	8004900 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80046d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80046d6:	f003 0301 	and.w	r3, r3, #1
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d106      	bne.n	80046ec <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80046de:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80046e2:	4b85      	ldr	r3, [pc, #532]	@ (80048f8 <HAL_UART_IRQHandler+0x298>)
 80046e4:	4013      	ands	r3, r2
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	f000 810a 	beq.w	8004900 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80046ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046f0:	f003 0301 	and.w	r3, r3, #1
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d011      	beq.n	800471c <HAL_UART_IRQHandler+0xbc>
 80046f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004700:	2b00      	cmp	r3, #0
 8004702:	d00b      	beq.n	800471c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	2201      	movs	r2, #1
 800470a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004712:	f043 0201 	orr.w	r2, r3, #1
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800471c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004720:	f003 0302 	and.w	r3, r3, #2
 8004724:	2b00      	cmp	r3, #0
 8004726:	d011      	beq.n	800474c <HAL_UART_IRQHandler+0xec>
 8004728:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800472c:	f003 0301 	and.w	r3, r3, #1
 8004730:	2b00      	cmp	r3, #0
 8004732:	d00b      	beq.n	800474c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	2202      	movs	r2, #2
 800473a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004742:	f043 0204 	orr.w	r2, r3, #4
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800474c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004750:	f003 0304 	and.w	r3, r3, #4
 8004754:	2b00      	cmp	r3, #0
 8004756:	d011      	beq.n	800477c <HAL_UART_IRQHandler+0x11c>
 8004758:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800475c:	f003 0301 	and.w	r3, r3, #1
 8004760:	2b00      	cmp	r3, #0
 8004762:	d00b      	beq.n	800477c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	2204      	movs	r2, #4
 800476a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004772:	f043 0202 	orr.w	r2, r3, #2
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800477c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004780:	f003 0308 	and.w	r3, r3, #8
 8004784:	2b00      	cmp	r3, #0
 8004786:	d017      	beq.n	80047b8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004788:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800478c:	f003 0320 	and.w	r3, r3, #32
 8004790:	2b00      	cmp	r3, #0
 8004792:	d105      	bne.n	80047a0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004794:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004798:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800479c:	2b00      	cmp	r3, #0
 800479e:	d00b      	beq.n	80047b8 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	2208      	movs	r2, #8
 80047a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047ae:	f043 0208 	orr.w	r2, r3, #8
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80047b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d012      	beq.n	80047ea <HAL_UART_IRQHandler+0x18a>
 80047c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80047c8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d00c      	beq.n	80047ea <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80047d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047e0:	f043 0220 	orr.w	r2, r3, #32
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	f000 8212 	beq.w	8004c1a <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80047f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047fa:	f003 0320 	and.w	r3, r3, #32
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d00d      	beq.n	800481e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004802:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004806:	f003 0320 	and.w	r3, r3, #32
 800480a:	2b00      	cmp	r3, #0
 800480c:	d007      	beq.n	800481e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004812:	2b00      	cmp	r3, #0
 8004814:	d003      	beq.n	800481e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800481a:	6878      	ldr	r0, [r7, #4]
 800481c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004824:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004832:	2b40      	cmp	r3, #64	@ 0x40
 8004834:	d005      	beq.n	8004842 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004836:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800483a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800483e:	2b00      	cmp	r3, #0
 8004840:	d04f      	beq.n	80048e2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f000 fe37 	bl	80054b6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004852:	2b40      	cmp	r3, #64	@ 0x40
 8004854:	d141      	bne.n	80048da <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	3308      	adds	r3, #8
 800485c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004860:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004864:	e853 3f00 	ldrex	r3, [r3]
 8004868:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800486c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004870:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004874:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	3308      	adds	r3, #8
 800487e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004882:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004886:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800488a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800488e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004892:	e841 2300 	strex	r3, r2, [r1]
 8004896:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800489a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d1d9      	bne.n	8004856 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d013      	beq.n	80048d2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048ae:	4a13      	ldr	r2, [pc, #76]	@ (80048fc <HAL_UART_IRQHandler+0x29c>)
 80048b0:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048b6:	4618      	mov	r0, r3
 80048b8:	f7fd fea5 	bl	8002606 <HAL_DMA_Abort_IT>
 80048bc:	4603      	mov	r3, r0
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d017      	beq.n	80048f2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048c8:	687a      	ldr	r2, [r7, #4]
 80048ca:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80048cc:	4610      	mov	r0, r2
 80048ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048d0:	e00f      	b.n	80048f2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f000 f9b6 	bl	8004c44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048d8:	e00b      	b.n	80048f2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f000 f9b2 	bl	8004c44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048e0:	e007      	b.n	80048f2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f000 f9ae 	bl	8004c44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2200      	movs	r2, #0
 80048ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80048f0:	e193      	b.n	8004c1a <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048f2:	bf00      	nop
    return;
 80048f4:	e191      	b.n	8004c1a <HAL_UART_IRQHandler+0x5ba>
 80048f6:	bf00      	nop
 80048f8:	04000120 	.word	0x04000120
 80048fc:	0800557f 	.word	0x0800557f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004904:	2b01      	cmp	r3, #1
 8004906:	f040 814c 	bne.w	8004ba2 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800490a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800490e:	f003 0310 	and.w	r3, r3, #16
 8004912:	2b00      	cmp	r3, #0
 8004914:	f000 8145 	beq.w	8004ba2 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004918:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800491c:	f003 0310 	and.w	r3, r3, #16
 8004920:	2b00      	cmp	r3, #0
 8004922:	f000 813e 	beq.w	8004ba2 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	2210      	movs	r2, #16
 800492c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004938:	2b40      	cmp	r3, #64	@ 0x40
 800493a:	f040 80b6 	bne.w	8004aaa <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800494a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800494e:	2b00      	cmp	r3, #0
 8004950:	f000 8165 	beq.w	8004c1e <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800495a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800495e:	429a      	cmp	r2, r3
 8004960:	f080 815d 	bcs.w	8004c1e <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800496a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004972:	69db      	ldr	r3, [r3, #28]
 8004974:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004978:	f000 8086 	beq.w	8004a88 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004984:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004988:	e853 3f00 	ldrex	r3, [r3]
 800498c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004990:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004994:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004998:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	461a      	mov	r2, r3
 80049a2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80049a6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80049aa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ae:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80049b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80049b6:	e841 2300 	strex	r3, r2, [r1]
 80049ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80049be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d1da      	bne.n	800497c <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	3308      	adds	r3, #8
 80049cc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80049d0:	e853 3f00 	ldrex	r3, [r3]
 80049d4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80049d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80049d8:	f023 0301 	bic.w	r3, r3, #1
 80049dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	3308      	adds	r3, #8
 80049e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80049ea:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80049ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049f0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80049f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80049f6:	e841 2300 	strex	r3, r2, [r1]
 80049fa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80049fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d1e1      	bne.n	80049c6 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	3308      	adds	r3, #8
 8004a08:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a0a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004a0c:	e853 3f00 	ldrex	r3, [r3]
 8004a10:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004a12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004a14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a18:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	3308      	adds	r3, #8
 8004a22:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004a26:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004a28:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a2a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004a2c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004a2e:	e841 2300 	strex	r3, r2, [r1]
 8004a32:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004a34:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d1e3      	bne.n	8004a02 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2220      	movs	r2, #32
 8004a3e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2200      	movs	r2, #0
 8004a46:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a50:	e853 3f00 	ldrex	r3, [r3]
 8004a54:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004a56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a58:	f023 0310 	bic.w	r3, r3, #16
 8004a5c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	461a      	mov	r2, r3
 8004a66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a6a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004a6c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a6e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004a70:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004a72:	e841 2300 	strex	r3, r2, [r1]
 8004a76:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004a78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d1e4      	bne.n	8004a48 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a82:	4618      	mov	r0, r3
 8004a84:	f7fd fd4f 	bl	8002526 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2202      	movs	r2, #2
 8004a8c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004a9a:	b29b      	uxth	r3, r3
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	4619      	mov	r1, r3
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f000 f8d8 	bl	8004c58 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004aa8:	e0b9      	b.n	8004c1e <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004ab6:	b29b      	uxth	r3, r3
 8004ab8:	1ad3      	subs	r3, r2, r3
 8004aba:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004ac4:	b29b      	uxth	r3, r3
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	f000 80ab 	beq.w	8004c22 <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8004acc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	f000 80a6 	beq.w	8004c22 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004adc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ade:	e853 3f00 	ldrex	r3, [r3]
 8004ae2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004ae4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ae6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004aea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	461a      	mov	r2, r3
 8004af4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004af8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004afa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004afc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004afe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b00:	e841 2300 	strex	r3, r2, [r1]
 8004b04:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004b06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d1e4      	bne.n	8004ad6 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	3308      	adds	r3, #8
 8004b12:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b16:	e853 3f00 	ldrex	r3, [r3]
 8004b1a:	623b      	str	r3, [r7, #32]
   return(result);
 8004b1c:	6a3b      	ldr	r3, [r7, #32]
 8004b1e:	f023 0301 	bic.w	r3, r3, #1
 8004b22:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	3308      	adds	r3, #8
 8004b2c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004b30:	633a      	str	r2, [r7, #48]	@ 0x30
 8004b32:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b34:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004b36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b38:	e841 2300 	strex	r3, r2, [r1]
 8004b3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d1e3      	bne.n	8004b0c <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2220      	movs	r2, #32
 8004b48:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	e853 3f00 	ldrex	r3, [r3]
 8004b64:	60fb      	str	r3, [r7, #12]
   return(result);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	f023 0310 	bic.w	r3, r3, #16
 8004b6c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	461a      	mov	r2, r3
 8004b76:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004b7a:	61fb      	str	r3, [r7, #28]
 8004b7c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b7e:	69b9      	ldr	r1, [r7, #24]
 8004b80:	69fa      	ldr	r2, [r7, #28]
 8004b82:	e841 2300 	strex	r3, r2, [r1]
 8004b86:	617b      	str	r3, [r7, #20]
   return(result);
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d1e4      	bne.n	8004b58 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2202      	movs	r2, #2
 8004b92:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004b94:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004b98:	4619      	mov	r1, r3
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f000 f85c 	bl	8004c58 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004ba0:	e03f      	b.n	8004c22 <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004ba2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ba6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d00e      	beq.n	8004bcc <HAL_UART_IRQHandler+0x56c>
 8004bae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004bb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d008      	beq.n	8004bcc <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004bc2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004bc4:	6878      	ldr	r0, [r7, #4]
 8004bc6:	f000 f853 	bl	8004c70 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004bca:	e02d      	b.n	8004c28 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004bcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d00e      	beq.n	8004bf6 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004bd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004bdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d008      	beq.n	8004bf6 <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d01c      	beq.n	8004c26 <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bf0:	6878      	ldr	r0, [r7, #4]
 8004bf2:	4798      	blx	r3
    }
    return;
 8004bf4:	e017      	b.n	8004c26 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004bf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d012      	beq.n	8004c28 <HAL_UART_IRQHandler+0x5c8>
 8004c02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d00c      	beq.n	8004c28 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	f000 fccb 	bl	80055aa <UART_EndTransmit_IT>
    return;
 8004c14:	e008      	b.n	8004c28 <HAL_UART_IRQHandler+0x5c8>
      return;
 8004c16:	bf00      	nop
 8004c18:	e006      	b.n	8004c28 <HAL_UART_IRQHandler+0x5c8>
    return;
 8004c1a:	bf00      	nop
 8004c1c:	e004      	b.n	8004c28 <HAL_UART_IRQHandler+0x5c8>
      return;
 8004c1e:	bf00      	nop
 8004c20:	e002      	b.n	8004c28 <HAL_UART_IRQHandler+0x5c8>
      return;
 8004c22:	bf00      	nop
 8004c24:	e000      	b.n	8004c28 <HAL_UART_IRQHandler+0x5c8>
    return;
 8004c26:	bf00      	nop
  }

}
 8004c28:	37e8      	adds	r7, #232	@ 0xe8
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}
 8004c2e:	bf00      	nop

08004c30 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b083      	sub	sp, #12
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004c38:	bf00      	nop
 8004c3a:	370c      	adds	r7, #12
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr

08004c44 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b083      	sub	sp, #12
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004c4c:	bf00      	nop
 8004c4e:	370c      	adds	r7, #12
 8004c50:	46bd      	mov	sp, r7
 8004c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c56:	4770      	bx	lr

08004c58 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b083      	sub	sp, #12
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	460b      	mov	r3, r1
 8004c62:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004c64:	bf00      	nop
 8004c66:	370c      	adds	r7, #12
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6e:	4770      	bx	lr

08004c70 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b083      	sub	sp, #12
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004c78:	bf00      	nop
 8004c7a:	370c      	adds	r7, #12
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c82:	4770      	bx	lr

08004c84 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b088      	sub	sp, #32
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	689a      	ldr	r2, [r3, #8]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	691b      	ldr	r3, [r3, #16]
 8004c98:	431a      	orrs	r2, r3
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	695b      	ldr	r3, [r3, #20]
 8004c9e:	431a      	orrs	r2, r3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	69db      	ldr	r3, [r3, #28]
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	4ba6      	ldr	r3, [pc, #664]	@ (8004f48 <UART_SetConfig+0x2c4>)
 8004cb0:	4013      	ands	r3, r2
 8004cb2:	687a      	ldr	r2, [r7, #4]
 8004cb4:	6812      	ldr	r2, [r2, #0]
 8004cb6:	6979      	ldr	r1, [r7, #20]
 8004cb8:	430b      	orrs	r3, r1
 8004cba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	68da      	ldr	r2, [r3, #12]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	430a      	orrs	r2, r1
 8004cd0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	699b      	ldr	r3, [r3, #24]
 8004cd6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6a1b      	ldr	r3, [r3, #32]
 8004cdc:	697a      	ldr	r2, [r7, #20]
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	697a      	ldr	r2, [r7, #20]
 8004cf2:	430a      	orrs	r2, r1
 8004cf4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a94      	ldr	r2, [pc, #592]	@ (8004f4c <UART_SetConfig+0x2c8>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d120      	bne.n	8004d42 <UART_SetConfig+0xbe>
 8004d00:	4b93      	ldr	r3, [pc, #588]	@ (8004f50 <UART_SetConfig+0x2cc>)
 8004d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d06:	f003 0303 	and.w	r3, r3, #3
 8004d0a:	2b03      	cmp	r3, #3
 8004d0c:	d816      	bhi.n	8004d3c <UART_SetConfig+0xb8>
 8004d0e:	a201      	add	r2, pc, #4	@ (adr r2, 8004d14 <UART_SetConfig+0x90>)
 8004d10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d14:	08004d25 	.word	0x08004d25
 8004d18:	08004d31 	.word	0x08004d31
 8004d1c:	08004d2b 	.word	0x08004d2b
 8004d20:	08004d37 	.word	0x08004d37
 8004d24:	2301      	movs	r3, #1
 8004d26:	77fb      	strb	r3, [r7, #31]
 8004d28:	e150      	b.n	8004fcc <UART_SetConfig+0x348>
 8004d2a:	2302      	movs	r3, #2
 8004d2c:	77fb      	strb	r3, [r7, #31]
 8004d2e:	e14d      	b.n	8004fcc <UART_SetConfig+0x348>
 8004d30:	2304      	movs	r3, #4
 8004d32:	77fb      	strb	r3, [r7, #31]
 8004d34:	e14a      	b.n	8004fcc <UART_SetConfig+0x348>
 8004d36:	2308      	movs	r3, #8
 8004d38:	77fb      	strb	r3, [r7, #31]
 8004d3a:	e147      	b.n	8004fcc <UART_SetConfig+0x348>
 8004d3c:	2310      	movs	r3, #16
 8004d3e:	77fb      	strb	r3, [r7, #31]
 8004d40:	e144      	b.n	8004fcc <UART_SetConfig+0x348>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a83      	ldr	r2, [pc, #524]	@ (8004f54 <UART_SetConfig+0x2d0>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d132      	bne.n	8004db2 <UART_SetConfig+0x12e>
 8004d4c:	4b80      	ldr	r3, [pc, #512]	@ (8004f50 <UART_SetConfig+0x2cc>)
 8004d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d52:	f003 030c 	and.w	r3, r3, #12
 8004d56:	2b0c      	cmp	r3, #12
 8004d58:	d828      	bhi.n	8004dac <UART_SetConfig+0x128>
 8004d5a:	a201      	add	r2, pc, #4	@ (adr r2, 8004d60 <UART_SetConfig+0xdc>)
 8004d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d60:	08004d95 	.word	0x08004d95
 8004d64:	08004dad 	.word	0x08004dad
 8004d68:	08004dad 	.word	0x08004dad
 8004d6c:	08004dad 	.word	0x08004dad
 8004d70:	08004da1 	.word	0x08004da1
 8004d74:	08004dad 	.word	0x08004dad
 8004d78:	08004dad 	.word	0x08004dad
 8004d7c:	08004dad 	.word	0x08004dad
 8004d80:	08004d9b 	.word	0x08004d9b
 8004d84:	08004dad 	.word	0x08004dad
 8004d88:	08004dad 	.word	0x08004dad
 8004d8c:	08004dad 	.word	0x08004dad
 8004d90:	08004da7 	.word	0x08004da7
 8004d94:	2300      	movs	r3, #0
 8004d96:	77fb      	strb	r3, [r7, #31]
 8004d98:	e118      	b.n	8004fcc <UART_SetConfig+0x348>
 8004d9a:	2302      	movs	r3, #2
 8004d9c:	77fb      	strb	r3, [r7, #31]
 8004d9e:	e115      	b.n	8004fcc <UART_SetConfig+0x348>
 8004da0:	2304      	movs	r3, #4
 8004da2:	77fb      	strb	r3, [r7, #31]
 8004da4:	e112      	b.n	8004fcc <UART_SetConfig+0x348>
 8004da6:	2308      	movs	r3, #8
 8004da8:	77fb      	strb	r3, [r7, #31]
 8004daa:	e10f      	b.n	8004fcc <UART_SetConfig+0x348>
 8004dac:	2310      	movs	r3, #16
 8004dae:	77fb      	strb	r3, [r7, #31]
 8004db0:	e10c      	b.n	8004fcc <UART_SetConfig+0x348>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a68      	ldr	r2, [pc, #416]	@ (8004f58 <UART_SetConfig+0x2d4>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d120      	bne.n	8004dfe <UART_SetConfig+0x17a>
 8004dbc:	4b64      	ldr	r3, [pc, #400]	@ (8004f50 <UART_SetConfig+0x2cc>)
 8004dbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dc2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004dc6:	2b30      	cmp	r3, #48	@ 0x30
 8004dc8:	d013      	beq.n	8004df2 <UART_SetConfig+0x16e>
 8004dca:	2b30      	cmp	r3, #48	@ 0x30
 8004dcc:	d814      	bhi.n	8004df8 <UART_SetConfig+0x174>
 8004dce:	2b20      	cmp	r3, #32
 8004dd0:	d009      	beq.n	8004de6 <UART_SetConfig+0x162>
 8004dd2:	2b20      	cmp	r3, #32
 8004dd4:	d810      	bhi.n	8004df8 <UART_SetConfig+0x174>
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d002      	beq.n	8004de0 <UART_SetConfig+0x15c>
 8004dda:	2b10      	cmp	r3, #16
 8004ddc:	d006      	beq.n	8004dec <UART_SetConfig+0x168>
 8004dde:	e00b      	b.n	8004df8 <UART_SetConfig+0x174>
 8004de0:	2300      	movs	r3, #0
 8004de2:	77fb      	strb	r3, [r7, #31]
 8004de4:	e0f2      	b.n	8004fcc <UART_SetConfig+0x348>
 8004de6:	2302      	movs	r3, #2
 8004de8:	77fb      	strb	r3, [r7, #31]
 8004dea:	e0ef      	b.n	8004fcc <UART_SetConfig+0x348>
 8004dec:	2304      	movs	r3, #4
 8004dee:	77fb      	strb	r3, [r7, #31]
 8004df0:	e0ec      	b.n	8004fcc <UART_SetConfig+0x348>
 8004df2:	2308      	movs	r3, #8
 8004df4:	77fb      	strb	r3, [r7, #31]
 8004df6:	e0e9      	b.n	8004fcc <UART_SetConfig+0x348>
 8004df8:	2310      	movs	r3, #16
 8004dfa:	77fb      	strb	r3, [r7, #31]
 8004dfc:	e0e6      	b.n	8004fcc <UART_SetConfig+0x348>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a56      	ldr	r2, [pc, #344]	@ (8004f5c <UART_SetConfig+0x2d8>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d120      	bne.n	8004e4a <UART_SetConfig+0x1c6>
 8004e08:	4b51      	ldr	r3, [pc, #324]	@ (8004f50 <UART_SetConfig+0x2cc>)
 8004e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e0e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004e12:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e14:	d013      	beq.n	8004e3e <UART_SetConfig+0x1ba>
 8004e16:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e18:	d814      	bhi.n	8004e44 <UART_SetConfig+0x1c0>
 8004e1a:	2b80      	cmp	r3, #128	@ 0x80
 8004e1c:	d009      	beq.n	8004e32 <UART_SetConfig+0x1ae>
 8004e1e:	2b80      	cmp	r3, #128	@ 0x80
 8004e20:	d810      	bhi.n	8004e44 <UART_SetConfig+0x1c0>
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d002      	beq.n	8004e2c <UART_SetConfig+0x1a8>
 8004e26:	2b40      	cmp	r3, #64	@ 0x40
 8004e28:	d006      	beq.n	8004e38 <UART_SetConfig+0x1b4>
 8004e2a:	e00b      	b.n	8004e44 <UART_SetConfig+0x1c0>
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	77fb      	strb	r3, [r7, #31]
 8004e30:	e0cc      	b.n	8004fcc <UART_SetConfig+0x348>
 8004e32:	2302      	movs	r3, #2
 8004e34:	77fb      	strb	r3, [r7, #31]
 8004e36:	e0c9      	b.n	8004fcc <UART_SetConfig+0x348>
 8004e38:	2304      	movs	r3, #4
 8004e3a:	77fb      	strb	r3, [r7, #31]
 8004e3c:	e0c6      	b.n	8004fcc <UART_SetConfig+0x348>
 8004e3e:	2308      	movs	r3, #8
 8004e40:	77fb      	strb	r3, [r7, #31]
 8004e42:	e0c3      	b.n	8004fcc <UART_SetConfig+0x348>
 8004e44:	2310      	movs	r3, #16
 8004e46:	77fb      	strb	r3, [r7, #31]
 8004e48:	e0c0      	b.n	8004fcc <UART_SetConfig+0x348>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a44      	ldr	r2, [pc, #272]	@ (8004f60 <UART_SetConfig+0x2dc>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d125      	bne.n	8004ea0 <UART_SetConfig+0x21c>
 8004e54:	4b3e      	ldr	r3, [pc, #248]	@ (8004f50 <UART_SetConfig+0x2cc>)
 8004e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e62:	d017      	beq.n	8004e94 <UART_SetConfig+0x210>
 8004e64:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e68:	d817      	bhi.n	8004e9a <UART_SetConfig+0x216>
 8004e6a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e6e:	d00b      	beq.n	8004e88 <UART_SetConfig+0x204>
 8004e70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e74:	d811      	bhi.n	8004e9a <UART_SetConfig+0x216>
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d003      	beq.n	8004e82 <UART_SetConfig+0x1fe>
 8004e7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e7e:	d006      	beq.n	8004e8e <UART_SetConfig+0x20a>
 8004e80:	e00b      	b.n	8004e9a <UART_SetConfig+0x216>
 8004e82:	2300      	movs	r3, #0
 8004e84:	77fb      	strb	r3, [r7, #31]
 8004e86:	e0a1      	b.n	8004fcc <UART_SetConfig+0x348>
 8004e88:	2302      	movs	r3, #2
 8004e8a:	77fb      	strb	r3, [r7, #31]
 8004e8c:	e09e      	b.n	8004fcc <UART_SetConfig+0x348>
 8004e8e:	2304      	movs	r3, #4
 8004e90:	77fb      	strb	r3, [r7, #31]
 8004e92:	e09b      	b.n	8004fcc <UART_SetConfig+0x348>
 8004e94:	2308      	movs	r3, #8
 8004e96:	77fb      	strb	r3, [r7, #31]
 8004e98:	e098      	b.n	8004fcc <UART_SetConfig+0x348>
 8004e9a:	2310      	movs	r3, #16
 8004e9c:	77fb      	strb	r3, [r7, #31]
 8004e9e:	e095      	b.n	8004fcc <UART_SetConfig+0x348>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a2f      	ldr	r2, [pc, #188]	@ (8004f64 <UART_SetConfig+0x2e0>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d125      	bne.n	8004ef6 <UART_SetConfig+0x272>
 8004eaa:	4b29      	ldr	r3, [pc, #164]	@ (8004f50 <UART_SetConfig+0x2cc>)
 8004eac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eb0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004eb4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004eb8:	d017      	beq.n	8004eea <UART_SetConfig+0x266>
 8004eba:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004ebe:	d817      	bhi.n	8004ef0 <UART_SetConfig+0x26c>
 8004ec0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ec4:	d00b      	beq.n	8004ede <UART_SetConfig+0x25a>
 8004ec6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004eca:	d811      	bhi.n	8004ef0 <UART_SetConfig+0x26c>
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d003      	beq.n	8004ed8 <UART_SetConfig+0x254>
 8004ed0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ed4:	d006      	beq.n	8004ee4 <UART_SetConfig+0x260>
 8004ed6:	e00b      	b.n	8004ef0 <UART_SetConfig+0x26c>
 8004ed8:	2301      	movs	r3, #1
 8004eda:	77fb      	strb	r3, [r7, #31]
 8004edc:	e076      	b.n	8004fcc <UART_SetConfig+0x348>
 8004ede:	2302      	movs	r3, #2
 8004ee0:	77fb      	strb	r3, [r7, #31]
 8004ee2:	e073      	b.n	8004fcc <UART_SetConfig+0x348>
 8004ee4:	2304      	movs	r3, #4
 8004ee6:	77fb      	strb	r3, [r7, #31]
 8004ee8:	e070      	b.n	8004fcc <UART_SetConfig+0x348>
 8004eea:	2308      	movs	r3, #8
 8004eec:	77fb      	strb	r3, [r7, #31]
 8004eee:	e06d      	b.n	8004fcc <UART_SetConfig+0x348>
 8004ef0:	2310      	movs	r3, #16
 8004ef2:	77fb      	strb	r3, [r7, #31]
 8004ef4:	e06a      	b.n	8004fcc <UART_SetConfig+0x348>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4a1b      	ldr	r2, [pc, #108]	@ (8004f68 <UART_SetConfig+0x2e4>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d138      	bne.n	8004f72 <UART_SetConfig+0x2ee>
 8004f00:	4b13      	ldr	r3, [pc, #76]	@ (8004f50 <UART_SetConfig+0x2cc>)
 8004f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f06:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004f0a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004f0e:	d017      	beq.n	8004f40 <UART_SetConfig+0x2bc>
 8004f10:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004f14:	d82a      	bhi.n	8004f6c <UART_SetConfig+0x2e8>
 8004f16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f1a:	d00b      	beq.n	8004f34 <UART_SetConfig+0x2b0>
 8004f1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f20:	d824      	bhi.n	8004f6c <UART_SetConfig+0x2e8>
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d003      	beq.n	8004f2e <UART_SetConfig+0x2aa>
 8004f26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f2a:	d006      	beq.n	8004f3a <UART_SetConfig+0x2b6>
 8004f2c:	e01e      	b.n	8004f6c <UART_SetConfig+0x2e8>
 8004f2e:	2300      	movs	r3, #0
 8004f30:	77fb      	strb	r3, [r7, #31]
 8004f32:	e04b      	b.n	8004fcc <UART_SetConfig+0x348>
 8004f34:	2302      	movs	r3, #2
 8004f36:	77fb      	strb	r3, [r7, #31]
 8004f38:	e048      	b.n	8004fcc <UART_SetConfig+0x348>
 8004f3a:	2304      	movs	r3, #4
 8004f3c:	77fb      	strb	r3, [r7, #31]
 8004f3e:	e045      	b.n	8004fcc <UART_SetConfig+0x348>
 8004f40:	2308      	movs	r3, #8
 8004f42:	77fb      	strb	r3, [r7, #31]
 8004f44:	e042      	b.n	8004fcc <UART_SetConfig+0x348>
 8004f46:	bf00      	nop
 8004f48:	efff69f3 	.word	0xefff69f3
 8004f4c:	40011000 	.word	0x40011000
 8004f50:	40023800 	.word	0x40023800
 8004f54:	40004400 	.word	0x40004400
 8004f58:	40004800 	.word	0x40004800
 8004f5c:	40004c00 	.word	0x40004c00
 8004f60:	40005000 	.word	0x40005000
 8004f64:	40011400 	.word	0x40011400
 8004f68:	40007800 	.word	0x40007800
 8004f6c:	2310      	movs	r3, #16
 8004f6e:	77fb      	strb	r3, [r7, #31]
 8004f70:	e02c      	b.n	8004fcc <UART_SetConfig+0x348>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a72      	ldr	r2, [pc, #456]	@ (8005140 <UART_SetConfig+0x4bc>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d125      	bne.n	8004fc8 <UART_SetConfig+0x344>
 8004f7c:	4b71      	ldr	r3, [pc, #452]	@ (8005144 <UART_SetConfig+0x4c0>)
 8004f7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f82:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004f86:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004f8a:	d017      	beq.n	8004fbc <UART_SetConfig+0x338>
 8004f8c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004f90:	d817      	bhi.n	8004fc2 <UART_SetConfig+0x33e>
 8004f92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f96:	d00b      	beq.n	8004fb0 <UART_SetConfig+0x32c>
 8004f98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f9c:	d811      	bhi.n	8004fc2 <UART_SetConfig+0x33e>
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d003      	beq.n	8004faa <UART_SetConfig+0x326>
 8004fa2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004fa6:	d006      	beq.n	8004fb6 <UART_SetConfig+0x332>
 8004fa8:	e00b      	b.n	8004fc2 <UART_SetConfig+0x33e>
 8004faa:	2300      	movs	r3, #0
 8004fac:	77fb      	strb	r3, [r7, #31]
 8004fae:	e00d      	b.n	8004fcc <UART_SetConfig+0x348>
 8004fb0:	2302      	movs	r3, #2
 8004fb2:	77fb      	strb	r3, [r7, #31]
 8004fb4:	e00a      	b.n	8004fcc <UART_SetConfig+0x348>
 8004fb6:	2304      	movs	r3, #4
 8004fb8:	77fb      	strb	r3, [r7, #31]
 8004fba:	e007      	b.n	8004fcc <UART_SetConfig+0x348>
 8004fbc:	2308      	movs	r3, #8
 8004fbe:	77fb      	strb	r3, [r7, #31]
 8004fc0:	e004      	b.n	8004fcc <UART_SetConfig+0x348>
 8004fc2:	2310      	movs	r3, #16
 8004fc4:	77fb      	strb	r3, [r7, #31]
 8004fc6:	e001      	b.n	8004fcc <UART_SetConfig+0x348>
 8004fc8:	2310      	movs	r3, #16
 8004fca:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	69db      	ldr	r3, [r3, #28]
 8004fd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fd4:	d15b      	bne.n	800508e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8004fd6:	7ffb      	ldrb	r3, [r7, #31]
 8004fd8:	2b08      	cmp	r3, #8
 8004fda:	d828      	bhi.n	800502e <UART_SetConfig+0x3aa>
 8004fdc:	a201      	add	r2, pc, #4	@ (adr r2, 8004fe4 <UART_SetConfig+0x360>)
 8004fde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fe2:	bf00      	nop
 8004fe4:	08005009 	.word	0x08005009
 8004fe8:	08005011 	.word	0x08005011
 8004fec:	08005019 	.word	0x08005019
 8004ff0:	0800502f 	.word	0x0800502f
 8004ff4:	0800501f 	.word	0x0800501f
 8004ff8:	0800502f 	.word	0x0800502f
 8004ffc:	0800502f 	.word	0x0800502f
 8005000:	0800502f 	.word	0x0800502f
 8005004:	08005027 	.word	0x08005027
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005008:	f7fe f9ba 	bl	8003380 <HAL_RCC_GetPCLK1Freq>
 800500c:	61b8      	str	r0, [r7, #24]
        break;
 800500e:	e013      	b.n	8005038 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005010:	f7fe f9ca 	bl	80033a8 <HAL_RCC_GetPCLK2Freq>
 8005014:	61b8      	str	r0, [r7, #24]
        break;
 8005016:	e00f      	b.n	8005038 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005018:	4b4b      	ldr	r3, [pc, #300]	@ (8005148 <UART_SetConfig+0x4c4>)
 800501a:	61bb      	str	r3, [r7, #24]
        break;
 800501c:	e00c      	b.n	8005038 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800501e:	f7fe f8dd 	bl	80031dc <HAL_RCC_GetSysClockFreq>
 8005022:	61b8      	str	r0, [r7, #24]
        break;
 8005024:	e008      	b.n	8005038 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005026:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800502a:	61bb      	str	r3, [r7, #24]
        break;
 800502c:	e004      	b.n	8005038 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800502e:	2300      	movs	r3, #0
 8005030:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	77bb      	strb	r3, [r7, #30]
        break;
 8005036:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005038:	69bb      	ldr	r3, [r7, #24]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d074      	beq.n	8005128 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800503e:	69bb      	ldr	r3, [r7, #24]
 8005040:	005a      	lsls	r2, r3, #1
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	085b      	lsrs	r3, r3, #1
 8005048:	441a      	add	r2, r3
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005052:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	2b0f      	cmp	r3, #15
 8005058:	d916      	bls.n	8005088 <UART_SetConfig+0x404>
 800505a:	693b      	ldr	r3, [r7, #16]
 800505c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005060:	d212      	bcs.n	8005088 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	b29b      	uxth	r3, r3
 8005066:	f023 030f 	bic.w	r3, r3, #15
 800506a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	085b      	lsrs	r3, r3, #1
 8005070:	b29b      	uxth	r3, r3
 8005072:	f003 0307 	and.w	r3, r3, #7
 8005076:	b29a      	uxth	r2, r3
 8005078:	89fb      	ldrh	r3, [r7, #14]
 800507a:	4313      	orrs	r3, r2
 800507c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	89fa      	ldrh	r2, [r7, #14]
 8005084:	60da      	str	r2, [r3, #12]
 8005086:	e04f      	b.n	8005128 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005088:	2301      	movs	r3, #1
 800508a:	77bb      	strb	r3, [r7, #30]
 800508c:	e04c      	b.n	8005128 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800508e:	7ffb      	ldrb	r3, [r7, #31]
 8005090:	2b08      	cmp	r3, #8
 8005092:	d828      	bhi.n	80050e6 <UART_SetConfig+0x462>
 8005094:	a201      	add	r2, pc, #4	@ (adr r2, 800509c <UART_SetConfig+0x418>)
 8005096:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800509a:	bf00      	nop
 800509c:	080050c1 	.word	0x080050c1
 80050a0:	080050c9 	.word	0x080050c9
 80050a4:	080050d1 	.word	0x080050d1
 80050a8:	080050e7 	.word	0x080050e7
 80050ac:	080050d7 	.word	0x080050d7
 80050b0:	080050e7 	.word	0x080050e7
 80050b4:	080050e7 	.word	0x080050e7
 80050b8:	080050e7 	.word	0x080050e7
 80050bc:	080050df 	.word	0x080050df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050c0:	f7fe f95e 	bl	8003380 <HAL_RCC_GetPCLK1Freq>
 80050c4:	61b8      	str	r0, [r7, #24]
        break;
 80050c6:	e013      	b.n	80050f0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80050c8:	f7fe f96e 	bl	80033a8 <HAL_RCC_GetPCLK2Freq>
 80050cc:	61b8      	str	r0, [r7, #24]
        break;
 80050ce:	e00f      	b.n	80050f0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050d0:	4b1d      	ldr	r3, [pc, #116]	@ (8005148 <UART_SetConfig+0x4c4>)
 80050d2:	61bb      	str	r3, [r7, #24]
        break;
 80050d4:	e00c      	b.n	80050f0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050d6:	f7fe f881 	bl	80031dc <HAL_RCC_GetSysClockFreq>
 80050da:	61b8      	str	r0, [r7, #24]
        break;
 80050dc:	e008      	b.n	80050f0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050e2:	61bb      	str	r3, [r7, #24]
        break;
 80050e4:	e004      	b.n	80050f0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80050e6:	2300      	movs	r3, #0
 80050e8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	77bb      	strb	r3, [r7, #30]
        break;
 80050ee:	bf00      	nop
    }

    if (pclk != 0U)
 80050f0:	69bb      	ldr	r3, [r7, #24]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d018      	beq.n	8005128 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	085a      	lsrs	r2, r3, #1
 80050fc:	69bb      	ldr	r3, [r7, #24]
 80050fe:	441a      	add	r2, r3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	fbb2 f3f3 	udiv	r3, r2, r3
 8005108:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	2b0f      	cmp	r3, #15
 800510e:	d909      	bls.n	8005124 <UART_SetConfig+0x4a0>
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005116:	d205      	bcs.n	8005124 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	b29a      	uxth	r2, r3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	60da      	str	r2, [r3, #12]
 8005122:	e001      	b.n	8005128 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2200      	movs	r2, #0
 8005132:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005134:	7fbb      	ldrb	r3, [r7, #30]
}
 8005136:	4618      	mov	r0, r3
 8005138:	3720      	adds	r7, #32
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}
 800513e:	bf00      	nop
 8005140:	40007c00 	.word	0x40007c00
 8005144:	40023800 	.word	0x40023800
 8005148:	00f42400 	.word	0x00f42400

0800514c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800514c:	b480      	push	{r7}
 800514e:	b083      	sub	sp, #12
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005158:	f003 0301 	and.w	r3, r3, #1
 800515c:	2b00      	cmp	r3, #0
 800515e:	d00a      	beq.n	8005176 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	430a      	orrs	r2, r1
 8005174:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800517a:	f003 0302 	and.w	r3, r3, #2
 800517e:	2b00      	cmp	r3, #0
 8005180:	d00a      	beq.n	8005198 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	430a      	orrs	r2, r1
 8005196:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800519c:	f003 0304 	and.w	r3, r3, #4
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d00a      	beq.n	80051ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	430a      	orrs	r2, r1
 80051b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051be:	f003 0308 	and.w	r3, r3, #8
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d00a      	beq.n	80051dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	430a      	orrs	r2, r1
 80051da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051e0:	f003 0310 	and.w	r3, r3, #16
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d00a      	beq.n	80051fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	689b      	ldr	r3, [r3, #8]
 80051ee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	430a      	orrs	r2, r1
 80051fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005202:	f003 0320 	and.w	r3, r3, #32
 8005206:	2b00      	cmp	r3, #0
 8005208:	d00a      	beq.n	8005220 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	430a      	orrs	r2, r1
 800521e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005224:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005228:	2b00      	cmp	r3, #0
 800522a:	d01a      	beq.n	8005262 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	430a      	orrs	r2, r1
 8005240:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005246:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800524a:	d10a      	bne.n	8005262 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	430a      	orrs	r2, r1
 8005260:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005266:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800526a:	2b00      	cmp	r3, #0
 800526c:	d00a      	beq.n	8005284 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	430a      	orrs	r2, r1
 8005282:	605a      	str	r2, [r3, #4]
  }
}
 8005284:	bf00      	nop
 8005286:	370c      	adds	r7, #12
 8005288:	46bd      	mov	sp, r7
 800528a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528e:	4770      	bx	lr

08005290 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b086      	sub	sp, #24
 8005294:	af02      	add	r7, sp, #8
 8005296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2200      	movs	r2, #0
 800529c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80052a0:	f7fc fb80 	bl	80019a4 <HAL_GetTick>
 80052a4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f003 0308 	and.w	r3, r3, #8
 80052b0:	2b08      	cmp	r3, #8
 80052b2:	d10e      	bne.n	80052d2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80052b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80052b8:	9300      	str	r3, [sp, #0]
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2200      	movs	r2, #0
 80052be:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80052c2:	6878      	ldr	r0, [r7, #4]
 80052c4:	f000 f831 	bl	800532a <UART_WaitOnFlagUntilTimeout>
 80052c8:	4603      	mov	r3, r0
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d001      	beq.n	80052d2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80052ce:	2303      	movs	r3, #3
 80052d0:	e027      	b.n	8005322 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 0304 	and.w	r3, r3, #4
 80052dc:	2b04      	cmp	r3, #4
 80052de:	d10e      	bne.n	80052fe <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80052e0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80052e4:	9300      	str	r3, [sp, #0]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2200      	movs	r2, #0
 80052ea:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f000 f81b 	bl	800532a <UART_WaitOnFlagUntilTimeout>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d001      	beq.n	80052fe <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80052fa:	2303      	movs	r3, #3
 80052fc:	e011      	b.n	8005322 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2220      	movs	r2, #32
 8005302:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2220      	movs	r2, #32
 8005308:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2200      	movs	r2, #0
 8005310:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2200      	movs	r2, #0
 8005316:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2200      	movs	r2, #0
 800531c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005320:	2300      	movs	r3, #0
}
 8005322:	4618      	mov	r0, r3
 8005324:	3710      	adds	r7, #16
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}

0800532a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800532a:	b580      	push	{r7, lr}
 800532c:	b09c      	sub	sp, #112	@ 0x70
 800532e:	af00      	add	r7, sp, #0
 8005330:	60f8      	str	r0, [r7, #12]
 8005332:	60b9      	str	r1, [r7, #8]
 8005334:	603b      	str	r3, [r7, #0]
 8005336:	4613      	mov	r3, r2
 8005338:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800533a:	e0a7      	b.n	800548c <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800533c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800533e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005342:	f000 80a3 	beq.w	800548c <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005346:	f7fc fb2d 	bl	80019a4 <HAL_GetTick>
 800534a:	4602      	mov	r2, r0
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	1ad3      	subs	r3, r2, r3
 8005350:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8005352:	429a      	cmp	r2, r3
 8005354:	d302      	bcc.n	800535c <UART_WaitOnFlagUntilTimeout+0x32>
 8005356:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005358:	2b00      	cmp	r3, #0
 800535a:	d13f      	bne.n	80053dc <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005362:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005364:	e853 3f00 	ldrex	r3, [r3]
 8005368:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800536a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800536c:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8005370:	667b      	str	r3, [r7, #100]	@ 0x64
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	461a      	mov	r2, r3
 8005378:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800537a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800537c:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800537e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005380:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005382:	e841 2300 	strex	r3, r2, [r1]
 8005386:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8005388:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800538a:	2b00      	cmp	r3, #0
 800538c:	d1e6      	bne.n	800535c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	3308      	adds	r3, #8
 8005394:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005396:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005398:	e853 3f00 	ldrex	r3, [r3]
 800539c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800539e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053a0:	f023 0301 	bic.w	r3, r3, #1
 80053a4:	663b      	str	r3, [r7, #96]	@ 0x60
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	3308      	adds	r3, #8
 80053ac:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80053ae:	64ba      	str	r2, [r7, #72]	@ 0x48
 80053b0:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053b2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80053b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80053b6:	e841 2300 	strex	r3, r2, [r1]
 80053ba:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80053bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d1e5      	bne.n	800538e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2220      	movs	r2, #32
 80053c6:	67da      	str	r2, [r3, #124]	@ 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2220      	movs	r2, #32
 80053cc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        __HAL_UNLOCK(huart);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2200      	movs	r2, #0
 80053d4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

        return HAL_TIMEOUT;
 80053d8:	2303      	movs	r3, #3
 80053da:	e068      	b.n	80054ae <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f003 0304 	and.w	r3, r3, #4
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d050      	beq.n	800548c <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	69db      	ldr	r3, [r3, #28]
 80053f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053f8:	d148      	bne.n	800548c <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005402:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800540a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800540c:	e853 3f00 	ldrex	r3, [r3]
 8005410:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005414:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8005418:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	461a      	mov	r2, r3
 8005420:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005422:	637b      	str	r3, [r7, #52]	@ 0x34
 8005424:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005426:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005428:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800542a:	e841 2300 	strex	r3, r2, [r1]
 800542e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005432:	2b00      	cmp	r3, #0
 8005434:	d1e6      	bne.n	8005404 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	3308      	adds	r3, #8
 800543c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	e853 3f00 	ldrex	r3, [r3]
 8005444:	613b      	str	r3, [r7, #16]
   return(result);
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	f023 0301 	bic.w	r3, r3, #1
 800544c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	3308      	adds	r3, #8
 8005454:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005456:	623a      	str	r2, [r7, #32]
 8005458:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800545a:	69f9      	ldr	r1, [r7, #28]
 800545c:	6a3a      	ldr	r2, [r7, #32]
 800545e:	e841 2300 	strex	r3, r2, [r1]
 8005462:	61bb      	str	r3, [r7, #24]
   return(result);
 8005464:	69bb      	ldr	r3, [r7, #24]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d1e5      	bne.n	8005436 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2220      	movs	r2, #32
 800546e:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2220      	movs	r2, #32
 8005474:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2220      	movs	r2, #32
 800547c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2200      	movs	r2, #0
 8005484:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005488:	2303      	movs	r3, #3
 800548a:	e010      	b.n	80054ae <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	69da      	ldr	r2, [r3, #28]
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	4013      	ands	r3, r2
 8005496:	68ba      	ldr	r2, [r7, #8]
 8005498:	429a      	cmp	r2, r3
 800549a:	bf0c      	ite	eq
 800549c:	2301      	moveq	r3, #1
 800549e:	2300      	movne	r3, #0
 80054a0:	b2db      	uxtb	r3, r3
 80054a2:	461a      	mov	r2, r3
 80054a4:	79fb      	ldrb	r3, [r7, #7]
 80054a6:	429a      	cmp	r2, r3
 80054a8:	f43f af48 	beq.w	800533c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80054ac:	2300      	movs	r3, #0
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	3770      	adds	r7, #112	@ 0x70
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}

080054b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80054b6:	b480      	push	{r7}
 80054b8:	b095      	sub	sp, #84	@ 0x54
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054c6:	e853 3f00 	ldrex	r3, [r3]
 80054ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80054cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80054d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	461a      	mov	r2, r3
 80054da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80054de:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80054e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80054e4:	e841 2300 	strex	r3, r2, [r1]
 80054e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80054ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d1e6      	bne.n	80054be <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	3308      	adds	r3, #8
 80054f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054f8:	6a3b      	ldr	r3, [r7, #32]
 80054fa:	e853 3f00 	ldrex	r3, [r3]
 80054fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8005500:	69fb      	ldr	r3, [r7, #28]
 8005502:	f023 0301 	bic.w	r3, r3, #1
 8005506:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	3308      	adds	r3, #8
 800550e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005510:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005512:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005514:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005516:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005518:	e841 2300 	strex	r3, r2, [r1]
 800551c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800551e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005520:	2b00      	cmp	r3, #0
 8005522:	d1e5      	bne.n	80054f0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005528:	2b01      	cmp	r3, #1
 800552a:	d118      	bne.n	800555e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	e853 3f00 	ldrex	r3, [r3]
 8005538:	60bb      	str	r3, [r7, #8]
   return(result);
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	f023 0310 	bic.w	r3, r3, #16
 8005540:	647b      	str	r3, [r7, #68]	@ 0x44
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	461a      	mov	r2, r3
 8005548:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800554a:	61bb      	str	r3, [r7, #24]
 800554c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800554e:	6979      	ldr	r1, [r7, #20]
 8005550:	69ba      	ldr	r2, [r7, #24]
 8005552:	e841 2300 	strex	r3, r2, [r1]
 8005556:	613b      	str	r3, [r7, #16]
   return(result);
 8005558:	693b      	ldr	r3, [r7, #16]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d1e6      	bne.n	800552c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2220      	movs	r2, #32
 8005562:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2200      	movs	r2, #0
 800556a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2200      	movs	r2, #0
 8005570:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005572:	bf00      	nop
 8005574:	3754      	adds	r7, #84	@ 0x54
 8005576:	46bd      	mov	sp, r7
 8005578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557c:	4770      	bx	lr

0800557e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800557e:	b580      	push	{r7, lr}
 8005580:	b084      	sub	sp, #16
 8005582:	af00      	add	r7, sp, #0
 8005584:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800558a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2200      	movs	r2, #0
 8005590:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	2200      	movs	r2, #0
 8005598:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800559c:	68f8      	ldr	r0, [r7, #12]
 800559e:	f7ff fb51 	bl	8004c44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80055a2:	bf00      	nop
 80055a4:	3710      	adds	r7, #16
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}

080055aa <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80055aa:	b580      	push	{r7, lr}
 80055ac:	b088      	sub	sp, #32
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	e853 3f00 	ldrex	r3, [r3]
 80055be:	60bb      	str	r3, [r7, #8]
   return(result);
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055c6:	61fb      	str	r3, [r7, #28]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	461a      	mov	r2, r3
 80055ce:	69fb      	ldr	r3, [r7, #28]
 80055d0:	61bb      	str	r3, [r7, #24]
 80055d2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055d4:	6979      	ldr	r1, [r7, #20]
 80055d6:	69ba      	ldr	r2, [r7, #24]
 80055d8:	e841 2300 	strex	r3, r2, [r1]
 80055dc:	613b      	str	r3, [r7, #16]
   return(result);
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d1e6      	bne.n	80055b2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2220      	movs	r2, #32
 80055e8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2200      	movs	r2, #0
 80055ee:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80055f0:	6878      	ldr	r0, [r7, #4]
 80055f2:	f7ff fb1d 	bl	8004c30 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80055f6:	bf00      	nop
 80055f8:	3720      	adds	r7, #32
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}

080055fe <SerialAPI_WriteByte>:
 *
 *	@param	*gSBGC - serial connection descriptor
 *	@param	byte - byte to write
 */
static void SerialAPI_WriteByte (sbgcGeneral_t *gSBGC, ui8 byte)
{
 80055fe:	b580      	push	{r7, lr}
 8005600:	b082      	sub	sp, #8
 8005602:	af00      	add	r7, sp, #0
 8005604:	6078      	str	r0, [r7, #4]
 8005606:	460b      	mov	r3, r1
 8005608:	70fb      	strb	r3, [r7, #3]
	serialAPI_Assert()
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	781b      	ldrb	r3, [r3, #0]
 8005610:	2b01      	cmp	r3, #1
 8005612:	d14f      	bne.n	80056b4 <SerialAPI_WriteByte+0xb6>

	if (calculateFreeTx_() < sizeof(ui8))
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005624:	429a      	cmp	r2, r3
 8005626:	d310      	bcc.n	800564a <SerialAPI_WriteByte+0x4c>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005630:	461a      	mov	r2, r3
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800563a:	1ad3      	subs	r3, r2, r3
 800563c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005640:	bf0c      	ite	eq
 8005642:	2301      	moveq	r3, #1
 8005644:	2300      	movne	r3, #0
 8005646:	b2db      	uxtb	r3, r3
 8005648:	e00c      	b.n	8005664 <SerialAPI_WriteByte+0x66>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	f893 2028 	ldrb.w	r2, [r3, #40]	@ 0x28
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800565a:	429a      	cmp	r2, r3
 800565c:	bf0c      	ite	eq
 800565e:	2301      	moveq	r3, #1
 8005660:	2300      	movne	r3, #0
 8005662:	b2db      	uxtb	r3, r3
 8005664:	2b00      	cmp	r3, #0
 8005666:	d006      	beq.n	8005676 <SerialAPI_WriteByte+0x78>
		serialAPI_Abort()
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005670:	6878      	ldr	r0, [r7, #4]
 8005672:	4798      	blx	r3
 8005674:	e01e      	b.n	80056b4 <SerialAPI_WriteByte+0xb6>

	curCmd_->_payload[curCmd_->_payloadSize] = byte;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	6a1b      	ldr	r3, [r3, #32]
 800567c:	6a1b      	ldr	r3, [r3, #32]
 800567e:	687a      	ldr	r2, [r7, #4]
 8005680:	6852      	ldr	r2, [r2, #4]
 8005682:	6a12      	ldr	r2, [r2, #32]
 8005684:	7f12      	ldrb	r2, [r2, #28]
 8005686:	4413      	add	r3, r2
 8005688:	78fa      	ldrb	r2, [r7, #3]
 800568a:	701a      	strb	r2, [r3, #0]
	curCmd_->_payloadSize += sizeof(ui8);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	6a1b      	ldr	r3, [r3, #32]
 8005692:	7f1a      	ldrb	r2, [r3, #28]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	6a1b      	ldr	r3, [r3, #32]
 800569a:	3201      	adds	r2, #1
 800569c:	b2d2      	uxtb	r2, r2
 800569e:	771a      	strb	r2, [r3, #28]
	gSBGC->_api->txCommandBuffHead += sizeof(ui8);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	3201      	adds	r2, #1
 80056ae:	b2d2      	uxtb	r2, r2
 80056b0:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
}
 80056b4:	3708      	adds	r7, #8
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}

080056ba <SerialAPI_ReadByte>:
 *	@param	*gSBGC - serial connection descriptor
 *
 *	@return	Read byte
 */
static ui8 SerialAPI_ReadByte (sbgcGeneral_t *gSBGC)
{
 80056ba:	b480      	push	{r7}
 80056bc:	b085      	sub	sp, #20
 80056be:	af00      	add	r7, sp, #0
 80056c0:	6078      	str	r0, [r7, #4]
	ui8 byte = (ui8)*curCmd_->_payload;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	6a1b      	ldr	r3, [r3, #32]
 80056c8:	6a1b      	ldr	r3, [r3, #32]
 80056ca:	781b      	ldrb	r3, [r3, #0]
 80056cc:	73fb      	strb	r3, [r7, #15]

	if (((uintptr_t)curCmd_->_payload) != calculateEndRx_())
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	6a1b      	ldr	r3, [r3, #32]
 80056d4:	6a1b      	ldr	r3, [r3, #32]
 80056d6:	461a      	mov	r2, r3
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056de:	33ff      	adds	r3, #255	@ 0xff
 80056e0:	429a      	cmp	r2, r3
 80056e2:	d006      	beq.n	80056f2 <SerialAPI_ReadByte+0x38>
		curCmd_->_payload++;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	6a1b      	ldr	r3, [r3, #32]
 80056ea:	6a1a      	ldr	r2, [r3, #32]
 80056ec:	3201      	adds	r2, #1
 80056ee:	621a      	str	r2, [r3, #32]
 80056f0:	e006      	b.n	8005700 <SerialAPI_ReadByte+0x46>

	else
		curCmd_->_payload = gSBGC->_api->rxCommandBuff;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	685a      	ldr	r2, [r3, #4]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	6a1b      	ldr	r3, [r3, #32]
 80056fc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80056fe:	621a      	str	r2, [r3, #32]

	return byte;
 8005700:	7bfb      	ldrb	r3, [r7, #15]
}
 8005702:	4618      	mov	r0, r3
 8005704:	3714      	adds	r7, #20
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr

0800570e <SerialAPI_WriteWord>:
 *
 *	@param	*gSBGC - serial connection descriptor
 *	@param	word - two bytes to write
 */
static void SerialAPI_WriteWord (sbgcGeneral_t *gSBGC, ui16 word)
{
 800570e:	b580      	push	{r7, lr}
 8005710:	b082      	sub	sp, #8
 8005712:	af00      	add	r7, sp, #0
 8005714:	6078      	str	r0, [r7, #4]
 8005716:	460b      	mov	r3, r1
 8005718:	807b      	strh	r3, [r7, #2]
	serialAPI_Assert()
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	781b      	ldrb	r3, [r3, #0]
 8005720:	2b01      	cmp	r3, #1
 8005722:	d156      	bne.n	80057d2 <SerialAPI_WriteWord+0xc4>

	if (calculateFreeTx_() < sizeof(ui16))
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005734:	429a      	cmp	r2, r3
 8005736:	d311      	bcc.n	800575c <SerialAPI_WriteWord+0x4e>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005740:	461a      	mov	r2, r3
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800574a:	1ad3      	subs	r3, r2, r3
 800574c:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005750:	2b01      	cmp	r3, #1
 8005752:	bf94      	ite	ls
 8005754:	2301      	movls	r3, #1
 8005756:	2300      	movhi	r3, #0
 8005758:	b2db      	uxtb	r3, r3
 800575a:	e00e      	b.n	800577a <SerialAPI_WriteWord+0x6c>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005764:	461a      	mov	r2, r3
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800576e:	1ad3      	subs	r3, r2, r3
 8005770:	2b01      	cmp	r3, #1
 8005772:	bf94      	ite	ls
 8005774:	2301      	movls	r3, #1
 8005776:	2300      	movhi	r3, #0
 8005778:	b2db      	uxtb	r3, r3
 800577a:	2b00      	cmp	r3, #0
 800577c:	d006      	beq.n	800578c <SerialAPI_WriteWord+0x7e>
		serialAPI_Abort()
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005786:	6878      	ldr	r0, [r7, #4]
 8005788:	4798      	blx	r3
 800578a:	e022      	b.n	80057d2 <SerialAPI_WriteWord+0xc4>

	gSBGC->_api->toLE(&word, &curCmd_->_payload[curCmd_->_payloadSize], sizeof(ui16));
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005792:	687a      	ldr	r2, [r7, #4]
 8005794:	6852      	ldr	r2, [r2, #4]
 8005796:	6a12      	ldr	r2, [r2, #32]
 8005798:	6a12      	ldr	r2, [r2, #32]
 800579a:	6879      	ldr	r1, [r7, #4]
 800579c:	6849      	ldr	r1, [r1, #4]
 800579e:	6a09      	ldr	r1, [r1, #32]
 80057a0:	7f09      	ldrb	r1, [r1, #28]
 80057a2:	4411      	add	r1, r2
 80057a4:	1cb8      	adds	r0, r7, #2
 80057a6:	2202      	movs	r2, #2
 80057a8:	4798      	blx	r3
	curCmd_->_payloadSize += sizeof(ui16);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	6a1b      	ldr	r3, [r3, #32]
 80057b0:	7f1a      	ldrb	r2, [r3, #28]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	6a1b      	ldr	r3, [r3, #32]
 80057b8:	3202      	adds	r2, #2
 80057ba:	b2d2      	uxtb	r2, r2
 80057bc:	771a      	strb	r2, [r3, #28]
	gSBGC->_api->txCommandBuffHead += sizeof(ui16);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	3202      	adds	r2, #2
 80057cc:	b2d2      	uxtb	r2, r2
 80057ce:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
}
 80057d2:	3708      	adds	r7, #8
 80057d4:	46bd      	mov	sp, r7
 80057d6:	bd80      	pop	{r7, pc}

080057d8 <SerialAPI_ReadWord>:
 *	@param	*gSBGC - serial connection descriptor
 *
 *	@return	Read word
 */
static ui16 SerialAPI_ReadWord (sbgcGeneral_t *gSBGC)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b084      	sub	sp, #16
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
	ui16 word;

	if (calculateEndRx_() < (((uintptr_t)curCmd_->_payload) + (sizeof(ui16) - 1)))
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057e6:	f103 02ff 	add.w	r2, r3, #255	@ 0xff
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	6a1b      	ldr	r3, [r3, #32]
 80057f0:	6a1b      	ldr	r3, [r3, #32]
 80057f2:	3301      	adds	r3, #1
 80057f4:	429a      	cmp	r2, r3
 80057f6:	d225      	bcs.n	8005844 <SerialAPI_ReadWord+0x6c>
	{
		ui8 wordBuff [2];

		wordBuff[0] = *curCmd_->_payload;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	6a1b      	ldr	r3, [r3, #32]
 80057fe:	6a1b      	ldr	r3, [r3, #32]
 8005800:	781b      	ldrb	r3, [r3, #0]
 8005802:	733b      	strb	r3, [r7, #12]
		curCmd_->_payload = gSBGC->_api->rxCommandBuff;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	685a      	ldr	r2, [r3, #4]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	6a1b      	ldr	r3, [r3, #32]
 800580e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005810:	621a      	str	r2, [r3, #32]
		wordBuff[1] = *curCmd_->_payload;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	6a1b      	ldr	r3, [r3, #32]
 8005818:	6a1b      	ldr	r3, [r3, #32]
 800581a:	781b      	ldrb	r3, [r3, #0]
 800581c:	737b      	strb	r3, [r7, #13]
		curCmd_->_payload += sizeof(ui8);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	6a1b      	ldr	r3, [r3, #32]
 8005824:	6a1a      	ldr	r2, [r3, #32]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	6a1b      	ldr	r3, [r3, #32]
 800582c:	3201      	adds	r2, #1
 800582e:	621a      	str	r2, [r3, #32]
		gSBGC->_api->fromLE(&word, wordBuff, sizeof(ui16));
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005836:	f107 010c 	add.w	r1, r7, #12
 800583a:	f107 000e 	add.w	r0, r7, #14
 800583e:	2202      	movs	r2, #2
 8005840:	4798      	blx	r3
 8005842:	e013      	b.n	800586c <SerialAPI_ReadWord+0x94>
	}

	else
	{
		gSBGC->_api->fromLE(&word, curCmd_->_payload, sizeof(ui16));
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800584a:	687a      	ldr	r2, [r7, #4]
 800584c:	6852      	ldr	r2, [r2, #4]
 800584e:	6a12      	ldr	r2, [r2, #32]
 8005850:	6a11      	ldr	r1, [r2, #32]
 8005852:	f107 000e 	add.w	r0, r7, #14
 8005856:	2202      	movs	r2, #2
 8005858:	4798      	blx	r3
		curCmd_->_payload += sizeof(ui16);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	6a1b      	ldr	r3, [r3, #32]
 8005860:	6a1a      	ldr	r2, [r3, #32]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	6a1b      	ldr	r3, [r3, #32]
 8005868:	3202      	adds	r2, #2
 800586a:	621a      	str	r2, [r3, #32]
	}

	if (((uintptr_t)curCmd_->_payload) > calculateEndRx_())
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	6a1b      	ldr	r3, [r3, #32]
 8005872:	6a1b      	ldr	r3, [r3, #32]
 8005874:	461a      	mov	r2, r3
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800587c:	33ff      	adds	r3, #255	@ 0xff
 800587e:	429a      	cmp	r2, r3
 8005880:	d906      	bls.n	8005890 <SerialAPI_ReadWord+0xb8>
		curCmd_->_payload = gSBGC->_api->rxCommandBuff;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	685a      	ldr	r2, [r3, #4]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	6a1b      	ldr	r3, [r3, #32]
 800588c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800588e:	621a      	str	r2, [r3, #32]

	return word;
 8005890:	89fb      	ldrh	r3, [r7, #14]
}
 8005892:	4618      	mov	r0, r3
 8005894:	3710      	adds	r7, #16
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}

0800589a <SerialAPI_WriteLong>:
 *
 *	@param	*gSBGC - serial connection descriptor
 *	@param	dword - four bytes to write
 */
static void SerialAPI_WriteLong (sbgcGeneral_t *gSBGC, ui32 dword)
{
 800589a:	b580      	push	{r7, lr}
 800589c:	b082      	sub	sp, #8
 800589e:	af00      	add	r7, sp, #0
 80058a0:	6078      	str	r0, [r7, #4]
 80058a2:	6039      	str	r1, [r7, #0]
	serialAPI_Assert()
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	781b      	ldrb	r3, [r3, #0]
 80058aa:	2b01      	cmp	r3, #1
 80058ac:	d156      	bne.n	800595c <SerialAPI_WriteLong+0xc2>

	if (calculateFreeTx_() < sizeof(ui32))
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80058be:	429a      	cmp	r2, r3
 80058c0:	d311      	bcc.n	80058e6 <SerialAPI_WriteLong+0x4c>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80058ca:	461a      	mov	r2, r3
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80058d4:	1ad3      	subs	r3, r2, r3
 80058d6:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80058da:	2b03      	cmp	r3, #3
 80058dc:	bf94      	ite	ls
 80058de:	2301      	movls	r3, #1
 80058e0:	2300      	movhi	r3, #0
 80058e2:	b2db      	uxtb	r3, r3
 80058e4:	e00e      	b.n	8005904 <SerialAPI_WriteLong+0x6a>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80058ee:	461a      	mov	r2, r3
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80058f8:	1ad3      	subs	r3, r2, r3
 80058fa:	2b03      	cmp	r3, #3
 80058fc:	bf94      	ite	ls
 80058fe:	2301      	movls	r3, #1
 8005900:	2300      	movhi	r3, #0
 8005902:	b2db      	uxtb	r3, r3
 8005904:	2b00      	cmp	r3, #0
 8005906:	d006      	beq.n	8005916 <SerialAPI_WriteLong+0x7c>
		serialAPI_Abort()
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005910:	6878      	ldr	r0, [r7, #4]
 8005912:	4798      	blx	r3
 8005914:	e022      	b.n	800595c <SerialAPI_WriteLong+0xc2>

	gSBGC->_api->toLE(&dword, &curCmd_->_payload[curCmd_->_payloadSize], 4);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800591c:	687a      	ldr	r2, [r7, #4]
 800591e:	6852      	ldr	r2, [r2, #4]
 8005920:	6a12      	ldr	r2, [r2, #32]
 8005922:	6a12      	ldr	r2, [r2, #32]
 8005924:	6879      	ldr	r1, [r7, #4]
 8005926:	6849      	ldr	r1, [r1, #4]
 8005928:	6a09      	ldr	r1, [r1, #32]
 800592a:	7f09      	ldrb	r1, [r1, #28]
 800592c:	4411      	add	r1, r2
 800592e:	4638      	mov	r0, r7
 8005930:	2204      	movs	r2, #4
 8005932:	4798      	blx	r3
	curCmd_->_payloadSize += sizeof(ui32);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	6a1b      	ldr	r3, [r3, #32]
 800593a:	7f1a      	ldrb	r2, [r3, #28]
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	6a1b      	ldr	r3, [r3, #32]
 8005942:	3204      	adds	r2, #4
 8005944:	b2d2      	uxtb	r2, r2
 8005946:	771a      	strb	r2, [r3, #28]
	gSBGC->_api->txCommandBuffHead += sizeof(ui32);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	3204      	adds	r2, #4
 8005956:	b2d2      	uxtb	r2, r2
 8005958:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
}
 800595c:	3708      	adds	r7, #8
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}

08005962 <SerialAPI_ReadLong>:
 *	@param	*gSBGC - serial connection descriptor
 *
 *	@return	Read long
 */
static ui32 SerialAPI_ReadLong (sbgcGeneral_t *gSBGC)
{
 8005962:	b580      	push	{r7, lr}
 8005964:	b086      	sub	sp, #24
 8005966:	af00      	add	r7, sp, #0
 8005968:	6078      	str	r0, [r7, #4]
	ui32 dword;

	if (calculateEndRx_() < (((uintptr_t)curCmd_->_payload) + (sizeof(ui32) - 1)))
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005970:	f103 02ff 	add.w	r2, r3, #255	@ 0xff
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	6a1b      	ldr	r3, [r3, #32]
 800597a:	6a1b      	ldr	r3, [r3, #32]
 800597c:	3303      	adds	r3, #3
 800597e:	429a      	cmp	r2, r3
 8005980:	d23e      	bcs.n	8005a00 <SerialAPI_ReadLong+0x9e>
	{
		ui8 longBuff [4];
		ui8 cutSize = (calculateEndRx_() - ((uintptr_t)curCmd_->_payload)) + 1;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005988:	461a      	mov	r2, r3
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	6a1b      	ldr	r3, [r3, #32]
 8005990:	6a1b      	ldr	r3, [r3, #32]
 8005992:	1ad3      	subs	r3, r2, r3
 8005994:	75fb      	strb	r3, [r7, #23]

		memcpy(longBuff, curCmd_->_payload, cutSize);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	685b      	ldr	r3, [r3, #4]
 800599a:	6a1b      	ldr	r3, [r3, #32]
 800599c:	6a19      	ldr	r1, [r3, #32]
 800599e:	7dfa      	ldrb	r2, [r7, #23]
 80059a0:	f107 030c 	add.w	r3, r7, #12
 80059a4:	4618      	mov	r0, r3
 80059a6:	f003 f90d 	bl	8008bc4 <memcpy>
		curCmd_->_payload = gSBGC->_api->rxCommandBuff;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	685a      	ldr	r2, [r3, #4]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	6a1b      	ldr	r3, [r3, #32]
 80059b4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80059b6:	621a      	str	r2, [r3, #32]
		memcpy(&longBuff[cutSize], curCmd_->_payload, sizeof(ui32) - cutSize);
 80059b8:	7dfb      	ldrb	r3, [r7, #23]
 80059ba:	f107 020c 	add.w	r2, r7, #12
 80059be:	18d0      	adds	r0, r2, r3
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	6a1b      	ldr	r3, [r3, #32]
 80059c6:	6a19      	ldr	r1, [r3, #32]
 80059c8:	7dfb      	ldrb	r3, [r7, #23]
 80059ca:	f1c3 0304 	rsb	r3, r3, #4
 80059ce:	461a      	mov	r2, r3
 80059d0:	f003 f8f8 	bl	8008bc4 <memcpy>
		curCmd_->_payload += sizeof(ui32) - cutSize;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	6a1b      	ldr	r3, [r3, #32]
 80059da:	6a19      	ldr	r1, [r3, #32]
 80059dc:	7dfb      	ldrb	r3, [r7, #23]
 80059de:	f1c3 0204 	rsb	r2, r3, #4
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	6a1b      	ldr	r3, [r3, #32]
 80059e8:	440a      	add	r2, r1
 80059ea:	621a      	str	r2, [r3, #32]
		gSBGC->_api->fromLE(&dword, longBuff, sizeof(ui32));
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059f2:	f107 010c 	add.w	r1, r7, #12
 80059f6:	f107 0010 	add.w	r0, r7, #16
 80059fa:	2204      	movs	r2, #4
 80059fc:	4798      	blx	r3
 80059fe:	e013      	b.n	8005a28 <SerialAPI_ReadLong+0xc6>
	}

	else
	{
		gSBGC->_api->fromLE(&dword, curCmd_->_payload, sizeof(ui32));
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a06:	687a      	ldr	r2, [r7, #4]
 8005a08:	6852      	ldr	r2, [r2, #4]
 8005a0a:	6a12      	ldr	r2, [r2, #32]
 8005a0c:	6a11      	ldr	r1, [r2, #32]
 8005a0e:	f107 0010 	add.w	r0, r7, #16
 8005a12:	2204      	movs	r2, #4
 8005a14:	4798      	blx	r3
		curCmd_->_payload += 4;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	6a1b      	ldr	r3, [r3, #32]
 8005a1c:	6a1a      	ldr	r2, [r3, #32]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	6a1b      	ldr	r3, [r3, #32]
 8005a24:	3204      	adds	r2, #4
 8005a26:	621a      	str	r2, [r3, #32]
	}

	if (((uintptr_t)curCmd_->_payload) > calculateEndRx_())
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	6a1b      	ldr	r3, [r3, #32]
 8005a2e:	6a1b      	ldr	r3, [r3, #32]
 8005a30:	461a      	mov	r2, r3
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a38:	33ff      	adds	r3, #255	@ 0xff
 8005a3a:	429a      	cmp	r2, r3
 8005a3c:	d906      	bls.n	8005a4c <SerialAPI_ReadLong+0xea>
		curCmd_->_payload = gSBGC->_api->rxCommandBuff;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	685a      	ldr	r2, [r3, #4]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	6a1b      	ldr	r3, [r3, #32]
 8005a48:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005a4a:	621a      	str	r2, [r3, #32]

	return dword;
 8005a4c:	693b      	ldr	r3, [r7, #16]
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	3718      	adds	r7, #24
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}

08005a56 <SerialAPI_WriteBuff>:
 *	@param	*gSBGC - serial connection descriptor
 *	@param	*buff - written data
 *	@param	size - written data size
 */
static void SerialAPI_WriteBuff (sbgcGeneral_t *gSBGC, const void *buff, ui8 size)
{
 8005a56:	b590      	push	{r4, r7, lr}
 8005a58:	b087      	sub	sp, #28
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	60f8      	str	r0, [r7, #12]
 8005a5e:	60b9      	str	r1, [r7, #8]
 8005a60:	4613      	mov	r3, r2
 8005a62:	71fb      	strb	r3, [r7, #7]
	serialAPI_Assert()
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	781b      	ldrb	r3, [r3, #0]
 8005a6a:	2b01      	cmp	r3, #1
 8005a6c:	d158      	bne.n	8005b20 <SerialAPI_WriteBuff+0xca>

	if (!size) return;
 8005a6e:	79fb      	ldrb	r3, [r7, #7]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d054      	beq.n	8005b1e <SerialAPI_WriteBuff+0xc8>

	if (calculateFreeTx_() < size)
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005a84:	429a      	cmp	r2, r3
 8005a86:	d30c      	bcc.n	8005aa2 <SerialAPI_WriteBuff+0x4c>
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005a90:	461a      	mov	r2, r3
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005a9a:	1ad3      	subs	r3, r2, r3
 8005a9c:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005aa0:	e009      	b.n	8005ab6 <SerialAPI_WriteBuff+0x60>
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005aaa:	461a      	mov	r2, r3
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	79fa      	ldrb	r2, [r7, #7]
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	da06      	bge.n	8005aca <SerialAPI_WriteBuff+0x74>
		serialAPI_Abort()
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ac4:	68f8      	ldr	r0, [r7, #12]
 8005ac6:	4798      	blx	r3
 8005ac8:	e02a      	b.n	8005b20 <SerialAPI_WriteBuff+0xca>

	#if (SBGC_SYS_BIG_ENDIAN)
		sbgcParserMap_t parserMap = gSBGC->_api->getCmdPM(curCmd_);
	#else
		sbgcParserMap_t parserMap = PM_DEFAULT_8BIT;
 8005aca:	2300      	movs	r3, #0
 8005acc:	75fb      	strb	r3, [r7, #23]
	#endif

	curCmd_->_payloadSize +=
			gSBGC->_api->convWithPM(&curCmd_->_payload[curCmd_->_payloadSize], buff, size, parserMap);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	6a1b      	ldr	r3, [r3, #32]
 8005ada:	6a1b      	ldr	r3, [r3, #32]
 8005adc:	68fa      	ldr	r2, [r7, #12]
 8005ade:	6852      	ldr	r2, [r2, #4]
 8005ae0:	6a12      	ldr	r2, [r2, #32]
 8005ae2:	7f12      	ldrb	r2, [r2, #28]
 8005ae4:	1898      	adds	r0, r3, r2
 8005ae6:	7dfb      	ldrb	r3, [r7, #23]
 8005ae8:	79fa      	ldrb	r2, [r7, #7]
 8005aea:	68b9      	ldr	r1, [r7, #8]
 8005aec:	47a0      	blx	r4
 8005aee:	4603      	mov	r3, r0
 8005af0:	4619      	mov	r1, r3
	curCmd_->_payloadSize +=
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	6a1b      	ldr	r3, [r3, #32]
 8005af8:	7f1a      	ldrb	r2, [r3, #28]
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	6a1b      	ldr	r3, [r3, #32]
 8005b00:	440a      	add	r2, r1
 8005b02:	b2d2      	uxtb	r2, r2
 8005b04:	771a      	strb	r2, [r3, #28]

	gSBGC->_api->txCommandBuffHead += size;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	f893 1029 	ldrb.w	r1, [r3, #41]	@ 0x29
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	79fa      	ldrb	r2, [r7, #7]
 8005b14:	440a      	add	r2, r1
 8005b16:	b2d2      	uxtb	r2, r2
 8005b18:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
 8005b1c:	e000      	b.n	8005b20 <SerialAPI_WriteBuff+0xca>
	if (!size) return;
 8005b1e:	bf00      	nop
}
 8005b20:	371c      	adds	r7, #28
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd90      	pop	{r4, r7, pc}

08005b26 <SerialAPI_ReadBuff>:
 *	@param	*gSBGC - serial connection descriptor
 *	@param	*buff - where data will be written
 *	@param	size - read data size
 */
static void SerialAPI_ReadBuff (sbgcGeneral_t *gSBGC, void *buff, ui8 size)
{
 8005b26:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005b2a:	b089      	sub	sp, #36	@ 0x24
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	60f8      	str	r0, [r7, #12]
 8005b30:	60b9      	str	r1, [r7, #8]
 8005b32:	4613      	mov	r3, r2
 8005b34:	71fb      	strb	r3, [r7, #7]
	sbgcParserMap_t parserMap = gSBGC->_api->getCmdPM(curCmd_);
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	685b      	ldr	r3, [r3, #4]
 8005b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b3c:	68fa      	ldr	r2, [r7, #12]
 8005b3e:	6852      	ldr	r2, [r2, #4]
 8005b40:	6a12      	ldr	r2, [r2, #32]
 8005b42:	4610      	mov	r0, r2
 8005b44:	4798      	blx	r3
 8005b46:	4603      	mov	r3, r0
 8005b48:	77fb      	strb	r3, [r7, #31]

	if (calculateEndRx_() < (((uintptr_t)curCmd_->_payload) + (size - 1)))
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b50:	f103 02ff 	add.w	r2, r3, #255	@ 0xff
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	6a1b      	ldr	r3, [r3, #32]
 8005b5a:	6a1b      	ldr	r3, [r3, #32]
 8005b5c:	4619      	mov	r1, r3
 8005b5e:	79fb      	ldrb	r3, [r7, #7]
 8005b60:	440b      	add	r3, r1
 8005b62:	3b01      	subs	r3, #1
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d266      	bcs.n	8005c36 <SerialAPI_ReadBuff+0x110>
	{
 8005b68:	466b      	mov	r3, sp
 8005b6a:	461e      	mov	r6, r3
		ui8 buffTemp [size];
 8005b6c:	79f9      	ldrb	r1, [r7, #7]
 8005b6e:	460b      	mov	r3, r1
 8005b70:	3b01      	subs	r3, #1
 8005b72:	61bb      	str	r3, [r7, #24]
 8005b74:	b2cb      	uxtb	r3, r1
 8005b76:	2200      	movs	r2, #0
 8005b78:	4698      	mov	r8, r3
 8005b7a:	4691      	mov	r9, r2
 8005b7c:	f04f 0200 	mov.w	r2, #0
 8005b80:	f04f 0300 	mov.w	r3, #0
 8005b84:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b88:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b8c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b90:	b2cb      	uxtb	r3, r1
 8005b92:	2200      	movs	r2, #0
 8005b94:	461c      	mov	r4, r3
 8005b96:	4615      	mov	r5, r2
 8005b98:	f04f 0200 	mov.w	r2, #0
 8005b9c:	f04f 0300 	mov.w	r3, #0
 8005ba0:	00eb      	lsls	r3, r5, #3
 8005ba2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ba6:	00e2      	lsls	r2, r4, #3
 8005ba8:	460b      	mov	r3, r1
 8005baa:	3307      	adds	r3, #7
 8005bac:	08db      	lsrs	r3, r3, #3
 8005bae:	00db      	lsls	r3, r3, #3
 8005bb0:	ebad 0d03 	sub.w	sp, sp, r3
 8005bb4:	466b      	mov	r3, sp
 8005bb6:	3300      	adds	r3, #0
 8005bb8:	617b      	str	r3, [r7, #20]
		ui8 cutSize = (calculateEndRx_() - ((uintptr_t)curCmd_->_payload)) + 1;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	685b      	ldr	r3, [r3, #4]
 8005bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bc0:	461a      	mov	r2, r3
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	6a1b      	ldr	r3, [r3, #32]
 8005bc8:	6a1b      	ldr	r3, [r3, #32]
 8005bca:	1ad3      	subs	r3, r2, r3
 8005bcc:	74fb      	strb	r3, [r7, #19]

		memcpy(buffTemp, curCmd_->_payload, cutSize);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	6a1b      	ldr	r3, [r3, #32]
 8005bd4:	6a1b      	ldr	r3, [r3, #32]
 8005bd6:	7cfa      	ldrb	r2, [r7, #19]
 8005bd8:	4619      	mov	r1, r3
 8005bda:	6978      	ldr	r0, [r7, #20]
 8005bdc:	f002 fff2 	bl	8008bc4 <memcpy>
		curCmd_->_payload = gSBGC->_api->rxCommandBuff;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	685a      	ldr	r2, [r3, #4]
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	6a1b      	ldr	r3, [r3, #32]
 8005bea:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005bec:	621a      	str	r2, [r3, #32]
		memcpy(&buffTemp[cutSize], curCmd_->_payload, size - cutSize);
 8005bee:	7cfb      	ldrb	r3, [r7, #19]
 8005bf0:	697a      	ldr	r2, [r7, #20]
 8005bf2:	18d0      	adds	r0, r2, r3
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	6a1b      	ldr	r3, [r3, #32]
 8005bfa:	6a19      	ldr	r1, [r3, #32]
 8005bfc:	79fa      	ldrb	r2, [r7, #7]
 8005bfe:	7cfb      	ldrb	r3, [r7, #19]
 8005c00:	1ad3      	subs	r3, r2, r3
 8005c02:	461a      	mov	r2, r3
 8005c04:	f002 ffde 	bl	8008bc4 <memcpy>
		curCmd_->_payload += size - cutSize;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	6a1b      	ldr	r3, [r3, #32]
 8005c0e:	6a1a      	ldr	r2, [r3, #32]
 8005c10:	79f9      	ldrb	r1, [r7, #7]
 8005c12:	7cfb      	ldrb	r3, [r7, #19]
 8005c14:	1acb      	subs	r3, r1, r3
 8005c16:	4619      	mov	r1, r3
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	6a1b      	ldr	r3, [r3, #32]
 8005c1e:	440a      	add	r2, r1
 8005c20:	621a      	str	r2, [r3, #32]
		gSBGC->_api->convWithPM(buff, buffTemp, size, parserMap);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 8005c28:	7ffb      	ldrb	r3, [r7, #31]
 8005c2a:	79fa      	ldrb	r2, [r7, #7]
 8005c2c:	6979      	ldr	r1, [r7, #20]
 8005c2e:	68b8      	ldr	r0, [r7, #8]
 8005c30:	47a0      	blx	r4
 8005c32:	46b5      	mov	sp, r6
	}

	else
		curCmd_->_payload += gSBGC->_api->convWithPM(buff, curCmd_->_payload, size, parserMap);
}
 8005c34:	e015      	b.n	8005c62 <SerialAPI_ReadBuff+0x13c>
		curCmd_->_payload += gSBGC->_api->convWithPM(buff, curCmd_->_payload, size, parserMap);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	685b      	ldr	r3, [r3, #4]
 8005c3a:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	6a1b      	ldr	r3, [r3, #32]
 8005c42:	6a19      	ldr	r1, [r3, #32]
 8005c44:	7ffb      	ldrb	r3, [r7, #31]
 8005c46:	79fa      	ldrb	r2, [r7, #7]
 8005c48:	68b8      	ldr	r0, [r7, #8]
 8005c4a:	47a0      	blx	r4
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	4619      	mov	r1, r3
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	6a1b      	ldr	r3, [r3, #32]
 8005c56:	6a1a      	ldr	r2, [r3, #32]
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	6a1b      	ldr	r3, [r3, #32]
 8005c5e:	440a      	add	r2, r1
 8005c60:	621a      	str	r2, [r3, #32]
}
 8005c62:	bf00      	nop
 8005c64:	3724      	adds	r7, #36	@ 0x24
 8005c66:	46bd      	mov	sp, r7
 8005c68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08005c6c <SerialAPI_WriteEmptyBuff>:
 *
 *	@param	*gSBGC - serial connection descriptor
 *	@param	size - size of filled with zeros data
 */
static void SerialAPI_WriteEmptyBuff (sbgcGeneral_t *gSBGC, ui8 size)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b082      	sub	sp, #8
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
 8005c74:	460b      	mov	r3, r1
 8005c76:	70fb      	strb	r3, [r7, #3]
	serialAPI_Assert()
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	781b      	ldrb	r3, [r3, #0]
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	d14e      	bne.n	8005d20 <SerialAPI_WriteEmptyBuff+0xb4>

	if (calculateFreeTx_() < size)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d30c      	bcc.n	8005cb0 <SerialAPI_WriteEmptyBuff+0x44>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005c9e:	461a      	mov	r2, r3
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ca8:	1ad3      	subs	r3, r2, r3
 8005caa:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005cae:	e009      	b.n	8005cc4 <SerialAPI_WriteEmptyBuff+0x58>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005cb8:	461a      	mov	r2, r3
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005cc2:	1ad3      	subs	r3, r2, r3
 8005cc4:	78fa      	ldrb	r2, [r7, #3]
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	da06      	bge.n	8005cd8 <SerialAPI_WriteEmptyBuff+0x6c>
		serialAPI_Abort()
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	4798      	blx	r3
 8005cd6:	e023      	b.n	8005d20 <SerialAPI_WriteEmptyBuff+0xb4>

	memset(&curCmd_->_payload[curCmd_->_payloadSize], 0, size);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	6a1b      	ldr	r3, [r3, #32]
 8005cde:	6a1b      	ldr	r3, [r3, #32]
 8005ce0:	687a      	ldr	r2, [r7, #4]
 8005ce2:	6852      	ldr	r2, [r2, #4]
 8005ce4:	6a12      	ldr	r2, [r2, #32]
 8005ce6:	7f12      	ldrb	r2, [r2, #28]
 8005ce8:	4413      	add	r3, r2
 8005cea:	78fa      	ldrb	r2, [r7, #3]
 8005cec:	2100      	movs	r1, #0
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f002 fedb 	bl	8008aaa <memset>
	curCmd_->_payloadSize += size;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	6a1b      	ldr	r3, [r3, #32]
 8005cfa:	7f19      	ldrb	r1, [r3, #28]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	6a1b      	ldr	r3, [r3, #32]
 8005d02:	78fa      	ldrb	r2, [r7, #3]
 8005d04:	440a      	add	r2, r1
 8005d06:	b2d2      	uxtb	r2, r2
 8005d08:	771a      	strb	r2, [r3, #28]
	gSBGC->_api->txCommandBuffHead += size;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	f893 1029 	ldrb.w	r1, [r3, #41]	@ 0x29
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	78fa      	ldrb	r2, [r7, #3]
 8005d18:	440a      	add	r2, r1
 8005d1a:	b2d2      	uxtb	r2, r2
 8005d1c:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
}
 8005d20:	3708      	adds	r7, #8
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}

08005d26 <SerialAPI_SkipBytes>:
 *
 *	@param	*gSBGC - serial connection descriptor
 *	@param	size - size of skipped data
 */
static void SerialAPI_SkipBytes (sbgcGeneral_t *gSBGC, ui8 size)
{
 8005d26:	b480      	push	{r7}
 8005d28:	b085      	sub	sp, #20
 8005d2a:	af00      	add	r7, sp, #0
 8005d2c:	6078      	str	r0, [r7, #4]
 8005d2e:	460b      	mov	r3, r1
 8005d30:	70fb      	strb	r3, [r7, #3]
	if (calculateEndRx_() < (((uintptr_t)curCmd_->_payload) + size))
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d38:	f103 02ff 	add.w	r2, r3, #255	@ 0xff
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	6a1b      	ldr	r3, [r3, #32]
 8005d42:	6a1b      	ldr	r3, [r3, #32]
 8005d44:	4619      	mov	r1, r3
 8005d46:	78fb      	ldrb	r3, [r7, #3]
 8005d48:	440b      	add	r3, r1
 8005d4a:	429a      	cmp	r2, r3
 8005d4c:	d216      	bcs.n	8005d7c <SerialAPI_SkipBytes+0x56>
	{
		ui8 restSize = size - ((calculateEndRx_() - ((uintptr_t)curCmd_->_payload)) + 1);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	6a1b      	ldr	r3, [r3, #32]
 8005d54:	6a1b      	ldr	r3, [r3, #32]
 8005d56:	461a      	mov	r2, r3
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d5e:	1ad3      	subs	r3, r2, r3
 8005d60:	b2da      	uxtb	r2, r3
 8005d62:	78fb      	ldrb	r3, [r7, #3]
 8005d64:	4413      	add	r3, r2
 8005d66:	73fb      	strb	r3, [r7, #15]

		curCmd_->_payload = gSBGC->_api->rxCommandBuff + restSize;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005d6e:	7bfa      	ldrb	r2, [r7, #15]
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	685b      	ldr	r3, [r3, #4]
 8005d74:	6a1b      	ldr	r3, [r3, #32]
 8005d76:	440a      	add	r2, r1
 8005d78:	621a      	str	r2, [r3, #32]
	}

	else
		curCmd_->_payload += size;
}
 8005d7a:	e009      	b.n	8005d90 <SerialAPI_SkipBytes+0x6a>
		curCmd_->_payload += size;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	6a1b      	ldr	r3, [r3, #32]
 8005d82:	6a19      	ldr	r1, [r3, #32]
 8005d84:	78fa      	ldrb	r2, [r7, #3]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	6a1b      	ldr	r3, [r3, #32]
 8005d8c:	440a      	add	r2, r1
 8005d8e:	621a      	str	r2, [r3, #32]
}
 8005d90:	bf00      	nop
 8005d92:	3714      	adds	r7, #20
 8005d94:	46bd      	mov	sp, r7
 8005d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9a:	4770      	bx	lr

08005d9c <SerialAPI_RegisterCommand>:
 *	@param	cmdID - SBGC32 command identifier
 *	@param	thisCommandRx - command direction type
 */
static void SerialAPI_RegisterCommand (sbgcGeneral_t *gSBGC, serialAPI_CommandID_t cmdID, sbgcBoolean_t thisCommandRx
									   /** @cond */ SBGC_ADVANCED_PARAMS__ /** @endcond */ )
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b082      	sub	sp, #8
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
 8005da4:	460b      	mov	r3, r1
 8005da6:	70fb      	strb	r3, [r7, #3]
 8005da8:	4613      	mov	r3, r2
 8005daa:	70bb      	strb	r3, [r7, #2]
				return;
			}

	#endif

	if (gSBGC->_api->commandNumber >= SBGC_MAX_COMMAND_NUM)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	7e1b      	ldrb	r3, [r3, #24]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d007      	beq.n	8005dc6 <SerialAPI_RegisterCommand+0x2a>
	{
		gSBGC->_lastCommandStatus = sbgcCOMMAND_BUFFER_OVERFLOW_ERROR;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	220b      	movs	r2, #11
 8005dba:	725a      	strb	r2, [r3, #9]
		serialAPI_Error()
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	2203      	movs	r2, #3
 8005dc2:	701a      	strb	r2, [r3, #0]
 8005dc4:	e031      	b.n	8005e2a <SerialAPI_RegisterCommand+0x8e>
			}
		}

	#endif

	curCmd_ = &gSBGC->_api->commandBuff[gSBGC->_api->commandNumber];
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	695a      	ldr	r2, [r3, #20]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	685b      	ldr	r3, [r3, #4]
 8005dd0:	7e1b      	ldrb	r3, [r3, #24]
 8005dd2:	4619      	mov	r1, r3
 8005dd4:	460b      	mov	r3, r1
 8005dd6:	00db      	lsls	r3, r3, #3
 8005dd8:	440b      	add	r3, r1
 8005dda:	009b      	lsls	r3, r3, #2
 8005ddc:	4619      	mov	r1, r3
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	440a      	add	r2, r1
 8005de4:	621a      	str	r2, [r3, #32]
	gSBGC->_api->commandNumber++;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	7e1a      	ldrb	r2, [r3, #24]
 8005dec:	3201      	adds	r2, #1
 8005dee:	b2d2      	uxtb	r2, r2
 8005df0:	761a      	strb	r2, [r3, #24]

	clearCmd_(curCmd_);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	6a1b      	ldr	r3, [r3, #32]
 8005df8:	2224      	movs	r2, #36	@ 0x24
 8005dfa:	2100      	movs	r1, #0
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f002 fe54 	bl	8008aaa <memset>

	curCmd_->_CID = ++gSBGC->_api->commandTotalCount;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	69da      	ldr	r2, [r3, #28]
 8005e08:	3201      	adds	r2, #1
 8005e0a:	61da      	str	r2, [r3, #28]
 8005e0c:	687a      	ldr	r2, [r7, #4]
 8005e0e:	6852      	ldr	r2, [r2, #4]
 8005e10:	6a12      	ldr	r2, [r2, #32]
 8005e12:	69db      	ldr	r3, [r3, #28]
 8005e14:	6093      	str	r3, [r2, #8]
	curCmd_->_state = SCState_FORMING;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	6a1b      	ldr	r3, [r3, #32]
 8005e1c:	2201      	movs	r2, #1
 8005e1e:	769a      	strb	r2, [r3, #26]
	curCmd_->_commandID = cmdID;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	6a1b      	ldr	r3, [r3, #32]
 8005e26:	78fa      	ldrb	r2, [r7, #3]
 8005e28:	76da      	strb	r2, [r3, #27]
		#endif

		gSBGC->_api->commandSortFlag = sbgcFALSE;

	#endif
}
 8005e2a:	3708      	adds	r7, #8
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	bd80      	pop	{r7, pc}

08005e30 <SerialAPI_StartWrite>:
 *	@param	*gSBGC - serial connection descriptor
 *	@param	cmdID - SBGC32 command identifier
 */
static void SerialAPI_StartWrite (sbgcGeneral_t *gSBGC, serialAPI_CommandID_t cmdID
								  /** @cond */ SBGC_ADVANCED_PARAMS__ /** @endcond */ )
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b082      	sub	sp, #8
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
 8005e38:	460b      	mov	r3, r1
 8005e3a:	70fb      	strb	r3, [r7, #3]
	/* Lock all SerialAPI operations to add a new command */
	serialAPI_Lock()
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	781b      	ldrb	r3, [r3, #0]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d116      	bne.n	8005e74 <SerialAPI_StartWrite+0x44>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	701a      	strb	r2, [r3, #0]

	/* Begin to registration for a new command */
	SerialAPI_RegisterCommand(gSBGC, cmdID, sbgcFALSE SBGC_ADVANCED_ARGS__);
 8005e4e:	78fb      	ldrb	r3, [r7, #3]
 8005e50:	2200      	movs	r2, #0
 8005e52:	4619      	mov	r1, r3
 8005e54:	6878      	ldr	r0, [r7, #4]
 8005e56:	f7ff ffa1 	bl	8005d9c <SerialAPI_RegisterCommand>

	curCmd_->_payload = &gSBGC->_api->txCommandBuff[gSBGC->_api->txCommandBuffHead];
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005e68:	4619      	mov	r1, r3
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	685b      	ldr	r3, [r3, #4]
 8005e6e:	6a1b      	ldr	r3, [r3, #32]
 8005e70:	440a      	add	r2, r1
 8005e72:	621a      	str	r2, [r3, #32]
}
 8005e74:	3708      	adds	r7, #8
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}

08005e7a <SerialAPI_StartRead>:
 *	@param	*gSBGC - serial connection descriptor
 *	@param	cmdID - SBGC32 command identifier
 */
static void SerialAPI_StartRead (sbgcGeneral_t *gSBGC, serialAPI_CommandID_t cmdID
								 /** @cond */ SBGC_ADVANCED_PARAMS__ /** @endcond */ )
{
 8005e7a:	b580      	push	{r7, lr}
 8005e7c:	b082      	sub	sp, #8
 8005e7e:	af00      	add	r7, sp, #0
 8005e80:	6078      	str	r0, [r7, #4]
 8005e82:	460b      	mov	r3, r1
 8005e84:	70fb      	strb	r3, [r7, #3]
	/* The SerialAPI is always locked at here */

	serialAPI_Assert()
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	685b      	ldr	r3, [r3, #4]
 8005e8a:	781b      	ldrb	r3, [r3, #0]
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	d110      	bne.n	8005eb2 <SerialAPI_StartRead+0x38>

	/* Begin to registration for a new command */
	SerialAPI_RegisterCommand(gSBGC, cmdID, sbgcTRUE SBGC_ADVANCED_ARGS__);
 8005e90:	78fb      	ldrb	r3, [r7, #3]
 8005e92:	2201      	movs	r2, #1
 8005e94:	4619      	mov	r1, r3
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	f7ff ff80 	bl	8005d9c <SerialAPI_RegisterCommand>

	curCmd_->parameters |= SCParam_RX;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	6a1b      	ldr	r3, [r3, #32]
 8005ea2:	781a      	ldrb	r2, [r3, #0]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	6a1b      	ldr	r3, [r3, #32]
 8005eaa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005eae:	b2d2      	uxtb	r2, r2
 8005eb0:	701a      	strb	r2, [r3, #0]
}
 8005eb2:	3708      	adds	r7, #8
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bd80      	pop	{r7, pc}

08005eb8 <SerialAPI_FinishWrite>:
 *	@note	Private function
 *
 *	@param	*gSBGC - serial connection descriptor
 */
static void SerialAPI_FinishWrite (sbgcGeneral_t *gSBGC)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b082      	sub	sp, #8
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
	serialAPI_Assert()
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	781b      	ldrb	r3, [r3, #0]
 8005ec6:	2b01      	cmp	r3, #1
 8005ec8:	d116      	bne.n	8005ef8 <SerialAPI_FinishWrite+0x40>

	#if (SBGC_USES_BLOCKING_MODE)

		gSBGC->_api->process(gSBGC, 0);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005ed2:	2100      	movs	r1, #0
 8005ed4:	6878      	ldr	r0, [r7, #4]
 8005ed6:	4798      	blx	r3

		if (gSBGC->_lastSerialCommandStatus != serialAPI_TX_RX_OK)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	7a1b      	ldrb	r3, [r3, #8]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d007      	beq.n	8005ef0 <SerialAPI_FinishWrite+0x38>
		{
			gSBGC->_lastCommandStatus = sbgcCOMMAND_TX_ERROR;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2203      	movs	r2, #3
 8005ee4:	725a      	strb	r2, [r3, #9]

			/* Close SerialAPI to prevent superfluous RX command registration */
			serialAPI_Error()
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	2203      	movs	r2, #3
 8005eec:	701a      	strb	r2, [r3, #0]
 8005eee:	e003      	b.n	8005ef8 <SerialAPI_FinishWrite+0x40>
		}

		else
		{
			gSBGC->_lastCommandStatus = sbgcCOMMAND_OK;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	725a      	strb	r2, [r3, #9]
			return;
 8005ef6:	bf00      	nop
	#if (SBGC_USES_TOKENS)
		gSBGC->_api->lastCommandToken = ((sbgcCommandToken_t)curCmd_->_CID) & 0x000000FF;
	#endif

	curCmd_->_state = SCState_PREPARED;
}
 8005ef8:	3708      	adds	r7, #8
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}

08005efe <SerialAPI_FinishRead>:
 *	@note	Private function
 *
 *	@param	*gSBGC - serial connection descriptor
 */
static void SerialAPI_FinishRead (sbgcGeneral_t *gSBGC)
{
 8005efe:	b580      	push	{r7, lr}
 8005f00:	b082      	sub	sp, #8
 8005f02:	af00      	add	r7, sp, #0
 8005f04:	6078      	str	r0, [r7, #4]
	serialAPI_Assert()
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	781b      	ldrb	r3, [r3, #0]
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	d116      	bne.n	8005f3e <SerialAPI_FinishRead+0x40>

	#if (SBGC_USES_BLOCKING_MODE)

		gSBGC->_api->process(gSBGC, 0);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005f18:	2100      	movs	r1, #0
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	4798      	blx	r3

		if (gSBGC->_lastSerialCommandStatus != serialAPI_TX_RX_OK)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	7a1b      	ldrb	r3, [r3, #8]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d003      	beq.n	8005f2e <SerialAPI_FinishRead+0x30>
			gSBGC->_lastCommandStatus = sbgcCOMMAND_RX_ERROR;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2204      	movs	r2, #4
 8005f2a:	725a      	strb	r2, [r3, #9]
 8005f2c:	e002      	b.n	8005f34 <SerialAPI_FinishRead+0x36>

		else
			gSBGC->_lastCommandStatus = sbgcCOMMAND_OK;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2200      	movs	r2, #0
 8005f32:	725a      	strb	r2, [r3, #9]

		gSBGC->_api->serialAPI_Status = serialAPI_OK;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	701a      	strb	r2, [r3, #0]
		return;
 8005f3c:	bf00      	nop
		gSBGC->_api->lastCommandToken |= (((sbgcCommandToken_t)curCmd_->_CID) << 8) & 0x0000FF00;

	#endif

	curCmd_->_state = SCState_PREPARED;
}
 8005f3e:	3708      	adds	r7, #8
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}

08005f44 <SerialAPI_AbortLastCmd>:
 *	@note	Private function
 *
 *	@param	*gSBGC - serial connection descriptor
 */
static void SerialAPI_AbortLastCmd (sbgcGeneral_t *gSBGC)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b083      	sub	sp, #12
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
		if (lastCommand_.parameters & SCParam_RETAIN)
			gSBGC->_api->retainedCommandNumber--;

	#endif

	gSBGC->_api->commandNumber--;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	7e1a      	ldrb	r2, [r3, #24]
 8005f52:	3a01      	subs	r2, #1
 8005f54:	b2d2      	uxtb	r2, r2
 8005f56:	761a      	strb	r2, [r3, #24]

	gSBGC->_api->serialAPI_Status = serialAPI_ERROR;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	2203      	movs	r2, #3
 8005f5e:	701a      	strb	r2, [r3, #0]
}
 8005f60:	bf00      	nop
 8005f62:	370c      	adds	r7, #12
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr

08005f6c <PostCheckConfirmation>:
	 *			See @ref SerialAPI_AddConfirmationCommand function
	 *
	 *	@param	*gSBGC - serial connection descriptor
	 */
	static void PostCheckConfirmation (sbgcGeneral_t *gSBGC)
	{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b084      	sub	sp, #16
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
		sbgcConfirm_t *confirm = (sbgcConfirm_t*)curCmdDest_;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	6a1b      	ldr	r3, [r3, #32]
 8005f7a:	695b      	ldr	r3, [r3, #20]
 8005f7c:	60fb      	str	r3, [r7, #12]

		SerialAPI_SkipBytes(gSBGC, 1);  // Skip commandID
 8005f7e:	2101      	movs	r1, #1
 8005f80:	6878      	ldr	r0, [r7, #4]
 8005f82:	f7ff fed0 	bl	8005d26 <SerialAPI_SkipBytes>

		if (curCmd_->_commandID == CMD_CONFIRM)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	6a1b      	ldr	r3, [r3, #32]
 8005f8c:	7edb      	ldrb	r3, [r3, #27]
 8005f8e:	2b43      	cmp	r3, #67	@ 0x43
 8005f90:	d120      	bne.n	8005fd4 <PostCheckConfirmation+0x68>
		{
			if (curCmd_->_payloadSize == 2)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	6a1b      	ldr	r3, [r3, #32]
 8005f98:	7f1b      	ldrb	r3, [r3, #28]
 8005f9a:	2b02      	cmp	r3, #2
 8005f9c:	d108      	bne.n	8005fb0 <PostCheckConfirmation+0x44>
				confirm->cmdData = SerialAPI_ReadByte(gSBGC);
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f7ff fb8b 	bl	80056ba <SerialAPI_ReadByte>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	461a      	mov	r2, r3
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f8a3 2001 	strh.w	r2, [r3, #1]
 8005fae:	e00d      	b.n	8005fcc <PostCheckConfirmation+0x60>

			else if (curCmd_->_payloadSize == 3)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	6a1b      	ldr	r3, [r3, #32]
 8005fb6:	7f1b      	ldrb	r3, [r3, #28]
 8005fb8:	2b03      	cmp	r3, #3
 8005fba:	d107      	bne.n	8005fcc <PostCheckConfirmation+0x60>
				confirm->cmdData = SerialAPI_ReadWord(gSBGC);
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	f7ff fc0b 	bl	80057d8 <SerialAPI_ReadWord>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	461a      	mov	r2, r3
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	f8a3 2001 	strh.w	r2, [r3, #1]

			confirm->status = sbgcCONFIRM_RECEIVED;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	71da      	strb	r2, [r3, #7]
					DebugSBGC32_PrintMessage(gSBGC, errorCode);
				}

			#endif
		}
	}
 8005fd2:	e01c      	b.n	800600e <PostCheckConfirmation+0xa2>
		else if (curCmd_->_commandID == CMD_ERROR)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	6a1b      	ldr	r3, [r3, #32]
 8005fda:	7edb      	ldrb	r3, [r3, #27]
 8005fdc:	2bff      	cmp	r3, #255	@ 0xff
 8005fde:	d116      	bne.n	800600e <PostCheckConfirmation+0xa2>
			confirm->errorCode = SerialAPI_ReadByte(gSBGC);
 8005fe0:	6878      	ldr	r0, [r7, #4]
 8005fe2:	f7ff fb6a 	bl	80056ba <SerialAPI_ReadByte>
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	461a      	mov	r2, r3
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	705a      	strb	r2, [r3, #1]
			if (curCmd_->_payloadSize > 1)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	6a1b      	ldr	r3, [r3, #32]
 8005ff4:	7f1b      	ldrb	r3, [r3, #28]
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	d906      	bls.n	8006008 <PostCheckConfirmation+0x9c>
				SerialAPI_ReadBuff(gSBGC, confirm->errorData, 4);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	3302      	adds	r3, #2
 8005ffe:	2204      	movs	r2, #4
 8006000:	4619      	mov	r1, r3
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f7ff fd8f 	bl	8005b26 <SerialAPI_ReadBuff>
			confirm->status = sbgcCONFIRM_ERROR;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2202      	movs	r2, #2
 800600c:	71da      	strb	r2, [r3, #7]
	}
 800600e:	bf00      	nop
 8006010:	3710      	adds	r7, #16
 8006012:	46bd      	mov	sp, r7
 8006014:	bd80      	pop	{r7, pc}

08006016 <SerialAPI_AssignSystemEvent>:
 *			directly to pDestination
 *	@param	*pDestination - where the data will be written or changed
 *	@param	size - destination buffer size
 */
static void SerialAPI_AssignSystemEvent (sbgcGeneral_t *gSBGC, serialAPI_Event_t serialAPI_Event, void *pDestination, ui16 size)
{
 8006016:	b480      	push	{r7}
 8006018:	b085      	sub	sp, #20
 800601a:	af00      	add	r7, sp, #0
 800601c:	60f8      	str	r0, [r7, #12]
 800601e:	60b9      	str	r1, [r7, #8]
 8006020:	607a      	str	r2, [r7, #4]
 8006022:	807b      	strh	r3, [r7, #2]
	serialAPI_Assert()
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	781b      	ldrb	r3, [r3, #0]
 800602a:	2b01      	cmp	r3, #1
 800602c:	d10e      	bne.n	800604c <SerialAPI_AssignSystemEvent+0x36>
		if (pDestination == NULL)
			serialAPI_Abort()

	#endif

	curCmd_->_serialAPI_Event = serialAPI_Event;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	6a1b      	ldr	r3, [r3, #32]
 8006034:	68ba      	ldr	r2, [r7, #8]
 8006036:	611a      	str	r2, [r3, #16]
	curCmd_->_pDestination = pDestination;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	6a1b      	ldr	r3, [r3, #32]
 800603e:	687a      	ldr	r2, [r7, #4]
 8006040:	615a      	str	r2, [r3, #20]
	curCmd_->_destinationSize = size;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	6a1b      	ldr	r3, [r3, #32]
 8006048:	887a      	ldrh	r2, [r7, #2]
 800604a:	831a      	strh	r2, [r3, #24]
}
 800604c:	3714      	adds	r7, #20
 800604e:	46bd      	mov	sp, r7
 8006050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006054:	4770      	bx	lr
	...

08006058 <SerialAPI_AddConfirmationCommand>:
 *	@param	cmdID - identifier of the command
 *			that needs to be confirmed
 */
static void SerialAPI_AddConfirmationCommand (sbgcGeneral_t *gSBGC, sbgcConfirm_t *confirm, serialAPI_CommandID_t cmdID
											  /** @cond */ SBGC_ADVANCED_PARAMS__ /** @endcond */ )
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b084      	sub	sp, #16
 800605c:	af00      	add	r7, sp, #0
 800605e:	60f8      	str	r0, [r7, #12]
 8006060:	60b9      	str	r1, [r7, #8]
 8006062:	4613      	mov	r3, r2
 8006064:	71fb      	strb	r3, [r7, #7]
	serialAPI_Assert()
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	781b      	ldrb	r3, [r3, #0]
 800606c:	2b01      	cmp	r3, #1
 800606e:	d119      	bne.n	80060a4 <SerialAPI_AddConfirmationCommand+0x4c>

	if (confirm == SBGC_NO_CONFIRM) return;
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d015      	beq.n	80060a2 <SerialAPI_AddConfirmationCommand+0x4a>
					return;

		#endif

		/* Clear confirmation command */
		memset(confirm, 0, sizeof(sbgcConfirm_t));
 8006076:	2208      	movs	r2, #8
 8006078:	2100      	movs	r1, #0
 800607a:	68b8      	ldr	r0, [r7, #8]
 800607c:	f002 fd15 	bl	8008aaa <memset>

		/* Assign command ID to confirm */
		confirm->commandID = cmdID;
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	79fa      	ldrb	r2, [r7, #7]
 8006084:	701a      	strb	r2, [r3, #0]

		/* Start read */
		SerialAPI_StartRead(gSBGC, CMD_CONFIRM SBGC_ADVANCED_ARGS__);
 8006086:	2143      	movs	r1, #67	@ 0x43
 8006088:	68f8      	ldr	r0, [r7, #12]
 800608a:	f7ff fef6 	bl	8005e7a <SerialAPI_StartRead>
		SerialAPI_AssignSystemEvent(gSBGC, PostCheckConfirmation, confirm, sizeof(sbgcConfirm_t));
 800608e:	2308      	movs	r3, #8
 8006090:	68ba      	ldr	r2, [r7, #8]
 8006092:	4906      	ldr	r1, [pc, #24]	@ (80060ac <SerialAPI_AddConfirmationCommand+0x54>)
 8006094:	68f8      	ldr	r0, [r7, #12]
 8006096:	f7ff ffbe 	bl	8006016 <SerialAPI_AssignSystemEvent>
		SerialAPI_FinishRead(gSBGC);
 800609a:	68f8      	ldr	r0, [r7, #12]
 800609c:	f7ff ff2f 	bl	8005efe <SerialAPI_FinishRead>
 80060a0:	e000      	b.n	80060a4 <SerialAPI_AddConfirmationCommand+0x4c>
	if (confirm == SBGC_NO_CONFIRM) return;
 80060a2:	bf00      	nop

	#else
		unused_(gSBGC);
	#endif
}
 80060a4:	3710      	adds	r7, #16
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}
 80060aa:	bf00      	nop
 80060ac:	08005f6d 	.word	0x08005f6d

080060b0 <SerialAPI_DefinePayloadSize>:
 *
 *	@param	*gSBGC - serial connection descriptor
 *	@param	payloadSize - how many bytes command waits
 */
static void SerialAPI_DefinePayloadSize (sbgcGeneral_t *gSBGC, ui8 payloadSize)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b083      	sub	sp, #12
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
 80060b8:	460b      	mov	r3, r1
 80060ba:	70fb      	strb	r3, [r7, #3]
	serialAPI_Assert()
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	781b      	ldrb	r3, [r3, #0]
 80060c2:	2b01      	cmp	r3, #1
 80060c4:	d104      	bne.n	80060d0 <SerialAPI_DefinePayloadSize+0x20>

	curCmd_->_payloadSize = payloadSize;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	685b      	ldr	r3, [r3, #4]
 80060ca:	6a1b      	ldr	r3, [r3, #32]
 80060cc:	78fa      	ldrb	r2, [r7, #3]
 80060ce:	771a      	strb	r2, [r3, #28]
}
 80060d0:	370c      	adds	r7, #12
 80060d2:	46bd      	mov	sp, r7
 80060d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d8:	4770      	bx	lr

080060da <SerialAPI_LinkCommands>:
 *	@note	Private function
 *
 *	@param	*gSBGC - serial connection descriptor
 */
static void SerialAPI_LinkCommands (sbgcGeneral_t *gSBGC)
{
 80060da:	b480      	push	{r7}
 80060dc:	b083      	sub	sp, #12
 80060de:	af00      	add	r7, sp, #0
 80060e0:	6078      	str	r0, [r7, #4]
		#endif

	#else
		unused_(gSBGC);
	#endif
}
 80060e2:	bf00      	nop
 80060e4:	370c      	adds	r7, #12
 80060e6:	46bd      	mov	sp, r7
 80060e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ec:	4770      	bx	lr

080060ee <SerialAPI_Exit>:
 *	@param	*gSBGC - serial connection descriptor
 *
 *	@return	Communication status. See @ref Readme_S2
 */
static sbgcCommandStatus_t SerialAPI_Exit (sbgcGeneral_t *gSBGC)
{
 80060ee:	b480      	push	{r7}
 80060f0:	b083      	sub	sp, #12
 80060f2:	af00      	add	r7, sp, #0
 80060f4:	6078      	str	r0, [r7, #4]
	if (gSBGC->_api->serialAPI_Status == serialAPI_ERROR)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	781b      	ldrb	r3, [r3, #0]
 80060fc:	2b03      	cmp	r3, #3
 80060fe:	d106      	bne.n	800610e <SerialAPI_Exit+0x20>
	/* Check what's wrong */
	{
        serialAPI_Unlock()
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	2200      	movs	r2, #0
 8006106:	701a      	strb	r2, [r3, #0]

		/* Return error code */
		return gSBGC->_lastCommandStatus;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	7a5b      	ldrb	r3, [r3, #9]
 800610c:	e005      	b.n	800611a <SerialAPI_Exit+0x2c>

	#endif

	#if (SBGC_USES_OS_SUPPORT == sbgcOFF)

		serialAPI_Unlock()
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	685b      	ldr	r3, [r3, #4]
 8006112:	2200      	movs	r2, #0
 8006114:	701a      	strb	r2, [r3, #0]

		return gSBGC->_lastCommandStatus;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	7a5b      	ldrb	r3, [r3, #9]

	#endif
}
 800611a:	4618      	mov	r0, r3
 800611c:	370c      	adds	r7, #12
 800611e:	46bd      	mov	sp, r7
 8006120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006124:	4770      	bx	lr
	...

08006128 <PrivateSerialAPI_LinkCommandBuild>:
 *	@note	Quasi-private function
 *
 *	@param	*gSBGC - serial connection descriptor
 */
void PrivateSerialAPI_LinkCommandBuild (sbgcGeneral_t *gSBGC)
{
 8006128:	b480      	push	{r7}
 800612a:	b083      	sub	sp, #12
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
	gSBGC->_api->writeByte	= SerialAPI_WriteByte;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	685b      	ldr	r3, [r3, #4]
 8006134:	4a2c      	ldr	r2, [pc, #176]	@ (80061e8 <PrivateSerialAPI_LinkCommandBuild+0xc0>)
 8006136:	649a      	str	r2, [r3, #72]	@ 0x48
	gSBGC->_api->readByte	= SerialAPI_ReadByte;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	4a2b      	ldr	r2, [pc, #172]	@ (80061ec <PrivateSerialAPI_LinkCommandBuild+0xc4>)
 800613e:	655a      	str	r2, [r3, #84]	@ 0x54
	gSBGC->_api->writeWord	= SerialAPI_WriteWord;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	4a2a      	ldr	r2, [pc, #168]	@ (80061f0 <PrivateSerialAPI_LinkCommandBuild+0xc8>)
 8006146:	64da      	str	r2, [r3, #76]	@ 0x4c
	gSBGC->_api->readWord	= SerialAPI_ReadWord;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	4a29      	ldr	r2, [pc, #164]	@ (80061f4 <PrivateSerialAPI_LinkCommandBuild+0xcc>)
 800614e:	659a      	str	r2, [r3, #88]	@ 0x58
	gSBGC->_api->writeLong	= SerialAPI_WriteLong;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	4a28      	ldr	r2, [pc, #160]	@ (80061f8 <PrivateSerialAPI_LinkCommandBuild+0xd0>)
 8006156:	651a      	str	r2, [r3, #80]	@ 0x50
	gSBGC->_api->readLong	= SerialAPI_ReadLong;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	4a27      	ldr	r2, [pc, #156]	@ (80061fc <PrivateSerialAPI_LinkCommandBuild+0xd4>)
 800615e:	65da      	str	r2, [r3, #92]	@ 0x5c
	gSBGC->_api->writeBuff	= SerialAPI_WriteBuff;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	4a26      	ldr	r2, [pc, #152]	@ (8006200 <PrivateSerialAPI_LinkCommandBuild+0xd8>)
 8006166:	661a      	str	r2, [r3, #96]	@ 0x60
	gSBGC->_api->readBuff	= SerialAPI_ReadBuff;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	4a25      	ldr	r2, [pc, #148]	@ (8006204 <PrivateSerialAPI_LinkCommandBuild+0xdc>)
 800616e:	665a      	str	r2, [r3, #100]	@ 0x64
	gSBGC->_api->writeEmptyBuff
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	685b      	ldr	r3, [r3, #4]
							= SerialAPI_WriteEmptyBuff;
 8006174:	4a24      	ldr	r2, [pc, #144]	@ (8006208 <PrivateSerialAPI_LinkCommandBuild+0xe0>)
 8006176:	669a      	str	r2, [r3, #104]	@ 0x68
	gSBGC->_api->skipBytes	= SerialAPI_SkipBytes;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	4a23      	ldr	r2, [pc, #140]	@ (800620c <PrivateSerialAPI_LinkCommandBuild+0xe4>)
 800617e:	66da      	str	r2, [r3, #108]	@ 0x6c
	gSBGC->_api->startWrite	= SerialAPI_StartWrite;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	685b      	ldr	r3, [r3, #4]
 8006184:	4a22      	ldr	r2, [pc, #136]	@ (8006210 <PrivateSerialAPI_LinkCommandBuild+0xe8>)
 8006186:	671a      	str	r2, [r3, #112]	@ 0x70
	gSBGC->_api->startRead	= SerialAPI_StartRead;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	4a21      	ldr	r2, [pc, #132]	@ (8006214 <PrivateSerialAPI_LinkCommandBuild+0xec>)
 800618e:	675a      	str	r2, [r3, #116]	@ 0x74
	gSBGC->_api->finishWrite
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	685b      	ldr	r3, [r3, #4]
							= SerialAPI_FinishWrite;
 8006194:	4a20      	ldr	r2, [pc, #128]	@ (8006218 <PrivateSerialAPI_LinkCommandBuild+0xf0>)
 8006196:	679a      	str	r2, [r3, #120]	@ 0x78
	gSBGC->_api->finishRead	= SerialAPI_FinishRead;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	4a1f      	ldr	r2, [pc, #124]	@ (800621c <PrivateSerialAPI_LinkCommandBuild+0xf4>)
 800619e:	67da      	str	r2, [r3, #124]	@ 0x7c
	gSBGC->_api->abortLast	= SerialAPI_AbortLastCmd;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	4a1e      	ldr	r2, [pc, #120]	@ (8006220 <PrivateSerialAPI_LinkCommandBuild+0xf8>)
 80061a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
	gSBGC->_api->addConfirm	= SerialAPI_AddConfirmationCommand;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	4a1d      	ldr	r2, [pc, #116]	@ (8006224 <PrivateSerialAPI_LinkCommandBuild+0xfc>)
 80061b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	gSBGC->_api->assignEvent
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	685b      	ldr	r3, [r3, #4]
							= SerialAPI_AssignSystemEvent;
 80061b8:	4a1b      	ldr	r2, [pc, #108]	@ (8006228 <PrivateSerialAPI_LinkCommandBuild+0x100>)
 80061ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
	gSBGC->_api->definePayload
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	685b      	ldr	r3, [r3, #4]
							= SerialAPI_DefinePayloadSize;
 80061c2:	4a1a      	ldr	r2, [pc, #104]	@ (800622c <PrivateSerialAPI_LinkCommandBuild+0x104>)
 80061c4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	gSBGC->_api->link		= SerialAPI_LinkCommands;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	4a18      	ldr	r2, [pc, #96]	@ (8006230 <PrivateSerialAPI_LinkCommandBuild+0x108>)
 80061ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	gSBGC->_api->exit		= SerialAPI_Exit;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	685b      	ldr	r3, [r3, #4]
 80061d6:	4a17      	ldr	r2, [pc, #92]	@ (8006234 <PrivateSerialAPI_LinkCommandBuild+0x10c>)
 80061d8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 80061dc:	bf00      	nop
 80061de:	370c      	adds	r7, #12
 80061e0:	46bd      	mov	sp, r7
 80061e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e6:	4770      	bx	lr
 80061e8:	080055ff 	.word	0x080055ff
 80061ec:	080056bb 	.word	0x080056bb
 80061f0:	0800570f 	.word	0x0800570f
 80061f4:	080057d9 	.word	0x080057d9
 80061f8:	0800589b 	.word	0x0800589b
 80061fc:	08005963 	.word	0x08005963
 8006200:	08005a57 	.word	0x08005a57
 8006204:	08005b27 	.word	0x08005b27
 8006208:	08005c6d 	.word	0x08005c6d
 800620c:	08005d27 	.word	0x08005d27
 8006210:	08005e31 	.word	0x08005e31
 8006214:	08005e7b 	.word	0x08005e7b
 8006218:	08005eb9 	.word	0x08005eb9
 800621c:	08005eff 	.word	0x08005eff
 8006220:	08005f45 	.word	0x08005f45
 8006224:	08006059 	.word	0x08006059
 8006228:	08006017 	.word	0x08006017
 800622c:	080060b1 	.word	0x080060b1
 8006230:	080060db 	.word	0x080060db
 8006234:	080060ef 	.word	0x080060ef

08006238 <SerialAPI_CRC16_Calculate>:
	 *	@param	length - size of data buffer
	 *
	 *	@return	Calculated checksum
	 */
	static ui16 SerialAPI_CRC16_Calculate (ui8 const *data, ui16 length)
	{
 8006238:	b480      	push	{r7}
 800623a:	b085      	sub	sp, #20
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
 8006240:	460b      	mov	r3, r1
 8006242:	807b      	strh	r3, [r7, #2]
		ui16 CRC_Register = 0;
 8006244:	2300      	movs	r3, #0
 8006246:	81fb      	strh	r3, [r7, #14]
		ui8 shiftRegister, dataBit, CRC_Bit;

		for (ui16 i = 0; i < length; i++)
 8006248:	2300      	movs	r3, #0
 800624a:	817b      	strh	r3, [r7, #10]
 800624c:	e02a      	b.n	80062a4 <SerialAPI_CRC16_Calculate+0x6c>
		{
			for (shiftRegister = 1; shiftRegister > 0; shiftRegister <<= 1)
 800624e:	2301      	movs	r3, #1
 8006250:	737b      	strb	r3, [r7, #13]
 8006252:	e021      	b.n	8006298 <SerialAPI_CRC16_Calculate+0x60>
			{
				dataBit = (data[i] & shiftRegister) ? 1 : 0;
 8006254:	897b      	ldrh	r3, [r7, #10]
 8006256:	687a      	ldr	r2, [r7, #4]
 8006258:	4413      	add	r3, r2
 800625a:	781a      	ldrb	r2, [r3, #0]
 800625c:	7b7b      	ldrb	r3, [r7, #13]
 800625e:	4013      	ands	r3, r2
 8006260:	b2db      	uxtb	r3, r3
 8006262:	2b00      	cmp	r3, #0
 8006264:	bf14      	ite	ne
 8006266:	2301      	movne	r3, #1
 8006268:	2300      	moveq	r3, #0
 800626a:	b2db      	uxtb	r3, r3
 800626c:	727b      	strb	r3, [r7, #9]
				CRC_Bit = CRC_Register >> 15;
 800626e:	89fb      	ldrh	r3, [r7, #14]
 8006270:	0bdb      	lsrs	r3, r3, #15
 8006272:	b29b      	uxth	r3, r3
 8006274:	723b      	strb	r3, [r7, #8]
				CRC_Register <<= 1;
 8006276:	89fb      	ldrh	r3, [r7, #14]
 8006278:	005b      	lsls	r3, r3, #1
 800627a:	81fb      	strh	r3, [r7, #14]

				if (dataBit != CRC_Bit)
 800627c:	7a7a      	ldrb	r2, [r7, #9]
 800627e:	7a3b      	ldrb	r3, [r7, #8]
 8006280:	429a      	cmp	r2, r3
 8006282:	d006      	beq.n	8006292 <SerialAPI_CRC16_Calculate+0x5a>
					CRC_Register ^= SBGC_CRC16_POLYNOM;
 8006284:	89fb      	ldrh	r3, [r7, #14]
 8006286:	f483 43ff 	eor.w	r3, r3, #32640	@ 0x7f80
 800628a:	f083 037a 	eor.w	r3, r3, #122	@ 0x7a
 800628e:	43db      	mvns	r3, r3
 8006290:	81fb      	strh	r3, [r7, #14]
			for (shiftRegister = 1; shiftRegister > 0; shiftRegister <<= 1)
 8006292:	7b7b      	ldrb	r3, [r7, #13]
 8006294:	005b      	lsls	r3, r3, #1
 8006296:	737b      	strb	r3, [r7, #13]
 8006298:	7b7b      	ldrb	r3, [r7, #13]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d1da      	bne.n	8006254 <SerialAPI_CRC16_Calculate+0x1c>
		for (ui16 i = 0; i < length; i++)
 800629e:	897b      	ldrh	r3, [r7, #10]
 80062a0:	3301      	adds	r3, #1
 80062a2:	817b      	strh	r3, [r7, #10]
 80062a4:	897a      	ldrh	r2, [r7, #10]
 80062a6:	887b      	ldrh	r3, [r7, #2]
 80062a8:	429a      	cmp	r2, r3
 80062aa:	d3d0      	bcc.n	800624e <SerialAPI_CRC16_Calculate+0x16>
			}
		}

		return CRC_Register;
 80062ac:	89fb      	ldrh	r3, [r7, #14]
	}
 80062ae:	4618      	mov	r0, r3
 80062b0:	3714      	adds	r7, #20
 80062b2:	46bd      	mov	sp, r7
 80062b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b8:	4770      	bx	lr

080062ba <SBGC32_TX>:
 *	@note	Private function
 *
 *	@param	*gSBGC - serial connection descriptor
 */
static void SBGC32_TX (sbgcGeneral_t *gSBGC)
{
 80062ba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80062be:	b089      	sub	sp, #36	@ 0x24
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
 80062c4:	466b      	mov	r3, sp
 80062c6:	461e      	mov	r6, r3
	ui8 dataBuff [gSBGC->_api->currentSerialCommand->_payloadSize + SBGC_SERVICE_BYTES_NUM];
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	6a1b      	ldr	r3, [r3, #32]
 80062ce:	7f1b      	ldrb	r3, [r3, #28]
 80062d0:	1d99      	adds	r1, r3, #6
 80062d2:	1e4b      	subs	r3, r1, #1
 80062d4:	61bb      	str	r3, [r7, #24]
 80062d6:	460a      	mov	r2, r1
 80062d8:	2300      	movs	r3, #0
 80062da:	4690      	mov	r8, r2
 80062dc:	4699      	mov	r9, r3
 80062de:	f04f 0200 	mov.w	r2, #0
 80062e2:	f04f 0300 	mov.w	r3, #0
 80062e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80062ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80062ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80062f2:	460a      	mov	r2, r1
 80062f4:	2300      	movs	r3, #0
 80062f6:	4614      	mov	r4, r2
 80062f8:	461d      	mov	r5, r3
 80062fa:	f04f 0200 	mov.w	r2, #0
 80062fe:	f04f 0300 	mov.w	r3, #0
 8006302:	00eb      	lsls	r3, r5, #3
 8006304:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006308:	00e2      	lsls	r2, r4, #3
 800630a:	460b      	mov	r3, r1
 800630c:	3307      	adds	r3, #7
 800630e:	08db      	lsrs	r3, r3, #3
 8006310:	00db      	lsls	r3, r3, #3
 8006312:	ebad 0d03 	sub.w	sp, sp, r3
 8006316:	466b      	mov	r3, sp
 8006318:	3300      	adds	r3, #0
 800631a:	617b      	str	r3, [r7, #20]

	/* Forming the command */
	dataBuff[0] = (SBGC_PROTOCOL_VERSION - 1) ? SBGC_P2_START_CHARACTER : SBGC_P1_START_CHARACTER;
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	2224      	movs	r2, #36	@ 0x24
 8006320:	701a      	strb	r2, [r3, #0]
	dataBuff[1] = gSBGC->_api->currentSerialCommand->_commandID;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	6a1b      	ldr	r3, [r3, #32]
 8006328:	7eda      	ldrb	r2, [r3, #27]
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	705a      	strb	r2, [r3, #1]
	dataBuff[2] = gSBGC->_api->currentSerialCommand->_payloadSize;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	6a1b      	ldr	r3, [r3, #32]
 8006334:	7f1a      	ldrb	r2, [r3, #28]
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	709a      	strb	r2, [r3, #2]
	dataBuff[3] = dataBuff[1] + dataBuff[2];  // No need Modulo256 calculation
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	785a      	ldrb	r2, [r3, #1]
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	789b      	ldrb	r3, [r3, #2]
 8006342:	4413      	add	r3, r2
 8006344:	b2da      	uxtb	r2, r3
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	70da      	strb	r2, [r3, #3]

	memcpy(&dataBuff[4], gSBGC->_api->currentSerialCommand->_payload, gSBGC->_api->currentSerialCommand->_payloadSize);
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	1d18      	adds	r0, r3, #4
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	6a1b      	ldr	r3, [r3, #32]
 8006354:	6a19      	ldr	r1, [r3, #32]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	6a1b      	ldr	r3, [r3, #32]
 800635c:	7f1b      	ldrb	r3, [r3, #28]
 800635e:	461a      	mov	r2, r3
 8006360:	f002 fc30 	bl	8008bc4 <memcpy>

	/* ui8 size = real size current gSBGC->_api->currentSerialCommand */
	ui8 size = gSBGC->_api->currentSerialCommand->_payloadSize + SBGC_SERVICE_BYTES_NUM;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	6a1b      	ldr	r3, [r3, #32]
 800636a:	7f1b      	ldrb	r3, [r3, #28]
 800636c:	3306      	adds	r3, #6
 800636e:	74fb      	strb	r3, [r7, #19]
		dataBuff[4 + gSBGC->_api->currentSerialCommand->_payloadSize] =
				SerialAPI_Modulo256_Calculate(gSBGC->_api->currentSerialCommand->_payload, gSBGC->_api->currentSerialCommand->_payloadSize);

	#else  // V.2

		ui16 CRC16_Res = SerialAPI_CRC16_Calculate(&dataBuff[1], (4 + gSBGC->_api->currentSerialCommand->_payloadSize) - 1);
 8006370:	697b      	ldr	r3, [r7, #20]
 8006372:	1c5a      	adds	r2, r3, #1
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	6a1b      	ldr	r3, [r3, #32]
 800637a:	7f1b      	ldrb	r3, [r3, #28]
 800637c:	3303      	adds	r3, #3
 800637e:	b29b      	uxth	r3, r3
 8006380:	4619      	mov	r1, r3
 8006382:	4610      	mov	r0, r2
 8006384:	f7ff ff58 	bl	8006238 <SerialAPI_CRC16_Calculate>
 8006388:	4603      	mov	r3, r0
 800638a:	817b      	strh	r3, [r7, #10]
		memcpy(&dataBuff[4 + gSBGC->_api->currentSerialCommand->_payloadSize], &CRC16_Res, sizeof(CRC16_Res));
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	6a1b      	ldr	r3, [r3, #32]
 8006392:	7f1b      	ldrb	r3, [r3, #28]
 8006394:	3304      	adds	r3, #4
 8006396:	697a      	ldr	r2, [r7, #20]
 8006398:	4413      	add	r3, r2
 800639a:	897a      	ldrh	r2, [r7, #10]
 800639c:	801a      	strh	r2, [r3, #0]

	#endif

	/* Transmit now */
	ui8 txStatus = gSBGC->_ll->drvTx(gSBGC->_ll->drv, dataBuff, size);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	689b      	ldr	r3, [r3, #8]
 80063a4:	687a      	ldr	r2, [r7, #4]
 80063a6:	6812      	ldr	r2, [r2, #0]
 80063a8:	6810      	ldr	r0, [r2, #0]
 80063aa:	7cfa      	ldrb	r2, [r7, #19]
 80063ac:	b292      	uxth	r2, r2
 80063ae:	6979      	ldr	r1, [r7, #20]
 80063b0:	4798      	blx	r3
 80063b2:	4603      	mov	r3, r0
 80063b4:	77fb      	strb	r3, [r7, #31]
		{

	#else

		/* Launch timer */
		sbgcTicks_t launchTime = serialAPI_GetTick();
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	4798      	blx	r3
 80063be:	60f8      	str	r0, [r7, #12]

		while (((serialAPI_GetTick() - launchTime) < gSBGC->_api->currentSerialCommand->timeout) && (txStatus != SBGC_DRV_TX_OK_FLAG))
 80063c0:	e00e      	b.n	80063e0 <SBGC32_TX+0x126>
		/* Try to transmit the command while its time isn't over */
		{
			txStatus = gSBGC->_ll->drvTx(gSBGC->_ll->drv, dataBuff, size);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	689b      	ldr	r3, [r3, #8]
 80063c8:	687a      	ldr	r2, [r7, #4]
 80063ca:	6812      	ldr	r2, [r2, #0]
 80063cc:	6810      	ldr	r0, [r2, #0]
 80063ce:	7cfa      	ldrb	r2, [r7, #19]
 80063d0:	b292      	uxth	r2, r2
 80063d2:	6979      	ldr	r1, [r7, #20]
 80063d4:	4798      	blx	r3
 80063d6:	4603      	mov	r3, r0
 80063d8:	77fb      	strb	r3, [r7, #31]

			/* Enter to user's waiting handler */
			SerialAPI_CommandWaitingHandler(gSBGC);
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	f001 fb3c 	bl	8007a58 <SerialAPI_CommandWaitingHandler>
		while (((serialAPI_GetTick() - launchTime) < gSBGC->_api->currentSerialCommand->timeout) && (txStatus != SBGC_DRV_TX_OK_FLAG))
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	4798      	blx	r3
 80063e8:	4602      	mov	r2, r0
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	1ad2      	subs	r2, r2, r3
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	6a1b      	ldr	r3, [r3, #32]
 80063f4:	685b      	ldr	r3, [r3, #4]
 80063f6:	429a      	cmp	r2, r3
 80063f8:	d202      	bcs.n	8006400 <SBGC32_TX+0x146>
 80063fa:	7ffb      	ldrb	r3, [r7, #31]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d1e0      	bne.n	80063c2 <SBGC32_TX+0x108>
		}

		if (txStatus != SBGC_DRV_TX_OK_FLAG)
 8006400:	7ffb      	ldrb	r3, [r7, #31]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d007      	beq.n	8006416 <SBGC32_TX+0x15c>
		{

	#endif

			gSBGC->_lastSerialCommandStatus = serialAPI_TX_BUS_BUSY_ERROR;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2202      	movs	r2, #2
 800640a:	721a      	strb	r2, [r3, #8]

			/* Enter to user's waiting handler */
			SerialAPI_CommandWaitingHandler(gSBGC);
 800640c:	6878      	ldr	r0, [r7, #4]
 800640e:	f001 fb23 	bl	8007a58 <SerialAPI_CommandWaitingHandler>

			return;
 8006412:	46b5      	mov	sp, r6
 8006414:	e003      	b.n	800641e <SBGC32_TX+0x164>
		}

	/* Command was transmitted fine */
	gSBGC->_lastSerialCommandStatus = serialAPI_TX_RX_OK;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	721a      	strb	r2, [r3, #8]
 800641c:	46b5      	mov	sp, r6
}
 800641e:	3724      	adds	r7, #36	@ 0x24
 8006420:	46bd      	mov	sp, r7
 8006422:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08006428 <SBGC32_RX>:
 *	@note	Private function
 *
 *	@param	*gSBGC - serial connection descriptor
 */
static void SBGC32_RX (sbgcGeneral_t *gSBGC)
{
 8006428:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800642c:	b089      	sub	sp, #36	@ 0x24
 800642e:	af00      	add	r7, sp, #0
 8006430:	6078      	str	r0, [r7, #4]
	/* Parser initializing */
	static ui8 headBuff [3];  /* Header buffer:
	headBuff[0] is command ID || headBuff[1] is payload size || headBuff[2] is header checksum */

	ui8 startSymSample = (SBGC_PROTOCOL_VERSION - 1) ? SBGC_P2_START_CHARACTER : SBGC_P1_START_CHARACTER;
 8006432:	2324      	movs	r3, #36	@ 0x24
 8006434:	777b      	strb	r3, [r7, #29]
		// Next - a command received OK

	}	parserState = STATE_IDLE;

	/* Start parse */
	switch (parserState)
 8006436:	4b93      	ldr	r3, [pc, #588]	@ (8006684 <SBGC32_RX+0x25c>)
 8006438:	781b      	ldrb	r3, [r3, #0]
 800643a:	2b03      	cmp	r3, #3
 800643c:	d07b      	beq.n	8006536 <SBGC32_RX+0x10e>
 800643e:	2b03      	cmp	r3, #3
 8006440:	f300 811c 	bgt.w	800667c <SBGC32_RX+0x254>
 8006444:	2b01      	cmp	r3, #1
 8006446:	dc02      	bgt.n	800644e <SBGC32_RX+0x26>
 8006448:	2b00      	cmp	r3, #0
 800644a:	da03      	bge.n	8006454 <SBGC32_RX+0x2c>
 800644c:	e116      	b.n	800667c <SBGC32_RX+0x254>
 800644e:	2b02      	cmp	r3, #2
 8006450:	d02e      	beq.n	80064b0 <SBGC32_RX+0x88>
 8006452:	e113      	b.n	800667c <SBGC32_RX+0x254>
	{
		/* Waiting start byte */
		case STATE_IDLE :
		case STATE_RESYNC :
		{
			availableBytes = gSBGC->_ll->drvAvailableBytes(gSBGC->_ll->drv);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	691b      	ldr	r3, [r3, #16]
 800645a:	687a      	ldr	r2, [r7, #4]
 800645c:	6812      	ldr	r2, [r2, #0]
 800645e:	6812      	ldr	r2, [r2, #0]
 8006460:	4610      	mov	r0, r2
 8006462:	4798      	blx	r3
 8006464:	4603      	mov	r3, r0
 8006466:	837b      	strh	r3, [r7, #26]

			if (availableBytes && (availableBytes != SBGC_RX_BUFFER_OVERFLOW_FLAG))
 8006468:	8b7b      	ldrh	r3, [r7, #26]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d018      	beq.n	80064a0 <SBGC32_RX+0x78>
 800646e:	8b7b      	ldrh	r3, [r7, #26]
 8006470:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006474:	4293      	cmp	r3, r2
 8006476:	d013      	beq.n	80064a0 <SBGC32_RX+0x78>
			{
				ui8 startSym = 0;
 8006478:	2300      	movs	r3, #0
 800647a:	737b      	strb	r3, [r7, #13]

				gSBGC->_ll->drvRx(gSBGC->_ll->drv, &startSym);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	68db      	ldr	r3, [r3, #12]
 8006482:	687a      	ldr	r2, [r7, #4]
 8006484:	6812      	ldr	r2, [r2, #0]
 8006486:	6812      	ldr	r2, [r2, #0]
 8006488:	f107 010d 	add.w	r1, r7, #13
 800648c:	4610      	mov	r0, r2
 800648e:	4798      	blx	r3

				if (startSym != startSymSample)
 8006490:	7b7b      	ldrb	r3, [r7, #13]
 8006492:	7f7a      	ldrb	r2, [r7, #29]
 8006494:	429a      	cmp	r2, r3
 8006496:	d007      	beq.n	80064a8 <SBGC32_RX+0x80>
				{
					gSBGC->_lastSerialCommandStatus = serialAPI_RX_EMPTY_BUFF_ERROR;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2203      	movs	r2, #3
 800649c:	721a      	strb	r2, [r3, #8]
 800649e:	e0ed      	b.n	800667c <SBGC32_RX+0x254>
				}
			}

			else
			{
				gSBGC->_lastSerialCommandStatus = serialAPI_RX_EMPTY_BUFF_ERROR;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2203      	movs	r2, #3
 80064a4:	721a      	strb	r2, [r3, #8]
				break;
 80064a6:	e0e9      	b.n	800667c <SBGC32_RX+0x254>
			{
 80064a8:	bf00      	nop
			}

			parserState = STATE_CHECK_HEADER;
 80064aa:	4b76      	ldr	r3, [pc, #472]	@ (8006684 <SBGC32_RX+0x25c>)
 80064ac:	2202      	movs	r2, #2
 80064ae:	701a      	strb	r2, [r3, #0]
		}

		/* Waiting whole header */
		case STATE_CHECK_HEADER :
		{
			availableBytes = gSBGC->_ll->drvAvailableBytes(gSBGC->_ll->drv);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	691b      	ldr	r3, [r3, #16]
 80064b6:	687a      	ldr	r2, [r7, #4]
 80064b8:	6812      	ldr	r2, [r2, #0]
 80064ba:	6812      	ldr	r2, [r2, #0]
 80064bc:	4610      	mov	r0, r2
 80064be:	4798      	blx	r3
 80064c0:	4603      	mov	r3, r0
 80064c2:	837b      	strh	r3, [r7, #26]

			if ((availableBytes >= 3) && (availableBytes != SBGC_RX_BUFFER_OVERFLOW_FLAG))
 80064c4:	8b7b      	ldrh	r3, [r7, #26]
 80064c6:	2b02      	cmp	r3, #2
 80064c8:	d919      	bls.n	80064fe <SBGC32_RX+0xd6>
 80064ca:	8b7b      	ldrh	r3, [r7, #26]
 80064cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d014      	beq.n	80064fe <SBGC32_RX+0xd6>
				for (ui8 i = 0; i < 3; i++)
 80064d4:	2300      	movs	r3, #0
 80064d6:	77fb      	strb	r3, [r7, #31]
 80064d8:	e00d      	b.n	80064f6 <SBGC32_RX+0xce>
					gSBGC->_ll->drvRx(gSBGC->_ll->drv, &headBuff[i]);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	68db      	ldr	r3, [r3, #12]
 80064e0:	687a      	ldr	r2, [r7, #4]
 80064e2:	6812      	ldr	r2, [r2, #0]
 80064e4:	6810      	ldr	r0, [r2, #0]
 80064e6:	7ffa      	ldrb	r2, [r7, #31]
 80064e8:	4967      	ldr	r1, [pc, #412]	@ (8006688 <SBGC32_RX+0x260>)
 80064ea:	440a      	add	r2, r1
 80064ec:	4611      	mov	r1, r2
 80064ee:	4798      	blx	r3
				for (ui8 i = 0; i < 3; i++)
 80064f0:	7ffb      	ldrb	r3, [r7, #31]
 80064f2:	3301      	adds	r3, #1
 80064f4:	77fb      	strb	r3, [r7, #31]
 80064f6:	7ffb      	ldrb	r3, [r7, #31]
 80064f8:	2b02      	cmp	r3, #2
 80064fa:	d9ee      	bls.n	80064da <SBGC32_RX+0xb2>
 80064fc:	e003      	b.n	8006506 <SBGC32_RX+0xde>

			else
			/* The parser could not read the next 3 header bytes. Try again in the next time */
			{
				gSBGC->_lastSerialCommandStatus = serialAPI_RX_BUFFER_REALTIME_ERROR;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2204      	movs	r2, #4
 8006502:	721a      	strb	r2, [r3, #8]
				break;
 8006504:	e0ba      	b.n	800667c <SBGC32_RX+0x254>
			}

			if (((headBuff[0] + headBuff[1]) % 256 != headBuff[2]) ||
 8006506:	4b60      	ldr	r3, [pc, #384]	@ (8006688 <SBGC32_RX+0x260>)
 8006508:	781a      	ldrb	r2, [r3, #0]
 800650a:	4b5f      	ldr	r3, [pc, #380]	@ (8006688 <SBGC32_RX+0x260>)
 800650c:	785b      	ldrb	r3, [r3, #1]
 800650e:	4413      	add	r3, r2
 8006510:	b2da      	uxtb	r2, r3
 8006512:	4b5d      	ldr	r3, [pc, #372]	@ (8006688 <SBGC32_RX+0x260>)
 8006514:	789b      	ldrb	r3, [r3, #2]
 8006516:	429a      	cmp	r2, r3
 8006518:	d103      	bne.n	8006522 <SBGC32_RX+0xfa>
				(headBuff[0] == 0))
 800651a:	4b5b      	ldr	r3, [pc, #364]	@ (8006688 <SBGC32_RX+0x260>)
 800651c:	781b      	ldrb	r3, [r3, #0]
			if (((headBuff[0] + headBuff[1]) % 256 != headBuff[2]) ||
 800651e:	2b00      	cmp	r3, #0
 8006520:	d106      	bne.n	8006530 <SBGC32_RX+0x108>
			/* The header checksum is wrong. Break this command and look forward for a new command */
			{
				gSBGC->_lastSerialCommandStatus = serialAPI_RX_HEADER_CHECKSUM_ERROR;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2205      	movs	r2, #5
 8006526:	721a      	strb	r2, [r3, #8]
				parserState = STATE_RESYNC;
 8006528:	4b56      	ldr	r3, [pc, #344]	@ (8006684 <SBGC32_RX+0x25c>)
 800652a:	2201      	movs	r2, #1
 800652c:	701a      	strb	r2, [r3, #0]
				break;
 800652e:	e0a5      	b.n	800667c <SBGC32_RX+0x254>
			}

			parserState = STATE_CHECK_PAYLOAD;
 8006530:	4b54      	ldr	r3, [pc, #336]	@ (8006684 <SBGC32_RX+0x25c>)
 8006532:	2203      	movs	r2, #3
 8006534:	701a      	strb	r2, [r3, #0]
			/* Passing to the next state */
		}

		/* Waiting whole payload and checksum */
		case STATE_CHECK_PAYLOAD :
		{
 8006536:	466b      	mov	r3, sp
 8006538:	461e      	mov	r6, r3
			ui8 checksumSize = SBGC_PROTOCOL_VERSION;
 800653a:	2302      	movs	r3, #2
 800653c:	767b      	strb	r3, [r7, #25]
			ui8 complexBuff [sizeof(headBuff) + headBuff[1] + checksumSize];  // (Header + payloadSize + checksum) buffer
 800653e:	4b52      	ldr	r3, [pc, #328]	@ (8006688 <SBGC32_RX+0x260>)
 8006540:	785b      	ldrb	r3, [r3, #1]
 8006542:	461a      	mov	r2, r3
 8006544:	7e7b      	ldrb	r3, [r7, #25]
 8006546:	4413      	add	r3, r2
 8006548:	1cd9      	adds	r1, r3, #3
 800654a:	460b      	mov	r3, r1
 800654c:	3b01      	subs	r3, #1
 800654e:	617b      	str	r3, [r7, #20]
 8006550:	2300      	movs	r3, #0
 8006552:	4688      	mov	r8, r1
 8006554:	4699      	mov	r9, r3
 8006556:	f04f 0200 	mov.w	r2, #0
 800655a:	f04f 0300 	mov.w	r3, #0
 800655e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006562:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006566:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800656a:	2300      	movs	r3, #0
 800656c:	460c      	mov	r4, r1
 800656e:	461d      	mov	r5, r3
 8006570:	f04f 0200 	mov.w	r2, #0
 8006574:	f04f 0300 	mov.w	r3, #0
 8006578:	00eb      	lsls	r3, r5, #3
 800657a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800657e:	00e2      	lsls	r2, r4, #3
 8006580:	1dcb      	adds	r3, r1, #7
 8006582:	08db      	lsrs	r3, r3, #3
 8006584:	00db      	lsls	r3, r3, #3
 8006586:	ebad 0d03 	sub.w	sp, sp, r3
 800658a:	466b      	mov	r3, sp
 800658c:	3300      	adds	r3, #0
 800658e:	613b      	str	r3, [r7, #16]

			availableBytes = gSBGC->_ll->drvAvailableBytes(gSBGC->_ll->drv);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	691b      	ldr	r3, [r3, #16]
 8006596:	687a      	ldr	r2, [r7, #4]
 8006598:	6812      	ldr	r2, [r2, #0]
 800659a:	6812      	ldr	r2, [r2, #0]
 800659c:	4610      	mov	r0, r2
 800659e:	4798      	blx	r3
 80065a0:	4603      	mov	r3, r0
 80065a2:	837b      	strh	r3, [r7, #26]

			if ((availableBytes >= (headBuff[1] + checksumSize)) && (availableBytes != SBGC_RX_BUFFER_OVERFLOW_FLAG))
 80065a4:	8b7a      	ldrh	r2, [r7, #26]
 80065a6:	4b38      	ldr	r3, [pc, #224]	@ (8006688 <SBGC32_RX+0x260>)
 80065a8:	785b      	ldrb	r3, [r3, #1]
 80065aa:	4619      	mov	r1, r3
 80065ac:	7e7b      	ldrb	r3, [r7, #25]
 80065ae:	440b      	add	r3, r1
 80065b0:	429a      	cmp	r2, r3
 80065b2:	db1f      	blt.n	80065f4 <SBGC32_RX+0x1cc>
 80065b4:	8b7b      	ldrh	r3, [r7, #26]
 80065b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d01a      	beq.n	80065f4 <SBGC32_RX+0x1cc>
				for (ui8 i = 0; i < (headBuff[1] + checksumSize); i++)
 80065be:	2300      	movs	r3, #0
 80065c0:	77bb      	strb	r3, [r7, #30]
 80065c2:	e00e      	b.n	80065e2 <SBGC32_RX+0x1ba>
					gSBGC->_ll->drvRx(gSBGC->_ll->drv, &complexBuff[i + 3]);  // Offset from header space
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	68db      	ldr	r3, [r3, #12]
 80065ca:	687a      	ldr	r2, [r7, #4]
 80065cc:	6812      	ldr	r2, [r2, #0]
 80065ce:	6810      	ldr	r0, [r2, #0]
 80065d0:	7fba      	ldrb	r2, [r7, #30]
 80065d2:	3203      	adds	r2, #3
 80065d4:	6939      	ldr	r1, [r7, #16]
 80065d6:	440a      	add	r2, r1
 80065d8:	4611      	mov	r1, r2
 80065da:	4798      	blx	r3
				for (ui8 i = 0; i < (headBuff[1] + checksumSize); i++)
 80065dc:	7fbb      	ldrb	r3, [r7, #30]
 80065de:	3301      	adds	r3, #1
 80065e0:	77bb      	strb	r3, [r7, #30]
 80065e2:	7fba      	ldrb	r2, [r7, #30]
 80065e4:	4b28      	ldr	r3, [pc, #160]	@ (8006688 <SBGC32_RX+0x260>)
 80065e6:	785b      	ldrb	r3, [r3, #1]
 80065e8:	4619      	mov	r1, r3
 80065ea:	7e7b      	ldrb	r3, [r7, #25]
 80065ec:	440b      	add	r3, r1
 80065ee:	429a      	cmp	r2, r3
 80065f0:	dbe8      	blt.n	80065c4 <SBGC32_RX+0x19c>
 80065f2:	e003      	b.n	80065fc <SBGC32_RX+0x1d4>

			else
			/* The parser could not read the next payload in the full volume. Try again in the next time */
			{
				gSBGC->_lastSerialCommandStatus = serialAPI_RX_BUFFER_REALTIME_ERROR;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2204      	movs	r2, #4
 80065f8:	721a      	strb	r2, [r3, #8]
				break;
 80065fa:	e03e      	b.n	800667a <SBGC32_RX+0x252>
					break;
				}

			#else  // V.2

				memcpy(complexBuff, headBuff, 3);
 80065fc:	693b      	ldr	r3, [r7, #16]
 80065fe:	4a22      	ldr	r2, [pc, #136]	@ (8006688 <SBGC32_RX+0x260>)
 8006600:	8811      	ldrh	r1, [r2, #0]
 8006602:	7892      	ldrb	r2, [r2, #2]
 8006604:	8019      	strh	r1, [r3, #0]
 8006606:	709a      	strb	r2, [r3, #2]
				ui16 CRC_Res = SerialAPI_CRC16_Calculate(complexBuff, headBuff[1] + 3);
 8006608:	4b1f      	ldr	r3, [pc, #124]	@ (8006688 <SBGC32_RX+0x260>)
 800660a:	785b      	ldrb	r3, [r3, #1]
 800660c:	3303      	adds	r3, #3
 800660e:	b29b      	uxth	r3, r3
 8006610:	4619      	mov	r1, r3
 8006612:	6938      	ldr	r0, [r7, #16]
 8006614:	f7ff fe10 	bl	8006238 <SerialAPI_CRC16_Calculate>
 8006618:	4603      	mov	r3, r0
 800661a:	81fb      	strh	r3, [r7, #14]

				if (((CRC_Res & 0x00FF) != complexBuff[3 + headBuff[1]]) &&
 800661c:	89fb      	ldrh	r3, [r7, #14]
 800661e:	b2db      	uxtb	r3, r3
 8006620:	4a19      	ldr	r2, [pc, #100]	@ (8006688 <SBGC32_RX+0x260>)
 8006622:	7852      	ldrb	r2, [r2, #1]
 8006624:	3203      	adds	r2, #3
 8006626:	6939      	ldr	r1, [r7, #16]
 8006628:	5c8a      	ldrb	r2, [r1, r2]
 800662a:	4293      	cmp	r3, r2
 800662c:	d011      	beq.n	8006652 <SBGC32_RX+0x22a>
				   (((CRC_Res >> 8) & 0x00FF) != complexBuff[3 + headBuff[1] + 1]))
 800662e:	89fb      	ldrh	r3, [r7, #14]
 8006630:	0a1b      	lsrs	r3, r3, #8
 8006632:	b29b      	uxth	r3, r3
 8006634:	b2db      	uxtb	r3, r3
 8006636:	4a14      	ldr	r2, [pc, #80]	@ (8006688 <SBGC32_RX+0x260>)
 8006638:	7852      	ldrb	r2, [r2, #1]
 800663a:	3204      	adds	r2, #4
 800663c:	6939      	ldr	r1, [r7, #16]
 800663e:	5c8a      	ldrb	r2, [r1, r2]
				if (((CRC_Res & 0x00FF) != complexBuff[3 + headBuff[1]]) &&
 8006640:	4293      	cmp	r3, r2
 8006642:	d006      	beq.n	8006652 <SBGC32_RX+0x22a>
				/* The command came corrupted. Break it, look forward for a new command */
				{
					gSBGC->_lastSerialCommandStatus = serialAPI_RX_PAYLOAD_CHECKSUM_ERROR;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2206      	movs	r2, #6
 8006648:	721a      	strb	r2, [r3, #8]
					parserState = STATE_RESYNC;
 800664a:	4b0e      	ldr	r3, [pc, #56]	@ (8006684 <SBGC32_RX+0x25c>)
 800664c:	2201      	movs	r2, #1
 800664e:	701a      	strb	r2, [r3, #0]
					break;
 8006650:	e013      	b.n	800667a <SBGC32_RX+0x252>
				}

			#endif

			/* Data passed all checks. Fill the new serialCommand struct */
			gSBGC->_api->saveCmd(gSBGC, (serialAPI_CommandID_t)headBuff[0], headBuff[1], &complexBuff[3]);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	f8d3 4098 	ldr.w	r4, [r3, #152]	@ 0x98
 800665a:	4b0b      	ldr	r3, [pc, #44]	@ (8006688 <SBGC32_RX+0x260>)
 800665c:	7819      	ldrb	r1, [r3, #0]
 800665e:	4b0a      	ldr	r3, [pc, #40]	@ (8006688 <SBGC32_RX+0x260>)
 8006660:	785a      	ldrb	r2, [r3, #1]
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	3303      	adds	r3, #3
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	47a0      	blx	r4

			/* Prepare parser for new reading */
			parserState = STATE_IDLE;
 800666a:	4b06      	ldr	r3, [pc, #24]	@ (8006684 <SBGC32_RX+0x25c>)
 800666c:	2200      	movs	r2, #0
 800666e:	701a      	strb	r2, [r3, #0]

			gSBGC->_lastSerialCommandStatus = serialAPI_TX_RX_OK;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2200      	movs	r2, #0
 8006674:	721a      	strb	r2, [r3, #8]
			return;
 8006676:	46b5      	mov	sp, r6
 8006678:	e000      	b.n	800667c <SBGC32_RX+0x254>
				break;
 800667a:	46b5      	mov	sp, r6
		}
	}

	/* The command wasn't received. Exit */
}
 800667c:	3724      	adds	r7, #36	@ 0x24
 800667e:	46bd      	mov	sp, r7
 8006680:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006684:	20000428 	.word	0x20000428
 8006688:	2000042c 	.word	0x2000042c

0800668c <PrivateSerialAPI_LinkLowLayer>:
 *	@note	Quasi-private function
 *
 *	@param	*gSBGC - serial connection descriptor
 */
void PrivateSerialAPI_LinkLowLayer (sbgcGeneral_t *gSBGC)
{
 800668c:	b480      	push	{r7}
 800668e:	b083      	sub	sp, #12
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
	gSBGC->_ll->tx = SBGC32_TX;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4a05      	ldr	r2, [pc, #20]	@ (80066b0 <PrivateSerialAPI_LinkLowLayer+0x24>)
 800669a:	61da      	str	r2, [r3, #28]
	gSBGC->_ll->rx = SBGC32_RX;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4a04      	ldr	r2, [pc, #16]	@ (80066b4 <PrivateSerialAPI_LinkLowLayer+0x28>)
 80066a2:	621a      	str	r2, [r3, #32]
}
 80066a4:	bf00      	nop
 80066a6:	370c      	adds	r7, #12
 80066a8:	46bd      	mov	sp, r7
 80066aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ae:	4770      	bx	lr
 80066b0:	080062bb 	.word	0x080062bb
 80066b4:	08006429 	.word	0x08006429

080066b8 <SerialAPI_DeleteSentCommand>:
 *
 *	@param	*gSBGC - serial connection descriptor
 *	@param	*serialCommand - pointer to command
 */
static void SerialAPI_DeleteSentCommand (sbgcGeneral_t *gSBGC, serialAPI_Command_t *serialCommand)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b085      	sub	sp, #20
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
 80066c0:	6039      	str	r1, [r7, #0]
	if (serialCommand->_payloadSize == 0)
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	7f1b      	ldrb	r3, [r3, #28]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	f000 8085 	beq.w	80067d6 <SerialAPI_DeleteSentCommand+0x11e>
		return;

	ui16 buffPointer = (ui16)(serialCommand->_payload - api_->txCommandBuff);
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	6a1a      	ldr	r2, [r3, #32]
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066d6:	1ad3      	subs	r3, r2, r3
 80066d8:	81bb      	strh	r3, [r7, #12]
	ui16 shiftSize = calcFreeSpaceFIFO(api_->txCommandBuffHead, buffPointer, SBGC_TX_BUFF_TOTAL_SIZE);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80066e2:	461a      	mov	r2, r3
 80066e4:	89bb      	ldrh	r3, [r7, #12]
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d30b      	bcc.n	8006702 <SerialAPI_DeleteSentCommand+0x4a>
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	685b      	ldr	r3, [r3, #4]
 80066ee:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80066f2:	461a      	mov	r2, r3
 80066f4:	89bb      	ldrh	r3, [r7, #12]
 80066f6:	1ad3      	subs	r3, r2, r3
 80066f8:	b29b      	uxth	r3, r3
 80066fa:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80066fe:	b29b      	uxth	r3, r3
 8006700:	e007      	b.n	8006712 <SerialAPI_DeleteSentCommand+0x5a>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800670a:	461a      	mov	r2, r3
 800670c:	89bb      	ldrh	r3, [r7, #12]
 800670e:	1ad3      	subs	r3, r2, r3
 8006710:	b29b      	uxth	r3, r3
 8006712:	817b      	strh	r3, [r7, #10]
	shiftSize = (shiftSize == SBGC_TX_BUFF_TOTAL_SIZE) ? 0 : shiftSize;
 8006714:	897b      	ldrh	r3, [r7, #10]
 8006716:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800671a:	d001      	beq.n	8006720 <SerialAPI_DeleteSentCommand+0x68>
 800671c:	897b      	ldrh	r3, [r7, #10]
 800671e:	e000      	b.n	8006722 <SerialAPI_DeleteSentCommand+0x6a>
 8006720:	2300      	movs	r3, #0
 8006722:	817b      	strh	r3, [r7, #10]

	if (buffPointer != api_->txCommandBuffTail)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800672c:	461a      	mov	r2, r3
 800672e:	89bb      	ldrh	r3, [r7, #12]
 8006730:	4293      	cmp	r3, r2
 8006732:	d043      	beq.n	80067bc <SerialAPI_DeleteSentCommand+0x104>
	/* This command isn't first */
	{
		if (((buffPointer + serialCommand->_payloadSize) & SBGC_TX_BUFF_SIZE_MASK) == api_->txCommandBuffHead)
 8006734:	89bb      	ldrh	r3, [r7, #12]
 8006736:	683a      	ldr	r2, [r7, #0]
 8006738:	7f12      	ldrb	r2, [r2, #28]
 800673a:	4413      	add	r3, r2
 800673c:	b2db      	uxtb	r3, r3
 800673e:	687a      	ldr	r2, [r7, #4]
 8006740:	6852      	ldr	r2, [r2, #4]
 8006742:	f892 2029 	ldrb.w	r2, [r2, #41]	@ 0x29
 8006746:	4293      	cmp	r3, r2
 8006748:	d10c      	bne.n	8006764 <SerialAPI_DeleteSentCommand+0xac>
		/* This command is latest */
		{
			api_->txCommandBuffHead -= serialCommand->_payloadSize;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	f893 1029 	ldrb.w	r1, [r3, #41]	@ 0x29
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	7f1a      	ldrb	r2, [r3, #28]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	685b      	ldr	r3, [r3, #4]
 800675a:	1a8a      	subs	r2, r1, r2
 800675c:	b2d2      	uxtb	r2, r2
 800675e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
			return;
 8006762:	e039      	b.n	80067d8 <SerialAPI_DeleteSentCommand+0x120>
		}

		/* This command is between other commands */
		for (ui16 i = 0; i < shiftSize; i++)
 8006764:	2300      	movs	r3, #0
 8006766:	81fb      	strh	r3, [r7, #14]
 8006768:	e017      	b.n	800679a <SerialAPI_DeleteSentCommand+0xe2>
		/* Shifting */
			api_->txCommandBuff[((buffPointer + i) & SBGC_TX_BUFF_SIZE_MASK)] =
					api_->txCommandBuff[((buffPointer + serialCommand->_payloadSize + i) & SBGC_TX_BUFF_SIZE_MASK)];
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006770:	89bb      	ldrh	r3, [r7, #12]
 8006772:	6839      	ldr	r1, [r7, #0]
 8006774:	7f09      	ldrb	r1, [r1, #28]
 8006776:	4419      	add	r1, r3
 8006778:	89fb      	ldrh	r3, [r7, #14]
 800677a:	440b      	add	r3, r1
 800677c:	b2db      	uxtb	r3, r3
 800677e:	441a      	add	r2, r3
			api_->txCommandBuff[((buffPointer + i) & SBGC_TX_BUFF_SIZE_MASK)] =
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006786:	89b8      	ldrh	r0, [r7, #12]
 8006788:	89fb      	ldrh	r3, [r7, #14]
 800678a:	4403      	add	r3, r0
 800678c:	b2db      	uxtb	r3, r3
 800678e:	440b      	add	r3, r1
					api_->txCommandBuff[((buffPointer + serialCommand->_payloadSize + i) & SBGC_TX_BUFF_SIZE_MASK)];
 8006790:	7812      	ldrb	r2, [r2, #0]
			api_->txCommandBuff[((buffPointer + i) & SBGC_TX_BUFF_SIZE_MASK)] =
 8006792:	701a      	strb	r2, [r3, #0]
		for (ui16 i = 0; i < shiftSize; i++)
 8006794:	89fb      	ldrh	r3, [r7, #14]
 8006796:	3301      	adds	r3, #1
 8006798:	81fb      	strh	r3, [r7, #14]
 800679a:	89fa      	ldrh	r2, [r7, #14]
 800679c:	897b      	ldrh	r3, [r7, #10]
 800679e:	429a      	cmp	r2, r3
 80067a0:	d3e3      	bcc.n	800676a <SerialAPI_DeleteSentCommand+0xb2>

		/* Shift head after buffer shifting */
		api_->txCommandBuffHead -= serialCommand->_payloadSize;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	f893 1029 	ldrb.w	r1, [r3, #41]	@ 0x29
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	7f1a      	ldrb	r2, [r3, #28]
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	1a8a      	subs	r2, r1, r2
 80067b4:	b2d2      	uxtb	r2, r2
 80067b6:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
 80067ba:	e00d      	b.n	80067d8 <SerialAPI_DeleteSentCommand+0x120>
	}

	else
	/* This command is first */
		api_->txCommandBuffTail += serialCommand->_payloadSize;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	f893 1028 	ldrb.w	r1, [r3, #40]	@ 0x28
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	7f1a      	ldrb	r2, [r3, #28]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	685b      	ldr	r3, [r3, #4]
 80067cc:	440a      	add	r2, r1
 80067ce:	b2d2      	uxtb	r2, r2
 80067d0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 80067d4:	e000      	b.n	80067d8 <SerialAPI_DeleteSentCommand+0x120>
		return;
 80067d6:	bf00      	nop
}
 80067d8:	3714      	adds	r7, #20
 80067da:	46bd      	mov	sp, r7
 80067dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e0:	4770      	bx	lr

080067e2 <SerialAPI_SaveReceivedCommand>:
 *	@param	cmdID - ID part of serial command
 *	@param	payloadSize - size part of serial command
 *	@param	*payload - pointer to payload part of serial command
 */
static void SerialAPI_SaveReceivedCommand (sbgcGeneral_t *gSBGC, serialAPI_CommandID_t cmdID, ui8 payloadSize, ui8 const *payload)
{
 80067e2:	b490      	push	{r4, r7}
 80067e4:	b086      	sub	sp, #24
 80067e6:	af00      	add	r7, sp, #0
 80067e8:	60f8      	str	r0, [r7, #12]
 80067ea:	607b      	str	r3, [r7, #4]
 80067ec:	460b      	mov	r3, r1
 80067ee:	72fb      	strb	r3, [r7, #11]
 80067f0:	4613      	mov	r3, r2
 80067f2:	72bb      	strb	r3, [r7, #10]
	if ((calcFreeSpaceFIFO(api_->rxCommandBuffTail, api_->rxCommandBuffHead, SBGC_RX_BUFF_TOTAL_SIZE) < (payloadSize + 2)) &&
 80067f4:	7abb      	ldrb	r3, [r7, #10]
 80067f6:	1c5a      	adds	r2, r3, #1
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	f893 1031 	ldrb.w	r1, [r3, #49]	@ 0x31
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006808:	4299      	cmp	r1, r3
 800680a:	d30c      	bcc.n	8006826 <SerialAPI_SaveReceivedCommand+0x44>
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	685b      	ldr	r3, [r3, #4]
 8006810:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006814:	4619      	mov	r1, r3
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800681e:	1acb      	subs	r3, r1, r3
 8006820:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8006824:	e009      	b.n	800683a <SerialAPI_SaveReceivedCommand+0x58>
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800682e:	4619      	mov	r1, r3
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006838:	1acb      	subs	r3, r1, r3
 800683a:	4293      	cmp	r3, r2
 800683c:	dc4e      	bgt.n	80068dc <SerialAPI_SaveReceivedCommand+0xfa>
		(api_->rxCommandBuffHead != api_->rxCommandBuffTail))
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	685b      	ldr	r3, [r3, #4]
 8006842:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	685b      	ldr	r3, [r3, #4]
 800684a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
	if ((calcFreeSpaceFIFO(api_->rxCommandBuffTail, api_->rxCommandBuffHead, SBGC_RX_BUFF_TOTAL_SIZE) < (payloadSize + 2)) &&
 800684e:	429a      	cmp	r2, r3
 8006850:	d044      	beq.n	80068dc <SerialAPI_SaveReceivedCommand+0xfa>
			return;

		#else

			/* It's necessary to clean the space for a new serial command */
			while ((calcFreeSpaceFIFO(api_->rxCommandBuffTail, api_->rxCommandBuffHead, SBGC_RX_BUFF_TOTAL_SIZE) < (payloadSize + 2)))
 8006852:	e016      	b.n	8006882 <SerialAPI_SaveReceivedCommand+0xa0>
				api_->rxCommandBuffTail += api_->rxCommandBuff[(api_->rxCommandBuffTail + 1) & SBGC_RX_BUFF_SIZE_MASK] + 2;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	685b      	ldr	r3, [r3, #4]
 8006860:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	685b      	ldr	r3, [r3, #4]
 8006866:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800686a:	3301      	adds	r3, #1
 800686c:	b2db      	uxtb	r3, r3
 800686e:	440b      	add	r3, r1
 8006870:	781b      	ldrb	r3, [r3, #0]
 8006872:	4413      	add	r3, r2
 8006874:	b2da      	uxtb	r2, r3
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	685b      	ldr	r3, [r3, #4]
 800687a:	3202      	adds	r2, #2
 800687c:	b2d2      	uxtb	r2, r2
 800687e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			while ((calcFreeSpaceFIFO(api_->rxCommandBuffTail, api_->rxCommandBuffHead, SBGC_RX_BUFF_TOTAL_SIZE) < (payloadSize + 2)))
 8006882:	7abb      	ldrb	r3, [r7, #10]
 8006884:	1c5a      	adds	r2, r3, #1
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	f893 1031 	ldrb.w	r1, [r3, #49]	@ 0x31
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006896:	4299      	cmp	r1, r3
 8006898:	d30c      	bcc.n	80068b4 <SerialAPI_SaveReceivedCommand+0xd2>
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80068a2:	4619      	mov	r1, r3
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80068ac:	1acb      	subs	r3, r1, r3
 80068ae:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80068b2:	e009      	b.n	80068c8 <SerialAPI_SaveReceivedCommand+0xe6>
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80068bc:	4619      	mov	r1, r3
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80068c6:	1acb      	subs	r3, r1, r3
 80068c8:	4293      	cmp	r3, r2
 80068ca:	ddc3      	ble.n	8006854 <SerialAPI_SaveReceivedCommand+0x72>

			api_->rxCommandBuffCurP = api_->rxCommandBuffTail;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	685a      	ldr	r2, [r3, #4]
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 80068d8:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

		#endif
	}

	api_->rxCommandBuff[api_->rxCommandBuffHead++] = cmdID;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 80068ea:	1c50      	adds	r0, r2, #1
 80068ec:	b2c0      	uxtb	r0, r0
 80068ee:	f883 0031 	strb.w	r0, [r3, #49]	@ 0x31
 80068f2:	4613      	mov	r3, r2
 80068f4:	440b      	add	r3, r1
 80068f6:	7afa      	ldrb	r2, [r7, #11]
 80068f8:	701a      	strb	r2, [r3, #0]
	api_->rxCommandBuff[api_->rxCommandBuffHead++] = payloadSize;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	685b      	ldr	r3, [r3, #4]
 80068fe:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	685b      	ldr	r3, [r3, #4]
 8006904:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 8006908:	1c50      	adds	r0, r2, #1
 800690a:	b2c0      	uxtb	r0, r0
 800690c:	f883 0031 	strb.w	r0, [r3, #49]	@ 0x31
 8006910:	4613      	mov	r3, r2
 8006912:	440b      	add	r3, r1
 8006914:	7aba      	ldrb	r2, [r7, #10]
 8006916:	701a      	strb	r2, [r3, #0]

	for (ui16 i = 0; i < payloadSize; i++)
 8006918:	2300      	movs	r3, #0
 800691a:	82fb      	strh	r3, [r7, #22]
 800691c:	e014      	b.n	8006948 <SerialAPI_SaveReceivedCommand+0x166>
		api_->rxCommandBuff[api_->rxCommandBuffHead++] = payload[i];
 800691e:	8afb      	ldrh	r3, [r7, #22]
 8006920:	687a      	ldr	r2, [r7, #4]
 8006922:	18d1      	adds	r1, r2, r3
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	685b      	ldr	r3, [r3, #4]
 800692e:	f893 2031 	ldrb.w	r2, [r3, #49]	@ 0x31
 8006932:	1c54      	adds	r4, r2, #1
 8006934:	b2e4      	uxtb	r4, r4
 8006936:	f883 4031 	strb.w	r4, [r3, #49]	@ 0x31
 800693a:	4613      	mov	r3, r2
 800693c:	4403      	add	r3, r0
 800693e:	780a      	ldrb	r2, [r1, #0]
 8006940:	701a      	strb	r2, [r3, #0]
	for (ui16 i = 0; i < payloadSize; i++)
 8006942:	8afb      	ldrh	r3, [r7, #22]
 8006944:	3301      	adds	r3, #1
 8006946:	82fb      	strh	r3, [r7, #22]
 8006948:	7abb      	ldrb	r3, [r7, #10]
 800694a:	b29b      	uxth	r3, r3
 800694c:	8afa      	ldrh	r2, [r7, #22]
 800694e:	429a      	cmp	r2, r3
 8006950:	d3e5      	bcc.n	800691e <SerialAPI_SaveReceivedCommand+0x13c>
}
 8006952:	bf00      	nop
 8006954:	bf00      	nop
 8006956:	3718      	adds	r7, #24
 8006958:	46bd      	mov	sp, r7
 800695a:	bc90      	pop	{r4, r7}
 800695c:	4770      	bx	lr

0800695e <SerialAPI_ReadReceivedCommand>:
 *
 *	@param	*gSBGC - serial connection descriptor
 *	@param	*serialCommand - pointer to command
 */
static ui8 SerialAPI_ReadReceivedCommand (sbgcGeneral_t *gSBGC, serialAPI_Command_t *serialCommand)
{
 800695e:	b480      	push	{r7}
 8006960:	b085      	sub	sp, #20
 8006962:	af00      	add	r7, sp, #0
 8006964:	6078      	str	r0, [r7, #4]
 8006966:	6039      	str	r1, [r7, #0]
	serialCommand->_commandID = api_->rxCommandBuff[api_->rxCommandBuffCurP++];
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8006976:	1c50      	adds	r0, r2, #1
 8006978:	b2c0      	uxtb	r0, r0
 800697a:	f883 0032 	strb.w	r0, [r3, #50]	@ 0x32
 800697e:	4613      	mov	r3, r2
 8006980:	440b      	add	r3, r1
 8006982:	781a      	ldrb	r2, [r3, #0]
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	76da      	strb	r2, [r3, #27]

	ui8 payloadSize = api_->rxCommandBuff[api_->rxCommandBuffCurP++];
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	685b      	ldr	r3, [r3, #4]
 8006992:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8006996:	1c50      	adds	r0, r2, #1
 8006998:	b2c0      	uxtb	r0, r0
 800699a:	f883 0032 	strb.w	r0, [r3, #50]	@ 0x32
 800699e:	4613      	mov	r3, r2
 80069a0:	440b      	add	r3, r1
 80069a2:	781b      	ldrb	r3, [r3, #0]
 80069a4:	73fb      	strb	r3, [r7, #15]

	serialCommand->_payload = &api_->rxCommandBuff[api_->rxCommandBuffCurP];
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	685b      	ldr	r3, [r3, #4]
 80069aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ac:	687a      	ldr	r2, [r7, #4]
 80069ae:	6852      	ldr	r2, [r2, #4]
 80069b0:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 80069b4:	441a      	add	r2, r3
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	621a      	str	r2, [r3, #32]
	api_->rxCommandBuffCurP += payloadSize;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	685b      	ldr	r3, [r3, #4]
 80069be:	f893 1032 	ldrb.w	r1, [r3, #50]	@ 0x32
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	7bfa      	ldrb	r2, [r7, #15]
 80069c8:	440a      	add	r2, r1
 80069ca:	b2d2      	uxtb	r2, r2
 80069cc:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

	return payloadSize;
 80069d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	3714      	adds	r7, #20
 80069d6:	46bd      	mov	sp, r7
 80069d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069dc:	4770      	bx	lr

080069de <SerialAPI_DeleteReceivedCommand>:
 *
 *	@param	*gSBGC - serial connection descriptor
 *	@param	*payload - pointer to command's payload
 */
static void SerialAPI_DeleteReceivedCommand (sbgcGeneral_t *gSBGC, ui8 const *payload)
{
 80069de:	b480      	push	{r7}
 80069e0:	b085      	sub	sp, #20
 80069e2:	af00      	add	r7, sp, #0
 80069e4:	6078      	str	r0, [r7, #4]
 80069e6:	6039      	str	r1, [r7, #0]
	if (payload == NULL)
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	f000 80ab 	beq.w	8006b46 <SerialAPI_DeleteReceivedCommand+0x168>
		return;

	/* Note: api_->rxCommandBuffCurP aren't available to read here */

	ui16 buffPointer = (((((uintptr_t)payload) - 2) & SBGC_RX_BUFF_SIZE_MASK) - (uintptr_t)api_->rxCommandBuff) & SBGC_RX_BUFF_SIZE_MASK;
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	6852      	ldr	r2, [r2, #4]
 80069f6:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80069f8:	1a9b      	subs	r3, r3, r2
 80069fa:	b29b      	uxth	r3, r3
 80069fc:	3b02      	subs	r3, #2
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	b2db      	uxtb	r3, r3
 8006a02:	81bb      	strh	r3, [r7, #12]
	ui8 cmdSize = api_->rxCommandBuff[((buffPointer + 1) & SBGC_RX_BUFF_SIZE_MASK)] + 2;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	685b      	ldr	r3, [r3, #4]
 8006a08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a0a:	89bb      	ldrh	r3, [r7, #12]
 8006a0c:	3301      	adds	r3, #1
 8006a0e:	b2db      	uxtb	r3, r3
 8006a10:	4413      	add	r3, r2
 8006a12:	781b      	ldrb	r3, [r3, #0]
 8006a14:	3302      	adds	r3, #2
 8006a16:	72fb      	strb	r3, [r7, #11]
	ui16 shiftSize = calcFreeSpaceFIFO(api_->rxCommandBuffHead, (buffPointer + cmdSize) & SBGC_RX_BUFF_SIZE_MASK,
 8006a18:	89ba      	ldrh	r2, [r7, #12]
 8006a1a:	7afb      	ldrb	r3, [r7, #11]
 8006a1c:	4413      	add	r3, r2
 8006a1e:	b2db      	uxtb	r3, r3
 8006a20:	687a      	ldr	r2, [r7, #4]
 8006a22:	6852      	ldr	r2, [r2, #4]
 8006a24:	f892 2031 	ldrb.w	r2, [r2, #49]	@ 0x31
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	db11      	blt.n	8006a50 <SerialAPI_DeleteReceivedCommand+0x72>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	685b      	ldr	r3, [r3, #4]
 8006a30:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006a34:	4619      	mov	r1, r3
 8006a36:	7afb      	ldrb	r3, [r7, #11]
 8006a38:	b29a      	uxth	r2, r3
 8006a3a:	89bb      	ldrh	r3, [r7, #12]
 8006a3c:	4413      	add	r3, r2
 8006a3e:	b29b      	uxth	r3, r3
 8006a40:	b2db      	uxtb	r3, r3
 8006a42:	b29b      	uxth	r3, r3
 8006a44:	1acb      	subs	r3, r1, r3
 8006a46:	b29b      	uxth	r3, r3
 8006a48:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	e00d      	b.n	8006a6c <SerialAPI_DeleteReceivedCommand+0x8e>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006a58:	4619      	mov	r1, r3
 8006a5a:	7afb      	ldrb	r3, [r7, #11]
 8006a5c:	b29a      	uxth	r2, r3
 8006a5e:	89bb      	ldrh	r3, [r7, #12]
 8006a60:	4413      	add	r3, r2
 8006a62:	b29b      	uxth	r3, r3
 8006a64:	b2db      	uxtb	r3, r3
 8006a66:	b29b      	uxth	r3, r3
 8006a68:	1acb      	subs	r3, r1, r3
 8006a6a:	b29b      	uxth	r3, r3
 8006a6c:	813b      	strh	r3, [r7, #8]
									   SBGC_RX_BUFF_TOTAL_SIZE);
	shiftSize = (shiftSize == SBGC_RX_BUFF_TOTAL_SIZE) ? 0 : shiftSize;
 8006a6e:	893b      	ldrh	r3, [r7, #8]
 8006a70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a74:	d001      	beq.n	8006a7a <SerialAPI_DeleteReceivedCommand+0x9c>
 8006a76:	893b      	ldrh	r3, [r7, #8]
 8006a78:	e000      	b.n	8006a7c <SerialAPI_DeleteReceivedCommand+0x9e>
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	813b      	strh	r3, [r7, #8]

	if (buffPointer != api_->rxCommandBuffTail)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	685b      	ldr	r3, [r3, #4]
 8006a82:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006a86:	461a      	mov	r2, r3
 8006a88:	89bb      	ldrh	r3, [r7, #12]
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d047      	beq.n	8006b1e <SerialAPI_DeleteReceivedCommand+0x140>
	/* This command isn't first */
	{
		if (((buffPointer + cmdSize) & SBGC_RX_BUFF_SIZE_MASK) == api_->rxCommandBuffHead)
 8006a8e:	89ba      	ldrh	r2, [r7, #12]
 8006a90:	7afb      	ldrb	r3, [r7, #11]
 8006a92:	4413      	add	r3, r2
 8006a94:	b2db      	uxtb	r3, r3
 8006a96:	687a      	ldr	r2, [r7, #4]
 8006a98:	6852      	ldr	r2, [r2, #4]
 8006a9a:	f892 2031 	ldrb.w	r2, [r2, #49]	@ 0x31
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d113      	bne.n	8006aca <SerialAPI_DeleteReceivedCommand+0xec>
		/* This command is latest */
		{
			api_->rxCommandBuffHead -= cmdSize;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	f893 1031 	ldrb.w	r1, [r3, #49]	@ 0x31
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	7afa      	ldrb	r2, [r7, #11]
 8006ab0:	1a8a      	subs	r2, r1, r2
 8006ab2:	b2d2      	uxtb	r2, r2
 8006ab4:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

			/* Prepare the parser for next reading */
			api_->rxCommandBuffCurP = api_->rxCommandBuffTail;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	685a      	ldr	r2, [r3, #4]
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 8006ac4:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
			return;
 8006ac8:	e03e      	b.n	8006b48 <SerialAPI_DeleteReceivedCommand+0x16a>
		}

		/* This command is between other commands */
		for (ui16 i = 0; i < shiftSize; i++)
 8006aca:	2300      	movs	r3, #0
 8006acc:	81fb      	strh	r3, [r7, #14]
 8006ace:	e016      	b.n	8006afe <SerialAPI_DeleteReceivedCommand+0x120>
		/* Shifting */
			api_->rxCommandBuff[((buffPointer + i) & SBGC_RX_BUFF_SIZE_MASK)] =
					api_->rxCommandBuff[((buffPointer + cmdSize + i) & SBGC_RX_BUFF_SIZE_MASK)];
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	685b      	ldr	r3, [r3, #4]
 8006ad4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ad6:	89b9      	ldrh	r1, [r7, #12]
 8006ad8:	7afb      	ldrb	r3, [r7, #11]
 8006ada:	4419      	add	r1, r3
 8006adc:	89fb      	ldrh	r3, [r7, #14]
 8006ade:	440b      	add	r3, r1
 8006ae0:	b2db      	uxtb	r3, r3
 8006ae2:	441a      	add	r2, r3
			api_->rxCommandBuff[((buffPointer + i) & SBGC_RX_BUFF_SIZE_MASK)] =
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	685b      	ldr	r3, [r3, #4]
 8006ae8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006aea:	89b8      	ldrh	r0, [r7, #12]
 8006aec:	89fb      	ldrh	r3, [r7, #14]
 8006aee:	4403      	add	r3, r0
 8006af0:	b2db      	uxtb	r3, r3
 8006af2:	440b      	add	r3, r1
					api_->rxCommandBuff[((buffPointer + cmdSize + i) & SBGC_RX_BUFF_SIZE_MASK)];
 8006af4:	7812      	ldrb	r2, [r2, #0]
			api_->rxCommandBuff[((buffPointer + i) & SBGC_RX_BUFF_SIZE_MASK)] =
 8006af6:	701a      	strb	r2, [r3, #0]
		for (ui16 i = 0; i < shiftSize; i++)
 8006af8:	89fb      	ldrh	r3, [r7, #14]
 8006afa:	3301      	adds	r3, #1
 8006afc:	81fb      	strh	r3, [r7, #14]
 8006afe:	89fa      	ldrh	r2, [r7, #14]
 8006b00:	893b      	ldrh	r3, [r7, #8]
 8006b02:	429a      	cmp	r2, r3
 8006b04:	d3e4      	bcc.n	8006ad0 <SerialAPI_DeleteReceivedCommand+0xf2>

		/* Shift head after buffer shifting */
		api_->rxCommandBuffHead -= cmdSize;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	685b      	ldr	r3, [r3, #4]
 8006b0a:	f893 1031 	ldrb.w	r1, [r3, #49]	@ 0x31
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	685b      	ldr	r3, [r3, #4]
 8006b12:	7afa      	ldrb	r2, [r7, #11]
 8006b14:	1a8a      	subs	r2, r1, r2
 8006b16:	b2d2      	uxtb	r2, r2
 8006b18:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8006b1c:	e00a      	b.n	8006b34 <SerialAPI_DeleteReceivedCommand+0x156>
	}

	else
	/* This command is first */
		api_->rxCommandBuffTail += cmdSize;  // Shift head pointer
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	f893 1030 	ldrb.w	r1, [r3, #48]	@ 0x30
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	685b      	ldr	r3, [r3, #4]
 8006b2a:	7afa      	ldrb	r2, [r7, #11]
 8006b2c:	440a      	add	r2, r1
 8006b2e:	b2d2      	uxtb	r2, r2
 8006b30:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

	/* Prepare the parser for next reading */
	api_->rxCommandBuffCurP = api_->rxCommandBuffTail;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	685a      	ldr	r2, [r3, #4]
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 8006b40:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
 8006b44:	e000      	b.n	8006b48 <SerialAPI_DeleteReceivedCommand+0x16a>
		return;
 8006b46:	bf00      	nop
}
 8006b48:	3714      	adds	r7, #20
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b50:	4770      	bx	lr

08006b52 <SerialAPI_DeleteCommand>:
 *
 *	@param	*gSBGC - serial connection descriptor
 *	@param	index - command sequence number
 */
static void SerialAPI_DeleteCommand (sbgcGeneral_t *gSBGC, ui8 index)
{
 8006b52:	b580      	push	{r7, lr}
 8006b54:	b084      	sub	sp, #16
 8006b56:	af00      	add	r7, sp, #0
 8006b58:	6078      	str	r0, [r7, #4]
 8006b5a:	460b      	mov	r3, r1
 8006b5c:	70fb      	strb	r3, [r7, #3]
	if ((index >= api_->commandNumber) || (api_->commandNumber == 0))
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	685b      	ldr	r3, [r3, #4]
 8006b62:	7e1b      	ldrb	r3, [r3, #24]
 8006b64:	78fa      	ldrb	r2, [r7, #3]
 8006b66:	429a      	cmp	r2, r3
 8006b68:	d248      	bcs.n	8006bfc <SerialAPI_DeleteCommand+0xaa>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	7e1b      	ldrb	r3, [r3, #24]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d043      	beq.n	8006bfc <SerialAPI_DeleteCommand+0xaa>
		return;

	curCmd_ = &api_->commandBuff[index];
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	6959      	ldr	r1, [r3, #20]
 8006b7a:	78fa      	ldrb	r2, [r7, #3]
 8006b7c:	4613      	mov	r3, r2
 8006b7e:	00db      	lsls	r3, r3, #3
 8006b80:	4413      	add	r3, r2
 8006b82:	009b      	lsls	r3, r3, #2
 8006b84:	461a      	mov	r2, r3
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	440a      	add	r2, r1
 8006b8c:	621a      	str	r2, [r3, #32]
		if (curCmd_->parameters & SCParam_RETAIN)
			api_->retainedCommandNumber--;

	#endif

	for (int i = 0; i < (api_->commandNumber - index - 1); i++)
 8006b8e:	2300      	movs	r3, #0
 8006b90:	60fb      	str	r3, [r7, #12]
 8006b92:	e01e      	b.n	8006bd2 <SerialAPI_DeleteCommand+0x80>
		memcpy(&api_->commandBuff[index + i], &api_->commandBuff[index + i + 1], sizeof(serialAPI_Command_t));
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	685b      	ldr	r3, [r3, #4]
 8006b98:	695a      	ldr	r2, [r3, #20]
 8006b9a:	78f9      	ldrb	r1, [r7, #3]
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	440b      	add	r3, r1
 8006ba0:	4619      	mov	r1, r3
 8006ba2:	460b      	mov	r3, r1
 8006ba4:	00db      	lsls	r3, r3, #3
 8006ba6:	440b      	add	r3, r1
 8006ba8:	009b      	lsls	r3, r3, #2
 8006baa:	18d0      	adds	r0, r2, r3
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	6959      	ldr	r1, [r3, #20]
 8006bb2:	78fa      	ldrb	r2, [r7, #3]
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	4413      	add	r3, r2
 8006bb8:	1c5a      	adds	r2, r3, #1
 8006bba:	4613      	mov	r3, r2
 8006bbc:	00db      	lsls	r3, r3, #3
 8006bbe:	4413      	add	r3, r2
 8006bc0:	009b      	lsls	r3, r3, #2
 8006bc2:	440b      	add	r3, r1
 8006bc4:	2224      	movs	r2, #36	@ 0x24
 8006bc6:	4619      	mov	r1, r3
 8006bc8:	f001 fffc 	bl	8008bc4 <memcpy>
	for (int i = 0; i < (api_->commandNumber - index - 1); i++)
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	3301      	adds	r3, #1
 8006bd0:	60fb      	str	r3, [r7, #12]
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	7e1b      	ldrb	r3, [r3, #24]
 8006bd8:	461a      	mov	r2, r3
 8006bda:	78fb      	ldrb	r3, [r7, #3]
 8006bdc:	1ad3      	subs	r3, r2, r3
 8006bde:	3b01      	subs	r3, #1
 8006be0:	68fa      	ldr	r2, [r7, #12]
 8006be2:	429a      	cmp	r2, r3
 8006be4:	dbd6      	blt.n	8006b94 <SerialAPI_DeleteCommand+0x42>

	api_->commandNumber--;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	7e1a      	ldrb	r2, [r3, #24]
 8006bec:	3a01      	subs	r2, #1
 8006bee:	b2d2      	uxtb	r2, r2
 8006bf0:	761a      	strb	r2, [r3, #24]

	curCmd_ = NULL;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	685b      	ldr	r3, [r3, #4]
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	621a      	str	r2, [r3, #32]
 8006bfa:	e000      	b.n	8006bfe <SerialAPI_DeleteCommand+0xac>
		return;
 8006bfc:	bf00      	nop
}
 8006bfe:	3710      	adds	r7, #16
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd80      	pop	{r7, pc}

08006c04 <SerialAPI_FindCommandByCID>:
 *	@param	ID - serialAPI_Command_t.ID
 *
 *	@return Pointer to found serial command
 */
static serialAPI_Command_t *SerialAPI_FindCommandByCID (sbgcGeneral_t *gSBGC, ui32 ID)
{
 8006c04:	b480      	push	{r7}
 8006c06:	b085      	sub	sp, #20
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
 8006c0c:	6039      	str	r1, [r7, #0]
	for (ui8 i = 0; i < api_->commandNumber; i++)
 8006c0e:	2300      	movs	r3, #0
 8006c10:	73fb      	strb	r3, [r7, #15]
 8006c12:	e019      	b.n	8006c48 <SerialAPI_FindCommandByCID+0x44>
		if (api_->commandBuff[i]._CID == ID)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	685b      	ldr	r3, [r3, #4]
 8006c18:	6959      	ldr	r1, [r3, #20]
 8006c1a:	7bfa      	ldrb	r2, [r7, #15]
 8006c1c:	4613      	mov	r3, r2
 8006c1e:	00db      	lsls	r3, r3, #3
 8006c20:	4413      	add	r3, r2
 8006c22:	009b      	lsls	r3, r3, #2
 8006c24:	440b      	add	r3, r1
 8006c26:	689b      	ldr	r3, [r3, #8]
 8006c28:	683a      	ldr	r2, [r7, #0]
 8006c2a:	429a      	cmp	r2, r3
 8006c2c:	d109      	bne.n	8006c42 <SerialAPI_FindCommandByCID+0x3e>
			return &api_->commandBuff[i];
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	6959      	ldr	r1, [r3, #20]
 8006c34:	7bfa      	ldrb	r2, [r7, #15]
 8006c36:	4613      	mov	r3, r2
 8006c38:	00db      	lsls	r3, r3, #3
 8006c3a:	4413      	add	r3, r2
 8006c3c:	009b      	lsls	r3, r3, #2
 8006c3e:	440b      	add	r3, r1
 8006c40:	e009      	b.n	8006c56 <SerialAPI_FindCommandByCID+0x52>
	for (ui8 i = 0; i < api_->commandNumber; i++)
 8006c42:	7bfb      	ldrb	r3, [r7, #15]
 8006c44:	3301      	adds	r3, #1
 8006c46:	73fb      	strb	r3, [r7, #15]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	685b      	ldr	r3, [r3, #4]
 8006c4c:	7e1b      	ldrb	r3, [r3, #24]
 8006c4e:	7bfa      	ldrb	r2, [r7, #15]
 8006c50:	429a      	cmp	r2, r3
 8006c52:	d3df      	bcc.n	8006c14 <SerialAPI_FindCommandByCID+0x10>

	return NULL;
 8006c54:	2300      	movs	r3, #0
}
 8006c56:	4618      	mov	r0, r3
 8006c58:	3714      	adds	r7, #20
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c60:	4770      	bx	lr

08006c62 <SBGC32_SendCommand>:
 *	@param	*gSBGC - serial connection descriptor
 *	@param	*serialCommand - pointer to completed structure
 *			ready to be transmitted
 */
static void SBGC32_SendCommand (sbgcGeneral_t *gSBGC, serialAPI_Command_t *serialCommand)
{
 8006c62:	b580      	push	{r7, lr}
 8006c64:	b082      	sub	sp, #8
 8006c66:	af00      	add	r7, sp, #0
 8006c68:	6078      	str	r0, [r7, #4]
 8006c6a:	6039      	str	r1, [r7, #0]
	#if (SBGC_USES_BLOCKING_MODE)

		serialCommand->_state = SCState_PROCESSING;
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	2203      	movs	r2, #3
 8006c70:	769a      	strb	r2, [r3, #26]
		serialCommand->timeout = SBGC_DEFAULT_TIMEOUT;
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	2264      	movs	r2, #100	@ 0x64
 8006c76:	605a      	str	r2, [r3, #4]

		/* Transmit */
		gSBGC->_ll->tx(gSBGC);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	69db      	ldr	r3, [r3, #28]
 8006c7e:	6878      	ldr	r0, [r7, #4]
 8006c80:	4798      	blx	r3

		if (gSBGC->_lastSerialCommandStatus == serialAPI_TX_RX_OK)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	7a1b      	ldrb	r3, [r3, #8]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d103      	bne.n	8006c92 <SBGC32_SendCommand+0x30>
			serialCommand->_state = SCState_PROCESSED;
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	22ff      	movs	r2, #255	@ 0xff
 8006c8e:	769a      	strb	r2, [r3, #26]
				chainedSerialCommand->timeout -= constrain_(serialAPI_GetTick() - serialCommand->_timestamp, 0, chainedSerialCommand->timeout);

		#endif

	#endif
}
 8006c90:	e008      	b.n	8006ca4 <SBGC32_SendCommand+0x42>
			serialCommand->_state = SCState_ERROR;
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	2206      	movs	r2, #6
 8006c96:	769a      	strb	r2, [r3, #26]
			api_->txErrorsCount++;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	8a1a      	ldrh	r2, [r3, #16]
 8006c9e:	3201      	adds	r2, #1
 8006ca0:	b292      	uxth	r2, r2
 8006ca2:	821a      	strh	r2, [r3, #16]
}
 8006ca4:	bf00      	nop
 8006ca6:	3708      	adds	r7, #8
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bd80      	pop	{r7, pc}

08006cac <SerialAPI_FilterSerialCommand>:
 *	@param	payloadSize - size of received command
 *
 *	@return	Whether the command will be accepted or not
 */
static sbgcBoolean_t SerialAPI_FilterSerialCommand (serialAPI_Command_t *serialCommand, ui8 payloadSize)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b085      	sub	sp, #20
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
 8006cb4:	460b      	mov	r3, r1
 8006cb6:	70fb      	strb	r3, [r7, #3]
	/* Check the expected payload size */
	if ((serialCommand->_payloadSize != 0) && (serialCommand->_payloadSize != payloadSize))
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	7f1b      	ldrb	r3, [r3, #28]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d006      	beq.n	8006cce <SerialAPI_FilterSerialCommand+0x22>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	7f1b      	ldrb	r3, [r3, #28]
 8006cc4:	78fa      	ldrb	r2, [r7, #3]
 8006cc6:	429a      	cmp	r2, r3
 8006cc8:	d001      	beq.n	8006cce <SerialAPI_FilterSerialCommand+0x22>
		return sbgcFALSE;
 8006cca:	2300      	movs	r3, #0
 8006ccc:	e01c      	b.n	8006d08 <SerialAPI_FilterSerialCommand+0x5c>

	serialCommand->_payloadSize = payloadSize;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	78fa      	ldrb	r2, [r7, #3]
 8006cd2:	771a      	strb	r2, [r3, #28]

	switch (serialCommand->_commandID)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	7edb      	ldrb	r3, [r3, #27]
 8006cd8:	2b43      	cmp	r3, #67	@ 0x43
 8006cda:	d001      	beq.n	8006ce0 <SerialAPI_FilterSerialCommand+0x34>
 8006cdc:	2bff      	cmp	r3, #255	@ 0xff
 8006cde:	d10f      	bne.n	8006d00 <SerialAPI_FilterSerialCommand+0x54>
		case CMD_CONFIRM :
		case CMD_ERROR :
		{
			#if (SBGC_NEED_CONFIRM_CMD)

				if (serialCommand->_pDestination)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	695b      	ldr	r3, [r3, #20]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d00d      	beq.n	8006d04 <SerialAPI_FilterSerialCommand+0x58>
				{
					sbgcConfirm_t *confirm = (sbgcConfirm_t*)serialCommand->_pDestination;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	695b      	ldr	r3, [r3, #20]
 8006cec:	60fb      	str	r3, [r7, #12]

					if (confirm->commandID != serialCommand->_payload[0])
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	781a      	ldrb	r2, [r3, #0]
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6a1b      	ldr	r3, [r3, #32]
 8006cf6:	781b      	ldrb	r3, [r3, #0]
 8006cf8:	429a      	cmp	r2, r3
 8006cfa:	d003      	beq.n	8006d04 <SerialAPI_FilterSerialCommand+0x58>
						return sbgcFALSE;
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	e003      	b.n	8006d08 <SerialAPI_FilterSerialCommand+0x5c>
				break;
			#endif
		}

		default :
			break;
 8006d00:	bf00      	nop
 8006d02:	e000      	b.n	8006d06 <SerialAPI_FilterSerialCommand+0x5a>
				break;
 8006d04:	bf00      	nop
	}

	return sbgcTRUE;
 8006d06:	2301      	movs	r3, #1
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	3714      	adds	r7, #20
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d12:	4770      	bx	lr

08006d14 <SBGC32_FindCommand>:
 *	@param	*serialCommand - pointer to a structure, into which
 *			the found serial command will be overwritten
 *	@param	cmdID - SBGC32 command identifier
 */
static void SBGC32_FindCommand (sbgcGeneral_t *gSBGC, serialAPI_Command_t *serialCommand, serialAPI_CommandID_t cmdID)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b086      	sub	sp, #24
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	60f8      	str	r0, [r7, #12]
 8006d1c:	60b9      	str	r1, [r7, #8]
 8006d1e:	4613      	mov	r3, r2
 8006d20:	71fb      	strb	r3, [r7, #7]

	#if (SBGC_USES_OS_SUPPORT == sbgcOFF)
		serialAPI_CommandID_t cmdID_Temp;
	#endif

	gSBGC->_lastSerialCommandStatus = serialAPI_TX_RX_OK;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2200      	movs	r2, #0
 8006d26:	721a      	strb	r2, [r3, #8]
	/* It's always sbgcCOMMAND_OK until in the rxCommandBuff isn't empty */

	#if (SBGC_USES_BLOCKING_MODE)

		sbgcTicks_t launchTime = serialAPI_GetTick();
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	685b      	ldr	r3, [r3, #4]
 8006d2e:	4798      	blx	r3
 8006d30:	6178      	str	r0, [r7, #20]

		serialCommand->_state = SCState_PROCESSING;
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	2203      	movs	r2, #3
 8006d36:	769a      	strb	r2, [r3, #26]
		serialCommand->timeout = SBGC_DEFAULT_TIMEOUT;
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	2264      	movs	r2, #100	@ 0x64
 8006d3c:	605a      	str	r2, [r3, #4]
			serialCommand->_state = SCState_PROCESSING;
		}

	#endif

	api_->rxCommandBuffCurP = api_->rxCommandBuffTail;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	685a      	ldr	r2, [r3, #4]
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	685b      	ldr	r3, [r3, #4]
 8006d46:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 8006d4a:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

	/* Start high-layer parsing */
	while (1)
	{
		if (api_->rxCommandBuffCurP == api_->rxCommandBuffHead)
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006d5e:	429a      	cmp	r2, r3
 8006d60:	d104      	bne.n	8006d6c <SBGC32_FindCommand+0x58>
		/* Read a new data if the Rx buffer is empty or there wasn't a needed command there */
			gSBGC->_ll->rx(gSBGC);
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	6a1b      	ldr	r3, [r3, #32]
 8006d68:	68f8      	ldr	r0, [r7, #12]
 8006d6a:	4798      	blx	r3

		#if (SBGC_USES_OS_SUPPORT == sbgcOFF)
			cmdID_Temp = api_->rxCommandBuff[api_->rxCommandBuffCurP];
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d72:	68fa      	ldr	r2, [r7, #12]
 8006d74:	6852      	ldr	r2, [r2, #4]
 8006d76:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8006d7a:	4413      	add	r3, r2
 8006d7c:	781b      	ldrb	r3, [r3, #0]
 8006d7e:	74fb      	strb	r3, [r7, #19]
		#endif

		/* Handling */
		if (gSBGC->_lastSerialCommandStatus == serialAPI_TX_RX_OK)
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	7a1b      	ldrb	r3, [r3, #8]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d13e      	bne.n	8006e06 <SBGC32_FindCommand+0xf2>
		/* We have some serial command */
		{
			#if (SBGC_USES_OS_SUPPORT == sbgcOFF)

				if ((cmdID_Temp == cmdID) || (((cmdID == CMD_CONFIRM) ||
 8006d88:	7cfa      	ldrb	r2, [r7, #19]
 8006d8a:	79fb      	ldrb	r3, [r7, #7]
 8006d8c:	429a      	cmp	r2, r3
 8006d8e:	d008      	beq.n	8006da2 <SBGC32_FindCommand+0x8e>
 8006d90:	79fb      	ldrb	r3, [r7, #7]
 8006d92:	2b43      	cmp	r3, #67	@ 0x43
 8006d94:	d002      	beq.n	8006d9c <SBGC32_FindCommand+0x88>
 8006d96:	79fb      	ldrb	r3, [r7, #7]
 8006d98:	2b60      	cmp	r3, #96	@ 0x60
 8006d9a:	d117      	bne.n	8006dcc <SBGC32_FindCommand+0xb8>
					(cmdID == CMD_CAN_DEVICE_SCAN)) && (cmdID_Temp == CMD_ERROR)))
 8006d9c:	7cfb      	ldrb	r3, [r7, #19]
 8006d9e:	2bff      	cmp	r3, #255	@ 0xff
 8006da0:	d114      	bne.n	8006dcc <SBGC32_FindCommand+0xb8>
			/* A correct command has parsed (or a CMD_ERROR have come while we wait a CMD_CONFIRM or a CMD_CAN_DEVICE_SCAN) */

			#endif
			{
				ui8 payloadSize = SerialAPI_ReadReceivedCommand(gSBGC, serialCommand);
 8006da2:	68b9      	ldr	r1, [r7, #8]
 8006da4:	68f8      	ldr	r0, [r7, #12]
 8006da6:	f7ff fdda 	bl	800695e <SerialAPI_ReadReceivedCommand>
 8006daa:	4603      	mov	r3, r0
 8006dac:	74bb      	strb	r3, [r7, #18]

				#if (SBGC_USES_OS_SUPPORT == sbgcOFF)

					if (SerialAPI_FilterSerialCommand(serialCommand, payloadSize))
 8006dae:	7cbb      	ldrb	r3, [r7, #18]
 8006db0:	4619      	mov	r1, r3
 8006db2:	68b8      	ldr	r0, [r7, #8]
 8006db4:	f7ff ff7a 	bl	8006cac <SerialAPI_FilterSerialCommand>
 8006db8:	4603      	mov	r3, r0
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d022      	beq.n	8006e04 <SBGC32_FindCommand+0xf0>
					/* Search command has required advanced searching patterns, or they aren't requested.
					   Or pass next if receiving any command */

				#endif
				{
					serialCommand->_payloadSize = payloadSize;
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	7cba      	ldrb	r2, [r7, #18]
 8006dc2:	771a      	strb	r2, [r3, #28]
					serialCommand->_state = SCState_PROCESSED;
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	22ff      	movs	r2, #255	@ 0xff
 8006dc8:	769a      	strb	r2, [r3, #26]

					/* Command was received fine, exit */
					return;
 8006dca:	e051      	b.n	8006e70 <SBGC32_FindCommand+0x15c>
				/* Else search command doesn't correspond advanced searching patterns. Go next */
			}

			#if (SBGC_USES_OS_SUPPORT == sbgcOFF)

				else if (cmdID_Temp != cmdID)
 8006dcc:	7cfa      	ldrb	r2, [r7, #19]
 8006dce:	79fb      	ldrb	r3, [r7, #7]
 8006dd0:	429a      	cmp	r2, r3
 8006dd2:	d018      	beq.n	8006e06 <SBGC32_FindCommand+0xf2>
				/* Has wrong command parsed */
					api_->rxCommandBuffCurP += api_->rxCommandBuff[(api_->rxCommandBuffCurP + 1) & SBGC_RX_BUFF_SIZE_MASK] + 2;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	685b      	ldr	r3, [r3, #4]
 8006de6:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8006dea:	3301      	adds	r3, #1
 8006dec:	b2db      	uxtb	r3, r3
 8006dee:	440b      	add	r3, r1
 8006df0:	781b      	ldrb	r3, [r3, #0]
 8006df2:	4413      	add	r3, r2
 8006df4:	b2da      	uxtb	r2, r3
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	3202      	adds	r2, #2
 8006dfc:	b2d2      	uxtb	r2, r2
 8006dfe:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
 8006e02:	e000      	b.n	8006e06 <SBGC32_FindCommand+0xf2>
			{
 8006e04:	bf00      	nop

			#endif
		}

		/* Enter to user's waiting handler */
		SerialAPI_CommandWaitingHandler(gSBGC);
 8006e06:	68f8      	ldr	r0, [r7, #12]
 8006e08:	f000 fe26 	bl	8007a58 <SerialAPI_CommandWaitingHandler>
				(gSBGC->_lastSerialCommandStatus != serialAPI_TX_RX_OK))
			/* There wasn't a needed command anywhere */

		#else

			if (((api_->rxCommandBuffCurP == api_->rxCommandBuffHead) &&
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	685b      	ldr	r3, [r3, #4]
 8006e18:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006e1c:	429a      	cmp	r2, r3
 8006e1e:	d196      	bne.n	8006d4e <SBGC32_FindCommand+0x3a>
				(gSBGC->_lastSerialCommandStatus != serialAPI_TX_RX_OK)) &&
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	7a1b      	ldrb	r3, [r3, #8]
			if (((api_->rxCommandBuffCurP == api_->rxCommandBuffHead) &&
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d092      	beq.n	8006d4e <SBGC32_FindCommand+0x3a>
				((serialAPI_GetTick() - launchTime) >= serialCommand->timeout))
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	685b      	ldr	r3, [r3, #4]
 8006e2e:	4798      	blx	r3
 8006e30:	4602      	mov	r2, r0
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	1ad2      	subs	r2, r2, r3
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	685b      	ldr	r3, [r3, #4]
				(gSBGC->_lastSerialCommandStatus != serialAPI_TX_RX_OK)) &&
 8006e3a:	429a      	cmp	r2, r3
 8006e3c:	d387      	bcc.n	8006d4e <SBGC32_FindCommand+0x3a>

		#endif

			{
				/* Return rxCommandBuffCurP to the buffer start */
				api_->rxCommandBuffCurP = api_->rxCommandBuffTail;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	685a      	ldr	r2, [r3, #4]
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 8006e4a:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
							}
						}

					#else

						serialCommand->_state = SCState_ERROR;
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	2206      	movs	r2, #6
 8006e52:	769a      	strb	r2, [r3, #26]
						api_->rxErrorsCount++;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	685b      	ldr	r3, [r3, #4]
 8006e58:	8a5a      	ldrh	r2, [r3, #18]
 8006e5a:	3201      	adds	r2, #1
 8006e5c:	b292      	uxth	r2, r2
 8006e5e:	825a      	strh	r2, [r3, #18]

					#endif

					if (gSBGC->_lastSerialCommandStatus == serialAPI_TX_RX_OK)
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	7a1b      	ldrb	r3, [r3, #8]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d102      	bne.n	8006e6e <SBGC32_FindCommand+0x15a>
					/* For example a case when a stream clogs serialAPI */
						gSBGC->_lastSerialCommandStatus = serialAPI_RX_NOT_FOUND_ERROR;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	2207      	movs	r2, #7
 8006e6c:	721a      	strb	r2, [r3, #8]

				#endif

				return;
 8006e6e:	bf00      	nop
			}
	}
}
 8006e70:	3718      	adds	r7, #24
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}

08006e76 <SerialAPI_ProcessCommand>:
 *	@param	index - command sequence number
 *
 *	@return	True if command remains, false otherwise
 */
static sbgcBoolean_t SerialAPI_ProcessCommand (sbgcGeneral_t *gSBGC, ui8 index)
{
 8006e76:	b580      	push	{r7, lr}
 8006e78:	b084      	sub	sp, #16
 8006e7a:	af00      	add	r7, sp, #0
 8006e7c:	6078      	str	r0, [r7, #4]
 8006e7e:	460b      	mov	r3, r1
 8006e80:	70fb      	strb	r3, [r7, #3]
	sbgcBoolean_t commandExist = sbgcTRUE;
 8006e82:	2301      	movs	r3, #1
 8006e84:	73fb      	strb	r3, [r7, #15]

	curCmd_ = &api_->commandBuff[index];
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	6959      	ldr	r1, [r3, #20]
 8006e8c:	78fa      	ldrb	r2, [r7, #3]
 8006e8e:	4613      	mov	r3, r2
 8006e90:	00db      	lsls	r3, r3, #3
 8006e92:	4413      	add	r3, r2
 8006e94:	009b      	lsls	r3, r3, #2
 8006e96:	461a      	mov	r2, r3
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	685b      	ldr	r3, [r3, #4]
 8006e9c:	440a      	add	r2, r1
 8006e9e:	621a      	str	r2, [r3, #32]

	sbgcBoolean_t thisCommandRx = (curCmd_->parameters & SCParam_RX) ? sbgcTRUE : sbgcFALSE;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	685b      	ldr	r3, [r3, #4]
 8006ea4:	6a1b      	ldr	r3, [r3, #32]
 8006ea6:	781b      	ldrb	r3, [r3, #0]
 8006ea8:	09db      	lsrs	r3, r3, #7
 8006eaa:	73bb      	strb	r3, [r7, #14]

	if (thisCommandRx)
 8006eac:	7bbb      	ldrb	r3, [r7, #14]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d00d      	beq.n	8006ece <SerialAPI_ProcessCommand+0x58>
	{
		thisCommandRx = sbgcTRUE;
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	73bb      	strb	r3, [r7, #14]
		/* Don't find command yet if the library uses OS functional */
		#if (SBGC_USES_OS_SUPPORT == sbgcOFF)
			SBGC32_FindCommand(gSBGC, curCmd_, curCmd_->_commandID);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	685b      	ldr	r3, [r3, #4]
 8006eba:	6a19      	ldr	r1, [r3, #32]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	685b      	ldr	r3, [r3, #4]
 8006ec0:	6a1b      	ldr	r3, [r3, #32]
 8006ec2:	7edb      	ldrb	r3, [r3, #27]
 8006ec4:	461a      	mov	r2, r3
 8006ec6:	6878      	ldr	r0, [r7, #4]
 8006ec8:	f7ff ff24 	bl	8006d14 <SBGC32_FindCommand>
 8006ecc:	e006      	b.n	8006edc <SerialAPI_ProcessCommand+0x66>
		#endif
	}

	else
		SBGC32_SendCommand(gSBGC, curCmd_);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	685b      	ldr	r3, [r3, #4]
 8006ed2:	6a1b      	ldr	r3, [r3, #32]
 8006ed4:	4619      	mov	r1, r3
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f7ff fec3 	bl	8006c62 <SBGC32_SendCommand>

	/* After physical operations... */
	switch (curCmd_->_state)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	685b      	ldr	r3, [r3, #4]
 8006ee0:	6a1b      	ldr	r3, [r3, #32]
 8006ee2:	7e9b      	ldrb	r3, [r3, #26]
 8006ee4:	2bff      	cmp	r3, #255	@ 0xff
 8006ee6:	d005      	beq.n	8006ef4 <SerialAPI_ProcessCommand+0x7e>
 8006ee8:	2bff      	cmp	r3, #255	@ 0xff
 8006eea:	dc6e      	bgt.n	8006fca <SerialAPI_ProcessCommand+0x154>
 8006eec:	2b04      	cmp	r3, #4
 8006eee:	d06e      	beq.n	8006fce <SerialAPI_ProcessCommand+0x158>
 8006ef0:	2b06      	cmp	r3, #6
 8006ef2:	d16a      	bne.n	8006fca <SerialAPI_ProcessCommand+0x154>
				api_->log(gSBGC, curCmd_);

			#endif

			/* It's necessary to save payload pointer cause the next actions may shift it */
			void *payloadTemp = curCmd_->_payload;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	6a1b      	ldr	r3, [r3, #32]
 8006efa:	6a1b      	ldr	r3, [r3, #32]
 8006efc:	60bb      	str	r3, [r7, #8]

			if (curCmd_->_state == SCState_PROCESSED)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	6a1b      	ldr	r3, [r3, #32]
 8006f04:	7e9b      	ldrb	r3, [r3, #26]
 8006f06:	2bff      	cmp	r3, #255	@ 0xff
 8006f08:	d134      	bne.n	8006f74 <SerialAPI_ProcessCommand+0xfe>
			/* Execute SerialAPI event */
			{
				if (curCmd_->_serialAPI_Event)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	6a1b      	ldr	r3, [r3, #32]
 8006f10:	691b      	ldr	r3, [r3, #16]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d006      	beq.n	8006f24 <SerialAPI_ProcessCommand+0xae>
					((serialAPI_Event_t)curCmd_->_serialAPI_Event)(gSBGC);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	6a1b      	ldr	r3, [r3, #32]
 8006f1c:	691b      	ldr	r3, [r3, #16]
 8006f1e:	6878      	ldr	r0, [r7, #4]
 8006f20:	4798      	blx	r3
 8006f22:	e022      	b.n	8006f6a <SerialAPI_ProcessCommand+0xf4>

				else if (thisCommandRx && (curCmd_->_pDestination != NULL))  // and it don't have an event
 8006f24:	7bbb      	ldrb	r3, [r7, #14]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d01f      	beq.n	8006f6a <SerialAPI_ProcessCommand+0xf4>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	685b      	ldr	r3, [r3, #4]
 8006f2e:	6a1b      	ldr	r3, [r3, #32]
 8006f30:	695b      	ldr	r3, [r3, #20]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d019      	beq.n	8006f6a <SerialAPI_ProcessCommand+0xf4>
				{
					if (curCmd_->_destinationSize < curCmd_->_payloadSize)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	685b      	ldr	r3, [r3, #4]
 8006f3a:	6a1b      	ldr	r3, [r3, #32]
 8006f3c:	8b1b      	ldrh	r3, [r3, #24]
 8006f3e:	687a      	ldr	r2, [r7, #4]
 8006f40:	6852      	ldr	r2, [r2, #4]
 8006f42:	6a12      	ldr	r2, [r2, #32]
 8006f44:	7f12      	ldrb	r2, [r2, #28]
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d202      	bcs.n	8006f50 <SerialAPI_ProcessCommand+0xda>
						SerialAPI_FatalErrorHandler();
 8006f4a:	f7fa f89f 	bl	800108c <SerialAPI_FatalErrorHandler>
 8006f4e:	e00c      	b.n	8006f6a <SerialAPI_ProcessCommand+0xf4>

					else
						api_->readBuff(gSBGC, curCmd_->_pDestination, curCmd_->_payloadSize);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	685b      	ldr	r3, [r3, #4]
 8006f54:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f56:	687a      	ldr	r2, [r7, #4]
 8006f58:	6852      	ldr	r2, [r2, #4]
 8006f5a:	6a12      	ldr	r2, [r2, #32]
 8006f5c:	6951      	ldr	r1, [r2, #20]
 8006f5e:	687a      	ldr	r2, [r7, #4]
 8006f60:	6852      	ldr	r2, [r2, #4]
 8006f62:	6a12      	ldr	r2, [r2, #32]
 8006f64:	7f12      	ldrb	r2, [r2, #28]
 8006f66:	6878      	ldr	r0, [r7, #4]
 8006f68:	4798      	blx	r3
				}

				/* Return payload pointer to the start */
				curCmd_->_payload = payloadTemp;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	6a1b      	ldr	r3, [r3, #32]
 8006f70:	68ba      	ldr	r2, [r7, #8]
 8006f72:	621a      	str	r2, [r3, #32]
					((serialAPI_Callback_t)curCmd_->callback)(curCmd_->callbackArg);
				}

			#endif

			if (thisCommandRx)
 8006f74:	7bbb      	ldrb	r3, [r7, #14]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d004      	beq.n	8006f84 <SerialAPI_ProcessCommand+0x10e>
			/* Delete command ID, size and payload from Rx buffer in any case */
				SerialAPI_DeleteReceivedCommand(gSBGC, payloadTemp);
 8006f7a:	68b9      	ldr	r1, [r7, #8]
 8006f7c:	6878      	ldr	r0, [r7, #4]
 8006f7e:	f7ff fd2e 	bl	80069de <SerialAPI_DeleteReceivedCommand>
 8006f82:	e00e      	b.n	8006fa2 <SerialAPI_ProcessCommand+0x12c>

			else if (!(curCmd_->parameters & SCParam_RETAIN))
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	685b      	ldr	r3, [r3, #4]
 8006f88:	6a1b      	ldr	r3, [r3, #32]
 8006f8a:	781b      	ldrb	r3, [r3, #0]
 8006f8c:	f003 0304 	and.w	r3, r3, #4
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d106      	bne.n	8006fa2 <SerialAPI_ProcessCommand+0x12c>
			/* Delete command payload from Tx buffer and command object from main command buffer */
				SerialAPI_DeleteSentCommand(gSBGC, curCmd_);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	685b      	ldr	r3, [r3, #4]
 8006f98:	6a1b      	ldr	r3, [r3, #32]
 8006f9a:	4619      	mov	r1, r3
 8006f9c:	6878      	ldr	r0, [r7, #4]
 8006f9e:	f7ff fb8b 	bl	80066b8 <SerialAPI_DeleteSentCommand>
					api_->threadState = SATS_NORMAL;
				}

			#endif

			if (curCmd_->_state != SCState_RELOAD)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	685b      	ldr	r3, [r3, #4]
 8006fa6:	6a1b      	ldr	r3, [r3, #32]
 8006fa8:	7e9b      	ldrb	r3, [r3, #26]
 8006faa:	2b04      	cmp	r3, #4
 8006fac:	d007      	beq.n	8006fbe <SerialAPI_ProcessCommand+0x148>
			{
				commandExist = sbgcFALSE;
 8006fae:	2300      	movs	r3, #0
 8006fb0:	73fb      	strb	r3, [r7, #15]
				SerialAPI_DeleteCommand(gSBGC, index);
 8006fb2:	78fb      	ldrb	r3, [r7, #3]
 8006fb4:	4619      	mov	r1, r3
 8006fb6:	6878      	ldr	r0, [r7, #4]
 8006fb8:	f7ff fdcb 	bl	8006b52 <SerialAPI_DeleteCommand>
				/* Reload serial command */
					curCmd_->_state = SCState_PREPARED;

			#endif

			break;
 8006fbc:	e008      	b.n	8006fd0 <SerialAPI_ProcessCommand+0x15a>
					curCmd_->_state = SCState_PREPARED;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	685b      	ldr	r3, [r3, #4]
 8006fc2:	6a1b      	ldr	r3, [r3, #32]
 8006fc4:	2202      	movs	r2, #2
 8006fc6:	769a      	strb	r2, [r3, #26]
			break;
 8006fc8:	e002      	b.n	8006fd0 <SerialAPI_ProcessCommand+0x15a>
			#endif

			break;

		default :
			break;
 8006fca:	bf00      	nop
 8006fcc:	e000      	b.n	8006fd0 <SerialAPI_ProcessCommand+0x15a>
			break;
 8006fce:	bf00      	nop
	}

	return commandExist;
 8006fd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	3710      	adds	r7, #16
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	bd80      	pop	{r7, pc}

08006fda <PostGetBoardData>:
 *			See @ref SBGC32_GetBoardData function
 *
 *	@param	*gSBGC - serial connection descriptor
 */
static void PostGetBoardData (sbgcGeneral_t *gSBGC)
{
 8006fda:	b580      	push	{r7, lr}
 8006fdc:	b084      	sub	sp, #16
 8006fde:	af00      	add	r7, sp, #0
 8006fe0:	6078      	str	r0, [r7, #4]
	/* Read all data manually only */

	/* First part */
	if (curCmd_->_commandID == CMD_BOARD_INFO)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	685b      	ldr	r3, [r3, #4]
 8006fe6:	6a1b      	ldr	r3, [r3, #32]
 8006fe8:	7edb      	ldrb	r3, [r3, #27]
 8006fea:	2b56      	cmp	r3, #86	@ 0x56
 8006fec:	d149      	bne.n	8007082 <PostGetBoardData+0xa8>
	/* Getting board information */
	{
		ui32 boardFeatures;

		/* Don't care about _payload pointer verge cause there is a first command */
		api_->boardVersion = *(curCmd_->_payload + BI_BOARD_VER_OFFSET);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	685b      	ldr	r3, [r3, #4]
 8006ff2:	6a1b      	ldr	r3, [r3, #32]
 8006ff4:	6a1a      	ldr	r2, [r3, #32]
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	685b      	ldr	r3, [r3, #4]
 8006ffa:	7812      	ldrb	r2, [r2, #0]
 8006ffc:	705a      	strb	r2, [r3, #1]
		api_->fromLE(&api_->firmwareVersion, curCmd_->_payload + BI_FRW_VER_OFFSET,
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	685b      	ldr	r3, [r3, #4]
 8007002:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007004:	687a      	ldr	r2, [r7, #4]
 8007006:	6852      	ldr	r2, [r2, #4]
 8007008:	1c90      	adds	r0, r2, #2
 800700a:	687a      	ldr	r2, [r7, #4]
 800700c:	6852      	ldr	r2, [r2, #4]
 800700e:	6a12      	ldr	r2, [r2, #32]
 8007010:	6a12      	ldr	r2, [r2, #32]
 8007012:	1c51      	adds	r1, r2, #1
 8007014:	2202      	movs	r2, #2
 8007016:	4798      	blx	r3
							sizeof(api_->firmwareVersion));

		boardFeatures = (((ui32)(*(ui16*)(curCmd_->_payload + BI_BOARD_FTR_OFFSET))) & 0x0000FFFF) |
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	6a1b      	ldr	r3, [r3, #32]
 800701e:	6a1b      	ldr	r3, [r3, #32]
 8007020:	3304      	adds	r3, #4
 8007022:	881b      	ldrh	r3, [r3, #0]
 8007024:	461a      	mov	r2, r3
				((((ui32)(*(ui16*)(curCmd_->_payload + BI_BOARD_FTR_E_OFFSET))) << 16) & 0xFFFF0000);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	685b      	ldr	r3, [r3, #4]
 800702a:	6a1b      	ldr	r3, [r3, #32]
 800702c:	6a1b      	ldr	r3, [r3, #32]
 800702e:	330b      	adds	r3, #11
 8007030:	881b      	ldrh	r3, [r3, #0]
 8007032:	041b      	lsls	r3, r3, #16
		boardFeatures = (((ui32)(*(ui16*)(curCmd_->_payload + BI_BOARD_FTR_OFFSET))) & 0x0000FFFF) |
 8007034:	4313      	orrs	r3, r2
 8007036:	60fb      	str	r3, [r7, #12]

		api_->fromLE(&api_->boardFeatures, (ui8*)(&boardFeatures), sizeof(api_->boardFeatures));
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800703e:	687a      	ldr	r2, [r7, #4]
 8007040:	6852      	ldr	r2, [r2, #4]
 8007042:	f102 0008 	add.w	r0, r2, #8
 8007046:	f107 010c 	add.w	r1, r7, #12
 800704a:	2204      	movs	r2, #4
 800704c:	4798      	blx	r3

		api_->fromLE(&api_->baseFirmwareVersion, curCmd_->_payload + BI_BASE_FRW_VER_OFFSET,
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	685b      	ldr	r3, [r3, #4]
 8007052:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007054:	687a      	ldr	r2, [r7, #4]
 8007056:	6852      	ldr	r2, [r2, #4]
 8007058:	1d10      	adds	r0, r2, #4
 800705a:	687a      	ldr	r2, [r7, #4]
 800705c:	6852      	ldr	r2, [r2, #4]
 800705e:	6a12      	ldr	r2, [r2, #32]
 8007060:	6a12      	ldr	r2, [r2, #32]
 8007062:	f102 0110 	add.w	r1, r2, #16
 8007066:	2202      	movs	r2, #2
 8007068:	4798      	blx	r3
							sizeof(api_->baseFirmwareVersion));

		if (api_->baseFirmwareVersion == 0)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	685b      	ldr	r3, [r3, #4]
 800706e:	889b      	ldrh	r3, [r3, #4]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d115      	bne.n	80070a0 <PostGetBoardData+0xc6>
		/* Some SBGC32 boards have no this data field */
			api_->baseFirmwareVersion = api_->firmwareVersion;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	685a      	ldr	r2, [r3, #4]
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	8852      	ldrh	r2, [r2, #2]
 800707e:	809a      	strh	r2, [r3, #4]
			else
				api_->adjVarsNumber = *(curCmd_->_payload + BI3_ADJ_VAR_NUM_OFFSET);

		#endif
	}
}
 8007080:	e00e      	b.n	80070a0 <PostGetBoardData+0xc6>
		api_->fromLE(&api_->boardFeatures2, curCmd_->_payload + BI3_BOARD_FTR_E2_OFFSET,
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	685b      	ldr	r3, [r3, #4]
 8007086:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007088:	687a      	ldr	r2, [r7, #4]
 800708a:	6852      	ldr	r2, [r2, #4]
 800708c:	f102 000c 	add.w	r0, r2, #12
 8007090:	687a      	ldr	r2, [r7, #4]
 8007092:	6852      	ldr	r2, [r2, #4]
 8007094:	6a12      	ldr	r2, [r2, #32]
 8007096:	6a12      	ldr	r2, [r2, #32]
 8007098:	f102 0134 	add.w	r1, r2, #52	@ 0x34
 800709c:	2204      	movs	r2, #4
 800709e:	4798      	blx	r3
}
 80070a0:	bf00      	nop
 80070a2:	3710      	adds	r7, #16
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}

080070a8 <SBGC32_GetBoardData>:
 *	@param	*gSBGC - serial connection descriptor
 *
 *	@return	Communication status. See @ref Readme_S2
 */
static sbgcCommandStatus_t SBGC32_GetBoardData (sbgcGeneral_t *gSBGC)
{
 80070a8:	b590      	push	{r4, r7, lr}
 80070aa:	b083      	sub	sp, #12
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
	api_->startWrite(gSBGC, CMD_BOARD_INFO SBGC_DEFAULT_ARGS__);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	685b      	ldr	r3, [r3, #4]
 80070b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070b6:	2156      	movs	r1, #86	@ 0x56
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	4798      	blx	r3
	api_->writeWord(gSBGC, 0);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	685b      	ldr	r3, [r3, #4]
 80070c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070c2:	2100      	movs	r1, #0
 80070c4:	6878      	ldr	r0, [r7, #4]
 80070c6:	4798      	blx	r3

	#if (SBGC_USES_OS_SUPPORT)
		curCmd_->priority = SCPrior_SUPREME;
	#endif

	api_->finishWrite(gSBGC);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80070ce:	6878      	ldr	r0, [r7, #4]
 80070d0:	4798      	blx	r3

	serialAPI_Unlock()
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	2200      	movs	r2, #0
 80070d8:	701a      	strb	r2, [r3, #0]
		#else
			sbgcBlockQueue(SBGC32_TransmitAllCommands(gSBGC));
		#endif
	#endif

	serialAPI_LockRead();
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	685b      	ldr	r3, [r3, #4]
 80070de:	781b      	ldrb	r3, [r3, #0]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d001      	beq.n	80070e8 <SBGC32_GetBoardData+0x40>
 80070e4:	230c      	movs	r3, #12
 80070e6:	e053      	b.n	8007190 <SBGC32_GetBoardData+0xe8>
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	2201      	movs	r2, #1
 80070ee:	701a      	strb	r2, [r3, #0]

	api_->startRead(gSBGC, CMD_BOARD_INFO SBGC_DEFAULT_ARGS__);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070f6:	2156      	movs	r1, #86	@ 0x56
 80070f8:	6878      	ldr	r0, [r7, #4]
 80070fa:	4798      	blx	r3
	api_->assignEvent(gSBGC, PostGetBoardData, gSBGC, SBGC_MAX_PAYLOAD_SIZE);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	f8d3 4088 	ldr.w	r4, [r3, #136]	@ 0x88
 8007104:	23ff      	movs	r3, #255	@ 0xff
 8007106:	687a      	ldr	r2, [r7, #4]
 8007108:	4923      	ldr	r1, [pc, #140]	@ (8007198 <SBGC32_GetBoardData+0xf0>)
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	47a0      	blx	r4

	#if (SBGC_USES_OS_SUPPORT)
		curCmd_->priority = SCPrior_SUPREME;
	#endif

	api_->finishRead(gSBGC);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	4798      	blx	r3

	serialAPI_Unlock()
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	685b      	ldr	r3, [r3, #4]
 800711c:	2200      	movs	r2, #0
 800711e:	701a      	strb	r2, [r3, #0]
		#else
			sbgcBlockQueue(SBGC32_ReceiveAllCommands(gSBGC));
		#endif
	#endif

	if (gSBGC->_lastCommandStatus == sbgcCOMMAND_OK)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	7a5b      	ldrb	r3, [r3, #9]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d131      	bne.n	800718c <SBGC32_GetBoardData+0xe4>
	/* Getting the second features part and total adjustable variables number */
	{
		api_->startWrite(gSBGC, CMD_BOARD_INFO_3 SBGC_DEFAULT_ARGS__);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	685b      	ldr	r3, [r3, #4]
 800712c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800712e:	2114      	movs	r1, #20
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	4798      	blx	r3

		#if (SBGC_USES_OS_SUPPORT)
			curCmd_->priority = SCPrior_SUPREME;
		#endif

		api_->finishWrite(gSBGC);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	685b      	ldr	r3, [r3, #4]
 8007138:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	4798      	blx	r3

		serialAPI_Unlock()
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	2200      	movs	r2, #0
 8007144:	701a      	strb	r2, [r3, #0]
			#else
				sbgcBlockQueue(SBGC32_TransmitAllCommands(gSBGC));
			#endif
		#endif

		serialAPI_LockRead();
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	685b      	ldr	r3, [r3, #4]
 800714a:	781b      	ldrb	r3, [r3, #0]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d001      	beq.n	8007154 <SBGC32_GetBoardData+0xac>
 8007150:	230c      	movs	r3, #12
 8007152:	e01d      	b.n	8007190 <SBGC32_GetBoardData+0xe8>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	685b      	ldr	r3, [r3, #4]
 8007158:	2201      	movs	r2, #1
 800715a:	701a      	strb	r2, [r3, #0]

		api_->startRead(gSBGC, CMD_BOARD_INFO_3 SBGC_DEFAULT_ARGS__);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	685b      	ldr	r3, [r3, #4]
 8007160:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007162:	2114      	movs	r1, #20
 8007164:	6878      	ldr	r0, [r7, #4]
 8007166:	4798      	blx	r3
		api_->assignEvent(gSBGC, PostGetBoardData, gSBGC, SBGC_MAX_PAYLOAD_SIZE);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	f8d3 4088 	ldr.w	r4, [r3, #136]	@ 0x88
 8007170:	23ff      	movs	r3, #255	@ 0xff
 8007172:	687a      	ldr	r2, [r7, #4]
 8007174:	4908      	ldr	r1, [pc, #32]	@ (8007198 <SBGC32_GetBoardData+0xf0>)
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	47a0      	blx	r4

		#if (SBGC_USES_OS_SUPPORT)
			curCmd_->priority = SCPrior_SUPREME;
		#endif

		api_->finishRead(gSBGC);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	685b      	ldr	r3, [r3, #4]
 800717e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007180:	6878      	ldr	r0, [r7, #4]
 8007182:	4798      	blx	r3

		serialAPI_Unlock()
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	2200      	movs	r2, #0
 800718a:	701a      	strb	r2, [r3, #0]
			DebugSBGC32_PrintMessage(gSBGC, " \n");
		}

	#endif

	return gSBGC->_lastCommandStatus;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	7a5b      	ldrb	r3, [r3, #9]
}
 8007190:	4618      	mov	r0, r3
 8007192:	370c      	adds	r7, #12
 8007194:	46bd      	mov	sp, r7
 8007196:	bd90      	pop	{r4, r7, pc}
 8007198:	08006fdb 	.word	0x08006fdb

0800719c <SBGC32_SetupLibrary>:
 *	@param	*gSBGC - serial connection descriptor
 *
 *	@return	Communication status. See @ref Readme_S2
 */
sbgcCommandStatus_t SBGC32_SetupLibrary (sbgcGeneral_t *gSBGC)
{
 800719c:	b590      	push	{r4, r7, lr}
 800719e:	b085      	sub	sp, #20
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
	api_ = (serialAPI_General_t*)sbgcMalloc(sizeof(serialAPI_General_t));
 80071a4:	20a4      	movs	r0, #164	@ 0xa4
 80071a6:	f000 fc61 	bl	8007a6c <malloc>
 80071aa:	4603      	mov	r3, r0
 80071ac:	461a      	mov	r2, r3
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	605a      	str	r2, [r3, #4]

	PrivateSerialAPI_LinkLowLayer(gSBGC);
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f7ff fa6a 	bl	800668c <PrivateSerialAPI_LinkLowLayer>
	PrivateSerialAPI_LinkConverter(gSBGC);
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f000 f939 	bl	8007430 <PrivateSerialAPI_LinkConverter>

	#if (SBGC_USES_LOGS)
		PrivateSerialAPI_LinkDebug(gSBGC);
	#endif

	PrivateSerialAPI_LinkCommandBuild(gSBGC);
 80071be:	6878      	ldr	r0, [r7, #4]
 80071c0:	f7fe ffb2 	bl	8006128 <PrivateSerialAPI_LinkCommandBuild>

	/* Link high-layer service functions */
	api_->saveCmd = SerialAPI_SaveReceivedCommand;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	685b      	ldr	r3, [r3, #4]
 80071c8:	4a3f      	ldr	r2, [pc, #252]	@ (80072c8 <SBGC32_SetupLibrary+0x12c>)
 80071ca:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
	api_->findCmd = SerialAPI_FindCommandByCID;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	685b      	ldr	r3, [r3, #4]
 80071d2:	4a3e      	ldr	r2, [pc, #248]	@ (80072cc <SBGC32_SetupLibrary+0x130>)
 80071d4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

	#if (SBGC_USES_BLOCKING_MODE || SBGC_SEND_IMMEDIATELY)
		api_->process = SerialAPI_ProcessCommand;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	4a3c      	ldr	r2, [pc, #240]	@ (80072d0 <SBGC32_SetupLibrary+0x134>)
 80071de:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		api_->busyFlag = sbgcFALSE;
		api_->threadState = SATS_NORMAL;
		
	#endif

	api_->serialAPI_Status = serialAPI_OK;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	685b      	ldr	r3, [r3, #4]
 80071e6:	2200      	movs	r2, #0
 80071e8:	701a      	strb	r2, [r3, #0]

	api_->boardVersion = 0;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	685b      	ldr	r3, [r3, #4]
 80071ee:	2200      	movs	r2, #0
 80071f0:	705a      	strb	r2, [r3, #1]
	api_->firmwareVersion = 0;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	685b      	ldr	r3, [r3, #4]
 80071f6:	2200      	movs	r2, #0
 80071f8:	805a      	strh	r2, [r3, #2]
	api_->baseFirmwareVersion = 0;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	2200      	movs	r2, #0
 8007200:	809a      	strh	r2, [r3, #4]

	#if (SBGC_ADJVAR_MODULE)
		api_->adjVarsNumber = SBGC_ADJ_VARS_MIN_QUANTITY;
	#endif

	api_->txErrorsCount = 0;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	685b      	ldr	r3, [r3, #4]
 8007206:	2200      	movs	r2, #0
 8007208:	821a      	strh	r2, [r3, #16]
	api_->rxErrorsCount = 0;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	2200      	movs	r2, #0
 8007210:	825a      	strh	r2, [r3, #18]

	api_->commandBuff = (serialAPI_Command_t*)sbgcMalloc(sizeof(serialAPI_Command_t) * SBGC_MAX_COMMAND_NUM);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	685c      	ldr	r4, [r3, #4]
 8007216:	2024      	movs	r0, #36	@ 0x24
 8007218:	f000 fc28 	bl	8007a6c <malloc>
 800721c:	4603      	mov	r3, r0
 800721e:	6163      	str	r3, [r4, #20]
	api_->commandNumber = 0;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	2200      	movs	r2, #0
 8007226:	761a      	strb	r2, [r3, #24]

	#if (SBGC_USES_OS_SUPPORT)
		api_->retainedCommandNumber = 0;
	#endif

	api_->commandTotalCount = 0;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	685b      	ldr	r3, [r3, #4]
 800722c:	2200      	movs	r2, #0
 800722e:	61da      	str	r2, [r3, #28]

	api_->currentSerialCommand = NULL;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	685b      	ldr	r3, [r3, #4]
 8007234:	2200      	movs	r2, #0
 8007236:	621a      	str	r2, [r3, #32]

	#if (SBGC_USES_TOKENS)
		api_->lastCommandToken = 0;
	#endif

	api_->txCommandBuff = (ui8*)sbgcMalloc(SBGC_TX_BUFF_TOTAL_SIZE);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	685c      	ldr	r4, [r3, #4]
 800723c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8007240:	f000 fc14 	bl	8007a6c <malloc>
 8007244:	4603      	mov	r3, r0
 8007246:	6263      	str	r3, [r4, #36]	@ 0x24
	api_->txCommandBuffTail = 0;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	2200      	movs	r2, #0
 800724e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	api_->txCommandBuffHead = 0;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	685b      	ldr	r3, [r3, #4]
 8007256:	2200      	movs	r2, #0
 8007258:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

	api_->rxCommandBuff = (ui8*)sbgcMalloc(SBGC_RX_BUFF_TOTAL_SIZE);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	685c      	ldr	r4, [r3, #4]
 8007260:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8007264:	f000 fc02 	bl	8007a6c <malloc>
 8007268:	4603      	mov	r3, r0
 800726a:	62e3      	str	r3, [r4, #44]	@ 0x2c
	api_->rxCommandBuffTail = 0;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	2200      	movs	r2, #0
 8007272:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	api_->rxCommandBuffHead = 0;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	685b      	ldr	r3, [r3, #4]
 800727a:	2200      	movs	r2, #0
 800727c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
	api_->rxCommandBuffCurP = 0;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	685b      	ldr	r3, [r3, #4]
 8007284:	2200      	movs	r2, #0
 8007286:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

	gSBGC->_lastSerialCommandStatus = serialAPI_TX_RX_OK;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2200      	movs	r2, #0
 800728e:	721a      	strb	r2, [r3, #8]
	gSBGC->_lastCommandStatus = sbgcCOMMAND_OK;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2200      	movs	r2, #0
 8007294:	725a      	strb	r2, [r3, #9]
	
	/* Startup delay */
	sbgcTicks_t launchTime = serialAPI_GetTick();
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	685b      	ldr	r3, [r3, #4]
 800729c:	4798      	blx	r3
 800729e:	60f8      	str	r0, [r7, #12]

	while ((serialAPI_GetTick() - launchTime) < SBGC_STARTUP_DELAY) { donothing_; }
 80072a0:	bf00      	nop
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	685b      	ldr	r3, [r3, #4]
 80072a8:	4798      	blx	r3
 80072aa:	4602      	mov	r2, r0
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	1ad3      	subs	r3, r2, r3
 80072b0:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80072b4:	d3f5      	bcc.n	80072a2 <SBGC32_SetupLibrary+0x106>

	/* Getting board information */
	#if (SBGC_USES_OS_SUPPORT == sbgcOFF)
		SBGC32_GetBoardData(gSBGC);
 80072b6:	6878      	ldr	r0, [r7, #4]
 80072b8:	f7ff fef6 	bl	80070a8 <SBGC32_GetBoardData>
	#endif
	
	return gSBGC->_lastCommandStatus;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	7a5b      	ldrb	r3, [r3, #9]
}
 80072c0:	4618      	mov	r0, r3
 80072c2:	3714      	adds	r7, #20
 80072c4:	46bd      	mov	sp, r7
 80072c6:	bd90      	pop	{r4, r7, pc}
 80072c8:	080067e3 	.word	0x080067e3
 80072cc:	08006c05 	.word	0x08006c05
 80072d0:	08006e77 	.word	0x08006e77

080072d4 <SerialAPI_LinkDriver>:
 *			current time in milliseconds
 */
void SerialAPI_LinkDriver (sbgcGeneral_t *gSBGC, sbgcTx_t tx, sbgcRx_t rx,
						   sbgcAvailableBytes_t availableBytes, sbgcTxDebug_t txDebug,
						   sbgcGetTime_t getTime)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b084      	sub	sp, #16
 80072d8:	af00      	add	r7, sp, #0
 80072da:	60f8      	str	r0, [r7, #12]
 80072dc:	60b9      	str	r1, [r7, #8]
 80072de:	607a      	str	r2, [r7, #4]
 80072e0:	603b      	str	r3, [r7, #0]
	gSBGC->_ll = (sbgcLowLayer_t*)sbgcMalloc(sizeof(sbgcLowLayer_t));
 80072e2:	2024      	movs	r0, #36	@ 0x24
 80072e4:	f000 fbc2 	bl	8007a6c <malloc>
 80072e8:	4603      	mov	r3, r0
 80072ea:	461a      	mov	r2, r3
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	601a      	str	r2, [r3, #0]

	gSBGC->_ll->drvTx = tx;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	68ba      	ldr	r2, [r7, #8]
 80072f6:	609a      	str	r2, [r3, #8]
	gSBGC->_ll->drvRx = rx;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	687a      	ldr	r2, [r7, #4]
 80072fe:	60da      	str	r2, [r3, #12]
	gSBGC->_ll->drvAvailableBytes = availableBytes;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	683a      	ldr	r2, [r7, #0]
 8007306:	611a      	str	r2, [r3, #16]

	#if (SBGC_NEED_DEBUG)
		gSBGC->_ll->drvTxDebug = txDebug;
	#else
		gSBGC->_ll->drvTxDebug = NULL;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	2200      	movs	r2, #0
 800730e:	615a      	str	r2, [r3, #20]
	#endif

	gSBGC->_ll->drvGetTime = getTime;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	69fa      	ldr	r2, [r7, #28]
 8007316:	605a      	str	r2, [r3, #4]

	#if (SBGC_USES_CUSTOM_SPRINTF)
		SerialAPI_LinkSprintf(gSBGC);
	#else
		gSBGC->_ll->debugSprintf = sprintf;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4a02      	ldr	r2, [pc, #8]	@ (8007328 <SerialAPI_LinkDriver+0x54>)
 800731e:	619a      	str	r2, [r3, #24]
	#endif
}
 8007320:	bf00      	nop
 8007322:	3710      	adds	r7, #16
 8007324:	46bd      	mov	sp, r7
 8007326:	bd80      	pop	{r7, pc}
 8007328:	080089e5 	.word	0x080089e5

0800732c <ParserSBGC32_ConvertTypeToSize>:
 */
/**	@addtogroup	Data_Parse
 *	@{
 */
static ui8 ParserSBGC32_ConvertTypeToSize (sbgcVarType_t varType)
{
 800732c:	b480      	push	{r7}
 800732e:	b085      	sub	sp, #20
 8007330:	af00      	add	r7, sp, #0
 8007332:	4603      	mov	r3, r0
 8007334:	71fb      	strb	r3, [r7, #7]
	ui8 res = 0;
 8007336:	2300      	movs	r3, #0
 8007338:	73fb      	strb	r3, [r7, #15]

	switch (varType & CLEAN_TYPE_MASK)
 800733a:	79fb      	ldrb	r3, [r7, #7]
 800733c:	f003 0307 	and.w	r3, r3, #7
 8007340:	2b81      	cmp	r3, #129	@ 0x81
 8007342:	d00e      	beq.n	8007362 <ParserSBGC32_ConvertTypeToSize+0x36>
 8007344:	2b81      	cmp	r3, #129	@ 0x81
 8007346:	dc15      	bgt.n	8007374 <ParserSBGC32_ConvertTypeToSize+0x48>
 8007348:	2b07      	cmp	r3, #7
 800734a:	dc13      	bgt.n	8007374 <ParserSBGC32_ConvertTypeToSize+0x48>
 800734c:	2b05      	cmp	r3, #5
 800734e:	da0e      	bge.n	800736e <ParserSBGC32_ConvertTypeToSize+0x42>
 8007350:	2b02      	cmp	r3, #2
 8007352:	dc02      	bgt.n	800735a <ParserSBGC32_ConvertTypeToSize+0x2e>
 8007354:	2b00      	cmp	r3, #0
 8007356:	dc04      	bgt.n	8007362 <ParserSBGC32_ConvertTypeToSize+0x36>
		case sbgcFLOAT :
			res = 4;
			break;

		default :
			break;
 8007358:	e00c      	b.n	8007374 <ParserSBGC32_ConvertTypeToSize+0x48>
 800735a:	3b03      	subs	r3, #3
	switch (varType & CLEAN_TYPE_MASK)
 800735c:	2b01      	cmp	r3, #1
 800735e:	d809      	bhi.n	8007374 <ParserSBGC32_ConvertTypeToSize+0x48>
 8007360:	e002      	b.n	8007368 <ParserSBGC32_ConvertTypeToSize+0x3c>
			res = 1;
 8007362:	2301      	movs	r3, #1
 8007364:	73fb      	strb	r3, [r7, #15]
			break;
 8007366:	e006      	b.n	8007376 <ParserSBGC32_ConvertTypeToSize+0x4a>
			res = 2;
 8007368:	2302      	movs	r3, #2
 800736a:	73fb      	strb	r3, [r7, #15]
			break;
 800736c:	e003      	b.n	8007376 <ParserSBGC32_ConvertTypeToSize+0x4a>
			res = 4;
 800736e:	2304      	movs	r3, #4
 8007370:	73fb      	strb	r3, [r7, #15]
			break;
 8007372:	e000      	b.n	8007376 <ParserSBGC32_ConvertTypeToSize+0x4a>
			break;
 8007374:	bf00      	nop
	}

	return res;
 8007376:	7bfb      	ldrb	r3, [r7, #15]
}
 8007378:	4618      	mov	r0, r3
 800737a:	3714      	adds	r7, #20
 800737c:	46bd      	mov	sp, r7
 800737e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007382:	4770      	bx	lr

08007384 <ParserSBGC32_ToLittleEndian>:
 *	@param	*value - writable variable address
 *	@param	*payload - place of data writing
 *	@param	size - variable size
 */
static void ParserSBGC32_ToLittleEndian (const void *value, ui8 *payload, ui8 size)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b084      	sub	sp, #16
 8007388:	af00      	add	r7, sp, #0
 800738a:	60f8      	str	r0, [r7, #12]
 800738c:	60b9      	str	r1, [r7, #8]
 800738e:	4613      	mov	r3, r2
 8007390:	71fb      	strb	r3, [r7, #7]
	if (size > 4) return;
 8007392:	79fb      	ldrb	r3, [r7, #7]
 8007394:	2b04      	cmp	r3, #4
 8007396:	d80b      	bhi.n	80073b0 <ParserSBGC32_ToLittleEndian+0x2c>
	if (size == 3) size = 4;
 8007398:	79fb      	ldrb	r3, [r7, #7]
 800739a:	2b03      	cmp	r3, #3
 800739c:	d101      	bne.n	80073a2 <ParserSBGC32_ToLittleEndian+0x1e>
 800739e:	2304      	movs	r3, #4
 80073a0:	71fb      	strb	r3, [r7, #7]

	memcpy(payload, value, size);
 80073a2:	79fb      	ldrb	r3, [r7, #7]
 80073a4:	461a      	mov	r2, r3
 80073a6:	68f9      	ldr	r1, [r7, #12]
 80073a8:	68b8      	ldr	r0, [r7, #8]
 80073aa:	f001 fc0b 	bl	8008bc4 <memcpy>
 80073ae:	e000      	b.n	80073b2 <ParserSBGC32_ToLittleEndian+0x2e>
	if (size > 4) return;
 80073b0:	bf00      	nop

		for (ui8 i = 0; i < size / 2; i++)
			ParserSBGC32_SwapMemoryContent((ui8*)payload + i, (ui8*)payload + size - 1 - i);

	#endif
}
 80073b2:	3710      	adds	r7, #16
 80073b4:	46bd      	mov	sp, r7
 80073b6:	bd80      	pop	{r7, pc}

080073b8 <ParserSBGC32_FromLittleEndian>:
 *	@param	*value - variable write address
 *	@param	*payload - place of data reading
 *	@param	size - variable size
 */
static void ParserSBGC32_FromLittleEndian (void *value, ui8 *payload, ui8 size)
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b084      	sub	sp, #16
 80073bc:	af00      	add	r7, sp, #0
 80073be:	60f8      	str	r0, [r7, #12]
 80073c0:	60b9      	str	r1, [r7, #8]
 80073c2:	4613      	mov	r3, r2
 80073c4:	71fb      	strb	r3, [r7, #7]
	if (size > 4) return;
 80073c6:	79fb      	ldrb	r3, [r7, #7]
 80073c8:	2b04      	cmp	r3, #4
 80073ca:	d80b      	bhi.n	80073e4 <ParserSBGC32_FromLittleEndian+0x2c>
	if (size == 3) size = 4;
 80073cc:	79fb      	ldrb	r3, [r7, #7]
 80073ce:	2b03      	cmp	r3, #3
 80073d0:	d101      	bne.n	80073d6 <ParserSBGC32_FromLittleEndian+0x1e>
 80073d2:	2304      	movs	r3, #4
 80073d4:	71fb      	strb	r3, [r7, #7]

	memcpy(value, payload, size);
 80073d6:	79fb      	ldrb	r3, [r7, #7]
 80073d8:	461a      	mov	r2, r3
 80073da:	68b9      	ldr	r1, [r7, #8]
 80073dc:	68f8      	ldr	r0, [r7, #12]
 80073de:	f001 fbf1 	bl	8008bc4 <memcpy>
 80073e2:	e000      	b.n	80073e6 <ParserSBGC32_FromLittleEndian+0x2e>
	if (size > 4) return;
 80073e4:	bf00      	nop

		for (ui8 i = 0; i < size / 2; i++)
			ParserSBGC32_SwapMemoryContent((ui8*)value + i, (ui8*)value + size - 1 - i);

	#endif
}
 80073e6:	3710      	adds	r7, #16
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bd80      	pop	{r7, pc}

080073ec <ParserSBGC32_GetCommandParserMap>:
 *	@param	*serialCommand - pointer to command
 *
 *	@return	Parser mapping pattern
 */
static sbgcParserMap_t ParserSBGC32_GetCommandParserMap (serialAPI_Command_t *serialCommand)
{
 80073ec:	b480      	push	{r7}
 80073ee:	b083      	sub	sp, #12
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
	#if (SBGC_SYS_BIG_ENDIAN == sbgcOFF)

		unused_(serialCommand);

		return PM_DEFAULT_8BIT;
 80073f4:	2300      	movs	r3, #0

			default :																return PM_DEFAULT_8BIT;
		}

	#endif
}
 80073f6:	4618      	mov	r0, r3
 80073f8:	370c      	adds	r7, #12
 80073fa:	46bd      	mov	sp, r7
 80073fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007400:	4770      	bx	lr

08007402 <ParserSBGC32_ConvertWithPM>:
 *	@param	parserMap - data type required for correct parsing
 *
 *	@return	Size of written data
 */
static ui8 ParserSBGC32_ConvertWithPM (void *pDestination, const void *pSource, ui8 size, sbgcParserMap_t parserMap)
{
 8007402:	b580      	push	{r7, lr}
 8007404:	b084      	sub	sp, #16
 8007406:	af00      	add	r7, sp, #0
 8007408:	60f8      	str	r0, [r7, #12]
 800740a:	60b9      	str	r1, [r7, #8]
 800740c:	4611      	mov	r1, r2
 800740e:	461a      	mov	r2, r3
 8007410:	460b      	mov	r3, r1
 8007412:	71fb      	strb	r3, [r7, #7]
 8007414:	4613      	mov	r3, r2
 8007416:	71bb      	strb	r3, [r7, #6]
	#if (SBGC_NEED_ASSERTS)
		if ((pDestination == NULL) || (size == 0)) return 0;
	#endif

	memcpy(pDestination, pSource, size);
 8007418:	79fb      	ldrb	r3, [r7, #7]
 800741a:	461a      	mov	r2, r3
 800741c:	68b9      	ldr	r1, [r7, #8]
 800741e:	68f8      	ldr	r0, [r7, #12]
 8007420:	f001 fbd0 	bl	8008bc4 <memcpy>
		ParserSBGC32_SwapBytesInStruct((ui8*)pDestination, size, parserMap);
	#else
		unused_(parserMap);
	#endif

	return size;
 8007424:	79fb      	ldrb	r3, [r7, #7]
}
 8007426:	4618      	mov	r0, r3
 8007428:	3710      	adds	r7, #16
 800742a:	46bd      	mov	sp, r7
 800742c:	bd80      	pop	{r7, pc}
	...

08007430 <PrivateSerialAPI_LinkConverter>:
 *	@note	Quasi-private function
 *
 *	@param	*gSBGC - serial connection descriptor
 */
void PrivateSerialAPI_LinkConverter (sbgcGeneral_t *gSBGC)
{
 8007430:	b480      	push	{r7}
 8007432:	b083      	sub	sp, #12
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
	gSBGC->_api->typeToSize	= ParserSBGC32_ConvertTypeToSize;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	685b      	ldr	r3, [r3, #4]
 800743c:	4a0b      	ldr	r2, [pc, #44]	@ (800746c <PrivateSerialAPI_LinkConverter+0x3c>)
 800743e:	635a      	str	r2, [r3, #52]	@ 0x34

	#if (SBGC_USES_REF_INFO)
		gSBGC->_api->assignByPM	= ParserSBGC32_AssignStructByParserMap;
	#endif

	gSBGC->_api->toLE		= ParserSBGC32_ToLittleEndian;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	685b      	ldr	r3, [r3, #4]
 8007444:	4a0a      	ldr	r2, [pc, #40]	@ (8007470 <PrivateSerialAPI_LinkConverter+0x40>)
 8007446:	639a      	str	r2, [r3, #56]	@ 0x38
	gSBGC->_api->fromLE		= ParserSBGC32_FromLittleEndian;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	685b      	ldr	r3, [r3, #4]
 800744c:	4a09      	ldr	r2, [pc, #36]	@ (8007474 <PrivateSerialAPI_LinkConverter+0x44>)
 800744e:	63da      	str	r2, [r3, #60]	@ 0x3c
	gSBGC->_api->getCmdPM	= ParserSBGC32_GetCommandParserMap;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	685b      	ldr	r3, [r3, #4]
 8007454:	4a08      	ldr	r2, [pc, #32]	@ (8007478 <PrivateSerialAPI_LinkConverter+0x48>)
 8007456:	641a      	str	r2, [r3, #64]	@ 0x40
	gSBGC->_api->convWithPM	= ParserSBGC32_ConvertWithPM;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	4a07      	ldr	r2, [pc, #28]	@ (800747c <PrivateSerialAPI_LinkConverter+0x4c>)
 800745e:	645a      	str	r2, [r3, #68]	@ 0x44
}
 8007460:	bf00      	nop
 8007462:	370c      	adds	r7, #12
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr
 800746c:	0800732d 	.word	0x0800732d
 8007470:	08007385 	.word	0x08007385
 8007474:	080073b9 	.word	0x080073b9
 8007478:	080073ed 	.word	0x080073ed
 800747c:	08007403 	.word	0x08007403

08007480 <DriverSBGC32_Init>:
 *	@param	**driver - main hardware driver object
 *	@param	*serial - user defined serial object
 *	@param	*serialSpeed - user defined serial speed
 */
void DriverSBGC32_Init (void **driver, void *serial, unsigned long serialSpeed)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b086      	sub	sp, #24
 8007484:	af00      	add	r7, sp, #0
 8007486:	60f8      	str	r0, [r7, #12]
 8007488:	60b9      	str	r1, [r7, #8]
 800748a:	607a      	str	r2, [r7, #4]
	*driver = sbgcMalloc(sizeof(sbgcDriver_t));
 800748c:	2018      	movs	r0, #24
 800748e:	f000 faed 	bl	8007a6c <malloc>
 8007492:	4603      	mov	r3, r0
 8007494:	461a      	mov	r2, r3
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	601a      	str	r2, [r3, #0]

	sbgcDriver_t *drv = (sbgcDriver_t*)(*driver);
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	617b      	str	r3, [r7, #20]

	#if (SBGC_DRV_HAL_TIMER || SBGC_DRV_LL_TIMER)

		/* Timer */
		drv->tim = SBGC_REFERENCE_TIMER;
 80074a0:	697b      	ldr	r3, [r7, #20]
 80074a2:	4a2d      	ldr	r2, [pc, #180]	@ (8007558 <DriverSBGC32_Init+0xd8>)
 80074a4:	601a      	str	r2, [r3, #0]

	#endif

    /* UART */
	drv->uart = (SBGC_DRV_UART_TYPE_DEF__*)serial;
 80074a6:	697b      	ldr	r3, [r7, #20]
 80074a8:	68ba      	ldr	r2, [r7, #8]
 80074aa:	605a      	str	r2, [r3, #4]

	if (drv->uart->Init.BaudRate != serialSpeed)
 80074ac:	697b      	ldr	r3, [r7, #20]
 80074ae:	685b      	ldr	r3, [r3, #4]
 80074b0:	685b      	ldr	r3, [r3, #4]
 80074b2:	687a      	ldr	r2, [r7, #4]
 80074b4:	429a      	cmp	r2, r3
 80074b6:	d008      	beq.n	80074ca <DriverSBGC32_Init+0x4a>
	{
		drv->uart->Init.BaudRate = serialSpeed;
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	685b      	ldr	r3, [r3, #4]
 80074bc:	687a      	ldr	r2, [r7, #4]
 80074be:	605a      	str	r2, [r3, #4]

		#if (SBGC_DRV_CONFIGURED && (SBGC_DRV_HAL_DMA_UART || SBGC_DRV_HAL_NVIC_UART))
			HAL_UART_Init(drv->uart);
 80074c0:	697b      	ldr	r3, [r7, #20]
 80074c2:	685b      	ldr	r3, [r3, #4]
 80074c4:	4618      	mov	r0, r3
 80074c6:	f7fd f87d 	bl	80045c4 <HAL_UART_Init>

		DriverSBGC32_PeripheryInit(drv);

	#endif

	drv->txBuffer = (ui8*)sbgcMalloc(SBGC_DRV_TX_BUFF_TOTAL_SIZE);
 80074ca:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80074ce:	f000 facd 	bl	8007a6c <malloc>
 80074d2:	4603      	mov	r3, r0
 80074d4:	461a      	mov	r2, r3
 80074d6:	697b      	ldr	r3, [r7, #20]
 80074d8:	609a      	str	r2, [r3, #8]
	drv->rxBuffer = (ui8*)sbgcMalloc(SBGC_DRV_RX_BUFF_TOTAL_SIZE);
 80074da:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80074de:	f000 fac5 	bl	8007a6c <malloc>
 80074e2:	4603      	mov	r3, r0
 80074e4:	461a      	mov	r2, r3
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	611a      	str	r2, [r3, #16]

	DriverSBGC32_ClearTxBuff(drv);
 80074ea:	6978      	ldr	r0, [r7, #20]
 80074ec:	f000 f8dc 	bl	80076a8 <DriverSBGC32_ClearTxBuff>
	DriverSBGC32_ClearRxBuff(drv);
 80074f0:	6978      	ldr	r0, [r7, #20]
 80074f2:	f000 f98e 	bl	8007812 <DriverSBGC32_ClearRxBuff>

	#if (SBGC_DRV_HAL_NVIC_UART || SBGC_DRV_LL_NVIC_UART)
		/* UART Interrupts executable code */
		DISABLE_UART_CR1_TCIE(drv->uart);
 80074f6:	697b      	ldr	r3, [r7, #20]
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	681a      	ldr	r2, [r3, #0]
 80074fe:	697b      	ldr	r3, [r7, #20]
 8007500:	685b      	ldr	r3, [r3, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007508:	601a      	str	r2, [r3, #0]
		ENABLE_UART_CR1_RXNEIE(drv->uart);
 800750a:	697b      	ldr	r3, [r7, #20]
 800750c:	685b      	ldr	r3, [r3, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	685b      	ldr	r3, [r3, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f042 0220 	orr.w	r2, r2, #32
 800751c:	601a      	str	r2, [r3, #0]
		DISABLE_UART_CR1_IDLEIE(drv->uart);
 800751e:	697b      	ldr	r3, [r7, #20]
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	681a      	ldr	r2, [r3, #0]
 8007526:	697b      	ldr	r3, [r7, #20]
 8007528:	685b      	ldr	r3, [r3, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f022 0210 	bic.w	r2, r2, #16
 8007530:	601a      	str	r2, [r3, #0]

		(void)READ_UART_BYTE(drv->uart);
 8007532:	697b      	ldr	r3, [r7, #20]
 8007534:	685b      	ldr	r3, [r3, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
		CLEAR_UART_ORE(drv->uart);
 800753a:	697b      	ldr	r3, [r7, #20]
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	2208      	movs	r2, #8
 8007542:	621a      	str	r2, [r3, #32]
		#endif

	#endif

	#if (SBGC_DRV_HAL_TIMER || SBGC_DRV_LL_TIMER)
		START_TIMER(drv->tim);
 8007544:	697b      	ldr	r3, [r7, #20]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4618      	mov	r0, r3
 800754a:	f7fc fbc1 	bl	8003cd0 <HAL_TIM_Base_Start_IT>
	#endif
}
 800754e:	bf00      	nop
 8007550:	3718      	adds	r7, #24
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}
 8007556:	bf00      	nop
 8007558:	200002c0 	.word	0x200002c0

0800755c <DriverSBGC32_GetTimeMs>:
/**	@brief	Gets current system time in milliseconds
 *
 *	@return	Current time
 */
sbgcTicks_t DriverSBGC32_GetTimeMs (void)
{
 800755c:	b480      	push	{r7}
 800755e:	af00      	add	r7, sp, #0
	#if (SBGC_USE_AZURE_RTOS || SBGC_USE_FREE_RTOS)
		return sbgcTickToMs(sbgcGetTick());

	#else
		return sbgcTicks;
 8007560:	4b03      	ldr	r3, [pc, #12]	@ (8007570 <DriverSBGC32_GetTimeMs+0x14>)
 8007562:	681b      	ldr	r3, [r3, #0]
	#endif
}
 8007564:	4618      	mov	r0, r3
 8007566:	46bd      	mov	sp, r7
 8007568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756c:	4770      	bx	lr
 800756e:	bf00      	nop
 8007570:	20000430 	.word	0x20000430

08007574 <DriverSBGC32_TimerCallBack>:
	/**	@brief	Timer interrupts handler
	 *
	 *	@param	*driver - main hardware driver object
	 */
	void DriverSBGC32_TimerCallBack (void *driver)
	{
 8007574:	b480      	push	{r7}
 8007576:	b083      	sub	sp, #12
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]

		#else
			unused_(driver);
		#endif

		sbgcTicks++;
 800757c:	4b05      	ldr	r3, [pc, #20]	@ (8007594 <DriverSBGC32_TimerCallBack+0x20>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	3301      	adds	r3, #1
 8007582:	4a04      	ldr	r2, [pc, #16]	@ (8007594 <DriverSBGC32_TimerCallBack+0x20>)
 8007584:	6013      	str	r3, [r2, #0]
	}
 8007586:	bf00      	nop
 8007588:	370c      	adds	r7, #12
 800758a:	46bd      	mov	sp, r7
 800758c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007590:	4770      	bx	lr
 8007592:	bf00      	nop
 8007594:	20000430 	.word	0x20000430

08007598 <DriverSBGC32_TransmitData>:
 *	@param	size - size of transferred data
 *
 *	@return	Tx status
 */
ui8 DriverSBGC32_TransmitData (void *driver, ui8 *data, ui16 size)
{
 8007598:	b490      	push	{r4, r7}
 800759a:	b086      	sub	sp, #24
 800759c:	af00      	add	r7, sp, #0
 800759e:	60f8      	str	r0, [r7, #12]
 80075a0:	60b9      	str	r1, [r7, #8]
 80075a2:	4613      	mov	r3, r2
 80075a4:	80fb      	strh	r3, [r7, #6]
	sbgcDriver_t *drv = (sbgcDriver_t*)driver;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	617b      	str	r3, [r7, #20]

	#if (SBGC_DRV_HAL_NVIC_UART || SBGC_DRV_LL_NVIC_UART)
	/* UART Interrupts executable code */

		if (drv->txTail != drv->txHead)
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	7b1a      	ldrb	r2, [r3, #12]
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	7b5b      	ldrb	r3, [r3, #13]
 80075b2:	429a      	cmp	r2, r3
 80075b4:	d009      	beq.n	80075ca <DriverSBGC32_TransmitData+0x32>
			ENABLE_UART_CR1_TCIE(drv->uart);  // Enable transfer completion interrupts
 80075b6:	697b      	ldr	r3, [r7, #20]
 80075b8:	685b      	ldr	r3, [r3, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	681a      	ldr	r2, [r3, #0]
 80075be:	697b      	ldr	r3, [r7, #20]
 80075c0:	685b      	ldr	r3, [r3, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80075c8:	601a      	str	r2, [r3, #0]

		/* Free space check */
		if (calcFreeSpaceFIFO(drv->txTail, drv->txHead, SBGC_DRV_TX_BUFF_TOTAL_SIZE) <= size)
 80075ca:	697b      	ldr	r3, [r7, #20]
 80075cc:	7b5a      	ldrb	r2, [r3, #13]
 80075ce:	697b      	ldr	r3, [r7, #20]
 80075d0:	7b1b      	ldrb	r3, [r3, #12]
 80075d2:	429a      	cmp	r2, r3
 80075d4:	d308      	bcc.n	80075e8 <DriverSBGC32_TransmitData+0x50>
 80075d6:	697b      	ldr	r3, [r7, #20]
 80075d8:	7b5b      	ldrb	r3, [r3, #13]
 80075da:	461a      	mov	r2, r3
 80075dc:	697b      	ldr	r3, [r7, #20]
 80075de:	7b1b      	ldrb	r3, [r3, #12]
 80075e0:	1ad3      	subs	r3, r2, r3
 80075e2:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80075e6:	e005      	b.n	80075f4 <DriverSBGC32_TransmitData+0x5c>
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	7b1b      	ldrb	r3, [r3, #12]
 80075ec:	461a      	mov	r2, r3
 80075ee:	697b      	ldr	r3, [r7, #20]
 80075f0:	7b5b      	ldrb	r3, [r3, #13]
 80075f2:	1ad3      	subs	r3, r2, r3
 80075f4:	88fa      	ldrh	r2, [r7, #6]
 80075f6:	4293      	cmp	r3, r2
 80075f8:	dc0f      	bgt.n	800761a <DriverSBGC32_TransmitData+0x82>
		{
			/*  - - - User Tx Buffer Overflow Handler - - - - */

			/*  - - - - - - - - - - - - - - - - - - - - - - - */
			return SBGC_DRV_TX_BUFF_OVERFLOW_FLAG;
 80075fa:	2301      	movs	r3, #1
 80075fc:	e025      	b.n	800764a <DriverSBGC32_TransmitData+0xb2>
		}

		while (size--)
			drv->txBuffer[drv->txHead++] = *(data++);
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	1c5a      	adds	r2, r3, #1
 8007602:	60ba      	str	r2, [r7, #8]
 8007604:	697a      	ldr	r2, [r7, #20]
 8007606:	6891      	ldr	r1, [r2, #8]
 8007608:	697a      	ldr	r2, [r7, #20]
 800760a:	7b52      	ldrb	r2, [r2, #13]
 800760c:	1c50      	adds	r0, r2, #1
 800760e:	b2c4      	uxtb	r4, r0
 8007610:	6978      	ldr	r0, [r7, #20]
 8007612:	7344      	strb	r4, [r0, #13]
 8007614:	440a      	add	r2, r1
 8007616:	781b      	ldrb	r3, [r3, #0]
 8007618:	7013      	strb	r3, [r2, #0]
		while (size--)
 800761a:	88fb      	ldrh	r3, [r7, #6]
 800761c:	1e5a      	subs	r2, r3, #1
 800761e:	80fa      	strh	r2, [r7, #6]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d1ec      	bne.n	80075fe <DriverSBGC32_TransmitData+0x66>

		if (!GET_FLAG_UART_CR1_TCIE(drv->uart))
 8007624:	697b      	ldr	r3, [r7, #20]
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007630:	2b00      	cmp	r3, #0
 8007632:	d109      	bne.n	8007648 <DriverSBGC32_TransmitData+0xb0>
			ENABLE_UART_CR1_TCIE(drv->uart);  // Enable transfer completion interrupts
 8007634:	697b      	ldr	r3, [r7, #20]
 8007636:	685b      	ldr	r3, [r3, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	681a      	ldr	r2, [r3, #0]
 800763c:	697b      	ldr	r3, [r7, #20]
 800763e:	685b      	ldr	r3, [r3, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007646:	601a      	str	r2, [r3, #0]
			#endif
		}

	#endif

	return SBGC_DRV_TX_OK_FLAG;
 8007648:	2300      	movs	r3, #0
}
 800764a:	4618      	mov	r0, r3
 800764c:	3718      	adds	r7, #24
 800764e:	46bd      	mov	sp, r7
 8007650:	bc90      	pop	{r4, r7}
 8007652:	4770      	bx	lr

08007654 <DriverSBGC32_UART_TxCallBack>:
/**	@brief	UART transfer completion interrupts handler
 *
 *	@param	*driver - main hardware driver object
 */
void DriverSBGC32_UART_TxCallBack (void *driver)
{
 8007654:	b480      	push	{r7}
 8007656:	b085      	sub	sp, #20
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
	sbgcDriver_t *drv = (sbgcDriver_t*)driver;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	60fb      	str	r3, [r7, #12]

	#if (SBGC_DRV_HAL_NVIC_UART || SBGC_DRV_LL_NVIC_UART)

		WRITE_UART_BYTE(drv->uart, drv->txBuffer[drv->txTail++] & (ui32)0xFF);
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	689a      	ldr	r2, [r3, #8]
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	7b1b      	ldrb	r3, [r3, #12]
 8007668:	1c59      	adds	r1, r3, #1
 800766a:	b2c8      	uxtb	r0, r1
 800766c:	68f9      	ldr	r1, [r7, #12]
 800766e:	7308      	strb	r0, [r1, #12]
 8007670:	4413      	add	r3, r2
 8007672:	781a      	ldrb	r2, [r3, #0]
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	685b      	ldr	r3, [r3, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	629a      	str	r2, [r3, #40]	@ 0x28

		if (drv->txTail == drv->txHead)
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	7b1a      	ldrb	r2, [r3, #12]
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	7b5b      	ldrb	r3, [r3, #13]
 8007684:	429a      	cmp	r2, r3
 8007686:	d109      	bne.n	800769c <DriverSBGC32_UART_TxCallBack+0x48>
		{
			DISABLE_UART_CR1_TCIE(drv->uart);  // Disable transmission complete interrupts
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	685b      	ldr	r3, [r3, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	681a      	ldr	r2, [r3, #0]
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	685b      	ldr	r3, [r3, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800769a:	601a      	str	r2, [r3, #0]
			drv->txHead = 0;

		drv->txTail = drv->txHead;

	#endif
}
 800769c:	bf00      	nop
 800769e:	3714      	adds	r7, #20
 80076a0:	46bd      	mov	sp, r7
 80076a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a6:	4770      	bx	lr

080076a8 <DriverSBGC32_ClearTxBuff>:
/**	@brief	Service Tx buffer cleaner
 *
 *	@param	*driver - main hardware driver object
 */
void DriverSBGC32_ClearTxBuff (void *driver)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b084      	sub	sp, #16
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
	sbgcDriver_t *drv = (sbgcDriver_t*)driver;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	60fb      	str	r3, [r7, #12]

	memset(drv->txBuffer, 0, SBGC_DRV_TX_BUFF_TOTAL_SIZE);
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	689b      	ldr	r3, [r3, #8]
 80076b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80076bc:	2100      	movs	r1, #0
 80076be:	4618      	mov	r0, r3
 80076c0:	f001 f9f3 	bl	8008aaa <memset>
	drv->txTail = 0;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	2200      	movs	r2, #0
 80076c8:	731a      	strb	r2, [r3, #12]
	drv->txHead = 0;
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	2200      	movs	r2, #0
 80076ce:	735a      	strb	r2, [r3, #13]
}
 80076d0:	bf00      	nop
 80076d2:	3710      	adds	r7, #16
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}

080076d8 <DriverSBGC32_GetAvailableBytes>:
 *	@param	*driver - main hardware driver object
 *
 *	@return	Number of available bytes (0xFFFF - overflow error)
 */
ui16 DriverSBGC32_GetAvailableBytes (void *driver)
{
 80076d8:	b480      	push	{r7}
 80076da:	b085      	sub	sp, #20
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
	sbgcDriver_t *drv = (sbgcDriver_t*)driver;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	60fb      	str	r3, [r7, #12]

	#if (SBGC_DRV_HAL_NVIC_UART || SBGC_DRV_LL_NVIC_UART)
	/* UART Interrupts executable code */

		if (drv->rxOverflowFlag)
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	7d9b      	ldrb	r3, [r3, #22]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d002      	beq.n	80076f2 <DriverSBGC32_GetAvailableBytes+0x1a>
			return SBGC_RX_BUFFER_OVERFLOW_FLAG;
 80076ec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80076f0:	e021      	b.n	8007736 <DriverSBGC32_GetAvailableBytes+0x5e>

		ui16 availableBytes = calcFreeSpaceFIFO(drv->rxHead, drv->rxTail, SBGC_DRV_RX_BUFF_TOTAL_SIZE);
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	7d1a      	ldrb	r2, [r3, #20]
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	7d5b      	ldrb	r3, [r3, #21]
 80076fa:	429a      	cmp	r2, r3
 80076fc:	d30a      	bcc.n	8007714 <DriverSBGC32_GetAvailableBytes+0x3c>
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	7d5b      	ldrb	r3, [r3, #21]
 8007702:	461a      	mov	r2, r3
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	7d1b      	ldrb	r3, [r3, #20]
 8007708:	1ad3      	subs	r3, r2, r3
 800770a:	b29b      	uxth	r3, r3
 800770c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007710:	b29b      	uxth	r3, r3
 8007712:	e006      	b.n	8007722 <DriverSBGC32_GetAvailableBytes+0x4a>
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	7d5b      	ldrb	r3, [r3, #21]
 8007718:	461a      	mov	r2, r3
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	7d1b      	ldrb	r3, [r3, #20]
 800771e:	1ad3      	subs	r3, r2, r3
 8007720:	b29b      	uxth	r3, r3
 8007722:	817b      	strh	r3, [r7, #10]
		availableBytes = (availableBytes == SBGC_DRV_RX_BUFF_TOTAL_SIZE) ? 0 : availableBytes;
 8007724:	897b      	ldrh	r3, [r7, #10]
 8007726:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800772a:	d001      	beq.n	8007730 <DriverSBGC32_GetAvailableBytes+0x58>
 800772c:	897b      	ldrh	r3, [r7, #10]
 800772e:	e000      	b.n	8007732 <DriverSBGC32_GetAvailableBytes+0x5a>
 8007730:	2300      	movs	r3, #0
 8007732:	817b      	strh	r3, [r7, #10]

		return availableBytes;
 8007734:	897b      	ldrh	r3, [r7, #10]

		drv->rxHead = SBGC_DRV_RX_BUFF_TOTAL_SIZE - GET_DMA_RX_COUNTER(SBGC_UART_DMA);
		return (drv->rxHead - drv->rxTail) & SBGC_DRV_RX_BUFF_SIZE_MASK;

	#endif
}
 8007736:	4618      	mov	r0, r3
 8007738:	3714      	adds	r7, #20
 800773a:	46bd      	mov	sp, r7
 800773c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007740:	4770      	bx	lr

08007742 <DriverSBGC32_ReceiveByte>:
 *	@param	*data - data buffer
 *
 *	@return	Rx status
 */
ui8 DriverSBGC32_ReceiveByte (void *driver, ui8 *data)
{
 8007742:	b480      	push	{r7}
 8007744:	b085      	sub	sp, #20
 8007746:	af00      	add	r7, sp, #0
 8007748:	6078      	str	r0, [r7, #4]
 800774a:	6039      	str	r1, [r7, #0]
	sbgcDriver_t *drv = (sbgcDriver_t*)driver;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	60fb      	str	r3, [r7, #12]

	#if (SBGC_DRV_HAL_NVIC_UART || SBGC_DRV_LL_NVIC_UART)
	/* UART Interrupts executable code */

		if (drv->rxTail == drv->rxHead)
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	7d1a      	ldrb	r2, [r3, #20]
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	7d5b      	ldrb	r3, [r3, #21]
 8007758:	429a      	cmp	r2, r3
 800775a:	d101      	bne.n	8007760 <DriverSBGC32_ReceiveByte+0x1e>
		{
			/*  - - - - User Receive-Complete Handler - - - - */

			/*  - - - - - - - - - - - - - - - - - - - - - - - */
			return SBGC_DRV_RX_BUFF_EMPTY_FLAG;
 800775c:	2301      	movs	r3, #1
 800775e:	e013      	b.n	8007788 <DriverSBGC32_ReceiveByte+0x46>
		}

		*data = drv->rxBuffer[drv->rxTail++];
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	691a      	ldr	r2, [r3, #16]
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	7d1b      	ldrb	r3, [r3, #20]
 8007768:	1c59      	adds	r1, r3, #1
 800776a:	b2c8      	uxtb	r0, r1
 800776c:	68f9      	ldr	r1, [r7, #12]
 800776e:	7508      	strb	r0, [r1, #20]
 8007770:	4413      	add	r3, r2
 8007772:	781a      	ldrb	r2, [r3, #0]
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	701a      	strb	r2, [r3, #0]

		if (drv->rxOverflowFlag == 1)  // Reset the overflow flag
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	7d9b      	ldrb	r3, [r3, #22]
 800777c:	2b01      	cmp	r3, #1
 800777e:	d102      	bne.n	8007786 <DriverSBGC32_ReceiveByte+0x44>
			drv->rxOverflowFlag = 0;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	2200      	movs	r2, #0
 8007784:	759a      	strb	r2, [r3, #22]
		if (drv->rxTail != drv->rxHead)
			drv->rxTail++;

	#endif

	return SBGC_DRV_RX_BUSY_FLAG;  // Rx ring buffer isn't empty
 8007786:	2300      	movs	r3, #0
}
 8007788:	4618      	mov	r0, r3
 800778a:	3714      	adds	r7, #20
 800778c:	46bd      	mov	sp, r7
 800778e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007792:	4770      	bx	lr

08007794 <DriverSBGC32_UART_RxCallBack>:
	/**	@brief	UART receive completion interrupts handler
	 *
	 *	@param	*driver - main hardware driver object
	 */
	void DriverSBGC32_UART_RxCallBack (void *driver)
	{
 8007794:	b490      	push	{r4, r7}
 8007796:	b084      	sub	sp, #16
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
		sbgcDriver_t *drv = (sbgcDriver_t*)driver;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	60fb      	str	r3, [r7, #12]

		if (!calcFreeSpaceFIFO(drv->rxTail, drv->rxHead, SBGC_DRV_RX_BUFF_TOTAL_SIZE))
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	7d5a      	ldrb	r2, [r3, #21]
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	7d1b      	ldrb	r3, [r3, #20]
 80077a8:	429a      	cmp	r2, r3
 80077aa:	d30c      	bcc.n	80077c6 <DriverSBGC32_UART_RxCallBack+0x32>
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	7d5b      	ldrb	r3, [r3, #21]
 80077b0:	461a      	mov	r2, r3
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	7d1b      	ldrb	r3, [r3, #20]
 80077b6:	1ad3      	subs	r3, r2, r3
 80077b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077bc:	bf0c      	ite	eq
 80077be:	2301      	moveq	r3, #1
 80077c0:	2300      	movne	r3, #0
 80077c2:	b2db      	uxtb	r3, r3
 80077c4:	e008      	b.n	80077d8 <DriverSBGC32_UART_RxCallBack+0x44>
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	7d1a      	ldrb	r2, [r3, #20]
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	7d5b      	ldrb	r3, [r3, #21]
 80077ce:	429a      	cmp	r2, r3
 80077d0:	bf0c      	ite	eq
 80077d2:	2301      	moveq	r3, #1
 80077d4:	2300      	movne	r3, #0
 80077d6:	b2db      	uxtb	r3, r3
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d007      	beq.n	80077ec <DriverSBGC32_UART_RxCallBack+0x58>
		{
			/* - - - - User rxBuffer Overflow Handler - - - - */

			/*  - - - - - - - - - - - - - - - - - - - - - - - */

			(void)READ_UART_BYTE(drv->uart);  // Prevent hardware overflow error (USART_ISR_ORE)
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	685b      	ldr	r3, [r3, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24

			drv->rxOverflowFlag = 1;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	2201      	movs	r2, #1
 80077e8:	759a      	strb	r2, [r3, #22]

			return;
 80077ea:	e00e      	b.n	800780a <DriverSBGC32_UART_RxCallBack+0x76>
		}

		drv->rxBuffer[drv->rxHead++] = READ_UART_BYTE(drv->uart);
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	685b      	ldr	r3, [r3, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	691a      	ldr	r2, [r3, #16]
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	7d5b      	ldrb	r3, [r3, #21]
 80077fc:	1c59      	adds	r1, r3, #1
 80077fe:	b2cc      	uxtb	r4, r1
 8007800:	68f9      	ldr	r1, [r7, #12]
 8007802:	754c      	strb	r4, [r1, #21]
 8007804:	4413      	add	r3, r2
 8007806:	b2c2      	uxtb	r2, r0
 8007808:	701a      	strb	r2, [r3, #0]
	}
 800780a:	3710      	adds	r7, #16
 800780c:	46bd      	mov	sp, r7
 800780e:	bc90      	pop	{r4, r7}
 8007810:	4770      	bx	lr

08007812 <DriverSBGC32_ClearRxBuff>:
/**	@brief	Service Rx buffer cleaner
 *
 *	@param	*driver - main hardware driver object
 */
void DriverSBGC32_ClearRxBuff (void *driver)
{
 8007812:	b580      	push	{r7, lr}
 8007814:	b084      	sub	sp, #16
 8007816:	af00      	add	r7, sp, #0
 8007818:	6078      	str	r0, [r7, #4]
	sbgcDriver_t *drv = (sbgcDriver_t*)driver;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	60fb      	str	r3, [r7, #12]

	memset(drv->rxBuffer, 0, SBGC_DRV_RX_BUFF_TOTAL_SIZE);
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	691b      	ldr	r3, [r3, #16]
 8007822:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007826:	2100      	movs	r1, #0
 8007828:	4618      	mov	r0, r3
 800782a:	f001 f93e 	bl	8008aaa <memset>
	drv->rxTail = 0;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	2200      	movs	r2, #0
 8007832:	751a      	strb	r2, [r3, #20]
	drv->rxHead = 0;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	2200      	movs	r2, #0
 8007838:	755a      	strb	r2, [r3, #21]
	drv->rxOverflowFlag = 0;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	2200      	movs	r2, #0
 800783e:	759a      	strb	r2, [r3, #22]
}
 8007840:	bf00      	nop
 8007842:	3710      	adds	r7, #16
 8007844:	46bd      	mov	sp, r7
 8007846:	bd80      	pop	{r7, pc}

08007848 <DriverSBGC32_PrintDebugData>:
 *
 *	@param	*data - debug data
 *	@param	length - size of debug data
 */
void DriverSBGC32_PrintDebugData (char *data, ui16 length)
{
 8007848:	b480      	push	{r7}
 800784a:	b083      	sub	sp, #12
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
 8007850:	460b      	mov	r3, r1
 8007852:	807b      	strh	r3, [r7, #2]

			LL_USART_TransmitData8(SBGC_DEBUG_SERIAL_PORT, *(data++));
		}

	#endif
}
 8007854:	bf00      	nop
 8007856:	370c      	adds	r7, #12
 8007858:	46bd      	mov	sp, r7
 800785a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785e:	4770      	bx	lr

08007860 <SBGC32_Control>:
 *
 *	@return	Communication status. See @ref Readme_S2
 */
sbgcCommandStatus_t SBGC32_Control (sbgcGeneral_t *gSBGC, const sbgcControl_t *control
									/** @cond */ SBGC_ADVANCED_PARAMS__ /** @endcond */ )
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b082      	sub	sp, #8
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
 8007868:	6039      	str	r1, [r7, #0]
	gSBGC->_api->startWrite(gSBGC, CMD_CONTROL SBGC_ADVANCED_ARGS__);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007870:	2143      	movs	r1, #67	@ 0x43
 8007872:	6878      	ldr	r0, [r7, #4]
 8007874:	4798      	blx	r3
	gSBGC->_api->writeBuff(gSBGC, control, sizeof(sbgcControl_t));
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	685b      	ldr	r3, [r3, #4]
 800787a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800787c:	220f      	movs	r2, #15
 800787e:	6839      	ldr	r1, [r7, #0]
 8007880:	6878      	ldr	r0, [r7, #4]
 8007882:	4798      	blx	r3
	gSBGC->_api->finishWrite(gSBGC);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	685b      	ldr	r3, [r3, #4]
 8007888:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800788a:	6878      	ldr	r0, [r7, #4]
 800788c:	4798      	blx	r3

	serialAPI_GiveToken()

	return gSBGC->_api->exit(gSBGC);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	685b      	ldr	r3, [r3, #4]
 8007892:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007896:	6878      	ldr	r0, [r7, #4]
 8007898:	4798      	blx	r3
 800789a:	4603      	mov	r3, r0
}
 800789c:	4618      	mov	r0, r3
 800789e:	3708      	adds	r7, #8
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bd80      	pop	{r7, pc}

080078a4 <SBGC32_ControlConfig>:
 *
 *	@return	Communication status. See @ref Readme_S2
 */
sbgcCommandStatus_t SBGC32_ControlConfig (sbgcGeneral_t *gSBGC, const sbgcControlConfig_t *controlConfig, sbgcConfirm_t *confirm
										  /** @cond */ SBGC_ADVANCED_PARAMS__ /** @endcond */ )
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b084      	sub	sp, #16
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	60f8      	str	r0, [r7, #12]
 80078ac:	60b9      	str	r1, [r7, #8]
 80078ae:	607a      	str	r2, [r7, #4]
	sbgcAssertFrwVer(2610)

	gSBGC->_api->startWrite(gSBGC, CMD_CONTROL_CONFIG SBGC_ADVANCED_ARGS__);
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	685b      	ldr	r3, [r3, #4]
 80078b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078b6:	215a      	movs	r1, #90	@ 0x5a
 80078b8:	68f8      	ldr	r0, [r7, #12]
 80078ba:	4798      	blx	r3
	gSBGC->_api->writeBuff(gSBGC, controlConfig, sizeof(sbgcControlConfig_t));
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	685b      	ldr	r3, [r3, #4]
 80078c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078c2:	2229      	movs	r2, #41	@ 0x29
 80078c4:	68b9      	ldr	r1, [r7, #8]
 80078c6:	68f8      	ldr	r0, [r7, #12]
 80078c8:	4798      	blx	r3
	gSBGC->_api->finishWrite(gSBGC);
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	685b      	ldr	r3, [r3, #4]
 80078ce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80078d0:	68f8      	ldr	r0, [r7, #12]
 80078d2:	4798      	blx	r3

	gSBGC->_api->addConfirm(gSBGC, confirm, CMD_CONTROL_CONFIG SBGC_ADVANCED_ARGS__);
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	685b      	ldr	r3, [r3, #4]
 80078d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80078dc:	225a      	movs	r2, #90	@ 0x5a
 80078de:	6879      	ldr	r1, [r7, #4]
 80078e0:	68f8      	ldr	r0, [r7, #12]
 80078e2:	4798      	blx	r3

	gSBGC->_api->link(gSBGC);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	685b      	ldr	r3, [r3, #4]
 80078e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078ec:	68f8      	ldr	r0, [r7, #12]
 80078ee:	4798      	blx	r3

	serialAPI_GiveToken()

	return gSBGC->_api->exit(gSBGC);
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	685b      	ldr	r3, [r3, #4]
 80078f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078f8:	68f8      	ldr	r0, [r7, #12]
 80078fa:	4798      	blx	r3
 80078fc:	4603      	mov	r3, r0
}
 80078fe:	4618      	mov	r0, r3
 8007900:	3710      	adds	r7, #16
 8007902:	46bd      	mov	sp, r7
 8007904:	bd80      	pop	{r7, pc}

08007906 <SBGC32_SetServoOut>:
 *
 *	@return	Communication status. See @ref Readme_S2
 */
sbgcCommandStatus_t SBGC32_SetServoOut (sbgcGeneral_t *gSBGC, const i16 *servoTime
										/** @cond */ SBGC_ADVANCED_PARAMS__ /** @endcond */ )
{
 8007906:	b580      	push	{r7, lr}
 8007908:	b084      	sub	sp, #16
 800790a:	af00      	add	r7, sp, #0
 800790c:	6078      	str	r0, [r7, #4]
 800790e:	6039      	str	r1, [r7, #0]
	for (ui8 i = 0; i < SBGC_SERVO_OUTS_NUM; i++)
 8007910:	2300      	movs	r3, #0
 8007912:	73fb      	strb	r3, [r7, #15]
 8007914:	e008      	b.n	8007928 <SBGC32_SetServoOut+0x22>
		sbgcAssertParam(servoTime[i], SBGC_SERVO_OUT_DISABLED, SBGC_SERVO_OUT_LIMIT_VALUE)

	gSBGC->_api->startWrite(gSBGC, CMD_SERVO_OUT SBGC_ADVANCED_ARGS__);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	685b      	ldr	r3, [r3, #4]
 800791a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800791c:	2124      	movs	r1, #36	@ 0x24
 800791e:	6878      	ldr	r0, [r7, #4]
 8007920:	4798      	blx	r3
	for (ui8 i = 0; i < SBGC_SERVO_OUTS_NUM; i++)
 8007922:	7bfb      	ldrb	r3, [r7, #15]
 8007924:	3301      	adds	r3, #1
 8007926:	73fb      	strb	r3, [r7, #15]
 8007928:	7bfb      	ldrb	r3, [r7, #15]
 800792a:	2b03      	cmp	r3, #3
 800792c:	d9f3      	bls.n	8007916 <SBGC32_SetServoOut+0x10>
	for (ui8 i = 0; i < SBGC_SERVO_OUTS_NUM; i++) gSBGC->_api->writeWord(gSBGC, servoTime[i]);
 800792e:	2300      	movs	r3, #0
 8007930:	73bb      	strb	r3, [r7, #14]
 8007932:	e00f      	b.n	8007954 <SBGC32_SetServoOut+0x4e>
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	685b      	ldr	r3, [r3, #4]
 8007938:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800793a:	7bba      	ldrb	r2, [r7, #14]
 800793c:	0052      	lsls	r2, r2, #1
 800793e:	6839      	ldr	r1, [r7, #0]
 8007940:	440a      	add	r2, r1
 8007942:	f9b2 2000 	ldrsh.w	r2, [r2]
 8007946:	b292      	uxth	r2, r2
 8007948:	4611      	mov	r1, r2
 800794a:	6878      	ldr	r0, [r7, #4]
 800794c:	4798      	blx	r3
 800794e:	7bbb      	ldrb	r3, [r7, #14]
 8007950:	3301      	adds	r3, #1
 8007952:	73bb      	strb	r3, [r7, #14]
 8007954:	7bbb      	ldrb	r3, [r7, #14]
 8007956:	2b03      	cmp	r3, #3
 8007958:	d9ec      	bls.n	8007934 <SBGC32_SetServoOut+0x2e>
	gSBGC->_api->writeEmptyBuff(gSBGC, 8);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	685b      	ldr	r3, [r3, #4]
 800795e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007960:	2108      	movs	r1, #8
 8007962:	6878      	ldr	r0, [r7, #4]
 8007964:	4798      	blx	r3
	gSBGC->_api->finishWrite(gSBGC);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	685b      	ldr	r3, [r3, #4]
 800796a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800796c:	6878      	ldr	r0, [r7, #4]
 800796e:	4798      	blx	r3
	/* No need confirmation */

	serialAPI_GiveToken()

	return gSBGC->_api->exit(gSBGC);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	685b      	ldr	r3, [r3, #4]
 8007974:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007978:	6878      	ldr	r0, [r7, #4]
 800797a:	4798      	blx	r3
 800797c:	4603      	mov	r3, r0
}
 800797e:	4618      	mov	r0, r3
 8007980:	3710      	adds	r7, #16
 8007982:	46bd      	mov	sp, r7
 8007984:	bd80      	pop	{r7, pc}

08007986 <SBGC32_ExecuteMenu>:
 *
 *	@return	Communication status. See @ref Readme_S2
 */
sbgcCommandStatus_t SBGC32_ExecuteMenu (sbgcGeneral_t *gSBGC, sbgcMenuCommand_t menuCmdID, sbgcConfirm_t *confirm
										/** @cond */ SBGC_ADVANCED_PARAMS__ /** @endcond */ )
{
 8007986:	b580      	push	{r7, lr}
 8007988:	b084      	sub	sp, #16
 800798a:	af00      	add	r7, sp, #0
 800798c:	60f8      	str	r0, [r7, #12]
 800798e:	460b      	mov	r3, r1
 8007990:	607a      	str	r2, [r7, #4]
 8007992:	72fb      	strb	r3, [r7, #11]
		if ((menuCmdID >= MENU_CMD_RETRACTED_POSITION) && (menuCmdID <= MENU_CMD_SHAKE_GENERATOR_ON))
			sbgcAssertFeature2(BFE2_SHAKE_GENERATOR)

	#endif

	gSBGC->_api->startWrite(gSBGC, CMD_EXECUTE_MENU SBGC_ADVANCED_ARGS__);
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800799a:	2145      	movs	r1, #69	@ 0x45
 800799c:	68f8      	ldr	r0, [r7, #12]
 800799e:	4798      	blx	r3
	gSBGC->_api->writeByte(gSBGC, menuCmdID);
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	685b      	ldr	r3, [r3, #4]
 80079a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079a6:	7afa      	ldrb	r2, [r7, #11]
 80079a8:	4611      	mov	r1, r2
 80079aa:	68f8      	ldr	r0, [r7, #12]
 80079ac:	4798      	blx	r3
	gSBGC->_api->finishWrite(gSBGC);
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80079b4:	68f8      	ldr	r0, [r7, #12]
 80079b6:	4798      	blx	r3

	gSBGC->_api->addConfirm(gSBGC, confirm, CMD_EXECUTE_MENU SBGC_ADVANCED_ARGS__);
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	685b      	ldr	r3, [r3, #4]
 80079bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80079c0:	2245      	movs	r2, #69	@ 0x45
 80079c2:	6879      	ldr	r1, [r7, #4]
 80079c4:	68f8      	ldr	r0, [r7, #12]
 80079c6:	4798      	blx	r3

	gSBGC->_api->link(gSBGC);
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	685b      	ldr	r3, [r3, #4]
 80079cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079d0:	68f8      	ldr	r0, [r7, #12]
 80079d2:	4798      	blx	r3

	serialAPI_GiveToken()

	return gSBGC->_api->exit(gSBGC);
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	685b      	ldr	r3, [r3, #4]
 80079d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80079dc:	68f8      	ldr	r0, [r7, #12]
 80079de:	4798      	blx	r3
 80079e0:	4603      	mov	r3, r0
}
 80079e2:	4618      	mov	r0, r3
 80079e4:	3710      	adds	r7, #16
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}
	...

080079ec <PrivateSBGC32_EnterInit>:
 *	@param	*gSBGC - serial connection descriptor
 *
 *	@return	Communication status. See @ref Readme_S2
 */
sbgcCommandStatus_t PrivateSBGC32_EnterInit (sbgcGeneral_t *gSBGC)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b084      	sub	sp, #16
 80079f0:	af02      	add	r7, sp, #8
 80079f2:	6078      	str	r0, [r7, #4]
	#if (!(SBGC_USES_CUSTOM_DRIVER || SBGC_SEVERAL_DEVICES))

		SerialAPI_LinkDriver(gSBGC, DriverSBGC32_TransmitData, DriverSBGC32_ReceiveByte, DriverSBGC32_GetAvailableBytes,
 80079f4:	4b0c      	ldr	r3, [pc, #48]	@ (8007a28 <PrivateSBGC32_EnterInit+0x3c>)
 80079f6:	9301      	str	r3, [sp, #4]
 80079f8:	4b0c      	ldr	r3, [pc, #48]	@ (8007a2c <PrivateSBGC32_EnterInit+0x40>)
 80079fa:	9300      	str	r3, [sp, #0]
 80079fc:	4b0c      	ldr	r3, [pc, #48]	@ (8007a30 <PrivateSBGC32_EnterInit+0x44>)
 80079fe:	4a0d      	ldr	r2, [pc, #52]	@ (8007a34 <PrivateSBGC32_EnterInit+0x48>)
 8007a00:	490d      	ldr	r1, [pc, #52]	@ (8007a38 <PrivateSBGC32_EnterInit+0x4c>)
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	f7ff fc66 	bl	80072d4 <SerialAPI_LinkDriver>
							 DriverSBGC32_PrintDebugData, DriverSBGC32_GetTimeMs);

		#if (SBGC_USE_ARDUINO_DRIVER)
			DriverSBGC32_Init(NULL, NULL, SBGC_SERIAL_SPEED);
		#else
			DriverSBGC32_Init(&gSBGC->_ll->drv, SBGC_SERIAL_PORT, SBGC_SERIAL_SPEED);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8007a10:	490a      	ldr	r1, [pc, #40]	@ (8007a3c <PrivateSBGC32_EnterInit+0x50>)
 8007a12:	4618      	mov	r0, r3
 8007a14:	f7ff fd34 	bl	8007480 <DriverSBGC32_Init>
		#endif

	#endif

	return SBGC32_SetupLibrary(gSBGC);
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	f7ff fbbf 	bl	800719c <SBGC32_SetupLibrary>
 8007a1e:	4603      	mov	r3, r0
}
 8007a20:	4618      	mov	r0, r3
 8007a22:	3708      	adds	r7, #8
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bd80      	pop	{r7, pc}
 8007a28:	0800755d 	.word	0x0800755d
 8007a2c:	08007849 	.word	0x08007849
 8007a30:	080076d9 	.word	0x080076d9
 8007a34:	08007743 	.word	0x08007743
 8007a38:	08007599 	.word	0x08007599
 8007a3c:	2000030c 	.word	0x2000030c

08007a40 <SBGC32_Init>:
 *	@param	*gSBGC - serial connection descriptor
 *
 *	@return	Communication status. See @ref Readme_S2
 */
sbgcCommandStatus_t SBGC32_Init (sbgcGeneral_t *gSBGC)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b082      	sub	sp, #8
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
		SystemSBGC32_Init(gSBGC);

		return sbgcCOMMAND_OK;

	#else
		return PrivateSBGC32_EnterInit(gSBGC);
 8007a48:	6878      	ldr	r0, [r7, #4]
 8007a4a:	f7ff ffcf 	bl	80079ec <PrivateSBGC32_EnterInit>
 8007a4e:	4603      	mov	r3, r0
	#endif
}
 8007a50:	4618      	mov	r0, r3
 8007a52:	3708      	adds	r7, #8
 8007a54:	46bd      	mov	sp, r7
 8007a56:	bd80      	pop	{r7, pc}

08007a58 <SerialAPI_CommandWaitingHandler>:
 *			may impact serial port performance
 *
 *	@param	*gSBGC - serial connection descriptor
 */
WEAK__ void SerialAPI_CommandWaitingHandler (sbgcGeneral_t *gSBGC)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b083      	sub	sp, #12
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
	/* Any fast user actions while waiting */

	unused_(gSBGC);
}
 8007a60:	bf00      	nop
 8007a62:	370c      	adds	r7, #12
 8007a64:	46bd      	mov	sp, r7
 8007a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6a:	4770      	bx	lr

08007a6c <malloc>:
 8007a6c:	4b02      	ldr	r3, [pc, #8]	@ (8007a78 <malloc+0xc>)
 8007a6e:	4601      	mov	r1, r0
 8007a70:	6818      	ldr	r0, [r3, #0]
 8007a72:	f000 b825 	b.w	8007ac0 <_malloc_r>
 8007a76:	bf00      	nop
 8007a78:	20000020 	.word	0x20000020

08007a7c <sbrk_aligned>:
 8007a7c:	b570      	push	{r4, r5, r6, lr}
 8007a7e:	4e0f      	ldr	r6, [pc, #60]	@ (8007abc <sbrk_aligned+0x40>)
 8007a80:	460c      	mov	r4, r1
 8007a82:	6831      	ldr	r1, [r6, #0]
 8007a84:	4605      	mov	r5, r0
 8007a86:	b911      	cbnz	r1, 8007a8e <sbrk_aligned+0x12>
 8007a88:	f001 f850 	bl	8008b2c <_sbrk_r>
 8007a8c:	6030      	str	r0, [r6, #0]
 8007a8e:	4621      	mov	r1, r4
 8007a90:	4628      	mov	r0, r5
 8007a92:	f001 f84b 	bl	8008b2c <_sbrk_r>
 8007a96:	1c43      	adds	r3, r0, #1
 8007a98:	d103      	bne.n	8007aa2 <sbrk_aligned+0x26>
 8007a9a:	f04f 34ff 	mov.w	r4, #4294967295
 8007a9e:	4620      	mov	r0, r4
 8007aa0:	bd70      	pop	{r4, r5, r6, pc}
 8007aa2:	1cc4      	adds	r4, r0, #3
 8007aa4:	f024 0403 	bic.w	r4, r4, #3
 8007aa8:	42a0      	cmp	r0, r4
 8007aaa:	d0f8      	beq.n	8007a9e <sbrk_aligned+0x22>
 8007aac:	1a21      	subs	r1, r4, r0
 8007aae:	4628      	mov	r0, r5
 8007ab0:	f001 f83c 	bl	8008b2c <_sbrk_r>
 8007ab4:	3001      	adds	r0, #1
 8007ab6:	d1f2      	bne.n	8007a9e <sbrk_aligned+0x22>
 8007ab8:	e7ef      	b.n	8007a9a <sbrk_aligned+0x1e>
 8007aba:	bf00      	nop
 8007abc:	20000434 	.word	0x20000434

08007ac0 <_malloc_r>:
 8007ac0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ac4:	1ccd      	adds	r5, r1, #3
 8007ac6:	f025 0503 	bic.w	r5, r5, #3
 8007aca:	3508      	adds	r5, #8
 8007acc:	2d0c      	cmp	r5, #12
 8007ace:	bf38      	it	cc
 8007ad0:	250c      	movcc	r5, #12
 8007ad2:	2d00      	cmp	r5, #0
 8007ad4:	4606      	mov	r6, r0
 8007ad6:	db01      	blt.n	8007adc <_malloc_r+0x1c>
 8007ad8:	42a9      	cmp	r1, r5
 8007ada:	d904      	bls.n	8007ae6 <_malloc_r+0x26>
 8007adc:	230c      	movs	r3, #12
 8007ade:	6033      	str	r3, [r6, #0]
 8007ae0:	2000      	movs	r0, #0
 8007ae2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ae6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007bbc <_malloc_r+0xfc>
 8007aea:	f000 f869 	bl	8007bc0 <__malloc_lock>
 8007aee:	f8d8 3000 	ldr.w	r3, [r8]
 8007af2:	461c      	mov	r4, r3
 8007af4:	bb44      	cbnz	r4, 8007b48 <_malloc_r+0x88>
 8007af6:	4629      	mov	r1, r5
 8007af8:	4630      	mov	r0, r6
 8007afa:	f7ff ffbf 	bl	8007a7c <sbrk_aligned>
 8007afe:	1c43      	adds	r3, r0, #1
 8007b00:	4604      	mov	r4, r0
 8007b02:	d158      	bne.n	8007bb6 <_malloc_r+0xf6>
 8007b04:	f8d8 4000 	ldr.w	r4, [r8]
 8007b08:	4627      	mov	r7, r4
 8007b0a:	2f00      	cmp	r7, #0
 8007b0c:	d143      	bne.n	8007b96 <_malloc_r+0xd6>
 8007b0e:	2c00      	cmp	r4, #0
 8007b10:	d04b      	beq.n	8007baa <_malloc_r+0xea>
 8007b12:	6823      	ldr	r3, [r4, #0]
 8007b14:	4639      	mov	r1, r7
 8007b16:	4630      	mov	r0, r6
 8007b18:	eb04 0903 	add.w	r9, r4, r3
 8007b1c:	f001 f806 	bl	8008b2c <_sbrk_r>
 8007b20:	4581      	cmp	r9, r0
 8007b22:	d142      	bne.n	8007baa <_malloc_r+0xea>
 8007b24:	6821      	ldr	r1, [r4, #0]
 8007b26:	1a6d      	subs	r5, r5, r1
 8007b28:	4629      	mov	r1, r5
 8007b2a:	4630      	mov	r0, r6
 8007b2c:	f7ff ffa6 	bl	8007a7c <sbrk_aligned>
 8007b30:	3001      	adds	r0, #1
 8007b32:	d03a      	beq.n	8007baa <_malloc_r+0xea>
 8007b34:	6823      	ldr	r3, [r4, #0]
 8007b36:	442b      	add	r3, r5
 8007b38:	6023      	str	r3, [r4, #0]
 8007b3a:	f8d8 3000 	ldr.w	r3, [r8]
 8007b3e:	685a      	ldr	r2, [r3, #4]
 8007b40:	bb62      	cbnz	r2, 8007b9c <_malloc_r+0xdc>
 8007b42:	f8c8 7000 	str.w	r7, [r8]
 8007b46:	e00f      	b.n	8007b68 <_malloc_r+0xa8>
 8007b48:	6822      	ldr	r2, [r4, #0]
 8007b4a:	1b52      	subs	r2, r2, r5
 8007b4c:	d420      	bmi.n	8007b90 <_malloc_r+0xd0>
 8007b4e:	2a0b      	cmp	r2, #11
 8007b50:	d917      	bls.n	8007b82 <_malloc_r+0xc2>
 8007b52:	1961      	adds	r1, r4, r5
 8007b54:	42a3      	cmp	r3, r4
 8007b56:	6025      	str	r5, [r4, #0]
 8007b58:	bf18      	it	ne
 8007b5a:	6059      	strne	r1, [r3, #4]
 8007b5c:	6863      	ldr	r3, [r4, #4]
 8007b5e:	bf08      	it	eq
 8007b60:	f8c8 1000 	streq.w	r1, [r8]
 8007b64:	5162      	str	r2, [r4, r5]
 8007b66:	604b      	str	r3, [r1, #4]
 8007b68:	4630      	mov	r0, r6
 8007b6a:	f000 f82f 	bl	8007bcc <__malloc_unlock>
 8007b6e:	f104 000b 	add.w	r0, r4, #11
 8007b72:	1d23      	adds	r3, r4, #4
 8007b74:	f020 0007 	bic.w	r0, r0, #7
 8007b78:	1ac2      	subs	r2, r0, r3
 8007b7a:	bf1c      	itt	ne
 8007b7c:	1a1b      	subne	r3, r3, r0
 8007b7e:	50a3      	strne	r3, [r4, r2]
 8007b80:	e7af      	b.n	8007ae2 <_malloc_r+0x22>
 8007b82:	6862      	ldr	r2, [r4, #4]
 8007b84:	42a3      	cmp	r3, r4
 8007b86:	bf0c      	ite	eq
 8007b88:	f8c8 2000 	streq.w	r2, [r8]
 8007b8c:	605a      	strne	r2, [r3, #4]
 8007b8e:	e7eb      	b.n	8007b68 <_malloc_r+0xa8>
 8007b90:	4623      	mov	r3, r4
 8007b92:	6864      	ldr	r4, [r4, #4]
 8007b94:	e7ae      	b.n	8007af4 <_malloc_r+0x34>
 8007b96:	463c      	mov	r4, r7
 8007b98:	687f      	ldr	r7, [r7, #4]
 8007b9a:	e7b6      	b.n	8007b0a <_malloc_r+0x4a>
 8007b9c:	461a      	mov	r2, r3
 8007b9e:	685b      	ldr	r3, [r3, #4]
 8007ba0:	42a3      	cmp	r3, r4
 8007ba2:	d1fb      	bne.n	8007b9c <_malloc_r+0xdc>
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	6053      	str	r3, [r2, #4]
 8007ba8:	e7de      	b.n	8007b68 <_malloc_r+0xa8>
 8007baa:	230c      	movs	r3, #12
 8007bac:	6033      	str	r3, [r6, #0]
 8007bae:	4630      	mov	r0, r6
 8007bb0:	f000 f80c 	bl	8007bcc <__malloc_unlock>
 8007bb4:	e794      	b.n	8007ae0 <_malloc_r+0x20>
 8007bb6:	6005      	str	r5, [r0, #0]
 8007bb8:	e7d6      	b.n	8007b68 <_malloc_r+0xa8>
 8007bba:	bf00      	nop
 8007bbc:	20000438 	.word	0x20000438

08007bc0 <__malloc_lock>:
 8007bc0:	4801      	ldr	r0, [pc, #4]	@ (8007bc8 <__malloc_lock+0x8>)
 8007bc2:	f7f9 be74 	b.w	80018ae <__retarget_lock_acquire_recursive>
 8007bc6:	bf00      	nop
 8007bc8:	20000420 	.word	0x20000420

08007bcc <__malloc_unlock>:
 8007bcc:	4801      	ldr	r0, [pc, #4]	@ (8007bd4 <__malloc_unlock+0x8>)
 8007bce:	f7f9 be83 	b.w	80018d8 <__retarget_lock_release_recursive>
 8007bd2:	bf00      	nop
 8007bd4:	20000420 	.word	0x20000420

08007bd8 <__cvt>:
 8007bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007bda:	ed2d 8b02 	vpush	{d8}
 8007bde:	eeb0 8b40 	vmov.f64	d8, d0
 8007be2:	b085      	sub	sp, #20
 8007be4:	4617      	mov	r7, r2
 8007be6:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8007be8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007bea:	ee18 2a90 	vmov	r2, s17
 8007bee:	f025 0520 	bic.w	r5, r5, #32
 8007bf2:	2a00      	cmp	r2, #0
 8007bf4:	bfb6      	itet	lt
 8007bf6:	222d      	movlt	r2, #45	@ 0x2d
 8007bf8:	2200      	movge	r2, #0
 8007bfa:	eeb1 8b40 	vneglt.f64	d8, d0
 8007bfe:	2d46      	cmp	r5, #70	@ 0x46
 8007c00:	460c      	mov	r4, r1
 8007c02:	701a      	strb	r2, [r3, #0]
 8007c04:	d004      	beq.n	8007c10 <__cvt+0x38>
 8007c06:	2d45      	cmp	r5, #69	@ 0x45
 8007c08:	d100      	bne.n	8007c0c <__cvt+0x34>
 8007c0a:	3401      	adds	r4, #1
 8007c0c:	2102      	movs	r1, #2
 8007c0e:	e000      	b.n	8007c12 <__cvt+0x3a>
 8007c10:	2103      	movs	r1, #3
 8007c12:	ab03      	add	r3, sp, #12
 8007c14:	9301      	str	r3, [sp, #4]
 8007c16:	ab02      	add	r3, sp, #8
 8007c18:	9300      	str	r3, [sp, #0]
 8007c1a:	4622      	mov	r2, r4
 8007c1c:	4633      	mov	r3, r6
 8007c1e:	eeb0 0b48 	vmov.f64	d0, d8
 8007c22:	f001 f86d 	bl	8008d00 <_dtoa_r>
 8007c26:	2d47      	cmp	r5, #71	@ 0x47
 8007c28:	d114      	bne.n	8007c54 <__cvt+0x7c>
 8007c2a:	07fb      	lsls	r3, r7, #31
 8007c2c:	d50a      	bpl.n	8007c44 <__cvt+0x6c>
 8007c2e:	1902      	adds	r2, r0, r4
 8007c30:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007c34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c38:	bf08      	it	eq
 8007c3a:	9203      	streq	r2, [sp, #12]
 8007c3c:	2130      	movs	r1, #48	@ 0x30
 8007c3e:	9b03      	ldr	r3, [sp, #12]
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d319      	bcc.n	8007c78 <__cvt+0xa0>
 8007c44:	9b03      	ldr	r3, [sp, #12]
 8007c46:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007c48:	1a1b      	subs	r3, r3, r0
 8007c4a:	6013      	str	r3, [r2, #0]
 8007c4c:	b005      	add	sp, #20
 8007c4e:	ecbd 8b02 	vpop	{d8}
 8007c52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c54:	2d46      	cmp	r5, #70	@ 0x46
 8007c56:	eb00 0204 	add.w	r2, r0, r4
 8007c5a:	d1e9      	bne.n	8007c30 <__cvt+0x58>
 8007c5c:	7803      	ldrb	r3, [r0, #0]
 8007c5e:	2b30      	cmp	r3, #48	@ 0x30
 8007c60:	d107      	bne.n	8007c72 <__cvt+0x9a>
 8007c62:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007c66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c6a:	bf1c      	itt	ne
 8007c6c:	f1c4 0401 	rsbne	r4, r4, #1
 8007c70:	6034      	strne	r4, [r6, #0]
 8007c72:	6833      	ldr	r3, [r6, #0]
 8007c74:	441a      	add	r2, r3
 8007c76:	e7db      	b.n	8007c30 <__cvt+0x58>
 8007c78:	1c5c      	adds	r4, r3, #1
 8007c7a:	9403      	str	r4, [sp, #12]
 8007c7c:	7019      	strb	r1, [r3, #0]
 8007c7e:	e7de      	b.n	8007c3e <__cvt+0x66>

08007c80 <__exponent>:
 8007c80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c82:	2900      	cmp	r1, #0
 8007c84:	bfba      	itte	lt
 8007c86:	4249      	neglt	r1, r1
 8007c88:	232d      	movlt	r3, #45	@ 0x2d
 8007c8a:	232b      	movge	r3, #43	@ 0x2b
 8007c8c:	2909      	cmp	r1, #9
 8007c8e:	7002      	strb	r2, [r0, #0]
 8007c90:	7043      	strb	r3, [r0, #1]
 8007c92:	dd29      	ble.n	8007ce8 <__exponent+0x68>
 8007c94:	f10d 0307 	add.w	r3, sp, #7
 8007c98:	461d      	mov	r5, r3
 8007c9a:	270a      	movs	r7, #10
 8007c9c:	461a      	mov	r2, r3
 8007c9e:	fbb1 f6f7 	udiv	r6, r1, r7
 8007ca2:	fb07 1416 	mls	r4, r7, r6, r1
 8007ca6:	3430      	adds	r4, #48	@ 0x30
 8007ca8:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007cac:	460c      	mov	r4, r1
 8007cae:	2c63      	cmp	r4, #99	@ 0x63
 8007cb0:	f103 33ff 	add.w	r3, r3, #4294967295
 8007cb4:	4631      	mov	r1, r6
 8007cb6:	dcf1      	bgt.n	8007c9c <__exponent+0x1c>
 8007cb8:	3130      	adds	r1, #48	@ 0x30
 8007cba:	1e94      	subs	r4, r2, #2
 8007cbc:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007cc0:	1c41      	adds	r1, r0, #1
 8007cc2:	4623      	mov	r3, r4
 8007cc4:	42ab      	cmp	r3, r5
 8007cc6:	d30a      	bcc.n	8007cde <__exponent+0x5e>
 8007cc8:	f10d 0309 	add.w	r3, sp, #9
 8007ccc:	1a9b      	subs	r3, r3, r2
 8007cce:	42ac      	cmp	r4, r5
 8007cd0:	bf88      	it	hi
 8007cd2:	2300      	movhi	r3, #0
 8007cd4:	3302      	adds	r3, #2
 8007cd6:	4403      	add	r3, r0
 8007cd8:	1a18      	subs	r0, r3, r0
 8007cda:	b003      	add	sp, #12
 8007cdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007cde:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007ce2:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007ce6:	e7ed      	b.n	8007cc4 <__exponent+0x44>
 8007ce8:	2330      	movs	r3, #48	@ 0x30
 8007cea:	3130      	adds	r1, #48	@ 0x30
 8007cec:	7083      	strb	r3, [r0, #2]
 8007cee:	70c1      	strb	r1, [r0, #3]
 8007cf0:	1d03      	adds	r3, r0, #4
 8007cf2:	e7f1      	b.n	8007cd8 <__exponent+0x58>
 8007cf4:	0000      	movs	r0, r0
	...

08007cf8 <_printf_float>:
 8007cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cfc:	b08d      	sub	sp, #52	@ 0x34
 8007cfe:	460c      	mov	r4, r1
 8007d00:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007d04:	4616      	mov	r6, r2
 8007d06:	461f      	mov	r7, r3
 8007d08:	4605      	mov	r5, r0
 8007d0a:	f000 fed7 	bl	8008abc <_localeconv_r>
 8007d0e:	f8d0 b000 	ldr.w	fp, [r0]
 8007d12:	4658      	mov	r0, fp
 8007d14:	f7f8 fae4 	bl	80002e0 <strlen>
 8007d18:	2300      	movs	r3, #0
 8007d1a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d1c:	f8d8 3000 	ldr.w	r3, [r8]
 8007d20:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007d24:	6822      	ldr	r2, [r4, #0]
 8007d26:	9005      	str	r0, [sp, #20]
 8007d28:	3307      	adds	r3, #7
 8007d2a:	f023 0307 	bic.w	r3, r3, #7
 8007d2e:	f103 0108 	add.w	r1, r3, #8
 8007d32:	f8c8 1000 	str.w	r1, [r8]
 8007d36:	ed93 0b00 	vldr	d0, [r3]
 8007d3a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8007f98 <_printf_float+0x2a0>
 8007d3e:	eeb0 7bc0 	vabs.f64	d7, d0
 8007d42:	eeb4 7b46 	vcmp.f64	d7, d6
 8007d46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d4a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8007d4e:	dd24      	ble.n	8007d9a <_printf_float+0xa2>
 8007d50:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007d54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d58:	d502      	bpl.n	8007d60 <_printf_float+0x68>
 8007d5a:	232d      	movs	r3, #45	@ 0x2d
 8007d5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d60:	498f      	ldr	r1, [pc, #572]	@ (8007fa0 <_printf_float+0x2a8>)
 8007d62:	4b90      	ldr	r3, [pc, #576]	@ (8007fa4 <_printf_float+0x2ac>)
 8007d64:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8007d68:	bf94      	ite	ls
 8007d6a:	4688      	movls	r8, r1
 8007d6c:	4698      	movhi	r8, r3
 8007d6e:	f022 0204 	bic.w	r2, r2, #4
 8007d72:	2303      	movs	r3, #3
 8007d74:	6123      	str	r3, [r4, #16]
 8007d76:	6022      	str	r2, [r4, #0]
 8007d78:	f04f 0a00 	mov.w	sl, #0
 8007d7c:	9700      	str	r7, [sp, #0]
 8007d7e:	4633      	mov	r3, r6
 8007d80:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007d82:	4621      	mov	r1, r4
 8007d84:	4628      	mov	r0, r5
 8007d86:	f000 f9d1 	bl	800812c <_printf_common>
 8007d8a:	3001      	adds	r0, #1
 8007d8c:	f040 8089 	bne.w	8007ea2 <_printf_float+0x1aa>
 8007d90:	f04f 30ff 	mov.w	r0, #4294967295
 8007d94:	b00d      	add	sp, #52	@ 0x34
 8007d96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d9a:	eeb4 0b40 	vcmp.f64	d0, d0
 8007d9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007da2:	d709      	bvc.n	8007db8 <_printf_float+0xc0>
 8007da4:	ee10 3a90 	vmov	r3, s1
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	bfbc      	itt	lt
 8007dac:	232d      	movlt	r3, #45	@ 0x2d
 8007dae:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007db2:	497d      	ldr	r1, [pc, #500]	@ (8007fa8 <_printf_float+0x2b0>)
 8007db4:	4b7d      	ldr	r3, [pc, #500]	@ (8007fac <_printf_float+0x2b4>)
 8007db6:	e7d5      	b.n	8007d64 <_printf_float+0x6c>
 8007db8:	6863      	ldr	r3, [r4, #4]
 8007dba:	1c59      	adds	r1, r3, #1
 8007dbc:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8007dc0:	d139      	bne.n	8007e36 <_printf_float+0x13e>
 8007dc2:	2306      	movs	r3, #6
 8007dc4:	6063      	str	r3, [r4, #4]
 8007dc6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007dca:	2300      	movs	r3, #0
 8007dcc:	6022      	str	r2, [r4, #0]
 8007dce:	9303      	str	r3, [sp, #12]
 8007dd0:	ab0a      	add	r3, sp, #40	@ 0x28
 8007dd2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8007dd6:	ab09      	add	r3, sp, #36	@ 0x24
 8007dd8:	9300      	str	r3, [sp, #0]
 8007dda:	6861      	ldr	r1, [r4, #4]
 8007ddc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007de0:	4628      	mov	r0, r5
 8007de2:	f7ff fef9 	bl	8007bd8 <__cvt>
 8007de6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007dea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007dec:	4680      	mov	r8, r0
 8007dee:	d129      	bne.n	8007e44 <_printf_float+0x14c>
 8007df0:	1cc8      	adds	r0, r1, #3
 8007df2:	db02      	blt.n	8007dfa <_printf_float+0x102>
 8007df4:	6863      	ldr	r3, [r4, #4]
 8007df6:	4299      	cmp	r1, r3
 8007df8:	dd41      	ble.n	8007e7e <_printf_float+0x186>
 8007dfa:	f1a9 0902 	sub.w	r9, r9, #2
 8007dfe:	fa5f f989 	uxtb.w	r9, r9
 8007e02:	3901      	subs	r1, #1
 8007e04:	464a      	mov	r2, r9
 8007e06:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007e0a:	9109      	str	r1, [sp, #36]	@ 0x24
 8007e0c:	f7ff ff38 	bl	8007c80 <__exponent>
 8007e10:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007e12:	1813      	adds	r3, r2, r0
 8007e14:	2a01      	cmp	r2, #1
 8007e16:	4682      	mov	sl, r0
 8007e18:	6123      	str	r3, [r4, #16]
 8007e1a:	dc02      	bgt.n	8007e22 <_printf_float+0x12a>
 8007e1c:	6822      	ldr	r2, [r4, #0]
 8007e1e:	07d2      	lsls	r2, r2, #31
 8007e20:	d501      	bpl.n	8007e26 <_printf_float+0x12e>
 8007e22:	3301      	adds	r3, #1
 8007e24:	6123      	str	r3, [r4, #16]
 8007e26:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d0a6      	beq.n	8007d7c <_printf_float+0x84>
 8007e2e:	232d      	movs	r3, #45	@ 0x2d
 8007e30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e34:	e7a2      	b.n	8007d7c <_printf_float+0x84>
 8007e36:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007e3a:	d1c4      	bne.n	8007dc6 <_printf_float+0xce>
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d1c2      	bne.n	8007dc6 <_printf_float+0xce>
 8007e40:	2301      	movs	r3, #1
 8007e42:	e7bf      	b.n	8007dc4 <_printf_float+0xcc>
 8007e44:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007e48:	d9db      	bls.n	8007e02 <_printf_float+0x10a>
 8007e4a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8007e4e:	d118      	bne.n	8007e82 <_printf_float+0x18a>
 8007e50:	2900      	cmp	r1, #0
 8007e52:	6863      	ldr	r3, [r4, #4]
 8007e54:	dd0b      	ble.n	8007e6e <_printf_float+0x176>
 8007e56:	6121      	str	r1, [r4, #16]
 8007e58:	b913      	cbnz	r3, 8007e60 <_printf_float+0x168>
 8007e5a:	6822      	ldr	r2, [r4, #0]
 8007e5c:	07d0      	lsls	r0, r2, #31
 8007e5e:	d502      	bpl.n	8007e66 <_printf_float+0x16e>
 8007e60:	3301      	adds	r3, #1
 8007e62:	440b      	add	r3, r1
 8007e64:	6123      	str	r3, [r4, #16]
 8007e66:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007e68:	f04f 0a00 	mov.w	sl, #0
 8007e6c:	e7db      	b.n	8007e26 <_printf_float+0x12e>
 8007e6e:	b913      	cbnz	r3, 8007e76 <_printf_float+0x17e>
 8007e70:	6822      	ldr	r2, [r4, #0]
 8007e72:	07d2      	lsls	r2, r2, #31
 8007e74:	d501      	bpl.n	8007e7a <_printf_float+0x182>
 8007e76:	3302      	adds	r3, #2
 8007e78:	e7f4      	b.n	8007e64 <_printf_float+0x16c>
 8007e7a:	2301      	movs	r3, #1
 8007e7c:	e7f2      	b.n	8007e64 <_printf_float+0x16c>
 8007e7e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8007e82:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e84:	4299      	cmp	r1, r3
 8007e86:	db05      	blt.n	8007e94 <_printf_float+0x19c>
 8007e88:	6823      	ldr	r3, [r4, #0]
 8007e8a:	6121      	str	r1, [r4, #16]
 8007e8c:	07d8      	lsls	r0, r3, #31
 8007e8e:	d5ea      	bpl.n	8007e66 <_printf_float+0x16e>
 8007e90:	1c4b      	adds	r3, r1, #1
 8007e92:	e7e7      	b.n	8007e64 <_printf_float+0x16c>
 8007e94:	2900      	cmp	r1, #0
 8007e96:	bfd4      	ite	le
 8007e98:	f1c1 0202 	rsble	r2, r1, #2
 8007e9c:	2201      	movgt	r2, #1
 8007e9e:	4413      	add	r3, r2
 8007ea0:	e7e0      	b.n	8007e64 <_printf_float+0x16c>
 8007ea2:	6823      	ldr	r3, [r4, #0]
 8007ea4:	055a      	lsls	r2, r3, #21
 8007ea6:	d407      	bmi.n	8007eb8 <_printf_float+0x1c0>
 8007ea8:	6923      	ldr	r3, [r4, #16]
 8007eaa:	4642      	mov	r2, r8
 8007eac:	4631      	mov	r1, r6
 8007eae:	4628      	mov	r0, r5
 8007eb0:	47b8      	blx	r7
 8007eb2:	3001      	adds	r0, #1
 8007eb4:	d12a      	bne.n	8007f0c <_printf_float+0x214>
 8007eb6:	e76b      	b.n	8007d90 <_printf_float+0x98>
 8007eb8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007ebc:	f240 80e0 	bls.w	8008080 <_printf_float+0x388>
 8007ec0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8007ec4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007ec8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ecc:	d133      	bne.n	8007f36 <_printf_float+0x23e>
 8007ece:	4a38      	ldr	r2, [pc, #224]	@ (8007fb0 <_printf_float+0x2b8>)
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	4631      	mov	r1, r6
 8007ed4:	4628      	mov	r0, r5
 8007ed6:	47b8      	blx	r7
 8007ed8:	3001      	adds	r0, #1
 8007eda:	f43f af59 	beq.w	8007d90 <_printf_float+0x98>
 8007ede:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007ee2:	4543      	cmp	r3, r8
 8007ee4:	db02      	blt.n	8007eec <_printf_float+0x1f4>
 8007ee6:	6823      	ldr	r3, [r4, #0]
 8007ee8:	07d8      	lsls	r0, r3, #31
 8007eea:	d50f      	bpl.n	8007f0c <_printf_float+0x214>
 8007eec:	9b05      	ldr	r3, [sp, #20]
 8007eee:	465a      	mov	r2, fp
 8007ef0:	4631      	mov	r1, r6
 8007ef2:	4628      	mov	r0, r5
 8007ef4:	47b8      	blx	r7
 8007ef6:	3001      	adds	r0, #1
 8007ef8:	f43f af4a 	beq.w	8007d90 <_printf_float+0x98>
 8007efc:	f04f 0900 	mov.w	r9, #0
 8007f00:	f108 38ff 	add.w	r8, r8, #4294967295
 8007f04:	f104 0a1a 	add.w	sl, r4, #26
 8007f08:	45c8      	cmp	r8, r9
 8007f0a:	dc09      	bgt.n	8007f20 <_printf_float+0x228>
 8007f0c:	6823      	ldr	r3, [r4, #0]
 8007f0e:	079b      	lsls	r3, r3, #30
 8007f10:	f100 8107 	bmi.w	8008122 <_printf_float+0x42a>
 8007f14:	68e0      	ldr	r0, [r4, #12]
 8007f16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f18:	4298      	cmp	r0, r3
 8007f1a:	bfb8      	it	lt
 8007f1c:	4618      	movlt	r0, r3
 8007f1e:	e739      	b.n	8007d94 <_printf_float+0x9c>
 8007f20:	2301      	movs	r3, #1
 8007f22:	4652      	mov	r2, sl
 8007f24:	4631      	mov	r1, r6
 8007f26:	4628      	mov	r0, r5
 8007f28:	47b8      	blx	r7
 8007f2a:	3001      	adds	r0, #1
 8007f2c:	f43f af30 	beq.w	8007d90 <_printf_float+0x98>
 8007f30:	f109 0901 	add.w	r9, r9, #1
 8007f34:	e7e8      	b.n	8007f08 <_printf_float+0x210>
 8007f36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	dc3b      	bgt.n	8007fb4 <_printf_float+0x2bc>
 8007f3c:	4a1c      	ldr	r2, [pc, #112]	@ (8007fb0 <_printf_float+0x2b8>)
 8007f3e:	2301      	movs	r3, #1
 8007f40:	4631      	mov	r1, r6
 8007f42:	4628      	mov	r0, r5
 8007f44:	47b8      	blx	r7
 8007f46:	3001      	adds	r0, #1
 8007f48:	f43f af22 	beq.w	8007d90 <_printf_float+0x98>
 8007f4c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007f50:	ea59 0303 	orrs.w	r3, r9, r3
 8007f54:	d102      	bne.n	8007f5c <_printf_float+0x264>
 8007f56:	6823      	ldr	r3, [r4, #0]
 8007f58:	07d9      	lsls	r1, r3, #31
 8007f5a:	d5d7      	bpl.n	8007f0c <_printf_float+0x214>
 8007f5c:	9b05      	ldr	r3, [sp, #20]
 8007f5e:	465a      	mov	r2, fp
 8007f60:	4631      	mov	r1, r6
 8007f62:	4628      	mov	r0, r5
 8007f64:	47b8      	blx	r7
 8007f66:	3001      	adds	r0, #1
 8007f68:	f43f af12 	beq.w	8007d90 <_printf_float+0x98>
 8007f6c:	f04f 0a00 	mov.w	sl, #0
 8007f70:	f104 0b1a 	add.w	fp, r4, #26
 8007f74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f76:	425b      	negs	r3, r3
 8007f78:	4553      	cmp	r3, sl
 8007f7a:	dc01      	bgt.n	8007f80 <_printf_float+0x288>
 8007f7c:	464b      	mov	r3, r9
 8007f7e:	e794      	b.n	8007eaa <_printf_float+0x1b2>
 8007f80:	2301      	movs	r3, #1
 8007f82:	465a      	mov	r2, fp
 8007f84:	4631      	mov	r1, r6
 8007f86:	4628      	mov	r0, r5
 8007f88:	47b8      	blx	r7
 8007f8a:	3001      	adds	r0, #1
 8007f8c:	f43f af00 	beq.w	8007d90 <_printf_float+0x98>
 8007f90:	f10a 0a01 	add.w	sl, sl, #1
 8007f94:	e7ee      	b.n	8007f74 <_printf_float+0x27c>
 8007f96:	bf00      	nop
 8007f98:	ffffffff 	.word	0xffffffff
 8007f9c:	7fefffff 	.word	0x7fefffff
 8007fa0:	0800bf98 	.word	0x0800bf98
 8007fa4:	0800bf9c 	.word	0x0800bf9c
 8007fa8:	0800bfa0 	.word	0x0800bfa0
 8007fac:	0800bfa4 	.word	0x0800bfa4
 8007fb0:	0800bfa8 	.word	0x0800bfa8
 8007fb4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007fb6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007fba:	4553      	cmp	r3, sl
 8007fbc:	bfa8      	it	ge
 8007fbe:	4653      	movge	r3, sl
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	4699      	mov	r9, r3
 8007fc4:	dc37      	bgt.n	8008036 <_printf_float+0x33e>
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	9307      	str	r3, [sp, #28]
 8007fca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007fce:	f104 021a 	add.w	r2, r4, #26
 8007fd2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007fd4:	9907      	ldr	r1, [sp, #28]
 8007fd6:	9306      	str	r3, [sp, #24]
 8007fd8:	eba3 0309 	sub.w	r3, r3, r9
 8007fdc:	428b      	cmp	r3, r1
 8007fde:	dc31      	bgt.n	8008044 <_printf_float+0x34c>
 8007fe0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fe2:	459a      	cmp	sl, r3
 8007fe4:	dc3b      	bgt.n	800805e <_printf_float+0x366>
 8007fe6:	6823      	ldr	r3, [r4, #0]
 8007fe8:	07da      	lsls	r2, r3, #31
 8007fea:	d438      	bmi.n	800805e <_printf_float+0x366>
 8007fec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fee:	ebaa 0903 	sub.w	r9, sl, r3
 8007ff2:	9b06      	ldr	r3, [sp, #24]
 8007ff4:	ebaa 0303 	sub.w	r3, sl, r3
 8007ff8:	4599      	cmp	r9, r3
 8007ffa:	bfa8      	it	ge
 8007ffc:	4699      	movge	r9, r3
 8007ffe:	f1b9 0f00 	cmp.w	r9, #0
 8008002:	dc34      	bgt.n	800806e <_printf_float+0x376>
 8008004:	f04f 0800 	mov.w	r8, #0
 8008008:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800800c:	f104 0b1a 	add.w	fp, r4, #26
 8008010:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008012:	ebaa 0303 	sub.w	r3, sl, r3
 8008016:	eba3 0309 	sub.w	r3, r3, r9
 800801a:	4543      	cmp	r3, r8
 800801c:	f77f af76 	ble.w	8007f0c <_printf_float+0x214>
 8008020:	2301      	movs	r3, #1
 8008022:	465a      	mov	r2, fp
 8008024:	4631      	mov	r1, r6
 8008026:	4628      	mov	r0, r5
 8008028:	47b8      	blx	r7
 800802a:	3001      	adds	r0, #1
 800802c:	f43f aeb0 	beq.w	8007d90 <_printf_float+0x98>
 8008030:	f108 0801 	add.w	r8, r8, #1
 8008034:	e7ec      	b.n	8008010 <_printf_float+0x318>
 8008036:	4642      	mov	r2, r8
 8008038:	4631      	mov	r1, r6
 800803a:	4628      	mov	r0, r5
 800803c:	47b8      	blx	r7
 800803e:	3001      	adds	r0, #1
 8008040:	d1c1      	bne.n	8007fc6 <_printf_float+0x2ce>
 8008042:	e6a5      	b.n	8007d90 <_printf_float+0x98>
 8008044:	2301      	movs	r3, #1
 8008046:	4631      	mov	r1, r6
 8008048:	4628      	mov	r0, r5
 800804a:	9206      	str	r2, [sp, #24]
 800804c:	47b8      	blx	r7
 800804e:	3001      	adds	r0, #1
 8008050:	f43f ae9e 	beq.w	8007d90 <_printf_float+0x98>
 8008054:	9b07      	ldr	r3, [sp, #28]
 8008056:	9a06      	ldr	r2, [sp, #24]
 8008058:	3301      	adds	r3, #1
 800805a:	9307      	str	r3, [sp, #28]
 800805c:	e7b9      	b.n	8007fd2 <_printf_float+0x2da>
 800805e:	9b05      	ldr	r3, [sp, #20]
 8008060:	465a      	mov	r2, fp
 8008062:	4631      	mov	r1, r6
 8008064:	4628      	mov	r0, r5
 8008066:	47b8      	blx	r7
 8008068:	3001      	adds	r0, #1
 800806a:	d1bf      	bne.n	8007fec <_printf_float+0x2f4>
 800806c:	e690      	b.n	8007d90 <_printf_float+0x98>
 800806e:	9a06      	ldr	r2, [sp, #24]
 8008070:	464b      	mov	r3, r9
 8008072:	4442      	add	r2, r8
 8008074:	4631      	mov	r1, r6
 8008076:	4628      	mov	r0, r5
 8008078:	47b8      	blx	r7
 800807a:	3001      	adds	r0, #1
 800807c:	d1c2      	bne.n	8008004 <_printf_float+0x30c>
 800807e:	e687      	b.n	8007d90 <_printf_float+0x98>
 8008080:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8008084:	f1b9 0f01 	cmp.w	r9, #1
 8008088:	dc01      	bgt.n	800808e <_printf_float+0x396>
 800808a:	07db      	lsls	r3, r3, #31
 800808c:	d536      	bpl.n	80080fc <_printf_float+0x404>
 800808e:	2301      	movs	r3, #1
 8008090:	4642      	mov	r2, r8
 8008092:	4631      	mov	r1, r6
 8008094:	4628      	mov	r0, r5
 8008096:	47b8      	blx	r7
 8008098:	3001      	adds	r0, #1
 800809a:	f43f ae79 	beq.w	8007d90 <_printf_float+0x98>
 800809e:	9b05      	ldr	r3, [sp, #20]
 80080a0:	465a      	mov	r2, fp
 80080a2:	4631      	mov	r1, r6
 80080a4:	4628      	mov	r0, r5
 80080a6:	47b8      	blx	r7
 80080a8:	3001      	adds	r0, #1
 80080aa:	f43f ae71 	beq.w	8007d90 <_printf_float+0x98>
 80080ae:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80080b2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80080b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080ba:	f109 39ff 	add.w	r9, r9, #4294967295
 80080be:	d018      	beq.n	80080f2 <_printf_float+0x3fa>
 80080c0:	464b      	mov	r3, r9
 80080c2:	f108 0201 	add.w	r2, r8, #1
 80080c6:	4631      	mov	r1, r6
 80080c8:	4628      	mov	r0, r5
 80080ca:	47b8      	blx	r7
 80080cc:	3001      	adds	r0, #1
 80080ce:	d10c      	bne.n	80080ea <_printf_float+0x3f2>
 80080d0:	e65e      	b.n	8007d90 <_printf_float+0x98>
 80080d2:	2301      	movs	r3, #1
 80080d4:	465a      	mov	r2, fp
 80080d6:	4631      	mov	r1, r6
 80080d8:	4628      	mov	r0, r5
 80080da:	47b8      	blx	r7
 80080dc:	3001      	adds	r0, #1
 80080de:	f43f ae57 	beq.w	8007d90 <_printf_float+0x98>
 80080e2:	f108 0801 	add.w	r8, r8, #1
 80080e6:	45c8      	cmp	r8, r9
 80080e8:	dbf3      	blt.n	80080d2 <_printf_float+0x3da>
 80080ea:	4653      	mov	r3, sl
 80080ec:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80080f0:	e6dc      	b.n	8007eac <_printf_float+0x1b4>
 80080f2:	f04f 0800 	mov.w	r8, #0
 80080f6:	f104 0b1a 	add.w	fp, r4, #26
 80080fa:	e7f4      	b.n	80080e6 <_printf_float+0x3ee>
 80080fc:	2301      	movs	r3, #1
 80080fe:	4642      	mov	r2, r8
 8008100:	e7e1      	b.n	80080c6 <_printf_float+0x3ce>
 8008102:	2301      	movs	r3, #1
 8008104:	464a      	mov	r2, r9
 8008106:	4631      	mov	r1, r6
 8008108:	4628      	mov	r0, r5
 800810a:	47b8      	blx	r7
 800810c:	3001      	adds	r0, #1
 800810e:	f43f ae3f 	beq.w	8007d90 <_printf_float+0x98>
 8008112:	f108 0801 	add.w	r8, r8, #1
 8008116:	68e3      	ldr	r3, [r4, #12]
 8008118:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800811a:	1a5b      	subs	r3, r3, r1
 800811c:	4543      	cmp	r3, r8
 800811e:	dcf0      	bgt.n	8008102 <_printf_float+0x40a>
 8008120:	e6f8      	b.n	8007f14 <_printf_float+0x21c>
 8008122:	f04f 0800 	mov.w	r8, #0
 8008126:	f104 0919 	add.w	r9, r4, #25
 800812a:	e7f4      	b.n	8008116 <_printf_float+0x41e>

0800812c <_printf_common>:
 800812c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008130:	4616      	mov	r6, r2
 8008132:	4698      	mov	r8, r3
 8008134:	688a      	ldr	r2, [r1, #8]
 8008136:	690b      	ldr	r3, [r1, #16]
 8008138:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800813c:	4293      	cmp	r3, r2
 800813e:	bfb8      	it	lt
 8008140:	4613      	movlt	r3, r2
 8008142:	6033      	str	r3, [r6, #0]
 8008144:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008148:	4607      	mov	r7, r0
 800814a:	460c      	mov	r4, r1
 800814c:	b10a      	cbz	r2, 8008152 <_printf_common+0x26>
 800814e:	3301      	adds	r3, #1
 8008150:	6033      	str	r3, [r6, #0]
 8008152:	6823      	ldr	r3, [r4, #0]
 8008154:	0699      	lsls	r1, r3, #26
 8008156:	bf42      	ittt	mi
 8008158:	6833      	ldrmi	r3, [r6, #0]
 800815a:	3302      	addmi	r3, #2
 800815c:	6033      	strmi	r3, [r6, #0]
 800815e:	6825      	ldr	r5, [r4, #0]
 8008160:	f015 0506 	ands.w	r5, r5, #6
 8008164:	d106      	bne.n	8008174 <_printf_common+0x48>
 8008166:	f104 0a19 	add.w	sl, r4, #25
 800816a:	68e3      	ldr	r3, [r4, #12]
 800816c:	6832      	ldr	r2, [r6, #0]
 800816e:	1a9b      	subs	r3, r3, r2
 8008170:	42ab      	cmp	r3, r5
 8008172:	dc26      	bgt.n	80081c2 <_printf_common+0x96>
 8008174:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008178:	6822      	ldr	r2, [r4, #0]
 800817a:	3b00      	subs	r3, #0
 800817c:	bf18      	it	ne
 800817e:	2301      	movne	r3, #1
 8008180:	0692      	lsls	r2, r2, #26
 8008182:	d42b      	bmi.n	80081dc <_printf_common+0xb0>
 8008184:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008188:	4641      	mov	r1, r8
 800818a:	4638      	mov	r0, r7
 800818c:	47c8      	blx	r9
 800818e:	3001      	adds	r0, #1
 8008190:	d01e      	beq.n	80081d0 <_printf_common+0xa4>
 8008192:	6823      	ldr	r3, [r4, #0]
 8008194:	6922      	ldr	r2, [r4, #16]
 8008196:	f003 0306 	and.w	r3, r3, #6
 800819a:	2b04      	cmp	r3, #4
 800819c:	bf02      	ittt	eq
 800819e:	68e5      	ldreq	r5, [r4, #12]
 80081a0:	6833      	ldreq	r3, [r6, #0]
 80081a2:	1aed      	subeq	r5, r5, r3
 80081a4:	68a3      	ldr	r3, [r4, #8]
 80081a6:	bf0c      	ite	eq
 80081a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80081ac:	2500      	movne	r5, #0
 80081ae:	4293      	cmp	r3, r2
 80081b0:	bfc4      	itt	gt
 80081b2:	1a9b      	subgt	r3, r3, r2
 80081b4:	18ed      	addgt	r5, r5, r3
 80081b6:	2600      	movs	r6, #0
 80081b8:	341a      	adds	r4, #26
 80081ba:	42b5      	cmp	r5, r6
 80081bc:	d11a      	bne.n	80081f4 <_printf_common+0xc8>
 80081be:	2000      	movs	r0, #0
 80081c0:	e008      	b.n	80081d4 <_printf_common+0xa8>
 80081c2:	2301      	movs	r3, #1
 80081c4:	4652      	mov	r2, sl
 80081c6:	4641      	mov	r1, r8
 80081c8:	4638      	mov	r0, r7
 80081ca:	47c8      	blx	r9
 80081cc:	3001      	adds	r0, #1
 80081ce:	d103      	bne.n	80081d8 <_printf_common+0xac>
 80081d0:	f04f 30ff 	mov.w	r0, #4294967295
 80081d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081d8:	3501      	adds	r5, #1
 80081da:	e7c6      	b.n	800816a <_printf_common+0x3e>
 80081dc:	18e1      	adds	r1, r4, r3
 80081de:	1c5a      	adds	r2, r3, #1
 80081e0:	2030      	movs	r0, #48	@ 0x30
 80081e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80081e6:	4422      	add	r2, r4
 80081e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80081ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80081f0:	3302      	adds	r3, #2
 80081f2:	e7c7      	b.n	8008184 <_printf_common+0x58>
 80081f4:	2301      	movs	r3, #1
 80081f6:	4622      	mov	r2, r4
 80081f8:	4641      	mov	r1, r8
 80081fa:	4638      	mov	r0, r7
 80081fc:	47c8      	blx	r9
 80081fe:	3001      	adds	r0, #1
 8008200:	d0e6      	beq.n	80081d0 <_printf_common+0xa4>
 8008202:	3601      	adds	r6, #1
 8008204:	e7d9      	b.n	80081ba <_printf_common+0x8e>
	...

08008208 <_printf_i>:
 8008208:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800820c:	7e0f      	ldrb	r7, [r1, #24]
 800820e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008210:	2f78      	cmp	r7, #120	@ 0x78
 8008212:	4691      	mov	r9, r2
 8008214:	4680      	mov	r8, r0
 8008216:	460c      	mov	r4, r1
 8008218:	469a      	mov	sl, r3
 800821a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800821e:	d807      	bhi.n	8008230 <_printf_i+0x28>
 8008220:	2f62      	cmp	r7, #98	@ 0x62
 8008222:	d80a      	bhi.n	800823a <_printf_i+0x32>
 8008224:	2f00      	cmp	r7, #0
 8008226:	f000 80d2 	beq.w	80083ce <_printf_i+0x1c6>
 800822a:	2f58      	cmp	r7, #88	@ 0x58
 800822c:	f000 80b9 	beq.w	80083a2 <_printf_i+0x19a>
 8008230:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008234:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008238:	e03a      	b.n	80082b0 <_printf_i+0xa8>
 800823a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800823e:	2b15      	cmp	r3, #21
 8008240:	d8f6      	bhi.n	8008230 <_printf_i+0x28>
 8008242:	a101      	add	r1, pc, #4	@ (adr r1, 8008248 <_printf_i+0x40>)
 8008244:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008248:	080082a1 	.word	0x080082a1
 800824c:	080082b5 	.word	0x080082b5
 8008250:	08008231 	.word	0x08008231
 8008254:	08008231 	.word	0x08008231
 8008258:	08008231 	.word	0x08008231
 800825c:	08008231 	.word	0x08008231
 8008260:	080082b5 	.word	0x080082b5
 8008264:	08008231 	.word	0x08008231
 8008268:	08008231 	.word	0x08008231
 800826c:	08008231 	.word	0x08008231
 8008270:	08008231 	.word	0x08008231
 8008274:	080083b5 	.word	0x080083b5
 8008278:	080082df 	.word	0x080082df
 800827c:	0800836f 	.word	0x0800836f
 8008280:	08008231 	.word	0x08008231
 8008284:	08008231 	.word	0x08008231
 8008288:	080083d7 	.word	0x080083d7
 800828c:	08008231 	.word	0x08008231
 8008290:	080082df 	.word	0x080082df
 8008294:	08008231 	.word	0x08008231
 8008298:	08008231 	.word	0x08008231
 800829c:	08008377 	.word	0x08008377
 80082a0:	6833      	ldr	r3, [r6, #0]
 80082a2:	1d1a      	adds	r2, r3, #4
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	6032      	str	r2, [r6, #0]
 80082a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80082ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80082b0:	2301      	movs	r3, #1
 80082b2:	e09d      	b.n	80083f0 <_printf_i+0x1e8>
 80082b4:	6833      	ldr	r3, [r6, #0]
 80082b6:	6820      	ldr	r0, [r4, #0]
 80082b8:	1d19      	adds	r1, r3, #4
 80082ba:	6031      	str	r1, [r6, #0]
 80082bc:	0606      	lsls	r6, r0, #24
 80082be:	d501      	bpl.n	80082c4 <_printf_i+0xbc>
 80082c0:	681d      	ldr	r5, [r3, #0]
 80082c2:	e003      	b.n	80082cc <_printf_i+0xc4>
 80082c4:	0645      	lsls	r5, r0, #25
 80082c6:	d5fb      	bpl.n	80082c0 <_printf_i+0xb8>
 80082c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80082cc:	2d00      	cmp	r5, #0
 80082ce:	da03      	bge.n	80082d8 <_printf_i+0xd0>
 80082d0:	232d      	movs	r3, #45	@ 0x2d
 80082d2:	426d      	negs	r5, r5
 80082d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80082d8:	4859      	ldr	r0, [pc, #356]	@ (8008440 <_printf_i+0x238>)
 80082da:	230a      	movs	r3, #10
 80082dc:	e011      	b.n	8008302 <_printf_i+0xfa>
 80082de:	6821      	ldr	r1, [r4, #0]
 80082e0:	6833      	ldr	r3, [r6, #0]
 80082e2:	0608      	lsls	r0, r1, #24
 80082e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80082e8:	d402      	bmi.n	80082f0 <_printf_i+0xe8>
 80082ea:	0649      	lsls	r1, r1, #25
 80082ec:	bf48      	it	mi
 80082ee:	b2ad      	uxthmi	r5, r5
 80082f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80082f2:	4853      	ldr	r0, [pc, #332]	@ (8008440 <_printf_i+0x238>)
 80082f4:	6033      	str	r3, [r6, #0]
 80082f6:	bf14      	ite	ne
 80082f8:	230a      	movne	r3, #10
 80082fa:	2308      	moveq	r3, #8
 80082fc:	2100      	movs	r1, #0
 80082fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008302:	6866      	ldr	r6, [r4, #4]
 8008304:	60a6      	str	r6, [r4, #8]
 8008306:	2e00      	cmp	r6, #0
 8008308:	bfa2      	ittt	ge
 800830a:	6821      	ldrge	r1, [r4, #0]
 800830c:	f021 0104 	bicge.w	r1, r1, #4
 8008310:	6021      	strge	r1, [r4, #0]
 8008312:	b90d      	cbnz	r5, 8008318 <_printf_i+0x110>
 8008314:	2e00      	cmp	r6, #0
 8008316:	d04b      	beq.n	80083b0 <_printf_i+0x1a8>
 8008318:	4616      	mov	r6, r2
 800831a:	fbb5 f1f3 	udiv	r1, r5, r3
 800831e:	fb03 5711 	mls	r7, r3, r1, r5
 8008322:	5dc7      	ldrb	r7, [r0, r7]
 8008324:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008328:	462f      	mov	r7, r5
 800832a:	42bb      	cmp	r3, r7
 800832c:	460d      	mov	r5, r1
 800832e:	d9f4      	bls.n	800831a <_printf_i+0x112>
 8008330:	2b08      	cmp	r3, #8
 8008332:	d10b      	bne.n	800834c <_printf_i+0x144>
 8008334:	6823      	ldr	r3, [r4, #0]
 8008336:	07df      	lsls	r7, r3, #31
 8008338:	d508      	bpl.n	800834c <_printf_i+0x144>
 800833a:	6923      	ldr	r3, [r4, #16]
 800833c:	6861      	ldr	r1, [r4, #4]
 800833e:	4299      	cmp	r1, r3
 8008340:	bfde      	ittt	le
 8008342:	2330      	movle	r3, #48	@ 0x30
 8008344:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008348:	f106 36ff 	addle.w	r6, r6, #4294967295
 800834c:	1b92      	subs	r2, r2, r6
 800834e:	6122      	str	r2, [r4, #16]
 8008350:	f8cd a000 	str.w	sl, [sp]
 8008354:	464b      	mov	r3, r9
 8008356:	aa03      	add	r2, sp, #12
 8008358:	4621      	mov	r1, r4
 800835a:	4640      	mov	r0, r8
 800835c:	f7ff fee6 	bl	800812c <_printf_common>
 8008360:	3001      	adds	r0, #1
 8008362:	d14a      	bne.n	80083fa <_printf_i+0x1f2>
 8008364:	f04f 30ff 	mov.w	r0, #4294967295
 8008368:	b004      	add	sp, #16
 800836a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800836e:	6823      	ldr	r3, [r4, #0]
 8008370:	f043 0320 	orr.w	r3, r3, #32
 8008374:	6023      	str	r3, [r4, #0]
 8008376:	4833      	ldr	r0, [pc, #204]	@ (8008444 <_printf_i+0x23c>)
 8008378:	2778      	movs	r7, #120	@ 0x78
 800837a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800837e:	6823      	ldr	r3, [r4, #0]
 8008380:	6831      	ldr	r1, [r6, #0]
 8008382:	061f      	lsls	r7, r3, #24
 8008384:	f851 5b04 	ldr.w	r5, [r1], #4
 8008388:	d402      	bmi.n	8008390 <_printf_i+0x188>
 800838a:	065f      	lsls	r7, r3, #25
 800838c:	bf48      	it	mi
 800838e:	b2ad      	uxthmi	r5, r5
 8008390:	6031      	str	r1, [r6, #0]
 8008392:	07d9      	lsls	r1, r3, #31
 8008394:	bf44      	itt	mi
 8008396:	f043 0320 	orrmi.w	r3, r3, #32
 800839a:	6023      	strmi	r3, [r4, #0]
 800839c:	b11d      	cbz	r5, 80083a6 <_printf_i+0x19e>
 800839e:	2310      	movs	r3, #16
 80083a0:	e7ac      	b.n	80082fc <_printf_i+0xf4>
 80083a2:	4827      	ldr	r0, [pc, #156]	@ (8008440 <_printf_i+0x238>)
 80083a4:	e7e9      	b.n	800837a <_printf_i+0x172>
 80083a6:	6823      	ldr	r3, [r4, #0]
 80083a8:	f023 0320 	bic.w	r3, r3, #32
 80083ac:	6023      	str	r3, [r4, #0]
 80083ae:	e7f6      	b.n	800839e <_printf_i+0x196>
 80083b0:	4616      	mov	r6, r2
 80083b2:	e7bd      	b.n	8008330 <_printf_i+0x128>
 80083b4:	6833      	ldr	r3, [r6, #0]
 80083b6:	6825      	ldr	r5, [r4, #0]
 80083b8:	6961      	ldr	r1, [r4, #20]
 80083ba:	1d18      	adds	r0, r3, #4
 80083bc:	6030      	str	r0, [r6, #0]
 80083be:	062e      	lsls	r6, r5, #24
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	d501      	bpl.n	80083c8 <_printf_i+0x1c0>
 80083c4:	6019      	str	r1, [r3, #0]
 80083c6:	e002      	b.n	80083ce <_printf_i+0x1c6>
 80083c8:	0668      	lsls	r0, r5, #25
 80083ca:	d5fb      	bpl.n	80083c4 <_printf_i+0x1bc>
 80083cc:	8019      	strh	r1, [r3, #0]
 80083ce:	2300      	movs	r3, #0
 80083d0:	6123      	str	r3, [r4, #16]
 80083d2:	4616      	mov	r6, r2
 80083d4:	e7bc      	b.n	8008350 <_printf_i+0x148>
 80083d6:	6833      	ldr	r3, [r6, #0]
 80083d8:	1d1a      	adds	r2, r3, #4
 80083da:	6032      	str	r2, [r6, #0]
 80083dc:	681e      	ldr	r6, [r3, #0]
 80083de:	6862      	ldr	r2, [r4, #4]
 80083e0:	2100      	movs	r1, #0
 80083e2:	4630      	mov	r0, r6
 80083e4:	f7f7 ff2c 	bl	8000240 <memchr>
 80083e8:	b108      	cbz	r0, 80083ee <_printf_i+0x1e6>
 80083ea:	1b80      	subs	r0, r0, r6
 80083ec:	6060      	str	r0, [r4, #4]
 80083ee:	6863      	ldr	r3, [r4, #4]
 80083f0:	6123      	str	r3, [r4, #16]
 80083f2:	2300      	movs	r3, #0
 80083f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80083f8:	e7aa      	b.n	8008350 <_printf_i+0x148>
 80083fa:	6923      	ldr	r3, [r4, #16]
 80083fc:	4632      	mov	r2, r6
 80083fe:	4649      	mov	r1, r9
 8008400:	4640      	mov	r0, r8
 8008402:	47d0      	blx	sl
 8008404:	3001      	adds	r0, #1
 8008406:	d0ad      	beq.n	8008364 <_printf_i+0x15c>
 8008408:	6823      	ldr	r3, [r4, #0]
 800840a:	079b      	lsls	r3, r3, #30
 800840c:	d413      	bmi.n	8008436 <_printf_i+0x22e>
 800840e:	68e0      	ldr	r0, [r4, #12]
 8008410:	9b03      	ldr	r3, [sp, #12]
 8008412:	4298      	cmp	r0, r3
 8008414:	bfb8      	it	lt
 8008416:	4618      	movlt	r0, r3
 8008418:	e7a6      	b.n	8008368 <_printf_i+0x160>
 800841a:	2301      	movs	r3, #1
 800841c:	4632      	mov	r2, r6
 800841e:	4649      	mov	r1, r9
 8008420:	4640      	mov	r0, r8
 8008422:	47d0      	blx	sl
 8008424:	3001      	adds	r0, #1
 8008426:	d09d      	beq.n	8008364 <_printf_i+0x15c>
 8008428:	3501      	adds	r5, #1
 800842a:	68e3      	ldr	r3, [r4, #12]
 800842c:	9903      	ldr	r1, [sp, #12]
 800842e:	1a5b      	subs	r3, r3, r1
 8008430:	42ab      	cmp	r3, r5
 8008432:	dcf2      	bgt.n	800841a <_printf_i+0x212>
 8008434:	e7eb      	b.n	800840e <_printf_i+0x206>
 8008436:	2500      	movs	r5, #0
 8008438:	f104 0619 	add.w	r6, r4, #25
 800843c:	e7f5      	b.n	800842a <_printf_i+0x222>
 800843e:	bf00      	nop
 8008440:	0800bfaa 	.word	0x0800bfaa
 8008444:	0800bfbb 	.word	0x0800bfbb

08008448 <_scanf_float>:
 8008448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800844c:	b087      	sub	sp, #28
 800844e:	4617      	mov	r7, r2
 8008450:	9303      	str	r3, [sp, #12]
 8008452:	688b      	ldr	r3, [r1, #8]
 8008454:	1e5a      	subs	r2, r3, #1
 8008456:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800845a:	bf81      	itttt	hi
 800845c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008460:	eb03 0b05 	addhi.w	fp, r3, r5
 8008464:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008468:	608b      	strhi	r3, [r1, #8]
 800846a:	680b      	ldr	r3, [r1, #0]
 800846c:	460a      	mov	r2, r1
 800846e:	f04f 0500 	mov.w	r5, #0
 8008472:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008476:	f842 3b1c 	str.w	r3, [r2], #28
 800847a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800847e:	4680      	mov	r8, r0
 8008480:	460c      	mov	r4, r1
 8008482:	bf98      	it	ls
 8008484:	f04f 0b00 	movls.w	fp, #0
 8008488:	9201      	str	r2, [sp, #4]
 800848a:	4616      	mov	r6, r2
 800848c:	46aa      	mov	sl, r5
 800848e:	46a9      	mov	r9, r5
 8008490:	9502      	str	r5, [sp, #8]
 8008492:	68a2      	ldr	r2, [r4, #8]
 8008494:	b152      	cbz	r2, 80084ac <_scanf_float+0x64>
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	781b      	ldrb	r3, [r3, #0]
 800849a:	2b4e      	cmp	r3, #78	@ 0x4e
 800849c:	d864      	bhi.n	8008568 <_scanf_float+0x120>
 800849e:	2b40      	cmp	r3, #64	@ 0x40
 80084a0:	d83c      	bhi.n	800851c <_scanf_float+0xd4>
 80084a2:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80084a6:	b2c8      	uxtb	r0, r1
 80084a8:	280e      	cmp	r0, #14
 80084aa:	d93a      	bls.n	8008522 <_scanf_float+0xda>
 80084ac:	f1b9 0f00 	cmp.w	r9, #0
 80084b0:	d003      	beq.n	80084ba <_scanf_float+0x72>
 80084b2:	6823      	ldr	r3, [r4, #0]
 80084b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80084b8:	6023      	str	r3, [r4, #0]
 80084ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80084be:	f1ba 0f01 	cmp.w	sl, #1
 80084c2:	f200 8117 	bhi.w	80086f4 <_scanf_float+0x2ac>
 80084c6:	9b01      	ldr	r3, [sp, #4]
 80084c8:	429e      	cmp	r6, r3
 80084ca:	f200 8108 	bhi.w	80086de <_scanf_float+0x296>
 80084ce:	2001      	movs	r0, #1
 80084d0:	b007      	add	sp, #28
 80084d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084d6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80084da:	2a0d      	cmp	r2, #13
 80084dc:	d8e6      	bhi.n	80084ac <_scanf_float+0x64>
 80084de:	a101      	add	r1, pc, #4	@ (adr r1, 80084e4 <_scanf_float+0x9c>)
 80084e0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80084e4:	0800862b 	.word	0x0800862b
 80084e8:	080084ad 	.word	0x080084ad
 80084ec:	080084ad 	.word	0x080084ad
 80084f0:	080084ad 	.word	0x080084ad
 80084f4:	0800868b 	.word	0x0800868b
 80084f8:	08008663 	.word	0x08008663
 80084fc:	080084ad 	.word	0x080084ad
 8008500:	080084ad 	.word	0x080084ad
 8008504:	08008639 	.word	0x08008639
 8008508:	080084ad 	.word	0x080084ad
 800850c:	080084ad 	.word	0x080084ad
 8008510:	080084ad 	.word	0x080084ad
 8008514:	080084ad 	.word	0x080084ad
 8008518:	080085f1 	.word	0x080085f1
 800851c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008520:	e7db      	b.n	80084da <_scanf_float+0x92>
 8008522:	290e      	cmp	r1, #14
 8008524:	d8c2      	bhi.n	80084ac <_scanf_float+0x64>
 8008526:	a001      	add	r0, pc, #4	@ (adr r0, 800852c <_scanf_float+0xe4>)
 8008528:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800852c:	080085e1 	.word	0x080085e1
 8008530:	080084ad 	.word	0x080084ad
 8008534:	080085e1 	.word	0x080085e1
 8008538:	08008677 	.word	0x08008677
 800853c:	080084ad 	.word	0x080084ad
 8008540:	08008589 	.word	0x08008589
 8008544:	080085c7 	.word	0x080085c7
 8008548:	080085c7 	.word	0x080085c7
 800854c:	080085c7 	.word	0x080085c7
 8008550:	080085c7 	.word	0x080085c7
 8008554:	080085c7 	.word	0x080085c7
 8008558:	080085c7 	.word	0x080085c7
 800855c:	080085c7 	.word	0x080085c7
 8008560:	080085c7 	.word	0x080085c7
 8008564:	080085c7 	.word	0x080085c7
 8008568:	2b6e      	cmp	r3, #110	@ 0x6e
 800856a:	d809      	bhi.n	8008580 <_scanf_float+0x138>
 800856c:	2b60      	cmp	r3, #96	@ 0x60
 800856e:	d8b2      	bhi.n	80084d6 <_scanf_float+0x8e>
 8008570:	2b54      	cmp	r3, #84	@ 0x54
 8008572:	d07b      	beq.n	800866c <_scanf_float+0x224>
 8008574:	2b59      	cmp	r3, #89	@ 0x59
 8008576:	d199      	bne.n	80084ac <_scanf_float+0x64>
 8008578:	2d07      	cmp	r5, #7
 800857a:	d197      	bne.n	80084ac <_scanf_float+0x64>
 800857c:	2508      	movs	r5, #8
 800857e:	e02c      	b.n	80085da <_scanf_float+0x192>
 8008580:	2b74      	cmp	r3, #116	@ 0x74
 8008582:	d073      	beq.n	800866c <_scanf_float+0x224>
 8008584:	2b79      	cmp	r3, #121	@ 0x79
 8008586:	e7f6      	b.n	8008576 <_scanf_float+0x12e>
 8008588:	6821      	ldr	r1, [r4, #0]
 800858a:	05c8      	lsls	r0, r1, #23
 800858c:	d51b      	bpl.n	80085c6 <_scanf_float+0x17e>
 800858e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8008592:	6021      	str	r1, [r4, #0]
 8008594:	f109 0901 	add.w	r9, r9, #1
 8008598:	f1bb 0f00 	cmp.w	fp, #0
 800859c:	d003      	beq.n	80085a6 <_scanf_float+0x15e>
 800859e:	3201      	adds	r2, #1
 80085a0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80085a4:	60a2      	str	r2, [r4, #8]
 80085a6:	68a3      	ldr	r3, [r4, #8]
 80085a8:	3b01      	subs	r3, #1
 80085aa:	60a3      	str	r3, [r4, #8]
 80085ac:	6923      	ldr	r3, [r4, #16]
 80085ae:	3301      	adds	r3, #1
 80085b0:	6123      	str	r3, [r4, #16]
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	3b01      	subs	r3, #1
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	607b      	str	r3, [r7, #4]
 80085ba:	f340 8087 	ble.w	80086cc <_scanf_float+0x284>
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	3301      	adds	r3, #1
 80085c2:	603b      	str	r3, [r7, #0]
 80085c4:	e765      	b.n	8008492 <_scanf_float+0x4a>
 80085c6:	eb1a 0105 	adds.w	r1, sl, r5
 80085ca:	f47f af6f 	bne.w	80084ac <_scanf_float+0x64>
 80085ce:	6822      	ldr	r2, [r4, #0]
 80085d0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80085d4:	6022      	str	r2, [r4, #0]
 80085d6:	460d      	mov	r5, r1
 80085d8:	468a      	mov	sl, r1
 80085da:	f806 3b01 	strb.w	r3, [r6], #1
 80085de:	e7e2      	b.n	80085a6 <_scanf_float+0x15e>
 80085e0:	6822      	ldr	r2, [r4, #0]
 80085e2:	0610      	lsls	r0, r2, #24
 80085e4:	f57f af62 	bpl.w	80084ac <_scanf_float+0x64>
 80085e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80085ec:	6022      	str	r2, [r4, #0]
 80085ee:	e7f4      	b.n	80085da <_scanf_float+0x192>
 80085f0:	f1ba 0f00 	cmp.w	sl, #0
 80085f4:	d10e      	bne.n	8008614 <_scanf_float+0x1cc>
 80085f6:	f1b9 0f00 	cmp.w	r9, #0
 80085fa:	d10e      	bne.n	800861a <_scanf_float+0x1d2>
 80085fc:	6822      	ldr	r2, [r4, #0]
 80085fe:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008602:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008606:	d108      	bne.n	800861a <_scanf_float+0x1d2>
 8008608:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800860c:	6022      	str	r2, [r4, #0]
 800860e:	f04f 0a01 	mov.w	sl, #1
 8008612:	e7e2      	b.n	80085da <_scanf_float+0x192>
 8008614:	f1ba 0f02 	cmp.w	sl, #2
 8008618:	d055      	beq.n	80086c6 <_scanf_float+0x27e>
 800861a:	2d01      	cmp	r5, #1
 800861c:	d002      	beq.n	8008624 <_scanf_float+0x1dc>
 800861e:	2d04      	cmp	r5, #4
 8008620:	f47f af44 	bne.w	80084ac <_scanf_float+0x64>
 8008624:	3501      	adds	r5, #1
 8008626:	b2ed      	uxtb	r5, r5
 8008628:	e7d7      	b.n	80085da <_scanf_float+0x192>
 800862a:	f1ba 0f01 	cmp.w	sl, #1
 800862e:	f47f af3d 	bne.w	80084ac <_scanf_float+0x64>
 8008632:	f04f 0a02 	mov.w	sl, #2
 8008636:	e7d0      	b.n	80085da <_scanf_float+0x192>
 8008638:	b97d      	cbnz	r5, 800865a <_scanf_float+0x212>
 800863a:	f1b9 0f00 	cmp.w	r9, #0
 800863e:	f47f af38 	bne.w	80084b2 <_scanf_float+0x6a>
 8008642:	6822      	ldr	r2, [r4, #0]
 8008644:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008648:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800864c:	f040 8101 	bne.w	8008852 <_scanf_float+0x40a>
 8008650:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008654:	6022      	str	r2, [r4, #0]
 8008656:	2501      	movs	r5, #1
 8008658:	e7bf      	b.n	80085da <_scanf_float+0x192>
 800865a:	2d03      	cmp	r5, #3
 800865c:	d0e2      	beq.n	8008624 <_scanf_float+0x1dc>
 800865e:	2d05      	cmp	r5, #5
 8008660:	e7de      	b.n	8008620 <_scanf_float+0x1d8>
 8008662:	2d02      	cmp	r5, #2
 8008664:	f47f af22 	bne.w	80084ac <_scanf_float+0x64>
 8008668:	2503      	movs	r5, #3
 800866a:	e7b6      	b.n	80085da <_scanf_float+0x192>
 800866c:	2d06      	cmp	r5, #6
 800866e:	f47f af1d 	bne.w	80084ac <_scanf_float+0x64>
 8008672:	2507      	movs	r5, #7
 8008674:	e7b1      	b.n	80085da <_scanf_float+0x192>
 8008676:	6822      	ldr	r2, [r4, #0]
 8008678:	0591      	lsls	r1, r2, #22
 800867a:	f57f af17 	bpl.w	80084ac <_scanf_float+0x64>
 800867e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008682:	6022      	str	r2, [r4, #0]
 8008684:	f8cd 9008 	str.w	r9, [sp, #8]
 8008688:	e7a7      	b.n	80085da <_scanf_float+0x192>
 800868a:	6822      	ldr	r2, [r4, #0]
 800868c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008690:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008694:	d006      	beq.n	80086a4 <_scanf_float+0x25c>
 8008696:	0550      	lsls	r0, r2, #21
 8008698:	f57f af08 	bpl.w	80084ac <_scanf_float+0x64>
 800869c:	f1b9 0f00 	cmp.w	r9, #0
 80086a0:	f000 80d7 	beq.w	8008852 <_scanf_float+0x40a>
 80086a4:	0591      	lsls	r1, r2, #22
 80086a6:	bf58      	it	pl
 80086a8:	9902      	ldrpl	r1, [sp, #8]
 80086aa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80086ae:	bf58      	it	pl
 80086b0:	eba9 0101 	subpl.w	r1, r9, r1
 80086b4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80086b8:	bf58      	it	pl
 80086ba:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80086be:	6022      	str	r2, [r4, #0]
 80086c0:	f04f 0900 	mov.w	r9, #0
 80086c4:	e789      	b.n	80085da <_scanf_float+0x192>
 80086c6:	f04f 0a03 	mov.w	sl, #3
 80086ca:	e786      	b.n	80085da <_scanf_float+0x192>
 80086cc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80086d0:	4639      	mov	r1, r7
 80086d2:	4640      	mov	r0, r8
 80086d4:	4798      	blx	r3
 80086d6:	2800      	cmp	r0, #0
 80086d8:	f43f aedb 	beq.w	8008492 <_scanf_float+0x4a>
 80086dc:	e6e6      	b.n	80084ac <_scanf_float+0x64>
 80086de:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80086e2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80086e6:	463a      	mov	r2, r7
 80086e8:	4640      	mov	r0, r8
 80086ea:	4798      	blx	r3
 80086ec:	6923      	ldr	r3, [r4, #16]
 80086ee:	3b01      	subs	r3, #1
 80086f0:	6123      	str	r3, [r4, #16]
 80086f2:	e6e8      	b.n	80084c6 <_scanf_float+0x7e>
 80086f4:	1e6b      	subs	r3, r5, #1
 80086f6:	2b06      	cmp	r3, #6
 80086f8:	d824      	bhi.n	8008744 <_scanf_float+0x2fc>
 80086fa:	2d02      	cmp	r5, #2
 80086fc:	d836      	bhi.n	800876c <_scanf_float+0x324>
 80086fe:	9b01      	ldr	r3, [sp, #4]
 8008700:	429e      	cmp	r6, r3
 8008702:	f67f aee4 	bls.w	80084ce <_scanf_float+0x86>
 8008706:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800870a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800870e:	463a      	mov	r2, r7
 8008710:	4640      	mov	r0, r8
 8008712:	4798      	blx	r3
 8008714:	6923      	ldr	r3, [r4, #16]
 8008716:	3b01      	subs	r3, #1
 8008718:	6123      	str	r3, [r4, #16]
 800871a:	e7f0      	b.n	80086fe <_scanf_float+0x2b6>
 800871c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008720:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008724:	463a      	mov	r2, r7
 8008726:	4640      	mov	r0, r8
 8008728:	4798      	blx	r3
 800872a:	6923      	ldr	r3, [r4, #16]
 800872c:	3b01      	subs	r3, #1
 800872e:	6123      	str	r3, [r4, #16]
 8008730:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008734:	fa5f fa8a 	uxtb.w	sl, sl
 8008738:	f1ba 0f02 	cmp.w	sl, #2
 800873c:	d1ee      	bne.n	800871c <_scanf_float+0x2d4>
 800873e:	3d03      	subs	r5, #3
 8008740:	b2ed      	uxtb	r5, r5
 8008742:	1b76      	subs	r6, r6, r5
 8008744:	6823      	ldr	r3, [r4, #0]
 8008746:	05da      	lsls	r2, r3, #23
 8008748:	d530      	bpl.n	80087ac <_scanf_float+0x364>
 800874a:	055b      	lsls	r3, r3, #21
 800874c:	d511      	bpl.n	8008772 <_scanf_float+0x32a>
 800874e:	9b01      	ldr	r3, [sp, #4]
 8008750:	429e      	cmp	r6, r3
 8008752:	f67f aebc 	bls.w	80084ce <_scanf_float+0x86>
 8008756:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800875a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800875e:	463a      	mov	r2, r7
 8008760:	4640      	mov	r0, r8
 8008762:	4798      	blx	r3
 8008764:	6923      	ldr	r3, [r4, #16]
 8008766:	3b01      	subs	r3, #1
 8008768:	6123      	str	r3, [r4, #16]
 800876a:	e7f0      	b.n	800874e <_scanf_float+0x306>
 800876c:	46aa      	mov	sl, r5
 800876e:	46b3      	mov	fp, r6
 8008770:	e7de      	b.n	8008730 <_scanf_float+0x2e8>
 8008772:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008776:	6923      	ldr	r3, [r4, #16]
 8008778:	2965      	cmp	r1, #101	@ 0x65
 800877a:	f103 33ff 	add.w	r3, r3, #4294967295
 800877e:	f106 35ff 	add.w	r5, r6, #4294967295
 8008782:	6123      	str	r3, [r4, #16]
 8008784:	d00c      	beq.n	80087a0 <_scanf_float+0x358>
 8008786:	2945      	cmp	r1, #69	@ 0x45
 8008788:	d00a      	beq.n	80087a0 <_scanf_float+0x358>
 800878a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800878e:	463a      	mov	r2, r7
 8008790:	4640      	mov	r0, r8
 8008792:	4798      	blx	r3
 8008794:	6923      	ldr	r3, [r4, #16]
 8008796:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800879a:	3b01      	subs	r3, #1
 800879c:	1eb5      	subs	r5, r6, #2
 800879e:	6123      	str	r3, [r4, #16]
 80087a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80087a4:	463a      	mov	r2, r7
 80087a6:	4640      	mov	r0, r8
 80087a8:	4798      	blx	r3
 80087aa:	462e      	mov	r6, r5
 80087ac:	6822      	ldr	r2, [r4, #0]
 80087ae:	f012 0210 	ands.w	r2, r2, #16
 80087b2:	d001      	beq.n	80087b8 <_scanf_float+0x370>
 80087b4:	2000      	movs	r0, #0
 80087b6:	e68b      	b.n	80084d0 <_scanf_float+0x88>
 80087b8:	7032      	strb	r2, [r6, #0]
 80087ba:	6823      	ldr	r3, [r4, #0]
 80087bc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80087c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087c4:	d11a      	bne.n	80087fc <_scanf_float+0x3b4>
 80087c6:	9b02      	ldr	r3, [sp, #8]
 80087c8:	454b      	cmp	r3, r9
 80087ca:	eba3 0209 	sub.w	r2, r3, r9
 80087ce:	d121      	bne.n	8008814 <_scanf_float+0x3cc>
 80087d0:	9901      	ldr	r1, [sp, #4]
 80087d2:	2200      	movs	r2, #0
 80087d4:	4640      	mov	r0, r8
 80087d6:	f002 fa95 	bl	800ad04 <_strtod_r>
 80087da:	9b03      	ldr	r3, [sp, #12]
 80087dc:	6821      	ldr	r1, [r4, #0]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f011 0f02 	tst.w	r1, #2
 80087e4:	f103 0204 	add.w	r2, r3, #4
 80087e8:	d01f      	beq.n	800882a <_scanf_float+0x3e2>
 80087ea:	9903      	ldr	r1, [sp, #12]
 80087ec:	600a      	str	r2, [r1, #0]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	ed83 0b00 	vstr	d0, [r3]
 80087f4:	68e3      	ldr	r3, [r4, #12]
 80087f6:	3301      	adds	r3, #1
 80087f8:	60e3      	str	r3, [r4, #12]
 80087fa:	e7db      	b.n	80087b4 <_scanf_float+0x36c>
 80087fc:	9b04      	ldr	r3, [sp, #16]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d0e6      	beq.n	80087d0 <_scanf_float+0x388>
 8008802:	9905      	ldr	r1, [sp, #20]
 8008804:	230a      	movs	r3, #10
 8008806:	3101      	adds	r1, #1
 8008808:	4640      	mov	r0, r8
 800880a:	f002 fafb 	bl	800ae04 <_strtol_r>
 800880e:	9b04      	ldr	r3, [sp, #16]
 8008810:	9e05      	ldr	r6, [sp, #20]
 8008812:	1ac2      	subs	r2, r0, r3
 8008814:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008818:	429e      	cmp	r6, r3
 800881a:	bf28      	it	cs
 800881c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008820:	490d      	ldr	r1, [pc, #52]	@ (8008858 <_scanf_float+0x410>)
 8008822:	4630      	mov	r0, r6
 8008824:	f000 f8de 	bl	80089e4 <siprintf>
 8008828:	e7d2      	b.n	80087d0 <_scanf_float+0x388>
 800882a:	f011 0f04 	tst.w	r1, #4
 800882e:	9903      	ldr	r1, [sp, #12]
 8008830:	600a      	str	r2, [r1, #0]
 8008832:	d1dc      	bne.n	80087ee <_scanf_float+0x3a6>
 8008834:	eeb4 0b40 	vcmp.f64	d0, d0
 8008838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800883c:	681d      	ldr	r5, [r3, #0]
 800883e:	d705      	bvc.n	800884c <_scanf_float+0x404>
 8008840:	4806      	ldr	r0, [pc, #24]	@ (800885c <_scanf_float+0x414>)
 8008842:	f000 f9cd 	bl	8008be0 <nanf>
 8008846:	ed85 0a00 	vstr	s0, [r5]
 800884a:	e7d3      	b.n	80087f4 <_scanf_float+0x3ac>
 800884c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8008850:	e7f9      	b.n	8008846 <_scanf_float+0x3fe>
 8008852:	f04f 0900 	mov.w	r9, #0
 8008856:	e630      	b.n	80084ba <_scanf_float+0x72>
 8008858:	0800bfcc 	.word	0x0800bfcc
 800885c:	0800c365 	.word	0x0800c365

08008860 <std>:
 8008860:	2300      	movs	r3, #0
 8008862:	b510      	push	{r4, lr}
 8008864:	4604      	mov	r4, r0
 8008866:	e9c0 3300 	strd	r3, r3, [r0]
 800886a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800886e:	6083      	str	r3, [r0, #8]
 8008870:	8181      	strh	r1, [r0, #12]
 8008872:	6643      	str	r3, [r0, #100]	@ 0x64
 8008874:	81c2      	strh	r2, [r0, #14]
 8008876:	6183      	str	r3, [r0, #24]
 8008878:	4619      	mov	r1, r3
 800887a:	2208      	movs	r2, #8
 800887c:	305c      	adds	r0, #92	@ 0x5c
 800887e:	f000 f914 	bl	8008aaa <memset>
 8008882:	4b0d      	ldr	r3, [pc, #52]	@ (80088b8 <std+0x58>)
 8008884:	6263      	str	r3, [r4, #36]	@ 0x24
 8008886:	4b0d      	ldr	r3, [pc, #52]	@ (80088bc <std+0x5c>)
 8008888:	62a3      	str	r3, [r4, #40]	@ 0x28
 800888a:	4b0d      	ldr	r3, [pc, #52]	@ (80088c0 <std+0x60>)
 800888c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800888e:	4b0d      	ldr	r3, [pc, #52]	@ (80088c4 <std+0x64>)
 8008890:	6323      	str	r3, [r4, #48]	@ 0x30
 8008892:	4b0d      	ldr	r3, [pc, #52]	@ (80088c8 <std+0x68>)
 8008894:	6224      	str	r4, [r4, #32]
 8008896:	429c      	cmp	r4, r3
 8008898:	d006      	beq.n	80088a8 <std+0x48>
 800889a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800889e:	4294      	cmp	r4, r2
 80088a0:	d002      	beq.n	80088a8 <std+0x48>
 80088a2:	33d0      	adds	r3, #208	@ 0xd0
 80088a4:	429c      	cmp	r4, r3
 80088a6:	d105      	bne.n	80088b4 <std+0x54>
 80088a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80088ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088b0:	f7f8 bfd6 	b.w	8001860 <__retarget_lock_init_recursive>
 80088b4:	bd10      	pop	{r4, pc}
 80088b6:	bf00      	nop
 80088b8:	08008a25 	.word	0x08008a25
 80088bc:	08008a47 	.word	0x08008a47
 80088c0:	08008a7f 	.word	0x08008a7f
 80088c4:	08008aa3 	.word	0x08008aa3
 80088c8:	2000043c 	.word	0x2000043c

080088cc <stdio_exit_handler>:
 80088cc:	4a02      	ldr	r2, [pc, #8]	@ (80088d8 <stdio_exit_handler+0xc>)
 80088ce:	4903      	ldr	r1, [pc, #12]	@ (80088dc <stdio_exit_handler+0x10>)
 80088d0:	4803      	ldr	r0, [pc, #12]	@ (80088e0 <stdio_exit_handler+0x14>)
 80088d2:	f000 b869 	b.w	80089a8 <_fwalk_sglue>
 80088d6:	bf00      	nop
 80088d8:	20000014 	.word	0x20000014
 80088dc:	0800b1c1 	.word	0x0800b1c1
 80088e0:	20000024 	.word	0x20000024

080088e4 <cleanup_stdio>:
 80088e4:	6841      	ldr	r1, [r0, #4]
 80088e6:	4b0c      	ldr	r3, [pc, #48]	@ (8008918 <cleanup_stdio+0x34>)
 80088e8:	4299      	cmp	r1, r3
 80088ea:	b510      	push	{r4, lr}
 80088ec:	4604      	mov	r4, r0
 80088ee:	d001      	beq.n	80088f4 <cleanup_stdio+0x10>
 80088f0:	f002 fc66 	bl	800b1c0 <_fflush_r>
 80088f4:	68a1      	ldr	r1, [r4, #8]
 80088f6:	4b09      	ldr	r3, [pc, #36]	@ (800891c <cleanup_stdio+0x38>)
 80088f8:	4299      	cmp	r1, r3
 80088fa:	d002      	beq.n	8008902 <cleanup_stdio+0x1e>
 80088fc:	4620      	mov	r0, r4
 80088fe:	f002 fc5f 	bl	800b1c0 <_fflush_r>
 8008902:	68e1      	ldr	r1, [r4, #12]
 8008904:	4b06      	ldr	r3, [pc, #24]	@ (8008920 <cleanup_stdio+0x3c>)
 8008906:	4299      	cmp	r1, r3
 8008908:	d004      	beq.n	8008914 <cleanup_stdio+0x30>
 800890a:	4620      	mov	r0, r4
 800890c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008910:	f002 bc56 	b.w	800b1c0 <_fflush_r>
 8008914:	bd10      	pop	{r4, pc}
 8008916:	bf00      	nop
 8008918:	2000043c 	.word	0x2000043c
 800891c:	200004a4 	.word	0x200004a4
 8008920:	2000050c 	.word	0x2000050c

08008924 <global_stdio_init.part.0>:
 8008924:	b510      	push	{r4, lr}
 8008926:	4b0b      	ldr	r3, [pc, #44]	@ (8008954 <global_stdio_init.part.0+0x30>)
 8008928:	4c0b      	ldr	r4, [pc, #44]	@ (8008958 <global_stdio_init.part.0+0x34>)
 800892a:	4a0c      	ldr	r2, [pc, #48]	@ (800895c <global_stdio_init.part.0+0x38>)
 800892c:	601a      	str	r2, [r3, #0]
 800892e:	4620      	mov	r0, r4
 8008930:	2200      	movs	r2, #0
 8008932:	2104      	movs	r1, #4
 8008934:	f7ff ff94 	bl	8008860 <std>
 8008938:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800893c:	2201      	movs	r2, #1
 800893e:	2109      	movs	r1, #9
 8008940:	f7ff ff8e 	bl	8008860 <std>
 8008944:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008948:	2202      	movs	r2, #2
 800894a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800894e:	2112      	movs	r1, #18
 8008950:	f7ff bf86 	b.w	8008860 <std>
 8008954:	20000574 	.word	0x20000574
 8008958:	2000043c 	.word	0x2000043c
 800895c:	080088cd 	.word	0x080088cd

08008960 <__sfp_lock_acquire>:
 8008960:	4801      	ldr	r0, [pc, #4]	@ (8008968 <__sfp_lock_acquire+0x8>)
 8008962:	f7f8 bfa4 	b.w	80018ae <__retarget_lock_acquire_recursive>
 8008966:	bf00      	nop
 8008968:	2000041c 	.word	0x2000041c

0800896c <__sfp_lock_release>:
 800896c:	4801      	ldr	r0, [pc, #4]	@ (8008974 <__sfp_lock_release+0x8>)
 800896e:	f7f8 bfb3 	b.w	80018d8 <__retarget_lock_release_recursive>
 8008972:	bf00      	nop
 8008974:	2000041c 	.word	0x2000041c

08008978 <__sinit>:
 8008978:	b510      	push	{r4, lr}
 800897a:	4604      	mov	r4, r0
 800897c:	f7ff fff0 	bl	8008960 <__sfp_lock_acquire>
 8008980:	6a23      	ldr	r3, [r4, #32]
 8008982:	b11b      	cbz	r3, 800898c <__sinit+0x14>
 8008984:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008988:	f7ff bff0 	b.w	800896c <__sfp_lock_release>
 800898c:	4b04      	ldr	r3, [pc, #16]	@ (80089a0 <__sinit+0x28>)
 800898e:	6223      	str	r3, [r4, #32]
 8008990:	4b04      	ldr	r3, [pc, #16]	@ (80089a4 <__sinit+0x2c>)
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d1f5      	bne.n	8008984 <__sinit+0xc>
 8008998:	f7ff ffc4 	bl	8008924 <global_stdio_init.part.0>
 800899c:	e7f2      	b.n	8008984 <__sinit+0xc>
 800899e:	bf00      	nop
 80089a0:	080088e5 	.word	0x080088e5
 80089a4:	20000574 	.word	0x20000574

080089a8 <_fwalk_sglue>:
 80089a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089ac:	4607      	mov	r7, r0
 80089ae:	4688      	mov	r8, r1
 80089b0:	4614      	mov	r4, r2
 80089b2:	2600      	movs	r6, #0
 80089b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80089b8:	f1b9 0901 	subs.w	r9, r9, #1
 80089bc:	d505      	bpl.n	80089ca <_fwalk_sglue+0x22>
 80089be:	6824      	ldr	r4, [r4, #0]
 80089c0:	2c00      	cmp	r4, #0
 80089c2:	d1f7      	bne.n	80089b4 <_fwalk_sglue+0xc>
 80089c4:	4630      	mov	r0, r6
 80089c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089ca:	89ab      	ldrh	r3, [r5, #12]
 80089cc:	2b01      	cmp	r3, #1
 80089ce:	d907      	bls.n	80089e0 <_fwalk_sglue+0x38>
 80089d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80089d4:	3301      	adds	r3, #1
 80089d6:	d003      	beq.n	80089e0 <_fwalk_sglue+0x38>
 80089d8:	4629      	mov	r1, r5
 80089da:	4638      	mov	r0, r7
 80089dc:	47c0      	blx	r8
 80089de:	4306      	orrs	r6, r0
 80089e0:	3568      	adds	r5, #104	@ 0x68
 80089e2:	e7e9      	b.n	80089b8 <_fwalk_sglue+0x10>

080089e4 <siprintf>:
 80089e4:	b40e      	push	{r1, r2, r3}
 80089e6:	b500      	push	{lr}
 80089e8:	b09c      	sub	sp, #112	@ 0x70
 80089ea:	ab1d      	add	r3, sp, #116	@ 0x74
 80089ec:	9002      	str	r0, [sp, #8]
 80089ee:	9006      	str	r0, [sp, #24]
 80089f0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80089f4:	4809      	ldr	r0, [pc, #36]	@ (8008a1c <siprintf+0x38>)
 80089f6:	9107      	str	r1, [sp, #28]
 80089f8:	9104      	str	r1, [sp, #16]
 80089fa:	4909      	ldr	r1, [pc, #36]	@ (8008a20 <siprintf+0x3c>)
 80089fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a00:	9105      	str	r1, [sp, #20]
 8008a02:	6800      	ldr	r0, [r0, #0]
 8008a04:	9301      	str	r3, [sp, #4]
 8008a06:	a902      	add	r1, sp, #8
 8008a08:	f002 fa5a 	bl	800aec0 <_svfiprintf_r>
 8008a0c:	9b02      	ldr	r3, [sp, #8]
 8008a0e:	2200      	movs	r2, #0
 8008a10:	701a      	strb	r2, [r3, #0]
 8008a12:	b01c      	add	sp, #112	@ 0x70
 8008a14:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a18:	b003      	add	sp, #12
 8008a1a:	4770      	bx	lr
 8008a1c:	20000020 	.word	0x20000020
 8008a20:	ffff0208 	.word	0xffff0208

08008a24 <__sread>:
 8008a24:	b510      	push	{r4, lr}
 8008a26:	460c      	mov	r4, r1
 8008a28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a2c:	f000 f86c 	bl	8008b08 <_read_r>
 8008a30:	2800      	cmp	r0, #0
 8008a32:	bfab      	itete	ge
 8008a34:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008a36:	89a3      	ldrhlt	r3, [r4, #12]
 8008a38:	181b      	addge	r3, r3, r0
 8008a3a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008a3e:	bfac      	ite	ge
 8008a40:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008a42:	81a3      	strhlt	r3, [r4, #12]
 8008a44:	bd10      	pop	{r4, pc}

08008a46 <__swrite>:
 8008a46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a4a:	461f      	mov	r7, r3
 8008a4c:	898b      	ldrh	r3, [r1, #12]
 8008a4e:	05db      	lsls	r3, r3, #23
 8008a50:	4605      	mov	r5, r0
 8008a52:	460c      	mov	r4, r1
 8008a54:	4616      	mov	r6, r2
 8008a56:	d505      	bpl.n	8008a64 <__swrite+0x1e>
 8008a58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a5c:	2302      	movs	r3, #2
 8008a5e:	2200      	movs	r2, #0
 8008a60:	f000 f840 	bl	8008ae4 <_lseek_r>
 8008a64:	89a3      	ldrh	r3, [r4, #12]
 8008a66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a6a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008a6e:	81a3      	strh	r3, [r4, #12]
 8008a70:	4632      	mov	r2, r6
 8008a72:	463b      	mov	r3, r7
 8008a74:	4628      	mov	r0, r5
 8008a76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a7a:	f000 b867 	b.w	8008b4c <_write_r>

08008a7e <__sseek>:
 8008a7e:	b510      	push	{r4, lr}
 8008a80:	460c      	mov	r4, r1
 8008a82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a86:	f000 f82d 	bl	8008ae4 <_lseek_r>
 8008a8a:	1c43      	adds	r3, r0, #1
 8008a8c:	89a3      	ldrh	r3, [r4, #12]
 8008a8e:	bf15      	itete	ne
 8008a90:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008a92:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008a96:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008a9a:	81a3      	strheq	r3, [r4, #12]
 8008a9c:	bf18      	it	ne
 8008a9e:	81a3      	strhne	r3, [r4, #12]
 8008aa0:	bd10      	pop	{r4, pc}

08008aa2 <__sclose>:
 8008aa2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008aa6:	f000 b80d 	b.w	8008ac4 <_close_r>

08008aaa <memset>:
 8008aaa:	4402      	add	r2, r0
 8008aac:	4603      	mov	r3, r0
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	d100      	bne.n	8008ab4 <memset+0xa>
 8008ab2:	4770      	bx	lr
 8008ab4:	f803 1b01 	strb.w	r1, [r3], #1
 8008ab8:	e7f9      	b.n	8008aae <memset+0x4>
	...

08008abc <_localeconv_r>:
 8008abc:	4800      	ldr	r0, [pc, #0]	@ (8008ac0 <_localeconv_r+0x4>)
 8008abe:	4770      	bx	lr
 8008ac0:	20000160 	.word	0x20000160

08008ac4 <_close_r>:
 8008ac4:	b538      	push	{r3, r4, r5, lr}
 8008ac6:	4d06      	ldr	r5, [pc, #24]	@ (8008ae0 <_close_r+0x1c>)
 8008ac8:	2300      	movs	r3, #0
 8008aca:	4604      	mov	r4, r0
 8008acc:	4608      	mov	r0, r1
 8008ace:	602b      	str	r3, [r5, #0]
 8008ad0:	f7f8 fc12 	bl	80012f8 <_close>
 8008ad4:	1c43      	adds	r3, r0, #1
 8008ad6:	d102      	bne.n	8008ade <_close_r+0x1a>
 8008ad8:	682b      	ldr	r3, [r5, #0]
 8008ada:	b103      	cbz	r3, 8008ade <_close_r+0x1a>
 8008adc:	6023      	str	r3, [r4, #0]
 8008ade:	bd38      	pop	{r3, r4, r5, pc}
 8008ae0:	20000578 	.word	0x20000578

08008ae4 <_lseek_r>:
 8008ae4:	b538      	push	{r3, r4, r5, lr}
 8008ae6:	4d07      	ldr	r5, [pc, #28]	@ (8008b04 <_lseek_r+0x20>)
 8008ae8:	4604      	mov	r4, r0
 8008aea:	4608      	mov	r0, r1
 8008aec:	4611      	mov	r1, r2
 8008aee:	2200      	movs	r2, #0
 8008af0:	602a      	str	r2, [r5, #0]
 8008af2:	461a      	mov	r2, r3
 8008af4:	f7f8 fc27 	bl	8001346 <_lseek>
 8008af8:	1c43      	adds	r3, r0, #1
 8008afa:	d102      	bne.n	8008b02 <_lseek_r+0x1e>
 8008afc:	682b      	ldr	r3, [r5, #0]
 8008afe:	b103      	cbz	r3, 8008b02 <_lseek_r+0x1e>
 8008b00:	6023      	str	r3, [r4, #0]
 8008b02:	bd38      	pop	{r3, r4, r5, pc}
 8008b04:	20000578 	.word	0x20000578

08008b08 <_read_r>:
 8008b08:	b538      	push	{r3, r4, r5, lr}
 8008b0a:	4d07      	ldr	r5, [pc, #28]	@ (8008b28 <_read_r+0x20>)
 8008b0c:	4604      	mov	r4, r0
 8008b0e:	4608      	mov	r0, r1
 8008b10:	4611      	mov	r1, r2
 8008b12:	2200      	movs	r2, #0
 8008b14:	602a      	str	r2, [r5, #0]
 8008b16:	461a      	mov	r2, r3
 8008b18:	f7f8 fbb5 	bl	8001286 <_read>
 8008b1c:	1c43      	adds	r3, r0, #1
 8008b1e:	d102      	bne.n	8008b26 <_read_r+0x1e>
 8008b20:	682b      	ldr	r3, [r5, #0]
 8008b22:	b103      	cbz	r3, 8008b26 <_read_r+0x1e>
 8008b24:	6023      	str	r3, [r4, #0]
 8008b26:	bd38      	pop	{r3, r4, r5, pc}
 8008b28:	20000578 	.word	0x20000578

08008b2c <_sbrk_r>:
 8008b2c:	b538      	push	{r3, r4, r5, lr}
 8008b2e:	4d06      	ldr	r5, [pc, #24]	@ (8008b48 <_sbrk_r+0x1c>)
 8008b30:	2300      	movs	r3, #0
 8008b32:	4604      	mov	r4, r0
 8008b34:	4608      	mov	r0, r1
 8008b36:	602b      	str	r3, [r5, #0]
 8008b38:	f7f8 fc12 	bl	8001360 <_sbrk>
 8008b3c:	1c43      	adds	r3, r0, #1
 8008b3e:	d102      	bne.n	8008b46 <_sbrk_r+0x1a>
 8008b40:	682b      	ldr	r3, [r5, #0]
 8008b42:	b103      	cbz	r3, 8008b46 <_sbrk_r+0x1a>
 8008b44:	6023      	str	r3, [r4, #0]
 8008b46:	bd38      	pop	{r3, r4, r5, pc}
 8008b48:	20000578 	.word	0x20000578

08008b4c <_write_r>:
 8008b4c:	b538      	push	{r3, r4, r5, lr}
 8008b4e:	4d07      	ldr	r5, [pc, #28]	@ (8008b6c <_write_r+0x20>)
 8008b50:	4604      	mov	r4, r0
 8008b52:	4608      	mov	r0, r1
 8008b54:	4611      	mov	r1, r2
 8008b56:	2200      	movs	r2, #0
 8008b58:	602a      	str	r2, [r5, #0]
 8008b5a:	461a      	mov	r2, r3
 8008b5c:	f7f8 fbb0 	bl	80012c0 <_write>
 8008b60:	1c43      	adds	r3, r0, #1
 8008b62:	d102      	bne.n	8008b6a <_write_r+0x1e>
 8008b64:	682b      	ldr	r3, [r5, #0]
 8008b66:	b103      	cbz	r3, 8008b6a <_write_r+0x1e>
 8008b68:	6023      	str	r3, [r4, #0]
 8008b6a:	bd38      	pop	{r3, r4, r5, pc}
 8008b6c:	20000578 	.word	0x20000578

08008b70 <__errno>:
 8008b70:	4b01      	ldr	r3, [pc, #4]	@ (8008b78 <__errno+0x8>)
 8008b72:	6818      	ldr	r0, [r3, #0]
 8008b74:	4770      	bx	lr
 8008b76:	bf00      	nop
 8008b78:	20000020 	.word	0x20000020

08008b7c <__libc_init_array>:
 8008b7c:	b570      	push	{r4, r5, r6, lr}
 8008b7e:	4d0d      	ldr	r5, [pc, #52]	@ (8008bb4 <__libc_init_array+0x38>)
 8008b80:	4c0d      	ldr	r4, [pc, #52]	@ (8008bb8 <__libc_init_array+0x3c>)
 8008b82:	1b64      	subs	r4, r4, r5
 8008b84:	10a4      	asrs	r4, r4, #2
 8008b86:	2600      	movs	r6, #0
 8008b88:	42a6      	cmp	r6, r4
 8008b8a:	d109      	bne.n	8008ba0 <__libc_init_array+0x24>
 8008b8c:	4d0b      	ldr	r5, [pc, #44]	@ (8008bbc <__libc_init_array+0x40>)
 8008b8e:	4c0c      	ldr	r4, [pc, #48]	@ (8008bc0 <__libc_init_array+0x44>)
 8008b90:	f003 f9e8 	bl	800bf64 <_init>
 8008b94:	1b64      	subs	r4, r4, r5
 8008b96:	10a4      	asrs	r4, r4, #2
 8008b98:	2600      	movs	r6, #0
 8008b9a:	42a6      	cmp	r6, r4
 8008b9c:	d105      	bne.n	8008baa <__libc_init_array+0x2e>
 8008b9e:	bd70      	pop	{r4, r5, r6, pc}
 8008ba0:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ba4:	4798      	blx	r3
 8008ba6:	3601      	adds	r6, #1
 8008ba8:	e7ee      	b.n	8008b88 <__libc_init_array+0xc>
 8008baa:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bae:	4798      	blx	r3
 8008bb0:	3601      	adds	r6, #1
 8008bb2:	e7f2      	b.n	8008b9a <__libc_init_array+0x1e>
 8008bb4:	0800c3d0 	.word	0x0800c3d0
 8008bb8:	0800c3d0 	.word	0x0800c3d0
 8008bbc:	0800c3d0 	.word	0x0800c3d0
 8008bc0:	0800c3d4 	.word	0x0800c3d4

08008bc4 <memcpy>:
 8008bc4:	440a      	add	r2, r1
 8008bc6:	4291      	cmp	r1, r2
 8008bc8:	f100 33ff 	add.w	r3, r0, #4294967295
 8008bcc:	d100      	bne.n	8008bd0 <memcpy+0xc>
 8008bce:	4770      	bx	lr
 8008bd0:	b510      	push	{r4, lr}
 8008bd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008bd6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008bda:	4291      	cmp	r1, r2
 8008bdc:	d1f9      	bne.n	8008bd2 <memcpy+0xe>
 8008bde:	bd10      	pop	{r4, pc}

08008be0 <nanf>:
 8008be0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008be8 <nanf+0x8>
 8008be4:	4770      	bx	lr
 8008be6:	bf00      	nop
 8008be8:	7fc00000 	.word	0x7fc00000

08008bec <quorem>:
 8008bec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bf0:	6903      	ldr	r3, [r0, #16]
 8008bf2:	690c      	ldr	r4, [r1, #16]
 8008bf4:	42a3      	cmp	r3, r4
 8008bf6:	4607      	mov	r7, r0
 8008bf8:	db7e      	blt.n	8008cf8 <quorem+0x10c>
 8008bfa:	3c01      	subs	r4, #1
 8008bfc:	f101 0814 	add.w	r8, r1, #20
 8008c00:	00a3      	lsls	r3, r4, #2
 8008c02:	f100 0514 	add.w	r5, r0, #20
 8008c06:	9300      	str	r3, [sp, #0]
 8008c08:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c0c:	9301      	str	r3, [sp, #4]
 8008c0e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008c12:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c16:	3301      	adds	r3, #1
 8008c18:	429a      	cmp	r2, r3
 8008c1a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008c1e:	fbb2 f6f3 	udiv	r6, r2, r3
 8008c22:	d32e      	bcc.n	8008c82 <quorem+0x96>
 8008c24:	f04f 0a00 	mov.w	sl, #0
 8008c28:	46c4      	mov	ip, r8
 8008c2a:	46ae      	mov	lr, r5
 8008c2c:	46d3      	mov	fp, sl
 8008c2e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008c32:	b298      	uxth	r0, r3
 8008c34:	fb06 a000 	mla	r0, r6, r0, sl
 8008c38:	0c02      	lsrs	r2, r0, #16
 8008c3a:	0c1b      	lsrs	r3, r3, #16
 8008c3c:	fb06 2303 	mla	r3, r6, r3, r2
 8008c40:	f8de 2000 	ldr.w	r2, [lr]
 8008c44:	b280      	uxth	r0, r0
 8008c46:	b292      	uxth	r2, r2
 8008c48:	1a12      	subs	r2, r2, r0
 8008c4a:	445a      	add	r2, fp
 8008c4c:	f8de 0000 	ldr.w	r0, [lr]
 8008c50:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008c54:	b29b      	uxth	r3, r3
 8008c56:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008c5a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008c5e:	b292      	uxth	r2, r2
 8008c60:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008c64:	45e1      	cmp	r9, ip
 8008c66:	f84e 2b04 	str.w	r2, [lr], #4
 8008c6a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008c6e:	d2de      	bcs.n	8008c2e <quorem+0x42>
 8008c70:	9b00      	ldr	r3, [sp, #0]
 8008c72:	58eb      	ldr	r3, [r5, r3]
 8008c74:	b92b      	cbnz	r3, 8008c82 <quorem+0x96>
 8008c76:	9b01      	ldr	r3, [sp, #4]
 8008c78:	3b04      	subs	r3, #4
 8008c7a:	429d      	cmp	r5, r3
 8008c7c:	461a      	mov	r2, r3
 8008c7e:	d32f      	bcc.n	8008ce0 <quorem+0xf4>
 8008c80:	613c      	str	r4, [r7, #16]
 8008c82:	4638      	mov	r0, r7
 8008c84:	f001 f8a0 	bl	8009dc8 <__mcmp>
 8008c88:	2800      	cmp	r0, #0
 8008c8a:	db25      	blt.n	8008cd8 <quorem+0xec>
 8008c8c:	4629      	mov	r1, r5
 8008c8e:	2000      	movs	r0, #0
 8008c90:	f858 2b04 	ldr.w	r2, [r8], #4
 8008c94:	f8d1 c000 	ldr.w	ip, [r1]
 8008c98:	fa1f fe82 	uxth.w	lr, r2
 8008c9c:	fa1f f38c 	uxth.w	r3, ip
 8008ca0:	eba3 030e 	sub.w	r3, r3, lr
 8008ca4:	4403      	add	r3, r0
 8008ca6:	0c12      	lsrs	r2, r2, #16
 8008ca8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008cac:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008cb0:	b29b      	uxth	r3, r3
 8008cb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008cb6:	45c1      	cmp	r9, r8
 8008cb8:	f841 3b04 	str.w	r3, [r1], #4
 8008cbc:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008cc0:	d2e6      	bcs.n	8008c90 <quorem+0xa4>
 8008cc2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008cc6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008cca:	b922      	cbnz	r2, 8008cd6 <quorem+0xea>
 8008ccc:	3b04      	subs	r3, #4
 8008cce:	429d      	cmp	r5, r3
 8008cd0:	461a      	mov	r2, r3
 8008cd2:	d30b      	bcc.n	8008cec <quorem+0x100>
 8008cd4:	613c      	str	r4, [r7, #16]
 8008cd6:	3601      	adds	r6, #1
 8008cd8:	4630      	mov	r0, r6
 8008cda:	b003      	add	sp, #12
 8008cdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ce0:	6812      	ldr	r2, [r2, #0]
 8008ce2:	3b04      	subs	r3, #4
 8008ce4:	2a00      	cmp	r2, #0
 8008ce6:	d1cb      	bne.n	8008c80 <quorem+0x94>
 8008ce8:	3c01      	subs	r4, #1
 8008cea:	e7c6      	b.n	8008c7a <quorem+0x8e>
 8008cec:	6812      	ldr	r2, [r2, #0]
 8008cee:	3b04      	subs	r3, #4
 8008cf0:	2a00      	cmp	r2, #0
 8008cf2:	d1ef      	bne.n	8008cd4 <quorem+0xe8>
 8008cf4:	3c01      	subs	r4, #1
 8008cf6:	e7ea      	b.n	8008cce <quorem+0xe2>
 8008cf8:	2000      	movs	r0, #0
 8008cfa:	e7ee      	b.n	8008cda <quorem+0xee>
 8008cfc:	0000      	movs	r0, r0
	...

08008d00 <_dtoa_r>:
 8008d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d04:	ed2d 8b02 	vpush	{d8}
 8008d08:	69c7      	ldr	r7, [r0, #28]
 8008d0a:	b091      	sub	sp, #68	@ 0x44
 8008d0c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008d10:	ec55 4b10 	vmov	r4, r5, d0
 8008d14:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8008d16:	9107      	str	r1, [sp, #28]
 8008d18:	4681      	mov	r9, r0
 8008d1a:	9209      	str	r2, [sp, #36]	@ 0x24
 8008d1c:	930d      	str	r3, [sp, #52]	@ 0x34
 8008d1e:	b97f      	cbnz	r7, 8008d40 <_dtoa_r+0x40>
 8008d20:	2010      	movs	r0, #16
 8008d22:	f7fe fea3 	bl	8007a6c <malloc>
 8008d26:	4602      	mov	r2, r0
 8008d28:	f8c9 001c 	str.w	r0, [r9, #28]
 8008d2c:	b920      	cbnz	r0, 8008d38 <_dtoa_r+0x38>
 8008d2e:	4ba0      	ldr	r3, [pc, #640]	@ (8008fb0 <_dtoa_r+0x2b0>)
 8008d30:	21ef      	movs	r1, #239	@ 0xef
 8008d32:	48a0      	ldr	r0, [pc, #640]	@ (8008fb4 <_dtoa_r+0x2b4>)
 8008d34:	f002 faa0 	bl	800b278 <__assert_func>
 8008d38:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008d3c:	6007      	str	r7, [r0, #0]
 8008d3e:	60c7      	str	r7, [r0, #12]
 8008d40:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008d44:	6819      	ldr	r1, [r3, #0]
 8008d46:	b159      	cbz	r1, 8008d60 <_dtoa_r+0x60>
 8008d48:	685a      	ldr	r2, [r3, #4]
 8008d4a:	604a      	str	r2, [r1, #4]
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	4093      	lsls	r3, r2
 8008d50:	608b      	str	r3, [r1, #8]
 8008d52:	4648      	mov	r0, r9
 8008d54:	f000 fdb4 	bl	80098c0 <_Bfree>
 8008d58:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	601a      	str	r2, [r3, #0]
 8008d60:	1e2b      	subs	r3, r5, #0
 8008d62:	bfbb      	ittet	lt
 8008d64:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008d68:	9303      	strlt	r3, [sp, #12]
 8008d6a:	2300      	movge	r3, #0
 8008d6c:	2201      	movlt	r2, #1
 8008d6e:	bfac      	ite	ge
 8008d70:	6033      	strge	r3, [r6, #0]
 8008d72:	6032      	strlt	r2, [r6, #0]
 8008d74:	4b90      	ldr	r3, [pc, #576]	@ (8008fb8 <_dtoa_r+0x2b8>)
 8008d76:	9e03      	ldr	r6, [sp, #12]
 8008d78:	43b3      	bics	r3, r6
 8008d7a:	d110      	bne.n	8008d9e <_dtoa_r+0x9e>
 8008d7c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008d7e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008d82:	6013      	str	r3, [r2, #0]
 8008d84:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8008d88:	4323      	orrs	r3, r4
 8008d8a:	f000 84de 	beq.w	800974a <_dtoa_r+0xa4a>
 8008d8e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008d90:	4f8a      	ldr	r7, [pc, #552]	@ (8008fbc <_dtoa_r+0x2bc>)
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	f000 84e0 	beq.w	8009758 <_dtoa_r+0xa58>
 8008d98:	1cfb      	adds	r3, r7, #3
 8008d9a:	f000 bcdb 	b.w	8009754 <_dtoa_r+0xa54>
 8008d9e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8008da2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008da6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008daa:	d10a      	bne.n	8008dc2 <_dtoa_r+0xc2>
 8008dac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008dae:	2301      	movs	r3, #1
 8008db0:	6013      	str	r3, [r2, #0]
 8008db2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008db4:	b113      	cbz	r3, 8008dbc <_dtoa_r+0xbc>
 8008db6:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8008db8:	4b81      	ldr	r3, [pc, #516]	@ (8008fc0 <_dtoa_r+0x2c0>)
 8008dba:	6013      	str	r3, [r2, #0]
 8008dbc:	4f81      	ldr	r7, [pc, #516]	@ (8008fc4 <_dtoa_r+0x2c4>)
 8008dbe:	f000 bccb 	b.w	8009758 <_dtoa_r+0xa58>
 8008dc2:	aa0e      	add	r2, sp, #56	@ 0x38
 8008dc4:	a90f      	add	r1, sp, #60	@ 0x3c
 8008dc6:	4648      	mov	r0, r9
 8008dc8:	eeb0 0b48 	vmov.f64	d0, d8
 8008dcc:	f001 f91c 	bl	800a008 <__d2b>
 8008dd0:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8008dd4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008dd6:	9001      	str	r0, [sp, #4]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d045      	beq.n	8008e68 <_dtoa_r+0x168>
 8008ddc:	eeb0 7b48 	vmov.f64	d7, d8
 8008de0:	ee18 1a90 	vmov	r1, s17
 8008de4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8008de8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8008dec:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8008df0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8008df4:	2500      	movs	r5, #0
 8008df6:	ee07 1a90 	vmov	s15, r1
 8008dfa:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8008dfe:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8008f98 <_dtoa_r+0x298>
 8008e02:	ee37 7b46 	vsub.f64	d7, d7, d6
 8008e06:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8008fa0 <_dtoa_r+0x2a0>
 8008e0a:	eea7 6b05 	vfma.f64	d6, d7, d5
 8008e0e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8008fa8 <_dtoa_r+0x2a8>
 8008e12:	ee07 3a90 	vmov	s15, r3
 8008e16:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8008e1a:	eeb0 7b46 	vmov.f64	d7, d6
 8008e1e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8008e22:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8008e26:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8008e2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e2e:	ee16 8a90 	vmov	r8, s13
 8008e32:	d508      	bpl.n	8008e46 <_dtoa_r+0x146>
 8008e34:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8008e38:	eeb4 6b47 	vcmp.f64	d6, d7
 8008e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e40:	bf18      	it	ne
 8008e42:	f108 38ff 	addne.w	r8, r8, #4294967295
 8008e46:	f1b8 0f16 	cmp.w	r8, #22
 8008e4a:	d82b      	bhi.n	8008ea4 <_dtoa_r+0x1a4>
 8008e4c:	495e      	ldr	r1, [pc, #376]	@ (8008fc8 <_dtoa_r+0x2c8>)
 8008e4e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8008e52:	ed91 7b00 	vldr	d7, [r1]
 8008e56:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8008e5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e5e:	d501      	bpl.n	8008e64 <_dtoa_r+0x164>
 8008e60:	f108 38ff 	add.w	r8, r8, #4294967295
 8008e64:	2100      	movs	r1, #0
 8008e66:	e01e      	b.n	8008ea6 <_dtoa_r+0x1a6>
 8008e68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e6a:	4413      	add	r3, r2
 8008e6c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8008e70:	2920      	cmp	r1, #32
 8008e72:	bfc1      	itttt	gt
 8008e74:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8008e78:	408e      	lslgt	r6, r1
 8008e7a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8008e7e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8008e82:	bfd6      	itet	le
 8008e84:	f1c1 0120 	rsble	r1, r1, #32
 8008e88:	4331      	orrgt	r1, r6
 8008e8a:	fa04 f101 	lslle.w	r1, r4, r1
 8008e8e:	ee07 1a90 	vmov	s15, r1
 8008e92:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8008e96:	3b01      	subs	r3, #1
 8008e98:	ee17 1a90 	vmov	r1, s15
 8008e9c:	2501      	movs	r5, #1
 8008e9e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8008ea2:	e7a8      	b.n	8008df6 <_dtoa_r+0xf6>
 8008ea4:	2101      	movs	r1, #1
 8008ea6:	1ad2      	subs	r2, r2, r3
 8008ea8:	1e53      	subs	r3, r2, #1
 8008eaa:	9306      	str	r3, [sp, #24]
 8008eac:	bf45      	ittet	mi
 8008eae:	f1c2 0301 	rsbmi	r3, r2, #1
 8008eb2:	9305      	strmi	r3, [sp, #20]
 8008eb4:	2300      	movpl	r3, #0
 8008eb6:	2300      	movmi	r3, #0
 8008eb8:	bf4c      	ite	mi
 8008eba:	9306      	strmi	r3, [sp, #24]
 8008ebc:	9305      	strpl	r3, [sp, #20]
 8008ebe:	f1b8 0f00 	cmp.w	r8, #0
 8008ec2:	910c      	str	r1, [sp, #48]	@ 0x30
 8008ec4:	db18      	blt.n	8008ef8 <_dtoa_r+0x1f8>
 8008ec6:	9b06      	ldr	r3, [sp, #24]
 8008ec8:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8008ecc:	4443      	add	r3, r8
 8008ece:	9306      	str	r3, [sp, #24]
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	9a07      	ldr	r2, [sp, #28]
 8008ed4:	2a09      	cmp	r2, #9
 8008ed6:	d849      	bhi.n	8008f6c <_dtoa_r+0x26c>
 8008ed8:	2a05      	cmp	r2, #5
 8008eda:	bfc4      	itt	gt
 8008edc:	3a04      	subgt	r2, #4
 8008ede:	9207      	strgt	r2, [sp, #28]
 8008ee0:	9a07      	ldr	r2, [sp, #28]
 8008ee2:	f1a2 0202 	sub.w	r2, r2, #2
 8008ee6:	bfcc      	ite	gt
 8008ee8:	2400      	movgt	r4, #0
 8008eea:	2401      	movle	r4, #1
 8008eec:	2a03      	cmp	r2, #3
 8008eee:	d848      	bhi.n	8008f82 <_dtoa_r+0x282>
 8008ef0:	e8df f002 	tbb	[pc, r2]
 8008ef4:	3a2c2e0b 	.word	0x3a2c2e0b
 8008ef8:	9b05      	ldr	r3, [sp, #20]
 8008efa:	2200      	movs	r2, #0
 8008efc:	eba3 0308 	sub.w	r3, r3, r8
 8008f00:	9305      	str	r3, [sp, #20]
 8008f02:	920a      	str	r2, [sp, #40]	@ 0x28
 8008f04:	f1c8 0300 	rsb	r3, r8, #0
 8008f08:	e7e3      	b.n	8008ed2 <_dtoa_r+0x1d2>
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	9208      	str	r2, [sp, #32]
 8008f0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f10:	2a00      	cmp	r2, #0
 8008f12:	dc39      	bgt.n	8008f88 <_dtoa_r+0x288>
 8008f14:	f04f 0b01 	mov.w	fp, #1
 8008f18:	46da      	mov	sl, fp
 8008f1a:	465a      	mov	r2, fp
 8008f1c:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8008f20:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8008f24:	2100      	movs	r1, #0
 8008f26:	2004      	movs	r0, #4
 8008f28:	f100 0614 	add.w	r6, r0, #20
 8008f2c:	4296      	cmp	r6, r2
 8008f2e:	d930      	bls.n	8008f92 <_dtoa_r+0x292>
 8008f30:	6079      	str	r1, [r7, #4]
 8008f32:	4648      	mov	r0, r9
 8008f34:	9304      	str	r3, [sp, #16]
 8008f36:	f000 fc83 	bl	8009840 <_Balloc>
 8008f3a:	9b04      	ldr	r3, [sp, #16]
 8008f3c:	4607      	mov	r7, r0
 8008f3e:	2800      	cmp	r0, #0
 8008f40:	d146      	bne.n	8008fd0 <_dtoa_r+0x2d0>
 8008f42:	4b22      	ldr	r3, [pc, #136]	@ (8008fcc <_dtoa_r+0x2cc>)
 8008f44:	4602      	mov	r2, r0
 8008f46:	f240 11af 	movw	r1, #431	@ 0x1af
 8008f4a:	e6f2      	b.n	8008d32 <_dtoa_r+0x32>
 8008f4c:	2201      	movs	r2, #1
 8008f4e:	e7dd      	b.n	8008f0c <_dtoa_r+0x20c>
 8008f50:	2200      	movs	r2, #0
 8008f52:	9208      	str	r2, [sp, #32]
 8008f54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f56:	eb08 0b02 	add.w	fp, r8, r2
 8008f5a:	f10b 0a01 	add.w	sl, fp, #1
 8008f5e:	4652      	mov	r2, sl
 8008f60:	2a01      	cmp	r2, #1
 8008f62:	bfb8      	it	lt
 8008f64:	2201      	movlt	r2, #1
 8008f66:	e7db      	b.n	8008f20 <_dtoa_r+0x220>
 8008f68:	2201      	movs	r2, #1
 8008f6a:	e7f2      	b.n	8008f52 <_dtoa_r+0x252>
 8008f6c:	2401      	movs	r4, #1
 8008f6e:	2200      	movs	r2, #0
 8008f70:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8008f74:	f04f 3bff 	mov.w	fp, #4294967295
 8008f78:	2100      	movs	r1, #0
 8008f7a:	46da      	mov	sl, fp
 8008f7c:	2212      	movs	r2, #18
 8008f7e:	9109      	str	r1, [sp, #36]	@ 0x24
 8008f80:	e7ce      	b.n	8008f20 <_dtoa_r+0x220>
 8008f82:	2201      	movs	r2, #1
 8008f84:	9208      	str	r2, [sp, #32]
 8008f86:	e7f5      	b.n	8008f74 <_dtoa_r+0x274>
 8008f88:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 8008f8c:	46da      	mov	sl, fp
 8008f8e:	465a      	mov	r2, fp
 8008f90:	e7c6      	b.n	8008f20 <_dtoa_r+0x220>
 8008f92:	3101      	adds	r1, #1
 8008f94:	0040      	lsls	r0, r0, #1
 8008f96:	e7c7      	b.n	8008f28 <_dtoa_r+0x228>
 8008f98:	636f4361 	.word	0x636f4361
 8008f9c:	3fd287a7 	.word	0x3fd287a7
 8008fa0:	8b60c8b3 	.word	0x8b60c8b3
 8008fa4:	3fc68a28 	.word	0x3fc68a28
 8008fa8:	509f79fb 	.word	0x509f79fb
 8008fac:	3fd34413 	.word	0x3fd34413
 8008fb0:	0800bfde 	.word	0x0800bfde
 8008fb4:	0800bff5 	.word	0x0800bff5
 8008fb8:	7ff00000 	.word	0x7ff00000
 8008fbc:	0800bfda 	.word	0x0800bfda
 8008fc0:	0800bfa9 	.word	0x0800bfa9
 8008fc4:	0800bfa8 	.word	0x0800bfa8
 8008fc8:	0800c0f0 	.word	0x0800c0f0
 8008fcc:	0800c04d 	.word	0x0800c04d
 8008fd0:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8008fd4:	f1ba 0f0e 	cmp.w	sl, #14
 8008fd8:	6010      	str	r0, [r2, #0]
 8008fda:	d86f      	bhi.n	80090bc <_dtoa_r+0x3bc>
 8008fdc:	2c00      	cmp	r4, #0
 8008fde:	d06d      	beq.n	80090bc <_dtoa_r+0x3bc>
 8008fe0:	f1b8 0f00 	cmp.w	r8, #0
 8008fe4:	f340 80c2 	ble.w	800916c <_dtoa_r+0x46c>
 8008fe8:	4aca      	ldr	r2, [pc, #808]	@ (8009314 <_dtoa_r+0x614>)
 8008fea:	f008 010f 	and.w	r1, r8, #15
 8008fee:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8008ff2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8008ff6:	ed92 7b00 	vldr	d7, [r2]
 8008ffa:	ea4f 1128 	mov.w	r1, r8, asr #4
 8008ffe:	f000 80a9 	beq.w	8009154 <_dtoa_r+0x454>
 8009002:	4ac5      	ldr	r2, [pc, #788]	@ (8009318 <_dtoa_r+0x618>)
 8009004:	ed92 6b08 	vldr	d6, [r2, #32]
 8009008:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800900c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8009010:	f001 010f 	and.w	r1, r1, #15
 8009014:	2203      	movs	r2, #3
 8009016:	48c0      	ldr	r0, [pc, #768]	@ (8009318 <_dtoa_r+0x618>)
 8009018:	2900      	cmp	r1, #0
 800901a:	f040 809d 	bne.w	8009158 <_dtoa_r+0x458>
 800901e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8009022:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8009026:	ed8d 7b02 	vstr	d7, [sp, #8]
 800902a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800902c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009030:	2900      	cmp	r1, #0
 8009032:	f000 80c1 	beq.w	80091b8 <_dtoa_r+0x4b8>
 8009036:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800903a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800903e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009042:	f140 80b9 	bpl.w	80091b8 <_dtoa_r+0x4b8>
 8009046:	f1ba 0f00 	cmp.w	sl, #0
 800904a:	f000 80b5 	beq.w	80091b8 <_dtoa_r+0x4b8>
 800904e:	f1bb 0f00 	cmp.w	fp, #0
 8009052:	dd31      	ble.n	80090b8 <_dtoa_r+0x3b8>
 8009054:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8009058:	ee27 7b06 	vmul.f64	d7, d7, d6
 800905c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009060:	f108 31ff 	add.w	r1, r8, #4294967295
 8009064:	9104      	str	r1, [sp, #16]
 8009066:	3201      	adds	r2, #1
 8009068:	465c      	mov	r4, fp
 800906a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800906e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8009072:	ee07 2a90 	vmov	s15, r2
 8009076:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800907a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800907e:	ee15 2a90 	vmov	r2, s11
 8009082:	ec51 0b15 	vmov	r0, r1, d5
 8009086:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800908a:	2c00      	cmp	r4, #0
 800908c:	f040 8098 	bne.w	80091c0 <_dtoa_r+0x4c0>
 8009090:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8009094:	ee36 6b47 	vsub.f64	d6, d6, d7
 8009098:	ec41 0b17 	vmov	d7, r0, r1
 800909c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80090a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090a4:	f300 8261 	bgt.w	800956a <_dtoa_r+0x86a>
 80090a8:	eeb1 7b47 	vneg.f64	d7, d7
 80090ac:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80090b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090b4:	f100 80f5 	bmi.w	80092a2 <_dtoa_r+0x5a2>
 80090b8:	ed8d 8b02 	vstr	d8, [sp, #8]
 80090bc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80090be:	2a00      	cmp	r2, #0
 80090c0:	f2c0 812c 	blt.w	800931c <_dtoa_r+0x61c>
 80090c4:	f1b8 0f0e 	cmp.w	r8, #14
 80090c8:	f300 8128 	bgt.w	800931c <_dtoa_r+0x61c>
 80090cc:	4b91      	ldr	r3, [pc, #580]	@ (8009314 <_dtoa_r+0x614>)
 80090ce:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80090d2:	ed93 6b00 	vldr	d6, [r3]
 80090d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090d8:	2b00      	cmp	r3, #0
 80090da:	da03      	bge.n	80090e4 <_dtoa_r+0x3e4>
 80090dc:	f1ba 0f00 	cmp.w	sl, #0
 80090e0:	f340 80d2 	ble.w	8009288 <_dtoa_r+0x588>
 80090e4:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 80090e8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80090ec:	463e      	mov	r6, r7
 80090ee:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80090f2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80090f6:	ee15 3a10 	vmov	r3, s10
 80090fa:	3330      	adds	r3, #48	@ 0x30
 80090fc:	f806 3b01 	strb.w	r3, [r6], #1
 8009100:	1bf3      	subs	r3, r6, r7
 8009102:	459a      	cmp	sl, r3
 8009104:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8009108:	eea3 7b46 	vfms.f64	d7, d3, d6
 800910c:	f040 80f8 	bne.w	8009300 <_dtoa_r+0x600>
 8009110:	ee37 7b07 	vadd.f64	d7, d7, d7
 8009114:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8009118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800911c:	f300 80dd 	bgt.w	80092da <_dtoa_r+0x5da>
 8009120:	eeb4 7b46 	vcmp.f64	d7, d6
 8009124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009128:	d104      	bne.n	8009134 <_dtoa_r+0x434>
 800912a:	ee15 3a10 	vmov	r3, s10
 800912e:	07db      	lsls	r3, r3, #31
 8009130:	f100 80d3 	bmi.w	80092da <_dtoa_r+0x5da>
 8009134:	9901      	ldr	r1, [sp, #4]
 8009136:	4648      	mov	r0, r9
 8009138:	f000 fbc2 	bl	80098c0 <_Bfree>
 800913c:	2300      	movs	r3, #0
 800913e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009140:	7033      	strb	r3, [r6, #0]
 8009142:	f108 0301 	add.w	r3, r8, #1
 8009146:	6013      	str	r3, [r2, #0]
 8009148:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800914a:	2b00      	cmp	r3, #0
 800914c:	f000 8304 	beq.w	8009758 <_dtoa_r+0xa58>
 8009150:	601e      	str	r6, [r3, #0]
 8009152:	e301      	b.n	8009758 <_dtoa_r+0xa58>
 8009154:	2202      	movs	r2, #2
 8009156:	e75e      	b.n	8009016 <_dtoa_r+0x316>
 8009158:	07cc      	lsls	r4, r1, #31
 800915a:	d504      	bpl.n	8009166 <_dtoa_r+0x466>
 800915c:	ed90 6b00 	vldr	d6, [r0]
 8009160:	3201      	adds	r2, #1
 8009162:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009166:	1049      	asrs	r1, r1, #1
 8009168:	3008      	adds	r0, #8
 800916a:	e755      	b.n	8009018 <_dtoa_r+0x318>
 800916c:	d022      	beq.n	80091b4 <_dtoa_r+0x4b4>
 800916e:	f1c8 0100 	rsb	r1, r8, #0
 8009172:	4a68      	ldr	r2, [pc, #416]	@ (8009314 <_dtoa_r+0x614>)
 8009174:	f001 000f 	and.w	r0, r1, #15
 8009178:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800917c:	ed92 7b00 	vldr	d7, [r2]
 8009180:	ee28 7b07 	vmul.f64	d7, d8, d7
 8009184:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009188:	4863      	ldr	r0, [pc, #396]	@ (8009318 <_dtoa_r+0x618>)
 800918a:	1109      	asrs	r1, r1, #4
 800918c:	2400      	movs	r4, #0
 800918e:	2202      	movs	r2, #2
 8009190:	b929      	cbnz	r1, 800919e <_dtoa_r+0x49e>
 8009192:	2c00      	cmp	r4, #0
 8009194:	f43f af49 	beq.w	800902a <_dtoa_r+0x32a>
 8009198:	ed8d 7b02 	vstr	d7, [sp, #8]
 800919c:	e745      	b.n	800902a <_dtoa_r+0x32a>
 800919e:	07ce      	lsls	r6, r1, #31
 80091a0:	d505      	bpl.n	80091ae <_dtoa_r+0x4ae>
 80091a2:	ed90 6b00 	vldr	d6, [r0]
 80091a6:	3201      	adds	r2, #1
 80091a8:	2401      	movs	r4, #1
 80091aa:	ee27 7b06 	vmul.f64	d7, d7, d6
 80091ae:	1049      	asrs	r1, r1, #1
 80091b0:	3008      	adds	r0, #8
 80091b2:	e7ed      	b.n	8009190 <_dtoa_r+0x490>
 80091b4:	2202      	movs	r2, #2
 80091b6:	e738      	b.n	800902a <_dtoa_r+0x32a>
 80091b8:	f8cd 8010 	str.w	r8, [sp, #16]
 80091bc:	4654      	mov	r4, sl
 80091be:	e754      	b.n	800906a <_dtoa_r+0x36a>
 80091c0:	4a54      	ldr	r2, [pc, #336]	@ (8009314 <_dtoa_r+0x614>)
 80091c2:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80091c6:	ed12 4b02 	vldr	d4, [r2, #-8]
 80091ca:	9a08      	ldr	r2, [sp, #32]
 80091cc:	ec41 0b17 	vmov	d7, r0, r1
 80091d0:	443c      	add	r4, r7
 80091d2:	b34a      	cbz	r2, 8009228 <_dtoa_r+0x528>
 80091d4:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 80091d8:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 80091dc:	463e      	mov	r6, r7
 80091de:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80091e2:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80091e6:	ee35 7b47 	vsub.f64	d7, d5, d7
 80091ea:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80091ee:	ee14 2a90 	vmov	r2, s9
 80091f2:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80091f6:	3230      	adds	r2, #48	@ 0x30
 80091f8:	ee36 6b45 	vsub.f64	d6, d6, d5
 80091fc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009200:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009204:	f806 2b01 	strb.w	r2, [r6], #1
 8009208:	d438      	bmi.n	800927c <_dtoa_r+0x57c>
 800920a:	ee32 5b46 	vsub.f64	d5, d2, d6
 800920e:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8009212:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009216:	d462      	bmi.n	80092de <_dtoa_r+0x5de>
 8009218:	42a6      	cmp	r6, r4
 800921a:	f43f af4d 	beq.w	80090b8 <_dtoa_r+0x3b8>
 800921e:	ee27 7b03 	vmul.f64	d7, d7, d3
 8009222:	ee26 6b03 	vmul.f64	d6, d6, d3
 8009226:	e7e0      	b.n	80091ea <_dtoa_r+0x4ea>
 8009228:	4621      	mov	r1, r4
 800922a:	463e      	mov	r6, r7
 800922c:	ee27 7b04 	vmul.f64	d7, d7, d4
 8009230:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8009234:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8009238:	ee14 2a90 	vmov	r2, s9
 800923c:	3230      	adds	r2, #48	@ 0x30
 800923e:	f806 2b01 	strb.w	r2, [r6], #1
 8009242:	42a6      	cmp	r6, r4
 8009244:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8009248:	ee36 6b45 	vsub.f64	d6, d6, d5
 800924c:	d119      	bne.n	8009282 <_dtoa_r+0x582>
 800924e:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8009252:	ee37 4b05 	vadd.f64	d4, d7, d5
 8009256:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800925a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800925e:	dc3e      	bgt.n	80092de <_dtoa_r+0x5de>
 8009260:	ee35 5b47 	vsub.f64	d5, d5, d7
 8009264:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8009268:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800926c:	f57f af24 	bpl.w	80090b8 <_dtoa_r+0x3b8>
 8009270:	460e      	mov	r6, r1
 8009272:	3901      	subs	r1, #1
 8009274:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009278:	2b30      	cmp	r3, #48	@ 0x30
 800927a:	d0f9      	beq.n	8009270 <_dtoa_r+0x570>
 800927c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8009280:	e758      	b.n	8009134 <_dtoa_r+0x434>
 8009282:	ee26 6b03 	vmul.f64	d6, d6, d3
 8009286:	e7d5      	b.n	8009234 <_dtoa_r+0x534>
 8009288:	d10b      	bne.n	80092a2 <_dtoa_r+0x5a2>
 800928a:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800928e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8009292:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009296:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800929a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800929e:	f2c0 8161 	blt.w	8009564 <_dtoa_r+0x864>
 80092a2:	2400      	movs	r4, #0
 80092a4:	4625      	mov	r5, r4
 80092a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092a8:	43db      	mvns	r3, r3
 80092aa:	9304      	str	r3, [sp, #16]
 80092ac:	463e      	mov	r6, r7
 80092ae:	f04f 0800 	mov.w	r8, #0
 80092b2:	4621      	mov	r1, r4
 80092b4:	4648      	mov	r0, r9
 80092b6:	f000 fb03 	bl	80098c0 <_Bfree>
 80092ba:	2d00      	cmp	r5, #0
 80092bc:	d0de      	beq.n	800927c <_dtoa_r+0x57c>
 80092be:	f1b8 0f00 	cmp.w	r8, #0
 80092c2:	d005      	beq.n	80092d0 <_dtoa_r+0x5d0>
 80092c4:	45a8      	cmp	r8, r5
 80092c6:	d003      	beq.n	80092d0 <_dtoa_r+0x5d0>
 80092c8:	4641      	mov	r1, r8
 80092ca:	4648      	mov	r0, r9
 80092cc:	f000 faf8 	bl	80098c0 <_Bfree>
 80092d0:	4629      	mov	r1, r5
 80092d2:	4648      	mov	r0, r9
 80092d4:	f000 faf4 	bl	80098c0 <_Bfree>
 80092d8:	e7d0      	b.n	800927c <_dtoa_r+0x57c>
 80092da:	f8cd 8010 	str.w	r8, [sp, #16]
 80092de:	4633      	mov	r3, r6
 80092e0:	461e      	mov	r6, r3
 80092e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80092e6:	2a39      	cmp	r2, #57	@ 0x39
 80092e8:	d106      	bne.n	80092f8 <_dtoa_r+0x5f8>
 80092ea:	429f      	cmp	r7, r3
 80092ec:	d1f8      	bne.n	80092e0 <_dtoa_r+0x5e0>
 80092ee:	9a04      	ldr	r2, [sp, #16]
 80092f0:	3201      	adds	r2, #1
 80092f2:	9204      	str	r2, [sp, #16]
 80092f4:	2230      	movs	r2, #48	@ 0x30
 80092f6:	703a      	strb	r2, [r7, #0]
 80092f8:	781a      	ldrb	r2, [r3, #0]
 80092fa:	3201      	adds	r2, #1
 80092fc:	701a      	strb	r2, [r3, #0]
 80092fe:	e7bd      	b.n	800927c <_dtoa_r+0x57c>
 8009300:	ee27 7b04 	vmul.f64	d7, d7, d4
 8009304:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009308:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800930c:	f47f aeef 	bne.w	80090ee <_dtoa_r+0x3ee>
 8009310:	e710      	b.n	8009134 <_dtoa_r+0x434>
 8009312:	bf00      	nop
 8009314:	0800c0f0 	.word	0x0800c0f0
 8009318:	0800c0c8 	.word	0x0800c0c8
 800931c:	9908      	ldr	r1, [sp, #32]
 800931e:	2900      	cmp	r1, #0
 8009320:	f000 80e3 	beq.w	80094ea <_dtoa_r+0x7ea>
 8009324:	9907      	ldr	r1, [sp, #28]
 8009326:	2901      	cmp	r1, #1
 8009328:	f300 80c8 	bgt.w	80094bc <_dtoa_r+0x7bc>
 800932c:	2d00      	cmp	r5, #0
 800932e:	f000 80c1 	beq.w	80094b4 <_dtoa_r+0x7b4>
 8009332:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009336:	9e05      	ldr	r6, [sp, #20]
 8009338:	461c      	mov	r4, r3
 800933a:	9304      	str	r3, [sp, #16]
 800933c:	9b05      	ldr	r3, [sp, #20]
 800933e:	4413      	add	r3, r2
 8009340:	9305      	str	r3, [sp, #20]
 8009342:	9b06      	ldr	r3, [sp, #24]
 8009344:	2101      	movs	r1, #1
 8009346:	4413      	add	r3, r2
 8009348:	4648      	mov	r0, r9
 800934a:	9306      	str	r3, [sp, #24]
 800934c:	f000 fbb6 	bl	8009abc <__i2b>
 8009350:	9b04      	ldr	r3, [sp, #16]
 8009352:	4605      	mov	r5, r0
 8009354:	b166      	cbz	r6, 8009370 <_dtoa_r+0x670>
 8009356:	9a06      	ldr	r2, [sp, #24]
 8009358:	2a00      	cmp	r2, #0
 800935a:	dd09      	ble.n	8009370 <_dtoa_r+0x670>
 800935c:	42b2      	cmp	r2, r6
 800935e:	9905      	ldr	r1, [sp, #20]
 8009360:	bfa8      	it	ge
 8009362:	4632      	movge	r2, r6
 8009364:	1a89      	subs	r1, r1, r2
 8009366:	9105      	str	r1, [sp, #20]
 8009368:	9906      	ldr	r1, [sp, #24]
 800936a:	1ab6      	subs	r6, r6, r2
 800936c:	1a8a      	subs	r2, r1, r2
 800936e:	9206      	str	r2, [sp, #24]
 8009370:	b1fb      	cbz	r3, 80093b2 <_dtoa_r+0x6b2>
 8009372:	9a08      	ldr	r2, [sp, #32]
 8009374:	2a00      	cmp	r2, #0
 8009376:	f000 80bc 	beq.w	80094f2 <_dtoa_r+0x7f2>
 800937a:	b19c      	cbz	r4, 80093a4 <_dtoa_r+0x6a4>
 800937c:	4629      	mov	r1, r5
 800937e:	4622      	mov	r2, r4
 8009380:	4648      	mov	r0, r9
 8009382:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009384:	f000 fc5a 	bl	8009c3c <__pow5mult>
 8009388:	9a01      	ldr	r2, [sp, #4]
 800938a:	4601      	mov	r1, r0
 800938c:	4605      	mov	r5, r0
 800938e:	4648      	mov	r0, r9
 8009390:	f000 fbaa 	bl	8009ae8 <__multiply>
 8009394:	9901      	ldr	r1, [sp, #4]
 8009396:	9004      	str	r0, [sp, #16]
 8009398:	4648      	mov	r0, r9
 800939a:	f000 fa91 	bl	80098c0 <_Bfree>
 800939e:	9a04      	ldr	r2, [sp, #16]
 80093a0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80093a2:	9201      	str	r2, [sp, #4]
 80093a4:	1b1a      	subs	r2, r3, r4
 80093a6:	d004      	beq.n	80093b2 <_dtoa_r+0x6b2>
 80093a8:	9901      	ldr	r1, [sp, #4]
 80093aa:	4648      	mov	r0, r9
 80093ac:	f000 fc46 	bl	8009c3c <__pow5mult>
 80093b0:	9001      	str	r0, [sp, #4]
 80093b2:	2101      	movs	r1, #1
 80093b4:	4648      	mov	r0, r9
 80093b6:	f000 fb81 	bl	8009abc <__i2b>
 80093ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80093bc:	4604      	mov	r4, r0
 80093be:	2b00      	cmp	r3, #0
 80093c0:	f000 81d0 	beq.w	8009764 <_dtoa_r+0xa64>
 80093c4:	461a      	mov	r2, r3
 80093c6:	4601      	mov	r1, r0
 80093c8:	4648      	mov	r0, r9
 80093ca:	f000 fc37 	bl	8009c3c <__pow5mult>
 80093ce:	9b07      	ldr	r3, [sp, #28]
 80093d0:	2b01      	cmp	r3, #1
 80093d2:	4604      	mov	r4, r0
 80093d4:	f300 8095 	bgt.w	8009502 <_dtoa_r+0x802>
 80093d8:	9b02      	ldr	r3, [sp, #8]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	f040 808b 	bne.w	80094f6 <_dtoa_r+0x7f6>
 80093e0:	9b03      	ldr	r3, [sp, #12]
 80093e2:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80093e6:	2a00      	cmp	r2, #0
 80093e8:	f040 8087 	bne.w	80094fa <_dtoa_r+0x7fa>
 80093ec:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80093f0:	0d12      	lsrs	r2, r2, #20
 80093f2:	0512      	lsls	r2, r2, #20
 80093f4:	2a00      	cmp	r2, #0
 80093f6:	f000 8082 	beq.w	80094fe <_dtoa_r+0x7fe>
 80093fa:	9b05      	ldr	r3, [sp, #20]
 80093fc:	3301      	adds	r3, #1
 80093fe:	9305      	str	r3, [sp, #20]
 8009400:	9b06      	ldr	r3, [sp, #24]
 8009402:	3301      	adds	r3, #1
 8009404:	9306      	str	r3, [sp, #24]
 8009406:	2301      	movs	r3, #1
 8009408:	930b      	str	r3, [sp, #44]	@ 0x2c
 800940a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800940c:	2b00      	cmp	r3, #0
 800940e:	f000 81af 	beq.w	8009770 <_dtoa_r+0xa70>
 8009412:	6922      	ldr	r2, [r4, #16]
 8009414:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8009418:	6910      	ldr	r0, [r2, #16]
 800941a:	f000 fb03 	bl	8009a24 <__hi0bits>
 800941e:	f1c0 0020 	rsb	r0, r0, #32
 8009422:	9b06      	ldr	r3, [sp, #24]
 8009424:	4418      	add	r0, r3
 8009426:	f010 001f 	ands.w	r0, r0, #31
 800942a:	d076      	beq.n	800951a <_dtoa_r+0x81a>
 800942c:	f1c0 0220 	rsb	r2, r0, #32
 8009430:	2a04      	cmp	r2, #4
 8009432:	dd69      	ble.n	8009508 <_dtoa_r+0x808>
 8009434:	9b05      	ldr	r3, [sp, #20]
 8009436:	f1c0 001c 	rsb	r0, r0, #28
 800943a:	4403      	add	r3, r0
 800943c:	9305      	str	r3, [sp, #20]
 800943e:	9b06      	ldr	r3, [sp, #24]
 8009440:	4406      	add	r6, r0
 8009442:	4403      	add	r3, r0
 8009444:	9306      	str	r3, [sp, #24]
 8009446:	9b05      	ldr	r3, [sp, #20]
 8009448:	2b00      	cmp	r3, #0
 800944a:	dd05      	ble.n	8009458 <_dtoa_r+0x758>
 800944c:	9901      	ldr	r1, [sp, #4]
 800944e:	461a      	mov	r2, r3
 8009450:	4648      	mov	r0, r9
 8009452:	f000 fc4d 	bl	8009cf0 <__lshift>
 8009456:	9001      	str	r0, [sp, #4]
 8009458:	9b06      	ldr	r3, [sp, #24]
 800945a:	2b00      	cmp	r3, #0
 800945c:	dd05      	ble.n	800946a <_dtoa_r+0x76a>
 800945e:	4621      	mov	r1, r4
 8009460:	461a      	mov	r2, r3
 8009462:	4648      	mov	r0, r9
 8009464:	f000 fc44 	bl	8009cf0 <__lshift>
 8009468:	4604      	mov	r4, r0
 800946a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800946c:	2b00      	cmp	r3, #0
 800946e:	d056      	beq.n	800951e <_dtoa_r+0x81e>
 8009470:	9801      	ldr	r0, [sp, #4]
 8009472:	4621      	mov	r1, r4
 8009474:	f000 fca8 	bl	8009dc8 <__mcmp>
 8009478:	2800      	cmp	r0, #0
 800947a:	da50      	bge.n	800951e <_dtoa_r+0x81e>
 800947c:	f108 33ff 	add.w	r3, r8, #4294967295
 8009480:	9304      	str	r3, [sp, #16]
 8009482:	9901      	ldr	r1, [sp, #4]
 8009484:	2300      	movs	r3, #0
 8009486:	220a      	movs	r2, #10
 8009488:	4648      	mov	r0, r9
 800948a:	f000 fa3b 	bl	8009904 <__multadd>
 800948e:	9b08      	ldr	r3, [sp, #32]
 8009490:	9001      	str	r0, [sp, #4]
 8009492:	2b00      	cmp	r3, #0
 8009494:	f000 816e 	beq.w	8009774 <_dtoa_r+0xa74>
 8009498:	4629      	mov	r1, r5
 800949a:	2300      	movs	r3, #0
 800949c:	220a      	movs	r2, #10
 800949e:	4648      	mov	r0, r9
 80094a0:	f000 fa30 	bl	8009904 <__multadd>
 80094a4:	f1bb 0f00 	cmp.w	fp, #0
 80094a8:	4605      	mov	r5, r0
 80094aa:	dc64      	bgt.n	8009576 <_dtoa_r+0x876>
 80094ac:	9b07      	ldr	r3, [sp, #28]
 80094ae:	2b02      	cmp	r3, #2
 80094b0:	dc3e      	bgt.n	8009530 <_dtoa_r+0x830>
 80094b2:	e060      	b.n	8009576 <_dtoa_r+0x876>
 80094b4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80094b6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80094ba:	e73c      	b.n	8009336 <_dtoa_r+0x636>
 80094bc:	f10a 34ff 	add.w	r4, sl, #4294967295
 80094c0:	42a3      	cmp	r3, r4
 80094c2:	bfbf      	itttt	lt
 80094c4:	1ae2      	sublt	r2, r4, r3
 80094c6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80094c8:	189b      	addlt	r3, r3, r2
 80094ca:	930a      	strlt	r3, [sp, #40]	@ 0x28
 80094cc:	bfae      	itee	ge
 80094ce:	1b1c      	subge	r4, r3, r4
 80094d0:	4623      	movlt	r3, r4
 80094d2:	2400      	movlt	r4, #0
 80094d4:	f1ba 0f00 	cmp.w	sl, #0
 80094d8:	bfb5      	itete	lt
 80094da:	9a05      	ldrlt	r2, [sp, #20]
 80094dc:	9e05      	ldrge	r6, [sp, #20]
 80094de:	eba2 060a 	sublt.w	r6, r2, sl
 80094e2:	4652      	movge	r2, sl
 80094e4:	bfb8      	it	lt
 80094e6:	2200      	movlt	r2, #0
 80094e8:	e727      	b.n	800933a <_dtoa_r+0x63a>
 80094ea:	9e05      	ldr	r6, [sp, #20]
 80094ec:	9d08      	ldr	r5, [sp, #32]
 80094ee:	461c      	mov	r4, r3
 80094f0:	e730      	b.n	8009354 <_dtoa_r+0x654>
 80094f2:	461a      	mov	r2, r3
 80094f4:	e758      	b.n	80093a8 <_dtoa_r+0x6a8>
 80094f6:	2300      	movs	r3, #0
 80094f8:	e786      	b.n	8009408 <_dtoa_r+0x708>
 80094fa:	9b02      	ldr	r3, [sp, #8]
 80094fc:	e784      	b.n	8009408 <_dtoa_r+0x708>
 80094fe:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009500:	e783      	b.n	800940a <_dtoa_r+0x70a>
 8009502:	2300      	movs	r3, #0
 8009504:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009506:	e784      	b.n	8009412 <_dtoa_r+0x712>
 8009508:	d09d      	beq.n	8009446 <_dtoa_r+0x746>
 800950a:	9b05      	ldr	r3, [sp, #20]
 800950c:	321c      	adds	r2, #28
 800950e:	4413      	add	r3, r2
 8009510:	9305      	str	r3, [sp, #20]
 8009512:	9b06      	ldr	r3, [sp, #24]
 8009514:	4416      	add	r6, r2
 8009516:	4413      	add	r3, r2
 8009518:	e794      	b.n	8009444 <_dtoa_r+0x744>
 800951a:	4602      	mov	r2, r0
 800951c:	e7f5      	b.n	800950a <_dtoa_r+0x80a>
 800951e:	f1ba 0f00 	cmp.w	sl, #0
 8009522:	f8cd 8010 	str.w	r8, [sp, #16]
 8009526:	46d3      	mov	fp, sl
 8009528:	dc21      	bgt.n	800956e <_dtoa_r+0x86e>
 800952a:	9b07      	ldr	r3, [sp, #28]
 800952c:	2b02      	cmp	r3, #2
 800952e:	dd1e      	ble.n	800956e <_dtoa_r+0x86e>
 8009530:	f1bb 0f00 	cmp.w	fp, #0
 8009534:	f47f aeb7 	bne.w	80092a6 <_dtoa_r+0x5a6>
 8009538:	4621      	mov	r1, r4
 800953a:	465b      	mov	r3, fp
 800953c:	2205      	movs	r2, #5
 800953e:	4648      	mov	r0, r9
 8009540:	f000 f9e0 	bl	8009904 <__multadd>
 8009544:	4601      	mov	r1, r0
 8009546:	4604      	mov	r4, r0
 8009548:	9801      	ldr	r0, [sp, #4]
 800954a:	f000 fc3d 	bl	8009dc8 <__mcmp>
 800954e:	2800      	cmp	r0, #0
 8009550:	f77f aea9 	ble.w	80092a6 <_dtoa_r+0x5a6>
 8009554:	463e      	mov	r6, r7
 8009556:	2331      	movs	r3, #49	@ 0x31
 8009558:	f806 3b01 	strb.w	r3, [r6], #1
 800955c:	9b04      	ldr	r3, [sp, #16]
 800955e:	3301      	adds	r3, #1
 8009560:	9304      	str	r3, [sp, #16]
 8009562:	e6a4      	b.n	80092ae <_dtoa_r+0x5ae>
 8009564:	f8cd 8010 	str.w	r8, [sp, #16]
 8009568:	4654      	mov	r4, sl
 800956a:	4625      	mov	r5, r4
 800956c:	e7f2      	b.n	8009554 <_dtoa_r+0x854>
 800956e:	9b08      	ldr	r3, [sp, #32]
 8009570:	2b00      	cmp	r3, #0
 8009572:	f000 8103 	beq.w	800977c <_dtoa_r+0xa7c>
 8009576:	2e00      	cmp	r6, #0
 8009578:	dd05      	ble.n	8009586 <_dtoa_r+0x886>
 800957a:	4629      	mov	r1, r5
 800957c:	4632      	mov	r2, r6
 800957e:	4648      	mov	r0, r9
 8009580:	f000 fbb6 	bl	8009cf0 <__lshift>
 8009584:	4605      	mov	r5, r0
 8009586:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009588:	2b00      	cmp	r3, #0
 800958a:	d058      	beq.n	800963e <_dtoa_r+0x93e>
 800958c:	6869      	ldr	r1, [r5, #4]
 800958e:	4648      	mov	r0, r9
 8009590:	f000 f956 	bl	8009840 <_Balloc>
 8009594:	4606      	mov	r6, r0
 8009596:	b928      	cbnz	r0, 80095a4 <_dtoa_r+0x8a4>
 8009598:	4b82      	ldr	r3, [pc, #520]	@ (80097a4 <_dtoa_r+0xaa4>)
 800959a:	4602      	mov	r2, r0
 800959c:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80095a0:	f7ff bbc7 	b.w	8008d32 <_dtoa_r+0x32>
 80095a4:	692a      	ldr	r2, [r5, #16]
 80095a6:	3202      	adds	r2, #2
 80095a8:	0092      	lsls	r2, r2, #2
 80095aa:	f105 010c 	add.w	r1, r5, #12
 80095ae:	300c      	adds	r0, #12
 80095b0:	f7ff fb08 	bl	8008bc4 <memcpy>
 80095b4:	2201      	movs	r2, #1
 80095b6:	4631      	mov	r1, r6
 80095b8:	4648      	mov	r0, r9
 80095ba:	f000 fb99 	bl	8009cf0 <__lshift>
 80095be:	1c7b      	adds	r3, r7, #1
 80095c0:	9305      	str	r3, [sp, #20]
 80095c2:	eb07 030b 	add.w	r3, r7, fp
 80095c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80095c8:	9b02      	ldr	r3, [sp, #8]
 80095ca:	f003 0301 	and.w	r3, r3, #1
 80095ce:	46a8      	mov	r8, r5
 80095d0:	9308      	str	r3, [sp, #32]
 80095d2:	4605      	mov	r5, r0
 80095d4:	9b05      	ldr	r3, [sp, #20]
 80095d6:	9801      	ldr	r0, [sp, #4]
 80095d8:	4621      	mov	r1, r4
 80095da:	f103 3bff 	add.w	fp, r3, #4294967295
 80095de:	f7ff fb05 	bl	8008bec <quorem>
 80095e2:	4641      	mov	r1, r8
 80095e4:	9002      	str	r0, [sp, #8]
 80095e6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80095ea:	9801      	ldr	r0, [sp, #4]
 80095ec:	f000 fbec 	bl	8009dc8 <__mcmp>
 80095f0:	462a      	mov	r2, r5
 80095f2:	9006      	str	r0, [sp, #24]
 80095f4:	4621      	mov	r1, r4
 80095f6:	4648      	mov	r0, r9
 80095f8:	f000 fc02 	bl	8009e00 <__mdiff>
 80095fc:	68c2      	ldr	r2, [r0, #12]
 80095fe:	4606      	mov	r6, r0
 8009600:	b9fa      	cbnz	r2, 8009642 <_dtoa_r+0x942>
 8009602:	4601      	mov	r1, r0
 8009604:	9801      	ldr	r0, [sp, #4]
 8009606:	f000 fbdf 	bl	8009dc8 <__mcmp>
 800960a:	4602      	mov	r2, r0
 800960c:	4631      	mov	r1, r6
 800960e:	4648      	mov	r0, r9
 8009610:	920a      	str	r2, [sp, #40]	@ 0x28
 8009612:	f000 f955 	bl	80098c0 <_Bfree>
 8009616:	9b07      	ldr	r3, [sp, #28]
 8009618:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800961a:	9e05      	ldr	r6, [sp, #20]
 800961c:	ea43 0102 	orr.w	r1, r3, r2
 8009620:	9b08      	ldr	r3, [sp, #32]
 8009622:	4319      	orrs	r1, r3
 8009624:	d10f      	bne.n	8009646 <_dtoa_r+0x946>
 8009626:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800962a:	d028      	beq.n	800967e <_dtoa_r+0x97e>
 800962c:	9b06      	ldr	r3, [sp, #24]
 800962e:	2b00      	cmp	r3, #0
 8009630:	dd02      	ble.n	8009638 <_dtoa_r+0x938>
 8009632:	9b02      	ldr	r3, [sp, #8]
 8009634:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8009638:	f88b a000 	strb.w	sl, [fp]
 800963c:	e639      	b.n	80092b2 <_dtoa_r+0x5b2>
 800963e:	4628      	mov	r0, r5
 8009640:	e7bd      	b.n	80095be <_dtoa_r+0x8be>
 8009642:	2201      	movs	r2, #1
 8009644:	e7e2      	b.n	800960c <_dtoa_r+0x90c>
 8009646:	9b06      	ldr	r3, [sp, #24]
 8009648:	2b00      	cmp	r3, #0
 800964a:	db04      	blt.n	8009656 <_dtoa_r+0x956>
 800964c:	9907      	ldr	r1, [sp, #28]
 800964e:	430b      	orrs	r3, r1
 8009650:	9908      	ldr	r1, [sp, #32]
 8009652:	430b      	orrs	r3, r1
 8009654:	d120      	bne.n	8009698 <_dtoa_r+0x998>
 8009656:	2a00      	cmp	r2, #0
 8009658:	ddee      	ble.n	8009638 <_dtoa_r+0x938>
 800965a:	9901      	ldr	r1, [sp, #4]
 800965c:	2201      	movs	r2, #1
 800965e:	4648      	mov	r0, r9
 8009660:	f000 fb46 	bl	8009cf0 <__lshift>
 8009664:	4621      	mov	r1, r4
 8009666:	9001      	str	r0, [sp, #4]
 8009668:	f000 fbae 	bl	8009dc8 <__mcmp>
 800966c:	2800      	cmp	r0, #0
 800966e:	dc03      	bgt.n	8009678 <_dtoa_r+0x978>
 8009670:	d1e2      	bne.n	8009638 <_dtoa_r+0x938>
 8009672:	f01a 0f01 	tst.w	sl, #1
 8009676:	d0df      	beq.n	8009638 <_dtoa_r+0x938>
 8009678:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800967c:	d1d9      	bne.n	8009632 <_dtoa_r+0x932>
 800967e:	2339      	movs	r3, #57	@ 0x39
 8009680:	f88b 3000 	strb.w	r3, [fp]
 8009684:	4633      	mov	r3, r6
 8009686:	461e      	mov	r6, r3
 8009688:	3b01      	subs	r3, #1
 800968a:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800968e:	2a39      	cmp	r2, #57	@ 0x39
 8009690:	d053      	beq.n	800973a <_dtoa_r+0xa3a>
 8009692:	3201      	adds	r2, #1
 8009694:	701a      	strb	r2, [r3, #0]
 8009696:	e60c      	b.n	80092b2 <_dtoa_r+0x5b2>
 8009698:	2a00      	cmp	r2, #0
 800969a:	dd07      	ble.n	80096ac <_dtoa_r+0x9ac>
 800969c:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80096a0:	d0ed      	beq.n	800967e <_dtoa_r+0x97e>
 80096a2:	f10a 0301 	add.w	r3, sl, #1
 80096a6:	f88b 3000 	strb.w	r3, [fp]
 80096aa:	e602      	b.n	80092b2 <_dtoa_r+0x5b2>
 80096ac:	9b05      	ldr	r3, [sp, #20]
 80096ae:	9a05      	ldr	r2, [sp, #20]
 80096b0:	f803 ac01 	strb.w	sl, [r3, #-1]
 80096b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096b6:	4293      	cmp	r3, r2
 80096b8:	d029      	beq.n	800970e <_dtoa_r+0xa0e>
 80096ba:	9901      	ldr	r1, [sp, #4]
 80096bc:	2300      	movs	r3, #0
 80096be:	220a      	movs	r2, #10
 80096c0:	4648      	mov	r0, r9
 80096c2:	f000 f91f 	bl	8009904 <__multadd>
 80096c6:	45a8      	cmp	r8, r5
 80096c8:	9001      	str	r0, [sp, #4]
 80096ca:	f04f 0300 	mov.w	r3, #0
 80096ce:	f04f 020a 	mov.w	r2, #10
 80096d2:	4641      	mov	r1, r8
 80096d4:	4648      	mov	r0, r9
 80096d6:	d107      	bne.n	80096e8 <_dtoa_r+0x9e8>
 80096d8:	f000 f914 	bl	8009904 <__multadd>
 80096dc:	4680      	mov	r8, r0
 80096de:	4605      	mov	r5, r0
 80096e0:	9b05      	ldr	r3, [sp, #20]
 80096e2:	3301      	adds	r3, #1
 80096e4:	9305      	str	r3, [sp, #20]
 80096e6:	e775      	b.n	80095d4 <_dtoa_r+0x8d4>
 80096e8:	f000 f90c 	bl	8009904 <__multadd>
 80096ec:	4629      	mov	r1, r5
 80096ee:	4680      	mov	r8, r0
 80096f0:	2300      	movs	r3, #0
 80096f2:	220a      	movs	r2, #10
 80096f4:	4648      	mov	r0, r9
 80096f6:	f000 f905 	bl	8009904 <__multadd>
 80096fa:	4605      	mov	r5, r0
 80096fc:	e7f0      	b.n	80096e0 <_dtoa_r+0x9e0>
 80096fe:	f1bb 0f00 	cmp.w	fp, #0
 8009702:	bfcc      	ite	gt
 8009704:	465e      	movgt	r6, fp
 8009706:	2601      	movle	r6, #1
 8009708:	443e      	add	r6, r7
 800970a:	f04f 0800 	mov.w	r8, #0
 800970e:	9901      	ldr	r1, [sp, #4]
 8009710:	2201      	movs	r2, #1
 8009712:	4648      	mov	r0, r9
 8009714:	f000 faec 	bl	8009cf0 <__lshift>
 8009718:	4621      	mov	r1, r4
 800971a:	9001      	str	r0, [sp, #4]
 800971c:	f000 fb54 	bl	8009dc8 <__mcmp>
 8009720:	2800      	cmp	r0, #0
 8009722:	dcaf      	bgt.n	8009684 <_dtoa_r+0x984>
 8009724:	d102      	bne.n	800972c <_dtoa_r+0xa2c>
 8009726:	f01a 0f01 	tst.w	sl, #1
 800972a:	d1ab      	bne.n	8009684 <_dtoa_r+0x984>
 800972c:	4633      	mov	r3, r6
 800972e:	461e      	mov	r6, r3
 8009730:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009734:	2a30      	cmp	r2, #48	@ 0x30
 8009736:	d0fa      	beq.n	800972e <_dtoa_r+0xa2e>
 8009738:	e5bb      	b.n	80092b2 <_dtoa_r+0x5b2>
 800973a:	429f      	cmp	r7, r3
 800973c:	d1a3      	bne.n	8009686 <_dtoa_r+0x986>
 800973e:	9b04      	ldr	r3, [sp, #16]
 8009740:	3301      	adds	r3, #1
 8009742:	9304      	str	r3, [sp, #16]
 8009744:	2331      	movs	r3, #49	@ 0x31
 8009746:	703b      	strb	r3, [r7, #0]
 8009748:	e5b3      	b.n	80092b2 <_dtoa_r+0x5b2>
 800974a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800974c:	4f16      	ldr	r7, [pc, #88]	@ (80097a8 <_dtoa_r+0xaa8>)
 800974e:	b11b      	cbz	r3, 8009758 <_dtoa_r+0xa58>
 8009750:	f107 0308 	add.w	r3, r7, #8
 8009754:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8009756:	6013      	str	r3, [r2, #0]
 8009758:	4638      	mov	r0, r7
 800975a:	b011      	add	sp, #68	@ 0x44
 800975c:	ecbd 8b02 	vpop	{d8}
 8009760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009764:	9b07      	ldr	r3, [sp, #28]
 8009766:	2b01      	cmp	r3, #1
 8009768:	f77f ae36 	ble.w	80093d8 <_dtoa_r+0x6d8>
 800976c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800976e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009770:	2001      	movs	r0, #1
 8009772:	e656      	b.n	8009422 <_dtoa_r+0x722>
 8009774:	f1bb 0f00 	cmp.w	fp, #0
 8009778:	f77f aed7 	ble.w	800952a <_dtoa_r+0x82a>
 800977c:	463e      	mov	r6, r7
 800977e:	9801      	ldr	r0, [sp, #4]
 8009780:	4621      	mov	r1, r4
 8009782:	f7ff fa33 	bl	8008bec <quorem>
 8009786:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800978a:	f806 ab01 	strb.w	sl, [r6], #1
 800978e:	1bf2      	subs	r2, r6, r7
 8009790:	4593      	cmp	fp, r2
 8009792:	ddb4      	ble.n	80096fe <_dtoa_r+0x9fe>
 8009794:	9901      	ldr	r1, [sp, #4]
 8009796:	2300      	movs	r3, #0
 8009798:	220a      	movs	r2, #10
 800979a:	4648      	mov	r0, r9
 800979c:	f000 f8b2 	bl	8009904 <__multadd>
 80097a0:	9001      	str	r0, [sp, #4]
 80097a2:	e7ec      	b.n	800977e <_dtoa_r+0xa7e>
 80097a4:	0800c04d 	.word	0x0800c04d
 80097a8:	0800bfd1 	.word	0x0800bfd1

080097ac <_free_r>:
 80097ac:	b538      	push	{r3, r4, r5, lr}
 80097ae:	4605      	mov	r5, r0
 80097b0:	2900      	cmp	r1, #0
 80097b2:	d041      	beq.n	8009838 <_free_r+0x8c>
 80097b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097b8:	1f0c      	subs	r4, r1, #4
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	bfb8      	it	lt
 80097be:	18e4      	addlt	r4, r4, r3
 80097c0:	f7fe f9fe 	bl	8007bc0 <__malloc_lock>
 80097c4:	4a1d      	ldr	r2, [pc, #116]	@ (800983c <_free_r+0x90>)
 80097c6:	6813      	ldr	r3, [r2, #0]
 80097c8:	b933      	cbnz	r3, 80097d8 <_free_r+0x2c>
 80097ca:	6063      	str	r3, [r4, #4]
 80097cc:	6014      	str	r4, [r2, #0]
 80097ce:	4628      	mov	r0, r5
 80097d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80097d4:	f7fe b9fa 	b.w	8007bcc <__malloc_unlock>
 80097d8:	42a3      	cmp	r3, r4
 80097da:	d908      	bls.n	80097ee <_free_r+0x42>
 80097dc:	6820      	ldr	r0, [r4, #0]
 80097de:	1821      	adds	r1, r4, r0
 80097e0:	428b      	cmp	r3, r1
 80097e2:	bf01      	itttt	eq
 80097e4:	6819      	ldreq	r1, [r3, #0]
 80097e6:	685b      	ldreq	r3, [r3, #4]
 80097e8:	1809      	addeq	r1, r1, r0
 80097ea:	6021      	streq	r1, [r4, #0]
 80097ec:	e7ed      	b.n	80097ca <_free_r+0x1e>
 80097ee:	461a      	mov	r2, r3
 80097f0:	685b      	ldr	r3, [r3, #4]
 80097f2:	b10b      	cbz	r3, 80097f8 <_free_r+0x4c>
 80097f4:	42a3      	cmp	r3, r4
 80097f6:	d9fa      	bls.n	80097ee <_free_r+0x42>
 80097f8:	6811      	ldr	r1, [r2, #0]
 80097fa:	1850      	adds	r0, r2, r1
 80097fc:	42a0      	cmp	r0, r4
 80097fe:	d10b      	bne.n	8009818 <_free_r+0x6c>
 8009800:	6820      	ldr	r0, [r4, #0]
 8009802:	4401      	add	r1, r0
 8009804:	1850      	adds	r0, r2, r1
 8009806:	4283      	cmp	r3, r0
 8009808:	6011      	str	r1, [r2, #0]
 800980a:	d1e0      	bne.n	80097ce <_free_r+0x22>
 800980c:	6818      	ldr	r0, [r3, #0]
 800980e:	685b      	ldr	r3, [r3, #4]
 8009810:	6053      	str	r3, [r2, #4]
 8009812:	4408      	add	r0, r1
 8009814:	6010      	str	r0, [r2, #0]
 8009816:	e7da      	b.n	80097ce <_free_r+0x22>
 8009818:	d902      	bls.n	8009820 <_free_r+0x74>
 800981a:	230c      	movs	r3, #12
 800981c:	602b      	str	r3, [r5, #0]
 800981e:	e7d6      	b.n	80097ce <_free_r+0x22>
 8009820:	6820      	ldr	r0, [r4, #0]
 8009822:	1821      	adds	r1, r4, r0
 8009824:	428b      	cmp	r3, r1
 8009826:	bf04      	itt	eq
 8009828:	6819      	ldreq	r1, [r3, #0]
 800982a:	685b      	ldreq	r3, [r3, #4]
 800982c:	6063      	str	r3, [r4, #4]
 800982e:	bf04      	itt	eq
 8009830:	1809      	addeq	r1, r1, r0
 8009832:	6021      	streq	r1, [r4, #0]
 8009834:	6054      	str	r4, [r2, #4]
 8009836:	e7ca      	b.n	80097ce <_free_r+0x22>
 8009838:	bd38      	pop	{r3, r4, r5, pc}
 800983a:	bf00      	nop
 800983c:	20000438 	.word	0x20000438

08009840 <_Balloc>:
 8009840:	b570      	push	{r4, r5, r6, lr}
 8009842:	69c6      	ldr	r6, [r0, #28]
 8009844:	4604      	mov	r4, r0
 8009846:	460d      	mov	r5, r1
 8009848:	b976      	cbnz	r6, 8009868 <_Balloc+0x28>
 800984a:	2010      	movs	r0, #16
 800984c:	f7fe f90e 	bl	8007a6c <malloc>
 8009850:	4602      	mov	r2, r0
 8009852:	61e0      	str	r0, [r4, #28]
 8009854:	b920      	cbnz	r0, 8009860 <_Balloc+0x20>
 8009856:	4b18      	ldr	r3, [pc, #96]	@ (80098b8 <_Balloc+0x78>)
 8009858:	4818      	ldr	r0, [pc, #96]	@ (80098bc <_Balloc+0x7c>)
 800985a:	216b      	movs	r1, #107	@ 0x6b
 800985c:	f001 fd0c 	bl	800b278 <__assert_func>
 8009860:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009864:	6006      	str	r6, [r0, #0]
 8009866:	60c6      	str	r6, [r0, #12]
 8009868:	69e6      	ldr	r6, [r4, #28]
 800986a:	68f3      	ldr	r3, [r6, #12]
 800986c:	b183      	cbz	r3, 8009890 <_Balloc+0x50>
 800986e:	69e3      	ldr	r3, [r4, #28]
 8009870:	68db      	ldr	r3, [r3, #12]
 8009872:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009876:	b9b8      	cbnz	r0, 80098a8 <_Balloc+0x68>
 8009878:	2101      	movs	r1, #1
 800987a:	fa01 f605 	lsl.w	r6, r1, r5
 800987e:	1d72      	adds	r2, r6, #5
 8009880:	0092      	lsls	r2, r2, #2
 8009882:	4620      	mov	r0, r4
 8009884:	f001 fd16 	bl	800b2b4 <_calloc_r>
 8009888:	b160      	cbz	r0, 80098a4 <_Balloc+0x64>
 800988a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800988e:	e00e      	b.n	80098ae <_Balloc+0x6e>
 8009890:	2221      	movs	r2, #33	@ 0x21
 8009892:	2104      	movs	r1, #4
 8009894:	4620      	mov	r0, r4
 8009896:	f001 fd0d 	bl	800b2b4 <_calloc_r>
 800989a:	69e3      	ldr	r3, [r4, #28]
 800989c:	60f0      	str	r0, [r6, #12]
 800989e:	68db      	ldr	r3, [r3, #12]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d1e4      	bne.n	800986e <_Balloc+0x2e>
 80098a4:	2000      	movs	r0, #0
 80098a6:	bd70      	pop	{r4, r5, r6, pc}
 80098a8:	6802      	ldr	r2, [r0, #0]
 80098aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80098ae:	2300      	movs	r3, #0
 80098b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80098b4:	e7f7      	b.n	80098a6 <_Balloc+0x66>
 80098b6:	bf00      	nop
 80098b8:	0800bfde 	.word	0x0800bfde
 80098bc:	0800c05e 	.word	0x0800c05e

080098c0 <_Bfree>:
 80098c0:	b570      	push	{r4, r5, r6, lr}
 80098c2:	69c6      	ldr	r6, [r0, #28]
 80098c4:	4605      	mov	r5, r0
 80098c6:	460c      	mov	r4, r1
 80098c8:	b976      	cbnz	r6, 80098e8 <_Bfree+0x28>
 80098ca:	2010      	movs	r0, #16
 80098cc:	f7fe f8ce 	bl	8007a6c <malloc>
 80098d0:	4602      	mov	r2, r0
 80098d2:	61e8      	str	r0, [r5, #28]
 80098d4:	b920      	cbnz	r0, 80098e0 <_Bfree+0x20>
 80098d6:	4b09      	ldr	r3, [pc, #36]	@ (80098fc <_Bfree+0x3c>)
 80098d8:	4809      	ldr	r0, [pc, #36]	@ (8009900 <_Bfree+0x40>)
 80098da:	218f      	movs	r1, #143	@ 0x8f
 80098dc:	f001 fccc 	bl	800b278 <__assert_func>
 80098e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80098e4:	6006      	str	r6, [r0, #0]
 80098e6:	60c6      	str	r6, [r0, #12]
 80098e8:	b13c      	cbz	r4, 80098fa <_Bfree+0x3a>
 80098ea:	69eb      	ldr	r3, [r5, #28]
 80098ec:	6862      	ldr	r2, [r4, #4]
 80098ee:	68db      	ldr	r3, [r3, #12]
 80098f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80098f4:	6021      	str	r1, [r4, #0]
 80098f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80098fa:	bd70      	pop	{r4, r5, r6, pc}
 80098fc:	0800bfde 	.word	0x0800bfde
 8009900:	0800c05e 	.word	0x0800c05e

08009904 <__multadd>:
 8009904:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009908:	690d      	ldr	r5, [r1, #16]
 800990a:	4607      	mov	r7, r0
 800990c:	460c      	mov	r4, r1
 800990e:	461e      	mov	r6, r3
 8009910:	f101 0c14 	add.w	ip, r1, #20
 8009914:	2000      	movs	r0, #0
 8009916:	f8dc 3000 	ldr.w	r3, [ip]
 800991a:	b299      	uxth	r1, r3
 800991c:	fb02 6101 	mla	r1, r2, r1, r6
 8009920:	0c1e      	lsrs	r6, r3, #16
 8009922:	0c0b      	lsrs	r3, r1, #16
 8009924:	fb02 3306 	mla	r3, r2, r6, r3
 8009928:	b289      	uxth	r1, r1
 800992a:	3001      	adds	r0, #1
 800992c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009930:	4285      	cmp	r5, r0
 8009932:	f84c 1b04 	str.w	r1, [ip], #4
 8009936:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800993a:	dcec      	bgt.n	8009916 <__multadd+0x12>
 800993c:	b30e      	cbz	r6, 8009982 <__multadd+0x7e>
 800993e:	68a3      	ldr	r3, [r4, #8]
 8009940:	42ab      	cmp	r3, r5
 8009942:	dc19      	bgt.n	8009978 <__multadd+0x74>
 8009944:	6861      	ldr	r1, [r4, #4]
 8009946:	4638      	mov	r0, r7
 8009948:	3101      	adds	r1, #1
 800994a:	f7ff ff79 	bl	8009840 <_Balloc>
 800994e:	4680      	mov	r8, r0
 8009950:	b928      	cbnz	r0, 800995e <__multadd+0x5a>
 8009952:	4602      	mov	r2, r0
 8009954:	4b0c      	ldr	r3, [pc, #48]	@ (8009988 <__multadd+0x84>)
 8009956:	480d      	ldr	r0, [pc, #52]	@ (800998c <__multadd+0x88>)
 8009958:	21ba      	movs	r1, #186	@ 0xba
 800995a:	f001 fc8d 	bl	800b278 <__assert_func>
 800995e:	6922      	ldr	r2, [r4, #16]
 8009960:	3202      	adds	r2, #2
 8009962:	f104 010c 	add.w	r1, r4, #12
 8009966:	0092      	lsls	r2, r2, #2
 8009968:	300c      	adds	r0, #12
 800996a:	f7ff f92b 	bl	8008bc4 <memcpy>
 800996e:	4621      	mov	r1, r4
 8009970:	4638      	mov	r0, r7
 8009972:	f7ff ffa5 	bl	80098c0 <_Bfree>
 8009976:	4644      	mov	r4, r8
 8009978:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800997c:	3501      	adds	r5, #1
 800997e:	615e      	str	r6, [r3, #20]
 8009980:	6125      	str	r5, [r4, #16]
 8009982:	4620      	mov	r0, r4
 8009984:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009988:	0800c04d 	.word	0x0800c04d
 800998c:	0800c05e 	.word	0x0800c05e

08009990 <__s2b>:
 8009990:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009994:	460c      	mov	r4, r1
 8009996:	4615      	mov	r5, r2
 8009998:	461f      	mov	r7, r3
 800999a:	2209      	movs	r2, #9
 800999c:	3308      	adds	r3, #8
 800999e:	4606      	mov	r6, r0
 80099a0:	fb93 f3f2 	sdiv	r3, r3, r2
 80099a4:	2100      	movs	r1, #0
 80099a6:	2201      	movs	r2, #1
 80099a8:	429a      	cmp	r2, r3
 80099aa:	db09      	blt.n	80099c0 <__s2b+0x30>
 80099ac:	4630      	mov	r0, r6
 80099ae:	f7ff ff47 	bl	8009840 <_Balloc>
 80099b2:	b940      	cbnz	r0, 80099c6 <__s2b+0x36>
 80099b4:	4602      	mov	r2, r0
 80099b6:	4b19      	ldr	r3, [pc, #100]	@ (8009a1c <__s2b+0x8c>)
 80099b8:	4819      	ldr	r0, [pc, #100]	@ (8009a20 <__s2b+0x90>)
 80099ba:	21d3      	movs	r1, #211	@ 0xd3
 80099bc:	f001 fc5c 	bl	800b278 <__assert_func>
 80099c0:	0052      	lsls	r2, r2, #1
 80099c2:	3101      	adds	r1, #1
 80099c4:	e7f0      	b.n	80099a8 <__s2b+0x18>
 80099c6:	9b08      	ldr	r3, [sp, #32]
 80099c8:	6143      	str	r3, [r0, #20]
 80099ca:	2d09      	cmp	r5, #9
 80099cc:	f04f 0301 	mov.w	r3, #1
 80099d0:	6103      	str	r3, [r0, #16]
 80099d2:	dd16      	ble.n	8009a02 <__s2b+0x72>
 80099d4:	f104 0909 	add.w	r9, r4, #9
 80099d8:	46c8      	mov	r8, r9
 80099da:	442c      	add	r4, r5
 80099dc:	f818 3b01 	ldrb.w	r3, [r8], #1
 80099e0:	4601      	mov	r1, r0
 80099e2:	3b30      	subs	r3, #48	@ 0x30
 80099e4:	220a      	movs	r2, #10
 80099e6:	4630      	mov	r0, r6
 80099e8:	f7ff ff8c 	bl	8009904 <__multadd>
 80099ec:	45a0      	cmp	r8, r4
 80099ee:	d1f5      	bne.n	80099dc <__s2b+0x4c>
 80099f0:	f1a5 0408 	sub.w	r4, r5, #8
 80099f4:	444c      	add	r4, r9
 80099f6:	1b2d      	subs	r5, r5, r4
 80099f8:	1963      	adds	r3, r4, r5
 80099fa:	42bb      	cmp	r3, r7
 80099fc:	db04      	blt.n	8009a08 <__s2b+0x78>
 80099fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a02:	340a      	adds	r4, #10
 8009a04:	2509      	movs	r5, #9
 8009a06:	e7f6      	b.n	80099f6 <__s2b+0x66>
 8009a08:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009a0c:	4601      	mov	r1, r0
 8009a0e:	3b30      	subs	r3, #48	@ 0x30
 8009a10:	220a      	movs	r2, #10
 8009a12:	4630      	mov	r0, r6
 8009a14:	f7ff ff76 	bl	8009904 <__multadd>
 8009a18:	e7ee      	b.n	80099f8 <__s2b+0x68>
 8009a1a:	bf00      	nop
 8009a1c:	0800c04d 	.word	0x0800c04d
 8009a20:	0800c05e 	.word	0x0800c05e

08009a24 <__hi0bits>:
 8009a24:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009a28:	4603      	mov	r3, r0
 8009a2a:	bf36      	itet	cc
 8009a2c:	0403      	lslcc	r3, r0, #16
 8009a2e:	2000      	movcs	r0, #0
 8009a30:	2010      	movcc	r0, #16
 8009a32:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009a36:	bf3c      	itt	cc
 8009a38:	021b      	lslcc	r3, r3, #8
 8009a3a:	3008      	addcc	r0, #8
 8009a3c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009a40:	bf3c      	itt	cc
 8009a42:	011b      	lslcc	r3, r3, #4
 8009a44:	3004      	addcc	r0, #4
 8009a46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a4a:	bf3c      	itt	cc
 8009a4c:	009b      	lslcc	r3, r3, #2
 8009a4e:	3002      	addcc	r0, #2
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	db05      	blt.n	8009a60 <__hi0bits+0x3c>
 8009a54:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009a58:	f100 0001 	add.w	r0, r0, #1
 8009a5c:	bf08      	it	eq
 8009a5e:	2020      	moveq	r0, #32
 8009a60:	4770      	bx	lr

08009a62 <__lo0bits>:
 8009a62:	6803      	ldr	r3, [r0, #0]
 8009a64:	4602      	mov	r2, r0
 8009a66:	f013 0007 	ands.w	r0, r3, #7
 8009a6a:	d00b      	beq.n	8009a84 <__lo0bits+0x22>
 8009a6c:	07d9      	lsls	r1, r3, #31
 8009a6e:	d421      	bmi.n	8009ab4 <__lo0bits+0x52>
 8009a70:	0798      	lsls	r0, r3, #30
 8009a72:	bf49      	itett	mi
 8009a74:	085b      	lsrmi	r3, r3, #1
 8009a76:	089b      	lsrpl	r3, r3, #2
 8009a78:	2001      	movmi	r0, #1
 8009a7a:	6013      	strmi	r3, [r2, #0]
 8009a7c:	bf5c      	itt	pl
 8009a7e:	6013      	strpl	r3, [r2, #0]
 8009a80:	2002      	movpl	r0, #2
 8009a82:	4770      	bx	lr
 8009a84:	b299      	uxth	r1, r3
 8009a86:	b909      	cbnz	r1, 8009a8c <__lo0bits+0x2a>
 8009a88:	0c1b      	lsrs	r3, r3, #16
 8009a8a:	2010      	movs	r0, #16
 8009a8c:	b2d9      	uxtb	r1, r3
 8009a8e:	b909      	cbnz	r1, 8009a94 <__lo0bits+0x32>
 8009a90:	3008      	adds	r0, #8
 8009a92:	0a1b      	lsrs	r3, r3, #8
 8009a94:	0719      	lsls	r1, r3, #28
 8009a96:	bf04      	itt	eq
 8009a98:	091b      	lsreq	r3, r3, #4
 8009a9a:	3004      	addeq	r0, #4
 8009a9c:	0799      	lsls	r1, r3, #30
 8009a9e:	bf04      	itt	eq
 8009aa0:	089b      	lsreq	r3, r3, #2
 8009aa2:	3002      	addeq	r0, #2
 8009aa4:	07d9      	lsls	r1, r3, #31
 8009aa6:	d403      	bmi.n	8009ab0 <__lo0bits+0x4e>
 8009aa8:	085b      	lsrs	r3, r3, #1
 8009aaa:	f100 0001 	add.w	r0, r0, #1
 8009aae:	d003      	beq.n	8009ab8 <__lo0bits+0x56>
 8009ab0:	6013      	str	r3, [r2, #0]
 8009ab2:	4770      	bx	lr
 8009ab4:	2000      	movs	r0, #0
 8009ab6:	4770      	bx	lr
 8009ab8:	2020      	movs	r0, #32
 8009aba:	4770      	bx	lr

08009abc <__i2b>:
 8009abc:	b510      	push	{r4, lr}
 8009abe:	460c      	mov	r4, r1
 8009ac0:	2101      	movs	r1, #1
 8009ac2:	f7ff febd 	bl	8009840 <_Balloc>
 8009ac6:	4602      	mov	r2, r0
 8009ac8:	b928      	cbnz	r0, 8009ad6 <__i2b+0x1a>
 8009aca:	4b05      	ldr	r3, [pc, #20]	@ (8009ae0 <__i2b+0x24>)
 8009acc:	4805      	ldr	r0, [pc, #20]	@ (8009ae4 <__i2b+0x28>)
 8009ace:	f240 1145 	movw	r1, #325	@ 0x145
 8009ad2:	f001 fbd1 	bl	800b278 <__assert_func>
 8009ad6:	2301      	movs	r3, #1
 8009ad8:	6144      	str	r4, [r0, #20]
 8009ada:	6103      	str	r3, [r0, #16]
 8009adc:	bd10      	pop	{r4, pc}
 8009ade:	bf00      	nop
 8009ae0:	0800c04d 	.word	0x0800c04d
 8009ae4:	0800c05e 	.word	0x0800c05e

08009ae8 <__multiply>:
 8009ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009aec:	4614      	mov	r4, r2
 8009aee:	690a      	ldr	r2, [r1, #16]
 8009af0:	6923      	ldr	r3, [r4, #16]
 8009af2:	429a      	cmp	r2, r3
 8009af4:	bfa8      	it	ge
 8009af6:	4623      	movge	r3, r4
 8009af8:	460f      	mov	r7, r1
 8009afa:	bfa4      	itt	ge
 8009afc:	460c      	movge	r4, r1
 8009afe:	461f      	movge	r7, r3
 8009b00:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009b04:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009b08:	68a3      	ldr	r3, [r4, #8]
 8009b0a:	6861      	ldr	r1, [r4, #4]
 8009b0c:	eb0a 0609 	add.w	r6, sl, r9
 8009b10:	42b3      	cmp	r3, r6
 8009b12:	b085      	sub	sp, #20
 8009b14:	bfb8      	it	lt
 8009b16:	3101      	addlt	r1, #1
 8009b18:	f7ff fe92 	bl	8009840 <_Balloc>
 8009b1c:	b930      	cbnz	r0, 8009b2c <__multiply+0x44>
 8009b1e:	4602      	mov	r2, r0
 8009b20:	4b44      	ldr	r3, [pc, #272]	@ (8009c34 <__multiply+0x14c>)
 8009b22:	4845      	ldr	r0, [pc, #276]	@ (8009c38 <__multiply+0x150>)
 8009b24:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009b28:	f001 fba6 	bl	800b278 <__assert_func>
 8009b2c:	f100 0514 	add.w	r5, r0, #20
 8009b30:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009b34:	462b      	mov	r3, r5
 8009b36:	2200      	movs	r2, #0
 8009b38:	4543      	cmp	r3, r8
 8009b3a:	d321      	bcc.n	8009b80 <__multiply+0x98>
 8009b3c:	f107 0114 	add.w	r1, r7, #20
 8009b40:	f104 0214 	add.w	r2, r4, #20
 8009b44:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009b48:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009b4c:	9302      	str	r3, [sp, #8]
 8009b4e:	1b13      	subs	r3, r2, r4
 8009b50:	3b15      	subs	r3, #21
 8009b52:	f023 0303 	bic.w	r3, r3, #3
 8009b56:	3304      	adds	r3, #4
 8009b58:	f104 0715 	add.w	r7, r4, #21
 8009b5c:	42ba      	cmp	r2, r7
 8009b5e:	bf38      	it	cc
 8009b60:	2304      	movcc	r3, #4
 8009b62:	9301      	str	r3, [sp, #4]
 8009b64:	9b02      	ldr	r3, [sp, #8]
 8009b66:	9103      	str	r1, [sp, #12]
 8009b68:	428b      	cmp	r3, r1
 8009b6a:	d80c      	bhi.n	8009b86 <__multiply+0x9e>
 8009b6c:	2e00      	cmp	r6, #0
 8009b6e:	dd03      	ble.n	8009b78 <__multiply+0x90>
 8009b70:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d05b      	beq.n	8009c30 <__multiply+0x148>
 8009b78:	6106      	str	r6, [r0, #16]
 8009b7a:	b005      	add	sp, #20
 8009b7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b80:	f843 2b04 	str.w	r2, [r3], #4
 8009b84:	e7d8      	b.n	8009b38 <__multiply+0x50>
 8009b86:	f8b1 a000 	ldrh.w	sl, [r1]
 8009b8a:	f1ba 0f00 	cmp.w	sl, #0
 8009b8e:	d024      	beq.n	8009bda <__multiply+0xf2>
 8009b90:	f104 0e14 	add.w	lr, r4, #20
 8009b94:	46a9      	mov	r9, r5
 8009b96:	f04f 0c00 	mov.w	ip, #0
 8009b9a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009b9e:	f8d9 3000 	ldr.w	r3, [r9]
 8009ba2:	fa1f fb87 	uxth.w	fp, r7
 8009ba6:	b29b      	uxth	r3, r3
 8009ba8:	fb0a 330b 	mla	r3, sl, fp, r3
 8009bac:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8009bb0:	f8d9 7000 	ldr.w	r7, [r9]
 8009bb4:	4463      	add	r3, ip
 8009bb6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009bba:	fb0a c70b 	mla	r7, sl, fp, ip
 8009bbe:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8009bc2:	b29b      	uxth	r3, r3
 8009bc4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009bc8:	4572      	cmp	r2, lr
 8009bca:	f849 3b04 	str.w	r3, [r9], #4
 8009bce:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009bd2:	d8e2      	bhi.n	8009b9a <__multiply+0xb2>
 8009bd4:	9b01      	ldr	r3, [sp, #4]
 8009bd6:	f845 c003 	str.w	ip, [r5, r3]
 8009bda:	9b03      	ldr	r3, [sp, #12]
 8009bdc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009be0:	3104      	adds	r1, #4
 8009be2:	f1b9 0f00 	cmp.w	r9, #0
 8009be6:	d021      	beq.n	8009c2c <__multiply+0x144>
 8009be8:	682b      	ldr	r3, [r5, #0]
 8009bea:	f104 0c14 	add.w	ip, r4, #20
 8009bee:	46ae      	mov	lr, r5
 8009bf0:	f04f 0a00 	mov.w	sl, #0
 8009bf4:	f8bc b000 	ldrh.w	fp, [ip]
 8009bf8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009bfc:	fb09 770b 	mla	r7, r9, fp, r7
 8009c00:	4457      	add	r7, sl
 8009c02:	b29b      	uxth	r3, r3
 8009c04:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009c08:	f84e 3b04 	str.w	r3, [lr], #4
 8009c0c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009c10:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009c14:	f8be 3000 	ldrh.w	r3, [lr]
 8009c18:	fb09 330a 	mla	r3, r9, sl, r3
 8009c1c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009c20:	4562      	cmp	r2, ip
 8009c22:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009c26:	d8e5      	bhi.n	8009bf4 <__multiply+0x10c>
 8009c28:	9f01      	ldr	r7, [sp, #4]
 8009c2a:	51eb      	str	r3, [r5, r7]
 8009c2c:	3504      	adds	r5, #4
 8009c2e:	e799      	b.n	8009b64 <__multiply+0x7c>
 8009c30:	3e01      	subs	r6, #1
 8009c32:	e79b      	b.n	8009b6c <__multiply+0x84>
 8009c34:	0800c04d 	.word	0x0800c04d
 8009c38:	0800c05e 	.word	0x0800c05e

08009c3c <__pow5mult>:
 8009c3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c40:	4615      	mov	r5, r2
 8009c42:	f012 0203 	ands.w	r2, r2, #3
 8009c46:	4607      	mov	r7, r0
 8009c48:	460e      	mov	r6, r1
 8009c4a:	d007      	beq.n	8009c5c <__pow5mult+0x20>
 8009c4c:	4c25      	ldr	r4, [pc, #148]	@ (8009ce4 <__pow5mult+0xa8>)
 8009c4e:	3a01      	subs	r2, #1
 8009c50:	2300      	movs	r3, #0
 8009c52:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009c56:	f7ff fe55 	bl	8009904 <__multadd>
 8009c5a:	4606      	mov	r6, r0
 8009c5c:	10ad      	asrs	r5, r5, #2
 8009c5e:	d03d      	beq.n	8009cdc <__pow5mult+0xa0>
 8009c60:	69fc      	ldr	r4, [r7, #28]
 8009c62:	b97c      	cbnz	r4, 8009c84 <__pow5mult+0x48>
 8009c64:	2010      	movs	r0, #16
 8009c66:	f7fd ff01 	bl	8007a6c <malloc>
 8009c6a:	4602      	mov	r2, r0
 8009c6c:	61f8      	str	r0, [r7, #28]
 8009c6e:	b928      	cbnz	r0, 8009c7c <__pow5mult+0x40>
 8009c70:	4b1d      	ldr	r3, [pc, #116]	@ (8009ce8 <__pow5mult+0xac>)
 8009c72:	481e      	ldr	r0, [pc, #120]	@ (8009cec <__pow5mult+0xb0>)
 8009c74:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009c78:	f001 fafe 	bl	800b278 <__assert_func>
 8009c7c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009c80:	6004      	str	r4, [r0, #0]
 8009c82:	60c4      	str	r4, [r0, #12]
 8009c84:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009c88:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009c8c:	b94c      	cbnz	r4, 8009ca2 <__pow5mult+0x66>
 8009c8e:	f240 2171 	movw	r1, #625	@ 0x271
 8009c92:	4638      	mov	r0, r7
 8009c94:	f7ff ff12 	bl	8009abc <__i2b>
 8009c98:	2300      	movs	r3, #0
 8009c9a:	f8c8 0008 	str.w	r0, [r8, #8]
 8009c9e:	4604      	mov	r4, r0
 8009ca0:	6003      	str	r3, [r0, #0]
 8009ca2:	f04f 0900 	mov.w	r9, #0
 8009ca6:	07eb      	lsls	r3, r5, #31
 8009ca8:	d50a      	bpl.n	8009cc0 <__pow5mult+0x84>
 8009caa:	4631      	mov	r1, r6
 8009cac:	4622      	mov	r2, r4
 8009cae:	4638      	mov	r0, r7
 8009cb0:	f7ff ff1a 	bl	8009ae8 <__multiply>
 8009cb4:	4631      	mov	r1, r6
 8009cb6:	4680      	mov	r8, r0
 8009cb8:	4638      	mov	r0, r7
 8009cba:	f7ff fe01 	bl	80098c0 <_Bfree>
 8009cbe:	4646      	mov	r6, r8
 8009cc0:	106d      	asrs	r5, r5, #1
 8009cc2:	d00b      	beq.n	8009cdc <__pow5mult+0xa0>
 8009cc4:	6820      	ldr	r0, [r4, #0]
 8009cc6:	b938      	cbnz	r0, 8009cd8 <__pow5mult+0x9c>
 8009cc8:	4622      	mov	r2, r4
 8009cca:	4621      	mov	r1, r4
 8009ccc:	4638      	mov	r0, r7
 8009cce:	f7ff ff0b 	bl	8009ae8 <__multiply>
 8009cd2:	6020      	str	r0, [r4, #0]
 8009cd4:	f8c0 9000 	str.w	r9, [r0]
 8009cd8:	4604      	mov	r4, r0
 8009cda:	e7e4      	b.n	8009ca6 <__pow5mult+0x6a>
 8009cdc:	4630      	mov	r0, r6
 8009cde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ce2:	bf00      	nop
 8009ce4:	0800c0b8 	.word	0x0800c0b8
 8009ce8:	0800bfde 	.word	0x0800bfde
 8009cec:	0800c05e 	.word	0x0800c05e

08009cf0 <__lshift>:
 8009cf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009cf4:	460c      	mov	r4, r1
 8009cf6:	6849      	ldr	r1, [r1, #4]
 8009cf8:	6923      	ldr	r3, [r4, #16]
 8009cfa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009cfe:	68a3      	ldr	r3, [r4, #8]
 8009d00:	4607      	mov	r7, r0
 8009d02:	4691      	mov	r9, r2
 8009d04:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009d08:	f108 0601 	add.w	r6, r8, #1
 8009d0c:	42b3      	cmp	r3, r6
 8009d0e:	db0b      	blt.n	8009d28 <__lshift+0x38>
 8009d10:	4638      	mov	r0, r7
 8009d12:	f7ff fd95 	bl	8009840 <_Balloc>
 8009d16:	4605      	mov	r5, r0
 8009d18:	b948      	cbnz	r0, 8009d2e <__lshift+0x3e>
 8009d1a:	4602      	mov	r2, r0
 8009d1c:	4b28      	ldr	r3, [pc, #160]	@ (8009dc0 <__lshift+0xd0>)
 8009d1e:	4829      	ldr	r0, [pc, #164]	@ (8009dc4 <__lshift+0xd4>)
 8009d20:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009d24:	f001 faa8 	bl	800b278 <__assert_func>
 8009d28:	3101      	adds	r1, #1
 8009d2a:	005b      	lsls	r3, r3, #1
 8009d2c:	e7ee      	b.n	8009d0c <__lshift+0x1c>
 8009d2e:	2300      	movs	r3, #0
 8009d30:	f100 0114 	add.w	r1, r0, #20
 8009d34:	f100 0210 	add.w	r2, r0, #16
 8009d38:	4618      	mov	r0, r3
 8009d3a:	4553      	cmp	r3, sl
 8009d3c:	db33      	blt.n	8009da6 <__lshift+0xb6>
 8009d3e:	6920      	ldr	r0, [r4, #16]
 8009d40:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009d44:	f104 0314 	add.w	r3, r4, #20
 8009d48:	f019 091f 	ands.w	r9, r9, #31
 8009d4c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009d50:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009d54:	d02b      	beq.n	8009dae <__lshift+0xbe>
 8009d56:	f1c9 0e20 	rsb	lr, r9, #32
 8009d5a:	468a      	mov	sl, r1
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	6818      	ldr	r0, [r3, #0]
 8009d60:	fa00 f009 	lsl.w	r0, r0, r9
 8009d64:	4310      	orrs	r0, r2
 8009d66:	f84a 0b04 	str.w	r0, [sl], #4
 8009d6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d6e:	459c      	cmp	ip, r3
 8009d70:	fa22 f20e 	lsr.w	r2, r2, lr
 8009d74:	d8f3      	bhi.n	8009d5e <__lshift+0x6e>
 8009d76:	ebac 0304 	sub.w	r3, ip, r4
 8009d7a:	3b15      	subs	r3, #21
 8009d7c:	f023 0303 	bic.w	r3, r3, #3
 8009d80:	3304      	adds	r3, #4
 8009d82:	f104 0015 	add.w	r0, r4, #21
 8009d86:	4584      	cmp	ip, r0
 8009d88:	bf38      	it	cc
 8009d8a:	2304      	movcc	r3, #4
 8009d8c:	50ca      	str	r2, [r1, r3]
 8009d8e:	b10a      	cbz	r2, 8009d94 <__lshift+0xa4>
 8009d90:	f108 0602 	add.w	r6, r8, #2
 8009d94:	3e01      	subs	r6, #1
 8009d96:	4638      	mov	r0, r7
 8009d98:	612e      	str	r6, [r5, #16]
 8009d9a:	4621      	mov	r1, r4
 8009d9c:	f7ff fd90 	bl	80098c0 <_Bfree>
 8009da0:	4628      	mov	r0, r5
 8009da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009da6:	f842 0f04 	str.w	r0, [r2, #4]!
 8009daa:	3301      	adds	r3, #1
 8009dac:	e7c5      	b.n	8009d3a <__lshift+0x4a>
 8009dae:	3904      	subs	r1, #4
 8009db0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009db4:	f841 2f04 	str.w	r2, [r1, #4]!
 8009db8:	459c      	cmp	ip, r3
 8009dba:	d8f9      	bhi.n	8009db0 <__lshift+0xc0>
 8009dbc:	e7ea      	b.n	8009d94 <__lshift+0xa4>
 8009dbe:	bf00      	nop
 8009dc0:	0800c04d 	.word	0x0800c04d
 8009dc4:	0800c05e 	.word	0x0800c05e

08009dc8 <__mcmp>:
 8009dc8:	690a      	ldr	r2, [r1, #16]
 8009dca:	4603      	mov	r3, r0
 8009dcc:	6900      	ldr	r0, [r0, #16]
 8009dce:	1a80      	subs	r0, r0, r2
 8009dd0:	b530      	push	{r4, r5, lr}
 8009dd2:	d10e      	bne.n	8009df2 <__mcmp+0x2a>
 8009dd4:	3314      	adds	r3, #20
 8009dd6:	3114      	adds	r1, #20
 8009dd8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009ddc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009de0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009de4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009de8:	4295      	cmp	r5, r2
 8009dea:	d003      	beq.n	8009df4 <__mcmp+0x2c>
 8009dec:	d205      	bcs.n	8009dfa <__mcmp+0x32>
 8009dee:	f04f 30ff 	mov.w	r0, #4294967295
 8009df2:	bd30      	pop	{r4, r5, pc}
 8009df4:	42a3      	cmp	r3, r4
 8009df6:	d3f3      	bcc.n	8009de0 <__mcmp+0x18>
 8009df8:	e7fb      	b.n	8009df2 <__mcmp+0x2a>
 8009dfa:	2001      	movs	r0, #1
 8009dfc:	e7f9      	b.n	8009df2 <__mcmp+0x2a>
	...

08009e00 <__mdiff>:
 8009e00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e04:	4689      	mov	r9, r1
 8009e06:	4606      	mov	r6, r0
 8009e08:	4611      	mov	r1, r2
 8009e0a:	4648      	mov	r0, r9
 8009e0c:	4614      	mov	r4, r2
 8009e0e:	f7ff ffdb 	bl	8009dc8 <__mcmp>
 8009e12:	1e05      	subs	r5, r0, #0
 8009e14:	d112      	bne.n	8009e3c <__mdiff+0x3c>
 8009e16:	4629      	mov	r1, r5
 8009e18:	4630      	mov	r0, r6
 8009e1a:	f7ff fd11 	bl	8009840 <_Balloc>
 8009e1e:	4602      	mov	r2, r0
 8009e20:	b928      	cbnz	r0, 8009e2e <__mdiff+0x2e>
 8009e22:	4b3f      	ldr	r3, [pc, #252]	@ (8009f20 <__mdiff+0x120>)
 8009e24:	f240 2137 	movw	r1, #567	@ 0x237
 8009e28:	483e      	ldr	r0, [pc, #248]	@ (8009f24 <__mdiff+0x124>)
 8009e2a:	f001 fa25 	bl	800b278 <__assert_func>
 8009e2e:	2301      	movs	r3, #1
 8009e30:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009e34:	4610      	mov	r0, r2
 8009e36:	b003      	add	sp, #12
 8009e38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e3c:	bfbc      	itt	lt
 8009e3e:	464b      	movlt	r3, r9
 8009e40:	46a1      	movlt	r9, r4
 8009e42:	4630      	mov	r0, r6
 8009e44:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009e48:	bfba      	itte	lt
 8009e4a:	461c      	movlt	r4, r3
 8009e4c:	2501      	movlt	r5, #1
 8009e4e:	2500      	movge	r5, #0
 8009e50:	f7ff fcf6 	bl	8009840 <_Balloc>
 8009e54:	4602      	mov	r2, r0
 8009e56:	b918      	cbnz	r0, 8009e60 <__mdiff+0x60>
 8009e58:	4b31      	ldr	r3, [pc, #196]	@ (8009f20 <__mdiff+0x120>)
 8009e5a:	f240 2145 	movw	r1, #581	@ 0x245
 8009e5e:	e7e3      	b.n	8009e28 <__mdiff+0x28>
 8009e60:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009e64:	6926      	ldr	r6, [r4, #16]
 8009e66:	60c5      	str	r5, [r0, #12]
 8009e68:	f109 0310 	add.w	r3, r9, #16
 8009e6c:	f109 0514 	add.w	r5, r9, #20
 8009e70:	f104 0e14 	add.w	lr, r4, #20
 8009e74:	f100 0b14 	add.w	fp, r0, #20
 8009e78:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009e7c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009e80:	9301      	str	r3, [sp, #4]
 8009e82:	46d9      	mov	r9, fp
 8009e84:	f04f 0c00 	mov.w	ip, #0
 8009e88:	9b01      	ldr	r3, [sp, #4]
 8009e8a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009e8e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009e92:	9301      	str	r3, [sp, #4]
 8009e94:	fa1f f38a 	uxth.w	r3, sl
 8009e98:	4619      	mov	r1, r3
 8009e9a:	b283      	uxth	r3, r0
 8009e9c:	1acb      	subs	r3, r1, r3
 8009e9e:	0c00      	lsrs	r0, r0, #16
 8009ea0:	4463      	add	r3, ip
 8009ea2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009ea6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009eaa:	b29b      	uxth	r3, r3
 8009eac:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009eb0:	4576      	cmp	r6, lr
 8009eb2:	f849 3b04 	str.w	r3, [r9], #4
 8009eb6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009eba:	d8e5      	bhi.n	8009e88 <__mdiff+0x88>
 8009ebc:	1b33      	subs	r3, r6, r4
 8009ebe:	3b15      	subs	r3, #21
 8009ec0:	f023 0303 	bic.w	r3, r3, #3
 8009ec4:	3415      	adds	r4, #21
 8009ec6:	3304      	adds	r3, #4
 8009ec8:	42a6      	cmp	r6, r4
 8009eca:	bf38      	it	cc
 8009ecc:	2304      	movcc	r3, #4
 8009ece:	441d      	add	r5, r3
 8009ed0:	445b      	add	r3, fp
 8009ed2:	461e      	mov	r6, r3
 8009ed4:	462c      	mov	r4, r5
 8009ed6:	4544      	cmp	r4, r8
 8009ed8:	d30e      	bcc.n	8009ef8 <__mdiff+0xf8>
 8009eda:	f108 0103 	add.w	r1, r8, #3
 8009ede:	1b49      	subs	r1, r1, r5
 8009ee0:	f021 0103 	bic.w	r1, r1, #3
 8009ee4:	3d03      	subs	r5, #3
 8009ee6:	45a8      	cmp	r8, r5
 8009ee8:	bf38      	it	cc
 8009eea:	2100      	movcc	r1, #0
 8009eec:	440b      	add	r3, r1
 8009eee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009ef2:	b191      	cbz	r1, 8009f1a <__mdiff+0x11a>
 8009ef4:	6117      	str	r7, [r2, #16]
 8009ef6:	e79d      	b.n	8009e34 <__mdiff+0x34>
 8009ef8:	f854 1b04 	ldr.w	r1, [r4], #4
 8009efc:	46e6      	mov	lr, ip
 8009efe:	0c08      	lsrs	r0, r1, #16
 8009f00:	fa1c fc81 	uxtah	ip, ip, r1
 8009f04:	4471      	add	r1, lr
 8009f06:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009f0a:	b289      	uxth	r1, r1
 8009f0c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009f10:	f846 1b04 	str.w	r1, [r6], #4
 8009f14:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009f18:	e7dd      	b.n	8009ed6 <__mdiff+0xd6>
 8009f1a:	3f01      	subs	r7, #1
 8009f1c:	e7e7      	b.n	8009eee <__mdiff+0xee>
 8009f1e:	bf00      	nop
 8009f20:	0800c04d 	.word	0x0800c04d
 8009f24:	0800c05e 	.word	0x0800c05e

08009f28 <__ulp>:
 8009f28:	b082      	sub	sp, #8
 8009f2a:	ed8d 0b00 	vstr	d0, [sp]
 8009f2e:	9a01      	ldr	r2, [sp, #4]
 8009f30:	4b0f      	ldr	r3, [pc, #60]	@ (8009f70 <__ulp+0x48>)
 8009f32:	4013      	ands	r3, r2
 8009f34:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	dc08      	bgt.n	8009f4e <__ulp+0x26>
 8009f3c:	425b      	negs	r3, r3
 8009f3e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009f42:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009f46:	da04      	bge.n	8009f52 <__ulp+0x2a>
 8009f48:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009f4c:	4113      	asrs	r3, r2
 8009f4e:	2200      	movs	r2, #0
 8009f50:	e008      	b.n	8009f64 <__ulp+0x3c>
 8009f52:	f1a2 0314 	sub.w	r3, r2, #20
 8009f56:	2b1e      	cmp	r3, #30
 8009f58:	bfda      	itte	le
 8009f5a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009f5e:	40da      	lsrle	r2, r3
 8009f60:	2201      	movgt	r2, #1
 8009f62:	2300      	movs	r3, #0
 8009f64:	4619      	mov	r1, r3
 8009f66:	4610      	mov	r0, r2
 8009f68:	ec41 0b10 	vmov	d0, r0, r1
 8009f6c:	b002      	add	sp, #8
 8009f6e:	4770      	bx	lr
 8009f70:	7ff00000 	.word	0x7ff00000

08009f74 <__b2d>:
 8009f74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f78:	6906      	ldr	r6, [r0, #16]
 8009f7a:	f100 0814 	add.w	r8, r0, #20
 8009f7e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009f82:	1f37      	subs	r7, r6, #4
 8009f84:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009f88:	4610      	mov	r0, r2
 8009f8a:	f7ff fd4b 	bl	8009a24 <__hi0bits>
 8009f8e:	f1c0 0320 	rsb	r3, r0, #32
 8009f92:	280a      	cmp	r0, #10
 8009f94:	600b      	str	r3, [r1, #0]
 8009f96:	491b      	ldr	r1, [pc, #108]	@ (800a004 <__b2d+0x90>)
 8009f98:	dc15      	bgt.n	8009fc6 <__b2d+0x52>
 8009f9a:	f1c0 0c0b 	rsb	ip, r0, #11
 8009f9e:	fa22 f30c 	lsr.w	r3, r2, ip
 8009fa2:	45b8      	cmp	r8, r7
 8009fa4:	ea43 0501 	orr.w	r5, r3, r1
 8009fa8:	bf34      	ite	cc
 8009faa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009fae:	2300      	movcs	r3, #0
 8009fb0:	3015      	adds	r0, #21
 8009fb2:	fa02 f000 	lsl.w	r0, r2, r0
 8009fb6:	fa23 f30c 	lsr.w	r3, r3, ip
 8009fba:	4303      	orrs	r3, r0
 8009fbc:	461c      	mov	r4, r3
 8009fbe:	ec45 4b10 	vmov	d0, r4, r5
 8009fc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009fc6:	45b8      	cmp	r8, r7
 8009fc8:	bf3a      	itte	cc
 8009fca:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009fce:	f1a6 0708 	subcc.w	r7, r6, #8
 8009fd2:	2300      	movcs	r3, #0
 8009fd4:	380b      	subs	r0, #11
 8009fd6:	d012      	beq.n	8009ffe <__b2d+0x8a>
 8009fd8:	f1c0 0120 	rsb	r1, r0, #32
 8009fdc:	fa23 f401 	lsr.w	r4, r3, r1
 8009fe0:	4082      	lsls	r2, r0
 8009fe2:	4322      	orrs	r2, r4
 8009fe4:	4547      	cmp	r7, r8
 8009fe6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009fea:	bf8c      	ite	hi
 8009fec:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009ff0:	2200      	movls	r2, #0
 8009ff2:	4083      	lsls	r3, r0
 8009ff4:	40ca      	lsrs	r2, r1
 8009ff6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009ffa:	4313      	orrs	r3, r2
 8009ffc:	e7de      	b.n	8009fbc <__b2d+0x48>
 8009ffe:	ea42 0501 	orr.w	r5, r2, r1
 800a002:	e7db      	b.n	8009fbc <__b2d+0x48>
 800a004:	3ff00000 	.word	0x3ff00000

0800a008 <__d2b>:
 800a008:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a00c:	460f      	mov	r7, r1
 800a00e:	2101      	movs	r1, #1
 800a010:	ec59 8b10 	vmov	r8, r9, d0
 800a014:	4616      	mov	r6, r2
 800a016:	f7ff fc13 	bl	8009840 <_Balloc>
 800a01a:	4604      	mov	r4, r0
 800a01c:	b930      	cbnz	r0, 800a02c <__d2b+0x24>
 800a01e:	4602      	mov	r2, r0
 800a020:	4b23      	ldr	r3, [pc, #140]	@ (800a0b0 <__d2b+0xa8>)
 800a022:	4824      	ldr	r0, [pc, #144]	@ (800a0b4 <__d2b+0xac>)
 800a024:	f240 310f 	movw	r1, #783	@ 0x30f
 800a028:	f001 f926 	bl	800b278 <__assert_func>
 800a02c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a030:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a034:	b10d      	cbz	r5, 800a03a <__d2b+0x32>
 800a036:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a03a:	9301      	str	r3, [sp, #4]
 800a03c:	f1b8 0300 	subs.w	r3, r8, #0
 800a040:	d023      	beq.n	800a08a <__d2b+0x82>
 800a042:	4668      	mov	r0, sp
 800a044:	9300      	str	r3, [sp, #0]
 800a046:	f7ff fd0c 	bl	8009a62 <__lo0bits>
 800a04a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a04e:	b1d0      	cbz	r0, 800a086 <__d2b+0x7e>
 800a050:	f1c0 0320 	rsb	r3, r0, #32
 800a054:	fa02 f303 	lsl.w	r3, r2, r3
 800a058:	430b      	orrs	r3, r1
 800a05a:	40c2      	lsrs	r2, r0
 800a05c:	6163      	str	r3, [r4, #20]
 800a05e:	9201      	str	r2, [sp, #4]
 800a060:	9b01      	ldr	r3, [sp, #4]
 800a062:	61a3      	str	r3, [r4, #24]
 800a064:	2b00      	cmp	r3, #0
 800a066:	bf0c      	ite	eq
 800a068:	2201      	moveq	r2, #1
 800a06a:	2202      	movne	r2, #2
 800a06c:	6122      	str	r2, [r4, #16]
 800a06e:	b1a5      	cbz	r5, 800a09a <__d2b+0x92>
 800a070:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a074:	4405      	add	r5, r0
 800a076:	603d      	str	r5, [r7, #0]
 800a078:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a07c:	6030      	str	r0, [r6, #0]
 800a07e:	4620      	mov	r0, r4
 800a080:	b003      	add	sp, #12
 800a082:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a086:	6161      	str	r1, [r4, #20]
 800a088:	e7ea      	b.n	800a060 <__d2b+0x58>
 800a08a:	a801      	add	r0, sp, #4
 800a08c:	f7ff fce9 	bl	8009a62 <__lo0bits>
 800a090:	9b01      	ldr	r3, [sp, #4]
 800a092:	6163      	str	r3, [r4, #20]
 800a094:	3020      	adds	r0, #32
 800a096:	2201      	movs	r2, #1
 800a098:	e7e8      	b.n	800a06c <__d2b+0x64>
 800a09a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a09e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a0a2:	6038      	str	r0, [r7, #0]
 800a0a4:	6918      	ldr	r0, [r3, #16]
 800a0a6:	f7ff fcbd 	bl	8009a24 <__hi0bits>
 800a0aa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a0ae:	e7e5      	b.n	800a07c <__d2b+0x74>
 800a0b0:	0800c04d 	.word	0x0800c04d
 800a0b4:	0800c05e 	.word	0x0800c05e

0800a0b8 <__ratio>:
 800a0b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0bc:	4688      	mov	r8, r1
 800a0be:	4669      	mov	r1, sp
 800a0c0:	4681      	mov	r9, r0
 800a0c2:	f7ff ff57 	bl	8009f74 <__b2d>
 800a0c6:	a901      	add	r1, sp, #4
 800a0c8:	4640      	mov	r0, r8
 800a0ca:	ec55 4b10 	vmov	r4, r5, d0
 800a0ce:	f7ff ff51 	bl	8009f74 <__b2d>
 800a0d2:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800a0d6:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800a0da:	1ad2      	subs	r2, r2, r3
 800a0dc:	e9dd 3100 	ldrd	r3, r1, [sp]
 800a0e0:	1a5b      	subs	r3, r3, r1
 800a0e2:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800a0e6:	ec57 6b10 	vmov	r6, r7, d0
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	bfd6      	itet	le
 800a0ee:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a0f2:	462a      	movgt	r2, r5
 800a0f4:	463a      	movle	r2, r7
 800a0f6:	46ab      	mov	fp, r5
 800a0f8:	46a2      	mov	sl, r4
 800a0fa:	bfce      	itee	gt
 800a0fc:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800a100:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800a104:	ee00 3a90 	vmovle	s1, r3
 800a108:	ec4b ab17 	vmov	d7, sl, fp
 800a10c:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800a110:	b003      	add	sp, #12
 800a112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a116 <__copybits>:
 800a116:	3901      	subs	r1, #1
 800a118:	b570      	push	{r4, r5, r6, lr}
 800a11a:	1149      	asrs	r1, r1, #5
 800a11c:	6914      	ldr	r4, [r2, #16]
 800a11e:	3101      	adds	r1, #1
 800a120:	f102 0314 	add.w	r3, r2, #20
 800a124:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a128:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a12c:	1f05      	subs	r5, r0, #4
 800a12e:	42a3      	cmp	r3, r4
 800a130:	d30c      	bcc.n	800a14c <__copybits+0x36>
 800a132:	1aa3      	subs	r3, r4, r2
 800a134:	3b11      	subs	r3, #17
 800a136:	f023 0303 	bic.w	r3, r3, #3
 800a13a:	3211      	adds	r2, #17
 800a13c:	42a2      	cmp	r2, r4
 800a13e:	bf88      	it	hi
 800a140:	2300      	movhi	r3, #0
 800a142:	4418      	add	r0, r3
 800a144:	2300      	movs	r3, #0
 800a146:	4288      	cmp	r0, r1
 800a148:	d305      	bcc.n	800a156 <__copybits+0x40>
 800a14a:	bd70      	pop	{r4, r5, r6, pc}
 800a14c:	f853 6b04 	ldr.w	r6, [r3], #4
 800a150:	f845 6f04 	str.w	r6, [r5, #4]!
 800a154:	e7eb      	b.n	800a12e <__copybits+0x18>
 800a156:	f840 3b04 	str.w	r3, [r0], #4
 800a15a:	e7f4      	b.n	800a146 <__copybits+0x30>

0800a15c <__any_on>:
 800a15c:	f100 0214 	add.w	r2, r0, #20
 800a160:	6900      	ldr	r0, [r0, #16]
 800a162:	114b      	asrs	r3, r1, #5
 800a164:	4298      	cmp	r0, r3
 800a166:	b510      	push	{r4, lr}
 800a168:	db11      	blt.n	800a18e <__any_on+0x32>
 800a16a:	dd0a      	ble.n	800a182 <__any_on+0x26>
 800a16c:	f011 011f 	ands.w	r1, r1, #31
 800a170:	d007      	beq.n	800a182 <__any_on+0x26>
 800a172:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a176:	fa24 f001 	lsr.w	r0, r4, r1
 800a17a:	fa00 f101 	lsl.w	r1, r0, r1
 800a17e:	428c      	cmp	r4, r1
 800a180:	d10b      	bne.n	800a19a <__any_on+0x3e>
 800a182:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a186:	4293      	cmp	r3, r2
 800a188:	d803      	bhi.n	800a192 <__any_on+0x36>
 800a18a:	2000      	movs	r0, #0
 800a18c:	bd10      	pop	{r4, pc}
 800a18e:	4603      	mov	r3, r0
 800a190:	e7f7      	b.n	800a182 <__any_on+0x26>
 800a192:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a196:	2900      	cmp	r1, #0
 800a198:	d0f5      	beq.n	800a186 <__any_on+0x2a>
 800a19a:	2001      	movs	r0, #1
 800a19c:	e7f6      	b.n	800a18c <__any_on+0x30>

0800a19e <sulp>:
 800a19e:	b570      	push	{r4, r5, r6, lr}
 800a1a0:	4604      	mov	r4, r0
 800a1a2:	460d      	mov	r5, r1
 800a1a4:	4616      	mov	r6, r2
 800a1a6:	ec45 4b10 	vmov	d0, r4, r5
 800a1aa:	f7ff febd 	bl	8009f28 <__ulp>
 800a1ae:	b17e      	cbz	r6, 800a1d0 <sulp+0x32>
 800a1b0:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a1b4:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	dd09      	ble.n	800a1d0 <sulp+0x32>
 800a1bc:	051b      	lsls	r3, r3, #20
 800a1be:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800a1c2:	2000      	movs	r0, #0
 800a1c4:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800a1c8:	ec41 0b17 	vmov	d7, r0, r1
 800a1cc:	ee20 0b07 	vmul.f64	d0, d0, d7
 800a1d0:	bd70      	pop	{r4, r5, r6, pc}
 800a1d2:	0000      	movs	r0, r0
 800a1d4:	0000      	movs	r0, r0
	...

0800a1d8 <_strtod_l>:
 800a1d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1dc:	ed2d 8b0a 	vpush	{d8-d12}
 800a1e0:	b097      	sub	sp, #92	@ 0x5c
 800a1e2:	4688      	mov	r8, r1
 800a1e4:	920e      	str	r2, [sp, #56]	@ 0x38
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	9212      	str	r2, [sp, #72]	@ 0x48
 800a1ea:	9005      	str	r0, [sp, #20]
 800a1ec:	f04f 0a00 	mov.w	sl, #0
 800a1f0:	f04f 0b00 	mov.w	fp, #0
 800a1f4:	460a      	mov	r2, r1
 800a1f6:	9211      	str	r2, [sp, #68]	@ 0x44
 800a1f8:	7811      	ldrb	r1, [r2, #0]
 800a1fa:	292b      	cmp	r1, #43	@ 0x2b
 800a1fc:	d04c      	beq.n	800a298 <_strtod_l+0xc0>
 800a1fe:	d839      	bhi.n	800a274 <_strtod_l+0x9c>
 800a200:	290d      	cmp	r1, #13
 800a202:	d833      	bhi.n	800a26c <_strtod_l+0x94>
 800a204:	2908      	cmp	r1, #8
 800a206:	d833      	bhi.n	800a270 <_strtod_l+0x98>
 800a208:	2900      	cmp	r1, #0
 800a20a:	d03c      	beq.n	800a286 <_strtod_l+0xae>
 800a20c:	2200      	movs	r2, #0
 800a20e:	9208      	str	r2, [sp, #32]
 800a210:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800a212:	782a      	ldrb	r2, [r5, #0]
 800a214:	2a30      	cmp	r2, #48	@ 0x30
 800a216:	f040 80b5 	bne.w	800a384 <_strtod_l+0x1ac>
 800a21a:	786a      	ldrb	r2, [r5, #1]
 800a21c:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a220:	2a58      	cmp	r2, #88	@ 0x58
 800a222:	d170      	bne.n	800a306 <_strtod_l+0x12e>
 800a224:	9302      	str	r3, [sp, #8]
 800a226:	9b08      	ldr	r3, [sp, #32]
 800a228:	9301      	str	r3, [sp, #4]
 800a22a:	ab12      	add	r3, sp, #72	@ 0x48
 800a22c:	9300      	str	r3, [sp, #0]
 800a22e:	4a8b      	ldr	r2, [pc, #556]	@ (800a45c <_strtod_l+0x284>)
 800a230:	9805      	ldr	r0, [sp, #20]
 800a232:	ab13      	add	r3, sp, #76	@ 0x4c
 800a234:	a911      	add	r1, sp, #68	@ 0x44
 800a236:	f001 f8b9 	bl	800b3ac <__gethex>
 800a23a:	f010 060f 	ands.w	r6, r0, #15
 800a23e:	4604      	mov	r4, r0
 800a240:	d005      	beq.n	800a24e <_strtod_l+0x76>
 800a242:	2e06      	cmp	r6, #6
 800a244:	d12a      	bne.n	800a29c <_strtod_l+0xc4>
 800a246:	3501      	adds	r5, #1
 800a248:	2300      	movs	r3, #0
 800a24a:	9511      	str	r5, [sp, #68]	@ 0x44
 800a24c:	9308      	str	r3, [sp, #32]
 800a24e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a250:	2b00      	cmp	r3, #0
 800a252:	f040 852f 	bne.w	800acb4 <_strtod_l+0xadc>
 800a256:	9b08      	ldr	r3, [sp, #32]
 800a258:	ec4b ab10 	vmov	d0, sl, fp
 800a25c:	b1cb      	cbz	r3, 800a292 <_strtod_l+0xba>
 800a25e:	eeb1 0b40 	vneg.f64	d0, d0
 800a262:	b017      	add	sp, #92	@ 0x5c
 800a264:	ecbd 8b0a 	vpop	{d8-d12}
 800a268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a26c:	2920      	cmp	r1, #32
 800a26e:	d1cd      	bne.n	800a20c <_strtod_l+0x34>
 800a270:	3201      	adds	r2, #1
 800a272:	e7c0      	b.n	800a1f6 <_strtod_l+0x1e>
 800a274:	292d      	cmp	r1, #45	@ 0x2d
 800a276:	d1c9      	bne.n	800a20c <_strtod_l+0x34>
 800a278:	2101      	movs	r1, #1
 800a27a:	9108      	str	r1, [sp, #32]
 800a27c:	1c51      	adds	r1, r2, #1
 800a27e:	9111      	str	r1, [sp, #68]	@ 0x44
 800a280:	7852      	ldrb	r2, [r2, #1]
 800a282:	2a00      	cmp	r2, #0
 800a284:	d1c4      	bne.n	800a210 <_strtod_l+0x38>
 800a286:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a288:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	f040 850f 	bne.w	800acb0 <_strtod_l+0xad8>
 800a292:	ec4b ab10 	vmov	d0, sl, fp
 800a296:	e7e4      	b.n	800a262 <_strtod_l+0x8a>
 800a298:	2100      	movs	r1, #0
 800a29a:	e7ee      	b.n	800a27a <_strtod_l+0xa2>
 800a29c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a29e:	b13a      	cbz	r2, 800a2b0 <_strtod_l+0xd8>
 800a2a0:	2135      	movs	r1, #53	@ 0x35
 800a2a2:	a814      	add	r0, sp, #80	@ 0x50
 800a2a4:	f7ff ff37 	bl	800a116 <__copybits>
 800a2a8:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a2aa:	9805      	ldr	r0, [sp, #20]
 800a2ac:	f7ff fb08 	bl	80098c0 <_Bfree>
 800a2b0:	1e73      	subs	r3, r6, #1
 800a2b2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a2b4:	2b04      	cmp	r3, #4
 800a2b6:	d806      	bhi.n	800a2c6 <_strtod_l+0xee>
 800a2b8:	e8df f003 	tbb	[pc, r3]
 800a2bc:	201d0314 	.word	0x201d0314
 800a2c0:	14          	.byte	0x14
 800a2c1:	00          	.byte	0x00
 800a2c2:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800a2c6:	05e3      	lsls	r3, r4, #23
 800a2c8:	bf48      	it	mi
 800a2ca:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a2ce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a2d2:	0d1b      	lsrs	r3, r3, #20
 800a2d4:	051b      	lsls	r3, r3, #20
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d1b9      	bne.n	800a24e <_strtod_l+0x76>
 800a2da:	f7fe fc49 	bl	8008b70 <__errno>
 800a2de:	2322      	movs	r3, #34	@ 0x22
 800a2e0:	6003      	str	r3, [r0, #0]
 800a2e2:	e7b4      	b.n	800a24e <_strtod_l+0x76>
 800a2e4:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800a2e8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a2ec:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a2f0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a2f4:	e7e7      	b.n	800a2c6 <_strtod_l+0xee>
 800a2f6:	f8df b16c 	ldr.w	fp, [pc, #364]	@ 800a464 <_strtod_l+0x28c>
 800a2fa:	e7e4      	b.n	800a2c6 <_strtod_l+0xee>
 800a2fc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a300:	f04f 3aff 	mov.w	sl, #4294967295
 800a304:	e7df      	b.n	800a2c6 <_strtod_l+0xee>
 800a306:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a308:	1c5a      	adds	r2, r3, #1
 800a30a:	9211      	str	r2, [sp, #68]	@ 0x44
 800a30c:	785b      	ldrb	r3, [r3, #1]
 800a30e:	2b30      	cmp	r3, #48	@ 0x30
 800a310:	d0f9      	beq.n	800a306 <_strtod_l+0x12e>
 800a312:	2b00      	cmp	r3, #0
 800a314:	d09b      	beq.n	800a24e <_strtod_l+0x76>
 800a316:	2301      	movs	r3, #1
 800a318:	2600      	movs	r6, #0
 800a31a:	9307      	str	r3, [sp, #28]
 800a31c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a31e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a320:	46b1      	mov	r9, r6
 800a322:	4635      	mov	r5, r6
 800a324:	220a      	movs	r2, #10
 800a326:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800a328:	7804      	ldrb	r4, [r0, #0]
 800a32a:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800a32e:	b2d9      	uxtb	r1, r3
 800a330:	2909      	cmp	r1, #9
 800a332:	d929      	bls.n	800a388 <_strtod_l+0x1b0>
 800a334:	494a      	ldr	r1, [pc, #296]	@ (800a460 <_strtod_l+0x288>)
 800a336:	2201      	movs	r2, #1
 800a338:	f000 ff84 	bl	800b244 <strncmp>
 800a33c:	b378      	cbz	r0, 800a39e <_strtod_l+0x1c6>
 800a33e:	2000      	movs	r0, #0
 800a340:	4622      	mov	r2, r4
 800a342:	462b      	mov	r3, r5
 800a344:	4607      	mov	r7, r0
 800a346:	9006      	str	r0, [sp, #24]
 800a348:	2a65      	cmp	r2, #101	@ 0x65
 800a34a:	d001      	beq.n	800a350 <_strtod_l+0x178>
 800a34c:	2a45      	cmp	r2, #69	@ 0x45
 800a34e:	d117      	bne.n	800a380 <_strtod_l+0x1a8>
 800a350:	b91b      	cbnz	r3, 800a35a <_strtod_l+0x182>
 800a352:	9b07      	ldr	r3, [sp, #28]
 800a354:	4303      	orrs	r3, r0
 800a356:	d096      	beq.n	800a286 <_strtod_l+0xae>
 800a358:	2300      	movs	r3, #0
 800a35a:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800a35e:	f108 0201 	add.w	r2, r8, #1
 800a362:	9211      	str	r2, [sp, #68]	@ 0x44
 800a364:	f898 2001 	ldrb.w	r2, [r8, #1]
 800a368:	2a2b      	cmp	r2, #43	@ 0x2b
 800a36a:	d06b      	beq.n	800a444 <_strtod_l+0x26c>
 800a36c:	2a2d      	cmp	r2, #45	@ 0x2d
 800a36e:	d071      	beq.n	800a454 <_strtod_l+0x27c>
 800a370:	f04f 0e00 	mov.w	lr, #0
 800a374:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800a378:	2c09      	cmp	r4, #9
 800a37a:	d979      	bls.n	800a470 <_strtod_l+0x298>
 800a37c:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800a380:	2400      	movs	r4, #0
 800a382:	e094      	b.n	800a4ae <_strtod_l+0x2d6>
 800a384:	2300      	movs	r3, #0
 800a386:	e7c7      	b.n	800a318 <_strtod_l+0x140>
 800a388:	2d08      	cmp	r5, #8
 800a38a:	f100 0001 	add.w	r0, r0, #1
 800a38e:	bfd4      	ite	le
 800a390:	fb02 3909 	mlale	r9, r2, r9, r3
 800a394:	fb02 3606 	mlagt	r6, r2, r6, r3
 800a398:	3501      	adds	r5, #1
 800a39a:	9011      	str	r0, [sp, #68]	@ 0x44
 800a39c:	e7c3      	b.n	800a326 <_strtod_l+0x14e>
 800a39e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a3a0:	1c5a      	adds	r2, r3, #1
 800a3a2:	9211      	str	r2, [sp, #68]	@ 0x44
 800a3a4:	785a      	ldrb	r2, [r3, #1]
 800a3a6:	b375      	cbz	r5, 800a406 <_strtod_l+0x22e>
 800a3a8:	4607      	mov	r7, r0
 800a3aa:	462b      	mov	r3, r5
 800a3ac:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a3b0:	2909      	cmp	r1, #9
 800a3b2:	d913      	bls.n	800a3dc <_strtod_l+0x204>
 800a3b4:	2101      	movs	r1, #1
 800a3b6:	9106      	str	r1, [sp, #24]
 800a3b8:	e7c6      	b.n	800a348 <_strtod_l+0x170>
 800a3ba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a3bc:	1c5a      	adds	r2, r3, #1
 800a3be:	9211      	str	r2, [sp, #68]	@ 0x44
 800a3c0:	785a      	ldrb	r2, [r3, #1]
 800a3c2:	3001      	adds	r0, #1
 800a3c4:	2a30      	cmp	r2, #48	@ 0x30
 800a3c6:	d0f8      	beq.n	800a3ba <_strtod_l+0x1e2>
 800a3c8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a3cc:	2b08      	cmp	r3, #8
 800a3ce:	f200 8476 	bhi.w	800acbe <_strtod_l+0xae6>
 800a3d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a3d4:	930a      	str	r3, [sp, #40]	@ 0x28
 800a3d6:	4607      	mov	r7, r0
 800a3d8:	2000      	movs	r0, #0
 800a3da:	4603      	mov	r3, r0
 800a3dc:	3a30      	subs	r2, #48	@ 0x30
 800a3de:	f100 0101 	add.w	r1, r0, #1
 800a3e2:	d023      	beq.n	800a42c <_strtod_l+0x254>
 800a3e4:	440f      	add	r7, r1
 800a3e6:	eb00 0c03 	add.w	ip, r0, r3
 800a3ea:	4619      	mov	r1, r3
 800a3ec:	240a      	movs	r4, #10
 800a3ee:	4561      	cmp	r1, ip
 800a3f0:	d10b      	bne.n	800a40a <_strtod_l+0x232>
 800a3f2:	1c5c      	adds	r4, r3, #1
 800a3f4:	4403      	add	r3, r0
 800a3f6:	2b08      	cmp	r3, #8
 800a3f8:	4404      	add	r4, r0
 800a3fa:	dc11      	bgt.n	800a420 <_strtod_l+0x248>
 800a3fc:	230a      	movs	r3, #10
 800a3fe:	fb03 2909 	mla	r9, r3, r9, r2
 800a402:	2100      	movs	r1, #0
 800a404:	e013      	b.n	800a42e <_strtod_l+0x256>
 800a406:	4628      	mov	r0, r5
 800a408:	e7dc      	b.n	800a3c4 <_strtod_l+0x1ec>
 800a40a:	2908      	cmp	r1, #8
 800a40c:	f101 0101 	add.w	r1, r1, #1
 800a410:	dc02      	bgt.n	800a418 <_strtod_l+0x240>
 800a412:	fb04 f909 	mul.w	r9, r4, r9
 800a416:	e7ea      	b.n	800a3ee <_strtod_l+0x216>
 800a418:	2910      	cmp	r1, #16
 800a41a:	bfd8      	it	le
 800a41c:	4366      	mulle	r6, r4
 800a41e:	e7e6      	b.n	800a3ee <_strtod_l+0x216>
 800a420:	2b0f      	cmp	r3, #15
 800a422:	dcee      	bgt.n	800a402 <_strtod_l+0x22a>
 800a424:	230a      	movs	r3, #10
 800a426:	fb03 2606 	mla	r6, r3, r6, r2
 800a42a:	e7ea      	b.n	800a402 <_strtod_l+0x22a>
 800a42c:	461c      	mov	r4, r3
 800a42e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a430:	1c5a      	adds	r2, r3, #1
 800a432:	9211      	str	r2, [sp, #68]	@ 0x44
 800a434:	785a      	ldrb	r2, [r3, #1]
 800a436:	4608      	mov	r0, r1
 800a438:	4623      	mov	r3, r4
 800a43a:	e7b7      	b.n	800a3ac <_strtod_l+0x1d4>
 800a43c:	2301      	movs	r3, #1
 800a43e:	2700      	movs	r7, #0
 800a440:	9306      	str	r3, [sp, #24]
 800a442:	e786      	b.n	800a352 <_strtod_l+0x17a>
 800a444:	f04f 0e00 	mov.w	lr, #0
 800a448:	f108 0202 	add.w	r2, r8, #2
 800a44c:	9211      	str	r2, [sp, #68]	@ 0x44
 800a44e:	f898 2002 	ldrb.w	r2, [r8, #2]
 800a452:	e78f      	b.n	800a374 <_strtod_l+0x19c>
 800a454:	f04f 0e01 	mov.w	lr, #1
 800a458:	e7f6      	b.n	800a448 <_strtod_l+0x270>
 800a45a:	bf00      	nop
 800a45c:	0800c1d0 	.word	0x0800c1d0
 800a460:	0800c1b8 	.word	0x0800c1b8
 800a464:	7ff00000 	.word	0x7ff00000
 800a468:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a46a:	1c54      	adds	r4, r2, #1
 800a46c:	9411      	str	r4, [sp, #68]	@ 0x44
 800a46e:	7852      	ldrb	r2, [r2, #1]
 800a470:	2a30      	cmp	r2, #48	@ 0x30
 800a472:	d0f9      	beq.n	800a468 <_strtod_l+0x290>
 800a474:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800a478:	2c08      	cmp	r4, #8
 800a47a:	d881      	bhi.n	800a380 <_strtod_l+0x1a8>
 800a47c:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800a480:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a482:	9209      	str	r2, [sp, #36]	@ 0x24
 800a484:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a486:	1c51      	adds	r1, r2, #1
 800a488:	9111      	str	r1, [sp, #68]	@ 0x44
 800a48a:	7852      	ldrb	r2, [r2, #1]
 800a48c:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800a490:	2c09      	cmp	r4, #9
 800a492:	d938      	bls.n	800a506 <_strtod_l+0x32e>
 800a494:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800a496:	1b0c      	subs	r4, r1, r4
 800a498:	2c08      	cmp	r4, #8
 800a49a:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800a49e:	dc02      	bgt.n	800a4a6 <_strtod_l+0x2ce>
 800a4a0:	4564      	cmp	r4, ip
 800a4a2:	bfa8      	it	ge
 800a4a4:	4664      	movge	r4, ip
 800a4a6:	f1be 0f00 	cmp.w	lr, #0
 800a4aa:	d000      	beq.n	800a4ae <_strtod_l+0x2d6>
 800a4ac:	4264      	negs	r4, r4
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d14e      	bne.n	800a550 <_strtod_l+0x378>
 800a4b2:	9b07      	ldr	r3, [sp, #28]
 800a4b4:	4318      	orrs	r0, r3
 800a4b6:	f47f aeca 	bne.w	800a24e <_strtod_l+0x76>
 800a4ba:	9b06      	ldr	r3, [sp, #24]
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	f47f aee2 	bne.w	800a286 <_strtod_l+0xae>
 800a4c2:	2a69      	cmp	r2, #105	@ 0x69
 800a4c4:	d027      	beq.n	800a516 <_strtod_l+0x33e>
 800a4c6:	dc24      	bgt.n	800a512 <_strtod_l+0x33a>
 800a4c8:	2a49      	cmp	r2, #73	@ 0x49
 800a4ca:	d024      	beq.n	800a516 <_strtod_l+0x33e>
 800a4cc:	2a4e      	cmp	r2, #78	@ 0x4e
 800a4ce:	f47f aeda 	bne.w	800a286 <_strtod_l+0xae>
 800a4d2:	4997      	ldr	r1, [pc, #604]	@ (800a730 <_strtod_l+0x558>)
 800a4d4:	a811      	add	r0, sp, #68	@ 0x44
 800a4d6:	f001 f98b 	bl	800b7f0 <__match>
 800a4da:	2800      	cmp	r0, #0
 800a4dc:	f43f aed3 	beq.w	800a286 <_strtod_l+0xae>
 800a4e0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a4e2:	781b      	ldrb	r3, [r3, #0]
 800a4e4:	2b28      	cmp	r3, #40	@ 0x28
 800a4e6:	d12d      	bne.n	800a544 <_strtod_l+0x36c>
 800a4e8:	4992      	ldr	r1, [pc, #584]	@ (800a734 <_strtod_l+0x55c>)
 800a4ea:	aa14      	add	r2, sp, #80	@ 0x50
 800a4ec:	a811      	add	r0, sp, #68	@ 0x44
 800a4ee:	f001 f993 	bl	800b818 <__hexnan>
 800a4f2:	2805      	cmp	r0, #5
 800a4f4:	d126      	bne.n	800a544 <_strtod_l+0x36c>
 800a4f6:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a4f8:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800a4fc:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a500:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a504:	e6a3      	b.n	800a24e <_strtod_l+0x76>
 800a506:	240a      	movs	r4, #10
 800a508:	fb04 2c0c 	mla	ip, r4, ip, r2
 800a50c:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800a510:	e7b8      	b.n	800a484 <_strtod_l+0x2ac>
 800a512:	2a6e      	cmp	r2, #110	@ 0x6e
 800a514:	e7db      	b.n	800a4ce <_strtod_l+0x2f6>
 800a516:	4988      	ldr	r1, [pc, #544]	@ (800a738 <_strtod_l+0x560>)
 800a518:	a811      	add	r0, sp, #68	@ 0x44
 800a51a:	f001 f969 	bl	800b7f0 <__match>
 800a51e:	2800      	cmp	r0, #0
 800a520:	f43f aeb1 	beq.w	800a286 <_strtod_l+0xae>
 800a524:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a526:	4985      	ldr	r1, [pc, #532]	@ (800a73c <_strtod_l+0x564>)
 800a528:	3b01      	subs	r3, #1
 800a52a:	a811      	add	r0, sp, #68	@ 0x44
 800a52c:	9311      	str	r3, [sp, #68]	@ 0x44
 800a52e:	f001 f95f 	bl	800b7f0 <__match>
 800a532:	b910      	cbnz	r0, 800a53a <_strtod_l+0x362>
 800a534:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a536:	3301      	adds	r3, #1
 800a538:	9311      	str	r3, [sp, #68]	@ 0x44
 800a53a:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800a750 <_strtod_l+0x578>
 800a53e:	f04f 0a00 	mov.w	sl, #0
 800a542:	e684      	b.n	800a24e <_strtod_l+0x76>
 800a544:	487e      	ldr	r0, [pc, #504]	@ (800a740 <_strtod_l+0x568>)
 800a546:	f000 fe8f 	bl	800b268 <nan>
 800a54a:	ec5b ab10 	vmov	sl, fp, d0
 800a54e:	e67e      	b.n	800a24e <_strtod_l+0x76>
 800a550:	ee07 9a90 	vmov	s15, r9
 800a554:	1be2      	subs	r2, r4, r7
 800a556:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a55a:	2d00      	cmp	r5, #0
 800a55c:	bf08      	it	eq
 800a55e:	461d      	moveq	r5, r3
 800a560:	2b10      	cmp	r3, #16
 800a562:	9209      	str	r2, [sp, #36]	@ 0x24
 800a564:	461a      	mov	r2, r3
 800a566:	bfa8      	it	ge
 800a568:	2210      	movge	r2, #16
 800a56a:	2b09      	cmp	r3, #9
 800a56c:	ec5b ab17 	vmov	sl, fp, d7
 800a570:	dc15      	bgt.n	800a59e <_strtod_l+0x3c6>
 800a572:	1be1      	subs	r1, r4, r7
 800a574:	2900      	cmp	r1, #0
 800a576:	f43f ae6a 	beq.w	800a24e <_strtod_l+0x76>
 800a57a:	eba4 0107 	sub.w	r1, r4, r7
 800a57e:	dd72      	ble.n	800a666 <_strtod_l+0x48e>
 800a580:	2916      	cmp	r1, #22
 800a582:	dc59      	bgt.n	800a638 <_strtod_l+0x460>
 800a584:	4b6f      	ldr	r3, [pc, #444]	@ (800a744 <_strtod_l+0x56c>)
 800a586:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a588:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a58c:	ed93 7b00 	vldr	d7, [r3]
 800a590:	ec4b ab16 	vmov	d6, sl, fp
 800a594:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a598:	ec5b ab17 	vmov	sl, fp, d7
 800a59c:	e657      	b.n	800a24e <_strtod_l+0x76>
 800a59e:	4969      	ldr	r1, [pc, #420]	@ (800a744 <_strtod_l+0x56c>)
 800a5a0:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800a5a4:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800a5a8:	ee06 6a90 	vmov	s13, r6
 800a5ac:	2b0f      	cmp	r3, #15
 800a5ae:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800a5b2:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a5b6:	ec5b ab16 	vmov	sl, fp, d6
 800a5ba:	ddda      	ble.n	800a572 <_strtod_l+0x39a>
 800a5bc:	1a9a      	subs	r2, r3, r2
 800a5be:	1be1      	subs	r1, r4, r7
 800a5c0:	440a      	add	r2, r1
 800a5c2:	2a00      	cmp	r2, #0
 800a5c4:	f340 8094 	ble.w	800a6f0 <_strtod_l+0x518>
 800a5c8:	f012 000f 	ands.w	r0, r2, #15
 800a5cc:	d00a      	beq.n	800a5e4 <_strtod_l+0x40c>
 800a5ce:	495d      	ldr	r1, [pc, #372]	@ (800a744 <_strtod_l+0x56c>)
 800a5d0:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a5d4:	ed91 7b00 	vldr	d7, [r1]
 800a5d8:	ec4b ab16 	vmov	d6, sl, fp
 800a5dc:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a5e0:	ec5b ab17 	vmov	sl, fp, d7
 800a5e4:	f032 020f 	bics.w	r2, r2, #15
 800a5e8:	d073      	beq.n	800a6d2 <_strtod_l+0x4fa>
 800a5ea:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800a5ee:	dd47      	ble.n	800a680 <_strtod_l+0x4a8>
 800a5f0:	2400      	movs	r4, #0
 800a5f2:	4625      	mov	r5, r4
 800a5f4:	9407      	str	r4, [sp, #28]
 800a5f6:	4626      	mov	r6, r4
 800a5f8:	9a05      	ldr	r2, [sp, #20]
 800a5fa:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800a750 <_strtod_l+0x578>
 800a5fe:	2322      	movs	r3, #34	@ 0x22
 800a600:	6013      	str	r3, [r2, #0]
 800a602:	f04f 0a00 	mov.w	sl, #0
 800a606:	9b07      	ldr	r3, [sp, #28]
 800a608:	2b00      	cmp	r3, #0
 800a60a:	f43f ae20 	beq.w	800a24e <_strtod_l+0x76>
 800a60e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a610:	9805      	ldr	r0, [sp, #20]
 800a612:	f7ff f955 	bl	80098c0 <_Bfree>
 800a616:	9805      	ldr	r0, [sp, #20]
 800a618:	4631      	mov	r1, r6
 800a61a:	f7ff f951 	bl	80098c0 <_Bfree>
 800a61e:	9805      	ldr	r0, [sp, #20]
 800a620:	4629      	mov	r1, r5
 800a622:	f7ff f94d 	bl	80098c0 <_Bfree>
 800a626:	9907      	ldr	r1, [sp, #28]
 800a628:	9805      	ldr	r0, [sp, #20]
 800a62a:	f7ff f949 	bl	80098c0 <_Bfree>
 800a62e:	9805      	ldr	r0, [sp, #20]
 800a630:	4621      	mov	r1, r4
 800a632:	f7ff f945 	bl	80098c0 <_Bfree>
 800a636:	e60a      	b.n	800a24e <_strtod_l+0x76>
 800a638:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800a63c:	1be0      	subs	r0, r4, r7
 800a63e:	4281      	cmp	r1, r0
 800a640:	dbbc      	blt.n	800a5bc <_strtod_l+0x3e4>
 800a642:	4a40      	ldr	r2, [pc, #256]	@ (800a744 <_strtod_l+0x56c>)
 800a644:	f1c3 030f 	rsb	r3, r3, #15
 800a648:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800a64c:	ed91 7b00 	vldr	d7, [r1]
 800a650:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a652:	ec4b ab16 	vmov	d6, sl, fp
 800a656:	1acb      	subs	r3, r1, r3
 800a658:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800a65c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a660:	ed92 6b00 	vldr	d6, [r2]
 800a664:	e796      	b.n	800a594 <_strtod_l+0x3bc>
 800a666:	3116      	adds	r1, #22
 800a668:	dba8      	blt.n	800a5bc <_strtod_l+0x3e4>
 800a66a:	4b36      	ldr	r3, [pc, #216]	@ (800a744 <_strtod_l+0x56c>)
 800a66c:	1b3c      	subs	r4, r7, r4
 800a66e:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800a672:	ed94 7b00 	vldr	d7, [r4]
 800a676:	ec4b ab16 	vmov	d6, sl, fp
 800a67a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a67e:	e78b      	b.n	800a598 <_strtod_l+0x3c0>
 800a680:	2000      	movs	r0, #0
 800a682:	ec4b ab17 	vmov	d7, sl, fp
 800a686:	4e30      	ldr	r6, [pc, #192]	@ (800a748 <_strtod_l+0x570>)
 800a688:	1112      	asrs	r2, r2, #4
 800a68a:	4601      	mov	r1, r0
 800a68c:	2a01      	cmp	r2, #1
 800a68e:	dc23      	bgt.n	800a6d8 <_strtod_l+0x500>
 800a690:	b108      	cbz	r0, 800a696 <_strtod_l+0x4be>
 800a692:	ec5b ab17 	vmov	sl, fp, d7
 800a696:	4a2c      	ldr	r2, [pc, #176]	@ (800a748 <_strtod_l+0x570>)
 800a698:	482c      	ldr	r0, [pc, #176]	@ (800a74c <_strtod_l+0x574>)
 800a69a:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800a69e:	ed92 7b00 	vldr	d7, [r2]
 800a6a2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a6a6:	ec4b ab16 	vmov	d6, sl, fp
 800a6aa:	4a29      	ldr	r2, [pc, #164]	@ (800a750 <_strtod_l+0x578>)
 800a6ac:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a6b0:	ee17 1a90 	vmov	r1, s15
 800a6b4:	400a      	ands	r2, r1
 800a6b6:	4282      	cmp	r2, r0
 800a6b8:	ec5b ab17 	vmov	sl, fp, d7
 800a6bc:	d898      	bhi.n	800a5f0 <_strtod_l+0x418>
 800a6be:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800a6c2:	4282      	cmp	r2, r0
 800a6c4:	bf86      	itte	hi
 800a6c6:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800a754 <_strtod_l+0x57c>
 800a6ca:	f04f 3aff 	movhi.w	sl, #4294967295
 800a6ce:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	9206      	str	r2, [sp, #24]
 800a6d6:	e076      	b.n	800a7c6 <_strtod_l+0x5ee>
 800a6d8:	f012 0f01 	tst.w	r2, #1
 800a6dc:	d004      	beq.n	800a6e8 <_strtod_l+0x510>
 800a6de:	ed96 6b00 	vldr	d6, [r6]
 800a6e2:	2001      	movs	r0, #1
 800a6e4:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a6e8:	3101      	adds	r1, #1
 800a6ea:	1052      	asrs	r2, r2, #1
 800a6ec:	3608      	adds	r6, #8
 800a6ee:	e7cd      	b.n	800a68c <_strtod_l+0x4b4>
 800a6f0:	d0ef      	beq.n	800a6d2 <_strtod_l+0x4fa>
 800a6f2:	4252      	negs	r2, r2
 800a6f4:	f012 000f 	ands.w	r0, r2, #15
 800a6f8:	d00a      	beq.n	800a710 <_strtod_l+0x538>
 800a6fa:	4912      	ldr	r1, [pc, #72]	@ (800a744 <_strtod_l+0x56c>)
 800a6fc:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a700:	ed91 7b00 	vldr	d7, [r1]
 800a704:	ec4b ab16 	vmov	d6, sl, fp
 800a708:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a70c:	ec5b ab17 	vmov	sl, fp, d7
 800a710:	1112      	asrs	r2, r2, #4
 800a712:	d0de      	beq.n	800a6d2 <_strtod_l+0x4fa>
 800a714:	2a1f      	cmp	r2, #31
 800a716:	dd1f      	ble.n	800a758 <_strtod_l+0x580>
 800a718:	2400      	movs	r4, #0
 800a71a:	4625      	mov	r5, r4
 800a71c:	9407      	str	r4, [sp, #28]
 800a71e:	4626      	mov	r6, r4
 800a720:	9a05      	ldr	r2, [sp, #20]
 800a722:	2322      	movs	r3, #34	@ 0x22
 800a724:	f04f 0a00 	mov.w	sl, #0
 800a728:	f04f 0b00 	mov.w	fp, #0
 800a72c:	6013      	str	r3, [r2, #0]
 800a72e:	e76a      	b.n	800a606 <_strtod_l+0x42e>
 800a730:	0800bfa5 	.word	0x0800bfa5
 800a734:	0800c1bc 	.word	0x0800c1bc
 800a738:	0800bf9d 	.word	0x0800bf9d
 800a73c:	0800bfd4 	.word	0x0800bfd4
 800a740:	0800c365 	.word	0x0800c365
 800a744:	0800c0f0 	.word	0x0800c0f0
 800a748:	0800c0c8 	.word	0x0800c0c8
 800a74c:	7ca00000 	.word	0x7ca00000
 800a750:	7ff00000 	.word	0x7ff00000
 800a754:	7fefffff 	.word	0x7fefffff
 800a758:	f012 0110 	ands.w	r1, r2, #16
 800a75c:	bf18      	it	ne
 800a75e:	216a      	movne	r1, #106	@ 0x6a
 800a760:	9106      	str	r1, [sp, #24]
 800a762:	ec4b ab17 	vmov	d7, sl, fp
 800a766:	49b0      	ldr	r1, [pc, #704]	@ (800aa28 <_strtod_l+0x850>)
 800a768:	2000      	movs	r0, #0
 800a76a:	07d6      	lsls	r6, r2, #31
 800a76c:	d504      	bpl.n	800a778 <_strtod_l+0x5a0>
 800a76e:	ed91 6b00 	vldr	d6, [r1]
 800a772:	2001      	movs	r0, #1
 800a774:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a778:	1052      	asrs	r2, r2, #1
 800a77a:	f101 0108 	add.w	r1, r1, #8
 800a77e:	d1f4      	bne.n	800a76a <_strtod_l+0x592>
 800a780:	b108      	cbz	r0, 800a786 <_strtod_l+0x5ae>
 800a782:	ec5b ab17 	vmov	sl, fp, d7
 800a786:	9a06      	ldr	r2, [sp, #24]
 800a788:	b1b2      	cbz	r2, 800a7b8 <_strtod_l+0x5e0>
 800a78a:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800a78e:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800a792:	2a00      	cmp	r2, #0
 800a794:	4658      	mov	r0, fp
 800a796:	dd0f      	ble.n	800a7b8 <_strtod_l+0x5e0>
 800a798:	2a1f      	cmp	r2, #31
 800a79a:	dd55      	ble.n	800a848 <_strtod_l+0x670>
 800a79c:	2a34      	cmp	r2, #52	@ 0x34
 800a79e:	bfde      	ittt	le
 800a7a0:	f04f 32ff 	movle.w	r2, #4294967295
 800a7a4:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800a7a8:	408a      	lslle	r2, r1
 800a7aa:	f04f 0a00 	mov.w	sl, #0
 800a7ae:	bfcc      	ite	gt
 800a7b0:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a7b4:	ea02 0b00 	andle.w	fp, r2, r0
 800a7b8:	ec4b ab17 	vmov	d7, sl, fp
 800a7bc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a7c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7c4:	d0a8      	beq.n	800a718 <_strtod_l+0x540>
 800a7c6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a7c8:	9805      	ldr	r0, [sp, #20]
 800a7ca:	f8cd 9000 	str.w	r9, [sp]
 800a7ce:	462a      	mov	r2, r5
 800a7d0:	f7ff f8de 	bl	8009990 <__s2b>
 800a7d4:	9007      	str	r0, [sp, #28]
 800a7d6:	2800      	cmp	r0, #0
 800a7d8:	f43f af0a 	beq.w	800a5f0 <_strtod_l+0x418>
 800a7dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7de:	1b3f      	subs	r7, r7, r4
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	bfb4      	ite	lt
 800a7e4:	463b      	movlt	r3, r7
 800a7e6:	2300      	movge	r3, #0
 800a7e8:	930a      	str	r3, [sp, #40]	@ 0x28
 800a7ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7ec:	ed9f bb8a 	vldr	d11, [pc, #552]	@ 800aa18 <_strtod_l+0x840>
 800a7f0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a7f4:	2400      	movs	r4, #0
 800a7f6:	930d      	str	r3, [sp, #52]	@ 0x34
 800a7f8:	4625      	mov	r5, r4
 800a7fa:	9b07      	ldr	r3, [sp, #28]
 800a7fc:	9805      	ldr	r0, [sp, #20]
 800a7fe:	6859      	ldr	r1, [r3, #4]
 800a800:	f7ff f81e 	bl	8009840 <_Balloc>
 800a804:	4606      	mov	r6, r0
 800a806:	2800      	cmp	r0, #0
 800a808:	f43f aef6 	beq.w	800a5f8 <_strtod_l+0x420>
 800a80c:	9b07      	ldr	r3, [sp, #28]
 800a80e:	691a      	ldr	r2, [r3, #16]
 800a810:	ec4b ab19 	vmov	d9, sl, fp
 800a814:	3202      	adds	r2, #2
 800a816:	f103 010c 	add.w	r1, r3, #12
 800a81a:	0092      	lsls	r2, r2, #2
 800a81c:	300c      	adds	r0, #12
 800a81e:	f7fe f9d1 	bl	8008bc4 <memcpy>
 800a822:	eeb0 0b49 	vmov.f64	d0, d9
 800a826:	9805      	ldr	r0, [sp, #20]
 800a828:	aa14      	add	r2, sp, #80	@ 0x50
 800a82a:	a913      	add	r1, sp, #76	@ 0x4c
 800a82c:	f7ff fbec 	bl	800a008 <__d2b>
 800a830:	9012      	str	r0, [sp, #72]	@ 0x48
 800a832:	2800      	cmp	r0, #0
 800a834:	f43f aee0 	beq.w	800a5f8 <_strtod_l+0x420>
 800a838:	9805      	ldr	r0, [sp, #20]
 800a83a:	2101      	movs	r1, #1
 800a83c:	f7ff f93e 	bl	8009abc <__i2b>
 800a840:	4605      	mov	r5, r0
 800a842:	b940      	cbnz	r0, 800a856 <_strtod_l+0x67e>
 800a844:	2500      	movs	r5, #0
 800a846:	e6d7      	b.n	800a5f8 <_strtod_l+0x420>
 800a848:	f04f 31ff 	mov.w	r1, #4294967295
 800a84c:	fa01 f202 	lsl.w	r2, r1, r2
 800a850:	ea02 0a0a 	and.w	sl, r2, sl
 800a854:	e7b0      	b.n	800a7b8 <_strtod_l+0x5e0>
 800a856:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800a858:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a85a:	2f00      	cmp	r7, #0
 800a85c:	bfab      	itete	ge
 800a85e:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800a860:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800a862:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800a866:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800a86a:	bfac      	ite	ge
 800a86c:	eb07 0903 	addge.w	r9, r7, r3
 800a870:	eba3 0807 	sublt.w	r8, r3, r7
 800a874:	9b06      	ldr	r3, [sp, #24]
 800a876:	1aff      	subs	r7, r7, r3
 800a878:	4417      	add	r7, r2
 800a87a:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800a87e:	4a6b      	ldr	r2, [pc, #428]	@ (800aa2c <_strtod_l+0x854>)
 800a880:	3f01      	subs	r7, #1
 800a882:	4297      	cmp	r7, r2
 800a884:	da51      	bge.n	800a92a <_strtod_l+0x752>
 800a886:	1bd1      	subs	r1, r2, r7
 800a888:	291f      	cmp	r1, #31
 800a88a:	eba3 0301 	sub.w	r3, r3, r1
 800a88e:	f04f 0201 	mov.w	r2, #1
 800a892:	dc3e      	bgt.n	800a912 <_strtod_l+0x73a>
 800a894:	408a      	lsls	r2, r1
 800a896:	920c      	str	r2, [sp, #48]	@ 0x30
 800a898:	2200      	movs	r2, #0
 800a89a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a89c:	eb09 0703 	add.w	r7, r9, r3
 800a8a0:	4498      	add	r8, r3
 800a8a2:	9b06      	ldr	r3, [sp, #24]
 800a8a4:	45b9      	cmp	r9, r7
 800a8a6:	4498      	add	r8, r3
 800a8a8:	464b      	mov	r3, r9
 800a8aa:	bfa8      	it	ge
 800a8ac:	463b      	movge	r3, r7
 800a8ae:	4543      	cmp	r3, r8
 800a8b0:	bfa8      	it	ge
 800a8b2:	4643      	movge	r3, r8
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	bfc2      	ittt	gt
 800a8b8:	1aff      	subgt	r7, r7, r3
 800a8ba:	eba8 0803 	subgt.w	r8, r8, r3
 800a8be:	eba9 0903 	subgt.w	r9, r9, r3
 800a8c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	dd16      	ble.n	800a8f6 <_strtod_l+0x71e>
 800a8c8:	4629      	mov	r1, r5
 800a8ca:	9805      	ldr	r0, [sp, #20]
 800a8cc:	461a      	mov	r2, r3
 800a8ce:	f7ff f9b5 	bl	8009c3c <__pow5mult>
 800a8d2:	4605      	mov	r5, r0
 800a8d4:	2800      	cmp	r0, #0
 800a8d6:	d0b5      	beq.n	800a844 <_strtod_l+0x66c>
 800a8d8:	4601      	mov	r1, r0
 800a8da:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a8dc:	9805      	ldr	r0, [sp, #20]
 800a8de:	f7ff f903 	bl	8009ae8 <__multiply>
 800a8e2:	900f      	str	r0, [sp, #60]	@ 0x3c
 800a8e4:	2800      	cmp	r0, #0
 800a8e6:	f43f ae87 	beq.w	800a5f8 <_strtod_l+0x420>
 800a8ea:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a8ec:	9805      	ldr	r0, [sp, #20]
 800a8ee:	f7fe ffe7 	bl	80098c0 <_Bfree>
 800a8f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a8f4:	9312      	str	r3, [sp, #72]	@ 0x48
 800a8f6:	2f00      	cmp	r7, #0
 800a8f8:	dc1b      	bgt.n	800a932 <_strtod_l+0x75a>
 800a8fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	dd21      	ble.n	800a944 <_strtod_l+0x76c>
 800a900:	4631      	mov	r1, r6
 800a902:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a904:	9805      	ldr	r0, [sp, #20]
 800a906:	f7ff f999 	bl	8009c3c <__pow5mult>
 800a90a:	4606      	mov	r6, r0
 800a90c:	b9d0      	cbnz	r0, 800a944 <_strtod_l+0x76c>
 800a90e:	2600      	movs	r6, #0
 800a910:	e672      	b.n	800a5f8 <_strtod_l+0x420>
 800a912:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800a916:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800a91a:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800a91e:	37e2      	adds	r7, #226	@ 0xe2
 800a920:	fa02 f107 	lsl.w	r1, r2, r7
 800a924:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a926:	920c      	str	r2, [sp, #48]	@ 0x30
 800a928:	e7b8      	b.n	800a89c <_strtod_l+0x6c4>
 800a92a:	2200      	movs	r2, #0
 800a92c:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a92e:	2201      	movs	r2, #1
 800a930:	e7f9      	b.n	800a926 <_strtod_l+0x74e>
 800a932:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a934:	9805      	ldr	r0, [sp, #20]
 800a936:	463a      	mov	r2, r7
 800a938:	f7ff f9da 	bl	8009cf0 <__lshift>
 800a93c:	9012      	str	r0, [sp, #72]	@ 0x48
 800a93e:	2800      	cmp	r0, #0
 800a940:	d1db      	bne.n	800a8fa <_strtod_l+0x722>
 800a942:	e659      	b.n	800a5f8 <_strtod_l+0x420>
 800a944:	f1b8 0f00 	cmp.w	r8, #0
 800a948:	dd07      	ble.n	800a95a <_strtod_l+0x782>
 800a94a:	4631      	mov	r1, r6
 800a94c:	9805      	ldr	r0, [sp, #20]
 800a94e:	4642      	mov	r2, r8
 800a950:	f7ff f9ce 	bl	8009cf0 <__lshift>
 800a954:	4606      	mov	r6, r0
 800a956:	2800      	cmp	r0, #0
 800a958:	d0d9      	beq.n	800a90e <_strtod_l+0x736>
 800a95a:	f1b9 0f00 	cmp.w	r9, #0
 800a95e:	dd08      	ble.n	800a972 <_strtod_l+0x79a>
 800a960:	4629      	mov	r1, r5
 800a962:	9805      	ldr	r0, [sp, #20]
 800a964:	464a      	mov	r2, r9
 800a966:	f7ff f9c3 	bl	8009cf0 <__lshift>
 800a96a:	4605      	mov	r5, r0
 800a96c:	2800      	cmp	r0, #0
 800a96e:	f43f ae43 	beq.w	800a5f8 <_strtod_l+0x420>
 800a972:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a974:	9805      	ldr	r0, [sp, #20]
 800a976:	4632      	mov	r2, r6
 800a978:	f7ff fa42 	bl	8009e00 <__mdiff>
 800a97c:	4604      	mov	r4, r0
 800a97e:	2800      	cmp	r0, #0
 800a980:	f43f ae3a 	beq.w	800a5f8 <_strtod_l+0x420>
 800a984:	2300      	movs	r3, #0
 800a986:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800a98a:	60c3      	str	r3, [r0, #12]
 800a98c:	4629      	mov	r1, r5
 800a98e:	f7ff fa1b 	bl	8009dc8 <__mcmp>
 800a992:	2800      	cmp	r0, #0
 800a994:	da4e      	bge.n	800aa34 <_strtod_l+0x85c>
 800a996:	ea58 080a 	orrs.w	r8, r8, sl
 800a99a:	d174      	bne.n	800aa86 <_strtod_l+0x8ae>
 800a99c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d170      	bne.n	800aa86 <_strtod_l+0x8ae>
 800a9a4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a9a8:	0d1b      	lsrs	r3, r3, #20
 800a9aa:	051b      	lsls	r3, r3, #20
 800a9ac:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a9b0:	d969      	bls.n	800aa86 <_strtod_l+0x8ae>
 800a9b2:	6963      	ldr	r3, [r4, #20]
 800a9b4:	b913      	cbnz	r3, 800a9bc <_strtod_l+0x7e4>
 800a9b6:	6923      	ldr	r3, [r4, #16]
 800a9b8:	2b01      	cmp	r3, #1
 800a9ba:	dd64      	ble.n	800aa86 <_strtod_l+0x8ae>
 800a9bc:	4621      	mov	r1, r4
 800a9be:	2201      	movs	r2, #1
 800a9c0:	9805      	ldr	r0, [sp, #20]
 800a9c2:	f7ff f995 	bl	8009cf0 <__lshift>
 800a9c6:	4629      	mov	r1, r5
 800a9c8:	4604      	mov	r4, r0
 800a9ca:	f7ff f9fd 	bl	8009dc8 <__mcmp>
 800a9ce:	2800      	cmp	r0, #0
 800a9d0:	dd59      	ble.n	800aa86 <_strtod_l+0x8ae>
 800a9d2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a9d6:	9a06      	ldr	r2, [sp, #24]
 800a9d8:	0d1b      	lsrs	r3, r3, #20
 800a9da:	051b      	lsls	r3, r3, #20
 800a9dc:	2a00      	cmp	r2, #0
 800a9de:	d070      	beq.n	800aac2 <_strtod_l+0x8ea>
 800a9e0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a9e4:	d86d      	bhi.n	800aac2 <_strtod_l+0x8ea>
 800a9e6:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a9ea:	f67f ae99 	bls.w	800a720 <_strtod_l+0x548>
 800a9ee:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 800aa20 <_strtod_l+0x848>
 800a9f2:	ec4b ab16 	vmov	d6, sl, fp
 800a9f6:	4b0e      	ldr	r3, [pc, #56]	@ (800aa30 <_strtod_l+0x858>)
 800a9f8:	ee26 7b07 	vmul.f64	d7, d6, d7
 800a9fc:	ee17 2a90 	vmov	r2, s15
 800aa00:	4013      	ands	r3, r2
 800aa02:	ec5b ab17 	vmov	sl, fp, d7
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	f47f ae01 	bne.w	800a60e <_strtod_l+0x436>
 800aa0c:	9a05      	ldr	r2, [sp, #20]
 800aa0e:	2322      	movs	r3, #34	@ 0x22
 800aa10:	6013      	str	r3, [r2, #0]
 800aa12:	e5fc      	b.n	800a60e <_strtod_l+0x436>
 800aa14:	f3af 8000 	nop.w
 800aa18:	ffc00000 	.word	0xffc00000
 800aa1c:	41dfffff 	.word	0x41dfffff
 800aa20:	00000000 	.word	0x00000000
 800aa24:	39500000 	.word	0x39500000
 800aa28:	0800c1e8 	.word	0x0800c1e8
 800aa2c:	fffffc02 	.word	0xfffffc02
 800aa30:	7ff00000 	.word	0x7ff00000
 800aa34:	46d9      	mov	r9, fp
 800aa36:	d15d      	bne.n	800aaf4 <_strtod_l+0x91c>
 800aa38:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aa3c:	f1b8 0f00 	cmp.w	r8, #0
 800aa40:	d02a      	beq.n	800aa98 <_strtod_l+0x8c0>
 800aa42:	4aab      	ldr	r2, [pc, #684]	@ (800acf0 <_strtod_l+0xb18>)
 800aa44:	4293      	cmp	r3, r2
 800aa46:	d12a      	bne.n	800aa9e <_strtod_l+0x8c6>
 800aa48:	9b06      	ldr	r3, [sp, #24]
 800aa4a:	4652      	mov	r2, sl
 800aa4c:	b1fb      	cbz	r3, 800aa8e <_strtod_l+0x8b6>
 800aa4e:	4ba9      	ldr	r3, [pc, #676]	@ (800acf4 <_strtod_l+0xb1c>)
 800aa50:	ea0b 0303 	and.w	r3, fp, r3
 800aa54:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800aa58:	f04f 31ff 	mov.w	r1, #4294967295
 800aa5c:	d81a      	bhi.n	800aa94 <_strtod_l+0x8bc>
 800aa5e:	0d1b      	lsrs	r3, r3, #20
 800aa60:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800aa64:	fa01 f303 	lsl.w	r3, r1, r3
 800aa68:	429a      	cmp	r2, r3
 800aa6a:	d118      	bne.n	800aa9e <_strtod_l+0x8c6>
 800aa6c:	4ba2      	ldr	r3, [pc, #648]	@ (800acf8 <_strtod_l+0xb20>)
 800aa6e:	4599      	cmp	r9, r3
 800aa70:	d102      	bne.n	800aa78 <_strtod_l+0x8a0>
 800aa72:	3201      	adds	r2, #1
 800aa74:	f43f adc0 	beq.w	800a5f8 <_strtod_l+0x420>
 800aa78:	4b9e      	ldr	r3, [pc, #632]	@ (800acf4 <_strtod_l+0xb1c>)
 800aa7a:	ea09 0303 	and.w	r3, r9, r3
 800aa7e:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800aa82:	f04f 0a00 	mov.w	sl, #0
 800aa86:	9b06      	ldr	r3, [sp, #24]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d1b0      	bne.n	800a9ee <_strtod_l+0x816>
 800aa8c:	e5bf      	b.n	800a60e <_strtod_l+0x436>
 800aa8e:	f04f 33ff 	mov.w	r3, #4294967295
 800aa92:	e7e9      	b.n	800aa68 <_strtod_l+0x890>
 800aa94:	460b      	mov	r3, r1
 800aa96:	e7e7      	b.n	800aa68 <_strtod_l+0x890>
 800aa98:	ea53 030a 	orrs.w	r3, r3, sl
 800aa9c:	d099      	beq.n	800a9d2 <_strtod_l+0x7fa>
 800aa9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aaa0:	b1c3      	cbz	r3, 800aad4 <_strtod_l+0x8fc>
 800aaa2:	ea13 0f09 	tst.w	r3, r9
 800aaa6:	d0ee      	beq.n	800aa86 <_strtod_l+0x8ae>
 800aaa8:	9a06      	ldr	r2, [sp, #24]
 800aaaa:	4650      	mov	r0, sl
 800aaac:	4659      	mov	r1, fp
 800aaae:	f1b8 0f00 	cmp.w	r8, #0
 800aab2:	d013      	beq.n	800aadc <_strtod_l+0x904>
 800aab4:	f7ff fb73 	bl	800a19e <sulp>
 800aab8:	ee39 7b00 	vadd.f64	d7, d9, d0
 800aabc:	ec5b ab17 	vmov	sl, fp, d7
 800aac0:	e7e1      	b.n	800aa86 <_strtod_l+0x8ae>
 800aac2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800aac6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800aaca:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800aace:	f04f 3aff 	mov.w	sl, #4294967295
 800aad2:	e7d8      	b.n	800aa86 <_strtod_l+0x8ae>
 800aad4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aad6:	ea13 0f0a 	tst.w	r3, sl
 800aada:	e7e4      	b.n	800aaa6 <_strtod_l+0x8ce>
 800aadc:	f7ff fb5f 	bl	800a19e <sulp>
 800aae0:	ee39 0b40 	vsub.f64	d0, d9, d0
 800aae4:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800aae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aaec:	ec5b ab10 	vmov	sl, fp, d0
 800aaf0:	d1c9      	bne.n	800aa86 <_strtod_l+0x8ae>
 800aaf2:	e615      	b.n	800a720 <_strtod_l+0x548>
 800aaf4:	4629      	mov	r1, r5
 800aaf6:	4620      	mov	r0, r4
 800aaf8:	f7ff fade 	bl	800a0b8 <__ratio>
 800aafc:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800ab00:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800ab04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab08:	d85d      	bhi.n	800abc6 <_strtod_l+0x9ee>
 800ab0a:	f1b8 0f00 	cmp.w	r8, #0
 800ab0e:	d164      	bne.n	800abda <_strtod_l+0xa02>
 800ab10:	f1ba 0f00 	cmp.w	sl, #0
 800ab14:	d14b      	bne.n	800abae <_strtod_l+0x9d6>
 800ab16:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ab1a:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d160      	bne.n	800abe4 <_strtod_l+0xa0c>
 800ab22:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800ab26:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800ab2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab2e:	d401      	bmi.n	800ab34 <_strtod_l+0x95c>
 800ab30:	ee20 8b08 	vmul.f64	d8, d0, d8
 800ab34:	eeb1 ab48 	vneg.f64	d10, d8
 800ab38:	486e      	ldr	r0, [pc, #440]	@ (800acf4 <_strtod_l+0xb1c>)
 800ab3a:	4970      	ldr	r1, [pc, #448]	@ (800acfc <_strtod_l+0xb24>)
 800ab3c:	ea09 0700 	and.w	r7, r9, r0
 800ab40:	428f      	cmp	r7, r1
 800ab42:	ec53 2b1a 	vmov	r2, r3, d10
 800ab46:	d17d      	bne.n	800ac44 <_strtod_l+0xa6c>
 800ab48:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800ab4c:	ec4b ab1c 	vmov	d12, sl, fp
 800ab50:	eeb0 0b4c 	vmov.f64	d0, d12
 800ab54:	f7ff f9e8 	bl	8009f28 <__ulp>
 800ab58:	4866      	ldr	r0, [pc, #408]	@ (800acf4 <_strtod_l+0xb1c>)
 800ab5a:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800ab5e:	ee1c 3a90 	vmov	r3, s25
 800ab62:	4a67      	ldr	r2, [pc, #412]	@ (800ad00 <_strtod_l+0xb28>)
 800ab64:	ea03 0100 	and.w	r1, r3, r0
 800ab68:	4291      	cmp	r1, r2
 800ab6a:	ec5b ab1c 	vmov	sl, fp, d12
 800ab6e:	d93c      	bls.n	800abea <_strtod_l+0xa12>
 800ab70:	ee19 2a90 	vmov	r2, s19
 800ab74:	4b60      	ldr	r3, [pc, #384]	@ (800acf8 <_strtod_l+0xb20>)
 800ab76:	429a      	cmp	r2, r3
 800ab78:	d104      	bne.n	800ab84 <_strtod_l+0x9ac>
 800ab7a:	ee19 3a10 	vmov	r3, s18
 800ab7e:	3301      	adds	r3, #1
 800ab80:	f43f ad3a 	beq.w	800a5f8 <_strtod_l+0x420>
 800ab84:	f8df b170 	ldr.w	fp, [pc, #368]	@ 800acf8 <_strtod_l+0xb20>
 800ab88:	f04f 3aff 	mov.w	sl, #4294967295
 800ab8c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ab8e:	9805      	ldr	r0, [sp, #20]
 800ab90:	f7fe fe96 	bl	80098c0 <_Bfree>
 800ab94:	9805      	ldr	r0, [sp, #20]
 800ab96:	4631      	mov	r1, r6
 800ab98:	f7fe fe92 	bl	80098c0 <_Bfree>
 800ab9c:	9805      	ldr	r0, [sp, #20]
 800ab9e:	4629      	mov	r1, r5
 800aba0:	f7fe fe8e 	bl	80098c0 <_Bfree>
 800aba4:	9805      	ldr	r0, [sp, #20]
 800aba6:	4621      	mov	r1, r4
 800aba8:	f7fe fe8a 	bl	80098c0 <_Bfree>
 800abac:	e625      	b.n	800a7fa <_strtod_l+0x622>
 800abae:	f1ba 0f01 	cmp.w	sl, #1
 800abb2:	d103      	bne.n	800abbc <_strtod_l+0x9e4>
 800abb4:	f1bb 0f00 	cmp.w	fp, #0
 800abb8:	f43f adb2 	beq.w	800a720 <_strtod_l+0x548>
 800abbc:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800abc0:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800abc4:	e7b8      	b.n	800ab38 <_strtod_l+0x960>
 800abc6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800abca:	ee20 8b08 	vmul.f64	d8, d0, d8
 800abce:	f1b8 0f00 	cmp.w	r8, #0
 800abd2:	d0af      	beq.n	800ab34 <_strtod_l+0x95c>
 800abd4:	eeb0 ab48 	vmov.f64	d10, d8
 800abd8:	e7ae      	b.n	800ab38 <_strtod_l+0x960>
 800abda:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800abde:	eeb0 8b4a 	vmov.f64	d8, d10
 800abe2:	e7a9      	b.n	800ab38 <_strtod_l+0x960>
 800abe4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800abe8:	e7a6      	b.n	800ab38 <_strtod_l+0x960>
 800abea:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800abee:	9b06      	ldr	r3, [sp, #24]
 800abf0:	46d9      	mov	r9, fp
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d1ca      	bne.n	800ab8c <_strtod_l+0x9b4>
 800abf6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800abfa:	0d1b      	lsrs	r3, r3, #20
 800abfc:	051b      	lsls	r3, r3, #20
 800abfe:	429f      	cmp	r7, r3
 800ac00:	d1c4      	bne.n	800ab8c <_strtod_l+0x9b4>
 800ac02:	ec51 0b18 	vmov	r0, r1, d8
 800ac06:	f7f5 fd47 	bl	8000698 <__aeabi_d2lz>
 800ac0a:	f7f5 fcff 	bl	800060c <__aeabi_l2d>
 800ac0e:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800ac12:	ec41 0b17 	vmov	d7, r0, r1
 800ac16:	ea49 090a 	orr.w	r9, r9, sl
 800ac1a:	ea59 0908 	orrs.w	r9, r9, r8
 800ac1e:	ee38 8b47 	vsub.f64	d8, d8, d7
 800ac22:	d03c      	beq.n	800ac9e <_strtod_l+0xac6>
 800ac24:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 800acd8 <_strtod_l+0xb00>
 800ac28:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800ac2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac30:	f53f aced 	bmi.w	800a60e <_strtod_l+0x436>
 800ac34:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800ace0 <_strtod_l+0xb08>
 800ac38:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800ac3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac40:	dda4      	ble.n	800ab8c <_strtod_l+0x9b4>
 800ac42:	e4e4      	b.n	800a60e <_strtod_l+0x436>
 800ac44:	9906      	ldr	r1, [sp, #24]
 800ac46:	b1e1      	cbz	r1, 800ac82 <_strtod_l+0xaaa>
 800ac48:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800ac4c:	d819      	bhi.n	800ac82 <_strtod_l+0xaaa>
 800ac4e:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800ac52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac56:	d811      	bhi.n	800ac7c <_strtod_l+0xaa4>
 800ac58:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800ac5c:	ee18 3a10 	vmov	r3, s16
 800ac60:	2b01      	cmp	r3, #1
 800ac62:	bf38      	it	cc
 800ac64:	2301      	movcc	r3, #1
 800ac66:	ee08 3a10 	vmov	s16, r3
 800ac6a:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800ac6e:	f1b8 0f00 	cmp.w	r8, #0
 800ac72:	d111      	bne.n	800ac98 <_strtod_l+0xac0>
 800ac74:	eeb1 7b48 	vneg.f64	d7, d8
 800ac78:	ec53 2b17 	vmov	r2, r3, d7
 800ac7c:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800ac80:	1bcb      	subs	r3, r1, r7
 800ac82:	eeb0 0b49 	vmov.f64	d0, d9
 800ac86:	ec43 2b1a 	vmov	d10, r2, r3
 800ac8a:	f7ff f94d 	bl	8009f28 <__ulp>
 800ac8e:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800ac92:	ec5b ab19 	vmov	sl, fp, d9
 800ac96:	e7aa      	b.n	800abee <_strtod_l+0xa16>
 800ac98:	eeb0 7b48 	vmov.f64	d7, d8
 800ac9c:	e7ec      	b.n	800ac78 <_strtod_l+0xaa0>
 800ac9e:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 800ace8 <_strtod_l+0xb10>
 800aca2:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800aca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800acaa:	f57f af6f 	bpl.w	800ab8c <_strtod_l+0x9b4>
 800acae:	e4ae      	b.n	800a60e <_strtod_l+0x436>
 800acb0:	2300      	movs	r3, #0
 800acb2:	9308      	str	r3, [sp, #32]
 800acb4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800acb6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800acb8:	6013      	str	r3, [r2, #0]
 800acba:	f7ff bacc 	b.w	800a256 <_strtod_l+0x7e>
 800acbe:	2a65      	cmp	r2, #101	@ 0x65
 800acc0:	f43f abbc 	beq.w	800a43c <_strtod_l+0x264>
 800acc4:	2a45      	cmp	r2, #69	@ 0x45
 800acc6:	f43f abb9 	beq.w	800a43c <_strtod_l+0x264>
 800acca:	2301      	movs	r3, #1
 800accc:	9306      	str	r3, [sp, #24]
 800acce:	f7ff bbf0 	b.w	800a4b2 <_strtod_l+0x2da>
 800acd2:	bf00      	nop
 800acd4:	f3af 8000 	nop.w
 800acd8:	94a03595 	.word	0x94a03595
 800acdc:	3fdfffff 	.word	0x3fdfffff
 800ace0:	35afe535 	.word	0x35afe535
 800ace4:	3fe00000 	.word	0x3fe00000
 800ace8:	94a03595 	.word	0x94a03595
 800acec:	3fcfffff 	.word	0x3fcfffff
 800acf0:	000fffff 	.word	0x000fffff
 800acf4:	7ff00000 	.word	0x7ff00000
 800acf8:	7fefffff 	.word	0x7fefffff
 800acfc:	7fe00000 	.word	0x7fe00000
 800ad00:	7c9fffff 	.word	0x7c9fffff

0800ad04 <_strtod_r>:
 800ad04:	4b01      	ldr	r3, [pc, #4]	@ (800ad0c <_strtod_r+0x8>)
 800ad06:	f7ff ba67 	b.w	800a1d8 <_strtod_l>
 800ad0a:	bf00      	nop
 800ad0c:	20000070 	.word	0x20000070

0800ad10 <_strtol_l.constprop.0>:
 800ad10:	2b24      	cmp	r3, #36	@ 0x24
 800ad12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad16:	4686      	mov	lr, r0
 800ad18:	4690      	mov	r8, r2
 800ad1a:	d801      	bhi.n	800ad20 <_strtol_l.constprop.0+0x10>
 800ad1c:	2b01      	cmp	r3, #1
 800ad1e:	d106      	bne.n	800ad2e <_strtol_l.constprop.0+0x1e>
 800ad20:	f7fd ff26 	bl	8008b70 <__errno>
 800ad24:	2316      	movs	r3, #22
 800ad26:	6003      	str	r3, [r0, #0]
 800ad28:	2000      	movs	r0, #0
 800ad2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad2e:	4834      	ldr	r0, [pc, #208]	@ (800ae00 <_strtol_l.constprop.0+0xf0>)
 800ad30:	460d      	mov	r5, r1
 800ad32:	462a      	mov	r2, r5
 800ad34:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ad38:	5d06      	ldrb	r6, [r0, r4]
 800ad3a:	f016 0608 	ands.w	r6, r6, #8
 800ad3e:	d1f8      	bne.n	800ad32 <_strtol_l.constprop.0+0x22>
 800ad40:	2c2d      	cmp	r4, #45	@ 0x2d
 800ad42:	d12d      	bne.n	800ada0 <_strtol_l.constprop.0+0x90>
 800ad44:	782c      	ldrb	r4, [r5, #0]
 800ad46:	2601      	movs	r6, #1
 800ad48:	1c95      	adds	r5, r2, #2
 800ad4a:	f033 0210 	bics.w	r2, r3, #16
 800ad4e:	d109      	bne.n	800ad64 <_strtol_l.constprop.0+0x54>
 800ad50:	2c30      	cmp	r4, #48	@ 0x30
 800ad52:	d12a      	bne.n	800adaa <_strtol_l.constprop.0+0x9a>
 800ad54:	782a      	ldrb	r2, [r5, #0]
 800ad56:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ad5a:	2a58      	cmp	r2, #88	@ 0x58
 800ad5c:	d125      	bne.n	800adaa <_strtol_l.constprop.0+0x9a>
 800ad5e:	786c      	ldrb	r4, [r5, #1]
 800ad60:	2310      	movs	r3, #16
 800ad62:	3502      	adds	r5, #2
 800ad64:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ad68:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ad6c:	2200      	movs	r2, #0
 800ad6e:	fbbc f9f3 	udiv	r9, ip, r3
 800ad72:	4610      	mov	r0, r2
 800ad74:	fb03 ca19 	mls	sl, r3, r9, ip
 800ad78:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ad7c:	2f09      	cmp	r7, #9
 800ad7e:	d81b      	bhi.n	800adb8 <_strtol_l.constprop.0+0xa8>
 800ad80:	463c      	mov	r4, r7
 800ad82:	42a3      	cmp	r3, r4
 800ad84:	dd27      	ble.n	800add6 <_strtol_l.constprop.0+0xc6>
 800ad86:	1c57      	adds	r7, r2, #1
 800ad88:	d007      	beq.n	800ad9a <_strtol_l.constprop.0+0x8a>
 800ad8a:	4581      	cmp	r9, r0
 800ad8c:	d320      	bcc.n	800add0 <_strtol_l.constprop.0+0xc0>
 800ad8e:	d101      	bne.n	800ad94 <_strtol_l.constprop.0+0x84>
 800ad90:	45a2      	cmp	sl, r4
 800ad92:	db1d      	blt.n	800add0 <_strtol_l.constprop.0+0xc0>
 800ad94:	fb00 4003 	mla	r0, r0, r3, r4
 800ad98:	2201      	movs	r2, #1
 800ad9a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ad9e:	e7eb      	b.n	800ad78 <_strtol_l.constprop.0+0x68>
 800ada0:	2c2b      	cmp	r4, #43	@ 0x2b
 800ada2:	bf04      	itt	eq
 800ada4:	782c      	ldrbeq	r4, [r5, #0]
 800ada6:	1c95      	addeq	r5, r2, #2
 800ada8:	e7cf      	b.n	800ad4a <_strtol_l.constprop.0+0x3a>
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d1da      	bne.n	800ad64 <_strtol_l.constprop.0+0x54>
 800adae:	2c30      	cmp	r4, #48	@ 0x30
 800adb0:	bf0c      	ite	eq
 800adb2:	2308      	moveq	r3, #8
 800adb4:	230a      	movne	r3, #10
 800adb6:	e7d5      	b.n	800ad64 <_strtol_l.constprop.0+0x54>
 800adb8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800adbc:	2f19      	cmp	r7, #25
 800adbe:	d801      	bhi.n	800adc4 <_strtol_l.constprop.0+0xb4>
 800adc0:	3c37      	subs	r4, #55	@ 0x37
 800adc2:	e7de      	b.n	800ad82 <_strtol_l.constprop.0+0x72>
 800adc4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800adc8:	2f19      	cmp	r7, #25
 800adca:	d804      	bhi.n	800add6 <_strtol_l.constprop.0+0xc6>
 800adcc:	3c57      	subs	r4, #87	@ 0x57
 800adce:	e7d8      	b.n	800ad82 <_strtol_l.constprop.0+0x72>
 800add0:	f04f 32ff 	mov.w	r2, #4294967295
 800add4:	e7e1      	b.n	800ad9a <_strtol_l.constprop.0+0x8a>
 800add6:	1c53      	adds	r3, r2, #1
 800add8:	d108      	bne.n	800adec <_strtol_l.constprop.0+0xdc>
 800adda:	2322      	movs	r3, #34	@ 0x22
 800addc:	f8ce 3000 	str.w	r3, [lr]
 800ade0:	4660      	mov	r0, ip
 800ade2:	f1b8 0f00 	cmp.w	r8, #0
 800ade6:	d0a0      	beq.n	800ad2a <_strtol_l.constprop.0+0x1a>
 800ade8:	1e69      	subs	r1, r5, #1
 800adea:	e006      	b.n	800adfa <_strtol_l.constprop.0+0xea>
 800adec:	b106      	cbz	r6, 800adf0 <_strtol_l.constprop.0+0xe0>
 800adee:	4240      	negs	r0, r0
 800adf0:	f1b8 0f00 	cmp.w	r8, #0
 800adf4:	d099      	beq.n	800ad2a <_strtol_l.constprop.0+0x1a>
 800adf6:	2a00      	cmp	r2, #0
 800adf8:	d1f6      	bne.n	800ade8 <_strtol_l.constprop.0+0xd8>
 800adfa:	f8c8 1000 	str.w	r1, [r8]
 800adfe:	e794      	b.n	800ad2a <_strtol_l.constprop.0+0x1a>
 800ae00:	0800c211 	.word	0x0800c211

0800ae04 <_strtol_r>:
 800ae04:	f7ff bf84 	b.w	800ad10 <_strtol_l.constprop.0>

0800ae08 <__ssputs_r>:
 800ae08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae0c:	688e      	ldr	r6, [r1, #8]
 800ae0e:	461f      	mov	r7, r3
 800ae10:	42be      	cmp	r6, r7
 800ae12:	680b      	ldr	r3, [r1, #0]
 800ae14:	4682      	mov	sl, r0
 800ae16:	460c      	mov	r4, r1
 800ae18:	4690      	mov	r8, r2
 800ae1a:	d82d      	bhi.n	800ae78 <__ssputs_r+0x70>
 800ae1c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ae20:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ae24:	d026      	beq.n	800ae74 <__ssputs_r+0x6c>
 800ae26:	6965      	ldr	r5, [r4, #20]
 800ae28:	6909      	ldr	r1, [r1, #16]
 800ae2a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ae2e:	eba3 0901 	sub.w	r9, r3, r1
 800ae32:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ae36:	1c7b      	adds	r3, r7, #1
 800ae38:	444b      	add	r3, r9
 800ae3a:	106d      	asrs	r5, r5, #1
 800ae3c:	429d      	cmp	r5, r3
 800ae3e:	bf38      	it	cc
 800ae40:	461d      	movcc	r5, r3
 800ae42:	0553      	lsls	r3, r2, #21
 800ae44:	d527      	bpl.n	800ae96 <__ssputs_r+0x8e>
 800ae46:	4629      	mov	r1, r5
 800ae48:	f7fc fe3a 	bl	8007ac0 <_malloc_r>
 800ae4c:	4606      	mov	r6, r0
 800ae4e:	b360      	cbz	r0, 800aeaa <__ssputs_r+0xa2>
 800ae50:	6921      	ldr	r1, [r4, #16]
 800ae52:	464a      	mov	r2, r9
 800ae54:	f7fd feb6 	bl	8008bc4 <memcpy>
 800ae58:	89a3      	ldrh	r3, [r4, #12]
 800ae5a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ae5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae62:	81a3      	strh	r3, [r4, #12]
 800ae64:	6126      	str	r6, [r4, #16]
 800ae66:	6165      	str	r5, [r4, #20]
 800ae68:	444e      	add	r6, r9
 800ae6a:	eba5 0509 	sub.w	r5, r5, r9
 800ae6e:	6026      	str	r6, [r4, #0]
 800ae70:	60a5      	str	r5, [r4, #8]
 800ae72:	463e      	mov	r6, r7
 800ae74:	42be      	cmp	r6, r7
 800ae76:	d900      	bls.n	800ae7a <__ssputs_r+0x72>
 800ae78:	463e      	mov	r6, r7
 800ae7a:	6820      	ldr	r0, [r4, #0]
 800ae7c:	4632      	mov	r2, r6
 800ae7e:	4641      	mov	r1, r8
 800ae80:	f000 f9c6 	bl	800b210 <memmove>
 800ae84:	68a3      	ldr	r3, [r4, #8]
 800ae86:	1b9b      	subs	r3, r3, r6
 800ae88:	60a3      	str	r3, [r4, #8]
 800ae8a:	6823      	ldr	r3, [r4, #0]
 800ae8c:	4433      	add	r3, r6
 800ae8e:	6023      	str	r3, [r4, #0]
 800ae90:	2000      	movs	r0, #0
 800ae92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae96:	462a      	mov	r2, r5
 800ae98:	f000 fd6b 	bl	800b972 <_realloc_r>
 800ae9c:	4606      	mov	r6, r0
 800ae9e:	2800      	cmp	r0, #0
 800aea0:	d1e0      	bne.n	800ae64 <__ssputs_r+0x5c>
 800aea2:	6921      	ldr	r1, [r4, #16]
 800aea4:	4650      	mov	r0, sl
 800aea6:	f7fe fc81 	bl	80097ac <_free_r>
 800aeaa:	230c      	movs	r3, #12
 800aeac:	f8ca 3000 	str.w	r3, [sl]
 800aeb0:	89a3      	ldrh	r3, [r4, #12]
 800aeb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aeb6:	81a3      	strh	r3, [r4, #12]
 800aeb8:	f04f 30ff 	mov.w	r0, #4294967295
 800aebc:	e7e9      	b.n	800ae92 <__ssputs_r+0x8a>
	...

0800aec0 <_svfiprintf_r>:
 800aec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aec4:	4698      	mov	r8, r3
 800aec6:	898b      	ldrh	r3, [r1, #12]
 800aec8:	061b      	lsls	r3, r3, #24
 800aeca:	b09d      	sub	sp, #116	@ 0x74
 800aecc:	4607      	mov	r7, r0
 800aece:	460d      	mov	r5, r1
 800aed0:	4614      	mov	r4, r2
 800aed2:	d510      	bpl.n	800aef6 <_svfiprintf_r+0x36>
 800aed4:	690b      	ldr	r3, [r1, #16]
 800aed6:	b973      	cbnz	r3, 800aef6 <_svfiprintf_r+0x36>
 800aed8:	2140      	movs	r1, #64	@ 0x40
 800aeda:	f7fc fdf1 	bl	8007ac0 <_malloc_r>
 800aede:	6028      	str	r0, [r5, #0]
 800aee0:	6128      	str	r0, [r5, #16]
 800aee2:	b930      	cbnz	r0, 800aef2 <_svfiprintf_r+0x32>
 800aee4:	230c      	movs	r3, #12
 800aee6:	603b      	str	r3, [r7, #0]
 800aee8:	f04f 30ff 	mov.w	r0, #4294967295
 800aeec:	b01d      	add	sp, #116	@ 0x74
 800aeee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aef2:	2340      	movs	r3, #64	@ 0x40
 800aef4:	616b      	str	r3, [r5, #20]
 800aef6:	2300      	movs	r3, #0
 800aef8:	9309      	str	r3, [sp, #36]	@ 0x24
 800aefa:	2320      	movs	r3, #32
 800aefc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800af00:	f8cd 800c 	str.w	r8, [sp, #12]
 800af04:	2330      	movs	r3, #48	@ 0x30
 800af06:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b0a4 <_svfiprintf_r+0x1e4>
 800af0a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800af0e:	f04f 0901 	mov.w	r9, #1
 800af12:	4623      	mov	r3, r4
 800af14:	469a      	mov	sl, r3
 800af16:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af1a:	b10a      	cbz	r2, 800af20 <_svfiprintf_r+0x60>
 800af1c:	2a25      	cmp	r2, #37	@ 0x25
 800af1e:	d1f9      	bne.n	800af14 <_svfiprintf_r+0x54>
 800af20:	ebba 0b04 	subs.w	fp, sl, r4
 800af24:	d00b      	beq.n	800af3e <_svfiprintf_r+0x7e>
 800af26:	465b      	mov	r3, fp
 800af28:	4622      	mov	r2, r4
 800af2a:	4629      	mov	r1, r5
 800af2c:	4638      	mov	r0, r7
 800af2e:	f7ff ff6b 	bl	800ae08 <__ssputs_r>
 800af32:	3001      	adds	r0, #1
 800af34:	f000 80a7 	beq.w	800b086 <_svfiprintf_r+0x1c6>
 800af38:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800af3a:	445a      	add	r2, fp
 800af3c:	9209      	str	r2, [sp, #36]	@ 0x24
 800af3e:	f89a 3000 	ldrb.w	r3, [sl]
 800af42:	2b00      	cmp	r3, #0
 800af44:	f000 809f 	beq.w	800b086 <_svfiprintf_r+0x1c6>
 800af48:	2300      	movs	r3, #0
 800af4a:	f04f 32ff 	mov.w	r2, #4294967295
 800af4e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af52:	f10a 0a01 	add.w	sl, sl, #1
 800af56:	9304      	str	r3, [sp, #16]
 800af58:	9307      	str	r3, [sp, #28]
 800af5a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800af5e:	931a      	str	r3, [sp, #104]	@ 0x68
 800af60:	4654      	mov	r4, sl
 800af62:	2205      	movs	r2, #5
 800af64:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af68:	484e      	ldr	r0, [pc, #312]	@ (800b0a4 <_svfiprintf_r+0x1e4>)
 800af6a:	f7f5 f969 	bl	8000240 <memchr>
 800af6e:	9a04      	ldr	r2, [sp, #16]
 800af70:	b9d8      	cbnz	r0, 800afaa <_svfiprintf_r+0xea>
 800af72:	06d0      	lsls	r0, r2, #27
 800af74:	bf44      	itt	mi
 800af76:	2320      	movmi	r3, #32
 800af78:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800af7c:	0711      	lsls	r1, r2, #28
 800af7e:	bf44      	itt	mi
 800af80:	232b      	movmi	r3, #43	@ 0x2b
 800af82:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800af86:	f89a 3000 	ldrb.w	r3, [sl]
 800af8a:	2b2a      	cmp	r3, #42	@ 0x2a
 800af8c:	d015      	beq.n	800afba <_svfiprintf_r+0xfa>
 800af8e:	9a07      	ldr	r2, [sp, #28]
 800af90:	4654      	mov	r4, sl
 800af92:	2000      	movs	r0, #0
 800af94:	f04f 0c0a 	mov.w	ip, #10
 800af98:	4621      	mov	r1, r4
 800af9a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af9e:	3b30      	subs	r3, #48	@ 0x30
 800afa0:	2b09      	cmp	r3, #9
 800afa2:	d94b      	bls.n	800b03c <_svfiprintf_r+0x17c>
 800afa4:	b1b0      	cbz	r0, 800afd4 <_svfiprintf_r+0x114>
 800afa6:	9207      	str	r2, [sp, #28]
 800afa8:	e014      	b.n	800afd4 <_svfiprintf_r+0x114>
 800afaa:	eba0 0308 	sub.w	r3, r0, r8
 800afae:	fa09 f303 	lsl.w	r3, r9, r3
 800afb2:	4313      	orrs	r3, r2
 800afb4:	9304      	str	r3, [sp, #16]
 800afb6:	46a2      	mov	sl, r4
 800afb8:	e7d2      	b.n	800af60 <_svfiprintf_r+0xa0>
 800afba:	9b03      	ldr	r3, [sp, #12]
 800afbc:	1d19      	adds	r1, r3, #4
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	9103      	str	r1, [sp, #12]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	bfbb      	ittet	lt
 800afc6:	425b      	neglt	r3, r3
 800afc8:	f042 0202 	orrlt.w	r2, r2, #2
 800afcc:	9307      	strge	r3, [sp, #28]
 800afce:	9307      	strlt	r3, [sp, #28]
 800afd0:	bfb8      	it	lt
 800afd2:	9204      	strlt	r2, [sp, #16]
 800afd4:	7823      	ldrb	r3, [r4, #0]
 800afd6:	2b2e      	cmp	r3, #46	@ 0x2e
 800afd8:	d10a      	bne.n	800aff0 <_svfiprintf_r+0x130>
 800afda:	7863      	ldrb	r3, [r4, #1]
 800afdc:	2b2a      	cmp	r3, #42	@ 0x2a
 800afde:	d132      	bne.n	800b046 <_svfiprintf_r+0x186>
 800afe0:	9b03      	ldr	r3, [sp, #12]
 800afe2:	1d1a      	adds	r2, r3, #4
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	9203      	str	r2, [sp, #12]
 800afe8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800afec:	3402      	adds	r4, #2
 800afee:	9305      	str	r3, [sp, #20]
 800aff0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b0b4 <_svfiprintf_r+0x1f4>
 800aff4:	7821      	ldrb	r1, [r4, #0]
 800aff6:	2203      	movs	r2, #3
 800aff8:	4650      	mov	r0, sl
 800affa:	f7f5 f921 	bl	8000240 <memchr>
 800affe:	b138      	cbz	r0, 800b010 <_svfiprintf_r+0x150>
 800b000:	9b04      	ldr	r3, [sp, #16]
 800b002:	eba0 000a 	sub.w	r0, r0, sl
 800b006:	2240      	movs	r2, #64	@ 0x40
 800b008:	4082      	lsls	r2, r0
 800b00a:	4313      	orrs	r3, r2
 800b00c:	3401      	adds	r4, #1
 800b00e:	9304      	str	r3, [sp, #16]
 800b010:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b014:	4824      	ldr	r0, [pc, #144]	@ (800b0a8 <_svfiprintf_r+0x1e8>)
 800b016:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b01a:	2206      	movs	r2, #6
 800b01c:	f7f5 f910 	bl	8000240 <memchr>
 800b020:	2800      	cmp	r0, #0
 800b022:	d036      	beq.n	800b092 <_svfiprintf_r+0x1d2>
 800b024:	4b21      	ldr	r3, [pc, #132]	@ (800b0ac <_svfiprintf_r+0x1ec>)
 800b026:	bb1b      	cbnz	r3, 800b070 <_svfiprintf_r+0x1b0>
 800b028:	9b03      	ldr	r3, [sp, #12]
 800b02a:	3307      	adds	r3, #7
 800b02c:	f023 0307 	bic.w	r3, r3, #7
 800b030:	3308      	adds	r3, #8
 800b032:	9303      	str	r3, [sp, #12]
 800b034:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b036:	4433      	add	r3, r6
 800b038:	9309      	str	r3, [sp, #36]	@ 0x24
 800b03a:	e76a      	b.n	800af12 <_svfiprintf_r+0x52>
 800b03c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b040:	460c      	mov	r4, r1
 800b042:	2001      	movs	r0, #1
 800b044:	e7a8      	b.n	800af98 <_svfiprintf_r+0xd8>
 800b046:	2300      	movs	r3, #0
 800b048:	3401      	adds	r4, #1
 800b04a:	9305      	str	r3, [sp, #20]
 800b04c:	4619      	mov	r1, r3
 800b04e:	f04f 0c0a 	mov.w	ip, #10
 800b052:	4620      	mov	r0, r4
 800b054:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b058:	3a30      	subs	r2, #48	@ 0x30
 800b05a:	2a09      	cmp	r2, #9
 800b05c:	d903      	bls.n	800b066 <_svfiprintf_r+0x1a6>
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d0c6      	beq.n	800aff0 <_svfiprintf_r+0x130>
 800b062:	9105      	str	r1, [sp, #20]
 800b064:	e7c4      	b.n	800aff0 <_svfiprintf_r+0x130>
 800b066:	fb0c 2101 	mla	r1, ip, r1, r2
 800b06a:	4604      	mov	r4, r0
 800b06c:	2301      	movs	r3, #1
 800b06e:	e7f0      	b.n	800b052 <_svfiprintf_r+0x192>
 800b070:	ab03      	add	r3, sp, #12
 800b072:	9300      	str	r3, [sp, #0]
 800b074:	462a      	mov	r2, r5
 800b076:	4b0e      	ldr	r3, [pc, #56]	@ (800b0b0 <_svfiprintf_r+0x1f0>)
 800b078:	a904      	add	r1, sp, #16
 800b07a:	4638      	mov	r0, r7
 800b07c:	f7fc fe3c 	bl	8007cf8 <_printf_float>
 800b080:	1c42      	adds	r2, r0, #1
 800b082:	4606      	mov	r6, r0
 800b084:	d1d6      	bne.n	800b034 <_svfiprintf_r+0x174>
 800b086:	89ab      	ldrh	r3, [r5, #12]
 800b088:	065b      	lsls	r3, r3, #25
 800b08a:	f53f af2d 	bmi.w	800aee8 <_svfiprintf_r+0x28>
 800b08e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b090:	e72c      	b.n	800aeec <_svfiprintf_r+0x2c>
 800b092:	ab03      	add	r3, sp, #12
 800b094:	9300      	str	r3, [sp, #0]
 800b096:	462a      	mov	r2, r5
 800b098:	4b05      	ldr	r3, [pc, #20]	@ (800b0b0 <_svfiprintf_r+0x1f0>)
 800b09a:	a904      	add	r1, sp, #16
 800b09c:	4638      	mov	r0, r7
 800b09e:	f7fd f8b3 	bl	8008208 <_printf_i>
 800b0a2:	e7ed      	b.n	800b080 <_svfiprintf_r+0x1c0>
 800b0a4:	0800c311 	.word	0x0800c311
 800b0a8:	0800c31b 	.word	0x0800c31b
 800b0ac:	08007cf9 	.word	0x08007cf9
 800b0b0:	0800ae09 	.word	0x0800ae09
 800b0b4:	0800c317 	.word	0x0800c317

0800b0b8 <__sflush_r>:
 800b0b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b0bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0c0:	0716      	lsls	r6, r2, #28
 800b0c2:	4605      	mov	r5, r0
 800b0c4:	460c      	mov	r4, r1
 800b0c6:	d454      	bmi.n	800b172 <__sflush_r+0xba>
 800b0c8:	684b      	ldr	r3, [r1, #4]
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	dc02      	bgt.n	800b0d4 <__sflush_r+0x1c>
 800b0ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	dd48      	ble.n	800b166 <__sflush_r+0xae>
 800b0d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b0d6:	2e00      	cmp	r6, #0
 800b0d8:	d045      	beq.n	800b166 <__sflush_r+0xae>
 800b0da:	2300      	movs	r3, #0
 800b0dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b0e0:	682f      	ldr	r7, [r5, #0]
 800b0e2:	6a21      	ldr	r1, [r4, #32]
 800b0e4:	602b      	str	r3, [r5, #0]
 800b0e6:	d030      	beq.n	800b14a <__sflush_r+0x92>
 800b0e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b0ea:	89a3      	ldrh	r3, [r4, #12]
 800b0ec:	0759      	lsls	r1, r3, #29
 800b0ee:	d505      	bpl.n	800b0fc <__sflush_r+0x44>
 800b0f0:	6863      	ldr	r3, [r4, #4]
 800b0f2:	1ad2      	subs	r2, r2, r3
 800b0f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b0f6:	b10b      	cbz	r3, 800b0fc <__sflush_r+0x44>
 800b0f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b0fa:	1ad2      	subs	r2, r2, r3
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b100:	6a21      	ldr	r1, [r4, #32]
 800b102:	4628      	mov	r0, r5
 800b104:	47b0      	blx	r6
 800b106:	1c43      	adds	r3, r0, #1
 800b108:	89a3      	ldrh	r3, [r4, #12]
 800b10a:	d106      	bne.n	800b11a <__sflush_r+0x62>
 800b10c:	6829      	ldr	r1, [r5, #0]
 800b10e:	291d      	cmp	r1, #29
 800b110:	d82b      	bhi.n	800b16a <__sflush_r+0xb2>
 800b112:	4a2a      	ldr	r2, [pc, #168]	@ (800b1bc <__sflush_r+0x104>)
 800b114:	410a      	asrs	r2, r1
 800b116:	07d6      	lsls	r6, r2, #31
 800b118:	d427      	bmi.n	800b16a <__sflush_r+0xb2>
 800b11a:	2200      	movs	r2, #0
 800b11c:	6062      	str	r2, [r4, #4]
 800b11e:	04d9      	lsls	r1, r3, #19
 800b120:	6922      	ldr	r2, [r4, #16]
 800b122:	6022      	str	r2, [r4, #0]
 800b124:	d504      	bpl.n	800b130 <__sflush_r+0x78>
 800b126:	1c42      	adds	r2, r0, #1
 800b128:	d101      	bne.n	800b12e <__sflush_r+0x76>
 800b12a:	682b      	ldr	r3, [r5, #0]
 800b12c:	b903      	cbnz	r3, 800b130 <__sflush_r+0x78>
 800b12e:	6560      	str	r0, [r4, #84]	@ 0x54
 800b130:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b132:	602f      	str	r7, [r5, #0]
 800b134:	b1b9      	cbz	r1, 800b166 <__sflush_r+0xae>
 800b136:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b13a:	4299      	cmp	r1, r3
 800b13c:	d002      	beq.n	800b144 <__sflush_r+0x8c>
 800b13e:	4628      	mov	r0, r5
 800b140:	f7fe fb34 	bl	80097ac <_free_r>
 800b144:	2300      	movs	r3, #0
 800b146:	6363      	str	r3, [r4, #52]	@ 0x34
 800b148:	e00d      	b.n	800b166 <__sflush_r+0xae>
 800b14a:	2301      	movs	r3, #1
 800b14c:	4628      	mov	r0, r5
 800b14e:	47b0      	blx	r6
 800b150:	4602      	mov	r2, r0
 800b152:	1c50      	adds	r0, r2, #1
 800b154:	d1c9      	bne.n	800b0ea <__sflush_r+0x32>
 800b156:	682b      	ldr	r3, [r5, #0]
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d0c6      	beq.n	800b0ea <__sflush_r+0x32>
 800b15c:	2b1d      	cmp	r3, #29
 800b15e:	d001      	beq.n	800b164 <__sflush_r+0xac>
 800b160:	2b16      	cmp	r3, #22
 800b162:	d11e      	bne.n	800b1a2 <__sflush_r+0xea>
 800b164:	602f      	str	r7, [r5, #0]
 800b166:	2000      	movs	r0, #0
 800b168:	e022      	b.n	800b1b0 <__sflush_r+0xf8>
 800b16a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b16e:	b21b      	sxth	r3, r3
 800b170:	e01b      	b.n	800b1aa <__sflush_r+0xf2>
 800b172:	690f      	ldr	r7, [r1, #16]
 800b174:	2f00      	cmp	r7, #0
 800b176:	d0f6      	beq.n	800b166 <__sflush_r+0xae>
 800b178:	0793      	lsls	r3, r2, #30
 800b17a:	680e      	ldr	r6, [r1, #0]
 800b17c:	bf08      	it	eq
 800b17e:	694b      	ldreq	r3, [r1, #20]
 800b180:	600f      	str	r7, [r1, #0]
 800b182:	bf18      	it	ne
 800b184:	2300      	movne	r3, #0
 800b186:	eba6 0807 	sub.w	r8, r6, r7
 800b18a:	608b      	str	r3, [r1, #8]
 800b18c:	f1b8 0f00 	cmp.w	r8, #0
 800b190:	dde9      	ble.n	800b166 <__sflush_r+0xae>
 800b192:	6a21      	ldr	r1, [r4, #32]
 800b194:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b196:	4643      	mov	r3, r8
 800b198:	463a      	mov	r2, r7
 800b19a:	4628      	mov	r0, r5
 800b19c:	47b0      	blx	r6
 800b19e:	2800      	cmp	r0, #0
 800b1a0:	dc08      	bgt.n	800b1b4 <__sflush_r+0xfc>
 800b1a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b1a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b1aa:	81a3      	strh	r3, [r4, #12]
 800b1ac:	f04f 30ff 	mov.w	r0, #4294967295
 800b1b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1b4:	4407      	add	r7, r0
 800b1b6:	eba8 0800 	sub.w	r8, r8, r0
 800b1ba:	e7e7      	b.n	800b18c <__sflush_r+0xd4>
 800b1bc:	dfbffffe 	.word	0xdfbffffe

0800b1c0 <_fflush_r>:
 800b1c0:	b538      	push	{r3, r4, r5, lr}
 800b1c2:	690b      	ldr	r3, [r1, #16]
 800b1c4:	4605      	mov	r5, r0
 800b1c6:	460c      	mov	r4, r1
 800b1c8:	b913      	cbnz	r3, 800b1d0 <_fflush_r+0x10>
 800b1ca:	2500      	movs	r5, #0
 800b1cc:	4628      	mov	r0, r5
 800b1ce:	bd38      	pop	{r3, r4, r5, pc}
 800b1d0:	b118      	cbz	r0, 800b1da <_fflush_r+0x1a>
 800b1d2:	6a03      	ldr	r3, [r0, #32]
 800b1d4:	b90b      	cbnz	r3, 800b1da <_fflush_r+0x1a>
 800b1d6:	f7fd fbcf 	bl	8008978 <__sinit>
 800b1da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d0f3      	beq.n	800b1ca <_fflush_r+0xa>
 800b1e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b1e4:	07d0      	lsls	r0, r2, #31
 800b1e6:	d404      	bmi.n	800b1f2 <_fflush_r+0x32>
 800b1e8:	0599      	lsls	r1, r3, #22
 800b1ea:	d402      	bmi.n	800b1f2 <_fflush_r+0x32>
 800b1ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b1ee:	f7f6 fb5e 	bl	80018ae <__retarget_lock_acquire_recursive>
 800b1f2:	4628      	mov	r0, r5
 800b1f4:	4621      	mov	r1, r4
 800b1f6:	f7ff ff5f 	bl	800b0b8 <__sflush_r>
 800b1fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b1fc:	07da      	lsls	r2, r3, #31
 800b1fe:	4605      	mov	r5, r0
 800b200:	d4e4      	bmi.n	800b1cc <_fflush_r+0xc>
 800b202:	89a3      	ldrh	r3, [r4, #12]
 800b204:	059b      	lsls	r3, r3, #22
 800b206:	d4e1      	bmi.n	800b1cc <_fflush_r+0xc>
 800b208:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b20a:	f7f6 fb65 	bl	80018d8 <__retarget_lock_release_recursive>
 800b20e:	e7dd      	b.n	800b1cc <_fflush_r+0xc>

0800b210 <memmove>:
 800b210:	4288      	cmp	r0, r1
 800b212:	b510      	push	{r4, lr}
 800b214:	eb01 0402 	add.w	r4, r1, r2
 800b218:	d902      	bls.n	800b220 <memmove+0x10>
 800b21a:	4284      	cmp	r4, r0
 800b21c:	4623      	mov	r3, r4
 800b21e:	d807      	bhi.n	800b230 <memmove+0x20>
 800b220:	1e43      	subs	r3, r0, #1
 800b222:	42a1      	cmp	r1, r4
 800b224:	d008      	beq.n	800b238 <memmove+0x28>
 800b226:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b22a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b22e:	e7f8      	b.n	800b222 <memmove+0x12>
 800b230:	4402      	add	r2, r0
 800b232:	4601      	mov	r1, r0
 800b234:	428a      	cmp	r2, r1
 800b236:	d100      	bne.n	800b23a <memmove+0x2a>
 800b238:	bd10      	pop	{r4, pc}
 800b23a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b23e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b242:	e7f7      	b.n	800b234 <memmove+0x24>

0800b244 <strncmp>:
 800b244:	b510      	push	{r4, lr}
 800b246:	b16a      	cbz	r2, 800b264 <strncmp+0x20>
 800b248:	3901      	subs	r1, #1
 800b24a:	1884      	adds	r4, r0, r2
 800b24c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b250:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b254:	429a      	cmp	r2, r3
 800b256:	d103      	bne.n	800b260 <strncmp+0x1c>
 800b258:	42a0      	cmp	r0, r4
 800b25a:	d001      	beq.n	800b260 <strncmp+0x1c>
 800b25c:	2a00      	cmp	r2, #0
 800b25e:	d1f5      	bne.n	800b24c <strncmp+0x8>
 800b260:	1ad0      	subs	r0, r2, r3
 800b262:	bd10      	pop	{r4, pc}
 800b264:	4610      	mov	r0, r2
 800b266:	e7fc      	b.n	800b262 <strncmp+0x1e>

0800b268 <nan>:
 800b268:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b270 <nan+0x8>
 800b26c:	4770      	bx	lr
 800b26e:	bf00      	nop
 800b270:	00000000 	.word	0x00000000
 800b274:	7ff80000 	.word	0x7ff80000

0800b278 <__assert_func>:
 800b278:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b27a:	4614      	mov	r4, r2
 800b27c:	461a      	mov	r2, r3
 800b27e:	4b09      	ldr	r3, [pc, #36]	@ (800b2a4 <__assert_func+0x2c>)
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	4605      	mov	r5, r0
 800b284:	68d8      	ldr	r0, [r3, #12]
 800b286:	b954      	cbnz	r4, 800b29e <__assert_func+0x26>
 800b288:	4b07      	ldr	r3, [pc, #28]	@ (800b2a8 <__assert_func+0x30>)
 800b28a:	461c      	mov	r4, r3
 800b28c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b290:	9100      	str	r1, [sp, #0]
 800b292:	462b      	mov	r3, r5
 800b294:	4905      	ldr	r1, [pc, #20]	@ (800b2ac <__assert_func+0x34>)
 800b296:	f000 fba7 	bl	800b9e8 <fiprintf>
 800b29a:	f000 fbb7 	bl	800ba0c <abort>
 800b29e:	4b04      	ldr	r3, [pc, #16]	@ (800b2b0 <__assert_func+0x38>)
 800b2a0:	e7f4      	b.n	800b28c <__assert_func+0x14>
 800b2a2:	bf00      	nop
 800b2a4:	20000020 	.word	0x20000020
 800b2a8:	0800c365 	.word	0x0800c365
 800b2ac:	0800c337 	.word	0x0800c337
 800b2b0:	0800c32a 	.word	0x0800c32a

0800b2b4 <_calloc_r>:
 800b2b4:	b570      	push	{r4, r5, r6, lr}
 800b2b6:	fba1 5402 	umull	r5, r4, r1, r2
 800b2ba:	b93c      	cbnz	r4, 800b2cc <_calloc_r+0x18>
 800b2bc:	4629      	mov	r1, r5
 800b2be:	f7fc fbff 	bl	8007ac0 <_malloc_r>
 800b2c2:	4606      	mov	r6, r0
 800b2c4:	b928      	cbnz	r0, 800b2d2 <_calloc_r+0x1e>
 800b2c6:	2600      	movs	r6, #0
 800b2c8:	4630      	mov	r0, r6
 800b2ca:	bd70      	pop	{r4, r5, r6, pc}
 800b2cc:	220c      	movs	r2, #12
 800b2ce:	6002      	str	r2, [r0, #0]
 800b2d0:	e7f9      	b.n	800b2c6 <_calloc_r+0x12>
 800b2d2:	462a      	mov	r2, r5
 800b2d4:	4621      	mov	r1, r4
 800b2d6:	f7fd fbe8 	bl	8008aaa <memset>
 800b2da:	e7f5      	b.n	800b2c8 <_calloc_r+0x14>

0800b2dc <rshift>:
 800b2dc:	6903      	ldr	r3, [r0, #16]
 800b2de:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b2e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b2e6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b2ea:	f100 0414 	add.w	r4, r0, #20
 800b2ee:	dd45      	ble.n	800b37c <rshift+0xa0>
 800b2f0:	f011 011f 	ands.w	r1, r1, #31
 800b2f4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b2f8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b2fc:	d10c      	bne.n	800b318 <rshift+0x3c>
 800b2fe:	f100 0710 	add.w	r7, r0, #16
 800b302:	4629      	mov	r1, r5
 800b304:	42b1      	cmp	r1, r6
 800b306:	d334      	bcc.n	800b372 <rshift+0x96>
 800b308:	1a9b      	subs	r3, r3, r2
 800b30a:	009b      	lsls	r3, r3, #2
 800b30c:	1eea      	subs	r2, r5, #3
 800b30e:	4296      	cmp	r6, r2
 800b310:	bf38      	it	cc
 800b312:	2300      	movcc	r3, #0
 800b314:	4423      	add	r3, r4
 800b316:	e015      	b.n	800b344 <rshift+0x68>
 800b318:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b31c:	f1c1 0820 	rsb	r8, r1, #32
 800b320:	40cf      	lsrs	r7, r1
 800b322:	f105 0e04 	add.w	lr, r5, #4
 800b326:	46a1      	mov	r9, r4
 800b328:	4576      	cmp	r6, lr
 800b32a:	46f4      	mov	ip, lr
 800b32c:	d815      	bhi.n	800b35a <rshift+0x7e>
 800b32e:	1a9a      	subs	r2, r3, r2
 800b330:	0092      	lsls	r2, r2, #2
 800b332:	3a04      	subs	r2, #4
 800b334:	3501      	adds	r5, #1
 800b336:	42ae      	cmp	r6, r5
 800b338:	bf38      	it	cc
 800b33a:	2200      	movcc	r2, #0
 800b33c:	18a3      	adds	r3, r4, r2
 800b33e:	50a7      	str	r7, [r4, r2]
 800b340:	b107      	cbz	r7, 800b344 <rshift+0x68>
 800b342:	3304      	adds	r3, #4
 800b344:	1b1a      	subs	r2, r3, r4
 800b346:	42a3      	cmp	r3, r4
 800b348:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b34c:	bf08      	it	eq
 800b34e:	2300      	moveq	r3, #0
 800b350:	6102      	str	r2, [r0, #16]
 800b352:	bf08      	it	eq
 800b354:	6143      	streq	r3, [r0, #20]
 800b356:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b35a:	f8dc c000 	ldr.w	ip, [ip]
 800b35e:	fa0c fc08 	lsl.w	ip, ip, r8
 800b362:	ea4c 0707 	orr.w	r7, ip, r7
 800b366:	f849 7b04 	str.w	r7, [r9], #4
 800b36a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b36e:	40cf      	lsrs	r7, r1
 800b370:	e7da      	b.n	800b328 <rshift+0x4c>
 800b372:	f851 cb04 	ldr.w	ip, [r1], #4
 800b376:	f847 cf04 	str.w	ip, [r7, #4]!
 800b37a:	e7c3      	b.n	800b304 <rshift+0x28>
 800b37c:	4623      	mov	r3, r4
 800b37e:	e7e1      	b.n	800b344 <rshift+0x68>

0800b380 <__hexdig_fun>:
 800b380:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b384:	2b09      	cmp	r3, #9
 800b386:	d802      	bhi.n	800b38e <__hexdig_fun+0xe>
 800b388:	3820      	subs	r0, #32
 800b38a:	b2c0      	uxtb	r0, r0
 800b38c:	4770      	bx	lr
 800b38e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b392:	2b05      	cmp	r3, #5
 800b394:	d801      	bhi.n	800b39a <__hexdig_fun+0x1a>
 800b396:	3847      	subs	r0, #71	@ 0x47
 800b398:	e7f7      	b.n	800b38a <__hexdig_fun+0xa>
 800b39a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b39e:	2b05      	cmp	r3, #5
 800b3a0:	d801      	bhi.n	800b3a6 <__hexdig_fun+0x26>
 800b3a2:	3827      	subs	r0, #39	@ 0x27
 800b3a4:	e7f1      	b.n	800b38a <__hexdig_fun+0xa>
 800b3a6:	2000      	movs	r0, #0
 800b3a8:	4770      	bx	lr
	...

0800b3ac <__gethex>:
 800b3ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3b0:	b085      	sub	sp, #20
 800b3b2:	468a      	mov	sl, r1
 800b3b4:	9302      	str	r3, [sp, #8]
 800b3b6:	680b      	ldr	r3, [r1, #0]
 800b3b8:	9001      	str	r0, [sp, #4]
 800b3ba:	4690      	mov	r8, r2
 800b3bc:	1c9c      	adds	r4, r3, #2
 800b3be:	46a1      	mov	r9, r4
 800b3c0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b3c4:	2830      	cmp	r0, #48	@ 0x30
 800b3c6:	d0fa      	beq.n	800b3be <__gethex+0x12>
 800b3c8:	eba9 0303 	sub.w	r3, r9, r3
 800b3cc:	f1a3 0b02 	sub.w	fp, r3, #2
 800b3d0:	f7ff ffd6 	bl	800b380 <__hexdig_fun>
 800b3d4:	4605      	mov	r5, r0
 800b3d6:	2800      	cmp	r0, #0
 800b3d8:	d168      	bne.n	800b4ac <__gethex+0x100>
 800b3da:	49a0      	ldr	r1, [pc, #640]	@ (800b65c <__gethex+0x2b0>)
 800b3dc:	2201      	movs	r2, #1
 800b3de:	4648      	mov	r0, r9
 800b3e0:	f7ff ff30 	bl	800b244 <strncmp>
 800b3e4:	4607      	mov	r7, r0
 800b3e6:	2800      	cmp	r0, #0
 800b3e8:	d167      	bne.n	800b4ba <__gethex+0x10e>
 800b3ea:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b3ee:	4626      	mov	r6, r4
 800b3f0:	f7ff ffc6 	bl	800b380 <__hexdig_fun>
 800b3f4:	2800      	cmp	r0, #0
 800b3f6:	d062      	beq.n	800b4be <__gethex+0x112>
 800b3f8:	4623      	mov	r3, r4
 800b3fa:	7818      	ldrb	r0, [r3, #0]
 800b3fc:	2830      	cmp	r0, #48	@ 0x30
 800b3fe:	4699      	mov	r9, r3
 800b400:	f103 0301 	add.w	r3, r3, #1
 800b404:	d0f9      	beq.n	800b3fa <__gethex+0x4e>
 800b406:	f7ff ffbb 	bl	800b380 <__hexdig_fun>
 800b40a:	fab0 f580 	clz	r5, r0
 800b40e:	096d      	lsrs	r5, r5, #5
 800b410:	f04f 0b01 	mov.w	fp, #1
 800b414:	464a      	mov	r2, r9
 800b416:	4616      	mov	r6, r2
 800b418:	3201      	adds	r2, #1
 800b41a:	7830      	ldrb	r0, [r6, #0]
 800b41c:	f7ff ffb0 	bl	800b380 <__hexdig_fun>
 800b420:	2800      	cmp	r0, #0
 800b422:	d1f8      	bne.n	800b416 <__gethex+0x6a>
 800b424:	498d      	ldr	r1, [pc, #564]	@ (800b65c <__gethex+0x2b0>)
 800b426:	2201      	movs	r2, #1
 800b428:	4630      	mov	r0, r6
 800b42a:	f7ff ff0b 	bl	800b244 <strncmp>
 800b42e:	2800      	cmp	r0, #0
 800b430:	d13f      	bne.n	800b4b2 <__gethex+0x106>
 800b432:	b944      	cbnz	r4, 800b446 <__gethex+0x9a>
 800b434:	1c74      	adds	r4, r6, #1
 800b436:	4622      	mov	r2, r4
 800b438:	4616      	mov	r6, r2
 800b43a:	3201      	adds	r2, #1
 800b43c:	7830      	ldrb	r0, [r6, #0]
 800b43e:	f7ff ff9f 	bl	800b380 <__hexdig_fun>
 800b442:	2800      	cmp	r0, #0
 800b444:	d1f8      	bne.n	800b438 <__gethex+0x8c>
 800b446:	1ba4      	subs	r4, r4, r6
 800b448:	00a7      	lsls	r7, r4, #2
 800b44a:	7833      	ldrb	r3, [r6, #0]
 800b44c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b450:	2b50      	cmp	r3, #80	@ 0x50
 800b452:	d13e      	bne.n	800b4d2 <__gethex+0x126>
 800b454:	7873      	ldrb	r3, [r6, #1]
 800b456:	2b2b      	cmp	r3, #43	@ 0x2b
 800b458:	d033      	beq.n	800b4c2 <__gethex+0x116>
 800b45a:	2b2d      	cmp	r3, #45	@ 0x2d
 800b45c:	d034      	beq.n	800b4c8 <__gethex+0x11c>
 800b45e:	1c71      	adds	r1, r6, #1
 800b460:	2400      	movs	r4, #0
 800b462:	7808      	ldrb	r0, [r1, #0]
 800b464:	f7ff ff8c 	bl	800b380 <__hexdig_fun>
 800b468:	1e43      	subs	r3, r0, #1
 800b46a:	b2db      	uxtb	r3, r3
 800b46c:	2b18      	cmp	r3, #24
 800b46e:	d830      	bhi.n	800b4d2 <__gethex+0x126>
 800b470:	f1a0 0210 	sub.w	r2, r0, #16
 800b474:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b478:	f7ff ff82 	bl	800b380 <__hexdig_fun>
 800b47c:	f100 3cff 	add.w	ip, r0, #4294967295
 800b480:	fa5f fc8c 	uxtb.w	ip, ip
 800b484:	f1bc 0f18 	cmp.w	ip, #24
 800b488:	f04f 030a 	mov.w	r3, #10
 800b48c:	d91e      	bls.n	800b4cc <__gethex+0x120>
 800b48e:	b104      	cbz	r4, 800b492 <__gethex+0xe6>
 800b490:	4252      	negs	r2, r2
 800b492:	4417      	add	r7, r2
 800b494:	f8ca 1000 	str.w	r1, [sl]
 800b498:	b1ed      	cbz	r5, 800b4d6 <__gethex+0x12a>
 800b49a:	f1bb 0f00 	cmp.w	fp, #0
 800b49e:	bf0c      	ite	eq
 800b4a0:	2506      	moveq	r5, #6
 800b4a2:	2500      	movne	r5, #0
 800b4a4:	4628      	mov	r0, r5
 800b4a6:	b005      	add	sp, #20
 800b4a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4ac:	2500      	movs	r5, #0
 800b4ae:	462c      	mov	r4, r5
 800b4b0:	e7b0      	b.n	800b414 <__gethex+0x68>
 800b4b2:	2c00      	cmp	r4, #0
 800b4b4:	d1c7      	bne.n	800b446 <__gethex+0x9a>
 800b4b6:	4627      	mov	r7, r4
 800b4b8:	e7c7      	b.n	800b44a <__gethex+0x9e>
 800b4ba:	464e      	mov	r6, r9
 800b4bc:	462f      	mov	r7, r5
 800b4be:	2501      	movs	r5, #1
 800b4c0:	e7c3      	b.n	800b44a <__gethex+0x9e>
 800b4c2:	2400      	movs	r4, #0
 800b4c4:	1cb1      	adds	r1, r6, #2
 800b4c6:	e7cc      	b.n	800b462 <__gethex+0xb6>
 800b4c8:	2401      	movs	r4, #1
 800b4ca:	e7fb      	b.n	800b4c4 <__gethex+0x118>
 800b4cc:	fb03 0002 	mla	r0, r3, r2, r0
 800b4d0:	e7ce      	b.n	800b470 <__gethex+0xc4>
 800b4d2:	4631      	mov	r1, r6
 800b4d4:	e7de      	b.n	800b494 <__gethex+0xe8>
 800b4d6:	eba6 0309 	sub.w	r3, r6, r9
 800b4da:	3b01      	subs	r3, #1
 800b4dc:	4629      	mov	r1, r5
 800b4de:	2b07      	cmp	r3, #7
 800b4e0:	dc0a      	bgt.n	800b4f8 <__gethex+0x14c>
 800b4e2:	9801      	ldr	r0, [sp, #4]
 800b4e4:	f7fe f9ac 	bl	8009840 <_Balloc>
 800b4e8:	4604      	mov	r4, r0
 800b4ea:	b940      	cbnz	r0, 800b4fe <__gethex+0x152>
 800b4ec:	4b5c      	ldr	r3, [pc, #368]	@ (800b660 <__gethex+0x2b4>)
 800b4ee:	4602      	mov	r2, r0
 800b4f0:	21e4      	movs	r1, #228	@ 0xe4
 800b4f2:	485c      	ldr	r0, [pc, #368]	@ (800b664 <__gethex+0x2b8>)
 800b4f4:	f7ff fec0 	bl	800b278 <__assert_func>
 800b4f8:	3101      	adds	r1, #1
 800b4fa:	105b      	asrs	r3, r3, #1
 800b4fc:	e7ef      	b.n	800b4de <__gethex+0x132>
 800b4fe:	f100 0a14 	add.w	sl, r0, #20
 800b502:	2300      	movs	r3, #0
 800b504:	4655      	mov	r5, sl
 800b506:	469b      	mov	fp, r3
 800b508:	45b1      	cmp	r9, r6
 800b50a:	d337      	bcc.n	800b57c <__gethex+0x1d0>
 800b50c:	f845 bb04 	str.w	fp, [r5], #4
 800b510:	eba5 050a 	sub.w	r5, r5, sl
 800b514:	10ad      	asrs	r5, r5, #2
 800b516:	6125      	str	r5, [r4, #16]
 800b518:	4658      	mov	r0, fp
 800b51a:	f7fe fa83 	bl	8009a24 <__hi0bits>
 800b51e:	016d      	lsls	r5, r5, #5
 800b520:	f8d8 6000 	ldr.w	r6, [r8]
 800b524:	1a2d      	subs	r5, r5, r0
 800b526:	42b5      	cmp	r5, r6
 800b528:	dd54      	ble.n	800b5d4 <__gethex+0x228>
 800b52a:	1bad      	subs	r5, r5, r6
 800b52c:	4629      	mov	r1, r5
 800b52e:	4620      	mov	r0, r4
 800b530:	f7fe fe14 	bl	800a15c <__any_on>
 800b534:	4681      	mov	r9, r0
 800b536:	b178      	cbz	r0, 800b558 <__gethex+0x1ac>
 800b538:	1e6b      	subs	r3, r5, #1
 800b53a:	1159      	asrs	r1, r3, #5
 800b53c:	f003 021f 	and.w	r2, r3, #31
 800b540:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b544:	f04f 0901 	mov.w	r9, #1
 800b548:	fa09 f202 	lsl.w	r2, r9, r2
 800b54c:	420a      	tst	r2, r1
 800b54e:	d003      	beq.n	800b558 <__gethex+0x1ac>
 800b550:	454b      	cmp	r3, r9
 800b552:	dc36      	bgt.n	800b5c2 <__gethex+0x216>
 800b554:	f04f 0902 	mov.w	r9, #2
 800b558:	4629      	mov	r1, r5
 800b55a:	4620      	mov	r0, r4
 800b55c:	f7ff febe 	bl	800b2dc <rshift>
 800b560:	442f      	add	r7, r5
 800b562:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b566:	42bb      	cmp	r3, r7
 800b568:	da42      	bge.n	800b5f0 <__gethex+0x244>
 800b56a:	9801      	ldr	r0, [sp, #4]
 800b56c:	4621      	mov	r1, r4
 800b56e:	f7fe f9a7 	bl	80098c0 <_Bfree>
 800b572:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b574:	2300      	movs	r3, #0
 800b576:	6013      	str	r3, [r2, #0]
 800b578:	25a3      	movs	r5, #163	@ 0xa3
 800b57a:	e793      	b.n	800b4a4 <__gethex+0xf8>
 800b57c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b580:	2a2e      	cmp	r2, #46	@ 0x2e
 800b582:	d012      	beq.n	800b5aa <__gethex+0x1fe>
 800b584:	2b20      	cmp	r3, #32
 800b586:	d104      	bne.n	800b592 <__gethex+0x1e6>
 800b588:	f845 bb04 	str.w	fp, [r5], #4
 800b58c:	f04f 0b00 	mov.w	fp, #0
 800b590:	465b      	mov	r3, fp
 800b592:	7830      	ldrb	r0, [r6, #0]
 800b594:	9303      	str	r3, [sp, #12]
 800b596:	f7ff fef3 	bl	800b380 <__hexdig_fun>
 800b59a:	9b03      	ldr	r3, [sp, #12]
 800b59c:	f000 000f 	and.w	r0, r0, #15
 800b5a0:	4098      	lsls	r0, r3
 800b5a2:	ea4b 0b00 	orr.w	fp, fp, r0
 800b5a6:	3304      	adds	r3, #4
 800b5a8:	e7ae      	b.n	800b508 <__gethex+0x15c>
 800b5aa:	45b1      	cmp	r9, r6
 800b5ac:	d8ea      	bhi.n	800b584 <__gethex+0x1d8>
 800b5ae:	492b      	ldr	r1, [pc, #172]	@ (800b65c <__gethex+0x2b0>)
 800b5b0:	9303      	str	r3, [sp, #12]
 800b5b2:	2201      	movs	r2, #1
 800b5b4:	4630      	mov	r0, r6
 800b5b6:	f7ff fe45 	bl	800b244 <strncmp>
 800b5ba:	9b03      	ldr	r3, [sp, #12]
 800b5bc:	2800      	cmp	r0, #0
 800b5be:	d1e1      	bne.n	800b584 <__gethex+0x1d8>
 800b5c0:	e7a2      	b.n	800b508 <__gethex+0x15c>
 800b5c2:	1ea9      	subs	r1, r5, #2
 800b5c4:	4620      	mov	r0, r4
 800b5c6:	f7fe fdc9 	bl	800a15c <__any_on>
 800b5ca:	2800      	cmp	r0, #0
 800b5cc:	d0c2      	beq.n	800b554 <__gethex+0x1a8>
 800b5ce:	f04f 0903 	mov.w	r9, #3
 800b5d2:	e7c1      	b.n	800b558 <__gethex+0x1ac>
 800b5d4:	da09      	bge.n	800b5ea <__gethex+0x23e>
 800b5d6:	1b75      	subs	r5, r6, r5
 800b5d8:	4621      	mov	r1, r4
 800b5da:	9801      	ldr	r0, [sp, #4]
 800b5dc:	462a      	mov	r2, r5
 800b5de:	f7fe fb87 	bl	8009cf0 <__lshift>
 800b5e2:	1b7f      	subs	r7, r7, r5
 800b5e4:	4604      	mov	r4, r0
 800b5e6:	f100 0a14 	add.w	sl, r0, #20
 800b5ea:	f04f 0900 	mov.w	r9, #0
 800b5ee:	e7b8      	b.n	800b562 <__gethex+0x1b6>
 800b5f0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b5f4:	42bd      	cmp	r5, r7
 800b5f6:	dd6f      	ble.n	800b6d8 <__gethex+0x32c>
 800b5f8:	1bed      	subs	r5, r5, r7
 800b5fa:	42ae      	cmp	r6, r5
 800b5fc:	dc34      	bgt.n	800b668 <__gethex+0x2bc>
 800b5fe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b602:	2b02      	cmp	r3, #2
 800b604:	d022      	beq.n	800b64c <__gethex+0x2a0>
 800b606:	2b03      	cmp	r3, #3
 800b608:	d024      	beq.n	800b654 <__gethex+0x2a8>
 800b60a:	2b01      	cmp	r3, #1
 800b60c:	d115      	bne.n	800b63a <__gethex+0x28e>
 800b60e:	42ae      	cmp	r6, r5
 800b610:	d113      	bne.n	800b63a <__gethex+0x28e>
 800b612:	2e01      	cmp	r6, #1
 800b614:	d10b      	bne.n	800b62e <__gethex+0x282>
 800b616:	9a02      	ldr	r2, [sp, #8]
 800b618:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b61c:	6013      	str	r3, [r2, #0]
 800b61e:	2301      	movs	r3, #1
 800b620:	6123      	str	r3, [r4, #16]
 800b622:	f8ca 3000 	str.w	r3, [sl]
 800b626:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b628:	2562      	movs	r5, #98	@ 0x62
 800b62a:	601c      	str	r4, [r3, #0]
 800b62c:	e73a      	b.n	800b4a4 <__gethex+0xf8>
 800b62e:	1e71      	subs	r1, r6, #1
 800b630:	4620      	mov	r0, r4
 800b632:	f7fe fd93 	bl	800a15c <__any_on>
 800b636:	2800      	cmp	r0, #0
 800b638:	d1ed      	bne.n	800b616 <__gethex+0x26a>
 800b63a:	9801      	ldr	r0, [sp, #4]
 800b63c:	4621      	mov	r1, r4
 800b63e:	f7fe f93f 	bl	80098c0 <_Bfree>
 800b642:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b644:	2300      	movs	r3, #0
 800b646:	6013      	str	r3, [r2, #0]
 800b648:	2550      	movs	r5, #80	@ 0x50
 800b64a:	e72b      	b.n	800b4a4 <__gethex+0xf8>
 800b64c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d1f3      	bne.n	800b63a <__gethex+0x28e>
 800b652:	e7e0      	b.n	800b616 <__gethex+0x26a>
 800b654:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b656:	2b00      	cmp	r3, #0
 800b658:	d1dd      	bne.n	800b616 <__gethex+0x26a>
 800b65a:	e7ee      	b.n	800b63a <__gethex+0x28e>
 800b65c:	0800c1b8 	.word	0x0800c1b8
 800b660:	0800c04d 	.word	0x0800c04d
 800b664:	0800c366 	.word	0x0800c366
 800b668:	1e6f      	subs	r7, r5, #1
 800b66a:	f1b9 0f00 	cmp.w	r9, #0
 800b66e:	d130      	bne.n	800b6d2 <__gethex+0x326>
 800b670:	b127      	cbz	r7, 800b67c <__gethex+0x2d0>
 800b672:	4639      	mov	r1, r7
 800b674:	4620      	mov	r0, r4
 800b676:	f7fe fd71 	bl	800a15c <__any_on>
 800b67a:	4681      	mov	r9, r0
 800b67c:	117a      	asrs	r2, r7, #5
 800b67e:	2301      	movs	r3, #1
 800b680:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b684:	f007 071f 	and.w	r7, r7, #31
 800b688:	40bb      	lsls	r3, r7
 800b68a:	4213      	tst	r3, r2
 800b68c:	4629      	mov	r1, r5
 800b68e:	4620      	mov	r0, r4
 800b690:	bf18      	it	ne
 800b692:	f049 0902 	orrne.w	r9, r9, #2
 800b696:	f7ff fe21 	bl	800b2dc <rshift>
 800b69a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b69e:	1b76      	subs	r6, r6, r5
 800b6a0:	2502      	movs	r5, #2
 800b6a2:	f1b9 0f00 	cmp.w	r9, #0
 800b6a6:	d047      	beq.n	800b738 <__gethex+0x38c>
 800b6a8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b6ac:	2b02      	cmp	r3, #2
 800b6ae:	d015      	beq.n	800b6dc <__gethex+0x330>
 800b6b0:	2b03      	cmp	r3, #3
 800b6b2:	d017      	beq.n	800b6e4 <__gethex+0x338>
 800b6b4:	2b01      	cmp	r3, #1
 800b6b6:	d109      	bne.n	800b6cc <__gethex+0x320>
 800b6b8:	f019 0f02 	tst.w	r9, #2
 800b6bc:	d006      	beq.n	800b6cc <__gethex+0x320>
 800b6be:	f8da 3000 	ldr.w	r3, [sl]
 800b6c2:	ea49 0903 	orr.w	r9, r9, r3
 800b6c6:	f019 0f01 	tst.w	r9, #1
 800b6ca:	d10e      	bne.n	800b6ea <__gethex+0x33e>
 800b6cc:	f045 0510 	orr.w	r5, r5, #16
 800b6d0:	e032      	b.n	800b738 <__gethex+0x38c>
 800b6d2:	f04f 0901 	mov.w	r9, #1
 800b6d6:	e7d1      	b.n	800b67c <__gethex+0x2d0>
 800b6d8:	2501      	movs	r5, #1
 800b6da:	e7e2      	b.n	800b6a2 <__gethex+0x2f6>
 800b6dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b6de:	f1c3 0301 	rsb	r3, r3, #1
 800b6e2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b6e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d0f0      	beq.n	800b6cc <__gethex+0x320>
 800b6ea:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b6ee:	f104 0314 	add.w	r3, r4, #20
 800b6f2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b6f6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b6fa:	f04f 0c00 	mov.w	ip, #0
 800b6fe:	4618      	mov	r0, r3
 800b700:	f853 2b04 	ldr.w	r2, [r3], #4
 800b704:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b708:	d01b      	beq.n	800b742 <__gethex+0x396>
 800b70a:	3201      	adds	r2, #1
 800b70c:	6002      	str	r2, [r0, #0]
 800b70e:	2d02      	cmp	r5, #2
 800b710:	f104 0314 	add.w	r3, r4, #20
 800b714:	d13c      	bne.n	800b790 <__gethex+0x3e4>
 800b716:	f8d8 2000 	ldr.w	r2, [r8]
 800b71a:	3a01      	subs	r2, #1
 800b71c:	42b2      	cmp	r2, r6
 800b71e:	d109      	bne.n	800b734 <__gethex+0x388>
 800b720:	1171      	asrs	r1, r6, #5
 800b722:	2201      	movs	r2, #1
 800b724:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b728:	f006 061f 	and.w	r6, r6, #31
 800b72c:	fa02 f606 	lsl.w	r6, r2, r6
 800b730:	421e      	tst	r6, r3
 800b732:	d13a      	bne.n	800b7aa <__gethex+0x3fe>
 800b734:	f045 0520 	orr.w	r5, r5, #32
 800b738:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b73a:	601c      	str	r4, [r3, #0]
 800b73c:	9b02      	ldr	r3, [sp, #8]
 800b73e:	601f      	str	r7, [r3, #0]
 800b740:	e6b0      	b.n	800b4a4 <__gethex+0xf8>
 800b742:	4299      	cmp	r1, r3
 800b744:	f843 cc04 	str.w	ip, [r3, #-4]
 800b748:	d8d9      	bhi.n	800b6fe <__gethex+0x352>
 800b74a:	68a3      	ldr	r3, [r4, #8]
 800b74c:	459b      	cmp	fp, r3
 800b74e:	db17      	blt.n	800b780 <__gethex+0x3d4>
 800b750:	6861      	ldr	r1, [r4, #4]
 800b752:	9801      	ldr	r0, [sp, #4]
 800b754:	3101      	adds	r1, #1
 800b756:	f7fe f873 	bl	8009840 <_Balloc>
 800b75a:	4681      	mov	r9, r0
 800b75c:	b918      	cbnz	r0, 800b766 <__gethex+0x3ba>
 800b75e:	4b1a      	ldr	r3, [pc, #104]	@ (800b7c8 <__gethex+0x41c>)
 800b760:	4602      	mov	r2, r0
 800b762:	2184      	movs	r1, #132	@ 0x84
 800b764:	e6c5      	b.n	800b4f2 <__gethex+0x146>
 800b766:	6922      	ldr	r2, [r4, #16]
 800b768:	3202      	adds	r2, #2
 800b76a:	f104 010c 	add.w	r1, r4, #12
 800b76e:	0092      	lsls	r2, r2, #2
 800b770:	300c      	adds	r0, #12
 800b772:	f7fd fa27 	bl	8008bc4 <memcpy>
 800b776:	4621      	mov	r1, r4
 800b778:	9801      	ldr	r0, [sp, #4]
 800b77a:	f7fe f8a1 	bl	80098c0 <_Bfree>
 800b77e:	464c      	mov	r4, r9
 800b780:	6923      	ldr	r3, [r4, #16]
 800b782:	1c5a      	adds	r2, r3, #1
 800b784:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b788:	6122      	str	r2, [r4, #16]
 800b78a:	2201      	movs	r2, #1
 800b78c:	615a      	str	r2, [r3, #20]
 800b78e:	e7be      	b.n	800b70e <__gethex+0x362>
 800b790:	6922      	ldr	r2, [r4, #16]
 800b792:	455a      	cmp	r2, fp
 800b794:	dd0b      	ble.n	800b7ae <__gethex+0x402>
 800b796:	2101      	movs	r1, #1
 800b798:	4620      	mov	r0, r4
 800b79a:	f7ff fd9f 	bl	800b2dc <rshift>
 800b79e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b7a2:	3701      	adds	r7, #1
 800b7a4:	42bb      	cmp	r3, r7
 800b7a6:	f6ff aee0 	blt.w	800b56a <__gethex+0x1be>
 800b7aa:	2501      	movs	r5, #1
 800b7ac:	e7c2      	b.n	800b734 <__gethex+0x388>
 800b7ae:	f016 061f 	ands.w	r6, r6, #31
 800b7b2:	d0fa      	beq.n	800b7aa <__gethex+0x3fe>
 800b7b4:	4453      	add	r3, sl
 800b7b6:	f1c6 0620 	rsb	r6, r6, #32
 800b7ba:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b7be:	f7fe f931 	bl	8009a24 <__hi0bits>
 800b7c2:	42b0      	cmp	r0, r6
 800b7c4:	dbe7      	blt.n	800b796 <__gethex+0x3ea>
 800b7c6:	e7f0      	b.n	800b7aa <__gethex+0x3fe>
 800b7c8:	0800c04d 	.word	0x0800c04d

0800b7cc <L_shift>:
 800b7cc:	f1c2 0208 	rsb	r2, r2, #8
 800b7d0:	0092      	lsls	r2, r2, #2
 800b7d2:	b570      	push	{r4, r5, r6, lr}
 800b7d4:	f1c2 0620 	rsb	r6, r2, #32
 800b7d8:	6843      	ldr	r3, [r0, #4]
 800b7da:	6804      	ldr	r4, [r0, #0]
 800b7dc:	fa03 f506 	lsl.w	r5, r3, r6
 800b7e0:	432c      	orrs	r4, r5
 800b7e2:	40d3      	lsrs	r3, r2
 800b7e4:	6004      	str	r4, [r0, #0]
 800b7e6:	f840 3f04 	str.w	r3, [r0, #4]!
 800b7ea:	4288      	cmp	r0, r1
 800b7ec:	d3f4      	bcc.n	800b7d8 <L_shift+0xc>
 800b7ee:	bd70      	pop	{r4, r5, r6, pc}

0800b7f0 <__match>:
 800b7f0:	b530      	push	{r4, r5, lr}
 800b7f2:	6803      	ldr	r3, [r0, #0]
 800b7f4:	3301      	adds	r3, #1
 800b7f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b7fa:	b914      	cbnz	r4, 800b802 <__match+0x12>
 800b7fc:	6003      	str	r3, [r0, #0]
 800b7fe:	2001      	movs	r0, #1
 800b800:	bd30      	pop	{r4, r5, pc}
 800b802:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b806:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b80a:	2d19      	cmp	r5, #25
 800b80c:	bf98      	it	ls
 800b80e:	3220      	addls	r2, #32
 800b810:	42a2      	cmp	r2, r4
 800b812:	d0f0      	beq.n	800b7f6 <__match+0x6>
 800b814:	2000      	movs	r0, #0
 800b816:	e7f3      	b.n	800b800 <__match+0x10>

0800b818 <__hexnan>:
 800b818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b81c:	680b      	ldr	r3, [r1, #0]
 800b81e:	6801      	ldr	r1, [r0, #0]
 800b820:	115e      	asrs	r6, r3, #5
 800b822:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b826:	f013 031f 	ands.w	r3, r3, #31
 800b82a:	b087      	sub	sp, #28
 800b82c:	bf18      	it	ne
 800b82e:	3604      	addne	r6, #4
 800b830:	2500      	movs	r5, #0
 800b832:	1f37      	subs	r7, r6, #4
 800b834:	4682      	mov	sl, r0
 800b836:	4690      	mov	r8, r2
 800b838:	9301      	str	r3, [sp, #4]
 800b83a:	f846 5c04 	str.w	r5, [r6, #-4]
 800b83e:	46b9      	mov	r9, r7
 800b840:	463c      	mov	r4, r7
 800b842:	9502      	str	r5, [sp, #8]
 800b844:	46ab      	mov	fp, r5
 800b846:	784a      	ldrb	r2, [r1, #1]
 800b848:	1c4b      	adds	r3, r1, #1
 800b84a:	9303      	str	r3, [sp, #12]
 800b84c:	b342      	cbz	r2, 800b8a0 <__hexnan+0x88>
 800b84e:	4610      	mov	r0, r2
 800b850:	9105      	str	r1, [sp, #20]
 800b852:	9204      	str	r2, [sp, #16]
 800b854:	f7ff fd94 	bl	800b380 <__hexdig_fun>
 800b858:	2800      	cmp	r0, #0
 800b85a:	d151      	bne.n	800b900 <__hexnan+0xe8>
 800b85c:	9a04      	ldr	r2, [sp, #16]
 800b85e:	9905      	ldr	r1, [sp, #20]
 800b860:	2a20      	cmp	r2, #32
 800b862:	d818      	bhi.n	800b896 <__hexnan+0x7e>
 800b864:	9b02      	ldr	r3, [sp, #8]
 800b866:	459b      	cmp	fp, r3
 800b868:	dd13      	ble.n	800b892 <__hexnan+0x7a>
 800b86a:	454c      	cmp	r4, r9
 800b86c:	d206      	bcs.n	800b87c <__hexnan+0x64>
 800b86e:	2d07      	cmp	r5, #7
 800b870:	dc04      	bgt.n	800b87c <__hexnan+0x64>
 800b872:	462a      	mov	r2, r5
 800b874:	4649      	mov	r1, r9
 800b876:	4620      	mov	r0, r4
 800b878:	f7ff ffa8 	bl	800b7cc <L_shift>
 800b87c:	4544      	cmp	r4, r8
 800b87e:	d952      	bls.n	800b926 <__hexnan+0x10e>
 800b880:	2300      	movs	r3, #0
 800b882:	f1a4 0904 	sub.w	r9, r4, #4
 800b886:	f844 3c04 	str.w	r3, [r4, #-4]
 800b88a:	f8cd b008 	str.w	fp, [sp, #8]
 800b88e:	464c      	mov	r4, r9
 800b890:	461d      	mov	r5, r3
 800b892:	9903      	ldr	r1, [sp, #12]
 800b894:	e7d7      	b.n	800b846 <__hexnan+0x2e>
 800b896:	2a29      	cmp	r2, #41	@ 0x29
 800b898:	d157      	bne.n	800b94a <__hexnan+0x132>
 800b89a:	3102      	adds	r1, #2
 800b89c:	f8ca 1000 	str.w	r1, [sl]
 800b8a0:	f1bb 0f00 	cmp.w	fp, #0
 800b8a4:	d051      	beq.n	800b94a <__hexnan+0x132>
 800b8a6:	454c      	cmp	r4, r9
 800b8a8:	d206      	bcs.n	800b8b8 <__hexnan+0xa0>
 800b8aa:	2d07      	cmp	r5, #7
 800b8ac:	dc04      	bgt.n	800b8b8 <__hexnan+0xa0>
 800b8ae:	462a      	mov	r2, r5
 800b8b0:	4649      	mov	r1, r9
 800b8b2:	4620      	mov	r0, r4
 800b8b4:	f7ff ff8a 	bl	800b7cc <L_shift>
 800b8b8:	4544      	cmp	r4, r8
 800b8ba:	d936      	bls.n	800b92a <__hexnan+0x112>
 800b8bc:	f1a8 0204 	sub.w	r2, r8, #4
 800b8c0:	4623      	mov	r3, r4
 800b8c2:	f853 1b04 	ldr.w	r1, [r3], #4
 800b8c6:	f842 1f04 	str.w	r1, [r2, #4]!
 800b8ca:	429f      	cmp	r7, r3
 800b8cc:	d2f9      	bcs.n	800b8c2 <__hexnan+0xaa>
 800b8ce:	1b3b      	subs	r3, r7, r4
 800b8d0:	f023 0303 	bic.w	r3, r3, #3
 800b8d4:	3304      	adds	r3, #4
 800b8d6:	3401      	adds	r4, #1
 800b8d8:	3e03      	subs	r6, #3
 800b8da:	42b4      	cmp	r4, r6
 800b8dc:	bf88      	it	hi
 800b8de:	2304      	movhi	r3, #4
 800b8e0:	4443      	add	r3, r8
 800b8e2:	2200      	movs	r2, #0
 800b8e4:	f843 2b04 	str.w	r2, [r3], #4
 800b8e8:	429f      	cmp	r7, r3
 800b8ea:	d2fb      	bcs.n	800b8e4 <__hexnan+0xcc>
 800b8ec:	683b      	ldr	r3, [r7, #0]
 800b8ee:	b91b      	cbnz	r3, 800b8f8 <__hexnan+0xe0>
 800b8f0:	4547      	cmp	r7, r8
 800b8f2:	d128      	bne.n	800b946 <__hexnan+0x12e>
 800b8f4:	2301      	movs	r3, #1
 800b8f6:	603b      	str	r3, [r7, #0]
 800b8f8:	2005      	movs	r0, #5
 800b8fa:	b007      	add	sp, #28
 800b8fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b900:	3501      	adds	r5, #1
 800b902:	2d08      	cmp	r5, #8
 800b904:	f10b 0b01 	add.w	fp, fp, #1
 800b908:	dd06      	ble.n	800b918 <__hexnan+0x100>
 800b90a:	4544      	cmp	r4, r8
 800b90c:	d9c1      	bls.n	800b892 <__hexnan+0x7a>
 800b90e:	2300      	movs	r3, #0
 800b910:	f844 3c04 	str.w	r3, [r4, #-4]
 800b914:	2501      	movs	r5, #1
 800b916:	3c04      	subs	r4, #4
 800b918:	6822      	ldr	r2, [r4, #0]
 800b91a:	f000 000f 	and.w	r0, r0, #15
 800b91e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b922:	6020      	str	r0, [r4, #0]
 800b924:	e7b5      	b.n	800b892 <__hexnan+0x7a>
 800b926:	2508      	movs	r5, #8
 800b928:	e7b3      	b.n	800b892 <__hexnan+0x7a>
 800b92a:	9b01      	ldr	r3, [sp, #4]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d0dd      	beq.n	800b8ec <__hexnan+0xd4>
 800b930:	f1c3 0320 	rsb	r3, r3, #32
 800b934:	f04f 32ff 	mov.w	r2, #4294967295
 800b938:	40da      	lsrs	r2, r3
 800b93a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b93e:	4013      	ands	r3, r2
 800b940:	f846 3c04 	str.w	r3, [r6, #-4]
 800b944:	e7d2      	b.n	800b8ec <__hexnan+0xd4>
 800b946:	3f04      	subs	r7, #4
 800b948:	e7d0      	b.n	800b8ec <__hexnan+0xd4>
 800b94a:	2004      	movs	r0, #4
 800b94c:	e7d5      	b.n	800b8fa <__hexnan+0xe2>

0800b94e <__ascii_mbtowc>:
 800b94e:	b082      	sub	sp, #8
 800b950:	b901      	cbnz	r1, 800b954 <__ascii_mbtowc+0x6>
 800b952:	a901      	add	r1, sp, #4
 800b954:	b142      	cbz	r2, 800b968 <__ascii_mbtowc+0x1a>
 800b956:	b14b      	cbz	r3, 800b96c <__ascii_mbtowc+0x1e>
 800b958:	7813      	ldrb	r3, [r2, #0]
 800b95a:	600b      	str	r3, [r1, #0]
 800b95c:	7812      	ldrb	r2, [r2, #0]
 800b95e:	1e10      	subs	r0, r2, #0
 800b960:	bf18      	it	ne
 800b962:	2001      	movne	r0, #1
 800b964:	b002      	add	sp, #8
 800b966:	4770      	bx	lr
 800b968:	4610      	mov	r0, r2
 800b96a:	e7fb      	b.n	800b964 <__ascii_mbtowc+0x16>
 800b96c:	f06f 0001 	mvn.w	r0, #1
 800b970:	e7f8      	b.n	800b964 <__ascii_mbtowc+0x16>

0800b972 <_realloc_r>:
 800b972:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b976:	4680      	mov	r8, r0
 800b978:	4615      	mov	r5, r2
 800b97a:	460c      	mov	r4, r1
 800b97c:	b921      	cbnz	r1, 800b988 <_realloc_r+0x16>
 800b97e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b982:	4611      	mov	r1, r2
 800b984:	f7fc b89c 	b.w	8007ac0 <_malloc_r>
 800b988:	b92a      	cbnz	r2, 800b996 <_realloc_r+0x24>
 800b98a:	f7fd ff0f 	bl	80097ac <_free_r>
 800b98e:	2400      	movs	r4, #0
 800b990:	4620      	mov	r0, r4
 800b992:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b996:	f000 f840 	bl	800ba1a <_malloc_usable_size_r>
 800b99a:	4285      	cmp	r5, r0
 800b99c:	4606      	mov	r6, r0
 800b99e:	d802      	bhi.n	800b9a6 <_realloc_r+0x34>
 800b9a0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b9a4:	d8f4      	bhi.n	800b990 <_realloc_r+0x1e>
 800b9a6:	4629      	mov	r1, r5
 800b9a8:	4640      	mov	r0, r8
 800b9aa:	f7fc f889 	bl	8007ac0 <_malloc_r>
 800b9ae:	4607      	mov	r7, r0
 800b9b0:	2800      	cmp	r0, #0
 800b9b2:	d0ec      	beq.n	800b98e <_realloc_r+0x1c>
 800b9b4:	42b5      	cmp	r5, r6
 800b9b6:	462a      	mov	r2, r5
 800b9b8:	4621      	mov	r1, r4
 800b9ba:	bf28      	it	cs
 800b9bc:	4632      	movcs	r2, r6
 800b9be:	f7fd f901 	bl	8008bc4 <memcpy>
 800b9c2:	4621      	mov	r1, r4
 800b9c4:	4640      	mov	r0, r8
 800b9c6:	f7fd fef1 	bl	80097ac <_free_r>
 800b9ca:	463c      	mov	r4, r7
 800b9cc:	e7e0      	b.n	800b990 <_realloc_r+0x1e>

0800b9ce <__ascii_wctomb>:
 800b9ce:	4603      	mov	r3, r0
 800b9d0:	4608      	mov	r0, r1
 800b9d2:	b141      	cbz	r1, 800b9e6 <__ascii_wctomb+0x18>
 800b9d4:	2aff      	cmp	r2, #255	@ 0xff
 800b9d6:	d904      	bls.n	800b9e2 <__ascii_wctomb+0x14>
 800b9d8:	228a      	movs	r2, #138	@ 0x8a
 800b9da:	601a      	str	r2, [r3, #0]
 800b9dc:	f04f 30ff 	mov.w	r0, #4294967295
 800b9e0:	4770      	bx	lr
 800b9e2:	700a      	strb	r2, [r1, #0]
 800b9e4:	2001      	movs	r0, #1
 800b9e6:	4770      	bx	lr

0800b9e8 <fiprintf>:
 800b9e8:	b40e      	push	{r1, r2, r3}
 800b9ea:	b503      	push	{r0, r1, lr}
 800b9ec:	4601      	mov	r1, r0
 800b9ee:	ab03      	add	r3, sp, #12
 800b9f0:	4805      	ldr	r0, [pc, #20]	@ (800ba08 <fiprintf+0x20>)
 800b9f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9f6:	6800      	ldr	r0, [r0, #0]
 800b9f8:	9301      	str	r3, [sp, #4]
 800b9fa:	f000 f83f 	bl	800ba7c <_vfiprintf_r>
 800b9fe:	b002      	add	sp, #8
 800ba00:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba04:	b003      	add	sp, #12
 800ba06:	4770      	bx	lr
 800ba08:	20000020 	.word	0x20000020

0800ba0c <abort>:
 800ba0c:	b508      	push	{r3, lr}
 800ba0e:	2006      	movs	r0, #6
 800ba10:	f000 fa08 	bl	800be24 <raise>
 800ba14:	2001      	movs	r0, #1
 800ba16:	f7f5 fc2b 	bl	8001270 <_exit>

0800ba1a <_malloc_usable_size_r>:
 800ba1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba1e:	1f18      	subs	r0, r3, #4
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	bfbc      	itt	lt
 800ba24:	580b      	ldrlt	r3, [r1, r0]
 800ba26:	18c0      	addlt	r0, r0, r3
 800ba28:	4770      	bx	lr

0800ba2a <__sfputc_r>:
 800ba2a:	6893      	ldr	r3, [r2, #8]
 800ba2c:	3b01      	subs	r3, #1
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	b410      	push	{r4}
 800ba32:	6093      	str	r3, [r2, #8]
 800ba34:	da08      	bge.n	800ba48 <__sfputc_r+0x1e>
 800ba36:	6994      	ldr	r4, [r2, #24]
 800ba38:	42a3      	cmp	r3, r4
 800ba3a:	db01      	blt.n	800ba40 <__sfputc_r+0x16>
 800ba3c:	290a      	cmp	r1, #10
 800ba3e:	d103      	bne.n	800ba48 <__sfputc_r+0x1e>
 800ba40:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba44:	f000 b932 	b.w	800bcac <__swbuf_r>
 800ba48:	6813      	ldr	r3, [r2, #0]
 800ba4a:	1c58      	adds	r0, r3, #1
 800ba4c:	6010      	str	r0, [r2, #0]
 800ba4e:	7019      	strb	r1, [r3, #0]
 800ba50:	4608      	mov	r0, r1
 800ba52:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba56:	4770      	bx	lr

0800ba58 <__sfputs_r>:
 800ba58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba5a:	4606      	mov	r6, r0
 800ba5c:	460f      	mov	r7, r1
 800ba5e:	4614      	mov	r4, r2
 800ba60:	18d5      	adds	r5, r2, r3
 800ba62:	42ac      	cmp	r4, r5
 800ba64:	d101      	bne.n	800ba6a <__sfputs_r+0x12>
 800ba66:	2000      	movs	r0, #0
 800ba68:	e007      	b.n	800ba7a <__sfputs_r+0x22>
 800ba6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba6e:	463a      	mov	r2, r7
 800ba70:	4630      	mov	r0, r6
 800ba72:	f7ff ffda 	bl	800ba2a <__sfputc_r>
 800ba76:	1c43      	adds	r3, r0, #1
 800ba78:	d1f3      	bne.n	800ba62 <__sfputs_r+0xa>
 800ba7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ba7c <_vfiprintf_r>:
 800ba7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba80:	460d      	mov	r5, r1
 800ba82:	b09d      	sub	sp, #116	@ 0x74
 800ba84:	4614      	mov	r4, r2
 800ba86:	4698      	mov	r8, r3
 800ba88:	4606      	mov	r6, r0
 800ba8a:	b118      	cbz	r0, 800ba94 <_vfiprintf_r+0x18>
 800ba8c:	6a03      	ldr	r3, [r0, #32]
 800ba8e:	b90b      	cbnz	r3, 800ba94 <_vfiprintf_r+0x18>
 800ba90:	f7fc ff72 	bl	8008978 <__sinit>
 800ba94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ba96:	07d9      	lsls	r1, r3, #31
 800ba98:	d405      	bmi.n	800baa6 <_vfiprintf_r+0x2a>
 800ba9a:	89ab      	ldrh	r3, [r5, #12]
 800ba9c:	059a      	lsls	r2, r3, #22
 800ba9e:	d402      	bmi.n	800baa6 <_vfiprintf_r+0x2a>
 800baa0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800baa2:	f7f5 ff04 	bl	80018ae <__retarget_lock_acquire_recursive>
 800baa6:	89ab      	ldrh	r3, [r5, #12]
 800baa8:	071b      	lsls	r3, r3, #28
 800baaa:	d501      	bpl.n	800bab0 <_vfiprintf_r+0x34>
 800baac:	692b      	ldr	r3, [r5, #16]
 800baae:	b99b      	cbnz	r3, 800bad8 <_vfiprintf_r+0x5c>
 800bab0:	4629      	mov	r1, r5
 800bab2:	4630      	mov	r0, r6
 800bab4:	f000 f938 	bl	800bd28 <__swsetup_r>
 800bab8:	b170      	cbz	r0, 800bad8 <_vfiprintf_r+0x5c>
 800baba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800babc:	07dc      	lsls	r4, r3, #31
 800babe:	d504      	bpl.n	800baca <_vfiprintf_r+0x4e>
 800bac0:	f04f 30ff 	mov.w	r0, #4294967295
 800bac4:	b01d      	add	sp, #116	@ 0x74
 800bac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baca:	89ab      	ldrh	r3, [r5, #12]
 800bacc:	0598      	lsls	r0, r3, #22
 800bace:	d4f7      	bmi.n	800bac0 <_vfiprintf_r+0x44>
 800bad0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bad2:	f7f5 ff01 	bl	80018d8 <__retarget_lock_release_recursive>
 800bad6:	e7f3      	b.n	800bac0 <_vfiprintf_r+0x44>
 800bad8:	2300      	movs	r3, #0
 800bada:	9309      	str	r3, [sp, #36]	@ 0x24
 800badc:	2320      	movs	r3, #32
 800bade:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bae2:	f8cd 800c 	str.w	r8, [sp, #12]
 800bae6:	2330      	movs	r3, #48	@ 0x30
 800bae8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bc98 <_vfiprintf_r+0x21c>
 800baec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800baf0:	f04f 0901 	mov.w	r9, #1
 800baf4:	4623      	mov	r3, r4
 800baf6:	469a      	mov	sl, r3
 800baf8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bafc:	b10a      	cbz	r2, 800bb02 <_vfiprintf_r+0x86>
 800bafe:	2a25      	cmp	r2, #37	@ 0x25
 800bb00:	d1f9      	bne.n	800baf6 <_vfiprintf_r+0x7a>
 800bb02:	ebba 0b04 	subs.w	fp, sl, r4
 800bb06:	d00b      	beq.n	800bb20 <_vfiprintf_r+0xa4>
 800bb08:	465b      	mov	r3, fp
 800bb0a:	4622      	mov	r2, r4
 800bb0c:	4629      	mov	r1, r5
 800bb0e:	4630      	mov	r0, r6
 800bb10:	f7ff ffa2 	bl	800ba58 <__sfputs_r>
 800bb14:	3001      	adds	r0, #1
 800bb16:	f000 80a7 	beq.w	800bc68 <_vfiprintf_r+0x1ec>
 800bb1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb1c:	445a      	add	r2, fp
 800bb1e:	9209      	str	r2, [sp, #36]	@ 0x24
 800bb20:	f89a 3000 	ldrb.w	r3, [sl]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	f000 809f 	beq.w	800bc68 <_vfiprintf_r+0x1ec>
 800bb2a:	2300      	movs	r3, #0
 800bb2c:	f04f 32ff 	mov.w	r2, #4294967295
 800bb30:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb34:	f10a 0a01 	add.w	sl, sl, #1
 800bb38:	9304      	str	r3, [sp, #16]
 800bb3a:	9307      	str	r3, [sp, #28]
 800bb3c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bb40:	931a      	str	r3, [sp, #104]	@ 0x68
 800bb42:	4654      	mov	r4, sl
 800bb44:	2205      	movs	r2, #5
 800bb46:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb4a:	4853      	ldr	r0, [pc, #332]	@ (800bc98 <_vfiprintf_r+0x21c>)
 800bb4c:	f7f4 fb78 	bl	8000240 <memchr>
 800bb50:	9a04      	ldr	r2, [sp, #16]
 800bb52:	b9d8      	cbnz	r0, 800bb8c <_vfiprintf_r+0x110>
 800bb54:	06d1      	lsls	r1, r2, #27
 800bb56:	bf44      	itt	mi
 800bb58:	2320      	movmi	r3, #32
 800bb5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb5e:	0713      	lsls	r3, r2, #28
 800bb60:	bf44      	itt	mi
 800bb62:	232b      	movmi	r3, #43	@ 0x2b
 800bb64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb68:	f89a 3000 	ldrb.w	r3, [sl]
 800bb6c:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb6e:	d015      	beq.n	800bb9c <_vfiprintf_r+0x120>
 800bb70:	9a07      	ldr	r2, [sp, #28]
 800bb72:	4654      	mov	r4, sl
 800bb74:	2000      	movs	r0, #0
 800bb76:	f04f 0c0a 	mov.w	ip, #10
 800bb7a:	4621      	mov	r1, r4
 800bb7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb80:	3b30      	subs	r3, #48	@ 0x30
 800bb82:	2b09      	cmp	r3, #9
 800bb84:	d94b      	bls.n	800bc1e <_vfiprintf_r+0x1a2>
 800bb86:	b1b0      	cbz	r0, 800bbb6 <_vfiprintf_r+0x13a>
 800bb88:	9207      	str	r2, [sp, #28]
 800bb8a:	e014      	b.n	800bbb6 <_vfiprintf_r+0x13a>
 800bb8c:	eba0 0308 	sub.w	r3, r0, r8
 800bb90:	fa09 f303 	lsl.w	r3, r9, r3
 800bb94:	4313      	orrs	r3, r2
 800bb96:	9304      	str	r3, [sp, #16]
 800bb98:	46a2      	mov	sl, r4
 800bb9a:	e7d2      	b.n	800bb42 <_vfiprintf_r+0xc6>
 800bb9c:	9b03      	ldr	r3, [sp, #12]
 800bb9e:	1d19      	adds	r1, r3, #4
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	9103      	str	r1, [sp, #12]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	bfbb      	ittet	lt
 800bba8:	425b      	neglt	r3, r3
 800bbaa:	f042 0202 	orrlt.w	r2, r2, #2
 800bbae:	9307      	strge	r3, [sp, #28]
 800bbb0:	9307      	strlt	r3, [sp, #28]
 800bbb2:	bfb8      	it	lt
 800bbb4:	9204      	strlt	r2, [sp, #16]
 800bbb6:	7823      	ldrb	r3, [r4, #0]
 800bbb8:	2b2e      	cmp	r3, #46	@ 0x2e
 800bbba:	d10a      	bne.n	800bbd2 <_vfiprintf_r+0x156>
 800bbbc:	7863      	ldrb	r3, [r4, #1]
 800bbbe:	2b2a      	cmp	r3, #42	@ 0x2a
 800bbc0:	d132      	bne.n	800bc28 <_vfiprintf_r+0x1ac>
 800bbc2:	9b03      	ldr	r3, [sp, #12]
 800bbc4:	1d1a      	adds	r2, r3, #4
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	9203      	str	r2, [sp, #12]
 800bbca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bbce:	3402      	adds	r4, #2
 800bbd0:	9305      	str	r3, [sp, #20]
 800bbd2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bca8 <_vfiprintf_r+0x22c>
 800bbd6:	7821      	ldrb	r1, [r4, #0]
 800bbd8:	2203      	movs	r2, #3
 800bbda:	4650      	mov	r0, sl
 800bbdc:	f7f4 fb30 	bl	8000240 <memchr>
 800bbe0:	b138      	cbz	r0, 800bbf2 <_vfiprintf_r+0x176>
 800bbe2:	9b04      	ldr	r3, [sp, #16]
 800bbe4:	eba0 000a 	sub.w	r0, r0, sl
 800bbe8:	2240      	movs	r2, #64	@ 0x40
 800bbea:	4082      	lsls	r2, r0
 800bbec:	4313      	orrs	r3, r2
 800bbee:	3401      	adds	r4, #1
 800bbf0:	9304      	str	r3, [sp, #16]
 800bbf2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbf6:	4829      	ldr	r0, [pc, #164]	@ (800bc9c <_vfiprintf_r+0x220>)
 800bbf8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bbfc:	2206      	movs	r2, #6
 800bbfe:	f7f4 fb1f 	bl	8000240 <memchr>
 800bc02:	2800      	cmp	r0, #0
 800bc04:	d03f      	beq.n	800bc86 <_vfiprintf_r+0x20a>
 800bc06:	4b26      	ldr	r3, [pc, #152]	@ (800bca0 <_vfiprintf_r+0x224>)
 800bc08:	bb1b      	cbnz	r3, 800bc52 <_vfiprintf_r+0x1d6>
 800bc0a:	9b03      	ldr	r3, [sp, #12]
 800bc0c:	3307      	adds	r3, #7
 800bc0e:	f023 0307 	bic.w	r3, r3, #7
 800bc12:	3308      	adds	r3, #8
 800bc14:	9303      	str	r3, [sp, #12]
 800bc16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc18:	443b      	add	r3, r7
 800bc1a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc1c:	e76a      	b.n	800baf4 <_vfiprintf_r+0x78>
 800bc1e:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc22:	460c      	mov	r4, r1
 800bc24:	2001      	movs	r0, #1
 800bc26:	e7a8      	b.n	800bb7a <_vfiprintf_r+0xfe>
 800bc28:	2300      	movs	r3, #0
 800bc2a:	3401      	adds	r4, #1
 800bc2c:	9305      	str	r3, [sp, #20]
 800bc2e:	4619      	mov	r1, r3
 800bc30:	f04f 0c0a 	mov.w	ip, #10
 800bc34:	4620      	mov	r0, r4
 800bc36:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc3a:	3a30      	subs	r2, #48	@ 0x30
 800bc3c:	2a09      	cmp	r2, #9
 800bc3e:	d903      	bls.n	800bc48 <_vfiprintf_r+0x1cc>
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d0c6      	beq.n	800bbd2 <_vfiprintf_r+0x156>
 800bc44:	9105      	str	r1, [sp, #20]
 800bc46:	e7c4      	b.n	800bbd2 <_vfiprintf_r+0x156>
 800bc48:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc4c:	4604      	mov	r4, r0
 800bc4e:	2301      	movs	r3, #1
 800bc50:	e7f0      	b.n	800bc34 <_vfiprintf_r+0x1b8>
 800bc52:	ab03      	add	r3, sp, #12
 800bc54:	9300      	str	r3, [sp, #0]
 800bc56:	462a      	mov	r2, r5
 800bc58:	4b12      	ldr	r3, [pc, #72]	@ (800bca4 <_vfiprintf_r+0x228>)
 800bc5a:	a904      	add	r1, sp, #16
 800bc5c:	4630      	mov	r0, r6
 800bc5e:	f7fc f84b 	bl	8007cf8 <_printf_float>
 800bc62:	4607      	mov	r7, r0
 800bc64:	1c78      	adds	r0, r7, #1
 800bc66:	d1d6      	bne.n	800bc16 <_vfiprintf_r+0x19a>
 800bc68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bc6a:	07d9      	lsls	r1, r3, #31
 800bc6c:	d405      	bmi.n	800bc7a <_vfiprintf_r+0x1fe>
 800bc6e:	89ab      	ldrh	r3, [r5, #12]
 800bc70:	059a      	lsls	r2, r3, #22
 800bc72:	d402      	bmi.n	800bc7a <_vfiprintf_r+0x1fe>
 800bc74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bc76:	f7f5 fe2f 	bl	80018d8 <__retarget_lock_release_recursive>
 800bc7a:	89ab      	ldrh	r3, [r5, #12]
 800bc7c:	065b      	lsls	r3, r3, #25
 800bc7e:	f53f af1f 	bmi.w	800bac0 <_vfiprintf_r+0x44>
 800bc82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bc84:	e71e      	b.n	800bac4 <_vfiprintf_r+0x48>
 800bc86:	ab03      	add	r3, sp, #12
 800bc88:	9300      	str	r3, [sp, #0]
 800bc8a:	462a      	mov	r2, r5
 800bc8c:	4b05      	ldr	r3, [pc, #20]	@ (800bca4 <_vfiprintf_r+0x228>)
 800bc8e:	a904      	add	r1, sp, #16
 800bc90:	4630      	mov	r0, r6
 800bc92:	f7fc fab9 	bl	8008208 <_printf_i>
 800bc96:	e7e4      	b.n	800bc62 <_vfiprintf_r+0x1e6>
 800bc98:	0800c311 	.word	0x0800c311
 800bc9c:	0800c31b 	.word	0x0800c31b
 800bca0:	08007cf9 	.word	0x08007cf9
 800bca4:	0800ba59 	.word	0x0800ba59
 800bca8:	0800c317 	.word	0x0800c317

0800bcac <__swbuf_r>:
 800bcac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcae:	460e      	mov	r6, r1
 800bcb0:	4614      	mov	r4, r2
 800bcb2:	4605      	mov	r5, r0
 800bcb4:	b118      	cbz	r0, 800bcbe <__swbuf_r+0x12>
 800bcb6:	6a03      	ldr	r3, [r0, #32]
 800bcb8:	b90b      	cbnz	r3, 800bcbe <__swbuf_r+0x12>
 800bcba:	f7fc fe5d 	bl	8008978 <__sinit>
 800bcbe:	69a3      	ldr	r3, [r4, #24]
 800bcc0:	60a3      	str	r3, [r4, #8]
 800bcc2:	89a3      	ldrh	r3, [r4, #12]
 800bcc4:	071a      	lsls	r2, r3, #28
 800bcc6:	d501      	bpl.n	800bccc <__swbuf_r+0x20>
 800bcc8:	6923      	ldr	r3, [r4, #16]
 800bcca:	b943      	cbnz	r3, 800bcde <__swbuf_r+0x32>
 800bccc:	4621      	mov	r1, r4
 800bcce:	4628      	mov	r0, r5
 800bcd0:	f000 f82a 	bl	800bd28 <__swsetup_r>
 800bcd4:	b118      	cbz	r0, 800bcde <__swbuf_r+0x32>
 800bcd6:	f04f 37ff 	mov.w	r7, #4294967295
 800bcda:	4638      	mov	r0, r7
 800bcdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bcde:	6823      	ldr	r3, [r4, #0]
 800bce0:	6922      	ldr	r2, [r4, #16]
 800bce2:	1a98      	subs	r0, r3, r2
 800bce4:	6963      	ldr	r3, [r4, #20]
 800bce6:	b2f6      	uxtb	r6, r6
 800bce8:	4283      	cmp	r3, r0
 800bcea:	4637      	mov	r7, r6
 800bcec:	dc05      	bgt.n	800bcfa <__swbuf_r+0x4e>
 800bcee:	4621      	mov	r1, r4
 800bcf0:	4628      	mov	r0, r5
 800bcf2:	f7ff fa65 	bl	800b1c0 <_fflush_r>
 800bcf6:	2800      	cmp	r0, #0
 800bcf8:	d1ed      	bne.n	800bcd6 <__swbuf_r+0x2a>
 800bcfa:	68a3      	ldr	r3, [r4, #8]
 800bcfc:	3b01      	subs	r3, #1
 800bcfe:	60a3      	str	r3, [r4, #8]
 800bd00:	6823      	ldr	r3, [r4, #0]
 800bd02:	1c5a      	adds	r2, r3, #1
 800bd04:	6022      	str	r2, [r4, #0]
 800bd06:	701e      	strb	r6, [r3, #0]
 800bd08:	6962      	ldr	r2, [r4, #20]
 800bd0a:	1c43      	adds	r3, r0, #1
 800bd0c:	429a      	cmp	r2, r3
 800bd0e:	d004      	beq.n	800bd1a <__swbuf_r+0x6e>
 800bd10:	89a3      	ldrh	r3, [r4, #12]
 800bd12:	07db      	lsls	r3, r3, #31
 800bd14:	d5e1      	bpl.n	800bcda <__swbuf_r+0x2e>
 800bd16:	2e0a      	cmp	r6, #10
 800bd18:	d1df      	bne.n	800bcda <__swbuf_r+0x2e>
 800bd1a:	4621      	mov	r1, r4
 800bd1c:	4628      	mov	r0, r5
 800bd1e:	f7ff fa4f 	bl	800b1c0 <_fflush_r>
 800bd22:	2800      	cmp	r0, #0
 800bd24:	d0d9      	beq.n	800bcda <__swbuf_r+0x2e>
 800bd26:	e7d6      	b.n	800bcd6 <__swbuf_r+0x2a>

0800bd28 <__swsetup_r>:
 800bd28:	b538      	push	{r3, r4, r5, lr}
 800bd2a:	4b29      	ldr	r3, [pc, #164]	@ (800bdd0 <__swsetup_r+0xa8>)
 800bd2c:	4605      	mov	r5, r0
 800bd2e:	6818      	ldr	r0, [r3, #0]
 800bd30:	460c      	mov	r4, r1
 800bd32:	b118      	cbz	r0, 800bd3c <__swsetup_r+0x14>
 800bd34:	6a03      	ldr	r3, [r0, #32]
 800bd36:	b90b      	cbnz	r3, 800bd3c <__swsetup_r+0x14>
 800bd38:	f7fc fe1e 	bl	8008978 <__sinit>
 800bd3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd40:	0719      	lsls	r1, r3, #28
 800bd42:	d422      	bmi.n	800bd8a <__swsetup_r+0x62>
 800bd44:	06da      	lsls	r2, r3, #27
 800bd46:	d407      	bmi.n	800bd58 <__swsetup_r+0x30>
 800bd48:	2209      	movs	r2, #9
 800bd4a:	602a      	str	r2, [r5, #0]
 800bd4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd50:	81a3      	strh	r3, [r4, #12]
 800bd52:	f04f 30ff 	mov.w	r0, #4294967295
 800bd56:	e033      	b.n	800bdc0 <__swsetup_r+0x98>
 800bd58:	0758      	lsls	r0, r3, #29
 800bd5a:	d512      	bpl.n	800bd82 <__swsetup_r+0x5a>
 800bd5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bd5e:	b141      	cbz	r1, 800bd72 <__swsetup_r+0x4a>
 800bd60:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bd64:	4299      	cmp	r1, r3
 800bd66:	d002      	beq.n	800bd6e <__swsetup_r+0x46>
 800bd68:	4628      	mov	r0, r5
 800bd6a:	f7fd fd1f 	bl	80097ac <_free_r>
 800bd6e:	2300      	movs	r3, #0
 800bd70:	6363      	str	r3, [r4, #52]	@ 0x34
 800bd72:	89a3      	ldrh	r3, [r4, #12]
 800bd74:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bd78:	81a3      	strh	r3, [r4, #12]
 800bd7a:	2300      	movs	r3, #0
 800bd7c:	6063      	str	r3, [r4, #4]
 800bd7e:	6923      	ldr	r3, [r4, #16]
 800bd80:	6023      	str	r3, [r4, #0]
 800bd82:	89a3      	ldrh	r3, [r4, #12]
 800bd84:	f043 0308 	orr.w	r3, r3, #8
 800bd88:	81a3      	strh	r3, [r4, #12]
 800bd8a:	6923      	ldr	r3, [r4, #16]
 800bd8c:	b94b      	cbnz	r3, 800bda2 <__swsetup_r+0x7a>
 800bd8e:	89a3      	ldrh	r3, [r4, #12]
 800bd90:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bd94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bd98:	d003      	beq.n	800bda2 <__swsetup_r+0x7a>
 800bd9a:	4621      	mov	r1, r4
 800bd9c:	4628      	mov	r0, r5
 800bd9e:	f000 f883 	bl	800bea8 <__smakebuf_r>
 800bda2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bda6:	f013 0201 	ands.w	r2, r3, #1
 800bdaa:	d00a      	beq.n	800bdc2 <__swsetup_r+0x9a>
 800bdac:	2200      	movs	r2, #0
 800bdae:	60a2      	str	r2, [r4, #8]
 800bdb0:	6962      	ldr	r2, [r4, #20]
 800bdb2:	4252      	negs	r2, r2
 800bdb4:	61a2      	str	r2, [r4, #24]
 800bdb6:	6922      	ldr	r2, [r4, #16]
 800bdb8:	b942      	cbnz	r2, 800bdcc <__swsetup_r+0xa4>
 800bdba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bdbe:	d1c5      	bne.n	800bd4c <__swsetup_r+0x24>
 800bdc0:	bd38      	pop	{r3, r4, r5, pc}
 800bdc2:	0799      	lsls	r1, r3, #30
 800bdc4:	bf58      	it	pl
 800bdc6:	6962      	ldrpl	r2, [r4, #20]
 800bdc8:	60a2      	str	r2, [r4, #8]
 800bdca:	e7f4      	b.n	800bdb6 <__swsetup_r+0x8e>
 800bdcc:	2000      	movs	r0, #0
 800bdce:	e7f7      	b.n	800bdc0 <__swsetup_r+0x98>
 800bdd0:	20000020 	.word	0x20000020

0800bdd4 <_raise_r>:
 800bdd4:	291f      	cmp	r1, #31
 800bdd6:	b538      	push	{r3, r4, r5, lr}
 800bdd8:	4605      	mov	r5, r0
 800bdda:	460c      	mov	r4, r1
 800bddc:	d904      	bls.n	800bde8 <_raise_r+0x14>
 800bdde:	2316      	movs	r3, #22
 800bde0:	6003      	str	r3, [r0, #0]
 800bde2:	f04f 30ff 	mov.w	r0, #4294967295
 800bde6:	bd38      	pop	{r3, r4, r5, pc}
 800bde8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bdea:	b112      	cbz	r2, 800bdf2 <_raise_r+0x1e>
 800bdec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bdf0:	b94b      	cbnz	r3, 800be06 <_raise_r+0x32>
 800bdf2:	4628      	mov	r0, r5
 800bdf4:	f000 f830 	bl	800be58 <_getpid_r>
 800bdf8:	4622      	mov	r2, r4
 800bdfa:	4601      	mov	r1, r0
 800bdfc:	4628      	mov	r0, r5
 800bdfe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be02:	f000 b817 	b.w	800be34 <_kill_r>
 800be06:	2b01      	cmp	r3, #1
 800be08:	d00a      	beq.n	800be20 <_raise_r+0x4c>
 800be0a:	1c59      	adds	r1, r3, #1
 800be0c:	d103      	bne.n	800be16 <_raise_r+0x42>
 800be0e:	2316      	movs	r3, #22
 800be10:	6003      	str	r3, [r0, #0]
 800be12:	2001      	movs	r0, #1
 800be14:	e7e7      	b.n	800bde6 <_raise_r+0x12>
 800be16:	2100      	movs	r1, #0
 800be18:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800be1c:	4620      	mov	r0, r4
 800be1e:	4798      	blx	r3
 800be20:	2000      	movs	r0, #0
 800be22:	e7e0      	b.n	800bde6 <_raise_r+0x12>

0800be24 <raise>:
 800be24:	4b02      	ldr	r3, [pc, #8]	@ (800be30 <raise+0xc>)
 800be26:	4601      	mov	r1, r0
 800be28:	6818      	ldr	r0, [r3, #0]
 800be2a:	f7ff bfd3 	b.w	800bdd4 <_raise_r>
 800be2e:	bf00      	nop
 800be30:	20000020 	.word	0x20000020

0800be34 <_kill_r>:
 800be34:	b538      	push	{r3, r4, r5, lr}
 800be36:	4d07      	ldr	r5, [pc, #28]	@ (800be54 <_kill_r+0x20>)
 800be38:	2300      	movs	r3, #0
 800be3a:	4604      	mov	r4, r0
 800be3c:	4608      	mov	r0, r1
 800be3e:	4611      	mov	r1, r2
 800be40:	602b      	str	r3, [r5, #0]
 800be42:	f7f5 fa05 	bl	8001250 <_kill>
 800be46:	1c43      	adds	r3, r0, #1
 800be48:	d102      	bne.n	800be50 <_kill_r+0x1c>
 800be4a:	682b      	ldr	r3, [r5, #0]
 800be4c:	b103      	cbz	r3, 800be50 <_kill_r+0x1c>
 800be4e:	6023      	str	r3, [r4, #0]
 800be50:	bd38      	pop	{r3, r4, r5, pc}
 800be52:	bf00      	nop
 800be54:	20000578 	.word	0x20000578

0800be58 <_getpid_r>:
 800be58:	f7f5 b9f2 	b.w	8001240 <_getpid>

0800be5c <__swhatbuf_r>:
 800be5c:	b570      	push	{r4, r5, r6, lr}
 800be5e:	460c      	mov	r4, r1
 800be60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be64:	2900      	cmp	r1, #0
 800be66:	b096      	sub	sp, #88	@ 0x58
 800be68:	4615      	mov	r5, r2
 800be6a:	461e      	mov	r6, r3
 800be6c:	da0d      	bge.n	800be8a <__swhatbuf_r+0x2e>
 800be6e:	89a3      	ldrh	r3, [r4, #12]
 800be70:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800be74:	f04f 0100 	mov.w	r1, #0
 800be78:	bf14      	ite	ne
 800be7a:	2340      	movne	r3, #64	@ 0x40
 800be7c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800be80:	2000      	movs	r0, #0
 800be82:	6031      	str	r1, [r6, #0]
 800be84:	602b      	str	r3, [r5, #0]
 800be86:	b016      	add	sp, #88	@ 0x58
 800be88:	bd70      	pop	{r4, r5, r6, pc}
 800be8a:	466a      	mov	r2, sp
 800be8c:	f000 f848 	bl	800bf20 <_fstat_r>
 800be90:	2800      	cmp	r0, #0
 800be92:	dbec      	blt.n	800be6e <__swhatbuf_r+0x12>
 800be94:	9901      	ldr	r1, [sp, #4]
 800be96:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800be9a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800be9e:	4259      	negs	r1, r3
 800bea0:	4159      	adcs	r1, r3
 800bea2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bea6:	e7eb      	b.n	800be80 <__swhatbuf_r+0x24>

0800bea8 <__smakebuf_r>:
 800bea8:	898b      	ldrh	r3, [r1, #12]
 800beaa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800beac:	079d      	lsls	r5, r3, #30
 800beae:	4606      	mov	r6, r0
 800beb0:	460c      	mov	r4, r1
 800beb2:	d507      	bpl.n	800bec4 <__smakebuf_r+0x1c>
 800beb4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800beb8:	6023      	str	r3, [r4, #0]
 800beba:	6123      	str	r3, [r4, #16]
 800bebc:	2301      	movs	r3, #1
 800bebe:	6163      	str	r3, [r4, #20]
 800bec0:	b003      	add	sp, #12
 800bec2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bec4:	ab01      	add	r3, sp, #4
 800bec6:	466a      	mov	r2, sp
 800bec8:	f7ff ffc8 	bl	800be5c <__swhatbuf_r>
 800becc:	9f00      	ldr	r7, [sp, #0]
 800bece:	4605      	mov	r5, r0
 800bed0:	4639      	mov	r1, r7
 800bed2:	4630      	mov	r0, r6
 800bed4:	f7fb fdf4 	bl	8007ac0 <_malloc_r>
 800bed8:	b948      	cbnz	r0, 800beee <__smakebuf_r+0x46>
 800beda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bede:	059a      	lsls	r2, r3, #22
 800bee0:	d4ee      	bmi.n	800bec0 <__smakebuf_r+0x18>
 800bee2:	f023 0303 	bic.w	r3, r3, #3
 800bee6:	f043 0302 	orr.w	r3, r3, #2
 800beea:	81a3      	strh	r3, [r4, #12]
 800beec:	e7e2      	b.n	800beb4 <__smakebuf_r+0xc>
 800beee:	89a3      	ldrh	r3, [r4, #12]
 800bef0:	6020      	str	r0, [r4, #0]
 800bef2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bef6:	81a3      	strh	r3, [r4, #12]
 800bef8:	9b01      	ldr	r3, [sp, #4]
 800befa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800befe:	b15b      	cbz	r3, 800bf18 <__smakebuf_r+0x70>
 800bf00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf04:	4630      	mov	r0, r6
 800bf06:	f000 f81d 	bl	800bf44 <_isatty_r>
 800bf0a:	b128      	cbz	r0, 800bf18 <__smakebuf_r+0x70>
 800bf0c:	89a3      	ldrh	r3, [r4, #12]
 800bf0e:	f023 0303 	bic.w	r3, r3, #3
 800bf12:	f043 0301 	orr.w	r3, r3, #1
 800bf16:	81a3      	strh	r3, [r4, #12]
 800bf18:	89a3      	ldrh	r3, [r4, #12]
 800bf1a:	431d      	orrs	r5, r3
 800bf1c:	81a5      	strh	r5, [r4, #12]
 800bf1e:	e7cf      	b.n	800bec0 <__smakebuf_r+0x18>

0800bf20 <_fstat_r>:
 800bf20:	b538      	push	{r3, r4, r5, lr}
 800bf22:	4d07      	ldr	r5, [pc, #28]	@ (800bf40 <_fstat_r+0x20>)
 800bf24:	2300      	movs	r3, #0
 800bf26:	4604      	mov	r4, r0
 800bf28:	4608      	mov	r0, r1
 800bf2a:	4611      	mov	r1, r2
 800bf2c:	602b      	str	r3, [r5, #0]
 800bf2e:	f7f5 f9ef 	bl	8001310 <_fstat>
 800bf32:	1c43      	adds	r3, r0, #1
 800bf34:	d102      	bne.n	800bf3c <_fstat_r+0x1c>
 800bf36:	682b      	ldr	r3, [r5, #0]
 800bf38:	b103      	cbz	r3, 800bf3c <_fstat_r+0x1c>
 800bf3a:	6023      	str	r3, [r4, #0]
 800bf3c:	bd38      	pop	{r3, r4, r5, pc}
 800bf3e:	bf00      	nop
 800bf40:	20000578 	.word	0x20000578

0800bf44 <_isatty_r>:
 800bf44:	b538      	push	{r3, r4, r5, lr}
 800bf46:	4d06      	ldr	r5, [pc, #24]	@ (800bf60 <_isatty_r+0x1c>)
 800bf48:	2300      	movs	r3, #0
 800bf4a:	4604      	mov	r4, r0
 800bf4c:	4608      	mov	r0, r1
 800bf4e:	602b      	str	r3, [r5, #0]
 800bf50:	f7f5 f9ee 	bl	8001330 <_isatty>
 800bf54:	1c43      	adds	r3, r0, #1
 800bf56:	d102      	bne.n	800bf5e <_isatty_r+0x1a>
 800bf58:	682b      	ldr	r3, [r5, #0]
 800bf5a:	b103      	cbz	r3, 800bf5e <_isatty_r+0x1a>
 800bf5c:	6023      	str	r3, [r4, #0]
 800bf5e:	bd38      	pop	{r3, r4, r5, pc}
 800bf60:	20000578 	.word	0x20000578

0800bf64 <_init>:
 800bf64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf66:	bf00      	nop
 800bf68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf6a:	bc08      	pop	{r3}
 800bf6c:	469e      	mov	lr, r3
 800bf6e:	4770      	bx	lr

0800bf70 <_fini>:
 800bf70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf72:	bf00      	nop
 800bf74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf76:	bc08      	pop	{r3}
 800bf78:	469e      	mov	lr, r3
 800bf7a:	4770      	bx	lr
