`timescale 1ps / 1 ps
module module_0 (
    id_1,
    output logic id_2,
    id_3
);
  id_4 id_5 (
      1,
      .id_2(1),
      .id_4(id_3),
      .id_2(id_4)
  );
  logic id_6 = id_6;
endmodule
