(module AVX_009258008004064_Mate (layer F.Cu) (tedit 60ACD238)
  (descr "Mating footprint for AVX ultralow stacker 8-pin, with PCB location bosses")
  (tags "009258008004061, 009258008004064, 009258008008061, 009258008008064")
  (attr virtual)
  (fp_text reference REF** (at 0.015 -7.245) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value AVX_UltraLow_Stacker_8_Mate (at -0.01 6.545) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_line (start -6.175 -3.75) (end 6.175 -3.75) (layer F.CrtYd) (width 0.05))
  (fp_line (start 6.175 -3.75) (end 6.175 3.75) (layer F.CrtYd) (width 0.05))
  (fp_line (start -6.175 3.75) (end 6.175 3.75) (layer F.CrtYd) (width 0.05))
  (fp_line (start -6.175 -3.75) (end -6.175 3.75) (layer F.CrtYd) (width 0.05))
  (fp_line (start -5.175 -2.75) (end 5.175 -2.75) (layer F.Fab) (width 0.05))
  (fp_line (start -5.175 2.75) (end 5.175 2.75) (layer F.Fab) (width 0.05))
  (fp_line (start 5.175 -2.75) (end 5.175 2.75) (layer F.Fab) (width 0.05))
  (fp_line (start -5.175 -2.75) (end -5.175 2.75) (layer F.Fab) (width 0.05))
  (pad 1 connect rect (at -3.5 -1.375) (size 0.7 2.75) (layers F.Cu F.Mask))
  (pad "" np_thru_hole oval (at -4.675 0) (size 1.2 1.2) (drill 1.2) (layers *.Cu *.Mask))
  (pad "" np_thru_hole oval (at 4.675 0) (size 1.2 1.2) (drill 1.2) (layers *.Cu *.Mask))
  (pad 2 connect rect (at -2.5 -1.375) (size 0.7 2.75) (layers F.Cu F.Mask))
  (pad 3 connect rect (at -1.5 -1.375) (size 0.7 2.75) (layers F.Cu F.Mask))
  (pad 4 connect rect (at -0.5 -1.375) (size 0.7 2.75) (layers F.Cu F.Mask))
  (pad 5 connect rect (at 0.5 -1.375) (size 0.7 2.75) (layers F.Cu F.Mask))
  (pad 6 connect rect (at 1.5 -1.375) (size 0.7 2.75) (layers F.Cu F.Mask))
  (pad 7 connect rect (at 2.5 -1.375) (size 0.7 2.75) (layers F.Cu F.Mask))
  (pad 8 connect rect (at 3.5 -1.375) (size 0.7 2.75) (layers F.Cu F.Mask))
)
