###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 16:44:35 2016
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix eth_core_postRouteHold -outDir timingReports
###############################################################
Path 1: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
data24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.542
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.792
  Arrival Time                  3.120
  Slack Time                    0.328
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.322 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.525 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.820 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.197 | 0.286 |   2.434 |    2.106 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.212 | 0.309 |   2.743 |    2.415 | 
     | FECTS_clks_clk___L5_I25                            | A v -> Y v   | CLKBUF1 | 0.021 | 0.206 |   2.948 |    2.620 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/U2  | A v -> Y ^   | INVX1   | 0.058 | 0.058 |   3.006 |    2.678 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.041 | 0.114 |   3.120 |    2.792 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | A ^          | AND2X2  | 0.041 | 0.000 |   3.120 |    2.792 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.978 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.181 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.499 | 
     | FECTS_clks_clk___L3_I8                             | A v -> Y v   | CLKBUF1 | 0.252 | 0.336 |   2.507 |    2.835 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data24_d_reg/mai | B v          | AND2X2  | 0.264 | 0.036 |   2.542 |    2.870 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
crc_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crc_reg/main_gate/A (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crc_reg/latch/Q     (^) triggered 
by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.538
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.788
  Arrival Time                  3.133
  Slack Time                    0.345
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.304 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.507 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.802 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    2.112 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y v   | CLKBUF1 | 0.201 | 0.313 |   2.771 |    2.425 | 
     | FECTS_clks_clk___L5_I17                            | A v -> Y v   | CLKBUF1 | 0.025 | 0.189 |   2.960 |    2.614 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crc_reg/U2       | A v -> Y ^   | INVX1   | 0.060 | 0.060 |   3.019 |    2.674 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crc_reg/latch    | CLK ^ -> Q ^ | LATCH   | 0.040 | 0.114 |   3.133 |    2.788 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crc_reg/main_gat | A ^          | AND2X1  | 0.040 | 0.000 |   3.133 |    2.788 | 
     | e                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.995 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.198 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.517 | 
     | FECTS_clks_clk___L3_I6                             | A v -> Y v   | CLKBUF1 | 0.225 | 0.336 |   2.507 |    2.853 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crc_reg/main_gat | B v          | AND2X1  | 0.235 | 0.030 |   2.538 |    2.883 | 
     | e                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
crc_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crc_reg/main_gate/A (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crc_reg/latch/Q     (^) triggered 
by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.523
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.773
  Arrival Time                  3.122
  Slack Time                    0.349
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.301 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.504 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.799 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.197 | 0.286 |   2.434 |    2.085 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.212 | 0.309 |   2.743 |    2.394 | 
     | FECTS_clks_clk___L5_I24                            | A v -> Y v   | CLKBUF1 | 0.048 | 0.198 |   2.940 |    2.592 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crc_reg/U2       | A v -> Y ^   | INVX1   | 0.065 | 0.067 |   3.008 |    2.659 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crc_reg/latch    | CLK ^ -> Q ^ | LATCH   | 0.040 | 0.115 |   3.122 |    2.773 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crc_reg/main_gat | A ^          | AND2X1  | 0.040 | 0.000 |   3.122 |    2.773 | 
     | e                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.999 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.201 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.520 | 
     | FECTS_clks_clk___L3_I8                             | A v -> Y v   | CLKBUF1 | 0.252 | 0.336 |   2.507 |    2.856 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crc_reg/main_gat | B v          | AND2X1  | 0.261 | 0.017 |   2.523 |    2.872 | 
     | e                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
data56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.528
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.778
  Arrival Time                  3.136
  Slack Time                    0.358
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.292 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.495 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.790 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.197 | 0.286 |   2.434 |    2.076 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.212 | 0.309 |   2.743 |    2.385 | 
     | FECTS_clks_clk___L5_I24                            | A v -> Y v   | CLKBUF1 | 0.048 | 0.198 |   2.940 |    2.582 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/U2  | A v -> Y ^   | INVX1   | 0.066 | 0.071 |   3.012 |    2.654 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.053 | 0.124 |   3.135 |    2.777 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/mai | A ^          | AND2X2  | 0.053 | 0.000 |   3.136 |    2.778 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.008 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.211 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.529 | 
     | FECTS_clks_clk___L3_I8                             | A v -> Y v   | CLKBUF1 | 0.252 | 0.336 |   2.507 |    2.865 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/mai | B v          | AND2X2  | 0.262 | 0.021 |   2.528 |    2.886 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
data56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.558
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.808
  Arrival Time                  3.173
  Slack Time                    0.365
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.285 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.488 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.783 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    2.093 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.137 | 0.260 |   2.718 |    2.353 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.109 | 0.243 |   2.961 |    2.596 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/U2  | A v -> Y ^   | INVX1   | 0.078 | 0.096 |   3.056 |    2.692 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.040 | 0.116 |   3.173 |    2.808 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | A ^          | AND2X2  | 0.040 | 0.000 |   3.173 |    2.808 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.015 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.218 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.536 | 
     | FECTS_clks_clk___L3_I7                             | A v -> Y v   | CLKBUF1 | 0.229 | 0.337 |   2.508 |    2.873 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data56_d_reg/mai | B v          | AND2X2  | 0.244 | 0.050 |   2.558 |    2.923 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
crcin64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.558
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.808
  Arrival Time                  3.184
  Slack Time                    0.375
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.275 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.477 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.772 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    2.082 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.137 | 0.260 |   2.718 |    2.343 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.109 | 0.243 |   2.961 |    2.585 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/U2 | A v -> Y ^   | INVX1   | 0.078 | 0.093 |   3.054 |    2.678 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.058 | 0.129 |   3.183 |    2.808 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | A ^          | AND2X2  | 0.058 | 0.001 |   3.184 |    2.808 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.025 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.228 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.547 | 
     | FECTS_clks_clk___L3_I7                             | A v -> Y v   | CLKBUF1 | 0.229 | 0.337 |   2.508 |    2.883 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B v          | AND2X2  | 0.244 | 0.051 |   2.558 |    2.934 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
crcin56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.558
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.808
  Arrival Time                  3.191
  Slack Time                    0.383
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.267 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.470 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.765 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    2.075 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.137 | 0.260 |   2.718 |    2.335 | 
     | FECTS_clks_clk___L5_I9                             | A v -> Y v   | CLKBUF1 | 0.125 | 0.256 |   2.974 |    2.591 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/U2 | A v -> Y ^   | INVX1   | 0.081 | 0.095 |   3.069 |    2.686 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.047 | 0.122 |   3.191 |    2.808 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | A ^          | AND2X2  | 0.047 | 0.000 |   3.191 |    2.808 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.033 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.236 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.554 | 
     | FECTS_clks_clk___L3_I7                             | A v -> Y v   | CLKBUF1 | 0.229 | 0.337 |   2.508 |    2.891 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin56_d_reg/ma | B v          | AND2X2  | 0.244 | 0.050 |   2.558 |    2.941 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
data24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.546
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.796
  Arrival Time                  3.184
  Slack Time                    0.389
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.261 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.464 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.759 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    2.069 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.137 | 0.260 |   2.718 |    2.330 | 
     | FECTS_clks_clk___L5_I10                            | A v -> Y v   | CLKBUF1 | 0.113 | 0.251 |   2.969 |    2.581 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/U2  | A v -> Y ^   | INVX1   | 0.080 | 0.095 |   3.065 |    2.676 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.043 | 0.119 |   3.184 |    2.795 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | A ^          | AND2X2  | 0.043 | 0.000 |   3.184 |    2.796 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.039 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.241 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.560 | 
     | FECTS_clks_clk___L3_I6                             | A v -> Y v   | CLKBUF1 | 0.225 | 0.336 |   2.507 |    2.896 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data24_d_reg/mai | B v          | AND2X2  | 0.235 | 0.038 |   2.546 |    2.934 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
crcin64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.534
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.784
  Arrival Time                  3.194
  Slack Time                    0.410
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.240 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.443 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.737 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.197 | 0.286 |   2.434 |    2.024 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.212 | 0.309 |   2.743 |    2.332 | 
     | FECTS_clks_clk___L5_I23                            | A v -> Y v   | CLKBUF1 | 0.089 | 0.248 |   2.990 |    2.580 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/U2 | A v -> Y ^   | INVX1   | 0.075 | 0.087 |   3.078 |    2.667 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.040 | 0.116 |   3.194 |    2.784 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/ma | A ^          | AND2X2  | 0.040 | 0.000 |   3.194 |    2.784 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.060 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.263 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.581 | 
     | FECTS_clks_clk___L3_I8                             | A v -> Y v   | CLKBUF1 | 0.252 | 0.336 |   2.507 |    2.917 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin64_d_reg/ma | B v          | AND2X2  | 0.264 | 0.027 |   2.534 |    2.944 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
crcin8_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.546
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.796
  Arrival Time                  3.207
  Slack Time                    0.411
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.239 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.442 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.736 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    2.047 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.137 | 0.260 |   2.718 |    2.307 | 
     | FECTS_clks_clk___L5_I9                             | A v -> Y v   | CLKBUF1 | 0.125 | 0.256 |   2.974 |    2.563 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/U2  | A v -> Y ^   | INVX1   | 0.081 | 0.095 |   3.069 |    2.658 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.067 | 0.136 |   3.205 |    2.794 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/mai | A ^          | AND2X2  | 0.067 | 0.001 |   3.207 |    2.796 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.061 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.264 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.582 | 
     | FECTS_clks_clk___L3_I6                             | A v -> Y v   | CLKBUF1 | 0.225 | 0.336 |   2.507 |    2.919 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin8_d_reg/mai | B v          | AND2X2  | 0.235 | 0.038 |   2.546 |    2.957 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
crcin56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.532
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.782
  Arrival Time                  3.201
  Slack Time                    0.419
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.231 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.434 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.729 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.197 | 0.286 |   2.434 |    2.015 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.212 | 0.309 |   2.743 |    2.324 | 
     | FECTS_clks_clk___L5_I23                            | A v -> Y v   | CLKBUF1 | 0.089 | 0.248 |   2.990 |    2.572 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/U2 | A v -> Y ^   | INVX1   | 0.075 | 0.087 |   3.077 |    2.658 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.050 | 0.123 |   3.200 |    2.781 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/ma | A ^          | AND2X2  | 0.050 | 0.001 |   3.201 |    2.782 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.069 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.271 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.590 | 
     | FECTS_clks_clk___L3_I8                             | A v -> Y v   | CLKBUF1 | 0.252 | 0.336 |   2.507 |    2.925 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin56_d_reg/ma | B v          | AND2X2  | 0.263 | 0.025 |   2.532 |    2.951 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
crcin48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.530
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.780
  Arrival Time                  3.202
  Slack Time                    0.422
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.228 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.430 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.725 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.197 | 0.286 |   2.434 |    2.011 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.212 | 0.309 |   2.743 |    2.320 | 
     | FECTS_clks_clk___L5_I23                            | A v -> Y v   | CLKBUF1 | 0.089 | 0.248 |   2.990 |    2.568 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/U2 | A v -> Y ^   | INVX1   | 0.073 | 0.086 |   3.076 |    2.653 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.054 | 0.125 |   3.201 |    2.779 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | A ^          | AND2X2  | 0.054 | 0.001 |   3.202 |    2.780 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.072 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.275 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.594 | 
     | FECTS_clks_clk___L3_I8                             | A v -> Y v   | CLKBUF1 | 0.252 | 0.336 |   2.507 |    2.929 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin48_d_reg/ma | B v          | AND2X2  | 0.263 | 0.023 |   2.530 |    2.952 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
crcin16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.552
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.802
  Arrival Time                  3.226
  Slack Time                    0.424
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.226 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.429 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.724 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    2.034 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.137 | 0.260 |   2.718 |    2.294 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.109 | 0.243 |   2.961 |    2.537 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/U2 | A v -> Y ^   | INVX1   | 0.083 | 0.100 |   3.061 |    2.637 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.102 | 0.162 |   3.223 |    2.799 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/ma | A ^          | AND2X2  | 0.102 | 0.003 |   3.226 |    2.802 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.074 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.277 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.595 | 
     | FECTS_clks_clk___L3_I7                             | A v -> Y v   | CLKBUF1 | 0.229 | 0.337 |   2.508 |    2.932 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/ma | B v          | AND2X2  | 0.243 | 0.044 |   2.552 |    2.976 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
data16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.552
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.802
  Arrival Time                  3.229
  Slack Time                    0.427
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.223 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.426 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.721 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    2.031 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.137 | 0.260 |   2.718 |    2.291 | 
     | FECTS_clks_clk___L5_I10                            | A v -> Y v   | CLKBUF1 | 0.113 | 0.251 |   2.969 |    2.542 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/U2  | A v -> Y ^   | INVX1   | 0.086 | 0.098 |   3.068 |    2.641 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.096 | 0.158 |   3.226 |    2.799 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/mai | A ^          | AND2X1  | 0.096 | 0.003 |   3.229 |    2.802 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.077 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.280 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.598 | 
     | FECTS_clks_clk___L3_I7                             | A v -> Y v   | CLKBUF1 | 0.229 | 0.337 |   2.508 |    2.935 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data16_d_reg/mai | B v          | AND2X1  | 0.243 | 0.044 |   2.552 |    2.979 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
data24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.535
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.785
  Arrival Time                  3.212
  Slack Time                    0.427
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.223 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.425 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.720 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    2.030 | 
     | FECTS_clks_clk___L4_I1                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.317 |   2.774 |    2.347 | 
     | FECTS_clks_clk___L5_I4                             | A v -> Y v   | CLKBUF1 | 0.088 | 0.230 |   3.005 |    2.577 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/U2  | A v -> Y ^   | INVX1   | 0.078 | 0.089 |   3.093 |    2.666 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.042 | 0.119 |   3.212 |    2.785 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | A ^          | AND2X2  | 0.042 | 0.000 |   3.212 |    2.785 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.077 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.280 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.599 | 
     | FECTS_clks_clk___L3_I6                             | A v -> Y v   | CLKBUF1 | 0.225 | 0.336 |   2.507 |    2.935 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data24_d_reg/mai | B v          | AND2X2  | 0.232 | 0.027 |   2.535 |    2.962 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
crcin16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.539
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.789
  Arrival Time                  3.225
  Slack Time                    0.436
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.214 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.417 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.712 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.197 | 0.286 |   2.434 |    1.998 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.212 | 0.309 |   2.743 |    2.307 | 
     | FECTS_clks_clk___L5_I22                            | A v -> Y v   | CLKBUF1 | 0.105 | 0.261 |   3.004 |    2.568 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/U2 | A v -> Y ^   | INVX1   | 0.077 | 0.092 |   3.095 |    2.659 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.058 | 0.129 |   3.224 |    2.788 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/ma | A ^          | AND2X2  | 0.058 | 0.001 |   3.225 |    2.789 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.086 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.289 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.607 | 
     | FECTS_clks_clk___L3_I8                             | A v -> Y v   | CLKBUF1 | 0.252 | 0.336 |   2.507 |    2.943 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin16_d_reg/ma | B v          | AND2X2  | 0.264 | 0.032 |   2.539 |    2.975 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
crcin24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.537
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.787
  Arrival Time                  3.226
  Slack Time                    0.438
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.212 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.414 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.709 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.197 | 0.286 |   2.434 |    1.995 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.212 | 0.309 |   2.743 |    2.304 | 
     | FECTS_clks_clk___L5_I22                            | A v -> Y v   | CLKBUF1 | 0.105 | 0.261 |   3.004 |    2.565 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/U2 | A v -> Y ^   | INVX1   | 0.077 | 0.095 |   3.098 |    2.660 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.054 | 0.126 |   3.225 |    2.786 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/ma | A ^          | AND2X2  | 0.054 | 0.001 |   3.226 |    2.787 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.089 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.291 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.610 | 
     | FECTS_clks_clk___L3_I8                             | A v -> Y v   | CLKBUF1 | 0.252 | 0.336 |   2.507 |    2.945 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin24_d_reg/ma | B v          | AND2X2  | 0.264 | 0.030 |   2.537 |    2.976 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
crcin32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.544
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.794
  Arrival Time                  3.234
  Slack Time                    0.440
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.210 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.413 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.708 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    2.018 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.137 | 0.260 |   2.718 |    2.278 | 
     | FECTS_clks_clk___L5_I10                            | A v -> Y v   | CLKBUF1 | 0.113 | 0.251 |   2.969 |    2.529 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/U2 | A v -> Y ^   | INVX1   | 0.079 | 0.093 |   3.062 |    2.622 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.112 | 0.168 |   3.230 |    2.790 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/ma | A ^          | AND2X2  | 0.112 | 0.004 |   3.234 |    2.794 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.090 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.293 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.611 | 
     | FECTS_clks_clk___L3_I7                             | A v -> Y v   | CLKBUF1 | 0.229 | 0.337 |   2.508 |    2.948 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin32_d_reg/ma | B v          | AND2X2  | 0.241 | 0.036 |   2.544 |    2.984 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
crc_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crc_reg/main_gate/A (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crc_reg/latch/Q     (^) triggered 
by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.523
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.773
  Arrival Time                  3.213
  Slack Time                    0.440
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.210 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.412 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.707 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    2.017 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.186 | 0.306 |   2.763 |    2.323 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.097 | 0.244 |   3.007 |    2.567 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crc_reg/U2       | A v -> Y ^   | INVX1   | 0.076 | 0.089 |   3.097 |    2.656 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crc_reg/latch    | CLK ^ -> Q ^ | LATCH   | 0.041 | 0.116 |   3.213 |    2.773 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crc_reg/main_gat | A ^          | AND2X1  | 0.041 | 0.000 |   3.213 |    2.773 | 
     | e                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.090 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.293 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.612 | 
     | FECTS_clks_clk___L3_I7                             | A v -> Y v   | CLKBUF1 | 0.229 | 0.337 |   2.508 |    2.948 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crc_reg/main_gat | B v          | AND2X1  | 0.229 | 0.015 |   2.523 |    2.963 | 
     | e                                                  |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
crcin32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.530
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.780
  Arrival Time                  3.221
  Slack Time                    0.441
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.209 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.412 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.707 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.197 | 0.286 |   2.434 |    1.993 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.212 | 0.309 |   2.743 |    2.302 | 
     | FECTS_clks_clk___L5_I23                            | A v -> Y v   | CLKBUF1 | 0.089 | 0.248 |   2.990 |    2.550 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/U2 | A v -> Y ^   | INVX1   | 0.075 | 0.087 |   3.077 |    2.637 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.076 | 0.142 |   3.219 |    2.778 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/ma | A ^          | AND2X2  | 0.076 | 0.002 |   3.221 |    2.780 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.091 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.293 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.612 | 
     | FECTS_clks_clk___L3_I8                             | A v -> Y v   | CLKBUF1 | 0.252 | 0.336 |   2.507 |    2.947 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin32_d_reg/ma | B v          | AND2X2  | 0.263 | 0.023 |   2.530 |    2.971 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
crcin24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.491
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.741
  Arrival Time                  3.183
  Slack Time                    0.442
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.208 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.410 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.705 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    2.015 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.137 | 0.260 |   2.718 |    2.276 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.109 | 0.243 |   2.961 |    2.518 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/U2 | A v -> Y ^   | INVX1   | 0.078 | 0.095 |   3.056 |    2.613 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.055 | 0.127 |   3.183 |    2.740 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/ma | A ^          | AND2X2  | 0.055 | 0.001 |   3.183 |    2.741 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.092 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.295 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.614 | 
     | FECTS_clks_clk___L3_I9                             | A v -> Y v   | CLKBUF1 | 0.173 | 0.288 |   2.460 |    2.902 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin24_d_reg/ma | B v          | AND2X2  | 0.179 | 0.031 |   2.491 |    2.933 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Clock Gating Hold Check with Pin \tx_core/tx_rs/clk_gate_xgmii_txd_
d_reg /main_gate/B 
Endpoint:   \tx_core/tx_rs/clk_gate_xgmii_txd_d_reg /main_gate/A (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/tx_rs/clk_gate_xgmii_txd_d_reg /latch/Q     (^) triggered 
by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.475
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.725
  Arrival Time                  3.169
  Slack Time                    0.443
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.207 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.409 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.704 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    2.014 | 
     | FECTS_clks_clk___L4_I3                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.288 |   2.746 |    2.302 | 
     | FECTS_clks_clk___L5_I12                            | A v -> Y v   | CLKBUF1 | 0.087 | 0.222 |   2.968 |    2.524 | 
     | \tx_core/tx_rs/clk_gate_xgmii_txd_d_reg /U2        | A v -> Y ^   | INVX1   | 0.075 | 0.084 |   3.052 |    2.608 | 
     | \tx_core/tx_rs/clk_gate_xgmii_txd_d_reg /latch     | CLK ^ -> Q ^ | LATCH   | 0.042 | 0.117 |   3.169 |    2.725 | 
     | \tx_core/tx_rs/clk_gate_xgmii_txd_d_reg /main_gate | A ^          | AND2X1  | 0.042 | 0.000 |   3.169 |    2.725 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.093 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.296 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    2.591 | 
     | FECTS_clks_clk___L3_I2                             | A v -> Y v   | CLKBUF1 | 0.192 | 0.269 |   2.417 |    2.860 | 
     | \tx_core/tx_rs/clk_gate_xgmii_txd_d_reg /main_gate | B v          | AND2X1  | 0.206 | 0.059 |   2.475 |    2.919 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
crcin40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.527
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.777
  Arrival Time                  3.221
  Slack Time                    0.444
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.206 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.409 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.704 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    2.014 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.186 | 0.306 |   2.763 |    2.320 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.097 | 0.244 |   3.007 |    2.564 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/U2 | A v -> Y ^   | INVX1   | 0.075 | 0.091 |   3.099 |    2.655 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.048 | 0.121 |   3.220 |    2.776 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/ma | A ^          | AND2X2  | 0.048 | 0.001 |   3.221 |    2.777 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.094 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.296 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.615 | 
     | FECTS_clks_clk___L3_I6                             | A v -> Y v   | CLKBUF1 | 0.225 | 0.336 |   2.507 |    2.951 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin40_d_reg/ma | B v          | AND2X2  | 0.230 | 0.020 |   2.527 |    2.971 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
crcin48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.526
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.776
  Arrival Time                  3.220
  Slack Time                    0.444
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.206 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.409 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.704 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    2.014 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.186 | 0.306 |   2.763 |    2.320 | 
     | FECTS_clks_clk___L5_I1                             | A v -> Y v   | CLKBUF1 | 0.093 | 0.251 |   3.015 |    2.571 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/U2 | A v -> Y ^   | INVX1   | 0.075 | 0.085 |   3.100 |    2.656 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.045 | 0.120 |   3.220 |    2.776 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/ma | A ^          | AND2X2  | 0.045 | 0.000 |   3.220 |    2.776 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.094 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.296 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.615 | 
     | FECTS_clks_clk___L3_I6                             | A v -> Y v   | CLKBUF1 | 0.225 | 0.336 |   2.507 |    2.951 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin48_d_reg/ma | B v          | AND2X2  | 0.230 | 0.019 |   2.526 |    2.970 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
data16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.523
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.773
  Arrival Time                  3.223
  Slack Time                    0.450
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.200 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.403 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.698 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    2.008 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.186 | 0.306 |   2.763 |    2.313 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.097 | 0.244 |   3.007 |    2.558 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/U2  | A v -> Y ^   | INVX1   | 0.075 | 0.090 |   3.098 |    2.648 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.052 | 0.125 |   3.223 |    2.773 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/mai | A ^          | AND2X1  | 0.052 | 0.001 |   3.223 |    2.773 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.100 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.303 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.621 | 
     | FECTS_clks_clk___L3_I7                             | A v -> Y v   | CLKBUF1 | 0.229 | 0.337 |   2.508 |    2.958 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data16_d_reg/mai | B v          | AND2X1  | 0.229 | 0.015 |   2.523 |    2.973 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
crcin16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.523
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.773
  Arrival Time                  3.223
  Slack Time                    0.450
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.200 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.403 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.698 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    2.008 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.186 | 0.306 |   2.763 |    2.313 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.097 | 0.244 |   3.007 |    2.557 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/U2 | A v -> Y ^   | INVX1   | 0.077 | 0.093 |   3.101 |    2.651 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.048 | 0.122 |   3.223 |    2.773 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/ma | A ^          | AND2X2  | 0.048 | 0.000 |   3.223 |    2.773 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.100 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.303 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.621 | 
     | FECTS_clks_clk___L3_I7                             | A v -> Y v   | CLKBUF1 | 0.229 | 0.337 |   2.508 |    2.958 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin16_d_reg/ma | B v          | AND2X2  | 0.229 | 0.015 |   2.523 |    2.973 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Clock Gating Hold Check with Pin \tx_core/tx_rs/clk_gate_
wakeuptimer_d_reg /main_gate/B 
Endpoint:   \tx_core/tx_rs/clk_gate_wakeuptimer_d_reg /main_gate/A (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/tx_rs/clk_gate_wakeuptimer_d_reg /latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.497
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.747
  Arrival Time                  3.201
  Slack Time                    0.454
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.196 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.398 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.693 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    2.003 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.186 | 0.306 |   2.763 |    2.309 | 
     | FECTS_clks_clk___L5_I2                             | A v -> Y v   | CLKBUF1 | 0.098 | 0.236 |   2.999 |    2.545 | 
     | \tx_core/tx_rs/clk_gate_wakeuptimer_d_reg /U2      | A v -> Y ^   | INVX1   | 0.075 | 0.086 |   3.085 |    2.631 | 
     | \tx_core/tx_rs/clk_gate_wakeuptimer_d_reg /latch   | CLK ^ -> Q ^ | LATCH   | 0.040 | 0.116 |   3.201 |    2.747 | 
     | \tx_core/tx_rs/clk_gate_wakeuptimer_d_reg /main_ga | A ^          | AND2X1  | 0.040 | 0.000 |   3.201 |    2.747 | 
     | te                                                 |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.104 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.307 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.626 | 
     | FECTS_clks_clk___L3_I9                             | A v -> Y v   | CLKBUF1 | 0.173 | 0.288 |   2.460 |    2.914 | 
     | \tx_core/tx_rs/clk_gate_wakeuptimer_d_reg /main_ga | B v          | AND2X1  | 0.180 | 0.037 |   2.497 |    2.951 | 
     | te                                                 |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
crcin40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.537
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.787
  Arrival Time                  3.243
  Slack Time                    0.457
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.193 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.396 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.691 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    2.001 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.137 | 0.260 |   2.718 |    2.261 | 
     | FECTS_clks_clk___L5_I10                            | A v -> Y v   | CLKBUF1 | 0.113 | 0.251 |   2.969 |    2.513 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/U2 | A v -> Y ^   | INVX1   | 0.081 | 0.094 |   3.063 |    2.606 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.124 | 0.174 |   3.238 |    2.781 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/ma | A ^          | AND2X2  | 0.124 | 0.006 |   3.243 |    2.787 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.107 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.309 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.628 | 
     | FECTS_clks_clk___L3_I6                             | A v -> Y v   | CLKBUF1 | 0.225 | 0.336 |   2.507 |    2.964 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/ma | B v          | AND2X2  | 0.235 | 0.029 |   2.537 |    2.993 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
crcin48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.537
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.787
  Arrival Time                  3.247
  Slack Time                    0.460
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.190 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.392 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.687 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    1.997 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.137 | 0.260 |   2.718 |    2.258 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.109 | 0.243 |   2.961 |    2.500 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/U2 | A v -> Y ^   | INVX1   | 0.081 | 0.099 |   3.060 |    2.599 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.133 | 0.180 |   3.240 |    2.780 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | A ^          | AND2X2  | 0.133 | 0.007 |   3.247 |    2.787 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.110 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.313 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.632 | 
     | FECTS_clks_clk___L3_I7                             | A v -> Y v   | CLKBUF1 | 0.229 | 0.337 |   2.508 |    2.968 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin48_d_reg/ma | B v          | AND2X2  | 0.238 | 0.029 |   2.537 |    2.997 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
data16_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.542
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.792
  Arrival Time                  3.257
  Slack Time                    0.465
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.185 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.388 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.682 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.197 | 0.286 |   2.434 |    1.969 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.212 | 0.309 |   2.743 |    2.277 | 
     | FECTS_clks_clk___L5_I22                            | A v -> Y v   | CLKBUF1 | 0.105 | 0.261 |   3.004 |    2.538 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/U2  | A v -> Y ^   | INVX1   | 0.079 | 0.093 |   3.097 |    2.632 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.096 | 0.156 |   3.253 |    2.788 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/mai | A ^          | AND2X1  | 0.096 | 0.004 |   3.257 |    2.792 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.115 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.318 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.636 | 
     | FECTS_clks_clk___L3_I8                             | A v -> Y v   | CLKBUF1 | 0.252 | 0.336 |   2.507 |    2.972 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data16_d_reg/mai | B v          | AND2X1  | 0.264 | 0.035 |   2.542 |    3.007 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
crcin32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.528
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.778
  Arrival Time                  3.246
  Slack Time                    0.468
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.182 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.384 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.679 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    1.989 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.186 | 0.306 |   2.763 |    2.295 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.097 | 0.244 |   3.007 |    2.539 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/U2 | A v -> Y ^   | INVX1   | 0.080 | 0.098 |   3.105 |    2.637 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.071 | 0.139 |   3.244 |    2.776 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/ma | A ^          | AND2X2  | 0.071 | 0.002 |   3.246 |    2.778 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.118 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.321 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.640 | 
     | FECTS_clks_clk___L3_I6                             | A v -> Y v   | CLKBUF1 | 0.225 | 0.336 |   2.507 |    2.976 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin32_d_reg/ma | B v          | AND2X2  | 0.230 | 0.020 |   2.528 |    2.996 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
data48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.449
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.699
  Arrival Time                  3.167
  Slack Time                    0.469
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.181 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.384 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.679 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.197 | 0.286 |   2.434 |    1.965 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.212 | 0.309 |   2.743 |    2.274 | 
     | FECTS_clks_clk___L5_I26                            | A v -> Y v   | CLKBUF1 | 0.039 | 0.197 |   2.940 |    2.471 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/U2  | A v -> Y ^   | INVX1   | 0.065 | 0.067 |   3.007 |    2.538 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.100 | 0.158 |   3.164 |    2.695 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/mai | A ^          | AND2X1  | 0.100 | 0.003 |   3.167 |    2.699 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.119 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.321 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    2.616 | 
     | FECTS_clks_clk___L3_I2                             | A v -> Y v   | CLKBUF1 | 0.192 | 0.269 |   2.417 |    2.885 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data48_d_reg/mai | B v          | AND2X1  | 0.207 | 0.032 |   2.449 |    2.917 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
crcin24_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.523
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.773
  Arrival Time                  3.245
  Slack Time                    0.472
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.178 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.381 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.676 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    1.986 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.186 | 0.306 |   2.763 |    2.292 | 
     | FECTS_clks_clk___L5_I1                             | A v -> Y v   | CLKBUF1 | 0.093 | 0.251 |   3.015 |    2.543 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/U2 | A v -> Y ^   | INVX1   | 0.075 | 0.085 |   3.100 |    2.628 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.077 | 0.143 |   3.243 |    2.771 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/ma | A ^          | AND2X2  | 0.077 | 0.002 |   3.245 |    2.773 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.122 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.325 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.643 | 
     | FECTS_clks_clk___L3_I7                             | A v -> Y v   | CLKBUF1 | 0.229 | 0.337 |   2.508 |    2.980 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin24_d_reg/ma | B v          | AND2X2  | 0.229 | 0.015 |   2.523 |    2.995 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Clock Gating Hold Check with Pin \tx_core/axi_master /clk_gate_
pfifo_datain_1_d_reg/main_gate/B 
Endpoint:   \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.445
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.695
  Arrival Time                  3.179
  Slack Time                    0.484
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.166 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.368 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.663 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.197 | 0.286 |   2.434 |    1.949 | 
     | FECTS_clks_clk___L4_I7                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.296 |   2.730 |    2.245 | 
     | FECTS_clks_clk___L5_I33                            | A v -> Y v   | CLKBUF1 | 0.097 | 0.244 |   2.974 |    2.490 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg | A v -> Y ^   | INVX1   | 0.077 | 0.086 |   3.060 |    2.575 | 
     | /U2                                                |              |         |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg | CLK ^ -> Q ^ | LATCH   | 0.045 | 0.120 |   3.179 |    2.695 | 
     | /latch                                             |              |         |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg | A ^          | AND2X2  | 0.045 | 0.000 |   3.179 |    2.695 | 
     | /main_gate                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.134 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.337 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    2.632 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.197 | 0.286 |   2.434 |    2.918 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_1_d_reg | B v          | AND2X2  | 0.203 | 0.011 |   2.445 |    2.929 | 
     | /main_gate                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Clock Gating Hold Check with Pin \tx_core/axi_master /clk_gate_
pfifo_datain_ctrl2_d_reg/main_gate/B 
Endpoint:   \tx_core/axi_master /clk_gate_pfifo_datain_ctrl2_d_reg/main_gate/A 
(^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /clk_gate_pfifo_datain_ctrl2_d_reg/latch/Q     
(^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.396
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.646
  Arrival Time                  3.130
  Slack Time                    0.484
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.166 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.368 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.663 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    1.973 | 
     | FECTS_clks_clk___L4_I4                             | A v -> Y v   | CLKBUF1 | 0.201 | 0.313 |   2.771 |    2.286 | 
     | FECTS_clks_clk___L5_I19                            | A v -> Y v   | CLKBUF1 | 0.020 | 0.188 |   2.959 |    2.474 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_ctrl2_d | A v -> Y ^   | INVX1   | 0.058 | 0.058 |   3.016 |    2.532 | 
     | _reg/U2                                            |              |         |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_ctrl2_d | CLK ^ -> Q ^ | LATCH   | 0.041 | 0.114 |   3.130 |    2.646 | 
     | _reg/latch                                         |              |         |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_ctrl2_d | A ^          | AND2X2  | 0.041 | 0.000 |   3.130 |    2.646 | 
     | _reg/main_gate                                     |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.134 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.337 | 
     | FECTS_clks_clk___L2_I3                             | A v -> Y v   | CLKBUF1 | 0.083 | 0.248 |   2.101 |    2.585 | 
     | FECTS_clks_clk___L3_I11                            | A v -> Y v   | CLKBUF1 | 0.189 | 0.256 |   2.356 |    2.841 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_ctrl2_d | B v          | AND2X2  | 0.199 | 0.040 |   2.396 |    2.880 | 
     | _reg/main_gate                                     |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
crcin8_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.478
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.728
  Arrival Time                  3.214
  Slack Time                    0.486
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.164 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.367 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.662 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    1.972 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.186 | 0.306 |   2.763 |    2.277 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.097 | 0.244 |   3.007 |    2.521 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/U2  | A v -> Y ^   | INVX1   | 0.076 | 0.089 |   3.096 |    2.610 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.042 | 0.117 |   3.214 |    2.727 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | A ^          | AND2X2  | 0.042 | 0.000 |   3.214 |    2.728 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.136 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.339 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    2.634 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    2.944 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B v          | AND2X2  | 0.225 | 0.020 |   2.478 |    2.964 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
crcin56_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.530
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.780
  Arrival Time                  3.267
  Slack Time                    0.488
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.162 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.365 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.660 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    1.970 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.186 | 0.306 |   2.763 |    2.276 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.097 | 0.244 |   3.007 |    2.520 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/U2 | A v -> Y ^   | INVX1   | 0.080 | 0.098 |   3.105 |    2.618 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.099 | 0.159 |   3.264 |    2.777 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/ma | A ^          | AND2X2  | 0.099 | 0.003 |   3.267 |    2.780 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.138 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.340 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.659 | 
     | FECTS_clks_clk___L3_I6                             | A v -> Y v   | CLKBUF1 | 0.225 | 0.336 |   2.507 |    2.995 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/ma | B v          | AND2X2  | 0.231 | 0.022 |   2.530 |    3.017 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Clock Gating Hold Check with Pin \tx_core/tx_rs/clk_gate_crc_left_
d_reg /main_gate/B 
Endpoint:   \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate/A (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/tx_rs/clk_gate_crc_left_d_reg /latch/Q     (^) triggered 
by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.414
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.664
  Arrival Time                  3.168
  Slack Time                    0.504
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  v |         | 0.000 |       |   1.650 |    1.146 | 
     | FECTS_clks_clk___L1_I0                            | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.349 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.644 | 
     | FECTS_clks_clk___L3_I3                            | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    1.954 | 
     | FECTS_clks_clk___L4_I3                            | A v -> Y v   | CLKBUF1 | 0.147 | 0.288 |   2.746 |    2.242 | 
     | FECTS_clks_clk___L5_I12                           | A v -> Y v   | CLKBUF1 | 0.087 | 0.222 |   2.968 |    2.464 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /U2        | A v -> Y ^   | INVX1   | 0.074 | 0.082 |   3.050 |    2.546 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /latch     | CLK ^ -> Q ^ | LATCH   | 0.043 | 0.118 |   3.168 |    2.664 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate | A ^          | AND2X1  | 0.043 | 0.000 |   3.168 |    2.664 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  v |         | 0.000 |       |   1.650 |    2.154 | 
     | FECTS_clks_clk___L1_I0                            | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.357 | 
     | FECTS_clks_clk___L2_I1                            | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    2.652 | 
     | FECTS_clks_clk___L3_I5                            | A v -> Y v   | CLKBUF1 | 0.131 | 0.243 |   2.390 |    2.894 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate | B v          | AND2X1  | 0.142 | 0.024 |   2.414 |    2.918 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Clock Gating Hold Check with Pin \tx_core/axi_master /clk_gate_
pfifo_datain_0_d_reg/main_gate/B 
Endpoint:   \tx_core/axi_master /clk_gate_pfifo_datain_0_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /clk_gate_pfifo_datain_0_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.415
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.665
  Arrival Time                  3.170
  Slack Time                    0.504
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.146 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.349 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.643 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.197 | 0.286 |   2.434 |    1.930 | 
     | FECTS_clks_clk___L4_I7                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.296 |   2.730 |    2.226 | 
     | FECTS_clks_clk___L5_I35                            | A v -> Y v   | CLKBUF1 | 0.082 | 0.239 |   2.969 |    2.465 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_0_d_reg | A v -> Y ^   | INVX1   | 0.072 | 0.085 |   3.054 |    2.550 | 
     | /U2                                                |              |         |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_0_d_reg | CLK ^ -> Q ^ | LATCH   | 0.040 | 0.116 |   3.170 |    2.665 | 
     | /latch                                             |              |         |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_0_d_reg | A ^          | AND2X2  | 0.040 | 0.000 |   3.170 |    2.665 | 
     | /main_gate                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.154 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.357 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y v   | CLKBUF1 | 0.087 | 0.244 |   2.097 |    2.601 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y v   | CLKBUF1 | 0.212 | 0.298 |   2.395 |    2.899 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_0_d_reg | B v          | AND2X2  | 0.219 | 0.020 |   2.415 |    2.920 | 
     | /main_gate                                         |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
data32_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.478
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.728
  Arrival Time                  3.235
  Slack Time                    0.506
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.144 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.346 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.641 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    1.951 | 
     | FECTS_clks_clk___L4_I0                             | A v -> Y v   | CLKBUF1 | 0.186 | 0.306 |   2.763 |    2.257 | 
     | FECTS_clks_clk___L5_I0                             | A v -> Y v   | CLKBUF1 | 0.097 | 0.244 |   3.007 |    2.501 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/U2  | A v -> Y ^   | INVX1   | 0.075 | 0.087 |   3.095 |    2.588 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.071 | 0.138 |   3.233 |    2.727 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | A ^          | AND2X1  | 0.071 | 0.002 |   3.235 |    2.728 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.156 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.359 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    2.654 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    2.964 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data32_d_reg/mai | B v          | AND2X1  | 0.225 | 0.021 |   2.478 |    2.985 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
crcin40_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.513
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.763
  Arrival Time                  3.276
  Slack Time                    0.513
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.137 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.340 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.635 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.197 | 0.286 |   2.434 |    1.921 | 
     | FECTS_clks_clk___L4_I5                             | A v -> Y v   | CLKBUF1 | 0.212 | 0.309 |   2.743 |    2.230 | 
     | FECTS_clks_clk___L5_I22                            | A v -> Y v   | CLKBUF1 | 0.105 | 0.261 |   3.004 |    2.491 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/U2 | A v -> Y ^   | INVX1   | 0.077 | 0.091 |   3.095 |    2.582 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/la | CLK ^ -> Q ^ | LATCH   | 0.126 | 0.175 |   3.269 |    2.757 | 
     | tch                                                |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/ma | A ^          | AND2X2  | 0.126 | 0.006 |   3.276 |    2.763 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.163 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.365 | 
     | FECTS_clks_clk___L2_I2                             | A v -> Y v   | CLKBUF1 | 0.205 | 0.319 |   2.171 |    2.684 | 
     | FECTS_clks_clk___L3_I8                             | A v -> Y v   | CLKBUF1 | 0.252 | 0.336 |   2.507 |    3.019 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/ma | B v          | AND2X2  | 0.256 | 0.006 |   2.513 |    3.026 | 
     | in_gate                                            |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Clock Gating Hold Check with Pin \tx_core/axi_master /\link_addr_1_
fifo/clk_gate_data_mem_reg[1] /main_gate/B 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/clk_gate_data_mem_reg[1] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/clk_gate_data_mem_reg[1] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.420
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.670
  Arrival Time                  3.185
  Slack Time                    0.515
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.135 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.338 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.633 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.197 | 0.286 |   2.434 |    1.919 | 
     | FECTS_clks_clk___L4_I8                             | A v -> Y v   | CLKBUF1 | 0.188 | 0.279 |   2.713 |    2.199 | 
     | FECTS_clks_clk___L5_I39                            | A v -> Y v   | CLKBUF1 | 0.100 | 0.268 |   2.981 |    2.467 | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | A v -> Y ^   | INVX1   | 0.076 | 0.087 |   3.068 |    2.554 | 
     | ta_mem_reg[1] /U2                                  |              |         |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | CLK ^ -> Q ^ | LATCH   | 0.040 | 0.116 |   3.185 |    2.670 | 
     | ta_mem_reg[1] /latch                               |              |         |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | A ^          | AND2X2  | 0.040 | 0.000 |   3.185 |    2.670 | 
     | ta_mem_reg[1] /main_gate                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.165 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.367 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    2.662 | 
     | FECTS_clks_clk___L3_I2                             | A v -> Y v   | CLKBUF1 | 0.192 | 0.269 |   2.417 |    2.931 | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | B v          | AND2X2  | 0.195 | 0.003 |   2.420 |    2.935 | 
     | ta_mem_reg[1] /main_gate                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Clock Gating Hold Check with Pin \tx_core/axi_master /\link_addr_1_
fifo/clk_gate_data_mem_reg[0] /main_gate/B 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/clk_gate_data_mem_reg[0] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/clk_gate_data_mem_reg[0] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.420
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.670
  Arrival Time                  3.188
  Slack Time                    0.518
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.132 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.335 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.630 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.197 | 0.286 |   2.434 |    1.916 | 
     | FECTS_clks_clk___L4_I8                             | A v -> Y v   | CLKBUF1 | 0.188 | 0.279 |   2.713 |    2.195 | 
     | FECTS_clks_clk___L5_I39                            | A v -> Y v   | CLKBUF1 | 0.100 | 0.268 |   2.981 |    2.463 | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | A v -> Y ^   | INVX1   | 0.075 | 0.086 |   3.067 |    2.549 | 
     | ta_mem_reg[0] /U2                                  |              |         |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | CLK ^ -> Q ^ | LATCH   | 0.046 | 0.120 |   3.187 |    2.669 | 
     | ta_mem_reg[0] /latch                               |              |         |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | A ^          | AND2X2  | 0.046 | 0.000 |   3.188 |    2.670 | 
     | ta_mem_reg[0] /main_gate                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.168 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.371 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    2.666 | 
     | FECTS_clks_clk___L3_I2                             | A v -> Y v   | CLKBUF1 | 0.192 | 0.269 |   2.417 |    2.935 | 
     | \tx_core/axi_master /\link_addr_1_fifo/clk_gate_da | B v          | AND2X2  | 0.195 | 0.003 |   2.420 |    2.938 | 
     | ta_mem_reg[0] /main_gate                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
data48_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.392
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.642
  Arrival Time                  3.169
  Slack Time                    0.528
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.122 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.325 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.620 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    1.930 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.137 | 0.260 |   2.718 |    2.190 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.109 | 0.243 |   2.961 |    2.433 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/U2  | A v -> Y ^   | INVX1   | 0.078 | 0.091 |   3.052 |    2.524 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.042 | 0.117 |   3.169 |    2.641 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/mai | A ^          | AND2X1  | 0.042 | 0.000 |   3.169 |    2.642 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.178 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.380 | 
     | FECTS_clks_clk___L2_I3                             | A v -> Y v   | CLKBUF1 | 0.083 | 0.248 |   2.101 |    2.628 | 
     | FECTS_clks_clk___L3_I11                            | A v -> Y v   | CLKBUF1 | 0.189 | 0.256 |   2.356 |    2.884 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data48_d_reg/mai | B v          | AND2X1  | 0.199 | 0.035 |   2.392 |    2.919 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt2 /clk_gate_
data64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.394
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.644
  Arrival Time                  3.176
  Slack Time                    0.532
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.118 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.321 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.616 | 
     | FECTS_clks_clk___L3_I3                             | A v -> Y v   | CLKBUF1 | 0.218 | 0.310 |   2.458 |    1.926 | 
     | FECTS_clks_clk___L4_I2                             | A v -> Y v   | CLKBUF1 | 0.137 | 0.260 |   2.718 |    2.187 | 
     | FECTS_clks_clk___L5_I11                            | A v -> Y v   | CLKBUF1 | 0.109 | 0.243 |   2.961 |    2.429 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/U2  | A v -> Y ^   | INVX1   | 0.078 | 0.096 |   3.057 |    2.525 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.044 | 0.119 |   3.176 |    2.644 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/mai | A ^          | AND2X2  | 0.044 | 0.000 |   3.176 |    2.644 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.182 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.384 | 
     | FECTS_clks_clk___L2_I3                             | A v -> Y v   | CLKBUF1 | 0.083 | 0.248 |   2.101 |    2.632 | 
     | FECTS_clks_clk___L3_I11                            | A v -> Y v   | CLKBUF1 | 0.189 | 0.256 |   2.356 |    2.888 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_data64_d_reg/mai | B v          | AND2X2  | 0.199 | 0.038 |   2.394 |    2.926 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Clock Gating Hold Check with Pin \tx_core/axi_master /clk_gate_
link_datain_0_d_reg/main_gate/B 
Endpoint:   \tx_core/axi_master /clk_gate_link_datain_0_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /clk_gate_link_datain_0_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.409
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.659
  Arrival Time                  3.192
  Slack Time                    0.533
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.117 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.320 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.615 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.197 | 0.286 |   2.434 |    1.901 | 
     | FECTS_clks_clk___L4_I8                             | A v -> Y v   | CLKBUF1 | 0.188 | 0.279 |   2.713 |    2.180 | 
     | FECTS_clks_clk___L5_I37                            | A v -> Y v   | CLKBUF1 | 0.104 | 0.269 |   2.982 |    2.449 | 
     | \tx_core/axi_master /clk_gate_link_datain_0_d_reg/ | A v -> Y ^   | INVX1   | 0.079 | 0.092 |   3.074 |    2.541 | 
     | U2                                                 |              |         |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_link_datain_0_d_reg/ | CLK ^ -> Q ^ | LATCH   | 0.042 | 0.118 |   3.192 |    2.659 | 
     | latch                                              |              |         |       |       |         |          | 
     | \tx_core/axi_master /clk_gate_link_datain_0_d_reg/ | A ^          | AND2X1  | 0.042 | 0.000 |   3.192 |    2.659 | 
     | main_gate                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.183 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.386 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y v   | CLKBUF1 | 0.087 | 0.244 |   2.097 |    2.630 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y v   | CLKBUF1 | 0.212 | 0.298 |   2.395 |    2.928 | 
     | \tx_core/axi_master /clk_gate_link_datain_0_d_reg/ | B v          | AND2X1  | 0.217 | 0.014 |   2.409 |    2.942 | 
     | main_gate                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Clock Gating Hold Check with Pin \tx_core/axi_master /\link_addr_0_
fifo/clk_gate_data_mem_reg[1] /main_gate/B 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/clk_gate_data_mem_reg[1] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/clk_gate_data_mem_reg[1] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.401
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.651
  Arrival Time                  3.185
  Slack Time                    0.534
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.116 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.319 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.614 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.197 | 0.286 |   2.434 |    1.900 | 
     | FECTS_clks_clk___L4_I8                             | A v -> Y v   | CLKBUF1 | 0.188 | 0.279 |   2.713 |    2.180 | 
     | FECTS_clks_clk___L5_I39                            | A v -> Y v   | CLKBUF1 | 0.100 | 0.268 |   2.981 |    2.448 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | A v -> Y ^   | INVX1   | 0.077 | 0.087 |   3.068 |    2.534 | 
     | ta_mem_reg[1] /U2                                  |              |         |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | CLK ^ -> Q ^ | LATCH   | 0.040 | 0.116 |   3.185 |    2.651 | 
     | ta_mem_reg[1] /latch                               |              |         |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | A ^          | AND2X2  | 0.040 | 0.000 |   3.185 |    2.651 | 
     | ta_mem_reg[1] /main_gate                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.184 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.386 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y v   | CLKBUF1 | 0.087 | 0.244 |   2.097 |    2.631 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y v   | CLKBUF1 | 0.212 | 0.298 |   2.395 |    2.929 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | B v          | AND2X2  | 0.213 | 0.006 |   2.401 |    2.935 | 
     | ta_mem_reg[1] /main_gate                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Clock Gating Hold Check with Pin \tx_core/axi_master /\link_addr_0_
fifo/clk_gate_data_mem_reg[0] /main_gate/B 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/clk_gate_data_mem_reg[0] /
main_gate/A (^) checked with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/clk_gate_data_mem_reg[0] /
latch/Q     (^) triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.401
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.651
  Arrival Time                  3.186
  Slack Time                    0.535
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.115 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.318 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.613 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.197 | 0.286 |   2.434 |    1.899 | 
     | FECTS_clks_clk___L4_I8                             | A v -> Y v   | CLKBUF1 | 0.188 | 0.279 |   2.713 |    2.179 | 
     | FECTS_clks_clk___L5_I39                            | A v -> Y v   | CLKBUF1 | 0.100 | 0.268 |   2.981 |    2.447 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | A v -> Y ^   | INVX1   | 0.075 | 0.085 |   3.066 |    2.532 | 
     | ta_mem_reg[0] /U2                                  |              |         |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | CLK ^ -> Q ^ | LATCH   | 0.045 | 0.119 |   3.186 |    2.651 | 
     | ta_mem_reg[0] /latch                               |              |         |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | A ^          | AND2X2  | 0.045 | 0.000 |   3.186 |    2.651 | 
     | ta_mem_reg[0] /main_gate                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.185 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.387 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y v   | CLKBUF1 | 0.087 | 0.244 |   2.097 |    2.632 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y v   | CLKBUF1 | 0.212 | 0.298 |   2.395 |    2.930 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | B v          | AND2X2  | 0.213 | 0.006 |   2.401 |    2.936 | 
     | ta_mem_reg[0] /main_gate                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Clock Gating Hold Check with Pin \tx_core/axi_master /clk_gate_
haddr1_d_reg/main_gate/B 
Endpoint:   \tx_core/axi_master /clk_gate_haddr1_d_reg/main_gate/A (^) checked 
with trailing edge of 'clk'
Beginpoint: \tx_core/axi_master /clk_gate_haddr1_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.402
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.652
  Arrival Time                  3.187
  Slack Time                    0.535
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.115 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.317 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.612 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.197 | 0.286 |   2.434 |    1.898 | 
     | FECTS_clks_clk___L4_I8                             | A v -> Y v   | CLKBUF1 | 0.188 | 0.279 |   2.713 |    2.178 | 
     | FECTS_clks_clk___L5_I38                            | A v -> Y v   | CLKBUF1 | 0.122 | 0.261 |   2.974 |    2.439 | 
     | \tx_core/axi_master /clk_gate_haddr1_d_reg/U2      | A v -> Y ^   | INVX1   | 0.082 | 0.095 |   3.070 |    2.534 | 
     | \tx_core/axi_master /clk_gate_haddr1_d_reg/latch   | CLK ^ -> Q ^ | LATCH   | 0.041 | 0.118 |   3.187 |    2.652 | 
     | \tx_core/axi_master /clk_gate_haddr1_d_reg/main_ga | A ^          | AND2X1  | 0.041 | 0.000 |   3.187 |    2.652 | 
     | te                                                 |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.185 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.388 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y v   | CLKBUF1 | 0.087 | 0.244 |   2.097 |    2.632 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y v   | CLKBUF1 | 0.212 | 0.298 |   2.395 |    2.930 | 
     | \tx_core/axi_master /clk_gate_haddr1_d_reg/main_ga | B v          | AND2X1  | 0.212 | 0.007 |   2.402 |    2.937 | 
     | te                                                 |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Clock Gating Hold Check with Pin \tx_core/tx_crc/crcpkt0 /clk_gate_
data64_d_reg/main_gate/B 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/main_gate/A (^) 
checked with trailing edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/latch/Q     (^) 
triggered by trailing edge of 'clk'
Path Groups:  {clkgate}
Other End Arrival Time          2.399
+ Clock Gating Hold             0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.649
  Arrival Time                  3.186
  Slack Time                    0.537
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    1.113 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    1.316 | 
     | FECTS_clks_clk___L2_I1                             | A v -> Y v   | CLKBUF1 | 0.161 | 0.295 |   2.148 |    1.611 | 
     | FECTS_clks_clk___L3_I4                             | A v -> Y v   | CLKBUF1 | 0.197 | 0.286 |   2.434 |    1.897 | 
     | FECTS_clks_clk___L4_I7                             | A v -> Y v   | CLKBUF1 | 0.198 | 0.296 |   2.730 |    2.193 | 
     | FECTS_clks_clk___L5_I32                            | A v -> Y v   | CLKBUF1 | 0.097 | 0.249 |   2.979 |    2.443 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/U2  | A v -> Y ^   | INVX1   | 0.075 | 0.086 |   3.065 |    2.528 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/lat | CLK ^ -> Q ^ | LATCH   | 0.046 | 0.120 |   3.185 |    2.649 | 
     | ch                                                 |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/mai | A ^          | AND2X2  | 0.046 | 0.000 |   3.186 |    2.649 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.650
     = Beginpoint Arrival Time            1.650
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |         | 0.000 |       |   1.650 |    2.187 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y v   | CLKBUF1 | 0.147 | 0.203 |   1.853 |    2.389 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y v   | CLKBUF1 | 0.087 | 0.244 |   2.097 |    2.634 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y v   | CLKBUF1 | 0.210 | 0.275 |   2.372 |    2.909 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data64_d_reg/mai | B v          | AND2X2  | 0.220 | 0.027 |   2.399 |    2.936 | 
     | n_gate                                             |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 

