{
  "module_name": "isp_global.h",
  "hash_id": "b1aa15c182df9e931d3acef1e189c817f0abd868181e98821901469673eb8e0b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/media/atomisp/pci/hive_isp_css_common/isp_global.h",
  "human_readable_source": " \n \n\n#ifndef __ISP_GLOBAL_H_INCLUDED__\n#define __ISP_GLOBAL_H_INCLUDED__\n\n#include <system_local.h>\n\n#include \"mamoiada_params.h\"\n\n#define ISP_PMEM_WIDTH_LOG2\t\tISP_LOG2_PMEM_WIDTH\n#define ISP_PMEM_SIZE\t\t\tISP_PMEM_DEPTH\n\n#define ISP_NWAY_LOG2\t\t\t6\n#define ISP_VEC_NELEMS_LOG2\t\tISP_NWAY_LOG2\n\n#ifdef PIPE_GENERATION\n#define PIPEMEM(x) MEM(x)\n#define ISP_NWAY   BIT(ISP_NWAY_LOG2)\n#else\n#define PIPEMEM(x)\n#endif\n\n \n#define ISP_VEC_BYTES\t\t\t(ISP_VEC_NELEMS * sizeof(uint16_t))\n\n \n#define ISP_SC_REG\t\t\t0x00\n#define ISP_PC_REG\t\t\t0x07\n#define ISP_IRQ_READY_REG\t\t0x00\n#define ISP_IRQ_CLEAR_REG\t\t0x00\n\n \n#define ISP_RST_BIT\t\t\t0x00\n#define ISP_START_BIT\t\t\t0x01\n#define ISP_BREAK_BIT\t\t\t0x02\n#define ISP_RUN_BIT\t\t\t0x03\n#define ISP_BROKEN_BIT\t\t\t0x04\n#define ISP_IDLE_BIT\t\t\t0x05      \n#define ISP_SLEEPING_BIT\t\t0x06\n#define ISP_STALLING_BIT\t\t0x07\n#define ISP_IRQ_CLEAR_BIT\t\t0x08\n#define ISP_IRQ_READY_BIT\t\t0x0A\n#define ISP_IRQ_SLEEPING_BIT\t\t0x0B\n\n \n#define ISP_CTRL_SINK_BIT\t\t0x00\n#define ISP_PMEM_SINK_BIT\t\t0x01\n#define ISP_DMEM_SINK_BIT\t\t0x02\n#define ISP_FIFO0_SINK_BIT\t\t0x03\n#define ISP_FIFO1_SINK_BIT\t\t0x04\n#define ISP_FIFO2_SINK_BIT\t\t0x05\n#define ISP_FIFO3_SINK_BIT\t\t0x06\n#define ISP_FIFO4_SINK_BIT\t\t0x07\n#define ISP_FIFO5_SINK_BIT\t\t0x08\n#define ISP_FIFO6_SINK_BIT\t\t0x09\n#define ISP_VMEM_SINK_BIT\t\t0x0A\n#define ISP_VAMEM1_SINK_BIT\t\t0x0B\n#define ISP_VAMEM2_SINK_BIT\t\t0x0C\n#define ISP_VAMEM3_SINK_BIT\t\t0x0D\n#define ISP_HMEM_SINK_BIT\t\t0x0E\n\n#define ISP_CTRL_SINK_REG\t\t0x08\n#define ISP_PMEM_SINK_REG\t\t0x08\n#define ISP_DMEM_SINK_REG\t\t0x08\n#define ISP_FIFO0_SINK_REG\t\t0x08\n#define ISP_FIFO1_SINK_REG\t\t0x08\n#define ISP_FIFO2_SINK_REG\t\t0x08\n#define ISP_FIFO3_SINK_REG\t\t0x08\n#define ISP_FIFO4_SINK_REG\t\t0x08\n#define ISP_FIFO5_SINK_REG\t\t0x08\n#define ISP_FIFO6_SINK_REG\t\t0x08\n#define ISP_VMEM_SINK_REG\t\t0x08\n#define ISP_VAMEM1_SINK_REG\t\t0x08\n#define ISP_VAMEM2_SINK_REG\t\t0x08\n#define ISP_VAMEM3_SINK_REG\t\t0x08\n#define ISP_HMEM_SINK_REG\t\t0x08\n\n \n#define BAMEM VMEM\n#define XNR3_DOWN_BAMEM_BASE_ADDRESS    (0x16880)\n#define XNR3_UP_BAMEM_BASE_ADDRESS      (0x12880)\n#define bmem_ldrow(fu, pid, offset, data) bmem_ldrow_s(fu, pid, offset, data)\n#define bmem_strow(fu, pid, offset, data) bmem_strow_s(fu, pid, offset, data)\n#define bmem_ldblk(fu, pid, offset, data) bmem_ldblk_s(fu, pid, offset, data)\n#define bmem_stblk(fu, pid, offset, data) bmem_stblk_s(fu, pid, offset, data)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}