--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Jun 21 03:28:01 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     CS
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk7 [get_nets \cm/configCM/State_nxt_2__N_486]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk6 [get_nets clk_LM]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk5 [get_nets \vga/config1/H_Left_Margin_nxt_8__N_967]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk4 [get_nets clk_UART]
            21 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.309ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \uart/SAMPLER/out_reg_44  (from clk_UART +)
   Destination:    FD1P3DX    SP             \uart/UART_STATE/valid_out_reg_83  (to clk_UART +)

   Delay:                   4.432ns  (29.3% logic, 70.7% route), 3 logic levels.

 Constraint Details:

      4.432ns data_path \uart/SAMPLER/out_reg_44 to \uart/UART_STATE/valid_out_reg_83 meets
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 0.309ns

 Path Details: \uart/SAMPLER/out_reg_44 to \uart/UART_STATE/valid_out_reg_83

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \uart/SAMPLER/out_reg_44 (from clk_UART)
Route        14   e 1.557                                  \uart/data
LUT4        ---     0.448              C to Z              \uart/UART_STATE/i3095_2_lut_rep_130_3_lut
Route         1   e 0.788                                  \uart/UART_STATE/n7342
LUT4        ---     0.448              C to Z              \uart/UART_STATE/i5965_4_lut
Route         1   e 0.788                                  \uart/UART_STATE/clk_UART_enable_5
                  --------
                    4.432  (29.3% logic, 70.7% route), 3 logic levels.


Passed:  The following path meets requirements by 1.545ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \uart/SAMPLER/out_reg_44  (from clk_UART +)
   Destination:    FD1P3DX    SP             \uart/UART_STATE/parity_check_reg_85  (to clk_UART +)

   Delay:                   3.196ns  (26.6% logic, 73.4% route), 2 logic levels.

 Constraint Details:

      3.196ns data_path \uart/SAMPLER/out_reg_44 to \uart/UART_STATE/parity_check_reg_85 meets
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 1.545ns

 Path Details: \uart/SAMPLER/out_reg_44 to \uart/UART_STATE/parity_check_reg_85

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \uart/SAMPLER/out_reg_44 (from clk_UART)
Route        14   e 1.557                                  \uart/data
LUT4        ---     0.448              A to Z              \uart/UART_STATE/i1_2_lut_3_lut_4_lut
Route         1   e 0.788                                  \uart/UART_STATE/clk_UART_enable_4
                  --------
                    3.196  (26.6% logic, 73.4% route), 2 logic levels.


Passed:  The following path meets requirements by 1.658ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \uart/SAMPLER/out_reg_44  (from clk_UART +)
   Destination:    FD1P3DX    D              \uart/UART_STATE/valid_out_reg_83  (to clk_UART +)

   Delay:                   3.196ns  (26.6% logic, 73.4% route), 2 logic levels.

 Constraint Details:

      3.196ns data_path \uart/SAMPLER/out_reg_44 to \uart/UART_STATE/valid_out_reg_83 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 1.658ns

 Path Details: \uart/SAMPLER/out_reg_44 to \uart/UART_STATE/valid_out_reg_83

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \uart/SAMPLER/out_reg_44 (from clk_UART)
Route        14   e 1.557                                  \uart/data
LUT4        ---     0.448              B to Z              \uart/UART_STATE/i2_3_lut_4_lut
Route         1   e 0.788                                  \uart/UART_STATE/n6370
                  --------
                    3.196  (26.6% logic, 73.4% route), 2 logic levels.

Report: 4.691 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets HSYNC_c]
            260 items scored, 232 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 2.192ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \vga/CounterV/Count_reg_988__i5  (from HSYNC_c +)
   Destination:    FD1S3DX    D              \vga/CounterV/Sync_State_reg_13  (to HSYNC_c +)

   Delay:                   7.046ns  (36.0% logic, 64.0% route), 6 logic levels.

 Constraint Details:

      7.046ns data_path \vga/CounterV/Count_reg_988__i5 to \vga/CounterV/Sync_State_reg_13 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.192ns

 Path Details: \vga/CounterV/Count_reg_988__i5 to \vga/CounterV/Sync_State_reg_13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \vga/CounterV/Count_reg_988__i5 (from HSYNC_c)
Route         8   e 1.335                                  Count_v[5]
LUT4        ---     0.448              B to Z              LessThan_677_i11_2_lut_rep_152
Route         1   e 0.788                                  n7364
LUT4        ---     0.448              B to Z              i5979_4_lut
Route         1   e 0.788                                  n6979
LUT4        ---     0.448              C to Z              i5980_2_lut_3_lut
Route         1   e 0.020                                  n6898
MOFX0       ---     0.344             C0 to Z              LessThan_677_i16
Route         1   e 0.788                                  n1115
LUT4        ---     0.448              A to Z              \vga/CounterV/i2952_3_lut
Route         1   e 0.788                                  \vga/CounterV/n1767
                  --------
                    7.046  (36.0% logic, 64.0% route), 6 logic levels.


Error:  The following path violates requirements by 2.160ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \vga/CounterV/Count_reg_988__i2  (from HSYNC_c +)
   Destination:    FD1S3DX    D              \vga/CounterV/Sync_State_reg_13  (to HSYNC_c +)

   Delay:                   7.014ns  (36.2% logic, 63.8% route), 6 logic levels.

 Constraint Details:

      7.014ns data_path \vga/CounterV/Count_reg_988__i2 to \vga/CounterV/Sync_State_reg_13 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.160ns

 Path Details: \vga/CounterV/Count_reg_988__i2 to \vga/CounterV/Sync_State_reg_13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \vga/CounterV/Count_reg_988__i2 (from HSYNC_c)
Route         7   e 1.303                                  Count_v[2]
LUT4        ---     0.448              C to Z              i5863_3_lut_4_lut
Route         1   e 0.788                                  n6884
LUT4        ---     0.448              D to Z              i5979_4_lut
Route         1   e 0.788                                  n6979
LUT4        ---     0.448              C to Z              i5980_2_lut_3_lut
Route         1   e 0.020                                  n6898
MOFX0       ---     0.344             C0 to Z              LessThan_677_i16
Route         1   e 0.788                                  n1115
LUT4        ---     0.448              A to Z              \vga/CounterV/i2952_3_lut
Route         1   e 0.788                                  \vga/CounterV/n1767
                  --------
                    7.014  (36.2% logic, 63.8% route), 6 logic levels.


Error:  The following path violates requirements by 2.160ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \vga/CounterV/Count_reg_988__i3  (from HSYNC_c +)
   Destination:    FD1S3DX    D              \vga/CounterV/Sync_State_reg_13  (to HSYNC_c +)

   Delay:                   7.014ns  (36.2% logic, 63.8% route), 6 logic levels.

 Constraint Details:

      7.014ns data_path \vga/CounterV/Count_reg_988__i3 to \vga/CounterV/Sync_State_reg_13 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.160ns

 Path Details: \vga/CounterV/Count_reg_988__i3 to \vga/CounterV/Sync_State_reg_13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \vga/CounterV/Count_reg_988__i3 (from HSYNC_c)
Route         7   e 1.303                                  Count_v[3]
LUT4        ---     0.448              B to Z              i5863_3_lut_4_lut
Route         1   e 0.788                                  n6884
LUT4        ---     0.448              D to Z              i5979_4_lut
Route         1   e 0.788                                  n6979
LUT4        ---     0.448              C to Z              i5980_2_lut_3_lut
Route         1   e 0.020                                  n6898
MOFX0       ---     0.344             C0 to Z              LessThan_677_i16
Route         1   e 0.788                                  n1115
LUT4        ---     0.448              A to Z              \vga/CounterV/i2952_3_lut
Route         1   e 0.788                                  \vga/CounterV/n1767
                  --------
                    7.014  (36.2% logic, 63.8% route), 6 logic levels.

Warning: 7.192 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets clk_DB]
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.352ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \db/DB_DF_UART/button_ff_19  (from clk_DB +)
   Destination:    FD1P3AX    D              \db/DB_DF_UART/sync_ff_18  (to clk_DB +)

   Delay:                   1.502ns  (26.8% logic, 73.2% route), 1 logic levels.

 Constraint Details:

      1.502ns data_path \db/DB_DF_UART/button_ff_19 to \db/DB_DF_UART/sync_ff_18 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 3.352ns

 Path Details: \db/DB_DF_UART/button_ff_19 to \db/DB_DF_UART/sync_ff_18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \db/DB_DF_UART/button_ff_19 (from clk_DB)
Route         3   e 1.099                                  button_ff_adj_1146
                  --------
                    1.502  (26.8% logic, 73.2% route), 1 logic levels.


Passed:  The following path meets requirements by 3.352ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \db/DB_DF_VGA/button_ff_19  (from clk_DB +)
   Destination:    FD1P3AX    D              \db/DB_DF_VGA/sync_ff_18  (to clk_DB +)

   Delay:                   1.502ns  (26.8% logic, 73.2% route), 1 logic levels.

 Constraint Details:

      1.502ns data_path \db/DB_DF_VGA/button_ff_19 to \db/DB_DF_VGA/sync_ff_18 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 3.352ns

 Path Details: \db/DB_DF_VGA/button_ff_19 to \db/DB_DF_VGA/sync_ff_18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \db/DB_DF_VGA/button_ff_19 (from clk_DB)
Route         3   e 1.099                                  button_ff_adj_1148
                  --------
                    1.502  (26.8% logic, 73.2% route), 1 logic levels.


Passed:  The following path meets requirements by 3.352ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \db/DB_VS/button_ff_19  (from clk_DB +)
   Destination:    FD1P3AX    D              \db/DB_VS/sync_ff_18  (to clk_DB +)

   Delay:                   1.502ns  (26.8% logic, 73.2% route), 1 logic levels.

 Constraint Details:

      1.502ns data_path \db/DB_VS/button_ff_19 to \db/DB_VS/sync_ff_18 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 3.352ns

 Path Details: \db/DB_VS/button_ff_19 to \db/DB_VS/sync_ff_18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \db/DB_VS/button_ff_19 (from clk_DB)
Route         3   e 1.099                                  button_ff
                  --------
                    1.502  (26.8% logic, 73.2% route), 1 logic levels.

Report: 1.648 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk_c]
            670 items scored, 670 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 6.397ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \cd/CNT_UART/counter_964__i0  (from clk_c +)
   Destination:    FD1P3IX    SP             \uart/SAMPLER/nr_1_reg_976__i1  (to clk_c +)

   Delay:                  11.138ns  (41.4% logic, 58.6% route), 17 logic levels.

 Constraint Details:

     11.138ns data_path \cd/CNT_UART/counter_964__i0 to \uart/SAMPLER/nr_1_reg_976__i1 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 6.397ns

 Path Details: \cd/CNT_UART/counter_964__i0 to \uart/SAMPLER/nr_1_reg_976__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \cd/CNT_UART/counter_964__i0 (from clk_c)
Route         2   e 1.002                                  counter[0]
A1_TO_FCO   ---     0.752           A[2] to COUT           sub_825_add_2_1
Route         1   e 0.020                                  n6218
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_3
Route         1   e 0.020                                  n6219
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_5
Route         1   e 0.020                                  n6220
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_7
Route         1   e 0.020                                  n6221
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_9
Route         1   e 0.020                                  n6222
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_11
Route         1   e 0.020                                  n6223
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_13
Route         1   e 0.020                                  n6224
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_15
Route         1   e 0.020                                  n6225
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_17
Route         1   e 0.020                                  n6226
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_19
Route         1   e 0.020                                  n6227
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_21
Route         1   e 0.020                                  n6228
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_23
Route         1   e 0.020                                  n6229
FCI_TO_F    ---     0.544            CIN to S[2]           sub_825_add_2_25
Route        30   e 1.988                                  n1553
LUT4        ---     0.448              A to Z              \uart/SAMPLER/i3004_2_lut_rep_108
Route         2   e 0.954                                  n7320
LUT4        ---     0.448              B to Z              i6034_3_lut_rep_105_4_lut
Route         6   e 1.218                                  clk_c_enable_153
LUT4        ---     0.448              B to Z              i6021_3_lut
Route         4   e 1.120                                  clk_c_enable_147
                  --------
                   11.138  (41.4% logic, 58.6% route), 17 logic levels.


Error:  The following path violates requirements by 6.397ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \cd/CNT_UART/counter_964__i0  (from clk_c +)
   Destination:    FD1P3IX    SP             \uart/SAMPLER/nr_1_reg_976__i0  (to clk_c +)

   Delay:                  11.138ns  (41.4% logic, 58.6% route), 17 logic levels.

 Constraint Details:

     11.138ns data_path \cd/CNT_UART/counter_964__i0 to \uart/SAMPLER/nr_1_reg_976__i0 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 6.397ns

 Path Details: \cd/CNT_UART/counter_964__i0 to \uart/SAMPLER/nr_1_reg_976__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \cd/CNT_UART/counter_964__i0 (from clk_c)
Route         2   e 1.002                                  counter[0]
A1_TO_FCO   ---     0.752           A[2] to COUT           sub_825_add_2_1
Route         1   e 0.020                                  n6218
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_3
Route         1   e 0.020                                  n6219
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_5
Route         1   e 0.020                                  n6220
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_7
Route         1   e 0.020                                  n6221
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_9
Route         1   e 0.020                                  n6222
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_11
Route         1   e 0.020                                  n6223
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_13
Route         1   e 0.020                                  n6224
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_15
Route         1   e 0.020                                  n6225
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_17
Route         1   e 0.020                                  n6226
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_19
Route         1   e 0.020                                  n6227
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_21
Route         1   e 0.020                                  n6228
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_23
Route         1   e 0.020                                  n6229
FCI_TO_F    ---     0.544            CIN to S[2]           sub_825_add_2_25
Route        30   e 1.988                                  n1553
LUT4        ---     0.448              A to Z              \uart/SAMPLER/i3004_2_lut_rep_108
Route         2   e 0.954                                  n7320
LUT4        ---     0.448              B to Z              i6034_3_lut_rep_105_4_lut
Route         6   e 1.218                                  clk_c_enable_153
LUT4        ---     0.448              B to Z              i6021_3_lut
Route         4   e 1.120                                  clk_c_enable_147
                  --------
                   11.138  (41.4% logic, 58.6% route), 17 logic levels.


Error:  The following path violates requirements by 6.397ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \cd/CNT_UART/counter_964__i0  (from clk_c +)
   Destination:    FD1P3IX    SP             \uart/SAMPLER/nr_1_reg_976__i3  (to clk_c +)

   Delay:                  11.138ns  (41.4% logic, 58.6% route), 17 logic levels.

 Constraint Details:

     11.138ns data_path \cd/CNT_UART/counter_964__i0 to \uart/SAMPLER/nr_1_reg_976__i3 violates
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 6.397ns

 Path Details: \cd/CNT_UART/counter_964__i0 to \uart/SAMPLER/nr_1_reg_976__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \cd/CNT_UART/counter_964__i0 (from clk_c)
Route         2   e 1.002                                  counter[0]
A1_TO_FCO   ---     0.752           A[2] to COUT           sub_825_add_2_1
Route         1   e 0.020                                  n6218
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_3
Route         1   e 0.020                                  n6219
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_5
Route         1   e 0.020                                  n6220
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_7
Route         1   e 0.020                                  n6221
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_9
Route         1   e 0.020                                  n6222
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_11
Route         1   e 0.020                                  n6223
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_13
Route         1   e 0.020                                  n6224
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_15
Route         1   e 0.020                                  n6225
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_17
Route         1   e 0.020                                  n6226
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_19
Route         1   e 0.020                                  n6227
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_21
Route         1   e 0.020                                  n6228
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_825_add_2_23
Route         1   e 0.020                                  n6229
FCI_TO_F    ---     0.544            CIN to S[2]           sub_825_add_2_25
Route        30   e 1.988                                  n1553
LUT4        ---     0.448              A to Z              \uart/SAMPLER/i3004_2_lut_rep_108
Route         2   e 0.954                                  n7320
LUT4        ---     0.448              B to Z              i6034_3_lut_rep_105_4_lut
Route         6   e 1.218                                  clk_c_enable_153
LUT4        ---     0.448              B to Z              i6021_3_lut
Route         4   e 1.120                                  clk_c_enable_147
                  --------
                   11.138  (41.4% logic, 58.6% route), 17 logic levels.

Warning: 11.397 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_VGA]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk7 [get_nets                          |             |             |
\cm/configCM/State_nxt_2__N_486]        |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk6 [get_nets clk_LM]                  |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets                          |             |             |
\vga/config1/H_Left_Margin_nxt_8__N_967]|            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets clk_UART]                |     5.000 ns|     4.691 ns|     3  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets HSYNC_c]                 |     5.000 ns|     7.192 ns|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets clk_DB]                  |     5.000 ns|     1.648 ns|     1  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_c]                   |     5.000 ns|    11.397 ns|    17 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_VGA]                 |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\cm/assignCM/n8                         |       1|     306|     33.92%
                                        |        |        |
\cm/assignCM/n1086                      |       8|     306|     33.92%
                                        |        |        |
\cm/assignCM/n523                       |       7|     292|     32.37%
                                        |        |        |
\cm/assignCM/n6205                      |       1|     292|     32.37%
                                        |        |        |
\cm/assignCM/n6204                      |       1|     268|     29.71%
                                        |        |        |
\cm/assignCM/n6881                      |       5|     200|     22.17%
                                        |        |        |
\cm/assignCM/n6203                      |       1|     192|     21.29%
                                        |        |        |
\cm/assignCM/n521                       |       6|     167|     18.51%
                                        |        |        |
\cm/assignCM/n6200                      |       1|     167|     18.51%
                                        |        |        |
\vga/CounterV/n1498                     |      13|     156|     17.29%
                                        |        |        |
n1553                                   |      30|     155|     17.18%
                                        |        |        |
n6227                                   |       1|     155|     17.18%
                                        |        |        |
n6228                                   |       1|     155|     17.18%
                                        |        |        |
n6229                                   |       1|     155|     17.18%
                                        |        |        |
n7320                                   |       2|     155|     17.18%
                                        |        |        |
n6226                                   |       1|     147|     16.30%
                                        |        |        |
\cm/assignCM/n6199                      |       1|     145|     16.08%
                                        |        |        |
clk_c_enable_153                        |       6|     144|     15.96%
                                        |        |        |
\vga/CounterV/n6252                     |       1|     143|     15.85%
                                        |        |        |
n6225                                   |       1|     131|     14.52%
                                        |        |        |
\vga/CounterV/n6251                     |       1|     117|     12.97%
                                        |        |        |
n6224                                   |       1|     115|     12.75%
                                        |        |        |
\cm/assignCM/n6198                      |       1|     111|     12.31%
                                        |        |        |
n6223                                   |       1|      99|     10.98%
                                        |        |        |
\cm/assignCM/n1078                      |      12|      98|     10.86%
                                        |        |        |
\cm/assignCM/n3701                      |       1|      98|     10.86%
                                        |        |        |
\cm/assignCM/n6202                      |       1|      96|     10.64%
                                        |        |        |
\vga/CounterV/n6250                     |       1|      91|     10.09%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 902  Score: 3870147

Constraints cover  10903 paths, 1040 nets, and 2555 connections (74.7% coverage)


Peak memory: 82051072 bytes, TRCE: 5840896 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 
