==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg225-1'
INFO: [HLS 200-10] Analyzing design file 'calcDataFlow/src/calcDataFlow.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 103.355 ; gain = 45.008
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 103.395 ; gain = 45.047
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 109.879 ; gain = 51.531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'sadSum' into 'calcOF' (calcDataFlow/src/calcDataFlow.cpp:32) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 113.422 ; gain = 55.074
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calcOF' (calcDataFlow/src/calcDataFlow.cpp:17).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sadSum' (calcDataFlow/src/calcDataFlow.cpp:6).
INFO: [XFORM 203-501] Unrolling loop 'calOFLoop1' (calcDataFlow/src/calcDataFlow.cpp:26) in function 'calcOF' completely.
INFO: [XFORM 203-501] Unrolling loop 'calOFLoop2' (calcDataFlow/src/calcDataFlow.cpp:10) in function 'sadSum' completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (calcDataFlow/src/calcDataFlow.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'sadSum' into 'calcOF' (calcDataFlow/src/calcDataFlow.cpp:32) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'calcOF' (calcDataFlow/src/calcDataFlow.cpp:17)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 139.254 ; gain = 80.906
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 139.754 ; gain = 81.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calcOF' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcOF'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calcOF'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'refBlock_V' (calcDataFlow/src/calcDataFlow.cpp:27) and fifo read on port 'refBlock_V' (calcDataFlow/src/calcDataFlow.cpp:27).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'refBlock_V' (calcDataFlow/src/calcDataFlow.cpp:27) and fifo read on port 'refBlock_V' (calcDataFlow/src/calcDataFlow.cpp:27).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'refBlock_V' (calcDataFlow/src/calcDataFlow.cpp:27) and fifo read on port 'refBlock_V' (calcDataFlow/src/calcDataFlow.cpp:27).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'refBlock_V' (calcDataFlow/src/calcDataFlow.cpp:27) and fifo read on port 'refBlock_V' (calcDataFlow/src/calcDataFlow.cpp:27).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between fifo read on port 'refBlock_V' (calcDataFlow/src/calcDataFlow.cpp:27) and fifo read on port 'refBlock_V' (calcDataFlow/src/calcDataFlow.cpp:27).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between fifo read on port 'refBlock_V' (calcDataFlow/src/calcDataFlow.cpp:27) and fifo read on port 'refBlock_V' (calcDataFlow/src/calcDataFlow.cpp:27).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 1)
   between fifo read on port 'refBlock_V' (calcDataFlow/src/calcDataFlow.cpp:27) and fifo read on port 'refBlock_V' (calcDataFlow/src/calcDataFlow.cpp:27).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 15, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.549 seconds; current allocated memory: 88.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 88.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcOF'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/refBlock_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/targetBlocks_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calcOF/sadRet' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calcOF' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcOF'.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 89.833 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 142.316 ; gain = 83.969
INFO: [SYSC 207-301] Generating SystemC RTL for calcOF.
INFO: [VHDL 208-304] Generating VHDL RTL for calcOF.
INFO: [VLOG 209-307] Generating Verilog RTL for calcOF.
INFO: [HLS 200-112] Total elapsed time: 15.889 seconds; peak allocated memory: 89.833 MB.
