
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v
# synth_design -part xc7z020clg484-3 -top processing_element -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top processing_element -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 170484 
WARNING: [Synth 8-2306] macro EXPONENT redefined [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:4]
WARNING: [Synth 8-2306] macro MANTISSA redefined [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:5]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1511.031 ; gain = 37.395 ; free physical = 222571 ; free virtual = 291415
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'processing_element' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:18]
INFO: [Synth 8-6157] synthesizing module 'seq_mac' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:62]
INFO: [Synth 8-6157] synthesizing module 'qmult' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:742]
INFO: [Synth 8-6157] synthesizing module 'FPMult_16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:814]
INFO: [Synth 8-6157] synthesizing module 'FPMult_PrepModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:1065]
INFO: [Synth 8-6155] done synthesizing module 'FPMult_PrepModule' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:1065]
INFO: [Synth 8-6157] synthesizing module 'FPMult_ExecuteModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:1015]
INFO: [Synth 8-6155] done synthesizing module 'FPMult_ExecuteModule' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:1015]
INFO: [Synth 8-6157] synthesizing module 'FPMult_NormalizeModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:982]
INFO: [Synth 8-6155] done synthesizing module 'FPMult_NormalizeModule' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:982]
INFO: [Synth 8-6157] synthesizing module 'FPMult_RoundModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:941]
INFO: [Synth 8-6155] done synthesizing module 'FPMult_RoundModule' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:941]
INFO: [Synth 8-6155] done synthesizing module 'FPMult_16' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:814]
INFO: [Synth 8-6157] synthesizing module 'fp16_to_fp32' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:767]
INFO: [Synth 8-6155] done synthesizing module 'fp16_to_fp32' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:767]
INFO: [Synth 8-6155] done synthesizing module 'qmult' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:742]
INFO: [Synth 8-6157] synthesizing module 'qadd' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:156]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_single' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:177]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_a' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:582]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_a' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:582]
INFO: [Synth 8-6157] synthesizing module 'FpAddSub_b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:505]
INFO: [Synth 8-6155] done synthesizing module 'FpAddSub_b' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:505]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_c' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:405]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_c' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:405]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_d' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:299]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_d' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:299]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_single' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:177]
INFO: [Synth 8-6155] done synthesizing module 'qadd' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:156]
INFO: [Synth 8-6157] synthesizing module 'fp32_to_fp16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:117]
INFO: [Synth 8-6155] done synthesizing module 'fp32_to_fp16' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:117]
INFO: [Synth 8-6155] done synthesizing module 'seq_mac' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:62]
INFO: [Synth 8-6155] done synthesizing module 'processing_element' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:18]
WARNING: [Synth 8-3331] design FPMult_RoundModule has unconnected port RoundE[5]
WARNING: [Synth 8-3331] design FPMult_RoundModule has unconnected port RoundEP[5]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[9]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[8]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[7]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[6]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[5]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[4]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[3]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[2]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[1]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[0]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[10]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[9]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[8]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[7]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[6]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[5]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[4]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[3]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[2]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[1]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[0]
WARNING: [Synth 8-3331] design FPMult_PrepModule has unconnected port clk
WARNING: [Synth 8-3331] design FPMult_PrepModule has unconnected port rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1543.172 ; gain = 69.535 ; free physical = 222553 ; free virtual = 291397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1543.172 ; gain = 69.535 ; free physical = 222558 ; free virtual = 291403
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1551.168 ; gain = 77.531 ; free physical = 222558 ; free virtual = 291402
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:535]
WARNING: [Synth 8-327] inferring latch for variable 'k_temp_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:786]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1577.199 ; gain = 103.562 ; free physical = 222481 ; free virtual = 291325
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               69 Bit    Registers := 1     
	               59 Bit    Registers := 1     
	               55 Bit    Registers := 1     
	               46 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 4     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   4 Input     33 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	  26 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module processing_element 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module FPMult_ExecuteModule 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module FPMult_NormalizeModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
Module FPMult_RoundModule 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FPMult_16 
Detailed RTL Component Info : 
+---Registers : 
	               59 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
Module fp16_to_fp32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FPAddSub_a 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
Module FpAddSub_b 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	  26 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_c 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
Module FPAddSub_d 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_single 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
	               55 Bit    Registers := 1     
	               46 Bit    Registers := 1     
Module fp32_to_fp16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module seq_mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'out_a_reg[15:0]' into 'u_mac/a_flopped_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:52]
INFO: [Synth 8-4471] merging register 'out_b_reg[15:0]' into 'u_mac/b_flopped_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v:53]
DSP Report: Generating DSP u_mac/mult_u1/u_fpmult_16/PrepModule/Mp, operation Mode is: A*B.
DSP Report: operator u_mac/mult_u1/u_fpmult_16/PrepModule/Mp is absorbed into DSP u_mac/mult_u1/u_fpmult_16/PrepModule/Mp.
INFO: [Synth 8-3886] merging instance 'u_mac/mult_u1/u_fpmult_16/pipe_3_reg[9]' (FDR) to 'u_mac/mult_u1/u_fpmult_16/pipe_3_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_mac/mult_u1/u_fpmult_16/pipe_3_reg[8]' (FDR) to 'u_mac/mult_u1/u_fpmult_16/pipe_3_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_mac/mult_u1/u_fpmult_16/pipe_3_reg[7]' (FDR) to 'u_mac/mult_u1/u_fpmult_16/pipe_3_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_mac/mult_u1/u_fpmult_16/pipe_3_reg[6]' (FDR) to 'u_mac/mult_u1/u_fpmult_16/pipe_3_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_mac/mult_u1/u_fpmult_16/pipe_3_reg[5]' (FDR) to 'u_mac/mult_u1/u_fpmult_16/pipe_3_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_mac/mult_u1/u_fpmult_16/pipe_3_reg[4]' (FDR) to 'u_mac/mult_u1/u_fpmult_16/pipe_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_mac/mult_u1/u_fpmult_16/pipe_3_reg[3]' (FDR) to 'u_mac/mult_u1/u_fpmult_16/pipe_3_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_mac/mult_u1/u_fpmult_16/pipe_3_reg[2]' (FDR) to 'u_mac/mult_u1/u_fpmult_16/pipe_3_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_mac/mult_u1/u_fpmult_16/pipe_3_reg[1]' (FDR) to 'u_mac/mult_u1/u_fpmult_16/pipe_3_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_mac/mult_u1/u_fpmult_16/pipe_3_reg[0]' (FDR) to 'u_mac/mult_u1/u_fpmult_16/pipe_3_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_mac/mult_u1/u_fpmult_16/pipe_3_reg[10]' (FDR) to 'u_mac/add_u1/u_fpaddsub_32/pipe_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'u_mac/mult_u1/u_fpmult_16/pipe_1_reg[58]' (FDR) to 'u_mac/add_u1/u_fpaddsub_32/pipe_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'u_mac/mult_u1/u_fpmult_16/pipe_3_reg[21]' (FDR) to 'u_mac/add_u1/u_fpaddsub_32/pipe_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'u_mac/mul_out_temp_reg_reg[0]' (FDR) to 'u_mac/add_u1/u_fpaddsub_32/pipe_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'u_mac/mul_out_temp_reg_reg[1]' (FDR) to 'u_mac/add_u1/u_fpaddsub_32/pipe_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'u_mac/mul_out_temp_reg_reg[2]' (FDR) to 'u_mac/add_u1/u_fpaddsub_32/pipe_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'u_mac/mul_out_temp_reg_reg[3]' (FDR) to 'u_mac/add_u1/u_fpaddsub_32/pipe_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'u_mac/mul_out_temp_reg_reg[4]' (FDR) to 'u_mac/add_u1/u_fpaddsub_32/pipe_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'u_mac/mul_out_temp_reg_reg[5]' (FDR) to 'u_mac/add_u1/u_fpaddsub_32/pipe_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'u_mac/mul_out_temp_reg_reg[6]' (FDR) to 'u_mac/add_u1/u_fpaddsub_32/pipe_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'u_mac/mul_out_temp_reg_reg[7]' (FDR) to 'u_mac/add_u1/u_fpaddsub_32/pipe_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'u_mac/mul_out_temp_reg_reg[8]' (FDR) to 'u_mac/add_u1/u_fpaddsub_32/pipe_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'u_mac/mul_out_temp_reg_reg[9]' (FDR) to 'u_mac/add_u1/u_fpaddsub_32/pipe_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'u_mac/mul_out_temp_reg_reg[10]' (FDR) to 'u_mac/add_u1/u_fpaddsub_32/pipe_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'u_mac/mul_out_temp_reg_reg[11]' (FDR) to 'u_mac/add_u1/u_fpaddsub_32/pipe_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'u_mac/mul_out_temp_reg_reg[12]' (FDR) to 'u_mac/add_u1/u_fpaddsub_32/pipe_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'u_mac/mul_out_temp_reg_reg[28]' (FDR) to 'u_mac/mul_out_temp_reg_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_mac/add_u1/u_fpaddsub_32/pipe_1_reg[68] )
INFO: [Synth 8-3886] merging instance 'u_mac/add_u1/u_fpaddsub_32/pipe_2_reg[6]' (FDR) to 'u_mac/add_u1/u_fpaddsub_32/pipe_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'u_mac/add_u1/u_fpaddsub_32/pipe_2_reg[24]' (FDR) to 'u_mac/add_u1/u_fpaddsub_32/pipe_2_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_mac/add_u1/u_fpaddsub_32/pipe_2_reg[28]' (FDR) to 'u_mac/add_u1/u_fpaddsub_32/pipe_2_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_mac/add_u1/u_fpaddsub_32/pipe_2_reg[26]' (FDR) to 'u_mac/add_u1/u_fpaddsub_32/pipe_2_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_mac/add_u1/u_fpaddsub_32/pipe_2_reg[25]' (FDR) to 'u_mac/add_u1/u_fpaddsub_32/pipe_2_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_mac/add_u1/u_fpaddsub_32/pipe_2_reg[29]' (FDR) to 'u_mac/add_u1/u_fpaddsub_32/pipe_2_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_mac/add_u1/u_fpaddsub_32/pipe_2_reg[27]' (FDR) to 'u_mac/add_u1/u_fpaddsub_32/pipe_2_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_mac/add_u1/u_fpaddsub_32/pipe_1_reg[68] )
INFO: [Synth 8-3886] merging instance 'u_mac/add_u1/u_fpaddsub_32/pipe_3_reg[6]' (FDR) to 'u_mac/add_u1/u_fpaddsub_32/pipe_1_reg[68]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_mac/add_u1/u_fpaddsub_32/pipe_1_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_mac/add_u1/u_fpaddsub_32/pipe_2_reg[22] )
WARNING: [Synth 8-3332] Sequential element (u_mac/mult_u1/u_16to32/k_temp_reg[3]) is unused and will be removed from module processing_element.
WARNING: [Synth 8-3332] Sequential element (u_mac/mult_u1/u_16to32/k_temp_reg[2]) is unused and will be removed from module processing_element.
WARNING: [Synth 8-3332] Sequential element (u_mac/mult_u1/u_16to32/k_temp_reg[1]) is unused and will be removed from module processing_element.
WARNING: [Synth 8-3332] Sequential element (u_mac/mult_u1/u_16to32/k_temp_reg[0]) is unused and will be removed from module processing_element.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1761.840 ; gain = 288.203 ; free physical = 222348 ; free virtual = 291194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FPMult_PrepModule | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_mac/add_u1/u_fpaddsub_32/pipe_2_reg[23] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1761.844 ; gain = 288.207 ; free physical = 222355 ; free virtual = 291201
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1761.844 ; gain = 288.207 ; free physical = 222339 ; free virtual = 291185
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1761.844 ; gain = 288.207 ; free physical = 222355 ; free virtual = 291201
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1761.844 ; gain = 288.207 ; free physical = 222355 ; free virtual = 291201
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1761.844 ; gain = 288.207 ; free physical = 222355 ; free virtual = 291201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1761.844 ; gain = 288.207 ; free physical = 222354 ; free virtual = 291200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1761.844 ; gain = 288.207 ; free physical = 222354 ; free virtual = 291201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1761.844 ; gain = 288.207 ; free physical = 222354 ; free virtual = 291201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    20|
|2     |DSP48E1 |     1|
|3     |LUT1    |     5|
|4     |LUT2    |    54|
|5     |LUT3    |    90|
|6     |LUT4    |   106|
|7     |LUT5    |    62|
|8     |LUT6    |   180|
|9     |MUXF7   |     1|
|10    |FDRE    |   309|
+------+--------+------+

Report Instance Areas: 
+------+------------------------+-----------------------+------+
|      |Instance                |Module                 |Cells |
+------+------------------------+-----------------------+------+
|1     |top                     |                       |   828|
|2     |  u_mac                 |seq_mac                |   828|
|3     |    add_u1              |qadd                   |   522|
|4     |      u_fpaddsub_32     |FPAddSub_single        |   522|
|5     |        M1              |FPAddSub_a             |   123|
|6     |        M3              |FPAddSub_c             |    22|
|7     |    mult_u1             |qmult                  |   172|
|8     |      u_fpmult_16       |FPMult_16              |   172|
|9     |        NormalizeModule |FPMult_NormalizeModule |     4|
|10    |        PrepModule      |FPMult_PrepModule      |    18|
+------+------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1761.844 ; gain = 288.207 ; free physical = 222354 ; free virtual = 291201
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1761.844 ; gain = 288.207 ; free physical = 222355 ; free virtual = 291202
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1761.848 ; gain = 288.207 ; free physical = 222366 ; free virtual = 291212
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1852.012 ; gain = 0.000 ; free physical = 222276 ; free virtual = 291122
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1852.012 ; gain = 378.473 ; free physical = 222327 ; free virtual = 291173
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2339.668 ; gain = 487.656 ; free physical = 221893 ; free virtual = 290740
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2339.668 ; gain = 0.000 ; free physical = 221893 ; free virtual = 290740
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2363.676 ; gain = 0.000 ; free physical = 221890 ; free virtual = 290737
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2469.957 ; gain = 0.004 ; free physical = 221939 ; free virtual = 290785

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 15948678b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2469.957 ; gain = 0.000 ; free physical = 221939 ; free virtual = 290785

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15948678b

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2469.957 ; gain = 0.000 ; free physical = 221880 ; free virtual = 290726
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: bf7134b2

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2469.957 ; gain = 0.000 ; free physical = 221879 ; free virtual = 290726
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1499bb8d0

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2469.957 ; gain = 0.000 ; free physical = 221879 ; free virtual = 290725
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1499bb8d0

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2469.957 ; gain = 0.000 ; free physical = 221878 ; free virtual = 290724
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: c183018a

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2469.957 ; gain = 0.000 ; free physical = 221890 ; free virtual = 290736
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c183018a

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2469.957 ; gain = 0.000 ; free physical = 221890 ; free virtual = 290736
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2469.957 ; gain = 0.000 ; free physical = 221889 ; free virtual = 290735
Ending Logic Optimization Task | Checksum: c183018a

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2469.957 ; gain = 0.000 ; free physical = 221889 ; free virtual = 290735

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c183018a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2469.957 ; gain = 0.000 ; free physical = 221886 ; free virtual = 290732

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c183018a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2469.957 ; gain = 0.000 ; free physical = 221886 ; free virtual = 290732

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2469.957 ; gain = 0.000 ; free physical = 221886 ; free virtual = 290732
Ending Netlist Obfuscation Task | Checksum: c183018a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2469.957 ; gain = 0.000 ; free physical = 221886 ; free virtual = 290732
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2469.957 ; gain = 0.004 ; free physical = 221886 ; free virtual = 290732
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: c183018a
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module processing_element ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2501.953 ; gain = 0.000 ; free physical = 221859 ; free virtual = 290706
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2501.953 ; gain = 0.000 ; free physical = 221855 ; free virtual = 290702
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.092 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2502.941 ; gain = 0.988 ; free physical = 221849 ; free virtual = 290695
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2700.133 ; gain = 198.180 ; free physical = 221850 ; free virtual = 290696
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2700.133 ; gain = 198.180 ; free physical = 221849 ; free virtual = 290696

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221870 ; free virtual = 290716


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design processing_element ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 309
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: c183018a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221869 ; free virtual = 290715
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: c183018a
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2700.133 ; gain = 230.176 ; free physical = 221873 ; free virtual = 290719
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 1226240 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c183018a

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221891 ; free virtual = 290738
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: c183018a

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221891 ; free virtual = 290738
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: c183018a

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221890 ; free virtual = 290736
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: c183018a

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221890 ; free virtual = 290736
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: c183018a

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221889 ; free virtual = 290735

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221889 ; free virtual = 290735
Ending Netlist Obfuscation Task | Checksum: c183018a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221889 ; free virtual = 290735
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221886 ; free virtual = 290733
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 44dd0843

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221886 ; free virtual = 290732
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221886 ; free virtual = 290732

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15941954

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221885 ; free virtual = 290732

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f6d50f03

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221884 ; free virtual = 290730

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f6d50f03

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221884 ; free virtual = 290730
Phase 1 Placer Initialization | Checksum: f6d50f03

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221884 ; free virtual = 290730

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 4db49120

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221867 ; free virtual = 290713

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221855 ; free virtual = 290701

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 349d3da8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221855 ; free virtual = 290701
Phase 2 Global Placement | Checksum: 9f803c94

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221853 ; free virtual = 290700

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 9f803c94

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221853 ; free virtual = 290700

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: dfc74c68

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221853 ; free virtual = 290700

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c718e828

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221853 ; free virtual = 290700

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10098ccf2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221853 ; free virtual = 290700

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1aa3b4cdd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221841 ; free virtual = 290687

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 162820e0d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221839 ; free virtual = 290686

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10d006917

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221839 ; free virtual = 290685
Phase 3 Detail Placement | Checksum: 10d006917

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221839 ; free virtual = 290685

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14121b0ae

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 14121b0ae

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221848 ; free virtual = 290694
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.414. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: a59ddd67

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221846 ; free virtual = 290693
Phase 4.1 Post Commit Optimization | Checksum: a59ddd67

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221846 ; free virtual = 290693

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: a59ddd67

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221847 ; free virtual = 290693

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: a59ddd67

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221847 ; free virtual = 290693

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221847 ; free virtual = 290693
Phase 4.4 Final Placement Cleanup | Checksum: 1384ccf98

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221846 ; free virtual = 290692
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1384ccf98

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221854 ; free virtual = 290700
Ending Placer Task | Checksum: 132a065e1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221874 ; free virtual = 290721
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221874 ; free virtual = 290721
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221862 ; free virtual = 290708
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221871 ; free virtual = 290717
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221864 ; free virtual = 290712
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 96530cb5 ConstDB: 0 ShapeSum: 9c4d592c RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_a[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_a[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_a[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_a[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_b[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_b[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_b[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_b[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_a[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_a[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_b[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_b[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_a[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_a[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_b[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_b[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_a[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_a[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_b[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_b[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_b[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_b[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_a[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_a[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_a[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_a[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_b[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_b[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_a[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_a[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_a[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_a[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_b[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_b[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_a[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_a[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_a[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_a[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_b[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_b[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_a[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_a[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_b[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_b[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_b[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_b[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_b[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_b[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_a[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_a[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_b[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_b[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_a[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_a[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_a[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_a[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_a[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_a[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_b[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_b[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_b[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_b[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_b[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_b[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 168b403f8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221724 ; free virtual = 290570
Post Restoration Checksum: NetGraph: dfed9cf7 NumContArr: 88c66701 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 168b403f8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221722 ; free virtual = 290568

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 168b403f8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221687 ; free virtual = 290533

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 168b403f8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221686 ; free virtual = 290533
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17adc4a41

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221700 ; free virtual = 290546
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.467  | TNS=0.000  | WHS=0.086  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 169a1b76d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221695 ; free virtual = 290541

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c93dd138

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221686 ; free virtual = 290533

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.864  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1058c3939

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221687 ; free virtual = 290533
Phase 4 Rip-up And Reroute | Checksum: 1058c3939

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221686 ; free virtual = 290532

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1058c3939

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221686 ; free virtual = 290532

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1058c3939

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221685 ; free virtual = 290532
Phase 5 Delay and Skew Optimization | Checksum: 1058c3939

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221685 ; free virtual = 290532

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12a14689d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221682 ; free virtual = 290528
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.864  | TNS=0.000  | WHS=0.095  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12a14689d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221682 ; free virtual = 290528
Phase 6 Post Hold Fix | Checksum: 12a14689d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221681 ; free virtual = 290528

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0729523 %
  Global Horizontal Routing Utilization  = 0.100068 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13f35e837

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221693 ; free virtual = 290539

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13f35e837

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221691 ; free virtual = 290538

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: db1237c0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221688 ; free virtual = 290534

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.864  | TNS=0.000  | WHS=0.095  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: db1237c0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221688 ; free virtual = 290534
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221719 ; free virtual = 290566

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221719 ; free virtual = 290565
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221719 ; free virtual = 290566
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221718 ; free virtual = 290567
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.133 ; gain = 0.000 ; free physical = 221722 ; free virtual = 290570
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2814.270 ; gain = 0.000 ; free physical = 221688 ; free virtual = 290534
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 01:58:46 2022...
