# RTL-Design

This repository contains Verilog-based RTL implementations of various **digital logic designs**, organized into:

- ✅ Combinational Circuits
- ⏱️ Sequential Circuits
- 🧠 Finite State Machines (FSMs)

Each module includes:
- Dataflow, Structural, and Behavioral Verilog models
- Simulation-ready Testbench
- Clear file/folder structure

# 🧠 Author

Name – @Shakthivel-26  
B.E. EEE | RTL & Digital Logic Enthusiast
