$date
  Wed Sep 17 10:33:28 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_mem8x256 $end
$var reg 1 ! clk $end
$var reg 1 " we $end
$var reg 1 # re $end
$var reg 8 $ addr[7:0] $end
$var reg 8 % din[7:0] $end
$var reg 8 & dout[7:0] $end
$scope module dut $end
$var reg 1 ' clk $end
$var reg 1 ( we $end
$var reg 1 ) re $end
$var reg 8 * addr[7:0] $end
$var reg 8 + din[7:0] $end
$var reg 8 , dout[7:0] $end
$comment ram is not handled $end
$var reg 8 - dout_r[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
b00010000 $
b10101010 %
b00000000 &
0'
1(
0)
b00010000 *
b10101010 +
b00000000 ,
b00000000 -
#5000000
1!
0"
1#
1'
0(
1)
#10000000
0!
0'
#15000000
1!
1"
0#
b00100000 $
b01010101 %
b10101010 &
1'
1(
0)
b00100000 *
b01010101 +
b10101010 ,
b10101010 -
#20000000
0!
0'
#25000000
1!
0"
1#
1'
0(
1)
#30000000
0!
0'
#35000000
1!
1"
b00110000 $
b11110000 %
b01010101 &
1'
1(
b00110000 *
b11110000 +
b01010101 ,
b01010101 -
#40000000
0!
0'
#45000000
1!
0"
b11110000 &
1'
0(
b11110000 ,
b11110000 -
#50000000
0!
0'
#55000000
1!
0#
1'
0)
#60000000
0!
0'
#65000000
1!
1'
#70000000
0!
0'
