run
-ifn fpga0.prj
-ifmt mixed
-ofn fpga0
-ofmt NGC
-p xc5vsx240t-1-ff1738
#-p xc5vlx330t-1-ff1738
-top fpga0
-opt_mode Speed
-opt_level 2
-power NO
-iuc NO
-lso fpga0.lso
-keep_hierarchy no
-rtlview Yes
-glob_opt AllClockNets
-read_cores YES
-write_timing_constraints NO
-cross_clock_analysis NO
-hierarchy_separator /
-bus_delimiter <>
-case maintain
-slice_utilization_ratio 100
-bram_utilization_ratio 100
-dsp_utilization_ratio 100
-verilog2001 YES
-fsm_extract YES -fsm_encoding Auto
-safe_implementation No
-fsm_style lut
-ram_extract Yes
-ram_style Auto
-rom_extract Yes
-mux_style Auto
-decoder_extract YES
-priority_extract YES
-shreg_extract YES
-shift_extract YES
-xor_collapse YES
-rom_style Auto
-auto_bram_packing NO
-mux_extract YES
-resource_sharing NO
-async_to_sync NO
-use_dsp48 auto
-iobuf no
-max_fanout 10000
-bufg 32
-register_duplication YES
-register_balancing No
-slice_packing YES
-optimize_primitives NO
-use_clock_enable Auto
-use_sync_set Auto
-use_sync_reset Auto
-iob Auto
-equivalent_register_removal NO
-slice_utilization_ratio_maxmargin 5
-sd /usr/share/nallatech/fsb_sw/firmware_examples/edge_cores/ 

