Yang Guo , Wanxia Qu , Long Zhang , Weixia Xu, State space reduction in modeling checking parameterized cache coherence protocol by two-dimensional abstraction, The Journal of Supercomputing, v.62 n.2, p.828-854, November  2012
Prabhat Mishra , Nikil Dutt, Modeling and validation of pipeline specifications, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.1, p.114-139, February 2004
Worawan Marurngsith , Roland N. Ibbett, Specification-based Verification in a Distributed Shared Memory Simulation Model, Simulation, v.86 n.4, p.229-245, April     2010
Jesse G. Beu , Michael C. Rosier , Thomas M. Conte, Manager-client pairing: a framework for implementing coherence hierarchies, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil
Manuel Barrio-Solórzano , M. Encarnación Beato , Carlos E. Cuesta , Pablo de la Fuente, Formal Verification of Coherence for a Shared Memory Multiprocessor Model, Proceedings of the 6th International Conference on Parallel Computing Technologies, p.17-26, September 03-07, 2001
Tamarah Arons, Using Timestamping and History Variables to Verify Sequential Consistency, Proceedings of the 13th International Conference on Computer Aided Verification, p.423-435, July 18-22, 2001
A. S. Kamkin, Projecting transition systems: Overcoming state explosion in concurrent system verification, Programming and Computing Software, v.41 n.6, p.311-324, November  2015
Fong Pong , Michael Browne , Andreas Nowatzyk , Michel Dubois , Günes Aybay, Design Verification of the S3.mp Cache-Coherent Shared-Memory System, IEEE Transactions on Computers, v.47 n.1, p.135-140, January 1998
Li Zhang , Chris Jesshope, On-chip COMA cache-coherence protocol for microgrids of microthreaded cores, Proceedings of the 2007 conference on Parallel processing, August 28-31, 2007, Rennes, France
Abderahman Kriouile , Wendelin Serwe, Formal Analysis of the ACE Specification for Cache Coherent Systems-on-Chip, Proceedings of the 18th International Workshop on Formal Methods for Industrial Critical Systems, p.108-122, September 23-24, 2013, Madrid, Spain
Manoj Plakal , Daniel J. Sorin , Anne E. Condon , Mark D. Hill, Lamport clocks: verifying a directory cache-coherence protocol, Proceedings of the tenth annual ACM symposium on Parallel algorithms and architectures, p.67-76, June 28-July 02, 1998, Puerto Vallarta, Mexico
Alexei Lisitsa, Reachability as derivability, finite countermodels and verification, Proceedings of the 8th international conference on Automated technology for verification and analysis, September 21-24, 2010, Singapore
Shaz Qadeer , Jakob Rehof, Context-Bounded model checking of concurrent software, Proceedings of the 11th international conference on Tools and Algorithms for the Construction and Analysis of Systems, April 04-08, 2005, Edinburgh, UK
Kaushik Dutta , Krithi Ramamritham , B. Karthik , Kamlesh Laddhad, Real-time event handling in an RFID middleware system, Proceedings of the 5th international conference on Databases in networked information systems, October 17-19, 2007, Aizu-Wakamatsu, Japan
Fong Pong , Michel Dubois, Formal Automatic Verification of Cache Coherence in Multiprocessors with Relaxed Memory Models, IEEE Transactions on Parallel and Distributed Systems, v.11 n.9, p.989-1006, September 2000
Gwendolyn Voskuilen , T.N. Vijaykumar, High-performance fractal coherence, Proceedings of the 19th international conference on Architectural support for programming languages and operating systems, March 01-05, 2014, Salt Lake City, Utah, USA
Gwendolyn Voskuilen , T. N. Vijaykumar, Fractal++: closing the performance gap between fractal and conventional coherence, Proceeding of the 41st annual international symposium on Computer architecuture, June 14-18, 2014, Minneapolis, Minnesota, USA
Jun Sun , Yang Liu , Abhik Roychoudhury , Shanshan Liu , Jin Song Dong, Fair Model Checking with Process Counter Abstraction, Proceedings of the 2nd World Congress on Formal Methods, November 02-06, 2009, Eindhoven, The Netherlands
Kathi Fisler , Claude Girault, Modelling and Model Checking a Distributed Shared Memory Consistency Protocol, Proceedings of the 19th International Conference on Application and Theory of Petri Nets, p.84-103, June 22-26, 1998
Freek Verbeek , Julien Schmaltz, Towards the formal verification of cache coherency at the architectural level, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.3, p.1-16, June 2012
Fong Pong , Michel Dubois, Formal verification of complex coherence protocols using symbolic state models, Journal of the ACM (JACM), v.45 n.4, p.557-587, July 1998
Milo M.  K. Martin, Formal Verification and its Impact on the Snooping versus Directory Protocol Debate, Proceedings of the 2005 International Conference on Computer Design, p.543-449, October 02-05, 2005
Daniel J. Sorin , Manoj Plakal , Anne E. Condon , Mark D. Hill , Milo M. K. Martin , David A. Wood, Specifying and Verifying a Broadcast and a Multicast Snooping Cache Coherence Protocol, IEEE Transactions on Parallel and Distributed Systems, v.13 n.6, p.556-578, June 2002
Sebastian Burckhardt , Rajeev Alur , Milo M. K. Martin, Verifying safety of a token coherence implementation by parametric compositional refinement, Proceedings of the 6th international conference on Verification, Model Checking, and Abstract Interpretation, January 17-19, 2005, Paris, France
Ahmed Helmy , Sandeep Gupta , Deborah Estrin, The STRESS method for boundary-point performance analysis of end-to-end multicast timer-suppression mechanisms, IEEE/ACM Transactions on Networking (TON), v.12 n.1, p.44-58, February 2004
Ronald G. Dreslinski , Thomas Manville , Korey Sewell , Reetuparna Das , Nathaniel Pinckney , Sudhir Satpathy , David Blaauw , Dennis Sylvester , Trevor Mudge, XPoint cache: scaling existing bus-based coherence protocols for 2D and 3D many-core systems, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA
Giorgio Delzanno, Constraint-Based Verification of Parameterized Cache Coherence Protocols, Formal Methods in System Design, v.23 n.3, p.257-301, November 2003
Rakesh Komuravelli , Sarita V. Adve , Ching-Tsun Chou, Revisiting the Complexity of Hardware Cache Coherence and Some Implications, ACM Transactions on Architecture and Code Optimization (TACO), v.11 n.4, p.1-22, January 2015
