#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x136f107b0 .scope module, "tb_seq_detect_mealy" "tb_seq_detect_mealy" 2 3;
 .timescale -9 -12;
v0x136f24560_0 .var "clk", 0 0;
v0x136f24600_0 .var/i "cycle", 31 0;
v0x136f246a0_0 .var "din", 0 0;
v0x136f24770_0 .var/i "i", 31 0;
v0x136f24800_0 .var "rst", 0 0;
v0x136f248d0_0 .var "stream", 10 0;
v0x136f24970_0 .net "y", 0 0, L_0x136f24a20;  1 drivers
S_0x136f05620 .scope module, "uut" "seq_detect_mealy" 2 12, 3 1 0, S_0x136f107b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "y";
P_0x136f05790 .param/l "S0" 1 3 9, C4<00>;
P_0x136f057d0 .param/l "S1" 1 3 10, C4<01>;
P_0x136f05810 .param/l "S2" 1 3 11, C4<10>;
P_0x136f05850 .param/l "S3" 1 3 12, C4<11>;
L_0x136f24a20 .functor BUFZ 1, v0x136f24480_0, C4<0>, C4<0>, C4<0>;
v0x136f05890_0 .net "clk", 0 0, v0x136f24560_0;  1 drivers
v0x136f240f0_0 .net "din", 0 0, v0x136f246a0_0;  1 drivers
v0x136f24190_0 .var "next_state", 1 0;
v0x136f24250_0 .net "rst", 0 0, v0x136f24800_0;  1 drivers
v0x136f242f0_0 .var "state", 1 0;
v0x136f243e0_0 .net "y", 0 0, L_0x136f24a20;  alias, 1 drivers
v0x136f24480_0 .var "y_reg", 0 0;
E_0x136f0a6b0 .event posedge, v0x136f05890_0;
E_0x136f0a990 .event anyedge, v0x136f242f0_0, v0x136f240f0_0;
    .scope S_0x136f05620;
T_0 ;
    %wait E_0x136f0a990;
    %load/vec4 v0x136f242f0_0;
    %store/vec4 v0x136f24190_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136f24480_0, 0, 1;
    %load/vec4 v0x136f242f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x136f24190_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136f24480_0, 0, 1;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x136f240f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x136f24190_0, 0, 2;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x136f24190_0, 0, 2;
T_0.7 ;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x136f240f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x136f24190_0, 0, 2;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x136f24190_0, 0, 2;
T_0.9 ;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x136f240f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x136f24190_0, 0, 2;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x136f24190_0, 0, 2;
T_0.11 ;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x136f240f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136f24480_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x136f24190_0, 0, 2;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x136f24190_0, 0, 2;
T_0.13 ;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x136f05620;
T_1 ;
    %wait E_0x136f0a6b0;
    %load/vec4 v0x136f24250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x136f242f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x136f24190_0;
    %assign/vec4 v0x136f242f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x136f107b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136f24560_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0x136f24560_0;
    %inv;
    %store/vec4 v0x136f24560_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x136f107b0;
T_3 ;
    %wait E_0x136f0a6b0;
    %load/vec4 v0x136f24600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x136f24600_0, 0, 32;
    %jmp T_3;
    .thread T_3;
    .scope S_0x136f107b0;
T_4 ;
    %vpi_call 2 29 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x136f107b0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x136f24600_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136f246a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136f24800_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x136f0a6b0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %wait E_0x136f0a6b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136f24800_0, 0, 1;
    %wait E_0x136f0a6b0;
    %pushi/vec4 1757, 0, 11;
    %store/vec4 v0x136f248d0_0, 0, 11;
    %vpi_call 2 46 "$display", "Cycle din y   (bit_idx 0-based into stream)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x136f24770_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x136f24770_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_4.3, 5;
    %wait E_0x136f0a6b0;
    %load/vec4 v0x136f248d0_0;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v0x136f24770_0;
    %sub;
    %part/s 1;
    %store/vec4 v0x136f246a0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 53 "$display", "%4d   %b   %b", v0x136f24770_0, v0x136f246a0_0, v0x136f24970_0 {0 0 0};
    %load/vec4 v0x136f24770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x136f24770_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %wait E_0x136f0a6b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136f246a0_0, 0, 1;
    %wait E_0x136f0a6b0;
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_seq_detect_mealy.v";
    "seq_detect_mealy.v";
