{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717955728305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717955728306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 00:55:28 2024 " "Processing started: Mon Jun 10 00:55:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717955728306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717955728306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off System -c System " "Command: quartus_map --read_settings_files=on --write_settings_files=off System -c System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717955728306 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1717955728526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemfinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file systemfinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 systemfinal " "Found entity 1: systemfinal" {  } { { "systemfinal.bdf" "" { Schematic "C:/Users/Acer/Downloads/CODE_FPGA_22/CODE_FPGA_22/System/systemfinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717955728554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717955728554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acer/downloads/code_fpga_22/code_fpga_22/lcd/lcd_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/acer/downloads/code_fpga_22/code_fpga_22/lcd/lcd_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_V1-ACT " "Found design unit 1: LCD_V1-ACT" {  } { { "../LCD/LCD_V1.vhd" "" { Text "C:/Users/Acer/Downloads/CODE_FPGA_22/CODE_FPGA_22/LCD/LCD_V1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717955728773 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_V1 " "Found entity 1: LCD_V1" {  } { { "../LCD/LCD_V1.vhd" "" { Text "C:/Users/Acer/Downloads/CODE_FPGA_22/CODE_FPGA_22/LCD/LCD_V1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717955728773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717955728773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acer/downloads/code_fpga_22/code_fpga_22/bin_ascii_converter/bin_ascii_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/acer/downloads/code_fpga_22/code_fpga_22/bin_ascii_converter/bin_ascii_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_ascii_converter-ACT " "Found design unit 1: bin_ascii_converter-ACT" {  } { { "../Bin_Ascii_Converter/bin_ascii_converter.vhd" "" { Text "C:/Users/Acer/Downloads/CODE_FPGA_22/CODE_FPGA_22/Bin_Ascii_Converter/bin_ascii_converter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717955728775 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_ascii_converter " "Found entity 1: bin_ascii_converter" {  } { { "../Bin_Ascii_Converter/bin_ascii_converter.vhd" "" { Text "C:/Users/Acer/Downloads/CODE_FPGA_22/CODE_FPGA_22/Bin_Ascii_Converter/bin_ascii_converter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717955728775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717955728775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acer/downloads/code_fpga_22/code_fpga_22/newclock/newclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/acer/downloads/code_fpga_22/code_fpga_22/newclock/newclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NewClock-ACT " "Found design unit 1: NewClock-ACT" {  } { { "../NewClock/NewClock.vhd" "" { Text "C:/Users/Acer/Downloads/CODE_FPGA_22/CODE_FPGA_22/NewClock/NewClock.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717955728776 ""} { "Info" "ISGN_ENTITY_NAME" "1 NewClock " "Found entity 1: NewClock" {  } { { "../NewClock/NewClock.vhd" "" { Text "C:/Users/Acer/Downloads/CODE_FPGA_22/CODE_FPGA_22/NewClock/NewClock.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717955728776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717955728776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acer/downloads/code_fpga_22/code_fpga_22/sensor_unit/sensor_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/acer/downloads/code_fpga_22/code_fpga_22/sensor_unit/sensor_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sensor_Unit-ACT " "Found design unit 1: Sensor_Unit-ACT" {  } { { "../Sensor_Unit/Sensor_Unit.vhd" "" { Text "C:/Users/Acer/Downloads/CODE_FPGA_22/CODE_FPGA_22/Sensor_Unit/Sensor_Unit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717955728778 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sensor_Unit " "Found entity 1: Sensor_Unit" {  } { { "../Sensor_Unit/Sensor_Unit.vhd" "" { Text "C:/Users/Acer/Downloads/CODE_FPGA_22/CODE_FPGA_22/Sensor_Unit/Sensor_Unit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717955728778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717955728778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acer/downloads/code_fpga_22/code_fpga_22/led_control/led_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/acer/downloads/code_fpga_22/code_fpga_22/led_control/led_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Led_Control-ACT " "Found design unit 1: Led_Control-ACT" {  } { { "../Led_Control/Led_Control.vhd" "" { Text "C:/Users/Acer/Downloads/CODE_FPGA_22/CODE_FPGA_22/Led_Control/Led_Control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717955728780 ""} { "Info" "ISGN_ENTITY_NAME" "1 Led_Control " "Found entity 1: Led_Control" {  } { { "../Led_Control/Led_Control.vhd" "" { Text "C:/Users/Acer/Downloads/CODE_FPGA_22/CODE_FPGA_22/Led_Control/Led_Control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717955728780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717955728780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acer/downloads/code_fpga_22/code_fpga_22/control_servo_out/control_servo_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/acer/downloads/code_fpga_22/code_fpga_22/control_servo_out/control_servo_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Servo_Out-ACT " "Found design unit 1: Control_Servo_Out-ACT" {  } { { "../Control_Servo_Out/Control_Servo_Out.vhd" "" { Text "C:/Users/Acer/Downloads/CODE_FPGA_22/CODE_FPGA_22/Control_Servo_Out/Control_Servo_Out.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717955728781 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_Servo_Out " "Found entity 1: Control_Servo_Out" {  } { { "../Control_Servo_Out/Control_Servo_Out.vhd" "" { Text "C:/Users/Acer/Downloads/CODE_FPGA_22/CODE_FPGA_22/Control_Servo_Out/Control_Servo_Out.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717955728781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717955728781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acer/downloads/code_fpga_22/code_fpga_22/control_servo_in/control_servo_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/acer/downloads/code_fpga_22/code_fpga_22/control_servo_in/control_servo_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Servo_In-ACT " "Found design unit 1: Control_Servo_In-ACT" {  } { { "../Control_Servo_In/Control_Servo_In.vhd" "" { Text "C:/Users/Acer/Downloads/CODE_FPGA_22/CODE_FPGA_22/Control_Servo_In/Control_Servo_In.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717955728783 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_Servo_In " "Found entity 1: Control_Servo_In" {  } { { "../Control_Servo_In/Control_Servo_In.vhd" "" { Text "C:/Users/Acer/Downloads/CODE_FPGA_22/CODE_FPGA_22/Control_Servo_In/Control_Servo_In.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717955728783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717955728783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 System-ACT " "Found design unit 1: System-ACT" {  } { { "System.vhd" "" { Text "C:/Users/Acer/Downloads/CODE_FPGA_22/CODE_FPGA_22/System/System.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717955728784 ""} { "Info" "ISGN_ENTITY_NAME" "1 System " "Found entity 1: System" {  } { { "System.vhd" "" { Text "C:/Users/Acer/Downloads/CODE_FPGA_22/CODE_FPGA_22/System/System.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717955728784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717955728784 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "systemfinal " "Elaborating entity \"systemfinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1717955728813 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin debug\[6:0\] " "Illegal wire or bus name \"debug\[6:0\]\" of type pin " {  } { { "systemfinal.bdf" "" { Schematic "C:/Users/Acer/Downloads/CODE_FPGA_22/CODE_FPGA_22/System/systemfinal.bdf" { { 488 536 712 504 "debug\[6:0\]" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1717955728814 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin Data\[7:0\] " "Illegal wire or bus name \"Data\[7:0\]\" of type pin " {  } { { "systemfinal.bdf" "" { Schematic "C:/Users/Acer/Downloads/CODE_FPGA_22/CODE_FPGA_22/System/systemfinal.bdf" { { 392 1184 1360 408 "Data\[7:0\]" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1717955728814 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1717955728815 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717955728865 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 10 00:55:28 2024 " "Processing ended: Mon Jun 10 00:55:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717955728865 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717955728865 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717955728865 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717955728865 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717955729422 ""}
