<!DOCTYPE HTML>
<html lang="zh" class="sidebar-visible no-js rust">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Memory and Bus - Rare: Rust A Riscv Emulator</title>


        <!-- Custom HTML head -->
        
        <meta content="text/html; charset=utf-8" http-equiv="Content-Type">
        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff" />

        <link rel="icon" href="favicon.svg">
        <link rel="shortcut icon" href="favicon.png">
        <link rel="stylesheet" href="css/variables.css">
        <link rel="stylesheet" href="css/general.css">
        <link rel="stylesheet" href="css/chrome.css">
        <link rel="stylesheet" href="css/print.css" media="print">

        <!-- Fonts -->
        <link rel="stylesheet" href="FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" href="highlight.css">
        <link rel="stylesheet" href="tomorrow-night.css">
        <link rel="stylesheet" href="ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="theme/custom.css">

    </head>
    <body>
        <!-- Provide site root to javascript -->
        <script type="text/javascript">
            var path_to_root = "";
            var default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? "navy" : "rust";
        </script>

        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script type="text/javascript">
            try {
                var theme = localStorage.getItem('mdbook-theme');
                var sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script type="text/javascript">
            var theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            var html = document.querySelector('html');
            html.classList.remove('no-js')
            html.classList.remove('rust')
            html.classList.add(theme);
            html.classList.add('js');
        </script>

        <!-- Hide / unhide sidebar before it is displayed -->
        <script type="text/javascript">
            var html = document.querySelector('html');
            var sidebar = 'hidden';
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            }
            html.classList.remove('sidebar-visible');
            html.classList.add("sidebar-" + sidebar);
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <div class="sidebar-scrollbox">
                <ol class="chapter"><li class="chapter-item expanded affix "><a href="index.html">Rust A RISC-V Emulator</a></li><li class="chapter-item expanded "><a href="v1-CPU-Adder.html"><strong aria-hidden="true">1.</strong> Adder</a></li><li class="chapter-item expanded "><a href="v2-Memory-and-Bus.html" class="active"><strong aria-hidden="true">2.</strong> Memory and Bus</a></li><li class="chapter-item expanded "><a href="v3-CSR.html"><strong aria-hidden="true">3.</strong> Control Status Register</a></li><li class="chapter-item expanded "><a href="v4-Privilege-Mode.html"><strong aria-hidden="true">4.</strong> Privilege Mode</a></li></ol>
            </div>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle"></div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky bordered">
                    <div class="left-buttons">
                        <button id="sidebar-toggle" class="icon-button" type="button" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </button>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust (default)</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                        <button id="search-toggle" class="icon-button" type="button" title="Search. (Shortkey: s)" aria-label="Toggle Searchbar" aria-expanded="false" aria-keyshortcuts="S" aria-controls="searchbar">
                            <i class="fa fa-search"></i>
                        </button>
                    </div>

                    <h1 class="menu-title">Rare: Rust A Riscv Emulator</h1>

                    <div class="right-buttons">
                        <a href="print.html" title="Print this book" aria-label="Print this book">
                            <i id="print-button" class="fa fa-print"></i>
                        </a>

                    </div>
                </div>

                <div id="search-wrapper" class="hidden">
                    <form id="searchbar-outer" class="searchbar-outer">
                        <input type="search" id="searchbar" name="searchbar" placeholder="Search this book ..." aria-controls="searchresults-outer" aria-describedby="searchresults-header">
                    </form>
                    <div id="searchresults-outer" class="searchresults-outer hidden">
                        <div id="searchresults-header" class="searchresults-header"></div>
                        <ul id="searchresults">
                        </ul>
                    </div>
                </div>

                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script type="text/javascript">
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="memory-and-bus"><a class="header" href="#memory-and-bus">Memory and Bus</a></h1>
<p>内存和总线</p>
<p>In last chapter, our CPU contains a DRAM. But in real hardware, they are connected by the bus and exchange data through the bus.</p>
<p>在上一节，我们把内存和 CPU 放在同一个结构体中，但在真实的硬件中，这两部分是分开的。CPU 和内存通过总线（bus）进行数据交换。如下图所示：</p>
<p><img src="./images/bus.png" alt="bus" /></p>
<p class="comment">Picture from Operation System: Three Easy Pieces</p>
<h3 id="1-connect-cpu-and-dram-by-bus"><a class="header" href="#1-connect-cpu-and-dram-by-bus">1. Connect CPU and DRAM by Bus</a></h3>
<p>Thus, we have defined thw following struct.</p>
<p>因此，我们定义以下结构：</p>
<p class="filename">cpu.rs</p>
<pre><code class="language-rs">pub struct Cpu {
    pub regs: [u64; 32],
    pub pc: u64,
    pub bus: Bus,
}
</code></pre>
<p>Now, CPU contains a bus instead of DRAM. There are possible many devices connected on bus. But we have only one device (DRAM) right now.</p>
<p>CPU 现在不包含内存，而是连接了总线。总线上可能有多个 IO 设备，但目前我们只有一个（DRAM）。</p>
<p class="filename">bus.rs</p>
<pre><code class="language-rs">pub struct Bus {
    dram: Dram,
}
</code></pre>
<p class="filename">dram.rs</>
<pre><code class="language-rs">pub struct Dram {
    pub dram: Vec&lt;u8&gt;,
}
</code></pre>
<h3 id="2-memory-api"><a class="header" href="#2-memory-api">2. Memory API</a></h3>
<p>Memory has two function: <code>store</code> and <code>load</code>. Only store and load a 8-bit, 16-bit, 32-bit and 64-bit are allowed. Recall that we use little-endian byte ordering. We implement the memory API as following:</p>
<p>内存（DRAM）只有两个功能：store，load。保存和读取的有效位数是 8，16，32，64。回顾上一节，我们采用的是小端字节序。实现如下</p>
<p class="filename">dram.rs</>
<pre><code class="language-rs">
impl Dram {
    pub fn new(code: Vec&lt;u8&gt;) -&gt; Dram {
        let mut dram = vec![0; DRAM_SIZE as usize];
        dram.splice(..code.len(), code.into_iter());
        Self { dram }
    }

    // addr/size must be valid. Check in bus
    pub fn load(&amp;self, addr: u64, size: u64) -&gt; Result&lt;u64, Exception&gt; {
        if ![8, 16, 32, 64].contains(&amp;size) {
            return Err(LoadAccessFault(addr));
        }
        let nbytes = size / 8;
        let index = (addr - DRAM_BASE) as usize;
        let mut code = self.dram[index] as u64;
        // shift the bytes to build up the desired value
        for i in 1..nbytes {
            code |= (self.dram[index + i as usize] as u64) &lt;&lt; (i * 8);
        }

        return Ok(code);
    }

    // addr/size must be valid. Check in bus
    pub fn store(&amp;mut self, addr: u64, size: u64, value: u64) -&gt; Result&lt;(), Exception&gt; {
        if ![8, 16, 32, 64].contains(&amp;size) {
            return Err(StoreAMOAccessFault(addr));
        }
        let nbytes = size / 8;
        let index = (addr - DRAM_BASE) as usize;
        for i in 0..nbytes {
            let offset = 8 * i as usize;
            self.dram[index + i as usize] = ((value &gt;&gt; offset) &amp; 0xff) as u8;
        }
        return Ok(())
    }
}
</code></pre>
<p>Here, we have use some global value and <code>Exception</code>. They are in <code>param.rs</code> and <code>exception.rs</code>.  We won't talk about Exception until Chapter 5. For now, we only need three exception type:</p>
<p>这里用到了一些全局变量和异常，定义在 <code>param.rs</code> 和 <code>exception.rs</code> 中，我们将会在第五章的时候讨论异常。现在只需要了解以下三种异常即可。</p>
<ul>
<li>LoadAccessFault</li>
<li>StoreAMOAccessFault</li>
<li>IllegalInstruction</li>
</ul>
<p>Refer to RISC-V Specification if you are curious. 如果你是好奇宝宝，可以去看下 RISC-V 标准。</p>
<p>The <code>param.rs</code> contains the following code. We choose <code>DRAM_BASE</code> the same value, 0x8000_0000, as in qemu. It will be the initial value of the PC register.</p>
<p><code>param.rs</code> 中包含了以下代码。我们选择了跟 QEMU 一样的内存起始地址 0x8000_0000。PC 寄存器初始化的时候会被赋予这个值。</p>
<p class="filename">param.rs</p>
<pre><code class="language-rs">pub const DRAM_BASE: u64 = 0x8000_0000;
pub const DRAM_SIZE: u64 = 1024 * 1024 * 128;
pub const DRAM_END: u64 = DRAM_SIZE + DRAM_BASE - 1;
</code></pre>
<h3 id="3-bus-api"><a class="header" href="#3-bus-api">3. Bus API</a></h3>
<p>Bus is a communication medium of CPU and various IO devices. Bus allocates different address for differet devices. By sending instruction through bus, CPU can operate the IO devices indirectly. </p>
<p>Bus also provides two function: <code>store</code> and <code>load</code>.</p>
<p>总线是 CPU 与各种 IO 设备（如键盘、鼠标、屏幕等）通信的渠道。总线上不同的地址范围对应了不同的设备。CPU 通过给总线发指令来间接操作其他的设备。</p>
<p>总线同样仅提供两个操作：store，load。</p>
<p class="filename">bus.rs</p>
<pre><code class="language-rs">impl Bus {
    pub fn new(code: Vec&lt;u8&gt;) -&gt; Bus {
        Self { dram: Dram::new(code) }
    }
    pub fn load(&amp;mut self, addr: u64, size: u64) -&gt; Result&lt;u64, Exception&gt; {
        match addr {
            DRAM_BASE..=DRAM_END =&gt; self.dram.load(addr, size),
            _ =&gt; Err(Exception::LoadAccessFault(addr)),
        }
    }

    pub fn store(&amp;mut self, addr: u64, size: u64, value: u64) -&gt; Result&lt;(), Exception&gt; {
        match addr {
            DRAM_BASE..=DRAM_END =&gt; self.dram.store(addr, size, value),
            _ =&gt; Err(Exception::StoreAMOAccessFault(addr)),
        }
    }
}
</code></pre>
<h3 id="4-cpu-api"><a class="header" href="#4-cpu-api">4. CPU API</a></h3>
<p>CPU loads and stores data through the bus connected to it. Note that our CPU will start execution at address DRAM_BASE from now on.</p>
<p>现在 CPU 不直接读写内存，而是通过向总线发指令来读写内存。现在我们的 CPU 将会从 DRAM_BASE 处开始执行。</p>
<p class="filename">cpu.rs</p>
<pre><code class="language-rs">impl Cpu {
    pub fn new(code: Vec&lt;u8&gt;) -&gt; Self {
        let mut regs = [0; 32];
        regs[2] = DRAM_END;
        let bus = Bus::new(code);
        Self {regs, pc: DRAM_BASE, bus}
    }

    /// Load a value from a dram.
    pub fn load(&amp;mut self, addr: u64, size: u64) -&gt; Result&lt;u64, Exception&gt; {
        self.bus.load(addr, size)
    }

    /// Store a value to a dram.
    pub fn store(&amp;mut self, addr: u64, size: u64, value: u64) -&gt; Result&lt;(), Exception&gt; {
        self.bus.store(addr, size, value)
    }

    /// Get an instruction from the dram.
    pub fn fetch(&amp;mut self) -&gt; Result&lt;u64, Exception&gt; {
        self.bus.load(self.pc, 32)
    } 
}
</code></pre>
<p>Now, we have finished code refactoring. To run the example in last chapter, we have to modify <code>main.rs</code>. You may want to refer the code in according folder.</p>
<p>至此，我们已经完成将内存剥离 CPU 的重构工作。我们需要对<code>main.rs</code>进一步修改，以便成功运行上一节的汇编程序。你可能想参考一下对应文件夹下的代码。</p>
<h3 id="5-return-new-pc-value"><a class="header" href="#5-return-new-pc-value">5. Return new PC value</a></h3>
<p>Recall that, the final stage of a five-stage pipeline introduced in last chapter is <code>Write Back</code>. In this stage, the address of next instruction is written into the PC register. We will imitate such a behaviour by returning a new pc value from the <code>execute</code> function. </p>
<p>We need to do such a change because we are going to support more instructions, including branch instructions, which decides the next PC value according to the condition. We can not simply add 4 get the next PC value right now.</p>
<p>We change our <code>execute</code> function as following:</p>
<p>回顾上一节介绍的五阶段流水线，最后一个阶段是写回。在这个阶段，新的 PC 值会被写回 PC 寄存器。我们通过让 <code>execute</code> 函数返回一个新的 PC 值来模拟这一行为。之所以要这么做，是因为我们准备支持更多的指令，其中包括分支跳转指令。这些指令会改变 PC 的值。因此，我们无法通过原 PC 值加 4 来得到新的 PC 值。
新的 <code>execute</code> 定义如下：</p>
<pre><code class="language-rs">impl Cpu {
    // ...
    pub fn execute(&amp;mut self, inst: u64) -&gt; Result&lt;u64, Exception&gt; { 
        //... 
    }
}
</code></pre>
<p>Besides, we update PC register using the value returned from <code>execute</code> in <code>main.rs</code>:</p>
<p>同时，在<code>main.rs</code>，我们用新的 execute 的返回值来更新 PC 寄存器。</p>
<pre><code class="language-rs">fn main() {
    // ...
    loop {
        let inst = match cpu.fetch() {
            Ok(inst) =&gt; inst,
            Err(e) =&gt; { break; }
        };

        match cpu.execute(inst) {
            Ok(new_pc) =&gt; cpu.pc = new_pc,
            Err(e) =&gt; { break; }
        };
    }
}
</code></pre>
<h3 id="6-support-new-instructions"><a class="header" href="#6-support-new-instructions">6. Support new instructions</a></h3>
<p>We will support following instructions in this chapter.</p>
<p>这一节我们将支持以下指令</p>
<p><img src="./images/rv32-inst.png" alt="rv32" /></p>
<p class="comment">Picture from original author</p>
<p><img src="./images/rv64-inst.png" alt="rv64" /></p>
<p class="comment">Picture from original author</p>
<p>It is impractical to explain every instruction here. <code>RISC-V reader</code> is a helpful reference if you want to implement every instruction by yourself. In fact, I almost copy the code from <a href="https://github.com/d0iasm">Asami</a>, the original author :).  Nevertheless, I have provided a test framework (see below) and you are really encouraged to implement the instruction by yourself.</p>
<p>在教程中逐个解释逐个实现是不切实际的。如果你想自己一个个实现，RISC-V Reader 附录的指令说明会是一个不错的参考。实际上，我基本直接复制了<a href="https://github.com/d0iasm">原作者</a>的代码。尽管如此，我写了一个测试框架（在后文），可以帮助你验证自己的实现。</p>
<h3 id="7-testing"><a class="header" href="#7-testing">7. Testing</a></h3>
<p>We need to add some tests to ensure our implementation is correct. In last chapter, we generate pure RISC-V binary by <code>clang</code> and <code>llvm-objcopy</code>. We will make the following procedure automatically to ease the testing of our code. </p>
<p>我们需要对指令的解释做单元测试，以便我们排查 BUG。在上一节，我们通过<code>clang</code>，<code>llvm-objcopy</code>来生成二进制代码。现在我们将以下过程自动化以便于我们在代码中添加测试。</p>
<pre><code class="language-bash">clang -S simple.c -nostdlib -march=rv64i -mabi=lp64 -mno-relax
clang -Wl,-Ttext=0x0 -nostdlib -march=rv64i -mabi=lp64 -mno-relax -o simple simple.s
llvm-objcopy -O binary simple simple.bin
</code></pre>
<p>The first command generates the assembly code, then the second command generates a binary file in ELF format. Finally, the third command remove the ELF header and a RISC-V pure binary is generated. Implementation is as follow:</p>
<p>其中第一行从C代码中生成汇编代码，第二行编译成了一个ELF格式的二进制文件，第三行去掉了ELF格式，只保存了其中的二进制代码。我们分别实现如下：</p>
<p class="filename">cpu.rs</p>
<pre><code class="language-rs">#[cfg(test)]
mod test {
    use std::fs::File;
    use std::io::{Write, Read};
    use std::process::Command;
    use super::*;

  fn generate_rv_assembly(c_src: &amp;str) {
        let cc = &quot;clang&quot;;
        let output = Command::new(cc).arg(&quot;-S&quot;)
                            .arg(c_src)
                            .arg(&quot;-nostdlib&quot;)
                            .arg(&quot;-march=rv64g&quot;)
                            .arg(&quot;-mabi=lp64&quot;)
                            .arg(&quot;--target=riscv64&quot;)
                            .arg(&quot;-mno-relax&quot;)
                            .output()
                            .expect(&quot;Failed to generate rv assembly&quot;);
        println!(&quot;{}&quot;, String::from_utf8_lossy(&amp;output.stderr));
    }

    fn generate_rv_obj(assembly: &amp;str) {
        let cc = &quot;clang&quot;;
        let pieces: Vec&lt;&amp;str&gt; = assembly.split(&quot;.&quot;).collect();
        let output = Command::new(cc).arg(&quot;-Wl,-Ttext=0x0&quot;)
                            .arg(&quot;-nostdlib&quot;)
                            .arg(&quot;-march=rv64g&quot;)
                            .arg(&quot;-mabi=lp64&quot;)
                            .arg(&quot;--target=riscv64&quot;)
                            .arg(&quot;-mno-relax&quot;)
                            .arg(&quot;-o&quot;)
                            .arg(&amp;pieces[0])
                            .arg(assembly)
                            .output()
                            .expect(&quot;Failed to generate rv object&quot;);
        println!(&quot;{}&quot;, String::from_utf8_lossy(&amp;output.stderr));
    }

    fn generate_rv_binary(obj: &amp;str) {
        let objcopy = &quot;llvm-objcopy&quot;;
        let output = Command::new(objcopy).arg(&quot;-O&quot;)
                                .arg(&quot;binary&quot;)
                                .arg(obj)
                                .arg(obj.to_owned() + &quot;.bin&quot;)
                                .output()
                                .expect(&quot;Failed to generate rv binary&quot;);
        println!(&quot;{}&quot;, String::from_utf8_lossy(&amp;output.stderr));
    }
}
</code></pre>
<p>Aimed with the auxiliary function above, we can let the CPU running up. 有了以上辅助函数之后，我们可以让 CPU 跑起来。</p>
<p class="filename">cpu.rs</p>
<pre><code class="language-rs">mod test {
    // ...
       fn rv_helper(code: &amp;str, testname: &amp;str, n_clock: usize) -&gt; Result&lt;Cpu, std::io::Error&gt; {
        let filename = testname.to_owned() + &quot;.s&quot;;
        let mut file = File::create(&amp;filename)?;
        file.write(&amp;code.as_bytes())?;
        generate_rv_obj(&amp;filename);
        generate_rv_binary(testname);
        let mut file_bin = File::open(testname.to_owned() + &quot;.bin&quot;)?;
        let mut code = Vec::new();
        file_bin.read_to_end(&amp;mut code)?;
        let mut cpu = Cpu::new(code);

        for _i in 0..n_clock {
            let inst = match cpu.fetch() {
                Ok(inst) =&gt; inst,
                Err(_err) =&gt; break,
            };
            match cpu.execute(inst) {
                Ok(new_pc) =&gt; cpu.pc = new_pc,
                Err(err) =&gt; println!(&quot;{}&quot;, err),
            };
        }

        return Ok(cpu);
    }
}
</code></pre>
<p>The code above writes the RISC-V assembly code into a file and generate a pure binary file. Then a CPU is created and execute for <code>n_clock</code>. Finally, the CPU is returned because we want to check its status.</p>
<p>Now, we can add a simple test for <code>addi</code>.</p>
<p>以上代码将 Riscv 汇编代码写入文件，并生成相应的二进制代码文件，然后创建一个 CPU 进行执行，最终返回该 CPU 实例。</p>
<p>现在，我们对<code>addi</code>添加一个简单的测试。</p>
<p class="filename">cpu.rs</p>
<pre><code class="language-rs">mod test {
    // ...
    #[test]
    fn test_addi() {
        let code = &quot;addi x31, x0, 42&quot;;
        match rv_helper(code, &quot;test_addi&quot;, 1) {
            Ok(cpu) =&gt; assert_eq!(cpu.regs[31], 42),
            Err(e) =&gt; { println!(&quot;error: {}&quot;, e); assert!(false); }
        }
    }
}
</code></pre>
<p>Running the test by 执行测试</p>
<pre><code class="language-sh">cargo test
</code></pre>
<h3 id="8-macro-riscv_test-for-easier-testing"><a class="header" href="#8-macro-riscv_test-for-easier-testing">8. Macro <code>riscv_test</code> for easier testing</a></h3>
<p>We use the following macro to abstract the testing procedure.</p>
<p>以下宏用于简化测试过程。关于宏，我以前在<a href="https://zhuanlan.zhihu.com/p/260707957">一篇博文</a>中写过一段简短的解释。故不赘述。</p>
<p class="filename">cpu.rs</p>
<pre><code class="language-rs">mod test {
    // ...
    macro_rules! riscv_test {
        ( $code:expr, $name:expr, $clock:expr, $($real:expr =&gt; $expect:expr),* ) =&gt; {
            match rv_helper($code, $name, $clock) {
                Ok(cpu) =&gt; { 
                    $(assert_eq!(cpu.reg($real), $expect);)*
                }
                Err(e) =&gt; { println!(&quot;error: {}&quot;, e); assert!(false); }
            } 
        };
    }
}
</code></pre>
<p>We need another function for easier register lookup. 我们需要另一个函数来方便我们查看寄存器的值。</p>
<pre><code class="language-rs">impl Cpu {
    // ...
    pub fn reg(&amp;self, r: &amp;str) -&gt; u64 {
        match RVABI.iter().position(|&amp;x| x == r) {
            Some(i) =&gt; self.regs[i],
            None =&gt; match r {
                &quot;pc&quot; =&gt; self.pc,
                &quot;fp&quot; =&gt; self.reg(&quot;s0&quot;),
                r if r.starts_with(&quot;x&quot;) =&gt; {
                    if let Ok(i) = r[1..].parse::&lt;usize&gt;() {
                        if i &lt;= 31 { return self.regs[i]; }
                        panic!(&quot;Invalid register {}&quot;, r);
                    }
                    panic!(&quot;Invalid register {}&quot;, r);
                }
                _ =&gt; panic!(&quot;Invalid register {}&quot;, r),
            }
        }
    }
}
</code></pre>
<p>With the <code>riscv_test</code> macro and <code>reg</code> function, we can simplify the test as follow:</p>
<p>有了 riscv_test 宏以及 reg 函数，以上的测试可以简化成这样：</p>
<pre><code class="language-rs">mod test {
    //...
    #[test]
    fn test_addi() {
        let code = &quot;addi x31, x0, 42&quot;;
        riscv_test!(code, &quot;test_addi&quot;, 1, &quot;x31&quot; =&gt; 42);
    }
}
</code></pre>
<h3 id="9-conclusion"><a class="header" href="#9-conclusion">9. Conclusion</a></h3>
<p>We have performed code refactoring to the CPU structure by using bus to connect the CPU and DRAM. We will add more devices on bus. Besides, we imitate the <code>Write Back</code> stage by returning a new PC value from <code>execute</code>. We also support more instructions and design a test framework to ease testing. On next chapter, we will add the <code>Control Status Register</code> to CPU and support corresponding instruction.</p>
<p>我们重构了 CPU 的结构，总线连接了 CPU 和内存。后续我们还会添加更多的设备到总线上。同时，我们模拟了写回阶段，<code>execute</code>函数返回一个新的PC值用于PC寄存器的更新。此外，我们实现了一个测试框架，便于及时验证我们的实现。在下一节中，我们将添加对控制状态寄存器（Control Status Register）的读写支持。</p>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="v1-CPU-Adder.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next" href="v3-CSR.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="v1-CPU-Adder.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next" href="v3-CSR.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>

        <!-- Livereload script (if served using the cli tool) -->
        <script type="text/javascript">
            const wsProtocol = location.protocol === 'https:' ? 'wss:' : 'ws:';
            const wsAddress = wsProtocol + "//" + location.host + "/" + "__livereload";
            const socket = new WebSocket(wsAddress);
            socket.onmessage = function (event) {
                if (event.data === "reload") {
                    socket.close();
                    location.reload();
                }
            };

            window.onbeforeunload = function() {
                socket.close();
            }
        </script>



        <script type="text/javascript">
            window.playground_copyable = true;
        </script>


        <script src="elasticlunr.min.js" type="text/javascript" charset="utf-8"></script>
        <script src="mark.min.js" type="text/javascript" charset="utf-8"></script>
        <script src="searcher.js" type="text/javascript" charset="utf-8"></script>

        <script src="clipboard.min.js" type="text/javascript" charset="utf-8"></script>
        <script src="highlight.js" type="text/javascript" charset="utf-8"></script>
        <script src="book.js" type="text/javascript" charset="utf-8"></script>

        <!-- Custom JS scripts -->


    </body>
</html>
