_svd: ../svd/stm32l0x1.svd

_modify:
  Flash:
    name: FLASH
  SYSCFG_COMP:
    name: SYSCFG

ADC:
  CFGR1:
    _modify:
      AUTDLY:
        name: WAIT
  SMPR:
    _modify:
      SMPR:
        name: SMP
  CCR:
    # VLCDEN is only available on l0x1 and l0x3
    VLCDEN:
      Disabled: [0, "VLCD reading circuitry disabled"]
      Enabled: [1, "VLCD reading circuitry enabled"]

AES:
  _include:
    - patches/aes/fields.yaml
    - ../peripherals/aes/v1.yaml

FLASH:
  _modify:
    OBR:
      name: OPTR
  ACR:
    _modify:
      DESAB_BUF:
        name: DISAB_BUF
  PECR:
    _modify:
      FTDW:
        name: FIX
  OPTR:
    _modify:
      SPRMOD:
        name: WPRMOD
      RDPRT:
        name: RDPROT

"SPI?,I2S?":
  _include:
    - patches/16bit.yaml
    - patches/spi/dr8.yaml
  SR:
    _modify:
      TIFRFE:
        name: FRE

RCC:
  _modify:
    CICR:
      access: write-only
  CR:
    _modify:
      CSSLSEON:
        name: CSSHSEON
  APB1RSTR:
    _modify:
      I2C3:
        name: I2C3RST
  CCIPR:
    _merge:
      - "LPTIM1SEL*"
      - "I2C3SEL*"
      - "I2C1SEL*"
      - "LPUART1SEL*"
      - "USART2SEL*"
      - "USART1SEL*"
  CSR:
    _modify:
      LPWRSTF:
        name: LPWRRSTF
    _delete:
      - LSIIWDGLP
  AHBSMENR:
    _modify:
      CRYPTSMEN:
        name: CRYPSMEN
  APB1ENR:
    _modify:
      TIM3EN:
        bitOffset: 1

SYSCFG:
  _modify:
    COMP1_CTRL:
      name: COMP1_CSR
    COMP2_CTRL:
      name: COMP2_CSR

PWR:
  CR:
    # LPDS only exists in the L0x1 family
    LPDS:
      MAIN_MODE:
        [0, "Voltage regulator in Main mode during Deepsleep mode (Stop mode)"]
      LOW_POWER_MODE:
        [
          1,
          "Voltage regulator switches to low-power mode when the CPU enters Deepsleep mode (Stop mode)",
        ]

IWDG:
  _include:
    - patches/16bit.yaml
    - ../peripherals/iwdg/iwdg_with_WINR.yaml

WWDG:
  _include:
    - patches/16bit.yaml
    - ../peripherals/wwdg/wwdg.yaml

_include:
  - ./patches/flash/l0.yaml
  - ./patches/firewall/l0.yaml
  - ./patches/pwr/l0_mode.yaml
  - ./patches/pwr/l0_wakeup.yaml
  - ./patches/rtc/l0.yaml
  - ./patches/syscfg/l0_cfgr.yaml
  - ./patches/nvic/l0_prio_bits.yaml
  - ./patches/usart/merge_CR1_DEATx_fields.yaml
  - ./patches/usart/merge_CR2_ADDx_fields.yaml
  - ./patches/usart/merge_CR2_ABRMODx_fields.yaml
  - ./patches/usart/merge_CR1_DEDTx_fields.yaml
  - ./patches/usart/merge_LPUART_CR1_DEATx_fields.yaml
  - ./patches/usart/merge_LPUART_CR1_DEDTx_fields.yaml
  - ./patches/usart/rename_LPUART_CR2_DATAINV_field.yaml
  - ./patches/usart/merge_LPUART_CR2_ADDx_fields.yaml
  - ./patches/usart/rename_CR2_DATAINV_field.yaml
  - ./patches/usart/merge_BRR_fields.yaml
  - ./patches/remove_l0_mpu.yaml
  - ./patches/remove_l0_scb.yaml
  - ./patches/remove_l0_stk.yaml
  - ../peripherals/adc/adc_l0.yaml
  - patches/crc/crc_rename_init.yaml
  - patches/crc/crc_rename_pol.yaml
  - ../peripherals/crc/crc_advanced.yaml
  - ../peripherals/crc/crc_idr_8bit.yaml
  - ../peripherals/crc/crc_pol.yaml
  - ../peripherals/dbg/dbg_l0.yaml
  - ../peripherals/dma/dma_v1_with_remapping.yaml
  - collect/dma/v1.yaml
  - ../peripherals/exti/exti.yaml
  - ../peripherals/flash/flash_l0.yaml
  - ../peripherals/fw/fw_l0_l4.yaml
  - ../peripherals/gpio/gpio_g0_l0.yaml
  - collect/gpio/v2r.yaml
  - ../peripherals/i2c/i2c_v2.yaml
  - ../peripherals/lptim/lptim_v1.yaml
  - ../peripherals/nvic/nvic_v1.yaml
  - ../peripherals/pwr/pwr_l0.yaml
  - ../peripherals/rcc/rcc_l0_l1_common.yaml
  - ../peripherals/rcc/rcc_l0.yaml
  - ../peripherals/rtc/rtc_common.yaml
  - ../peripherals/rtc/rtc_l0.yaml
  - patches/rtc/alarm.yaml
  - collect/rtc/alarm.yaml
  - collect/rtc/bkpr.yaml
  - ../peripherals/spi/spi_l0.yaml
  - ../peripherals/syscfg/syscfg_l0.yaml
  - patches/tim/l0.yaml
  - patches/tim/common.yaml
  - ../peripherals/tim/tim_basic.yaml
  - ../peripherals/tim/tim_l0.yaml
  - ../peripherals/tim/tim2345_16bit.yaml
  - ../peripherals/tim/tim6.yaml
  - ../peripherals/tim/v1/ccm.yaml
  - collect/tim/ccr.yaml
  - ../peripherals/usart/lpuart_v2A.yaml
  - ../peripherals/usart/usart_v2B1.yaml
