{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638305721775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638305721784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 30 23:55:21 2021 " "Processing started: Tue Nov 30 23:55:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638305721784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305721784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task2 -c task2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task2 -c task2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305721784 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638305722598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638305722599 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sys_array_fetcher.sv(80) " "Verilog HDL information at sys_array_fetcher.sv(80): always construct contains both blocking and non-blocking assignments" {  } { { "source/sys_array_fetcher.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638305735840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sys_array_fetcher.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/sys_array_fetcher.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_array_fetcher " "Found entity 1: sys_array_fetcher" {  } { { "source/sys_array_fetcher.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305735842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305735842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sys_array_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/sys_array_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_array_basic " "Found entity 1: sys_array_basic" {  } { { "source/sys_array_basic.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_basic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305735846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305735846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305735850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305735850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sys_array_cell.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/sys_array_cell.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_array_cell " "Found entity 1: sys_array_cell" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305735855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305735855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "source/shift_reg.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/shift_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305735859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305735859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/seg7_tohex.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/seg7_tohex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_tohex " "Found entity 1: seg7_tohex" {  } { { "source/seg7_tohex.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/seg7_tohex.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305735863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305735863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "source/clock_divider.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/clock_divider.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305735866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305735866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/data_to_segments.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/data_to_segments.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_to_segments " "Found entity 1: data_to_segments" {  } { { "source/data_to_segments.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/data_to_segments.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305735870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305735870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/read_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/read_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_data " "Found entity 1: read_data" {  } { { "source/read_data.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/read_data.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305735874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305735874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/button_debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/button_debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "source/button_debouncer.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/button_debouncer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305735877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305735877 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hex_connector top.sv(23) " "Verilog HDL Implicit Net warning at top.sv(23): created implicit net for \"hex_connector\"" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305735878 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638305736172 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex_connector top.sv(23) " "Verilog HDL or VHDL warning at top.sv(23): object \"hex_connector\" assigned a value but never read" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638305736174 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 1 top.sv(23) " "Verilog HDL assignment warning at top.sv(23): truncated value with size 64 to match size of target (1)" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638305736174 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 top.sv(105) " "Verilog HDL assignment warning at top.sv(105): truncated value with size 32 to match size of target (2)" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638305736174 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 top.sv(108) " "Verilog HDL assignment warning at top.sv(108): truncated value with size 32 to match size of target (2)" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638305736174 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "buzzer top.sv(12) " "Output port \"buzzer\" at top.sv(12) has no driver" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638305736175 "|top"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "input_data_b " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"input_data_b\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305736175 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "input_data_a " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"input_data_a\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305736175 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "out_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"out_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305736175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_data read_data:rd1 " "Elaborating entity \"read_data\" for hierarchy \"read_data:rd1\"" {  } { { "source/top.sv" "rd1" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305736175 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_rom_w " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_rom_w\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305736177 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_rom_b " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_rom_b\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305736178 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rom_wire_w " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rom_wire_w\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305736178 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rom_wire_b " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rom_wire_b\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305736178 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_rom_w " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_rom_w\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305736178 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_rom_b " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_rom_b\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305736178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:cd1 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:cd1\"" {  } { { "source/top.sv" "cd1" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305736180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_array_fetcher sys_array_fetcher:fetching_unit " "Elaborating entity \"sys_array_fetcher\" for hierarchy \"sys_array_fetcher:fetching_unit\"" {  } { { "source/top.sv" "fetching_unit" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305736182 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "empty_wire_reads 0 sys_array_fetcher.sv(30) " "Net \"empty_wire_reads\" at sys_array_fetcher.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "source/sys_array_fetcher.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638305736191 "|top|sys_array_fetcher:fetching_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "empty_wire_writes 0 sys_array_fetcher.sv(32) " "Net \"empty_wire_writes\" at sys_array_fetcher.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "source/sys_array_fetcher.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638305736191 "|top|sys_array_fetcher:fetching_unit"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "input_data_b " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"input_data_b\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305736203 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "input_data_w " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"input_data_w\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305736203 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "out_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"out_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305736203 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "empty_wire2_reads " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"empty_wire2_reads\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305736203 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "empty_wire_writes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"empty_wire_writes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305736203 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "output_wire " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"output_wire\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305736203 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "input_data_b " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"input_data_b\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305736204 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "input_data_w " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"input_data_w\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305736204 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "out_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"out_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305736204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg sys_array_fetcher:fetching_unit\|shift_reg:generate_reads_shift_reg\[0\].reads " "Elaborating entity \"shift_reg\" for hierarchy \"sys_array_fetcher:fetching_unit\|shift_reg:generate_reads_shift_reg\[0\].reads\"" {  } { { "source/sys_array_fetcher.sv" "generate_reads_shift_reg\[0\].reads" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305736220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg sys_array_fetcher:fetching_unit\|shift_reg:generate_writes_shift_reg\[0\].writes " "Elaborating entity \"shift_reg\" for hierarchy \"sys_array_fetcher:fetching_unit\|shift_reg:generate_writes_shift_reg\[0\].writes\"" {  } { { "source/sys_array_fetcher.sv" "generate_writes_shift_reg\[0\].writes" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305736227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_array_basic sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array " "Elaborating entity \"sys_array_basic\" for hierarchy \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\"" {  } { { "source/sys_array_fetcher.sv" "systolic_array" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305736232 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305736235 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp_output_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp_output_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305736235 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "propagate_module " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"propagate_module\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305736235 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638305736235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_array_cell sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[0\].cell_inst " "Elaborating entity \"sys_array_cell\" for hierarchy \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[0\].cell_inst\"" {  } { { "source/sys_array_basic.sv" "generate_array_proc\[0\].generate_array_proc2\[0\].cell_inst" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_basic.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305736236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_to_segments data_to_segments:ds1 " "Elaborating entity \"data_to_segments\" for hierarchy \"data_to_segments:ds1\"" {  } { { "source/top.sv" "ds1" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305736249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_tohex data_to_segments:ds1\|seg7_tohex:sh1 " "Elaborating entity \"seg7_tohex\" for hierarchy \"data_to_segments:ds1\|seg7_tohex:sh1\"" {  } { { "source/data_to_segments.sv" "sh1" { Text "D:/GitHub/systolic_array/task 2_full/source/data_to_segments.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305736251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider data_to_segments:ds1\|clock_divider:cd1 " "Elaborating entity \"clock_divider\" for hierarchy \"data_to_segments:ds1\|clock_divider:cd1\"" {  } { { "source/data_to_segments.sv" "cd1" { Text "D:/GitHub/systolic_array/task 2_full/source/data_to_segments.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305736254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:deb1 " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:deb1\"" {  } { { "source/top.sv" "deb1" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305736256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 button_debouncer.sv(36) " "Verilog HDL assignment warning at button_debouncer.sv(36): truncated value with size 32 to match size of target (16)" {  } { { "source/button_debouncer.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/button_debouncer.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638305736257 "|top|read_data:rd1|button_debouncer:deb1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|Mult0\"" {  } { { "source/sys_array_cell.sv" "Mult0" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638305736991 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|Mult0\"" {  } { { "source/sys_array_cell.sv" "Mult0" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638305736991 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|Mult0\"" {  } { { "source/sys_array_cell.sv" "Mult0" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638305736991 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[3\].cell_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[3\].cell_inst\|Mult0\"" {  } { { "source/sys_array_cell.sv" "Mult0" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638305736991 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[2\].cell_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[2\].cell_inst\|Mult0\"" {  } { { "source/sys_array_cell.sv" "Mult0" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638305736991 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[2\].cell_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[2\].cell_inst\|Mult0\"" {  } { { "source/sys_array_cell.sv" "Mult0" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638305736991 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|Mult0\"" {  } { { "source/sys_array_cell.sv" "Mult0" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638305736991 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1638305736991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\"" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305737060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737060 ""}  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638305737060 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305737174 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305737211 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305737271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jbh " "Found entity 1: add_sub_jbh" {  } { { "db/add_sub_jbh.tdf" "" { Text "D:/GitHub/systolic_array/task 2_full/db/add_sub_jbh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305737368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305737368 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305737377 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305737389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kbh " "Found entity 1: add_sub_kbh" {  } { { "db/add_sub_kbh.tdf" "" { Text "D:/GitHub/systolic_array/task 2_full/db/add_sub_kbh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305737446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305737446 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305737479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\"" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305737490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737490 ""}  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638305737490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j8t " "Found entity 1: mult_j8t" {  } { { "db/mult_j8t.tdf" "" { Text "D:/GitHub/systolic_array/task 2_full/db/mult_j8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305737544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305737544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\"" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305737559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 5 " "Parameter \"LPM_WIDTHP\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 5 " "Parameter \"LPM_WIDTHR\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737559 ""}  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638305737559 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305737565 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305737575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305737583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ibh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ibh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ibh " "Found entity 1: add_sub_ibh" {  } { { "db/add_sub_ibh.tdf" "" { Text "D:/GitHub/systolic_array/task 2_full/db/add_sub_ibh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638305737642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305737642 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305737650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\"" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305737660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737660 ""}  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638305737660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[2\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[2\].cell_inst\|lpm_mult:Mult0\"" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305737720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[2\].cell_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[2\].cell_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737720 ""}  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638305737720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[2\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[2\].cell_inst\|lpm_mult:Mult0\"" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305737785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[2\].cell_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[2\].cell_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 5 " "Parameter \"LPM_WIDTHP\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 5 " "Parameter \"LPM_WIDTHR\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737785 ""}  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638305737785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\"" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305737847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 6 " "Parameter \"LPM_WIDTHP\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 6 " "Parameter \"LPM_WIDTHR\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638305737847 ""}  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638305737847 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305737853 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305737862 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305737871 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305737882 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/GitHub/systolic_array/task 2_full/db/mult_j8t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } } { "source/sys_array_basic.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_basic.sv" 77 0 0 } } { "source/sys_array_fetcher.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 78 0 0 } } { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638305737912 "|top|sys_array_fetcher:fetching_unit|sys_array_basic:systolic_array|sys_array_cell:generate_array_proc[1].generate_array_proc2[4].cell_inst|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1638305737912 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1638305737912 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le4a\[5\] " "Synthesized away node \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le4a\[5\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/GitHub/systolic_array/task 2_full/db/mult_j8t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } } { "source/sys_array_basic.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_basic.sv" 77 0 0 } } { "source/sys_array_fetcher.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 78 0 0 } } { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638305737913 "|top|sys_array_fetcher:fetching_unit|sys_array_basic:systolic_array|sys_array_cell:generate_array_proc[1].generate_array_proc2[4].cell_inst|lpm_mult:Mult0|mult_j8t:auto_generated|le4a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[3\] " "Synthesized away node \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[3\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/GitHub/systolic_array/task 2_full/db/mult_j8t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 28 -1 0 } } { "source/sys_array_basic.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_basic.sv" 77 0 0 } } { "source/sys_array_fetcher.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 78 0 0 } } { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638305737913 "|top|sys_array_fetcher:fetching_unit|sys_array_basic:systolic_array|sys_array_cell:generate_array_proc[1].generate_array_proc2[4].cell_inst|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[3]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1638305737913 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1638305737913 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "40 " "Ignored 40 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1638305738145 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "36 " "Ignored 36 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1638305738145 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1638305738145 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "buzzer GND " "Pin \"buzzer\" is stuck at GND" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638305738273 "|top|buzzer"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[7\] VCC " "Pin \"segment\[7\]\" is stuck at VCC" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638305738273 "|top|segment[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638305738273 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638305738379 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|op_1~6 " "Logic cell \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|op_1~6\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638305738934 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|op_1~8 " "Logic cell \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|op_1~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638305738934 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1638305738934 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/systolic_array/task 2_full/output_files/task2.map.smsg " "Generated suppressed messages file D:/GitHub/systolic_array/task 2_full/output_files/task2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305738988 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638305739197 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638305739197 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "655 " "Implemented 655 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638305739314 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638305739314 ""} { "Info" "ICUT_CUT_TM_LCELLS" "633 " "Implemented 633 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638305739314 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638305739314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638305739345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 30 23:55:39 2021 " "Processing ended: Tue Nov 30 23:55:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638305739345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638305739345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638305739345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638305739345 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1638305741029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638305741042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 30 23:55:40 2021 " "Processing started: Tue Nov 30 23:55:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638305741042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1638305741042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off task2 -c task2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off task2 -c task2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1638305741042 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1638305741293 ""}
{ "Info" "0" "" "Project  = task2" {  } {  } 0 0 "Project  = task2" 0 0 "Fitter" 0 0 1638305741294 ""}
{ "Info" "0" "" "Revision = task2" {  } {  } 0 0 "Revision = task2" 0 0 "Fitter" 0 0 1638305741294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1638305741481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1638305741481 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "task2 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"task2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1638305741500 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638305741637 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638305741637 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1638305741780 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1638305741790 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638305742106 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638305742106 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638305742106 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1638305742106 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub/systolic_array/task 2_full/" { { 0 { 0 ""} 0 1416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638305742111 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub/systolic_array/task 2_full/" { { 0 { 0 ""} 0 1418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638305742111 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub/systolic_array/task 2_full/" { { 0 { 0 ""} 0 1420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638305742111 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub/systolic_array/task 2_full/" { { 0 { 0 ""} 0 1422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638305742111 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub/systolic_array/task 2_full/" { { 0 { 0 ""} 0 1424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638305742111 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1638305742111 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1638305742114 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "task2.sdc " "Synopsys Design Constraints File file not found: 'task2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1638305742619 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1638305742620 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1638305742628 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1638305742628 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1638305742629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638305742675 ""}  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/systolic_array/task 2_full/" { { 0 { 0 ""} 0 1411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638305742675 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:cd1\|cnt\[24\]  " "Automatically promoted node clock_divider:cd1\|cnt\[24\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638305742675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:cd1\|cnt\[24\]~55 " "Destination node clock_divider:cd1\|cnt\[24\]~55" {  } { { "source/clock_divider.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/clock_divider.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/systolic_array/task 2_full/" { { 0 { 0 ""} 0 639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638305742675 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638305742675 ""}  } { { "source/clock_divider.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/clock_divider.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/systolic_array/task 2_full/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638305742675 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "button_debouncer:deb1\|sw_down_o  " "Automatically promoted node button_debouncer:deb1\|sw_down_o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638305742675 ""}  } { { "source/button_debouncer.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/button_debouncer.sv" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/systolic_array/task 2_full/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638305742675 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\]  " "Automatically promoted node data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638305742675 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\]~46 " "Destination node data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\]~46" {  } { { "source/clock_divider.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/clock_divider.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/systolic_array/task 2_full/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638305742675 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638305742675 ""}  } { { "source/clock_divider.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/clock_divider.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/systolic_array/task 2_full/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638305742675 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1638305743012 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638305743013 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638305743013 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638305743015 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638305743016 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1638305743018 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1638305743018 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1638305743019 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1638305743054 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1638305743055 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1638305743055 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638305743086 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1638305743092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1638305743586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638305743742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1638305743760 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1638305747241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638305747241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1638305747660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/GitHub/systolic_array/task 2_full/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1638305748627 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1638305748627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1638305749609 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1638305749609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638305749614 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.19 " "Total time spent on timing analysis during the Fitter is 1.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1638305749803 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638305749812 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638305749996 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638305749996 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638305750217 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638305750764 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/systolic_array/task 2_full/output_files/task2.fit.smsg " "Generated suppressed messages file D:/GitHub/systolic_array/task 2_full/output_files/task2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1638305751145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5495 " "Peak virtual memory: 5495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638305751539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 30 23:55:51 2021 " "Processing ended: Tue Nov 30 23:55:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638305751539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638305751539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638305751539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1638305751539 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1638305752959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638305752968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 30 23:55:52 2021 " "Processing started: Tue Nov 30 23:55:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638305752968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1638305752968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off task2 -c task2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off task2 -c task2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1638305752968 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1638305753407 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1638305753755 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1638305753775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638305754018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 30 23:55:54 2021 " "Processing ended: Tue Nov 30 23:55:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638305754018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638305754018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638305754018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1638305754018 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1638305754718 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1638305755398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638305755407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 30 23:55:55 2021 " "Processing started: Tue Nov 30 23:55:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638305755407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1638305755407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta task2 -c task2 " "Command: quartus_sta task2 -c task2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1638305755408 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1638305755647 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1638305756075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1638305756076 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638305756145 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638305756145 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "task2.sdc " "Synopsys Design Constraints File file not found: 'task2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1638305756345 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1638305756345 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:cd1\|cnt\[24\] clock_divider:cd1\|cnt\[24\] " "create_clock -period 1.000 -name clock_divider:cd1\|cnt\[24\] clock_divider:cd1\|cnt\[24\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638305756348 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638305756348 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button_debouncer:deb1\|sw_down_o button_debouncer:deb1\|sw_down_o " "create_clock -period 1.000 -name button_debouncer:deb1\|sw_down_o button_debouncer:deb1\|sw_down_o" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638305756348 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\] data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\] " "create_clock -period 1.000 -name data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\] data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638305756348 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638305756348 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1638305756353 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638305756354 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1638305756355 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1638305756363 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1638305756409 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638305756409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.320 " "Worst-case setup slack is -8.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305756411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305756411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.320            -849.180 clock_divider:cd1\|cnt\[24\]  " "   -8.320            -849.180 clock_divider:cd1\|cnt\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305756411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.897             -77.079 clk  " "   -2.897             -77.079 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305756411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225             -25.235 button_debouncer:deb1\|sw_down_o  " "   -2.225             -25.235 button_debouncer:deb1\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305756411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.173             -10.551 data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\]  " "   -2.173             -10.551 data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305756411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638305756411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.434 " "Worst-case hold slack is 0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305756416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305756416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 clock_divider:cd1\|cnt\[24\]  " "    0.434               0.000 clock_divider:cd1\|cnt\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305756416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 button_debouncer:deb1\|sw_down_o  " "    0.453               0.000 button_debouncer:deb1\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305756416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk  " "    0.453               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305756416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\]  " "    0.454               0.000 data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305756416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638305756416 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638305756421 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638305756426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305756430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305756430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -71.402 clk  " "   -3.000             -71.402 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305756430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -331.601 clock_divider:cd1\|cnt\[24\]  " "   -1.487            -331.601 clock_divider:cd1\|cnt\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305756430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -17.844 button_debouncer:deb1\|sw_down_o  " "   -1.487             -17.844 button_debouncer:deb1\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305756430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\]  " "   -1.487             -11.896 data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305756430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638305756430 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638305756584 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638305756584 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638305756595 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1638305756624 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1638305756900 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638305757003 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1638305757015 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638305757015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.728 " "Worst-case setup slack is -7.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.728            -777.980 clock_divider:cd1\|cnt\[24\]  " "   -7.728            -777.980 clock_divider:cd1\|cnt\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.498             -66.151 clk  " "   -2.498             -66.151 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.078             -23.560 button_debouncer:deb1\|sw_down_o  " "   -2.078             -23.560 button_debouncer:deb1\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.952              -9.216 data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\]  " "   -1.952              -9.216 data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638305757020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.383 " "Worst-case hold slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 clock_divider:cd1\|cnt\[24\]  " "    0.383               0.000 clock_divider:cd1\|cnt\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk  " "    0.402               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\]  " "    0.402               0.000 data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 button_debouncer:deb1\|sw_down_o  " "    0.403               0.000 button_debouncer:deb1\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638305757028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638305757033 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638305757038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -71.402 clk  " "   -3.000             -71.402 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -331.601 clock_divider:cd1\|cnt\[24\]  " "   -1.487            -331.601 clock_divider:cd1\|cnt\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -17.844 button_debouncer:deb1\|sw_down_o  " "   -1.487             -17.844 button_debouncer:deb1\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\]  " "   -1.487             -11.896 data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638305757042 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638305757142 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638305757142 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638305757150 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638305757286 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1638305757289 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638305757289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.976 " "Worst-case setup slack is -2.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.976            -251.346 clock_divider:cd1\|cnt\[24\]  " "   -2.976            -251.346 clock_divider:cd1\|cnt\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.698              -9.010 clk  " "   -0.698              -9.010 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419              -4.126 button_debouncer:deb1\|sw_down_o  " "   -0.419              -4.126 button_debouncer:deb1\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.339              -1.117 data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\]  " "   -0.339              -1.117 data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638305757295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clock_divider:cd1\|cnt\[24\]  " "    0.179               0.000 clock_divider:cd1\|cnt\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 button_debouncer:deb1\|sw_down_o  " "    0.187               0.000 button_debouncer:deb1\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\]  " "    0.188               0.000 data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638305757303 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638305757310 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638305757316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.181 clk  " "   -3.000             -52.181 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -223.000 clock_divider:cd1\|cnt\[24\]  " "   -1.000            -223.000 clock_divider:cd1\|cnt\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 button_debouncer:deb1\|sw_down_o  " "   -1.000             -12.000 button_debouncer:deb1\|sw_down_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\]  " "   -1.000              -8.000 data_to_segments:ds1\|clock_divider:cd1\|cnt\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638305757321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638305757321 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638305757436 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638305757436 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638305757906 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638305757907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638305758030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 30 23:55:58 2021 " "Processing ended: Tue Nov 30 23:55:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638305758030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638305758030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638305758030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638305758030 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 30 s " "Quartus Prime Full Compilation was successful. 0 errors, 30 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638305758987 ""}
