Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/huatianzhou/vivado/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto c6fd199323124f13a87fde436d04f761 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cmp3simu_behav xil_defaultlib.cmp3simu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
WARNING: [XSIM 43-3447] Restricting number of parallel compilation jobs to 4 to avoid system resource limitations.
Compiling module xil_defaultlib.bitcmp
Compiling module xil_defaultlib.cmp3
Compiling module xil_defaultlib.cmp3simu
Compiling module xil_defaultlib.glbl
Built simulation snapshot cmp3simu_behav
