 
****************************************
Report : qor
Design : mycpu_top
Version: R-2020.09-SP4
Date   : Fri Jun 30 07:33:45 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              68.00
  Critical Path Length:          9.51
  Critical Path Slack:           0.00
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:        599
  Leaf Cell Count:              45791
  Buf/Inv Cell Count:            1093
  Buf Cell Count:                  74
  Inv Cell Count:                1019
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     30807
  Sequential Cell Count:        14984
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   575324.167736
  Noncombinational Area:
                        859581.690659
  Buf/Inv Area:           7836.998502
  Total Buffer Area:           991.27
  Total Inverter Area:        6845.73
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:           1434905.858394
  Design Area:         1434905.858394


  Design Rules
  -----------------------------------
  Total Number of Nets:         46163
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   16.35
  Logic Optimization:                 66.00
  Mapping Optimization:               83.79
  -----------------------------------------
  Overall Compile Time:              370.55
  Overall Compile Wall Clock Time:   389.61

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
