// license:BSD-3-Clause
// copyright-holders:Wilbert Pol
/*****************************************************************************
 *
 *   z80lle.cpp
 *   A low-level Zilog Z80 emulator based on:
 *   - MAME's HLE Z80 cpu core
 *   - Programming the Z80 by Rodnay Zaks
 *   - Goran Devic's Z80 blog posts at baltazarstudios.com
 *
 *
 *   TODO:
 *   - Double check WAIT, WAIT line is sampled on falling edge of T2
 *   - Implement the 2 start up cycles after a RESET
 *   - RETI: When should the daisy chain be notified?
 *   - Add support for interrupt modes 0 and 2
 *   - Group sub-instructions for readability and/or move code out into functions
 *   - These instructions are untested:
 *     - 76 / dd/fd 76 - HALT (leaving halt state is also untested)
 *     - f9 / dd/fd f9 - LD SP,HL
 *     - ed 40 - IN B,(C)
 *     - ed 47 - LD I,A
 *     - ed 48 - IN C,(C)
 *     - ed 4d - RETI
 *     - ed 4f - LD R,A
 *     - ed 50 - IN D,(C)
 *     - ed 57 - LD A,I
 *     - ed 58 - IN E,(C)
 *     - ed 60 - IN H,(C)
 *     - ed 68 - IN L,(C)
 *     - ed 70 - IN F,(C)
 *     - ed 78 - IN A,(C)
 *     - ed a2 - INI
 *     - ed aa - IND
 *     - ed b2 - INIR
 *     - ed ba - INDR
 *
 *   Simple improvements:
 *   - See if ALU_xxx and ALU_A sub instructions can be merged into the ALU_xxx sub instructions
 *
 *****************************************************************************/

#include "emu.h"
#include "debugger.h"
#include "z80lle.h"
#include "z80dasm.h"

#define VERBOSE             0

#define LOG(x)  do { if (VERBOSE) logerror x; } while (0)


bool z80lle_device::tables_initialised = false;

u8 z80lle_device::SZ[256];       /* zero and sign flags */
u8 z80lle_device::SZ_BIT[256];   /* zero, sign and parity/overflow (=zero) flags for BIT opcode */
u8 z80lle_device::SZP[256];      /* zero, sign and parity flags */
u8 z80lle_device::SZHV_inc[256]; /* zero, sign, half carry and overflow flags INC r8 */
u8 z80lle_device::SZHV_dec[256]; /* zero, sign, half carry and overflow flags DEC r8 */

u8 z80lle_device::SZHVC_add[2*256*256];
u8 z80lle_device::SZHVC_sub[2*256*256];


const u8 z80lle_device::jr_conditions[8][2] = {
	{ 0,  0  },  // always
	{ 0,  0  },  // always
	{ 0,  0  },  // always
	{ 0,  0  },  // always
	{ ZF, 0  },  // NZ
	{ ZF, ZF },  // Z
	{ CF, 0  },  // NC
	{ CF, CF }   // C
};


const u8 z80lle_device::jp_conditions[8][2] = {
	{ ZF, 0  },  // NZ
	{ ZF, ZF },  // Z
	{ CF, 0  },  // NC
	{ CF, CF },  // C
	{ PF, 0  },  // PO
	{ PF, PF },  // PE
	{ SF, 0  },  // P
	{ SF, SF }   // M
};


const u16 z80lle_device::insts[5 * 256 + 4][17] = {
	/*****************************************************/
	/* Regular instructions                              */
	/*****************************************************/

	// 00, 4 cycles, NOP
	{ END },

	// 01, 10 cycles, LD BC,nn
	//  5 T1 AB:1235 DB:--
	//  6 T2 AB:1235 DB:XX MREQ RD
	//  7 T3 AB:1235 DB:XX MREQ RD
	//  8 T1 AB:1236 DB:--
	//  9 T2 AB:1236 DB:YY MREQ RD
	// 10 T3 AB:1236 DB:YY MREQ RD
	{ PC_OUT_INC, READ_R16L, PC_OUT_INC, READ_R16H | END },

	// 02, 7 cycles, LD (BC),A
	//  5 T1 AB:5678 DB:--
	//  6 T2 AB:5678 DB:AA MREQ
	//  7 T3 AB:5678 DB:AA MREQ WR
	{ BC_WZ_OUT_INC, A_DB, WRITE | END },

	// 03, 6 cycles, INC BC
	//  5 T5 AB:1234 DB:--
	//  6 T6 AB:1234 DB:--
	{ INC_R16 | END },

	/* 04, 4 cycles, INC B */ { INC_R8 | END },
	/* 05, 4 cycles, DEC B */ { DEC_R8 | END },

	// 06, 7 cycles, LD B,n
	//  5 T1 AB:1235 DB:--
	//  6 T2 AB:1235 DB:nn MREQ RD
	//  7 T3 AB:1235 DB:nn MREQ RD
	{ PC_OUT_INC, READ_REGD | END },

	/* 07, 4 cycles, RLCA */ { RLCA | END },
	/* 08, 4 cycles, EX AF,AF' */ { EX_AF_AF | END },

	// 09, 11 cycles, ADD HL,BC
	//  5 T1 AB:1234 DB:--
	//  6 T2 AB:1234 DB:--
	//  7 T3 AB:1234 DB:--
	//  8 T4 AB:1234 DB:--
	//  9 T1 AB:1234 DB:--
	// 10 T2 AB:1234 DB:--
	// 11 T3 AB:1234 DB:--
	{ ADD16 | END },

	// 0a, 7 cycles, LD A,(BC)
	//  5 T1 AB:5678 DB:--
	//  6 T2 AB:5678 DB:XX MREQ RD
	//  7 T3 AB:5678 DN:XX MREQ RD
	{ BC_WZ_OUT_INC, READ_A | END },

	// 0b, 6 cycles, DEC BC
	//  5 T5 AB:1234 DB:--
	//  6 T6 AB:1234 DB:--
	{ DEC_R16 | END },

	/* 0c, 4 cycles, INC C */ { INC_R8 | END },
	/* 0d, 4 cycles, DEC C */ { DEC_R8 | END },

	// 0e, 7 cycles, LD C,n, see 06 for timing
	{ PC_OUT_INC, READ_REGD | END },

	/* 0f, 4 cycles, RRCA */ { RRCA | END },

	// 10, 8/13 cycles, DJNZ n
	//  5 T5 AB:1234 DB:--
	//  6 T1 AB:1235 DB:--
	//  7 T2 AB:1235 DB:nn MREQ RD
	//  8 T3 AB:1235 DB:nn MREQ RD
	//  9 T1 AB:1235 DB:-- *9-13 when jump taken
	// 10 T2 AB:1235 DB:--
	// 11 T3 AB:1235 DB:--
	// 12 T4 AB:1235 DB:--
	// 13 T5 AB:1235 DB:--
	{ X, PC_OUT_INC, READ, DJNZ | END },

	/* 11, 10 cycles, LD DE,nn, see 01 for timing */
	{ PC_OUT_INC, READ_R16L, PC_OUT_INC, READ_R16H | END },
	/* 12, 7 cycles, LD (DE),A, see 02 for timing */
	{ DE_WZ_OUT_INC, A_DB, WRITE | END },
	/* 13, 6 cycles, INC DE, see 03 for timing */ { INC_R16 | END },
	/* 14, 4 cycles, INC D */ { INC_R8 | END },
	/* 15, 4 cycles, DEC D */ { DEC_R8 | END },
	/* 16, 7 cycles, LD D,n, see 06 for timing */ { PC_OUT_INC, READ_REGD | END },
	/* 17, 4 cycles, RLA */ { RLA | END },

	// 18, 12 cycles, JR n
	//  5 T1 AB:1235 DB:--
	//  6 T2 AB:1235 DB:nn MREQ RD
	//  7 T3 AB:1235 DB:nn MREQ RD
	//  8 T1 AB:1235 DB:--
	//  9 T2 AB:1235 DB:--
	// 10 T3 AB:1235 DB:--
	// 11 T4 AB:1235 DB:--
	// 12 T5 AB:1235 DB:--
	{ PC_OUT_INC, READ, JR_COND | END },

	/* 19, 11 cycles, ADD HL,DE */ { ADD16 | END },
	/* 1a, 7 cycles, LD A,(DE), see 0a for timing */ { DE_WZ_OUT_INC, READ_A | END },
	/* 1b, 6 cycles, DEC DE, see 0b for timing */ { DEC_R16 | END },
	/* 1c, 4 cycles, INC E */ { INC_R8 | END },
	/* 1d, 4 cycles, DEC E */ { DEC_R8 | END },
	/* 1e, 7 cycles, LD E,n, see 06 for timing */ { PC_OUT_INC, READ_REGD | END },
	/* 1f */ { RRA | END },  // 4 cycles, RRA

	// 20, 7/12 cycles, JR NZ,n
	//  5 T1 AB:1235 DB:--
	//  6 T2 AB:1235 DB:nn MREQ RD
	//  7 T3 AB:1235 DB:nn MREQ RD
	//  8 T1 AB:1235 DB:-- *8-12 when jump taken
	//  9 T2 AB:1235 DB:--
	// 10 T3 AB:1235 DB:--
	// 11 T4 AB:1235 DB:--
	// 12 T5 AB:1235 DB:--
	{ PC_OUT_INC, READ, JR_COND | END },
	/* 21, 10 cycles, LD HL,nn, see 01 for timing */ { PC_OUT_INC, READ_R16L, PC_OUT_INC, READ_R16H | END },

	// 22, 16 cycles, LD (nn),HL
	//  5 T1 AB:1235 DB:--
	//  6 T2 AB:1235 DB:78 MREQ RD
	//  7 T3 AB:1235 DB:78 MREQ RD
	//  8 T1 AB:1236 DB:--
	//  9 T2 AB:1236 DB:56 MREQ RD
	// 10 T3 AB:1236 DB:56 MREQ RD
	// 11 T1 AB:5678 DB:--
	// 12 T2 AB:5678 DB:ll MREQ
	// 13 T3 AB:5678 DB:ll MREQ WR
	// 14 T1 AB:5679 DB:--
	// 15 T2 AB:5679 DB:hh MREQ
	// 16 T3 AB:5679 DB:hh MREQ WR
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, WZ_OUT_INC, L_DB, WRITE, WZ_OUT, H_DB, WRITE | END },

	/* 23, 6 cycles, INC HL */ { INC_R16 | END },
	/* 24, 4 cycles, INC H */ { INC_R8 | END },
	/* 25, 4 cycles, DEC H */ { DEC_R8 | END },
	/* 26, 7 cycles, LD H,n, see 06 for timing */ { PC_OUT_INC, READ_REGD | END },
	/* 27, 4 cycles, DAA */ { DAA | END },
	/* 28, 7/12 cycles, JR Z,n, see 20 for timing */ { PC_OUT_INC, READ, JR_COND | END },
	/* 29, 11 cycles, ADD HL,HL */ { ADD16 | END },
	// 2a, 16 cycles, LD HL,(nn)
	//  5 T1 AB:1235 DB:--
	//  6 T2 AB:1235 DB:78 MREQ RD
	//  7 T3 AB:1235 DB:78 MREQ RD
	//  8 T1 AB:1236 DB:--
	//  9 T2 AB:1236 DB:56 MREQ RD
	// 10 T3 AB:1236 DB:56 MREQ RD
	// 11 T1 AB:5678 DB:--
	// 12 T2 AB:5678 DB:ll MREQ RD
	// 13 T3 AB:5678 DB:ll MREQ RD
	// 14 T1 AB:5679 DB:--
	// 15 T2 AB:5679 DB:hh MREQ RD
	// 16 T3 AB:5679 DB:hh MREQ RD
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, WZ_OUT_INC, READ_R16L, WZ_OUT, READ_R16H | END },
	/* 2b, 6 cycles, DEC HL */ { DEC_R16 | END },
	/* 2c, 4 cycles, INC L */ { INC_R8 | END },
	/* 2d, 4 cycles, DEC L */ { DEC_R8 | END },
	/* 2e, 7 cycles, LD L,n, see 06 for timing */ { PC_OUT_INC, READ_REGD | END },
	/* 2f, 4 cycles, CPL */ { CPL | END },

	/* 30, 7/12 cycles, JR NC,n, see 20 for timing */ { PC_OUT_INC, READ, JR_COND | END },
	/* 31, 0 cycles, LD SP,nn, see 01 for timing */ { PC_OUT_INC, READ_R16L, PC_OUT_INC, READ_R16H | END },
	// 32, 13 cycles, LD (nn),A
	//  5 T1 AB:1235 DB:--
	//  6 T2 AB:1235 DB:78 MREQ RD
	//  7 T3 AB:1235 DB:78 MREQ RD
	//  8 T1 AB:1236 DB:--
	//  9 T2 AB:1236 DB:56 MREQ RD
	// 10 T3 AB:1236 DB:56 MREQ RD
	// 11 T1 AB:5678 DB:--
	// 12 T2 AB:5678 DB:aa MREQ
	// 13 T3 AB:5678 DB:aa MREQ WR
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, WZ_OUT_INC, A_DB, WRITE | END },
	/* 33, 6 cycles, INC SP */ { INC_R16 | END },
	/* 34, 11 cycles, INC (HL) */
	//  5 T1 AB:hhll DB:--
	//  6 T2 AB:hhll DB:xx MREQ RD
	//  7 T3 AB:hhll DB:xx MREQ RD
	//  8 T4 AB:hhll DB:--
	//  9 T1 AB:hhll DB:--
	// 10 T2 AB:hhll DB:yy MREQ
	// 11 T3 AB:hhll DB:yy MREQ WR
	{ HL_OUT, READ_TMP, ALU_INC, X, HL_OUT, ALU_DB, WRITE | END },
	/* 35, 11 cycles, DEC (HL) */
	//  5 T1 AB:hhll DB:--
	//  6 T2 AB:hhll DB:xx MREQ RD
	//  7 T3 AB:hhll DB:xx MREQ RD
	//  8 T4 AB:hhll DB:--
	//  9 T1 AB:hhll DB:--
	// 10 T2 AB:hhll DB:yy MREQ
	// 11 T3 AB:hhll DB:yy MREQ WR
	{ HL_OUT, READ_TMP, ALU_DEC, X, HL_OUT, ALU_DB, WRITE | END },
	/* 36, 10 cycles, LD (HL),n */
	//  5 T1 AB:1235 DB:--
	//  6 T2 AB:1235 DB:nn MREQ RD
	//  7 T3 AB:1235 DB:nn MREQ RD
	//  8 T1 AB:hhll DB:--
	//  9 T2 AB:hhll DB:nn MREQ
	// 10 T3 AB:hhll DB:nn MREQ WR
	{ PC_OUT_INC, READ, HL_OUT, WRITE | END },
	/* 37, 4 cycles, SCF */ { SCF | END },
	/* 38, 7/12 cycles, JR C,n, see 20 for timing */ { PC_OUT_INC, READ, JR_COND | END },
	/* 39, 11 cycles, ADD HL,SP */ { ADD16 | END },
	/* 3a, 13 cycles, LD A,(nn) */
	//  5 T1 AB:1235 DB:--
	//  6 T2 AB:1235 DB:78 MREQ RD
	//  7 T3 AB:1235 DB:78 MREQ RD
	//  8 T1 AB:1236 DB:--
	//  9 T2 AB:1236 DB:56 MREQ RD
	// 10 T3 AB:1236 DB:56 MREQ RD
	// 11 T1 AB:5678 DB:--
	// 12 T2 AB:5678 DB:xx MREQ RD
	// 13 T3 AB:5678 DB:xx MREQ RD
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, WZ_OUT_INC, READ_A | END },
	/* 3b, 6 cycles, DEC SP */ { DEC_R16 | END },
	/* 3c, 4 cycles, INC A */ { INC_R8 | END },
	/* 3d, 4 cycles, DEC A */ { DEC_R8 | END },
	/* 3e, 7 cycles, LD A,n, see 06 for timing */ { PC_OUT_INC, READ_REGD | END },
	/* 3f */ { CCF | END },  // 4 cycles, CCF

	/* 40, 4 cycles, LD B,B */ { REGS_TMP_REG | END },
	/* 41, 4 cycles, LD B,C */ { REGS_TMP_REG | END },
	/* 42, 4 cycles, LD B,D */ { REGS_TMP_REG | END },
	/* 43, 4 cycles, LD B,E */ { REGS_TMP_REG | END },
	/* 44, 4 cycles, LD B,H */ { REGS_TMP_REG | END },
	/* 45, 4 cycles, LD B,L */ { REGS_TMP_REG | END },
	/* 46, 7 cycles, LD B,(HL) */
	// 5 T1 AB:hhll DB:--
	// 6 T2 AB:hhll DB:xx MREQ RD
	// 7 T3 AB:hhll DB:xx MREQ RD
	{ HL_OUT, READ_REGD | END },
	/* 47, 4 cycles, LD B,A */ { REGS_TMP_REG | END },
	/* 48, 4 cycles, LD C,B */ { REGS_TMP_REG | END },
	/* 49, 4 cycles, LD C,C */ { REGS_TMP_REG | END },
	/* 4a, 4 cycles, LD C,D */ { REGS_TMP_REG | END },
	/* 4b, 4 cycles, LD C,E */ { REGS_TMP_REG | END },
	/* 4c, 4 cycles, LD C,H */ { REGS_TMP_REG | END },
	/* 4d, 4 cycles, LD C,L */ { REGS_TMP_REG | END },
	/* 4e, 7 cycles, LD C,(HL) */ { HL_OUT, READ_REGD | END },
	/* 4f, 4 cycles, LD C,A */ { REGS_TMP_REG | END },

	/* 50, 4 cycles, LD D,B */ { REGS_TMP_REG | END },
	/* 51, 4 cycles, LD D,C */ { REGS_TMP_REG | END },
	/* 52, 4 cycles, LD D,D */ { REGS_TMP_REG | END },
	/* 53, 4 cycles, LD D,E */ { REGS_TMP_REG | END },
	/* 54, 4 cycles, LD D,H */ { REGS_TMP_REG | END },
	/* 55, 4 cycles, LD D,L */ { REGS_TMP_REG | END },
	/* 56, 7 cycles, LD D,(HL) */ { HL_OUT, READ_REGD | END },
	/* 57, 4 cycles, LD D,A */ { REGS_TMP_REG | END },
	/* 58, 4 cycles, LD E,B */ { REGS_TMP_REG | END },
	/* 59, 4 cycles, LD E,C */ { REGS_TMP_REG | END },
	/* 5a, 4 cycles, LD E,D */ { REGS_TMP_REG | END },
	/* 5b, 4 cycles, LD E,E */ { REGS_TMP_REG | END },
	/* 5c, 4 cycles, LD E,H */ { REGS_TMP_REG | END },
	/* 5d, 4 cycles, LD E,L */ { REGS_TMP_REG | END },
	/* 5e, 7 cycles, LD E,(HL) */ { HL_OUT, READ_REGD | END },
	/* 5f, 4 cycles, LD E,A */ { REGS_TMP_REG | END },

	/* 60, 4 cycles, LD H,B */ { REGS_TMP_REG | END },
	/* 61, 4 cycles, LD H,C */ { REGS_TMP_REG | END },
	/* 62, 4 cycles, LD H,D */ { REGS_TMP_REG | END },
	/* 63, 4 cycles, LD H,E */ { REGS_TMP_REG | END },
	/* 64, 4 cycles, LD H,H */ { REGS_TMP_REG | END },
	/* 65, 4 cycles, LD H,L */ { REGS_TMP_REG | END },
	/* 66, 7 cycles, LD H,(HL) */ { HL_OUT, READ_REGD | END },
	/* 67, 4 cycles, LD H,A */ { REGS_TMP_REG | END },
	/* 68, 4 cycles, LD L,B */ { REGS_TMP_REG | END },
	/* 69, 4 cycles, LD L,C */ { REGS_TMP_REG | END },
	/* 6a, 4 cycles, LD L,D */ { REGS_TMP_REG | END },
	/* 6b, 4 cycles, LD L,E */ { REGS_TMP_REG | END },
	/* 6c, 4 cycles, LD L,H */ { REGS_TMP_REG | END },
	/* 6d, 4 cycles, LD L,L */ { REGS_TMP_REG | END },
	/* 6e, 7 cycles, LD L,(HL) */ { HL_OUT, READ_REGD | END },
	/* 6f, 4 cycles, LD L,A */ { REGS_TMP_REG | END },

	/* 70, 7 cycles, LD (HL),B */
	// 5 T1 AB:hhll DB:--
	// 6 T2 AB:hhll DB:bb MREQ
	// 7 T3 AB:hhll DB:bb MREQ WR
	{ HL_OUT, REGS_DB, WRITE | END },
	/* 71, 7 cycles, LD (HL),C */ { HL_OUT, REGS_DB, WRITE | END },
	/* 72, 7 cycles, LD (HL),D */ { HL_OUT, REGS_DB, WRITE | END },
	/* 73, 7 cycles, LD (HL),E */ { HL_OUT, REGS_DB, WRITE | END },
	/* 74, 7 cycles, LD (HL),H */ { HL_OUT, REGS_DB, WRITE | END },
	/* 75, 7 cycles, LD (HL),L */ { HL_OUT, REGS_DB, WRITE | END },
	/* 76, 4 cycles, HALT */ { HALT | END },
	/* 77, 7 cycles, LD (HL),A */ { HL_OUT, REGS_DB, WRITE | END },
	/* 78, 4 cycles, LD A,B */ { REGS_TMP_REG | END },
	/* 79, 4 cycles, LD A,C */ { REGS_TMP_REG | END },
	/* 7a, 4 cycles, LD A,D */ { REGS_TMP_REG | END },
	/* 7b, 4 cycles, LD A,E */ { REGS_TMP_REG | END },
	/* 7c, 4 cycles, LD A,H */ { REGS_TMP_REG | END },
	/* 7d, 4 cycles, LD A,L */ { REGS_TMP_REG | END },
	/* 7e, 7 cycles, LD A,(HL) */ { HL_OUT, READ_REGD | END },
	/* 7f, 4 cycles, LD A,A */ { REGS_TMP_REG | END },

	/* 80 */ { ADD_R8 | END },  // 4 cycles, ADD B
	/* 81 */ { ADD_R8 | END },  // 4 cycles, ADD C
	/* 82 */ { ADD_R8 | END },  // 4 cycles, ADD D
	/* 83 */ { ADD_R8 | END },  // 4 cycles, ADD E
	/* 84 */ { ADD_R8 | END },  // 4 cycles, ADD H
	/* 85 */ { ADD_R8 | END },  // 4 cycles, ADD L
	/* 86 */ { HL_OUT, READ_TMP, ADD_TMP | END },  // 7 cycles, ADD (HL)
	/* 87 */ { ADD_R8 | END },  // 4 cycles, ADD A
	/* 88 */ { ADC_R8 | END },  // 4 cycles, ADC B
	/* 89 */ { ADC_R8 | END },  // 4 cycles, ADC C
	/* 8a */ { ADC_R8 | END },  // 4 cycles, ADC D
	/* 8b */ { ADC_R8 | END },  // 4 cycles, ADC E
	/* 8c */ { ADC_R8 | END },  // 4 cycles, ADC H
	/* 8d */ { ADC_R8 | END },  // 4 cycles, ADC L
	/* 8e */ { HL_OUT, READ_TMP, ADC_TMP | END },  // 7 cycles, ADC (HL)
	/* 8f */ { ADC_R8 | END },  // 4 cycles, ADC A

	/* 90 */ { SUB_R8 | END },  // 4 cycles, SUB B
	/* 91 */ { SUB_R8 | END },  // 4 cycles, SUB C
	/* 92 */ { SUB_R8 | END },  // 4 cycles, SUB D
	/* 93 */ { SUB_R8 | END },  // 4 cycles, SUB E
	/* 94 */ { SUB_R8 | END },  // 4 cycles, SUB H
	/* 95 */ { SUB_R8 | END },  // 4 cycles, SUB L
	/* 96 */ { HL_OUT, READ_TMP, SUB_TMP | END },  // 7 cycles, SUB (HL)
	/* 97 */ { SUB_R8 | END },  // 4 cycles, SUB A
	/* 98 */ { SBC_R8 | END },  // 4 cycles, SBC B
	/* 99 */ { SBC_R8 | END },  // 4 cycles, SBC C
	/* 9a */ { SBC_R8 | END },  // 4 cycles, SBC D
	/* 9b */ { SBC_R8 | END },  // 4 cycles, SBC E
	/* 9c */ { SBC_R8 | END },  // 4 cycles, SBC H
	/* 9d */ { SBC_R8 | END },  // 4 cycles, SBC L
	/* 9e */ { HL_OUT, READ_TMP, SBC_TMP | END },  // 7 cycles, SBC (HL)
	/* 9f */ { SBC_R8 | END },  // 4 cycles, SBC A

	/* a0 */ { AND_R8 | END },  // 4 cycles, AND B
	/* a1 */ { AND_R8 | END },  // 4 cycles, AND C
	/* a2 */ { AND_R8 | END },  // 4 cycles, AND D
	/* a3 */ { AND_R8 | END },  // 4 cycles, AND E
	/* a4 */ { AND_R8 | END },  // 4 cycles, AND H
	/* a5 */ { AND_R8 | END },  // 4 cycles, AND L
	/* a6 */ { HL_OUT, READ_TMP, AND_TMP | END },  // 7 cycles, AND (HL)
	/* a7 */ { AND_R8 | END },  // 4 cycles, AND A
	/* a8 */ { XOR_R8 | END },  // 4 cycles, XOR B
	/* a9 */ { XOR_R8 | END },  // 4 cycles, XOR C
	/* aa */ { XOR_R8 | END },  // 4 cycles, XOR D
	/* ab */ { XOR_R8 | END },  // 4 cycles, XOR E
	/* ac */ { XOR_R8 | END },  // 4 cycles, XOR H
	/* ad */ { XOR_R8 | END },  // 4 cycles, XOR L
	/* ae */ { HL_OUT, READ_TMP, XOR_TMP | END },  // 7 cycles, XOR (HL)
	/* af */ { XOR_R8 | END },  // 4 cycles, XOR A

	/* b0 */ { OR_R8 | END },  // 4 cycles, OR B
	/* b1 */ { OR_R8 | END },  // 4 cycles, OR C
	/* b2 */ { OR_R8 | END },  // 4 cycles, OR D
	/* b3 */ { OR_R8 | END },  // 4 cycles, OR E
	/* b4 */ { OR_R8 | END },  // 4 cycles, OR H
	/* b5 */ { OR_R8 | END },  // 4 cycles, OR L
	/* b6 */ { HL_OUT, READ_TMP, OR_TMP | END },  // 7 cycles, OR (HL)
	/* b7 */ { OR_R8 | END },  // 4 cycles, OR A
	/* b8 */ { CP_R8 | END },  // 4 cycles, CP B
	/* b9 */ { CP_R8 | END },  // 4 cycles, CP C
	/* ba */ { CP_R8 | END },  // 4 cycles, CP D
	/* bb */ { CP_R8 | END },  // 4 cycles, CP E
	/* bc */ { CP_R8 | END },  // 4 cycles, CP H
	/* bd */ { CP_R8 | END },  // 4 cycles, CP L
	/* be */ { HL_OUT, READ_TMP, CP_TMP | END },  // 7 cycles, CP (HL)
	/* bf */ { CP_R8 | END },  // 4 cycles, CP A

	/* c0, 5/11 cycles, RET NZ */
	// cycles 6-11 only taken when condition is true
	//  5 T5 AB:1234 DB:--
	//  6 T1 AB:5678 DB:--
	//  7 T2 AB:5678 DB:xx MREQ RD
	//  8 T3 AB:5678 DB:xx MREQ RD
	//  9 T1 AB:5679 DB:--
	// 10 T2 AB:5679 DB:yy MREQ RD
	// 11 T3 AB:5679 DB:yy MREQ RD
	{ RET_COND, SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* c1, 10 cycles, POP BC */
	//  5 T1 AB:5678 DB:--
	//  6 T2 AB:5678 DB:xx MREQ RD
	//  7 T3 AB:5678 DB:xx MREQ RD
	//  8 T1 AB:5679 DB:--
	//  9 T2 AB:5679 DB:yy MREQ RD
	// 10 T3 AB:5679 DB:yy MREQ RD
	{ SP_OUT_INC, READ_R16L, SP_OUT_INC, READ_R16H | END },
	/* c2, 10 cycles, JP NZ,nn */
	//  5 T1 AB:1235 DB:--
	//  6 T2 AB:1235 DB:xx MREQ RD
	//  7 T3 AB:1235 DB:xx MREQ RD
	//  8 T1 AB:1236 DB:--
	//  9 T2 AB:1236 DB:yy MREQ RD
	// 10 T3 AB:1236 DB:yy MREQ RD
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, JP_COND | END },
	/* c3, 10 cycles, JMP nn */
	//  5 T1 AB:1235 DB:--
	//  6 T2 AB:1235 DB:xx MREQ RD
	//  7 T3 AB:1235 DB:xx MREQ RD
	//  8 T1 AB:1236 DB:--
	//  9 T2 AB:1236 DB:yy MREQ RD
	// 10 T3 AB:1236 DB:yy MREQ RD
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, WZ_PC | END },
	/* c4, 10/17 cycles, CALL NZ,nn */
	// cycles 12-17 only taken when condition is true
	//  5 T1 AB:1235 DB:--
	//  6 T2 AB:1235 DB:xx MREQ RD
	//  7 T3 AB:1235 DB:xx MREQ RD
	//  8 T1 AB:1236 DB:--
	//  9 T2 AB:1236 DB:yy MREQ RD
	// 10 T3 AB:1236 DB:yy MREQ RD
	// 11 T4 AB:1236 DB:--
	// 12 T1 AB:5678 DB:--
	// 13 T2 AB:5678 DB:yy MREQ
	// 14 T3 AB:5678 DB:yy MREQ WR
	// 15 T1 AB:5677 DB:--
	// 16 T2 AB:5677 DB:xx MREQ
	// 17 T3 AB:5677 DB:xx MREQ WR
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, CALL_COND, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, WZ_PC | END },
	/* c5, 11 cycles, PUSH BC */
	//  5 T5 AB:1234 DB:--
	//  6 T1 AB:5677 DB:--
	//  7 T2 AB:5677 DB:cc MREQ
	//  8 T3 AB:5677 DB:cc MREQ WR
	//  9 T1 AB:5676 DB:--
	// 10 T2 AB:5676 DB:bb MREQ
	// 11 T3 AB:5676 DB:bb MREQ WR
	{ X, SP_OUT_DEC, R16H_DB, WRITE, SP_OUT_DEC, R16L_DB, WRITE | END },
	/* c6, 7 cycles, ADD A,n */
	//  5 T1 AB:1235 DB:--
	//  6 T2 AB:1235 DB:nn MREQ RD
	//  7 T3 AB:1235 DB:nn MREQ RD
	{ PC_OUT_INC, READ_TMP, ADD_TMP | END },
	/* c7, 11 cycles, RST 0H */
	//  5 T5 AB:1234 DB:--
	//  6 T1 AB:5677 DB:--
	//  7 T2 AB:5677 DB:cc MREQ
	//  8 T3 AB:5677 DB:cc MREQ WR
	//  9 T1 AB:5676 DB--
	// 10 T2 AB:5676 DB:pp MREQ
	// 11 T3 AB:5676 DB:pp MREQ WR
	{ X, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, RST | END },
	/* c8, 5/11 cycles, RET Z, see c0 for timing */
	{ RET_COND, SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* c9, 10 cycles, RET */
	//  5 T1 AB:5678 DB:--
	//  6 T2 AB:5678 DB:xx MREQ RD
	//  7 T3 AB:5678 DB:xx MREQ RD
	//  8 T1 AB:5679 DB:--
	//  9 T2 AB:5679 DB:yy MREQ RD
	// 10 T3 AB:5679 DB:yy MREQ RD
	{ SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* ca, 10 cycles, JP Z,nn, see c2 for timing */
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, JP_COND | END },
	/* cb, +4 cycles, CB prefix */
	{ 0 },
	/* cc, 10/17 cycles, CALL Z,nn, see c4 for timing */
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, CALL_COND, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, WZ_PC | END },
	/* cd, 17 cycles, CALL nn */
	//  5 T1 AB:1235 DB:--
	//  6 T2 AB:1235 DB:yy MREQ RD
	//  7 T3 AB:1235 DB:yy MREQ RD
	//  8 T1 AB:1236 DB:--
	//  9 T2 AB:1236 DB:xx MREQ RD
	// 10 T3 AB:1236 DB:xx MREQ RD
	// 11 T4 AB:1236 DB:--
	// 12 T1 AB:5677 DB:--
	// 13 T2 AB:5677 DB:cc MREQ
	// 14 T3 AB:5677 DB:cc MREQ WR
	// 15 T1 AB:5676 DB:--
	// 16 T2 AB:5676 DB:pp MREQ
	// 17 T3 AB:5676 DB:pp MREQ WR
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, X, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, WZ_PC | END },
	/* ce, 7 cycles, ADC A,n, see c6 for timing */
	{ PC_OUT_INC, READ_TMP, ADC_TMP | END },
	/* cf, 11 cycles, RST 8H, see c7 for timing */ { X, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, RST | END },

	/* d0, 5/11 cycles, RET NC, see c0 for timing */
	{ RET_COND, SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* d1, 10 cycles, POP DE, see c1 for timing */
	{ SP_OUT_INC, READ_R16L, SP_OUT_INC, READ_R16H | END },
	/* d2, 10 cycles, JP NC,nn, see c2 for timing */
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, JP_COND | END },
	/* d3, 11 cycles, OUT (n), A */
	//  5 T1 AB:1235 DB:--
	//  6 T2 AB:1235 DB:nn MREQ RD
	//  7 T3 AB:1235 DB:nn MREQ RD
	//  8 T1 AB:1235 DB:--
	//  9 T2 AB:aann DB:aa         WR IORQ
	// 10 T3 AB:aann DB:aa         WR IORQ
	// 11 T4 AB:aann DB:aa         WR IORQ
	{ PC_OUT_INC, READ_Z, A_W, WZ_OUT_INC, A_DB, OUTPUT | END },
	/* d4, 10/17 cycles, CALL NC,nn, see c4 for timing */
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, CALL_COND, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, WZ_PC | END },
	/* d5, 11 cycles, PUSH DE, see c5 for timing */
	{ X, SP_OUT_DEC, R16H_DB, WRITE, SP_OUT_DEC, R16L_DB, WRITE | END },
	/* d6, 7 cycles, SUB n, see c6 for timing */
	{ PC_OUT_INC, READ_TMP, SUB_TMP | END },
	/* d7, 11 cycles, RST 10H, see c7 for timing */
	{ X, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, RST | END },
	/* d8, 5/11 cycles, RET C, see c0 for timing */
	{ RET_COND, SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* d9, 4 cycles, EXX */ { EXX | END },
	/* da, 10 cycles, JP C,nn, see c2 for timing */
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, JP_COND | END },
	/* db, 11 cycles, IN A,(n) */
	//  5 T1 AB:1235 DB:--
	//  6 T2 AB:1235 DB:nn MREQ RD
	//  7 T3 AB:1235 DB:nn MREG RD
	//  8 T1 AB:1235 DB:--
	//  9 T2 AB:aann DB:xx      RD IORQ
	// 10 T3 AB:aann DB:xx      RD IORQ
	// 11 T4 AB:aann DB:xx      RD IORQ
	{ PC_OUT_INC, READ_Z, A_W, WZ_OUT_INC, INPUT_A | END },
	/* dc, 10/17 cycles, CALL C,nn, see c4 for timing */
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, CALL_COND, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, WZ_PC | END },
	/* dd, +4 cycles, DD prefix */
	{ 0 },
	/* de, 7 cycles, SBC n, see c6 for timing */
	{ PC_OUT_INC, READ_TMP, SBC_TMP | END },
	/* df, 11 cycles, RST 18H, see c7 for timing */
	{ X, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, RST | END },

	/* e0, 5/11 cycles, RET PO, see c0 for timing */
	{ RET_COND, SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* e1, 10 cycles, POP HL, see c1 for timng */
	{ SP_OUT_INC, READ_R16L, SP_OUT_INC, READ_R16H | END },
	/* e2, 10 cycles, JP PO,nn, see c2 for timing */
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, JP_COND | END },
	/* e3, 19 cycles, EX (SP),HL */
	//  5 T1 AB:5678 DB:--
	//  6 T2 AB:5678 DB:xx MREQ RD
	//  7 T3 AB:5678 DB:xx MREQ RD
	//  8 T1 AB:5679 DB:--
	//  9 T2 AB:5679 DB:yy MREQ RD
	// 10 T3 AB:5679 DB:yy MREQ RD
	// 11 T4 AB:5679 DB:--
	// 12 T1 AB:5679 DB:--
	// 13 T2 AB:5679 DB:ll MREQ
	// 14 T3 AB:5679 DB:ll MREQ WR
	// 15 T1 AB:5678 DB:--
	// 16 T2 AB:5678 DB:hh MREQ
	// 17 T3 AB:5678 DB:hh MREQ WR
	// 18 T4 AB:5678 DB:--
	// 19 T5 AB:5678 DB:--
	{ SP_OUT_INC, READ_Z, SP_OUT, READ_W, X2, R16H_DB, WRITE, SP_OUT_DEC, R16L_DB, WRITE, X2, WZ_HL | END },
	/* e4, 10/17 cycles, CALL PO,nn, see c4 for timing */
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, CALL_COND, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, WZ_PC | END },
	/* e5, 11 cycles, PUSH HL, see c5 for timing */
	{ X, SP_OUT_DEC, R16H_DB, WRITE, SP_OUT_DEC, R16L_DB, WRITE | END },
	/* e6, 7 cycles, AND n, see c6 for timing */
	{ PC_OUT_INC, READ_TMP, AND_TMP | END },
	/* e7, 11 cycles, RST 20H, see c7 for timing */
	{ X, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, RST | END },
	/* e8, 5/11 cycles, RET PE, see c0 for timing */
	{ RET_COND, SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* e9, 4 cycles, JP (HL) */
	{ HL_PC | END },
	/* ea, 10 cycles, JP PE,nn, see c2 for timing */
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, JP_COND | END },
	/* eb, 4 cycles, EX DE,HL */
	{ EX_DE_HL | END },
	/* ec, 10/17 cycles, CALL PE,nn, see c4 for timing */
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, CALL_COND, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, WZ_PC | END },
	/* ed, +4 cycles, ED prefix */ { 0 },
	/* ee, 7 cycles, XOR n, see c6 for timing */
	{ PC_OUT_INC, READ_TMP, XOR_TMP | END },
	/* ef, 11 cycles, RST 28H, see c7 for timing */
	{ X, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, RST | END },

	/* f0, 5/11 cycles, RET P, see c0 for timing */
	{ RET_COND, SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* f1, 10 cycles, POP AF, see c1 for timing */
	{ SP_OUT_INC, READ_R16L, SP_OUT_INC, READ_R16H | END },
	/* f2, 10 cycles, JP P,nn, see c2 for timing */
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, JP_COND | END },
	/* f3, 4 cycles, DI */
	{ DI | END },
	/* f4, 10/17 cycles, CALL P,nn, see c4 for timing */
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, CALL_COND, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, WZ_PC | END },
	/* f5, 11 cycles, PUSH AF, see c5 for timing */
	{ X, SP_OUT_DEC, R16H_DB, WRITE, SP_OUT_DEC, R16L_DB, WRITE | END },
	/* f6, 7 cycles, OR n, see c6 for timing */
	{ PC_OUT_INC, READ_TMP, OR_TMP | END },
	/* f7, 11 cycles, RST 30H, see c7 for timing */
	{ X, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, RST | END },
	/* f8, 5/11 cycles, RET M, see c0 for timing */
	{ RET_COND, SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* f9, 6 cycles, LD SP,HL */
	{ LD_SP_HL | END },
	/* fa, 10 cycles, JP M,nn, see c2 for timing */
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, JP_COND | END },
	/* fb, 4 cycles, EI */
	{ EI | END },
	/* fc, 10/17 cycles, CALL M,nn, see c4 for timing */
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, CALL_COND, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, WZ_PC | END }, 
	/* fd, +4 cycles, FD prefix */
	{ 0 },
	/* fe, 7 cycles, CP n, see c6 for timing */
	{ PC_OUT_INC, READ_TMP, CP_TMP | END },
	/* ff, 11 cycles, RST 38H, see c7 for timing */
	{ X, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, RST | END },

	/*****************************************************/
	/* CB prefixed instructions                          */
	/*****************************************************/

	/* cb 00, 8 cycles, RLC B */ { RLC_R8 | END },
	/* cb 01, 8 cycles, RLC C */ { RLC_R8 | END },
	/* cb 02, 8 cycles, RLC D */ { RLC_R8 | END },
	/* cb 03, 8 cycles, RLC E */ { RLC_R8 | END },
	/* cb 04, 8 cycles, RLC H */ { RLC_R8 | END },
	/* cb 05, 8 cycles, RLC L */ { RLC_R8 | END },
	/* cb 06, 15 cycles, RLC (HL) */
	//  9 T1 AB:hhll DB:--
	// 10 T2 AB:hhll DB:xx MREQ RD
	// 11 T3 AB:hhll DB:xx MREQ RD
	// 12 T4 AB:hhll DB:--
	// 13 T1 AB:hhll DB:--
	// 14 T2 AB:hhll DB:yy MREQ
	// 15 T3 AB:hhll DB:yy MREQ WR
	{ HL_OUT, READ_TMP, X2, ALU_RLC, ALU_DB, WRITE | END },
	/* cb 07, 8 cycles, RLC A */ { RLC_R8 | END },
	/* cb 08, 8 cycles, RRC B */ { RRC_R8 | END },
	/* cb 09, 8 cycles, RRC C */ { RRC_R8 | END },
	/* cb 0a, 8 cycles, RRC D */ { RRC_R8 | END },
	/* cb 0b, 8 cycles, RRC E */ { RRC_R8 | END },
	/* cb 0c, 8 cycles, RRC H */ { RRC_R8 | END },
	/* cb 0d, 8 cycles, RRC L */ { RRC_R8 | END },
	/* cb 0e, 15 cycles, RRC (HL), see cb 06 for timing */ { HL_OUT, READ_TMP, X2, ALU_RRC, ALU_DB, WRITE | END },
	/* cb 0f, 8 cycles, RRC A */ { RRC_R8 | END },

	/* cb 10, 8 cycles, RL B */ { RL_R8 | END },
	/* cb 11, 8 cycles, RL C */ { RL_R8 | END },
	/* cb 12, 8 cycles, RL D */ { RL_R8 | END },
	/* cb 13, 8 cycles, RL E */ { RL_R8 | END },
	/* cb 14, 8 cycles, RL H */ { RL_R8 | END },
	/* cb 15, 8 cycles, RL L */ { RL_R8 | END },
	/* cb 16, 15 cycles, RL (HL), see cb 06 for timing */ { HL_OUT, READ_TMP, X2, ALU_RL, ALU_DB, WRITE | END },
	/* cb 17, 8 cycles, RL A */ { RL_R8 | END },
	/* cb 18, 8 cycles, RR B */ { RR_R8 | END },
	/* cb 19, 8 cycles, RR C */ { RR_R8 | END },
	/* cb 1a, 8 cycles, RR D */ { RR_R8 | END },
	/* cb 1b, 8 cycles, RR E */ { RR_R8 | END },
	/* cb 1c, 8 cycles, RR H */ { RR_R8 | END },
	/* cb 1d, 8 cycles, RR L */ { RR_R8 | END },
	/* cb 1e, 15 cycles, RR (HL), see cb 06 for timing */ { HL_OUT, READ_TMP, X2, ALU_RR, ALU_DB, WRITE | END },
	/* cb 1f, 8 cycles, RR A */ { RR_R8 | END },

	/* cb 20, 8 cycles, SLA B */ { SLA_R8 | END },
	/* cb 21, 8 cycles, SLA C */ { SLA_R8 | END },
	/* cb 22, 8 cycles, SLA D */ { SLA_R8 | END },
	/* cb 23, 8 cycles, SLA E */ { SLA_R8 | END },
	/* cb 24, 8 cycles, SLA H */ { SLA_R8 | END },
	/* cb 25, 8 cycles, SLA L */ { SLA_R8 | END },
	/* cb 26, 15 cycles, SLA (HL), see cb 06 for timing */ { HL_OUT, READ_TMP, X2, ALU_SLA, ALU_DB, WRITE | END },
	/* cb 27, 8 cycles, SLA A */ { SLA_R8 | END },
	/* cb 28, 8 cycles, SRA B */ { SRA_R8 | END },
	/* cb 29, 8 cycles, SRA C */ { SRA_R8 | END },
	/* cb 2a, 8 cycles, SRA D */ { SRA_R8 | END },
	/* cb 2b, 8 cycles, SRA E */ { SRA_R8 | END },
	/* cb 2c, 8 cycles, SRA H */ { SRA_R8 | END },
	/* cb 2d, 8 cycles, SRA L */ { SRA_R8 | END },
	/* cb 2e, 15 cycles, SRA (HL), see cb 06 for timing */ { HL_OUT, READ_TMP, X2, ALU_SRA, ALU_DB, WRITE | END },
	/* cb 2f, 8 cycles, SRA A */ { SRA_R8 | END },

	/* cb 30, 8 cycles, SLL B */ { SLL_R8 | END },
	/* cb 31, 8 cycles, SLL C */ { SLL_R8 | END },
	/* cb 32, 8 cycles, SLL D */ { SLL_R8 | END },
	/* cb 33, 8 cycles, SLL E */ { SLL_R8 | END },
	/* cb 34, 8 cycles, SLL H */ { SLL_R8 | END },
	/* cb 35, 8 cycles, SLL L */ { SLL_R8 | END },
	/* cb 36, 15 cycles, SLL (HL), see cb 06 for timing */ { HL_OUT, READ_TMP, X2, ALU_SLL, ALU_DB, WRITE | END },
	/* cb 37, 8 cycles, SLL A */ { SLL_R8 | END },
	/* cb 38, 8 cycles, SRL B */ { SRL_R8 | END },
	/* cb 39, 8 cycles, SRL C */ { SRL_R8 | END },
	/* cb 3a, 8 cycles, SRL D */ { SRL_R8 | END },
	/* cb 3b, 8 cycles, SRL E */ { SRL_R8 | END },
	/* cb 3c, 8 cycles, SRL H */ { SRL_R8 | END },
	/* cb 3d, 8 cycles, SRL L */ { SRL_R8 | END },
	/* cb 3e, 15 cycles, SRL (HL), see cb 06 for timing */ { HL_OUT, READ_TMP, X2, ALU_SRL, ALU_DB, WRITE | END },
	/* cb 3f, 8 cycles, SRL A */ { SRL_R8 | END },

	/* cb 40, 8 cycles, BIT 0,B */ { BIT_R8 | END },
	/* cb 41, 8 cycles, BIT 0,C */ { BIT_R8 | END },
	/* cb 42, 8 cycles, BIT 0,D */ { BIT_R8 | END },
	/* cb 43, 8 cycles, BIT 0,E */ { BIT_R8 | END },
	/* cb 44, 8 cycles, BIT 0,H */ { BIT_R8 | END },
	/* cb 45, 8 cycles, BIT 0,L */ { BIT_R8 | END },
	/* cb 46, 12 cycles, BIT 0,(HL) */
	//  9 T1 AB:hhll DB:--
	// 10 T2 AB:hhll DB:xx MREQ RD
	// 11 T3 AB:hhll DB:xx MREQ RD
	// 12 T4 AB:hhll DB:--
	{ HL_OUT, READ_TMP, ALU_BIT, X | END },
	/* cb 47, 8 cycles, BIT 0,A */ { BIT_R8 | END },
	/* cb 48, 8 cycles, BIT 1,B */ { BIT_R8 | END },
	/* cb 49, 8 cycles, BIT 1,C */ { BIT_R8 | END },
	/* cb 4a, 8 cycles, BIT 1,D */ { BIT_R8 | END },
	/* cb 4b, 8 cycles, BIT 1,E */ { BIT_R8 | END },
	/* cb 4c, 8 cycles, BIT 1,H */ { BIT_R8 | END },
	/* cb 4d, 8 cycles, BIT 1,L */ { BIT_R8 | END },
	/* cb 4e, 12 cycles, BIT 1,(HL), see cb 46 for timing */ { HL_OUT, READ_TMP, ALU_BIT, X | END },
	/* cb 4f, 8 cycles, BIT 1,A */ { BIT_R8 | END },

	/* cb 50, 8 cycles, BIT 2,B */ { BIT_R8 | END },
	/* cb 51, 8 cycles, BIT 2,C */ { BIT_R8 | END },
	/* cb 52, 8 cycles, BIT 2,D */ { BIT_R8 | END },
	/* cb 53, 8 cycles, BIT 2,E */ { BIT_R8 | END },
	/* cb 54, 8 cycles, BIT 2,H */ { BIT_R8 | END },
	/* cb 55, 8 cycles, BIT 2,L */ { BIT_R8 | END },
	/* cb 56, 12 cycles, BIT 2,(HL), see cb 46 for timing */ { HL_OUT, READ_TMP, ALU_BIT, X | END },
	/* cb 57, 8 cycles, BIT 2,A */ { BIT_R8 | END },
	/* cb 58, 8 cycles, BIT 3,B */ { BIT_R8 | END },
	/* cb 59, 8 cycles, BIT 3,C */ { BIT_R8 | END },
	/* cb 5a, 8 cycles, BIT 3,D */ { BIT_R8 | END },
	/* cb 5b, 8 cycles, BIT 3,E */ { BIT_R8 | END },
	/* cb 5c, 8 cycles, BIT 3,H */ { BIT_R8 | END },
	/* cb 5d, 8 cycles, BIT 3,L */ { BIT_R8 | END },
	/* cb 5e, 12 cycles, BIT 3,(HL), see cb 46 for timing */ { HL_OUT, READ_TMP, ALU_BIT, X | END },
	/* cb 5f, 8 cycles, BIT 3,A */ { BIT_R8 | END },

	/* cb 60, 8 cycles, BIT 4,B */ { BIT_R8 | END },
	/* cb 61, 8 cycles, BIT 4,C */ { BIT_R8 | END },
	/* cb 62, 8 cycles, BIT 4,D */ { BIT_R8 | END },
	/* cb 63, 8 cycles, BIT 4,E */ { BIT_R8 | END },
	/* cb 64, 8 cycles, BIT 4,H */ { BIT_R8 | END },
	/* cb 65, 8 cycles, BIT 4,L */ { BIT_R8 | END },
	/* cb 66, 12 cycles, BIT 4,(HL), see cb 46 for timing */ { HL_OUT, READ_TMP, ALU_BIT, X | END },
	/* cb 67, 8 cycles, BIT 4,A */ { BIT_R8 | END },
	/* cb 68, 8 cycles, BIT 5,B */ { BIT_R8 | END },
	/* cb 69, 8 cycles, BIT 5,C */ { BIT_R8 | END },
	/* cb 6a, 8 cycles, BIT 5,D */ { BIT_R8 | END },
	/* cb 6b, 8 cycles, BIT 5,E */ { BIT_R8 | END },
	/* cb 6c, 8 cycles, BIT 5,H */ { BIT_R8 | END },
	/* cb 6d, 8 cycles, BIT 5,L */ { BIT_R8 | END },
	/* cb 6e, 12 cycles, BIT 5,(HL), see cb 46 for timing */ { HL_OUT, READ_TMP, ALU_BIT, X | END },
	/* cb 6f, 8 cycles, BIT 5,A */ { BIT_R8 | END },

	/* cb 70, 8 cycles, BIT 6,B */ { BIT_R8 | END },
	/* cb 71, 8 cycles, BIT 6,C */ { BIT_R8 | END },
	/* cb 72, 8 cycles, BIT 6,D */ { BIT_R8 | END },
	/* cb 73, 8 cycles, BIT 6,E */ { BIT_R8 | END },
	/* cb 74, 8 cycles, BIT 6,H */ { BIT_R8 | END },
	/* cb 75, 8 cycles, BIT 6,L */ { BIT_R8 | END },
	/* cb 76, 12 cycles, BIT 6,(HL), see cb 46 for timing */ { HL_OUT, READ_TMP, ALU_BIT, X | END },
	/* cb 77, 8 cycles, BIT 6,A */ { BIT_R8 | END },
	/* cb 78, 8 cycles, BIT 7,B */ { BIT_R8 | END },
	/* cb 79, 8 cycles, BIT 7,C */ { BIT_R8 | END },
	/* cb 7a, 8 cycles, BIT 7,D */ { BIT_R8 | END },
	/* cb 7b, 8 cycles, BIT 7,E */ { BIT_R8 | END },
	/* cb 7c, 8 cycles, BIT 7,H */ { BIT_R8 | END },
	/* cb 7d, 8 cycles, BIT 7,L */ { BIT_R8 | END },
	/* cb 7e, 12 cycles, BIT 7,(HL), see cb 46 for timing */ { HL_OUT, READ_TMP, ALU_BIT, X | END },
	/* cb 7f, 8 cycles, BIT 7,A */ { BIT_R8 | END },

	/* cb 80, 8 cycles, RES 0,B */ { RES_R8 | END },
	/* cb 81, 8 cycles, RES 0,C */ { RES_R8 | END },
	/* cb 82, 8 cycles, RES 0,D */ { RES_R8 | END },
	/* cb 83, 8 cycles, RES 0,E */ { RES_R8 | END },
	/* cb 84, 8 cycles, RES 0,H */ { RES_R8 | END },
	/* cb 85, 8 cycles, RES 0,L */ { RES_R8 | END },
	/* cb 86, 15 cycles, RES 0,(HL) */
	//  9 T1 AB:hhll DB:--
	// 10 T2 AB:hhll DB:xx MREQ RD
	// 11 T3 AB:hhll DB:xx MREQ RD
	// 12 T4 AB:hhll DB:--
	// 13 T1 AB:hhll DB:--
	// 14 T2 AB:hhll DB:yy MREG
	// 15 T3 AB:hhll DB:yy MREQ WR
	{ HL_OUT, READ_TMP, X2, ALU_RES, ALU_DB, WRITE | END },
	/* cb 87, 8 cycles, RES 0,A */ { RES_R8 | END },
	/* cb 88, 8 cycles, RES 1,B */ { RES_R8 | END },
	/* cb 89, 8 cycles, RES 1,C */ { RES_R8 | END },
	/* cb 8a, 8 cycles, RES 1,D */ { RES_R8 | END },
	/* cb 8b, 8 cycles, RES 1,E */ { RES_R8 | END },
	/* cb 8c, 8 cycles, RES 1,H */ { RES_R8 | END },
	/* cb 8d, 8 cycles, RES 1,L */ { RES_R8 | END },
	/* cb 8e, 15 cycles, RES 1,(HL), see cb 86 for timing */ { HL_OUT, READ_TMP, X2, ALU_RES, ALU_DB, WRITE | END },
	/* cb 8f, 8 cycles, RES 1,A */ { RES_R8 | END },

	/* cb 90, 8 cycles, RES 2,B */ { RES_R8 | END },
	/* cb 91, 8 cycles, RES 2,C */ { RES_R8 | END },
	/* cb 92, 8 cycles, RES 2,D */ { RES_R8 | END },
	/* cb 93, 8 cycles, RES 2,E */ { RES_R8 | END },
	/* cb 94, 8 cycles, RES 2,H */ { RES_R8 | END },
	/* cb 95, 8 cycles, RES 2,L */ { RES_R8 | END },
	/* cb 96, 15 cycles, RES 2,(HL), see cb 86 for timing */ { HL_OUT, READ_TMP, X2, ALU_RES, ALU_DB, WRITE | END },
	/* cb 97, 8 cycles, RES 2,A */ { RES_R8 | END },
	/* cb 98, 8 cycles, RES 3,B */ { RES_R8 | END },
	/* cb 99, 8 cycles, RES 3,C */ { RES_R8 | END },
	/* cb 9a, 8 cycles, RES 3,D */ { RES_R8 | END },
	/* cb 9b, 8 cycles, RES 3,E */ { RES_R8 | END },
	/* cb 9c, 8 cycles, RES 3,H */ { RES_R8 | END },
	/* cb 9d, 8 cycles, RES 3,L */ { RES_R8 | END },
	/* cb 9e, 15 cycles, RES 3,(HL), see cb 86 for timing */ { HL_OUT, READ_TMP, X2, ALU_RES, ALU_DB, WRITE | END },
	/* cb 9f, 8 cycles, RES 3,A */ { RES_R8 | END },

	/* cb a0, 8 cycles, RES 4,B */ { RES_R8 | END },
	/* cb a1, 8 cycles, RES 4,C */ { RES_R8 | END },
	/* cb a2, 8 cycles, RES 4,D */ { RES_R8 | END },
	/* cb a3, 8 cycles, RES 4,E */ { RES_R8 | END },
	/* cb a4, 8 cycles, RES 4,H */ { RES_R8 | END },
	/* cb a5, 8 cycles, RES 4,L */ { RES_R8 | END },
	/* cb a6, 15 cycles, RES 4,(HL), see cb 86 for timing */ { HL_OUT, READ_TMP, X2, ALU_RES, ALU_DB, WRITE | END },
	/* cb a7, 8 cycles, RES 4,A */ { RES_R8 | END },
	/* cb a8, 8 cycles, RES 5,B */ { RES_R8 | END },
	/* cb a9, 8 cycles, RES 5,C */ { RES_R8 | END },
	/* cb aa, 8 cycles, RES 5,D */ { RES_R8 | END },
	/* cb ab, 8 cycles, RES 5,E */ { RES_R8 | END },
	/* cb ac, 8 cycles, RES 5,H */ { RES_R8 | END },
	/* cb ad, 8 cycles, RES 5,L */ { RES_R8 | END },
	/* cb ae, 15 cycles, RES 5,(HL), for cb 86 for timing */ { HL_OUT, READ_TMP, X2, ALU_RES, ALU_DB, WRITE | END },
	/* cb af, 8 cycles, RES 5,A */ { RES_R8 | END },

	/* cb b0, 8 cycles, RES 6,B */ { RES_R8 | END },
	/* cb b1, 8 cycles, RES 6,C */ { RES_R8 | END },
	/* cb b2, 8 cycles, RES 6,D */ { RES_R8 | END },
	/* cb b3, 8 cycles, RES 6,E */ { RES_R8 | END },
	/* cb b4, 8 cycles, RES 6,H */ { RES_R8 | END },
	/* cb b5, 8 cycles, RES 6,L */ { RES_R8 | END },
	/* cb b6, 15 cycles, RES 6,(HL), see cb 86 for timing */ { HL_OUT, READ_TMP, X2, ALU_RES, ALU_DB, WRITE | END },
	/* cb b7, 8 cycles, RES 6,A */ { RES_R8 | END },
	/* cb b8, 8 cycles, RES 7,B */ { RES_R8 | END },
	/* cb b9, 8 cycles, RES 7,C */ { RES_R8 | END },
	/* cb ba, 8 cycles, RES 7,D */ { RES_R8 | END },
	/* cb bb, 8 cycles, RES 7,E */ { RES_R8 | END },
	/* cb bc, 8 cycles, RES 7,H */ { RES_R8 | END },
	/* cb bd, 8 cycles, RES 7,L */ { RES_R8 | END },
	/* cb be, 15 cycles, RES 7,(HL), see cb 86 for timing */ { HL_OUT, READ_TMP, X2, ALU_RES, ALU_DB, WRITE | END },
	/* cb bf, 8 cycles, RES 7,A */ { RES_R8 | END },

	/* cb c0, 8 cycles, SET 0,B */ { SET_R8 | END },
	/* cb c1, 8 cycles, SET 0,C */ { SET_R8 | END },
	/* cb c2, 8 cycles, SET 0,D */ { SET_R8 | END },
	/* cb c3, 8 cycles, SET 0,E */ { SET_R8 | END },
	/* cb c4, 8 cycles, SET 0,H */ { SET_R8 | END },
	/* cb c5, 8 cycles, SET 0,L */ { SET_R8 | END },
	/* cb c6, 15 cycles, SET 0,(HL), see cb 86 for timing */ { HL_OUT, READ_TMP, X2, ALU_SET, ALU_DB, WRITE | END },
	/* cb c7, 8 cycles, SET 0,A */ { SET_R8 | END },
	/* cb c8, 8 cycles, SET 1,B */ { SET_R8 | END },
	/* cb c9, 8 cycles, SET 1,C */ { SET_R8 | END },
	/* cb ca, 8 cycles, SET 1,D */ { SET_R8 | END },
	/* cb cb, 8 cycles, SET 1,E */ { SET_R8 | END },
	/* cb cc, 8 cycles, SET 1,H */ { SET_R8 | END },
	/* cb cd, 8 cycles, SET 1,L */ { SET_R8 | END },
	/* cb ce, 15 cycles, SET 1,(HL), see cb 86 for timing */ { HL_OUT, READ_TMP, X2, ALU_SET, ALU_DB, WRITE | END },  // 
	/* cb cf, 8 cycles, SET 1,A */ { SET_R8 | END },

	/* cb d0, 8 cycles, SET 2,B */ { SET_R8 | END },
	/* cb d1, 8 cycles, SET 2,C */ { SET_R8 | END },
	/* cb d2, 8 cycles, SET 2,D */ { SET_R8 | END },
	/* cb d3, 8 cycles, SET 2,E */ { SET_R8 | END },
	/* cb d4, 8 cycles, SET 2,H */ { SET_R8 | END },
	/* cb d5, 8 cycles, SET 2,L */ { SET_R8 | END },
	/* cb d6, 15 cycles, SET 2,(HL), see cb 86 for timing */ { HL_OUT, READ_TMP, X2, ALU_SET, ALU_DB, WRITE | END },
	/* cb d7, 8 cycles, SET 2,A */ { SET_R8 | END },
	/* cb d8, 8 cycles, SET 3,B */ { SET_R8 | END },
	/* cb d9, 8 cycles, SET 3,C */ { SET_R8 | END },
	/* cb da, 8 cycles, SET 3,D */ { SET_R8 | END },
	/* cb db, 8 cycles, SET 3,E */ { SET_R8 | END },
	/* cb dc, 8 cycles, SET 3,H */ { SET_R8 | END },
	/* cb dd, 8 cycles, SET 3,L */ { SET_R8 | END },
	/* cb de, 15 cycles, SET 3,(HL), see cb 86 for timing */ { HL_OUT, READ_TMP, X2, ALU_SET, ALU_DB, WRITE | END },
	/* cb df, 8 cycles, SET 3,A */ { SET_R8 | END },

	/* cb e0, 8 cycles, SET 4,B */ { SET_R8 | END },
	/* cb e1, 8 cycles, SET 4,C */ { SET_R8 | END },
	/* cb e2, 8 cycles, SET 4,D */ { SET_R8 | END },
	/* cb e3, 8 cycles, SET 4,E */ { SET_R8 | END },
	/* cb e4, 8 cycles, SET 4,H */ { SET_R8 | END },
	/* cb e5, 8 cycles, SET 4,L */ { SET_R8 | END },
	/* cb e6, 15 cycles, SET 4,(HL), see cb 86 for timing */ { HL_OUT, READ_TMP, X2, ALU_SET, ALU_DB, WRITE | END },
	/* cb e7, 8 cycles, SET 4,A */ { SET_R8 | END },
	/* cb e8, 8 cycles, SET 5,B */ { SET_R8 | END },
	/* cb e9, 8 cycles, SET 5,C */ { SET_R8 | END },
	/* cb ea, 8 cycles, SET 5,D */ { SET_R8 | END },
	/* cb eb, 8 cycles, SET 5,E */ { SET_R8 | END },
	/* cb ec, 8 cycles, SET 5,H */ { SET_R8 | END },
	/* cb ed, 8 cycles, SET 5,L */ { SET_R8 | END },
	/* cb ee, 15 cycles, SET 5,(HL), see cb 86 for timing */ { HL_OUT, READ_TMP, X2, ALU_SET, ALU_DB, WRITE | END },
	/* cb ef, 8 cycles, SET 5,A */ { SET_R8 | END },

	/* cb f0, 8 cycles, SET 6,B */ { SET_R8 | END },
	/* cb f1, 8 cycles, SET 6,C */ { SET_R8 | END },
	/* cb f2, 8 cycles, SET 6,D */ { SET_R8 | END },
	/* cb f3, 8 cycles, SET 6,E */ { SET_R8 | END },
	/* cb f4, 8 cycles, SET 6,H */ { SET_R8 | END },
	/* cb f5, 8 cycles, SET 6,L */ { SET_R8 | END },
	/* cb f6, 15 cycles, SET 6,(HL), see cb 86 for timing */ { HL_OUT, READ_TMP, X2, ALU_SET, ALU_DB, WRITE | END },
	/* cb f7, 8 cycles, SET 6,A */ { SET_R8 | END },
	/* cb f8, 8 cycles, SET 7,B */ { SET_R8 | END },
	/* cb f9, 8 cycles, SET 7,C */ { SET_R8 | END },
	/* cb fa, 8 cycles, SET 7,D */ { SET_R8 | END },
	/* cb fb, 8 cycles, SET 7,E */ { SET_R8 | END },
	/* cb fc, 8 cycles, SET 7,H */ { SET_R8 | END },
	/* cb fd, 8 cycles, SET 7,L */ { SET_R8 | END },
	/* cb fe, 15 cycles, SET 7,(HL), see cb 86 for timing */ { HL_OUT, READ_TMP, X2, ALU_SET, ALU_DB, WRITE | END },
	/* cb ff, 8 cycles, SET 7,A */ { SET_R8 | END },

	/*****************************************************/
	/* ED-prefixed instructions                          */
	/*****************************************************/

	/* ed 00 */ { END }, { END }, { END }, { END }, { END }, { END }, { END }, { END },
	/* ed 08 */ { END }, { END }, { END }, { END }, { END }, { END }, { END }, { END },

	/* ed 10 */ { END }, { END }, { END }, { END }, { END }, { END }, { END }, { END },
	/* ed 18 */ { END }, { END }, { END }, { END }, { END }, { END }, { END }, { END },

	/* ed 20 */ { END }, { END }, { END }, { END }, { END }, { END }, { END }, { END },
	/* ed 28 */ { END }, { END }, { END }, { END }, { END }, { END }, { END }, { END },

	/* ed 30 */ { END }, { END }, { END }, { END }, { END }, { END }, { END }, { END },
	/* ed 38 */ { END }, { END }, { END }, { END }, { END }, { END }, { END }, { END },

	/* ed 40, 12 cycles, IN B,(C) */
	//  9 T1 AB:bbcc DB:--
	// 10 T2 AB:bbcc DB:xx RD IORQ
	// 11 T3 AB:bbcc DB:xx RD IORQ
	// 12 T4 AB:bbcc DB:xx RD IORQ
	{ BC_OUT, INPUT_REGD | END },
	/* ed 41, 12 cycles, OUT (C),B */
	//  9 T1 AB:bbcc DB:--
	// 10 T2 AB:bbcc DB:xx WR IORQ
	// 11 T3 AB:bbcc DB:xx WR IORQ
	// 12 T4 AB:bbcc DB:xx WR IORQ
	{ BC_OUT, REGD_DB, OUTPUT | END },
	/* ed 42, 15 cycles, SBC HL,BC */
	//  9 T1 AB:1235 DB:--
	// 10 T2 AB:1235 DB:--
	// 11 T3 AB:1235 DB:--
	// 12 T4 AB:1235 DB:--
	// 13 T1 AB:1235 DB:--
	// 14 T2 AB:1235 DB:--
	// 15 T3 AB:1235 DB:--
	{ SBC16 | END },
	/* ed 43, 20 cycles, LD (nn),BC */
	//  9 T1 AB:1236 DB:--
	// 10 T2 AB:1236 DB:78 MREQ RD
	// 11 T3 AB:1236 DB:78 MREQ RD
	// 12 T1 AB:1237 DB:--
	// 13 T2 AB:1237 DB:56 MREQ RD
	// 14 T3 AB:1237 DB:56 MREQ RD
	// 15 T1 AB:5678 DB:--
	// 16 T2 AB:5678 DB:cc MREQ
	// 17 T3 AB:5678 DB:cc MREQ WR
	// 18 T1 AB:5679 DB:--
	// 19 T2 AB:5679 DB:bb MREQ
	// 20 T3 AB:5679 DB:bb MREQ WR
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, WZ_OUT_INC, R16L_DB, WRITE, WZ_OUT, R16H_DB, WRITE | END },
	/* ed 44, 8 cycles, NEG */ { NEG | END },
	/* ed 45, 14 cycles, RETN */
	//  9 T1 AB:5678 DB:--
	// 10 T2 AB:5678 DB:yy MREQ RD
	// 11 T3 AB:5678 DB:yy MREQ RD
	// 12 T1 AB:5679 DB:--
	// 13 T2 AB:5679 DB:xx MREQ RD
	// 14 T3 AB:5679 DB:xx MREQ RD
	{ RETN, SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* ed 46, 8 cycles, IM 0 */ { IM | END },
	/* ed 47, 9 cycles, LD I,A */
	// 9 AB:1235 DB:--
	{ LD_I_A | END },
	/* ed 48, 12 cycles, IN C,(C), see ed 40 for timing */ { BC_OUT, INPUT_REGD | END },
	/* ed 49, 12 cycles, OUT (C),C, see ed 41 for timing */ { BC_OUT, REGD_DB, OUTPUT | END },
	/* ed 4a, 15 cycles, ADC HL,BC, see ed 42 for timing */ { ADC16 | END },
	/* ed 4b, 20 cycles, LD BC,(nn) */
	//  9 T1 AB:1236 DB:--
	// 10 T2 AB:1236 DB:78 MREQ RD
	// 11 T3 AB:1236 DB:78 MREQ RD
	// 12 T1 AB:1237 DB:--
	// 13 T2 AB:1237 DB:56 MREQ RD
	// 14 T3 AB:1237 DB:56 MREQ RD
	// 15 T1 AB:5678 DB:--
	// 16 T2 AB:5678 DB:yy MREQ RD
	// 17 T3 AB:5678 DB:yy MREQ RD
	// 18 T1 AB:5679 DB:--
	// 19 T2 AB:5679 DB:xx MREQ RD
	// 20 T3 AB:5679 DB:xx MREQ RD
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, WZ_OUT_INC, READ_R16L, WZ_OUT, READ_R16H | END },
	/* ed 4c, 8 cycles, NEG */ { NEG | END },
	/* ed 4d, 14 cycles, RETI, sed ed 45 for timing */ { RETI, SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* ed 4e, 8 cycles, IM 0 */ { IM | END },
	/* ed 4f, 9 cycles, LD R,A */ { LD_R_A | END },

	/* ed 50, 12 cycles, IN D,(C), see ed 40 for timing */ { BC_OUT, INPUT_REGD | END },
	/* ed 51, 12 cycles, OUT (C),D, see ed 41 for timing */ { BC_OUT, REGD_DB, OUTPUT | END },
	/* ed 52, 15 cycles SBC HL,DE, see ed 42 for timing */ { SBC16 | END },
	/* ed 53, 20 cycles, LD (nn),DE, see ed 43 for timing */
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, WZ_OUT_INC, R16L_DB, WRITE, WZ_OUT, R16H_DB, WRITE | END },
	/* ed 54, 8 cycles, NEG */ { NEG | END },
	/* ed 55, 14 cycles, RETN, see ed 45 for timing */ { RETN, SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* ed 56 */ { IM | END },  // 8 cycles, IM 1
	/* ed 57 */ { LD_A_I | END },  // 9 cycles, LD A,I
	/* ed 58, 12 cycles, IN E,(C), see ed 40 for timing */ { BC_OUT, INPUT_REGD | END },
	/* ed 59, 12 cycles, OUT (C),E, see ed 41 for timing */ { BC_OUT, REGD_DB, OUTPUT | END },
	/* ed 5a, 15 cycles, ADC HL,DE, see ed 42 for timing */ { ADC16 | END },
	/* ed 5b, 20 cycles, LD DE,(nn), see ed 4b for timing */
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, WZ_OUT_INC, READ_R16L, WZ_OUT, READ_R16H | END },
	/* ed 5c, 8 cycles, NEG */ { NEG | END },
	/* ed 5d, 14 cycles, RETN, see ed 42 for timing */ { RETN, SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* ed 5e, 8 cycles, IM 2 */ { IM | END },
	/* ed 5f, 9 cycles, LD A,R */ { LD_A_R | END },

	/* ed 60, 12 cycles, IN H,(C), see ed 40 for timing */ { BC_OUT, INPUT_REGD | END },
	/* ed 61, 12 cycles, OUT (C),H, see ed 41 for timing */ { BC_OUT, REGD_DB, OUTPUT | END },
	/* ed 62, 15 cycles, SBC HL,HL, see ed 42 for timing */ { SBC16 | END },
	/* ed 63, 20 cycles, LD (nn),HL, see ed 43 for timing */
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, WZ_OUT_INC, R16L_DB, WRITE, WZ_OUT, R16H_DB, WRITE | END },
	/* ed 64, 8 cycles, NEG */ { NEG | END },
	/* ed 65, 14 cycles, RETN, see ed 45 for timing */ { RETN, SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* ed 66, 8 cycles, IM 0 */ { IM | END },
	/* ed 67, 18 cycles, RRD */
	//  9 T1 AB:hhll DB:--
	// 10 T2 AB:hhll DB:xx MREQ RD
	// 11 T3 AB:hhll DB:xx MREQ RD
	// 12 T1 AB:hhll DB:--
	// 13 T2 AB:hhll DB:--
	// 14 T3 AB:hhll DB:--
	// 15 T4 AB:hhll DB:--
	// 16 T1 AB:hhll DB:--
	// 17 T2 AB:hhll DB:yy MREQ
	// 18 T3 AB:hhll DB:yy MREQ WR
	{ HL_WZ, WZ_OUT_INC, READ, RRD, WRITE | END },
	/* ed 68, 12 cycles, IN L,(C), see ed 40 for timing */ { BC_OUT, INPUT_REGD | END },
	/* ed 69, 12 cycles, OUT (C),L, see ed 41 for timing */ { BC_OUT, REGD_DB, OUTPUT | END },
	/* ed 6a, 15 cycles, ADC HL,HL, see ed 42 for timing */ { ADC16 | END },
	/* ed 6b, 20 cycles, LD HL,(nn), see ed 4b for timing */
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, WZ_OUT_INC, READ_R16L, WZ_OUT, READ_R16H | END },
	/* ed 6c, 8 cycles, NEG */ { NEG | END },
	/* ed 6d, 14 cycles, RETN, see ed 45 for timing */ { RETN, SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* ed 6e, 8 cycles, IM 0 */ { IM | END },
	/* ed 6f, 18 cycles, RLD, see ed 67 for timing */ { HL_WZ, WZ_OUT_INC, READ, RLD, WRITE | END },

	/* ed 70, 12 cycles, IN F,(C), see ed 40 for timing */ { BC_OUT, INPUT_REGD | END },
	/* ed 71, 12 cycles, OUT (C),0, see ed 41 for timing */ { BC_OUT, ZERO_DB, OUTPUT | END },
	/* ed 72, 15 cycles, SBC HL,SP, see ed 42 for timing */ { SBC16 | END },
	/* ed 73, 20 cycles, LD (nn),SP, see ed 43 for timing */
	{ PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, WZ_OUT_INC, R16L_DB, WRITE, WZ_OUT, R16H_DB, WRITE | END },
	/* ed 74, 8 cycles, NEG */ { NEG | END },
	/* ed 75, 14 cycles, RETN, see ed 45 for timing */ { RETN, SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* ed 76, 8 cycles, IM 1 */ { IM | END },
	/* ed 77, 8 cycles, illegal */ { END },
	/* ed 78, 12 cycles, IN A,(C), see ed 40 for timing */ { BC_OUT, INPUT_REGD | END },
	/* ed 79, 12 cycles, OUT (C),A, see ed 41 for timing */ { BC_OUT, REGD_DB, OUTPUT | END },
	/* ed 7a, 15 cycles, ADC HL,SP, see ed 42 for timing */ { ADC16 | END },
	/* ed 7b, 20 cycles, LD SP,(nn), see ed 4b for timing */ { PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, WZ_OUT_INC, READ_R16L, WZ_OUT, READ_R16H | END },
	/* ed 7c, 8 cycles, NEG */ { NEG | END },
	/* ed 7d, 14 cycles, RETN, see ed 45 for timing */ { RETN, SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* ed 7e, 8 cycles, IM 2 */ { IM | END },
	/* ed 7f, 8 cycles, illegal */ { END },

	/* ed 80 */ { END }, { END }, { END }, { END }, { END }, { END }, { END }, { END },
	/* ed 88 */ { END }, { END }, { END }, { END }, { END }, { END }, { END }, { END },

	/* ed 90 */ { END }, { END }, { END }, { END }, { END }, { END }, { END }, { END },
	/* ed 98 */ { END }, { END }, { END }, { END }, { END }, { END }, { END }, { END },

	/* ed a0, 16 cycles, LDI */
	//  9 T1 AB:hhll DB:--
	// 10 T2 AB:hhll DB:xx MREQ RD
	// 11 T3 AB:hhll DB:xx MREQ RD
	// 12 T1 AB:ddee DB:--
	// 13 T2 AB:ddee DB:xx MREQ
	// 14 T3 AB:ddee DB:xx MREQ WR
	// 15 T4 AB:ddee DB:--
	// 16 T5 AB:ddee DB:--
	{ HL_OUT, READ, DE_OUT, WRITE, LDI | END },
	/* ed a1, 16 cycles, CPI */
	//  9 T1 AB:hhll DB:--
	// 10 T2 AB:hhll DB:xx MREQ RD
	// 11 T3 AB:hhll DB:xx MREQ RD
	// 12 T1 AB:hhll DB:--
	// 13 T2 AB:hhll DB:--
	// 14 T3 AB:hhll DB:--
	// 15 T4 AB:hhll DB:--
	// 16 T5 AB:hhll DB:--
	{ HL_OUT, READ, CPI | END },
	/* ed a2, 16 cycles, INI */
	//  9 T5 AB:1235 DB:--
	// 10 T1 AB:bbcc DB:--
	// 11 T2 AB:bbcc DB:xx RD IORQ
	// 12 T3 AB:bbcc DB:xx RD IORQ
	// 13 T4 AB:bbcc DB:xx RD IORQ
	// 14 T1 AB:hhll DB:--
	// 15 T2 AB:hhll DB:xx MREQ
	// 16 T3 AB:hhll DB:xx MREQ WR
	{ X, BC_OUT, INPUT, HL_OUT, WRITE, INI | END },
	/* ed a3, 16 cycles, OUTI */
	//  9 T5 AB:1235 DB:--
	// 10 T1 AB:hhll DB:--
	// 11 T2 AB:hhll DB:xx MREQ RD
	// 12 T3 AB:hhll DB:xx MREQ RD
	// 13 T1 AB:bbcc DB:--
	// 14 T2 AB:bbcc DB:xx WR IORQ
	// 15 T3 AB:bbcc DB:xx WR IORQ
	// 16 T4 AB:bbcc DB:xx WR IORQ
	{ X, HL_OUT, READ, OUTI, OUTPUT | END },
	/* ed a4 */ { END }, { END }, { END }, { END },
	/* ed a8, 16 cycles, LDD */
	//  9 T1 AB:hhll DB:--
	// 10 T2 AB:hhll DB:xx MREQ RD
	// 11 T3 AB:hhll DB:xx MREQ RD
	// 12 T1 AB:ddee DB:--
	// 13 T2 AB:ddee DB:xx MREQ
	// 14 T3 AB:ddee DB:xx MREQ WR
	// 15 T4 AB:ddee DB:--
	// 16 T5 AB:ddee DB:--
	{ HL_OUT, READ, DE_OUT, WRITE, LDD | END },
	/* ed a9, 16 cycles, CPD */
	//  9 T1 AB:hhll DB:--
	// 10 T2 AB:hhll DB:xx MREQ RD
	// 11 T3 AB:hhll DB:xx MREQ RD
	// 12 T1 AB:hhll DB:--
	// 13 T2 AB:hhll DB:--
	// 14 T3 AB:hhll DB:--
	// 15 T4 AB:hhll DB:--
	// 16 T5 AB:hhll DB:--
	{ HL_OUT, READ, CPD | END },
	/* ed aa, 16 cycles, IND */
	//  9 T5 AB:1235 DB:--
	// 10 T1 AB:bbcc DB:--
	// 11 T2 AB:bbcc DB:xx RD IORQ
	// 12 T3 AB:bbcc DB:xx RD IORQ
	// 13 T4 AB:bbcc DB:xx RD IORQ
	// 14 T1 AB:hhll DB:--
	// 15 T2 AB:hhll DB:xx MREQ
	// 16 T3 AB:hhll DB:xx MREQ WR
	{ X, BC_OUT, INPUT, HL_OUT, WRITE, IND | END },
	/* ed ab, 16 cycles, OUTD */
	//  9 T5 AB:1235 DB:--
	// 10 T1 AB:hhll DB:--
	// 11 T2 AB:hhll DB:xx MREQ RD
	// 12 T3 AB:hhll DB:xx MREQ RD
	// 13 T1 AB:bbcc DB:--
	// 14 T2 AB:bbcc DB:xx WR IORQ
	// 15 T3 AB:bbcc DB:xx WR IORQ
	// 16 T4 AB:bbcc DB:xx WR IORQ
	{ X, HL_OUT, READ, OUTD, OUTPUT | END },
	/* ed ac */ { END }, { END }, { END }, { END },

	/* ed b0, 16/21 cycles, LDIR */
	// cycles 17-21 when BC != 0
	//  9 T1 AB:hhll DB:--
	// 10 T2 AB:hhll DB:xx MREQ RD
	// 11 T3 AB:hhll DB:xx MREQ RD
	// 12 T1 AB:ddee DB:--
	// 13 T2 AB:ddee DB:xx MREQ
	// 14 T3 AB:ddee DB:xx MREQ WR
	// 15 T4 AB:ddee DB:--
	// 16 T5 AB:ddee DB:--
	// 17 T1 AB:ddee DB:--
	// 18 T2 AB:ddee DB:--
	// 19 T3 AB:ddee DB:--
	// 20 T4 AB:ddee DB:--
	// 21 T5 AB:ddee DB:--
	{ HL_OUT, READ, DE_OUT, WRITE, LDI, REPEAT | END },
	/* ed b1, 16/21 cycles, CPIR */
	// cycles 17-21 when BC != 0
	//  9 T1 AB:hhll DB:--
	// 10 T2 AB:hhll DB:xx MREQ RD
	// 11 T3 AB:hhll DB:xx MREQ RD
	// 12 T1 AB:hhll DB:--
	// 13 T2 AB:hhll DB:--
	// 14 T3 AB:hhll DB:--
	// 15 T4 AB:hhll DB:--
	// 16 T5 AB:hhll DB:--
	// 17 T1 AB:hhll DB:--
	// 18 T2 AB:hhll DB:--
	// 19 T3 AB:hhll DB:--
	// 20 T4 AB:hhll DB:--
	// 21 T5 AB:hhll DB:--
	{ HL_OUT, READ, CPI, REPEATCP | END },
	/* ed b2, 16/21 cycles, INIR */
	// cycles 17-21 when BC != 0
	//  9 T5 AB:1235 DB:--
	// 10 T1 AB:bbcc DB:--
	// 11 T2 AB:bbcc DB:xx RD IORQ
	// 12 T3 AB:bbcc DB:xx RD IORQ
	// 13 T4 AB:bbcc DB:xx RD IORQ
	// 14 T1 AB:hhll DB:--
	// 15 T2 AB:hhll DB:xx MREQ
	// 16 T3 AB:hhll DB:xx MREQ WR
	// 17 T1 AB:hhll DB:--
	// 18 T2 AB:hhll DB:--
	// 19 T3 AB:hhll DB:--
	// 20 T4 AB:hhll DB:--
	// 21 T5 AB:hhll DB:--
	{ X, BC_OUT, INPUT, HL_OUT, WRITE, INI, REPEATIO | END },
	/* ed b3, 16/21 cycles, OTIR */
	// cycles 17-21 when BC != 0
	//  9 T5 AB:1235 DB:--
	// 10 T1 AB:hhll DB:--
	// 11 T2 AB:hhll DB:xx MREQ RD
	// 12 T3 AB:hhll DB:xx MREQ RD
	// 13 T1 AB:bbcc DB:--
	// 14 T2 AB:bbcc DB:xx WR IORQ
	// 15 T3 AB:bbcc DB:xx WR IORQ
	// 16 T4 AB:bbcc DB:xx WR IORQ
	// 17 T1 AB:bbcc DB:--
	// 18 T2 AB:bbcc DB:--
	// 19 T3 AB:bbcc DB:--
	// 20 T4 AB:bbcc DB:--
	// 21 T5 AB:bbcc DB:--
	{ X, HL_OUT, READ, OUTI, OUTPUT, REPEATIO | END },
	/* ed b4 */ { END }, { END }, { END }, { END },
	/* ed b8, 16/21 cycles, LDDR */
	// cycles 17-21 when BC != 0
	//  9 T1 AB:hhll DB:--
	// 10 T2 AB:hhll DB:xx MREQ RD
	// 11 T3 AB:hhll DB:xx MREQ RD
	// 12 T1 AB:ddee DB:--
	// 13 T2 AB:ddee DB:xx MREQ
	// 14 T3 AB:ddee DB:xx MREQ WR
	// 15 T4 AB:ddee DB:--
	// 16 T5 AB:ddee DB:--
	// 17 T1 AB:ddee DB:--
	// 18 T2 AB:ddee DB:--
	// 19 T3 AB:ddee DB:--
	// 20 T4 AB:ddee DB:--
	// 21 T5 AB:ddee DB:--
	{ HL_OUT, READ, DE_OUT, WRITE, LDD, REPEAT | END },
	/* ed b9, 16/21 cycles, CPDR */
	// cycles 17-21 when BC != 0
	//  9 T1 AB:hhll DB:--
	// 10 T2 AB:hhll DB:xx MREQ RD
	// 11 T3 AB:hhll DB:xx MREQ RD
	// 12 T1 AB:hhll DB:--
	// 13 T2 AB:hhll DB:--
	// 14 T3 AB:hhll DB:--
	// 15 T4 AB:hhll DB:--
	// 16 T5 AB:hhll DB:--
	// 17 T1 AB:hhll DB:--
	// 18 T2 AB:hhll DB:--
	// 19 T3 AB:hhll DB:--
	// 20 T4 AB:hhll DB:--
	// 21 T5 AB:hhll DB:--
	{ HL_OUT, READ, CPD, REPEATCP | END },
	/* ed ba, 16/21 cycles, INDR */
	// cycles 17-21 when BC != 0
	//  9 T5 AB:1235 DB:--
	// 10 T1 AB:bbcc DB:--
	// 11 T2 AB:bbcc DB:xx RD IORQ
	// 12 T3 AB:bbcc DB:xx RD IORQ
	// 13 T4 AB:bbcc DB:xx RD IORQ
	// 14 T1 AB:hhll DB:--
	// 15 T2 AB:hhll DB:xx MREQ
	// 16 T3 AB:hhll DB:xx MREQ WR
	// 17 T1 AB:hhll DB:--
	// 18 T2 AB:hhll DB:--
	// 19 T3 AB:hhll DB:--
	// 20 T4 AB:hhll DB:--
	// 21 T5 AB:hhll DB:--
	{ X, BC_OUT, INPUT, HL_OUT, WRITE, IND, REPEATIO | END },
	/* ed bb, 16/21 cycles, OTDR */
	// cycles 17-21 when BC != 0
	//  9 T5 AB:1235 DB:--
	// 10 T1 AB:hhll DB:--
	// 11 T2 AB:hhll DB:xx MREQ RD
	// 12 T3 AB:hhll DB:xx MREQ RD
	// 13 T1 AB:bbcc DB:--
	// 14 T2 AB:bbcc DB:xx WR IORQ
	// 15 T3 AB:bbcc DB:xx WR IORQ
	// 16 T4 AB:bbcc DB:xx WR IORQ
	// 17 T1 AB:bbcc DB:--
	// 18 T2 AB:bbcc DB:--
	// 19 T3 AB:bbcc DB:--
	// 20 T4 AB:bbcc DB:--
	// 21 T5 AB:bbcc DB:--
	{ X, HL_OUT, READ, OUTD, OUTPUT, REPEATIO | END },
	/* ed bc */ { END }, { END }, { END }, { END },

	/* ed c0 */ { END }, { END }, { END }, { END }, { END }, { END }, { END }, { END },
	/* ed c8 */ { END }, { END }, { END }, { END }, { END }, { END }, { END }, { END },

	/* ed d0 */ { END }, { END }, { END }, { END }, { END }, { END }, { END }, { END },
	/* ed d8 */ { END }, { END }, { END }, { END }, { END }, { END }, { END }, { END },

	/* ed e0 */ { END }, { END }, { END }, { END }, { END }, { END }, { END }, { END },
	/* ed e8 */ { END }, { END }, { END }, { END }, { END }, { END }, { END }, { END },

	/* ed f0 */ { END }, { END }, { END }, { END }, { END }, { END }, { END }, { END },
	/* ed f8 */ { END }, { END }, { END }, { END }, { END }, { END }, { END }, { END },

	/*****************************************************/
	/* DD/FD prefixed instructions                       */
	/* Almost equal to regular instructions              */
	/*****************************************************/

	/* dd/fd 00, 8 cycles, NOP */ { END },
	/* dd/fd 01, 14 cycles, LD BC,nn */ { PC_OUT_INC, READ_R16L, PC_OUT_INC, READ_R16H | END },
	/* dd/fd 02, 11 cycles, LD (BC),A */ { BC_WZ_OUT_INC, A_DB, WRITE | END },
	/* dd/fd 03, 10 cycles, INC BC */ { INC_R16 | END },
	/* dd/fd 04, 8 cycles, INC B */ { INC_R8 | END },
	/* dd/fd 05, 8 cycles, DEC B */ { DEC_R8 | END },
	/* dd/fd 06, 11 cycles, LD B,n */ { PC_OUT_INC, READ_REGD | END },
	/* dd/fd 07, 8 cycles, RLCA */ { RLCA | END },
	/* dd/fd 08, 8 cycles, EX AF,AF' */ { EX_AF_AF | END },
	/* dd/fd 09, 15 cycles, ADD IX/IY,BC */ { ADD16 | END },
	/* dd/fd 0a, 11 cycles, LD A,(BC) */ { BC_WZ_OUT_INC, READ_A | END },
	/* dd/fd 0b, 10 cycles, DEC BC */ { DEC_R16 | END }, 
	/* dd/fd 0c, 8 cycles, INC C */ { INC_R8 | END },
	/* dd/fd 0d, 8 cycles, DEC C */ { DEC_R8 | END },
	/* dd/fd 0e, 11 cycles, LD C,n */ { PC_OUT_INC, READ_REGD | END },
	/* dd/fd 0f, 8 cycles, RRCA */ { RRCA | END },

	/* dd/fd 10, 12/17 cycles, DJNZ n */ { PC_OUT_INC, READ, DJNZ | END },
	/* dd/fd 11, 14 cycles, LD DE,nn */ { PC_OUT_INC, READ_R16L, PC_OUT_INC, READ_R16H | END },
	/* dd/fd 12, 7 cycles, LD (DE),A */ { DE_WZ_OUT_INC, A_DB, WRITE | END },
	/* dd/fd 13, 10 cycles, INC DE */ { INC_R16 | END },
	/* dd/fd 14, 8 cycles, INC D */ { INC_R8 | END },
	/* dd/fd 15, 8 cycles, DEC D */ { DEC_R8 | END },
	/* dd/fd 16, 11 cycles, LD D,n */ { PC_OUT_INC, READ_REGD | END },
	/* dd/fd 17, 8 cycles, RLA */ { RLA | END },
	/* dd/fd 18, 16 cycles, JR n */ { PC_OUT_INC, READ, JR_COND | END },
	/* dd/fd 19, 11 cycles, ADD IX/IY,DE */ { ADD16 | END },
	/* dd/fd 1a, 11 cycles, LD A,(DE) */ { DE_WZ_OUT_INC, READ_A | END },
	/* dd/fd 1b, 10 cycles, DEC DE */ { DEC_R16 | END },
	/* dd/fd 1c, 8 cycles, INC E */ { INC_R8 | END },
	/* dd/fd 1d, 8 cycles, DEC E */ { DEC_R8 | END },
	/* dd/fd 1e, 11 cycles, LD E,n */ { PC_OUT_INC, READ_REGD | END },
	/* dd/fd 1f, 8 cycles, RRA */ { RRA | END },

	/* dd/fd 20, 11/16 cycles, JR NZ,n */ { PC_OUT_INC, READ, JR_COND | END },
	/* dd/fd 21, 14 cycles, LD IX/IY,nn */ { PC_OUT_INC, READ_R16L, PC_OUT_INC, READ_R16H | END },
	/* dd/fd 22, 20 cycles, LD (nn),IX/IY */ { PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, WZ_OUT_INC, L_DB, WRITE, WZ_OUT, H_DB, WRITE | END },
	/* dd/fd 23, 10 cycles, INC IX/IY */ { INC_R16 | END },
	/* dd/fd 24, 8 cycles, INC IXh/IYh */ { INC_R8 | END },
	/* dd/fd 25, 8 cycles, DEC IXh/IYh */ { DEC_R8 | END },
	/* dd/fd 26, 11 cycles, LD IXh/IYh,n */ { PC_OUT_INC, READ_REGD | END },
	/* dd/fd 27, 8 cycles, DAA */ { DAA | END },
	/* dd/fd 28, 11/16 cycles, JR Z,n */ { PC_OUT_INC, READ, JR_COND | END },
	/* dd/fd 29, 15 cycles, ADD IX/IY,IX/IY */ { ADD16 | END },
	/* dd/fd 2a, 20 cycles, LD IX/IY,(nn) */ { PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, WZ_OUT_INC, READ_R16L, WZ_OUT, READ_R16H | END },
	/* dd/fd 2b, 10 cycles, DEC IX/IY */ { DEC_R16 | END },
	/* dd/fd 2c, 8 cycles, INC IXl/IYl */ { INC_R8 | END },
	/* dd/fd 2d, 8 cycles, DEC IXl/IYl */ { DEC_R8 | END },
	/* dd/fd 2e, 11 cycles, LD IXl/IYl,n */ { PC_OUT_INC, READ_REGD | END },
	/* dd/fd 2f, 8 cycles, CPL */ { CPL | END },

	/* dd/fd 30, 11/16 cycles, JR NC,n */ { PC_OUT_INC, READ, JR_COND | END },
	/* dd/fd 31, 14 cycles, LD SP,nn */ { PC_OUT_INC, READ_R16L, PC_OUT_INC, READ_R16H | END },
	/* dd/fd 32, 17 cycles, LD (nn),A */ { PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, WZ_OUT_INC, A_DB, WRITE | END },
	/* dd/fd 33, 10 cycles, INC SP */ { INC_R16 | END },
	/* dd/fd 34, 23 cycles, INC (IX/IY+dd) */
	//  9 T1 AB:1236 DB:--
	// 10 T2 AB:1236 DB:dd MREQ RD
	// 11 T3 AB:1236 DB:dd MREQ RD
	// 12 T1 AB:1236 DB:--
	// 13 T2 AB:1236 DB:--
	// 14 T3 AB:1236 DB:--
	// 15 T4 AB:1236 DB:--
	// 16 T5 AB:1236 DB:--
	// 17 T1 AB:5678 DB:--
	// 18 T2 AB:5678 DB:xx MREQ RD
	// 19 T3 AB:5678 DB:xx MREQ RD
	// 20 T4 AB:5678 DB:--
	// 21 T1 AB:5678 DB:--
	// 22 T2 AB:5678 DB:xx MREQ
	// 23 T3 AB:5678 DB:xx MREQ WR
	{ PC_OUT_INC, READ_TMP, DISP_WZ5, WZ_OUT, READ_TMP, ALU_INC, ALU_DB, X, WZ_OUT, WRITE | END },
	/* dd/fd 35, 23 cycles, DEC (IX/IY+dd) */
	//  9 T1 AB:1236 DB:--
	// 10 T2 AB:1236 DB:dd MREQ RD
	// 11 T3 AB:1236 DB:dd MREQ RD
	// 12 T1 AB:1236 DB:--
	// 13 T2 AB:1236 DB:--
	// 14 T3 AB:1236 DB:--
	// 15 T4 AB:1236 DB:--
	// 16 T5 AB:1236 DB:--
	// 17 T1 AB:5678 DB:--
	// 18 T2 AB:5678 DB:xx MREQ RD
	// 19 T3 AB:5678 DB:xx MREQ RD
	// 20 T4 AB:5678 DB:--
	// 21 T1 AB:5678 DB:--
	// 22 T2 AB:5678 DB:xx MREQ
	// 23 T3 AB:5678 DB:xx MREQ WR
	{ PC_OUT_INC, READ_TMP, DISP_WZ5, WZ_OUT, READ_TMP, ALU_DEC, ALU_DB, X, WZ_OUT, WRITE | END },
	/* dd/fd 36, 19 cycles, LD (IX/IY+dd),n */
	//  9 T1 AB:1236 DB:--
	// 10 T2 AB:1236 DB:dd MREQ RD
	// 11 T3 AB:1236 DB:dd MREQ RD
	// 12 T1 AB:1237 DB:--
	// 13 T2 AB:1237 DB:nn MREQ RD
	// 14 T3 AB:1237 DB:nn MREQ RD
	// 15 T4 AB:1237 DB:--
	// 16 T5 AB:1237 DB:--
	// 17 T1 AB:5678 DB:--
	// 18 T2 AB:5678 DB:nn MREQ
	// 19 T3 AB:5678 DB:nn MREQ WR
	{ PC_OUT_INC, READ_TMP, DISP_WZ2, PC_OUT_INC, READ, WZ_OUT, WRITE | END },
	/* dd/fd 37, 8 cycles, SCF */ { SCF | END },
	/* dd/fd 38, 11/16 cycles, JR C,n */ { PC_OUT_INC, READ, JR_COND | END },
	/* dd/fd 39, 15 cycles, ADD IX/IY,SP */ { ADD16 | END },
	/* dd/fd 3a, 17 cycles, LD A,(nn) */ { PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, WZ_OUT_INC, READ_A | END },
	/* dd/fd 3b, 10 cycles, DEC SP */ { DEC_R16 | END },
	/* dd/fd 3c, 8 cycles, INC A */ { INC_R8 | END },
	/* dd/fd 3d, 8 cycles, DEC A */ { DEC_R8 | END },
	/* dd/fd 3e, 11 cycles, LD A,n */ { PC_OUT_INC, READ_REGD | END },
	/* dd/fd 3f, 8 cycles, CCF */ { CCF | END },

	/* dd/fd 40, 8 cycles, LD B,B */ { REGS_TMP_REG | END },
	/* dd/fd 41, 8 cycles, LD B,C */ { REGS_TMP_REG | END },
	/* dd/fd 42, 8 cycles, LD B,D */ { REGS_TMP_REG | END },
	/* dd/fd 43, 8 cycles, LD B,E */ { REGS_TMP_REG | END },
	/* dd/fd 44, 8 cycles, LD B,IXh/IYh */ { REGS_TMP_REG | END },
	/* dd/fd 45, 8 cycles, LD B,IXl/IYl */ { REGS_TMP_REG | END },
	/* dd/fd 46, 19 cycles, LD B,(IX/IY+dd) */
	//  9 T1 AB:1236 DB:--
	// 10 T2 AB:1236 DB:dd MREQ RD
	// 11 T3 AB:1236 DB:dd MREQ RD
	// 12 T1 AB:1236 DB:--
	// 13 T2 AB:1236 DB:--
	// 14 T3 AB:1236 DB:--
	// 15 T4 AB:1236 DB:--
	// 16 T5 AB:1236 DB:--
	// 17 T1 AB:5678 DB:--
	// 18 T2 AB:5678 DB:ee MREQ RD
	// 19 T3 AB:5678 DB:ee MREQ RD
	{ PC_OUT_INC, READ_TMP, DISP_WZ5, WZ_OUT, READ_REGD | END },
	/* dd/fd 47, 8 cycles, LD B,A */ { REGS_TMP_REG | END },
	/* dd/fd 48, 8 cycles, LD C,B */ { REGS_TMP_REG | END },
	/* dd/fd 49, 8 cycles, LD C,C */ { REGS_TMP_REG | END },
	/* dd/fd 4a, 8 cycles, LD C,D */ { REGS_TMP_REG | END },
	/* dd/fd 4b, 8 cycles, LD C,E */ { REGS_TMP_REG | END },
	/* dd/fd 4c, 8 cycles, LD C,IXh/IYh */ { REGS_TMP_REG | END },
	/* dd/fd 4d, 8 cycles, LD C,IXl/IYl */ { REGS_TMP_REG | END },
	/* dd/fd 4e, 19 cycles, LD C,(IX/IY+dd) */ { PC_OUT_INC, READ_TMP, DISP_WZ5, WZ_OUT, READ_REGD | END },
	/* dd/fd 4f, 8 cycles, LD C,A */ { REGS_TMP_REG | END },

	/* dd/fd 50, 8 cycles, LD D,B */ { REGS_TMP_REG | END },
	/* dd/fd 51, 8 cycles, LD D,C */ { REGS_TMP_REG | END },
	/* dd/fd 52, 8 cycles, LD D,D */ { REGS_TMP_REG | END },
	/* dd/fd 53, 8 cycles, LD D,E */ { REGS_TMP_REG | END },
	/* dd/fd 54, 8 cycles, LD D,IXh/IYh */ { REGS_TMP_REG | END },
	/* dd/fd 55, 8 cycles, LD D,IXl/IYl */ { REGS_TMP_REG | END },
	/* dd/fd 56, 19 cycles, LD D,(IX/IY+dd) */ { PC_OUT_INC, READ_TMP, DISP_WZ5, WZ_OUT, READ_REGD | END },
	/* dd/fd 57, 8 cycles, LD D,A */ { REGS_TMP_REG | END },
	/* dd/fd 58, 8 cycles, LD E,B */ { REGS_TMP_REG | END },
	/* dd/fd 59, 8 cycles, LD E,C */ { REGS_TMP_REG | END },
	/* dd/fd 5a, 8 cycles, LD E,D */ { REGS_TMP_REG | END },
	/* dd/fd 5b, 8 cycles, LD E,E */ { REGS_TMP_REG | END },
	/* dd/fd 5c, 8 cycles, LD E,IXh/IYh */ { REGS_TMP_REG | END },
	/* dd/fd 5d, 8 cycles, LD E,IXl/IYl */ { REGS_TMP_REG | END },
	/* dd/fd 5e, 19 cycles, LD E,(IX/IY+dd) */ { PC_OUT_INC, READ_TMP, DISP_WZ5, WZ_OUT, READ_REGD | END },
	/* dd/fd 5f, 8 cycles, LD E,A */ { REGS_TMP_REG | END },

	/* dd/fd 60, 8 cycles, LD IXh/IYh,B */ { REGS_TMP_REG | END },
	/* dd/fd 61, 8 cycles, LD IXh/IYh,C */ { REGS_TMP_REG | END },
	/* dd/fd 62, 8 cycles, LD IXh/IYh,D */ { REGS_TMP_REG | END },
	/* dd/fd 63, 8 cycles, LD IXh/IYh,E */ { REGS_TMP_REG | END },
	/* dd/fd 64, 8 cycles, LD IXh/IYh,IXh/IYh */ { REGS_TMP_REG | END },
	/* dd/fd 65, 8 cycles, LD IXh/IYh,IXl/IYl */ { REGS_TMP_REG | END },
	/* dd/fd 66, 19 cycles, LD H,(IX/IY+dd) */ { PC_OUT_INC, READ_TMP, DISP_WZ5, WZ_OUT, READ_REGD0 | END },
	/* dd/fd 67, 8 cycles, LD IXh/IYh,A */ { REGS_TMP_REG | END },
	/* dd/fd 68, 8 cycles, LD IXl/IYl,B */ { REGS_TMP_REG | END },
	/* dd/fd 69, 8 cycles, LD IXl/IYl,C */ { REGS_TMP_REG | END },
	/* dd/fd 6a, 8 cycles, LD IXl/IYl,D */ { REGS_TMP_REG | END },
	/* dd/fd 6b, 8 cycles, LD IXl/IYl,E */ { REGS_TMP_REG | END },
	/* dd/fd 6c, 8 cycles, LD IXl/IYl,IXh/IYh */ { REGS_TMP_REG | END },
	/* dd/fd 6d, 8 cycles, LD IXl/IYl,IXl/IYl */ { REGS_TMP_REG | END },
	/* dd/fd 6e, 19 cycles, LD L,(IX/IY+dd) */ { PC_OUT_INC, READ_TMP, DISP_WZ5, WZ_OUT, READ_REGD0 | END },
	/* dd/fd 6f, 8 cycles, LD IXl/IYl,A */ { REGS_TMP_REG | END },

	/* dd/fd 70, 19 cycles, LD (IX/IY+dd),B */
	//  9 T1 AB:1236 DB:--
	// 10 T2 AB:1236 DB:dd MREQ RD
	// 11 T3 AB:1236 DB:dd MREQ RD
	// 12 T1 AB:1236 DB:--
	// 13 T2 AB:1236 DB:--
	// 14 T3 AB:1236 DB:--
	// 15 T4 AB:1236 DB:--
	// 16 T5 AB:1236 DB:--
	// 17 T1 AB:5678 DB:--
	// 18 T2 AB:5678 DB:ee MREQ 
	// 19 T3 AB:5678 DB:ee MREQ WR
	{ PC_OUT_INC, READ_TMP, DISP_WZ5, WZ_OUT, REGS_DB, WRITE | END },
	/* dd/fd 71, 19 cycles, LD (IX/IY+dd),C */ { PC_OUT_INC, READ_TMP, DISP_WZ5, WZ_OUT, REGS_DB, WRITE | END },
	/* dd/fd 72, 19 cycles, LD (IX/IY+dd),D */ { PC_OUT_INC, READ_TMP, DISP_WZ5, WZ_OUT, REGS_DB, WRITE | END },
	/* dd/fd 73, 19 cycles, LD (IX/IY+dd),E */ { PC_OUT_INC, READ_TMP, DISP_WZ5, WZ_OUT, REGS_DB, WRITE | END },
	/* dd/fd 74, 19 cycles, LD (IX/IY+dd),H */ { PC_OUT_INC, READ_TMP, DISP_WZ5, WZ_OUT, REGS0_DB, WRITE | END },
	/* dd/fd 75, 19 cycles, LD (IX/IY+dd),L */ { PC_OUT_INC, READ_TMP, DISP_WZ5, WZ_OUT, REGS0_DB, WRITE | END },
	/* dd/fd 76, 8 cycles, HALT */ { HALT | END },
	/* dd/fd 77, 19 cycles, LD (IX/IY+dd),A */ { PC_OUT_INC, READ_TMP, DISP_WZ5, WZ_OUT, REGS_DB, WRITE | END },
	/* dd/fd 78, 8 cycles, LD A,B */ { REGS_TMP_REG | END },
	/* dd/fd 79, 8 cycles, LD A,C */ { REGS_TMP_REG | END },
	/* dd/fd 7a, 8 cycles, LD A,D */ { REGS_TMP_REG | END },
	/* dd/fd 7b, 8 cycles, LD A,E */ { REGS_TMP_REG | END },
	/* dd/fd 7c, 8 cycles, LD A,IXh/IYh */ { REGS_TMP_REG | END },
	/* dd/fd 7d, 8 cycles, LD A,IXl/IYl */ { REGS_TMP_REG | END },
	/* dd/fd 7e, 19 cycles, LD A,(IX/IY+dd) */ { PC_OUT_INC, READ_TMP, DISP_WZ5, WZ_OUT, READ_REGD | END },
	/* dd/fd 7f, 8 cycles, LD A,A */ { REGS_TMP_REG | END },

	/* dd/fd 80, 8 cycles, ADD B */ { ADD_R8 | END },
	/* dd/fd 81, 8 cycles, ADD C */ { ADD_R8 | END },
	/* dd/fd 82, 8 cycles, ADD D */ { ADD_R8 | END },
	/* dd/fd 83, 8 cycles, ADD E */ { ADD_R8 | END },
	/* dd/fd 84, 8 cycles, ADD IXh/IYh */ { ADD_R8 | END },
	/* dd/fd 85, 8 cycles, ADD IXl/IYl */ { ADD_R8 | END },
	/* dd/fd 86, 19 cycles, ADD (IX/IY+dd) */
	//  9 T1 AB:1236 DB:--
	// 10 T2 AB:1236 DB:dd MREQ RD
	// 11 T3 AB:1236 DB:dd MREQ RD
	// 12 T1 AB:1236 DB:--
	// 13 T2 AB:1236 DB:--
	// 14 T3 AB:1236 DB:--
	// 15 T4 AB:1236 DB:--
	// 16 T5 AB:1236 DB:--
	// 17 T1 AB:5678 DB:--
	// 18 T2 AB:5678 DB:ee MREQ RD
	// 19 T3 AB:5678 DB:ee MREQ RD
	{ PC_OUT_INC, READ_TMP, DISP_WZ5, WZ_OUT, READ, A_ACT, DB_TMP, ALU_ADD, ALU_A | END },
	/* dd/fd 87, 8 cycles, ADD A */ { ADD_R8 | END },
	/* dd/fd 88, 8 cycles, ADC B */ { ADC_R8 | END },
	/* dd/fd 89, 8 cycles, ADC C */ { ADC_R8 | END },
	/* dd/fd 8a, 8 cycles, ADC D */ { ADC_R8 | END },
	/* dd/fd 8b, 8 cycles, ADC E */ { ADC_R8 | END },
	/* dd/fd 8c, 8 cycles, ADC IXh/IYh */ { ADC_R8 | END },
	/* dd/fd 8d, 8 cycles, ADC IXl/IYl */ { ADC_R8 | END },
	/* dd/fd 8e, 19 cycles, ADC (IX/IY+dd) */ { PC_OUT_INC, READ_TMP, DISP_WZ5, WZ_OUT, READ, A_ACT, DB_TMP, ALU_ADC, ALU_A | END },
	/* dd/fd 8f, 8 cycles, ADC A */ { ADC_R8 | END },

	/* dd/fd 90, 8 cycles, SUB B */ { SUB_R8 | END },
	/* dd/fd 91, 8 cycles, SUB C */ { SUB_R8 | END },
	/* dd/fd 92, 8 cycles, SUB D */ { SUB_R8 | END },
	/* dd/fd 93, 8 cycles, SUB E */ { SUB_R8 | END },
	/* dd/fd 94, 8 cycles, SUB IXh/IYh */ { SUB_R8 | END },
	/* dd/fd 95, 8 cycles, SUB IXl/IYl */ { SUB_R8 | END },
	/* dd/fd 96, 19 cycles, SUB (IX/IY+dd) */ { PC_OUT_INC, READ_TMP, DISP_WZ5, WZ_OUT, READ, A_ACT, DB_TMP, ALU_SUB, ALU_A | END },
	/* dd/fd 97, 8 cycles, SUB A */ { SUB_R8 | END },
	/* dd/fd 98, 8 cycles, SBC B */ { SBC_R8 | END },
	/* dd/fd 99, 8 cycles, SBC C */ { SBC_R8 | END },
	/* dd/fd 9a, 8 cycles, SBC D */ { SBC_R8 | END },
	/* dd/fd 9b, 8 cycles, SBC E */ { SBC_R8 | END },
	/* dd/fd 9c, 8 cycles, SBC IXh/IYh */ { SBC_R8 | END },
	/* dd/fd 9d, 8 cycles, SBC IXl/IYl */ { SBC_R8 | END },
	/* dd/fd 9e, 19 cycles, SBC (IX/IY+dd) */ { PC_OUT_INC, READ_TMP, DISP_WZ5, WZ_OUT, READ, A_ACT, DB_TMP, ALU_SBC, ALU_A | END },
	/* dd/fd 9f, 8 cycles, SBC A */ { SBC_R8 | END },

	/* dd/fd a0, 8 cycles, AND B */ { AND_R8 | END },
	/* dd/fd a1, 8 cycles, AND C */ { AND_R8 | END },
	/* dd/fd a2, 8 cycles, AND D */ { AND_R8 | END },
	/* dd/fd a3, 8 cycles, AND E */ { AND_R8 | END },
	/* dd/fd a4, 8 cycles, AND IXh/IYh */ { AND_R8 | END },
	/* dd/fd a5, 8 cycles, AND IXl/IYl */ { AND_R8 | END },
	/* dd/fd a6, 19 cycles, AND (IX/IY+dd) */ { PC_OUT_INC, READ_TMP, DISP_WZ5, WZ_OUT, READ, A_ACT, DB_TMP, ALU_AND, ALU_A | END },
	/* dd/fd a7, 8 cycles, AND A */ { AND_R8 | END },
	/* dd/fd a8, 8 cycles, XOR B */ { XOR_R8 | END },
	/* dd/fd a9, 8 cycles, XOR C */ { XOR_R8 | END },
	/* dd/fd aa, 8 cycles, XOR D */ { XOR_R8 | END },
	/* dd/fd ab, 8 cycles, XOR E */ { XOR_R8 | END },
	/* dd/fd ac, 8 cycles, XOR IXh/IYh */ { XOR_R8 | END },
	/* dd/fd ad, 8 cycles, XOR IXl/IYl */ { XOR_R8 | END },
	/* dd/fd ae, 19 cycles, XOR (IX/IY+dd) */ { PC_OUT_INC, READ_TMP, DISP_WZ5, WZ_OUT, READ, A_ACT, DB_TMP, ALU_XOR, ALU_A | END },
	/* dd/fd af, 8 cycles, XOR A */ { XOR_R8 | END },

	/* dd/fd b0, 8 cycles, OR B */ { OR_R8 | END },
	/* dd/fd b1, 8 cycles, OR C */ { OR_R8 | END },
	/* dd/fd b2, 8 cycles, OR D */ { OR_R8 | END },
	/* dd/fd b3, 8 cycles, OR E */ { OR_R8 | END },
	/* dd/fd b4, 8 cycles, OR IXh/IYh */ { OR_R8 | END },
	/* dd/fd b5, 8 cycles, OR IXl/IYl */ { OR_R8 | END },
	/* dd/fd b6, 19 cycles, OR (IX/IY+dd) */ { PC_OUT_INC, READ_TMP, DISP_WZ5, WZ_OUT, READ, A_ACT, DB_TMP, ALU_OR, ALU_A | END },
	/* dd/fd b7, 8 cycles, OR A */ { OR_R8 | END },
	/* dd/fd b8, 8 cycles, CP B */ { CP_R8 | END },
	/* dd/fd b9, 8 cycles, CP C */ { CP_R8 | END },
	/* dd/fd ba, 8 cycles, CP D */ { CP_R8 | END },
	/* dd/fd bb, 8 cycles, CP E */ { CP_R8 | END },
	/* dd/fd bc, 8 cycles, CP IXh/IYh */ { CP_R8 | END },
	/* dd/fd bd, 8 cycles, CP IXl/IYl */ { CP_R8 | END },
	/* dd/fd be, 19 cycles, CP (IX/IY+dd) */ { PC_OUT_INC, READ_TMP, DISP_WZ5, WZ_OUT, READ, A_ACT, DB_TMP, ALU_CP | END },
	/* dd/fd bf, 8 cycles, CP A */ { CP_R8 | END },

	/* dd/fd c0, 9/15 cycles, RET NZ */ { RET_COND, SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* dd/fd c1, 14 cycles, POP BC */ { SP_OUT_INC, READ_R16L, SP_OUT_INC, READ_R16H | END },
	/* dd/fd c2, 14 cycles, JP NZ,nn */ { PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, JP_COND | END },
	/* dd/fd c3, 14 cycles, JMP nn */ { PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, WZ_PC | END },
	/* dd/fd c4, 14/21 cycles, CALL NZ,nn */ { PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, CALL_COND, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, WZ_PC | END },
	/* dd/fd c5, 15 cycles, PUSH BC */ { X, SP_OUT_DEC, R16H_DB, WRITE, SP_OUT_DEC, R16L_DB, WRITE | END },
	/* dd/fd c6, 11 cycles, ADD A,n */ { PC_OUT_INC, READ, A_ACT, DB_TMP, ALU_ADD, ALU_A | END },
	/* dd/fd c7, 15 cycles, RST 0H */ { X, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, RST | END },
	/* dd/fd c8, 9/15 cycles, RET Z */ { RET_COND, SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* dd/fd c9, 14 cycles, RET */ { SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* dd/fd ca, 14 cycles, JP Z,nn */ { PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, JP_COND | END },
	/* dd/fd cb, +4 cycles, DD/FD + CB prefix */ { 0 },
	/* dd/fd cc, 14/21 cycles, CALL Z,nn */ { PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, CALL_COND, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, WZ_PC | END },
	/* dd/fd cd, 21 cycles, CALL nn */ { PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, X, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, WZ_PC | END },
	/* dd/fd ce, 11 cycles, ADC A,n */ { PC_OUT_INC, READ, A_ACT, DB_TMP, ALU_ADC, ALU_A | END },
	/* dd/fd cf, 15 cycles, RST 8H */ { X, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, RST | END },

	/* dd/fd d0, 9/15 cycles, RET NC */ { RET_COND, SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* dd/fd d1, 14 cycles, POP DE */ { SP_OUT_INC, READ_R16L, SP_OUT_INC, READ_R16H | END },
	/* dd/fd d2, 14 cycles, JP NC,nn */ { PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, JP_COND | END },
	/* dd/fd d3, 15 cycles, OUT (n), A */ { PC_OUT_INC, READ_Z, A_W, WZ_OUT_INC, A_DB, OUTPUT | END },
	/* dd/fd d4, 14/21 cycles, CALL NC,nn */ { PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, CALL_COND, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, WZ_PC | END },
	/* dd/fd d5, 15 cycles, PUSH DE */ { X, SP_OUT_DEC, R16H_DB, WRITE, SP_OUT_DEC, R16L_DB, WRITE | END },
	/* dd/fd d6, 11 cycles, SUB n */ { PC_OUT_INC, READ, A_ACT, DB_TMP, ALU_SUB, ALU_A | END },
	/* dd/fd d7, 15 cycles, RST 10H */ { X, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, RST | END },
	/* dd/fd d8, 9/15 cycles, RET C */ { RET_COND, SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* dd/fd d9, 8 cycles, EXX */ { EXX | END },
	/* dd/fd da, 14 cycles, JP C,nn */ { PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, JP_COND | END },
	/* dd/fd db, 15 cycles, IN A,(n) */ { PC_OUT_INC, READ_Z, A_W, WZ_OUT_INC, INPUT_A | END },
	/* dd/fd dc, 14/21 cycles, CALL C,nn */ { PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, CALL_COND, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, WZ_PC | END },
	/* dd/fd dd, +4 cycles, DD prefix */ { 0 },
	/* dd/fd de, 11 cycles, SBC n */ { PC_OUT_INC, READ, A_ACT, DB_TMP, ALU_SBC, ALU_A | END },
	/* dd/fd df, 15 cycles, RST 18H */ { X, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, RST | END },

	/* dd/fd e0, 9/15 cycles, RET PO */ { RET_COND, SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* dd/fd e1, 14 cycles, POP IX/IY */ { SP_OUT_INC, READ_R16L, SP_OUT_INC, READ_R16H | END },
	/* dd/fd e2, 14 cycles, JP PO,nn */ { PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, JP_COND | END },
	/* dd/fd e3, 23 cycles, EX (SP),IX/IY */ { SP_OUT_INC, READ_Z, SP_OUT, READ_W, X2, R16H_DB, WRITE, SP_OUT_DEC, R16L_DB, WRITE, X2, WZ_HL | END },
	/* dd/fd e4, 14/21 cycles, CALL PO,nn */ { PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, CALL_COND, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, WZ_PC | END },
	/* dd/fd e5, 15 cycles, PUSH IX/IY */ { X, SP_OUT_DEC, R16H_DB, WRITE, SP_OUT_DEC, R16L_DB, WRITE | END },
	/* dd/fd e6, 11 cycles, AND n */ { PC_OUT_INC, READ, A_ACT, DB_TMP, ALU_AND, ALU_A | END },
	/* dd/fd e7, 15 cycles, RST 20H */ { X, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, RST | END },
	/* dd/fd e8, 9/15 cycles, RET PE */ { RET_COND, SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* dd/fd e9, 8 cycles, JP (HL) */ { HL_PC | END },
	/* dd/fd ea, 14 cycles, JP PE,nn */ { PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, JP_COND | END },
	/* dd/fd eb, 8 cycles, EX DE,HL */ { EX_DE_HL | END },
	/* dd/fd ec, 14/21 cycles, CALL PE,nn */ { PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, CALL_COND, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, WZ_PC | END },
	/* dd/fd ed, +4 cycles, ED prefix */ { 0 },
	/* dd/fd ee, 11 cycles, XOR n */ { PC_OUT_INC, READ, A_ACT, DB_TMP, ALU_XOR, ALU_A | END },
	/* dd/fd ef, 15 cycles, RST 28H */ { X, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, RST | END },

	/* dd/fd f0, 9/15 cycles, RET P */ { RET_COND, SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* dd/fd f1, 14 cycles, POP AF */ { SP_OUT_INC, READ_R16L, SP_OUT_INC, READ_R16H | END },
	/* dd/fd f2, 14 cycles, JP P,nn */ { PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, JP_COND | END },
	/* dd/fd f3, 8 cycles, DI */ { DI | END },
	/* dd/fd f4, 14/21 cycles, CALL P,nn */ { PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, CALL_COND, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, WZ_PC | END },
	/* dd/fd f5, 15 cycles, PUSH AF */ { X, SP_OUT_DEC, R16H_DB, WRITE, SP_OUT_DEC, R16L_DB, WRITE | END },
	/* dd/fd f6, 11 cycles, OR n */ { PC_OUT_INC, READ, A_ACT, DB_TMP, ALU_OR, ALU_A | END },
	/* dd/fd f7, 15 cycles, RST 30H */ { X, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, RST | END },
	/* dd/fd f8, 9/15 cycles, RET M */ { RET_COND, SP_OUT_INC, READ_Z, SP_OUT_INC, READ_W, WZ_PC | END },
	/* dd/fd f9, 10 cycles, LD SP,IX/IY */ { LD_SP_HL | END },
	/* dd/fd fa, 14 cycles, JP M,nn */ { PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, JP_COND | END },
	/* dd/fd fb, 8 cycles, EI */ { EI | END },
	/* dd/fd fc, 14/21 cycles, CALL M,nn */ { PC_OUT_INC, READ_Z, PC_OUT_INC, READ_W, CALL_COND, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, WZ_PC | END },
	/* dd/fd fd, +4 cycles, FD prefix */ { 0 },
	/* dd/fd fe, 11 cycles, CP n */ { PC_OUT_INC, READ, A_ACT, DB_TMP, ALU_CP | END },
	/* dd/fd ff, 15 cycles, RST 38H */ { X, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, RST | END },

	/*****************************************************/
	/* DD/FD + CB prefixed instructions                  */
	/*****************************************************/

	/* dd/fd cb dd 00, 23 cycles, RLC (IX/IY+dd),B */
	// 17 T1 AB:5678 DB:--
	// 18 T2 AB:5678 DB:xx MREQ RD
	// 19 T3 AB:5678 DB:xx MREQ RD
	// 20 T4 AB:5678 DB:--
	// 21 T1 AB:5678 DB:--
	// 22 T2 AB:5678 DB:yy MREQ
	// 23 T3 AB:5678 DB:yy MREQ WR
	{ WZ_OUT, READ_TMP, ALU_RLC, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 01, 23 cycles, RLC (IX/IY+dd),C */ { WZ_OUT, READ_TMP, ALU_RLC, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 02, 23 cycles, RLC (IX/IY+dd),D */ { WZ_OUT, READ_TMP, ALU_RLC, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 03, 23 cycles, RLC (IX/IY+dd),E */ { WZ_OUT, READ_TMP, ALU_RLC, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 04, 23 cycles, RLC (IX/IY+dd),H */ { WZ_OUT, READ_TMP, ALU_RLC, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 05, 23 cycles, RLC (IX/IY+dd),L */ { WZ_OUT, READ_TMP, ALU_RLC, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 06, 23 cycles, RLC (IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_RLC, X2, ALU_DB, WRITE | END },
	/* dd/fd cb dd 07, 23 cycles, RLC (IX/IY+dd),A */ { WZ_OUT, READ_TMP, ALU_RLC, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 08, 23 cycles, RRC (IX/IY+dd),B */ { WZ_OUT, READ_TMP, ALU_RRC, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 09, 23 cycles, RRC (IX/IY+dd),C */ { WZ_OUT, READ_TMP, ALU_RRC, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 0a, 23 cycles, RRC (IX/IY+dd),D */ { WZ_OUT, READ_TMP, ALU_RRC, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 0b, 23 cycles, RRC (IX/IY+dd),E */ { WZ_OUT, READ_TMP, ALU_RRC, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 0c, 23 cycles, RRC (IX/IY+dd),H */ { WZ_OUT, READ_TMP, ALU_RRC, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 0d, 23 cycles, RRC (IX/IY+dd),L */ { WZ_OUT, READ_TMP, ALU_RRC, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 0e, 23 cycles, RRC (IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_RRC, X2, ALU_DB, WRITE | END },
	/* dd/fd cb dd 0f, 23 cycles, RRC (IX/IY+dd),A */ { WZ_OUT, READ_TMP, ALU_RRC, X2, ALU_DB, ALU_REGS0, WRITE | END },

	/* dd/fd cb dd 10, 23 cycles, RL (IX/IY+dd),B */ { WZ_OUT, READ_TMP, ALU_RL, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 11, 23 cycles, RL (IX/IY+dd),C */ { WZ_OUT, READ_TMP, ALU_RL, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 12, 23 cycles, RL (IX/IY+dd),D */ { WZ_OUT, READ_TMP, ALU_RL, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 13, 23 cycles, RL (IX/IY+dd),E */ { WZ_OUT, READ_TMP, ALU_RL, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 14, 23 cycles, RL (IX/IY+dd),H */ { WZ_OUT, READ_TMP, ALU_RL, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 15, 23 cycles, RL (IX/IY+dd),L */ { WZ_OUT, READ_TMP, ALU_RL, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 16, 23 cycles, RL (IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_RL, X2, ALU_DB, WRITE | END },
	/* dd/fd cb dd 17, 23 cycles, RL (IX/IY+dd),A */ { WZ_OUT, READ_TMP, ALU_RL, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 18, 23 cycles, RR (IX/IY+dd),B */ { WZ_OUT, READ_TMP, ALU_RR, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 19, 23 cycles, RR (IX/IY+dd),C */ { WZ_OUT, READ_TMP, ALU_RR, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 1a, 23 cycles, RR (IX/IY+dd),D */ { WZ_OUT, READ_TMP, ALU_RR, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 1b, 23 cycles, RR (IX/IY+dd),E */ { WZ_OUT, READ_TMP, ALU_RR, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 1c, 23 cycles, RR (IX/IY+dd),H */ { WZ_OUT, READ_TMP, ALU_RR, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 1d, 23 cycles, RR (IX/IY+dd),L */ { WZ_OUT, READ_TMP, ALU_RR, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 1e, 23 cycles, RR (IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_RR, X2, ALU_DB, WRITE | END },
	/* dd/fd cb dd 1f, 23 cycles, RR (IX/IY+dd),A */ { WZ_OUT, READ_TMP, ALU_RR, X2, ALU_DB, ALU_REGS0, WRITE | END },

	/* dd/fd cb dd 20, 23 cycles, SLA (IX/IY+dd),B */ { WZ_OUT, READ_TMP, ALU_SLA, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 21, 23 cycles, SLA (IX/IY+dd),C */ { WZ_OUT, READ_TMP, ALU_SLA, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 22, 23 cycles, SLA (IX/IY+dd),D */ { WZ_OUT, READ_TMP, ALU_SLA, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 23, 23 cycles, SLA (IX/IY+dd),E */ { WZ_OUT, READ_TMP, ALU_SLA, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 24, 23 cycles, SLA (IX/IY+dd),H */ { WZ_OUT, READ_TMP, ALU_SLA, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 25, 23 cycles, SLA (IX/IY+dd),L */ { WZ_OUT, READ_TMP, ALU_SLA, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 26, 23 cycles, SLA (IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_SLA, X2, ALU_DB, WRITE | END },
	/* dd/fd cb dd 27, 23 cycles, SLA (IX/IY+dd),A */ { WZ_OUT, READ_TMP, ALU_SLA, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 28, 23 cycles, SRA (IX/IY+dd),B */ { WZ_OUT, READ_TMP, ALU_SRA, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 29, 23 cycles, SRA (IX/IY+dd),C */ { WZ_OUT, READ_TMP, ALU_SRA, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 2a, 23 cycles, SRA (IX/IY+dd),D */ { WZ_OUT, READ_TMP, ALU_SRA, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 2b, 23 cycles, SRA (IX/IY+dd),E */ { WZ_OUT, READ_TMP, ALU_SRA, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 2c, 23 cycles, SRA (IX/IY+dd),H */ { WZ_OUT, READ_TMP, ALU_SRA, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 2d, 23 cycles, SRA (IX/IY+dd),L */ { WZ_OUT, READ_TMP, ALU_SRA, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 2e, 23 cycles, SRA (IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_SRA, X2, ALU_DB, WRITE | END },
	/* dd/fd cb dd 2f, 23 cycles, SRA (IX/IY+dd),A */ { WZ_OUT, READ_TMP, ALU_SRA, X2, ALU_DB, ALU_REGS0, WRITE | END },

	/* dd/fd cb dd 30, 23 cycles, SLL (IX/IY+dd),B */ { WZ_OUT, READ_TMP, ALU_SLL, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 31, 23 cycles, SLL (IX/IY+dd),C */ { WZ_OUT, READ_TMP, ALU_SLL, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 32, 23 cycles, SLL (IX/IY+dd),D */ { WZ_OUT, READ_TMP, ALU_SLL, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 33, 23 cycles, SLL (IX/IY+dd),E */ { WZ_OUT, READ_TMP, ALU_SLL, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 34, 23 cycles, SLL (IX/IY+dd),H */ { WZ_OUT, READ_TMP, ALU_SLL, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 35, 23 cycles, SLL (IX/IY+dd),L */ { WZ_OUT, READ_TMP, ALU_SLL, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 36, 23 cycles, SLL (IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_SLL, X2, ALU_DB, WRITE | END },
	/* dd/fd cb dd 37, 23 cycles, SLL (IX/IY+dd),A */ { WZ_OUT, READ_TMP, ALU_SLL, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 38, 23 cycles, SRL (IX/IY+dd),B */ { WZ_OUT, READ_TMP, ALU_SRL, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 39, 23 cycles, SRL (IX/IY+dd),C */ { WZ_OUT, READ_TMP, ALU_SRL, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 3a, 23 cycles, SRL (IX/IY+dd),D */ { WZ_OUT, READ_TMP, ALU_SRL, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 3b, 23 cycles, SRL (IX/IY+dd),E */ { WZ_OUT, READ_TMP, ALU_SRL, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 3c, 23 cycles, SRL (IX/IY+dd),H */ { WZ_OUT, READ_TMP, ALU_SRL, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 3d, 23 cycles, SRL (IX/IY+dd),L */ { WZ_OUT, READ_TMP, ALU_SRL, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 3e, 23 cycles, SRL (IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_SRL, X2, ALU_DB, WRITE | END },
	/* dd/fd cb dd 3f, 23 cycles, SRL (IX/IY+dd),A */ { WZ_OUT, READ_TMP, ALU_SRL, X2, ALU_DB, ALU_REGS0, WRITE | END },

	/* dd/fd cb dd 40, 20 cycles, BIT 0,(IX/IY+dd)* */
	// 17 T1 AB:5678 DB:--
	// 18 T2 AB:5678 DB:xx MREQ RD
	// 19 T3 AB:5678 DB:xx MREQ RD
	// 20 T4 AB:5678 DB:--
	{ WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 41, 20 cycles, BIT 0,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 42, 20 cycles, BIT 0,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 43, 20 cycles, BIT 0,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 44, 20 cycles, BIT 0,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 45, 20 cycles, BIT 0,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 46, 20 cycles, BIT 0,(IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 47, 20 cycles, BIT 0,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 48, 20 cycles, BIT 1,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 49, 20 cycles, BIT 1,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 4a, 20 cycles, BIT 1,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 4b, 20 cycles, BIT 1,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 4c, 20 cycles, BIT 1,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 4d, 20 cycles, BIT 1,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 4e, 20 cycles, BIT 1,(IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 4f, 20 cycles, BIT 1,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },

	/* dd/fd cb dd 50, 20 cycles, BIT 2,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 51, 20 cycles, BIT 2,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 52, 20 cycles, BIT 2,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 53, 20 cycles, BIT 2,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 54, 20 cycles, BIT 2,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 55, 20 cycles, BIT 2,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 56, 20 cycles, BIT 2,(IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 57, 20 cycles, BIT 2,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 58, 20 cycles, BIT 3,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 59, 20 cycles, BIT 3,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 5a, 20 cycles, BIT 3,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 5b, 20 cycles, BIT 3,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 5c, 20 cycles, BIT 3,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 5d, 20 cycles, BIT 3,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 5e, 20 cycles, BIT 3,(IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 5f, 20 cycles, BIT 3,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },

	/* dd/fd cb dd 60, 20 cycles, BIT 4,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 61, 20 cycles, BIT 4,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 62, 20 cycles, BIT 4,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 63, 20 cycles, BIT 4,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 64, 20 cycles, BIT 4,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 65, 20 cycles, BIT 4,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 66, 20 cycles, BIT 4,(IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 67, 20 cycles, BIT 4,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 68, 20 cycles, BIT 5,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 69, 20 cycles, BIT 5,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 6a, 20 cycles, BIT 5,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 6b, 20 cycles, BIT 5,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 6c, 20 cycles, BIT 5,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 6d, 20 cycles, BIT 5,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 6e, 20 cycles, BIT 5,(IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 6f, 20 cycles, BIT 5,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },

	/* dd/fd cb dd 70, 20 cycles, BIT 6,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 71, 20 cycles, BIT 6,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 72, 20 cycles, BIT 6,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 73, 20 cycles, BIT 6,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 74, 20 cycles, BIT 6,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 75, 20 cycles, BIT 6,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 76, 20 cycles, BIT 6,(IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 77, 20 cycles, BIT 6,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 78, 20 cycles, BIT 7,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 79, 20 cycles, BIT 7,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 7a, 20 cycles, BIT 7,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 7b, 20 cycles, BIT 7,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 7c, 20 cycles, BIT 7,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 7d, 20 cycles, BIT 7,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 7e, 20 cycles, BIT 7,(IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },
	/* dd/fd cb dd 7f, 20 cycles, BIT 7,(IX/IY+dd)* */ { WZ_OUT, READ_TMP, ALU_BIT, X | END },

	/* dd/fd cb dd 80, 23 cycles, RES 0,(IX/IY+dd),B */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 81, 23 cycles, RES 0,(IX/IY+dd),C */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 82, 23 cycles, RES 0,(IX/IY+dd),D */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 83, 23 cycles, RES 0,(IX/IY+dd),E */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 84, 23 cycles, RES 0,(IX/IY+dd),H */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 85, 23 cycles, RES 0,(IX/IY+dd),L */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 86, 23 cycles, RES 0,(IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, WRITE | END },
	/* dd/fd cb dd 87, 23 cycles, RES 0,(IX/IY+dd),A */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 88, 23 cycles, RES 1,(IX/IY+dd),B */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 89, 23 cycles, RES 1,(IX/IY+dd),C */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 8a, 23 cycles, RES 1,(IX/IY+dd),D */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 8b, 23 cycles, RES 1,(IX/IY+dd),E */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 8c, 23 cycles, RES 1,(IX/IY+dd),H */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 8d, 23 cycles, RES 1,(IX/IY+dd),L */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 8e, 23 cycles, RES 1,(IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, WRITE | END },
	/* dd/fd cb dd 8f, 23 cycles, RES 1,(IX/IY+dd),A */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },

	/* dd/fd cb dd 90, 23 cycles, RES 2,(IX/IY+dd),B */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 91, 23 cycles, RES 2,(IX/IY+dd),C */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 92, 23 cycles, RES 2,(IX/IY+dd),D */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 93, 23 cycles, RES 2,(IX/IY+dd),E */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 94, 23 cycles, RES 2,(IX/IY+dd),H */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 95, 23 cycles, RES 2,(IX/IY+dd),L */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 96, 23 cycles, RES 2,(IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, WRITE | END },
	/* dd/fd cb dd 97, 23 cycles, RES 2,(IX/IY+dd),A */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 98, 23 cycles, RES 3,(IX/IY+dd),B */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 99, 23 cycles, RES 3,(IX/IY+dd),C */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 9a, 23 cycles, RES 3,(IX/IY+dd),D */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 9b, 23 cycles, RES 3,(IX/IY+dd),E */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 9c, 23 cycles, RES 3,(IX/IY+dd),H */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 9d, 23 cycles, RES 3,(IX/IY+dd),L */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd 9e, 23 cycles, RES 3,(IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, WRITE | END },
	/* dd/fd cb dd 9f, 23 cycles, RES 3,(IX/IY+dd),A */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },

	/* dd/fd cb dd a0, 23 cycles, RES 4,(IX/IY+dd),B */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd a1, 23 cycles, RES 4,(IX/IY+dd),C */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd a2, 23 cycles, RES 4,(IX/IY+dd),D */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd a3, 23 cycles, RES 4,(IX/IY+dd),E */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd a4, 23 cycles, RES 4,(IX/IY+dd),H */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd a5, 23 cycles, RES 4,(IX/IY+dd),L */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd a6, 23 cycles, RES 4,(IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, WRITE | END },
	/* dd/fd cb dd a7, 23 cycles, RES 4,(IX/IY+dd),A */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd a8, 23 cycles, RES 5,(IX/IY+dd),B */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd a9, 23 cycles, RES 5,(IX/IY+dd),C */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd aa, 23 cycles, RES 5,(IX/IY+dd),D */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd ab, 23 cycles, RES 5,(IX/IY+dd),E */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd ac, 23 cycles, RES 5,(IX/IY+dd),H */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd ad, 23 cycles, RES 5,(IX/IY+dd),L */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd ae, 23 cycles, RES 5,(IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, WRITE | END },
	/* dd/fd cb dd af, 23 cycles, RES 5,(IX/IY+dd),A */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },

	/* dd/fd cb dd b0, 23 cycles, RES 6,(IX/IY+dd),B */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd b1, 23 cycles, RES 6,(IX/IY+dd),C */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd b2, 23 cycles, RES 6,(IX/IY+dd),D */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd b3, 23 cycles, RES 6,(IX/IY+dd),E */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd b4, 23 cycles, RES 6,(IX/IY+dd),H */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd b5, 23 cycles, RES 6,(IX/IY+dd),L */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd b6, 23 cycles, RES 6,(IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, WRITE | END },
	/* dd/fd cb dd b7, 23 cycles, RES 6,(IX/IY+dd),A */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd b8, 23 cycles, RES 7,(IX/IY+dd),B */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd b9, 23 cycles, RES 7,(IX/IY+dd),C */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd ba, 23 cycles, RES 7,(IX/IY+dd),D */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd bb, 23 cycles, RES 7,(IX/IY+dd),E */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd bc, 23 cycles, RES 7,(IX/IY+dd),H */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd bd, 23 cycles, RES 7,(IX/IY+dd),L */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd be, 23 cycles, RES 7,(IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, WRITE | END },
	/* dd/fd cb dd bf, 23 cycles, RES 7,(IX/IY+dd),A */ { WZ_OUT, READ_TMP, ALU_RES, X2, ALU_DB, ALU_REGS0, WRITE | END },

	/* dd/fd cb dd c0, 23 cycles, SET 0,(IX/IY+dd),B */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd c1, 23 cycles, SET 0,(IX/IY+dd),C */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd c2, 23 cycles, SET 0,(IX/IY+dd),D */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd c3, 23 cycles, SET 0,(IX/IY+dd),E */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd c4, 23 cycles, SET 0,(IX/IY+dd),H */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd c5, 23 cycles, SET 0,(IX/IY+dd),L */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd c6, 23 cycles, SET 0,(IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, WRITE | END },
	/* dd/fd cb dd c7, 23 cycles, SET 0,(IX/IY+dd),A */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd c8, 23 cycles, SET 1,(IX/IY+dd),B */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd c9, 23 cycles, SET 1,(IX/IY+dd),C */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd ca, 23 cycles, SET 1,(IX/IY+dd),D */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd cb, 23 cycles, SET 1,(IX/IY+dd),E */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd cc, 23 cycles, SET 1,(IX/IY+dd),H */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd cd, 23 cycles, SET 1,(IX/IY+dd),L */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd ce, 23 cycles, SET 1,(IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, WRITE | END },
	/* dd/fd cb dd cf, 23 cycles, SET 1,(IX/IY+dd),A */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },

	/* dd/fd cb dd d0, 23 cycles, SET 2,(IX/IY+dd),B */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd d1, 23 cycles, SET 2,(IX/IY+dd),C */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd d2, 23 cycles, SET 2,(IX/IY+dd),D */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd d3, 23 cycles, SET 2,(IX/IY+dd),E */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd d4, 23 cycles, SET 2,(IX/IY+dd),H */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd d5, 23 cycles, SET 2,(IX/IY+dd),L */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd d6, 23 cycles, SET 2,(IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, WRITE | END },
	/* dd/fd cb dd d7, 23 cycles, SET 2,(IX/IY+dd),A */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd d8, 23 cycles, SET 3,(IX/IY+dd),B */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd d9, 23 cycles, SET 3,(IX/IY+dd),C */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd da, 23 cycles, SET 3,(IX/IY+dd),D */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd db, 23 cycles, SET 3,(IX/IY+dd),E */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd dc, 23 cycles, SET 3,(IX/IY+dd),H */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd dd, 23 cycles, SET 3,(IX/IY+dd),L */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd de, 23 cycles, SET 3,(IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, WRITE | END },
	/* dd/fd cb dd df, 23 cycles, SET 3,(IX/IY+dd),A */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },

	/* dd/fd cb dd e0, 23 cycles, SET 4,(IX/IY+dd),B */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd e1, 23 cycles, SET 4,(IX/IY+dd),C */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd e2, 23 cycles, SET 4,(IX/IY+dd),D */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd e3, 23 cycles, SET 4,(IX/IY+dd),E */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd e4, 23 cycles, SET 4,(IX/IY+dd),H */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd e5, 23 cycles, SET 4,(IX/IY+dd),L */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd e6, 23 cycles, SET 4,(IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, WRITE | END },
	/* dd/fd cb dd e7, 23 cycles, SET 4,(IX/IY+dd),A */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd e8, 23 cycles, SET 5,(IX/IY+dd),B */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd e9, 23 cycles, SET 5,(IX/IY+dd),C */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd ea, 23 cycles, SET 5,(IX/IY+dd),D */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd eb, 23 cycles, SET 5,(IX/IY+dd),E */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd ec, 23 cycles, SET 5,(IX/IY+dd),H */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd ed, 23 cycles, SET 5,(IX/IY+dd),L */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd ee, 23 cycles, SET 5,(IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, WRITE | END },
	/* dd/fd cb dd ef, 23 cycles, SET 5,(IX/IY+dd),A */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },

	/* dd/fd cb dd f0, 23 cycles, SET 6,(IX/IY+dd),B */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd f1, 23 cycles, SET 6,(IX/IY+dd),C */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd f2, 23 cycles, SET 6,(IX/IY+dd),D */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd f3, 23 cycles, SET 6,(IX/IY+dd),E */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd f4, 23 cycles, SET 6,(IX/IY+dd),H */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd f5, 23 cycles, SET 6,(IX/IY+dd),L */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd f6, 23 cycles, SET 6,(IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, WRITE | END },
	/* dd/fd cb dd f7, 23 cycles, SET 6,(IX/IY+dd),A */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd f8, 23 cycles, SET 7,(IX/IY+dd),B */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd f9, 23 cycles, SET 7,(IX/IY+dd),C */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd fa, 23 cycles, SET 7,(IX/IY+dd),D */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd fb, 23 cycles, SET 7,(IX/IY+dd),E */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd fc, 23 cycles, SET 7,(IX/IY+dd),H */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd fd, 23 cycles, SET 7,(IX/IY+dd),L */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },
	/* dd/fd cb dd fe, 23 cycles, SET 7,(IX/IY+dd) */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, WRITE | END },
	/* dd/fd cb dd ff, 23 cycles, SET 7,(IX/IY+dd),A */ { WZ_OUT, READ_TMP, ALU_SET, X2, ALU_DB, ALU_REGS0, WRITE | END },

	/*****************************************************/
	/* Special sequences                                 */
	/*****************************************************/

	// CB/ED/DD/FD prefixed instructions have 2 M1 cycles taking an initial total of 8 cycles
	/* M1, 4 cycles */
	// 1 T1 AB:1234 DB:-- M1
	// 2 T2 AB:1234 DB:YY M1      MREQ RD
	// 3 T3 AB:1234 DB:--    RFSH
	// 4 T4 AB:1234 DB:--    RFSH MREQ
	{ PC_OUT_INC_M1, READ_OP, REFRESH, DECODE },
	/* DD/FD CB, 8 cycles, read displacement and next opcode */
	//  9 T1 AB:1236 DB:--
	// 10 T2 AB:1236 DB:dd
	// 11 T3 AB:1236 DB:dd
	// 12 T1 AB:1237 DB:--
	// 13 T2 AB:1237 DB:op
	// 14 T3 AB:1237 DB:op
	// 15 T4 AB:1237 DB:--
	// 16 T5 AB:1237 DB:--
	{ PC_OUT_INC, READ_TMP, PC_OUT_INC, READ_OP2, DISP_WZ2, DECODE },
	/* Take IRQ, 6 cycles, Taking IRQ */
	{ READ_OP_IRQ, REFRESH, DECODE },
	/* Take NMI, 11 cycles, opcode is read but ignored, the PC_OUT also asserts M1 */
	// TODO: M1 signal
	//  1 T1 AB:ppcc DB:-- M1
	//  2 T2 AB:ppcc DB:xx M1 MREQ RD
	//  3 T3 AB:ppcc DB:-- RFSH
	//  4 T4 AB:ppcc DB:-- RFSH MREQ
	//  5 T5 AB:ppcc DB:--
	//  6 T1 AB:sspp DB:--
	//  7 T2 AB:sspp DB:cc MREQ
	//  8 T3 AB:sspp DB:cc MREQ WR
	//  9 T1 AB:sspp DB:--
	// 10 T2 AB:sspp DB:pp MREQ
	// 11 T3 AB:sspp DB:pp MREQ WR
	{ PC_OUT, READ_OP, REFRESH, X, SP_OUT_DEC, PCH_DB, WRITE, SP_OUT_DEC, PCL_DB, WRITE, NMI | END },

};


inline u16 z80lle_device::adc16(u16 arg1, u16 arg2)
{
	u32 res = arg1 + arg2 + (m_af.b.l & CF);
	m_wz.w.l = arg1 + 1;
	m_af.b.l = (((arg1 ^ res ^ arg2) >> 8) & HF) |
		((res >> 16) & CF) |
		((res >> 8) & (SF | YF | XF)) |
		((res & 0xffff) ? 0 : ZF) |
		(((arg2 ^ arg1 ^ 0x8000) & (arg2 ^ res) & 0x8000) >> 13);
	return res;
}


inline u16 z80lle_device::add16(u16 arg1, u16 arg2)
{
	u32 res = arg1 + arg2;
	m_wz.w.l = res + 1;
	m_af.b.l = (m_af.b.l & (SF | ZF | VF)) |
		(((arg1 ^ res ^ arg2) >> 8) & HF) |
		((res >> 16) & CF) | ((res >> 8) & (YF | XF));
	return (u16)res;
}


inline u16 z80lle_device::sbc16(u16 arg1, u16 arg2)
{
	u32 res = arg1 - arg2 - (m_af.b.l & CF);
	m_wz.w.l = arg1 + 1;
	m_af.b.l = (((arg1 ^ res ^ arg2) >> 8) & HF) | NF |
		((res >> 16) & CF) |
		((res >> 8) & (SF | YF | XF)) |
		((res & 0xffff) ? 0 : ZF) |
		(((arg2 ^ arg1) & (arg1 ^ res) & 0x8000) >> 13);
	return res;
}


inline void z80lle_device::leave_halt()
{
	if (m_halt)
	{
		m_halt = 0;
		m_halt_cb(m_halt);
		m_pc.w.l++;
	}
}


inline void z80lle_device::a_act()
{
	m_act = m_af.b.h;
}

inline void z80lle_device::alu_a()
{
	m_af.b.h = m_alu;
}

inline void z80lle_device::alu_adc()
{
	m_alu = m_act + m_tmp + (m_af.b.l & CF);
	m_af.b.l = SZHVC_add[((m_af.b.l & CF) << 16) | (m_act << 8) | m_alu];
}

inline void z80lle_device::alu_add()
{
	m_alu = m_act + m_tmp;
	m_af.b.l = SZHVC_add[(m_act << 8) | m_alu];
}

inline void z80lle_device::alu_and()
{
	m_alu = m_act & m_tmp;
	m_af.b.l = SZP[m_alu] | HF;
}

inline void z80lle_device::alu_bit()
{
	if ((m_ir & 0x07) == 0x06)
	{
		m_af.b.l = (m_af.b.l & CF) | HF | (SZ_BIT[m_tmp & (1 << ((m_ir >> 3) & 0x07))] & ~(YF | XF)) | (m_wz.b.h & (YF | XF));
	}
	else
	{
		m_af.b.l = (m_af.b.l & CF) | HF | (SZ_BIT[m_tmp & (1 << ((m_ir >> 3) & 0x07))] & ~(YF | XF)) | (m_tmp & (YF | XF));
	}
}

inline void z80lle_device::alu_cp()
{
	// Flag handling is slightly different from SUB
	m_alu = m_act - m_tmp;
	m_af.b.l = (SZHVC_sub[(m_act << 8) | m_alu] & ~(YF | XF)) | (m_tmp & (YF | XF));

}

inline void z80lle_device::alu_dec()
{
	m_alu = m_tmp - 1;
	m_af.b.l = (m_af.b.l & CF) | SZHV_dec[m_alu];
}

inline void z80lle_device::alu_inc()
{
	m_alu = m_tmp + 1;
	m_af.b.l = (m_af.b.l & CF) | SZHV_inc[m_alu];
}

inline void z80lle_device::alu_or()
{
	m_alu = m_act | m_tmp;
	m_af.b.l = SZP[m_alu];
}

inline void z80lle_device::alu_regd()
{
	switch (m_ir & 0x38)
	{
	case 0x00:
		m_bc.b.h = m_alu;
		break;
	case 0x08:
		m_bc.b.l = m_alu;
		break;
	case 0x10:
		m_de.b.h = m_alu;
		break;
	case 0x18:
		m_de.b.l = m_alu;
		break;
	case 0x20:
		m_hl_index[m_hl_offset].b.h = m_alu;
		break;
	case 0x28:
		m_hl_index[m_hl_offset].b.l = m_alu;
		break;
	case 0x30:
		fatalerror("ALU_REGD: illegal register reference 0x30\n");
		break;
	case 0x38:
		m_af.b.h = m_alu;
		break;
	}
}

inline void z80lle_device::alu_regs()
{
	switch (m_ir & 0x07)
	{
	case 0x00:
		m_bc.b.h = m_alu;
		break;
	case 0x01:
		m_bc.b.l = m_alu;
		break;
	case 0x02:
		m_de.b.h = m_alu;
		break;
	case 0x03:
		m_de.b.l = m_alu;
		break;
	case 0x04:
		m_hl_index[m_hl_offset].b.h = m_alu;
		break;
	case 0x05:
		m_hl_index[m_hl_offset].b.l = m_alu;
		break;
	case 0x06:
		fatalerror("ALU_REGS: illegal register reference 0x06\n");
		break;
	case 0x07:
		m_af.b.h = m_alu;
		break;
	}
}

inline void z80lle_device::alu_res()
{
	m_alu = m_tmp & ~(1 << ((m_ir >> 3) & 0x07));
}

inline void z80lle_device::alu_rl()
{
	m_alu = (m_tmp << 1) | (m_af.b.l & CF);
	m_af.b.l = SZP[m_alu] | ((m_tmp & 0x80) ? CF : 0);
}

inline void z80lle_device::alu_rlc()
{
	m_alu = (m_tmp << 1) | (m_tmp >> 7);
	m_af.b.l = SZP[m_alu] | ((m_tmp & 0x80) ? CF : 0);
}

inline void z80lle_device::alu_rr()
{
	m_alu = (m_tmp >> 1) | (m_af.b.l << 7);
	m_af.b.l = SZP[m_alu] | ((m_tmp & 0x01) ? CF : 0);
}

inline void z80lle_device::alu_rrc()
{
	m_alu = (m_tmp >> 1) | (m_tmp << 7);
	m_af.b.l = SZP[m_alu] | ((m_tmp & 0x01) ? CF : 0);
}

inline void z80lle_device::alu_sbc()
{
	m_alu = m_act - m_tmp - (m_af.b.l & CF);
	m_af.b.l = SZHVC_sub[((m_af.b.l & CF) << 16) | (m_act << 8) | m_alu];
}

inline void z80lle_device::alu_set()
{
	m_alu = m_tmp | (1 << ((m_ir >> 3) & 0x07));
}

inline void z80lle_device::alu_sla()
{
	m_alu = m_tmp << 1;
	m_af.b.l = SZP[m_alu] | ((m_tmp & 0x80) ? CF : 0);
}

inline void z80lle_device::alu_sll()
{
	m_alu = (m_tmp << 1) | 0x01;
	m_af.b.l = SZP[m_alu] | ((m_tmp & 0x80) ? CF : 0);
}

inline void z80lle_device::alu_sra()
{
	m_alu = (m_tmp >> 1) | (m_tmp & 0x80);
	m_af.b.l = SZP[m_alu] | ((m_tmp & 0x01) ? CF : 0);
}

inline void z80lle_device::alu_srl()
{
	m_alu = m_tmp >> 1;
	m_af.b.l = SZP[m_alu] | ((m_tmp & 0x01) ? CF : 0);
}

inline void z80lle_device::alu_sub()
{
	m_alu = m_act - m_tmp;
	m_af.b.l = SZHVC_sub[(m_act << 8) | m_alu];
}

inline void z80lle_device::alu_xor()
{
	m_alu = m_act ^ m_tmp;
	m_af.b.l = SZP[m_alu];
}

inline void z80lle_device::bc_wz()
{
	m_wz.w.l = m_bc.w.l;
}

inline void z80lle_device::db_a()
{
	m_af.b.h = m_data_bus;
}

inline void z80lle_device::db_r16h()
{
	switch (m_ir & 0x30)
	{
	case 0x00:
		m_bc.b.h = m_data_bus;
		break;
	case 0x10:
		m_de.b.h = m_data_bus;
		break;
	case 0x20:
		m_hl_index[m_hl_offset].b.h = m_data_bus;
		break;
	case 0x30:
		if (m_ir & 0x80)
			m_af.b.h = m_data_bus;
		else
			m_sp.b.h = m_data_bus;
		break;
	}
}

inline void z80lle_device::db_r16l()
{
	switch (m_ir & 0x30)
	{
	case 0x00:
		m_bc.b.l = m_data_bus;
		break;
	case 0x10:
		m_de.b.l = m_data_bus;
		break;
	case 0x20:
		m_hl_index[m_hl_offset].b.l = m_data_bus;
		break;
	case 0x30:
		if (m_ir & 0x80)
			m_af.b.l = m_data_bus;
		else
			m_sp.b.l = m_data_bus;
		break;
	}
}

inline void z80lle_device::db_regd()
{
	switch (m_ir & 0x38)
	{
	case 0x00:
		m_bc.b.h = m_data_bus;
		break;
	case 0x08:
		m_bc.b.l = m_data_bus;
		break;
	case 0x10:
		m_de.b.h = m_data_bus;
		break;
	case 0x18:
		m_de.b.l = m_data_bus;
		break;
	case 0x20:
		m_hl_index[m_hl_offset].b.h = m_data_bus;
		break;
	case 0x28:
		m_hl_index[m_hl_offset].b.l = m_data_bus;
		break;
	case 0x30:
		fatalerror("DB_REGD: illegal register reference 0x30\n");
		break;
	case 0x38:
		m_af.b.h = m_data_bus;
		break;
	}
}

inline void z80lle_device::db_regd0()
{
	switch (m_ir & 0x38)
	{
	case 0x00:
		m_bc.b.h = m_data_bus;
		break;
	case 0x08:
		m_bc.b.l = m_data_bus;
		break;
	case 0x10:
		m_de.b.h = m_data_bus;
		break;
	case 0x18:
		m_de.b.l = m_data_bus;
		break;
	case 0x20:
		m_hl_index[HL_OFFSET].b.h = m_data_bus;
		break;
	case 0x28:
		m_hl_index[HL_OFFSET].b.l = m_data_bus;
		break;
	case 0x30:
		fatalerror("DB_REGD0: illegal register reference 0x30\n");
		break;
	case 0x38:
		m_af.b.h = m_data_bus;
		break;
	}
}

inline void z80lle_device::db_regd_input()
{
	switch (m_ir & 0x38)
	{
	case 0x00:
		m_bc.b.h = m_data_bus;
		break;
	case 0x08:
		m_bc.b.l = m_data_bus;
		break;
	case 0x10:
		m_de.b.h = m_data_bus;
		break;
	case 0x18:
		m_de.b.l = m_data_bus;
		break;
	case 0x20:
		m_hl_index[m_hl_offset].b.h = m_data_bus;
		break;
	case 0x28:
		m_hl_index[m_hl_offset].b.l = m_data_bus;
		break;
	case 0x30:
		// the byte read is not stored in a register, only the flags are updated.
		break;
	case 0x38:
		m_af.b.h = m_data_bus;
		break;
	}
	m_af.b.l = (m_af.b.l & CF) | SZP[m_data_bus];
}

inline void z80lle_device::db_tmp()
{
	m_tmp = m_data_bus;
}

inline void z80lle_device::db_w()
{
	m_wz.b.h = m_data_bus;
}

inline void z80lle_device::db_z()
{
	m_wz.b.l = m_data_bus;
}

inline void z80lle_device::dec_sp()
{
	m_sp.w.l -= 1;
}

inline void z80lle_device::de_wz()
{
	m_wz.w.l = m_de.w.l;
}

inline void z80lle_device::inc_sp()
{
	m_sp.w.l += 1;
}

inline void z80lle_device::read()
{
	// TODO: Assert MREQ and RD signals
	m_data_bus = m_program->read_byte(m_address_bus);
	m_icount -= 2;
	// TODO: Clear MREQ and RD signals. This should be done in the main loop to allow other
	// devices to catch up.
	m_check_wait = true;
}

inline void z80lle_device::regd_tmp()
{
	switch (m_ir & 0x38)
	{
	case 0x00:
		m_tmp = m_bc.b.h;
		break;
	case 0x08:
		m_tmp = m_bc.b.l;
		break;
	case 0x10:
		m_tmp = m_de.b.h;
		break;
	case 0x18:
		m_tmp = m_de.b.l;
		break;
	case 0x20:
		m_tmp = m_hl_index[m_hl_offset].b.h;
		break;
	case 0x28:
		m_tmp = m_hl_index[m_hl_offset].b.l;
		break;
	case 0x30:
		fatalerror("REGD_TMP: illegal register reference 0x30\n");
		break;
	case 0x38:
		m_tmp = m_af.b.h;
		break;
	}
}

inline void z80lle_device::regs_tmp()
{
	switch (m_ir & 0x07)
	{
	case 0x00:
		m_tmp = m_bc.b.h;
		break;
	case 0x01:
		m_tmp = m_bc.b.l;
		break;
	case 0x02:
		m_tmp = m_de.b.h;
		break;
	case 0x03:
		m_tmp = m_de.b.l;
		break;
	case 0x04:
		m_tmp = m_hl_index[m_hl_offset].b.h;
		break;
	case 0x05:
		m_tmp = m_hl_index[m_hl_offset].b.l;
		break;
	case 0x06:
		fatalerror("REGS_TMP: illegal register reference 0x06\n");
		break;
	case 0x07:
		m_tmp = m_af.b.h;
		break;
	}
}

inline void z80lle_device::sp_out()
{
	m_address_bus = m_sp.w.l;
	m_icount -= 1;
}

inline void z80lle_device::tmp_reg()
{
	switch (m_ir & 0x38)
	{
	case 0x00:
		m_bc.b.h = m_tmp;
		break;
	case 0x08:
		m_bc.b.l = m_tmp;
		break;
	case 0x10:
		m_de.b.h = m_tmp;
		break;
	case 0x18:
		m_de.b.l = m_tmp;
		break;
	case 0x20:
		m_hl_index[m_hl_offset].b.h = m_tmp;
		break;
	case 0x28:
		m_hl_index[m_hl_offset].b.l = m_tmp;
		break;
	case 0x30:
		fatalerror("TMP_REG: illegal register reference 0x30\n");
		break;
	case 0x38:
		m_af.b.h = m_tmp;
		break;
	}
}

inline void z80lle_device::wz_out_inc()
{
	m_address_bus = m_wz.w.l;
	m_wz.w.l++;
	m_icount -= 1;
}

inline void z80lle_device::check_interrupts()
{
	// check for interrupts before each instruction
	if (m_nmi_pending)
	{
		leave_halt();
		m_iff1 = 0;
		m_instruction = TAKE_NMI;
		m_nmi_pending = false;
	}
	else if (m_irq_state != CLEAR_LINE && m_iff1 && !m_after_ei)
	{
		// check if processor was halted
		leave_halt();

		// clear both interrupt flip flops
		m_iff1 = m_iff2 = 0;
		m_irqack_cb(true);

//		// fetch the IRQ vector
//		device_z80daisy_interface *intf = daisy_get_irq_device();
//		int irq_vector = (intf != nullptr) ? intf->z80daisy_irq_ack() : standard_irq_callback_member(*this, 0);

		if (m_im == 2)
		{
			fatalerror("Taking IRQs in mode 2 is not supported yet!\n");
		}
		else if (m_im == 1)
		{
			// Interrupt mode 1. RST 38h
			m_instruction = TAKE_IRQ;
		}
		else
		{
			fatalerror("Taking IRQs in mode 0 is not supported yet!\n");
		}
	}

	m_after_ei = false;
	m_after_ldair = false;
}

/****************************************************************************
 * Processor initialization
 ****************************************************************************/
void z80lle_device::setup_flag_tables()
{
	if (!tables_initialised)
	{
		u8 *padd = &SZHVC_add[  0*256];
		u8 *padc = &SZHVC_add[256*256];
		u8 *psub = &SZHVC_sub[  0*256];
		u8 *psbc = &SZHVC_sub[256*256];
		for (int oldval = 0; oldval < 256; oldval++)
		{
			for (int newval = 0; newval < 256; newval++)
			{
				/* add or adc w/o carry set */
				int val = newval - oldval;
				*padd = (newval) ? ((newval & 0x80) ? SF : 0) : ZF;
				*padd |= (newval & (YF | XF));  /* undocumented flag bits 5+3 */
				if ((newval & 0x0f) < (oldval & 0x0f))
					*padd |= HF;
				if (newval < oldval)
					*padd |= CF;
				if ((val^oldval^0x80) & (val^newval) & 0x80)
					*padd |= VF;
				padd++;

				/* adc with carry set */
				val = newval - oldval - 1;
				*padc = (newval) ? ((newval & 0x80) ? SF : 0) : ZF;
				*padc |= (newval & (YF | XF));  /* undocumented flag bits 5+3 */
				if ((newval & 0x0f) <= (oldval & 0x0f))
					*padc |= HF;
				if (newval <= oldval )
					*padc |= CF;
				if ((val^oldval^0x80) & (val^newval) & 0x80)
					*padc |= VF;
				padc++;

				/* cp, sub or sbc w/o carry set */
				val = oldval - newval;
				*psub = NF | ((newval) ? ((newval & 0x80) ? SF : 0) : ZF);
				*psub |= (newval & (YF | XF));  /* undocumented flag bits 5+3 */
				if ((newval & 0x0f) > (oldval & 0x0f))
					*psub |= HF;
				if (newval > oldval)
					*psub |= CF;
				if ((val^oldval) & (oldval^newval) & 0x80)
					*psub |= VF;
				psub++;

				/* sbc with carry set */
				val = oldval - newval - 1;
				*psbc = NF | ((newval) ? ((newval & 0x80) ? SF : 0) : ZF);
				*psbc |= (newval & (YF | XF));  /* undocumented flag bits 5+3 */
				if ((newval & 0x0f) >= (oldval & 0x0f))
					*psbc |= HF;
				if (newval >= oldval)
					*psbc |= CF;
				if ((val^oldval) & (oldval^newval) & 0x80)
					*psbc |= VF;
				psbc++;
			}
		}

		for (int i = 0; i < 256; i++)
		{
			int p = 0;
			if (i & 0x01) ++p;
			if (i & 0x02) ++p;
			if (i & 0x04) ++p;
			if (i & 0x08) ++p;
			if (i & 0x10) ++p;
			if (i & 0x20) ++p;
			if (i & 0x40) ++p;
			if (i & 0x80) ++p;
			SZ[i] = i ? i & SF : ZF;
			SZ[i] |= (i & (YF | XF));       /* undocumented flag bits 5+3 */
			SZ_BIT[i] = i ? i & SF : ZF | PF;
			SZ_BIT[i] |= (i & (YF | XF));   /* undocumented flag bits 5+3 */
			SZP[i] = SZ[i] | ((p & 1) ? 0 : PF);
			SZHV_inc[i] = SZ[i];
			if (i == 0x80)
				SZHV_inc[i] |= VF;
			if ((i & 0x0f) == 0x00)
				SZHV_inc[i] |= HF;
			SZHV_dec[i] = SZ[i] | NF;
			if (i == 0x7f)
				SZHV_dec[i] |= VF;
			if ((i & 0x0f) == 0x0f)
				SZHV_dec[i] |= HF;
		}

		tables_initialised = true;
	}
}


void z80lle_device::device_start()
{
	setup_flag_tables();

	save_item(NAME(m_prvpc.w.l));
	save_item(NAME(m_pc.w.l));
	save_item(NAME(m_sp.w.l));
	save_item(NAME(m_af.w.l));
	save_item(NAME(m_bc.w.l));
	save_item(NAME(m_de.w.l));
	save_item(NAME(m_hl_index[HL_OFFSET].w.l));
	save_item(NAME(m_hl_index[IX_OFFSET].w.l));
	save_item(NAME(m_hl_index[IY_OFFSET].w.l));
	save_item(NAME(m_wz.w.l));
	save_item(NAME(m_af2.w.l));
	save_item(NAME(m_bc2.w.l));
	save_item(NAME(m_de2.w.l));
	save_item(NAME(m_hl2.w.l));
	save_item(NAME(m_r));
	save_item(NAME(m_r2));
	save_item(NAME(m_iff1));
	save_item(NAME(m_iff2));
	save_item(NAME(m_halt));
	save_item(NAME(m_im));
	save_item(NAME(m_i));
	save_item(NAME(m_nmi_state));
	save_item(NAME(m_nmi_pending));
	save_item(NAME(m_irq_state));
	save_item(NAME(m_wait_state));
	save_item(NAME(m_busrq_state));
	save_item(NAME(m_after_ei));
	save_item(NAME(m_after_ldair));
	save_item(NAME(m_hl_offset));
	save_item(NAME(m_address_bus));
	save_item(NAME(m_data_bus));
	save_item(NAME(m_instruction_step));
	save_item(NAME(m_instruction_offset));
	save_item(NAME(m_instruction));
	save_item(NAME(m_ir));
	save_item(NAME(m_act));
	save_item(NAME(m_tmp));
	save_item(NAME(m_alu));

	/* Reset registers to their initial values */
	m_prvpc.d = 0;
	m_pc.d = 0;
	m_sp.d = 0;
	m_af.d = 0;
	m_bc.d = 0;
	m_de.d = 0;
	m_hl_index[HL_OFFSET].d = 0;
	m_hl_index[IX_OFFSET].d = 0;
	m_hl_index[IY_OFFSET].d = 0;
	m_wz.d = 0;
	m_af2.d = 0;
	m_bc2.d = 0;
	m_de2.d = 0;
	m_hl2.d = 0;
	m_r = 0;
	m_r2 = 0;
	m_iff1 = 0;
	m_iff2 = 0;
	m_halt = 0;
	m_im = 0;
	m_i = 0;
	m_nmi_state = 0;
	m_nmi_pending = 0;
	m_irq_state = 0;
	m_wait_state = 1;   // active low
	m_busrq_state = 0;
	m_after_ei = false;
	m_after_ldair = false;

	m_program = &space(AS_PROGRAM);
	m_opcodes = has_space(AS_OPCODES) ? &space(AS_OPCODES) : m_program;
	m_cache = m_program->cache<0, 0, ENDIANNESS_LITTLE>();
	m_opcodes_cache = m_opcodes->cache<0, 0, ENDIANNESS_LITTLE>();
	m_io = &space(AS_IO);

	m_hl_index[IX_OFFSET].w.l = m_hl_index[IY_OFFSET].w.l = 0xffff; /* IX and IY are FFFF after a reset! */
	m_af.b.l = ZF;           /* Zero flag is set */

	/* set up the state table */
	state_add(STATE_GENPC,     "PC",        m_pc.w.l).callimport();
	state_add(STATE_GENPCBASE, "CURPC",     m_prvpc.w.l).callimport().noshow();
	state_add(Z80LLE_SP,       "SP",        m_sp.w.l);
	state_add(STATE_GENSP,     "GENSP",     m_sp.w.l).noshow();
	state_add(STATE_GENFLAGS,  "GENFLAGS",  m_af.b.l).noshow().formatstr("%8s");
	state_add(Z80LLE_A,        "A",         m_af.b.h).noshow();
	state_add(Z80LLE_B,        "B",         m_bc.b.h).noshow();
	state_add(Z80LLE_C,        "C",         m_bc.b.l).noshow();
	state_add(Z80LLE_D,        "D",         m_de.b.h).noshow();
	state_add(Z80LLE_E,        "E",         m_de.b.l).noshow();
	state_add(Z80LLE_H,        "H",         m_hl_index[HL_OFFSET].b.h).noshow();
	state_add(Z80LLE_L,        "L",         m_hl_index[HL_OFFSET].b.l).noshow();
	state_add(Z80LLE_AF,       "AF",        m_af.w.l);
	state_add(Z80LLE_BC,       "BC",        m_bc.w.l);
	state_add(Z80LLE_DE,       "DE",        m_de.w.l);
	state_add(Z80LLE_HL,       "HL",        m_hl_index[HL_OFFSET].w.l);
	state_add(Z80LLE_IX,       "IX",        m_hl_index[IX_OFFSET].w.l);
	state_add(Z80LLE_IY,       "IY",        m_hl_index[IY_OFFSET].w.l);
	state_add(Z80LLE_AF2,      "AF2",       m_af2.w.l);
	state_add(Z80LLE_BC2,      "BC2",       m_bc2.w.l);
	state_add(Z80LLE_DE2,      "DE2",       m_de2.w.l);
	state_add(Z80LLE_HL2,      "HL2",       m_hl2.w.l);
	state_add(Z80LLE_WZ,       "WZ",        m_wz.w.l);
	state_add(Z80LLE_R,        "R",         m_rtemp).callimport().callexport();
	state_add(Z80LLE_I,        "I",         m_i);
	state_add(Z80LLE_IM,       "IM",        m_im).mask(0x3);
	state_add(Z80LLE_IFF1,     "IFF1",      m_iff1).mask(0x1);
	state_add(Z80LLE_IFF2,     "IFF2",      m_iff2).mask(0x1);
	state_add(Z80LLE_HALT,     "HALT",      m_halt).mask(0x1);

	// set our instruction counter
	set_icountptr(m_icount);

	m_irqack_cb.resolve_safe();
	m_refresh_cb.resolve_safe();
	m_halt_cb.resolve_safe();
}


/****************************************************************************
 * Do a reset
 ****************************************************************************/
void z80lle_device::device_reset()
{
	m_pc.d = 0x0000;
	m_i = 0;
	m_r = 0;
	m_r2 = 0;
	m_nmi_pending = false;
	m_after_ei = false;
	m_after_ldair = false;
	m_iff1 = 0;
	m_iff2 = 0;

	m_wz.d = m_pc.d;

	m_instruction = M1;
	m_instruction_step = 0;
	m_instruction_offset = 0;

	m_tmp = 0;
	m_alu = 0;
	m_hl_offset = HL_OFFSET;
	m_check_wait = false;
}


/****************************************************************************
 * Execute 'cycles' T-states.
 ****************************************************************************/
void z80lle_device::execute_run()
{
	do
	{
		if (m_check_wait) {
			if (!m_wait_state) {
				// Wait for an external source to release the WAIT input
				m_icount = 0;
				return;
			}
			m_check_wait = false;
		}

		if (m_instruction == M1 && m_instruction_step == 0 && m_instruction_offset == 0) {
			check_interrupts();

			m_prvpc.d = m_pc.d;
			debugger_instruction_hook(m_pc.d);
		}

		// Execute steps for instruction
		u16 step = insts[m_instruction][m_instruction_step++];
		switch (step & ~END)
		{
		case UNKNOWN:
			if (step != END)
				fatalerror("Unsupported instruction %d,%02x encountered at address %04x", m_instruction_offset / 256,
						   m_ir, m_prvpc.d);
			break;
		case A_ACT:
			a_act();
			break;
		case A_DB:
			m_data_bus = m_af.b.h;
			m_wz.b.h = m_data_bus;
			break;
		case A_W:
			m_wz.b.h = m_af.b.h;
			break;
		case ADC16:
			switch (m_ir & 0x30)
			{
			case 0x00:
				m_hl_index[m_hl_offset].w.l = adc16(m_hl_index[m_hl_offset].w.l, m_bc.w.l);
				break;
			case 0x10:
				m_hl_index[m_hl_offset].w.l = adc16(m_hl_index[m_hl_offset].w.l, m_de.w.l);
				break;
			case 0x20:
				m_hl_index[m_hl_offset].w.l = adc16(m_hl_index[m_hl_offset].w.l, m_hl_index[m_hl_offset].w.l);
				break;
			case 0x30:
				m_hl_index[m_hl_offset].w.l = adc16(m_hl_index[m_hl_offset].w.l, m_sp.w.l);
				break;
			}
			m_icount -= 7;
			break;
		case ADD16:
			switch (m_ir & 0x30)
			{
			case 0x00:
				m_hl_index[m_hl_offset].w.l = add16(m_hl_index[m_hl_offset].w.l, m_bc.w.l);
				break;
			case 0x10:
				m_hl_index[m_hl_offset].w.l = add16(m_hl_index[m_hl_offset].w.l, m_de.w.l);
				break;
			case 0x20:
				m_hl_index[m_hl_offset].w.l = add16(m_hl_index[m_hl_offset].w.l, m_hl_index[m_hl_offset].w.l);
				break;
			case 0x30:
				m_hl_index[m_hl_offset].w.l = add16(m_hl_index[m_hl_offset].w.l, m_sp.w.l);
				break;
			}
			m_icount -= 7;
			break;
		case SBC16:
			switch (m_ir & 0x30)
			{
			case 0x00:
				m_hl_index[m_hl_offset].w.l = sbc16(m_hl_index[m_hl_offset].w.l, m_bc.w.l);
				break;
			case 0x10:
				m_hl_index[m_hl_offset].w.l = sbc16(m_hl_index[m_hl_offset].w.l, m_de.w.l);
				break;
			case 0x20:
				m_hl_index[m_hl_offset].w.l = sbc16(m_hl_index[m_hl_offset].w.l, m_hl_index[m_hl_offset].w.l);
				break;
			case 0x30:
				m_hl_index[m_hl_offset].w.l = sbc16(m_hl_index[m_hl_offset].w.l, m_sp.w.l);
				break;
			}
			m_icount -= 7;
			break;
		case ALU_DB:
			m_data_bus = m_alu;
			break;
		case ALU_A:
			alu_a();
			break;
		case ALU_REGS:
			alu_regs();
			break;
		case ALU_REGS0:
			switch (m_ir & 0x07)
			{
			case 0x00:
				m_bc.b.h = m_alu;
				break;
			case 0x01:
				m_bc.b.l = m_alu;
				break;
			case 0x02:
				m_de.b.h = m_alu;
				break;
			case 0x03:
				m_de.b.l = m_alu;
				break;
			case 0x04:
				m_hl_index[HL_OFFSET].b.h = m_alu;
				break;
			case 0x05:
				m_hl_index[HL_OFFSET].b.l = m_alu;
				break;
			case 0x06:
				fatalerror("ALU_REGS0: illegal register reference 0x06\n");
				break;
			case 0x07:
				m_af.b.h = m_alu;
				break;
			}
			break;
		case ALU_REGD:
			alu_regd();
			break;
		case ALU_ADC:
			alu_adc();
			break;
		case ALU_ADD:
			alu_add();
			break;
		case ALU_AND:
			alu_and();
			break;
		case ALU_BIT:
			alu_bit();
			break;
		case ALU_RES:
			alu_res();
			break;
		case ALU_SET:
			alu_set();
			break;
		case ALU_CP:  // Flag handling is slightly different from SUB
			alu_cp();
			break;
		case ALU_DEC:
			alu_dec();
			break;
		case ALU_INC:
			alu_inc();
			break;
		case ALU_OR:
			alu_or();
			break;
		case ALU_RL:
			alu_rl();
			break;
		case ALU_RLC:
			alu_rlc();
			break;
		case ALU_RR:
			alu_rr();
			break;
		case ALU_RRC:
			alu_rrc();
			break;
		case ALU_SBC:
			alu_sbc();
			break;
		case ALU_SLA:
			alu_sla();
			break;
		case ALU_SLL:
			alu_sll();
			break;
		case ALU_SRA:
			alu_sra();
			break;
		case ALU_SRL:
			alu_srl();
			break;
		case ALU_SUB:
			alu_sub();
			break;
		case ALU_XOR:
			alu_xor();
			break;
		case DB_REGD:
			db_regd();
			break;
		case DB_REGD0:
			db_regd0();
			break;
		case DB_REGD_INPUT:
			db_regd_input();
			break;
		case DB_TMP:
			db_tmp();
			break;
		case DB_A:
			db_a();
			break;
		case DB_W:
			db_w();
			break;
		case DB_Z:
			db_z();
			break;
		case BC_WZ:
			bc_wz();
			break;
		case DE_WZ:
			de_wz();
			break;
		case HL_WZ:
			m_wz.w.l = m_hl_index[m_hl_offset].w.l;
			break;
		case DEC_SP:
			dec_sp();
			break;
		case INC_SP:
			inc_sp();
			break;
		case DECODE:
			m_instruction = m_instruction_offset | m_ir;
			m_instruction_step = 0;
			if (m_instruction_offset != CB_OFFSET && m_instruction_offset != FDCB_OFFSET)
			{
				if (m_ir == 0xcb)
				{
					if (m_hl_offset == HL_OFFSET)
					{
						m_instruction_offset = CB_OFFSET;
						m_instruction = M1;
					}
					else
					{
						m_instruction_offset = FDCB_OFFSET;
						m_instruction = DD_FD_CB;
					}
				}
				else if (m_ir == 0xdd)
				{
					m_instruction_offset = FD_OFFSET;
					m_instruction = M1;
					m_hl_offset = IX_OFFSET;
				}
				else if (m_ir == 0xed)
				{
					m_hl_offset = HL_OFFSET;
					m_instruction_offset = ED_OFFSET;
					m_instruction = M1;
				}
				else if (m_ir == 0xfd)
				{
					m_instruction_offset = FD_OFFSET;
					m_instruction = M1;
					m_hl_offset = IY_OFFSET;
				}
			}
			break;
		case DISP_WZ2:
			m_wz.w.l = m_hl_index[m_hl_offset].w.l + (s8) m_tmp;
			m_icount -= 2;
			break;
		case DISP_WZ5:
			m_wz.w.l = m_hl_index[m_hl_offset].w.l + (s8) m_tmp;
			m_icount -= 5;
			break;
		case DI:
			m_iff1 = m_iff2 = 0;
			break;
		case EI:
			m_iff1 = m_iff2 = 1;
			m_after_ei = true;
			break;
//		case END:
//			end_instruction();
//			break;
		case EX_AF_AF:
			{
				PAIR tmp = m_af;
				m_af = m_af2;
				m_af2 = tmp;
			}
			break;
		case EX_DE_HL:
			{
				u16 tmp = m_de.w.l;
				m_de.w.l = m_hl_index[m_hl_offset].w.l;
				m_hl_index[m_hl_offset].w.l = tmp;
			}
			break;
		case EXX:
			{
				PAIR tmp;
				tmp = m_bc;
				m_bc = m_bc2;
				m_bc2 = tmp;
				tmp = m_de;
				m_de = m_de2;
				m_de2 = tmp;
				tmp = m_hl_index[HL_OFFSET];
				m_hl_index[HL_OFFSET] = m_hl2;
				m_hl2 = tmp;
			}
			break;
		case H_DB:
			m_data_bus = m_hl_index[m_hl_offset].b.h;
			break;
		case BC_OUT:
			m_address_bus = m_bc.w.l;
			m_address_bus_cb(m_address_bus);
			m_icount -= 1;
			break;
		case DE_OUT:
			m_address_bus = m_de.w.l;
			m_address_bus_cb(m_address_bus);
			m_icount -= 1;
			break;
		case HL_OUT:
			m_address_bus = m_hl_index[m_hl_offset].w.l;
			m_address_bus_cb(m_address_bus);
			m_icount -= 1;
			break;
		case DEC_R16:
			switch (m_ir & 0x30)
			{
			case 0x00:
				m_bc.w.l--;
				break;
			case 0x10:
				m_de.w.l--;
				break;
			case 0x20:
				m_hl_index[m_hl_offset].w.l--;
				break;
			case 0x30:
				m_sp.w.l--;
				break;
			}
			m_icount -= 2;
			break;
		case INC_R16:
			switch (m_ir & 0x30)
			{
			case 0x00:
				m_bc.w.l++;
				break;
			case 0x10:
				m_de.w.l++;
				break;
			case 0x20:
				m_hl_index[m_hl_offset].w.l++;
				break;
			case 0x30:
				m_sp.w.l++;
				break;
			}
			m_icount -= 2;
			break;
		case CALL_COND:
			if ((m_af.b.l & jp_conditions[((m_ir >> 3) & 0x07)][0]) == jp_conditions[((m_ir >> 3) & 0x07)][1])
			{
				m_icount -= 1;
			}
			else
			{
				end_instruction();
			}
			break;
		case DJNZ:
			m_bc.b.h--;
			if (m_bc.b.h)
			{
				m_wz.w.l = m_pc.w.l + (s8) m_data_bus;
				m_pc.w.l = m_wz.w.l;
				m_icount -= 5;
			}
			break;
		case JR_COND:
			if ((m_af.b.l & jr_conditions[((m_ir >> 3) & 0x07)][0]) == jr_conditions[((m_ir >> 3) & 0x07)][1])
			{
				m_wz.w.l = m_pc.w.l + (s8) m_data_bus;
				m_pc.w.l = m_wz.w.l;
				m_icount -= 5;
			}
			break;
		case JP_COND:
			if ((m_af.b.l & jp_conditions[((m_ir >> 3) & 0x07)][0]) == jp_conditions[((m_ir >> 3) & 0x07)][1])
			{
				m_pc.w.l = m_wz.w.l;
			}
			break;
		case RET_COND:
			if ((m_af.b.l & jp_conditions[((m_ir >> 3) & 0x07)][0]) != jp_conditions[((m_ir >> 3) & 0x07)][1])
			{
				end_instruction();
			}
			m_icount -= 1;
			break;
		case RST:
			m_pc.w.l = m_ir & 0x38;
			m_wz.w.l = m_pc.w.l;
			break;
		case L_DB:
			m_data_bus = m_hl_index[m_hl_offset].b.l;
			break;
		case PC_OUT:
			m_address_bus = m_pc.w.l;
			m_address_bus_cb(m_address_bus);
			m_icount -= 1;
			break;
		case PC_OUT_INC:
			m_address_bus = m_pc.w.l;
			m_address_bus_cb(m_address_bus);
			m_icount -= 1;
			m_pc.w.l++;
			break;
		case PC_OUT_INC_M1:
			m_address_bus = m_pc.w.l;
			// TODO: Assert M1
			m_address_bus_cb(m_address_bus);
			m_icount -= 1;
			m_pc.w.l++;
			break;
		case PCH_DB:
			m_data_bus = m_pc.b.h;
			break;
		case PCL_DB:
			m_data_bus = m_pc.b.l;
			break;
		case R16H_DB:
			switch (m_ir & 0x30)
			{
			case 0x00:
				m_data_bus = m_bc.b.h;
				break;
			case 0x10:
				m_data_bus = m_de.b.h;
				break;
			case 0x20:
				m_data_bus = m_hl_index[m_hl_offset].b.h;
				break;
			case 0x30:
				if (m_ir & 0x80)
					m_data_bus = m_af.b.h;
				else
					m_data_bus = m_sp.b.h;
				break;
			}
			break;
		case R16L_DB:
			switch (m_ir & 0x30)
			{
			case 0x00:
				m_data_bus = m_bc.b.l;
				break;
			case 0x10:
				m_data_bus = m_de.b.l;
				break;
			case 0x20:
				m_data_bus = m_hl_index[m_hl_offset].b.l;
				break;
			case 0x30:
				if (m_ir & 0x80)
					m_data_bus = m_af.b.l;
				else
					m_data_bus = m_sp.b.l;
				break;
			}
			break;
		case INPUT:
			// TODO: Assert IORQ and RD signals
			m_data_bus = m_io->read_byte(m_address_bus);
			m_icount -= 3;
			m_check_wait = true;
			// TODO: Clear IORQ and RD signals
			break;
		case INPUT_A:
			// TODO: Assert IORQ and RD signals
			m_data_bus = m_io->read_byte(m_address_bus);
			m_icount -= 3;
			m_check_wait = true;
			// TODO: Flags?
			m_af.b.h = m_data_bus;
			// TODO: Clear IORQ and RD signals
			break;
		case INPUT_REGD:
			// TODO: Assert IORQ and RD signals
			m_data_bus = m_io->read_byte(m_address_bus);
			m_icount -= 3;
			m_check_wait = true;
			db_regd_input();
			// TODO: Clear IORQ and RD signals
			break;
		case OUTPUT:
			// TODO: Assert IORQ and WR signals
			m_io->write_byte(m_address_bus, m_data_bus);
			m_icount -= 3;
			// TODO: Clear IORQ and WR signals
			m_check_wait = true;
			break;
		case READ:
			read();
			break;
		case READ_A:
			read();
			db_a();
			break;
		case READ_OP:
			// TODO: Assert MREQ and RD signals (M1 is already asserted)
			m_icount -= m_m1_wait_states;
			m_ir = m_opcodes_cache->read_byte(m_address_bus);
			m_icount -= 1;
			// TODO: Clear M1, MREQ, and RD signals after any possible wait states. This should be done
			// in the main loop to allow other devices to catch up.
			m_check_wait = true;
			break;
		case READ_OP2:
			// This is a regular read but the result ends up in the instruction register (for DDCB / FDCB instructions)
			// Assert MREQ and RD signals.
			m_ir = m_opcodes_cache->read_byte(m_address_bus);
			m_icount -= 2;
			// TODO: Clear MREQ and RD signals. This should be done in the main loop to allow other devices
			// to catch up.
			m_check_wait = true;
			break;
		case READ_OP_IRQ:
			// What is put on the address bus when taking IRQ?
			m_icount -= 1;
			// M1 irqack cycle
			switch (m_im)
			{
			case 0:
				// TODO
				break;
			case 1:
				// Interrupt mode 1, RST 38H (0xff)
				m_ir = 0xff;
				break;
			case 2:
				// TODO
				break;
			}
			m_icount -= 1;
			// 2 extra WAIT states
			m_icount -= 2;
			m_check_wait = true;
			break;
		case READ_R16H:
			// TODO: Assert MREQ and RD signals
			m_data_bus = m_program->read_byte(m_address_bus);
			m_icount -= 2;
			// TODO: Clear MREQ and RD signals. This should be done in the main loop to allow other
			// devices to catch up.
			m_check_wait = true;
			db_r16h();
			break;
		case READ_R16L:
			// TODO: Assert MREQ and RD signals
			m_data_bus = m_program->read_byte(m_address_bus);
			m_icount -= 2;
			// TODO: Clear MREQ and RD signals. This should be done in the main loop to allow other
			// devices to catch up.
			m_check_wait = true;
			db_r16l();
			break;
		case READ_REGD:
			read();
			db_regd();
			break;
		case READ_REGD0:
			read();
			db_regd0();
			break;
		case READ_TMP:
			read();
			db_tmp();
			break;
		case READ_W:
			read();
			db_w();
			break;
		case READ_Z:
			read();
			db_z();
			break;
		case WRITE:
			// TODO: Assert MREQ signals
			m_icount -= 1;
			m_program->write_byte(m_address_bus, m_data_bus);
			// TODO: Assert MREQ and WR signals
			m_icount -= 1;
			// TODO: Clear MREQ and WR signals
			m_check_wait = true;
			break;
		case REFRESH:
			// TODO: Assert RFSH signal
			m_icount -= 1;
			// TODO: Assert RFSH and MREQ signals
			m_refresh_cb((m_i << 8) | m_r, 0x00, 0xff);
			m_icount -= 1;
			// TODO: Clear RFSH and MREQ signals
			m_r++;
			break;
		case REGD_DB:
			switch (m_ir & 0x38)
			{
			case 0x00:
				m_data_bus = m_bc.b.h;
				break;
			case 0x08:
				m_data_bus = m_bc.b.l;
				break;
			case 0x10:
				m_data_bus = m_de.b.h;
				break;
			case 0x18:
				m_data_bus = m_de.b.l;
				break;
			case 0x20:
				m_data_bus = m_hl_index[m_hl_offset].b.h;
				break;
			case 0x28:
				m_data_bus = m_hl_index[m_hl_offset].b.l;
				break;
			case 0x30:
				fatalerror("REGD_DB: illegal register reference 0x06\n");
				break;
			case 0x38:
				m_data_bus = m_af.b.h;
				break;
			}
			break;
		case REGS_DB:
			switch (m_ir & 0x07)
			{
			case 0x00:
				m_data_bus = m_bc.b.h;
				break;
			case 0x01:
				m_data_bus = m_bc.b.l;
				break;
			case 0x02:
				m_data_bus = m_de.b.h;
				break;
			case 0x03:
				m_data_bus = m_de.b.l;
				break;
			case 0x04:
				m_data_bus = m_hl_index[m_hl_offset].b.h;
				break;
			case 0x05:
				m_data_bus = m_hl_index[m_hl_offset].b.l;
				break;
			case 0x06:
				fatalerror("REGS_DB: illegal register reference 0x06\n");
				break;
			case 0x07:
				m_data_bus = m_af.b.h;
				break;
			}
			break;
		case REGS0_DB:
			switch (m_ir & 0x07)
			{
			case 0x00:
				m_data_bus = m_bc.b.h;
				break;
			case 0x01:
				m_data_bus = m_bc.b.l;
				break;
			case 0x02:
				m_data_bus = m_de.b.h;
				break;
			case 0x03:
				m_data_bus = m_de.b.l;
				break;
			case 0x04:
				m_data_bus = m_hl_index[HL_OFFSET].b.h;
				break;
			case 0x05:
				m_data_bus = m_hl_index[HL_OFFSET].b.l;
				break;
			case 0x06:
				fatalerror("REGS0_DB: illegal register reference 0x06\n");
				break;
			case 0x07:
				m_data_bus = m_af.b.h;
				break;
			}
			break;
		case ZERO_DB:
			m_data_bus = 0;
			break;
		case REGS_TMP:
			regs_tmp();
			break;
		case REGD_TMP:
			regd_tmp();
			break;
		case CCF:
			m_af.b.l = ((m_af.b.l & (SF | ZF | YF | XF | PF | CF)) | ((m_af.b.l & CF) << 4) | (m_af.b.h & (YF | XF))) ^ CF;
			break;
		case CPL:
			m_af.b.h ^= 0xff;
			m_af.b.l = (m_af.b.l & (SF | ZF | PF | CF)) | HF | NF | (m_af.b.h & (YF | XF));
			break;
		case DAA:
			m_alu = m_af.b.h;
			if (m_af.b.l & NF)
			{
				if ((m_af.b.l & HF) | ((m_af.b.h & 0xf) > 9))
					m_alu -= 6;
				if ((m_af.b.l & CF) | (m_af.b.h > 0x99))
					m_alu -= 0x60;
			}
			else
			{
				if ((m_af.b.l & HF) | ((m_af.b.h & 0xf) > 9))
					m_alu += 6;
				if ((m_af.b.l & CF) | (m_af.b.h > 0x99))
					m_alu += 0x60;
			}
			m_af.b.l = (m_af.b.l & (CF | NF)) | (m_af.b.h > 0x99) | ((m_af.b.h ^ m_alu) & HF) | SZP[m_alu];
			m_af.b.h = m_alu;
			break;
		case HALT:
			m_pc.w.l--;
			if (!m_halt)
			{
				m_halt = 1;
				m_halt_cb(1);
			}
			break;
		case IM:
			m_im = (m_ir >> 3) & 0x03;
			if (m_im)
				m_im--;
			break;
		case LD_A_I:
			m_af.b.h = m_i;
			m_af.b.l = (m_af.b.l & CF) | SZ[m_af.b.h] | (m_iff2 << 2);
			m_after_ldair = true;
			m_icount -= 1;
			break;
		case LD_A_R:
			m_af.b.h = (m_r & 0x7f) | m_r2;
			m_af.b.l = (m_af.b.l & CF) | SZ[m_af.b.h] | (m_iff2 << 2);
			m_after_ldair = true;
			m_icount -= 1;
			break;
		case LD_I_A:
			m_i = m_af.b.h;
			m_icount -= 1;
			break;
		case LD_R_A:
			m_r = m_af.b.h;
			m_r2 = m_af.b.h & 0x80;
			m_icount -= 1;
			break;
		case LD_SP_HL:
			m_sp.w.l = m_hl_index[m_hl_offset].w.l;
			m_icount -= 2;
			break;
		case NEG:
			m_alu = 0 - m_af.b.h;
			m_af.b.l = SZHVC_sub[m_alu];
			m_af.b.h = m_alu;
			break;
		case NMI:
			m_pc.w.l = 0x66;
			break;
		case RETI:
			m_iff1 = m_iff2;
			daisy_call_reti_device();
			break;
		case RETN:
			m_iff1 = m_iff2;
			break;
		case RLA:
			m_alu = (m_af.b.h << 1) | (m_af.b.l & CF);
			m_af.b.l = (m_af.b.l & (SF | ZF | PF)) | ((m_af.b.h & 0x80) ? CF : 0) | (m_alu & (YF | XF));
			m_af.b.h = m_alu;
			break;
		case RLCA:
			m_af.b.h = (m_af.b.h << 1) | (m_af.b.h >> 7);
			m_af.b.l = (m_af.b.l & (SF | ZF | PF)) | (m_af.b.h & (YF | XF | CF));
			break;
		case RRA:
			m_alu = (m_af.b.h >> 1) | (m_af.b.l << 7);
			m_af.b.l = (m_af.b.l & (SF | ZF | PF)) | ((m_af.b.h & 0x01) ? CF : 0) | (m_alu & (YF | XF));
			m_af.b.h = m_alu;
			break;
		case RRCA:
			m_af.b.l = (m_af.b.l & (SF | ZF | PF)) | (m_af.b.h & CF);
			m_af.b.h = (m_af.b.h >> 1) | (m_af.b.h << 7);
			m_af.b.l |= (m_af.b.h & (YF | XF));
			break;
		case RRD:
			m_alu = (m_data_bus >> 4) | (m_af.b.h << 4);
			m_af.b.h = (m_af.b.h & 0xf0) | (m_data_bus & 0x0f);
			m_af.b.l = (m_af.b.l & CF) | SZP[m_af.b.h];
			m_data_bus = m_alu;
			m_icount -= 5;
			break;
		case RLD:
			m_alu = (m_data_bus << 4) | (m_af.b.h & 0x0f);
			m_af.b.h = (m_af.b.h & 0xf0) | (m_data_bus >> 4);
			m_af.b.l = (m_af.b.l & CF) | SZP[m_af.b.h];
			m_data_bus = m_alu;
			m_icount -= 5;
			break;
		case SCF:
			m_af.b.l = (m_af.b.l & (SF | ZF | YF | XF | PF)) | CF | (m_af.b.h & (YF | XF));
			break;
		case SP_OUT:
			sp_out();
			break;
		case SP_OUT_INC:
			sp_out();
			inc_sp();
			break;
		case SP_OUT_DEC:
			dec_sp();
			sp_out();
			break;
		case TMP_REG:
			tmp_reg();
			break;
		case WZ_OUT:
			m_address_bus = m_wz.w.l;
			m_address_bus_cb(m_address_bus);
			m_icount -= 1;
			break;
		case WZ_OUT_INC:
			wz_out_inc();
			break;
		case BC_WZ_OUT_INC:	// m_ir 02 and 0a
			bc_wz();
			wz_out_inc();
			break;
		case DE_WZ_OUT_INC:	// m_ir 12 and 1a
			de_wz();
			wz_out_inc();
			break;
		case HL_PC:
			m_pc.w.l = m_hl_index[m_hl_offset].w.l;
			break;
		case WZ_HL:
			m_hl_index[m_hl_offset].w.l = m_wz.w.l;
			break;
		case WZ_PC:
			m_pc.w.l = m_wz.w.l;
			break;
		case X:
			m_icount -= 1;
			break;
		case X2:
			m_icount -= 2;
			break;
		case CPD:
			m_alu = m_af.b.h - m_data_bus;
			m_wz.w.l--;
			m_hl_index[m_hl_offset].w.l--;
			m_bc.w.l--;
			m_af.b.l = (m_af.b.l & CF) | (SZ[m_alu] & ~(YF | XF)) | ((m_af.b.h ^ m_data_bus ^ m_alu) & HF) | NF;
			if (m_af.b.l & HF)
				m_alu -= 1;
			if (m_alu & 0x02)
				m_af.b.l |= YF; /* bit 1 -> flag 5 */
			if (m_alu & 0x08)
				m_af.b.l |= XF; /* bit 3 -> flag 3 */
			if (m_bc.w.l)
				m_af.b.l |= VF;
			break;
		case CPI:
			m_alu = m_af.b.h - m_data_bus;
			m_wz.w.l++;
			m_hl_index[m_hl_offset].w.l++;
			m_bc.w.l--;
			m_af.b.l = (m_af.b.l & CF) | (SZ[m_alu] & ~(YF | XF)) | ((m_af.b.h ^ m_data_bus ^ m_alu) & HF) | NF;
			if (m_af.b.l & HF)
				m_alu -= 1;
			if (m_alu & 0x02)
				m_af.b.l |= YF; /* bit 1 -> flag 5 */
			if (m_alu & 0x08)
				m_af.b.l |= XF; /* bit 3 -> flag 3 */
			if (m_bc.w.l)
				m_af.b.l |= VF;
			break;
		case IND:
			{
				m_wz.w.l = m_bc.w.l - 1;
				m_bc.b.h--;
				m_hl_index[m_hl_offset].w.l++;
				m_af.b.l = SZ[m_bc.b.h];
				u16 t = ((m_bc.b.l - 1) & 0xff) + m_data_bus;
				if (m_data_bus & SF)
					m_af.b.l |= NF;
				if (t & 0x100)
					m_af.b.l |= HF | CF;
				m_af.b.l |= SZP[(t & 0x07) ^ m_bc.b.h] & PF;
			}
			break;
		case INI:
			{
				m_wz.w.l = m_bc.w.l + 1;
				m_bc.b.h--;
				m_hl_index[m_hl_offset].w.l--;
				m_af.b.l = SZ[m_bc.b.h];
				u16 t = ((m_bc.b.l + 1) & 0xff) + m_data_bus;
				if (m_data_bus & SF)
					m_af.b.l |= NF;
				if (t & 0x100)
					m_af.b.l |= HF | CF;
				m_af.b.l |= SZP[(t & 0x07) ^ m_bc.b.h] & PF;
			}
			break;
		case LDD:
			m_af.b.l &= SF | ZF | CF;
			if ((m_af.b.h + m_data_bus) & 0x02)
				m_af.b.l |= YF; /* bit 1 -> flag 5 */
			if ((m_af.b.h + m_data_bus) & 0x08)
				m_af.b.l |= XF; /* bit 3 -> flag 3 */
			m_hl_index[m_hl_offset].w.l--;
			m_de.w.l--;
			m_bc.w.l--;
			if (m_bc.w.l)
				m_af.b.l |= VF;
			m_icount -= 2;
			break;
		case LDI:
			m_af.b.l &= SF | ZF | CF;
			if ((m_af.b.h + m_data_bus) & 0x02)
				m_af.b.l |= YF; /* bit 1 -> flag 5 */
			if ((m_af.b.h + m_data_bus) & 0x08)
				m_af.b.l |= XF; /* bit 3 -> flag 3 */
			m_hl_index[m_hl_offset].w.l++;
			m_de.w.l++;
			m_bc.w.l--;
			if (m_bc.w.l)
				m_af.b.l |= VF;
			m_icount -= 2;
			break;
		case OUTD:
			{
				m_bc.b.h--;
				m_address_bus = m_bc.w.l;
				m_address_bus_cb(m_address_bus);
				m_wz.w.l = m_bc.w.l - 1;
				m_hl_index[m_hl_offset].w.l--;
				m_af.b.l = SZ[m_bc.b.h];
				u16 t = m_hl_index[m_hl_offset].b.l + m_data_bus;
				if (m_data_bus & SF)
					m_af.b.l |= NF;
				if (t & 0x100)
					m_af.b.l |= HF | CF;
				m_af.b.l |= SZP[(t & 0x07) ^ m_bc.b.h] & PF;
				m_icount -= 1;
			}
			break;
		case OUTI:
			{
				m_bc.b.h--;
				m_address_bus = m_bc.w.l;
				m_address_bus_cb(m_address_bus);
				m_wz.w.l = m_bc.w.l + 1;
				m_hl_index[m_hl_offset].w.l++;
				m_af.b.l = SZ[m_bc.b.h];
				u16 t = m_hl_index[m_hl_offset].b.l + m_data_bus;
				if (m_data_bus & SF)
					m_af.b.l |= NF;
				if (t & 0x100)
					m_af.b.l |= HF | CF;
				m_af.b.l |= SZP[(t & 0x07) ^ m_bc.b.h] & PF;
				m_icount -= 1;
			}
			break;
		case REPEAT:
			if (m_bc.w.l != 0)
			{
				m_pc.w.l -= 2;
				// Except for inir, otir, indr, otdr
				if (!BIT(m_ir,1))
				{
					m_wz.w.l = m_pc.w.l + 1;
				}
				m_icount -= 5;
			}
			break;
		case REPEATCP:
			if (m_bc.w.l != 0 && !(m_af.b.l & ZF))
			{
				m_pc.w.l -= 2;
				// Except for inir, otir, indr, otdr
				if (!BIT(m_ir,1))
				{
					m_wz.w.l = m_pc.w.l + 1;
				}
				m_icount -= 5;
			}
			break;
		case REPEATIO:
			if (m_bc.b.h != 0) {
				m_pc.w.l -= 2;
				m_icount -= 5;
			}
			break;
		// Experiment optimization by combining some sub instructions
		case ADD_R8:
			a_act();
			regs_tmp();
			alu_add();
			alu_a();
			break;
		case ADD_TMP:
			a_act();
			alu_add();
			alu_a();
			break;
		case ADC_R8:
			a_act();
			regs_tmp();
			alu_adc();
			alu_a();
			break;
		case ADC_TMP:
			a_act();
			alu_adc();
			alu_a();
			break;
		case SUB_R8:
			a_act();
			regs_tmp();
			alu_sub();
			alu_a();
			break;
		case SUB_TMP:
			a_act();
			alu_sub();
			alu_a();
			break;
		case SBC_R8:
			a_act();
			regs_tmp();
			alu_sbc();
			alu_a();
			break;
		case SBC_TMP:
			a_act();
			alu_sbc();
			alu_a();
			break;
		case AND_R8:
			a_act();
			regs_tmp();
			alu_and();
			alu_a();
			break;
		case AND_TMP:
			a_act();
			alu_and();
			alu_a();
			break;
		case XOR_R8:
			a_act();
			regs_tmp();
			alu_xor();
			alu_a();
			break;
		case XOR_TMP:
			a_act();
			alu_xor();
			alu_a();
			break;
		case OR_R8:
			a_act();
			regs_tmp();
			alu_or();
			alu_a();
			break;
		case OR_TMP:
			a_act();
			alu_or();
			alu_a();
			break;
		case CP_R8:
			a_act();
			regs_tmp();
			alu_cp();
			break;
		case CP_TMP:
			a_act();
			alu_cp();
			break;
		case INC_R8:
			regd_tmp();
			alu_inc();
			alu_regd();
			break;
		case DEC_R8:
			regd_tmp();
			alu_dec();
			alu_regd();
			break;
		case BIT_R8:
			regs_tmp();
			alu_bit();
			break;
		case REGS_TMP_REG:
			regs_tmp();
			tmp_reg();
			break;
		case RES_R8:
			regs_tmp();
			alu_res();
			alu_regs();
			break;
		case RL_R8:
			regs_tmp();
			alu_rl();
			alu_regs();
			break;
		case RLC_R8:
			regs_tmp();
			alu_rlc();
			alu_regs();
			break;
		case RR_R8:
			regs_tmp();
			alu_rr();
			alu_regs();
			break;
		case RRC_R8:
			regs_tmp();
			alu_rrc();
			alu_regs();
			break;
		case SET_R8:
			regs_tmp();
			alu_set();
			alu_regs();
			break;
		case SLA_R8:
			regs_tmp();
			alu_sla();
			alu_regs();
			break;
		case SLL_R8:
			regs_tmp();
			alu_sll();
			alu_regs();
			break;
		case SRA_R8:
			regs_tmp();
			alu_sra();
			alu_regs();
			break;
		case SRL_R8:
			regs_tmp();
			alu_srl();
			alu_regs();
			break;
		}
		if (step & END) {
			end_instruction();
		}
	} while (m_icount > 0);
}


void z80lle_device::execute_set_input(int inputnum, int state)
{
	switch (inputnum)
	{
	case Z80LLE_INPUT_LINE_BUSRQ:
		m_busrq_state = state;
		break;

	case INPUT_LINE_NMI:
		/* mark an NMI pending on the rising edge */
		if (m_nmi_state == CLEAR_LINE && state != CLEAR_LINE)
			m_nmi_pending = true;
		m_nmi_state = state;
		break;

	case INPUT_LINE_IRQ0:
		/* update the IRQ state via the daisy chain */
		m_irq_state = state;
		if (daisy_chain_present())
			m_irq_state = (daisy_update_irq_state() == ASSERT_LINE ) ? ASSERT_LINE : m_irq_state;

		/* the main execute loop will take the interrupt */
		break;

	case Z80LLE_INPUT_LINE_WAIT:
		m_wait_state = state;
		break;

	default:
		break;
	}
}


/**************************************************************************
 * STATE IMPORT/EXPORT
 **************************************************************************/

void z80lle_device::state_import( const device_state_entry &entry )
{
	switch (entry.index())
	{
		case STATE_GENPC:
			m_prvpc = m_pc;
			break;

		case STATE_GENPCBASE:
			m_pc = m_prvpc;
			break;

		case Z80LLE_R:
			m_r = m_rtemp & 0x7f;
			m_r2 = m_rtemp & 0x80;
			break;

		default:
			fatalerror("CPU_IMPORT_STATE() called for unexpected value\n");
	}
}


void z80lle_device::state_export( const device_state_entry &entry )
{
	switch (entry.index())
	{
		case Z80LLE_R:
			m_rtemp = (m_r & 0x7f) | (m_r2 & 0x80);
			break;

		default:
			fatalerror("CPU_EXPORT_STATE() called for unexpected value\n");
	}
}

void z80lle_device::state_string_export(const device_state_entry &entry, std::string &str) const
{
	switch (entry.index())
	{
		case STATE_GENFLAGS:
			str = string_format("%c%c%c%c%c%c%c%c",
				m_af.b.l & 0x80 ? 'S':'.',
				m_af.b.l & 0x40 ? 'Z':'.',
				m_af.b.l & 0x20 ? 'Y':'.',
				m_af.b.l & 0x10 ? 'H':'.',
				m_af.b.l & 0x08 ? 'X':'.',
				m_af.b.l & 0x04 ? 'P':'.',
				m_af.b.l & 0x02 ? 'N':'.',
				m_af.b.l & 0x01 ? 'C':'.');
			break;
	}
}

//-------------------------------------------------
//  disassemble - call the disassembly
//  helper function
//-------------------------------------------------

std::unique_ptr<util::disasm_interface> z80lle_device::create_disassembler()
{
	return std::make_unique<z80_disassembler>();
}


/**************************************************************************
 * Generic set_info
 **************************************************************************/

z80lle_device::z80lle_device(const machine_config &mconfig, const char *tag, device_t *owner, uint32_t clock)
	: z80lle_device(mconfig, Z80LLE, tag, owner, clock)
{
}

z80lle_device::z80lle_device(const machine_config &mconfig, device_type type, const char *tag, device_t *owner, uint32_t clock)
	: cpu_device(mconfig, type, tag, owner, clock)
	, z80_daisy_chain_interface(mconfig, *this)
	, m_program_config("program", ENDIANNESS_LITTLE, 8, 16, 0)
	, m_decrypted_opcodes_config("decrypted_opcodes", ENDIANNESS_LITTLE, 8, 16, 0)
	, m_io_config("io", ENDIANNESS_LITTLE, 8, 16, 0)
	, m_irqack_cb(*this)
	, m_refresh_cb(*this)
	, m_halt_cb(*this)
	, m_m1_wait_states(0)
{
}

device_memory_interface::space_config_vector z80lle_device::memory_space_config() const
{
	if(has_configured_map(AS_OPCODES))
		return space_config_vector {
			std::make_pair(AS_PROGRAM, &m_program_config),
			std::make_pair(AS_OPCODES, &m_decrypted_opcodes_config),
			std::make_pair(AS_IO,      &m_io_config)
		};
	else
		return space_config_vector {
			std::make_pair(AS_PROGRAM, &m_program_config),
			std::make_pair(AS_IO,      &m_io_config)
		};
}

DEFINE_DEVICE_TYPE(Z80LLE, z80lle_device, "z80lle", "Zilog Z80 LLE")


