/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [7:0] _03_;
  wire [3:0] _04_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [17:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_28z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_38z;
  wire [4:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_0z[0] & celloutsig_1_2z);
  assign celloutsig_0_38z = !(celloutsig_0_11z ? celloutsig_0_11z : celloutsig_0_8z[0]);
  assign celloutsig_0_10z = !(_00_ ? celloutsig_0_3z[3] : celloutsig_0_7z);
  assign celloutsig_0_13z = !(celloutsig_0_2z[2] ? celloutsig_0_2z[9] : celloutsig_0_7z);
  assign celloutsig_1_13z = ~celloutsig_1_1z;
  assign celloutsig_0_33z = ~celloutsig_0_17z[3];
  assign celloutsig_0_5z = in_data[28] | ~(celloutsig_0_4z);
  assign celloutsig_0_7z = celloutsig_0_0z[0] | ~(celloutsig_0_4z);
  assign celloutsig_1_11z = celloutsig_1_2z ^ celloutsig_1_10z;
  assign celloutsig_0_4z = ~(celloutsig_0_0z[3] ^ in_data[51]);
  assign celloutsig_1_18z = ~(_02_ ^ celloutsig_1_0z[1]);
  assign celloutsig_0_15z = ~(celloutsig_0_12z[2] ^ in_data[55]);
  reg [11:0] _17_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _17_ <= 12'h000;
    else _17_ <= { celloutsig_0_33z, celloutsig_0_38z, celloutsig_0_18z, celloutsig_0_28z };
  assign out_data[11:0] = _17_;
  reg [7:0] _18_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _18_ <= 8'h00;
    else _18_ <= { celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_10z };
  assign { _03_[7], _02_, _03_[5:0] } = _18_;
  reg [3:0] _19_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _19_ <= 4'h0;
    else _19_ <= in_data[58:55];
  assign { _04_[3:2], _00_, _01_ } = _19_;
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_13z } & { in_data[141], celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_9z = { celloutsig_1_8z[3:0], celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_8z } > { in_data[135:124], celloutsig_1_3z };
  assign celloutsig_0_11z = { _04_[3:2], _00_, _01_, celloutsig_0_10z } > { celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_1_10z = { celloutsig_1_0z[1:0], celloutsig_1_9z } <= { celloutsig_1_8z[3:2], celloutsig_1_6z };
  assign celloutsig_1_2z = celloutsig_1_1z & ~(celloutsig_1_1z);
  assign celloutsig_0_22z = _04_[3] & ~(celloutsig_0_8z[8]);
  assign celloutsig_0_40z = { celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_15z } % { 1'h1, celloutsig_0_24z, celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[159:157] % { 1'h1, in_data[186:185] };
  assign celloutsig_1_7z = in_data[154:152] % { 1'h1, celloutsig_1_13z, celloutsig_1_6z };
  assign celloutsig_0_28z = { celloutsig_0_23z[17:13], celloutsig_0_10z } % { 1'h1, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_21z };
  assign celloutsig_0_0z = - in_data[86:80];
  assign celloutsig_0_8z = - { celloutsig_0_1z[2], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_12z = - { celloutsig_0_0z[5:4], celloutsig_0_9z };
  assign celloutsig_0_14z = - { _04_[2], _00_, _01_ };
  assign celloutsig_0_2z = - in_data[23:13];
  assign celloutsig_0_23z = - { in_data[50:34], celloutsig_0_5z };
  assign celloutsig_1_14z = ~ _03_[2:0];
  assign celloutsig_0_17z = ~ { _04_[3:2], _00_, _01_ };
  assign celloutsig_1_19z = { celloutsig_1_14z, celloutsig_1_2z } | { celloutsig_1_8z[4:3], celloutsig_1_1z, celloutsig_1_13z };
  assign celloutsig_0_9z = | { _00_, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_21z = | { celloutsig_0_14z, in_data[35] };
  assign celloutsig_0_1z = celloutsig_0_0z[5:3] << in_data[58:56];
  assign celloutsig_0_18z = { celloutsig_0_15z, celloutsig_0_14z } << { celloutsig_0_14z, celloutsig_0_11z };
  assign celloutsig_0_16z = { celloutsig_0_2z[2:1], celloutsig_0_14z } ~^ { in_data[92], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_4z };
  assign celloutsig_0_3z = celloutsig_0_0z[5:1] ~^ celloutsig_0_2z[6:2];
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } ^ celloutsig_1_0z;
  assign celloutsig_0_24z = { celloutsig_0_16z[2], celloutsig_0_12z } ^ celloutsig_0_8z[7:4];
  assign celloutsig_1_1z = ~((in_data[117] & celloutsig_1_0z[2]) | in_data[177]);
  assign _03_[6] = _02_;
  assign _04_[1:0] = { _00_, _01_ };
  assign { out_data[128], out_data[99:96], out_data[39:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z };
endmodule
