# Fri Jul 10 11:33:20 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: C:\Gowin\Gowin_V1.9.2.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1450R, Built Sep 25 2019 09:35:08


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@A: MF827 |No constraint file specified.
@L: J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\seq_det_scck.rpt 
Printing clock  summary report in "J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\seq_det_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 155MB peak: 156MB)

@N: FX493 |Applying initial value "000000000000000000" on instance time_cnt[17:0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "00000001" on instance led_temp[7:0].
@N: FX493 |Applying initial value "000000000" on instance time_cnt[8:0].
@N: FX493 |Applying initial value "0000000000" on instance time_led_cnt[9:0].
@N: FX493 |Applying initial value "00000000000000000000000000" on instance time_1s_cnt[25:0].
@N: FX493 |Applying initial value "00" on instance second_cnt[1:0].
@N: FX493 |Applying initial value "0" on instance start_cnt.
@N: FX493 |Applying initial value "0" on instance counter_en_1d.
@N: FX493 |Applying initial value "0" on instance counter_en.
@N: FX493 |Applying initial value "0000000000000000" on instance time_ms_cnt[15:0].
@N: FX493 |Applying initial value "0" on instance flow.
@N: FX493 |Applying initial value "0" on instance flag.
@N: FX493 |Applying initial value "0000" on instance key0_cnt[3:0].
@N: FX493 |Applying initial value "0000" on instance key1_cnt[3:0].
@N: FX493 |Applying initial value "0000" on instance key2_cnt[3:0].
@N: FX493 |Applying initial value "0000" on instance key3_cnt[3:0].
@N: FX493 |Applying initial value "00" on instance sel[1:0].

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 236MB peak: 236MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 237MB peak: 237MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 237MB peak: 237MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 237MB peak: 237MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 237MB peak: 237MB)



Clock Summary
******************

          Start                            Requested     Requested     Clock                           Clock                     Clock
Level     Clock                            Frequency     Period        Type                            Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------
0 -       lock_top|clk                     100.0 MHz     10.000        inferred                        Autoconstr_clkgroup_0     156  
1 .         div_clk|flag_derived_clock     100.0 MHz     10.000        derived (from lock_top|clk)     Autoconstr_clkgroup_0     14   
======================================================================================================================================



Clock Load Summary
***********************

                               Clock     Source                                  Clock Pin                     Non-clock Pin     Non-clock Pin
Clock                          Load      Pin                                     Seq Example                   Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------------
lock_top|clk                   156       clk(port)                               seq_display.key0_cnt[0].C     -                 -            
div_clk|flag_derived_clock     14        seq_display.div_clk.flag.Q[0](dffr)     seq_display.dig[3:0].C        -                 -            
==============================================================================================================================================

@W: MT529 :"j:\source_bac\gowin_runber_board\course_code_prj\course16_reaction_test\seq_det\src\btn_deb.v":35:4:35:9|Found inferred clock lock_top|clk which controls 156 sequential elements including U_btn_deb.time_cnt[17]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 156 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 instances converted, 14 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance        
-----------------------------------------------------------------------------------------------
@KP:ckid0_0       clk                 port                   156        seq_display.key3_cnt[3]
===============================================================================================
===================================================================== Gated/Generated Clocks ======================================================================
Clock Tree ID     Driving Element                   Drive Element Type     Unconverted Fanout     Sample Instance        Explanation                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       seq_display.div_clk.flag.Q[0]     dffr                   14                     seq_display.sel[1]     Derived clock on input (not legal for GCC)
===================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file J:\Source_bac\Gowin_RUNBER_BOARD\course_code_prj\course16_Reaction_test\seq_det\impl\synthesize\rev_1\seq_det.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 237MB peak: 237MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 237MB peak: 238MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 238MB peak: 238MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 159MB peak: 240MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri Jul 10 11:33:22 2020

###########################################################]
