

================================================================
== Vitis HLS Report for 'maxpool2_layer'
================================================================
* Date:           Mon Apr  7 00:43:02 2025

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        lenet_proj
* Solution:       lenet (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 12.60 ns | 9.198 ns |   3.40 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1622|     1622| 20.437 us | 20.437 us |  1622|  1622|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3  |     1620|     1620|        25|          4|          1|   400|    yes   |
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1986|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    251|    -|
|Register         |        -|    -|    1382|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1382|   2365|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U90  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                            |                             |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln112_1_fu_433_p2              |     +    |   0|  0|  15|           1|           9|
    |add_ln112_fu_276_p2                |     +    |   0|  0|  15|           1|           5|
    |add_ln113_1_fu_333_p2              |     +    |   0|  0|  15|           1|           6|
    |add_ln113_fu_487_p2                |     +    |   0|  0|  13|           2|           4|
    |add_ln114_fu_764_p2                |     +    |   0|  0|  13|           2|           4|
    |add_ln116_1_fu_374_p2              |     +    |   0|  0|  64|          64|          64|
    |add_ln116_2_fu_654_p2              |     +    |   0|  0|  71|          64|          64|
    |add_ln116_3_fu_369_p2              |     +    |   0|  0|  64|          64|          64|
    |add_ln116_4_fu_320_p2              |     +    |   0|  0|  71|          64|          64|
    |add_ln116_5_fu_530_p2              |     +    |   0|  0|  64|          64|          64|
    |add_ln116_6_fu_536_p2              |     +    |   0|  0|  64|          64|          64|
    |add_ln116_fu_265_p2                |     +    |   0|  0|  71|          64|          64|
    |add_ln117_fu_689_p2                |     +    |   0|  0|  71|          64|          64|
    |add_ln118_1_fu_409_p2              |     +    |   0|  0|  64|          64|          64|
    |add_ln118_2_fu_714_p2              |     +    |   0|  0|  71|          64|          64|
    |add_ln118_3_fu_457_p2              |     +    |   0|  0|  71|          10|          64|
    |add_ln118_4_fu_574_p2              |     +    |   0|  0|  64|          64|          64|
    |add_ln118_5_fu_580_p2              |     +    |   0|  0|  64|          64|          64|
    |add_ln118_fu_404_p2                |     +    |   0|  0|  64|          64|          64|
    |add_ln119_fu_739_p2                |     +    |   0|  0|  71|          64|          64|
    |add_ln125_1_fu_946_p2              |     +    |   0|  0|  64|          64|          64|
    |add_ln125_2_fu_951_p2              |     +    |   0|  0|  64|          64|          64|
    |add_ln125_3_fu_606_p2              |     +    |   0|  0|  13|          11|          11|
    |add_ln125_fu_427_p2                |     +    |   0|  0|  13|          11|          11|
    |and_ln121_1_fu_857_p2              |    and   |   0|  0|   2|           1|           1|
    |and_ln121_fu_851_p2                |    and   |   0|  0|   2|           1|           1|
    |and_ln122_1_fu_921_p2              |    and   |   0|  0|   2|           1|           1|
    |and_ln122_fu_915_p2                |    and   |   0|  0|   2|           1|           1|
    |and_ln123_1_fu_1053_p2             |    and   |   0|  0|   2|           1|           1|
    |and_ln123_fu_1047_p2               |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_00001          |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_00001          |    and   |   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage2_iter2  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage1_iter3  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state20_io                |    and   |   0|  0|   2|           1|           1|
    |ap_block_state21_io                |    and   |   0|  0|   2|           1|           1|
    |ap_block_state26_pp0_stage0_iter6  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state5_io                 |    and   |   0|  0|   2|           1|           1|
    |ap_block_state7_io                 |    and   |   0|  0|   2|           1|           1|
    |icmp_ln112_fu_270_p2               |   icmp   |   0|  0|  13|           9|           8|
    |icmp_ln113_fu_282_p2               |   icmp   |   0|  0|  11|           6|           5|
    |icmp_ln114_fu_476_p2               |   icmp   |   0|  0|   9|           4|           4|
    |icmp_ln121_1_fu_806_p2             |   icmp   |   0|  0|  18|          23|           1|
    |icmp_ln121_2_fu_815_p2             |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln121_3_fu_820_p2             |   icmp   |   0|  0|  18|          23|           1|
    |icmp_ln121_fu_801_p2               |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln122_1_fu_888_p2             |   icmp   |   0|  0|  18|          23|           1|
    |icmp_ln122_2_fu_897_p2             |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln122_3_fu_902_p2             |   icmp   |   0|  0|  18|          23|           1|
    |icmp_ln122_fu_883_p2               |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln123_1_fu_1017_p2            |   icmp   |   0|  0|  18|          23|           1|
    |icmp_ln123_2_fu_1029_p2            |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln123_3_fu_1035_p2            |   icmp   |   0|  0|  18|          23|           1|
    |icmp_ln123_fu_1011_p2              |   icmp   |   0|  0|  11|           8|           2|
    |ap_block_pp0_stage0_00001          |    or    |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |    or    |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    or    |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |    or    |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |    or    |   0|  0|   2|           1|           1|
    |empty_fu_339_p2                    |    or    |   0|  0|   4|           4|           1|
    |or_ln112_fu_482_p2                 |    or    |   0|  0|   2|           1|           1|
    |or_ln117_fu_679_p2                 |    or    |   0|  0|  10|          10|           7|
    |or_ln121_1_fu_847_p2               |    or    |   0|  0|   2|           1|           1|
    |or_ln121_fu_843_p2                 |    or    |   0|  0|   2|           1|           1|
    |or_ln122_1_fu_911_p2               |    or    |   0|  0|   2|           1|           1|
    |or_ln122_fu_907_p2                 |    or    |   0|  0|   2|           1|           1|
    |or_ln123_1_fu_1041_p2              |    or    |   0|  0|   2|           1|           1|
    |or_ln123_fu_1023_p2                |    or    |   0|  0|   2|           1|           1|
    |p_mid1_fu_500_p2                   |    or    |   0|  0|   4|           1|           4|
    |max1_fu_863_p3                     |  select  |   0|  0|  32|           1|          32|
    |max2_fu_927_p3                     |  select  |   0|  0|  32|           1|          32|
    |max_final_fu_1059_p3               |  select  |   0|  0|  32|           1|          32|
    |select_ln112_1_fu_439_p3           |  select  |   0|  0|   4|           1|           1|
    |select_ln112_2_fu_308_p3           |  select  |   0|  0|   6|           1|           6|
    |select_ln112_3_fu_446_p3           |  select  |   0|  0|  64|           1|          64|
    |select_ln112_4_fu_451_p3           |  select  |   0|  0|  64|           1|          64|
    |select_ln112_5_fu_462_p3           |  select  |   0|  0|  64|           1|          64|
    |select_ln112_6_fu_469_p3           |  select  |   0|  0|  11|           1|           1|
    |select_ln112_7_fu_325_p3           |  select  |   0|  0|   5|           1|           5|
    |select_ln112_fu_288_p3             |  select  |   0|  0|   4|           1|           1|
    |select_ln113_1_fu_542_p3           |  select  |   0|  0|  64|           1|          64|
    |select_ln113_2_fu_586_p3           |  select  |   0|  0|  64|           1|          64|
    |select_ln113_3_fu_612_p3           |  select  |   0|  0|  11|           1|          11|
    |select_ln113_4_fu_620_p3           |  select  |   0|  0|   4|           1|           4|
    |select_ln113_5_fu_637_p3           |  select  |   0|  0|   6|           1|           1|
    |select_ln113_fu_492_p3             |  select  |   0|  0|   4|           1|           4|
    |ap_enable_pp0                      |    xor   |   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|1986|        1328|        1664|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter6                    |   9|          2|    1|          2|
    |ap_phi_mux_c_phi_fu_204_p4                 |   9|          2|    5|         10|
    |ap_phi_mux_i_phi_fu_226_p4                 |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten59_phi_fu_192_p4  |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten_phi_fu_215_p4    |   9|          2|    6|         12|
    |ap_phi_mux_j_phi_fu_238_p4                 |   9|          2|    4|          8|
    |c_reg_200                                  |   9|          2|    5|         10|
    |gmem_blk_n_AR                              |   9|          2|    1|          2|
    |gmem_blk_n_AW                              |   9|          2|    1|          2|
    |gmem_blk_n_B                               |   9|          2|    1|          2|
    |gmem_blk_n_R                               |   9|          2|    1|          2|
    |gmem_blk_n_W                               |   9|          2|    1|          2|
    |grp_fu_245_p0                              |  21|          4|   32|        128|
    |grp_fu_245_p1                              |  21|          4|   32|        128|
    |i_reg_222                                  |   9|          2|    4|          8|
    |indvar_flatten59_reg_188                   |   9|          2|    9|         18|
    |indvar_flatten_reg_211                     |   9|          2|    6|         12|
    |j_reg_234                                  |   9|          2|    4|          8|
    |m_axi_gmem_ARADDR                          |  27|          5|   64|        320|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 251|         52|  191|        707|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln112_1_reg_1130         |   9|   0|    9|          0|
    |add_ln113_1_reg_1125         |   6|   0|    6|          0|
    |add_ln114_reg_1197           |   4|   0|    4|          0|
    |add_ln116_4_reg_1113         |  64|   0|   64|          0|
    |add_ln116_reg_1080           |  64|   0|   64|          0|
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |c_reg_200                    |   5|   0|    5|          0|
    |gmem_addr_5_reg_1179         |  64|   0|   64|          0|
    |gmem_addr_6_read_reg_1249    |  32|   0|   32|          0|
    |gmem_addr_6_reg_1185         |  64|   0|   64|          0|
    |gmem_addr_7_reg_1191         |  64|   0|   64|          0|
    |gmem_addr_8_reg_1330         |  64|   0|   64|          0|
    |gmem_addr_read_reg_1202      |  32|   0|   32|          0|
    |gmem_addr_reg_1173           |  64|   0|   64|          0|
    |i_reg_222                    |   4|   0|    4|          0|
    |icmp_ln112_reg_1087          |   1|   0|    1|          0|
    |icmp_ln113_reg_1091          |   1|   0|    1|          0|
    |icmp_ln121_1_reg_1238        |   1|   0|    1|          0|
    |icmp_ln121_2_reg_1254        |   1|   0|    1|          0|
    |icmp_ln121_3_reg_1259        |   1|   0|    1|          0|
    |icmp_ln121_reg_1233          |   1|   0|    1|          0|
    |icmp_ln122_1_reg_1302        |   1|   0|    1|          0|
    |icmp_ln122_2_reg_1313        |   1|   0|    1|          0|
    |icmp_ln122_3_reg_1318        |   1|   0|    1|          0|
    |icmp_ln122_reg_1297          |   1|   0|    1|          0|
    |indvar_flatten59_reg_188     |   9|   0|    9|          0|
    |indvar_flatten_reg_211       |   6|   0|    6|          0|
    |j_reg_234                    |   4|   0|    4|          0|
    |max1_reg_1280                |  32|   0|   32|          0|
    |max1_reg_1280_pp0_iter4_reg  |  32|   0|   32|          0|
    |max2_reg_1323                |  32|   0|   32|          0|
    |max_final_reg_1336           |  32|   0|   32|          0|
    |select_ln112_2_reg_1108      |   4|   0|    6|          2|
    |select_ln112_7_reg_1120      |   5|   0|    5|          0|
    |select_ln112_reg_1102        |   4|   0|    4|          0|
    |select_ln113_1_reg_1141      |  64|   0|   64|          0|
    |select_ln113_2_reg_1147      |  64|   0|   64|          0|
    |select_ln113_3_reg_1153      |   6|   0|   11|          5|
    |select_ln113_4_reg_1158      |   4|   0|    4|          0|
    |select_ln113_5_reg_1168      |   6|   0|    6|          0|
    |select_ln113_reg_1135        |   4|   0|    4|          0|
    |tmp_1_reg_1163               |   3|   0|    3|          0|
    |tmp_4_reg_1264               |   8|   0|    8|          0|
    |tmp_5_reg_1287               |   8|   0|    8|          0|
    |tmp_reg_1207                 |   8|   0|    8|          0|
    |tmp_s_reg_1223               |   8|   0|    8|          0|
    |trunc_ln121_1_reg_1228       |  23|   0|   23|          0|
    |trunc_ln121_reg_1212         |  23|   0|   23|          0|
    |trunc_ln122_1_reg_1292       |  23|   0|   23|          0|
    |trunc_ln122_reg_1269         |  23|   0|   23|          0|
    |v0_reg_1243                  |  32|   0|   32|          0|
    |v1_reg_1217                  |  32|   0|   32|          0|
    |v2_reg_1307                  |  32|   0|   32|          0|
    |v3_reg_1274                  |  32|   0|   32|          0|
    |icmp_ln112_reg_1087          |  64|  32|    1|          0|
    |select_ln112_2_reg_1108      |  64|  32|    6|          2|
    |select_ln113_3_reg_1153      |  64|  32|   11|          5|
    |tmp_1_reg_1163               |  64|  32|    3|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1382| 128| 1154|         14|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | maxpool2_layer | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | maxpool2_layer | return value |
|ap_start             |  in |    1| ap_ctrl_hs | maxpool2_layer | return value |
|ap_done              | out |    1| ap_ctrl_hs | maxpool2_layer | return value |
|ap_idle              | out |    1| ap_ctrl_hs | maxpool2_layer | return value |
|ap_ready             | out |    1| ap_ctrl_hs | maxpool2_layer | return value |
|m_axi_gmem_AWVALID   | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWREADY   |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWADDR    | out |   64|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWID      | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWLEN     | out |   32|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWSIZE    | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWBURST   | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWLOCK    | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWCACHE   | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWPROT    | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWQOS     | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWREGION  | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWUSER    | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WVALID    | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WREADY    |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WDATA     | out |   32|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WSTRB     | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WLAST     | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WID       | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WUSER     | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARVALID   | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARREADY   |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARADDR    | out |   64|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARID      | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARLEN     | out |   32|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARSIZE    | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARBURST   | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARLOCK    | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARCACHE   | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARPROT    | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARQOS     | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARREGION  | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARUSER    | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RVALID    |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RREADY    | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RDATA     |  in |   32|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RLAST     |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RID       |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RUSER     |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RRESP     |  in |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BVALID    |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BREADY    | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BRESP     |  in |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BID       |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BUSER     |  in |    1|    m_axi   |      gmem      |    pointer   |
|input_r              |  in |   64|   ap_none  |     input_r    |    scalar    |
|output_r             |  in |   64|   ap_none  |    output_r    |    scalar    |
+---------------------+-----+-----+------------+----------------+--------------+

