INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/reports/link
	Log files: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/build_dir_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin.link_summary, at Fri Nov 15 18:09:09 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Nov 15 18:09:09 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/reports/link/v++_link_krnl_vaddmul.link_guidance.html', at Fri Nov 15 18:09:11 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.2
INFO: [v++ 60-1302] Platform 'xilinx_u280_xdma_201920_3.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [18:09:35] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.xo -keep --config /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int --temp_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Fri Nov 15 18:09:39 2024
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [18:10:08] build_xd_ip_db started: /tools/Xilinx/Vitis/2021.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/xilinx_u280_xdma_201920_3.hpfm -clkid 0 -ip /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/iprepo/xilinx_com_hls_krnl_vaddmul_1_0,krnl_vaddmul -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [18:10:20] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2168.234 ; gain = 0.000 ; free physical = 32812 ; free virtual = 466876
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [18:10:21] cfgen started: /tools/Xilinx/Vitis/2021.2/bin/cfgen  -nk krnl_vaddmul:4 -sp krnl_vaddmul_1.in1:HBM[0] -sp krnl_vaddmul_1.in2:HBM[1] -sp krnl_vaddmul_1.out_add:HBM[2] -sp krnl_vaddmul_1.out_mul:HBM[3] -sp krnl_vaddmul_2.in1:HBM[4] -sp krnl_vaddmul_2.in2:HBM[5] -sp krnl_vaddmul_2.out_add:HBM[6] -sp krnl_vaddmul_2.out_mul:HBM[7] -sp krnl_vaddmul_3.in1:HBM[8] -sp krnl_vaddmul_3.in2:HBM[9] -sp krnl_vaddmul_3.out_add:HBM[10] -sp krnl_vaddmul_3.out_mul:HBM[11] -sp krnl_vaddmul_4.in1:HBM[12] -sp krnl_vaddmul_4.in2:HBM[13] -sp krnl_vaddmul_4.out_add:HBM[14] -sp krnl_vaddmul_4.out_mul:HBM[15] -dmclkid 0 -r /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul, num: 4  {krnl_vaddmul_1 krnl_vaddmul_2 krnl_vaddmul_3 krnl_vaddmul_4}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: in1, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: in2, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: out_add, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: out_mul, sptag: HBM[3]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: in1, sptag: HBM[4]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: in2, sptag: HBM[5]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: out_add, sptag: HBM[6]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: out_mul, sptag: HBM[7]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: in1, sptag: HBM[8]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: in2, sptag: HBM[9]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: out_add, sptag: HBM[10]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: out_mul, sptag: HBM[11]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_4, k_port: in1, sptag: HBM[12]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_4, k_port: in2, sptag: HBM[13]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_4, k_port: out_add, sptag: HBM[14]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_4, k_port: out_mul, sptag: HBM[15]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.in1 to HBM[0] for directive krnl_vaddmul_1.in1:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.in2 to HBM[1] for directive krnl_vaddmul_1.in2:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.out_add to HBM[2] for directive krnl_vaddmul_1.out_add:HBM[2]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.out_mul to HBM[3] for directive krnl_vaddmul_1.out_mul:HBM[3]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.in1 to HBM[4] for directive krnl_vaddmul_2.in1:HBM[4]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.in2 to HBM[5] for directive krnl_vaddmul_2.in2:HBM[5]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.out_add to HBM[6] for directive krnl_vaddmul_2.out_add:HBM[6]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.out_mul to HBM[7] for directive krnl_vaddmul_2.out_mul:HBM[7]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.in1 to HBM[8] for directive krnl_vaddmul_3.in1:HBM[8]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.in2 to HBM[9] for directive krnl_vaddmul_3.in2:HBM[9]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.out_add to HBM[10] for directive krnl_vaddmul_3.out_add:HBM[10]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.out_mul to HBM[11] for directive krnl_vaddmul_3.out_mul:HBM[11]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_4.in1 to HBM[12] for directive krnl_vaddmul_4.in1:HBM[12]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_4.in2 to HBM[13] for directive krnl_vaddmul_4.in2:HBM[13]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_4.out_add to HBM[14] for directive krnl_vaddmul_4.out_add:HBM[14]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_4.out_mul to HBM[15] for directive krnl_vaddmul_4.out_mul:HBM[15]
INFO: [SYSTEM_LINK 82-37] [18:10:28] cfgen finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2168.234 ; gain = 0.000 ; free physical = 32803 ; free virtual = 466867
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [18:10:28] cf2bd started: /tools/Xilinx/Vitis/2021.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.xsd --temp_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link --output_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [18:10:35] cf2bd finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2168.234 ; gain = 0.000 ; free physical = 32783 ; free virtual = 466851
INFO: [v++ 60-1441] [18:10:35] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:20 ; elapsed = 00:01:00 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 32876 ; free virtual = 466945
INFO: [v++ 60-1443] [18:10:36] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/sdsl.dat -rtd /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/cf2sw.rtd -nofilter /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/cf2sw_full.rtd -xclbin /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/xclbin_orig.xml -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [18:10:43] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 32747 ; free virtual = 466816
INFO: [v++ 60-1443] [18:10:43] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [18:10:44] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 32762 ; free virtual = 466831
INFO: [v++ 60-1443] [18:10:44] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_xdma_201920_3 --remote_ip_cache /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/.ipcache -s --output_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int --log_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/logs/link --report_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/reports/link --config /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/vplConfig.ini -k /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link --no-info --iprepo /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_krnl_vaddmul_1_0 --messageDb /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/run_link/vpl.pb /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/run_link

****** vpl v2021.2 (64-bit)
  **** SW Build 3363252 on 2021-10-14-04:41:01
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2021.2
INFO: [VPL 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform
[18:34:55] Run vpl: Step create_project: Started
Creating Vivado project.
[18:35:33] Run vpl: Step create_project: Completed
[18:35:33] Run vpl: Step create_bd: Started
[18:36:54] Run vpl: Step create_bd: RUNNING...
[18:38:12] Run vpl: Step create_bd: RUNNING...
[18:39:30] Run vpl: Step create_bd: RUNNING...
[18:40:49] Run vpl: Step create_bd: RUNNING...
[18:42:05] Run vpl: Step create_bd: RUNNING...
[18:43:24] Run vpl: Step create_bd: RUNNING...
[18:44:43] Run vpl: Step create_bd: RUNNING...
[18:46:01] Run vpl: Step create_bd: RUNNING...
[18:47:19] Run vpl: Step create_bd: RUNNING...
[18:48:41] Run vpl: Step create_bd: RUNNING...
[18:49:59] Run vpl: Step create_bd: RUNNING...
[18:51:17] Run vpl: Step create_bd: RUNNING...
[18:52:34] Run vpl: Step create_bd: RUNNING...
[18:53:56] Run vpl: Step create_bd: RUNNING...
[18:55:15] Run vpl: Step create_bd: RUNNING...
[18:56:36] Run vpl: Step create_bd: RUNNING...
[18:57:54] Run vpl: Step create_bd: RUNNING...
[18:59:12] Run vpl: Step create_bd: RUNNING...
[19:00:30] Run vpl: Step create_bd: RUNNING...
[19:01:18] Run vpl: Step create_bd: Completed
[19:01:18] Run vpl: Step update_bd: Started
[19:01:26] Run vpl: Step update_bd: Completed
[19:01:26] Run vpl: Step generate_target: Started
[19:02:45] Run vpl: Step generate_target: RUNNING...
[19:04:03] Run vpl: Step generate_target: RUNNING...
[19:05:27] Run vpl: Step generate_target: RUNNING...
[19:06:47] Run vpl: Step generate_target: RUNNING...
[19:08:04] Run vpl: Step generate_target: RUNNING...
[19:09:29] Run vpl: Step generate_target: RUNNING...
[19:10:46] Run vpl: Step generate_target: RUNNING...
[19:12:08] Run vpl: Step generate_target: RUNNING...
[19:13:28] Run vpl: Step generate_target: RUNNING...
[19:14:14] Run vpl: Step generate_target: Completed
[19:14:14] Run vpl: Step config_hw_runs: Started
[19:14:54] Run vpl: Step config_hw_runs: Completed
[19:14:54] Run vpl: Step synth: Started
[19:15:58] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[19:16:30] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[19:17:02] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[19:17:34] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[19:18:05] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[19:18:36] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[19:19:09] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[19:19:41] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[19:20:13] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[19:20:44] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[19:21:16] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[19:21:47] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[19:22:18] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[19:22:50] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[19:23:21] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[19:23:53] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[19:24:26] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[19:24:58] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[19:25:30] Block-level synthesis in progress, 0 of 4 jobs complete, 1 job running.
[19:26:01] Block-level synthesis in progress, 1 of 4 jobs complete, 0 jobs running.
[19:26:32] Block-level synthesis in progress, 1 of 4 jobs complete, 3 jobs running.
[19:27:06] Block-level synthesis in progress, 4 of 4 jobs complete, 0 jobs running.
[19:27:37] Top-level synthesis in progress.
[19:28:11] Top-level synthesis in progress.
[19:28:43] Top-level synthesis in progress.
[19:29:17] Top-level synthesis in progress.
[19:29:50] Top-level synthesis in progress.
[19:30:24] Run vpl: Step synth: Completed
[19:30:24] Run vpl: Step impl: Started
[19:47:37] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 36m 51s 

[19:47:37] Starting logic optimization..
[19:50:54] Phase 1 Retarget
[19:51:25] Phase 2 Constant propagation
[19:51:57] Phase 3 Sweep
[19:54:37] Phase 4 BUFG optimization
[19:55:09] Phase 5 Shift Register Optimization
[19:55:09] Phase 6 Post Processing Netlist
[19:59:34] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 11m 56s 

[19:59:34] Starting logic placement..
[20:01:42] Phase 1 Placer Initialization
[20:01:42] Phase 1.1 Placer Initialization Netlist Sorting
[20:07:03] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[20:09:46] Phase 1.3 Build Placer Netlist Model
[20:14:36] Phase 1.4 Constrain Clocks/Macros
[20:16:12] Phase 2 Global Placement
[20:16:12] Phase 2.1 Floorplanning
[20:18:24] Phase 2.1.1 Partition Driven Placement
[20:18:24] Phase 2.1.1.1 PBP: Partition Driven Placement
[20:23:10] Phase 2.1.1.2 PBP: Clock Region Placement
[20:26:21] Phase 2.1.1.3 PBP: Compute Congestion
[20:26:21] Phase 2.1.1.4 PBP: UpdateTiming
[20:27:24] Phase 2.1.1.5 PBP: Add part constraints
[20:28:59] Phase 2.2 Physical Synthesis After Floorplan
[20:30:36] Phase 2.3 Update Timing before SLR Path Opt
[20:30:36] Phase 2.4 Post-Processing in Floorplanning
[20:30:36] Phase 2.5 Global Placement Core
[20:56:06] Phase 2.5.1 Physical Synthesis In Placer
[21:06:11] Phase 3 Detail Placement
[21:06:11] Phase 3.1 Commit Multi Column Macros
[21:06:43] Phase 3.2 Commit Most Macros & LUTRAMs
[21:11:30] Phase 3.3 Small Shape DP
[21:11:30] Phase 3.3.1 Small Shape Clustering
[21:12:02] Phase 3.3.2 Flow Legalize Slice Clusters
[21:12:34] Phase 3.3.3 Slice Area Swap
[21:16:52] Phase 3.4 Place Remaining
[21:16:52] Phase 3.5 Re-assign LUT pins
[21:17:56] Phase 3.6 Pipeline Register Optimization
[21:17:56] Phase 3.7 Fast Optimization
[21:21:41] Phase 4 Post Placement Optimization and Clean-Up
[21:21:41] Phase 4.1 Post Commit Optimization
[21:27:05] Phase 4.1.1 Post Placement Optimization
[21:27:05] Phase 4.1.1.1 BUFG Insertion
[21:27:05] Phase 1 Physical Synthesis Initialization
[21:29:13] Phase 4.1.1.2 BUFG Replication
[21:29:13] Phase 4.1.1.3 Post Placement Timing Optimization
[21:37:42] Phase 4.1.1.4 Replication
[21:40:53] Phase 4.2 Post Placement Cleanup
[21:40:53] Phase 4.3 Placer Reporting
[21:40:53] Phase 4.3.1 Print Estimated Congestion
[21:41:26] Phase 4.4 Final Placement Cleanup
[22:05:05] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 02h 05m 31s 

[22:05:05] Starting logic routing..
[22:07:45] Phase 1 Build RT Design
[22:14:48] Phase 2 Router Initialization
[22:14:48] Phase 2.1 Fix Topology Constraints
[22:15:20] Phase 2.2 Pre Route Cleanup
[22:15:52] Phase 2.3 Global Clock Net Routing
[22:17:29] Phase 2.4 Update Timing
[22:26:06] Phase 2.5 Update Timing for Bus Skew
[22:26:06] Phase 2.5.1 Update Timing
[22:30:25] Phase 3 Initial Routing
[22:30:25] Phase 3.1 Global Routing
[22:40:34] Phase 4 Rip-up And Reroute
[22:40:34] Phase 4.1 Global Iteration 0
[02:00:47] Phase 4.2 Global Iteration 1
[02:34:56] Phase 4.3 Global Iteration 2
[03:01:26] Phase 4.4 Global Iteration 3
[03:23:41] Phase 4.5 Global Iteration 4
[03:47:38] Phase 4.6 Global Iteration 5
[04:05:09] Phase 4.7 Global Iteration 6
[04:30:10] Phase 5 Delay and Skew Optimization
[04:30:10] Phase 5.1 Delay CleanUp
[04:30:10] Phase 5.1.1 Update Timing
[04:34:26] Phase 5.1.2 Update Timing
[04:37:04] Phase 5.2 Clock Skew Optimization
[04:38:08] Phase 6 Post Hold Fix
[04:38:08] Phase 6.1 Hold Fix Iter
[04:38:40] Phase 6.1.1 Update Timing
[04:41:52] Phase 6.1.2 Lut RouteThru Assignment for hold
[04:42:55] Phase 6.2 Additional Hold Fix
[04:49:18] Phase 7 Leaf Clock Prog Delay Opt
[05:00:32] Phase 7.1 Delay CleanUp
[05:00:32] Phase 7.1.1 Update Timing
[05:03:43] Phase 7.1.2 Update Timing
[05:06:57] Phase 7.2 Hold Fix Iter
[05:06:57] Phase 7.2.1 Update Timing
[05:10:40] Phase 7.2.2 Lut RouteThru Assignment for hold
[05:11:44] Phase 7.3 Additional Hold Fix
[05:21:16] Phase 7.4 Global Iteration for Hold
[05:21:16] Phase 7.4.1 Update Timing
[05:28:09] Phase 8 Route finalize
[05:28:42] Phase 9 Verifying routed nets
[05:29:45] Phase 10 Depositing Routes
[05:31:21] Phase 11 Resolve XTalk
[05:31:54] Phase 12 Post Router Timing
[05:36:12] Phase 13 Physical Synthesis in Router
[05:36:12] Phase 13.1 Physical Synthesis Initialization
[05:39:56] Phase 13.2 Critical Path Optimization
[05:43:41] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 07h 38m 35s 

[05:43:41] Starting bitstream generation..
[06:09:26] Creating bitmap...
[06:20:41] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
[06:20:41] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 37m 00s 
[06:21:05] Run vpl: Step impl: Completed
[06:21:06] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [06:21:15] Run run_link: Step vpl: Completed
Time (s): cpu = 00:08:15 ; elapsed = 12:10:31 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 68337 ; free virtual = 499620
INFO: [v++ 60-1443] [06:21:15] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' (clock ID '') is being mapped to clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: clk_out1_pfm_top_clkwiz_hbm_aclk_0 = 258, Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 165, Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/address_map.xml -sdsl /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/sdsl.dat -xclbin /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/xclbin_orig.xml -rtd /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link.rtd -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [06:21:23] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 68332 ; free virtual = 499622
INFO: [v++ 60-1443] [06:21:23] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link.rtd --append-section :JSON:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link_xml.rtd --add-section BUILD_METADATA:JSON:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link.xml --add-section SYSTEM_METADATA:RAW:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/systemDiagramModelSlrBaseAddress.json --output /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/./build_dir_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/run_link
XRT Build Version: 2.14.354 (2022.2)
       Build Date: 2022-10-08 09:49:58
          Hash ID: 43926231f7183688add2dccfd391b36a1f000bea
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 296 bytes
Format : JSON
File   : '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 72164887 bytes
Format : RAW
File   : '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4475 bytes
Format : JSON
File   : '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 8472 bytes
Format : RAW
File   : '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 23952 bytes
Format : RAW
File   : '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (72233081 bytes) to the output file: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/./build_dir_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [06:21:25] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:02 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 68259 ; free virtual = 499623
INFO: [v++ 60-1443] [06:21:26] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/./build_dir_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin.info --input /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/./build_dir_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [06:21:27] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:01 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 68237 ; free virtual = 499614
INFO: [v++ 60-1443] [06:21:27] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [06:21:27] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 68237 ; free virtual = 499614
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/reports/link/system_estimate_krnl_vaddmul.link.xtxt
INFO: [v++ 60-586] Created /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/build_dir_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.ltx
INFO: [v++ 60-586] Created ./build_dir_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/reports/link/v++_link_krnl_vaddmul.link_guidance.html
	Timing Report: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/reports/link/imp/impl_1_xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/logs/link/vivado.log
	Steps Log File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/build_dir_4cores_minmod_40.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 12h 12m 30s
