// Seed: 1040297641
module module_0 (
    input  wor id_0,
    output wor id_1
);
  generate
    assign id_1 = $realtime;
  endgenerate
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    output tri0 id_2,
    output supply0 id_3,
    input wor id_4,
    input supply1 id_5,
    output wire id_6,
    output wor id_7
    , id_10,
    input wire id_8
);
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_6
  );
endmodule
module module_2 (
    output logic id_0,
    output tri0  id_1
);
  logic   id_3;
  integer id_4;
  ;
  always @(-1 or id_3) id_0 <= id_3;
endmodule
module module_3 (
    input supply1 id_0,
    input supply0 id_1,
    output logic id_2,
    input tri1 id_3,
    input uwire id_4,
    input wire id_5,
    input supply1 id_6,
    output tri0 id_7,
    input tri0 id_8
);
  always @* id_2 = id_0;
  logic id_10;
  ;
  module_2 modCall_1 (
      id_2,
      id_7
  );
endmodule
