============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 13 2025  06:45:04 am
  Module:                 mcs4
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (39755 ps) Setup Check with Pin rom_0_chipsel_reg/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_chipsel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-    -167                  
       Uncertainty:-    1250                  
     Required Time:=   51417                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    6575                  
             Slack:=   39755                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  poc_pad             -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y            (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y            -       S0->Y F     MX2X1          7 17.1   443   672    6276    (-,-) 
  g19137/Y            -       A->Y  R     INVX1          8 18.6   459   476    6752    (-,-) 
  g19127/Y            -       B->Y  R     OR2X2          6 15.8   183   403    7155    (-,-) 
  g19101/Y            -       A->Y  R     OR2X1          4 10.3   225   271    7426    (-,-) 
  g19035/Y            -       B->Y  R     OR2X1          4 11.1   241   288    7714    (-,-) 
  g19015/Y            -       B->Y  F     NOR2BX1        1  4.2   159   214    7927    (-,-) 
  g18856__6131/Y      -       B0->Y R     AOI21X1        1  4.1   225   218    8145    (-,-) 
  g18726__1666/Y      -       B->Y  R     AND2X1         1  4.3   105   274    8419    (-,-) 
  g18624__1617/Y      -       A->Y  F     NAND2X1        1  4.1   256   218    8637    (-,-) 
  g18552__2398/Y      -       C->Y  F     OR4X1          1  4.1   137   398    9035    (-,-) 
  g18530__2802/Y      -       D->Y  F     OR4X1          1  4.1   137   306    9340    (-,-) 
  g18490__1617/Y      -       A->Y  F     OR2X1          1  4.3   123   215    9555    (-,-) 
  ram_0_g89__7410/Y   -       A->Y  F     TBUFX2         5 21.4   273   280    9835    (-,-) 
  g18421/Y            -       A->Y  R     INVX1          5 12.4   306   306   10141    (-,-) 
  g18214__5122/Y      -       B->Y  R     AND4X1         2  6.1   165   528   10669    (-,-) 
  g17841__5122/Y      -       C->Y  F     NAND3BXL       1  4.3   718   519   11188    (-,-) 
  g17798__5526/Y      -       B0->Y R     OAI2BB1X1      1  4.2   220   474   11662    (-,-) 
  rom_0_chipsel_reg/D -       -     R     DFFHQX1        1    -     -     0   11662    (-,-) 
#--------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 2: MET (39773 ps) Setup Check with Pin rom_1_chipsel_reg/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_chipsel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-    -167                  
       Uncertainty:-    1250                  
     Required Time:=   51417                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    6557                  
             Slack:=   39773                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  poc_pad             -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y            (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y            -       S0->Y F     MX2X1          7 17.1   443   672    6276    (-,-) 
  g19137/Y            -       A->Y  R     INVX1          8 18.6   459   476    6752    (-,-) 
  g19127/Y            -       B->Y  R     OR2X2          6 15.8   183   403    7155    (-,-) 
  g19101/Y            -       A->Y  R     OR2X1          4 10.3   225   271    7426    (-,-) 
  g19035/Y            -       B->Y  R     OR2X1          4 11.1   241   288    7714    (-,-) 
  g19015/Y            -       B->Y  F     NOR2BX1        1  4.2   159   214    7927    (-,-) 
  g18856__6131/Y      -       B0->Y R     AOI21X1        1  4.1   225   218    8145    (-,-) 
  g18726__1666/Y      -       B->Y  R     AND2X1         1  4.3   105   274    8419    (-,-) 
  g18624__1617/Y      -       A->Y  F     NAND2X1        1  4.1   256   218    8637    (-,-) 
  g18552__2398/Y      -       C->Y  F     OR4X1          1  4.1   137   398    9035    (-,-) 
  g18530__2802/Y      -       D->Y  F     OR4X1          1  4.1   137   306    9340    (-,-) 
  g18490__1617/Y      -       A->Y  F     OR2X1          1  4.3   123   215    9555    (-,-) 
  ram_0_g89__7410/Y   -       A->Y  F     TBUFX2         5 21.4   273   280    9835    (-,-) 
  g18421/Y            -       A->Y  R     INVX1          5 12.4   306   306   10141    (-,-) 
  g18217__7098/Y      -       C->Y  R     AND4X1         2  6.1   165   509   10651    (-,-) 
  g17842__8246/Y      -       C->Y  F     NAND3BXL       1  4.3   718   519   11170    (-,-) 
  g17799__6783/Y      -       B0->Y R     OAI2BB1X1      1  4.2   220   474   11644    (-,-) 
  rom_1_chipsel_reg/D -       -     R     DFFHQX1        1    -     -     0   11644    (-,-) 
#--------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 3: MET (39895 ps) Setup Check with Pin ram_0_char_num_reg[3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-    -205                  
       Uncertainty:-    1250                  
     Required Time:=   51455                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    6473                  
             Slack:=   39895                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                -       S0->Y F     MX2X1          7 17.1   443   672    6276    (-,-) 
  g19137/Y                -       A->Y  R     INVX1          8 18.6   459   476    6752    (-,-) 
  g19127/Y                -       B->Y  R     OR2X2          6 15.8   183   403    7155    (-,-) 
  g19101/Y                -       A->Y  R     OR2X1          4 10.3   225   271    7426    (-,-) 
  g19035/Y                -       B->Y  R     OR2X1          4 11.1   241   288    7714    (-,-) 
  g19015/Y                -       B->Y  F     NOR2BX1        1  4.2   159   214    7927    (-,-) 
  g18856__6131/Y          -       B0->Y R     AOI21X1        1  4.1   225   218    8145    (-,-) 
  g18726__1666/Y          -       B->Y  R     AND2X1         1  4.3   105   274    8419    (-,-) 
  g18624__1617/Y          -       A->Y  F     NAND2X1        1  4.1   256   218    8637    (-,-) 
  g18552__2398/Y          -       C->Y  F     OR4X1          1  4.1   137   398    9035    (-,-) 
  g18530__2802/Y          -       D->Y  F     OR4X1          1  4.1   137   306    9340    (-,-) 
  g18490__1617/Y          -       A->Y  F     OR2X1          1  4.3   123   215    9555    (-,-) 
  ram_0_g89__7410/Y       -       A->Y  F     TBUFX2         5 21.4   273   280    9835    (-,-) 
  g18421/Y                -       A->Y  R     INVX1          5 12.4   306   306   10141    (-,-) 
  g18364__1705/Y          -       B->Y  R     AND2X1         2  6.1   142   335   10476    (-,-) 
  g18281__4319/Y          -       B->Y  R     MX2X1          2  6.3   152   288   10764    (-,-) 
  g18114__8428/Y          -       D->Y  R     AND4X1         4 10.3   253   452   11216    (-,-) 
  g17814__9945/Y          -       A1->Y R     AO22X1         1  4.2   109   344   11560    (-,-) 
  ram_0_char_num_reg[3]/D -       -     R     DFFHQX1        1    -     -     0   11560    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 4: MET (39895 ps) Setup Check with Pin ram_0_char_num_reg[2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-    -205                  
       Uncertainty:-    1250                  
     Required Time:=   51455                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    6473                  
             Slack:=   39895                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                -       S0->Y F     MX2X1          7 17.1   443   672    6276    (-,-) 
  g19137/Y                -       A->Y  R     INVX1          8 18.6   459   476    6752    (-,-) 
  g19127/Y                -       B->Y  R     OR2X2          6 15.8   183   403    7155    (-,-) 
  g19101/Y                -       A->Y  R     OR2X1          4 10.3   225   271    7426    (-,-) 
  g19035/Y                -       B->Y  R     OR2X1          4 11.1   241   288    7714    (-,-) 
  g19015/Y                -       B->Y  F     NOR2BX1        1  4.2   159   214    7927    (-,-) 
  g18856__6131/Y          -       B0->Y R     AOI21X1        1  4.1   225   218    8145    (-,-) 
  g18726__1666/Y          -       B->Y  R     AND2X1         1  4.3   105   274    8419    (-,-) 
  g18624__1617/Y          -       A->Y  F     NAND2X1        1  4.1   256   218    8637    (-,-) 
  g18552__2398/Y          -       C->Y  F     OR4X1          1  4.1   137   398    9035    (-,-) 
  g18530__2802/Y          -       D->Y  F     OR4X1          1  4.1   137   306    9340    (-,-) 
  g18490__1617/Y          -       A->Y  F     OR2X1          1  4.3   123   215    9555    (-,-) 
  ram_0_g89__7410/Y       -       A->Y  F     TBUFX2         5 21.4   273   280    9835    (-,-) 
  g18421/Y                -       A->Y  R     INVX1          5 12.4   306   306   10141    (-,-) 
  g18364__1705/Y          -       B->Y  R     AND2X1         2  6.1   142   335   10476    (-,-) 
  g18281__4319/Y          -       B->Y  R     MX2X1          2  6.3   152   288   10764    (-,-) 
  g18114__8428/Y          -       D->Y  R     AND4X1         4 10.3   253   452   11216    (-,-) 
  g17812__6161/Y          -       A1->Y R     AO22X1         1  4.2   109   344   11560    (-,-) 
  ram_0_char_num_reg[2]/D -       -     R     DFFHQX1        1    -     -     0   11560    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 5: MET (39895 ps) Setup Check with Pin ram_0_char_num_reg[1]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-    -205                  
       Uncertainty:-    1250                  
     Required Time:=   51455                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    6473                  
             Slack:=   39895                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                -       S0->Y F     MX2X1          7 17.1   443   672    6276    (-,-) 
  g19137/Y                -       A->Y  R     INVX1          8 18.6   459   476    6752    (-,-) 
  g19127/Y                -       B->Y  R     OR2X2          6 15.8   183   403    7155    (-,-) 
  g19101/Y                -       A->Y  R     OR2X1          4 10.3   225   271    7426    (-,-) 
  g19035/Y                -       B->Y  R     OR2X1          4 11.1   241   288    7714    (-,-) 
  g19015/Y                -       B->Y  F     NOR2BX1        1  4.2   159   214    7927    (-,-) 
  g18856__6131/Y          -       B0->Y R     AOI21X1        1  4.1   225   218    8145    (-,-) 
  g18726__1666/Y          -       B->Y  R     AND2X1         1  4.3   105   274    8419    (-,-) 
  g18624__1617/Y          -       A->Y  F     NAND2X1        1  4.1   256   218    8637    (-,-) 
  g18552__2398/Y          -       C->Y  F     OR4X1          1  4.1   137   398    9035    (-,-) 
  g18530__2802/Y          -       D->Y  F     OR4X1          1  4.1   137   306    9340    (-,-) 
  g18490__1617/Y          -       A->Y  F     OR2X1          1  4.3   123   215    9555    (-,-) 
  ram_0_g89__7410/Y       -       A->Y  F     TBUFX2         5 21.4   273   280    9835    (-,-) 
  g18421/Y                -       A->Y  R     INVX1          5 12.4   306   306   10141    (-,-) 
  g18364__1705/Y          -       B->Y  R     AND2X1         2  6.1   142   335   10476    (-,-) 
  g18281__4319/Y          -       B->Y  R     MX2X1          2  6.3   152   288   10764    (-,-) 
  g18114__8428/Y          -       D->Y  R     AND4X1         4 10.3   253   452   11216    (-,-) 
  g17813__9315/Y          -       A1->Y R     AO22X1         1  4.2   109   344   11560    (-,-) 
  ram_0_char_num_reg[1]/D -       -     R     DFFHQX1        1    -     -     0   11560    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 6: MET (39895 ps) Setup Check with Pin ram_0_char_num_reg[0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-    -205                  
       Uncertainty:-    1250                  
     Required Time:=   51455                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    6473                  
             Slack:=   39895                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                -       S0->Y F     MX2X1          7 17.1   443   672    6276    (-,-) 
  g19137/Y                -       A->Y  R     INVX1          8 18.6   459   476    6752    (-,-) 
  g19127/Y                -       B->Y  R     OR2X2          6 15.8   183   403    7155    (-,-) 
  g19101/Y                -       A->Y  R     OR2X1          4 10.3   225   271    7426    (-,-) 
  g19035/Y                -       B->Y  R     OR2X1          4 11.1   241   288    7714    (-,-) 
  g19015/Y                -       B->Y  F     NOR2BX1        1  4.2   159   214    7927    (-,-) 
  g18856__6131/Y          -       B0->Y R     AOI21X1        1  4.1   225   218    8145    (-,-) 
  g18726__1666/Y          -       B->Y  R     AND2X1         1  4.3   105   274    8419    (-,-) 
  g18624__1617/Y          -       A->Y  F     NAND2X1        1  4.1   256   218    8637    (-,-) 
  g18552__2398/Y          -       C->Y  F     OR4X1          1  4.1   137   398    9035    (-,-) 
  g18530__2802/Y          -       D->Y  F     OR4X1          1  4.1   137   306    9340    (-,-) 
  g18490__1617/Y          -       A->Y  F     OR2X1          1  4.3   123   215    9555    (-,-) 
  ram_0_g89__7410/Y       -       A->Y  F     TBUFX2         5 21.4   273   280    9835    (-,-) 
  g18421/Y                -       A->Y  R     INVX1          5 12.4   306   306   10141    (-,-) 
  g18364__1705/Y          -       B->Y  R     AND2X1         2  6.1   142   335   10476    (-,-) 
  g18281__4319/Y          -       B->Y  R     MX2X1          2  6.3   152   288   10764    (-,-) 
  g18114__8428/Y          -       D->Y  R     AND4X1         4 10.3   253   452   11216    (-,-) 
  g17811__4733/Y          -       A1->Y R     AO22X1         1  4.2   109   344   11560    (-,-) 
  ram_0_char_num_reg[0]/D -       -     R     DFFHQX1        1    -     -     0   11560    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 7: MET (40127 ps) Setup Check with Pin ram_0_src_ram_sel_reg/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_src_ram_sel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-    -121                  
       Uncertainty:-    1250                  
     Required Time:=   51371                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    6157                  
             Slack:=   40127                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                -       S0->Y F     MX2X1          7 17.1   443   672    6276    (-,-) 
  g19137/Y                -       A->Y  R     INVX1          8 18.6   459   476    6752    (-,-) 
  g19127/Y                -       B->Y  R     OR2X2          6 15.8   183   403    7155    (-,-) 
  g19101/Y                -       A->Y  R     OR2X1          4 10.3   225   271    7426    (-,-) 
  g19035/Y                -       B->Y  R     OR2X1          4 11.1   241   288    7714    (-,-) 
  g19015/Y                -       B->Y  F     NOR2BX1        1  4.2   159   214    7927    (-,-) 
  g18856__6131/Y          -       B0->Y R     AOI21X1        1  4.1   225   218    8145    (-,-) 
  g18726__1666/Y          -       B->Y  R     AND2X1         1  4.3   105   274    8419    (-,-) 
  g18624__1617/Y          -       A->Y  F     NAND2X1        1  4.1   256   218    8637    (-,-) 
  g18552__2398/Y          -       C->Y  F     OR4X1          1  4.1   137   398    9035    (-,-) 
  g18530__2802/Y          -       D->Y  F     OR4X1          1  4.1   137   306    9340    (-,-) 
  g18490__1617/Y          -       A->Y  F     OR2X1          1  4.3   123   215    9555    (-,-) 
  ram_0_g89__7410/Y       -       A->Y  F     TBUFX2         5 21.4   273   280    9835    (-,-) 
  g18421/Y                -       A->Y  R     INVX1          5 12.4   306   306   10141    (-,-) 
  g18364__1705/Y          -       B->Y  R     AND2X1         2  6.1   142   335   10476    (-,-) 
  g18281__4319/Y          -       B->Y  R     MX2X1          2  6.3   152   288   10764    (-,-) 
  g18269/Y                -       A->Y  F     INVX1          2  6.2   189   185   10949    (-,-) 
  g17797__8428/Y          -       C->Y  R     NOR3X1         1  4.2   357   295   11244    (-,-) 
  ram_0_src_ram_sel_reg/D -       -     R     DFFHQX1        1    -     -     0   11244    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 8: MET (40143 ps) Setup Check with Pin ram_0_ram_sel_reg/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram_sel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-    -146                  
       Uncertainty:-    1250                  
     Required Time:=   51396                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    6165                  
             Slack:=   40143                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  poc_pad             -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y            (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y            -       S0->Y F     MX2X1          7 17.1   443   672    6276    (-,-) 
  g19137/Y            -       A->Y  R     INVX1          8 18.6   459   476    6752    (-,-) 
  g19127/Y            -       B->Y  R     OR2X2          6 15.8   183   403    7155    (-,-) 
  g19101/Y            -       A->Y  R     OR2X1          4 10.3   225   271    7426    (-,-) 
  g19035/Y            -       B->Y  R     OR2X1          4 11.1   241   288    7714    (-,-) 
  g19015/Y            -       B->Y  F     NOR2BX1        1  4.2   159   214    7927    (-,-) 
  g18856__6131/Y      -       B0->Y R     AOI21X1        1  4.1   225   218    8145    (-,-) 
  g18726__1666/Y      -       B->Y  R     AND2X1         1  4.3   105   274    8419    (-,-) 
  g18624__1617/Y      -       A->Y  F     NAND2X1        1  4.1   256   218    8637    (-,-) 
  g18552__2398/Y      -       C->Y  F     OR4X1          1  4.1   137   398    9035    (-,-) 
  g18530__2802/Y      -       D->Y  F     OR4X1          1  4.1   137   306    9340    (-,-) 
  g18490__1617/Y      -       A->Y  F     OR2X1          1  4.3   123   215    9555    (-,-) 
  ram_0_g89__7410/Y   -       A->Y  F     TBUFX2         5 21.4   273   280    9835    (-,-) 
  g18421/Y            -       A->Y  R     INVX1          5 12.4   306   306   10141    (-,-) 
  g18364__1705/Y      -       B->Y  R     AND2X1         2  6.1   142   335   10476    (-,-) 
  g17894__5107/Y      -       B->Y  F     MXI2XL         1  4.2   500   382   10858    (-,-) 
  g17774__5122/Y      -       B->Y  R     NOR2X1         1  4.1   255   394   11252    (-,-) 
  ram_0_ram_sel_reg/D -       -     R     DFFX1          1    -     -     0   11252    (-,-) 
#--------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 9: MET (40338 ps) Setup Check with Pin i4004_alu_board_tmp_reg[0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-    -180                  
       Uncertainty:-    1250                  
     Required Time:=   51430                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    6005                  
             Slack:=   40338                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  poc_pad                      -       -      R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                     (a)     A->Y   F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                     -       S0->Y  R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                     -       A->Y   F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                     -       B->Y   F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                     -       B->Y   R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                     -       B->Y   F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18938/Y                     -       B->Y   R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18878/Y                     -       B0->Y  F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18751__9945/Y               -       A->Y   F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18634__4733/Y               -       B->Y   R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18532__5122/Y               -       B->Y   R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18488__6783/Y               -       A->Y   R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g91__2346/Y            -       A->Y   R     TBUFX2         7 25.8   281   315    9658    (-,-) 
  g18309__6417/Y               -       A1N->Y R     OAI2BB1X1      1  4.3   139   288    9946    (-,-) 
  i4004_tio_board_g55__6161/Y  -       A->Y   R     TBUFX2         6 26.2   287   336   10282    (-,-) 
  g17892__5477/Y               -       B->Y   F     MXI2XL         1  4.2   494   469   10751    (-,-) 
  g17772__2802/Y               -       B->Y   R     NAND2X1        1  4.2   181   341   11093    (-,-) 
  i4004_alu_board_tmp_reg[0]/D -       -      R     DFFHQX1        1    -     -     0   11093    (-,-) 
#------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 10: MET (40338 ps) Setup Check with Pin i4004_alu_board_tmp_reg[1]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-    -180                  
       Uncertainty:-    1250                  
     Required Time:=   51430                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    6004                  
             Slack:=   40338                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  poc_pad                      -       -      R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                     (a)     A->Y   F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                     -       S0->Y  R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                     -       A->Y   F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                     -       B->Y   F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                     -       B->Y   R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                     -       B->Y   F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18928/Y                     -       B->Y   R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18894/Y                     -       B0->Y  F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18744__6131/Y               -       A->Y   F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18626__1705/Y               -       B->Y   R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18533__8246/Y               -       B->Y   R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18489__3680/Y               -       A->Y   R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g90__7482/Y            -       A->Y   R     TBUFX2         6 23.5   258   302    9645    (-,-) 
  g18308__7410/Y               -       A1N->Y R     OAI2BB1X1      1  4.3   139   277    9922    (-,-) 
  i4004_tio_board_g3__7098/Y   -       A->Y   R     TBUFX2         7 28.2   307   348   10270    (-,-) 
  g17893__2398/Y               -       B->Y   F     MXI2XL         1  4.2   494   481   10750    (-,-) 
  g17773__1705/Y               -       B->Y   R     NAND2X1        1  4.2   181   341   11092    (-,-) 
  i4004_alu_board_tmp_reg[1]/D -       -      R     DFFHQX1        1    -     -     0   11092    (-,-) 
#------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 11: MET (40358 ps) Setup Check with Pin i4004_alu_board_tmp_reg[2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-    -180                  
       Uncertainty:-    1250                  
     Required Time:=   51430                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5985                  
             Slack:=   40358                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  poc_pad                      -       -      R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                     (a)     A->Y   F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                     -       S0->Y  R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                     -       A->Y   F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                     -       B->Y   F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                     -       B->Y   R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                     -       B->Y   F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18981/Y                     -       B->Y   R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18806__9315/Y               -       B0->Y  F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18755__7410/Y               -       A->Y   F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18613__7410/Y               -       B->Y   R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18530__2802/Y               -       B->Y   R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18490__1617/Y               -       A->Y   R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g89__7410/Y            -       A->Y   R     TBUFX2         5 21.6   238   291    9634    (-,-) 
  g18311__2398/Y               -       A1N->Y R     OAI2BB1X1      1  4.3   139   268    9902    (-,-) 
  i4004_tio_board_g54__6131/Y  -       A->Y   R     TBUFX2         7 28.2   307   348   10250    (-,-) 
  g17890__7410/Y               -       B->Y   F     MXI2XL         1  4.2   494   481   10731    (-,-) 
  g17770__3680/Y               -       B->Y   R     NAND2X1        1  4.2   181   341   11072    (-,-) 
  i4004_alu_board_tmp_reg[2]/D -       -      R     DFFHQX1        1    -     -     0   11072    (-,-) 
#------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 12: MET (40360 ps) Setup Check with Pin i4004_alu_board_tmp_reg[3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-    -180                  
       Uncertainty:-    1250                  
     Required Time:=   51430                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5982                  
             Slack:=   40360                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  poc_pad                      -       -      R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                     (a)     A->Y   F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                     -       S0->Y  R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                     -       A->Y   F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                     -       B->Y   F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                     -       B->Y   R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                     -       B->Y   F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18934/Y                     -       B->Y   R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18770__8246/Y               -       B0->Y  F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18723__9945/Y               -       A->Y   F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18623__3680/Y               -       B->Y   R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18526__5526/Y               -       B->Y   R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18487__5526/Y               -       A->Y   R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g88__6417/Y            -       A->Y   R     TBUFX2         5 21.4   236   290    9633    (-,-) 
  g18304__9945/Y               -       A1N->Y R     OAI2BB1X1      1  4.3   139   267    9900    (-,-) 
  i4004_tio_board_g53__4733/Y  -       A->Y   R     TBUFX2         7 28.2   307   348   10248    (-,-) 
  g17891__6417/Y               -       B->Y   F     MXI2XL         1  4.2   494   481   10728    (-,-) 
  g17771__1617/Y               -       B->Y   R     NAND2X1        1  4.2   181   341   11070    (-,-) 
  i4004_alu_board_tmp_reg[3]/D -       -      R     DFFHQX1        1    -     -     0   11070    (-,-) 
#------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 13: MET (40414 ps) Setup Check with Pin rom_0_n0161_reg/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_n0161_reg/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-    -138                  
       Uncertainty:-    1250                  
     Required Time:=   51388                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5886                  
             Slack:=   40414                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  poc_pad            -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y           (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y           -       S0->Y F     MX2X1          7 17.1   443   672    6276    (-,-) 
  g19137/Y           -       A->Y  R     INVX1          8 18.6   459   476    6752    (-,-) 
  g19127/Y           -       B->Y  R     OR2X2          6 15.8   183   403    7155    (-,-) 
  g19101/Y           -       A->Y  R     OR2X1          4 10.3   225   271    7426    (-,-) 
  g19035/Y           -       B->Y  R     OR2X1          4 11.1   241   288    7714    (-,-) 
  g18975/Y           -       B->Y  F     NOR2BX1        1  4.2   159   214    7927    (-,-) 
  g18913/Y           -       B0->Y R     AOI21X1        1  4.1   225   218    8145    (-,-) 
  g18763__5526/Y     -       B->Y  R     AND2X1         1  4.3   105   274    8419    (-,-) 
  g18609__9945/Y     -       A->Y  F     NAND2X1        1  4.1   256   218    8637    (-,-) 
  g18550__6417/Y     -       C->Y  F     OR4X1          1  4.1   137   398    9035    (-,-) 
  g18532__5122/Y     -       D->Y  F     OR4X1          1  4.1   137   306    9340    (-,-) 
  g18488__6783/Y     -       A->Y  F     OR2X1          1  4.3   123   215    9555    (-,-) 
  ram_0_g91__2346/Y  -       A->Y  F     TBUFX2         7 25.6   325   309    9864    (-,-) 
  g18422/Y           -       A->Y  R     INVX1          4 10.3   272   312   10176    (-,-) 
  g18277__5477/Y     -       B->Y  R     AND4X1         2  6.1   165   512   10687    (-,-) 
  g18059__5526/Y     -       A1->Y R     OA22X1         1  4.1   105   286   10973    (-,-) 
  rom_0_n0161_reg/SI -       -     R     SDFFQX1        1    -     -     0   10973    (-,-) 
#-------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 14: MET (40432 ps) Setup Check with Pin rom_1_n0161_reg/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_n0161_reg/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-    -138                  
       Uncertainty:-    1250                  
     Required Time:=   51388                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5868                  
             Slack:=   40432                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  poc_pad            -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y           (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y           -       S0->Y F     MX2X1          7 17.1   443   672    6276    (-,-) 
  g19137/Y           -       A->Y  R     INVX1          8 18.6   459   476    6752    (-,-) 
  g19127/Y           -       B->Y  R     OR2X2          6 15.8   183   403    7155    (-,-) 
  g19101/Y           -       A->Y  R     OR2X1          4 10.3   225   271    7426    (-,-) 
  g19035/Y           -       B->Y  R     OR2X1          4 11.1   241   288    7714    (-,-) 
  g19015/Y           -       B->Y  F     NOR2BX1        1  4.2   159   214    7927    (-,-) 
  g18856__6131/Y     -       B0->Y R     AOI21X1        1  4.1   225   218    8145    (-,-) 
  g18726__1666/Y     -       B->Y  R     AND2X1         1  4.3   105   274    8419    (-,-) 
  g18624__1617/Y     -       A->Y  F     NAND2X1        1  4.1   256   218    8637    (-,-) 
  g18552__2398/Y     -       C->Y  F     OR4X1          1  4.1   137   398    9035    (-,-) 
  g18530__2802/Y     -       D->Y  F     OR4X1          1  4.1   137   306    9340    (-,-) 
  g18490__1617/Y     -       A->Y  F     OR2X1          1  4.3   123   215    9555    (-,-) 
  ram_0_g89__7410/Y  -       A->Y  F     TBUFX2         5 21.4   273   280    9835    (-,-) 
  g18421/Y           -       A->Y  R     INVX1          5 12.4   306   306   10141    (-,-) 
  g18278__2398/Y     -       B->Y  R     AND4X1         2  6.1   165   528   10669    (-,-) 
  g18058__8428/Y     -       A1->Y R     OA22X1         1  4.1   105   286   10955    (-,-) 
  rom_1_n0161_reg/SI -       -     R     SDFFQX1        1    -     -     0   10955    (-,-) 
#-------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 15: MET (40543 ps) Setup Check with Pin i4004_sp_board_din_n_reg[1]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-    -113                  
       Uncertainty:-    1250                  
     Required Time:=   51363                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5733                  
             Slack:=   40543                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  poc_pad                       -       -      R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                      (a)     A->Y   F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                      -       S0->Y  F     MX2X1          7 17.1   443   672    6276    (-,-) 
  g19137/Y                      -       A->Y   R     INVX1          8 18.6   459   476    6752    (-,-) 
  g19127/Y                      -       B->Y   R     OR2X2          6 15.8   183   403    7155    (-,-) 
  g19101/Y                      -       A->Y   R     OR2X1          4 10.3   225   271    7426    (-,-) 
  g19035/Y                      -       B->Y   R     OR2X1          4 11.1   241   288    7714    (-,-) 
  g19003/Y                      -       B->Y   F     NOR2BX1        1  4.2   159   214    7927    (-,-) 
  g18805__6161/Y                -       B0->Y  R     AOI21X1        1  4.1   225   218    8145    (-,-) 
  g18713__8246/Y                -       B->Y   R     AND2X1         1  4.3   105   274    8419    (-,-) 
  g18615__5477/Y                -       A->Y   F     NAND2X1        1  4.1   256   218    8637    (-,-) 
  g18548__1666/Y                -       C->Y   F     OR4X1          1  4.1   137   398    9035    (-,-) 
  g18533__8246/Y                -       D->Y   F     OR4X1          1  4.1   137   306    9340    (-,-) 
  g18489__3680/Y                -       A->Y   F     OR2X1          1  4.3   123   215    9555    (-,-) 
  ram_0_g90__7482/Y             -       A->Y   F     TBUFX2         6 23.4   298   294    9849    (-,-) 
  g18308__7410/Y                -       A1N->Y F     OAI2BB1X1      1  4.3   271   323   10172    (-,-) 
  i4004_tio_board_g3__7098/Y    -       A->Y   F     TBUFX2         7 28.1   357   390   10562    (-,-) 
  g18186/Y                      -       A->Y   R     INVX1          1  4.1   151   258   10820    (-,-) 
  i4004_sp_board_din_n_reg[1]/D -       -      R     SDFFQX1        1    -     -     0   10820    (-,-) 
#-------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 16: MET (40546 ps) Setup Check with Pin i4004_sp_board_din_n_reg[0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-    -115                  
       Uncertainty:-    1250                  
     Required Time:=   51365                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5732                  
             Slack:=   40546                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  poc_pad                       -       -      R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                      (a)     A->Y   F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                      -       S0->Y  F     MX2X1          7 17.1   443   672    6276    (-,-) 
  g19137/Y                      -       A->Y   R     INVX1          8 18.6   459   476    6752    (-,-) 
  g19127/Y                      -       B->Y   R     OR2X2          6 15.8   183   403    7155    (-,-) 
  g19101/Y                      -       A->Y   R     OR2X1          4 10.3   225   271    7426    (-,-) 
  g19035/Y                      -       B->Y   R     OR2X1          4 11.1   241   288    7714    (-,-) 
  g18975/Y                      -       B->Y   F     NOR2BX1        1  4.2   159   214    7927    (-,-) 
  g18913/Y                      -       B0->Y  R     AOI21X1        1  4.1   225   218    8145    (-,-) 
  g18763__5526/Y                -       B->Y   R     AND2X1         1  4.3   105   274    8419    (-,-) 
  g18609__9945/Y                -       A->Y   F     NAND2X1        1  4.1   256   218    8637    (-,-) 
  g18550__6417/Y                -       C->Y   F     OR4X1          1  4.1   137   398    9035    (-,-) 
  g18532__5122/Y                -       D->Y   F     OR4X1          1  4.1   137   306    9340    (-,-) 
  g18488__6783/Y                -       A->Y   F     OR2X1          1  4.3   123   215    9555    (-,-) 
  ram_0_g91__2346/Y             -       A->Y   F     TBUFX2         7 25.6   325   309    9864    (-,-) 
  g18309__6417/Y                -       A1N->Y F     OAI2BB1X1      1  4.3   271   335   10199    (-,-) 
  i4004_tio_board_g55__6161/Y   -       A->Y   F     TBUFX2         6 26.1   332   376   10575    (-,-) 
  g18184/Y                      -       A->Y   R     INVX1          1  4.1   147   244   10819    (-,-) 
  i4004_sp_board_din_n_reg[0]/D -       -      R     SDFFQX1        1    -     -     0   10819    (-,-) 
#-------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 17: MET (40560 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[12][0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[12][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5664                  
             Slack:=   40560                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.8   281   315    9658    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.3   312   318    9976    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 17.6   452   455   10431    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 35.2   251   321   10752    (-,-) 
  ram_0_ram0_ram_array_reg[12][0]/D -       -     R     SDFFQX1       16    -     -     0   10752    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 18: MET (40560 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[12][0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[12][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5664                  
             Slack:=   40560                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.8   281   315    9658    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.3   312   318    9976    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 17.6   452   455   10431    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 35.2   251   321   10752    (-,-) 
  ram_0_ram2_ram_array_reg[12][0]/D -       -     R     SDFFQX1       16    -     -     0   10752    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 19: MET (40560 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[19][0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[19][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5664                  
             Slack:=   40560                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.8   281   315    9658    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.3   312   318    9976    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 17.6   452   455   10431    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 35.2   251   321   10752    (-,-) 
  ram_0_ram3_ram_array_reg[19][0]/D -       -     R     SDFFQX1       16    -     -     0   10752    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 20: MET (40560 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[17][0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[17][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5664                  
             Slack:=   40560                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.8   281   315    9658    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.3   312   318    9976    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 17.6   452   455   10431    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 35.2   251   321   10752    (-,-) 
  ram_0_ram3_ram_array_reg[17][0]/D -       -     R     SDFFQX1       16    -     -     0   10752    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 21: MET (40560 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[10][0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[10][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5664                  
             Slack:=   40560                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.8   281   315    9658    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.3   312   318    9976    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 17.6   452   455   10431    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 35.2   251   321   10752    (-,-) 
  ram_0_ram2_ram_array_reg[10][0]/D -       -     R     SDFFQX1       16    -     -     0   10752    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 22: MET (40560 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[16][0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[16][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5664                  
             Slack:=   40560                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.8   281   315    9658    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.3   312   318    9976    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 17.6   452   455   10431    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 35.2   251   321   10752    (-,-) 
  ram_0_ram3_ram_array_reg[16][0]/D -       -     R     SDFFQX1       16    -     -     0   10752    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 23: MET (40560 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[12][0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[12][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5664                  
             Slack:=   40560                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.8   281   315    9658    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.3   312   318    9976    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 17.6   452   455   10431    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 35.2   251   321   10752    (-,-) 
  ram_0_ram3_ram_array_reg[12][0]/D -       -     R     SDFFQX1       16    -     -     0   10752    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 24: MET (40560 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[14][0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[14][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5664                  
             Slack:=   40560                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.8   281   315    9658    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.3   312   318    9976    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 17.6   452   455   10431    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 35.2   251   321   10752    (-,-) 
  ram_0_ram3_ram_array_reg[14][0]/D -       -     R     SDFFQX1       16    -     -     0   10752    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 25: MET (40560 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[10][0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[10][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5664                  
             Slack:=   40560                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.8   281   315    9658    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.3   312   318    9976    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 17.6   452   455   10431    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 35.2   251   321   10752    (-,-) 
  ram_0_ram3_ram_array_reg[10][0]/D -       -     R     SDFFQX1       16    -     -     0   10752    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 26: MET (40560 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[12][0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[12][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5664                  
             Slack:=   40560                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.8   281   315    9658    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.3   312   318    9976    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 17.6   452   455   10431    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 35.2   251   321   10752    (-,-) 
  ram_0_ram1_ram_array_reg[12][0]/D -       -     R     SDFFQX1       16    -     -     0   10752    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 27: MET (40560 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[15][0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[15][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5664                  
             Slack:=   40560                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.8   281   315    9658    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.3   312   318    9976    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 17.6   452   455   10431    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 35.2   251   321   10752    (-,-) 
  ram_0_ram3_ram_array_reg[15][0]/D -       -     R     SDFFQX1       16    -     -     0   10752    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 28: MET (40560 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[0][0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[0][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5664                  
             Slack:=   40560                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                         -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                         -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                         -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                         -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18938/Y                         -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18878/Y                         -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18751__9945/Y                   -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18634__4733/Y                   -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18532__5122/Y                   -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18488__6783/Y                   -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g91__2346/Y                -       A->Y  R     TBUFX2         7 25.8   281   315    9658    (-,-) 
  g18422/Y                         -       A->Y  F     INVX1          4 10.3   312   318    9976    (-,-) 
  g18019__1666/Y                   -       B->Y  F     OR2X1          3 17.6   452   455   10431    (-,-) 
  g17908/Y                         -       A->Y  R     CLKINVX4      16 35.2   251   321   10752    (-,-) 
  ram_0_ram3_ram_array_reg[0][0]/D -       -     R     SDFFQX1       16    -     -     0   10752    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 29: MET (40560 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[2][0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[2][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5664                  
             Slack:=   40560                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                         -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                         -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                         -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                         -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18938/Y                         -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18878/Y                         -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18751__9945/Y                   -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18634__4733/Y                   -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18532__5122/Y                   -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18488__6783/Y                   -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g91__2346/Y                -       A->Y  R     TBUFX2         7 25.8   281   315    9658    (-,-) 
  g18422/Y                         -       A->Y  F     INVX1          4 10.3   312   318    9976    (-,-) 
  g18019__1666/Y                   -       B->Y  F     OR2X1          3 17.6   452   455   10431    (-,-) 
  g17908/Y                         -       A->Y  R     CLKINVX4      16 35.2   251   321   10752    (-,-) 
  ram_0_ram3_ram_array_reg[2][0]/D -       -     R     SDFFQX1       16    -     -     0   10752    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 30: MET (40560 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[0][0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[0][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5664                  
             Slack:=   40560                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                         -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                         -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                         -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                         -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18938/Y                         -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18878/Y                         -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18751__9945/Y                   -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18634__4733/Y                   -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18532__5122/Y                   -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18488__6783/Y                   -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g91__2346/Y                -       A->Y  R     TBUFX2         7 25.8   281   315    9658    (-,-) 
  g18422/Y                         -       A->Y  F     INVX1          4 10.3   312   318    9976    (-,-) 
  g18019__1666/Y                   -       B->Y  F     OR2X1          3 17.6   452   455   10431    (-,-) 
  g17908/Y                         -       A->Y  R     CLKINVX4      16 35.2   251   321   10752    (-,-) 
  ram_0_ram1_ram_array_reg[0][0]/D -       -     R     SDFFQX1       16    -     -     0   10752    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 31: MET (40560 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[18][0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[18][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5664                  
             Slack:=   40560                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.8   281   315    9658    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.3   312   318    9976    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 17.6   452   455   10431    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 35.2   251   321   10752    (-,-) 
  ram_0_ram2_ram_array_reg[18][0]/D -       -     R     SDFFQX1       16    -     -     0   10752    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 32: MET (40560 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[18][0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[18][0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5664                  
             Slack:=   40560                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18938/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18878/Y                          -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18751__9945/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18634__4733/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18532__5122/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18488__6783/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g91__2346/Y                 -       A->Y  R     TBUFX2         7 25.8   281   315    9658    (-,-) 
  g18422/Y                          -       A->Y  F     INVX1          4 10.3   312   318    9976    (-,-) 
  g18019__1666/Y                    -       B->Y  F     OR2X1          3 17.6   452   455   10431    (-,-) 
  g17908/Y                          -       A->Y  R     CLKINVX4      16 35.2   251   321   10752    (-,-) 
  ram_0_ram0_ram_array_reg[18][0]/D -       -     R     SDFFQX1       16    -     -     0   10752    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 33: MET (40563 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[12][2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[12][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5662                  
             Slack:=   40563                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.6   238   291    9634    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.4   356   320    9954    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 17.6   453   474   10429    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 35.2   252   321   10750    (-,-) 
  ram_0_ram0_ram_array_reg[12][2]/D -       -     R     SDFFQX1       16    -     -     0   10750    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 34: MET (40563 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[12][2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[12][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5662                  
             Slack:=   40563                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.6   238   291    9634    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.4   356   320    9954    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 17.6   453   474   10429    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 35.2   252   321   10750    (-,-) 
  ram_0_ram2_ram_array_reg[12][2]/D -       -     R     SDFFQX1       16    -     -     0   10750    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 35: MET (40563 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[19][2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[19][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5662                  
             Slack:=   40563                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.6   238   291    9634    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.4   356   320    9954    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 17.6   453   474   10429    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 35.2   252   321   10750    (-,-) 
  ram_0_ram3_ram_array_reg[19][2]/D -       -     R     SDFFQX1       16    -     -     0   10750    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 36: MET (40563 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[17][2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[17][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5662                  
             Slack:=   40563                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.6   238   291    9634    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.4   356   320    9954    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 17.6   453   474   10429    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 35.2   252   321   10750    (-,-) 
  ram_0_ram3_ram_array_reg[17][2]/D -       -     R     SDFFQX1       16    -     -     0   10750    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 37: MET (40563 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[8][2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[8][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5662                  
             Slack:=   40563                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                         -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                         -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                         -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                         -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18981/Y                         -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18806__9315/Y                   -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18755__7410/Y                   -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18613__7410/Y                   -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18530__2802/Y                   -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18490__1617/Y                   -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g89__7410/Y                -       A->Y  R     TBUFX2         5 21.6   238   291    9634    (-,-) 
  g18421/Y                         -       A->Y  F     INVX1          5 12.4   356   320    9954    (-,-) 
  g18017__2883/Y                   -       B->Y  F     OR2X1          3 17.6   453   474   10429    (-,-) 
  g17902/Y                         -       A->Y  R     CLKINVX4      16 35.2   252   321   10750    (-,-) 
  ram_0_ram0_ram_array_reg[8][2]/D -       -     R     SDFFQX1       16    -     -     0   10750    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 38: MET (40563 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[18][2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[18][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5662                  
             Slack:=   40563                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.6   238   291    9634    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.4   356   320    9954    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 17.6   453   474   10429    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 35.2   252   321   10750    (-,-) 
  ram_0_ram3_ram_array_reg[18][2]/D -       -     R     SDFFQX1       16    -     -     0   10750    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 39: MET (40563 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[16][2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[16][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5662                  
             Slack:=   40563                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.6   238   291    9634    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.4   356   320    9954    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 17.6   453   474   10429    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 35.2   252   321   10750    (-,-) 
  ram_0_ram3_ram_array_reg[16][2]/D -       -     R     SDFFQX1       16    -     -     0   10750    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 40: MET (40563 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[14][2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[14][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5662                  
             Slack:=   40563                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.6   238   291    9634    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.4   356   320    9954    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 17.6   453   474   10429    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 35.2   252   321   10750    (-,-) 
  ram_0_ram1_ram_array_reg[14][2]/D -       -     R     SDFFQX1       16    -     -     0   10750    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 41: MET (40563 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[10][2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[10][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5662                  
             Slack:=   40563                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.6   238   291    9634    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.4   356   320    9954    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 17.6   453   474   10429    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 35.2   252   321   10750    (-,-) 
  ram_0_ram1_ram_array_reg[10][2]/D -       -     R     SDFFQX1       16    -     -     0   10750    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 42: MET (40563 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[10][2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[10][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5662                  
             Slack:=   40563                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.6   238   291    9634    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.4   356   320    9954    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 17.6   453   474   10429    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 35.2   252   321   10750    (-,-) 
  ram_0_ram3_ram_array_reg[10][2]/D -       -     R     SDFFQX1       16    -     -     0   10750    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 43: MET (40563 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[9][2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[9][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5662                  
             Slack:=   40563                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                         -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                         -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                         -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                         -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18981/Y                         -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18806__9315/Y                   -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18755__7410/Y                   -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18613__7410/Y                   -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18530__2802/Y                   -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18490__1617/Y                   -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g89__7410/Y                -       A->Y  R     TBUFX2         5 21.6   238   291    9634    (-,-) 
  g18421/Y                         -       A->Y  F     INVX1          5 12.4   356   320    9954    (-,-) 
  g18017__2883/Y                   -       B->Y  F     OR2X1          3 17.6   453   474   10429    (-,-) 
  g17902/Y                         -       A->Y  R     CLKINVX4      16 35.2   252   321   10750    (-,-) 
  ram_0_ram1_ram_array_reg[9][2]/D -       -     R     SDFFQX1       16    -     -     0   10750    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 44: MET (40563 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[15][2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[15][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5662                  
             Slack:=   40563                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.6   238   291    9634    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.4   356   320    9954    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 17.6   453   474   10429    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 35.2   252   321   10750    (-,-) 
  ram_0_ram3_ram_array_reg[15][2]/D -       -     R     SDFFQX1       16    -     -     0   10750    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 45: MET (40563 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[15][2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[15][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5662                  
             Slack:=   40563                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.6   238   291    9634    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.4   356   320    9954    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 17.6   453   474   10429    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 35.2   252   321   10750    (-,-) 
  ram_0_ram1_ram_array_reg[15][2]/D -       -     R     SDFFQX1       16    -     -     0   10750    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 46: MET (40563 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[0][2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[0][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5662                  
             Slack:=   40563                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                         -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                         -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                         -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                         -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18981/Y                         -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18806__9315/Y                   -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18755__7410/Y                   -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18613__7410/Y                   -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18530__2802/Y                   -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18490__1617/Y                   -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g89__7410/Y                -       A->Y  R     TBUFX2         5 21.6   238   291    9634    (-,-) 
  g18421/Y                         -       A->Y  F     INVX1          5 12.4   356   320    9954    (-,-) 
  g18017__2883/Y                   -       B->Y  F     OR2X1          3 17.6   453   474   10429    (-,-) 
  g17902/Y                         -       A->Y  R     CLKINVX4      16 35.2   252   321   10750    (-,-) 
  ram_0_ram3_ram_array_reg[0][2]/D -       -     R     SDFFQX1       16    -     -     0   10750    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 47: MET (40563 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[16][2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[16][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5662                  
             Slack:=   40563                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.6   238   291    9634    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.4   356   320    9954    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 17.6   453   474   10429    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 35.2   252   321   10750    (-,-) 
  ram_0_ram2_ram_array_reg[16][2]/D -       -     R     SDFFQX1       16    -     -     0   10750    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 48: MET (40563 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[16][2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[16][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-     -62                  
       Uncertainty:-    1250                  
     Required Time:=   51312                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5662                  
             Slack:=   40563                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                          -       S0->Y R     MX2X1          7 17.3   378   650    6255    (-,-) 
  g19137/Y                          -       A->Y  F     INVX1          8 18.6   532   488    6743    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 15.5   225   469    7212    (-,-) 
  g19418/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   418    7630    (-,-) 
  g19415/Y                          -       B->Y  F     NAND2BX2       4 10.7   380   458    8088    (-,-) 
  g18981/Y                          -       B->Y  R     NOR2BX1        1  4.3   252   335    8423    (-,-) 
  g18806__9315/Y                    -       B0->Y F     AOI21X1        1  4.1   273   219    8641    (-,-) 
  g18755__7410/Y                    -       A->Y  F     AND2X1         1  4.2   118   228    8870    (-,-) 
  g18613__7410/Y                    -       B->Y  R     NAND2X1        1  4.1   119   125    8995    (-,-) 
  g18530__2802/Y                    -       B->Y  R     OR4X1          1  4.1   101   188    9182    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.3   102   161    9343    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.6   238   291    9634    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          5 12.4   356   320    9954    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          3 17.6   453   474   10429    (-,-) 
  g17902/Y                          -       A->Y  R     CLKINVX4      16 35.2   252   321   10750    (-,-) 
  ram_0_ram0_ram_array_reg[16][2]/D -       -     R     SDFFQX1       16    -     -     0   10750    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 49: MET (40567 ps) Setup Check with Pin i4004_sp_board_din_n_reg[2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-    -113                  
       Uncertainty:-    1250                  
     Required Time:=   51363                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5708                  
             Slack:=   40567                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  poc_pad                       -       -      R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                      (a)     A->Y   F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                      -       S0->Y  F     MX2X1          7 17.1   443   672    6276    (-,-) 
  g19137/Y                      -       A->Y   R     INVX1          8 18.6   459   476    6752    (-,-) 
  g19127/Y                      -       B->Y   R     OR2X2          6 15.8   183   403    7155    (-,-) 
  g19101/Y                      -       A->Y   R     OR2X1          4 10.3   225   271    7426    (-,-) 
  g19035/Y                      -       B->Y   R     OR2X1          4 11.1   241   288    7714    (-,-) 
  g19015/Y                      -       B->Y   F     NOR2BX1        1  4.2   159   214    7927    (-,-) 
  g18856__6131/Y                -       B0->Y  R     AOI21X1        1  4.1   225   218    8145    (-,-) 
  g18726__1666/Y                -       B->Y   R     AND2X1         1  4.3   105   274    8419    (-,-) 
  g18624__1617/Y                -       A->Y   F     NAND2X1        1  4.1   256   218    8637    (-,-) 
  g18552__2398/Y                -       C->Y   F     OR4X1          1  4.1   137   398    9035    (-,-) 
  g18530__2802/Y                -       D->Y   F     OR4X1          1  4.1   137   306    9340    (-,-) 
  g18490__1617/Y                -       A->Y   F     OR2X1          1  4.3   123   215    9555    (-,-) 
  ram_0_g89__7410/Y             -       A->Y   F     TBUFX2         5 21.4   273   280    9835    (-,-) 
  g18311__2398/Y                -       A1N->Y F     OAI2BB1X1      1  4.3   271   312   10148    (-,-) 
  i4004_tio_board_g54__6131/Y   -       A->Y   F     TBUFX2         7 28.1   357   390   10538    (-,-) 
  g18187/Y                      -       A->Y   R     INVX1          1  4.1   151   258   10796    (-,-) 
  i4004_sp_board_din_n_reg[2]/D -       -      R     SDFFQX1        1    -     -     0   10796    (-,-) 
#-------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 50: MET (40569 ps) Setup Check with Pin i4004_sp_board_din_n_reg[3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           87     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2587     
                                              
             Setup:-    -113                  
       Uncertainty:-    1250                  
     Required Time:=   51363                  
      Launch Clock:-    2587                  
       Input Delay:-    2500                  
         Data Path:-    5707                  
             Slack:=   40569                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  poc_pad                       -       -      R     (arrival)      6 15.4   173     0    5087    (-,-) 
  g19214/Y                      (a)     A->Y   F     INVX1         14 29.9   774   517    5604    (-,-) 
  g19139/Y                      -       S0->Y  F     MX2X1          7 17.1   443   672    6276    (-,-) 
  g19137/Y                      -       A->Y   R     INVX1          8 18.6   459   476    6752    (-,-) 
  g19127/Y                      -       B->Y   R     OR2X2          6 15.8   183   403    7155    (-,-) 
  g19101/Y                      -       A->Y   R     OR2X1          4 10.3   225   271    7426    (-,-) 
  g19035/Y                      -       B->Y   R     OR2X1          4 11.1   241   288    7714    (-,-) 
  g19014/Y                      -       B->Y   F     NOR2BX1        1  4.2   159   214    7927    (-,-) 
  g18904/Y                      -       B0->Y  R     AOI21X1        1  4.1   225   218    8145    (-,-) 
  g18743__7098/Y                -       B->Y   R     AND2X1         1  4.3   105   274    8419    (-,-) 
  g18635__6161/Y                -       A->Y   F     NAND2X1        1  4.1   256   218    8637    (-,-) 
  g18549__7410/Y                -       C->Y   F     OR4X1          1  4.1   137   398    9035    (-,-) 
  g18526__5526/Y                -       D->Y   F     OR4X1          1  4.1   137   306    9340    (-,-) 
  g18487__5526/Y                -       A->Y   F     OR2X1          1  4.3   123   215    9555    (-,-) 
  ram_0_g88__6417/Y             -       A->Y   F     TBUFX2         5 21.3   271   280    9835    (-,-) 
  g18304__9945/Y                -       A1N->Y F     OAI2BB1X1      1  4.3   271   312   10146    (-,-) 
  i4004_tio_board_g53__4733/Y   -       A->Y   F     TBUFX2         7 28.1   357   390   10536    (-,-) 
  g18185/Y                      -       A->Y   R     INVX1          1  4.1   151   258   10794    (-,-) 
  i4004_sp_board_din_n_reg[3]/D -       -      R     SDFFQX1        1    -     -     0   10794    (-,-) 
#-------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.


