1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:1:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:3:19, endln:3:22
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_int_typespec: , line:6:14, endln:6:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_int_typespec: , line:18:14, endln:18:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_int_typespec: , line:24:14, endln:24:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_class_typespec: , line:34:21, endln:34:28
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_enum_typespec: (state), line:32:5, endln:32:74
        |vpiParent:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:32:20, endln:32:28
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:FINISHED
          |INT:0
          |vpiDecompile:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:32:30, endln:32:37
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:RUNNING
          |INT:1
          |vpiDecompile:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:32:39, endln:32:46
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:WAITING
          |INT:2
          |vpiDecompile:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:32:48, endln:32:57
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:SUSPENDED
          |INT:3
          |vpiDecompile:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:32:59, endln:32:65
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:KILLED
          |INT:4
          |vpiDecompile:4
          |vpiSize:64
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:57:18, endln:57:21
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:60:14, endln:60:17
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:63:14, endln:63:17
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_int_typespec: , line:66:14, endln:66:17
        |vpiSigned:1
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:66:26, endln:66:29
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_function: (work@top.test), line:4:1, endln:7:12
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
    |vpiName:test
    |vpiFullName:work@top.test
    |vpiVariables:
    \_logic_var: (work@top.test.data), line:5:15, endln:5:19
      |vpiParent:
      \_assign_stmt: , line:5:15, endln:5:24
      |vpiTypespec:
      \_logic_typespec: , line:5:3, endln:5:14
        |vpiRange:
        \_range: , line:5:9, endln:5:14
          |vpiParent:
          \_logic_typespec: , line:5:3, endln:5:14
          |vpiLeftRange:
          \_constant: , line:5:10, endln:5:11
            |vpiParent:
            \_range: , line:5:9, endln:5:14
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:5:12, endln:5:13
            |vpiParent:
            \_range: , line:5:9, endln:5:14
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:data
      |vpiFullName:work@top.test.data
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: (work@top.test), line:4:20, endln:4:31
      |vpiParent:
      \_function: (work@top.test), line:4:1, endln:7:12
      |vpiTypespec:
      \_logic_typespec: , line:4:20, endln:4:31
        |vpiRange:
        \_range: , line:4:26, endln:4:31
          |vpiParent:
          \_logic_typespec: , line:4:20, endln:4:31
          |vpiLeftRange:
          \_constant: , line:4:27, endln:4:28
            |vpiParent:
            \_range: , line:4:26, endln:4:31
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:4:29, endln:4:30
            |vpiParent:
            \_range: , line:4:26, endln:4:31
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiFullName:work@top.test
    |vpiIODecl:
    \_io_decl: (in), line:4:49, endln:4:51
      |vpiParent:
      \_function: (work@top.test), line:4:1, endln:7:12
      |vpiDirection:1
      |vpiName:in
      |vpiTypedef:
      \_logic_typespec: , line:4:37, endln:4:42
        |vpiRange:
        \_range: , line:4:43, endln:4:48
          |vpiParent:
          \_logic_typespec: , line:4:37, endln:4:42
          |vpiLeftRange:
          \_constant: , line:4:44, endln:4:45
            |vpiParent:
            \_range: , line:4:43, endln:4:48
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:4:46, endln:4:47
            |vpiParent:
            \_range: , line:4:43, endln:4:48
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiStmt:
    \_begin: (work@top.test), line:6:3, endln:6:15
      |vpiParent:
      \_function: (work@top.test), line:4:1, endln:7:12
      |vpiFullName:work@top.test
      |vpiVariables:
      \_logic_var: (work@top.test.data), line:5:15, endln:5:19
      |vpiStmt:
      \_assign_stmt: , line:5:15, endln:5:24
        |vpiParent:
        \_begin: (work@top.test), line:6:3, endln:6:15
        |vpiRhs:
        \_ref_obj: (work@top.test.in), line:5:22, endln:5:24
          |vpiParent:
          \_assign_stmt: , line:5:15, endln:5:24
          |vpiName:in
          |vpiFullName:work@top.test.in
          |vpiActual:
          \_io_decl: (in), line:4:49, endln:4:51
        |vpiLhs:
        \_logic_var: (work@top.test.data), line:5:15, endln:5:19
      |vpiStmt:
      \_return_stmt: , line:6:3, endln:6:9
        |vpiParent:
        \_begin: (work@top.test), line:6:3, endln:6:15
        |vpiCondition:
        \_ref_obj: (work@top.test.data), line:6:10, endln:6:14
          |vpiParent:
          \_return_stmt: , line:6:3, endln:6:9
          |vpiName:data
          |vpiFullName:work@top.test.data
          |vpiActual:
          \_logic_var: (work@top.test.data), line:5:15, endln:5:19
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
  |vpiNet:
  \_logic_net: (work@top.i), line:2:21, endln:2:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
    |vpiName:i
    |vpiFullName:work@top.i
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.o), line:3:22, endln:3:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiPort:
  \_port: (i), line:2:21, endln:2:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.i.i), line:2:21, endln:2:22
      |vpiParent:
      \_port: (i), line:2:21, endln:2:22
      |vpiName:i
      |vpiFullName:work@top.i.i
      |vpiActual:
      \_logic_net: (work@top.i), line:2:21, endln:2:22
    |vpiTypedef:
    \_logic_typespec: , line:2:9, endln:2:20
      |vpiRange:
      \_range: , line:2:15, endln:2:20
        |vpiParent:
        \_logic_typespec: , line:2:9, endln:2:20
        |vpiLeftRange:
        \_constant: , line:2:16, endln:2:17
          |vpiParent:
          \_range: , line:2:15, endln:2:20
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:18, endln:2:19
          |vpiParent:
          \_range: , line:2:15, endln:2:20
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o), line:3:22, endln:3:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o.o), line:3:22, endln:3:23
      |vpiParent:
      \_port: (o), line:3:22, endln:3:23
      |vpiName:o
      |vpiFullName:work@top.o.o
      |vpiActual:
      \_logic_net: (work@top.o), line:3:22, endln:3:23
    |vpiTypedef:
    \_logic_typespec: , line:3:10, endln:3:21
      |vpiRange:
      \_range: , line:3:16, endln:3:21
        |vpiParent:
        \_logic_typespec: , line:3:10, endln:3:21
        |vpiLeftRange:
        \_constant: , line:3:17, endln:3:18
          |vpiParent:
          \_range: , line:3:16, endln:3:21
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:19, endln:3:20
          |vpiParent:
          \_range: , line:3:16, endln:3:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:9:8, endln:9:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
    |vpiRhs:
    \_func_call: (test), line:9:12, endln:9:19
      |vpiParent:
      \_cont_assign: , line:9:8, endln:9:19
      |vpiArgument:
      \_ref_obj: (work@top.i), line:9:17, endln:9:18
        |vpiParent:
        \_func_call: (test), line:9:12, endln:9:19
        |vpiTypespec:
        \_logic_typespec: , line:4:37, endln:4:42
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_logic_net: (work@top.i), line:2:21, endln:2:22
      |vpiName:test
      |vpiFunction:
      \_function: (work@top.test), line:4:1, endln:7:12
    |vpiLhs:
    \_ref_obj: (work@top.o), line:9:8, endln:9:9
      |vpiParent:
      \_cont_assign: , line:9:8, endln:9:19
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:3:22, endln:3:23
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@top.test), line:4:1, endln:7:12
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
    |vpiName:test
    |vpiFullName:work@top.test
    |vpiVariables:
    \_logic_var: (work@top.test.data), line:5:15, endln:5:19
      |vpiParent:
      \_function: (work@top.test), line:4:1, endln:7:12
      |vpiTypespec:
      \_logic_typespec: , line:5:3, endln:5:14
      |vpiName:data
      |vpiFullName:work@top.test.data
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: (work@top.test), line:4:20, endln:4:31
    |vpiIODecl:
    \_io_decl: (in), line:4:49, endln:4:51
      |vpiParent:
      \_function: (work@top.test), line:4:1, endln:7:12
      |vpiDirection:1
      |vpiName:in
      |vpiTypedef:
      \_logic_typespec: , line:4:37, endln:4:42
    |vpiStmt:
    \_begin: (work@top.test), line:6:3, endln:6:15
      |vpiParent:
      \_function: (work@top.test), line:4:1, endln:7:12
      |vpiFullName:work@top.test
      |vpiVariables:
      \_logic_var: (work@top.test.data), line:5:15, endln:5:19
        |vpiParent:
        \_begin: (work@top.test), line:6:3, endln:6:15
        |vpiTypespec:
        \_logic_typespec: , line:5:3, endln:5:14
        |vpiName:data
        |vpiFullName:work@top.test.data
      |vpiStmt:
      \_assign_stmt: , line:5:15, endln:5:24
        |vpiParent:
        \_begin: (work@top.test), line:6:3, endln:6:15
        |vpiRhs:
        \_ref_obj: (work@top.test.in), line:5:22, endln:5:24
          |vpiParent:
          \_assign_stmt: , line:5:15, endln:5:24
          |vpiName:in
          |vpiFullName:work@top.test.in
          |vpiActual:
          \_io_decl: (in), line:4:49, endln:4:51
        |vpiLhs:
        \_logic_var: (work@top.test.data), line:5:15, endln:5:19
          |vpiParent:
          \_assign_stmt: , line:5:15, endln:5:24
          |vpiTypespec:
          \_logic_typespec: , line:5:3, endln:5:14
          |vpiName:data
          |vpiFullName:work@top.test.data
      |vpiStmt:
      \_return_stmt: , line:6:3, endln:6:9
        |vpiParent:
        \_begin: (work@top.test), line:6:3, endln:6:15
        |vpiCondition:
        \_ref_obj: (work@top.test.data), line:6:10, endln:6:14
          |vpiParent:
          \_return_stmt: , line:6:3, endln:6:9
          |vpiName:data
          |vpiFullName:work@top.test.data
          |vpiActual:
          \_logic_var: (work@top.test.data), line:5:15, endln:5:19
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
  |vpiNet:
  \_logic_net: (work@top.i), line:2:21, endln:2:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
    |vpiTypespec:
    \_logic_typespec: , line:2:9, endln:2:20
      |vpiParent:
      \_logic_net: (work@top.i), line:2:21, endln:2:22
      |vpiRange:
      \_range: , line:2:15, endln:2:20
        |vpiParent:
        \_logic_typespec: , line:2:9, endln:2:20
        |vpiLeftRange:
        \_constant: , line:2:16, endln:2:17
          |vpiParent:
          \_range: , line:2:15, endln:2:20
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:18, endln:2:19
          |vpiParent:
          \_range: , line:2:15, endln:2:20
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:i
    |vpiFullName:work@top.i
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.o), line:3:22, endln:3:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
    |vpiTypespec:
    \_logic_typespec: , line:3:10, endln:3:21
      |vpiRange:
      \_range: , line:3:16, endln:3:21
        |vpiParent:
        \_logic_typespec: , line:3:10, endln:3:21
        |vpiLeftRange:
        \_constant: , line:3:17, endln:3:18
          |vpiParent:
          \_range: , line:3:16, endln:3:21
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:19, endln:3:20
          |vpiParent:
          \_range: , line:3:16, endln:3:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (i), line:2:21, endln:2:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.i), line:2:21, endln:2:22
      |vpiParent:
      \_port: (i), line:2:21, endln:2:22
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiActual:
      \_logic_net: (work@top.i), line:2:21, endln:2:22
    |vpiTypedef:
    \_logic_typespec: , line:2:9, endln:2:20
      |vpiRange:
      \_range: , line:2:15, endln:2:20
        |vpiParent:
        \_logic_typespec: , line:2:9, endln:2:20
        |vpiLeftRange:
        \_constant: , line:2:16, endln:2:17
          |vpiParent:
          \_range: , line:2:15, endln:2:20
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:18, endln:2:19
          |vpiParent:
          \_range: , line:2:15, endln:2:20
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
  |vpiPort:
  \_port: (o), line:3:22, endln:3:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:3:22, endln:3:23
      |vpiParent:
      \_port: (o), line:3:22, endln:3:23
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:3:22, endln:3:23
    |vpiTypedef:
    \_logic_typespec: , line:3:10, endln:3:21
      |vpiRange:
      \_range: , line:3:16, endln:3:21
        |vpiParent:
        \_logic_typespec: , line:3:10, endln:3:21
        |vpiLeftRange:
        \_constant: , line:3:17, endln:3:18
          |vpiParent:
          \_range: , line:3:16, endln:3:21
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:19, endln:3:20
          |vpiParent:
          \_range: , line:3:16, endln:3:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
  |vpiContAssign:
  \_cont_assign: , line:9:8, endln:9:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
    |vpiRhs:
    \_func_call: (test), line:9:12, endln:9:19
      |vpiParent:
      \_cont_assign: , line:9:8, endln:9:19
      |vpiArgument:
      \_ref_obj: (work@top.i), line:9:17, endln:9:18
        |vpiParent:
        \_func_call: (test), line:9:12, endln:9:19
        |vpiTypespec:
        \_logic_typespec: , line:4:37, endln:4:42
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_logic_net: (work@top.i), line:2:21, endln:2:22
      |vpiName:test
      |vpiFunction:
      \_function: (work@top.test), line:4:1, endln:7:12
    |vpiLhs:
    \_ref_obj: (work@top.o), line:9:8, endln:9:9
      |vpiParent:
      \_cont_assign: , line:9:8, endln:9:19
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:3:22, endln:3:23
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'i' of type 'logic_net'
    Object 'o' of type 'logic_net'
  Object 'work@top' of type 'module_inst'
    Object 'i' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'i' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'o' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'test' of type 'function'
      Object '' of type 'logic_var'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object 'in' of type 'io_decl'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
      Object 'data' of type 'logic_var'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'begin'
        Object 'data' of type 'logic_var'
          Object '' of type 'logic_typespec'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'assign_stmt'
          Object 'data' of type 'logic_var'
            Object '' of type 'logic_typespec'
              Object '' of type 'range'
                Object '' of type 'constant'
                Object '' of type 'constant'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
          Object 'in' of type 'ref_obj'
        Object '' of type 'return_stmt'
          Object 'data' of type 'ref_obj'
    Object '' of type 'cont_assign'
      Object 'o' of type 'ref_obj'
      Object 'test' of type 'func_call'
        Object 'i' of type 'ref_obj'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:1.1-10.10> str='\top'
      AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:2.21-2.22> str='\i' input logic port=1 multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:2.15-2.20> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:3.22-3.23> str='\o' output logic port=2 multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:3.16-3.21> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_FUNCTION <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.1-7.12> str='\test'
        AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.20-4.31> str='\test' logic
          AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.26-4.31>
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.49-4.51> str='\in' input logic port=3 multirange=[ 0 3 ] multirange_swapped=[ 0 ]
          AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.43-4.48> basic_prep range=[2:0]
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.15-5.19> str='\data' logic
          AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.9-5.14>
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        AST_BLOCK <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:6.3-6.15>
          AST_BLOCK <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:6.3-6.15> str='$unnamed_block$0'
            AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.15-5.19> str='\data' logic
              AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.9-5.14>
                AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ASSIGN_LE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.15-5.24>
              AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.15-5.19> str='\data' logic
              AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.22-5.24> str='\in'
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:6.3-6.9>
              AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> str='\test'
              AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:6.10-6.14> str='\data'
      AST_ASSIGN <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9.8-9.19>
        AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9.8-9.9> str='\o'
        AST_FCALL <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9.12-9.19> str='\top.test'
          AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9.17-9.18> str='\i'
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top(i, o);
      input [2:0] i;
      output [2:0] o;
      /** AST_FUNCTION **/
      assign o = /** AST_FCALL **/;
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:1.1-10.10> str='\top' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:2.21-2.22> str='\i' input logic basic_prep port=1 range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:2.15-2.20> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:3.22-3.23> str='\o' output logic basic_prep port=2 range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:3.16-3.21> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_FUNCTION <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.1-7.12> str='\test'
        AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.20-4.31> str='\test' logic
          AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.26-4.31>
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.49-4.51> str='\in' input logic port=3 multirange=[ 0 3 ] multirange_swapped=[ 0 ]
          AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.43-4.48> basic_prep range=[2:0]
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.15-5.19> str='\data' logic
          AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.9-5.14>
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        AST_BLOCK <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:6.3-6.15>
          AST_BLOCK <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:6.3-6.15> str='$unnamed_block$0'
            AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.15-5.19> str='\data' logic
              AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.9-5.14>
                AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ASSIGN_LE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.15-5.24>
              AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.15-5.19> str='\data' logic
              AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.22-5.24> str='\in'
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:6.3-6.9>
              AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> str='\test'
              AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:6.10-6.14> str='\data'
      AST_ASSIGN <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9.8-9.19> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9.8-9.9> str='\o' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9.12-9.19> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$1.$result' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.20-4.31> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$1.$result' logic reg basic_prep range=[2:0]
        AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.26-4.31> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ALWAYS <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> basic_prep
        AST_BLOCK <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> basic_prep
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.in' basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9.17-9.18> str='\i' basic_prep
          AST_BLOCK <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:6.3-6.15> basic_prep
            AST_BLOCK <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:6.3-6.15> basic_prep
              AST_ASSIGN_LE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.15-5.24> basic_prep
                AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.15-5.19> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$unnamed_block$0.data' logic basic_prep
                AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.22-5.24> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.in' basic_prep
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:6.3-6.9> basic_prep
                AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$result' basic_prep
                AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:6.10-6.14> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$unnamed_block$0.data' basic_prep
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$1.$result' basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9.12-9.19> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$result' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.20-4.31> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$result' logic reg basic_prep range=[2:0]
        ATTR \nosync:
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.26-4.31> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.49-4.51> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.in' logic reg basic_prep range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \nosync:
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.43-4.48> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.15-5.19> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.data' logic reg basic_prep range=[2:0]
        ATTR \nosync:
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.9-5.14> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.15-5.19> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$unnamed_block$0.data' logic reg basic_prep range=[2:0]
        AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.9-5.14> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top(i, o);
      input [2:0] i;
      output [2:0] o;
      reg [2:0] \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$1.$result ;
      (* nosync = 1 *)
      reg [2:0] \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$result ;
      (* nosync = 1 *)
      reg [2:0] \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.in ;
      (* nosync = 1 *)
      reg [2:0] \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.data ;
      reg [2:0] \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$unnamed_block$0.data ;
      /** AST_FUNCTION **/
      assign o = \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$1.$result ;
      always @*
        begin
          \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.in  = i;
          begin
            \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$unnamed_block$0.data  <= \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.in ;
            \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$result  = \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$unnamed_block$0.data ;
          end
          \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$1.$result  = \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$result ;
        end
    endmodule
--- END OF AST DUMP ---

2. Executing Verilog backend.

2.1. Executing BMUXMAP pass.

2.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address) */
Dumping module `\top'.
Warning: Module top contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.

module top(i, o);
  reg \$auto$verilog_backend.cc:2097:dump_module$8  = 0;
  reg [2:0] _0_;
  reg [2:0] _1_;
  reg [2:0] _2_;
  reg [2:0] _3_;
  input [2:0] i;
  wire [2:0] i;
  output [2:0] o;
  wire [2:0] o;
  reg [2:0] \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$1.$result ;
  reg [2:0] \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$result ;
  reg [2:0] \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$unnamed_block$0.data ;
  wire [2:0] \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.data ;
  reg [2:0] \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.in ;
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$8 ) begin end
    _3_ = i;
    _2_ = i;
    _1_ = \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$unnamed_block$0.data ;
    _0_ = \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$unnamed_block$0.data ;
  end
  always @* begin
      \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$1.$result  <= _0_;
      \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$result  <= 3'hx;
      \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.in  <= 3'hx;
      \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$unnamed_block$0.data  <= _2_;
  end
  assign o = \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$1.$result ;
endmodule

Warnings: 1 unique messages, 1 total
Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address)
