<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v</a>
defines: 
time_elapsed: 1.676s
ram usage: 37200 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpdqp7a4nt/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:7</a>: No timescale set for &#34;clk_div_45&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:7</a>: Compile module &#34;work@clk_div_45&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:7</a>: Top level module &#34;work@clk_div_45&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpdqp7a4nt/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_clk_div_45
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpdqp7a4nt/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpdqp7a4nt/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@clk_div_45)
 |vpiName:work@clk_div_45
 |uhdmallPackages:
 \_package: builtin, parent:work@clk_div_45
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@clk_div_45, file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v</a>, line:7, parent:work@clk_div_45
   |vpiDefName:work@clk_div_45
   |vpiFullName:work@clk_div_45
   |vpiProcess:
   \_always: , line:30
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:30
       |vpiCondition:
       \_operation: , line:30
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk_in), line:30
           |vpiName:clk_in
           |vpiFullName:work@clk_div_45.clk_in
       |vpiStmt:
       \_if_else: , line:31
         |vpiCondition:
         \_operation: , line:31
           |vpiOpType:14
           |vpiOperand:
           \_ref_obj: (enable), line:31
             |vpiName:enable
             |vpiFullName:work@clk_div_45.enable
           |vpiOperand:
           \_constant: , line:31
             |vpiConstType:3
             |vpiDecompile:&#39;b0
             |vpiSize:1
             |BIN:0
         |vpiStmt:
         \_begin: , line:31
           |vpiFullName:work@clk_div_45
           |vpiStmt:
           \_assignment: , line:32
             |vpiLhs:
             \_ref_obj: (counter1), line:32
               |vpiName:counter1
               |vpiFullName:work@clk_div_45.counter1
             |vpiRhs:
             \_constant: , line:32
               |vpiConstType:3
               |vpiDecompile:4&#39;b0
               |vpiSize:4
               |BIN:4&#39;b0
           |vpiStmt:
           \_assignment: , line:33
             |vpiLhs:
             \_ref_obj: (toggle1), line:33
               |vpiName:toggle1
               |vpiFullName:work@clk_div_45.toggle1
             |vpiRhs:
             \_constant: , line:33
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
         |vpiElseStmt:
         \_if_else: , line:34
           |vpiCondition:
           \_operation: , line:34
             |vpiOpType:27
             |vpiOperand:
             \_operation: , line:34
               |vpiOpType:26
               |vpiOperand:
               \_operation: , line:34
                 |vpiOpType:14
                 |vpiOperand:
                 \_ref_obj: (counter1), line:34
                   |vpiName:counter1
                   |vpiFullName:work@clk_div_45.counter1
                 |vpiOperand:
                 \_constant: , line:34
                   |vpiConstType:7
                   |vpiDecompile:3
                   |vpiSize:32
                   |INT:3
               |vpiOperand:
               \_ref_obj: (toggle2), line:34
                 |vpiName:toggle2
                 |vpiFullName:work@clk_div_45.toggle2
             |vpiOperand:
             \_operation: , line:34
               |vpiOpType:26
               |vpiOperand:
               \_operation: , line:34
                 |vpiOpType:4
                 |vpiOperand:
                 \_ref_obj: (toggle1), line:34
                   |vpiName:toggle1
                   |vpiFullName:work@clk_div_45.toggle1
               |vpiOperand:
               \_operation: , line:34
                 |vpiOpType:14
                 |vpiOperand:
                 \_ref_obj: (counter1), line:34
                   |vpiName:counter1
                   |vpiFullName:work@clk_div_45.counter1
                 |vpiOperand:
                 \_constant: , line:34
                   |vpiConstType:7
                   |vpiDecompile:4
                   |vpiSize:32
                   |INT:4
           |vpiStmt:
           \_begin: , line:34
             |vpiFullName:work@clk_div_45
             |vpiStmt:
             \_assignment: , line:35
               |vpiLhs:
               \_ref_obj: (counter1), line:35
                 |vpiName:counter1
                 |vpiFullName:work@clk_div_45.counter1
               |vpiRhs:
               \_constant: , line:35
                 |vpiConstType:3
                 |vpiDecompile:4&#39;b0
                 |vpiSize:4
                 |BIN:4&#39;b0
             |vpiStmt:
             \_assignment: , line:36
               |vpiLhs:
               \_ref_obj: (toggle1), line:36
                 |vpiName:toggle1
                 |vpiFullName:work@clk_div_45.toggle1
               |vpiRhs:
               \_operation: , line:36
                 |vpiOpType:4
                 |vpiOperand:
                 \_ref_obj: (toggle1), line:36
                   |vpiName:toggle1
                   |vpiFullName:work@clk_div_45.toggle1
           |vpiElseStmt:
           \_begin: , line:37
             |vpiFullName:work@clk_div_45
             |vpiStmt:
             \_assignment: , line:38
               |vpiLhs:
               \_ref_obj: (counter1), line:38
                 |vpiName:counter1
                 |vpiFullName:work@clk_div_45.counter1
               |vpiRhs:
               \_operation: , line:38
                 |vpiOpType:24
                 |vpiOperand:
                 \_ref_obj: (counter1), line:38
                   |vpiName:counter1
                   |vpiFullName:work@clk_div_45.counter1
                 |vpiOperand:
                 \_constant: , line:38
                   |vpiConstType:7
                   |vpiDecompile:1
                   |vpiSize:32
                   |INT:1
   |vpiProcess:
   \_always: , line:41
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:41
       |vpiCondition:
       \_operation: , line:41
         |vpiOpType:40
         |vpiOperand:
         \_ref_obj: (clk_in), line:41
           |vpiName:clk_in
           |vpiFullName:work@clk_div_45.clk_in
       |vpiStmt:
       \_if_else: , line:42
         |vpiCondition:
         \_operation: , line:42
           |vpiOpType:14
           |vpiOperand:
           \_ref_obj: (enable), line:42
             |vpiName:enable
             |vpiFullName:work@clk_div_45.enable
           |vpiOperand:
           \_constant: , line:42
             |vpiConstType:3
             |vpiDecompile:&#39;b0
             |vpiSize:1
             |BIN:0
         |vpiStmt:
         \_begin: , line:42
           |vpiFullName:work@clk_div_45
           |vpiStmt:
           \_assignment: , line:43
             |vpiLhs:
             \_ref_obj: (counter2), line:43
               |vpiName:counter2
               |vpiFullName:work@clk_div_45.counter2
             |vpiRhs:
             \_constant: , line:43
               |vpiConstType:3
               |vpiDecompile:4&#39;b0
               |vpiSize:4
               |BIN:4&#39;b0
           |vpiStmt:
           \_assignment: , line:44
             |vpiLhs:
             \_ref_obj: (toggle2), line:44
               |vpiName:toggle2
               |vpiFullName:work@clk_div_45.toggle2
             |vpiRhs:
             \_constant: , line:44
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
         |vpiElseStmt:
         \_if_else: , line:45
           |vpiCondition:
           \_operation: , line:45
             |vpiOpType:27
             |vpiOperand:
             \_operation: , line:45
               |vpiOpType:26
               |vpiOperand:
               \_operation: , line:45
                 |vpiOpType:14
                 |vpiOperand:
                 \_ref_obj: (counter2), line:45
                   |vpiName:counter2
                   |vpiFullName:work@clk_div_45.counter2
                 |vpiOperand:
                 \_constant: , line:45
                   |vpiConstType:7
                   |vpiDecompile:3
                   |vpiSize:32
                   |INT:3
               |vpiOperand:
               \_operation: , line:45
                 |vpiOpType:4
                 |vpiOperand:
                 \_ref_obj: (toggle2), line:45
                   |vpiName:toggle2
                   |vpiFullName:work@clk_div_45.toggle2
             |vpiOperand:
             \_operation: , line:45
               |vpiOpType:26
               |vpiOperand:
               \_ref_obj: (toggle2), line:45
                 |vpiName:toggle2
                 |vpiFullName:work@clk_div_45.toggle2
               |vpiOperand:
               \_operation: , line:45
                 |vpiOpType:14
                 |vpiOperand:
                 \_ref_obj: (counter2), line:45
                   |vpiName:counter2
                   |vpiFullName:work@clk_div_45.counter2
                 |vpiOperand:
                 \_constant: , line:45
                   |vpiConstType:7
                   |vpiDecompile:4
                   |vpiSize:32
                   |INT:4
           |vpiStmt:
           \_begin: , line:45
             |vpiFullName:work@clk_div_45
             |vpiStmt:
             \_assignment: , line:46
               |vpiLhs:
               \_ref_obj: (counter2), line:46
                 |vpiName:counter2
                 |vpiFullName:work@clk_div_45.counter2
               |vpiRhs:
               \_constant: , line:46
                 |vpiConstType:3
                 |vpiDecompile:4&#39;b0
                 |vpiSize:4
                 |BIN:4&#39;b0
             |vpiStmt:
             \_assignment: , line:47
               |vpiLhs:
               \_ref_obj: (toggle2), line:47
                 |vpiName:toggle2
                 |vpiFullName:work@clk_div_45.toggle2
               |vpiRhs:
               \_operation: , line:47
                 |vpiOpType:4
                 |vpiOperand:
                 \_ref_obj: (toggle2), line:47
                   |vpiName:toggle2
                   |vpiFullName:work@clk_div_45.toggle2
           |vpiElseStmt:
           \_begin: , line:48
             |vpiFullName:work@clk_div_45
             |vpiStmt:
             \_assignment: , line:49
               |vpiLhs:
               \_ref_obj: (counter2), line:49
                 |vpiName:counter2
                 |vpiFullName:work@clk_div_45.counter2
               |vpiRhs:
               \_operation: , line:49
                 |vpiOpType:24
                 |vpiOperand:
                 \_ref_obj: (counter2), line:49
                   |vpiName:counter2
                   |vpiFullName:work@clk_div_45.counter2
                 |vpiOperand:
                 \_constant: , line:49
                   |vpiConstType:7
                   |vpiDecompile:1
                   |vpiSize:32
                   |INT:1
   |vpiPort:
   \_port: (clk_in), line:8
     |vpiName:clk_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_in), line:19
         |vpiName:clk_in
         |vpiFullName:work@clk_div_45.clk_in
         |vpiNetType:1
   |vpiPort:
   \_port: (enable), line:9
     |vpiName:enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enable), line:20
         |vpiName:enable
         |vpiFullName:work@clk_div_45.enable
         |vpiNetType:1
   |vpiPort:
   \_port: (clk_out), line:10
     |vpiName:clk_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_out), line:21
         |vpiName:clk_out
         |vpiFullName:work@clk_div_45.clk_out
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:52
     |vpiRhs:
     \_operation: , line:52
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:52
         |vpiOpType:26
         |vpiOperand:
         \_operation: , line:52
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (counter1), line:52
             |vpiName:counter1
             |vpiFullName:work@clk_div_45.counter1
           |vpiOperand:
           \_constant: , line:52
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_operation: , line:52
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (counter2), line:52
             |vpiName:counter2
             |vpiFullName:work@clk_div_45.counter2
           |vpiOperand:
           \_constant: , line:52
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
       |vpiOperand:
       \_ref_obj: (enable), line:52
         |vpiName:enable
         |vpiFullName:work@clk_div_45.enable
     |vpiLhs:
     \_ref_obj: (clk_out), line:52
       |vpiName:clk_out
       |vpiFullName:work@clk_div_45.clk_out
       |vpiActual:
       \_logic_net: (clk_out), line:21
   |vpiNet:
   \_logic_net: (clk_in), line:19
   |vpiNet:
   \_logic_net: (enable), line:20
   |vpiNet:
   \_logic_net: (clk_out), line:21
   |vpiNet:
   \_logic_net: (counter1), line:24
     |vpiName:counter1
     |vpiFullName:work@clk_div_45.counter1
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (counter2), line:25
     |vpiName:counter2
     |vpiFullName:work@clk_div_45.counter2
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (toggle1), line:26
     |vpiName:toggle1
     |vpiFullName:work@clk_div_45.toggle1
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (toggle2), line:27
     |vpiName:toggle2
     |vpiFullName:work@clk_div_45.toggle2
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@clk_div_45 (work@clk_div_45), file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v</a>, line:7
   |vpiDefName:work@clk_div_45
   |vpiName:work@clk_div_45
   |vpiPort:
   \_port: (clk_in), line:8, parent:work@clk_div_45
     |vpiName:clk_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_in), line:19, parent:work@clk_div_45
         |vpiName:clk_in
         |vpiFullName:work@clk_div_45.clk_in
         |vpiNetType:1
   |vpiPort:
   \_port: (enable), line:9, parent:work@clk_div_45
     |vpiName:enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enable), line:20, parent:work@clk_div_45
         |vpiName:enable
         |vpiFullName:work@clk_div_45.enable
         |vpiNetType:1
   |vpiPort:
   \_port: (clk_out), line:10, parent:work@clk_div_45
     |vpiName:clk_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_out), line:21, parent:work@clk_div_45
         |vpiName:clk_out
         |vpiFullName:work@clk_div_45.clk_out
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (clk_in), line:19, parent:work@clk_div_45
   |vpiNet:
   \_logic_net: (enable), line:20, parent:work@clk_div_45
   |vpiNet:
   \_logic_net: (clk_out), line:21, parent:work@clk_div_45
   |vpiNet:
   \_logic_net: (counter1), line:24, parent:work@clk_div_45
     |vpiName:counter1
     |vpiFullName:work@clk_div_45.counter1
     |vpiNetType:48
     |vpiRange:
     \_range: , line:24
       |vpiLeftRange:
       \_constant: , line:24
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:24
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (counter2), line:25, parent:work@clk_div_45
     |vpiName:counter2
     |vpiFullName:work@clk_div_45.counter2
     |vpiNetType:48
     |vpiRange:
     \_range: , line:25
       |vpiLeftRange:
       \_constant: , line:25
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:25
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (toggle1), line:26, parent:work@clk_div_45
     |vpiName:toggle1
     |vpiFullName:work@clk_div_45.toggle1
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (toggle2), line:27, parent:work@clk_div_45
     |vpiName:toggle2
     |vpiFullName:work@clk_div_45.toggle2
     |vpiNetType:48
Object: \work_clk_div_45 of type 3000
Object: \work_clk_div_45 of type 32
Object: \clk_in of type 44
Object: \enable of type 44
Object: \clk_out of type 44
Object: \clk_in of type 36
Object: \enable of type 36
Object: \clk_out of type 36
Object: \counter1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \counter2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \toggle1 of type 36
Object: \toggle2 of type 36
Object: \work_clk_div_45 of type 32
Object:  of type 8
Object: \clk_out of type 608
Object: \clk_out of type 36
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \counter1 of type 608
Object:  of type 7
Object:  of type 39
Object: \counter2 of type 608
Object:  of type 7
Object: \enable of type 608
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk_in of type 608
Object:  of type 23
Object:  of type 39
Object: \enable of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \counter1 of type 608
Object:  of type 7
Object:  of type 3
Object: \toggle1 of type 608
Object:  of type 7
Object:  of type 23
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \counter1 of type 608
Object:  of type 7
Object: \toggle2 of type 608
Object:  of type 39
Object:  of type 39
Object: \toggle1 of type 608
Object:  of type 39
Object: \counter1 of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \counter1 of type 608
Object:  of type 7
Object:  of type 3
Object: \toggle1 of type 608
Object:  of type 39
Object: \toggle1 of type 608
Object:  of type 4
Object:  of type 3
Object: \counter1 of type 608
Object:  of type 39
Object: \counter1 of type 608
Object:  of type 7
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk_in of type 608
Object:  of type 23
Object:  of type 39
Object: \enable of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \counter2 of type 608
Object:  of type 7
Object:  of type 3
Object: \toggle2 of type 608
Object:  of type 7
Object:  of type 23
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \counter2 of type 608
Object:  of type 7
Object:  of type 39
Object: \toggle2 of type 608
Object:  of type 39
Object: \toggle2 of type 608
Object:  of type 39
Object: \counter2 of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \counter2 of type 608
Object:  of type 7
Object:  of type 3
Object: \toggle2 of type 608
Object:  of type 39
Object: \toggle2 of type 608
Object:  of type 4
Object:  of type 3
Object: \counter2 of type 608
Object:  of type 39
Object: \counter2 of type 608
Object:  of type 7
Object: \clk_in of type 36
Object: \enable of type 36
Object: \clk_out of type 36
Object: \counter1 of type 36
Object: \counter2 of type 36
Object: \toggle1 of type 36
Object: \toggle2 of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_clk_div_45&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x315bfc0] str=&#39;\work_clk_div_45&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:8</a>.0-8.0&gt; [0x315c2a0] str=&#39;\clk_in&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:9</a>.0-9.0&gt; [0x315c6e0] str=&#39;\enable&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:10</a>.0-10.0&gt; [0x315c8d0] str=&#39;\clk_out&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:24</a>.0-24.0&gt; [0x315caa0] str=&#39;\counter1&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:24</a>.0-24.0&gt; [0x315cc90]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:24</a>.0-24.0&gt; [0x315d060] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:24</a>.0-24.0&gt; [0x315d260] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:25</a>.0-25.0&gt; [0x315ce80] str=&#39;\counter2&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:25</a>.0-25.0&gt; [0x315d430]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:25</a>.0-25.0&gt; [0x315d750] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:25</a>.0-25.0&gt; [0x315d920] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:26</a>.0-26.0&gt; [0x315daf0] str=&#39;\toggle1&#39; reg
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:27</a>.0-27.0&gt; [0x315dc80] str=&#39;\toggle2&#39; reg
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&gt; [0x315df30]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&gt; [0x315e0c0] str=&#39;\clk_out&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&gt; [0x315e450]
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&gt; [0x315e570]
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&gt; [0x315e790]
              AST_LT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x315e950]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&gt; [0x315ed60] str=&#39;\counter1&#39;
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&gt; [0x315f210] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&gt; [0x315f0d0]
              AST_LT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x315f3e0]
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&gt; [0x315f500] str=&#39;\counter2&#39;
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&gt; [0x3160fb0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&gt; [0x3160e90] str=&#39;\enable&#39;
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>.0-30.0&gt; [0x31611b0]
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>.0-30.0&gt; [0x31614b0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>.0-30.0&gt; [0x3161640] str=&#39;\clk_in&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>.0-30.0&gt; [0x3161320]
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:31</a>.0-31.0&gt; [0x3161840]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3161960]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:31</a>.0-31.0&gt; [0x3161a80]
                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3161c10]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:31</a>.0-31.0&gt; [0x3161d30] str=&#39;\enable&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:31</a>.0-31.0&gt; [0x31620b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3161f50]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3162280] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3163000]
                  AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:31</a>.0-31.0&gt; [0x31623a0]
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:32</a>.0-32.0&gt; [0x31624e0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:32</a>.0-32.0&gt; [0x3162730] str=&#39;\counter1&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:32</a>.0-32.0&gt; [0x3162c30] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:33</a>.0-33.0&gt; [0x3162ad0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:33</a>.0-33.0&gt; [0x3162e00] str=&#39;\toggle1&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:33</a>.0-33.0&gt; [0x3163140] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3163310]
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3163430]
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3167260]
                  AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x3163550]
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3163670]
                      AST_LOGIC_OR &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x3163790]
                        AST_LOGIC_AND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x3163920]
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x3163c90]
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3163e50]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x3164380] str=&#39;\counter1&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x31648c0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x3164780] str=&#39;\toggle2&#39;
                        AST_LOGIC_AND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x3164b00]
                          AST_BIT_NOT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x3164c20]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x3164db0] str=&#39;\toggle1&#39;
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x3164fd0]
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31650f0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x3165250] str=&#39;\counter1&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x31655b0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3165470]
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3165780] bits=&#39;1&#39;(1) range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31663a0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x31658a0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:35</a>.0-35.0&gt; [0x31659c0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:35</a>.0-35.0&gt; [0x3165b50] str=&#39;\counter1&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:35</a>.0-35.0&gt; [0x3165e70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-36" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:36</a>.0-36.0&gt; [0x3163fb0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-36" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:36</a>.0-36.0&gt; [0x3165d50] str=&#39;\toggle1&#39;
                              AST_BIT_NOT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-36" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:36</a>.0-36.0&gt; [0x31641a0]
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-36" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:36</a>.0-36.0&gt; [0x3165fc0] str=&#39;\toggle1&#39;
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31664c0]
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31665e0]
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3166f50]
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:37</a>.0-37.0&gt; [0x3166700]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:38</a>.0-38.0&gt; [0x3166820]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:38</a>.0-38.0&gt; [0x31669b0] str=&#39;\counter1&#39;
                              AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:38</a>.0-38.0&gt; [0x3166bb0]
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:38</a>.0-38.0&gt; [0x3166d30] str=&#39;\counter1&#39;
                                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:38</a>.0-38.0&gt; [0x3167090] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>.0-41.0&gt; [0x3167410]
        AST_NEGEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>.0-41.0&gt; [0x31676c0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>.0-41.0&gt; [0x3167850] str=&#39;\clk_in&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>.0-41.0&gt; [0x3167530]
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:42</a>.0-42.0&gt; [0x3167a50]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3167b70]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:42</a>.0-42.0&gt; [0x3167c90]
                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3167e20]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:42</a>.0-42.0&gt; [0x3167f40] str=&#39;\enable&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:42</a>.0-42.0&gt; [0x3168280] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3168140]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3168450] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3168fd0]
                  AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:42</a>.0-42.0&gt; [0x3168570]
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:43</a>.0-43.0&gt; [0x31686b0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:43</a>.0-43.0&gt; [0x3168880] str=&#39;\counter2&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:43</a>.0-43.0&gt; [0x3168c00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:44</a>.0-44.0&gt; [0x3168aa0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:44</a>.0-44.0&gt; [0x3168dd0] str=&#39;\toggle2&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:44</a>.0-44.0&gt; [0x3169110] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31692e0]
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3169400]
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x316cd50]
                  AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x3169520]
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3169640]
                      AST_LOGIC_OR &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x3169760]
                        AST_LOGIC_AND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x31698f0]
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x3169ae0]
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3169c70]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x3169e10] str=&#39;\counter2&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x316a170] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
                          AST_BIT_NOT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x316a030]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x316a340] str=&#39;\toggle2&#39;
                        AST_LOGIC_AND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x316a540]
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x316a660] str=&#39;\toggle2&#39;
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x316a860]
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x316a980]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x316ab00] str=&#39;\counter2&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x316ae60] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x316ad20]
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x316b030] bits=&#39;1&#39;(1) range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x316be90]
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x316b150]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-46" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:46</a>.0-46.0&gt; [0x316b270]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-46" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:46</a>.0-46.0&gt; [0x316b400] str=&#39;\counter2&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-46" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:46</a>.0-46.0&gt; [0x316b720] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:47</a>.0-47.0&gt; [0x316b600]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:47</a>.0-47.0&gt; [0x316b8f0] str=&#39;\toggle2&#39;
                              AST_BIT_NOT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:47</a>.0-47.0&gt; [0x316baf0]
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:47</a>.0-47.0&gt; [0x316bc70] str=&#39;\toggle2&#39;
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x316bfb0]
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x316c0d0]
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x316ca40]
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-48" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:48</a>.0-48.0&gt; [0x316c1f0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:49</a>.0-49.0&gt; [0x316c310]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:49</a>.0-49.0&gt; [0x316c4a0] str=&#39;\counter2&#39;
                              AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:49</a>.0-49.0&gt; [0x316c6a0]
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:49</a>.0-49.0&gt; [0x316c820] str=&#39;\counter2&#39;
                                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:49</a>.0-49.0&gt; [0x316cb80] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
--- END OF AST DUMP ---
Warning: reg &#39;\clk_out&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x315bfc0] str=&#39;\work_clk_div_45&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:8</a>.0-8.0&gt; [0x315c2a0] str=&#39;\clk_in&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:9</a>.0-9.0&gt; [0x315c6e0] str=&#39;\enable&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:10</a>.0-10.0&gt; [0x315c8d0] str=&#39;\clk_out&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:24</a>.0-24.0&gt; [0x315caa0] str=&#39;\counter1&#39; reg basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:24</a>.0-24.0&gt; [0x315cc90] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:24</a>.0-24.0&gt; [0x315d060] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:24</a>.0-24.0&gt; [0x315d260] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:25</a>.0-25.0&gt; [0x315ce80] str=&#39;\counter2&#39; reg basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:25</a>.0-25.0&gt; [0x315d430] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:25</a>.0-25.0&gt; [0x315d750] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:25</a>.0-25.0&gt; [0x315d920] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:26</a>.0-26.0&gt; [0x315daf0] str=&#39;\toggle1&#39; reg basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:27</a>.0-27.0&gt; [0x315dc80] str=&#39;\toggle2&#39; reg basic_prep range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&gt; [0x315df30] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&gt; [0x315e0c0 -&gt; 0x315c8d0] str=&#39;\clk_out&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&gt; [0x315e450] basic_prep
          AST_LOGIC_AND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&gt; [0x315e570] basic_prep
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&gt; [0x315e790] basic_prep
              AST_LT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x315e950] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&gt; [0x315ed60 -&gt; 0x315caa0] str=&#39;\counter1&#39; basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&gt; [0x315f210] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&gt; [0x315f0d0] basic_prep
              AST_LT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x315f3e0] basic_prep
                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&gt; [0x315f500 -&gt; 0x315ce80] str=&#39;\counter2&#39; basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&gt; [0x3160fb0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&gt; [0x3160e90 -&gt; 0x315c6e0] str=&#39;\enable&#39; basic_prep
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>.0-30.0&gt; [0x31611b0] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>.0-30.0&gt; [0x31614b0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>.0-30.0&gt; [0x3161640 -&gt; 0x315c2a0] str=&#39;\clk_in&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>.0-30.0&gt; [0x3161320] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:31</a>.0-31.0&gt; [0x3161840] basic_prep
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3161960] basic_prep
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:31</a>.0-31.0&gt; [0x3161a80] basic_prep
                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3161c10] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:31</a>.0-31.0&gt; [0x3161d30 -&gt; 0x315c6e0] str=&#39;\enable&#39; basic_prep
                  AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:31</a>.0-31.0&gt; [0x31620b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3161f50] basic_prep
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3162280] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3163000] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:31</a>.0-31.0&gt; [0x31623a0] basic_prep
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:32</a>.0-32.0&gt; [0x31624e0] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:32</a>.0-32.0&gt; [0x3162730 -&gt; 0x315caa0] str=&#39;\counter1&#39; basic_prep
                      AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:32</a>.0-32.0&gt; [0x3162c30] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:33</a>.0-33.0&gt; [0x3162ad0] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:33</a>.0-33.0&gt; [0x3162e00 -&gt; 0x315daf0] str=&#39;\toggle1&#39; basic_prep
                      AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:33</a>.0-33.0&gt; [0x3163140] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3163310] basic_prep
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3163430] basic_prep
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3167260] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x3163550] basic_prep
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3163670] basic_prep
                      AST_LOGIC_OR &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x3163790] basic_prep
                        AST_LOGIC_AND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x3163920] basic_prep
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x3163c90] basic_prep
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3163e50] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x3164380 -&gt; 0x315caa0] str=&#39;\counter1&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x31648c0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x3164780 -&gt; 0x315dc80] str=&#39;\toggle2&#39; basic_prep
                        AST_LOGIC_AND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x3164b00] basic_prep
                          AST_BIT_NOT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x3164c20] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x3164db0 -&gt; 0x315daf0] str=&#39;\toggle1&#39; basic_prep
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x3164fd0] basic_prep
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31650f0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x3165250 -&gt; 0x315caa0] str=&#39;\counter1&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x31655b0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3165470] basic_prep
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3165780] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31663a0] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&gt; [0x31658a0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:35</a>.0-35.0&gt; [0x31659c0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:35</a>.0-35.0&gt; [0x3165b50 -&gt; 0x315caa0] str=&#39;\counter1&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:35</a>.0-35.0&gt; [0x3165e70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-36" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:36</a>.0-36.0&gt; [0x3163fb0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-36" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:36</a>.0-36.0&gt; [0x3165d50 -&gt; 0x315daf0] str=&#39;\toggle1&#39; basic_prep
                              AST_BIT_NOT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-36" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:36</a>.0-36.0&gt; [0x31641a0] basic_prep
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-36" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:36</a>.0-36.0&gt; [0x3165fc0 -&gt; 0x315daf0] str=&#39;\toggle1&#39; basic_prep
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31664c0] basic_prep
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31665e0] basic_prep
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3166f50] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-37" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:37</a>.0-37.0&gt; [0x3166700] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:38</a>.0-38.0&gt; [0x3166820] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:38</a>.0-38.0&gt; [0x31669b0 -&gt; 0x315caa0] str=&#39;\counter1&#39; basic_prep
                              AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:38</a>.0-38.0&gt; [0x3166bb0] basic_prep
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:38</a>.0-38.0&gt; [0x3166d30 -&gt; 0x315caa0] str=&#39;\counter1&#39; basic_prep
                                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:38</a>.0-38.0&gt; [0x3167090] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>.0-41.0&gt; [0x3167410] basic_prep
        AST_NEGEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>.0-41.0&gt; [0x31676c0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>.0-41.0&gt; [0x3167850 -&gt; 0x315c2a0] str=&#39;\clk_in&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>.0-41.0&gt; [0x3167530] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:42</a>.0-42.0&gt; [0x3167a50] basic_prep
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3167b70] basic_prep
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:42</a>.0-42.0&gt; [0x3167c90] basic_prep
                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3167e20] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:42</a>.0-42.0&gt; [0x3167f40 -&gt; 0x315c6e0] str=&#39;\enable&#39; basic_prep
                  AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:42</a>.0-42.0&gt; [0x3168280] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3168140] basic_prep
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3168450] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3168fd0] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:42</a>.0-42.0&gt; [0x3168570] basic_prep
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:43</a>.0-43.0&gt; [0x31686b0] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:43</a>.0-43.0&gt; [0x3168880 -&gt; 0x315ce80] str=&#39;\counter2&#39; basic_prep
                      AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:43</a>.0-43.0&gt; [0x3168c00] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:44</a>.0-44.0&gt; [0x3168aa0] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:44</a>.0-44.0&gt; [0x3168dd0 -&gt; 0x315dc80] str=&#39;\toggle2&#39; basic_prep
                      AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:44</a>.0-44.0&gt; [0x3169110] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x31692e0] basic_prep
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3169400] basic_prep
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x316cd50] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x3169520] basic_prep
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3169640] basic_prep
                      AST_LOGIC_OR &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x3169760] basic_prep
                        AST_LOGIC_AND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x31698f0] basic_prep
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x3169ae0] basic_prep
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3169c70] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x3169e10 -&gt; 0x315ce80] str=&#39;\counter2&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x316a170] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
                          AST_BIT_NOT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x316a030] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x316a340 -&gt; 0x315dc80] str=&#39;\toggle2&#39; basic_prep
                        AST_LOGIC_AND &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x316a540] basic_prep
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x316a660 -&gt; 0x315dc80] str=&#39;\toggle2&#39; basic_prep
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x316a860] basic_prep
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x316a980] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x316ab00 -&gt; 0x315ce80] str=&#39;\counter2&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x316ae60] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x316ad20] basic_prep
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x316b030] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x316be90] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&gt; [0x316b150] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-46" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:46</a>.0-46.0&gt; [0x316b270] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-46" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:46</a>.0-46.0&gt; [0x316b400 -&gt; 0x315ce80] str=&#39;\counter2&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-46" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:46</a>.0-46.0&gt; [0x316b720] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:47</a>.0-47.0&gt; [0x316b600] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:47</a>.0-47.0&gt; [0x316b8f0 -&gt; 0x315dc80] str=&#39;\toggle2&#39; basic_prep
                              AST_BIT_NOT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:47</a>.0-47.0&gt; [0x316baf0] basic_prep
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:47</a>.0-47.0&gt; [0x316bc70 -&gt; 0x315dc80] str=&#39;\toggle2&#39; basic_prep
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x316bfb0] basic_prep
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x316c0d0] basic_prep
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x316ca40] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-48" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:48</a>.0-48.0&gt; [0x316c1f0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:49</a>.0-49.0&gt; [0x316c310] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:49</a>.0-49.0&gt; [0x316c4a0 -&gt; 0x315ce80] str=&#39;\counter2&#39; basic_prep
                              AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:49</a>.0-49.0&gt; [0x316c6a0] basic_prep
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:49</a>.0-49.0&gt; [0x316c820 -&gt; 0x315ce80] str=&#39;\counter2&#39; basic_prep
                                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:49</a>.0-49.0&gt; [0x316cb80] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_clk_div_45

2.2. Analyzing design hierarchy..
Top module:  \work_clk_div_45
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>$15 in module work_clk_div_45.
Marked 2 switch rules as full_case in process $proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>$5 in module work_clk_div_45.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_clk_div_45.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>$15&#39;.
     1/4: $2\toggle2[0:0]
     2/4: $2\counter2[3:0]
     3/4: $1\toggle2[0:0]
     4/4: $1\counter2[3:0]
Creating decoders for process `\work_clk_div_45.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>$5&#39;.
     1/4: $2\toggle1[0:0]
     2/4: $2\counter1[3:0]
     3/4: $1\toggle1[0:0]
     4/4: $1\counter1[3:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\work_clk_div_45.\counter2&#39; using process `\work_clk_div_45.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>$15&#39;.
  created $dff cell `$procdff$61&#39; with negative edge clock.
Creating register for signal `\work_clk_div_45.\toggle2&#39; using process `\work_clk_div_45.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>$15&#39;.
  created $dff cell `$procdff$62&#39; with negative edge clock.
Creating register for signal `\work_clk_div_45.\counter1&#39; using process `\work_clk_div_45.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>$5&#39;.
  created $dff cell `$procdff$63&#39; with positive edge clock.
Creating register for signal `\work_clk_div_45.\toggle1&#39; using process `\work_clk_div_45.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>$5&#39;.
  created $dff cell `$procdff$64&#39; with positive edge clock.

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\work_clk_div_45.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>$15&#39;.
Removing empty process `work_clk_div_45.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>$15&#39;.
Found and cleaned up 2 empty switches in `\work_clk_div_45.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>$5&#39;.
Removing empty process `work_clk_div_45.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>$5&#39;.
Cleaned up 4 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_clk_div_45..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_clk_div_45 ===

   Number of wires:                 65
   Number of wire bits:            169
   Number of public wires:           7
   Number of public wire bits:      13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     $add                            2
     $and                            1
     $dff                            4
     $eq                             6
     $logic_and                      5
     $logic_or                       2
     $lt                             2
     $mux                           12
     $not                            4

8. Executing CHECK pass (checking for obvious problems).
checking module work_clk_div_45..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_clk_div_45&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;clk_in&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;enable&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;clk_out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 4 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$add$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:38</a>$14&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$add&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:38</a>.0-38.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 5, 6, 7, 8 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ]
          }
        },
        &#34;$add$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:49</a>$24&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$add&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:49</a>.0-49.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 41, 42, 43, 44 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76 ]
          }
        },
        &#34;$and$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 77 ],
            &#34;B&#34;: [ 3 ],
            &#34;Y&#34;: [ 4 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$10&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 5, 6, 7, 8 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 78 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$16&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 3 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 79 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$17&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 41, 42, 43, 44 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 80 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$20&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 41, 42, 43, 44 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 81 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 3 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 82 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 5, 6, 7, 8 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 83 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>$11&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 84 ],
            &#34;B&#34;: [ 78 ],
            &#34;Y&#34;: [ 85 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>$8&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 83 ],
            &#34;B&#34;: [ 86 ],
            &#34;Y&#34;: [ 87 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>$19&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 80 ],
            &#34;B&#34;: [ 88 ],
            &#34;Y&#34;: [ 89 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>$21&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 86 ],
            &#34;B&#34;: [ 81 ],
            &#34;Y&#34;: [ 90 ]
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 91 ],
            &#34;B&#34;: [ 92 ],
            &#34;Y&#34;: [ 77 ]
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 87 ],
            &#34;B&#34;: [ 85 ],
            &#34;Y&#34;: [ 93 ]
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>$22&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 89 ],
            &#34;B&#34;: [ 90 ],
            &#34;Y&#34;: [ 94 ]
          }
        },
        &#34;$lt$slpp_all/surelog.uhdm:0$1&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$lt&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 5, 6, 7, 8 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 91 ]
          }
        },
        &#34;$lt$slpp_all/surelog.uhdm:0$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$lt&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 41, 42, 43, 44 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 92 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>$9&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 95 ],
            &#34;Y&#34;: [ 84 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-36" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:36</a>$13&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-36" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:36</a>.0-36.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 95 ],
            &#34;Y&#34;: [ 96 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>$18&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 86 ],
            &#34;Y&#34;: [ 88 ]
          }
        },
        &#34;$not$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:47</a>$23&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:47</a>.0-47.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 86 ],
            &#34;Y&#34;: [ 97 ]
          }
        },
        &#34;$procdff$61&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;0&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000100&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>.0-41.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 98, 99, 100, 101 ],
            &#34;Q&#34;: [ 41, 42, 43, 44 ]
          }
        },
        &#34;$procdff$62&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;0&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>.0-41.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 102 ],
            &#34;Q&#34;: [ 86 ]
          }
        },
        &#34;$procdff$63&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000100&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>.0-30.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 103, 104, 105, 106 ],
            &#34;Q&#34;: [ 5, 6, 7, 8 ]
          }
        },
        &#34;$procdff$64&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>.0-30.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 107 ],
            &#34;Q&#34;: [ 95 ]
          }
        },
        &#34;$procmux$26&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 86 ],
            &#34;B&#34;: [ 97 ],
            &#34;S&#34;: [ 94 ],
            &#34;Y&#34;: [ 108 ]
          }
        },
        &#34;$procmux$29&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 108 ],
            &#34;B&#34;: [ &#34;x&#34; ],
            &#34;S&#34;: [ 79 ],
            &#34;Y&#34;: [ 109 ]
          }
        },
        &#34;$procmux$32&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000100&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 45, 46, 47, 48 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 94 ],
            &#34;Y&#34;: [ 110, 111, 112, 113 ]
          }
        },
        &#34;$procmux$35&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000100&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 110, 111, 112, 113 ],
            &#34;B&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;S&#34;: [ 79 ],
            &#34;Y&#34;: [ 114, 115, 116, 117 ]
          }
        },
        &#34;$procmux$38&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 109 ],
            &#34;B&#34;: [ &#34;0&#34; ],
            &#34;S&#34;: [ 79 ],
            &#34;Y&#34;: [ 102 ]
          }
        },
        &#34;$procmux$41&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000100&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 114, 115, 116, 117 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 79 ],
            &#34;Y&#34;: [ 98, 99, 100, 101 ]
          }
        },
        &#34;$procmux$44&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 95 ],
            &#34;B&#34;: [ 96 ],
            &#34;S&#34;: [ 93 ],
            &#34;Y&#34;: [ 118 ]
          }
        },
        &#34;$procmux$47&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 118 ],
            &#34;B&#34;: [ &#34;x&#34; ],
            &#34;S&#34;: [ 82 ],
            &#34;Y&#34;: [ 119 ]
          }
        },
        &#34;$procmux$50&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000100&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 9, 10, 11, 12 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 93 ],
            &#34;Y&#34;: [ 120, 121, 122, 123 ]
          }
        },
        &#34;$procmux$53&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000100&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 120, 121, 122, 123 ],
            &#34;B&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;S&#34;: [ 82 ],
            &#34;Y&#34;: [ 124, 125, 126, 127 ]
          }
        },
        &#34;$procmux$56&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 119 ],
            &#34;B&#34;: [ &#34;0&#34; ],
            &#34;S&#34;: [ 82 ],
            &#34;Y&#34;: [ 107 ]
          }
        },
        &#34;$procmux$59&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000100&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 124, 125, 126, 127 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 82 ],
            &#34;Y&#34;: [ 103, 104, 105, 106 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\counter1[3:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 103, 104, 105, 106 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>.0-30.0&#34;
          }
        },
        &#34;$0\\counter2[3:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 98, 99, 100, 101 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>.0-41.0&#34;
          }
        },
        &#34;$0\\toggle1[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 107 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>.0-30.0&#34;
          }
        },
        &#34;$0\\toggle2[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 102 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>.0-41.0&#34;
          }
        },
        &#34;$1\\counter1[3:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 103, 104, 105, 106 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>.0-30.0&#34;
          }
        },
        &#34;$1\\counter2[3:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 98, 99, 100, 101 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>.0-41.0&#34;
          }
        },
        &#34;$1\\toggle1[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 107 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>.0-30.0&#34;
          }
        },
        &#34;$1\\toggle2[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 102 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>.0-41.0&#34;
          }
        },
        &#34;$2\\counter1[3:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 124, 125, 126, 127 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>.0-30.0&#34;
          }
        },
        &#34;$2\\counter2[3:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 114, 115, 116, 117 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>.0-41.0&#34;
          }
        },
        &#34;$2\\toggle1[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 119 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>.0-30.0&#34;
          }
        },
        &#34;$2\\toggle2[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 109 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>.0-41.0&#34;
          }
        },
        &#34;$add$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:38</a>$14_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:38</a>.0-38.0&#34;
          }
        },
        &#34;$add$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:49</a>$24_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:49</a>.0-49.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$10_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 78 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$16_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 79 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$17_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 80 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$20_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 81 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$6_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 82 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$7_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 83 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>$11_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 85 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>$8_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 87 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>$19_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 89 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>$21_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 90 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&#34;
          }
        },
        &#34;$logic_and$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 77 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&#34;
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>$12_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 93 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&#34;
          }
        },
        &#34;$logic_or$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>$22_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 94 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&#34;
          }
        },
        &#34;$lt$slpp_all/surelog.uhdm:0$1_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 91 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$lt$slpp_all/surelog.uhdm:0$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 92 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>$9_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 84 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-36" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:36</a>$13_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 96 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-36" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:36</a>.0-36.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>$18_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 88 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&#34;
          }
        },
        &#34;$not$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:47</a>$23_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 97 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:47</a>.0-47.0&#34;
          }
        },
        &#34;$procmux$26_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 108 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$27_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 94 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$29_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 109 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$30_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 79 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$32_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 110, 111, 112, 113 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$33_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 94 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$35_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 114, 115, 116, 117 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$36_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 79 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$38_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 102 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$39_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 79 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$41_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 98, 99, 100, 101 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$42_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 79 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$44_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 118 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$45_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 93 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$47_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 119 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$48_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 82 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$50_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 120, 121, 122, 123 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$51_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 93 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$53_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 124, 125, 126, 127 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$54_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 82 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$56_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 107 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$57_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 82 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$59_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 103, 104, 105, 106 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$60_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 82 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;clk_in&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:8</a>.0-8.0&#34;
          }
        },
        &#34;clk_out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:10</a>.0-10.0&#34;
          }
        },
        &#34;counter1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5, 6, 7, 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:24</a>.0-24.0&#34;
          }
        },
        &#34;counter2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 41, 42, 43, 44 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:25</a>.0-25.0&#34;
          }
        },
        &#34;enable&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:9</a>.0-9.0&#34;
          }
        },
        &#34;toggle1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 95 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:26</a>.0-26.0&#34;
          }
        },
        &#34;toggle2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 86 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:27</a>.0-27.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_clk_div_45&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_clk_div_45(clk_in, enable, clk_out);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>.0-30.0&#34; *)
  wire [3:0] _00_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>.0-41.0&#34; *)
  wire [3:0] _01_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>.0-30.0&#34; *)
  wire _02_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>.0-41.0&#34; *)
  wire _03_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>.0-30.0&#34; *)
  wire [3:0] _04_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>.0-41.0&#34; *)
  wire [3:0] _05_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>.0-30.0&#34; *)
  wire _06_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>.0-41.0&#34; *)
  wire _07_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>.0-30.0&#34; *)
  wire [3:0] _08_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>.0-41.0&#34; *)
  wire [3:0] _09_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:30</a>.0-30.0&#34; *)
  wire _10_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-41" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:41</a>.0-41.0&#34; *)
  wire _11_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:38</a>.0-38.0&#34; *)
  wire [31:0] _12_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:49</a>.0-49.0&#34; *)
  wire [31:0] _13_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&#34; *)
  wire _14_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _15_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _16_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _17_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _18_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _19_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _20_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&#34; *)
  wire _21_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&#34; *)
  wire _22_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&#34; *)
  wire _23_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&#34; *)
  wire _24_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&#34; *)
  wire _25_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&#34; *)
  wire _26_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&#34; *)
  wire _27_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _28_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _29_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&#34; *)
  wire _30_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-36" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:36</a>.0-36.0&#34; *)
  wire _31_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&#34; *)
  wire _32_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:47</a>.0-47.0&#34; *)
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  wire [3:0] _38_;
  wire _39_;
  wire [3:0] _40_;
  wire _41_;
  wire _42_;
  wire _43_;
  wire [3:0] _44_;
  wire _45_;
  wire _46_;
  wire _47_;
  wire _48_;
  wire _49_;
  wire [3:0] _50_;
  wire _51_;
  wire [3:0] _52_;
  wire _53_;
  wire _54_;
  wire _55_;
  wire [3:0] _56_;
  wire _57_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:8</a>.0-8.0&#34; *)
  input clk_in;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:10</a>.0-10.0&#34; *)
  output clk_out;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:24</a>.0-24.0&#34; *)
  reg [3:0] counter1;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:25</a>.0-25.0&#34; *)
  reg [3:0] counter2;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:9</a>.0-9.0&#34; *)
  input enable;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:26</a>.0-26.0&#34; *)
  reg toggle1;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:27</a>.0-27.0&#34; *)
  reg toggle2;
  assign _12_ = counter1 + (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:38</a>.0-38.0&#34; *) 32&#39;d1;
  assign _13_ = counter2 + (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:49</a>.0-49.0&#34; *) 32&#39;d1;
  assign _14_ = _25_ &amp; (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&#34; *) enable;
  assign _15_ = counter1 == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d4;
  assign _16_ = enable == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d0;
  assign _17_ = counter2 == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d3;
  assign _18_ = counter2 == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d4;
  assign _19_ = enable == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d0;
  assign _20_ = counter1 == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d3;
  assign _21_ = _30_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&#34; *) _15_;
  assign _22_ = _20_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&#34; *) toggle2;
  assign _23_ = _17_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&#34; *) _32_;
  assign _24_ = toggle2 &amp;&amp; (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&#34; *) _18_;
  assign _25_ = _28_ &amp;&amp; (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>.0-52.0&#34; *) _29_;
  assign _26_ = _22_ || (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&#34; *) _21_;
  assign _27_ = _23_ || (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&#34; *) _24_;
  assign _28_ = counter1 &lt; (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d3;
  assign _29_ = counter2 &lt; (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d3;
  assign _30_ = ~ (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>.0-34.0&#34; *) toggle1;
  assign _31_ = ~ (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-36" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:36</a>.0-36.0&#34; *) toggle1;
  assign _32_ = ~ (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>.0-45.0&#34; *) toggle2;
  assign _33_ = ~ (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:47</a>.0-47.0&#34; *) toggle2;
  always @(negedge clk_in)
      counter2 &lt;= _44_;
  always @(negedge clk_in)
      toggle2 &lt;= _42_;
  always @(posedge clk_in)
      counter1 &lt;= _56_;
  always @(posedge clk_in)
      toggle1 &lt;= _54_;
  assign _34_ = _35_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _33_ : toggle2;
  assign _36_ = _37_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;hx : _34_;
  assign _38_ = _39_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 4&#39;h0 : _13_[3:0];
  assign _40_ = _41_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 4&#39;hx : _38_;
  assign _42_ = _43_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;h0 : _11_;
  assign _44_ = _45_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 4&#39;h0 : _09_;
  assign _46_ = _47_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _31_ : toggle1;
  assign _48_ = _49_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;hx : _46_;
  assign _50_ = _51_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 4&#39;h0 : _12_[3:0];
  assign _52_ = _53_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 4&#39;hx : _50_;
  assign _54_ = _55_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;h0 : _10_;
  assign _56_ = _57_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 4&#39;h0 : _08_;
  assign clk_out = _14_;
  assign _03_ = _07_;
  assign _01_ = _05_;
  assign _02_ = _06_;
  assign _00_ = _04_;
  assign _35_ = _27_;
  assign _37_ = _16_;
  assign _11_ = _36_;
  assign _39_ = _27_;
  assign _41_ = _16_;
  assign _09_ = _40_;
  assign _43_ = _16_;
  assign _07_ = _42_;
  assign _45_ = _16_;
  assign _05_ = _44_;
  assign _47_ = _26_;
  assign _49_ = _19_;
  assign _10_ = _48_;
  assign _51_ = _26_;
  assign _53_ = _19_;
  assign _08_ = _52_;
  assign _55_ = _19_;
  assign _06_ = _54_;
  assign _57_ = _19_;
  assign _04_ = _56_;
endmodule

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: ae8a5290b9, CPU: user 0.03s system 0.00s, MEM: 15.33 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 42% 2x read_uhdm (0 sec), 14% 2x write_verilog (0 sec), ...

</pre>
</body>