<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2014.10.16.22:43:23"
 outputDirectory="G:/Dropbox/FPGA/uart/src/signalTap/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE22F17C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ACQ_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ACQ_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ACQ_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="tap" kind="conduit" start="0">
   <property name="allowMultipleExportRoles" value="false" />
   <property name="associatedClock" value="acq_clk" />
   <property name="associatedReset" value="" />
   <port name="acq_data_in" direction="input" role="acq_data_in" width="10" />
   <port
       name="acq_trigger_in"
       direction="input"
       role="acq_trigger_in"
       width="1" />
  </interface>
  <interface name="acq_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="acq_clk" direction="input" role="clk" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="unnamed:1.0:AUTO_ACQ_CLK_CLOCK_DOMAIN=-1,AUTO_ACQ_CLK_CLOCK_RATE=-1,AUTO_ACQ_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_GENERATION_ID=1413492202,AUTO_UNIQUE_ID=(altera_signaltap_ii_logic_analyzer:14.0:device_family=Cyclone IV E,gui_num_segments=2,gui_ram_type=AUTO,gui_sample_per_segment=,gui_sq=Continuous,gui_trigger_out_enabled=false,gui_use_segmented=false,sld_data_bits=10,sld_enable_advanced_trigger=false,sld_node_crc_bits=32,sld_node_crc_hiword=41486,sld_node_crc_loword=38160,sld_node_info=1076736,sld_ram_block_type=AUTO,sld_sample_depth=128,sld_segment_size=0,sld_storage_qualifier_gap_record=false,sld_storage_qualifier_mode=OFF,sld_trigger_bits=1,sld_trigger_in_enabled=false,sld_trigger_level=1,sld_trigger_level_pipeline=1)"
   instancePathKey="unnamed"
   kind="unnamed"
   version="1.0"
   name="unnamed">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_ACQ_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_ACQ_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_ACQ_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="AUTO_GENERATION_ID" value="1413492202" />
  <generatedFiles>
   <file
       path="G:/Dropbox/FPGA/uart/src/signalTap/synthesis/unnamed.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="G:/Dropbox/FPGA/uart/unnamed.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="G:/science/electronics/fpga/altera/14.0/ip/altera/sld/jtag/altera_signaltap_ii_logic_analyzer/altera_signaltap_ii_logic_analyzer_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="unnamed">queue size: 0 starting:unnamed "unnamed"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="unnamed"><![CDATA["<b>unnamed</b>" reuses <b>altera_signaltap_ii_logic_analyzer</b> "<b>submodules/sld_signaltap</b>"]]></message>
   <message level="Debug" culprit="unnamed">queue size: 0 starting:altera_signaltap_ii_logic_analyzer "submodules/sld_signaltap"</message>
   <message level="Info" culprit="signaltap_ii_logic_analyzer_0"><![CDATA["<b>unnamed</b>" instantiated <b>altera_signaltap_ii_logic_analyzer</b> "<b>signaltap_ii_logic_analyzer_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_signaltap_ii_logic_analyzer:14.0:device_family=Cyclone IV E,gui_num_segments=2,gui_ram_type=AUTO,gui_sample_per_segment=,gui_sq=Continuous,gui_trigger_out_enabled=false,gui_use_segmented=false,sld_data_bits=10,sld_enable_advanced_trigger=false,sld_node_crc_bits=32,sld_node_crc_hiword=39533,sld_node_crc_loword=62180,sld_node_info=1076736,sld_ram_block_type=AUTO,sld_sample_depth=128,sld_segment_size=0,sld_storage_qualifier_gap_record=false,sld_storage_qualifier_mode=OFF,sld_trigger_bits=1,sld_trigger_in_enabled=false,sld_trigger_level=1,sld_trigger_level_pipeline=1"
   instancePathKey="unnamed:.:signaltap_ii_logic_analyzer_0"
   kind="altera_signaltap_ii_logic_analyzer"
   version="14.0"
   name="sld_signaltap">
  <parameter name="sld_trigger_bits" value="1" />
  <parameter name="sld_trigger_in_enabled" value="false" />
  <parameter name="device_family" value="Cyclone IV E" />
  <parameter name="sld_data_bits" value="10" />
  <parameter name="gui_sq" value="Continuous" />
  <parameter name="gui_num_segments" value="2" />
  <parameter name="gui_sample_per_segment" value="" />
  <parameter name="sld_enable_advanced_trigger" value="false" />
  <parameter name="sld_storage_qualifier_gap_record" value="false" />
  <parameter name="sld_node_info" value="1076736" />
  <parameter name="sld_ram_block_type" value="AUTO" />
  <parameter name="sld_trigger_level_pipeline" value="1" />
  <parameter name="sld_trigger_level" value="1" />
  <parameter name="gui_ram_type" value="AUTO" />
  <parameter name="sld_storage_qualifier_mode" value="OFF" />
  <parameter name="sld_sample_depth" value="128" />
  <parameter name="gui_use_segmented" value="false" />
  <parameter name="gui_trigger_out_enabled" value="false" />
  <parameter name="sld_segment_size" value="0" />
  <parameter name="sld_node_crc_bits" value="32" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="G:/science/electronics/fpga/altera/14.0/ip/altera/sld/jtag/altera_signaltap_ii_logic_analyzer/altera_signaltap_ii_logic_analyzer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="unnamed" as="signaltap_ii_logic_analyzer_0" />
  <messages>
   <message level="Debug" culprit="unnamed">queue size: 0 starting:altera_signaltap_ii_logic_analyzer "submodules/sld_signaltap"</message>
   <message level="Info" culprit="signaltap_ii_logic_analyzer_0"><![CDATA["<b>unnamed</b>" instantiated <b>altera_signaltap_ii_logic_analyzer</b> "<b>signaltap_ii_logic_analyzer_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
