
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: D:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-DD7N7QM

Implementation : synthesis

# Written on Mon May 15 12:42:54 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "F:\MPFS_Projects\MPFS_ICICLE\designer\mont\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start        Requested     Requested     Clock        Clock          Clock
Level     Clock        Frequency     Period        Type         Group          Load 
------------------------------------------------------------------------------------
0 -       mont|clk     100.0 MHz     10.000        inferred     (multiple)     138  
====================================================================================


Clock Load Summary
******************

             Clock     Source        Clock Pin       Non-clock Pin     Non-clock Pin
Clock        Load      Pin           Seq Example     Seq Example       Comb Example 
------------------------------------------------------------------------------------
mont|clk     138       clk(port)     t[22:0].C       -                 I_1.A(CLKINT)
====================================================================================
