// Seed: 1822108321
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  final $display(1);
  tri0 id_16 = 1;
  assign id_11 = id_10;
  uwire id_17 = 1;
  wire  id_18;
  wor   id_19 = 1 != id_16 * 1;
  wire  id_20;
  tri0  id_21 = id_17;
  wire  id_22;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    output wire id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_5;
  and primCall (id_0, id_4, id_1);
endmodule
