/* Copyright (c) 2015, 2016, The Linux Foundation. All rights reserved.
 *
 * Permission to use, copy, modify, and/or distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 *
 */

#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>

/ {
	model = "QCA IPQ8064/AP160";
	compatible = "qcom,ipq8064-ap160", "qcom,ipq8064";

	memory {
		device_type = "memory";
		reg = <0x40000000 0x1FF00000>;
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		rsvd@41200000 {
			reg = <0x41200000 0x300000>;
			no-map;
		};

		pstore: pstore@0x5ffc0000 {
			reg = <0x5ffc0000 0x40000>;
		};
	};

	aliases {
		mdio-gpio0 = &mdio0;
		mdio-gpio1 = &mdio1;
	};

	soc {
		pinmux@800000 {
			pinctrl-names = "default";

			nand_pins: nand_pins {
				mux {
					pins = "gpio34", "gpio35", "gpio36",
						"gpio37", "gpio38", "gpio39",
						"gpio40", "gpio41", "gpio42",
						"gpio43", "gpio44", "gpio45",
						"gpio46", "gpio47";
					function = "nand";
					drive-strength = <10>;
					bias-disable;
				};
				pullups {
					pins = "gpio39";
					bias-pull-up;
				};
				hold {
					pins = "gpio40", "gpio41", "gpio42",
						"gpio43", "gpio44", "gpio45",
						"gpio46", "gpio47";
					bias-bus-hold;
				};
			};

			leds_pins: leds_pins {
				mux {
					pins = "gpio7";
					function = "gpio";
					drive-strength = <2>;
					bias-pull-down;
					output-low;
				};
			};
		};

		gsbi@16300000 {
			qcom,mode = <GSBI_PROT_I2C_UART>;
			status = "ok";
			serial@16340000 {
				status = "ok";
			};
		};

		pcie0: pci@1b500000 {
			status = "ok";
		};

		pcie1: pci@1b700000 {
			status = "ok";
		};

		pcie2: pci@1b900000 {
			status = "ok";
		};

		dma@18300000 {
			status = "ok";
		};

		nand@0x1ac00000 {
			status = "ok";

			pinctrl-0 = <&nand_pins>;
			pinctrl-names = "default";

			nand-ecc-strength = <4>;
			nand-bus-width = <8>;
			boot-layout-max-page = <17024>;

			nandcs@0 {
			partition@0 {
				label = "mibib";
				reg = <0x00040000 0x00140000>;
			};
			partition@1 {
				label = "sbl1";
				reg = <0x00000000 0x00040000>;
			};
			partition@2 {
				label = "sbl2";
				reg = <0x00180000 0x00140000>;
			};
			partition@3 {
				label = "sbl3";
				reg = <0x002c0000 0x00280000>;
			};
			partition@4 {
				label = "ddrconfig";
				reg = <0x00540000 0x00120000>;
			};
			partition@5 {
				label = "ssd";
				reg = <0x00660000 0x00120000>;
			};
			partition@6 {
				label = "tz";
				reg = <0x00780000 0x00280000>;
			};
			partition@7 {
				label = "rpm";
				reg = <0x00a00000 0x00280000>;
			};
			partition@8 {
				label = "u-boot";
				reg = <0x01fc0000 0x00180000>;
			};
			partition@9 {
				label = "bootkernel1";
				reg = <0x021c0000 0x00a80000>;
			};
			partition@10 {
				label = "bootkernel2";
				reg = <0x02c40000 0x00a80000>;
			};
			partition@11 {
				label = "ubi";
				reg = <0x036c0000 0x046c0000>;
			};
			partition@12 {
				label = "art";
				reg = <0x07d80000 0x00200000>;
			};
			partition@13 {
				label = "all";
				reg = <0x00000000 0x08000000>;
			};
			};
		};

		tcsr@1a400000 {
			status = "ok";
		};

		gpio_keys {
			compatible = "gpio-keys-polled";
			autorepeat;
			poll-interval = <20>;

			button@1 {
				label = "reset";
				linux,code = <KEY_RESTART>;
				linux,input-type = <0>;
				debounce-interval = <60>;
			};
		};

		mdio0: mdio {
			compatible = "virtual,mdio-gpio";
			#address-cells = <1>;
			#size-cells = <0>;
			gpios = <&qcom_pinmux 1 0 &qcom_pinmux 0 0>;

			phy0: ethernet-phy@0 {
				device_type = "ethernet-phy";
				reg = <0>;
			};

			phy4: ethernet-phy@4 {
				device_type = "ethernet-phy";
				reg = <4>;
			};

			phy3: ethernet-phy@3 {
				device_type = "ethernet-phy";
				reg = <3>;
			};

			phy2: ethernet-phy@2 {
				device_type = "ethernet-phy";
				reg = <2>;
			};

			phy16: ethernet-phy@16 {
				device_type = "ethernet-phy";
				reg = <16>;
			};
		};

		mdio1: mdio1 {
			compatible = "virtual,mdio-gpio";
			#address-cells = <1>;
			#size-cells = <0>;
			gpios = <&qcom_pinmux 66 0 &qcom_pinmux 2 0>;
			status = "disabled";

			phy5: ethernet-phy@5 {
				device_type = "ethernet-phy";
				reg = <5>;
			};
		};

		nss0: nss@40000000 {
			compatible = "qcom,nss";
			interrupts = <GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 232 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x36000000 0x1000 0x39000000 0x10000>;
			reg-names = "nphys", "vphys";
			clocks = <&gcc NSS_CORE_CLK>, <&gcc NSSTCM_CLK_SRC>,
				 <&gcc NSSTCM_CLK>, <&nss_fabric0_clk>,
				 <&nss_fabric1_clk>;
			clock-names = "nss-core-clk", "nss-tcm-src",
				      "nss-tcm-clk", "nss-fab0-clk",
				      "nss-fab1-clk";
			resets = <&gcc UBI32_CORE1_CLKRST_CLAMP_RESET>,
				 <&gcc UBI32_CORE1_CLAMP_RESET>,
				 <&gcc UBI32_CORE1_AHB_RESET>,
				 <&gcc UBI32_CORE1_AXI_RESET>;
			reset-names = "clkrst-clamp", "clamp", "ahb", "axi";

			qcom,id = <0>;
			qcom,num-irq = <2>;
			qcom,num-queue = <2>;
			qcom,load-addr = <0x40000000>;
			qcom,turbo-frequency;

			qcom,ipv4-enabled;
			qcom,ipv6-enabled;
			qcom,l2tpv2-enabled;
			qcom,gre-enabled;
			qcom,map-t-enabled;
			qcom,pptp-enabled;
			qcom,portid-enabled;
			qcom,shaping-enabled;
			qcom,tun6rd-enabled;
			qcom,tunipip6-enabled;
			qcom,wlan-dataplane-offload-enabled;
			qcom,wlanredirect-enabled;
		};

		nss1: nss@40800000 {
			compatible = "qcom,nss";
			interrupts = <GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 233 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x36400000 0x1000 0x39010000 0x10000>;
			reg-names = "nphys", "vphys";
			resets = <&gcc UBI32_CORE2_CLKRST_CLAMP_RESET>,
				 <&gcc UBI32_CORE2_CLAMP_RESET>,
				 <&gcc UBI32_CORE2_AHB_RESET>,
				 <&gcc UBI32_CORE2_AXI_RESET>;
			reset-names = "clkrst-clamp", "clamp", "ahb", "axi";

			qcom,id = <1>;
			qcom,num-irq = <2>;
			qcom,num-queue = <2>;
			qcom,load-addr = <0x40800000>;
			qcom,turbo-frequency;

			qcom,capwap-enabled;
			qcom,crypto-enabled;
			qcom,dtls-enabled;
			qcom,ipsec-enabled;
		};

		nss-gmac-common {
			compatible = "qcom,nss-gmac-common";
			reg = <0x03000000 0x0000FFFF 0x1bb00000 0x0000FFFF 0x00900000 0x00004000>;
			reg-names = "nss_reg_base" , "qsgmii_reg_base", "clk_ctl_base";
		};

		crypto1: crypto@38000000 {
			compatible = "qcom,nss-crypto";
			reg-names = "crypto_pbase", "bam_base";
			reg = <0x38000000 0x20000>,
			    <0x38004000 0x22000>;
                        resets = <&gcc CRYPTO_ENG1_RESET>,
                                 <&gcc CRYPTO_AHB_RESET>;
                        reset-names = "rst_eng", "rst_ahb";
			clocks = <&gcc CE5_CORE_CLK>, <&gcc CE5_A_CLK>, <&gcc CE5_H_CLK>;
			clock-names = "ce5_core", "ce5_aclk", "ce5_hclk";
			qcom,ee = <0>;
		};

		crypto2: crypto@38400000 {
			compatible = "qcom,nss-crypto";
			reg-names = "crypto_pbase", "bam_base";
			reg = <0x38400000 0x20000>,
			    <0x38404000 0x22000>;
                        resets = <&gcc CRYPTO_ENG2_RESET>;
                        reset-names = "rst_eng";
			qcom,ee = <0>;
		};

		crypto3: crypto@38800000 {
			compatible = "qcom,nss-crypto";
			reg-names = "crypto_pbase", "bam_base";
			reg = <0x38800000 0x20000>,
			    <0x38804000 0x22000>;
                        resets = <&gcc CRYPTO_ENG3_RESET>;
                        reset-names = "rst_eng";
			qcom,ee = <0>;
		};

		crypto4: crypto@38C00000 {
			compatible = "qcom,nss-crypto";
			reg-names = "crypto_pbase", "bam_base";
			reg = <0x38C00000 0x20000>,
			    <0x38C04000 0x22000>;
                        resets = <&gcc CRYPTO_ENG4_RESET>;
                        reset-names = "rst_eng";
			qcom,ee = <0>;
		};

	ramoops {
		compatible = "ramoops";
		memory-region = <&pstore>;
		record-size = <0x20000>;
		console-size = <0>;
		ftrace-size = <0>;
		pmsg-size = <0>;
		ecc-size = <0>;
	};

	};

	chosen {
		bootargs-append = " console=ttyMSM1,115200n8 earlyprintk ubi.mtd=ubi ubi.mtd=art clk_ignore_unused";
	};
};

&adm_dma {
	status = "ok";
};
