<!DOCTYPE html>
<html>
<head>
   <meta charset="utf-8">
   <meta http-equiv="X-UA-Compatible" content="IE=edge">
   <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
   <meta http-equiv="description" content="index.html">
   <meta http-equiv="keywords" content="tl-verilog">

   <title>flow.m4out.tlv -> flow.sv & flow_gen.sv</title>

   <link rel="stylesheet" href="tlx.css" />
<!--Load styles for stats page-->
<link rel="stylesheet" href="http://www.rweda.com/lib/sp_1.14-2022_10_10-beta-Pro/stats.css" />
<!--Load the AJAX API-->
<script src="https://ajax.googleapis.com/ajax/libs/jquery/1.11.2/jquery.min.js"></script>
<script type="text/javascript" src="https://www.google.com/jsapi"></script>
<script type="text/javascript" src="http://www.rweda.com/lib/sp_1.14-2022_10_10-beta-Pro/stats.js"></script>
<script type="text/javascript">

  function getTitle() {
    return "flow.m4out.tlv -> flow.sv & flow_gen.sv";
  }

  function chartData() {
    return [
      ['File(s)', 'Unknown', 'Untouched', 'Logic', 'Declarations', 'Staging', 'Structure', 'Validity', '(Instrumentation)', { role: 'style' }, '(Comments)', { role: 'style' }, '(Whitespace)', { role: 'style' }],
      ['flow.m4out.tlv', 0, 360, 6566, 0, 96, 3090, 277, 308, 'opacity: 0.1', 9774, 'opacity: 0.1', 11148, 'opacity: 0.1'],
      ['flow.sv', 0, 360, 19248, 10755, 0, 942, 0, 0, 'opacity: 0.1', 12157, 'opacity: 0.1', 12068, 'opacity: 0.1'],
      ['flow_gen.sv', 0, 0, 0, 737, 9087, 617, 9904, 0, 'opacity: 0.1', 4838, 'opacity: 0.1', 5799, 'opacity: 0.1'],
      ['SV Total', 0, 360, 19248, 11492, 9087, 1559, 9904, 0, 'opacity: 0.1', 16995, 'opacity: 0.1', 17867, 'opacity: 0.1']
    ];
  }

  function chartColors() {
    return ['#505050', '#305050', 'purple', 'blue', '#509050', '#1090c0', '#E04010', '#a07090', '#707070', '#7090a0'];
  };
</script>
</head>

<body>

    <div id="four_square">
        <div id="chart_div" class="cell left top"></div>
        <div id="gen_div" class="cell code right top">

<pre>
<span class="tlx_comments">// Generated by SandPiper(TM).
// Redwood EDA, LLC does not claim intellectual property rights to this file and provides no warranty regarding its correctness or quality.


// For silencing unused signal messages.
</span><span class="tlx_structure">`define BOGUS_USE(ignore)


</span><span class="tlx_comments">// For X injection on assignments, disableable using `define SP_PHYS.
</span><span class="tlx_structure">`ifdef WHEN
   $warning(&quot;WHEN macro redefined.&quot;);
`endif
`ifdef SP_PHYS
   `define WHEN(valid_sig)
`else
   `define WHEN(valid_sig) !valid_sig ? 'x :
`endif


genvar entry, ring_stop;


</span><span class="tlx_comments">//
// Signals declared top-level.
//

// For &gt;ring_stop|rg$dest.
</span><span class="tlx_declarations">logic [RING_STOPS_WIDTH-1:0] RingStop_RG_dest_a0 [RING_STOPS-1:0];
logic [RING_STOPS_WIDTH-1:0] RingStop_RG_dest_a1 [RING_STOPS-1:0];

</span><span class="tlx_comments">// For &gt;ring_stop|rg$pass_on.
</span><span class="tlx_declarations">logic RingStop_RG_pass_on_a0 [RING_STOPS-1:0];
logic RingStop_RG_pass_on_a1 [RING_STOPS-1:0];

</span><span class="tlx_comments">// For &gt;ring_stop|rg$sender.
</span><span class="tlx_declarations">logic [RING_STOPS_WIDTH-1:0] w_RingStop_RG_sender_a1 [RING_STOPS-1:0] </span><span class="tlx_comments">/* without X injection for &quot;when&quot; condition */</span><span class="tlx_declarations">;
logic [RING_STOPS_WIDTH-1:0] RingStop_RG_sender_a1 [RING_STOPS-1:0];
logic [RING_STOPS_WIDTH-1:0] RingStop_RG_sender_a2 [RING_STOPS-1:0];

</span><span class="tlx_comments">// For &gt;tb&gt;ring_stop|receive$NumPackets.
</span><span class="tlx_declarations">logic [RING_STOPS-1:0] [PACKET_SIZE-1:0] Tb_RingStop_RECEIVE_NumPackets_n1;
logic [RING_STOPS-1:0] [PACKET_SIZE-1:0] Tb_RingStop_RECEIVE_NumPackets_a0;

</span><span class="tlx_comments">// For &gt;tb|count$CycCount.
</span><span class="tlx_declarations">logic [15:0] Tb_COUNT_CycCount_n1;
logic [15:0] Tb_COUNT_CycCount_a0;

</span><span class="tlx_comments">// For &gt;tb|pass$packets.
</span><span class="tlx_declarations">logic [RING_STOPS*PACKET_SIZE-1:0] Tb_PASS_packets_a0;

</span><span class="tlx_comments">// For &gt;tb|pass$reset.
</span><span class="tlx_declarations">logic Tb_PASS_reset_a0;

</span><span class="tlx_comments">// For |default$reset.
</span><span class="tlx_declarations">logic DEFAULT_reset_a0;
logic DEFAULT_reset_a1;

</span><span class="tlx_comments">
//
// Scope: &gt;ring_stop[RING_STOPS-1:0]
//

//
// Scope: &gt;ring_stop&gt;pipe2
//

//
// Scope: &gt;ring_stop&gt;pipe2|fifo2_out
//

// Clock signals.
</span><span class="tlx_validity">logic clkP_RingStop_Pipe2_FIFO2_OUT_trans_valid_a1 [RING_STOPS-1:0];

</span><span class="tlx_comments">//
// Scope: &gt;ring_stop&gt;stall_pipe
//

//
// Scope: &gt;ring_stop&gt;stall_pipe|fifo_out
//

// Clock signals.
</span><span class="tlx_validity">logic clkP_RingStop_StallPipe_FIFO_OUT_trans_valid_a1 [RING_STOPS-1:0];

</span><span class="tlx_comments">//
// Scope: &gt;ring_stop&gt;stall_pipe|stall0
//

// Clock signals.
</span><span class="tlx_validity">logic clkP_RingStop_StallPipe_STALL0_trans_valid_a1 [RING_STOPS-1:0];

</span><span class="tlx_comments">//
// Scope: &gt;ring_stop&gt;stall_pipe|stall1
//

// Clock signals.
</span><span class="tlx_validity">logic clkP_RingStop_StallPipe_STALL1_trans_avail_a1 [RING_STOPS-1:0];
logic clkP_RingStop_StallPipe_STALL1_trans_valid_a1 [RING_STOPS-1:0];

</span><span class="tlx_comments">//
// Scope: &gt;ring_stop&gt;stall_pipe|stall2
//

// Clock signals.
</span><span class="tlx_validity">logic clkP_RingStop_StallPipe_STALL2_trans_avail_a1 [RING_STOPS-1:0];
logic clkP_RingStop_StallPipe_STALL2_trans_valid_a1 [RING_STOPS-1:0];

</span><span class="tlx_comments">//
// Scope: &gt;ring_stop&gt;stall_pipe|stall3
//

// Clock signals.
</span><span class="tlx_validity">logic clkP_RingStop_StallPipe_STALL3_trans_valid_a1 [RING_STOPS-1:0];

</span><span class="tlx_comments">//
// Scope: &gt;ring_stop|arb_out
//

// Clock signals.
</span><span class="tlx_validity">logic clkP_RingStop_ARB_OUT_trans_valid_a1 [RING_STOPS-1:0];

</span><span class="tlx_comments">//
// Scope: &gt;ring_stop|pipe1
//

// Clock signals.
</span><span class="tlx_validity">logic clkP_RingStop_PIPE1_trans_valid_a1 [RING_STOPS-1:0];

</span><span class="tlx_comments">//
// Scope: &gt;ring_stop|rg
//

// Clock signals.
</span><span class="tlx_validity">logic clkP_RingStop_RG_valid_a2 [RING_STOPS-1:0];

</span><span class="tlx_comments">//
// Scope: &gt;ring_stop|ring_in
//

// Clock signals.
</span><span class="tlx_validity">logic clkP_RingStop_RING_IN_trans_valid_a1 [RING_STOPS-1:0];

</span><span class="tlx_comments">//
// Scope: &gt;tb
//

//
// Scope: &gt;tb&gt;ring_stop[RING_STOPS-1:0]
//

//
// Scope: &gt;tb&gt;ring_stop|send
//

// Clock signals.
</span><span class="tlx_validity">logic clkP_Tb_RingStop_SEND_trans_valid_a1 [RING_STOPS-1:0];

</span><span class="tlx_comments">

   //
   // Scope: &gt;ring_stop[RING_STOPS-1:0]
   //
   </span><span class="tlx_structure">for (ring_stop = 0; ring_stop &lt;= RING_STOPS-1; ring_stop++) begin : L1gen_RingStop
</span><span class="tlx_comments">
      //
      // Scope: &gt;pipe2
      //


         //
         // Scope: |fifo2_out
         //

            // Staging of $trans_valid.
            </span><span class="tlx_staging">always_ff @(posedge clk) L1c_RingStop[ring_stop].L1_Pipe2_FIFO2_OUT_trans_valid_a1 &lt;= L1c_RingStop[ring_stop].L1_Pipe2_FIFO2_OUT_trans_valid_a0;


            </span><span class="tlx_comments">//
            // Scope: &gt;fifo_head
            //


               //
               // Scope: &gt;trans
               //

                  // Inject X when invalid.
                  </span><span class="tlx_validity">assign L1c_RingStop[ring_stop].L1_Pipe2_FIFO2_OUT_FifoHead_Trans_dest_a0 = `WHEN(L1c_RingStop[ring_stop].L1_Pipe2_FIFO2_OUT_FifoHead_trans_avail_a0) L1c_RingStop[ring_stop].w_L1_Pipe2_FIFO2_OUT_FifoHead_Trans_dest_a0;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign L1c_RingStop[ring_stop].L1_Pipe2_FIFO2_OUT_FifoHead_Trans_sender_a0 = `WHEN(L1c_RingStop[ring_stop].L1_Pipe2_FIFO2_OUT_FifoHead_trans_avail_a0) L1c_RingStop[ring_stop].w_L1_Pipe2_FIFO2_OUT_FifoHead_Trans_sender_a0;



            </span><span class="tlx_comments">//
            // Scope: &gt;head
            //


               //
               // Scope: &gt;trans
               //

                  // Inject X when invalid.
                  </span><span class="tlx_validity">assign L1c_RingStop[ring_stop].L1_Pipe2_FIFO2_OUT_Head_Trans_dest_a0 = `WHEN(L1c_RingStop[ring_stop].L1_Pipe2_FIFO2_OUT_Head_trans_avail_a0) L1c_RingStop[ring_stop].w_L1_Pipe2_FIFO2_OUT_Head_Trans_dest_a0;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign L1c_RingStop[ring_stop].L1_Pipe2_FIFO2_OUT_Head_Trans_sender_a0 = `WHEN(L1c_RingStop[ring_stop].L1_Pipe2_FIFO2_OUT_Head_trans_avail_a0) L1c_RingStop[ring_stop].w_L1_Pipe2_FIFO2_OUT_Head_Trans_sender_a0;



            </span><span class="tlx_comments">//
            // Scope: &gt;trans
            //

               // Inject X when invalid.
               </span><span class="tlx_validity">assign L1c_RingStop[ring_stop].L1_Pipe2_FIFO2_OUT_Trans_dest_a0 = `WHEN(L1c_RingStop[ring_stop].L1_Pipe2_FIFO2_OUT_trans_valid_a0) L1c_RingStop[ring_stop].w_L1_Pipe2_FIFO2_OUT_Trans_dest_a0;
               </span><span class="tlx_comments">// Staging of $sender.
               </span><span class="tlx_staging">always_ff @(posedge clkP_RingStop_Pipe2_FIFO2_OUT_trans_valid_a1[ring_stop]) L1c_RingStop[ring_stop].L1_Pipe2_FIFO2_OUT_Trans_sender_a1[RING_STOPS_WIDTH-1:0] &lt;= L1c_RingStop[ring_stop].w_L1_Pipe2_FIFO2_OUT_Trans_sender_a0[RING_STOPS_WIDTH-1:0];




         </span><span class="tlx_comments">//
         // Scope: |pipe2
         //

            // Staging of $two_valid.
            </span><span class="tlx_staging">always_ff @(posedge clk) L1c_RingStop[ring_stop].L1_Pipe2_PIPE2_two_valid_a1 &lt;= L1c_RingStop[ring_stop].L1_Pipe2_PIPE2_two_valid_a0;

            </span><span class="tlx_comments">// Staging of $valid_count.
            </span><span class="tlx_staging">always_ff @(posedge clk) L1c_RingStop[ring_stop].L1_Pipe2_PIPE2_valid_count_a1[$clog2((4)+1)-1:0] &lt;= L1c_RingStop[ring_stop].L1_Pipe2_PIPE2_valid_count_a0[$clog2((4)+1)-1:0];


            </span><span class="tlx_comments">//
            // Scope: &gt;entry[(4)-1:0]
            //
            </span><span class="tlx_structure">for (entry = 0; entry &lt;= (4)-1; entry++) begin : L2gen_Pipe2_PIPE2_Entry
</span><span class="tlx_comments">               // Staging of $state.
               </span><span class="tlx_staging">always_ff @(posedge clk) L1c_RingStop[ring_stop].L1_Pipe2_PIPE2_Entry_state_a1[entry] &lt;= L1c_RingStop[ring_stop].L1_Pipe2_PIPE2_Entry_state_a0[entry];


               </span><span class="tlx_comments">//
               // Scope: &gt;trans
               //

                  // Staging of $dest.
                  </span><span class="tlx_staging">always_ff @(posedge clk) L1c_RingStop[ring_stop].L2d_Pipe2_PIPE2_Entry[entry].L2_Trans_dest_a1[RING_STOPS_WIDTH-1:0] &lt;= L1c_RingStop[ring_stop].L2d_Pipe2_PIPE2_Entry[entry].L2_Trans_dest_a0[RING_STOPS_WIDTH-1:0];

                  </span><span class="tlx_comments">// Staging of $sender.
                  </span><span class="tlx_staging">always_ff @(posedge clk) L1c_RingStop[ring_stop].L2d_Pipe2_PIPE2_Entry[entry].L2_Trans_sender_a1[RING_STOPS_WIDTH-1:0] &lt;= L1c_RingStop[ring_stop].L2d_Pipe2_PIPE2_Entry[entry].L2_Trans_sender_a0[RING_STOPS_WIDTH-1:0];


            </span><span class="tlx_structure">end

            </span><span class="tlx_comments">//
            // Scope: &gt;trans
            //

               // Inject X when invalid.
               </span><span class="tlx_validity">assign L1c_RingStop[ring_stop].L1_Pipe2_PIPE2_Trans_dest_a0 = `WHEN(L1c_RingStop[ring_stop].L1_Pipe2_PIPE2_trans_valid_a0) L1c_RingStop[ring_stop].w_L1_Pipe2_PIPE2_Trans_dest_a0;
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign L1c_RingStop[ring_stop].L1_Pipe2_PIPE2_Trans_sender_a0 = `WHEN(L1c_RingStop[ring_stop].L1_Pipe2_PIPE2_trans_valid_a0) L1c_RingStop[ring_stop].w_L1_Pipe2_PIPE2_Trans_sender_a0;




      </span><span class="tlx_comments">//
      // Scope: &gt;stall_pipe
      //


         //
         // Scope: |fifo_out
         //

            // Staging of $trans_valid.
            </span><span class="tlx_staging">always_ff @(posedge clk) L1c_RingStop[ring_stop].L1_StallPipe_FIFO_OUT_trans_valid_a1 &lt;= L1c_RingStop[ring_stop].L1_StallPipe_FIFO_OUT_trans_valid_a0;


            </span><span class="tlx_comments">//
            // Scope: &gt;fifo_head
            //


               //
               // Scope: &gt;trans
               //

                  // Inject X when invalid.
                  </span><span class="tlx_validity">assign L1c_RingStop[ring_stop].L1_StallPipe_FIFO_OUT_FifoHead_Trans_dest_a0 = `WHEN(L1c_RingStop[ring_stop].L1_StallPipe_FIFO_OUT_FifoHead_trans_avail_a0) L1c_RingStop[ring_stop].w_L1_StallPipe_FIFO_OUT_FifoHead_Trans_dest_a0;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign L1c_RingStop[ring_stop].L1_StallPipe_FIFO_OUT_FifoHead_Trans_sender_a0 = `WHEN(L1c_RingStop[ring_stop].L1_StallPipe_FIFO_OUT_FifoHead_trans_avail_a0) L1c_RingStop[ring_stop].w_L1_StallPipe_FIFO_OUT_FifoHead_Trans_sender_a0;



            </span><span class="tlx_comments">//
            // Scope: &gt;head
            //


               //
               // Scope: &gt;trans
               //

                  // Inject X when invalid.
                  </span><span class="tlx_validity">assign L1c_RingStop[ring_stop].L1_StallPipe_FIFO_OUT_Head_Trans_dest_a0 = `WHEN(L1c_RingStop[ring_stop].L1_StallPipe_FIFO_OUT_Head_trans_avail_a0) L1c_RingStop[ring_stop].w_L1_StallPipe_FIFO_OUT_Head_Trans_dest_a0;
                  </span><span class="tlx_comments">// Inject X when invalid.
                  </span><span class="tlx_validity">assign L1c_RingStop[ring_stop].L1_StallPipe_FIFO_OUT_Head_Trans_sender_a0 = `WHEN(L1c_RingStop[ring_stop].L1_StallPipe_FIFO_OUT_Head_trans_avail_a0) L1c_RingStop[ring_stop].w_L1_StallPipe_FIFO_OUT_Head_Trans_sender_a0;



            </span><span class="tlx_comments">//
            // Scope: &gt;trans
            //

               // Inject X when invalid.
               </span><span class="tlx_validity">assign L1c_RingStop[ring_stop].L1_StallPipe_FIFO_OUT_Trans_dest_a0 = `WHEN(L1c_RingStop[ring_stop].L1_StallPipe_FIFO_OUT_trans_valid_a0) L1c_RingStop[ring_stop].w_L1_StallPipe_FIFO_OUT_Trans_dest_a0;
               </span><span class="tlx_comments">// Staging of $dest.
               </span><span class="tlx_staging">always_ff @(posedge clkP_RingStop_StallPipe_FIFO_OUT_trans_valid_a1[ring_stop]) L1c_RingStop[ring_stop].L1_StallPipe_FIFO_OUT_Trans_dest_a1[RING_STOPS_WIDTH-1:0] &lt;= L1c_RingStop[ring_stop].L1_StallPipe_FIFO_OUT_Trans_dest_a0[RING_STOPS_WIDTH-1:0];

               </span><span class="tlx_comments">// Staging of $sender.
               </span><span class="tlx_staging">always_ff @(posedge clkP_RingStop_StallPipe_FIFO_OUT_trans_valid_a1[ring_stop]) L1c_RingStop[ring_stop].L1_StallPipe_FIFO_OUT_Trans_sender_a1[RING_STOPS_WIDTH-1:0] &lt;= L1c_RingStop[ring_stop].w_L1_StallPipe_FIFO_OUT_Trans_sender_a0[RING_STOPS_WIDTH-1:0];




         </span><span class="tlx_comments">//
         // Scope: |stall0
         //

            // Staging of $trans_avail.
            </span><span class="tlx_staging">always_ff @(posedge clk) L1c_RingStop[ring_stop].L1_StallPipe_STALL0_trans_avail_a1 &lt;= L1c_RingStop[ring_stop].L1_StallPipe_STALL0_trans_avail_a0;


            </span><span class="tlx_comments">//
            // Scope: &gt;trans
            //

               // Inject X when invalid.
               </span><span class="tlx_validity">assign L1c_RingStop[ring_stop].L1_StallPipe_STALL0_Trans_dest_a0 = `WHEN(L1c_RingStop[ring_stop].L1_StallPipe_STALL0_trans_valid_a0) L1c_RingStop[ring_stop].w_L1_StallPipe_STALL0_Trans_dest_a0;
               </span><span class="tlx_comments">// Staging of $dest.
               </span><span class="tlx_staging">always_ff @(posedge clkP_RingStop_StallPipe_STALL0_trans_valid_a1[ring_stop]) L1c_RingStop[ring_stop].L1_StallPipe_STALL0_Trans_dest_a1[RING_STOPS_WIDTH-1:0] &lt;= L1c_RingStop[ring_stop].L1_StallPipe_STALL0_Trans_dest_a0[RING_STOPS_WIDTH-1:0];

               </span><span class="tlx_comments">// Staging of $sender.
               </span><span class="tlx_staging">always_ff @(posedge clkP_RingStop_StallPipe_STALL0_trans_valid_a1[ring_stop]) L1c_RingStop[ring_stop].L1_StallPipe_STALL0_Trans_sender_a1[RING_STOPS_WIDTH-1:0] &lt;= L1c_RingStop[ring_stop].w_L1_StallPipe_STALL0_Trans_sender_a0[RING_STOPS_WIDTH-1:0];




         </span><span class="tlx_comments">//
         // Scope: |stall1
         //

            // Staging of $trans_avail.
            </span><span class="tlx_staging">always_ff @(posedge clk) L1c_RingStop[ring_stop].L1_StallPipe_STALL1_trans_avail_a1 &lt;= L1c_RingStop[ring_stop].L1_StallPipe_STALL1_trans_avail_a0;


            </span><span class="tlx_comments">//
            // Scope: &gt;trans
            //

               // Inject X when invalid.
               </span><span class="tlx_validity">assign L1c_RingStop[ring_stop].L1_StallPipe_STALL1_Trans_dest_a0 = `WHEN(L1c_RingStop[ring_stop].L1_StallPipe_STALL1_trans_avail_a0) L1c_RingStop[ring_stop].w_L1_StallPipe_STALL1_Trans_dest_a0;
               </span><span class="tlx_comments">// Staging of $dest.
               </span><span class="tlx_staging">always_ff @(posedge clkP_RingStop_StallPipe_STALL1_trans_avail_a1[ring_stop]) L1c_RingStop[ring_stop].L1_StallPipe_STALL1_Trans_dest_a1[RING_STOPS_WIDTH-1:0] &lt;= L1c_RingStop[ring_stop].L1_StallPipe_STALL1_Trans_dest_a0[RING_STOPS_WIDTH-1:0];

               </span><span class="tlx_comments">// Staging of $sender.
               </span><span class="tlx_staging">always_ff @(posedge clkP_RingStop_StallPipe_STALL1_trans_avail_a1[ring_stop]) L1c_RingStop[ring_stop].L1_StallPipe_STALL1_Trans_sender_a1[RING_STOPS_WIDTH-1:0] &lt;= L1c_RingStop[ring_stop].w_L1_StallPipe_STALL1_Trans_sender_a0[RING_STOPS_WIDTH-1:0];



            </span><span class="tlx_comments">//
            // Scope: &gt;trans_hold
            //

               // Inject X when invalid.
               </span><span class="tlx_validity">assign L1c_RingStop[ring_stop].L1_StallPipe_STALL1_TransHold_dest_a0 = `WHEN(L1c_RingStop[ring_stop].L1_StallPipe_STALL1_trans_valid_a0) L1c_RingStop[ring_stop].w_L1_StallPipe_STALL1_TransHold_dest_a0;
               </span><span class="tlx_comments">// Staging of $dest.
               </span><span class="tlx_staging">always_ff @(posedge clkP_RingStop_StallPipe_STALL1_trans_valid_a1[ring_stop]) L1c_RingStop[ring_stop].L1_StallPipe_STALL1_TransHold_dest_a1[RING_STOPS_WIDTH-1:0] &lt;= L1c_RingStop[ring_stop].L1_StallPipe_STALL1_TransHold_dest_a0[RING_STOPS_WIDTH-1:0];

               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign L1c_RingStop[ring_stop].L1_StallPipe_STALL1_TransHold_sender_a0 = `WHEN(L1c_RingStop[ring_stop].L1_StallPipe_STALL1_trans_valid_a0) L1c_RingStop[ring_stop].w_L1_StallPipe_STALL1_TransHold_sender_a0;
               </span><span class="tlx_comments">// Staging of $sender.
               </span><span class="tlx_staging">always_ff @(posedge clkP_RingStop_StallPipe_STALL1_trans_valid_a1[ring_stop]) L1c_RingStop[ring_stop].L1_StallPipe_STALL1_TransHold_sender_a1[RING_STOPS_WIDTH-1:0] &lt;= L1c_RingStop[ring_stop].L1_StallPipe_STALL1_TransHold_sender_a0[RING_STOPS_WIDTH-1:0];




         </span><span class="tlx_comments">//
         // Scope: |stall2
         //

            // Staging of $trans_avail.
            </span><span class="tlx_staging">always_ff @(posedge clk) L1c_RingStop[ring_stop].L1_StallPipe_STALL2_trans_avail_a1 &lt;= L1c_RingStop[ring_stop].L1_StallPipe_STALL2_trans_avail_a0;


            </span><span class="tlx_comments">//
            // Scope: &gt;trans
            //

               // Inject X when invalid.
               </span><span class="tlx_validity">assign L1c_RingStop[ring_stop].L1_StallPipe_STALL2_Trans_dest_a0 = `WHEN(L1c_RingStop[ring_stop].L1_StallPipe_STALL2_trans_avail_a0) L1c_RingStop[ring_stop].w_L1_StallPipe_STALL2_Trans_dest_a0;
               </span><span class="tlx_comments">// Staging of $dest.
               </span><span class="tlx_staging">always_ff @(posedge clkP_RingStop_StallPipe_STALL2_trans_avail_a1[ring_stop]) L1c_RingStop[ring_stop].L1_StallPipe_STALL2_Trans_dest_a1[RING_STOPS_WIDTH-1:0] &lt;= L1c_RingStop[ring_stop].L1_StallPipe_STALL2_Trans_dest_a0[RING_STOPS_WIDTH-1:0];

               </span><span class="tlx_comments">// Staging of $sender.
               </span><span class="tlx_staging">always_ff @(posedge clkP_RingStop_StallPipe_STALL2_trans_avail_a1[ring_stop]) L1c_RingStop[ring_stop].L1_StallPipe_STALL2_Trans_sender_a1[RING_STOPS_WIDTH-1:0] &lt;= L1c_RingStop[ring_stop].w_L1_StallPipe_STALL2_Trans_sender_a0[RING_STOPS_WIDTH-1:0];



            </span><span class="tlx_comments">//
            // Scope: &gt;trans_hold
            //

               // Inject X when invalid.
               </span><span class="tlx_validity">assign L1c_RingStop[ring_stop].L1_StallPipe_STALL2_TransHold_dest_a0 = `WHEN(L1c_RingStop[ring_stop].L1_StallPipe_STALL2_trans_valid_a0) L1c_RingStop[ring_stop].w_L1_StallPipe_STALL2_TransHold_dest_a0;
               </span><span class="tlx_comments">// Staging of $dest.
               </span><span class="tlx_staging">always_ff @(posedge clkP_RingStop_StallPipe_STALL2_trans_valid_a1[ring_stop]) L1c_RingStop[ring_stop].L1_StallPipe_STALL2_TransHold_dest_a1[RING_STOPS_WIDTH-1:0] &lt;= L1c_RingStop[ring_stop].L1_StallPipe_STALL2_TransHold_dest_a0[RING_STOPS_WIDTH-1:0];

               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign L1c_RingStop[ring_stop].L1_StallPipe_STALL2_TransHold_sender_a0 = `WHEN(L1c_RingStop[ring_stop].L1_StallPipe_STALL2_trans_valid_a0) L1c_RingStop[ring_stop].w_L1_StallPipe_STALL2_TransHold_sender_a0;
               </span><span class="tlx_comments">// Staging of $sender.
               </span><span class="tlx_staging">always_ff @(posedge clkP_RingStop_StallPipe_STALL2_trans_valid_a1[ring_stop]) L1c_RingStop[ring_stop].L1_StallPipe_STALL2_TransHold_sender_a1[RING_STOPS_WIDTH-1:0] &lt;= L1c_RingStop[ring_stop].L1_StallPipe_STALL2_TransHold_sender_a0[RING_STOPS_WIDTH-1:0];




         </span><span class="tlx_comments">//
         // Scope: |stall3
         //

            // Staging of $trans_avail.
            </span><span class="tlx_staging">always_ff @(posedge clk) L1c_RingStop[ring_stop].L1_StallPipe_STALL3_trans_avail_a1 &lt;= L1c_RingStop[ring_stop].L1_StallPipe_STALL3_trans_avail_a0;

            </span><span class="tlx_comments">// Staging of $two_valid.
            </span><span class="tlx_staging">always_ff @(posedge clk) L1c_RingStop[ring_stop].L1_StallPipe_STALL3_two_valid_a1 &lt;= L1c_RingStop[ring_stop].L1_StallPipe_STALL3_two_valid_a0;

            </span><span class="tlx_comments">// Staging of $valid_count.
            </span><span class="tlx_staging">always_ff @(posedge clk) L1c_RingStop[ring_stop].L1_StallPipe_STALL3_valid_count_a1[$clog2((4)+1)-1:0] &lt;= L1c_RingStop[ring_stop].L1_StallPipe_STALL3_valid_count_a0[$clog2((4)+1)-1:0];


            </span><span class="tlx_comments">//
            // Scope: &gt;entry[(4)-1:0]
            //
            </span><span class="tlx_structure">for (entry = 0; entry &lt;= (4)-1; entry++) begin : L2gen_StallPipe_STALL3_Entry
</span><span class="tlx_comments">               // Staging of $state.
               </span><span class="tlx_staging">always_ff @(posedge clk) L1c_RingStop[ring_stop].L1_StallPipe_STALL3_Entry_state_a1[entry] &lt;= L1c_RingStop[ring_stop].L1_StallPipe_STALL3_Entry_state_a0[entry];


               </span><span class="tlx_comments">//
               // Scope: &gt;trans
               //

                  // Staging of $dest.
                  </span><span class="tlx_staging">always_ff @(posedge clk) L1c_RingStop[ring_stop].L2d_StallPipe_STALL3_Entry[entry].L2_Trans_dest_a1[RING_STOPS_WIDTH-1:0] &lt;= L1c_RingStop[ring_stop].L2d_StallPipe_STALL3_Entry[entry].L2_Trans_dest_a0[RING_STOPS_WIDTH-1:0];

                  </span><span class="tlx_comments">// Staging of $sender.
                  </span><span class="tlx_staging">always_ff @(posedge clk) L1c_RingStop[ring_stop].L2d_StallPipe_STALL3_Entry[entry].L2_Trans_sender_a1[RING_STOPS_WIDTH-1:0] &lt;= L1c_RingStop[ring_stop].L2d_StallPipe_STALL3_Entry[entry].L2_Trans_sender_a0[RING_STOPS_WIDTH-1:0];


            </span><span class="tlx_structure">end

            </span><span class="tlx_comments">//
            // Scope: &gt;trans
            //

               // Inject X when invalid.
               </span><span class="tlx_validity">assign L1c_RingStop[ring_stop].L1_StallPipe_STALL3_Trans_dest_a0 = `WHEN(L1c_RingStop[ring_stop].L1_StallPipe_STALL3_trans_avail_a0) L1c_RingStop[ring_stop].w_L1_StallPipe_STALL3_Trans_dest_a0;
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign L1c_RingStop[ring_stop].L1_StallPipe_STALL3_Trans_sender_a0 = `WHEN(L1c_RingStop[ring_stop].L1_StallPipe_STALL3_trans_avail_a0) L1c_RingStop[ring_stop].w_L1_StallPipe_STALL3_Trans_sender_a0;


            </span><span class="tlx_comments">//
            // Scope: &gt;trans_hold
            //

               // Inject X when invalid.
               </span><span class="tlx_validity">assign L1c_RingStop[ring_stop].L1_StallPipe_STALL3_TransHold_dest_a0 = `WHEN(L1c_RingStop[ring_stop].L1_StallPipe_STALL3_trans_valid_a0) L1c_RingStop[ring_stop].w_L1_StallPipe_STALL3_TransHold_dest_a0;
               </span><span class="tlx_comments">// Staging of $dest.
               </span><span class="tlx_staging">always_ff @(posedge clkP_RingStop_StallPipe_STALL3_trans_valid_a1[ring_stop]) L1c_RingStop[ring_stop].L1_StallPipe_STALL3_TransHold_dest_a1[RING_STOPS_WIDTH-1:0] &lt;= L1c_RingStop[ring_stop].L1_StallPipe_STALL3_TransHold_dest_a0[RING_STOPS_WIDTH-1:0];

               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign L1c_RingStop[ring_stop].L1_StallPipe_STALL3_TransHold_sender_a0 = `WHEN(L1c_RingStop[ring_stop].L1_StallPipe_STALL3_trans_valid_a0) L1c_RingStop[ring_stop].w_L1_StallPipe_STALL3_TransHold_sender_a0;
               </span><span class="tlx_comments">// Staging of $sender.
               </span><span class="tlx_staging">always_ff @(posedge clkP_RingStop_StallPipe_STALL3_trans_valid_a1[ring_stop]) L1c_RingStop[ring_stop].L1_StallPipe_STALL3_TransHold_sender_a1[RING_STOPS_WIDTH-1:0] &lt;= L1c_RingStop[ring_stop].L1_StallPipe_STALL3_TransHold_sender_a0[RING_STOPS_WIDTH-1:0];





      </span><span class="tlx_comments">//
      // Scope: |arb_out
      //

         // Staging of $trans_valid.
         </span><span class="tlx_staging">always_ff @(posedge clk) L1c_RingStop[ring_stop].L1_ARB_OUT_trans_valid_a1 &lt;= L1c_RingStop[ring_stop].L1_ARB_OUT_trans_valid_a0;


         </span><span class="tlx_comments">//
         // Scope: &gt;trans
         //

            // Inject X when invalid.
            </span><span class="tlx_validity">assign L1c_RingStop[ring_stop].L1_ARB_OUT_Trans_dest_a0 = `WHEN(L1c_RingStop[ring_stop].L1_ARB_OUT_trans_valid_a0) L1c_RingStop[ring_stop].w_L1_ARB_OUT_Trans_dest_a0;
            </span><span class="tlx_comments">// Staging of $dest.
            </span><span class="tlx_staging">always_ff @(posedge clkP_RingStop_ARB_OUT_trans_valid_a1[ring_stop]) L1c_RingStop[ring_stop].L1_ARB_OUT_Trans_dest_a1[RING_STOPS_WIDTH-1:0] &lt;= L1c_RingStop[ring_stop].L1_ARB_OUT_Trans_dest_a0[RING_STOPS_WIDTH-1:0];

            </span><span class="tlx_comments">// Staging of $sender.
            </span><span class="tlx_staging">always_ff @(posedge clkP_RingStop_ARB_OUT_trans_valid_a1[ring_stop]) L1c_RingStop[ring_stop].L1_ARB_OUT_Trans_sender_a1[RING_STOPS_WIDTH-1:0] &lt;= L1c_RingStop[ring_stop].w_L1_ARB_OUT_Trans_sender_a0[RING_STOPS_WIDTH-1:0];




      </span><span class="tlx_comments">//
      // Scope: |pipe1
      //

         // Staging of $trans_valid.
         </span><span class="tlx_staging">always_ff @(posedge clk) L1c_RingStop[ring_stop].L1_PIPE1_trans_valid_a1 &lt;= L1c_RingStop[ring_stop].L1_PIPE1_trans_valid_a0;


         </span><span class="tlx_comments">//
         // Scope: &gt;trans
         //

            // Inject X when invalid.
            </span><span class="tlx_validity">assign L1c_RingStop[ring_stop].L1_PIPE1_Trans_dest_a0 = `WHEN(L1c_RingStop[ring_stop].L1_PIPE1_trans_valid_a0) L1c_RingStop[ring_stop].w_L1_PIPE1_Trans_dest_a0;
            </span><span class="tlx_comments">// Staging of $dest.
            </span><span class="tlx_staging">always_ff @(posedge clkP_RingStop_PIPE1_trans_valid_a1[ring_stop]) L1c_RingStop[ring_stop].L1_PIPE1_Trans_dest_a1[RING_STOPS_WIDTH-1:0] &lt;= L1c_RingStop[ring_stop].L1_PIPE1_Trans_dest_a0[RING_STOPS_WIDTH-1:0];

            </span><span class="tlx_comments">// Staging of $sender.
            </span><span class="tlx_staging">always_ff @(posedge clkP_RingStop_PIPE1_trans_valid_a1[ring_stop]) L1c_RingStop[ring_stop].L1_PIPE1_Trans_sender_a1[RING_STOPS_WIDTH-1:0] &lt;= L1c_RingStop[ring_stop].w_L1_PIPE1_Trans_sender_a0[RING_STOPS_WIDTH-1:0];




      </span><span class="tlx_comments">//
      // Scope: |rg
      //

         // Staging of $dest.
         </span><span class="tlx_staging">always_ff @(posedge clk) RingStop_RG_dest_a1[ring_stop][RING_STOPS_WIDTH-1:0] &lt;= RingStop_RG_dest_a0[ring_stop][RING_STOPS_WIDTH-1:0];

         </span><span class="tlx_comments">// Staging of $pass_on.
         </span><span class="tlx_staging">always_ff @(posedge clk) RingStop_RG_pass_on_a1[ring_stop] &lt;= RingStop_RG_pass_on_a0[ring_stop];

         </span><span class="tlx_comments">// Staging of $passed_on.
         </span><span class="tlx_staging">always_ff @(posedge clk) L1b_RingStop[ring_stop].L1_RG_passed_on_a1 &lt;= L1b_RingStop[ring_stop].L1_RG_passed_on_a0;

         </span><span class="tlx_comments">// Inject X when invalid.
         </span><span class="tlx_validity">assign RingStop_RG_sender_a1[ring_stop] = `WHEN(L1b_RingStop[ring_stop].L1_RG_valid_a1) w_RingStop_RG_sender_a1[ring_stop];
         </span><span class="tlx_comments">// Staging of $sender.
         </span><span class="tlx_staging">always_ff @(posedge clkP_RingStop_RG_valid_a2[ring_stop]) RingStop_RG_sender_a2[ring_stop][RING_STOPS_WIDTH-1:0] &lt;= RingStop_RG_sender_a1[ring_stop][RING_STOPS_WIDTH-1:0];

         </span><span class="tlx_comments">// Staging of $valid.
         </span><span class="tlx_staging">always_ff @(posedge clk) L1b_RingStop[ring_stop].L1_RG_valid_a1 &lt;= L1b_RingStop[ring_stop].L1_RG_valid_a0;



      </span><span class="tlx_comments">//
      // Scope: |ring_in
      //

         // Inject X when invalid.
         </span><span class="tlx_validity">assign L1_RingStop[ring_stop].L1_RING_IN_dest_a0 = `WHEN(L1_RingStop[ring_stop].L1_RING_IN_trans_valid_a0) L1_RingStop[ring_stop].w_L1_RING_IN_dest_a0;
         </span><span class="tlx_comments">// Staging of $sender.
         </span><span class="tlx_staging">always_ff @(posedge clkP_RingStop_RING_IN_trans_valid_a1[ring_stop]) L1_RingStop[ring_stop].L1_RING_IN_sender_a1[RING_STOPS_WIDTH-1:0] &lt;= L1_RingStop[ring_stop].w_L1_RING_IN_sender_a0[RING_STOPS_WIDTH-1:0];



      </span><span class="tlx_comments">//
      // Scope: |ring_out
      //

         // Inject X when invalid.
         </span><span class="tlx_validity">assign L1b_RingStop[ring_stop].L1_RING_OUT_dest_a1 = `WHEN(L1b_RingStop[ring_stop].L1_RING_OUT_trans_valid_a1) L1b_RingStop[ring_stop].w_L1_RING_OUT_dest_a1;
         </span><span class="tlx_comments">// Inject X when invalid.
         </span><span class="tlx_validity">assign L1b_RingStop[ring_stop].L1_RING_OUT_sender_a1 = `WHEN(L1b_RingStop[ring_stop].L1_RING_OUT_trans_valid_a1) L1b_RingStop[ring_stop].w_L1_RING_OUT_sender_a1;
         </span><span class="tlx_comments">// Staging of $trans_valid.
         </span><span class="tlx_staging">always_ff @(posedge clk) L1b_RingStop[ring_stop].L1_RING_OUT_trans_valid_a1 &lt;= L1b_RingStop[ring_stop].L1_RING_OUT_trans_valid_a0;


   </span><span class="tlx_structure">end

   </span><span class="tlx_comments">//
   // Scope: &gt;tb
   //


      //
      // Scope: &gt;ring_stop[RING_STOPS-1:0]
      //
      </span><span class="tlx_structure">for (ring_stop = 0; ring_stop &lt;= RING_STOPS-1; ring_stop++) begin : L1gen_Tb_RingStop
</span><span class="tlx_comments">
         //
         // Scope: |receive
         //

            // Staging of $NumPackets.
            </span><span class="tlx_staging">always_ff @(posedge clk) Tb_RingStop_RECEIVE_NumPackets_a0[ring_stop][PACKET_SIZE-1:0] &lt;= Tb_RingStop_RECEIVE_NumPackets_n1[ring_stop][PACKET_SIZE-1:0];


            </span><span class="tlx_comments">//
            // Scope: &gt;trans
            //

               // Inject X when invalid.
               </span><span class="tlx_validity">assign L1_Tb_RingStop[ring_stop].L1_RECEIVE_Trans_dest_a0 = `WHEN(L1_Tb_RingStop[ring_stop].L1_RECEIVE_trans_valid_a0) L1_Tb_RingStop[ring_stop].w_L1_RECEIVE_Trans_dest_a0;
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign L1_Tb_RingStop[ring_stop].L1_RECEIVE_Trans_sender_a0 = `WHEN(L1_Tb_RingStop[ring_stop].L1_RECEIVE_trans_valid_a0) L1_Tb_RingStop[ring_stop].w_L1_RECEIVE_Trans_sender_a0;



         </span><span class="tlx_comments">//
         // Scope: |send
         //

            // Staging of $trans_valid.
            </span><span class="tlx_staging">always_ff @(posedge clk) L1_Tb_RingStop[ring_stop].L1_SEND_trans_valid_a1 &lt;= L1_Tb_RingStop[ring_stop].L1_SEND_trans_valid_a0;


            </span><span class="tlx_comments">//
            // Scope: &gt;gen_trans
            //

               // Inject X when invalid.
               </span><span class="tlx_validity">assign L1_Tb_RingStop[ring_stop].L1_SEND_GenTrans_dest_a0 = `WHEN(L1_Tb_RingStop[ring_stop].L1_SEND_valid_in_a0) L1_Tb_RingStop[ring_stop].w_L1_SEND_GenTrans_dest_a0;
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign L1_Tb_RingStop[ring_stop].L1_SEND_GenTrans_dest_tmp_a0 = `WHEN(L1_Tb_RingStop[ring_stop].L1_SEND_valid_in_a0) L1_Tb_RingStop[ring_stop].w_L1_SEND_GenTrans_dest_tmp_a0;
               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign L1_Tb_RingStop[ring_stop].L1_SEND_GenTrans_sender_a0 = `WHEN(L1_Tb_RingStop[ring_stop].L1_SEND_valid_in_a0) L1_Tb_RingStop[ring_stop].w_L1_SEND_GenTrans_sender_a0;


            </span><span class="tlx_comments">//
            // Scope: &gt;trans_out
            //

               // Inject X when invalid.
               </span><span class="tlx_validity">assign L1_Tb_RingStop[ring_stop].L1_SEND_TransOut_dest_a0 = `WHEN(L1_Tb_RingStop[ring_stop].L1_SEND_trans_valid_a0) L1_Tb_RingStop[ring_stop].w_L1_SEND_TransOut_dest_a0;
               </span><span class="tlx_comments">// Staging of $dest.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Tb_RingStop_SEND_trans_valid_a1[ring_stop]) L1_Tb_RingStop[ring_stop].L1_SEND_TransOut_dest_a1[RING_STOPS_WIDTH-1:0] &lt;= L1_Tb_RingStop[ring_stop].L1_SEND_TransOut_dest_a0[RING_STOPS_WIDTH-1:0];

               </span><span class="tlx_comments">// Inject X when invalid.
               </span><span class="tlx_validity">assign L1_Tb_RingStop[ring_stop].L1_SEND_TransOut_sender_a0 = `WHEN(L1_Tb_RingStop[ring_stop].L1_SEND_trans_valid_a0) L1_Tb_RingStop[ring_stop].w_L1_SEND_TransOut_sender_a0;
               </span><span class="tlx_comments">// Staging of $sender.
               </span><span class="tlx_staging">always_ff @(posedge clkP_Tb_RingStop_SEND_trans_valid_a1[ring_stop]) L1_Tb_RingStop[ring_stop].L1_SEND_TransOut_sender_a1[RING_STOPS_WIDTH-1:0] &lt;= L1_Tb_RingStop[ring_stop].L1_SEND_TransOut_sender_a0[RING_STOPS_WIDTH-1:0];



      </span><span class="tlx_structure">end

      </span><span class="tlx_comments">//
      // Scope: |count
      //

         // Staging of $CycCount.
         </span><span class="tlx_staging">always_ff @(posedge clk) Tb_COUNT_CycCount_a0[15:0] &lt;= Tb_COUNT_CycCount_n1[15:0];




   </span><span class="tlx_comments">//
   // Scope: |default
   //

      // Staging of $reset.
      </span><span class="tlx_staging">always_ff @(posedge clk) DEFAULT_reset_a1 &lt;= DEFAULT_reset_a0;





</span><span class="tlx_comments">//
// Gated clocks.
//



   //
   // Scope: &gt;ring_stop[RING_STOPS-1:0]
   //
   </span><span class="tlx_structure">for (ring_stop = 0; ring_stop &lt;= RING_STOPS-1; ring_stop++) begin : L1clk_RingStop
</span><span class="tlx_comments">
      //
      // Scope: &gt;pipe2
      //


         //
         // Scope: |fifo2_out
         //

</span><span class="tlx_validity">            clk_gate gen_clkP_RingStop_Pipe2_FIFO2_OUT_trans_valid_a1(clkP_RingStop_Pipe2_FIFO2_OUT_trans_valid_a1[ring_stop], clk, 1'b1, (L1c_RingStop[ring_stop].L1_Pipe2_FIFO2_OUT_trans_valid_a0 ? 1'b1 : 1'bx), 1'b0);



      </span><span class="tlx_comments">//
      // Scope: &gt;stall_pipe
      //


         //
         // Scope: |fifo_out
         //

</span><span class="tlx_validity">            clk_gate gen_clkP_RingStop_StallPipe_FIFO_OUT_trans_valid_a1(clkP_RingStop_StallPipe_FIFO_OUT_trans_valid_a1[ring_stop], clk, 1'b1, (L1c_RingStop[ring_stop].L1_StallPipe_FIFO_OUT_trans_valid_a0 ? 1'b1 : 1'bx), 1'b0);


         </span><span class="tlx_comments">//
         // Scope: |stall0
         //

</span><span class="tlx_validity">            clk_gate gen_clkP_RingStop_StallPipe_STALL0_trans_valid_a1(clkP_RingStop_StallPipe_STALL0_trans_valid_a1[ring_stop], clk, 1'b1, (L1c_RingStop[ring_stop].L1_StallPipe_STALL0_trans_valid_a0 ? 1'b1 : 1'bx), 1'b0);


         </span><span class="tlx_comments">//
         // Scope: |stall1
         //

</span><span class="tlx_validity">            clk_gate gen_clkP_RingStop_StallPipe_STALL1_trans_avail_a1(clkP_RingStop_StallPipe_STALL1_trans_avail_a1[ring_stop], clk, 1'b1, (L1c_RingStop[ring_stop].L1_StallPipe_STALL1_trans_avail_a0 ? 1'b1 : 1'bx), 1'b0);
            clk_gate gen_clkP_RingStop_StallPipe_STALL1_trans_valid_a1(clkP_RingStop_StallPipe_STALL1_trans_valid_a1[ring_stop], clk, 1'b1, (L1c_RingStop[ring_stop].L1_StallPipe_STALL1_trans_valid_a0 ? 1'b1 : 1'bx), 1'b0);


         </span><span class="tlx_comments">//
         // Scope: |stall2
         //

</span><span class="tlx_validity">            clk_gate gen_clkP_RingStop_StallPipe_STALL2_trans_avail_a1(clkP_RingStop_StallPipe_STALL2_trans_avail_a1[ring_stop], clk, 1'b1, (L1c_RingStop[ring_stop].L1_StallPipe_STALL2_trans_avail_a0 ? 1'b1 : 1'bx), 1'b0);
            clk_gate gen_clkP_RingStop_StallPipe_STALL2_trans_valid_a1(clkP_RingStop_StallPipe_STALL2_trans_valid_a1[ring_stop], clk, 1'b1, (L1c_RingStop[ring_stop].L1_StallPipe_STALL2_trans_valid_a0 ? 1'b1 : 1'bx), 1'b0);


         </span><span class="tlx_comments">//
         // Scope: |stall3
         //

</span><span class="tlx_validity">            clk_gate gen_clkP_RingStop_StallPipe_STALL3_trans_valid_a1(clkP_RingStop_StallPipe_STALL3_trans_valid_a1[ring_stop], clk, 1'b1, (L1c_RingStop[ring_stop].L1_StallPipe_STALL3_trans_valid_a0 ? 1'b1 : 1'bx), 1'b0);



      </span><span class="tlx_comments">//
      // Scope: |arb_out
      //

</span><span class="tlx_validity">         clk_gate gen_clkP_RingStop_ARB_OUT_trans_valid_a1(clkP_RingStop_ARB_OUT_trans_valid_a1[ring_stop], clk, 1'b1, (L1c_RingStop[ring_stop].L1_ARB_OUT_trans_valid_a0 ? 1'b1 : 1'bx), 1'b0);


      </span><span class="tlx_comments">//
      // Scope: |pipe1
      //

</span><span class="tlx_validity">         clk_gate gen_clkP_RingStop_PIPE1_trans_valid_a1(clkP_RingStop_PIPE1_trans_valid_a1[ring_stop], clk, 1'b1, (L1c_RingStop[ring_stop].L1_PIPE1_trans_valid_a0 ? 1'b1 : 1'bx), 1'b0);


      </span><span class="tlx_comments">//
      // Scope: |rg
      //

</span><span class="tlx_validity">         clk_gate gen_clkP_RingStop_RG_valid_a2(clkP_RingStop_RG_valid_a2[ring_stop], clk, 1'b1, (L1b_RingStop[ring_stop].L1_RG_valid_a1 ? 1'b1 : 1'bx), 1'b0);


      </span><span class="tlx_comments">//
      // Scope: |ring_in
      //

</span><span class="tlx_validity">         clk_gate gen_clkP_RingStop_RING_IN_trans_valid_a1(clkP_RingStop_RING_IN_trans_valid_a1[ring_stop], clk, 1'b1, (L1_RingStop[ring_stop].L1_RING_IN_trans_valid_a0 ? 1'b1 : 1'bx), 1'b0);

   </span><span class="tlx_structure">end

   </span><span class="tlx_comments">//
   // Scope: &gt;tb
   //


      //
      // Scope: &gt;ring_stop[RING_STOPS-1:0]
      //
      </span><span class="tlx_structure">for (ring_stop = 0; ring_stop &lt;= RING_STOPS-1; ring_stop++) begin : L1clk_Tb_RingStop
</span><span class="tlx_comments">
         //
         // Scope: |send
         //

</span><span class="tlx_validity">            clk_gate gen_clkP_Tb_RingStop_SEND_trans_valid_a1(clkP_Tb_RingStop_SEND_trans_valid_a1[ring_stop], clk, 1'b1, (L1_Tb_RingStop[ring_stop].L1_SEND_trans_valid_a0 ? 1'b1 : 1'bx), 1'b0);

      </span><span class="tlx_structure">end


</span>
</pre>
        </div>
        <div id="tlx_div" class="cell code left bottom">

<pre>
<span class="tlx_structure">\TLV_version 1c: tl-x.org
\SV
</span><span class="tlx_comments">/*
Copyright (c) 2018, Steve Hoover
All rights reserved.

Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions are met:

* Redistributions of source code must retain the above copyright notice, this
  list of conditions and the following disclaimer.

* Redistributions in binary form must reproduce the above copyright notice,
  this list of conditions and the following disclaimer in the documentation
  and/or other materials provided with the distribution.

* Neither the name of the copyright holder nor the names of its
  contributors may be used to endorse or promote products derived from
  this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
</span><span class="tlx_untouched">module top(input logic clk, input logic reset, input logic [15:0] cyc_cnt, output logic passed, output logic failed);    </span><span class="tlx_comments">/* verilator lint_off UNOPTFLAT */  </span><span class="tlx_untouched">bit [256:0] RW_rand_raw; bit [256+63:0] RW_rand_vect; pseudo_rand #(.WIDTH(257)) pseudo_rand (clk, reset, RW_rand_raw[256:0]); assign RW_rand_vect[256+63:0] = {RW_rand_raw[62:0], RW_rand_raw};  </span><span class="tlx_comments">/* verilator lint_on UNOPTFLAT */
//m4_makerchip_module()
/* verilator lint_off UNOPTFLAT */  // Probably want to make this a default in Makerchip. See what happens when uprev'ed to 1d.


</span><span class="tlx_untouched">parameter RING_STOPS = 4;

parameter RING_STOPS_WIDTH = 2;  </span><span class="tlx_comments">//$clog2(RING_STOPS); // roundup(log2(RING_STOPS))

</span><span class="tlx_untouched">parameter PACKET_SIZE = 16;

</span><span class="tlx_structure">\TLV

   </span><span class="tlx_comments">// testbench
   </span><span class="tlx_structure">&gt;tb
      |count
         </span><span class="tlx_staging">@0
            </span><span class="tlx_logic">%next$CycCount[15:0] = </span><span class="tlx_structure">&gt;top|default</span><span class="tlx_logic">%+1$reset ? 16'b0 :
                                                           $CycCount + 1;
            </span><span class="tlx_structure">\SV_plus
               </span><span class="tlx_logic">always_ff @(posedge clk) begin
                  \$display(&quot;Cycle: %0d&quot;, $CycCount);
               end
      </span><span class="tlx_structure">&gt;ring_stop[</span><span class="tlx_logic">RING_STOPS-1</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
         </span><span class="tlx_comments">// STIMULUS
         </span><span class="tlx_structure">|send
            </span><span class="tlx_staging">@0
               </span><span class="tlx_logic">$valid_in = </span><span class="tlx_structure">&gt;tb|count</span><span class="tlx_logic">%+0$CycCount == 3;
               </span><span class="tlx_validity">?$valid_in
                  </span><span class="tlx_structure">&gt;gen_trans
                     </span><span class="tlx_logic">$sender[RING_STOPS_WIDTH-1:0] = ring_stop;
                     </span><span class="tlx_comments">//m4_rand($size, M4_PACKET_SIZE-1, 0, ring_stop) // unused
                     </span><span class="tlx_logic">$dest_tmp[2-1:0] = *RW_rand_vect[(0 + (ring_stop)) % 257 +: 2];
                     </span><span class="tlx_comments">/* verilator lint_off WIDTH */
                     </span><span class="tlx_logic">$dest[RING_STOPS_WIDTH-1:0] = ($dest_tmp + RING_STOPS) % RING_STOPS;
                     </span><span class="tlx_comments">/* verilator lint_on WIDTH */
                     //$dest[RING_STOPS_WIDTH-1:0] = ring_stop;
                     //$packet_valid = ring_stop == 0 ? 1'b1 : 1'b0; // valid for only first ring_stop - unused
               </span><span class="tlx_logic">$trans_valid = $valid_in || </span><span class="tlx_structure">&gt;ring_stop|receive</span><span class="tlx_logic">%+0$request;
               </span><span class="tlx_validity">?$trans_valid
                  </span><span class="tlx_structure">&gt;trans_out
                     </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;ring_stop|receive</span><span class="tlx_logic">%+0$request ? </span><span class="tlx_structure">&gt;ring_stop|receive&gt;trans</span><span class="tlx_logic">%+0$ANY :
                                                           </span><span class="tlx_structure">|send&gt;gen_trans</span><span class="tlx_logic">%+0$ANY;
                     
                     </span><span class="tlx_structure">\SV_plus
                        </span><span class="tlx_logic">always_ff @(posedge clk) begin
                           \$display(&quot;\|send[%0d]&quot;, ring_stop);
                           \$display(&quot;Sender: %0d, Destination: %0d&quot;, $sender, $dest);
                        end
                     
         </span><span class="tlx_structure">|receive
            </span><span class="tlx_staging">@0
               </span><span class="tlx_logic">$reset = </span><span class="tlx_structure">&gt;top|default</span><span class="tlx_logic">%+1$reset;
               $trans_valid = </span><span class="tlx_structure">&gt;top&gt;ring_stop&gt;pipe2|fifo2_out</span><span class="tlx_logic">%+1$trans_valid;
               $request = $trans_valid &amp;&amp; </span><span class="tlx_structure">&gt;trans</span><span class="tlx_logic">%+0$sender != ring_stop;
               $received = $trans_valid &amp;&amp; </span><span class="tlx_structure">&gt;trans</span><span class="tlx_logic">%+0$sender == ring_stop;
               %next$NumPackets[PACKET_SIZE-1:0] = $reset                      ? '0 :
                                                   </span><span class="tlx_structure">&gt;ring_stop|send</span><span class="tlx_logic">%+0$valid_in ? $NumPackets + 1 :
                                                   $request                    ? $NumPackets :
                                                   $received                   ? $NumPackets - 1 :
                                                                                 $NumPackets;
               </span><span class="tlx_validity">?$trans_valid
                  </span><span class="tlx_structure">&gt;trans
                     </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;top&gt;ring_stop&gt;pipe2|fifo2_out&gt;trans</span><span class="tlx_logic">%+1$ANY;
                     $dest[RING_STOPS_WIDTH-1:0] = </span><span class="tlx_structure">|receive</span><span class="tlx_logic">%+0$request ? $sender : $dest;
      </span><span class="tlx_structure">|pass
         </span><span class="tlx_staging">@0
            </span><span class="tlx_logic">$reset = </span><span class="tlx_structure">&gt;top|default</span><span class="tlx_logic">%+1$reset;
            $packets[RING_STOPS*PACKET_SIZE-1:0] = </span><span class="tlx_structure">&gt;tb&gt;ring_stop[</span><span class="tlx_logic">*</span><span class="tlx_structure">]|receive</span><span class="tlx_logic">%+0$NumPackets;
            *passed = !$reset &amp;&amp; ($packets == '0) &amp;&amp; (</span><span class="tlx_structure">&gt;tb|count</span><span class="tlx_logic">%+0$CycCount &gt; 3);
   
   </span><span class="tlx_comments">// Reset as a pipesignal.
   </span><span class="tlx_structure">|default
      </span><span class="tlx_staging">@0
         </span><span class="tlx_logic">$reset = *reset;

   </span><span class="tlx_comments">// Ring
   </span><span class="tlx_structure">&gt;ring_stop[</span><span class="tlx_logic">RING_STOPS-1</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
      |ring_in
         </span><span class="tlx_staging">@0
            </span><span class="tlx_logic">$reset = </span><span class="tlx_structure">&gt;top|default</span><span class="tlx_logic">%+1$reset;
            </span><span class="tlx_comments">// transaction available if not reset and FIFO has valid transaction
            // and packet's destination is not the same as ring_stop
            </span><span class="tlx_logic">$trans_avail = ! $reset &amp;&amp; </span><span class="tlx_structure">&gt;ring_stop&gt;stall_pipe|fifo_out</span><span class="tlx_logic">%+1$trans_valid &amp;&amp;
                           </span><span class="tlx_structure">&gt;ring_stop&gt;stall_pipe|fifo_out&gt;trans</span><span class="tlx_logic">%+1$dest != ring_stop;
            $trans_valid = $trans_avail &amp;&amp; ! $blocked;
            </span><span class="tlx_validity">?$trans_valid
               </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;ring_stop&gt;stall_pipe|fifo_out&gt;trans</span><span class="tlx_logic">%+1$ANY;
   </span><span class="tlx_comments">//            (  hop,    in_pipe, in_stage, out_pipe, out_stage, reset_scope,  reset_stage, reset_sig)
   </span><span class="tlx_instrumentation">\source ./m4/1c/pipeflow_tlv.m4 995   </span><span class="tlx_comments">// Instantiated from stdin, 121 as: m4+simple_ring(ring_stop, ring_in,    0,     ring_out,     0,     &gt;top|default,      1,       $reset  )
   
      // Logic
      </span><span class="tlx_structure">&gt;ring_stop[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
         |default
            </span><span class="tlx_staging">@0
               </span><span class="tlx_structure">\SV_plus
                  </span><span class="tlx_logic">int prev_hop = (ring_stop + RING_STOPS - 1) % RING_STOPS;
         </span><span class="tlx_structure">|ring_in
            </span><span class="tlx_staging">@0
               </span><span class="tlx_logic">$blocked = </span><span class="tlx_structure">&gt;ring_stop|rg</span><span class="tlx_logic">%+0$passed_on;
         </span><span class="tlx_structure">|rg
            </span><span class="tlx_staging">@0
               </span><span class="tlx_logic">$passed_on = </span><span class="tlx_structure">&gt;ring_stop[</span><span class="tlx_logic">prev_hop</span><span class="tlx_structure">]|rg</span><span class="tlx_logic">%+1$pass_on;
               $valid = ! </span><span class="tlx_structure">&gt;top|default</span><span class="tlx_logic">%+1$reset   &amp;&amp;
                        ($passed_on || </span><span class="tlx_structure">&gt;ring_stop|ring_in</span><span class="tlx_logic">%+0$trans_avail);
               $pass_on = $valid &amp;&amp; ! </span><span class="tlx_structure">&gt;ring_stop|ring_out</span><span class="tlx_logic">%+0$trans_valid;
               $dest[RING_STOPS_WIDTH-1:0] =
                  $passed_on
                     ? </span><span class="tlx_structure">&gt;ring_stop[</span><span class="tlx_logic">prev_hop</span><span class="tlx_structure">]|rg</span><span class="tlx_logic">%+1$dest
                     : </span><span class="tlx_structure">&gt;ring_stop|ring_in</span><span class="tlx_logic">%+0$dest;
            </span><span class="tlx_staging">@1
               </span><span class="tlx_validity">?$valid
                  </span><span class="tlx_logic">$ANY =
                     $passed_on
                        ? </span><span class="tlx_structure">&gt;ring_stop[</span><span class="tlx_logic">prev_hop</span><span class="tlx_structure">]|rg</span><span class="tlx_logic">%+1$ANY
                        : </span><span class="tlx_structure">&gt;ring_stop|ring_in</span><span class="tlx_logic">%+0$ANY;
         </span><span class="tlx_structure">|ring_out
            </span><span class="tlx_comments">// Ring out
            </span><span class="tlx_staging">@0
               </span><span class="tlx_logic">$trans_avail = </span><span class="tlx_structure">&gt;ring_stop|rg</span><span class="tlx_logic">%+0$valid &amp;&amp; (</span><span class="tlx_structure">&gt;ring_stop|rg</span><span class="tlx_logic">%+0$dest == ring_stop);
               $blocked = 1'b0;
               $trans_valid = $trans_avail &amp;&amp; ! $blocked;
            </span><span class="tlx_validity">?$trans_valid
               </span><span class="tlx_staging">@1
                  </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;ring_stop|rg</span><span class="tlx_logic">%+0$ANY;
   </span><span class="tlx_instrumentation">\end_source
   
   </span><span class="tlx_structure">&gt;ring_stop[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
      </span><span class="tlx_comments">// Stall Pipeline
      </span><span class="tlx_structure">&gt;stall_pipe
         |stall0
            </span><span class="tlx_staging">@0
               </span><span class="tlx_logic">$reset = </span><span class="tlx_structure">&gt;top|default</span><span class="tlx_logic">%+1$reset;
               $trans_avail = ! $reset &amp;&amp; </span><span class="tlx_structure">&gt;top&gt;tb&gt;ring_stop|send</span><span class="tlx_logic">%+1$trans_valid;
               $trans_valid = $trans_avail &amp;&amp; ! $blocked;
               </span><span class="tlx_validity">?$trans_valid
                  </span><span class="tlx_structure">&gt;trans
                     </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;top&gt;tb&gt;ring_stop|send&gt;trans_out</span><span class="tlx_logic">%+1$ANY;
         </span><span class="tlx_structure">|stall3
            </span><span class="tlx_staging">@0
               </span><span class="tlx_logic">$reset = </span><span class="tlx_structure">&gt;top|default</span><span class="tlx_logic">%+1$reset;
      
      </span><span class="tlx_comments">// The input transaction.
      </span><span class="tlx_structure">&gt;stall_pipe
         </span><span class="tlx_comments">//               (   top,     name,  first_cycle, last_cycle)
         </span><span class="tlx_instrumentation">\source ./m4/1c/pipeflow_tlv.m4 328   </span><span class="tlx_comments">// Instantiated from stdin, 141 as: m4+stall_pipeline(stall_pipe, stall,      0,          3     )         
            </span><span class="tlx_instrumentation">\source ./m4/1c/pipeflow_tlv.m4 270   </span><span class="tlx_comments">// Instantiated from ./m4/1c/pipeflow_tlv.m4, 330 as: m4_stall_stage(...)
               </span><span class="tlx_structure">|stall0
                  </span><span class="tlx_staging">@0
                     </span><span class="tlx_logic">$blocked = </span><span class="tlx_structure">&gt;stall_pipe|stall1</span><span class="tlx_logic">%+0$blocked;
               </span><span class="tlx_structure">|stall1
                  </span><span class="tlx_staging">@0
                     </span><span class="tlx_logic">$trans_avail = $blocked ? %prev$trans_avail : </span><span class="tlx_structure">&gt;stall_pipe|stall0</span><span class="tlx_logic">%+1$trans_avail;
                     $trans_valid = $trans_avail &amp;&amp; !$blocked;
                     </span><span class="tlx_validity">?$trans_valid
                        </span><span class="tlx_structure">&gt;trans_hold
                           </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">|stall1</span><span class="tlx_logic">$blocked ? %prev$ANY : </span><span class="tlx_structure">&gt;stall_pipe|stall0&gt;trans</span><span class="tlx_logic">%+1$ANY;
                     </span><span class="tlx_validity">?$trans_avail
                        </span><span class="tlx_structure">&gt;trans
                           </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">|stall1&gt;trans_hold</span><span class="tlx_logic">$ANY;
            </span><span class="tlx_instrumentation">\end_source
            \source ./m4/1c/pipeflow_tlv.m4 270   </span><span class="tlx_comments">// Instantiated from ./m4/1c/pipeflow_tlv.m4, 330 as: m4_stall_stage(...)
               </span><span class="tlx_structure">|stall1
                  </span><span class="tlx_staging">@0
                     </span><span class="tlx_logic">$blocked = </span><span class="tlx_structure">&gt;stall_pipe|stall2</span><span class="tlx_logic">%+0$blocked;
               </span><span class="tlx_structure">|stall2
                  </span><span class="tlx_staging">@0
                     </span><span class="tlx_logic">$trans_avail = $blocked ? %prev$trans_avail : </span><span class="tlx_structure">&gt;stall_pipe|stall1</span><span class="tlx_logic">%+1$trans_avail;
                     $trans_valid = $trans_avail &amp;&amp; !$blocked;
                     </span><span class="tlx_validity">?$trans_valid
                        </span><span class="tlx_structure">&gt;trans_hold
                           </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">|stall2</span><span class="tlx_logic">$blocked ? %prev$ANY : </span><span class="tlx_structure">&gt;stall_pipe|stall1&gt;trans</span><span class="tlx_logic">%+1$ANY;
                     </span><span class="tlx_validity">?$trans_avail
                        </span><span class="tlx_structure">&gt;trans
                           </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">|stall2&gt;trans_hold</span><span class="tlx_logic">$ANY;
            </span><span class="tlx_instrumentation">\end_source
            \source ./m4/1c/pipeflow_tlv.m4 270   </span><span class="tlx_comments">// Instantiated from ./m4/1c/pipeflow_tlv.m4, 330 as: m4_stall_stage(...)
               </span><span class="tlx_structure">|stall2
                  </span><span class="tlx_staging">@0
                     </span><span class="tlx_logic">$blocked = </span><span class="tlx_structure">&gt;stall_pipe|stall3</span><span class="tlx_logic">%+0$blocked;
               </span><span class="tlx_structure">|stall3
                  </span><span class="tlx_staging">@0
                     </span><span class="tlx_logic">$trans_avail = $blocked ? %prev$trans_avail : </span><span class="tlx_structure">&gt;stall_pipe|stall2</span><span class="tlx_logic">%+1$trans_avail;
                     $trans_valid = $trans_avail &amp;&amp; !$blocked;
                     </span><span class="tlx_validity">?$trans_valid
                        </span><span class="tlx_structure">&gt;trans_hold
                           </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">|stall3</span><span class="tlx_logic">$blocked ? %prev$ANY : </span><span class="tlx_structure">&gt;stall_pipe|stall2&gt;trans</span><span class="tlx_logic">%+1$ANY;
                     </span><span class="tlx_validity">?$trans_avail
                        </span><span class="tlx_structure">&gt;trans
                           </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">|stall3&gt;trans_hold</span><span class="tlx_logic">$ANY;
            </span><span class="tlx_instrumentation">\end_source
         \end_source
         
         </span><span class="tlx_comments">// FIFO
         //             (   top,     in_pipe, in_stage, out_pipe, out_stage, depth, trans_hier)
         </span><span class="tlx_instrumentation">\source ./m4/1c/pipeflow_tlv.m4 550   </span><span class="tlx_comments">// Instantiated from stdin, 145 as: m4+flop_fifo_v2(stall_pipe, stall3,     0,     fifo_out,    0,        4,     &gt;trans)
            //|default
            //   @0
            </span><span class="tlx_structure">\SV_plus
               </span><span class="tlx_logic">localparam bit [\$clog2((4)+1)-1:0] full_mark_6 = 4 - 0;
         
            </span><span class="tlx_comments">// FIFO Instantiation
         
            // Hierarchy declarations
            </span><span class="tlx_structure">|stall3
               &gt;entry[</span><span class="tlx_logic">(4)-1</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
            |fifo_out
               &gt;entry[</span><span class="tlx_logic">(4)-1</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
         
            </span><span class="tlx_comments">// Hierarchy
            </span><span class="tlx_structure">|stall3
               </span><span class="tlx_staging">@0
                  </span><span class="tlx_logic">$out_blocked = </span><span class="tlx_structure">&gt;stall_pipe|fifo_out</span><span class="tlx_logic">%+0$blocked;
                  $blocked = %+1$full &amp;&amp; $out_blocked;
                  `BOGUS_USE($blocked)   </span><span class="tlx_comments">// Not required to be consumed elsewhere.
                  </span><span class="tlx_logic">$would_bypass = %+1$empty;
                  $bypass = $would_bypass &amp;&amp; ! $out_blocked;
                  $push = $trans_valid &amp;&amp; ! $bypass;
                  $grow   =   $trans_valid &amp;&amp;   $out_blocked;
                  $shrink = ! $trans_avail &amp;&amp; ! $out_blocked &amp;&amp; ! %+1$empty;
                  $valid_count[\$clog2((4)+1)-1:0] = $reset ? '0
                                                              : %+1$valid_count + (
                                                                   $grow   ? { {(\$clog2((4)+1)-1){1'b0}}, 1'b1} :
                                                                   $shrink ? '1
                                                                           : '0
                                                                );
                  </span><span class="tlx_comments">// At least 2 valid entries.
                  //$two_valid = | $ValidCount[m4_counter_width-1:1];
                  // but logic depth minimized by taking advantage of prev count &gt;= 4.
                  </span><span class="tlx_logic">$two_valid = | %+1$valid_count[\$clog2((4)+1)-1:2] || | $valid_count[2:1];
                  </span><span class="tlx_comments">// These are an optimization of the commented block below to operate on vectors, rather than bits.
                  // TODO: Keep optimizing...
                  </span><span class="tlx_logic">{</span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]</span><span class="tlx_logic">$$prev_entry_was_tail} = {</span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]</span><span class="tlx_logic">%+1$reconstructed_is_tail\[2:0], </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">3</span><span class="tlx_structure">]</span><span class="tlx_logic">%+1$reconstructed_is_tail} </span><span class="tlx_comments">/* circular &lt;&lt; */</span><span class="tlx_logic">;
                  {</span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]</span><span class="tlx_logic">$$push} = {4{$push}} &amp; </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]</span><span class="tlx_logic">$prev_entry_was_tail;
                  </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
                     </span><span class="tlx_comments">// Replaced with optimized versions above:
                     // $prev_entry_was_tail = &gt;entry[(entry+(m4_depth)-1)%(m4_depth)]%+1$reconstructed_is_tail;
                     // $push = |m4_in_pipe$push &amp;&amp; $prev_entry_was_tail;
                     </span><span class="tlx_logic">$valid = (%+1$reconstructed_valid &amp;&amp; ! </span><span class="tlx_structure">&gt;stall_pipe|fifo_out&gt;entry</span><span class="tlx_logic">%+0$pop) || $push;
                     $is_tail = </span><span class="tlx_structure">|stall3</span><span class="tlx_logic">$trans_valid ? $prev_entry_was_tail  </span><span class="tlx_comments">// shift tail
                                                        </span><span class="tlx_logic">: %+1$reconstructed_is_tail;  </span><span class="tlx_comments">// retain tail
                     </span><span class="tlx_logic">$state = </span><span class="tlx_structure">|stall3</span><span class="tlx_logic">$reset ? 1'b0
                                                : $valid &amp;&amp; ! (</span><span class="tlx_structure">|stall3</span><span class="tlx_logic">$two_valid &amp;&amp; $is_tail);
               </span><span class="tlx_staging">@1
                  </span><span class="tlx_logic">$empty = ! $two_valid &amp;&amp; ! $valid_count[0];
                  $full = ($valid_count == full_mark_6);  </span><span class="tlx_comments">// Could optimize for power-of-two depth.
               </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
                  </span><span class="tlx_staging">@1
                     </span><span class="tlx_logic">$prev_entry_state = </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">(entry+(4)-1)%(4)</span><span class="tlx_structure">]</span><span class="tlx_logic">$state;
                     $next_entry_state = </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">(entry+1)%(4)</span><span class="tlx_structure">]</span><span class="tlx_logic">$state;
                     $reconstructed_is_tail = (  </span><span class="tlx_structure">&gt;stall_pipe|stall3</span><span class="tlx_logic">$two_valid &amp;&amp; (!$state &amp;&amp; $prev_entry_state)) ||
                                              (! </span><span class="tlx_structure">&gt;stall_pipe|stall3</span><span class="tlx_logic">$two_valid &amp;&amp; (!$next_entry_state &amp;&amp; $state)) ||
                                              (</span><span class="tlx_structure">|stall3</span><span class="tlx_logic">$empty &amp;&amp; (entry == 0));  </span><span class="tlx_comments">// need a tail when empty for push
                     </span><span class="tlx_logic">$is_head = $state &amp;&amp; ! $prev_entry_state;
                     $reconstructed_valid = $state || (</span><span class="tlx_structure">&gt;stall_pipe|stall3</span><span class="tlx_logic">$two_valid &amp;&amp; $prev_entry_state);
            </span><span class="tlx_comments">// Write data
            </span><span class="tlx_structure">|stall3
               </span><span class="tlx_staging">@0
                  </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
                     </span><span class="tlx_comments">//?$push
                     //   $aNY = |m4_in_pipe['']m4_trans_hier$ANY;
                     </span><span class="tlx_structure">&gt;trans
                        </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;entry</span><span class="tlx_logic">$push ? </span><span class="tlx_structure">&gt;stall_pipe|stall3&gt;trans</span><span class="tlx_logic">$ANY : %+1$ANY </span><span class="tlx_comments">/* RETAIN */</span><span class="tlx_logic">;
            </span><span class="tlx_comments">// Read data
            </span><span class="tlx_structure">|fifo_out
               </span><span class="tlx_staging">@0
                  </span><span class="tlx_comments">//$pop  = ! &gt;m4_top|m4_in_pipe%m4_align(m4_in_at + 1, m4_out_at)$empty &amp;&amp; ! $blocked;
                  </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
                     </span><span class="tlx_logic">$is_head = </span><span class="tlx_structure">&gt;stall_pipe|stall3&gt;entry</span><span class="tlx_logic">%+1$is_head;
                     $pop  = $is_head &amp;&amp; ! </span><span class="tlx_structure">|fifo_out</span><span class="tlx_logic">$blocked;
                     </span><span class="tlx_structure">&gt;read_masked
                        &gt;trans
                           </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;entry</span><span class="tlx_logic">$is_head ? </span><span class="tlx_structure">&gt;stall_pipe|stall3&gt;entry&gt;trans</span><span class="tlx_logic">%+1$ANY </span><span class="tlx_comments">/* $aNY */ </span><span class="tlx_logic">: '0;
                     </span><span class="tlx_structure">&gt;accum
                        &gt;trans
                           </span><span class="tlx_logic">$ANY = ((entry == 0) ? '0 : </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">(entry+(4)-1)%(4)</span><span class="tlx_structure">]&gt;accum&gt;trans</span><span class="tlx_logic">$ANY) |
                                  </span><span class="tlx_structure">&gt;entry&gt;read_masked&gt;trans</span><span class="tlx_logic">$ANY;
                  </span><span class="tlx_structure">&gt;head
                     </span><span class="tlx_logic">$trans_avail = </span><span class="tlx_structure">|fifo_out</span><span class="tlx_logic">$trans_avail;
                     </span><span class="tlx_validity">?$trans_avail
                        </span><span class="tlx_structure">&gt;trans
                           </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;stall_pipe|fifo_out&gt;entry[</span><span class="tlx_logic">(4)-1</span><span class="tlx_structure">]&gt;accum&gt;trans</span><span class="tlx_logic">$ANY;
         
            </span><span class="tlx_comments">// Bypass
            </span><span class="tlx_structure">|fifo_out
               </span><span class="tlx_staging">@0
                  </span><span class="tlx_comments">// Available output.  Sometimes it's necessary to know what would be coming to determined
                  // if it's blocked.  This can be used externally in that case.
                  </span><span class="tlx_structure">&gt;fifo_head
                     </span><span class="tlx_logic">$trans_avail = </span><span class="tlx_structure">|fifo_out</span><span class="tlx_logic">$trans_avail;
                     </span><span class="tlx_validity">?$trans_avail
                        </span><span class="tlx_structure">&gt;trans
                           </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;stall_pipe|stall3</span><span class="tlx_logic">%+0$would_bypass
                                        ? </span><span class="tlx_structure">&gt;stall_pipe|stall3&gt;trans</span><span class="tlx_logic">%+0$ANY
                                        : </span><span class="tlx_structure">|fifo_out&gt;head&gt;trans</span><span class="tlx_logic">$ANY;
                  $trans_avail = ! </span><span class="tlx_structure">&gt;stall_pipe|stall3</span><span class="tlx_logic">%+0$would_bypass || </span><span class="tlx_structure">&gt;stall_pipe|stall3</span><span class="tlx_logic">%+0$trans_avail;
                  $trans_valid = $trans_avail &amp;&amp; ! $blocked;
                  </span><span class="tlx_validity">?$trans_valid
                     </span><span class="tlx_structure">&gt;trans
                        </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">|fifo_out&gt;fifo_head&gt;trans</span><span class="tlx_logic">$ANY;
         
         
         
            </span><span class="tlx_comments">/* Alternate code for pointer indexing.  Replaces $ANY expression above.
         
            // Hierarchy
            |stall3
               &gt;entry2[(4)-1:0]
         
            // Head/Tail ptrs.
            |stall3
               @0
                  %next$WrPtr[\$clog2(4)-1:0] =
                      $reset       ? '0 :
                      $trans_valid ? ($WrPtr == (4 - 1))
                                       ? '0
                                       : $WrPtr + {{(\$clog2(4)-1){1'b0}}, 1'b1} :
                                     $RETAIN;
            |fifo_out
               @0
                  %next$RdPtr[\$clog2(4)-1:0] =
                      &gt;stall_pipe|stall3%+0$reset
                                   ? '0 :
                      $trans_valid ? ($RdPtr == (4 - 1))
                                       ? '0
                                       : $RdPtr + {{(\$clog2(4)-1){1'b0}}, 1'b1} :
                                     $RETAIN;
            // Write FIFO
            |stall3
               @0
                  $dummy = '0;
                  ?$trans_valid
                     // This doesn't work because SV complains for FIFOs in replicated context that
                     // there are multiple procedures that assign the signals.
                     // Array writes can be done in an SV module.
                     // The only long-term resolutions are support for module generation and use
                     // signals declared within for loops with cross-hierarchy references in SV.
                     // TODO: To make a simulation-efficient FIFO, use DesignWare.
                     {&gt;entry2[$WrPtr]$$ANY} = $ANY;
            // Read FIFO
            |fifo_out
               @0
                  &gt;read2
                     $trans_valid = |fifo_out$trans_valid;
                     ?$trans_valid
                        $ANY = &gt;stall_pipe|stall3&gt;entry2[|fifo_out$RdPtr]%+0$ANY;
                     `BOGUS_USE($dummy)
                  ?$trans_valid
                     $ANY = &gt;read2$ANY;
            */
         </span><span class="tlx_instrumentation">\end_source
         </span><span class="tlx_structure">|fifo_out
            </span><span class="tlx_staging">@0
               </span><span class="tlx_comments">// blocked if destination is same as ring_stop
               </span><span class="tlx_logic">$blocked = 1'b0; </span><span class="tlx_comments">// &gt;fifo_head&gt;trans$dest == ring_stop;
      
      // Free-Flow Pipeline after Ring Out
      </span><span class="tlx_structure">|pipe1
         </span><span class="tlx_staging">@0
            </span><span class="tlx_logic">$trans_valid = </span><span class="tlx_structure">&gt;ring_stop|ring_out</span><span class="tlx_logic">%+1$trans_valid;
            </span><span class="tlx_validity">?$trans_valid
               </span><span class="tlx_structure">&gt;trans
                  </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;ring_stop|ring_out</span><span class="tlx_logic">%+1$ANY;
      
      </span><span class="tlx_comments">// Arb
      </span><span class="tlx_structure">|arb_out
         </span><span class="tlx_staging">@0
            </span><span class="tlx_comments">// bypass if pipe1 does not have a valid transaction and FIFO does
            // and packet's destination is same as ring_stop
            </span><span class="tlx_logic">$bypass = !(</span><span class="tlx_structure">&gt;ring_stop|pipe1</span><span class="tlx_logic">%+1$trans_valid) &amp;&amp;
                      </span><span class="tlx_structure">&gt;ring_stop&gt;stall_pipe|fifo_out</span><span class="tlx_logic">%+1$trans_valid &amp;&amp;
                      </span><span class="tlx_structure">&gt;ring_stop&gt;stall_pipe|fifo_out&gt;trans</span><span class="tlx_logic">%+1$dest == ring_stop;
            $trans_valid = $bypass ||
                           </span><span class="tlx_structure">&gt;ring_stop|pipe1</span><span class="tlx_logic">%+1$trans_valid;
            </span><span class="tlx_validity">?$trans_valid
               </span><span class="tlx_structure">&gt;trans
                  </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">|arb_out</span><span class="tlx_logic">$bypass ? </span><span class="tlx_structure">&gt;ring_stop&gt;stall_pipe|fifo_out&gt;trans</span><span class="tlx_logic">%+1$ANY :
                                           </span><span class="tlx_structure">&gt;ring_stop|pipe1&gt;trans</span><span class="tlx_logic">%+1$ANY;
      
      </span><span class="tlx_comments">// Free-Flow Pipeline after Arb
      </span><span class="tlx_structure">&gt;pipe2
         |pipe2
            </span><span class="tlx_staging">@0
               </span><span class="tlx_logic">$reset = </span><span class="tlx_structure">&gt;top|default</span><span class="tlx_logic">%+1$reset;
               $trans_avail = ! $reset &amp;&amp; </span><span class="tlx_structure">&gt;ring_stop|arb_out</span><span class="tlx_logic">%+1$trans_valid;
               $trans_valid = $trans_avail &amp;&amp; ! $blocked;
               </span><span class="tlx_validity">?$trans_valid
                  </span><span class="tlx_structure">&gt;trans
                     </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;ring_stop|arb_out&gt;trans</span><span class="tlx_logic">%+1$ANY;
         
         </span><span class="tlx_comments">// FIFO2
         //             ( top,  in_pipe, in_stage, out_pipe,  out_stage, depth, trans_hier)
         </span><span class="tlx_instrumentation">\source ./m4/1c/pipeflow_tlv.m4 550   </span><span class="tlx_comments">// Instantiated from stdin, 187 as: m4+flop_fifo_v2(pipe2, pipe2,      0,     fifo2_out,     0,       4,     &gt;trans)
            //|default
            //   @0
            </span><span class="tlx_structure">\SV_plus
               </span><span class="tlx_logic">localparam bit [\$clog2((4)+1)-1:0] full_mark_7 = 4 - 0;
         
            </span><span class="tlx_comments">// FIFO Instantiation
         
            // Hierarchy declarations
            </span><span class="tlx_structure">|pipe2
               &gt;entry[</span><span class="tlx_logic">(4)-1</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
            |fifo2_out
               &gt;entry[</span><span class="tlx_logic">(4)-1</span><span class="tlx_structure">:</span><span class="tlx_logic">0</span><span class="tlx_structure">]
         
            </span><span class="tlx_comments">// Hierarchy
            </span><span class="tlx_structure">|pipe2
               </span><span class="tlx_staging">@0
                  </span><span class="tlx_logic">$out_blocked = </span><span class="tlx_structure">&gt;pipe2|fifo2_out</span><span class="tlx_logic">%+0$blocked;
                  $blocked = %+1$full &amp;&amp; $out_blocked;
                  `BOGUS_USE($blocked)   </span><span class="tlx_comments">// Not required to be consumed elsewhere.
                  </span><span class="tlx_logic">$would_bypass = %+1$empty;
                  $bypass = $would_bypass &amp;&amp; ! $out_blocked;
                  $push = $trans_valid &amp;&amp; ! $bypass;
                  $grow   =   $trans_valid &amp;&amp;   $out_blocked;
                  $shrink = ! $trans_avail &amp;&amp; ! $out_blocked &amp;&amp; ! %+1$empty;
                  $valid_count[\$clog2((4)+1)-1:0] = $reset ? '0
                                                              : %+1$valid_count + (
                                                                   $grow   ? { {(\$clog2((4)+1)-1){1'b0}}, 1'b1} :
                                                                   $shrink ? '1
                                                                           : '0
                                                                );
                  </span><span class="tlx_comments">// At least 2 valid entries.
                  //$two_valid = | $ValidCount[m4_counter_width-1:1];
                  // but logic depth minimized by taking advantage of prev count &gt;= 4.
                  </span><span class="tlx_logic">$two_valid = | %+1$valid_count[\$clog2((4)+1)-1:2] || | $valid_count[2:1];
                  </span><span class="tlx_comments">// These are an optimization of the commented block below to operate on vectors, rather than bits.
                  // TODO: Keep optimizing...
                  </span><span class="tlx_logic">{</span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]</span><span class="tlx_logic">$$prev_entry_was_tail} = {</span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]</span><span class="tlx_logic">%+1$reconstructed_is_tail\[2:0], </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">3</span><span class="tlx_structure">]</span><span class="tlx_logic">%+1$reconstructed_is_tail} </span><span class="tlx_comments">/* circular &lt;&lt; */</span><span class="tlx_logic">;
                  {</span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]</span><span class="tlx_logic">$$push} = {4{$push}} &amp; </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]</span><span class="tlx_logic">$prev_entry_was_tail;
                  </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
                     </span><span class="tlx_comments">// Replaced with optimized versions above:
                     // $prev_entry_was_tail = &gt;entry[(entry+(m4_depth)-1)%(m4_depth)]%+1$reconstructed_is_tail;
                     // $push = |m4_in_pipe$push &amp;&amp; $prev_entry_was_tail;
                     </span><span class="tlx_logic">$valid = (%+1$reconstructed_valid &amp;&amp; ! </span><span class="tlx_structure">&gt;pipe2|fifo2_out&gt;entry</span><span class="tlx_logic">%+0$pop) || $push;
                     $is_tail = </span><span class="tlx_structure">|pipe2</span><span class="tlx_logic">$trans_valid ? $prev_entry_was_tail  </span><span class="tlx_comments">// shift tail
                                                        </span><span class="tlx_logic">: %+1$reconstructed_is_tail;  </span><span class="tlx_comments">// retain tail
                     </span><span class="tlx_logic">$state = </span><span class="tlx_structure">|pipe2</span><span class="tlx_logic">$reset ? 1'b0
                                                : $valid &amp;&amp; ! (</span><span class="tlx_structure">|pipe2</span><span class="tlx_logic">$two_valid &amp;&amp; $is_tail);
               </span><span class="tlx_staging">@1
                  </span><span class="tlx_logic">$empty = ! $two_valid &amp;&amp; ! $valid_count[0];
                  $full = ($valid_count == full_mark_7);  </span><span class="tlx_comments">// Could optimize for power-of-two depth.
               </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
                  </span><span class="tlx_staging">@1
                     </span><span class="tlx_logic">$prev_entry_state = </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">(entry+(4)-1)%(4)</span><span class="tlx_structure">]</span><span class="tlx_logic">$state;
                     $next_entry_state = </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">(entry+1)%(4)</span><span class="tlx_structure">]</span><span class="tlx_logic">$state;
                     $reconstructed_is_tail = (  </span><span class="tlx_structure">&gt;pipe2|pipe2</span><span class="tlx_logic">$two_valid &amp;&amp; (!$state &amp;&amp; $prev_entry_state)) ||
                                              (! </span><span class="tlx_structure">&gt;pipe2|pipe2</span><span class="tlx_logic">$two_valid &amp;&amp; (!$next_entry_state &amp;&amp; $state)) ||
                                              (</span><span class="tlx_structure">|pipe2</span><span class="tlx_logic">$empty &amp;&amp; (entry == 0));  </span><span class="tlx_comments">// need a tail when empty for push
                     </span><span class="tlx_logic">$is_head = $state &amp;&amp; ! $prev_entry_state;
                     $reconstructed_valid = $state || (</span><span class="tlx_structure">&gt;pipe2|pipe2</span><span class="tlx_logic">$two_valid &amp;&amp; $prev_entry_state);
            </span><span class="tlx_comments">// Write data
            </span><span class="tlx_structure">|pipe2
               </span><span class="tlx_staging">@0
                  </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
                     </span><span class="tlx_comments">//?$push
                     //   $aNY = |m4_in_pipe['']m4_trans_hier$ANY;
                     </span><span class="tlx_structure">&gt;trans
                        </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;entry</span><span class="tlx_logic">$push ? </span><span class="tlx_structure">&gt;pipe2|pipe2&gt;trans</span><span class="tlx_logic">$ANY : %+1$ANY </span><span class="tlx_comments">/* RETAIN */</span><span class="tlx_logic">;
            </span><span class="tlx_comments">// Read data
            </span><span class="tlx_structure">|fifo2_out
               </span><span class="tlx_staging">@0
                  </span><span class="tlx_comments">//$pop  = ! &gt;m4_top|m4_in_pipe%m4_align(m4_in_at + 1, m4_out_at)$empty &amp;&amp; ! $blocked;
                  </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
                     </span><span class="tlx_logic">$is_head = </span><span class="tlx_structure">&gt;pipe2|pipe2&gt;entry</span><span class="tlx_logic">%+1$is_head;
                     $pop  = $is_head &amp;&amp; ! </span><span class="tlx_structure">|fifo2_out</span><span class="tlx_logic">$blocked;
                     </span><span class="tlx_structure">&gt;read_masked
                        &gt;trans
                           </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;entry</span><span class="tlx_logic">$is_head ? </span><span class="tlx_structure">&gt;pipe2|pipe2&gt;entry&gt;trans</span><span class="tlx_logic">%+1$ANY </span><span class="tlx_comments">/* $aNY */ </span><span class="tlx_logic">: '0;
                     </span><span class="tlx_structure">&gt;accum
                        &gt;trans
                           </span><span class="tlx_logic">$ANY = ((entry == 0) ? '0 : </span><span class="tlx_structure">&gt;entry[</span><span class="tlx_logic">(entry+(4)-1)%(4)</span><span class="tlx_structure">]&gt;accum&gt;trans</span><span class="tlx_logic">$ANY) |
                                  </span><span class="tlx_structure">&gt;entry&gt;read_masked&gt;trans</span><span class="tlx_logic">$ANY;
                  </span><span class="tlx_structure">&gt;head
                     </span><span class="tlx_logic">$trans_avail = </span><span class="tlx_structure">|fifo2_out</span><span class="tlx_logic">$trans_avail;
                     </span><span class="tlx_validity">?$trans_avail
                        </span><span class="tlx_structure">&gt;trans
                           </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;pipe2|fifo2_out&gt;entry[</span><span class="tlx_logic">(4)-1</span><span class="tlx_structure">]&gt;accum&gt;trans</span><span class="tlx_logic">$ANY;
         
            </span><span class="tlx_comments">// Bypass
            </span><span class="tlx_structure">|fifo2_out
               </span><span class="tlx_staging">@0
                  </span><span class="tlx_comments">// Available output.  Sometimes it's necessary to know what would be coming to determined
                  // if it's blocked.  This can be used externally in that case.
                  </span><span class="tlx_structure">&gt;fifo_head
                     </span><span class="tlx_logic">$trans_avail = </span><span class="tlx_structure">|fifo2_out</span><span class="tlx_logic">$trans_avail;
                     </span><span class="tlx_validity">?$trans_avail
                        </span><span class="tlx_structure">&gt;trans
                           </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">&gt;pipe2|pipe2</span><span class="tlx_logic">%+0$would_bypass
                                        ? </span><span class="tlx_structure">&gt;pipe2|pipe2&gt;trans</span><span class="tlx_logic">%+0$ANY
                                        : </span><span class="tlx_structure">|fifo2_out&gt;head&gt;trans</span><span class="tlx_logic">$ANY;
                  $trans_avail = ! </span><span class="tlx_structure">&gt;pipe2|pipe2</span><span class="tlx_logic">%+0$would_bypass || </span><span class="tlx_structure">&gt;pipe2|pipe2</span><span class="tlx_logic">%+0$trans_avail;
                  $trans_valid = $trans_avail &amp;&amp; ! $blocked;
                  </span><span class="tlx_validity">?$trans_valid
                     </span><span class="tlx_structure">&gt;trans
                        </span><span class="tlx_logic">$ANY = </span><span class="tlx_structure">|fifo2_out&gt;fifo_head&gt;trans</span><span class="tlx_logic">$ANY;
         
         
         
            </span><span class="tlx_comments">/* Alternate code for pointer indexing.  Replaces $ANY expression above.
         
            // Hierarchy
            |pipe2
               &gt;entry2[(4)-1:0]
         
            // Head/Tail ptrs.
            |pipe2
               @0
                  %next$WrPtr[\$clog2(4)-1:0] =
                      $reset       ? '0 :
                      $trans_valid ? ($WrPtr == (4 - 1))
                                       ? '0
                                       : $WrPtr + {{(\$clog2(4)-1){1'b0}}, 1'b1} :
                                     $RETAIN;
            |fifo2_out
               @0
                  %next$RdPtr[\$clog2(4)-1:0] =
                      &gt;pipe2|pipe2%+0$reset
                                   ? '0 :
                      $trans_valid ? ($RdPtr == (4 - 1))
                                       ? '0
                                       : $RdPtr + {{(\$clog2(4)-1){1'b0}}, 1'b1} :
                                     $RETAIN;
            // Write FIFO
            |pipe2
               @0
                  $dummy = '0;
                  ?$trans_valid
                     // This doesn't work because SV complains for FIFOs in replicated context that
                     // there are multiple procedures that assign the signals.
                     // Array writes can be done in an SV module.
                     // The only long-term resolutions are support for module generation and use
                     // signals declared within for loops with cross-hierarchy references in SV.
                     // TODO: To make a simulation-efficient FIFO, use DesignWare.
                     {&gt;entry2[$WrPtr]$$ANY} = $ANY;
            // Read FIFO
            |fifo2_out
               @0
                  &gt;read2
                     $trans_valid = |fifo2_out$trans_valid;
                     ?$trans_valid
                        $ANY = &gt;pipe2|pipe2&gt;entry2[|fifo2_out$RdPtr]%+0$ANY;
                     `BOGUS_USE($dummy)
                  ?$trans_valid
                     $ANY = &gt;read2$ANY;
            */
         </span><span class="tlx_instrumentation">\end_source
         </span><span class="tlx_structure">|fifo2_out
            </span><span class="tlx_staging">@0
               </span><span class="tlx_logic">$blocked = 1'b0;
   
   </span><span class="tlx_comments">// Print
   </span><span class="tlx_structure">&gt;ring_stop[</span><span class="tlx_logic">*</span><span class="tlx_structure">]
      &gt;stall_pipe
         |stall0
            </span><span class="tlx_staging">@0
               </span><span class="tlx_structure">&gt;trans
                  \SV_plus
                     </span><span class="tlx_logic">always_ff @(posedge clk) begin
                        \$display(&quot;\|stall0[%0d]&quot;, ring_stop);
                        \$display(&quot;Destination: %0d&quot;, $dest);
                     end
         </span><span class="tlx_structure">|stall1
            </span><span class="tlx_staging">@0
               </span><span class="tlx_structure">&gt;trans
                  \SV_plus
                     </span><span class="tlx_logic">always_ff @(posedge clk) begin
                        \$display(&quot;\|stall1[%0d]&quot;, ring_stop);
                        \$display(&quot;Destination: %0d&quot;, $dest);
                     end
         </span><span class="tlx_structure">|stall2
            </span><span class="tlx_staging">@0
               </span><span class="tlx_structure">&gt;trans
                  \SV_plus
                     </span><span class="tlx_logic">always_ff @(posedge clk) begin
                        \$display(&quot;\|stall2[%0d]&quot;, ring_stop);
                        \$display(&quot;Destination: %0d&quot;, $dest);
                     end
         </span><span class="tlx_structure">|stall3
            </span><span class="tlx_staging">@0
               </span><span class="tlx_structure">&gt;trans
                  \SV_plus
                     </span><span class="tlx_logic">always_ff @(posedge clk) begin
                        \$display(&quot;\|stall3[%0d]&quot;, ring_stop);
                        \$display(&quot;Destination: %0d&quot;, $dest);
                     end
         </span><span class="tlx_structure">|fifo_out
            </span><span class="tlx_staging">@0
               </span><span class="tlx_structure">&gt;trans
                  \SV_plus
                     </span><span class="tlx_logic">always_ff @(posedge clk) begin
                        \$display(&quot;\|fifo_out[%0d]&quot;, ring_stop);
                        \$display(&quot;Destination: %0d&quot;, $dest);
                     end
      </span><span class="tlx_structure">|ring_in
         </span><span class="tlx_staging">@0
            </span><span class="tlx_structure">\SV_plus
               </span><span class="tlx_logic">always_ff @(posedge clk) begin
                  \$display(&quot;\|ring_in[%0d]&quot;, ring_stop);
                  \$display(&quot;Destination: %0d&quot;, $dest);
               end
      </span><span class="tlx_structure">|ring_out
         </span><span class="tlx_staging">@1
            </span><span class="tlx_structure">\SV_plus
               </span><span class="tlx_logic">always_ff @(posedge clk) begin
                  \$display(&quot;\|ring_out[%0d]&quot;, ring_stop);
                  \$display(&quot;Destination: %0d&quot;, $dest);
               end
      </span><span class="tlx_structure">|pipe1
         </span><span class="tlx_staging">@0
            </span><span class="tlx_structure">&gt;trans
               \SV_plus
                  </span><span class="tlx_logic">always_ff @(posedge clk) begin
                     \$display(&quot;\|pipe1[%0d]&quot;, ring_stop);
                     \$display(&quot;Destination: %0d&quot;, $dest);
                  end
      </span><span class="tlx_structure">|arb_out
         </span><span class="tlx_staging">@0
            </span><span class="tlx_structure">&gt;trans
               \SV_plus
                  </span><span class="tlx_logic">always_ff @(posedge clk) begin
                     \$display(&quot;\|arb_out[%0d]&quot;, ring_stop);
                     \$display(&quot;Destination: %0d&quot;, $dest);
                  end
      </span><span class="tlx_structure">&gt;pipe2
         |pipe2
            </span><span class="tlx_staging">@0
               </span><span class="tlx_structure">&gt;trans
                  \SV_plus
                     </span><span class="tlx_logic">always_ff @(posedge clk) begin
                        \$display(&quot;\|pipe2[%0d]&quot;, ring_stop);
                        \$display(&quot;Destination: %0d&quot;, $dest);
                     end
         </span><span class="tlx_structure">|fifo2_out
            </span><span class="tlx_staging">@0
               </span><span class="tlx_structure">&gt;trans
                  \SV_plus
                     </span><span class="tlx_logic">always_ff @(posedge clk) begin
                        \$display(&quot;\|fifo2_out[%0d]&quot;, ring_stop);
                        \$display(&quot;Destination: %0d&quot;, $dest);
                     end

</span><span class="tlx_structure">\SV
</span><span class="tlx_untouched">endmodule </span><span class="tlx_comments">// slide_flow
</span>
</pre>
        </div>
        <div id="trans_div" class="cell code right bottom">

<pre>
<span class="tlx_comments">//_\TLV_version 1c: tl-x.org, generated by SandPiper(TM)

/*
Copyright (c) 2018, Steve Hoover
All rights reserved.

Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions are met:

* Redistributions of source code must retain the above copyright notice, this
  list of conditions and the following disclaimer.

* Redistributions in binary form must reproduce the above copyright notice,
  this list of conditions and the following disclaimer in the documentation
  and/or other materials provided with the distribution.

* Neither the name of the copyright holder nor the names of its
  contributors may be used to endorse or promote products derived from
  this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
</span><span class="tlx_untouched">module top(input logic clk, input logic reset, input logic [15:0] cyc_cnt, output logic passed, output logic failed);    </span><span class="tlx_comments">/* verilator lint_off UNOPTFLAT */  </span><span class="tlx_untouched">bit [256:0] RW_rand_raw; bit [256+63:0] RW_rand_vect; pseudo_rand #(.WIDTH(257)) pseudo_rand (clk, reset, RW_rand_raw[256:0]); assign RW_rand_vect[256+63:0] = {RW_rand_raw[62:0], RW_rand_raw};  </span><span class="tlx_comments">/* verilator lint_on UNOPTFLAT */
//m4_makerchip_module()
/* verilator lint_off UNOPTFLAT */  // Probably want to make this a default in Makerchip. See what happens when uprev'ed to 1d.


</span><span class="tlx_untouched">parameter RING_STOPS = 4;

parameter RING_STOPS_WIDTH = 2;  </span><span class="tlx_comments">//$clog2(RING_STOPS); // roundup(log2(RING_STOPS))

</span><span class="tlx_untouched">parameter PACKET_SIZE = 16;

</span><span class="tlx_structure">`include &quot;flow_gen.sv&quot;

   </span><span class="tlx_comments">// testbench
   //_&gt;tb
      //_|count
         //_@0
            </span><span class="tlx_logic">assign Tb_COUNT_CycCount_n1[15:0] = DEFAULT_reset_a1 ? 16'b0 :
                                                           Tb_COUNT_CycCount_a0 + 1;
            </span><span class="tlx_comments">/*SV_plus*/
               </span><span class="tlx_logic">always_ff @(posedge clk) begin
                  $display(&quot;Cycle: %0d&quot;, Tb_COUNT_CycCount_a0);
               end
      </span><span class="tlx_structure">for (ring_stop = 0; ring_stop &lt;= RING_STOPS-1; ring_stop++) begin : L1_Tb_RingStop </span><span class="tlx_declarations">logic L1_RECEIVE_received_a0; logic L1_RECEIVE_request_a0; logic L1_RECEIVE_reset_a0; logic L1_RECEIVE_trans_valid_a0; logic [RING_STOPS_WIDTH-1:0] w_L1_RECEIVE_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_RECEIVE_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] w_L1_RECEIVE_Trans_sender_a0; logic [RING_STOPS_WIDTH-1:0] L1_RECEIVE_Trans_sender_a0; logic L1_SEND_trans_valid_a0; logic L1_SEND_trans_valid_a1; logic L1_SEND_valid_in_a0; logic [RING_STOPS_WIDTH-1:0] w_L1_SEND_GenTrans_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_SEND_GenTrans_dest_a0; logic [2-1:0] w_L1_SEND_GenTrans_dest_tmp_a0; logic [2-1:0] L1_SEND_GenTrans_dest_tmp_a0; logic [RING_STOPS_WIDTH-1:0] w_L1_SEND_GenTrans_sender_a0; logic [RING_STOPS_WIDTH-1:0] L1_SEND_GenTrans_sender_a0; logic [RING_STOPS_WIDTH-1:0] w_L1_SEND_TransOut_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_SEND_TransOut_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_SEND_TransOut_dest_a1; logic [RING_STOPS_WIDTH-1:0] w_L1_SEND_TransOut_sender_a0; logic [RING_STOPS_WIDTH-1:0] L1_SEND_TransOut_sender_a0; logic [RING_STOPS_WIDTH-1:0] L1_SEND_TransOut_sender_a1; </span><span class="tlx_comments">//_&gt;ring_stop
         // STIMULUS
         //_|send
            //_@0
               </span><span class="tlx_logic">assign L1_SEND_valid_in_a0 = Tb_COUNT_CycCount_a0 == 3;
               </span><span class="tlx_comments">//_?$valid_in
                  //_&gt;gen_trans
                     </span><span class="tlx_logic">assign w_L1_SEND_GenTrans_sender_a0[RING_STOPS_WIDTH-1:0] = ring_stop;
                     </span><span class="tlx_comments">//m4_rand($size, M4_PACKET_SIZE-1, 0, ring_stop) // unused
                     </span><span class="tlx_logic">assign w_L1_SEND_GenTrans_dest_tmp_a0[2-1:0] = RW_rand_vect[(0 + (ring_stop)) % 257 +: 2];
                     </span><span class="tlx_comments">/* verilator lint_off WIDTH */
                     </span><span class="tlx_logic">assign w_L1_SEND_GenTrans_dest_a0[RING_STOPS_WIDTH-1:0] = (L1_SEND_GenTrans_dest_tmp_a0 + RING_STOPS) % RING_STOPS;
                     </span><span class="tlx_comments">/* verilator lint_on WIDTH */
                     //$dest[RING_STOPS_WIDTH-1:0] = ring_stop;
                     //$packet_valid = ring_stop == 0 ? 1'b1 : 1'b0; // valid for only first ring_stop - unused
               </span><span class="tlx_logic">assign L1_SEND_trans_valid_a0 = L1_SEND_valid_in_a0 || L1_RECEIVE_request_a0;
               </span><span class="tlx_comments">//_?$trans_valid
                  //_&gt;trans_out
                     </span><span class="tlx_logic">assign {w_L1_SEND_TransOut_dest_a0[RING_STOPS_WIDTH-1:0], w_L1_SEND_TransOut_sender_a0[RING_STOPS_WIDTH-1:0]} = L1_RECEIVE_request_a0 ? {L1_RECEIVE_Trans_dest_a0, L1_RECEIVE_Trans_sender_a0} :
                                                           {L1_SEND_GenTrans_dest_a0, L1_SEND_GenTrans_sender_a0};
                     
                     </span><span class="tlx_comments">/*SV_plus*/
                        </span><span class="tlx_logic">always_ff @(posedge clk) begin
                           $display(&quot;|send[%0d]&quot;, ring_stop);
                           $display(&quot;Sender: %0d, Destination: %0d&quot;, L1_SEND_TransOut_sender_a0, L1_SEND_TransOut_dest_a0);
                        end
                     
         </span><span class="tlx_comments">//_|receive
            //_@0
               </span><span class="tlx_logic">assign L1_RECEIVE_reset_a0 = DEFAULT_reset_a1;
               assign L1_RECEIVE_trans_valid_a0 = L1c_RingStop[ring_stop].L1_Pipe2_FIFO2_OUT_trans_valid_a1;
               assign L1_RECEIVE_request_a0 = L1_RECEIVE_trans_valid_a0 &amp;&amp; L1_RECEIVE_Trans_sender_a0 != ring_stop;
               assign L1_RECEIVE_received_a0 = L1_RECEIVE_trans_valid_a0 &amp;&amp; L1_RECEIVE_Trans_sender_a0 == ring_stop;
               assign Tb_RingStop_RECEIVE_NumPackets_n1[ring_stop][PACKET_SIZE-1:0] = L1_RECEIVE_reset_a0                      ? '0 :
                                                   L1_SEND_valid_in_a0 ? Tb_RingStop_RECEIVE_NumPackets_a0[ring_stop] + 1 :
                                                   L1_RECEIVE_request_a0                    ? Tb_RingStop_RECEIVE_NumPackets_a0[ring_stop] :
                                                   L1_RECEIVE_received_a0                   ? Tb_RingStop_RECEIVE_NumPackets_a0[ring_stop] - 1 :
                                                                                 Tb_RingStop_RECEIVE_NumPackets_a0[ring_stop];
               </span><span class="tlx_comments">//_?$trans_valid
                  //_&gt;trans
                     </span><span class="tlx_logic">assign {w_L1_RECEIVE_Trans_sender_a0[RING_STOPS_WIDTH-1:0]} = {L1c_RingStop[ring_stop].L1_Pipe2_FIFO2_OUT_Trans_sender_a1};
                     assign w_L1_RECEIVE_Trans_dest_a0[RING_STOPS_WIDTH-1:0] = L1_RECEIVE_request_a0 ? L1_RECEIVE_Trans_sender_a0 : L1_RECEIVE_Trans_dest_a0; </span><span class="tlx_structure">end
      </span><span class="tlx_comments">//_|pass
         //_@0
            </span><span class="tlx_logic">assign Tb_PASS_reset_a0 = DEFAULT_reset_a1;
            assign Tb_PASS_packets_a0[RING_STOPS*PACKET_SIZE-1:0] = Tb_RingStop_RECEIVE_NumPackets_a0;
            assign passed = !Tb_PASS_reset_a0 &amp;&amp; (Tb_PASS_packets_a0 == '0) &amp;&amp; (Tb_COUNT_CycCount_a0 &gt; 3);
   
   </span><span class="tlx_comments">// Reset as a pipesignal.
   //_|default
      //_@0
         </span><span class="tlx_logic">assign DEFAULT_reset_a0 = reset;

   </span><span class="tlx_comments">// Ring
   </span><span class="tlx_structure">for (ring_stop = 0; ring_stop &lt;= RING_STOPS-1; ring_stop++) begin : L1_RingStop </span><span class="tlx_declarations">logic [RING_STOPS_WIDTH-1:0] w_L1_RING_IN_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_RING_IN_dest_a0; logic L1_RING_IN_reset_a0; logic [RING_STOPS_WIDTH-1:0] w_L1_RING_IN_sender_a0; logic [RING_STOPS_WIDTH-1:0] L1_RING_IN_sender_a1; logic L1_RING_IN_trans_avail_a0; logic L1_RING_IN_trans_valid_a0; </span><span class="tlx_comments">//_&gt;ring_stop
      //_|ring_in
         //_@0
            </span><span class="tlx_logic">assign L1_RING_IN_reset_a0 = DEFAULT_reset_a1;
            </span><span class="tlx_comments">// transaction available if not reset and FIFO has valid transaction
            // and packet's destination is not the same as ring_stop
            </span><span class="tlx_logic">assign L1_RING_IN_trans_avail_a0 = ! L1_RING_IN_reset_a0 &amp;&amp; L1c_RingStop[ring_stop].L1_StallPipe_FIFO_OUT_trans_valid_a1 &amp;&amp;
                           L1c_RingStop[ring_stop].L1_StallPipe_FIFO_OUT_Trans_dest_a1 != ring_stop;
            assign L1_RING_IN_trans_valid_a0 = L1_RING_IN_trans_avail_a0 &amp;&amp; ! L1b_RingStop[ring_stop].L1_RING_IN_blocked_a0;
            </span><span class="tlx_comments">//_?$trans_valid
               </span><span class="tlx_logic">assign {w_L1_RING_IN_dest_a0[RING_STOPS_WIDTH-1:0], w_L1_RING_IN_sender_a0[RING_STOPS_WIDTH-1:0]} = {L1c_RingStop[ring_stop].L1_StallPipe_FIFO_OUT_Trans_dest_a1, L1c_RingStop[ring_stop].L1_StallPipe_FIFO_OUT_Trans_sender_a1}; </span><span class="tlx_structure">end
   </span><span class="tlx_comments">//            (  hop,    in_pipe, in_stage, out_pipe, out_stage, reset_scope,  reset_stage, reset_sig)
   //_\source ./m4/1c/pipeflow_tlv.m4 995   // Instantiated from stdin, 121 as: m4+simple_ring(ring_stop, ring_in,    0,     ring_out,     0,     &gt;top|default,      1,       $reset  )
   
      // Logic
      </span><span class="tlx_structure">for (ring_stop = 0; ring_stop &lt;= RING_STOPS-1; ring_stop++) begin : L1b_RingStop </span><span class="tlx_declarations">logic L1_RG_passed_on_a0; logic L1_RG_passed_on_a1; logic L1_RG_valid_a0; logic L1_RG_valid_a1; logic L1_RING_IN_blocked_a0; logic L1_RING_OUT_blocked_a0; logic [RING_STOPS_WIDTH-1:0] w_L1_RING_OUT_dest_a1; logic [RING_STOPS_WIDTH-1:0] L1_RING_OUT_dest_a1; logic [RING_STOPS_WIDTH-1:0] w_L1_RING_OUT_sender_a1; logic [RING_STOPS_WIDTH-1:0] L1_RING_OUT_sender_a1; logic L1_RING_OUT_trans_avail_a0; logic L1_RING_OUT_trans_valid_a0; logic L1_RING_OUT_trans_valid_a1; </span><span class="tlx_comments">//_&gt;ring_stop
         //_|default
            //_@0
               /*SV_plus*/
                  </span><span class="tlx_logic">int prev_hop = (ring_stop + RING_STOPS - 1) % RING_STOPS;
         </span><span class="tlx_comments">//_|ring_in
            //_@0
               </span><span class="tlx_logic">assign L1_RING_IN_blocked_a0 = L1_RG_passed_on_a0;
         </span><span class="tlx_comments">//_|rg
            //_@0
               </span><span class="tlx_logic">assign L1_RG_passed_on_a0 = RingStop_RG_pass_on_a1[prev_hop];
               assign L1_RG_valid_a0 = ! DEFAULT_reset_a1   &amp;&amp;
                        (L1_RG_passed_on_a0 || L1_RingStop[ring_stop].L1_RING_IN_trans_avail_a0);
               assign RingStop_RG_pass_on_a0[ring_stop] = L1_RG_valid_a0 &amp;&amp; ! L1_RING_OUT_trans_valid_a0;
               assign RingStop_RG_dest_a0[ring_stop][RING_STOPS_WIDTH-1:0] =
                  L1_RG_passed_on_a0
                     ? RingStop_RG_dest_a1[prev_hop]
                     : L1_RingStop[ring_stop].L1_RING_IN_dest_a0;
            </span><span class="tlx_comments">//_@1
               //_?$valid
                  </span><span class="tlx_logic">assign {w_RingStop_RG_sender_a1[ring_stop][RING_STOPS_WIDTH-1:0]} =
                     L1_RG_passed_on_a1
                        ? {RingStop_RG_sender_a2[prev_hop]}
                        : {L1_RingStop[ring_stop].L1_RING_IN_sender_a1};
         </span><span class="tlx_comments">//_|ring_out
            // Ring out
            //_@0
               </span><span class="tlx_logic">assign L1_RING_OUT_trans_avail_a0 = L1_RG_valid_a0 &amp;&amp; (RingStop_RG_dest_a0[ring_stop] == ring_stop);
               assign L1_RING_OUT_blocked_a0 = 1'b0;
               assign L1_RING_OUT_trans_valid_a0 = L1_RING_OUT_trans_avail_a0 &amp;&amp; ! L1_RING_OUT_blocked_a0;
            </span><span class="tlx_comments">//_?$trans_valid
               //_@1
                  </span><span class="tlx_logic">assign {w_L1_RING_OUT_dest_a1[RING_STOPS_WIDTH-1:0], w_L1_RING_OUT_sender_a1[RING_STOPS_WIDTH-1:0]} = {RingStop_RG_dest_a1[ring_stop], RingStop_RG_sender_a1[ring_stop]}; </span><span class="tlx_structure">end
   </span><span class="tlx_comments">//_\end_source
   
   </span><span class="tlx_structure">for (ring_stop = 0; ring_stop &lt;= RING_STOPS-1; ring_stop++) begin : L1c_RingStop </span><span class="tlx_declarations">logic L1_Pipe2_FIFO2_OUT_blocked_a0; logic L1_Pipe2_FIFO2_OUT_trans_avail_a0; logic L1_Pipe2_FIFO2_OUT_trans_valid_a0; logic L1_Pipe2_FIFO2_OUT_trans_valid_a1; logic [RING_STOPS_WIDTH-1:0] L1_Pipe2_FIFO2_OUT_Entry_Accum_Trans_dest_a0 [(4)-1:0]; logic [RING_STOPS_WIDTH-1:0] L1_Pipe2_FIFO2_OUT_Entry_Accum_Trans_sender_a0 [(4)-1:0]; logic L1_Pipe2_FIFO2_OUT_FifoHead_trans_avail_a0; logic [RING_STOPS_WIDTH-1:0] w_L1_Pipe2_FIFO2_OUT_FifoHead_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_Pipe2_FIFO2_OUT_FifoHead_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] w_L1_Pipe2_FIFO2_OUT_FifoHead_Trans_sender_a0; logic [RING_STOPS_WIDTH-1:0] L1_Pipe2_FIFO2_OUT_FifoHead_Trans_sender_a0; logic L1_Pipe2_FIFO2_OUT_Head_trans_avail_a0; logic [RING_STOPS_WIDTH-1:0] w_L1_Pipe2_FIFO2_OUT_Head_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_Pipe2_FIFO2_OUT_Head_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] w_L1_Pipe2_FIFO2_OUT_Head_Trans_sender_a0; logic [RING_STOPS_WIDTH-1:0] L1_Pipe2_FIFO2_OUT_Head_Trans_sender_a0; logic [RING_STOPS_WIDTH-1:0] w_L1_Pipe2_FIFO2_OUT_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_Pipe2_FIFO2_OUT_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] w_L1_Pipe2_FIFO2_OUT_Trans_sender_a0; logic [RING_STOPS_WIDTH-1:0] L1_Pipe2_FIFO2_OUT_Trans_sender_a1; logic L1_Pipe2_PIPE2_blocked_a0; logic L1_Pipe2_PIPE2_bypass_a0; logic L1_Pipe2_PIPE2_empty_a1; logic L1_Pipe2_PIPE2_full_a1; logic L1_Pipe2_PIPE2_grow_a0; logic L1_Pipe2_PIPE2_out_blocked_a0; logic L1_Pipe2_PIPE2_push_a0; logic L1_Pipe2_PIPE2_reset_a0; logic L1_Pipe2_PIPE2_shrink_a0; logic L1_Pipe2_PIPE2_trans_avail_a0; logic L1_Pipe2_PIPE2_trans_valid_a0; logic L1_Pipe2_PIPE2_two_valid_a0; logic L1_Pipe2_PIPE2_two_valid_a1; logic [$clog2((4)+1)-1:0] L1_Pipe2_PIPE2_valid_count_a0; logic [$clog2((4)+1)-1:0] L1_Pipe2_PIPE2_valid_count_a1; logic L1_Pipe2_PIPE2_would_bypass_a0; logic [(4)-1:0] L1_Pipe2_PIPE2_Entry_prev_entry_was_tail_a0; logic [(4)-1:0] L1_Pipe2_PIPE2_Entry_push_a0; logic [(4)-1:0] L1_Pipe2_PIPE2_Entry_reconstructed_is_tail_a1; logic L1_Pipe2_PIPE2_Entry_state_a0 [(4)-1:0]; logic L1_Pipe2_PIPE2_Entry_state_a1 [(4)-1:0]; logic [RING_STOPS_WIDTH-1:0] w_L1_Pipe2_PIPE2_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_Pipe2_PIPE2_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] w_L1_Pipe2_PIPE2_Trans_sender_a0; logic [RING_STOPS_WIDTH-1:0] L1_Pipe2_PIPE2_Trans_sender_a0; logic L1_StallPipe_FIFO_OUT_blocked_a0; logic L1_StallPipe_FIFO_OUT_trans_avail_a0; logic L1_StallPipe_FIFO_OUT_trans_valid_a0; logic L1_StallPipe_FIFO_OUT_trans_valid_a1; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_FIFO_OUT_Entry_Accum_Trans_dest_a0 [(4)-1:0]; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_FIFO_OUT_Entry_Accum_Trans_sender_a0 [(4)-1:0]; logic L1_StallPipe_FIFO_OUT_FifoHead_trans_avail_a0; logic [RING_STOPS_WIDTH-1:0] w_L1_StallPipe_FIFO_OUT_FifoHead_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_FIFO_OUT_FifoHead_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] w_L1_StallPipe_FIFO_OUT_FifoHead_Trans_sender_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_FIFO_OUT_FifoHead_Trans_sender_a0; logic L1_StallPipe_FIFO_OUT_Head_trans_avail_a0; logic [RING_STOPS_WIDTH-1:0] w_L1_StallPipe_FIFO_OUT_Head_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_FIFO_OUT_Head_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] w_L1_StallPipe_FIFO_OUT_Head_Trans_sender_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_FIFO_OUT_Head_Trans_sender_a0; logic [RING_STOPS_WIDTH-1:0] w_L1_StallPipe_FIFO_OUT_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_FIFO_OUT_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_FIFO_OUT_Trans_dest_a1; logic [RING_STOPS_WIDTH-1:0] w_L1_StallPipe_FIFO_OUT_Trans_sender_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_FIFO_OUT_Trans_sender_a1; logic L1_StallPipe_STALL0_blocked_a0; logic L1_StallPipe_STALL0_reset_a0; logic L1_StallPipe_STALL0_trans_avail_a0; logic L1_StallPipe_STALL0_trans_avail_a1; logic L1_StallPipe_STALL0_trans_valid_a0; logic [RING_STOPS_WIDTH-1:0] w_L1_StallPipe_STALL0_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_STALL0_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_STALL0_Trans_dest_a1; logic [RING_STOPS_WIDTH-1:0] w_L1_StallPipe_STALL0_Trans_sender_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_STALL0_Trans_sender_a1; logic L1_StallPipe_STALL1_blocked_a0; logic L1_StallPipe_STALL1_trans_avail_a0; logic L1_StallPipe_STALL1_trans_avail_a1; logic L1_StallPipe_STALL1_trans_valid_a0; logic [RING_STOPS_WIDTH-1:0] w_L1_StallPipe_STALL1_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_STALL1_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_STALL1_Trans_dest_a1; logic [RING_STOPS_WIDTH-1:0] w_L1_StallPipe_STALL1_Trans_sender_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_STALL1_Trans_sender_a1; logic [RING_STOPS_WIDTH-1:0] w_L1_StallPipe_STALL1_TransHold_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_STALL1_TransHold_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_STALL1_TransHold_dest_a1; logic [RING_STOPS_WIDTH-1:0] w_L1_StallPipe_STALL1_TransHold_sender_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_STALL1_TransHold_sender_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_STALL1_TransHold_sender_a1; logic L1_StallPipe_STALL2_blocked_a0; logic L1_StallPipe_STALL2_trans_avail_a0; logic L1_StallPipe_STALL2_trans_avail_a1; logic L1_StallPipe_STALL2_trans_valid_a0; logic [RING_STOPS_WIDTH-1:0] w_L1_StallPipe_STALL2_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_STALL2_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_STALL2_Trans_dest_a1; logic [RING_STOPS_WIDTH-1:0] w_L1_StallPipe_STALL2_Trans_sender_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_STALL2_Trans_sender_a1; logic [RING_STOPS_WIDTH-1:0] w_L1_StallPipe_STALL2_TransHold_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_STALL2_TransHold_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_STALL2_TransHold_dest_a1; logic [RING_STOPS_WIDTH-1:0] w_L1_StallPipe_STALL2_TransHold_sender_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_STALL2_TransHold_sender_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_STALL2_TransHold_sender_a1; logic L1_StallPipe_STALL3_blocked_a0; logic L1_StallPipe_STALL3_bypass_a0; logic L1_StallPipe_STALL3_empty_a1; logic L1_StallPipe_STALL3_full_a1; logic L1_StallPipe_STALL3_grow_a0; logic L1_StallPipe_STALL3_out_blocked_a0; logic L1_StallPipe_STALL3_push_a0; logic L1_StallPipe_STALL3_reset_a0; logic L1_StallPipe_STALL3_shrink_a0; logic L1_StallPipe_STALL3_trans_avail_a0; logic L1_StallPipe_STALL3_trans_avail_a1; logic L1_StallPipe_STALL3_trans_valid_a0; logic L1_StallPipe_STALL3_two_valid_a0; logic L1_StallPipe_STALL3_two_valid_a1; logic [$clog2((4)+1)-1:0] L1_StallPipe_STALL3_valid_count_a0; logic [$clog2((4)+1)-1:0] L1_StallPipe_STALL3_valid_count_a1; logic L1_StallPipe_STALL3_would_bypass_a0; logic [(4)-1:0] L1_StallPipe_STALL3_Entry_prev_entry_was_tail_a0; logic [(4)-1:0] L1_StallPipe_STALL3_Entry_push_a0; logic [(4)-1:0] L1_StallPipe_STALL3_Entry_reconstructed_is_tail_a1; logic L1_StallPipe_STALL3_Entry_state_a0 [(4)-1:0]; logic L1_StallPipe_STALL3_Entry_state_a1 [(4)-1:0]; logic [RING_STOPS_WIDTH-1:0] w_L1_StallPipe_STALL3_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_STALL3_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] w_L1_StallPipe_STALL3_Trans_sender_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_STALL3_Trans_sender_a0; logic [RING_STOPS_WIDTH-1:0] w_L1_StallPipe_STALL3_TransHold_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_STALL3_TransHold_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_STALL3_TransHold_dest_a1; logic [RING_STOPS_WIDTH-1:0] w_L1_StallPipe_STALL3_TransHold_sender_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_STALL3_TransHold_sender_a0; logic [RING_STOPS_WIDTH-1:0] L1_StallPipe_STALL3_TransHold_sender_a1; logic L1_ARB_OUT_bypass_a0; logic L1_ARB_OUT_trans_valid_a0; logic L1_ARB_OUT_trans_valid_a1; logic [RING_STOPS_WIDTH-1:0] w_L1_ARB_OUT_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_ARB_OUT_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_ARB_OUT_Trans_dest_a1; logic [RING_STOPS_WIDTH-1:0] w_L1_ARB_OUT_Trans_sender_a0; logic [RING_STOPS_WIDTH-1:0] L1_ARB_OUT_Trans_sender_a1; logic L1_PIPE1_trans_valid_a0; logic L1_PIPE1_trans_valid_a1; logic [RING_STOPS_WIDTH-1:0] w_L1_PIPE1_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_PIPE1_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] L1_PIPE1_Trans_dest_a1; logic [RING_STOPS_WIDTH-1:0] w_L1_PIPE1_Trans_sender_a0; logic [RING_STOPS_WIDTH-1:0] L1_PIPE1_Trans_sender_a1; </span><span class="tlx_comments">//_&gt;ring_stop
      // Stall Pipeline
      //_&gt;stall_pipe
         //_|stall0
            //_@0
               </span><span class="tlx_logic">assign L1_StallPipe_STALL0_reset_a0 = DEFAULT_reset_a1;
               assign L1_StallPipe_STALL0_trans_avail_a0 = ! L1_StallPipe_STALL0_reset_a0 &amp;&amp; L1_Tb_RingStop[ring_stop].L1_SEND_trans_valid_a1;
               assign L1_StallPipe_STALL0_trans_valid_a0 = L1_StallPipe_STALL0_trans_avail_a0 &amp;&amp; ! L1_StallPipe_STALL0_blocked_a0;
               </span><span class="tlx_comments">//_?$trans_valid
                  //_&gt;trans
                     </span><span class="tlx_logic">assign {w_L1_StallPipe_STALL0_Trans_dest_a0[RING_STOPS_WIDTH-1:0], w_L1_StallPipe_STALL0_Trans_sender_a0[RING_STOPS_WIDTH-1:0]} = {L1_Tb_RingStop[ring_stop].L1_SEND_TransOut_dest_a1, L1_Tb_RingStop[ring_stop].L1_SEND_TransOut_sender_a1};
         </span><span class="tlx_comments">//_|stall3
            //_@0
               </span><span class="tlx_logic">assign L1_StallPipe_STALL3_reset_a0 = DEFAULT_reset_a1;
      
      </span><span class="tlx_comments">// The input transaction.
      //_&gt;stall_pipe
         //               (   top,     name,  first_cycle, last_cycle)
         //_\source ./m4/1c/pipeflow_tlv.m4 328   // Instantiated from stdin, 141 as: m4+stall_pipeline(stall_pipe, stall,      0,          3     )         
            //_\source ./m4/1c/pipeflow_tlv.m4 270   // Instantiated from ./m4/1c/pipeflow_tlv.m4, 330 as: m4_stall_stage(...)
               //_|stall0
                  //_@0
                     </span><span class="tlx_logic">assign L1_StallPipe_STALL0_blocked_a0 = L1_StallPipe_STALL1_blocked_a0;
               </span><span class="tlx_comments">//_|stall1
                  //_@0
                     </span><span class="tlx_logic">assign L1_StallPipe_STALL1_trans_avail_a0 = L1_StallPipe_STALL1_blocked_a0 ? L1_StallPipe_STALL1_trans_avail_a1 : L1_StallPipe_STALL0_trans_avail_a1;
                     assign L1_StallPipe_STALL1_trans_valid_a0 = L1_StallPipe_STALL1_trans_avail_a0 &amp;&amp; !L1_StallPipe_STALL1_blocked_a0;
                     </span><span class="tlx_comments">//_?$trans_valid
                        //_&gt;trans_hold
                           </span><span class="tlx_logic">assign {w_L1_StallPipe_STALL1_TransHold_dest_a0[RING_STOPS_WIDTH-1:0], w_L1_StallPipe_STALL1_TransHold_sender_a0[RING_STOPS_WIDTH-1:0]} = L1_StallPipe_STALL1_blocked_a0 ? {L1_StallPipe_STALL1_TransHold_dest_a1, L1_StallPipe_STALL1_TransHold_sender_a1} : {L1_StallPipe_STALL0_Trans_dest_a1, L1_StallPipe_STALL0_Trans_sender_a1};
                     </span><span class="tlx_comments">//_?$trans_avail
                        //_&gt;trans
                           </span><span class="tlx_logic">assign {w_L1_StallPipe_STALL1_Trans_dest_a0[RING_STOPS_WIDTH-1:0], w_L1_StallPipe_STALL1_Trans_sender_a0[RING_STOPS_WIDTH-1:0]} = {L1_StallPipe_STALL1_TransHold_dest_a0, L1_StallPipe_STALL1_TransHold_sender_a0};
            </span><span class="tlx_comments">//_\end_source
            //_\source ./m4/1c/pipeflow_tlv.m4 270   // Instantiated from ./m4/1c/pipeflow_tlv.m4, 330 as: m4_stall_stage(...)
               //_|stall1
                  //_@0
                     </span><span class="tlx_logic">assign L1_StallPipe_STALL1_blocked_a0 = L1_StallPipe_STALL2_blocked_a0;
               </span><span class="tlx_comments">//_|stall2
                  //_@0
                     </span><span class="tlx_logic">assign L1_StallPipe_STALL2_trans_avail_a0 = L1_StallPipe_STALL2_blocked_a0 ? L1_StallPipe_STALL2_trans_avail_a1 : L1_StallPipe_STALL1_trans_avail_a1;
                     assign L1_StallPipe_STALL2_trans_valid_a0 = L1_StallPipe_STALL2_trans_avail_a0 &amp;&amp; !L1_StallPipe_STALL2_blocked_a0;
                     </span><span class="tlx_comments">//_?$trans_valid
                        //_&gt;trans_hold
                           </span><span class="tlx_logic">assign {w_L1_StallPipe_STALL2_TransHold_dest_a0[RING_STOPS_WIDTH-1:0], w_L1_StallPipe_STALL2_TransHold_sender_a0[RING_STOPS_WIDTH-1:0]} = L1_StallPipe_STALL2_blocked_a0 ? {L1_StallPipe_STALL2_TransHold_dest_a1, L1_StallPipe_STALL2_TransHold_sender_a1} : {L1_StallPipe_STALL1_Trans_dest_a1, L1_StallPipe_STALL1_Trans_sender_a1};
                     </span><span class="tlx_comments">//_?$trans_avail
                        //_&gt;trans
                           </span><span class="tlx_logic">assign {w_L1_StallPipe_STALL2_Trans_dest_a0[RING_STOPS_WIDTH-1:0], w_L1_StallPipe_STALL2_Trans_sender_a0[RING_STOPS_WIDTH-1:0]} = {L1_StallPipe_STALL2_TransHold_dest_a0, L1_StallPipe_STALL2_TransHold_sender_a0};
            </span><span class="tlx_comments">//_\end_source
            //_\source ./m4/1c/pipeflow_tlv.m4 270   // Instantiated from ./m4/1c/pipeflow_tlv.m4, 330 as: m4_stall_stage(...)
               //_|stall2
                  //_@0
                     </span><span class="tlx_logic">assign L1_StallPipe_STALL2_blocked_a0 = L1_StallPipe_STALL3_blocked_a0;
               </span><span class="tlx_comments">//_|stall3
                  //_@0
                     </span><span class="tlx_logic">assign L1_StallPipe_STALL3_trans_avail_a0 = L1_StallPipe_STALL3_blocked_a0 ? L1_StallPipe_STALL3_trans_avail_a1 : L1_StallPipe_STALL2_trans_avail_a1;
                     assign L1_StallPipe_STALL3_trans_valid_a0 = L1_StallPipe_STALL3_trans_avail_a0 &amp;&amp; !L1_StallPipe_STALL3_blocked_a0;
                     </span><span class="tlx_comments">//_?$trans_valid
                        //_&gt;trans_hold
                           </span><span class="tlx_logic">assign {w_L1_StallPipe_STALL3_TransHold_dest_a0[RING_STOPS_WIDTH-1:0], w_L1_StallPipe_STALL3_TransHold_sender_a0[RING_STOPS_WIDTH-1:0]} = L1_StallPipe_STALL3_blocked_a0 ? {L1_StallPipe_STALL3_TransHold_dest_a1, L1_StallPipe_STALL3_TransHold_sender_a1} : {L1_StallPipe_STALL2_Trans_dest_a1, L1_StallPipe_STALL2_Trans_sender_a1};
                     </span><span class="tlx_comments">//_?$trans_avail
                        //_&gt;trans
                           </span><span class="tlx_logic">assign {w_L1_StallPipe_STALL3_Trans_dest_a0[RING_STOPS_WIDTH-1:0], w_L1_StallPipe_STALL3_Trans_sender_a0[RING_STOPS_WIDTH-1:0]} = {L1_StallPipe_STALL3_TransHold_dest_a0, L1_StallPipe_STALL3_TransHold_sender_a0};
            </span><span class="tlx_comments">//_\end_source
         //_\end_source
         
         // FIFO
         //             (   top,     in_pipe, in_stage, out_pipe, out_stage, depth, trans_hier)
         //_\source ./m4/1c/pipeflow_tlv.m4 550   // Instantiated from stdin, 145 as: m4+flop_fifo_v2(stall_pipe, stall3,     0,     fifo_out,    0,        4,     &gt;trans)
            //|default
            //   @0
            /*SV_plus*/
               </span><span class="tlx_logic">localparam bit [$clog2((4)+1)-1:0] full_mark_6 = 4 - 0;
         
            </span><span class="tlx_comments">// FIFO Instantiation
         
            // Hierarchy declarations
            //_|stall3
               //_&gt;entry
            //_|fifo_out
               //_&gt;entry
         
            // Hierarchy
            //_|stall3
               //_@0
                  </span><span class="tlx_logic">assign L1_StallPipe_STALL3_out_blocked_a0 = L1_StallPipe_FIFO_OUT_blocked_a0;
                  assign L1_StallPipe_STALL3_blocked_a0 = L1_StallPipe_STALL3_full_a1 &amp;&amp; L1_StallPipe_STALL3_out_blocked_a0;
                  `BOGUS_USE(L1_StallPipe_STALL3_blocked_a0)   </span><span class="tlx_comments">// Not required to be consumed elsewhere.
                  </span><span class="tlx_logic">assign L1_StallPipe_STALL3_would_bypass_a0 = L1_StallPipe_STALL3_empty_a1;
                  assign L1_StallPipe_STALL3_bypass_a0 = L1_StallPipe_STALL3_would_bypass_a0 &amp;&amp; ! L1_StallPipe_STALL3_out_blocked_a0;
                  assign L1_StallPipe_STALL3_push_a0 = L1_StallPipe_STALL3_trans_valid_a0 &amp;&amp; ! L1_StallPipe_STALL3_bypass_a0;
                  assign L1_StallPipe_STALL3_grow_a0   =   L1_StallPipe_STALL3_trans_valid_a0 &amp;&amp;   L1_StallPipe_STALL3_out_blocked_a0;
                  assign L1_StallPipe_STALL3_shrink_a0 = ! L1_StallPipe_STALL3_trans_avail_a0 &amp;&amp; ! L1_StallPipe_STALL3_out_blocked_a0 &amp;&amp; ! L1_StallPipe_STALL3_empty_a1;
                  assign L1_StallPipe_STALL3_valid_count_a0[$clog2((4)+1)-1:0] = L1_StallPipe_STALL3_reset_a0 ? '0
                                                              : L1_StallPipe_STALL3_valid_count_a1 + (
                                                                   L1_StallPipe_STALL3_grow_a0   ? { {($clog2((4)+1)-1){1'b0}}, 1'b1} :
                                                                   L1_StallPipe_STALL3_shrink_a0 ? '1
                                                                           : '0
                                                                );
                  </span><span class="tlx_comments">// At least 2 valid entries.
                  //$two_valid = | $ValidCount[m4_counter_width-1:1];
                  // but logic depth minimized by taking advantage of prev count &gt;= 4.
                  </span><span class="tlx_logic">assign L1_StallPipe_STALL3_two_valid_a0 = | L1_StallPipe_STALL3_valid_count_a1[$clog2((4)+1)-1:2] || | L1_StallPipe_STALL3_valid_count_a0[2:1];
                  </span><span class="tlx_comments">// These are an optimization of the commented block below to operate on vectors, rather than bits.
                  // TODO: Keep optimizing...
                  </span><span class="tlx_logic">assign {L1_StallPipe_STALL3_Entry_prev_entry_was_tail_a0} = {L1_StallPipe_STALL3_Entry_reconstructed_is_tail_a1[2:0], L1_StallPipe_STALL3_Entry_reconstructed_is_tail_a1[3]} </span><span class="tlx_comments">/* circular &lt;&lt; */</span><span class="tlx_logic">;
                  assign {L1_StallPipe_STALL3_Entry_push_a0} = {4{L1_StallPipe_STALL3_push_a0}} &amp; L1_StallPipe_STALL3_Entry_prev_entry_was_tail_a0;
                  </span><span class="tlx_structure">for (entry = 0; entry &lt;= (4)-1; entry++) begin : L2b_StallPipe_STALL3_Entry </span><span class="tlx_declarations">logic L2_is_tail_a0; logic L2_valid_a0; </span><span class="tlx_comments">//_&gt;entry
                     // Replaced with optimized versions above:
                     // $prev_entry_was_tail = &gt;entry[(entry+(m4_depth)-1)%(m4_depth)]%+1$reconstructed_is_tail;
                     // $push = |m4_in_pipe$push &amp;&amp; $prev_entry_was_tail;
                     </span><span class="tlx_logic">assign L2_valid_a0 = (L2c_StallPipe_STALL3_Entry[entry].L2_reconstructed_valid_a1 &amp;&amp; ! L2b_StallPipe_FIFO_OUT_Entry[entry].L2_pop_a0) || L1_StallPipe_STALL3_Entry_push_a0[entry];
                     assign L2_is_tail_a0 = L1_StallPipe_STALL3_trans_valid_a0 ? L1_StallPipe_STALL3_Entry_prev_entry_was_tail_a0[entry]  </span><span class="tlx_comments">// shift tail
                                                        </span><span class="tlx_logic">: L1_StallPipe_STALL3_Entry_reconstructed_is_tail_a1[entry];  </span><span class="tlx_comments">// retain tail
                     </span><span class="tlx_logic">assign L1_StallPipe_STALL3_Entry_state_a0[entry] = L1_StallPipe_STALL3_reset_a0 ? 1'b0
                                                : L2_valid_a0 &amp;&amp; ! (L1_StallPipe_STALL3_two_valid_a0 &amp;&amp; L2_is_tail_a0); </span><span class="tlx_structure">end
               </span><span class="tlx_comments">//_@1
                  </span><span class="tlx_logic">assign L1_StallPipe_STALL3_empty_a1 = ! L1_StallPipe_STALL3_two_valid_a1 &amp;&amp; ! L1_StallPipe_STALL3_valid_count_a1[0];
                  assign L1_StallPipe_STALL3_full_a1 = (L1_StallPipe_STALL3_valid_count_a1 == full_mark_6);  </span><span class="tlx_comments">// Could optimize for power-of-two depth.
               </span><span class="tlx_structure">for (entry = 0; entry &lt;= (4)-1; entry++) begin : L2c_StallPipe_STALL3_Entry </span><span class="tlx_declarations">logic L2_is_head_a1; logic L2_next_entry_state_a1; logic L2_prev_entry_state_a1; logic L2_reconstructed_valid_a1; </span><span class="tlx_comments">//_&gt;entry
                  //_@1
                     </span><span class="tlx_logic">assign L2_prev_entry_state_a1 = L1_StallPipe_STALL3_Entry_state_a1[(entry+(4)-1)%(4)];
                     assign L2_next_entry_state_a1 = L1_StallPipe_STALL3_Entry_state_a1[(entry+1)%(4)];
                     assign L1_StallPipe_STALL3_Entry_reconstructed_is_tail_a1[entry] = (  L1_StallPipe_STALL3_two_valid_a1 &amp;&amp; (!L1_StallPipe_STALL3_Entry_state_a1[entry] &amp;&amp; L2_prev_entry_state_a1)) ||
                                              (! L1_StallPipe_STALL3_two_valid_a1 &amp;&amp; (!L2_next_entry_state_a1 &amp;&amp; L1_StallPipe_STALL3_Entry_state_a1[entry])) ||
                                              (L1_StallPipe_STALL3_empty_a1 &amp;&amp; (entry == 0));  </span><span class="tlx_comments">// need a tail when empty for push
                     </span><span class="tlx_logic">assign L2_is_head_a1 = L1_StallPipe_STALL3_Entry_state_a1[entry] &amp;&amp; ! L2_prev_entry_state_a1;
                     assign L2_reconstructed_valid_a1 = L1_StallPipe_STALL3_Entry_state_a1[entry] || (L1_StallPipe_STALL3_two_valid_a1 &amp;&amp; L2_prev_entry_state_a1); </span><span class="tlx_structure">end
            </span><span class="tlx_comments">// Write data
            //_|stall3
               //_@0
                  </span><span class="tlx_structure">for (entry = 0; entry &lt;= (4)-1; entry++) begin : L2d_StallPipe_STALL3_Entry </span><span class="tlx_declarations">logic [RING_STOPS_WIDTH-1:0] L2_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] L2_Trans_dest_a1; logic [RING_STOPS_WIDTH-1:0] L2_Trans_sender_a0; logic [RING_STOPS_WIDTH-1:0] L2_Trans_sender_a1; </span><span class="tlx_comments">//_&gt;entry
                     //?$push
                     //   $aNY = |m4_in_pipe['']m4_trans_hier$ANY;
                     //_&gt;trans
                        </span><span class="tlx_logic">assign {L2_Trans_dest_a0[RING_STOPS_WIDTH-1:0], L2_Trans_sender_a0[RING_STOPS_WIDTH-1:0]} = L1_StallPipe_STALL3_Entry_push_a0[entry] ? {L1_StallPipe_STALL3_Trans_dest_a0, L1_StallPipe_STALL3_Trans_sender_a0} : {L2_Trans_dest_a1, L2_Trans_sender_a1} </span><span class="tlx_comments">/* RETAIN */</span><span class="tlx_logic">; </span><span class="tlx_structure">end
            </span><span class="tlx_comments">// Read data
            //_|fifo_out
               //_@0
                  //$pop  = ! &gt;m4_top|m4_in_pipe%m4_align(m4_in_at + 1, m4_out_at)$empty &amp;&amp; ! $blocked;
                  </span><span class="tlx_structure">for (entry = 0; entry &lt;= (4)-1; entry++) begin : L2b_StallPipe_FIFO_OUT_Entry </span><span class="tlx_declarations">logic L2_is_head_a0; logic L2_pop_a0; logic [RING_STOPS_WIDTH-1:0] L2_ReadMasked_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] L2_ReadMasked_Trans_sender_a0; </span><span class="tlx_comments">//_&gt;entry
                     </span><span class="tlx_logic">assign L2_is_head_a0 = L2c_StallPipe_STALL3_Entry[entry].L2_is_head_a1;
                     assign L2_pop_a0  = L2_is_head_a0 &amp;&amp; ! L1_StallPipe_FIFO_OUT_blocked_a0;
                     </span><span class="tlx_comments">//_&gt;read_masked
                        //_&gt;trans
                           </span><span class="tlx_logic">assign {L2_ReadMasked_Trans_dest_a0[RING_STOPS_WIDTH-1:0], L2_ReadMasked_Trans_sender_a0[RING_STOPS_WIDTH-1:0]} = L2_is_head_a0 ? {L2d_StallPipe_STALL3_Entry[entry].L2_Trans_dest_a1, L2d_StallPipe_STALL3_Entry[entry].L2_Trans_sender_a1} </span><span class="tlx_comments">/* $aNY */ </span><span class="tlx_logic">: '0;
                     </span><span class="tlx_comments">//_&gt;accum
                        //_&gt;trans
                           </span><span class="tlx_logic">assign {L1_StallPipe_FIFO_OUT_Entry_Accum_Trans_dest_a0[entry][RING_STOPS_WIDTH-1:0], L1_StallPipe_FIFO_OUT_Entry_Accum_Trans_sender_a0[entry][RING_STOPS_WIDTH-1:0]} = ((entry == 0) ? '0 : {L1_StallPipe_FIFO_OUT_Entry_Accum_Trans_dest_a0[(entry+(4)-1)%(4)], L1_StallPipe_FIFO_OUT_Entry_Accum_Trans_sender_a0[(entry+(4)-1)%(4)]}) |
                                  {L2_ReadMasked_Trans_dest_a0, L2_ReadMasked_Trans_sender_a0}; </span><span class="tlx_structure">end
                  </span><span class="tlx_comments">//_&gt;head
                     </span><span class="tlx_logic">assign L1_StallPipe_FIFO_OUT_Head_trans_avail_a0 = L1_StallPipe_FIFO_OUT_trans_avail_a0;
                     </span><span class="tlx_comments">//_?$trans_avail
                        //_&gt;trans
                           </span><span class="tlx_logic">assign {w_L1_StallPipe_FIFO_OUT_Head_Trans_dest_a0[RING_STOPS_WIDTH-1:0], w_L1_StallPipe_FIFO_OUT_Head_Trans_sender_a0[RING_STOPS_WIDTH-1:0]} = {L1_StallPipe_FIFO_OUT_Entry_Accum_Trans_dest_a0[(4)-1], L1_StallPipe_FIFO_OUT_Entry_Accum_Trans_sender_a0[(4)-1]};
         
            </span><span class="tlx_comments">// Bypass
            //_|fifo_out
               //_@0
                  // Available output.  Sometimes it's necessary to know what would be coming to determined
                  // if it's blocked.  This can be used externally in that case.
                  //_&gt;fifo_head
                     </span><span class="tlx_logic">assign L1_StallPipe_FIFO_OUT_FifoHead_trans_avail_a0 = L1_StallPipe_FIFO_OUT_trans_avail_a0;
                     </span><span class="tlx_comments">//_?$trans_avail
                        //_&gt;trans
                           </span><span class="tlx_logic">assign {w_L1_StallPipe_FIFO_OUT_FifoHead_Trans_dest_a0[RING_STOPS_WIDTH-1:0], w_L1_StallPipe_FIFO_OUT_FifoHead_Trans_sender_a0[RING_STOPS_WIDTH-1:0]} = L1_StallPipe_STALL3_would_bypass_a0
                                        ? {L1_StallPipe_STALL3_Trans_dest_a0, L1_StallPipe_STALL3_Trans_sender_a0}
                                        : {L1_StallPipe_FIFO_OUT_Head_Trans_dest_a0, L1_StallPipe_FIFO_OUT_Head_Trans_sender_a0};
                  assign L1_StallPipe_FIFO_OUT_trans_avail_a0 = ! L1_StallPipe_STALL3_would_bypass_a0 || L1_StallPipe_STALL3_trans_avail_a0;
                  assign L1_StallPipe_FIFO_OUT_trans_valid_a0 = L1_StallPipe_FIFO_OUT_trans_avail_a0 &amp;&amp; ! L1_StallPipe_FIFO_OUT_blocked_a0;
                  </span><span class="tlx_comments">//_?$trans_valid
                     //_&gt;trans
                        </span><span class="tlx_logic">assign {w_L1_StallPipe_FIFO_OUT_Trans_dest_a0[RING_STOPS_WIDTH-1:0], w_L1_StallPipe_FIFO_OUT_Trans_sender_a0[RING_STOPS_WIDTH-1:0]} = {L1_StallPipe_FIFO_OUT_FifoHead_Trans_dest_a0, L1_StallPipe_FIFO_OUT_FifoHead_Trans_sender_a0};
         
         
         
            </span><span class="tlx_comments">/* Alternate code for pointer indexing.  Replaces $ANY expression above.
         
            // Hierarchy
            |stall3
               &gt;entry2[(4)-1:0]
         
            // Head/Tail ptrs.
            |stall3
               @0
                  %next$WrPtr[\$clog2(4)-1:0] =
                      $reset       ? '0 :
                      $trans_valid ? ($WrPtr == (4 - 1))
                                       ? '0
                                       : $WrPtr + {{(\$clog2(4)-1){1'b0}}, 1'b1} :
                                     $RETAIN;
            |fifo_out
               @0
                  %next$RdPtr[\$clog2(4)-1:0] =
                      &gt;stall_pipe|stall3%+0$reset
                                   ? '0 :
                      $trans_valid ? ($RdPtr == (4 - 1))
                                       ? '0
                                       : $RdPtr + {{(\$clog2(4)-1){1'b0}}, 1'b1} :
                                     $RETAIN;
            // Write FIFO
            |stall3
               @0
                  $dummy = '0;
                  ?$trans_valid
                     // This doesn't work because SV complains for FIFOs in replicated context that
                     // there are multiple procedures that assign the signals.
                     // Array writes can be done in an SV module.
                     // The only long-term resolutions are support for module generation and use
                     // signals declared within for loops with cross-hierarchy references in SV.
                     // TODO: To make a simulation-efficient FIFO, use DesignWare.
                     {&gt;entry2[$WrPtr]$$ANY} = $ANY;
            // Read FIFO
            |fifo_out
               @0
                  &gt;read2
                     $trans_valid = |fifo_out$trans_valid;
                     ?$trans_valid
                        $ANY = &gt;stall_pipe|stall3&gt;entry2[|fifo_out$RdPtr]%+0$ANY;
                     `BOGUS_USE($dummy)
                  ?$trans_valid
                     $ANY = &gt;read2$ANY;
            */
         //_\end_source
         //_|fifo_out
            //_@0
               // blocked if destination is same as ring_stop
               </span><span class="tlx_logic">assign L1_StallPipe_FIFO_OUT_blocked_a0 = 1'b0; </span><span class="tlx_comments">// &gt;fifo_head&gt;trans$dest == ring_stop;
      
      // Free-Flow Pipeline after Ring Out
      //_|pipe1
         //_@0
            </span><span class="tlx_logic">assign L1_PIPE1_trans_valid_a0 = L1b_RingStop[ring_stop].L1_RING_OUT_trans_valid_a1;
            </span><span class="tlx_comments">//_?$trans_valid
               //_&gt;trans
                  </span><span class="tlx_logic">assign {w_L1_PIPE1_Trans_dest_a0[RING_STOPS_WIDTH-1:0], w_L1_PIPE1_Trans_sender_a0[RING_STOPS_WIDTH-1:0]} = {L1b_RingStop[ring_stop].L1_RING_OUT_dest_a1, L1b_RingStop[ring_stop].L1_RING_OUT_sender_a1};
      
      </span><span class="tlx_comments">// Arb
      //_|arb_out
         //_@0
            // bypass if pipe1 does not have a valid transaction and FIFO does
            // and packet's destination is same as ring_stop
            </span><span class="tlx_logic">assign L1_ARB_OUT_bypass_a0 = !(L1_PIPE1_trans_valid_a1) &amp;&amp;
                      L1_StallPipe_FIFO_OUT_trans_valid_a1 &amp;&amp;
                      L1_StallPipe_FIFO_OUT_Trans_dest_a1 == ring_stop;
            assign L1_ARB_OUT_trans_valid_a0 = L1_ARB_OUT_bypass_a0 ||
                           L1_PIPE1_trans_valid_a1;
            </span><span class="tlx_comments">//_?$trans_valid
               //_&gt;trans
                  </span><span class="tlx_logic">assign {w_L1_ARB_OUT_Trans_dest_a0[RING_STOPS_WIDTH-1:0], w_L1_ARB_OUT_Trans_sender_a0[RING_STOPS_WIDTH-1:0]} = L1_ARB_OUT_bypass_a0 ? {L1_StallPipe_FIFO_OUT_Trans_dest_a1, L1_StallPipe_FIFO_OUT_Trans_sender_a1} :
                                           {L1_PIPE1_Trans_dest_a1, L1_PIPE1_Trans_sender_a1};
      
      </span><span class="tlx_comments">// Free-Flow Pipeline after Arb
      //_&gt;pipe2
         //_|pipe2
            //_@0
               </span><span class="tlx_logic">assign L1_Pipe2_PIPE2_reset_a0 = DEFAULT_reset_a1;
               assign L1_Pipe2_PIPE2_trans_avail_a0 = ! L1_Pipe2_PIPE2_reset_a0 &amp;&amp; L1_ARB_OUT_trans_valid_a1;
               assign L1_Pipe2_PIPE2_trans_valid_a0 = L1_Pipe2_PIPE2_trans_avail_a0 &amp;&amp; ! L1_Pipe2_PIPE2_blocked_a0;
               </span><span class="tlx_comments">//_?$trans_valid
                  //_&gt;trans
                     </span><span class="tlx_logic">assign {w_L1_Pipe2_PIPE2_Trans_dest_a0[RING_STOPS_WIDTH-1:0], w_L1_Pipe2_PIPE2_Trans_sender_a0[RING_STOPS_WIDTH-1:0]} = {L1_ARB_OUT_Trans_dest_a1, L1_ARB_OUT_Trans_sender_a1};
         
         </span><span class="tlx_comments">// FIFO2
         //             ( top,  in_pipe, in_stage, out_pipe,  out_stage, depth, trans_hier)
         //_\source ./m4/1c/pipeflow_tlv.m4 550   // Instantiated from stdin, 187 as: m4+flop_fifo_v2(pipe2, pipe2,      0,     fifo2_out,     0,       4,     &gt;trans)
            //|default
            //   @0
            /*SV_plus*/
               </span><span class="tlx_logic">localparam bit [$clog2((4)+1)-1:0] full_mark_7 = 4 - 0;
         
            </span><span class="tlx_comments">// FIFO Instantiation
         
            // Hierarchy declarations
            //_|pipe2
               //_&gt;entry
            //_|fifo2_out
               //_&gt;entry
         
            // Hierarchy
            //_|pipe2
               //_@0
                  </span><span class="tlx_logic">assign L1_Pipe2_PIPE2_out_blocked_a0 = L1_Pipe2_FIFO2_OUT_blocked_a0;
                  assign L1_Pipe2_PIPE2_blocked_a0 = L1_Pipe2_PIPE2_full_a1 &amp;&amp; L1_Pipe2_PIPE2_out_blocked_a0;
                  `BOGUS_USE(L1_Pipe2_PIPE2_blocked_a0)   </span><span class="tlx_comments">// Not required to be consumed elsewhere.
                  </span><span class="tlx_logic">assign L1_Pipe2_PIPE2_would_bypass_a0 = L1_Pipe2_PIPE2_empty_a1;
                  assign L1_Pipe2_PIPE2_bypass_a0 = L1_Pipe2_PIPE2_would_bypass_a0 &amp;&amp; ! L1_Pipe2_PIPE2_out_blocked_a0;
                  assign L1_Pipe2_PIPE2_push_a0 = L1_Pipe2_PIPE2_trans_valid_a0 &amp;&amp; ! L1_Pipe2_PIPE2_bypass_a0;
                  assign L1_Pipe2_PIPE2_grow_a0   =   L1_Pipe2_PIPE2_trans_valid_a0 &amp;&amp;   L1_Pipe2_PIPE2_out_blocked_a0;
                  assign L1_Pipe2_PIPE2_shrink_a0 = ! L1_Pipe2_PIPE2_trans_avail_a0 &amp;&amp; ! L1_Pipe2_PIPE2_out_blocked_a0 &amp;&amp; ! L1_Pipe2_PIPE2_empty_a1;
                  assign L1_Pipe2_PIPE2_valid_count_a0[$clog2((4)+1)-1:0] = L1_Pipe2_PIPE2_reset_a0 ? '0
                                                              : L1_Pipe2_PIPE2_valid_count_a1 + (
                                                                   L1_Pipe2_PIPE2_grow_a0   ? { {($clog2((4)+1)-1){1'b0}}, 1'b1} :
                                                                   L1_Pipe2_PIPE2_shrink_a0 ? '1
                                                                           : '0
                                                                );
                  </span><span class="tlx_comments">// At least 2 valid entries.
                  //$two_valid = | $ValidCount[m4_counter_width-1:1];
                  // but logic depth minimized by taking advantage of prev count &gt;= 4.
                  </span><span class="tlx_logic">assign L1_Pipe2_PIPE2_two_valid_a0 = | L1_Pipe2_PIPE2_valid_count_a1[$clog2((4)+1)-1:2] || | L1_Pipe2_PIPE2_valid_count_a0[2:1];
                  </span><span class="tlx_comments">// These are an optimization of the commented block below to operate on vectors, rather than bits.
                  // TODO: Keep optimizing...
                  </span><span class="tlx_logic">assign {L1_Pipe2_PIPE2_Entry_prev_entry_was_tail_a0} = {L1_Pipe2_PIPE2_Entry_reconstructed_is_tail_a1[2:0], L1_Pipe2_PIPE2_Entry_reconstructed_is_tail_a1[3]} </span><span class="tlx_comments">/* circular &lt;&lt; */</span><span class="tlx_logic">;
                  assign {L1_Pipe2_PIPE2_Entry_push_a0} = {4{L1_Pipe2_PIPE2_push_a0}} &amp; L1_Pipe2_PIPE2_Entry_prev_entry_was_tail_a0;
                  </span><span class="tlx_structure">for (entry = 0; entry &lt;= (4)-1; entry++) begin : L2b_Pipe2_PIPE2_Entry </span><span class="tlx_declarations">logic L2_is_tail_a0; logic L2_valid_a0; </span><span class="tlx_comments">//_&gt;entry
                     // Replaced with optimized versions above:
                     // $prev_entry_was_tail = &gt;entry[(entry+(m4_depth)-1)%(m4_depth)]%+1$reconstructed_is_tail;
                     // $push = |m4_in_pipe$push &amp;&amp; $prev_entry_was_tail;
                     </span><span class="tlx_logic">assign L2_valid_a0 = (L2c_Pipe2_PIPE2_Entry[entry].L2_reconstructed_valid_a1 &amp;&amp; ! L2b_Pipe2_FIFO2_OUT_Entry[entry].L2_pop_a0) || L1_Pipe2_PIPE2_Entry_push_a0[entry];
                     assign L2_is_tail_a0 = L1_Pipe2_PIPE2_trans_valid_a0 ? L1_Pipe2_PIPE2_Entry_prev_entry_was_tail_a0[entry]  </span><span class="tlx_comments">// shift tail
                                                        </span><span class="tlx_logic">: L1_Pipe2_PIPE2_Entry_reconstructed_is_tail_a1[entry];  </span><span class="tlx_comments">// retain tail
                     </span><span class="tlx_logic">assign L1_Pipe2_PIPE2_Entry_state_a0[entry] = L1_Pipe2_PIPE2_reset_a0 ? 1'b0
                                                : L2_valid_a0 &amp;&amp; ! (L1_Pipe2_PIPE2_two_valid_a0 &amp;&amp; L2_is_tail_a0); </span><span class="tlx_structure">end
               </span><span class="tlx_comments">//_@1
                  </span><span class="tlx_logic">assign L1_Pipe2_PIPE2_empty_a1 = ! L1_Pipe2_PIPE2_two_valid_a1 &amp;&amp; ! L1_Pipe2_PIPE2_valid_count_a1[0];
                  assign L1_Pipe2_PIPE2_full_a1 = (L1_Pipe2_PIPE2_valid_count_a1 == full_mark_7);  </span><span class="tlx_comments">// Could optimize for power-of-two depth.
               </span><span class="tlx_structure">for (entry = 0; entry &lt;= (4)-1; entry++) begin : L2c_Pipe2_PIPE2_Entry </span><span class="tlx_declarations">logic L2_is_head_a1; logic L2_next_entry_state_a1; logic L2_prev_entry_state_a1; logic L2_reconstructed_valid_a1; </span><span class="tlx_comments">//_&gt;entry
                  //_@1
                     </span><span class="tlx_logic">assign L2_prev_entry_state_a1 = L1_Pipe2_PIPE2_Entry_state_a1[(entry+(4)-1)%(4)];
                     assign L2_next_entry_state_a1 = L1_Pipe2_PIPE2_Entry_state_a1[(entry+1)%(4)];
                     assign L1_Pipe2_PIPE2_Entry_reconstructed_is_tail_a1[entry] = (  L1_Pipe2_PIPE2_two_valid_a1 &amp;&amp; (!L1_Pipe2_PIPE2_Entry_state_a1[entry] &amp;&amp; L2_prev_entry_state_a1)) ||
                                              (! L1_Pipe2_PIPE2_two_valid_a1 &amp;&amp; (!L2_next_entry_state_a1 &amp;&amp; L1_Pipe2_PIPE2_Entry_state_a1[entry])) ||
                                              (L1_Pipe2_PIPE2_empty_a1 &amp;&amp; (entry == 0));  </span><span class="tlx_comments">// need a tail when empty for push
                     </span><span class="tlx_logic">assign L2_is_head_a1 = L1_Pipe2_PIPE2_Entry_state_a1[entry] &amp;&amp; ! L2_prev_entry_state_a1;
                     assign L2_reconstructed_valid_a1 = L1_Pipe2_PIPE2_Entry_state_a1[entry] || (L1_Pipe2_PIPE2_two_valid_a1 &amp;&amp; L2_prev_entry_state_a1); </span><span class="tlx_structure">end
            </span><span class="tlx_comments">// Write data
            //_|pipe2
               //_@0
                  </span><span class="tlx_structure">for (entry = 0; entry &lt;= (4)-1; entry++) begin : L2d_Pipe2_PIPE2_Entry </span><span class="tlx_declarations">logic [RING_STOPS_WIDTH-1:0] L2_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] L2_Trans_dest_a1; logic [RING_STOPS_WIDTH-1:0] L2_Trans_sender_a0; logic [RING_STOPS_WIDTH-1:0] L2_Trans_sender_a1; </span><span class="tlx_comments">//_&gt;entry
                     //?$push
                     //   $aNY = |m4_in_pipe['']m4_trans_hier$ANY;
                     //_&gt;trans
                        </span><span class="tlx_logic">assign {L2_Trans_dest_a0[RING_STOPS_WIDTH-1:0], L2_Trans_sender_a0[RING_STOPS_WIDTH-1:0]} = L1_Pipe2_PIPE2_Entry_push_a0[entry] ? {L1_Pipe2_PIPE2_Trans_dest_a0, L1_Pipe2_PIPE2_Trans_sender_a0} : {L2_Trans_dest_a1, L2_Trans_sender_a1} </span><span class="tlx_comments">/* RETAIN */</span><span class="tlx_logic">; </span><span class="tlx_structure">end
            </span><span class="tlx_comments">// Read data
            //_|fifo2_out
               //_@0
                  //$pop  = ! &gt;m4_top|m4_in_pipe%m4_align(m4_in_at + 1, m4_out_at)$empty &amp;&amp; ! $blocked;
                  </span><span class="tlx_structure">for (entry = 0; entry &lt;= (4)-1; entry++) begin : L2b_Pipe2_FIFO2_OUT_Entry </span><span class="tlx_declarations">logic L2_is_head_a0; logic L2_pop_a0; logic [RING_STOPS_WIDTH-1:0] L2_ReadMasked_Trans_dest_a0; logic [RING_STOPS_WIDTH-1:0] L2_ReadMasked_Trans_sender_a0; </span><span class="tlx_comments">//_&gt;entry
                     </span><span class="tlx_logic">assign L2_is_head_a0 = L2c_Pipe2_PIPE2_Entry[entry].L2_is_head_a1;
                     assign L2_pop_a0  = L2_is_head_a0 &amp;&amp; ! L1_Pipe2_FIFO2_OUT_blocked_a0;
                     </span><span class="tlx_comments">//_&gt;read_masked
                        //_&gt;trans
                           </span><span class="tlx_logic">assign {L2_ReadMasked_Trans_dest_a0[RING_STOPS_WIDTH-1:0], L2_ReadMasked_Trans_sender_a0[RING_STOPS_WIDTH-1:0]} = L2_is_head_a0 ? {L2d_Pipe2_PIPE2_Entry[entry].L2_Trans_dest_a1, L2d_Pipe2_PIPE2_Entry[entry].L2_Trans_sender_a1} </span><span class="tlx_comments">/* $aNY */ </span><span class="tlx_logic">: '0;
                     </span><span class="tlx_comments">//_&gt;accum
                        //_&gt;trans
                           </span><span class="tlx_logic">assign {L1_Pipe2_FIFO2_OUT_Entry_Accum_Trans_dest_a0[entry][RING_STOPS_WIDTH-1:0], L1_Pipe2_FIFO2_OUT_Entry_Accum_Trans_sender_a0[entry][RING_STOPS_WIDTH-1:0]} = ((entry == 0) ? '0 : {L1_Pipe2_FIFO2_OUT_Entry_Accum_Trans_dest_a0[(entry+(4)-1)%(4)], L1_Pipe2_FIFO2_OUT_Entry_Accum_Trans_sender_a0[(entry+(4)-1)%(4)]}) |
                                  {L2_ReadMasked_Trans_dest_a0, L2_ReadMasked_Trans_sender_a0}; </span><span class="tlx_structure">end
                  </span><span class="tlx_comments">//_&gt;head
                     </span><span class="tlx_logic">assign L1_Pipe2_FIFO2_OUT_Head_trans_avail_a0 = L1_Pipe2_FIFO2_OUT_trans_avail_a0;
                     </span><span class="tlx_comments">//_?$trans_avail
                        //_&gt;trans
                           </span><span class="tlx_logic">assign {w_L1_Pipe2_FIFO2_OUT_Head_Trans_dest_a0[RING_STOPS_WIDTH-1:0], w_L1_Pipe2_FIFO2_OUT_Head_Trans_sender_a0[RING_STOPS_WIDTH-1:0]} = {L1_Pipe2_FIFO2_OUT_Entry_Accum_Trans_dest_a0[(4)-1], L1_Pipe2_FIFO2_OUT_Entry_Accum_Trans_sender_a0[(4)-1]};
         
            </span><span class="tlx_comments">// Bypass
            //_|fifo2_out
               //_@0
                  // Available output.  Sometimes it's necessary to know what would be coming to determined
                  // if it's blocked.  This can be used externally in that case.
                  //_&gt;fifo_head
                     </span><span class="tlx_logic">assign L1_Pipe2_FIFO2_OUT_FifoHead_trans_avail_a0 = L1_Pipe2_FIFO2_OUT_trans_avail_a0;
                     </span><span class="tlx_comments">//_?$trans_avail
                        //_&gt;trans
                           </span><span class="tlx_logic">assign {w_L1_Pipe2_FIFO2_OUT_FifoHead_Trans_dest_a0[RING_STOPS_WIDTH-1:0], w_L1_Pipe2_FIFO2_OUT_FifoHead_Trans_sender_a0[RING_STOPS_WIDTH-1:0]} = L1_Pipe2_PIPE2_would_bypass_a0
                                        ? {L1_Pipe2_PIPE2_Trans_dest_a0, L1_Pipe2_PIPE2_Trans_sender_a0}
                                        : {L1_Pipe2_FIFO2_OUT_Head_Trans_dest_a0, L1_Pipe2_FIFO2_OUT_Head_Trans_sender_a0};
                  assign L1_Pipe2_FIFO2_OUT_trans_avail_a0 = ! L1_Pipe2_PIPE2_would_bypass_a0 || L1_Pipe2_PIPE2_trans_avail_a0;
                  assign L1_Pipe2_FIFO2_OUT_trans_valid_a0 = L1_Pipe2_FIFO2_OUT_trans_avail_a0 &amp;&amp; ! L1_Pipe2_FIFO2_OUT_blocked_a0;
                  </span><span class="tlx_comments">//_?$trans_valid
                     //_&gt;trans
                        </span><span class="tlx_logic">assign {w_L1_Pipe2_FIFO2_OUT_Trans_dest_a0[RING_STOPS_WIDTH-1:0], w_L1_Pipe2_FIFO2_OUT_Trans_sender_a0[RING_STOPS_WIDTH-1:0]} = {L1_Pipe2_FIFO2_OUT_FifoHead_Trans_dest_a0, L1_Pipe2_FIFO2_OUT_FifoHead_Trans_sender_a0};
         
         
         
            </span><span class="tlx_comments">/* Alternate code for pointer indexing.  Replaces $ANY expression above.
         
            // Hierarchy
            |pipe2
               &gt;entry2[(4)-1:0]
         
            // Head/Tail ptrs.
            |pipe2
               @0
                  %next$WrPtr[\$clog2(4)-1:0] =
                      $reset       ? '0 :
                      $trans_valid ? ($WrPtr == (4 - 1))
                                       ? '0
                                       : $WrPtr + {{(\$clog2(4)-1){1'b0}}, 1'b1} :
                                     $RETAIN;
            |fifo2_out
               @0
                  %next$RdPtr[\$clog2(4)-1:0] =
                      &gt;pipe2|pipe2%+0$reset
                                   ? '0 :
                      $trans_valid ? ($RdPtr == (4 - 1))
                                       ? '0
                                       : $RdPtr + {{(\$clog2(4)-1){1'b0}}, 1'b1} :
                                     $RETAIN;
            // Write FIFO
            |pipe2
               @0
                  $dummy = '0;
                  ?$trans_valid
                     // This doesn't work because SV complains for FIFOs in replicated context that
                     // there are multiple procedures that assign the signals.
                     // Array writes can be done in an SV module.
                     // The only long-term resolutions are support for module generation and use
                     // signals declared within for loops with cross-hierarchy references in SV.
                     // TODO: To make a simulation-efficient FIFO, use DesignWare.
                     {&gt;entry2[$WrPtr]$$ANY} = $ANY;
            // Read FIFO
            |fifo2_out
               @0
                  &gt;read2
                     $trans_valid = |fifo2_out$trans_valid;
                     ?$trans_valid
                        $ANY = &gt;pipe2|pipe2&gt;entry2[|fifo2_out$RdPtr]%+0$ANY;
                     `BOGUS_USE($dummy)
                  ?$trans_valid
                     $ANY = &gt;read2$ANY;
            */
         //_\end_source
         //_|fifo2_out
            //_@0
               </span><span class="tlx_logic">assign L1_Pipe2_FIFO2_OUT_blocked_a0 = 1'b0; </span><span class="tlx_structure">end
   
   </span><span class="tlx_comments">// Print
   </span><span class="tlx_structure">for (ring_stop = 0; ring_stop &lt;= RING_STOPS-1; ring_stop++) begin : L1d_RingStop </span><span class="tlx_comments">//_&gt;ring_stop
      //_&gt;stall_pipe
         //_|stall0
            //_@0
               //_&gt;trans
                  /*SV_plus*/
                     </span><span class="tlx_logic">always_ff @(posedge clk) begin
                        $display(&quot;|stall0[%0d]&quot;, ring_stop);
                        $display(&quot;Destination: %0d&quot;, L1c_RingStop[ring_stop].L1_StallPipe_STALL0_Trans_dest_a0);
                     end
         </span><span class="tlx_comments">//_|stall1
            //_@0
               //_&gt;trans
                  /*SV_plus*/
                     </span><span class="tlx_logic">always_ff @(posedge clk) begin
                        $display(&quot;|stall1[%0d]&quot;, ring_stop);
                        $display(&quot;Destination: %0d&quot;, L1c_RingStop[ring_stop].L1_StallPipe_STALL1_Trans_dest_a0);
                     end
         </span><span class="tlx_comments">//_|stall2
            //_@0
               //_&gt;trans
                  /*SV_plus*/
                     </span><span class="tlx_logic">always_ff @(posedge clk) begin
                        $display(&quot;|stall2[%0d]&quot;, ring_stop);
                        $display(&quot;Destination: %0d&quot;, L1c_RingStop[ring_stop].L1_StallPipe_STALL2_Trans_dest_a0);
                     end
         </span><span class="tlx_comments">//_|stall3
            //_@0
               //_&gt;trans
                  /*SV_plus*/
                     </span><span class="tlx_logic">always_ff @(posedge clk) begin
                        $display(&quot;|stall3[%0d]&quot;, ring_stop);
                        $display(&quot;Destination: %0d&quot;, L1c_RingStop[ring_stop].L1_StallPipe_STALL3_Trans_dest_a0);
                     end
         </span><span class="tlx_comments">//_|fifo_out
            //_@0
               //_&gt;trans
                  /*SV_plus*/
                     </span><span class="tlx_logic">always_ff @(posedge clk) begin
                        $display(&quot;|fifo_out[%0d]&quot;, ring_stop);
                        $display(&quot;Destination: %0d&quot;, L1c_RingStop[ring_stop].L1_StallPipe_FIFO_OUT_Trans_dest_a0);
                     end
      </span><span class="tlx_comments">//_|ring_in
         //_@0
            /*SV_plus*/
               </span><span class="tlx_logic">always_ff @(posedge clk) begin
                  $display(&quot;|ring_in[%0d]&quot;, ring_stop);
                  $display(&quot;Destination: %0d&quot;, L1_RingStop[ring_stop].L1_RING_IN_dest_a0);
               end
      </span><span class="tlx_comments">//_|ring_out
         //_@1
            /*SV_plus*/
               </span><span class="tlx_logic">always_ff @(posedge clk) begin
                  $display(&quot;|ring_out[%0d]&quot;, ring_stop);
                  $display(&quot;Destination: %0d&quot;, L1b_RingStop[ring_stop].L1_RING_OUT_dest_a1);
               end
      </span><span class="tlx_comments">//_|pipe1
         //_@0
            //_&gt;trans
               /*SV_plus*/
                  </span><span class="tlx_logic">always_ff @(posedge clk) begin
                     $display(&quot;|pipe1[%0d]&quot;, ring_stop);
                     $display(&quot;Destination: %0d&quot;, L1c_RingStop[ring_stop].L1_PIPE1_Trans_dest_a0);
                  end
      </span><span class="tlx_comments">//_|arb_out
         //_@0
            //_&gt;trans
               /*SV_plus*/
                  </span><span class="tlx_logic">always_ff @(posedge clk) begin
                     $display(&quot;|arb_out[%0d]&quot;, ring_stop);
                     $display(&quot;Destination: %0d&quot;, L1c_RingStop[ring_stop].L1_ARB_OUT_Trans_dest_a0);
                  end
      </span><span class="tlx_comments">//_&gt;pipe2
         //_|pipe2
            //_@0
               //_&gt;trans
                  /*SV_plus*/
                     </span><span class="tlx_logic">always_ff @(posedge clk) begin
                        $display(&quot;|pipe2[%0d]&quot;, ring_stop);
                        $display(&quot;Destination: %0d&quot;, L1c_RingStop[ring_stop].L1_Pipe2_PIPE2_Trans_dest_a0);
                     end
         </span><span class="tlx_comments">//_|fifo2_out
            //_@0
               //_&gt;trans
                  /*SV_plus*/
                     </span><span class="tlx_logic">always_ff @(posedge clk) begin
                        $display(&quot;|fifo2_out[%0d]&quot;, ring_stop);
                        $display(&quot;Destination: %0d&quot;, L1c_RingStop[ring_stop].L1_Pipe2_FIFO2_OUT_Trans_dest_a0);
                     end </span><span class="tlx_structure">end

</span><span class="tlx_comments">//_\SV
</span><span class="tlx_untouched">endmodule </span><span class="tlx_comments">// slide_flow


// Undefine macros defined by SandPiper (in &quot;flow_gen.sv&quot;).
</span><span class="tlx_structure">`undef BOGUS_USE
`undef WHEN
</span>
</pre>
        </div>
    </div>
    <canvas id="overlay" width="280" height="200">
    </canvas>
    <svg id="sp_svg" x="429" y="430" width="112" height="40">
      <rect id="sp_rect" x="2" y="2" width="108" height="36" rx="10" ry="10" />
      <text id="sp_text" x="7" y="25" textLength="98">SandPiper</text>
    </svg>

</body>
</html>
