

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl2/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:2 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
fee03cf41ebdf1b82274b5d7114068ac  /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/StringMatch/gpgpu_ptx_sim__StringMatch
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=MarsSort.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/StringMatch/gpgpu_ptx_sim__StringMatch
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/StringMatch/gpgpu_ptx_sim__StringMatch "
Parsing file _cuobjdump_complete_output_xZWQ9W
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsLib.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: MarsLib.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsScan.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: MarsScan.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsSort.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: MarsSort.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z20writeBoundary_kerneliiPiS_S_ : hostFun 0x0x408deb, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z7comparePKviS0_i" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z7comparePKviS0_i" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z7comparePKviS0_i" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z7comparePKviS0_i" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z7comparePKviS0_i" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15getCompareValuePv4int4S0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15getCompareValuePv4int4S0_" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z15getCompareValuePv4int4S0_" from 0xc to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z15getCompareValuePv4int4S0_" from 0x1c to 0x2c
GPGPU-Sim PTX: instruction assembly for function '_Z7comparePKviS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z7comparePKviS0_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7comparePKviS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7comparePKviS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z15getCompareValuePv4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z15getCompareValuePv4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x080 (_1.ptx:88) @%p2 bra $Lt_1_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (_1.ptx:104) mov.s32 %r15, %r12;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:90) @%p3 bra $Lt_1_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (_1.ptx:104) mov.s32 %r15, %r12;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0a0 (_1.ptx:92) bra.uni $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (_1.ptx:104) mov.s32 %r15, %r12;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0c0 (_1.ptx:98) bra.uni $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (_1.ptx:104) mov.s32 %r15, %r12;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15getCompareValuePv4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15getCompareValuePv4int4S0_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45736_37_non_const_shared48" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z21partBitonicSortKernelPviP4int4jii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding dominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: reconvergence points for _Z21partBitonicSortKernelPviP4int4jii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b8 (_1.ptx:152) @%p1 bra $Lt_2_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_1.ptx:286) ld.shared.v4.s32 {%r68,%r69,%r70,%r71}, [%rd4+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x200 (_1.ptx:164) @%p2 bra $Lt_2_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318 (_1.ptx:212) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x250 (_1.ptx:175) @%p4 bra $Lt_2_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:191) and.b32 %r39, %r6, 256;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x260 (_1.ptx:177) @%p5 bra $Lt_2_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:191) and.b32 %r39, %r6, 256;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:179) bra.uni $Lt_2_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:191) and.b32 %r39, %r6, 256;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x290 (_1.ptx:185) bra.uni $Lt_2_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:191) and.b32 %r39, %r6, 256;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2b8 (_1.ptx:194) @%p6 bra $Lt_2_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318 (_1.ptx:212) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2d0 (_1.ptx:197) @%p7 bra $Lt_2_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318 (_1.ptx:212) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2e8 (_1.ptx:200) bra.uni $Lt_2_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318 (_1.ptx:212) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:205) @%p8 bra $Lt_2_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318 (_1.ptx:212) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x338 (_1.ptx:217) @%p9 bra $Lt_2_15362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x340 (_1.ptx:218) bra.uni $Lt_2_14338;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x340 (_1.ptx:218) bra.uni $Lt_2_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_1.ptx:286) ld.shared.v4.s32 {%r68,%r69,%r70,%r71}, [%rd4+0];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x388 (_1.ptx:231) @%p10 bra $Lt_2_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a0 (_1.ptx:279) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3d8 (_1.ptx:242) @%p12 bra $Lt_2_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x428 (_1.ptx:258) and.b32 %r63, %r6, 256;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3e8 (_1.ptx:244) @%p13 bra $Lt_2_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x428 (_1.ptx:258) and.b32 %r63, %r6, 256;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x3f8 (_1.ptx:246) bra.uni $Lt_2_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x428 (_1.ptx:258) and.b32 %r63, %r6, 256;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x418 (_1.ptx:252) bra.uni $Lt_2_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x428 (_1.ptx:258) and.b32 %r63, %r6, 256;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x440 (_1.ptx:261) @%p14 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a0 (_1.ptx:279) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x458 (_1.ptx:264) @%p15 bra $Lt_2_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a0 (_1.ptx:279) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x470 (_1.ptx:267) bra.uni $Lt_2_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a0 (_1.ptx:279) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x488 (_1.ptx:272) @%p16 bra $Lt_2_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a0 (_1.ptx:279) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x4c0 (_1.ptx:284) @%p17 bra $Lt_2_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_1.ptx:286) ld.shared.v4.s32 {%r68,%r69,%r70,%r71}, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z21partBitonicSortKernelPviP4int4jii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21partBitonicSortKernelPviP4int4jii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45819_37_non_const_shared4176" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z21unitBitonicSortKernelPviP4int4ji'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding dominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding postdominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: reconvergence points for _Z21unitBitonicSortKernelPviP4int4ji...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5a0 (_1.ptx:332) @%p1 bra $Lt_3_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x940 (_1.ptx:492) ld.shared.v4.s32 {%r74,%r75,%r76,%r77}, [%rd4+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5d0 (_1.ptx:341) @%p2 bra $Lt_3_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x750 (_1.ptx:407) shl.b32 %r17, %r17, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x610 (_1.ptx:351) @%p3 bra $Lt_3_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x728 (_1.ptx:399) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x660 (_1.ptx:362) @%p5 bra $Lt_3_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:378) and.b32 %r40, %r17, %r6;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x670 (_1.ptx:364) @%p6 bra $Lt_3_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:378) and.b32 %r40, %r17, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x680 (_1.ptx:366) bra.uni $Lt_3_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:378) and.b32 %r40, %r17, %r6;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6a0 (_1.ptx:372) bra.uni $Lt_3_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:378) and.b32 %r40, %r17, %r6;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6c8 (_1.ptx:381) @%p7 bra $Lt_3_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x728 (_1.ptx:399) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6e0 (_1.ptx:384) @%p8 bra $Lt_3_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x728 (_1.ptx:399) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x6f8 (_1.ptx:387) bra.uni $Lt_3_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x728 (_1.ptx:399) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x710 (_1.ptx:392) @%p9 bra $Lt_3_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x728 (_1.ptx:399) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x748 (_1.ptx:404) @%p10 bra $Lt_3_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x750 (_1.ptx:407) shl.b32 %r17, %r17, 1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x768 (_1.ptx:410) @%p11 bra $Lt_3_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x770 (_1.ptx:411) bra.uni $Lt_3_16386;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x770 (_1.ptx:411) bra.uni $Lt_3_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x940 (_1.ptx:492) ld.shared.v4.s32 {%r74,%r75,%r76,%r77}, [%rd4+0];
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x7a0 (_1.ptx:421) @%p12 bra $Lt_3_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x920 (_1.ptx:487) shl.b32 %r46, %r46, 1;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x7e0 (_1.ptx:431) @%p13 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (_1.ptx:479) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x830 (_1.ptx:442) @%p15 bra $Lt_3_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x880 (_1.ptx:458) and.b32 %r68, %r46, %r6;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x840 (_1.ptx:444) @%p16 bra $Lt_3_24834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x880 (_1.ptx:458) and.b32 %r68, %r46, %r6;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x850 (_1.ptx:446) bra.uni $Lt_3_24066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x880 (_1.ptx:458) and.b32 %r68, %r46, %r6;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x870 (_1.ptx:452) bra.uni $Lt_3_24066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x880 (_1.ptx:458) and.b32 %r68, %r46, %r6;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x898 (_1.ptx:461) @%p17 bra $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (_1.ptx:479) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x8b0 (_1.ptx:464) @%p18 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (_1.ptx:479) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x8c8 (_1.ptx:467) bra.uni $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (_1.ptx:479) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x8e0 (_1.ptx:472) @%p19 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (_1.ptx:479) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x918 (_1.ptx:484) @%p20 bra $Lt_3_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x920 (_1.ptx:487) shl.b32 %r46, %r46, 1;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x938 (_1.ptx:490) @%p21 bra $Lt_3_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x940 (_1.ptx:492) ld.shared.v4.s32 {%r74,%r75,%r76,%r77}, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z21unitBitonicSortKernelPviP4int4ji
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21unitBitonicSortKernelPviP4int4ji'.
GPGPU-Sim PTX: instruction assembly for function '_Z13bitonicKernelPviP4int4jii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding dominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: reconvergence points for _Z13bitonicKernelPviP4int4jii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9b8 (_1.ptx:524) @%p1 bra $Lt_4_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb80 (_1.ptx:602) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa60 (_1.ptx:547) @%p4 bra $Lt_4_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb80 (_1.ptx:602) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa78 (_1.ptx:551) @%p5 bra $Lt_4_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac8 (_1.ptx:567) mov.u32 %r32, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa88 (_1.ptx:553) @%p6 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac8 (_1.ptx:567) mov.u32 %r32, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xa98 (_1.ptx:555) bra.uni $Lt_4_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac8 (_1.ptx:567) mov.u32 %r32, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xab8 (_1.ptx:561) bra.uni $Lt_4_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac8 (_1.ptx:567) mov.u32 %r32, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xad8 (_1.ptx:569) @%p7 bra $Lt_4_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb80 (_1.ptx:602) exit;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xaf0 (_1.ptx:572) bra.uni $Lt_4_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb80 (_1.ptx:602) exit;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xb08 (_1.ptx:577) @%p8 bra $Lt_4_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb58 (_1.ptx:593) mov.u32 %r36, -1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xb18 (_1.ptx:579) @%p9 bra $Lt_4_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb58 (_1.ptx:593) mov.u32 %r36, -1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xb28 (_1.ptx:581) bra.uni $Lt_4_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb58 (_1.ptx:593) mov.u32 %r36, -1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xb48 (_1.ptx:587) bra.uni $Lt_4_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb58 (_1.ptx:593) mov.u32 %r36, -1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xb68 (_1.ptx:595) @%p10 bra $Lt_4_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb80 (_1.ptx:602) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13bitonicKernelPviP4int4jii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13bitonicKernelPviP4int4jii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45956_37_non_const_bs_cmpbuf8352" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: reconvergence points for _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xbe0 (_1.ptx:630) @%p1 bra $Lt_5_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc20 (_1.ptx:643) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc08 (_1.ptx:636) bra.uni $Lt_5_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc20 (_1.ptx:643) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xc70 (_1.ptx:656) @%p2 bra $Lt_5_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec8 (_1.ptx:754) mul.lo.s32 %r12, %r12, 2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xc88 (_1.ptx:660) @%p3 bra $Lt_5_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe80 (_1.ptx:742) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xcd0 (_1.ptx:669) @%p4 bra $Lt_5_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe80 (_1.ptx:742) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xd20 (_1.ptx:680) @%p6 bra $Lt_5_15362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd70 (_1.ptx:696) mov.u32 %r35, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xd30 (_1.ptx:682) @%p7 bra $Lt_5_15874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd70 (_1.ptx:696) mov.u32 %r35, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xd40 (_1.ptx:684) bra.uni $Lt_5_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd70 (_1.ptx:696) mov.u32 %r35, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xd60 (_1.ptx:690) bra.uni $Lt_5_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd70 (_1.ptx:696) mov.u32 %r35, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xd80 (_1.ptx:698) @%p8 bra $Lt_5_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe80 (_1.ptx:742) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xda8 (_1.ptx:703) bra.uni $Lt_5_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe80 (_1.ptx:742) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xdf8 (_1.ptx:715) @%p9 bra $Lt_5_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe48 (_1.ptx:731) mov.u32 %r51, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xe08 (_1.ptx:717) @%p10 bra $Lt_5_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe48 (_1.ptx:731) mov.u32 %r51, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xe18 (_1.ptx:719) bra.uni $Lt_5_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe48 (_1.ptx:731) mov.u32 %r51, 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xe38 (_1.ptx:725) bra.uni $Lt_5_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe48 (_1.ptx:731) mov.u32 %r51, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xe58 (_1.ptx:733) @%p11 bra $Lt_5_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe80 (_1.ptx:742) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xec0 (_1.ptx:751) @%p12 bra $Lt_5_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec8 (_1.ptx:754) mul.lo.s32 %r12, %r12, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xee0 (_1.ptx:757) @%p13 bra $Lt_5_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee8 (_1.ptx:758) mov.s32 %r64, 256;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xf00 (_1.ptx:761) @%p14 bra $Lt_5_18690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf40 (_1.ptx:772) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_46031_40_non_const_bs_shared12496" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46028_30_non_const_bs_pStart" from 0x1000 to 0x1004 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46029_30_non_const_bs_pEnd" from 0x1004 to 0x1008 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46030_30_non_const_bs_numElement" from 0x1008 to 0x100c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: reconvergence points for _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xf80 (_1.ptx:801) @%p1 bra $Lt_6_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e8 (_1.ptx:983) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf88 (_1.ptx:802) bra.uni $LBB34__Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e8 (_1.ptx:983) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfc8 (_1.ptx:812) @%p2 bra $Lt_6_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1038 (_1.ptx:831) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1070 (_1.ptx:838) @%p3 bra $Lt_6_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_1.ptx:855) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x10b8 (_1.ptx:848) bra.uni $Lt_6_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_1.ptx:855) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1120 (_1.ptx:868) @%p4 bra $Lt_6_15874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1378 (_1.ptx:966) mul.lo.s32 %r27, %r27, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1138 (_1.ptx:872) @%p5 bra $Lt_6_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1330 (_1.ptx:954) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1180 (_1.ptx:881) @%p6 bra $Lt_6_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1330 (_1.ptx:954) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x11d0 (_1.ptx:892) @%p8 bra $Lt_6_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1220 (_1.ptx:908) mov.u32 %r50, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x11e0 (_1.ptx:894) @%p9 bra $Lt_6_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1220 (_1.ptx:908) mov.u32 %r50, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x11f0 (_1.ptx:896) bra.uni $Lt_6_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1220 (_1.ptx:908) mov.u32 %r50, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1210 (_1.ptx:902) bra.uni $Lt_6_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1220 (_1.ptx:908) mov.u32 %r50, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1230 (_1.ptx:910) @%p10 bra $Lt_6_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1330 (_1.ptx:954) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1258 (_1.ptx:915) bra.uni $Lt_6_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1330 (_1.ptx:954) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x12a8 (_1.ptx:927) @%p11 bra $Lt_6_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12f8 (_1.ptx:943) mov.u32 %r66, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x12b8 (_1.ptx:929) @%p12 bra $Lt_6_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12f8 (_1.ptx:943) mov.u32 %r66, 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x12c8 (_1.ptx:931) bra.uni $Lt_6_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12f8 (_1.ptx:943) mov.u32 %r66, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x12e8 (_1.ptx:937) bra.uni $Lt_6_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12f8 (_1.ptx:943) mov.u32 %r66, 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1308 (_1.ptx:945) @%p13 bra $Lt_6_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1330 (_1.ptx:954) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1370 (_1.ptx:963) @%p14 bra $Lt_6_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1378 (_1.ptx:966) mul.lo.s32 %r27, %r27, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1390 (_1.ptx:969) @%p15 bra $Lt_6_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1398 (_1.ptx:970) ld.shared.s32 %r79, [__cuda_local_var_46030_30_non_const_bs_numElement];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x13a8 (_1.ptx:972) @%p16 bra $LBB34__Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e8 (_1.ptx:983) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17initialize_kernelP4int4iiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: reconvergence points for _Z17initialize_kernelP4int4iiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1478 (_1.ptx:1015) @%p1 bra $Lt_7_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14c8 (_1.ptx:1028) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17initialize_kernelP4int4iiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17initialize_kernelP4int4iiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z19getIntYArray_kernelP4int2iiPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: reconvergence points for _Z19getIntYArray_kernelP4int2iiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1558 (_1.ptx:1060) @%p1 bra $Lt_8_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a8 (_1.ptx:1073) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19getIntYArray_kernelP4int2iiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19getIntYArray_kernelP4int2iiPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z17getXYArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17getXYArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1638 (_1.ptx:1105) @%p1 bra $Lt_9_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1688 (_1.ptx:1119) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17getXYArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17getXYArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17getZWArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17getZWArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1718 (_1.ptx:1151) @%p1 bra $Lt_10_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1768 (_1.ptx:1165) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17getZWArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17getZWArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17setXYArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17setXYArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x17f8 (_1.ptx:1197) @%p1 bra $Lt_11_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1212) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17setXYArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17setXYArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17setZWArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17setZWArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x18e0 (_1.ptx:1244) @%p1 bra $Lt_12_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1940 (_1.ptx:1261) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17setZWArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17setZWArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17copyChunks_kernelPviP4int2iPiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: reconvergence points for _Z17copyChunks_kernelPviP4int2iPiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x19d0 (_1.ptx:1295) @%p1 bra $Lt_13_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_1.ptx:1334) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a30 (_1.ptx:1309) @%p2 bra $Lt_13_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac0 (_1.ptx:1331) st.global.v2.s32 [%rd4+0], {%r19,%r18};
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_1.ptx:1329) @%p3 bra $Lt_13_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac0 (_1.ptx:1331) st.global.v2.s32 [%rd4+0], {%r19,%r18};
GPGPU-Sim PTX: ... end of reconvergence points for _Z17copyChunks_kernelPviP4int2iPiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17copyChunks_kernelPviP4int2iPiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z23getChunkBoundary_kernelPviP4int4iPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding dominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: reconvergence points for _Z23getChunkBoundary_kernelPviP4int4iPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b58 (_1.ptx:1367) @%p1 bra $Lt_14_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c88 (_1.ptx:1419) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1b78 (_1.ptx:1371) @%p2 bra $Lt_14_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c68 (_1.ptx:1413) ld.param.u64 %rd5, [__cudaparm__Z23getChunkBoundary_kernelPviP4int4iPi_d_startArray];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b88 (_1.ptx:1373) bra.uni $Lt_14_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c68 (_1.ptx:1413) ld.param.u64 %rd5, [__cudaparm__Z23getChunkBoundary_kernelPviP4int4iPi_d_startArray];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1c00 (_1.ptx:1392) @%p4 bra $Lt_14_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c50 (_1.ptx:1408) mov.s32 %r31, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1c10 (_1.ptx:1394) @%p5 bra $Lt_14_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c50 (_1.ptx:1408) mov.s32 %r31, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1c20 (_1.ptx:1396) bra.uni $Lt_14_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c50 (_1.ptx:1408) mov.s32 %r31, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1c40 (_1.ptx:1402) bra.uni $Lt_14_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c50 (_1.ptx:1408) mov.s32 %r31, 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z23getChunkBoundary_kernelPviP4int4iPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23getChunkBoundary_kernelPviP4int4iPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z22setBoundaryInt2_kernelPiiiiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z22setBoundaryInt2_kernelPiiiiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1d18 (_1.ptx:1452) @%p1 bra $Lt_15_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d98 (_1.ptx:1475) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1d50 (_1.ptx:1459) @%p2 bra $Lt_15_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d70 (_1.ptx:1468) ld.param.u64 %rd5, [__cudaparm__Z22setBoundaryInt2_kernelPiiiiP4int2_d_boundaryRange];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1d60 (_1.ptx:1462) bra.uni $Lt_15_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d70 (_1.ptx:1468) ld.param.u64 %rd5, [__cudaparm__Z22setBoundaryInt2_kernelPiiiiP4int2_d_boundaryRange];
GPGPU-Sim PTX: ... end of reconvergence points for _Z22setBoundaryInt2_kernelPiiiiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22setBoundaryInt2_kernelPiiiiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z20writeBoundary_kerneliiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z20writeBoundary_kerneliiPiS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1e28 (_1.ptx:1508) @%p1 bra $Lt_16_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb0 (_1.ptx:1529) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1e68 (_1.ptx:1516) @%p2 bra $Lt_16_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb0 (_1.ptx:1529) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20writeBoundary_kerneliiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20writeBoundary_kerneliiPiS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_4.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_YRqyfD"
Running: cat _ptx_YRqyfD | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_qFaAXl
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_qFaAXl --output-file  /dev/null 2> _ptx_YRqyfDinfo"
GPGPU-Sim PTX: Kernel '_Z20writeBoundary_kerneliiPiS_S_' : regs=8, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z22setBoundaryInt2_kernelPiiiiP4int2' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z23getChunkBoundary_kernelPviP4int4iPi' : regs=8, lmem=0, smem=0, cmem=72
GPGPU-Sim PTX: Kernel '_Z17copyChunks_kernelPviP4int2iPiS_' : regs=12, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z17setZWArray_kernelP4int4iiP4int2' : regs=8, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17setXYArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17getZWArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17getXYArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z19getIntYArray_kernelP4int2iiPi' : regs=8, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17initialize_kernelP4int4iiS_' : regs=10, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_' : regs=23, lmem=0, smem=4108, cmem=80
GPGPU-Sim PTX: Kernel '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_' : regs=23, lmem=0, smem=4096, cmem=72
GPGPU-Sim PTX: Kernel '_Z13bitonicKernelPviP4int4jii' : regs=16, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z21unitBitonicSortKernelPviP4int4ji' : regs=18, lmem=0, smem=4096, cmem=64
GPGPU-Sim PTX: Kernel '_Z21partBitonicSortKernelPviP4int4jii' : regs=17, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_YRqyfD _ptx2_qFaAXl _ptx_YRqyfDinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22setBoundaryInt2_kernelPiiiiP4int2 : hostFun 0x0x408cc9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23getChunkBoundary_kernelPviP4int4iPi : hostFun 0x0x408ba6, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17copyChunks_kernelPviP4int2iPiS_ : hostFun 0x0x408a77, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17setZWArray_kernelP4int4iiP4int2 : hostFun 0x0x408934, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17setXYArray_kernelP4int4iiP4int2 : hostFun 0x0x408845, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17getZWArray_kernelP4int4iiP4int2 : hostFun 0x0x408756, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17getXYArray_kernelP4int4iiP4int2 : hostFun 0x0x408667, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z19getIntYArray_kernelP4int2iiPi : hostFun 0x0x408578, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17initialize_kernelP4int4iiS_ : hostFun 0x0x40847f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_ : hostFun 0x0x408365, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_ : hostFun 0x0x4081f3, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13bitonicKernelPviP4int4jii : hostFun 0x0x4080c6, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z21unitBitonicSortKernelPviP4int4ji : hostFun 0x0x407f79, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z21partBitonicSortKernelPviP4int4jii : hostFun 0x0x407e4c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=MarsScan.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb0ELb1EEvPiPKiS0_iii : hostFun 0x0x4060ab, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z8buildSumPi" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z8buildSumPi" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16scanRootToLeavesPij" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16scanRootToLeavesPij" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12prescanBlockILb1EEvPiiS0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12prescanBlockILb1EEvPiiS0_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12prescanBlockILb1EEvPiiS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16clearLastElementILb1EEvPiS0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16clearLastElementILb1EEvPiS0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16clearLastElementILb1EEvPiS0_i" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x20 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x20 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12prescanBlockILb0EEvPiiS0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12prescanBlockILb0EEvPiiS0_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12prescanBlockILb0EEvPiiS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16clearLastElementILb0EEvPiS0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16clearLastElementILb0EEvPiS0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16clearLastElementILb0EEvPiS0_i" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z8buildSumPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8buildSumPi'...
GPGPU-Sim PTX: reconvergence points for _Z8buildSumPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1ee8 (_2.ptx:85) @%p1 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff8 (_2.ptx:128) mov.s32 %r21, %r5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1f10 (_2.ptx:92) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fc0 (_2.ptx:117) mul.lo.u32 %r5, %r5, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1fe0 (_2.ptx:122) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fe8 (_2.ptx:123) bra.uni $Lt_0_2050;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1fe8 (_2.ptx:123) bra.uni $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff8 (_2.ptx:128) mov.s32 %r21, %r5;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8buildSumPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8buildSumPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z16scanRootToLeavesPij'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding dominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding postdominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: reconvergence points for _Z16scanRootToLeavesPij...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2048 (_2.ptx:148) @%p1 bra $Lt_1_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2150 (_2.ptx:192) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2078 (_2.ptx:158) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2138 (_2.ptx:187) mul.lo.s32 %r6, %r6, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2148 (_2.ptx:189) @%p3 bra $Lt_1_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2150 (_2.ptx:192) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16scanRootToLeavesPij
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16scanRootToLeavesPij'.
GPGPU-Sim PTX: instruction assembly for function '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12prescanBlockILb1EEvPiiS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12prescanBlockILb1EEvPiiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2380 (_2.ptx:291) @%p1 bra $Lt_3_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2498 (_2.ptx:335) mov.u32 %r23, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x23a8 (_2.ptx:298) @%p2 bra $Lt_3_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2458 (_2.ptx:323) mul.lo.u32 %r7, %r7, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2478 (_2.ptx:328) @%p3 bra $Lt_3_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2480 (_2.ptx:329) bra.uni $Lt_3_6146;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2480 (_2.ptx:329) bra.uni $Lt_3_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2498 (_2.ptx:335) mov.u32 %r23, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x24b0 (_2.ptx:338) @%p4 bra $Lt_3_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (_2.ptx:361) mov.s32 %r34, %r7;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2560 (_2.ptx:364) @%p6 bra $Lt_3_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2660 (_2.ptx:407) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2588 (_2.ptx:373) @%p7 bra $Lt_3_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2648 (_2.ptx:402) mul.lo.s32 %r36, %r36, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2658 (_2.ptx:404) @%p8 bra $Lt_3_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2660 (_2.ptx:407) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12prescanBlockILb1EEvPiiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12prescanBlockILb1EEvPiiS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16clearLastElementILb1EEvPiS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16clearLastElementILb1EEvPiS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x26b0 (_2.ptx:427) @%p1 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:447) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16clearLastElementILb1EEvPiS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16clearLastElementILb1EEvPiS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x29e0 (_2.ptx:562) @%p1 bra $Lt_6_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a20 (_2.ptx:573) ld.s32 %r23, [%rd16+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2a10 (_2.ptx:569) bra.uni $Lt_6_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a20 (_2.ptx:573) ld.s32 %r23, [%rd16+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2b38 (_2.ptx:620) @%p1 bra $Lt_7_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b88 (_2.ptx:633) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12prescanBlockILb0EEvPiiS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12prescanBlockILb0EEvPiiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2bc0 (_2.ptx:651) @%p1 bra $Lt_8_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd8 (_2.ptx:695) mov.u32 %r21, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2be8 (_2.ptx:658) @%p2 bra $Lt_8_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c98 (_2.ptx:683) mul.lo.u32 %r5, %r5, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2cb8 (_2.ptx:688) @%p3 bra $Lt_8_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cc0 (_2.ptx:689) bra.uni $Lt_8_6658;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2cc0 (_2.ptx:689) bra.uni $Lt_8_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd8 (_2.ptx:695) mov.u32 %r21, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2cf0 (_2.ptx:698) @%p4 bra $Lt_8_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d40 (_2.ptx:711) mov.s32 %r28, %r5;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2d58 (_2.ptx:714) @%p5 bra $Lt_8_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_2.ptx:757) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d80 (_2.ptx:723) @%p6 bra $Lt_8_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e40 (_2.ptx:752) mul.lo.s32 %r30, %r30, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e50 (_2.ptx:754) @%p7 bra $Lt_8_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_2.ptx:757) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12prescanBlockILb0EEvPiiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12prescanBlockILb0EEvPiiS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16clearLastElementILb0EEvPiS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16clearLastElementILb0EEvPiS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2e88 (_2.ptx:773) @%p1 bra $Lt_9_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ee0 (_2.ptx:787) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16clearLastElementILb0EEvPiS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16clearLastElementILb0EEvPiS0_i'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_45881_33_non_const_uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddPiS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z10uniformAddPiS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2f00 (_2.ptx:807) @%p1 bra $Lt_10_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:820) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10uniformAddPiS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10uniformAddPiS_iii'.
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb1ELb0EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3050 (_2.ptx:873) @%p1 bra $Lt_11_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3080 (_2.ptx:881) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3070 (_2.ptx:877) bra.uni $Lt_11_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3080 (_2.ptx:881) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3178 (_2.ptx:915) @%p2 bra $Lt_11_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3280 (_2.ptx:957) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3198 (_2.ptx:921) @%p3 bra $Lt_11_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3248 (_2.ptx:946) mul.lo.u32 %r21, %r21, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3268 (_2.ptx:951) @%p4 bra $Lt_11_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3270 (_2.ptx:952) bra.uni $Lt_11_10498;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3270 (_2.ptx:952) bra.uni $Lt_11_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3280 (_2.ptx:957) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3290 (_2.ptx:959) @%p5 bra $Lt_11_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3338 (_2.ptx:984) mov.s32 %r48, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3350 (_2.ptx:987) @%p7 bra $Lt_11_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3450 (_2.ptx:1030) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3378 (_2.ptx:996) @%p8 bra $Lt_11_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3438 (_2.ptx:1025) mul.lo.s32 %r50, %r50, 2;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3448 (_2.ptx:1027) @%p9 bra $Lt_11_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3450 (_2.ptx:1030) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb1ELb0EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb1ELb1EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x34b8 (_2.ptx:1063) @%p1 bra $Lt_12_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34e8 (_2.ptx:1071) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x34d8 (_2.ptx:1067) bra.uni $Lt_12_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34e8 (_2.ptx:1071) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3578 (_2.ptx:1090) @!%p2 bra $Lt_12_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35b8 (_2.ptx:1101) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x35a8 (_2.ptx:1097) bra.uni $Lt_12_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35b8 (_2.ptx:1101) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3608 (_2.ptx:1112) @%p3 bra $Lt_12_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3710 (_2.ptx:1154) mov.u32 %r38, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3628 (_2.ptx:1118) @%p4 bra $Lt_12_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36d8 (_2.ptx:1143) mul.lo.u32 %r22, %r22, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x36f8 (_2.ptx:1148) @%p5 bra $Lt_12_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3700 (_2.ptx:1149) bra.uni $Lt_12_11010;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3700 (_2.ptx:1149) bra.uni $Lt_12_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3710 (_2.ptx:1154) mov.u32 %r38, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3720 (_2.ptx:1156) @%p6 bra $Lt_12_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (_2.ptx:1181) mov.s32 %r49, %r22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x37e0 (_2.ptx:1184) @%p8 bra $Lt_12_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e0 (_2.ptx:1227) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3808 (_2.ptx:1193) @%p9 bra $Lt_12_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38c8 (_2.ptx:1222) mul.lo.s32 %r51, %r51, 2;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x38d8 (_2.ptx:1224) @%p10 bra $Lt_12_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e0 (_2.ptx:1227) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3908 (_2.ptx:1233) @!%p2 bra $Lt_12_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3940 (_2.ptx:1243) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb1ELb1EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb0ELb0EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3968 (_2.ptx:1265) @%p1 bra $Lt_13_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3998 (_2.ptx:1273) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3988 (_2.ptx:1269) bra.uni $Lt_13_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3998 (_2.ptx:1273) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3a90 (_2.ptx:1307) @%p2 bra $Lt_13_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b98 (_2.ptx:1349) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3ab0 (_2.ptx:1313) @%p3 bra $Lt_13_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b60 (_2.ptx:1338) mul.lo.u32 %r21, %r21, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3b80 (_2.ptx:1343) @%p4 bra $Lt_13_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b88 (_2.ptx:1344) bra.uni $Lt_13_11010;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3b88 (_2.ptx:1344) bra.uni $Lt_13_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b98 (_2.ptx:1349) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3ba8 (_2.ptx:1351) @%p5 bra $Lt_13_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bf8 (_2.ptx:1364) mov.s32 %r43, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3c10 (_2.ptx:1367) @%p6 bra $Lt_13_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d10 (_2.ptx:1410) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3c38 (_2.ptx:1376) @%p7 bra $Lt_13_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cf8 (_2.ptx:1405) mul.lo.s32 %r45, %r45, 2;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3d08 (_2.ptx:1407) @%p8 bra $Lt_13_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d10 (_2.ptx:1410) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb0ELb0EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb0ELb1EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3d78 (_2.ptx:1443) @%p1 bra $Lt_14_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da8 (_2.ptx:1451) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3d98 (_2.ptx:1447) bra.uni $Lt_14_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da8 (_2.ptx:1451) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3e38 (_2.ptx:1470) @!%p2 bra $Lt_14_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (_2.ptx:1481) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e68 (_2.ptx:1477) bra.uni $Lt_14_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (_2.ptx:1481) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3ec8 (_2.ptx:1492) @%p3 bra $Lt_14_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fd0 (_2.ptx:1534) mov.u32 %r38, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3ee8 (_2.ptx:1498) @%p4 bra $Lt_14_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (_2.ptx:1523) mul.lo.u32 %r22, %r22, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3fb8 (_2.ptx:1528) @%p5 bra $Lt_14_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fc0 (_2.ptx:1529) bra.uni $Lt_14_11522;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3fc0 (_2.ptx:1529) bra.uni $Lt_14_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fd0 (_2.ptx:1534) mov.u32 %r38, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3fe0 (_2.ptx:1536) @%p6 bra $Lt_14_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4030 (_2.ptx:1549) mov.s32 %r44, %r22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4048 (_2.ptx:1552) @%p7 bra $Lt_14_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4148 (_2.ptx:1595) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x4070 (_2.ptx:1561) @%p8 bra $Lt_14_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4130 (_2.ptx:1590) mul.lo.s32 %r46, %r46, 2;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x4140 (_2.ptx:1592) @%p9 bra $Lt_14_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4148 (_2.ptx:1595) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x4170 (_2.ptx:1601) @!%p2 bra $Lt_14_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41a8 (_2.ptx:1611) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb0ELb1EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_3.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_8yFO5a"
Running: cat _ptx_8yFO5a | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_kB5fF3
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_kB5fF3 --output-file  /dev/null 2> _ptx_8yFO5ainfo"
GPGPU-Sim PTX: Kernel '_Z7prescanILb0ELb1EEvPiPKiS0_iii' : regs=13, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb0ELb0EEvPiPKiS0_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb1ELb1EEvPiPKiS0_iii' : regs=13, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z10uniformAddPiS_iii' : regs=10, lmem=0, smem=16, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_8yFO5a _ptx2_kB5fF3 _ptx_8yFO5ainfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb0ELb0EEvPiPKiS0_iii : hostFun 0x0x40605b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb1ELb1EEvPiPKiS0_iii : hostFun 0x0x40600b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb1ELb0EEvPiPKiS0_iii : hostFun 0x0x405fbb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddPiS_iii : hostFun 0x0x405768, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=MarsLib.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii : hostFun 0x0x40477e, fat_cubin_handle = 3
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9map_countPvS_iiPiS0_S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9map_countPvS_iiPiS0_S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9map_countPvS_iiPiS0_S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z9map_countPvS_iiPiS0_S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z9map_countPvS_iiPiS0_S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z9map_countPvS_iiPiS0_S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z9map_countPvS_iiPiS0_S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z14EmitInterCountiiPiS_S_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z14EmitInterCountiiPiS_S_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z14EmitInterCountiiPiS_S_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z14EmitInterCountiiPiS_S_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z14EmitInterCountiiPiS_S_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf13__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x58 to 0x60
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf14__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x60 to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z6GetValPvP4int4ii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6GetValPvP4int4ii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6GetValPvP4int4ii" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6GetValPvP4int4ii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6GetValPvP4int4ii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z6GetKeyPvP4int4ii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6GetKeyPvP4int4ii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6GetKeyPvP4int4ii" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6GetKeyPvP4int4ii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6GetKeyPvP4int4ii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9EmitCountiiPiS_S_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9EmitCountiiPiS_S_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9EmitCountiiPiS_S_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z9EmitCountiiPiS_S_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z9EmitCountiiPiS_S_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: instruction assembly for function '_Z9map_countPvS_iiPiS0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z9map_countPvS_iiPiS0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4260 (_3.ptx:110) @%p1 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4298 (_3.ptx:122) add.u64 %rd14, %rd14, 1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4290 (_3.ptx:119) @%p2 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4298 (_3.ptx:122) add.u64 %rd14, %rd14, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x42a8 (_3.ptx:125) @%p3 bra $Lt_0_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4458 (_3.ptx:191) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x42e0 (_3.ptx:134) @%p4 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4240 (_3.ptx:106) mov.s64 %rd15, %rd14;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x42f8 (_3.ptx:138) @%p5 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4380 (_3.ptx:159) mov.u32 %r17, 10;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4310 (_3.ptx:141) @%p6 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4380 (_3.ptx:159) mov.u32 %r17, 10;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4340 (_3.ptx:148) @%p7 bra $L_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4380 (_3.ptx:159) mov.u32 %r17, 10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4358 (_3.ptx:151) @%p8 bra $L_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4380 (_3.ptx:159) mov.u32 %r17, 10;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4360 (_3.ptx:152) bra.uni $L_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4380 (_3.ptx:159) mov.u32 %r17, 10;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4370 (_3.ptx:155) bra.uni $L_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4380 (_3.ptx:159) mov.u32 %r17, 10;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x4390 (_3.ptx:161) @%p9 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4240 (_3.ptx:106) mov.s64 %rd15, %rd14;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x4450 (_3.ptx:188) bra.uni $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4240 (_3.ptx:106) mov.s64 %rd15, %rd14;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9map_countPvS_iiPiS0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9map_countPvS_iiPiS0_S0_'.
GPGPU-Sim PTX: allocating shared region for "sbuf" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4568 (_3.ptx:243) @%p1 bra $Lt_1_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45a0 (_3.ptx:255) add.u64 %rd24, %rd24, 1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4598 (_3.ptx:252) @%p2 bra $Lt_1_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45a0 (_3.ptx:255) add.u64 %rd24, %rd24, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x45b0 (_3.ptx:258) @%p3 bra $Lt_1_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48f8 (_3.ptx:393) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x45e8 (_3.ptx:267) @%p4 bra $Lt_1_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48e8 (_3.ptx:388) add.s32 %r1, %r11, %r1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4600 (_3.ptx:271) @%p5 bra $Lt_1_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4688 (_3.ptx:292) mov.u32 %r17, 10;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4618 (_3.ptx:274) @%p6 bra $Lt_1_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4688 (_3.ptx:292) mov.u32 %r17, 10;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4648 (_3.ptx:281) @%p7 bra $L_1_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4688 (_3.ptx:292) mov.u32 %r17, 10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4660 (_3.ptx:284) @%p8 bra $L_1_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4688 (_3.ptx:292) mov.u32 %r17, 10;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4668 (_3.ptx:285) bra.uni $L_1_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4688 (_3.ptx:292) mov.u32 %r17, 10;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4678 (_3.ptx:288) bra.uni $L_1_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4688 (_3.ptx:292) mov.u32 %r17, 10;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x4698 (_3.ptx:294) @%p9 bra $Lt_1_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48e8 (_3.ptx:388) add.s32 %r1, %r11, %r1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x48a0 (_3.ptx:371) @%p10 bra $Lt_1_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48c0 (_3.ptx:379) mov.s32 %r52, 4;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x48f0 (_3.ptx:390) bra.uni $Lt_1_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4548 (_3.ptx:239) mov.s64 %rd26, %rd24;
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding dominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: reconvergence points for _Z12reduce_countPvS_iiP4int4PiS2_S2_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12reduce_countPvS_iiP4int4PiS2_S2_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'.
GPGPU-Sim PTX: instruction assembly for function '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: reconvergence points for _Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z14EmitInterCountiiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14EmitInterCountiiPiS_S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14EmitInterCountiiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14EmitInterCountiiPiS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4bc0 (_3.ptx:524) @%p1 bra $Lt_5_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c28 (_3.ptx:541) mov.u32 %r23, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4c20 (_3.ptx:539) @%p2 bra $Lt_5_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c28 (_3.ptx:541) mov.u32 %r23, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4c38 (_3.ptx:543) @%p3 bra $Lt_5_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ca0 (_3.ptx:561) add.s32 %r14, %r2, %r14;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4c98 (_3.ptx:558) @%p4 bra $Lt_5_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ca0 (_3.ptx:561) add.s32 %r14, %r2, %r14;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4d18 (_3.ptx:580) @%p5 bra $Lt_5_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d38 (_3.ptx:587) st.v4.s32 [%rd43+0], {%r31,%r2,%r32,%r4};
GPGPU-Sim PTX: ... end of reconvergence points for _Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z6GetValPvP4int4ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding dominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: reconvergence points for _Z6GetValPvP4int4ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6GetValPvP4int4ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6GetValPvP4int4ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z6GetKeyPvP4int4ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding dominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: reconvergence points for _Z6GetKeyPvP4int4ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6GetKeyPvP4int4ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6GetKeyPvP4int4ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z9EmitCountiiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z9EmitCountiiPiS_S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9EmitCountiiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9EmitCountiiPiS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5118 (_3.ptx:758) @%p1 bra $Lt_9_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5180 (_3.ptx:775) mov.u32 %r23, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5178 (_3.ptx:773) @%p2 bra $Lt_9_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5180 (_3.ptx:775) mov.u32 %r23, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5190 (_3.ptx:777) @%p3 bra $Lt_9_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x51f8 (_3.ptx:794) ld.v2.s32 {%r28,%r29}, [%rd24+0];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x51f0 (_3.ptx:792) @%p4 bra $Lt_9_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x51f8 (_3.ptx:794) ld.v2.s32 {%r28,%r29}, [%rd24+0];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5240 (_3.ptx:805) @%p5 bra $Lt_9_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x52d8 (_3.ptx:828) ld.s32 %r45, [%rd40+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11MapperCountPcS_P4int4PiS2_S2_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x53c8 (_3.ptx:880) @%p1 bra $Lt_10_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56f0 (_3.ptx:1012) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x53d0 (_3.ptx:881) bra.uni $LBB22__Z11MapperCountPcS_P4int4PiS2_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56f0 (_3.ptx:1012) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5430 (_3.ptx:895) @%p3 bra $LBB22__Z11MapperCountPcS_P4int4PiS2_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56f0 (_3.ptx:1012) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5508 (_3.ptx:931) @%p4 bra $Lt_10_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5540 (_3.ptx:943) add.u64 %rd16, %rd16, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5538 (_3.ptx:940) @%p5 bra $Lt_10_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5540 (_3.ptx:943) add.u64 %rd16, %rd16, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5550 (_3.ptx:946) @%p6 bra $Lt_10_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56d0 (_3.ptx:1006) add.u32 %r17, %r17, %r6;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5588 (_3.ptx:955) @%p7 bra $Lt_10_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54e8 (_3.ptx:927) mov.s64 %rd17, %rd16;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x55a0 (_3.ptx:959) @%p8 bra $Lt_10_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5628 (_3.ptx:980) mov.u32 %r40, 10;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x55b8 (_3.ptx:962) @%p9 bra $Lt_10_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5628 (_3.ptx:980) mov.u32 %r40, 10;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x55e8 (_3.ptx:969) @%p10 bra $L_10_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5628 (_3.ptx:980) mov.u32 %r40, 10;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5600 (_3.ptx:972) @%p11 bra $L_10_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5628 (_3.ptx:980) mov.u32 %r40, 10;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5608 (_3.ptx:973) bra.uni $L_10_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5628 (_3.ptx:980) mov.u32 %r40, 10;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5618 (_3.ptx:976) bra.uni $L_10_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5628 (_3.ptx:980) mov.u32 %r40, 10;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x5638 (_3.ptx:982) @%p12 bra $Lt_10_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54e8 (_3.ptx:927) mov.s64 %rd17, %rd16;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x56c8 (_3.ptx:1003) bra.uni $Lt_10_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54e8 (_3.ptx:927) mov.s64 %rd17, %rd16;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x56e8 (_3.ptx:1009) @%p13 bra $Lt_10_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56f0 (_3.ptx:1012) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11MapperCountPcS_P4int4PiS2_S2_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: reconvergence points for _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5760 (_3.ptx:1050) @%p1 bra $Lt_11_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c98 (_3.ptx:1271) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5768 (_3.ptx:1051) bra.uni $LBB24__Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c98 (_3.ptx:1271) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5858 (_3.ptx:1087) @%p3 bra $LBB24__Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c98 (_3.ptx:1271) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5938 (_3.ptx:1125) @%p4 bra $Lt_11_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5970 (_3.ptx:1137) add.u64 %rd29, %rd29, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5968 (_3.ptx:1134) @%p5 bra $Lt_11_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5970 (_3.ptx:1137) add.u64 %rd29, %rd29, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5980 (_3.ptx:1140) @%p6 bra $Lt_11_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c78 (_3.ptx:1265) add.u32 %r22, %r22, %r6;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x59b8 (_3.ptx:1149) @%p7 bra $Lt_11_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c68 (_3.ptx:1260) add.s32 %r29, %r39, %r29;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x59d0 (_3.ptx:1153) @%p8 bra $Lt_11_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a58 (_3.ptx:1174) mov.u32 %r45, 10;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x59e8 (_3.ptx:1156) @%p9 bra $Lt_11_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a58 (_3.ptx:1174) mov.u32 %r45, 10;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5a18 (_3.ptx:1163) @%p10 bra $L_11_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a58 (_3.ptx:1174) mov.u32 %r45, 10;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5a30 (_3.ptx:1166) @%p11 bra $L_11_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a58 (_3.ptx:1174) mov.u32 %r45, 10;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5a38 (_3.ptx:1167) bra.uni $L_11_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a58 (_3.ptx:1174) mov.u32 %r45, 10;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5a48 (_3.ptx:1170) bra.uni $L_11_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a58 (_3.ptx:1174) mov.u32 %r45, 10;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x5a68 (_3.ptx:1176) @%p12 bra $Lt_11_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c68 (_3.ptx:1260) add.s32 %r29, %r39, %r29;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x5c20 (_3.ptx:1243) @%p13 bra $Lt_11_15362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c40 (_3.ptx:1251) mov.s32 %r71, 4;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x5c70 (_3.ptx:1262) bra.uni $Lt_11_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5918 (_3.ptx:1121) mov.s64 %rd30, %rd29;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x5c90 (_3.ptx:1268) @%p14 bra $Lt_11_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c98 (_3.ptx:1271) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: reconvergence points for _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5d78 (_3.ptx:1345) @%p1 bra $Lt_13_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e30 (_3.ptx:1373) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5d80 (_3.ptx:1346) bra.uni $LBB4__Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e30 (_3.ptx:1373) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_2.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_D9kCo5"
Running: cat _ptx_D9kCo5 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_jqetea
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_jqetea --output-file  /dev/null 2> _ptx_D9kCo5info"
GPGPU-Sim PTX: Kernel '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii' : regs=12, lmem=0, smem=0, cmem=140
GPGPU-Sim PTX: Kernel '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii' : regs=2, lmem=0, smem=0, cmem=100
GPGPU-Sim PTX: Kernel '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii' : regs=39, lmem=0, smem=0, cmem=132
GPGPU-Sim PTX: Kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' : regs=23, lmem=0, smem=0, cmem=92
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_D9kCo5 _ptx2_jqetea _ptx_D9kCo5info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii : hostFun 0x0x4044aa, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii : hostFun 0x0x404270, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z11MapperCountPcS_P4int4PiS2_S2_iii : hostFun 0x0x403fcb, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=main.cu
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
   io-test:		77.052000ms
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
 PCI-E I/O:		2.180000ms

GPGPU-Sim PTX: cudaLaunch for 0x0x403fcb (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' to stream 0, gridDim= (4,1,1) blockDim = (256,1,1) 
kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 2048 (ipc= 4.1) sim_rate=97 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:44:27 2016
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 16896 (ipc=11.3) sim_rate=512 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:44:39 2016
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 22464 (ipc=11.2) sim_rate=351 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 12:45:10 2016
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 25024 (ipc=10.0) sim_rate=101 (inst/sec) elapsed = 0:0:04:07 / Tue Mar 22 12:48:13 2016
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 26400 (ipc= 8.8) sim_rate=57 (inst/sec) elapsed = 0:0:07:38 / Tue Mar 22 12:51:44 2016
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 49110 (ipc= 7.0) sim_rate=106 (inst/sec) elapsed = 0:0:07:39 / Tue Mar 22 12:51:45 2016
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 88516 (ipc= 6.8) sim_rate=192 (inst/sec) elapsed = 0:0:07:40 / Tue Mar 22 12:51:46 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(3,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 135152 (ipc= 6.9) sim_rate=293 (inst/sec) elapsed = 0:0:07:41 / Tue Mar 22 12:51:47 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 187923 (ipc= 7.1) sim_rate=406 (inst/sec) elapsed = 0:0:07:42 / Tue Mar 22 12:51:48 2016
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 229095 (ipc= 7.0) sim_rate=494 (inst/sec) elapsed = 0:0:07:43 / Tue Mar 22 12:51:49 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(3,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 282675 (ipc= 7.2) sim_rate=609 (inst/sec) elapsed = 0:0:07:44 / Tue Mar 22 12:51:50 2016
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 337490 (ipc= 7.3) sim_rate=725 (inst/sec) elapsed = 0:0:07:45 / Tue Mar 22 12:51:51 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(3,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 386793 (ipc= 7.2) sim_rate=830 (inst/sec) elapsed = 0:0:07:46 / Tue Mar 22 12:51:52 2016
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 431778 (ipc= 7.2) sim_rate=924 (inst/sec) elapsed = 0:0:07:47 / Tue Mar 22 12:51:53 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(3,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 469051 (ipc= 7.2) sim_rate=1002 (inst/sec) elapsed = 0:0:07:48 / Tue Mar 22 12:51:54 2016
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 511160 (ipc= 7.1) sim_rate=1089 (inst/sec) elapsed = 0:0:07:49 / Tue Mar 22 12:51:55 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(3,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 559545 (ipc= 7.2) sim_rate=1190 (inst/sec) elapsed = 0:0:07:50 / Tue Mar 22 12:51:56 2016
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 605450 (ipc= 7.2) sim_rate=1285 (inst/sec) elapsed = 0:0:07:51 / Tue Mar 22 12:51:57 2016
GPGPU-Sim uArch: cycles simulated: 90000  inst.: 647165 (ipc= 7.2) sim_rate=1371 (inst/sec) elapsed = 0:0:07:52 / Tue Mar 22 12:51:58 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 96500  inst.: 696909 (ipc= 7.2) sim_rate=1473 (inst/sec) elapsed = 0:0:07:53 / Tue Mar 22 12:51:59 2016
GPGPU-Sim uArch: cycles simulated: 102500  inst.: 740039 (ipc= 7.2) sim_rate=1561 (inst/sec) elapsed = 0:0:07:54 / Tue Mar 22 12:52:00 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(1,0,0) tid=(97,0,0)
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 780461 (ipc= 7.2) sim_rate=1643 (inst/sec) elapsed = 0:0:07:55 / Tue Mar 22 12:52:01 2016
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 827883 (ipc= 7.2) sim_rate=1739 (inst/sec) elapsed = 0:0:07:56 / Tue Mar 22 12:52:02 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(2,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 121000  inst.: 877323 (ipc= 7.3) sim_rate=1839 (inst/sec) elapsed = 0:0:07:57 / Tue Mar 22 12:52:03 2016
GPGPU-Sim uArch: cycles simulated: 126000  inst.: 914652 (ipc= 7.3) sim_rate=1913 (inst/sec) elapsed = 0:0:07:58 / Tue Mar 22 12:52:04 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(1,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 131500  inst.: 956364 (ipc= 7.3) sim_rate=1996 (inst/sec) elapsed = 0:0:07:59 / Tue Mar 22 12:52:05 2016
GPGPU-Sim uArch: cycles simulated: 137500  inst.: 999632 (ipc= 7.3) sim_rate=2082 (inst/sec) elapsed = 0:0:08:00 / Tue Mar 22 12:52:06 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(2,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 144000  inst.: 1048566 (ipc= 7.3) sim_rate=2179 (inst/sec) elapsed = 0:0:08:01 / Tue Mar 22 12:52:07 2016
GPGPU-Sim uArch: cycles simulated: 150000  inst.: 1092724 (ipc= 7.3) sim_rate=2267 (inst/sec) elapsed = 0:0:08:02 / Tue Mar 22 12:52:08 2016
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(3,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 156500  inst.: 1137602 (ipc= 7.3) sim_rate=2355 (inst/sec) elapsed = 0:0:08:03 / Tue Mar 22 12:52:09 2016
GPGPU-Sim uArch: cycles simulated: 162500  inst.: 1179454 (ipc= 7.3) sim_rate=2436 (inst/sec) elapsed = 0:0:08:04 / Tue Mar 22 12:52:10 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 168500  inst.: 1222607 (ipc= 7.3) sim_rate=2520 (inst/sec) elapsed = 0:0:08:05 / Tue Mar 22 12:52:11 2016
GPGPU-Sim uArch: cycles simulated: 174000  inst.: 1262213 (ipc= 7.3) sim_rate=2597 (inst/sec) elapsed = 0:0:08:06 / Tue Mar 22 12:52:12 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(1,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 180000  inst.: 1304250 (ipc= 7.2) sim_rate=2678 (inst/sec) elapsed = 0:0:08:07 / Tue Mar 22 12:52:13 2016
GPGPU-Sim uArch: cycles simulated: 186500  inst.: 1354778 (ipc= 7.3) sim_rate=2776 (inst/sec) elapsed = 0:0:08:08 / Tue Mar 22 12:52:14 2016
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 192500  inst.: 1402597 (ipc= 7.3) sim_rate=2868 (inst/sec) elapsed = 0:0:08:09 / Tue Mar 22 12:52:15 2016
GPGPU-Sim uArch: cycles simulated: 198000  inst.: 1440390 (ipc= 7.3) sim_rate=2939 (inst/sec) elapsed = 0:0:08:10 / Tue Mar 22 12:52:16 2016
GPGPU-Sim uArch: cycles simulated: 203000  inst.: 1477965 (ipc= 7.3) sim_rate=3010 (inst/sec) elapsed = 0:0:08:11 / Tue Mar 22 12:52:17 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 208000  inst.: 1513238 (ipc= 7.3) sim_rate=3075 (inst/sec) elapsed = 0:0:08:12 / Tue Mar 22 12:52:18 2016
GPGPU-Sim uArch: cycles simulated: 213500  inst.: 1555856 (ipc= 7.3) sim_rate=3155 (inst/sec) elapsed = 0:0:08:13 / Tue Mar 22 12:52:19 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(2,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 218500  inst.: 1592416 (ipc= 7.3) sim_rate=3223 (inst/sec) elapsed = 0:0:08:14 / Tue Mar 22 12:52:20 2016
GPGPU-Sim uArch: cycles simulated: 223500  inst.: 1625562 (ipc= 7.3) sim_rate=3283 (inst/sec) elapsed = 0:0:08:15 / Tue Mar 22 12:52:21 2016
GPGPU-Sim uArch: cycles simulated: 229000  inst.: 1661555 (ipc= 7.3) sim_rate=3349 (inst/sec) elapsed = 0:0:08:16 / Tue Mar 22 12:52:22 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 234000  inst.: 1697578 (ipc= 7.3) sim_rate=3415 (inst/sec) elapsed = 0:0:08:17 / Tue Mar 22 12:52:23 2016
GPGPU-Sim uArch: cycles simulated: 239000  inst.: 1733014 (ipc= 7.3) sim_rate=3479 (inst/sec) elapsed = 0:0:08:18 / Tue Mar 22 12:52:24 2016
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(2,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 244000  inst.: 1768316 (ipc= 7.2) sim_rate=3543 (inst/sec) elapsed = 0:0:08:19 / Tue Mar 22 12:52:25 2016
GPGPU-Sim uArch: cycles simulated: 249500  inst.: 1807858 (ipc= 7.2) sim_rate=3615 (inst/sec) elapsed = 0:0:08:20 / Tue Mar 22 12:52:26 2016
GPGPU-Sim uArch: cycles simulated: 254500  inst.: 1844249 (ipc= 7.2) sim_rate=3681 (inst/sec) elapsed = 0:0:08:21 / Tue Mar 22 12:52:27 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 260000  inst.: 1883027 (ipc= 7.2) sim_rate=3751 (inst/sec) elapsed = 0:0:08:22 / Tue Mar 22 12:52:28 2016
GPGPU-Sim uArch: cycles simulated: 265000  inst.: 1923472 (ipc= 7.3) sim_rate=3824 (inst/sec) elapsed = 0:0:08:23 / Tue Mar 22 12:52:29 2016
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(1,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 270500  inst.: 1965343 (ipc= 7.3) sim_rate=3899 (inst/sec) elapsed = 0:0:08:24 / Tue Mar 22 12:52:30 2016
GPGPU-Sim uArch: cycles simulated: 275500  inst.: 2001612 (ipc= 7.3) sim_rate=3963 (inst/sec) elapsed = 0:0:08:25 / Tue Mar 22 12:52:31 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(3,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 281000  inst.: 2041762 (ipc= 7.3) sim_rate=4035 (inst/sec) elapsed = 0:0:08:26 / Tue Mar 22 12:52:32 2016
GPGPU-Sim uArch: cycles simulated: 286000  inst.: 2081360 (ipc= 7.3) sim_rate=4105 (inst/sec) elapsed = 0:0:08:27 / Tue Mar 22 12:52:33 2016
GPGPU-Sim uArch: cycles simulated: 291500  inst.: 2120702 (ipc= 7.3) sim_rate=4174 (inst/sec) elapsed = 0:0:08:28 / Tue Mar 22 12:52:34 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(3,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 296500  inst.: 2159375 (ipc= 7.3) sim_rate=4242 (inst/sec) elapsed = 0:0:08:29 / Tue Mar 22 12:52:35 2016
GPGPU-Sim uArch: cycles simulated: 302000  inst.: 2201504 (ipc= 7.3) sim_rate=4316 (inst/sec) elapsed = 0:0:08:30 / Tue Mar 22 12:52:36 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(3,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 307000  inst.: 2237414 (ipc= 7.3) sim_rate=4378 (inst/sec) elapsed = 0:0:08:31 / Tue Mar 22 12:52:37 2016
GPGPU-Sim uArch: cycles simulated: 312500  inst.: 2276168 (ipc= 7.3) sim_rate=4445 (inst/sec) elapsed = 0:0:08:32 / Tue Mar 22 12:52:38 2016
GPGPU-Sim uArch: cycles simulated: 317500  inst.: 2312317 (ipc= 7.3) sim_rate=4507 (inst/sec) elapsed = 0:0:08:33 / Tue Mar 22 12:52:39 2016
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 323000  inst.: 2356525 (ipc= 7.3) sim_rate=4584 (inst/sec) elapsed = 0:0:08:34 / Tue Mar 22 12:52:40 2016
GPGPU-Sim uArch: cycles simulated: 329000  inst.: 2401967 (ipc= 7.3) sim_rate=4664 (inst/sec) elapsed = 0:0:08:35 / Tue Mar 22 12:52:41 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(1,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 334500  inst.: 2442543 (ipc= 7.3) sim_rate=4733 (inst/sec) elapsed = 0:0:08:36 / Tue Mar 22 12:52:42 2016
GPGPU-Sim uArch: cycles simulated: 339500  inst.: 2482604 (ipc= 7.3) sim_rate=4801 (inst/sec) elapsed = 0:0:08:37 / Tue Mar 22 12:52:43 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(2,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 344500  inst.: 2519343 (ipc= 7.3) sim_rate=4863 (inst/sec) elapsed = 0:0:08:38 / Tue Mar 22 12:52:44 2016
GPGPU-Sim uArch: cycles simulated: 349500  inst.: 2559822 (ipc= 7.3) sim_rate=4932 (inst/sec) elapsed = 0:0:08:39 / Tue Mar 22 12:52:45 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(2,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 355000  inst.: 2600467 (ipc= 7.3) sim_rate=5000 (inst/sec) elapsed = 0:0:08:40 / Tue Mar 22 12:52:46 2016
GPGPU-Sim uArch: cycles simulated: 360000  inst.: 2637809 (ipc= 7.3) sim_rate=5062 (inst/sec) elapsed = 0:0:08:41 / Tue Mar 22 12:52:47 2016
GPGPU-Sim uArch: cycles simulated: 365500  inst.: 2675462 (ipc= 7.3) sim_rate=5125 (inst/sec) elapsed = 0:0:08:42 / Tue Mar 22 12:52:48 2016
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 370500  inst.: 2708117 (ipc= 7.3) sim_rate=5178 (inst/sec) elapsed = 0:0:08:43 / Tue Mar 22 12:52:49 2016
GPGPU-Sim uArch: cycles simulated: 375500  inst.: 2739876 (ipc= 7.3) sim_rate=5228 (inst/sec) elapsed = 0:0:08:44 / Tue Mar 22 12:52:50 2016
GPGPU-Sim uArch: cycles simulated: 380500  inst.: 2771588 (ipc= 7.3) sim_rate=5279 (inst/sec) elapsed = 0:0:08:45 / Tue Mar 22 12:52:51 2016
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(1,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 385500  inst.: 2802989 (ipc= 7.3) sim_rate=5328 (inst/sec) elapsed = 0:0:08:46 / Tue Mar 22 12:52:52 2016
GPGPU-Sim uArch: cycles simulated: 391000  inst.: 2842715 (ipc= 7.3) sim_rate=5394 (inst/sec) elapsed = 0:0:08:47 / Tue Mar 22 12:52:53 2016
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 396000  inst.: 2877665 (ipc= 7.3) sim_rate=5450 (inst/sec) elapsed = 0:0:08:48 / Tue Mar 22 12:52:54 2016
GPGPU-Sim uArch: cycles simulated: 401000  inst.: 2912418 (ipc= 7.3) sim_rate=5505 (inst/sec) elapsed = 0:0:08:49 / Tue Mar 22 12:52:55 2016
GPGPU-Sim uArch: cycles simulated: 406000  inst.: 2946088 (ipc= 7.3) sim_rate=5558 (inst/sec) elapsed = 0:0:08:50 / Tue Mar 22 12:52:56 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(3,0,0) tid=(80,0,0)
GPGPU-Sim uArch: cycles simulated: 411500  inst.: 2987880 (ipc= 7.3) sim_rate=5626 (inst/sec) elapsed = 0:0:08:51 / Tue Mar 22 12:52:57 2016
GPGPU-Sim uArch: cycles simulated: 416500  inst.: 3025477 (ipc= 7.3) sim_rate=5686 (inst/sec) elapsed = 0:0:08:52 / Tue Mar 22 12:52:58 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(3,0,0) tid=(98,0,0)
GPGPU-Sim uArch: cycles simulated: 422000  inst.: 3063603 (ipc= 7.3) sim_rate=5747 (inst/sec) elapsed = 0:0:08:53 / Tue Mar 22 12:52:59 2016
GPGPU-Sim uArch: cycles simulated: 427000  inst.: 3099271 (ipc= 7.3) sim_rate=5803 (inst/sec) elapsed = 0:0:08:54 / Tue Mar 22 12:53:00 2016
GPGPU-Sim uArch: cycles simulated: 432500  inst.: 3137960 (ipc= 7.3) sim_rate=5865 (inst/sec) elapsed = 0:0:08:55 / Tue Mar 22 12:53:01 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 437500  inst.: 3173308 (ipc= 7.3) sim_rate=5920 (inst/sec) elapsed = 0:0:08:56 / Tue Mar 22 12:53:02 2016
GPGPU-Sim uArch: cycles simulated: 442500  inst.: 3207876 (ipc= 7.2) sim_rate=5973 (inst/sec) elapsed = 0:0:08:57 / Tue Mar 22 12:53:03 2016
GPGPU-Sim uArch: cycles simulated: 447500  inst.: 3241550 (ipc= 7.2) sim_rate=6025 (inst/sec) elapsed = 0:0:08:58 / Tue Mar 22 12:53:04 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(2,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 452500  inst.: 3275996 (ipc= 7.2) sim_rate=6077 (inst/sec) elapsed = 0:0:08:59 / Tue Mar 22 12:53:05 2016
GPGPU-Sim uArch: cycles simulated: 458000  inst.: 3315833 (ipc= 7.2) sim_rate=6140 (inst/sec) elapsed = 0:0:09:00 / Tue Mar 22 12:53:06 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(2,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 463000  inst.: 3352940 (ipc= 7.2) sim_rate=6197 (inst/sec) elapsed = 0:0:09:01 / Tue Mar 22 12:53:07 2016
GPGPU-Sim uArch: cycles simulated: 468000  inst.: 3389899 (ipc= 7.2) sim_rate=6254 (inst/sec) elapsed = 0:0:09:02 / Tue Mar 22 12:53:08 2016
GPGPU-Sim uArch: cycles simulated: 473000  inst.: 3428049 (ipc= 7.2) sim_rate=6313 (inst/sec) elapsed = 0:0:09:03 / Tue Mar 22 12:53:09 2016
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 478000  inst.: 3462717 (ipc= 7.2) sim_rate=6365 (inst/sec) elapsed = 0:0:09:04 / Tue Mar 22 12:53:10 2016
GPGPU-Sim uArch: cycles simulated: 483000  inst.: 3499703 (ipc= 7.2) sim_rate=6421 (inst/sec) elapsed = 0:0:09:05 / Tue Mar 22 12:53:11 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(3,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 488000  inst.: 3539925 (ipc= 7.3) sim_rate=6483 (inst/sec) elapsed = 0:0:09:06 / Tue Mar 22 12:53:12 2016
GPGPU-Sim uArch: cycles simulated: 493000  inst.: 3578049 (ipc= 7.3) sim_rate=6541 (inst/sec) elapsed = 0:0:09:07 / Tue Mar 22 12:53:13 2016
GPGPU-Sim uArch: cycles simulated: 498000  inst.: 3617023 (ipc= 7.3) sim_rate=6600 (inst/sec) elapsed = 0:0:09:08 / Tue Mar 22 12:53:14 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(3,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 503000  inst.: 3653321 (ipc= 7.3) sim_rate=6654 (inst/sec) elapsed = 0:0:09:09 / Tue Mar 22 12:53:15 2016
GPGPU-Sim uArch: cycles simulated: 507500  inst.: 3685444 (ipc= 7.3) sim_rate=6700 (inst/sec) elapsed = 0:0:09:10 / Tue Mar 22 12:53:16 2016
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(3,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 512500  inst.: 3723384 (ipc= 7.3) sim_rate=6757 (inst/sec) elapsed = 0:0:09:11 / Tue Mar 22 12:53:17 2016
GPGPU-Sim uArch: cycles simulated: 518000  inst.: 3762012 (ipc= 7.3) sim_rate=6815 (inst/sec) elapsed = 0:0:09:12 / Tue Mar 22 12:53:18 2016
GPGPU-Sim uArch: cycles simulated: 523000  inst.: 3797682 (ipc= 7.3) sim_rate=6867 (inst/sec) elapsed = 0:0:09:13 / Tue Mar 22 12:53:19 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(2,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 528000  inst.: 3834038 (ipc= 7.3) sim_rate=6920 (inst/sec) elapsed = 0:0:09:14 / Tue Mar 22 12:53:20 2016
GPGPU-Sim uArch: cycles simulated: 534500  inst.: 3874290 (ipc= 7.2) sim_rate=6980 (inst/sec) elapsed = 0:0:09:15 / Tue Mar 22 12:53:21 2016
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(2,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 540500  inst.: 3915332 (ipc= 7.2) sim_rate=7041 (inst/sec) elapsed = 0:0:09:16 / Tue Mar 22 12:53:22 2016
GPGPU-Sim uArch: cycles simulated: 546000  inst.: 3954812 (ipc= 7.2) sim_rate=7100 (inst/sec) elapsed = 0:0:09:17 / Tue Mar 22 12:53:23 2016
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(1,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 551500  inst.: 3994458 (ipc= 7.2) sim_rate=7158 (inst/sec) elapsed = 0:0:09:18 / Tue Mar 22 12:53:24 2016
GPGPU-Sim uArch: cycles simulated: 557500  inst.: 4039832 (ipc= 7.2) sim_rate=7226 (inst/sec) elapsed = 0:0:09:19 / Tue Mar 22 12:53:25 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(0,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 564000  inst.: 4088603 (ipc= 7.2) sim_rate=7301 (inst/sec) elapsed = 0:0:09:20 / Tue Mar 22 12:53:26 2016
GPGPU-Sim uArch: cycles simulated: 570000  inst.: 4133211 (ipc= 7.3) sim_rate=7367 (inst/sec) elapsed = 0:0:09:21 / Tue Mar 22 12:53:27 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 576500  inst.: 4184311 (ipc= 7.3) sim_rate=7445 (inst/sec) elapsed = 0:0:09:22 / Tue Mar 22 12:53:28 2016
GPGPU-Sim uArch: cycles simulated: 583000  inst.: 4241367 (ipc= 7.3) sim_rate=7533 (inst/sec) elapsed = 0:0:09:23 / Tue Mar 22 12:53:29 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(3,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 589000  inst.: 4293960 (ipc= 7.3) sim_rate=7613 (inst/sec) elapsed = 0:0:09:24 / Tue Mar 22 12:53:30 2016
GPGPU-Sim uArch: cycles simulated: 595500  inst.: 4350841 (ipc= 7.3) sim_rate=7700 (inst/sec) elapsed = 0:0:09:25 / Tue Mar 22 12:53:31 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(0,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 601500  inst.: 4401628 (ipc= 7.3) sim_rate=7776 (inst/sec) elapsed = 0:0:09:26 / Tue Mar 22 12:53:32 2016
GPGPU-Sim uArch: cycles simulated: 607000  inst.: 4442583 (ipc= 7.3) sim_rate=7835 (inst/sec) elapsed = 0:0:09:27 / Tue Mar 22 12:53:33 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(2,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 612500  inst.: 4485266 (ipc= 7.3) sim_rate=7896 (inst/sec) elapsed = 0:0:09:28 / Tue Mar 22 12:53:34 2016
GPGPU-Sim uArch: cycles simulated: 618000  inst.: 4526709 (ipc= 7.3) sim_rate=7955 (inst/sec) elapsed = 0:0:09:29 / Tue Mar 22 12:53:35 2016
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(1,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 623000  inst.: 4560737 (ipc= 7.3) sim_rate=8001 (inst/sec) elapsed = 0:0:09:30 / Tue Mar 22 12:53:36 2016
GPGPU-Sim uArch: cycles simulated: 628000  inst.: 4596621 (ipc= 7.3) sim_rate=8050 (inst/sec) elapsed = 0:0:09:31 / Tue Mar 22 12:53:37 2016
GPGPU-Sim uArch: cycles simulated: 633500  inst.: 4631952 (ipc= 7.3) sim_rate=8097 (inst/sec) elapsed = 0:0:09:32 / Tue Mar 22 12:53:38 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(2,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 639000  inst.: 4663619 (ipc= 7.3) sim_rate=8138 (inst/sec) elapsed = 0:0:09:33 / Tue Mar 22 12:53:39 2016
GPGPU-Sim uArch: cycles simulated: 644000  inst.: 4695951 (ipc= 7.3) sim_rate=8181 (inst/sec) elapsed = 0:0:09:34 / Tue Mar 22 12:53:40 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(0,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 649500  inst.: 4736598 (ipc= 7.3) sim_rate=8237 (inst/sec) elapsed = 0:0:09:35 / Tue Mar 22 12:53:41 2016
GPGPU-Sim uArch: cycles simulated: 654500  inst.: 4775513 (ipc= 7.3) sim_rate=8290 (inst/sec) elapsed = 0:0:09:36 / Tue Mar 22 12:53:42 2016
GPGPU-Sim uArch: cycles simulated: 660000  inst.: 4812594 (ipc= 7.3) sim_rate=8340 (inst/sec) elapsed = 0:0:09:37 / Tue Mar 22 12:53:43 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(2,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 666000  inst.: 4851946 (ipc= 7.3) sim_rate=8394 (inst/sec) elapsed = 0:0:09:38 / Tue Mar 22 12:53:44 2016
GPGPU-Sim uArch: cycles simulated: 672500  inst.: 4897039 (ipc= 7.3) sim_rate=8457 (inst/sec) elapsed = 0:0:09:39 / Tue Mar 22 12:53:45 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(2,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 679500  inst.: 4945044 (ipc= 7.3) sim_rate=8525 (inst/sec) elapsed = 0:0:09:40 / Tue Mar 22 12:53:46 2016
GPGPU-Sim uArch: cycles simulated: 685500  inst.: 4986900 (ipc= 7.3) sim_rate=8583 (inst/sec) elapsed = 0:0:09:41 / Tue Mar 22 12:53:47 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(3,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 691500  inst.: 5034874 (ipc= 7.3) sim_rate=8650 (inst/sec) elapsed = 0:0:09:42 / Tue Mar 22 12:53:48 2016
GPGPU-Sim uArch: cycles simulated: 698000  inst.: 5085765 (ipc= 7.3) sim_rate=8723 (inst/sec) elapsed = 0:0:09:43 / Tue Mar 22 12:53:49 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(3,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 705000  inst.: 5137231 (ipc= 7.3) sim_rate=8796 (inst/sec) elapsed = 0:0:09:44 / Tue Mar 22 12:53:50 2016
GPGPU-Sim uArch: cycles simulated: 711500  inst.: 5180768 (ipc= 7.3) sim_rate=8856 (inst/sec) elapsed = 0:0:09:45 / Tue Mar 22 12:53:51 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(3,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 718000  inst.: 5227264 (ipc= 7.3) sim_rate=8920 (inst/sec) elapsed = 0:0:09:46 / Tue Mar 22 12:53:52 2016
GPGPU-Sim uArch: cycles simulated: 724500  inst.: 5266329 (ipc= 7.3) sim_rate=8971 (inst/sec) elapsed = 0:0:09:47 / Tue Mar 22 12:53:53 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(0,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 729500  inst.: 5302416 (ipc= 7.3) sim_rate=9017 (inst/sec) elapsed = 0:0:09:48 / Tue Mar 22 12:53:54 2016
GPGPU-Sim uArch: cycles simulated: 735000  inst.: 5344445 (ipc= 7.3) sim_rate=9073 (inst/sec) elapsed = 0:0:09:49 / Tue Mar 22 12:53:55 2016
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(2,0,0) tid=(136,0,0)
GPGPU-Sim uArch: cycles simulated: 742000  inst.: 5398413 (ipc= 7.3) sim_rate=9149 (inst/sec) elapsed = 0:0:09:50 / Tue Mar 22 12:53:56 2016
GPGPU-Sim uArch: cycles simulated: 748500  inst.: 5443791 (ipc= 7.3) sim_rate=9211 (inst/sec) elapsed = 0:0:09:51 / Tue Mar 22 12:53:57 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(2,0,0) tid=(172,0,0)
GPGPU-Sim uArch: cycles simulated: 755000  inst.: 5488278 (ipc= 7.3) sim_rate=9270 (inst/sec) elapsed = 0:0:09:52 / Tue Mar 22 12:53:58 2016
GPGPU-Sim uArch: cycles simulated: 762000  inst.: 5534117 (ipc= 7.3) sim_rate=9332 (inst/sec) elapsed = 0:0:09:53 / Tue Mar 22 12:53:59 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(0,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 768500  inst.: 5580489 (ipc= 7.3) sim_rate=9394 (inst/sec) elapsed = 0:0:09:54 / Tue Mar 22 12:54:00 2016
GPGPU-Sim uArch: cycles simulated: 775500  inst.: 5629371 (ipc= 7.3) sim_rate=9461 (inst/sec) elapsed = 0:0:09:55 / Tue Mar 22 12:54:01 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(0,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 782000  inst.: 5674162 (ipc= 7.3) sim_rate=9520 (inst/sec) elapsed = 0:0:09:56 / Tue Mar 22 12:54:02 2016
GPGPU-Sim uArch: cycles simulated: 789000  inst.: 5718511 (ipc= 7.2) sim_rate=9578 (inst/sec) elapsed = 0:0:09:57 / Tue Mar 22 12:54:03 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(0,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 795000  inst.: 5756786 (ipc= 7.2) sim_rate=9626 (inst/sec) elapsed = 0:0:09:58 / Tue Mar 22 12:54:04 2016
GPGPU-Sim uArch: cycles simulated: 801500  inst.: 5800831 (ipc= 7.2) sim_rate=9684 (inst/sec) elapsed = 0:0:09:59 / Tue Mar 22 12:54:05 2016
GPGPU-Sim uArch: cycles simulated: 807500  inst.: 5840709 (ipc= 7.2) sim_rate=9734 (inst/sec) elapsed = 0:0:10:00 / Tue Mar 22 12:54:06 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(1,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 813500  inst.: 5884432 (ipc= 7.2) sim_rate=9791 (inst/sec) elapsed = 0:0:10:01 / Tue Mar 22 12:54:07 2016
GPGPU-Sim uArch: cycles simulated: 818500  inst.: 5921560 (ipc= 7.2) sim_rate=9836 (inst/sec) elapsed = 0:0:10:02 / Tue Mar 22 12:54:08 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(0,0,0) tid=(168,0,0)
GPGPU-Sim uArch: cycles simulated: 824000  inst.: 5960788 (ipc= 7.2) sim_rate=9885 (inst/sec) elapsed = 0:0:10:03 / Tue Mar 22 12:54:09 2016
GPGPU-Sim uArch: cycles simulated: 829000  inst.: 5993745 (ipc= 7.2) sim_rate=9923 (inst/sec) elapsed = 0:0:10:04 / Tue Mar 22 12:54:10 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(2,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 835000  inst.: 6034435 (ipc= 7.2) sim_rate=9974 (inst/sec) elapsed = 0:0:10:05 / Tue Mar 22 12:54:11 2016
GPGPU-Sim uArch: cycles simulated: 840500  inst.: 6069162 (ipc= 7.2) sim_rate=10015 (inst/sec) elapsed = 0:0:10:06 / Tue Mar 22 12:54:12 2016
GPGPU-Sim uArch: cycles simulated: 846500  inst.: 6107703 (ipc= 7.2) sim_rate=10062 (inst/sec) elapsed = 0:0:10:07 / Tue Mar 22 12:54:13 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(1,0,0) tid=(193,0,0)
GPGPU-Sim uArch: cycles simulated: 852500  inst.: 6146110 (ipc= 7.2) sim_rate=10108 (inst/sec) elapsed = 0:0:10:08 / Tue Mar 22 12:54:14 2016
GPGPU-Sim uArch: cycles simulated: 858500  inst.: 6188677 (ipc= 7.2) sim_rate=10162 (inst/sec) elapsed = 0:0:10:09 / Tue Mar 22 12:54:15 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(2,0,0) tid=(134,0,0)
GPGPU-Sim uArch: cycles simulated: 864500  inst.: 6233667 (ipc= 7.2) sim_rate=10219 (inst/sec) elapsed = 0:0:10:10 / Tue Mar 22 12:54:16 2016
GPGPU-Sim uArch: cycles simulated: 870500  inst.: 6272308 (ipc= 7.2) sim_rate=10265 (inst/sec) elapsed = 0:0:10:11 / Tue Mar 22 12:54:17 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(2,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 876000  inst.: 6312182 (ipc= 7.2) sim_rate=10314 (inst/sec) elapsed = 0:0:10:12 / Tue Mar 22 12:54:18 2016
GPGPU-Sim uArch: cycles simulated: 882000  inst.: 6352975 (ipc= 7.2) sim_rate=10363 (inst/sec) elapsed = 0:0:10:13 / Tue Mar 22 12:54:19 2016
GPGPU-Sim uArch: cycles simulated: 888000  inst.: 6391925 (ipc= 7.2) sim_rate=10410 (inst/sec) elapsed = 0:0:10:14 / Tue Mar 22 12:54:20 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(1,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 894000  inst.: 6433835 (ipc= 7.2) sim_rate=10461 (inst/sec) elapsed = 0:0:10:15 / Tue Mar 22 12:54:21 2016
GPGPU-Sim uArch: cycles simulated: 900000  inst.: 6476055 (ipc= 7.2) sim_rate=10513 (inst/sec) elapsed = 0:0:10:16 / Tue Mar 22 12:54:22 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(3,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 906000  inst.: 6518599 (ipc= 7.2) sim_rate=10564 (inst/sec) elapsed = 0:0:10:17 / Tue Mar 22 12:54:23 2016
GPGPU-Sim uArch: cycles simulated: 912000  inst.: 6559831 (ipc= 7.2) sim_rate=10614 (inst/sec) elapsed = 0:0:10:18 / Tue Mar 22 12:54:24 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(0,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 917500  inst.: 6597060 (ipc= 7.2) sim_rate=10657 (inst/sec) elapsed = 0:0:10:19 / Tue Mar 22 12:54:25 2016
GPGPU-Sim uArch: cycles simulated: 923500  inst.: 6637030 (ipc= 7.2) sim_rate=10704 (inst/sec) elapsed = 0:0:10:20 / Tue Mar 22 12:54:26 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(3,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 929500  inst.: 6683530 (ipc= 7.2) sim_rate=10762 (inst/sec) elapsed = 0:0:10:21 / Tue Mar 22 12:54:27 2016
GPGPU-Sim uArch: cycles simulated: 935000  inst.: 6722083 (ipc= 7.2) sim_rate=10807 (inst/sec) elapsed = 0:0:10:22 / Tue Mar 22 12:54:28 2016
GPGPU-Sim uArch: cycles simulated: 941000  inst.: 6763397 (ipc= 7.2) sim_rate=10856 (inst/sec) elapsed = 0:0:10:23 / Tue Mar 22 12:54:29 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(2,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 947000  inst.: 6803764 (ipc= 7.2) sim_rate=10903 (inst/sec) elapsed = 0:0:10:24 / Tue Mar 22 12:54:30 2016
GPGPU-Sim uArch: cycles simulated: 953000  inst.: 6844719 (ipc= 7.2) sim_rate=10951 (inst/sec) elapsed = 0:0:10:25 / Tue Mar 22 12:54:31 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(0,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 959000  inst.: 6884780 (ipc= 7.2) sim_rate=10998 (inst/sec) elapsed = 0:0:10:26 / Tue Mar 22 12:54:32 2016
GPGPU-Sim uArch: cycles simulated: 965000  inst.: 6926701 (ipc= 7.2) sim_rate=11047 (inst/sec) elapsed = 0:0:10:27 / Tue Mar 22 12:54:33 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(3,0,0) tid=(170,0,0)
GPGPU-Sim uArch: cycles simulated: 970500  inst.: 6965528 (ipc= 7.2) sim_rate=11091 (inst/sec) elapsed = 0:0:10:28 / Tue Mar 22 12:54:34 2016
GPGPU-Sim uArch: cycles simulated: 976500  inst.: 7004580 (ipc= 7.2) sim_rate=11136 (inst/sec) elapsed = 0:0:10:29 / Tue Mar 22 12:54:35 2016
GPGPU-Sim uArch: cycles simulated: 982000  inst.: 7040299 (ipc= 7.2) sim_rate=11175 (inst/sec) elapsed = 0:0:10:30 / Tue Mar 22 12:54:36 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(1,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 988000  inst.: 7084785 (ipc= 7.2) sim_rate=11227 (inst/sec) elapsed = 0:0:10:31 / Tue Mar 22 12:54:37 2016
GPGPU-Sim uArch: cycles simulated: 994000  inst.: 7128412 (ipc= 7.2) sim_rate=11279 (inst/sec) elapsed = 0:0:10:32 / Tue Mar 22 12:54:38 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(3,0,0) tid=(161,0,0)
GPGPU-Sim uArch: cycles simulated: 1000000  inst.: 7173826 (ipc= 7.2) sim_rate=11333 (inst/sec) elapsed = 0:0:10:33 / Tue Mar 22 12:54:39 2016
GPGPU-Sim uArch: cycles simulated: 1006000  inst.: 7219355 (ipc= 7.2) sim_rate=11386 (inst/sec) elapsed = 0:0:10:34 / Tue Mar 22 12:54:40 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(0,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 1012000  inst.: 7263422 (ipc= 7.2) sim_rate=11438 (inst/sec) elapsed = 0:0:10:35 / Tue Mar 22 12:54:41 2016
GPGPU-Sim uArch: cycles simulated: 1018000  inst.: 7305968 (ipc= 7.2) sim_rate=11487 (inst/sec) elapsed = 0:0:10:36 / Tue Mar 22 12:54:42 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(3,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 1023500  inst.: 7341678 (ipc= 7.2) sim_rate=11525 (inst/sec) elapsed = 0:0:10:37 / Tue Mar 22 12:54:43 2016
GPGPU-Sim uArch: cycles simulated: 1029500  inst.: 7383310 (ipc= 7.2) sim_rate=11572 (inst/sec) elapsed = 0:0:10:38 / Tue Mar 22 12:54:44 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(3,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 1035500  inst.: 7427150 (ipc= 7.2) sim_rate=11623 (inst/sec) elapsed = 0:0:10:39 / Tue Mar 22 12:54:45 2016
GPGPU-Sim uArch: cycles simulated: 1041000  inst.: 7467200 (ipc= 7.2) sim_rate=11667 (inst/sec) elapsed = 0:0:10:40 / Tue Mar 22 12:54:46 2016
GPGPU-Sim uArch: cycles simulated: 1047000  inst.: 7510005 (ipc= 7.2) sim_rate=11716 (inst/sec) elapsed = 0:0:10:41 / Tue Mar 22 12:54:47 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(0,0,0) tid=(136,0,0)
GPGPU-Sim uArch: cycles simulated: 1053000  inst.: 7552721 (ipc= 7.2) sim_rate=11764 (inst/sec) elapsed = 0:0:10:42 / Tue Mar 22 12:54:48 2016
GPGPU-Sim uArch: cycles simulated: 1059500  inst.: 7602496 (ipc= 7.2) sim_rate=11823 (inst/sec) elapsed = 0:0:10:43 / Tue Mar 22 12:54:49 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(2,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 1065500  inst.: 7647194 (ipc= 7.2) sim_rate=11874 (inst/sec) elapsed = 0:0:10:44 / Tue Mar 22 12:54:50 2016
GPGPU-Sim uArch: cycles simulated: 1071500  inst.: 7691137 (ipc= 7.2) sim_rate=11924 (inst/sec) elapsed = 0:0:10:45 / Tue Mar 22 12:54:51 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(2,0,0) tid=(172,0,0)
GPGPU-Sim uArch: cycles simulated: 1077000  inst.: 7730566 (ipc= 7.2) sim_rate=11966 (inst/sec) elapsed = 0:0:10:46 / Tue Mar 22 12:54:52 2016
GPGPU-Sim uArch: cycles simulated: 1083000  inst.: 7774340 (ipc= 7.2) sim_rate=12015 (inst/sec) elapsed = 0:0:10:47 / Tue Mar 22 12:54:53 2016
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(2,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 1089000  inst.: 7817790 (ipc= 7.2) sim_rate=12064 (inst/sec) elapsed = 0:0:10:48 / Tue Mar 22 12:54:54 2016
GPGPU-Sim uArch: cycles simulated: 1095000  inst.: 7858048 (ipc= 7.2) sim_rate=12107 (inst/sec) elapsed = 0:0:10:49 / Tue Mar 22 12:54:55 2016
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(0,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 1101000  inst.: 7895822 (ipc= 7.2) sim_rate=12147 (inst/sec) elapsed = 0:0:10:50 / Tue Mar 22 12:54:56 2016
GPGPU-Sim uArch: cycles simulated: 1106500  inst.: 7928717 (ipc= 7.2) sim_rate=12179 (inst/sec) elapsed = 0:0:10:51 / Tue Mar 22 12:54:57 2016
GPGPU-Sim uArch: cycles simulated: 1112500  inst.: 7963291 (ipc= 7.2) sim_rate=12213 (inst/sec) elapsed = 0:0:10:52 / Tue Mar 22 12:54:58 2016
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(0,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 1118000  inst.: 7999540 (ipc= 7.2) sim_rate=12250 (inst/sec) elapsed = 0:0:10:53 / Tue Mar 22 12:54:59 2016
GPGPU-Sim uArch: cycles simulated: 1124500  inst.: 8041759 (ipc= 7.2) sim_rate=12296 (inst/sec) elapsed = 0:0:10:54 / Tue Mar 22 12:55:00 2016
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(0,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 1130000  inst.: 8078465 (ipc= 7.1) sim_rate=12333 (inst/sec) elapsed = 0:0:10:55 / Tue Mar 22 12:55:01 2016
GPGPU-Sim uArch: cycles simulated: 1136000  inst.: 8115042 (ipc= 7.1) sim_rate=12370 (inst/sec) elapsed = 0:0:10:56 / Tue Mar 22 12:55:02 2016
GPGPU-Sim uArch: cycles simulated: 1142000  inst.: 8159820 (ipc= 7.1) sim_rate=12419 (inst/sec) elapsed = 0:0:10:57 / Tue Mar 22 12:55:03 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(3,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 1148000  inst.: 8203168 (ipc= 7.1) sim_rate=12466 (inst/sec) elapsed = 0:0:10:58 / Tue Mar 22 12:55:04 2016
GPGPU-Sim uArch: cycles simulated: 1154000  inst.: 8243877 (ipc= 7.1) sim_rate=12509 (inst/sec) elapsed = 0:0:10:59 / Tue Mar 22 12:55:05 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(2,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 1160000  inst.: 8286091 (ipc= 7.1) sim_rate=12554 (inst/sec) elapsed = 0:0:11:00 / Tue Mar 22 12:55:06 2016
GPGPU-Sim uArch: cycles simulated: 1166000  inst.: 8329439 (ipc= 7.1) sim_rate=12601 (inst/sec) elapsed = 0:0:11:01 / Tue Mar 22 12:55:07 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(3,0,0) tid=(226,0,0)
GPGPU-Sim uArch: cycles simulated: 1172000  inst.: 8371661 (ipc= 7.1) sim_rate=12646 (inst/sec) elapsed = 0:0:11:02 / Tue Mar 22 12:55:08 2016
GPGPU-Sim uArch: cycles simulated: 1177500  inst.: 8408351 (ipc= 7.1) sim_rate=12682 (inst/sec) elapsed = 0:0:11:03 / Tue Mar 22 12:55:09 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(3,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 1183500  inst.: 8447383 (ipc= 7.1) sim_rate=12721 (inst/sec) elapsed = 0:0:11:04 / Tue Mar 22 12:55:10 2016
GPGPU-Sim uArch: cycles simulated: 1189500  inst.: 8489673 (ipc= 7.1) sim_rate=12766 (inst/sec) elapsed = 0:0:11:05 / Tue Mar 22 12:55:11 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(0,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 1195500  inst.: 8535893 (ipc= 7.1) sim_rate=12816 (inst/sec) elapsed = 0:0:11:06 / Tue Mar 22 12:55:12 2016
GPGPU-Sim uArch: cycles simulated: 1201500  inst.: 8580906 (ipc= 7.1) sim_rate=12864 (inst/sec) elapsed = 0:0:11:07 / Tue Mar 22 12:55:13 2016
GPGPU-Sim uArch: cycles simulated: 1207500  inst.: 8624802 (ipc= 7.1) sim_rate=12911 (inst/sec) elapsed = 0:0:11:08 / Tue Mar 22 12:55:14 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(1,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 1213500  inst.: 8666177 (ipc= 7.1) sim_rate=12953 (inst/sec) elapsed = 0:0:11:09 / Tue Mar 22 12:55:15 2016
GPGPU-Sim uArch: cycles simulated: 1219500  inst.: 8705099 (ipc= 7.1) sim_rate=12992 (inst/sec) elapsed = 0:0:11:10 / Tue Mar 22 12:55:16 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(1,0,0) tid=(161,0,0)
GPGPU-Sim uArch: cycles simulated: 1225000  inst.: 8746317 (ipc= 7.1) sim_rate=13034 (inst/sec) elapsed = 0:0:11:11 / Tue Mar 22 12:55:17 2016
GPGPU-Sim uArch: cycles simulated: 1231000  inst.: 8787202 (ipc= 7.1) sim_rate=13076 (inst/sec) elapsed = 0:0:11:12 / Tue Mar 22 12:55:18 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(3,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 1237000  inst.: 8830375 (ipc= 7.1) sim_rate=13120 (inst/sec) elapsed = 0:0:11:13 / Tue Mar 22 12:55:19 2016
GPGPU-Sim uArch: cycles simulated: 1243000  inst.: 8875362 (ipc= 7.1) sim_rate=13168 (inst/sec) elapsed = 0:0:11:14 / Tue Mar 22 12:55:20 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(1,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 1248500  inst.: 8916043 (ipc= 7.1) sim_rate=13208 (inst/sec) elapsed = 0:0:11:15 / Tue Mar 22 12:55:21 2016
GPGPU-Sim uArch: cycles simulated: 1255000  inst.: 8965127 (ipc= 7.1) sim_rate=13262 (inst/sec) elapsed = 0:0:11:16 / Tue Mar 22 12:55:22 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(0,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 1261000  inst.: 9010752 (ipc= 7.1) sim_rate=13309 (inst/sec) elapsed = 0:0:11:17 / Tue Mar 22 12:55:23 2016
GPGPU-Sim uArch: cycles simulated: 1267000  inst.: 9057109 (ipc= 7.1) sim_rate=13358 (inst/sec) elapsed = 0:0:11:18 / Tue Mar 22 12:55:24 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(1,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 1273000  inst.: 9097207 (ipc= 7.1) sim_rate=13397 (inst/sec) elapsed = 0:0:11:19 / Tue Mar 22 12:55:25 2016
GPGPU-Sim uArch: cycles simulated: 1279000  inst.: 9138448 (ipc= 7.1) sim_rate=13438 (inst/sec) elapsed = 0:0:11:20 / Tue Mar 22 12:55:26 2016
GPGPU-Sim uArch: cycles simulated: 1285500  inst.: 9178072 (ipc= 7.1) sim_rate=13477 (inst/sec) elapsed = 0:0:11:21 / Tue Mar 22 12:55:27 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(1,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 1292000  inst.: 9216779 (ipc= 7.1) sim_rate=13514 (inst/sec) elapsed = 0:0:11:22 / Tue Mar 22 12:55:28 2016
GPGPU-Sim uArch: cycles simulated: 1298000  inst.: 9249710 (ipc= 7.1) sim_rate=13542 (inst/sec) elapsed = 0:0:11:23 / Tue Mar 22 12:55:29 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(1,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 1304500  inst.: 9286245 (ipc= 7.1) sim_rate=13576 (inst/sec) elapsed = 0:0:11:24 / Tue Mar 22 12:55:30 2016
GPGPU-Sim uArch: cycles simulated: 1311000  inst.: 9322051 (ipc= 7.1) sim_rate=13608 (inst/sec) elapsed = 0:0:11:25 / Tue Mar 22 12:55:31 2016
GPGPU-Sim uArch: cycles simulated: 1317500  inst.: 9354968 (ipc= 7.1) sim_rate=13636 (inst/sec) elapsed = 0:0:11:26 / Tue Mar 22 12:55:32 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(0,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 1324500  inst.: 9392919 (ipc= 7.1) sim_rate=13672 (inst/sec) elapsed = 0:0:11:27 / Tue Mar 22 12:55:33 2016
GPGPU-Sim uArch: cycles simulated: 1331000  inst.: 9425094 (ipc= 7.1) sim_rate=13699 (inst/sec) elapsed = 0:0:11:28 / Tue Mar 22 12:55:34 2016
GPGPU-Sim uArch: cycles simulated: 1337500  inst.: 9461324 (ipc= 7.1) sim_rate=13731 (inst/sec) elapsed = 0:0:11:29 / Tue Mar 22 12:55:35 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(2,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 1344000  inst.: 9492052 (ipc= 7.1) sim_rate=13756 (inst/sec) elapsed = 0:0:11:30 / Tue Mar 22 12:55:36 2016
GPGPU-Sim uArch: cycles simulated: 1350500  inst.: 9525106 (ipc= 7.1) sim_rate=13784 (inst/sec) elapsed = 0:0:11:31 / Tue Mar 22 12:55:37 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(0,0,0) tid=(216,0,0)
GPGPU-Sim uArch: cycles simulated: 1357500  inst.: 9561034 (ipc= 7.0) sim_rate=13816 (inst/sec) elapsed = 0:0:11:32 / Tue Mar 22 12:55:38 2016
GPGPU-Sim uArch: cycles simulated: 1365000  inst.: 9600214 (ipc= 7.0) sim_rate=13853 (inst/sec) elapsed = 0:0:11:33 / Tue Mar 22 12:55:39 2016
GPGPU-Sim uArch: cycles simulated: 1373000  inst.: 9640419 (ipc= 7.0) sim_rate=13891 (inst/sec) elapsed = 0:0:11:34 / Tue Mar 22 12:55:40 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(0,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 1380500  inst.: 9672898 (ipc= 7.0) sim_rate=13917 (inst/sec) elapsed = 0:0:11:35 / Tue Mar 22 12:55:41 2016
GPGPU-Sim uArch: cycles simulated: 1389000  inst.: 9707885 (ipc= 7.0) sim_rate=13948 (inst/sec) elapsed = 0:0:11:36 / Tue Mar 22 12:55:42 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1398291,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: cycles simulated: 1398500  inst.: 9740034 (ipc= 7.0) sim_rate=13974 (inst/sec) elapsed = 0:0:11:37 / Tue Mar 22 12:55:43 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(3,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1409292,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: cycles simulated: 1409500  inst.: 9763083 (ipc= 6.9) sim_rate=13987 (inst/sec) elapsed = 0:0:11:38 / Tue Mar 22 12:55:44 2016
GPGPU-Sim uArch: cycles simulated: 1423000  inst.: 9780652 (ipc= 6.9) sim_rate=13992 (inst/sec) elapsed = 0:0:11:39 / Tue Mar 22 12:55:45 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1433256,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: cycles simulated: 1437000  inst.: 9791090 (ipc= 6.8) sim_rate=13987 (inst/sec) elapsed = 0:0:11:40 / Tue Mar 22 12:55:46 2016
GPGPU-Sim uArch: cycles simulated: 1453500  inst.: 9794387 (ipc= 6.7) sim_rate=13972 (inst/sec) elapsed = 0:0:11:41 / Tue Mar 22 12:55:47 2016
GPGPU-Sim uArch: cycles simulated: 1469500  inst.: 9797556 (ipc= 6.7) sim_rate=13956 (inst/sec) elapsed = 0:0:11:42 / Tue Mar 22 12:55:48 2016
GPGPU-Sim uArch: cycles simulated: 1486000  inst.: 9800717 (ipc= 6.6) sim_rate=13941 (inst/sec) elapsed = 0:0:11:43 / Tue Mar 22 12:55:49 2016
GPGPU-Sim uArch: cycles simulated: 1502500  inst.: 9803900 (ipc= 6.5) sim_rate=13925 (inst/sec) elapsed = 0:0:11:44 / Tue Mar 22 12:55:50 2016
GPGPU-Sim uArch: cycles simulated: 1519000  inst.: 9807101 (ipc= 6.5) sim_rate=13910 (inst/sec) elapsed = 0:0:11:45 / Tue Mar 22 12:55:51 2016
GPGPU-Sim uArch: cycles simulated: 1535500  inst.: 9810349 (ipc= 6.4) sim_rate=13895 (inst/sec) elapsed = 0:0:11:46 / Tue Mar 22 12:55:52 2016
GPGPU-Sim uArch: cycles simulated: 1552000  inst.: 9813644 (ipc= 6.3) sim_rate=13880 (inst/sec) elapsed = 0:0:11:47 / Tue Mar 22 12:55:53 2016
GPGPU-Sim uArch: cycles simulated: 1568000  inst.: 9816838 (ipc= 6.3) sim_rate=13865 (inst/sec) elapsed = 0:0:11:48 / Tue Mar 22 12:55:54 2016
GPGPU-Sim uArch: cycles simulated: 1584500  inst.: 9820105 (ipc= 6.2) sim_rate=13850 (inst/sec) elapsed = 0:0:11:49 / Tue Mar 22 12:55:55 2016
GPGPU-Sim uArch: cycles simulated: 1601000  inst.: 9823330 (ipc= 6.1) sim_rate=13835 (inst/sec) elapsed = 0:0:11:50 / Tue Mar 22 12:55:56 2016
GPGPU-Sim uArch: cycles simulated: 1617500  inst.: 9826530 (ipc= 6.1) sim_rate=13820 (inst/sec) elapsed = 0:0:11:51 / Tue Mar 22 12:55:57 2016
GPGPU-Sim uArch: cycles simulated: 1634000  inst.: 9829728 (ipc= 6.0) sim_rate=13805 (inst/sec) elapsed = 0:0:11:52 / Tue Mar 22 12:55:58 2016
GPGPU-Sim uArch: cycles simulated: 1650500  inst.: 9832923 (ipc= 6.0) sim_rate=13790 (inst/sec) elapsed = 0:0:11:53 / Tue Mar 22 12:55:59 2016
GPGPU-Sim uArch: cycles simulated: 1666500  inst.: 9836064 (ipc= 5.9) sim_rate=13776 (inst/sec) elapsed = 0:0:11:54 / Tue Mar 22 12:56:00 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(3,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 1683000  inst.: 9839359 (ipc= 5.8) sim_rate=13761 (inst/sec) elapsed = 0:0:11:55 / Tue Mar 22 12:56:01 2016
GPGPU-Sim uArch: cycles simulated: 1699500  inst.: 9842655 (ipc= 5.8) sim_rate=13746 (inst/sec) elapsed = 0:0:11:56 / Tue Mar 22 12:56:02 2016
GPGPU-Sim uArch: cycles simulated: 1716000  inst.: 9845952 (ipc= 5.7) sim_rate=13732 (inst/sec) elapsed = 0:0:11:57 / Tue Mar 22 12:56:03 2016
GPGPU-Sim uArch: cycles simulated: 1732000  inst.: 9855604 (ipc= 5.7) sim_rate=13726 (inst/sec) elapsed = 0:0:11:58 / Tue Mar 22 12:56:04 2016
GPGPU-Sim uArch: cycles simulated: 1748000  inst.: 9870414 (ipc= 5.6) sim_rate=13727 (inst/sec) elapsed = 0:0:11:59 / Tue Mar 22 12:56:05 2016
GPGPU-Sim uArch: cycles simulated: 1764000  inst.: 9885785 (ipc= 5.6) sim_rate=13730 (inst/sec) elapsed = 0:0:12:00 / Tue Mar 22 12:56:06 2016
GPGPU-Sim uArch: cycles simulated: 1780000  inst.: 9899587 (ipc= 5.6) sim_rate=13730 (inst/sec) elapsed = 0:0:12:01 / Tue Mar 22 12:56:07 2016
GPGPU-Sim uArch: cycles simulated: 1796000  inst.: 9915530 (ipc= 5.5) sim_rate=13733 (inst/sec) elapsed = 0:0:12:02 / Tue Mar 22 12:56:08 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1798936,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' finished on shader 4.
