-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity SMM_1u_800u_64u_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    in_stream_a_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_stream_a_V_V_empty_n : IN STD_LOGIC;
    in_stream_a_V_V_read : OUT STD_LOGIC;
    out_stream_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_stream_V_V_full_n : IN STD_LOGIC;
    out_stream_V_V_write : OUT STD_LOGIC );
end;


architecture behav of SMM_1u_800u_64u_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (20 downto 0) := "000000000001000000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000010000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (20 downto 0) := "000000000100000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (20 downto 0) := "000000001000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (20 downto 0) := "000000010000000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (20 downto 0) := "000000100000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (20 downto 0) := "000001000000000000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (20 downto 0) := "000010000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (20 downto 0) := "000100000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (20 downto 0) := "001000000000000000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (20 downto 0) := "010000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (20 downto 0) := "100000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv37_0 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv10_320 : STD_LOGIC_VECTOR (9 downto 0) := "1100100000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv37_1 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv32_FFFF8001 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111000000000000001";
    constant ap_const_lv16_C800 : STD_LOGIC_VECTOR (15 downto 0) := "1100100000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal B_COL : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    signal B_ROW : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100100000";
    signal OFMDim_current : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal A_ROW : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100100000";
    signal A_V_4_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_0_ce0 : STD_LOGIC;
    signal A_V_4_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_0_ce1 : STD_LOGIC;
    signal A_V_4_0_we1 : STD_LOGIC;
    signal A_V_4_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_0_ce0 : STD_LOGIC;
    signal B_V_4_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_0_ce1 : STD_LOGIC;
    signal B_V_4_0_we1 : STD_LOGIC;
    signal B_V_4_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_1_ce0 : STD_LOGIC;
    signal A_V_4_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_1_ce1 : STD_LOGIC;
    signal A_V_4_1_we1 : STD_LOGIC;
    signal A_V_4_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_1_ce0 : STD_LOGIC;
    signal B_V_4_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_1_ce1 : STD_LOGIC;
    signal B_V_4_1_we1 : STD_LOGIC;
    signal B_V_4_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_2_ce0 : STD_LOGIC;
    signal A_V_4_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_2_ce1 : STD_LOGIC;
    signal A_V_4_2_we1 : STD_LOGIC;
    signal A_V_4_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_2_ce0 : STD_LOGIC;
    signal B_V_4_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_2_ce1 : STD_LOGIC;
    signal B_V_4_2_we1 : STD_LOGIC;
    signal B_V_4_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_3_ce0 : STD_LOGIC;
    signal A_V_4_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_3_ce1 : STD_LOGIC;
    signal A_V_4_3_we1 : STD_LOGIC;
    signal A_V_4_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_3_ce0 : STD_LOGIC;
    signal B_V_4_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_3_ce1 : STD_LOGIC;
    signal B_V_4_3_we1 : STD_LOGIC;
    signal B_V_4_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_4_ce0 : STD_LOGIC;
    signal A_V_4_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_4_ce1 : STD_LOGIC;
    signal A_V_4_4_we1 : STD_LOGIC;
    signal A_V_4_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_4_ce0 : STD_LOGIC;
    signal B_V_4_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_4_ce1 : STD_LOGIC;
    signal B_V_4_4_we1 : STD_LOGIC;
    signal B_V_4_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_5_ce0 : STD_LOGIC;
    signal A_V_4_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_5_ce1 : STD_LOGIC;
    signal A_V_4_5_we1 : STD_LOGIC;
    signal A_V_4_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_5_ce0 : STD_LOGIC;
    signal B_V_4_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_5_ce1 : STD_LOGIC;
    signal B_V_4_5_we1 : STD_LOGIC;
    signal B_V_4_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_6_ce0 : STD_LOGIC;
    signal A_V_4_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_6_ce1 : STD_LOGIC;
    signal A_V_4_6_we1 : STD_LOGIC;
    signal A_V_4_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_6_ce0 : STD_LOGIC;
    signal B_V_4_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_6_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_6_ce1 : STD_LOGIC;
    signal B_V_4_6_we1 : STD_LOGIC;
    signal B_V_4_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_7_ce0 : STD_LOGIC;
    signal A_V_4_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_7_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_7_ce1 : STD_LOGIC;
    signal A_V_4_7_we1 : STD_LOGIC;
    signal A_V_4_7_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_7_ce0 : STD_LOGIC;
    signal B_V_4_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_7_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_7_ce1 : STD_LOGIC;
    signal B_V_4_7_we1 : STD_LOGIC;
    signal B_V_4_7_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_8_ce0 : STD_LOGIC;
    signal A_V_4_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_8_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_8_ce1 : STD_LOGIC;
    signal A_V_4_8_we1 : STD_LOGIC;
    signal A_V_4_8_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_8_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_8_ce0 : STD_LOGIC;
    signal B_V_4_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_8_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_8_ce1 : STD_LOGIC;
    signal B_V_4_8_we1 : STD_LOGIC;
    signal B_V_4_8_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_9_ce0 : STD_LOGIC;
    signal A_V_4_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_9_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_9_ce1 : STD_LOGIC;
    signal A_V_4_9_we1 : STD_LOGIC;
    signal A_V_4_9_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_9_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_9_ce0 : STD_LOGIC;
    signal B_V_4_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_9_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_9_ce1 : STD_LOGIC;
    signal B_V_4_9_we1 : STD_LOGIC;
    signal B_V_4_9_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_10_ce0 : STD_LOGIC;
    signal A_V_4_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_10_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_10_ce1 : STD_LOGIC;
    signal A_V_4_10_we1 : STD_LOGIC;
    signal A_V_4_10_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_10_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_10_ce0 : STD_LOGIC;
    signal B_V_4_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_10_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_10_ce1 : STD_LOGIC;
    signal B_V_4_10_we1 : STD_LOGIC;
    signal B_V_4_10_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_11_ce0 : STD_LOGIC;
    signal A_V_4_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_11_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_11_ce1 : STD_LOGIC;
    signal A_V_4_11_we1 : STD_LOGIC;
    signal A_V_4_11_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_11_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_11_ce0 : STD_LOGIC;
    signal B_V_4_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_11_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_11_ce1 : STD_LOGIC;
    signal B_V_4_11_we1 : STD_LOGIC;
    signal B_V_4_11_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_12_ce0 : STD_LOGIC;
    signal A_V_4_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_12_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_12_ce1 : STD_LOGIC;
    signal A_V_4_12_we1 : STD_LOGIC;
    signal A_V_4_12_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_12_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_12_ce0 : STD_LOGIC;
    signal B_V_4_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_12_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_12_ce1 : STD_LOGIC;
    signal B_V_4_12_we1 : STD_LOGIC;
    signal B_V_4_12_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_13_ce0 : STD_LOGIC;
    signal A_V_4_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_13_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_13_ce1 : STD_LOGIC;
    signal A_V_4_13_we1 : STD_LOGIC;
    signal A_V_4_13_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_13_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_13_ce0 : STD_LOGIC;
    signal B_V_4_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_13_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_13_ce1 : STD_LOGIC;
    signal B_V_4_13_we1 : STD_LOGIC;
    signal B_V_4_13_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_14_ce0 : STD_LOGIC;
    signal A_V_4_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_14_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_14_ce1 : STD_LOGIC;
    signal A_V_4_14_we1 : STD_LOGIC;
    signal A_V_4_14_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_14_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_14_ce0 : STD_LOGIC;
    signal B_V_4_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_14_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_14_ce1 : STD_LOGIC;
    signal B_V_4_14_we1 : STD_LOGIC;
    signal B_V_4_14_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_15_ce0 : STD_LOGIC;
    signal A_V_4_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_15_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_15_ce1 : STD_LOGIC;
    signal A_V_4_15_we1 : STD_LOGIC;
    signal A_V_4_15_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_15_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_15_ce0 : STD_LOGIC;
    signal B_V_4_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_15_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_15_ce1 : STD_LOGIC;
    signal B_V_4_15_we1 : STD_LOGIC;
    signal B_V_4_15_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_16_ce0 : STD_LOGIC;
    signal A_V_4_16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_16_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_16_ce1 : STD_LOGIC;
    signal A_V_4_16_we1 : STD_LOGIC;
    signal A_V_4_16_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_16_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_16_ce0 : STD_LOGIC;
    signal B_V_4_16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_16_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_16_ce1 : STD_LOGIC;
    signal B_V_4_16_we1 : STD_LOGIC;
    signal B_V_4_16_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_17_ce0 : STD_LOGIC;
    signal A_V_4_17_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_17_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_17_ce1 : STD_LOGIC;
    signal A_V_4_17_we1 : STD_LOGIC;
    signal A_V_4_17_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_17_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_17_ce0 : STD_LOGIC;
    signal B_V_4_17_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_17_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_17_ce1 : STD_LOGIC;
    signal B_V_4_17_we1 : STD_LOGIC;
    signal B_V_4_17_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_18_ce0 : STD_LOGIC;
    signal A_V_4_18_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_18_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_18_ce1 : STD_LOGIC;
    signal A_V_4_18_we1 : STD_LOGIC;
    signal A_V_4_18_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_18_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_18_ce0 : STD_LOGIC;
    signal B_V_4_18_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_18_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_18_ce1 : STD_LOGIC;
    signal B_V_4_18_we1 : STD_LOGIC;
    signal B_V_4_18_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_19_ce0 : STD_LOGIC;
    signal A_V_4_19_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_19_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_19_ce1 : STD_LOGIC;
    signal A_V_4_19_we1 : STD_LOGIC;
    signal A_V_4_19_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_19_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_19_ce0 : STD_LOGIC;
    signal B_V_4_19_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_19_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_19_ce1 : STD_LOGIC;
    signal B_V_4_19_we1 : STD_LOGIC;
    signal B_V_4_19_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_20_ce0 : STD_LOGIC;
    signal A_V_4_20_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_20_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_20_ce1 : STD_LOGIC;
    signal A_V_4_20_we1 : STD_LOGIC;
    signal A_V_4_20_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_20_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_20_ce0 : STD_LOGIC;
    signal B_V_4_20_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_20_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_20_ce1 : STD_LOGIC;
    signal B_V_4_20_we1 : STD_LOGIC;
    signal B_V_4_20_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_21_ce0 : STD_LOGIC;
    signal A_V_4_21_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_21_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_21_ce1 : STD_LOGIC;
    signal A_V_4_21_we1 : STD_LOGIC;
    signal A_V_4_21_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_21_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_21_ce0 : STD_LOGIC;
    signal B_V_4_21_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_21_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_21_ce1 : STD_LOGIC;
    signal B_V_4_21_we1 : STD_LOGIC;
    signal B_V_4_21_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_22_ce0 : STD_LOGIC;
    signal A_V_4_22_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_22_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_22_ce1 : STD_LOGIC;
    signal A_V_4_22_we1 : STD_LOGIC;
    signal A_V_4_22_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_22_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_22_ce0 : STD_LOGIC;
    signal B_V_4_22_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_22_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_22_ce1 : STD_LOGIC;
    signal B_V_4_22_we1 : STD_LOGIC;
    signal B_V_4_22_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_23_ce0 : STD_LOGIC;
    signal A_V_4_23_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_23_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_23_ce1 : STD_LOGIC;
    signal A_V_4_23_we1 : STD_LOGIC;
    signal A_V_4_23_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_23_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_23_ce0 : STD_LOGIC;
    signal B_V_4_23_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_23_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_23_ce1 : STD_LOGIC;
    signal B_V_4_23_we1 : STD_LOGIC;
    signal B_V_4_23_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_24_ce0 : STD_LOGIC;
    signal A_V_4_24_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_24_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal A_V_4_24_ce1 : STD_LOGIC;
    signal A_V_4_24_we1 : STD_LOGIC;
    signal A_V_4_24_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_24_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_24_ce0 : STD_LOGIC;
    signal B_V_4_24_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_24_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal B_V_4_24_ce1 : STD_LOGIC;
    signal B_V_4_24_we1 : STD_LOGIC;
    signal B_V_4_24_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_stream_a_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal or_cond_reg_3902 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal tmp_54_reg_3268 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond3_reg_3228 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_stream_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp2_iter6 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal ifzero_reg_3568 : STD_LOGIC_VECTOR (0 downto 0);
    signal ifzero_reg_3568_pp2_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal i3_reg_2012 : STD_LOGIC_VECTOR (31 downto 0);
    signal j2_reg_2045 : STD_LOGIC_VECTOR (9 downto 0);
    signal indvar_flatten6_reg_2056 : STD_LOGIC_VECTOR (36 downto 0);
    signal ib_reg_2067 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_2_reg_2078 : STD_LOGIC_VECTOR (31 downto 0);
    signal ic_reg_2090 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten_reg_2101 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_reg_2112 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_reg_2123 : STD_LOGIC_VECTOR (9 downto 0);
    signal reg_2153 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_state16_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state17_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal tmp_53_fu_2265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_2285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_2157 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal ap_block_state28_pp3_stage0_iter0 : BOOLEAN;
    signal ap_block_state29_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal exitcond_flatten_fu_2793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_2860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_reg_3152 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal tmp_V_57_reg_3158 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal tmp_V_59_reg_3163 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state3 : BOOLEAN;
    signal tmp_V_61_reg_3171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state4 : BOOLEAN;
    signal tmp_V_65_reg_3177 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state6 : BOOLEAN;
    signal tmp_V_67_reg_3185 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state7 : BOOLEAN;
    signal tmp_s_fu_2161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state8 : BOOLEAN;
    signal B_ROW_load_reg_3194 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_fu_2174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal KER_size_0_fu_2179_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal KER_size_0_reg_3203 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_95_fu_2183_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_95_reg_3208 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp1_fu_2196_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_reg_3213 : STD_LOGIC_VECTOR (31 downto 0);
    signal KER_size_1_fu_2205_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal KER_size_1_reg_3218 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal KER_bound_fu_2209_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal KER_bound_reg_3223 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal exitcond3_fu_2213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state11_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_1_fu_2218_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal num_imag_1_fu_2229_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_imag_1_reg_3240 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal A_COL_ITER_fu_2239_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_COL_ITER_reg_3245 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_fu_2224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_2254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal iter_1_fu_2259_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal iter_1_reg_3254 : STD_LOGIC_VECTOR (30 downto 0);
    signal j_5_fu_2271_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_108_fu_2291_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_108_reg_3272 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_106_fu_2295_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_106_reg_3277 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond_flatten8_fu_2384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten8_reg_3282 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_block_state19_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state20_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state21_pp2_stage0_iter2 : BOOLEAN;
    signal ap_block_state22_pp2_stage0_iter3 : BOOLEAN;
    signal ap_block_state23_pp2_stage0_iter4 : BOOLEAN;
    signal ap_block_state24_pp2_stage0_iter5 : BOOLEAN;
    signal ap_block_state25_pp2_stage0_iter6 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal exitcond_flatten8_reg_3282_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten8_reg_3282_pp2_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten8_reg_3282_pp2_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten8_reg_3282_pp2_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten8_reg_3282_pp2_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next7_fu_2389_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal exitcond7_fu_2401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond7_reg_3291 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond7_reg_3291_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond7_reg_3291_pp2_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond7_reg_3291_pp2_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond7_reg_3291_pp2_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ic_mid2_fu_2407_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ic_mid2_reg_3296 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_59_mid2_v_fu_2415_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_59_mid2_v_reg_3301 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_112_cast_fu_2445_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_112_cast_reg_3306 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_112_cast_reg_3306_pp2_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal ic_1_fu_2458_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ic_1_reg_3371 : STD_LOGIC_VECTOR (5 downto 0);
    signal ic1_fu_2464_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ic1_reg_3377 : STD_LOGIC_VECTOR (63 downto 0);
    signal B_V_4_2_load_reg_3523 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal B_V_4_5_load_reg_3528 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_8_load_reg_3533 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_11_load_reg_3538 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_14_load_reg_3543 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_17_load_reg_3548 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_20_load_reg_3553 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_22_load_reg_3558 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_24_load_reg_3563 : STD_LOGIC_VECTOR (15 downto 0);
    signal ifzero_fu_2480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ifzero_reg_3568_pp2_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ifzero_reg_3568_pp2_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ifzero_reg_3568_pp2_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal B_V_4_0_load_reg_3647 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp2_iter2 : STD_LOGIC := '0';
    signal A_V_4_1_load_reg_3652 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_1_load_reg_3657 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_2_fu_2979_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_2_reg_3662 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_V_4_3_load_reg_3667 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_4_load_reg_3672 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_4_load_reg_3677 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_5_fu_2985_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_5_reg_3682 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_V_4_7_load_reg_3687 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_8_fu_2991_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_8_reg_3692 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_V_4_10_load_reg_3697 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_10_fu_2997_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_10_reg_3702 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_V_4_12_load_reg_3707 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_13_load_reg_3712 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_13_load_reg_3717 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_13_fu_3003_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_13_reg_3722 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_V_4_15_load_reg_3727 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_16_load_reg_3732 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_16_load_reg_3737 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_16_fu_3009_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_16_reg_3742 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_V_4_19_load_reg_3747 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_19_fu_3015_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_19_reg_3752 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_V_4_21_load_reg_3757 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_21_fu_3021_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_21_reg_3762 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_V_4_23_load_reg_3767 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_23_fu_3027_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_23_reg_3772 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_V_4_6_load_reg_3777 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp2_iter3 : STD_LOGIC := '0';
    signal B_V_4_6_load_reg_3782 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_9_load_reg_3787 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_9_load_reg_3792 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_4_18_load_reg_3797 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_V_4_18_load_reg_3802 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_3033_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp4_reg_3807 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3048_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp6_reg_3812 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3063_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp10_reg_3817 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3070_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp12_reg_3822 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3077_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp15_reg_3827 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3092_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp17_reg_3832 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3107_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp21_reg_3837 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3114_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp23_reg_3842 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3121_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp24_reg_3847 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp2_fu_2661_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp2_reg_3852 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp13_fu_2680_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp13_reg_3857 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_s_fu_2697_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_V_s_reg_3862 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp2_iter5 : STD_LOGIC := '0';
    signal tmp_112_reg_3870 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_46_fu_2774_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_46_reg_3875 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal exitcond_flatten_reg_3880 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_2799_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal j_mid2_fu_2817_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal j_mid2_reg_3889 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_52_mid2_v_fu_2830_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_52_mid2_v_reg_3895 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_4_fu_2866_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state11 : STD_LOGIC;
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state16 : STD_LOGIC;
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state19 : STD_LOGIC;
    signal ap_enable_reg_pp2_iter4 : STD_LOGIC := '0';
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_condition_pp3_exit_iter0_state28 : STD_LOGIC;
    signal num_imag_reg_2023 : STD_LOGIC_VECTOR (31 downto 0);
    signal iter_reg_2034 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_phi_mux_ib_phi_fu_2071_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_2_phi_fu_2082_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_ic_phi_fu_2094_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_i_phi_fu_2116_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal newIndex3_fu_2299_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex2_fu_2356_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_103_fu_2882_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_99_fu_2950_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state5 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_V_76_fu_2769_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp2_stage0_01001 : BOOLEAN;
    signal ap_block_pp3_stage0_01001 : BOOLEAN;
    signal tmp_104_fu_2327_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_93_fu_2911_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_COL_ITER_fu_2239_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_COL_ITER_fu_2239_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal iter_cast_fu_2250_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal j2_cast_fu_2277_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ib_1_fu_2395_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_109_fu_2423_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_111_cast_fu_2427_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ic1_cast_fu_2435_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_110_fu_2439_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_3128_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3136_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp3_fu_2653_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of tmp3_fu_2653_p2 : signal is "no";
    signal tmp8_fu_2657_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of tmp8_fu_2657_p2 : signal is "no";
    signal grp_fu_3144_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp22_fu_2671_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of tmp22_fu_2671_p2 : signal is "no";
    signal tmp14_fu_2667_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of tmp14_fu_2667_p2 : signal is "no";
    signal tmp19_fu_2675_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of tmp19_fu_2675_p2 : signal is "no";
    signal tmp_25_fu_2693_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_2_mid2_fu_2686_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_neg_fu_2703_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_lshr_cast_fu_2726_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_113_fu_2735_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_111_fu_2719_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_t_fu_2729_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_lshr_f_cast_fu_2744_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_55_fu_2756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_data_fu_2748_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal output_data_2_fu_2761_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal i_cast_fu_2784_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_96_fu_2811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_2_fu_2805_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_cast_mid1_fu_2826_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_53_mid1_fu_2838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_2788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_cast_fu_2851_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_51_fu_2855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_mid2_fu_2843_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_101_fu_2872_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_102_fu_2875_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_94_fu_2940_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_98_fu_2943_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_3040_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3055_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3084_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3099_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal ap_condition_2592 : BOOLEAN;
    signal ap_condition_2595 : BOOLEAN;
    signal ap_condition_2598 : BOOLEAN;
    signal ap_condition_2601 : BOOLEAN;
    signal ap_condition_2604 : BOOLEAN;
    signal ap_condition_2607 : BOOLEAN;
    signal ap_condition_2610 : BOOLEAN;
    signal ap_condition_2613 : BOOLEAN;
    signal ap_condition_2616 : BOOLEAN;
    signal ap_condition_2619 : BOOLEAN;
    signal ap_condition_2622 : BOOLEAN;
    signal ap_condition_2625 : BOOLEAN;
    signal ap_condition_2628 : BOOLEAN;
    signal ap_condition_2631 : BOOLEAN;
    signal ap_condition_2634 : BOOLEAN;
    signal ap_condition_2637 : BOOLEAN;
    signal ap_condition_1686 : BOOLEAN;
    signal ap_condition_1703 : BOOLEAN;
    signal ap_condition_699 : BOOLEAN;
    signal ap_condition_2646 : BOOLEAN;
    signal ap_condition_2649 : BOOLEAN;
    signal ap_condition_2652 : BOOLEAN;
    signal ap_condition_2655 : BOOLEAN;
    signal ap_condition_2658 : BOOLEAN;
    signal ap_condition_2661 : BOOLEAN;
    signal ap_condition_2664 : BOOLEAN;
    signal ap_condition_2667 : BOOLEAN;
    signal ap_condition_2670 : BOOLEAN;
    signal ap_condition_2673 : BOOLEAN;
    signal ap_condition_2676 : BOOLEAN;
    signal ap_condition_2679 : BOOLEAN;
    signal ap_condition_2682 : BOOLEAN;
    signal ap_condition_2685 : BOOLEAN;
    signal ap_condition_2688 : BOOLEAN;
    signal ap_condition_2691 : BOOLEAN;
    signal ap_condition_2694 : BOOLEAN;
    signal ap_condition_2697 : BOOLEAN;
    signal ap_condition_2700 : BOOLEAN;
    signal ap_condition_2703 : BOOLEAN;
    signal ap_condition_2706 : BOOLEAN;
    signal ap_condition_2709 : BOOLEAN;
    signal ap_condition_2712 : BOOLEAN;
    signal ap_condition_2715 : BOOLEAN;
    signal ap_condition_1794 : BOOLEAN;
    signal ap_condition_1811 : BOOLEAN;
    signal ap_condition_682 : BOOLEAN;
    signal ap_condition_2724 : BOOLEAN;
    signal ap_condition_2727 : BOOLEAN;
    signal ap_condition_2730 : BOOLEAN;
    signal ap_condition_2733 : BOOLEAN;
    signal ap_condition_2736 : BOOLEAN;
    signal ap_condition_2739 : BOOLEAN;
    signal ap_condition_2742 : BOOLEAN;
    signal ap_condition_2745 : BOOLEAN;

    component cifar_10_mul_32s_bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cifar_10_mul_mul_2iS IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cifar_10_mac_mula3i2 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component SMM_1u_800u_32u_s7jG IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component SMM_1u_800u_64u_sbZs IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    A_V_4_0_U : component SMM_1u_800u_32u_s7jG
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_0_address0,
        ce0 => A_V_4_0_ce0,
        q0 => A_V_4_0_q0,
        address1 => A_V_4_0_address1,
        ce1 => A_V_4_0_ce1,
        we1 => A_V_4_0_we1,
        d1 => A_V_4_0_d1);

    B_V_4_0_U : component SMM_1u_800u_64u_sbZs
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_0_address0,
        ce0 => B_V_4_0_ce0,
        q0 => B_V_4_0_q0,
        address1 => B_V_4_0_address1,
        ce1 => B_V_4_0_ce1,
        we1 => B_V_4_0_we1,
        d1 => B_V_4_0_d1);

    A_V_4_1_U : component SMM_1u_800u_32u_s7jG
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_1_address0,
        ce0 => A_V_4_1_ce0,
        q0 => A_V_4_1_q0,
        address1 => A_V_4_1_address1,
        ce1 => A_V_4_1_ce1,
        we1 => A_V_4_1_we1,
        d1 => A_V_4_1_d1);

    B_V_4_1_U : component SMM_1u_800u_64u_sbZs
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_1_address0,
        ce0 => B_V_4_1_ce0,
        q0 => B_V_4_1_q0,
        address1 => B_V_4_1_address1,
        ce1 => B_V_4_1_ce1,
        we1 => B_V_4_1_we1,
        d1 => B_V_4_1_d1);

    A_V_4_2_U : component SMM_1u_800u_32u_s7jG
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_2_address0,
        ce0 => A_V_4_2_ce0,
        q0 => A_V_4_2_q0,
        address1 => A_V_4_2_address1,
        ce1 => A_V_4_2_ce1,
        we1 => A_V_4_2_we1,
        d1 => A_V_4_2_d1);

    B_V_4_2_U : component SMM_1u_800u_64u_sbZs
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_2_address0,
        ce0 => B_V_4_2_ce0,
        q0 => B_V_4_2_q0,
        address1 => B_V_4_2_address1,
        ce1 => B_V_4_2_ce1,
        we1 => B_V_4_2_we1,
        d1 => B_V_4_2_d1);

    A_V_4_3_U : component SMM_1u_800u_32u_s7jG
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_3_address0,
        ce0 => A_V_4_3_ce0,
        q0 => A_V_4_3_q0,
        address1 => A_V_4_3_address1,
        ce1 => A_V_4_3_ce1,
        we1 => A_V_4_3_we1,
        d1 => A_V_4_3_d1);

    B_V_4_3_U : component SMM_1u_800u_64u_sbZs
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_3_address0,
        ce0 => B_V_4_3_ce0,
        q0 => B_V_4_3_q0,
        address1 => B_V_4_3_address1,
        ce1 => B_V_4_3_ce1,
        we1 => B_V_4_3_we1,
        d1 => B_V_4_3_d1);

    A_V_4_4_U : component SMM_1u_800u_32u_s7jG
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_4_address0,
        ce0 => A_V_4_4_ce0,
        q0 => A_V_4_4_q0,
        address1 => A_V_4_4_address1,
        ce1 => A_V_4_4_ce1,
        we1 => A_V_4_4_we1,
        d1 => A_V_4_4_d1);

    B_V_4_4_U : component SMM_1u_800u_64u_sbZs
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_4_address0,
        ce0 => B_V_4_4_ce0,
        q0 => B_V_4_4_q0,
        address1 => B_V_4_4_address1,
        ce1 => B_V_4_4_ce1,
        we1 => B_V_4_4_we1,
        d1 => B_V_4_4_d1);

    A_V_4_5_U : component SMM_1u_800u_32u_s7jG
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_5_address0,
        ce0 => A_V_4_5_ce0,
        q0 => A_V_4_5_q0,
        address1 => A_V_4_5_address1,
        ce1 => A_V_4_5_ce1,
        we1 => A_V_4_5_we1,
        d1 => A_V_4_5_d1);

    B_V_4_5_U : component SMM_1u_800u_64u_sbZs
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_5_address0,
        ce0 => B_V_4_5_ce0,
        q0 => B_V_4_5_q0,
        address1 => B_V_4_5_address1,
        ce1 => B_V_4_5_ce1,
        we1 => B_V_4_5_we1,
        d1 => B_V_4_5_d1);

    A_V_4_6_U : component SMM_1u_800u_32u_s7jG
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_6_address0,
        ce0 => A_V_4_6_ce0,
        q0 => A_V_4_6_q0,
        address1 => A_V_4_6_address1,
        ce1 => A_V_4_6_ce1,
        we1 => A_V_4_6_we1,
        d1 => A_V_4_6_d1);

    B_V_4_6_U : component SMM_1u_800u_64u_sbZs
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_6_address0,
        ce0 => B_V_4_6_ce0,
        q0 => B_V_4_6_q0,
        address1 => B_V_4_6_address1,
        ce1 => B_V_4_6_ce1,
        we1 => B_V_4_6_we1,
        d1 => B_V_4_6_d1);

    A_V_4_7_U : component SMM_1u_800u_32u_s7jG
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_7_address0,
        ce0 => A_V_4_7_ce0,
        q0 => A_V_4_7_q0,
        address1 => A_V_4_7_address1,
        ce1 => A_V_4_7_ce1,
        we1 => A_V_4_7_we1,
        d1 => A_V_4_7_d1);

    B_V_4_7_U : component SMM_1u_800u_64u_sbZs
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_7_address0,
        ce0 => B_V_4_7_ce0,
        q0 => B_V_4_7_q0,
        address1 => B_V_4_7_address1,
        ce1 => B_V_4_7_ce1,
        we1 => B_V_4_7_we1,
        d1 => B_V_4_7_d1);

    A_V_4_8_U : component SMM_1u_800u_32u_s7jG
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_8_address0,
        ce0 => A_V_4_8_ce0,
        q0 => A_V_4_8_q0,
        address1 => A_V_4_8_address1,
        ce1 => A_V_4_8_ce1,
        we1 => A_V_4_8_we1,
        d1 => A_V_4_8_d1);

    B_V_4_8_U : component SMM_1u_800u_64u_sbZs
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_8_address0,
        ce0 => B_V_4_8_ce0,
        q0 => B_V_4_8_q0,
        address1 => B_V_4_8_address1,
        ce1 => B_V_4_8_ce1,
        we1 => B_V_4_8_we1,
        d1 => B_V_4_8_d1);

    A_V_4_9_U : component SMM_1u_800u_32u_s7jG
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_9_address0,
        ce0 => A_V_4_9_ce0,
        q0 => A_V_4_9_q0,
        address1 => A_V_4_9_address1,
        ce1 => A_V_4_9_ce1,
        we1 => A_V_4_9_we1,
        d1 => A_V_4_9_d1);

    B_V_4_9_U : component SMM_1u_800u_64u_sbZs
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_9_address0,
        ce0 => B_V_4_9_ce0,
        q0 => B_V_4_9_q0,
        address1 => B_V_4_9_address1,
        ce1 => B_V_4_9_ce1,
        we1 => B_V_4_9_we1,
        d1 => B_V_4_9_d1);

    A_V_4_10_U : component SMM_1u_800u_32u_s7jG
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_10_address0,
        ce0 => A_V_4_10_ce0,
        q0 => A_V_4_10_q0,
        address1 => A_V_4_10_address1,
        ce1 => A_V_4_10_ce1,
        we1 => A_V_4_10_we1,
        d1 => A_V_4_10_d1);

    B_V_4_10_U : component SMM_1u_800u_64u_sbZs
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_10_address0,
        ce0 => B_V_4_10_ce0,
        q0 => B_V_4_10_q0,
        address1 => B_V_4_10_address1,
        ce1 => B_V_4_10_ce1,
        we1 => B_V_4_10_we1,
        d1 => B_V_4_10_d1);

    A_V_4_11_U : component SMM_1u_800u_32u_s7jG
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_11_address0,
        ce0 => A_V_4_11_ce0,
        q0 => A_V_4_11_q0,
        address1 => A_V_4_11_address1,
        ce1 => A_V_4_11_ce1,
        we1 => A_V_4_11_we1,
        d1 => A_V_4_11_d1);

    B_V_4_11_U : component SMM_1u_800u_64u_sbZs
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_11_address0,
        ce0 => B_V_4_11_ce0,
        q0 => B_V_4_11_q0,
        address1 => B_V_4_11_address1,
        ce1 => B_V_4_11_ce1,
        we1 => B_V_4_11_we1,
        d1 => B_V_4_11_d1);

    A_V_4_12_U : component SMM_1u_800u_32u_s7jG
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_12_address0,
        ce0 => A_V_4_12_ce0,
        q0 => A_V_4_12_q0,
        address1 => A_V_4_12_address1,
        ce1 => A_V_4_12_ce1,
        we1 => A_V_4_12_we1,
        d1 => A_V_4_12_d1);

    B_V_4_12_U : component SMM_1u_800u_64u_sbZs
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_12_address0,
        ce0 => B_V_4_12_ce0,
        q0 => B_V_4_12_q0,
        address1 => B_V_4_12_address1,
        ce1 => B_V_4_12_ce1,
        we1 => B_V_4_12_we1,
        d1 => B_V_4_12_d1);

    A_V_4_13_U : component SMM_1u_800u_32u_s7jG
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_13_address0,
        ce0 => A_V_4_13_ce0,
        q0 => A_V_4_13_q0,
        address1 => A_V_4_13_address1,
        ce1 => A_V_4_13_ce1,
        we1 => A_V_4_13_we1,
        d1 => A_V_4_13_d1);

    B_V_4_13_U : component SMM_1u_800u_64u_sbZs
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_13_address0,
        ce0 => B_V_4_13_ce0,
        q0 => B_V_4_13_q0,
        address1 => B_V_4_13_address1,
        ce1 => B_V_4_13_ce1,
        we1 => B_V_4_13_we1,
        d1 => B_V_4_13_d1);

    A_V_4_14_U : component SMM_1u_800u_32u_s7jG
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_14_address0,
        ce0 => A_V_4_14_ce0,
        q0 => A_V_4_14_q0,
        address1 => A_V_4_14_address1,
        ce1 => A_V_4_14_ce1,
        we1 => A_V_4_14_we1,
        d1 => A_V_4_14_d1);

    B_V_4_14_U : component SMM_1u_800u_64u_sbZs
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_14_address0,
        ce0 => B_V_4_14_ce0,
        q0 => B_V_4_14_q0,
        address1 => B_V_4_14_address1,
        ce1 => B_V_4_14_ce1,
        we1 => B_V_4_14_we1,
        d1 => B_V_4_14_d1);

    A_V_4_15_U : component SMM_1u_800u_32u_s7jG
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_15_address0,
        ce0 => A_V_4_15_ce0,
        q0 => A_V_4_15_q0,
        address1 => A_V_4_15_address1,
        ce1 => A_V_4_15_ce1,
        we1 => A_V_4_15_we1,
        d1 => A_V_4_15_d1);

    B_V_4_15_U : component SMM_1u_800u_64u_sbZs
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_15_address0,
        ce0 => B_V_4_15_ce0,
        q0 => B_V_4_15_q0,
        address1 => B_V_4_15_address1,
        ce1 => B_V_4_15_ce1,
        we1 => B_V_4_15_we1,
        d1 => B_V_4_15_d1);

    A_V_4_16_U : component SMM_1u_800u_32u_s7jG
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_16_address0,
        ce0 => A_V_4_16_ce0,
        q0 => A_V_4_16_q0,
        address1 => A_V_4_16_address1,
        ce1 => A_V_4_16_ce1,
        we1 => A_V_4_16_we1,
        d1 => A_V_4_16_d1);

    B_V_4_16_U : component SMM_1u_800u_64u_sbZs
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_16_address0,
        ce0 => B_V_4_16_ce0,
        q0 => B_V_4_16_q0,
        address1 => B_V_4_16_address1,
        ce1 => B_V_4_16_ce1,
        we1 => B_V_4_16_we1,
        d1 => B_V_4_16_d1);

    A_V_4_17_U : component SMM_1u_800u_32u_s7jG
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_17_address0,
        ce0 => A_V_4_17_ce0,
        q0 => A_V_4_17_q0,
        address1 => A_V_4_17_address1,
        ce1 => A_V_4_17_ce1,
        we1 => A_V_4_17_we1,
        d1 => A_V_4_17_d1);

    B_V_4_17_U : component SMM_1u_800u_64u_sbZs
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_17_address0,
        ce0 => B_V_4_17_ce0,
        q0 => B_V_4_17_q0,
        address1 => B_V_4_17_address1,
        ce1 => B_V_4_17_ce1,
        we1 => B_V_4_17_we1,
        d1 => B_V_4_17_d1);

    A_V_4_18_U : component SMM_1u_800u_32u_s7jG
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_18_address0,
        ce0 => A_V_4_18_ce0,
        q0 => A_V_4_18_q0,
        address1 => A_V_4_18_address1,
        ce1 => A_V_4_18_ce1,
        we1 => A_V_4_18_we1,
        d1 => A_V_4_18_d1);

    B_V_4_18_U : component SMM_1u_800u_64u_sbZs
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_18_address0,
        ce0 => B_V_4_18_ce0,
        q0 => B_V_4_18_q0,
        address1 => B_V_4_18_address1,
        ce1 => B_V_4_18_ce1,
        we1 => B_V_4_18_we1,
        d1 => B_V_4_18_d1);

    A_V_4_19_U : component SMM_1u_800u_32u_s7jG
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_19_address0,
        ce0 => A_V_4_19_ce0,
        q0 => A_V_4_19_q0,
        address1 => A_V_4_19_address1,
        ce1 => A_V_4_19_ce1,
        we1 => A_V_4_19_we1,
        d1 => A_V_4_19_d1);

    B_V_4_19_U : component SMM_1u_800u_64u_sbZs
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_19_address0,
        ce0 => B_V_4_19_ce0,
        q0 => B_V_4_19_q0,
        address1 => B_V_4_19_address1,
        ce1 => B_V_4_19_ce1,
        we1 => B_V_4_19_we1,
        d1 => B_V_4_19_d1);

    A_V_4_20_U : component SMM_1u_800u_32u_s7jG
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_20_address0,
        ce0 => A_V_4_20_ce0,
        q0 => A_V_4_20_q0,
        address1 => A_V_4_20_address1,
        ce1 => A_V_4_20_ce1,
        we1 => A_V_4_20_we1,
        d1 => A_V_4_20_d1);

    B_V_4_20_U : component SMM_1u_800u_64u_sbZs
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_20_address0,
        ce0 => B_V_4_20_ce0,
        q0 => B_V_4_20_q0,
        address1 => B_V_4_20_address1,
        ce1 => B_V_4_20_ce1,
        we1 => B_V_4_20_we1,
        d1 => B_V_4_20_d1);

    A_V_4_21_U : component SMM_1u_800u_32u_s7jG
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_21_address0,
        ce0 => A_V_4_21_ce0,
        q0 => A_V_4_21_q0,
        address1 => A_V_4_21_address1,
        ce1 => A_V_4_21_ce1,
        we1 => A_V_4_21_we1,
        d1 => A_V_4_21_d1);

    B_V_4_21_U : component SMM_1u_800u_64u_sbZs
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_21_address0,
        ce0 => B_V_4_21_ce0,
        q0 => B_V_4_21_q0,
        address1 => B_V_4_21_address1,
        ce1 => B_V_4_21_ce1,
        we1 => B_V_4_21_we1,
        d1 => B_V_4_21_d1);

    A_V_4_22_U : component SMM_1u_800u_32u_s7jG
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_22_address0,
        ce0 => A_V_4_22_ce0,
        q0 => A_V_4_22_q0,
        address1 => A_V_4_22_address1,
        ce1 => A_V_4_22_ce1,
        we1 => A_V_4_22_we1,
        d1 => A_V_4_22_d1);

    B_V_4_22_U : component SMM_1u_800u_64u_sbZs
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_22_address0,
        ce0 => B_V_4_22_ce0,
        q0 => B_V_4_22_q0,
        address1 => B_V_4_22_address1,
        ce1 => B_V_4_22_ce1,
        we1 => B_V_4_22_we1,
        d1 => B_V_4_22_d1);

    A_V_4_23_U : component SMM_1u_800u_32u_s7jG
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_23_address0,
        ce0 => A_V_4_23_ce0,
        q0 => A_V_4_23_q0,
        address1 => A_V_4_23_address1,
        ce1 => A_V_4_23_ce1,
        we1 => A_V_4_23_we1,
        d1 => A_V_4_23_d1);

    B_V_4_23_U : component SMM_1u_800u_64u_sbZs
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_23_address0,
        ce0 => B_V_4_23_ce0,
        q0 => B_V_4_23_q0,
        address1 => B_V_4_23_address1,
        ce1 => B_V_4_23_ce1,
        we1 => B_V_4_23_we1,
        d1 => B_V_4_23_d1);

    A_V_4_24_U : component SMM_1u_800u_32u_s7jG
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_24_address0,
        ce0 => A_V_4_24_ce0,
        q0 => A_V_4_24_q0,
        address1 => A_V_4_24_address1,
        ce1 => A_V_4_24_ce1,
        we1 => A_V_4_24_we1,
        d1 => A_V_4_24_d1);

    B_V_4_24_U : component SMM_1u_800u_64u_sbZs
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_24_address0,
        ce0 => B_V_4_24_ce0,
        q0 => B_V_4_24_q0,
        address1 => B_V_4_24_address1,
        ce1 => B_V_4_24_ce1,
        we1 => B_V_4_24_we1,
        d1 => B_V_4_24_d1);

    cifar_10_mul_32s_bkb_U116 : component cifar_10_mul_32s_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_V_65_reg_3177,
        din1 => tmp_V_59_reg_3163,
        dout => KER_size_0_fu_2179_p2);

    cifar_10_mul_32s_bkb_U117 : component cifar_10_mul_32s_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_V_59_reg_3163,
        din1 => KER_size_0_reg_3203,
        dout => KER_size_1_fu_2205_p2);

    cifar_10_mul_32s_bkb_U118 : component cifar_10_mul_32s_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_V_61_reg_3171,
        din1 => KER_size_1_reg_3218,
        dout => KER_bound_fu_2209_p2);

    cifar_10_mul_mul_2iS_U119 : component cifar_10_mul_mul_2iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_4_2_q0,
        din1 => B_V_4_2_load_reg_3523,
        dout => ret_V_2_fu_2979_p2);

    cifar_10_mul_mul_2iS_U120 : component cifar_10_mul_mul_2iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_4_5_q0,
        din1 => B_V_4_5_load_reg_3528,
        dout => ret_V_5_fu_2985_p2);

    cifar_10_mul_mul_2iS_U121 : component cifar_10_mul_mul_2iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_4_8_q0,
        din1 => B_V_4_8_load_reg_3533,
        dout => ret_V_8_fu_2991_p2);

    cifar_10_mul_mul_2iS_U122 : component cifar_10_mul_mul_2iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_4_11_q0,
        din1 => B_V_4_11_load_reg_3538,
        dout => ret_V_10_fu_2997_p2);

    cifar_10_mul_mul_2iS_U123 : component cifar_10_mul_mul_2iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_4_14_q0,
        din1 => B_V_4_14_load_reg_3543,
        dout => ret_V_13_fu_3003_p2);

    cifar_10_mul_mul_2iS_U124 : component cifar_10_mul_mul_2iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_4_17_q0,
        din1 => B_V_4_17_load_reg_3548,
        dout => ret_V_16_fu_3009_p2);

    cifar_10_mul_mul_2iS_U125 : component cifar_10_mul_mul_2iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_4_20_q0,
        din1 => B_V_4_20_load_reg_3553,
        dout => ret_V_19_fu_3015_p2);

    cifar_10_mul_mul_2iS_U126 : component cifar_10_mul_mul_2iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_4_22_q0,
        din1 => B_V_4_22_load_reg_3558,
        dout => ret_V_21_fu_3021_p2);

    cifar_10_mul_mul_2iS_U127 : component cifar_10_mul_mul_2iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_4_24_q0,
        din1 => B_V_4_24_load_reg_3563,
        dout => ret_V_23_fu_3027_p2);

    cifar_10_mac_mula3i2_U128 : component cifar_10_mac_mula3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_4_0_q0,
        din1 => B_V_4_0_load_reg_3647,
        din2 => grp_fu_3040_p3,
        dout => grp_fu_3033_p3);

    cifar_10_mac_mula3i2_U129 : component cifar_10_mac_mula3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_4_1_load_reg_3652,
        din1 => B_V_4_1_load_reg_3657,
        din2 => ret_V_2_reg_3662,
        dout => grp_fu_3040_p3);

    cifar_10_mac_mula3i2_U130 : component cifar_10_mac_mula3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_4_3_q0,
        din1 => B_V_4_3_load_reg_3667,
        din2 => grp_fu_3055_p3,
        dout => grp_fu_3048_p3);

    cifar_10_mac_mula3i2_U131 : component cifar_10_mac_mula3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_4_4_load_reg_3672,
        din1 => B_V_4_4_load_reg_3677,
        din2 => ret_V_5_reg_3682,
        dout => grp_fu_3055_p3);

    cifar_10_mac_mula3i2_U132 : component cifar_10_mac_mula3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_4_7_q0,
        din1 => B_V_4_7_load_reg_3687,
        din2 => ret_V_8_reg_3692,
        dout => grp_fu_3063_p3);

    cifar_10_mac_mula3i2_U133 : component cifar_10_mac_mula3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_4_10_q0,
        din1 => B_V_4_10_load_reg_3697,
        din2 => ret_V_10_reg_3702,
        dout => grp_fu_3070_p3);

    cifar_10_mac_mula3i2_U134 : component cifar_10_mac_mula3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_4_12_q0,
        din1 => B_V_4_12_load_reg_3707,
        din2 => grp_fu_3084_p3,
        dout => grp_fu_3077_p3);

    cifar_10_mac_mula3i2_U135 : component cifar_10_mac_mula3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_4_13_load_reg_3712,
        din1 => B_V_4_13_load_reg_3717,
        din2 => ret_V_13_reg_3722,
        dout => grp_fu_3084_p3);

    cifar_10_mac_mula3i2_U136 : component cifar_10_mac_mula3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_4_15_q0,
        din1 => B_V_4_15_load_reg_3727,
        din2 => grp_fu_3099_p3,
        dout => grp_fu_3092_p3);

    cifar_10_mac_mula3i2_U137 : component cifar_10_mac_mula3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_4_16_load_reg_3732,
        din1 => B_V_4_16_load_reg_3737,
        din2 => ret_V_16_reg_3742,
        dout => grp_fu_3099_p3);

    cifar_10_mac_mula3i2_U138 : component cifar_10_mac_mula3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_4_19_q0,
        din1 => B_V_4_19_load_reg_3747,
        din2 => ret_V_19_reg_3752,
        dout => grp_fu_3107_p3);

    cifar_10_mac_mula3i2_U139 : component cifar_10_mac_mula3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_4_21_q0,
        din1 => B_V_4_21_load_reg_3757,
        din2 => ret_V_21_reg_3762,
        dout => grp_fu_3114_p3);

    cifar_10_mac_mula3i2_U140 : component cifar_10_mac_mula3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_4_23_q0,
        din1 => B_V_4_23_load_reg_3767,
        din2 => ret_V_23_reg_3772,
        dout => grp_fu_3121_p3);

    cifar_10_mac_mula3i2_U141 : component cifar_10_mac_mula3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_4_6_load_reg_3777,
        din1 => B_V_4_6_load_reg_3782,
        din2 => tmp10_reg_3817,
        dout => grp_fu_3128_p3);

    cifar_10_mac_mula3i2_U142 : component cifar_10_mac_mula3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_4_9_load_reg_3787,
        din1 => B_V_4_9_load_reg_3792,
        din2 => tmp12_reg_3822,
        dout => grp_fu_3136_p3);

    cifar_10_mac_mula3i2_U143 : component cifar_10_mac_mula3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => A_V_4_18_load_reg_3797,
        din1 => B_V_4_18_load_reg_3802,
        din2 => tmp21_reg_3837,
        dout => grp_fu_3144_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state11) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state11) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state11);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state16) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((tmp_52_fu_2254_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state16) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then 
                    ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state16);
                elsif ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif (((tmp_52_fu_2254_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state19) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp2_exit_iter0_state19)) then 
                        ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state19);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    ap_enable_reg_pp2_iter6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_condition_pp3_exit_iter0_state28) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp3_exit_iter0_state28) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then 
                    ap_enable_reg_pp3_iter1 <= (ap_const_logic_1 xor ap_condition_pp3_exit_iter0_state28);
                elsif ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i3_reg_2012_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond3_fu_2213_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i3_reg_2012 <= i_1_fu_2218_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                i3_reg_2012 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_reg_2112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (exitcond_flatten_reg_3880 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                i_reg_2112 <= tmp_52_mid2_v_reg_3895;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                i_reg_2112 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    ib_reg_2067_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_3282 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
                ib_reg_2067 <= tmp_59_mid2_v_reg_3301;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                ib_reg_2067 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ic_reg_2090_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_3282 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
                ic_reg_2090 <= ic_1_reg_3371;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                ic_reg_2090 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    indvar_flatten6_reg_2056_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_fu_2384_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                indvar_flatten6_reg_2056 <= indvar_flatten_next7_fu_2389_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                indvar_flatten6_reg_2056 <= ap_const_lv37_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_2101_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (exitcond_flatten_fu_2793_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                indvar_flatten_reg_2101 <= indvar_flatten_next_fu_2799_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                indvar_flatten_reg_2101 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    iter_reg_2034_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                iter_reg_2034 <= iter_1_reg_3254;
            elsif (((exitcond_fu_2224_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                iter_reg_2034 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;

    j2_reg_2045_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_52_fu_2254_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                j2_reg_2045 <= ap_const_lv10_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_53_fu_2265_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                j2_reg_2045 <= j_5_fu_2271_p2;
            end if; 
        end if;
    end process;

    j_reg_2123_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (exitcond_flatten_fu_2793_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                j_reg_2123 <= j_4_fu_2866_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                j_reg_2123 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    num_imag_reg_2023_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_52_fu_2254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                num_imag_reg_2023 <= num_imag_1_reg_3240;
            elsif ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (tmp_s_fu_2161_p2 = ap_const_lv1_0) and (tmp_48_fu_2174_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                num_imag_reg_2023 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    p_2_reg_2078_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_3282_pp2_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1))) then 
                p_2_reg_2078 <= sum_V_s_reg_3862;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                p_2_reg_2078 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_2224_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                A_COL_ITER_reg_3245 <= A_COL_ITER_fu_2239_p2;
                A_ROW <= B_ROW_load_reg_3194;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_3282_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then
                A_V_4_13_load_reg_3712 <= A_V_4_13_q0;
                A_V_4_16_load_reg_3732 <= A_V_4_16_q0;
                A_V_4_1_load_reg_3652 <= A_V_4_1_q0;
                A_V_4_4_load_reg_3672 <= A_V_4_4_q0;
                B_V_4_0_load_reg_3647 <= B_V_4_0_q0;
                B_V_4_10_load_reg_3697 <= B_V_4_10_q0;
                B_V_4_12_load_reg_3707 <= B_V_4_12_q0;
                B_V_4_13_load_reg_3717 <= B_V_4_13_q0;
                B_V_4_15_load_reg_3727 <= B_V_4_15_q0;
                B_V_4_16_load_reg_3737 <= B_V_4_16_q0;
                B_V_4_19_load_reg_3747 <= B_V_4_19_q0;
                B_V_4_1_load_reg_3657 <= B_V_4_1_q0;
                B_V_4_21_load_reg_3757 <= B_V_4_21_q0;
                B_V_4_23_load_reg_3767 <= B_V_4_23_q0;
                B_V_4_3_load_reg_3667 <= B_V_4_3_q0;
                B_V_4_4_load_reg_3677 <= B_V_4_4_q0;
                B_V_4_7_load_reg_3687 <= B_V_4_7_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_3282_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then
                A_V_4_18_load_reg_3797 <= A_V_4_18_q0;
                A_V_4_6_load_reg_3777 <= A_V_4_6_q0;
                A_V_4_9_load_reg_3787 <= A_V_4_9_q0;
                B_V_4_18_load_reg_3802 <= B_V_4_18_q0;
                B_V_4_6_load_reg_3782 <= B_V_4_6_q0;
                B_V_4_9_load_reg_3792 <= B_V_4_9_q0;
                tmp10_reg_3817 <= grp_fu_3063_p3;
                tmp12_reg_3822 <= grp_fu_3070_p3;
                tmp15_reg_3827 <= grp_fu_3077_p3;
                tmp17_reg_3832 <= grp_fu_3092_p3;
                tmp21_reg_3837 <= grp_fu_3107_p3;
                tmp23_reg_3842 <= grp_fu_3114_p3;
                tmp24_reg_3847 <= grp_fu_3121_p3;
                tmp4_reg_3807 <= grp_fu_3033_p3;
                tmp6_reg_3812 <= grp_fu_3048_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (tmp_s_fu_2161_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                B_COL <= tmp_V_65_reg_3177;
                OFMDim_current <= tmp_V_67_reg_3185;
                tmp1_reg_3213 <= tmp1_fu_2196_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                B_ROW <= tmp_46_fu_2774_p2;
                tmp_46_reg_3875 <= tmp_46_fu_2774_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                B_ROW_load_reg_3194 <= B_ROW;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_3282 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then
                B_V_4_11_load_reg_3538 <= B_V_4_11_q0;
                B_V_4_14_load_reg_3543 <= B_V_4_14_q0;
                B_V_4_17_load_reg_3548 <= B_V_4_17_q0;
                B_V_4_20_load_reg_3553 <= B_V_4_20_q0;
                B_V_4_22_load_reg_3558 <= B_V_4_22_q0;
                B_V_4_24_load_reg_3563 <= B_V_4_24_q0;
                B_V_4_2_load_reg_3523 <= B_V_4_2_q0;
                B_V_4_5_load_reg_3528 <= B_V_4_5_q0;
                B_V_4_8_load_reg_3533 <= B_V_4_8_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                KER_bound_reg_3223 <= KER_bound_fu_2209_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (tmp_48_fu_2174_p2 = ap_const_lv1_0) and (tmp_s_fu_2161_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                KER_size_0_reg_3203 <= KER_size_0_fu_2179_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                KER_size_1_reg_3218 <= KER_size_1_fu_2205_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond3_reg_3228 <= exitcond3_fu_2213_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_fu_2384_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                exitcond7_reg_3291 <= exitcond7_fu_2401_p2;
                ic_mid2_reg_3296 <= ic_mid2_fu_2407_p3;
                tmp_112_cast_reg_3306 <= tmp_112_cast_fu_2445_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                exitcond7_reg_3291_pp2_iter1_reg <= exitcond7_reg_3291;
                exitcond_flatten8_reg_3282 <= exitcond_flatten8_fu_2384_p2;
                exitcond_flatten8_reg_3282_pp2_iter1_reg <= exitcond_flatten8_reg_3282;
                tmp_112_cast_reg_3306_pp2_iter1_reg <= tmp_112_cast_reg_3306;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp2_stage0_11001)) then
                exitcond7_reg_3291_pp2_iter2_reg <= exitcond7_reg_3291_pp2_iter1_reg;
                exitcond7_reg_3291_pp2_iter3_reg <= exitcond7_reg_3291_pp2_iter2_reg;
                exitcond7_reg_3291_pp2_iter4_reg <= exitcond7_reg_3291_pp2_iter3_reg;
                exitcond_flatten8_reg_3282_pp2_iter2_reg <= exitcond_flatten8_reg_3282_pp2_iter1_reg;
                exitcond_flatten8_reg_3282_pp2_iter3_reg <= exitcond_flatten8_reg_3282_pp2_iter2_reg;
                exitcond_flatten8_reg_3282_pp2_iter4_reg <= exitcond_flatten8_reg_3282_pp2_iter3_reg;
                exitcond_flatten8_reg_3282_pp2_iter5_reg <= exitcond_flatten8_reg_3282_pp2_iter4_reg;
                ifzero_reg_3568_pp2_iter2_reg <= ifzero_reg_3568;
                ifzero_reg_3568_pp2_iter3_reg <= ifzero_reg_3568_pp2_iter2_reg;
                ifzero_reg_3568_pp2_iter4_reg <= ifzero_reg_3568_pp2_iter3_reg;
                ifzero_reg_3568_pp2_iter5_reg <= ifzero_reg_3568_pp2_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                exitcond_flatten_reg_3880 <= exitcond_flatten_fu_2793_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_3282 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                    ic1_reg_3377(5 downto 0) <= ic1_fu_2464_p1(5 downto 0);
                ifzero_reg_3568 <= ifzero_fu_2480_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_fu_2384_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                ic_1_reg_3371 <= ic_1_fu_2458_p2;
                tmp_59_mid2_v_reg_3301 <= tmp_59_mid2_v_fu_2415_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                iter_1_reg_3254 <= iter_1_fu_2259_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (exitcond_flatten_fu_2793_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                j_mid2_reg_3889 <= j_mid2_fu_2817_p3;
                or_cond_reg_3902 <= or_cond_fu_2860_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                num_imag_1_reg_3240 <= num_imag_1_fu_2229_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_53_fu_2265_p2 = ap_const_lv1_0) and (tmp_54_fu_2285_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_54_fu_2285_p2 = ap_const_lv1_0) and (tmp_53_fu_2265_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then
                reg_2153 <= j2_reg_2045(9 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (exitcond_flatten_fu_2793_p2 = ap_const_lv1_0) and (or_cond_fu_2860_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_fu_2860_p2 = ap_const_lv1_0) and (exitcond_flatten_fu_2793_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then
                reg_2157 <= j_mid2_fu_2817_p3(9 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_3282_pp2_iter1_reg = ap_const_lv1_0))) then
                ret_V_10_reg_3702 <= ret_V_10_fu_2997_p2;
                ret_V_13_reg_3722 <= ret_V_13_fu_3003_p2;
                ret_V_16_reg_3742 <= ret_V_16_fu_3009_p2;
                ret_V_19_reg_3752 <= ret_V_19_fu_3015_p2;
                ret_V_21_reg_3762 <= ret_V_21_fu_3021_p2;
                ret_V_23_reg_3772 <= ret_V_23_fu_3027_p2;
                ret_V_2_reg_3662 <= ret_V_2_fu_2979_p2;
                ret_V_5_reg_3682 <= ret_V_5_fu_2985_p2;
                ret_V_8_reg_3692 <= ret_V_8_fu_2991_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_3282_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then
                sum_V_s_reg_3862 <= sum_V_s_fu_2697_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_3282_pp2_iter3_reg = ap_const_lv1_0))) then
                tmp13_reg_3857 <= tmp13_fu_2680_p2;
                tmp2_reg_3852 <= tmp2_fu_2661_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_53_fu_2265_p2 = ap_const_lv1_0) and (tmp_54_fu_2285_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                tmp_106_reg_3277 <= tmp_106_fu_2295_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_54_fu_2285_p2 = ap_const_lv1_0) and (tmp_53_fu_2265_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                tmp_108_reg_3272 <= tmp_108_fu_2291_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ifzero_reg_3568_pp2_iter4_reg = ap_const_lv1_1))) then
                tmp_112_reg_3870 <= p_neg_fu_2703_p2(31 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (exitcond_flatten_fu_2793_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                tmp_52_mid2_v_reg_3895 <= tmp_52_mid2_v_fu_2830_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_53_fu_2265_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                tmp_54_reg_3268 <= tmp_54_fu_2285_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (tmp_s_fu_2161_p2 = ap_const_lv1_0) and (tmp_48_fu_2174_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    tmp_95_reg_3208(36 downto 5) <= tmp_95_fu_2183_p3(36 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_V_57_reg_3158 <= in_stream_a_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                tmp_V_59_reg_3163 <= in_stream_a_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                tmp_V_61_reg_3171 <= in_stream_a_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                tmp_V_65_reg_3177 <= in_stream_a_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                tmp_V_67_reg_3185 <= in_stream_a_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                tmp_V_reg_3152 <= in_stream_a_V_V_dout;
            end if;
        end if;
    end process;
    tmp_95_reg_3208(4 downto 0) <= "00000";
    ic1_reg_3377(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_enable_reg_pp2_iter6, ap_enable_reg_pp1_iter0, tmp_53_fu_2265_p2, ap_enable_reg_pp3_iter0, exitcond_flatten_fu_2793_p2, tmp_s_fu_2161_p2, tmp_48_fu_2174_p2, exitcond3_fu_2213_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_state14, exitcond_fu_2224_p2, tmp_52_fu_2254_p2, ap_CS_fsm_state15, exitcond_flatten8_fu_2384_p2, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter5, ap_block_pp0_stage0_subdone, ap_block_pp1_stage0_subdone, ap_block_pp2_stage0_subdone, ap_block_pp3_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (tmp_s_fu_2161_p2 = ap_const_lv1_0) and (tmp_48_fu_2174_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                elsif ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (tmp_48_fu_2174_p2 = ap_const_lv1_0) and (tmp_s_fu_2161_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                elsif ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (tmp_s_fu_2161_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((exitcond3_fu_2213_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((exitcond3_fu_2213_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when ap_ST_fsm_state14 => 
                if (((exitcond_fu_2224_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                if (((tmp_52_fu_2254_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((tmp_53_fu_2265_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((tmp_53_fu_2265_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if ((not(((exitcond_flatten8_fu_2384_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0))) and not(((ap_enable_reg_pp2_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter5 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif ((((exitcond_flatten8_fu_2384_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0)) or ((ap_enable_reg_pp2_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter5 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
            when ap_ST_fsm_pp3_stage0 => 
                if (not(((exitcond_flatten_fu_2793_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif (((exitcond_flatten_fu_2793_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    A_COL_ITER_fu_2239_p0 <= OFMDim_current;
    A_COL_ITER_fu_2239_p1 <= OFMDim_current;
    A_COL_ITER_fu_2239_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(A_COL_ITER_fu_2239_p0) * signed(A_COL_ITER_fu_2239_p1))), 32));
    A_V_4_0_address0 <= ic1_reg_3377(5 - 1 downto 0);

    A_V_4_0_address1_assign_proc : process(tmp_54_reg_3268, newIndex3_fu_2299_p1, newIndex2_fu_2356_p1, ap_condition_2592)
    begin
        if ((ap_const_boolean_1 = ap_condition_2592)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_0_address1 <= newIndex2_fu_2356_p1(5 - 1 downto 0);
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_0_address1 <= newIndex3_fu_2299_p1(5 - 1 downto 0);
            else 
                A_V_4_0_address1 <= "XXXXX";
            end if;
        else 
            A_V_4_0_address1 <= "XXXXX";
        end if; 
    end process;


    A_V_4_0_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_4_0_ce0 <= ap_const_logic_1;
        else 
            A_V_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_0_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_0) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_0) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_0_ce1 <= ap_const_logic_1;
        else 
            A_V_4_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_0_d1_assign_proc : process(tmp_54_reg_3268, tmp_104_fu_2327_p1, ap_condition_2592)
    begin
        if ((ap_const_boolean_1 = ap_condition_2592)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_0_d1 <= tmp_104_fu_2327_p1;
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_0_d1 <= ap_const_lv16_0;
            else 
                A_V_4_0_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_4_0_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_4_0_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_0) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_0) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_0_we1 <= ap_const_logic_1;
        else 
            A_V_4_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_4_10_address0 <= ic1_reg_3377(5 - 1 downto 0);

    A_V_4_10_address1_assign_proc : process(tmp_54_reg_3268, newIndex3_fu_2299_p1, newIndex2_fu_2356_p1, ap_condition_2595)
    begin
        if ((ap_const_boolean_1 = ap_condition_2595)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_10_address1 <= newIndex2_fu_2356_p1(5 - 1 downto 0);
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_10_address1 <= newIndex3_fu_2299_p1(5 - 1 downto 0);
            else 
                A_V_4_10_address1 <= "XXXXX";
            end if;
        else 
            A_V_4_10_address1 <= "XXXXX";
        end if; 
    end process;


    A_V_4_10_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_4_10_ce0 <= ap_const_logic_1;
        else 
            A_V_4_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_10_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_A) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_A) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_10_ce1 <= ap_const_logic_1;
        else 
            A_V_4_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_10_d1_assign_proc : process(tmp_54_reg_3268, tmp_104_fu_2327_p1, ap_condition_2595)
    begin
        if ((ap_const_boolean_1 = ap_condition_2595)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_10_d1 <= tmp_104_fu_2327_p1;
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_10_d1 <= ap_const_lv16_0;
            else 
                A_V_4_10_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_4_10_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_4_10_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_A) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_A) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_10_we1 <= ap_const_logic_1;
        else 
            A_V_4_10_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_4_11_address0 <= ic1_fu_2464_p1(5 - 1 downto 0);

    A_V_4_11_address1_assign_proc : process(tmp_54_reg_3268, newIndex3_fu_2299_p1, newIndex2_fu_2356_p1, ap_condition_2598)
    begin
        if ((ap_const_boolean_1 = ap_condition_2598)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_11_address1 <= newIndex2_fu_2356_p1(5 - 1 downto 0);
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_11_address1 <= newIndex3_fu_2299_p1(5 - 1 downto 0);
            else 
                A_V_4_11_address1 <= "XXXXX";
            end if;
        else 
            A_V_4_11_address1 <= "XXXXX";
        end if; 
    end process;


    A_V_4_11_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            A_V_4_11_ce0 <= ap_const_logic_1;
        else 
            A_V_4_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_11_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_B) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_B) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_11_ce1 <= ap_const_logic_1;
        else 
            A_V_4_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_11_d1_assign_proc : process(tmp_54_reg_3268, tmp_104_fu_2327_p1, ap_condition_2598)
    begin
        if ((ap_const_boolean_1 = ap_condition_2598)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_11_d1 <= tmp_104_fu_2327_p1;
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_11_d1 <= ap_const_lv16_0;
            else 
                A_V_4_11_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_4_11_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_4_11_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_B) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_B) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_11_we1 <= ap_const_logic_1;
        else 
            A_V_4_11_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_4_12_address0 <= ic1_reg_3377(5 - 1 downto 0);

    A_V_4_12_address1_assign_proc : process(tmp_54_reg_3268, newIndex3_fu_2299_p1, newIndex2_fu_2356_p1, ap_condition_2601)
    begin
        if ((ap_const_boolean_1 = ap_condition_2601)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_12_address1 <= newIndex2_fu_2356_p1(5 - 1 downto 0);
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_12_address1 <= newIndex3_fu_2299_p1(5 - 1 downto 0);
            else 
                A_V_4_12_address1 <= "XXXXX";
            end if;
        else 
            A_V_4_12_address1 <= "XXXXX";
        end if; 
    end process;


    A_V_4_12_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_4_12_ce0 <= ap_const_logic_1;
        else 
            A_V_4_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_12_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_C) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_C) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_12_ce1 <= ap_const_logic_1;
        else 
            A_V_4_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_12_d1_assign_proc : process(tmp_54_reg_3268, tmp_104_fu_2327_p1, ap_condition_2601)
    begin
        if ((ap_const_boolean_1 = ap_condition_2601)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_12_d1 <= tmp_104_fu_2327_p1;
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_12_d1 <= ap_const_lv16_0;
            else 
                A_V_4_12_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_4_12_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_4_12_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_C) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_C) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_12_we1 <= ap_const_logic_1;
        else 
            A_V_4_12_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_4_13_address0 <= ic1_fu_2464_p1(5 - 1 downto 0);

    A_V_4_13_address1_assign_proc : process(tmp_54_reg_3268, newIndex3_fu_2299_p1, newIndex2_fu_2356_p1, ap_condition_2604)
    begin
        if ((ap_const_boolean_1 = ap_condition_2604)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_13_address1 <= newIndex2_fu_2356_p1(5 - 1 downto 0);
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_13_address1 <= newIndex3_fu_2299_p1(5 - 1 downto 0);
            else 
                A_V_4_13_address1 <= "XXXXX";
            end if;
        else 
            A_V_4_13_address1 <= "XXXXX";
        end if; 
    end process;


    A_V_4_13_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            A_V_4_13_ce0 <= ap_const_logic_1;
        else 
            A_V_4_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_13_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_D) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_D) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_13_ce1 <= ap_const_logic_1;
        else 
            A_V_4_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_13_d1_assign_proc : process(tmp_54_reg_3268, tmp_104_fu_2327_p1, ap_condition_2604)
    begin
        if ((ap_const_boolean_1 = ap_condition_2604)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_13_d1 <= tmp_104_fu_2327_p1;
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_13_d1 <= ap_const_lv16_0;
            else 
                A_V_4_13_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_4_13_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_4_13_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_D) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_D) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_13_we1 <= ap_const_logic_1;
        else 
            A_V_4_13_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_4_14_address0 <= ic1_fu_2464_p1(5 - 1 downto 0);

    A_V_4_14_address1_assign_proc : process(tmp_54_reg_3268, newIndex3_fu_2299_p1, newIndex2_fu_2356_p1, ap_condition_2607)
    begin
        if ((ap_const_boolean_1 = ap_condition_2607)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_14_address1 <= newIndex2_fu_2356_p1(5 - 1 downto 0);
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_14_address1 <= newIndex3_fu_2299_p1(5 - 1 downto 0);
            else 
                A_V_4_14_address1 <= "XXXXX";
            end if;
        else 
            A_V_4_14_address1 <= "XXXXX";
        end if; 
    end process;


    A_V_4_14_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            A_V_4_14_ce0 <= ap_const_logic_1;
        else 
            A_V_4_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_14_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_E) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_E) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_14_ce1 <= ap_const_logic_1;
        else 
            A_V_4_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_14_d1_assign_proc : process(tmp_54_reg_3268, tmp_104_fu_2327_p1, ap_condition_2607)
    begin
        if ((ap_const_boolean_1 = ap_condition_2607)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_14_d1 <= tmp_104_fu_2327_p1;
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_14_d1 <= ap_const_lv16_0;
            else 
                A_V_4_14_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_4_14_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_4_14_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_E) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_E) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_14_we1 <= ap_const_logic_1;
        else 
            A_V_4_14_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_4_15_address0 <= ic1_reg_3377(5 - 1 downto 0);

    A_V_4_15_address1_assign_proc : process(tmp_54_reg_3268, newIndex3_fu_2299_p1, newIndex2_fu_2356_p1, ap_condition_2610)
    begin
        if ((ap_const_boolean_1 = ap_condition_2610)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_15_address1 <= newIndex2_fu_2356_p1(5 - 1 downto 0);
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_15_address1 <= newIndex3_fu_2299_p1(5 - 1 downto 0);
            else 
                A_V_4_15_address1 <= "XXXXX";
            end if;
        else 
            A_V_4_15_address1 <= "XXXXX";
        end if; 
    end process;


    A_V_4_15_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_4_15_ce0 <= ap_const_logic_1;
        else 
            A_V_4_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_15_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_F) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_F) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_15_ce1 <= ap_const_logic_1;
        else 
            A_V_4_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_15_d1_assign_proc : process(tmp_54_reg_3268, tmp_104_fu_2327_p1, ap_condition_2610)
    begin
        if ((ap_const_boolean_1 = ap_condition_2610)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_15_d1 <= tmp_104_fu_2327_p1;
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_15_d1 <= ap_const_lv16_0;
            else 
                A_V_4_15_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_4_15_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_4_15_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_F) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_F) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_15_we1 <= ap_const_logic_1;
        else 
            A_V_4_15_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_4_16_address0 <= ic1_fu_2464_p1(5 - 1 downto 0);

    A_V_4_16_address1_assign_proc : process(tmp_54_reg_3268, newIndex3_fu_2299_p1, newIndex2_fu_2356_p1, ap_condition_2613)
    begin
        if ((ap_const_boolean_1 = ap_condition_2613)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_16_address1 <= newIndex2_fu_2356_p1(5 - 1 downto 0);
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_16_address1 <= newIndex3_fu_2299_p1(5 - 1 downto 0);
            else 
                A_V_4_16_address1 <= "XXXXX";
            end if;
        else 
            A_V_4_16_address1 <= "XXXXX";
        end if; 
    end process;


    A_V_4_16_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            A_V_4_16_ce0 <= ap_const_logic_1;
        else 
            A_V_4_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_16_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_10) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_10) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_16_ce1 <= ap_const_logic_1;
        else 
            A_V_4_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_16_d1_assign_proc : process(tmp_54_reg_3268, tmp_104_fu_2327_p1, ap_condition_2613)
    begin
        if ((ap_const_boolean_1 = ap_condition_2613)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_16_d1 <= tmp_104_fu_2327_p1;
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_16_d1 <= ap_const_lv16_0;
            else 
                A_V_4_16_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_4_16_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_4_16_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_10) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_10) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_16_we1 <= ap_const_logic_1;
        else 
            A_V_4_16_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_4_17_address0 <= ic1_fu_2464_p1(5 - 1 downto 0);

    A_V_4_17_address1_assign_proc : process(tmp_54_reg_3268, newIndex3_fu_2299_p1, newIndex2_fu_2356_p1, ap_condition_2616)
    begin
        if ((ap_const_boolean_1 = ap_condition_2616)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_17_address1 <= newIndex2_fu_2356_p1(5 - 1 downto 0);
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_17_address1 <= newIndex3_fu_2299_p1(5 - 1 downto 0);
            else 
                A_V_4_17_address1 <= "XXXXX";
            end if;
        else 
            A_V_4_17_address1 <= "XXXXX";
        end if; 
    end process;


    A_V_4_17_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            A_V_4_17_ce0 <= ap_const_logic_1;
        else 
            A_V_4_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_17_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_11) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_11) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_17_ce1 <= ap_const_logic_1;
        else 
            A_V_4_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_17_d1_assign_proc : process(tmp_54_reg_3268, tmp_104_fu_2327_p1, ap_condition_2616)
    begin
        if ((ap_const_boolean_1 = ap_condition_2616)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_17_d1 <= tmp_104_fu_2327_p1;
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_17_d1 <= ap_const_lv16_0;
            else 
                A_V_4_17_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_4_17_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_4_17_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_11) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_11) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_17_we1 <= ap_const_logic_1;
        else 
            A_V_4_17_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_4_18_address0 <= ic1_reg_3377(5 - 1 downto 0);

    A_V_4_18_address1_assign_proc : process(tmp_54_reg_3268, newIndex3_fu_2299_p1, newIndex2_fu_2356_p1, ap_condition_2619)
    begin
        if ((ap_const_boolean_1 = ap_condition_2619)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_18_address1 <= newIndex2_fu_2356_p1(5 - 1 downto 0);
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_18_address1 <= newIndex3_fu_2299_p1(5 - 1 downto 0);
            else 
                A_V_4_18_address1 <= "XXXXX";
            end if;
        else 
            A_V_4_18_address1 <= "XXXXX";
        end if; 
    end process;


    A_V_4_18_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_4_18_ce0 <= ap_const_logic_1;
        else 
            A_V_4_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_18_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_12) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_12) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_18_ce1 <= ap_const_logic_1;
        else 
            A_V_4_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_18_d1_assign_proc : process(tmp_54_reg_3268, tmp_104_fu_2327_p1, ap_condition_2619)
    begin
        if ((ap_const_boolean_1 = ap_condition_2619)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_18_d1 <= tmp_104_fu_2327_p1;
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_18_d1 <= ap_const_lv16_0;
            else 
                A_V_4_18_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_4_18_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_4_18_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_12) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_12) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_18_we1 <= ap_const_logic_1;
        else 
            A_V_4_18_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_4_19_address0 <= ic1_reg_3377(5 - 1 downto 0);

    A_V_4_19_address1_assign_proc : process(tmp_54_reg_3268, newIndex3_fu_2299_p1, newIndex2_fu_2356_p1, ap_condition_2622)
    begin
        if ((ap_const_boolean_1 = ap_condition_2622)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_19_address1 <= newIndex2_fu_2356_p1(5 - 1 downto 0);
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_19_address1 <= newIndex3_fu_2299_p1(5 - 1 downto 0);
            else 
                A_V_4_19_address1 <= "XXXXX";
            end if;
        else 
            A_V_4_19_address1 <= "XXXXX";
        end if; 
    end process;


    A_V_4_19_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_4_19_ce0 <= ap_const_logic_1;
        else 
            A_V_4_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_19_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_13) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_13) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_19_ce1 <= ap_const_logic_1;
        else 
            A_V_4_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_19_d1_assign_proc : process(tmp_54_reg_3268, tmp_104_fu_2327_p1, ap_condition_2622)
    begin
        if ((ap_const_boolean_1 = ap_condition_2622)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_19_d1 <= tmp_104_fu_2327_p1;
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_19_d1 <= ap_const_lv16_0;
            else 
                A_V_4_19_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_4_19_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_4_19_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_13) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_13) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_19_we1 <= ap_const_logic_1;
        else 
            A_V_4_19_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_4_1_address0 <= ic1_fu_2464_p1(5 - 1 downto 0);

    A_V_4_1_address1_assign_proc : process(tmp_54_reg_3268, newIndex3_fu_2299_p1, newIndex2_fu_2356_p1, ap_condition_2625)
    begin
        if ((ap_const_boolean_1 = ap_condition_2625)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_1_address1 <= newIndex2_fu_2356_p1(5 - 1 downto 0);
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_1_address1 <= newIndex3_fu_2299_p1(5 - 1 downto 0);
            else 
                A_V_4_1_address1 <= "XXXXX";
            end if;
        else 
            A_V_4_1_address1 <= "XXXXX";
        end if; 
    end process;


    A_V_4_1_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            A_V_4_1_ce0 <= ap_const_logic_1;
        else 
            A_V_4_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_1_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_1) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_1) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_1_ce1 <= ap_const_logic_1;
        else 
            A_V_4_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_1_d1_assign_proc : process(tmp_54_reg_3268, tmp_104_fu_2327_p1, ap_condition_2625)
    begin
        if ((ap_const_boolean_1 = ap_condition_2625)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_1_d1 <= tmp_104_fu_2327_p1;
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_1_d1 <= ap_const_lv16_0;
            else 
                A_V_4_1_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_4_1_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_4_1_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_1) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_1) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_1_we1 <= ap_const_logic_1;
        else 
            A_V_4_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_4_20_address0 <= ic1_fu_2464_p1(5 - 1 downto 0);

    A_V_4_20_address1_assign_proc : process(tmp_54_reg_3268, newIndex3_fu_2299_p1, newIndex2_fu_2356_p1, ap_condition_2628)
    begin
        if ((ap_const_boolean_1 = ap_condition_2628)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_20_address1 <= newIndex2_fu_2356_p1(5 - 1 downto 0);
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_20_address1 <= newIndex3_fu_2299_p1(5 - 1 downto 0);
            else 
                A_V_4_20_address1 <= "XXXXX";
            end if;
        else 
            A_V_4_20_address1 <= "XXXXX";
        end if; 
    end process;


    A_V_4_20_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            A_V_4_20_ce0 <= ap_const_logic_1;
        else 
            A_V_4_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_20_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_14) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_14) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_20_ce1 <= ap_const_logic_1;
        else 
            A_V_4_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_20_d1_assign_proc : process(tmp_54_reg_3268, tmp_104_fu_2327_p1, ap_condition_2628)
    begin
        if ((ap_const_boolean_1 = ap_condition_2628)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_20_d1 <= tmp_104_fu_2327_p1;
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_20_d1 <= ap_const_lv16_0;
            else 
                A_V_4_20_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_4_20_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_4_20_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_14) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_14) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_20_we1 <= ap_const_logic_1;
        else 
            A_V_4_20_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_4_21_address0 <= ic1_reg_3377(5 - 1 downto 0);

    A_V_4_21_address1_assign_proc : process(tmp_54_reg_3268, newIndex3_fu_2299_p1, newIndex2_fu_2356_p1, ap_condition_2631)
    begin
        if ((ap_const_boolean_1 = ap_condition_2631)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_21_address1 <= newIndex2_fu_2356_p1(5 - 1 downto 0);
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_21_address1 <= newIndex3_fu_2299_p1(5 - 1 downto 0);
            else 
                A_V_4_21_address1 <= "XXXXX";
            end if;
        else 
            A_V_4_21_address1 <= "XXXXX";
        end if; 
    end process;


    A_V_4_21_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_4_21_ce0 <= ap_const_logic_1;
        else 
            A_V_4_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_21_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_15) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_15) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_21_ce1 <= ap_const_logic_1;
        else 
            A_V_4_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_21_d1_assign_proc : process(tmp_54_reg_3268, tmp_104_fu_2327_p1, ap_condition_2631)
    begin
        if ((ap_const_boolean_1 = ap_condition_2631)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_21_d1 <= tmp_104_fu_2327_p1;
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_21_d1 <= ap_const_lv16_0;
            else 
                A_V_4_21_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_4_21_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_4_21_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_15) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_15) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_21_we1 <= ap_const_logic_1;
        else 
            A_V_4_21_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_4_22_address0 <= ic1_fu_2464_p1(5 - 1 downto 0);

    A_V_4_22_address1_assign_proc : process(tmp_54_reg_3268, newIndex3_fu_2299_p1, newIndex2_fu_2356_p1, ap_condition_2634)
    begin
        if ((ap_const_boolean_1 = ap_condition_2634)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_22_address1 <= newIndex2_fu_2356_p1(5 - 1 downto 0);
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_22_address1 <= newIndex3_fu_2299_p1(5 - 1 downto 0);
            else 
                A_V_4_22_address1 <= "XXXXX";
            end if;
        else 
            A_V_4_22_address1 <= "XXXXX";
        end if; 
    end process;


    A_V_4_22_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            A_V_4_22_ce0 <= ap_const_logic_1;
        else 
            A_V_4_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_22_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_16) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_16) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_22_ce1 <= ap_const_logic_1;
        else 
            A_V_4_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_22_d1_assign_proc : process(tmp_54_reg_3268, tmp_104_fu_2327_p1, ap_condition_2634)
    begin
        if ((ap_const_boolean_1 = ap_condition_2634)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_22_d1 <= tmp_104_fu_2327_p1;
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_22_d1 <= ap_const_lv16_0;
            else 
                A_V_4_22_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_4_22_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_4_22_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_16) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_16) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_22_we1 <= ap_const_logic_1;
        else 
            A_V_4_22_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_4_23_address0 <= ic1_reg_3377(5 - 1 downto 0);

    A_V_4_23_address1_assign_proc : process(tmp_54_reg_3268, newIndex3_fu_2299_p1, newIndex2_fu_2356_p1, ap_condition_2637)
    begin
        if ((ap_const_boolean_1 = ap_condition_2637)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_23_address1 <= newIndex2_fu_2356_p1(5 - 1 downto 0);
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_23_address1 <= newIndex3_fu_2299_p1(5 - 1 downto 0);
            else 
                A_V_4_23_address1 <= "XXXXX";
            end if;
        else 
            A_V_4_23_address1 <= "XXXXX";
        end if; 
    end process;


    A_V_4_23_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_4_23_ce0 <= ap_const_logic_1;
        else 
            A_V_4_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_23_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_17) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_17) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_23_ce1 <= ap_const_logic_1;
        else 
            A_V_4_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_23_d1_assign_proc : process(tmp_54_reg_3268, tmp_104_fu_2327_p1, ap_condition_2637)
    begin
        if ((ap_const_boolean_1 = ap_condition_2637)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_23_d1 <= tmp_104_fu_2327_p1;
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_23_d1 <= ap_const_lv16_0;
            else 
                A_V_4_23_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_4_23_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_4_23_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_17) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_17) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_23_we1 <= ap_const_logic_1;
        else 
            A_V_4_23_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_4_24_address0 <= ic1_fu_2464_p1(5 - 1 downto 0);

    A_V_4_24_address1_assign_proc : process(newIndex3_fu_2299_p1, newIndex2_fu_2356_p1, ap_condition_1686, ap_condition_1703, ap_condition_699)
    begin
        if ((ap_const_boolean_1 = ap_condition_699)) then
            if ((ap_const_boolean_1 = ap_condition_1703)) then 
                A_V_4_24_address1 <= newIndex2_fu_2356_p1(5 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1686)) then 
                A_V_4_24_address1 <= newIndex3_fu_2299_p1(5 - 1 downto 0);
            else 
                A_V_4_24_address1 <= "XXXXX";
            end if;
        else 
            A_V_4_24_address1 <= "XXXXX";
        end if; 
    end process;


    A_V_4_24_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            A_V_4_24_ce0 <= ap_const_logic_1;
        else 
            A_V_4_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_24_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (((((((((reg_2153 = ap_const_lv5_1E) and (tmp_54_reg_3268 = ap_const_lv1_1)) or ((reg_2153 = ap_const_lv5_1F) and (tmp_54_reg_3268 = ap_const_lv1_1))) or ((reg_2153 = ap_const_lv5_1D) and (tmp_54_reg_3268 = ap_const_lv1_1))) or ((reg_2153 = ap_const_lv5_1C) and (tmp_54_reg_3268 = ap_const_lv1_1))) or ((reg_2153 = ap_const_lv5_1B) and (tmp_54_reg_3268 = ap_const_lv1_1))) or ((reg_2153 = ap_const_lv5_1A) and (tmp_54_reg_3268 = ap_const_lv1_1))) or ((reg_2153 = ap_const_lv5_19) and (tmp_54_reg_3268 = ap_const_lv1_1))) or ((reg_2153 = ap_const_lv5_18) and (tmp_54_reg_3268 = ap_const_lv1_1)))) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (((((((((reg_2153 = ap_const_lv5_1E) and (tmp_54_reg_3268 = ap_const_lv1_0)) or ((reg_2153 = ap_const_lv5_1F) and (tmp_54_reg_3268 = ap_const_lv1_0))) or ((reg_2153 = ap_const_lv5_1D) and (tmp_54_reg_3268 = ap_const_lv1_0))) or ((reg_2153 = ap_const_lv5_1C) and (tmp_54_reg_3268 = ap_const_lv1_0))) or ((reg_2153 = ap_const_lv5_1B) and (tmp_54_reg_3268 = ap_const_lv1_0))) or ((reg_2153 = ap_const_lv5_1A) and (tmp_54_reg_3268 = ap_const_lv1_0))) or ((reg_2153 = ap_const_lv5_19) and (tmp_54_reg_3268 = ap_const_lv1_0))) or ((reg_2153 = ap_const_lv5_18) and (tmp_54_reg_3268 = ap_const_lv1_0)))))) then 
            A_V_4_24_ce1 <= ap_const_logic_1;
        else 
            A_V_4_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_24_d1_assign_proc : process(tmp_104_fu_2327_p1, ap_condition_1686, ap_condition_1703, ap_condition_699)
    begin
        if ((ap_const_boolean_1 = ap_condition_699)) then
            if ((ap_const_boolean_1 = ap_condition_1703)) then 
                A_V_4_24_d1 <= tmp_104_fu_2327_p1;
            elsif ((ap_const_boolean_1 = ap_condition_1686)) then 
                A_V_4_24_d1 <= ap_const_lv16_0;
            else 
                A_V_4_24_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_4_24_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_4_24_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (((((((((reg_2153 = ap_const_lv5_1E) and (tmp_54_reg_3268 = ap_const_lv1_1)) or ((reg_2153 = ap_const_lv5_1F) and (tmp_54_reg_3268 = ap_const_lv1_1))) or ((reg_2153 = ap_const_lv5_1D) and (tmp_54_reg_3268 = ap_const_lv1_1))) or ((reg_2153 = ap_const_lv5_1C) and (tmp_54_reg_3268 = ap_const_lv1_1))) or ((reg_2153 = ap_const_lv5_1B) and (tmp_54_reg_3268 = ap_const_lv1_1))) or ((reg_2153 = ap_const_lv5_1A) and (tmp_54_reg_3268 = ap_const_lv1_1))) or ((reg_2153 = ap_const_lv5_19) and (tmp_54_reg_3268 = ap_const_lv1_1))) or ((reg_2153 = ap_const_lv5_18) and (tmp_54_reg_3268 = ap_const_lv1_1)))) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (((((((((reg_2153 = ap_const_lv5_1E) and (tmp_54_reg_3268 = ap_const_lv1_0)) or ((reg_2153 = ap_const_lv5_1F) and (tmp_54_reg_3268 = ap_const_lv1_0))) or ((reg_2153 = ap_const_lv5_1D) and (tmp_54_reg_3268 = ap_const_lv1_0))) or ((reg_2153 = ap_const_lv5_1C) and (tmp_54_reg_3268 = ap_const_lv1_0))) or ((reg_2153 = ap_const_lv5_1B) and (tmp_54_reg_3268 = ap_const_lv1_0))) or ((reg_2153 = ap_const_lv5_1A) and (tmp_54_reg_3268 = ap_const_lv1_0))) or ((reg_2153 = ap_const_lv5_19) and (tmp_54_reg_3268 = ap_const_lv1_0))) or ((reg_2153 = ap_const_lv5_18) and (tmp_54_reg_3268 = ap_const_lv1_0)))))) then 
            A_V_4_24_we1 <= ap_const_logic_1;
        else 
            A_V_4_24_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_4_2_address0 <= ic1_fu_2464_p1(5 - 1 downto 0);

    A_V_4_2_address1_assign_proc : process(tmp_54_reg_3268, newIndex3_fu_2299_p1, newIndex2_fu_2356_p1, ap_condition_2646)
    begin
        if ((ap_const_boolean_1 = ap_condition_2646)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_2_address1 <= newIndex2_fu_2356_p1(5 - 1 downto 0);
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_2_address1 <= newIndex3_fu_2299_p1(5 - 1 downto 0);
            else 
                A_V_4_2_address1 <= "XXXXX";
            end if;
        else 
            A_V_4_2_address1 <= "XXXXX";
        end if; 
    end process;


    A_V_4_2_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            A_V_4_2_ce0 <= ap_const_logic_1;
        else 
            A_V_4_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_2_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_2) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_2) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_2_ce1 <= ap_const_logic_1;
        else 
            A_V_4_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_2_d1_assign_proc : process(tmp_54_reg_3268, tmp_104_fu_2327_p1, ap_condition_2646)
    begin
        if ((ap_const_boolean_1 = ap_condition_2646)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_2_d1 <= tmp_104_fu_2327_p1;
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_2_d1 <= ap_const_lv16_0;
            else 
                A_V_4_2_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_4_2_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_4_2_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_2) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_2) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_2_we1 <= ap_const_logic_1;
        else 
            A_V_4_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_4_3_address0 <= ic1_reg_3377(5 - 1 downto 0);

    A_V_4_3_address1_assign_proc : process(tmp_54_reg_3268, newIndex3_fu_2299_p1, newIndex2_fu_2356_p1, ap_condition_2649)
    begin
        if ((ap_const_boolean_1 = ap_condition_2649)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_3_address1 <= newIndex2_fu_2356_p1(5 - 1 downto 0);
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_3_address1 <= newIndex3_fu_2299_p1(5 - 1 downto 0);
            else 
                A_V_4_3_address1 <= "XXXXX";
            end if;
        else 
            A_V_4_3_address1 <= "XXXXX";
        end if; 
    end process;


    A_V_4_3_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_4_3_ce0 <= ap_const_logic_1;
        else 
            A_V_4_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_3_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_3) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_3) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_3_ce1 <= ap_const_logic_1;
        else 
            A_V_4_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_3_d1_assign_proc : process(tmp_54_reg_3268, tmp_104_fu_2327_p1, ap_condition_2649)
    begin
        if ((ap_const_boolean_1 = ap_condition_2649)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_3_d1 <= tmp_104_fu_2327_p1;
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_3_d1 <= ap_const_lv16_0;
            else 
                A_V_4_3_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_4_3_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_4_3_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_3) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_3) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_3_we1 <= ap_const_logic_1;
        else 
            A_V_4_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_4_4_address0 <= ic1_fu_2464_p1(5 - 1 downto 0);

    A_V_4_4_address1_assign_proc : process(tmp_54_reg_3268, newIndex3_fu_2299_p1, newIndex2_fu_2356_p1, ap_condition_2652)
    begin
        if ((ap_const_boolean_1 = ap_condition_2652)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_4_address1 <= newIndex2_fu_2356_p1(5 - 1 downto 0);
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_4_address1 <= newIndex3_fu_2299_p1(5 - 1 downto 0);
            else 
                A_V_4_4_address1 <= "XXXXX";
            end if;
        else 
            A_V_4_4_address1 <= "XXXXX";
        end if; 
    end process;


    A_V_4_4_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            A_V_4_4_ce0 <= ap_const_logic_1;
        else 
            A_V_4_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_4_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_4) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_4) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_4_ce1 <= ap_const_logic_1;
        else 
            A_V_4_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_4_d1_assign_proc : process(tmp_54_reg_3268, tmp_104_fu_2327_p1, ap_condition_2652)
    begin
        if ((ap_const_boolean_1 = ap_condition_2652)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_4_d1 <= tmp_104_fu_2327_p1;
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_4_d1 <= ap_const_lv16_0;
            else 
                A_V_4_4_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_4_4_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_4_4_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_4) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_4) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_4_we1 <= ap_const_logic_1;
        else 
            A_V_4_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_4_5_address0 <= ic1_fu_2464_p1(5 - 1 downto 0);

    A_V_4_5_address1_assign_proc : process(tmp_54_reg_3268, newIndex3_fu_2299_p1, newIndex2_fu_2356_p1, ap_condition_2655)
    begin
        if ((ap_const_boolean_1 = ap_condition_2655)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_5_address1 <= newIndex2_fu_2356_p1(5 - 1 downto 0);
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_5_address1 <= newIndex3_fu_2299_p1(5 - 1 downto 0);
            else 
                A_V_4_5_address1 <= "XXXXX";
            end if;
        else 
            A_V_4_5_address1 <= "XXXXX";
        end if; 
    end process;


    A_V_4_5_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            A_V_4_5_ce0 <= ap_const_logic_1;
        else 
            A_V_4_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_5_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_5) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_5) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_5_ce1 <= ap_const_logic_1;
        else 
            A_V_4_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_5_d1_assign_proc : process(tmp_54_reg_3268, tmp_104_fu_2327_p1, ap_condition_2655)
    begin
        if ((ap_const_boolean_1 = ap_condition_2655)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_5_d1 <= tmp_104_fu_2327_p1;
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_5_d1 <= ap_const_lv16_0;
            else 
                A_V_4_5_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_4_5_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_4_5_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_5) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_5) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_5_we1 <= ap_const_logic_1;
        else 
            A_V_4_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_4_6_address0 <= ic1_reg_3377(5 - 1 downto 0);

    A_V_4_6_address1_assign_proc : process(tmp_54_reg_3268, newIndex3_fu_2299_p1, newIndex2_fu_2356_p1, ap_condition_2658)
    begin
        if ((ap_const_boolean_1 = ap_condition_2658)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_6_address1 <= newIndex2_fu_2356_p1(5 - 1 downto 0);
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_6_address1 <= newIndex3_fu_2299_p1(5 - 1 downto 0);
            else 
                A_V_4_6_address1 <= "XXXXX";
            end if;
        else 
            A_V_4_6_address1 <= "XXXXX";
        end if; 
    end process;


    A_V_4_6_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_4_6_ce0 <= ap_const_logic_1;
        else 
            A_V_4_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_6_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_6) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_6) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_6_ce1 <= ap_const_logic_1;
        else 
            A_V_4_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_6_d1_assign_proc : process(tmp_54_reg_3268, tmp_104_fu_2327_p1, ap_condition_2658)
    begin
        if ((ap_const_boolean_1 = ap_condition_2658)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_6_d1 <= tmp_104_fu_2327_p1;
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_6_d1 <= ap_const_lv16_0;
            else 
                A_V_4_6_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_4_6_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_4_6_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_6) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_6) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_6_we1 <= ap_const_logic_1;
        else 
            A_V_4_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_4_7_address0 <= ic1_reg_3377(5 - 1 downto 0);

    A_V_4_7_address1_assign_proc : process(tmp_54_reg_3268, newIndex3_fu_2299_p1, newIndex2_fu_2356_p1, ap_condition_2661)
    begin
        if ((ap_const_boolean_1 = ap_condition_2661)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_7_address1 <= newIndex2_fu_2356_p1(5 - 1 downto 0);
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_7_address1 <= newIndex3_fu_2299_p1(5 - 1 downto 0);
            else 
                A_V_4_7_address1 <= "XXXXX";
            end if;
        else 
            A_V_4_7_address1 <= "XXXXX";
        end if; 
    end process;


    A_V_4_7_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_4_7_ce0 <= ap_const_logic_1;
        else 
            A_V_4_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_7_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_7) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_7) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_7_ce1 <= ap_const_logic_1;
        else 
            A_V_4_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_7_d1_assign_proc : process(tmp_54_reg_3268, tmp_104_fu_2327_p1, ap_condition_2661)
    begin
        if ((ap_const_boolean_1 = ap_condition_2661)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_7_d1 <= tmp_104_fu_2327_p1;
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_7_d1 <= ap_const_lv16_0;
            else 
                A_V_4_7_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_4_7_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_4_7_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_7) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_7) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_7_we1 <= ap_const_logic_1;
        else 
            A_V_4_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_4_8_address0 <= ic1_fu_2464_p1(5 - 1 downto 0);

    A_V_4_8_address1_assign_proc : process(tmp_54_reg_3268, newIndex3_fu_2299_p1, newIndex2_fu_2356_p1, ap_condition_2664)
    begin
        if ((ap_const_boolean_1 = ap_condition_2664)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_8_address1 <= newIndex2_fu_2356_p1(5 - 1 downto 0);
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_8_address1 <= newIndex3_fu_2299_p1(5 - 1 downto 0);
            else 
                A_V_4_8_address1 <= "XXXXX";
            end if;
        else 
            A_V_4_8_address1 <= "XXXXX";
        end if; 
    end process;


    A_V_4_8_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            A_V_4_8_ce0 <= ap_const_logic_1;
        else 
            A_V_4_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_8_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_8) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_8) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_8_ce1 <= ap_const_logic_1;
        else 
            A_V_4_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_8_d1_assign_proc : process(tmp_54_reg_3268, tmp_104_fu_2327_p1, ap_condition_2664)
    begin
        if ((ap_const_boolean_1 = ap_condition_2664)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_8_d1 <= tmp_104_fu_2327_p1;
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_8_d1 <= ap_const_lv16_0;
            else 
                A_V_4_8_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_4_8_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_4_8_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_8) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_8) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_8_we1 <= ap_const_logic_1;
        else 
            A_V_4_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_4_9_address0 <= ic1_reg_3377(5 - 1 downto 0);

    A_V_4_9_address1_assign_proc : process(tmp_54_reg_3268, newIndex3_fu_2299_p1, newIndex2_fu_2356_p1, ap_condition_2667)
    begin
        if ((ap_const_boolean_1 = ap_condition_2667)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_9_address1 <= newIndex2_fu_2356_p1(5 - 1 downto 0);
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_9_address1 <= newIndex3_fu_2299_p1(5 - 1 downto 0);
            else 
                A_V_4_9_address1 <= "XXXXX";
            end if;
        else 
            A_V_4_9_address1 <= "XXXXX";
        end if; 
    end process;


    A_V_4_9_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_4_9_ce0 <= ap_const_logic_1;
        else 
            A_V_4_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_9_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_9) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_9) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_9_ce1 <= ap_const_logic_1;
        else 
            A_V_4_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_9_d1_assign_proc : process(tmp_54_reg_3268, tmp_104_fu_2327_p1, ap_condition_2667)
    begin
        if ((ap_const_boolean_1 = ap_condition_2667)) then
            if ((tmp_54_reg_3268 = ap_const_lv1_1)) then 
                A_V_4_9_d1 <= tmp_104_fu_2327_p1;
            elsif ((tmp_54_reg_3268 = ap_const_lv1_0)) then 
                A_V_4_9_d1 <= ap_const_lv16_0;
            else 
                A_V_4_9_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            A_V_4_9_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_V_4_9_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, reg_2153, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_9) and (tmp_54_reg_3268 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (reg_2153 = ap_const_lv5_9) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_9_we1 <= ap_const_logic_1;
        else 
            A_V_4_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_0_address0 <= tmp_112_cast_reg_3306(11 - 1 downto 0);

    B_V_4_0_address1_assign_proc : process(or_cond_reg_3902, tmp_103_fu_2882_p1, tmp_99_fu_2950_p1, ap_condition_2670)
    begin
        if ((ap_const_boolean_1 = ap_condition_2670)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_0_address1 <= tmp_99_fu_2950_p1(11 - 1 downto 0);
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_0_address1 <= tmp_103_fu_2882_p1(11 - 1 downto 0);
            else 
                B_V_4_0_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            B_V_4_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            B_V_4_0_ce0 <= ap_const_logic_1;
        else 
            B_V_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_0_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_0) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_0) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_0_ce1 <= ap_const_logic_1;
        else 
            B_V_4_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_0_d1_assign_proc : process(or_cond_reg_3902, tmp_93_fu_2911_p1, ap_condition_2670)
    begin
        if ((ap_const_boolean_1 = ap_condition_2670)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_0_d1 <= tmp_93_fu_2911_p1;
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_0_d1 <= ap_const_lv16_0;
            else 
                B_V_4_0_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_4_0_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_0_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_0) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_0) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_0_we1 <= ap_const_logic_1;
        else 
            B_V_4_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_10_address0 <= tmp_112_cast_reg_3306(11 - 1 downto 0);

    B_V_4_10_address1_assign_proc : process(or_cond_reg_3902, tmp_103_fu_2882_p1, tmp_99_fu_2950_p1, ap_condition_2673)
    begin
        if ((ap_const_boolean_1 = ap_condition_2673)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_10_address1 <= tmp_99_fu_2950_p1(11 - 1 downto 0);
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_10_address1 <= tmp_103_fu_2882_p1(11 - 1 downto 0);
            else 
                B_V_4_10_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            B_V_4_10_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_10_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            B_V_4_10_ce0 <= ap_const_logic_1;
        else 
            B_V_4_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_10_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_A) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_A) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_10_ce1 <= ap_const_logic_1;
        else 
            B_V_4_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_10_d1_assign_proc : process(or_cond_reg_3902, tmp_93_fu_2911_p1, ap_condition_2673)
    begin
        if ((ap_const_boolean_1 = ap_condition_2673)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_10_d1 <= tmp_93_fu_2911_p1;
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_10_d1 <= ap_const_lv16_0;
            else 
                B_V_4_10_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_4_10_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_10_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_A) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_A) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_10_we1 <= ap_const_logic_1;
        else 
            B_V_4_10_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_11_address0 <= tmp_112_cast_fu_2445_p1(11 - 1 downto 0);

    B_V_4_11_address1_assign_proc : process(or_cond_reg_3902, tmp_103_fu_2882_p1, tmp_99_fu_2950_p1, ap_condition_2676)
    begin
        if ((ap_const_boolean_1 = ap_condition_2676)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_11_address1 <= tmp_99_fu_2950_p1(11 - 1 downto 0);
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_11_address1 <= tmp_103_fu_2882_p1(11 - 1 downto 0);
            else 
                B_V_4_11_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            B_V_4_11_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_11_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            B_V_4_11_ce0 <= ap_const_logic_1;
        else 
            B_V_4_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_11_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_B) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_B) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_11_ce1 <= ap_const_logic_1;
        else 
            B_V_4_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_11_d1_assign_proc : process(or_cond_reg_3902, tmp_93_fu_2911_p1, ap_condition_2676)
    begin
        if ((ap_const_boolean_1 = ap_condition_2676)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_11_d1 <= tmp_93_fu_2911_p1;
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_11_d1 <= ap_const_lv16_0;
            else 
                B_V_4_11_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_4_11_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_11_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_B) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_B) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_11_we1 <= ap_const_logic_1;
        else 
            B_V_4_11_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_12_address0 <= tmp_112_cast_reg_3306(11 - 1 downto 0);

    B_V_4_12_address1_assign_proc : process(or_cond_reg_3902, tmp_103_fu_2882_p1, tmp_99_fu_2950_p1, ap_condition_2679)
    begin
        if ((ap_const_boolean_1 = ap_condition_2679)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_12_address1 <= tmp_99_fu_2950_p1(11 - 1 downto 0);
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_12_address1 <= tmp_103_fu_2882_p1(11 - 1 downto 0);
            else 
                B_V_4_12_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            B_V_4_12_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_12_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            B_V_4_12_ce0 <= ap_const_logic_1;
        else 
            B_V_4_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_12_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_C) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_C) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_12_ce1 <= ap_const_logic_1;
        else 
            B_V_4_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_12_d1_assign_proc : process(or_cond_reg_3902, tmp_93_fu_2911_p1, ap_condition_2679)
    begin
        if ((ap_const_boolean_1 = ap_condition_2679)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_12_d1 <= tmp_93_fu_2911_p1;
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_12_d1 <= ap_const_lv16_0;
            else 
                B_V_4_12_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_4_12_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_12_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_C) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_C) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_12_we1 <= ap_const_logic_1;
        else 
            B_V_4_12_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_13_address0 <= tmp_112_cast_reg_3306(11 - 1 downto 0);

    B_V_4_13_address1_assign_proc : process(or_cond_reg_3902, tmp_103_fu_2882_p1, tmp_99_fu_2950_p1, ap_condition_2682)
    begin
        if ((ap_const_boolean_1 = ap_condition_2682)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_13_address1 <= tmp_99_fu_2950_p1(11 - 1 downto 0);
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_13_address1 <= tmp_103_fu_2882_p1(11 - 1 downto 0);
            else 
                B_V_4_13_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            B_V_4_13_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_13_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            B_V_4_13_ce0 <= ap_const_logic_1;
        else 
            B_V_4_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_13_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_D) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_D) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_13_ce1 <= ap_const_logic_1;
        else 
            B_V_4_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_13_d1_assign_proc : process(or_cond_reg_3902, tmp_93_fu_2911_p1, ap_condition_2682)
    begin
        if ((ap_const_boolean_1 = ap_condition_2682)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_13_d1 <= tmp_93_fu_2911_p1;
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_13_d1 <= ap_const_lv16_0;
            else 
                B_V_4_13_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_4_13_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_13_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_D) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_D) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_13_we1 <= ap_const_logic_1;
        else 
            B_V_4_13_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_14_address0 <= tmp_112_cast_fu_2445_p1(11 - 1 downto 0);

    B_V_4_14_address1_assign_proc : process(or_cond_reg_3902, tmp_103_fu_2882_p1, tmp_99_fu_2950_p1, ap_condition_2685)
    begin
        if ((ap_const_boolean_1 = ap_condition_2685)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_14_address1 <= tmp_99_fu_2950_p1(11 - 1 downto 0);
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_14_address1 <= tmp_103_fu_2882_p1(11 - 1 downto 0);
            else 
                B_V_4_14_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            B_V_4_14_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_14_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            B_V_4_14_ce0 <= ap_const_logic_1;
        else 
            B_V_4_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_14_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_E) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_E) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_14_ce1 <= ap_const_logic_1;
        else 
            B_V_4_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_14_d1_assign_proc : process(or_cond_reg_3902, tmp_93_fu_2911_p1, ap_condition_2685)
    begin
        if ((ap_const_boolean_1 = ap_condition_2685)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_14_d1 <= tmp_93_fu_2911_p1;
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_14_d1 <= ap_const_lv16_0;
            else 
                B_V_4_14_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_4_14_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_14_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_E) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_E) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_14_we1 <= ap_const_logic_1;
        else 
            B_V_4_14_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_15_address0 <= tmp_112_cast_reg_3306(11 - 1 downto 0);

    B_V_4_15_address1_assign_proc : process(or_cond_reg_3902, tmp_103_fu_2882_p1, tmp_99_fu_2950_p1, ap_condition_2688)
    begin
        if ((ap_const_boolean_1 = ap_condition_2688)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_15_address1 <= tmp_99_fu_2950_p1(11 - 1 downto 0);
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_15_address1 <= tmp_103_fu_2882_p1(11 - 1 downto 0);
            else 
                B_V_4_15_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            B_V_4_15_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_15_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            B_V_4_15_ce0 <= ap_const_logic_1;
        else 
            B_V_4_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_15_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_F) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_F) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_15_ce1 <= ap_const_logic_1;
        else 
            B_V_4_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_15_d1_assign_proc : process(or_cond_reg_3902, tmp_93_fu_2911_p1, ap_condition_2688)
    begin
        if ((ap_const_boolean_1 = ap_condition_2688)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_15_d1 <= tmp_93_fu_2911_p1;
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_15_d1 <= ap_const_lv16_0;
            else 
                B_V_4_15_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_4_15_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_15_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_F) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_F) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_15_we1 <= ap_const_logic_1;
        else 
            B_V_4_15_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_16_address0 <= tmp_112_cast_reg_3306(11 - 1 downto 0);

    B_V_4_16_address1_assign_proc : process(or_cond_reg_3902, tmp_103_fu_2882_p1, tmp_99_fu_2950_p1, ap_condition_2691)
    begin
        if ((ap_const_boolean_1 = ap_condition_2691)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_16_address1 <= tmp_99_fu_2950_p1(11 - 1 downto 0);
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_16_address1 <= tmp_103_fu_2882_p1(11 - 1 downto 0);
            else 
                B_V_4_16_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            B_V_4_16_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_16_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            B_V_4_16_ce0 <= ap_const_logic_1;
        else 
            B_V_4_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_16_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_10) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_10) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_16_ce1 <= ap_const_logic_1;
        else 
            B_V_4_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_16_d1_assign_proc : process(or_cond_reg_3902, tmp_93_fu_2911_p1, ap_condition_2691)
    begin
        if ((ap_const_boolean_1 = ap_condition_2691)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_16_d1 <= tmp_93_fu_2911_p1;
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_16_d1 <= ap_const_lv16_0;
            else 
                B_V_4_16_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_4_16_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_16_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_10) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_10) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_16_we1 <= ap_const_logic_1;
        else 
            B_V_4_16_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_17_address0 <= tmp_112_cast_fu_2445_p1(11 - 1 downto 0);

    B_V_4_17_address1_assign_proc : process(or_cond_reg_3902, tmp_103_fu_2882_p1, tmp_99_fu_2950_p1, ap_condition_2694)
    begin
        if ((ap_const_boolean_1 = ap_condition_2694)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_17_address1 <= tmp_99_fu_2950_p1(11 - 1 downto 0);
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_17_address1 <= tmp_103_fu_2882_p1(11 - 1 downto 0);
            else 
                B_V_4_17_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            B_V_4_17_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_17_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            B_V_4_17_ce0 <= ap_const_logic_1;
        else 
            B_V_4_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_17_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_11) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_11) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_17_ce1 <= ap_const_logic_1;
        else 
            B_V_4_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_17_d1_assign_proc : process(or_cond_reg_3902, tmp_93_fu_2911_p1, ap_condition_2694)
    begin
        if ((ap_const_boolean_1 = ap_condition_2694)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_17_d1 <= tmp_93_fu_2911_p1;
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_17_d1 <= ap_const_lv16_0;
            else 
                B_V_4_17_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_4_17_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_17_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_11) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_11) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_17_we1 <= ap_const_logic_1;
        else 
            B_V_4_17_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_18_address0 <= tmp_112_cast_reg_3306_pp2_iter1_reg(11 - 1 downto 0);

    B_V_4_18_address1_assign_proc : process(or_cond_reg_3902, tmp_103_fu_2882_p1, tmp_99_fu_2950_p1, ap_condition_2697)
    begin
        if ((ap_const_boolean_1 = ap_condition_2697)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_18_address1 <= tmp_99_fu_2950_p1(11 - 1 downto 0);
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_18_address1 <= tmp_103_fu_2882_p1(11 - 1 downto 0);
            else 
                B_V_4_18_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            B_V_4_18_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_18_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            B_V_4_18_ce0 <= ap_const_logic_1;
        else 
            B_V_4_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_18_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_12) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_12) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_18_ce1 <= ap_const_logic_1;
        else 
            B_V_4_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_18_d1_assign_proc : process(or_cond_reg_3902, tmp_93_fu_2911_p1, ap_condition_2697)
    begin
        if ((ap_const_boolean_1 = ap_condition_2697)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_18_d1 <= tmp_93_fu_2911_p1;
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_18_d1 <= ap_const_lv16_0;
            else 
                B_V_4_18_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_4_18_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_18_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_12) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_12) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_18_we1 <= ap_const_logic_1;
        else 
            B_V_4_18_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_19_address0 <= tmp_112_cast_reg_3306(11 - 1 downto 0);

    B_V_4_19_address1_assign_proc : process(or_cond_reg_3902, tmp_103_fu_2882_p1, tmp_99_fu_2950_p1, ap_condition_2700)
    begin
        if ((ap_const_boolean_1 = ap_condition_2700)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_19_address1 <= tmp_99_fu_2950_p1(11 - 1 downto 0);
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_19_address1 <= tmp_103_fu_2882_p1(11 - 1 downto 0);
            else 
                B_V_4_19_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            B_V_4_19_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_19_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            B_V_4_19_ce0 <= ap_const_logic_1;
        else 
            B_V_4_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_19_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_13) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_13) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_19_ce1 <= ap_const_logic_1;
        else 
            B_V_4_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_19_d1_assign_proc : process(or_cond_reg_3902, tmp_93_fu_2911_p1, ap_condition_2700)
    begin
        if ((ap_const_boolean_1 = ap_condition_2700)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_19_d1 <= tmp_93_fu_2911_p1;
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_19_d1 <= ap_const_lv16_0;
            else 
                B_V_4_19_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_4_19_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_19_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_13) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_13) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_19_we1 <= ap_const_logic_1;
        else 
            B_V_4_19_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_1_address0 <= tmp_112_cast_reg_3306(11 - 1 downto 0);

    B_V_4_1_address1_assign_proc : process(or_cond_reg_3902, tmp_103_fu_2882_p1, tmp_99_fu_2950_p1, ap_condition_2703)
    begin
        if ((ap_const_boolean_1 = ap_condition_2703)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_1_address1 <= tmp_99_fu_2950_p1(11 - 1 downto 0);
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_1_address1 <= tmp_103_fu_2882_p1(11 - 1 downto 0);
            else 
                B_V_4_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            B_V_4_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_1_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            B_V_4_1_ce0 <= ap_const_logic_1;
        else 
            B_V_4_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_1_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_1) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_1) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_1_ce1 <= ap_const_logic_1;
        else 
            B_V_4_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_1_d1_assign_proc : process(or_cond_reg_3902, tmp_93_fu_2911_p1, ap_condition_2703)
    begin
        if ((ap_const_boolean_1 = ap_condition_2703)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_1_d1 <= tmp_93_fu_2911_p1;
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_1_d1 <= ap_const_lv16_0;
            else 
                B_V_4_1_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_4_1_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_1_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_1) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_1) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_1_we1 <= ap_const_logic_1;
        else 
            B_V_4_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_20_address0 <= tmp_112_cast_fu_2445_p1(11 - 1 downto 0);

    B_V_4_20_address1_assign_proc : process(or_cond_reg_3902, tmp_103_fu_2882_p1, tmp_99_fu_2950_p1, ap_condition_2706)
    begin
        if ((ap_const_boolean_1 = ap_condition_2706)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_20_address1 <= tmp_99_fu_2950_p1(11 - 1 downto 0);
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_20_address1 <= tmp_103_fu_2882_p1(11 - 1 downto 0);
            else 
                B_V_4_20_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            B_V_4_20_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_20_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            B_V_4_20_ce0 <= ap_const_logic_1;
        else 
            B_V_4_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_20_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_14) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_14) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_20_ce1 <= ap_const_logic_1;
        else 
            B_V_4_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_20_d1_assign_proc : process(or_cond_reg_3902, tmp_93_fu_2911_p1, ap_condition_2706)
    begin
        if ((ap_const_boolean_1 = ap_condition_2706)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_20_d1 <= tmp_93_fu_2911_p1;
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_20_d1 <= ap_const_lv16_0;
            else 
                B_V_4_20_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_4_20_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_20_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_14) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_14) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_20_we1 <= ap_const_logic_1;
        else 
            B_V_4_20_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_21_address0 <= tmp_112_cast_reg_3306(11 - 1 downto 0);

    B_V_4_21_address1_assign_proc : process(or_cond_reg_3902, tmp_103_fu_2882_p1, tmp_99_fu_2950_p1, ap_condition_2709)
    begin
        if ((ap_const_boolean_1 = ap_condition_2709)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_21_address1 <= tmp_99_fu_2950_p1(11 - 1 downto 0);
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_21_address1 <= tmp_103_fu_2882_p1(11 - 1 downto 0);
            else 
                B_V_4_21_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            B_V_4_21_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_21_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            B_V_4_21_ce0 <= ap_const_logic_1;
        else 
            B_V_4_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_21_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_15) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_15) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_21_ce1 <= ap_const_logic_1;
        else 
            B_V_4_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_21_d1_assign_proc : process(or_cond_reg_3902, tmp_93_fu_2911_p1, ap_condition_2709)
    begin
        if ((ap_const_boolean_1 = ap_condition_2709)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_21_d1 <= tmp_93_fu_2911_p1;
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_21_d1 <= ap_const_lv16_0;
            else 
                B_V_4_21_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_4_21_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_21_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_15) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_15) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_21_we1 <= ap_const_logic_1;
        else 
            B_V_4_21_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_22_address0 <= tmp_112_cast_fu_2445_p1(11 - 1 downto 0);

    B_V_4_22_address1_assign_proc : process(or_cond_reg_3902, tmp_103_fu_2882_p1, tmp_99_fu_2950_p1, ap_condition_2712)
    begin
        if ((ap_const_boolean_1 = ap_condition_2712)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_22_address1 <= tmp_99_fu_2950_p1(11 - 1 downto 0);
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_22_address1 <= tmp_103_fu_2882_p1(11 - 1 downto 0);
            else 
                B_V_4_22_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            B_V_4_22_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_22_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            B_V_4_22_ce0 <= ap_const_logic_1;
        else 
            B_V_4_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_22_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_16) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_16) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_22_ce1 <= ap_const_logic_1;
        else 
            B_V_4_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_22_d1_assign_proc : process(or_cond_reg_3902, tmp_93_fu_2911_p1, ap_condition_2712)
    begin
        if ((ap_const_boolean_1 = ap_condition_2712)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_22_d1 <= tmp_93_fu_2911_p1;
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_22_d1 <= ap_const_lv16_0;
            else 
                B_V_4_22_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_4_22_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_22_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_16) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_16) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_22_we1 <= ap_const_logic_1;
        else 
            B_V_4_22_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_23_address0 <= tmp_112_cast_reg_3306(11 - 1 downto 0);

    B_V_4_23_address1_assign_proc : process(or_cond_reg_3902, tmp_103_fu_2882_p1, tmp_99_fu_2950_p1, ap_condition_2715)
    begin
        if ((ap_const_boolean_1 = ap_condition_2715)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_23_address1 <= tmp_99_fu_2950_p1(11 - 1 downto 0);
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_23_address1 <= tmp_103_fu_2882_p1(11 - 1 downto 0);
            else 
                B_V_4_23_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            B_V_4_23_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_23_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            B_V_4_23_ce0 <= ap_const_logic_1;
        else 
            B_V_4_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_23_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_17) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_17) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_23_ce1 <= ap_const_logic_1;
        else 
            B_V_4_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_23_d1_assign_proc : process(or_cond_reg_3902, tmp_93_fu_2911_p1, ap_condition_2715)
    begin
        if ((ap_const_boolean_1 = ap_condition_2715)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_23_d1 <= tmp_93_fu_2911_p1;
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_23_d1 <= ap_const_lv16_0;
            else 
                B_V_4_23_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_4_23_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_23_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_17) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_17) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_23_we1 <= ap_const_logic_1;
        else 
            B_V_4_23_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_24_address0 <= tmp_112_cast_fu_2445_p1(11 - 1 downto 0);

    B_V_4_24_address1_assign_proc : process(tmp_103_fu_2882_p1, tmp_99_fu_2950_p1, ap_condition_1794, ap_condition_1811, ap_condition_682)
    begin
        if ((ap_const_boolean_1 = ap_condition_682)) then
            if ((ap_const_boolean_1 = ap_condition_1811)) then 
                B_V_4_24_address1 <= tmp_99_fu_2950_p1(11 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1794)) then 
                B_V_4_24_address1 <= tmp_103_fu_2882_p1(11 - 1 downto 0);
            else 
                B_V_4_24_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            B_V_4_24_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_24_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            B_V_4_24_ce0 <= ap_const_logic_1;
        else 
            B_V_4_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_24_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (((((((((reg_2157 = ap_const_lv5_1E) and (or_cond_reg_3902 = ap_const_lv1_1)) or ((reg_2157 = ap_const_lv5_1F) and (or_cond_reg_3902 = ap_const_lv1_1))) or ((reg_2157 = ap_const_lv5_1D) and (or_cond_reg_3902 = ap_const_lv1_1))) or ((reg_2157 = ap_const_lv5_1C) and (or_cond_reg_3902 = ap_const_lv1_1))) or ((reg_2157 = ap_const_lv5_1B) and (or_cond_reg_3902 = ap_const_lv1_1))) or ((reg_2157 = ap_const_lv5_1A) and (or_cond_reg_3902 = ap_const_lv1_1))) or ((reg_2157 = ap_const_lv5_19) and (or_cond_reg_3902 = ap_const_lv1_1))) or ((reg_2157 = ap_const_lv5_18) and (or_cond_reg_3902 = ap_const_lv1_1)))) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (((((((((reg_2157 = ap_const_lv5_1E) and (or_cond_reg_3902 = ap_const_lv1_0)) or ((reg_2157 = ap_const_lv5_1F) and (or_cond_reg_3902 = ap_const_lv1_0))) or ((reg_2157 = ap_const_lv5_1D) and (or_cond_reg_3902 = ap_const_lv1_0))) or ((reg_2157 = ap_const_lv5_1C) and (or_cond_reg_3902 = ap_const_lv1_0))) or ((reg_2157 = ap_const_lv5_1B) and (or_cond_reg_3902 = ap_const_lv1_0))) or ((reg_2157 = ap_const_lv5_1A) and (or_cond_reg_3902 = ap_const_lv1_0))) or ((reg_2157 = ap_const_lv5_19) and (or_cond_reg_3902 = ap_const_lv1_0))) or ((reg_2157 = ap_const_lv5_18) and (or_cond_reg_3902 = ap_const_lv1_0)))))) then 
            B_V_4_24_ce1 <= ap_const_logic_1;
        else 
            B_V_4_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_24_d1_assign_proc : process(tmp_93_fu_2911_p1, ap_condition_1794, ap_condition_1811, ap_condition_682)
    begin
        if ((ap_const_boolean_1 = ap_condition_682)) then
            if ((ap_const_boolean_1 = ap_condition_1811)) then 
                B_V_4_24_d1 <= tmp_93_fu_2911_p1;
            elsif ((ap_const_boolean_1 = ap_condition_1794)) then 
                B_V_4_24_d1 <= ap_const_lv16_0;
            else 
                B_V_4_24_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_4_24_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_24_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (((((((((reg_2157 = ap_const_lv5_1E) and (or_cond_reg_3902 = ap_const_lv1_1)) or ((reg_2157 = ap_const_lv5_1F) and (or_cond_reg_3902 = ap_const_lv1_1))) or ((reg_2157 = ap_const_lv5_1D) and (or_cond_reg_3902 = ap_const_lv1_1))) or ((reg_2157 = ap_const_lv5_1C) and (or_cond_reg_3902 = ap_const_lv1_1))) or ((reg_2157 = ap_const_lv5_1B) and (or_cond_reg_3902 = ap_const_lv1_1))) or ((reg_2157 = ap_const_lv5_1A) and (or_cond_reg_3902 = ap_const_lv1_1))) or ((reg_2157 = ap_const_lv5_19) and (or_cond_reg_3902 = ap_const_lv1_1))) or ((reg_2157 = ap_const_lv5_18) and (or_cond_reg_3902 = ap_const_lv1_1)))) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (((((((((reg_2157 = ap_const_lv5_1E) and (or_cond_reg_3902 = ap_const_lv1_0)) or ((reg_2157 = ap_const_lv5_1F) and (or_cond_reg_3902 = ap_const_lv1_0))) or ((reg_2157 = ap_const_lv5_1D) and (or_cond_reg_3902 = ap_const_lv1_0))) or ((reg_2157 = ap_const_lv5_1C) and (or_cond_reg_3902 = ap_const_lv1_0))) or ((reg_2157 = ap_const_lv5_1B) and (or_cond_reg_3902 = ap_const_lv1_0))) or ((reg_2157 = ap_const_lv5_1A) and (or_cond_reg_3902 = ap_const_lv1_0))) or ((reg_2157 = ap_const_lv5_19) and (or_cond_reg_3902 = ap_const_lv1_0))) or ((reg_2157 = ap_const_lv5_18) and (or_cond_reg_3902 = ap_const_lv1_0)))))) then 
            B_V_4_24_we1 <= ap_const_logic_1;
        else 
            B_V_4_24_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_2_address0 <= tmp_112_cast_fu_2445_p1(11 - 1 downto 0);

    B_V_4_2_address1_assign_proc : process(or_cond_reg_3902, tmp_103_fu_2882_p1, tmp_99_fu_2950_p1, ap_condition_2724)
    begin
        if ((ap_const_boolean_1 = ap_condition_2724)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_2_address1 <= tmp_99_fu_2950_p1(11 - 1 downto 0);
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_2_address1 <= tmp_103_fu_2882_p1(11 - 1 downto 0);
            else 
                B_V_4_2_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            B_V_4_2_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_2_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            B_V_4_2_ce0 <= ap_const_logic_1;
        else 
            B_V_4_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_2_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_2) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_2) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_2_ce1 <= ap_const_logic_1;
        else 
            B_V_4_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_2_d1_assign_proc : process(or_cond_reg_3902, tmp_93_fu_2911_p1, ap_condition_2724)
    begin
        if ((ap_const_boolean_1 = ap_condition_2724)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_2_d1 <= tmp_93_fu_2911_p1;
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_2_d1 <= ap_const_lv16_0;
            else 
                B_V_4_2_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_4_2_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_2_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_2) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_2) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_2_we1 <= ap_const_logic_1;
        else 
            B_V_4_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_3_address0 <= tmp_112_cast_reg_3306(11 - 1 downto 0);

    B_V_4_3_address1_assign_proc : process(or_cond_reg_3902, tmp_103_fu_2882_p1, tmp_99_fu_2950_p1, ap_condition_2727)
    begin
        if ((ap_const_boolean_1 = ap_condition_2727)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_3_address1 <= tmp_99_fu_2950_p1(11 - 1 downto 0);
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_3_address1 <= tmp_103_fu_2882_p1(11 - 1 downto 0);
            else 
                B_V_4_3_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            B_V_4_3_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_3_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            B_V_4_3_ce0 <= ap_const_logic_1;
        else 
            B_V_4_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_3_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_3) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_3) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_3_ce1 <= ap_const_logic_1;
        else 
            B_V_4_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_3_d1_assign_proc : process(or_cond_reg_3902, tmp_93_fu_2911_p1, ap_condition_2727)
    begin
        if ((ap_const_boolean_1 = ap_condition_2727)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_3_d1 <= tmp_93_fu_2911_p1;
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_3_d1 <= ap_const_lv16_0;
            else 
                B_V_4_3_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_4_3_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_3_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_3) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_3) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_3_we1 <= ap_const_logic_1;
        else 
            B_V_4_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_4_address0 <= tmp_112_cast_reg_3306(11 - 1 downto 0);

    B_V_4_4_address1_assign_proc : process(or_cond_reg_3902, tmp_103_fu_2882_p1, tmp_99_fu_2950_p1, ap_condition_2730)
    begin
        if ((ap_const_boolean_1 = ap_condition_2730)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_4_address1 <= tmp_99_fu_2950_p1(11 - 1 downto 0);
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_4_address1 <= tmp_103_fu_2882_p1(11 - 1 downto 0);
            else 
                B_V_4_4_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            B_V_4_4_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_4_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            B_V_4_4_ce0 <= ap_const_logic_1;
        else 
            B_V_4_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_4_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_4) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_4) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_4_ce1 <= ap_const_logic_1;
        else 
            B_V_4_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_4_d1_assign_proc : process(or_cond_reg_3902, tmp_93_fu_2911_p1, ap_condition_2730)
    begin
        if ((ap_const_boolean_1 = ap_condition_2730)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_4_d1 <= tmp_93_fu_2911_p1;
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_4_d1 <= ap_const_lv16_0;
            else 
                B_V_4_4_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_4_4_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_4_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_4) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_4) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_4_we1 <= ap_const_logic_1;
        else 
            B_V_4_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_5_address0 <= tmp_112_cast_fu_2445_p1(11 - 1 downto 0);

    B_V_4_5_address1_assign_proc : process(or_cond_reg_3902, tmp_103_fu_2882_p1, tmp_99_fu_2950_p1, ap_condition_2733)
    begin
        if ((ap_const_boolean_1 = ap_condition_2733)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_5_address1 <= tmp_99_fu_2950_p1(11 - 1 downto 0);
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_5_address1 <= tmp_103_fu_2882_p1(11 - 1 downto 0);
            else 
                B_V_4_5_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            B_V_4_5_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_5_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            B_V_4_5_ce0 <= ap_const_logic_1;
        else 
            B_V_4_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_5_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_5) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_5) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_5_ce1 <= ap_const_logic_1;
        else 
            B_V_4_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_5_d1_assign_proc : process(or_cond_reg_3902, tmp_93_fu_2911_p1, ap_condition_2733)
    begin
        if ((ap_const_boolean_1 = ap_condition_2733)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_5_d1 <= tmp_93_fu_2911_p1;
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_5_d1 <= ap_const_lv16_0;
            else 
                B_V_4_5_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_4_5_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_5_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_5) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_5) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_5_we1 <= ap_const_logic_1;
        else 
            B_V_4_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_6_address0 <= tmp_112_cast_reg_3306_pp2_iter1_reg(11 - 1 downto 0);

    B_V_4_6_address1_assign_proc : process(or_cond_reg_3902, tmp_103_fu_2882_p1, tmp_99_fu_2950_p1, ap_condition_2736)
    begin
        if ((ap_const_boolean_1 = ap_condition_2736)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_6_address1 <= tmp_99_fu_2950_p1(11 - 1 downto 0);
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_6_address1 <= tmp_103_fu_2882_p1(11 - 1 downto 0);
            else 
                B_V_4_6_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            B_V_4_6_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_6_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            B_V_4_6_ce0 <= ap_const_logic_1;
        else 
            B_V_4_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_6_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_6) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_6) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_6_ce1 <= ap_const_logic_1;
        else 
            B_V_4_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_6_d1_assign_proc : process(or_cond_reg_3902, tmp_93_fu_2911_p1, ap_condition_2736)
    begin
        if ((ap_const_boolean_1 = ap_condition_2736)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_6_d1 <= tmp_93_fu_2911_p1;
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_6_d1 <= ap_const_lv16_0;
            else 
                B_V_4_6_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_4_6_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_6_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_6) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_6) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_6_we1 <= ap_const_logic_1;
        else 
            B_V_4_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_7_address0 <= tmp_112_cast_reg_3306(11 - 1 downto 0);

    B_V_4_7_address1_assign_proc : process(or_cond_reg_3902, tmp_103_fu_2882_p1, tmp_99_fu_2950_p1, ap_condition_2739)
    begin
        if ((ap_const_boolean_1 = ap_condition_2739)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_7_address1 <= tmp_99_fu_2950_p1(11 - 1 downto 0);
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_7_address1 <= tmp_103_fu_2882_p1(11 - 1 downto 0);
            else 
                B_V_4_7_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            B_V_4_7_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_7_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            B_V_4_7_ce0 <= ap_const_logic_1;
        else 
            B_V_4_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_7_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_7) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_7) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_7_ce1 <= ap_const_logic_1;
        else 
            B_V_4_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_7_d1_assign_proc : process(or_cond_reg_3902, tmp_93_fu_2911_p1, ap_condition_2739)
    begin
        if ((ap_const_boolean_1 = ap_condition_2739)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_7_d1 <= tmp_93_fu_2911_p1;
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_7_d1 <= ap_const_lv16_0;
            else 
                B_V_4_7_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_4_7_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_7_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_7) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_7) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_7_we1 <= ap_const_logic_1;
        else 
            B_V_4_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_8_address0 <= tmp_112_cast_fu_2445_p1(11 - 1 downto 0);

    B_V_4_8_address1_assign_proc : process(or_cond_reg_3902, tmp_103_fu_2882_p1, tmp_99_fu_2950_p1, ap_condition_2742)
    begin
        if ((ap_const_boolean_1 = ap_condition_2742)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_8_address1 <= tmp_99_fu_2950_p1(11 - 1 downto 0);
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_8_address1 <= tmp_103_fu_2882_p1(11 - 1 downto 0);
            else 
                B_V_4_8_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            B_V_4_8_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_8_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            B_V_4_8_ce0 <= ap_const_logic_1;
        else 
            B_V_4_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_8_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_8) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_8) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_8_ce1 <= ap_const_logic_1;
        else 
            B_V_4_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_8_d1_assign_proc : process(or_cond_reg_3902, tmp_93_fu_2911_p1, ap_condition_2742)
    begin
        if ((ap_const_boolean_1 = ap_condition_2742)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_8_d1 <= tmp_93_fu_2911_p1;
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_8_d1 <= ap_const_lv16_0;
            else 
                B_V_4_8_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_4_8_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_8_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_8) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_8) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_8_we1 <= ap_const_logic_1;
        else 
            B_V_4_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_9_address0 <= tmp_112_cast_reg_3306_pp2_iter1_reg(11 - 1 downto 0);

    B_V_4_9_address1_assign_proc : process(or_cond_reg_3902, tmp_103_fu_2882_p1, tmp_99_fu_2950_p1, ap_condition_2745)
    begin
        if ((ap_const_boolean_1 = ap_condition_2745)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_9_address1 <= tmp_99_fu_2950_p1(11 - 1 downto 0);
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_9_address1 <= tmp_103_fu_2882_p1(11 - 1 downto 0);
            else 
                B_V_4_9_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            B_V_4_9_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_9_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            B_V_4_9_ce0 <= ap_const_logic_1;
        else 
            B_V_4_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_9_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_9) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_9) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_9_ce1 <= ap_const_logic_1;
        else 
            B_V_4_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_9_d1_assign_proc : process(or_cond_reg_3902, tmp_93_fu_2911_p1, ap_condition_2745)
    begin
        if ((ap_const_boolean_1 = ap_condition_2745)) then
            if ((or_cond_reg_3902 = ap_const_lv1_1)) then 
                B_V_4_9_d1 <= tmp_93_fu_2911_p1;
            elsif ((or_cond_reg_3902 = ap_const_lv1_0)) then 
                B_V_4_9_d1 <= ap_const_lv16_0;
            else 
                B_V_4_9_d1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            B_V_4_9_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_V_4_9_we1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, reg_2157, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_9) and (or_cond_reg_3902 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (reg_2157 = ap_const_lv5_9) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            B_V_4_9_we1 <= ap_const_logic_1;
        else 
            B_V_4_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(10);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(14);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(16);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(19);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state13 <= ap_CS_fsm(11);
    ap_CS_fsm_state14 <= ap_CS_fsm(12);
    ap_CS_fsm_state15 <= ap_CS_fsm(13);
    ap_CS_fsm_state18 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state26 <= ap_CS_fsm(17);
    ap_CS_fsm_state27 <= ap_CS_fsm(18);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond3_reg_3228)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((exitcond3_reg_3228 = ap_const_lv1_0) and (out_stream_V_V_full_n = ap_const_logic_0)) or ((exitcond3_reg_3228 = ap_const_lv1_0) and (in_stream_a_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond3_reg_3228)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((exitcond3_reg_3228 = ap_const_lv1_0) and (out_stream_V_V_full_n = ap_const_logic_0)) or ((exitcond3_reg_3228 = ap_const_lv1_0) and (in_stream_a_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond3_reg_3228)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((exitcond3_reg_3228 = ap_const_lv1_0) and (out_stream_V_V_full_n = ap_const_logic_0)) or ((exitcond3_reg_3228 = ap_const_lv1_0) and (in_stream_a_V_V_empty_n = ap_const_logic_0))));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_11001_assign_proc : process(in_stream_a_V_V_empty_n, ap_enable_reg_pp1_iter1, tmp_54_reg_3268)
    begin
                ap_block_pp1_stage0_11001 <= ((tmp_54_reg_3268 = ap_const_lv1_1) and (in_stream_a_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(in_stream_a_V_V_empty_n, ap_enable_reg_pp1_iter1, tmp_54_reg_3268)
    begin
                ap_block_pp1_stage0_subdone <= ((tmp_54_reg_3268 = ap_const_lv1_1) and (in_stream_a_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage0_01001_assign_proc : process(out_stream_V_V_full_n, ap_enable_reg_pp2_iter6, ifzero_reg_3568_pp2_iter5_reg)
    begin
                ap_block_pp2_stage0_01001 <= ((ifzero_reg_3568_pp2_iter5_reg = ap_const_lv1_1) and (out_stream_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1));
    end process;


    ap_block_pp2_stage0_11001_assign_proc : process(out_stream_V_V_full_n, ap_enable_reg_pp2_iter6, ifzero_reg_3568_pp2_iter5_reg)
    begin
                ap_block_pp2_stage0_11001 <= ((ifzero_reg_3568_pp2_iter5_reg = ap_const_lv1_1) and (out_stream_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1));
    end process;


    ap_block_pp2_stage0_subdone_assign_proc : process(out_stream_V_V_full_n, ap_enable_reg_pp2_iter6, ifzero_reg_3568_pp2_iter5_reg)
    begin
                ap_block_pp2_stage0_subdone <= ((ifzero_reg_3568_pp2_iter5_reg = ap_const_lv1_1) and (out_stream_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1));
    end process;

        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp3_stage0_01001_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_enable_reg_pp3_iter1, or_cond_reg_3902)
    begin
                ap_block_pp3_stage0_01001 <= ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (((or_cond_reg_3902 = ap_const_lv1_1) and (out_stream_V_V_full_n = ap_const_logic_0)) or ((or_cond_reg_3902 = ap_const_lv1_1) and (in_stream_a_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp3_stage0_11001_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_enable_reg_pp3_iter1, or_cond_reg_3902)
    begin
                ap_block_pp3_stage0_11001 <= ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (((or_cond_reg_3902 = ap_const_lv1_1) and (out_stream_V_V_full_n = ap_const_logic_0)) or ((or_cond_reg_3902 = ap_const_lv1_1) and (in_stream_a_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp3_stage0_subdone_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_enable_reg_pp3_iter1, or_cond_reg_3902)
    begin
                ap_block_pp3_stage0_subdone <= ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (((or_cond_reg_3902 = ap_const_lv1_1) and (out_stream_V_V_full_n = ap_const_logic_0)) or ((or_cond_reg_3902 = ap_const_lv1_1) and (in_stream_a_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, in_stream_a_V_V_empty_n, out_stream_V_V_full_n)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0));
    end process;

        ap_block_state11_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state12_pp0_stage0_iter1_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n, exitcond3_reg_3228)
    begin
                ap_block_state12_pp0_stage0_iter1 <= (((exitcond3_reg_3228 = ap_const_lv1_0) and (out_stream_V_V_full_n = ap_const_logic_0)) or ((exitcond3_reg_3228 = ap_const_lv1_0) and (in_stream_a_V_V_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state16_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state17_pp1_stage0_iter1_assign_proc : process(in_stream_a_V_V_empty_n, tmp_54_reg_3268)
    begin
                ap_block_state17_pp1_stage0_iter1 <= ((tmp_54_reg_3268 = ap_const_lv1_1) and (in_stream_a_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state19_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n)
    begin
                ap_block_state2 <= ((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state20_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp2_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp2_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp2_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp2_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state25_pp2_stage0_iter6_assign_proc : process(out_stream_V_V_full_n, ifzero_reg_3568_pp2_iter5_reg)
    begin
                ap_block_state25_pp2_stage0_iter6 <= ((ifzero_reg_3568_pp2_iter5_reg = ap_const_lv1_1) and (out_stream_V_V_full_n = ap_const_logic_0));
    end process;

        ap_block_state28_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state29_pp3_stage0_iter1_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n, or_cond_reg_3902)
    begin
                ap_block_state29_pp3_stage0_iter1 <= (((or_cond_reg_3902 = ap_const_lv1_1) and (out_stream_V_V_full_n = ap_const_logic_0)) or ((or_cond_reg_3902 = ap_const_lv1_1) and (in_stream_a_V_V_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state3_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n)
    begin
                ap_block_state3 <= ((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n)
    begin
                ap_block_state4 <= ((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state5_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n)
    begin
                ap_block_state5 <= ((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state6_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n)
    begin
                ap_block_state6 <= ((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state7_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n)
    begin
                ap_block_state7 <= ((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state8_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n)
    begin
                ap_block_state8 <= ((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_condition_1686_assign_proc : process(tmp_54_reg_3268, reg_2153)
    begin
                ap_condition_1686 <= (((((((((reg_2153 = ap_const_lv5_1E) and (tmp_54_reg_3268 = ap_const_lv1_0)) or ((reg_2153 = ap_const_lv5_1F) and (tmp_54_reg_3268 = ap_const_lv1_0))) or ((reg_2153 = ap_const_lv5_1D) and (tmp_54_reg_3268 = ap_const_lv1_0))) or ((reg_2153 = ap_const_lv5_1C) and (tmp_54_reg_3268 = ap_const_lv1_0))) or ((reg_2153 = ap_const_lv5_1B) and (tmp_54_reg_3268 = ap_const_lv1_0))) or ((reg_2153 = ap_const_lv5_1A) and (tmp_54_reg_3268 = ap_const_lv1_0))) or ((reg_2153 = ap_const_lv5_19) and (tmp_54_reg_3268 = ap_const_lv1_0))) or ((reg_2153 = ap_const_lv5_18) and (tmp_54_reg_3268 = ap_const_lv1_0)));
    end process;


    ap_condition_1703_assign_proc : process(tmp_54_reg_3268, reg_2153)
    begin
                ap_condition_1703 <= (((((((((reg_2153 = ap_const_lv5_1E) and (tmp_54_reg_3268 = ap_const_lv1_1)) or ((reg_2153 = ap_const_lv5_1F) and (tmp_54_reg_3268 = ap_const_lv1_1))) or ((reg_2153 = ap_const_lv5_1D) and (tmp_54_reg_3268 = ap_const_lv1_1))) or ((reg_2153 = ap_const_lv5_1C) and (tmp_54_reg_3268 = ap_const_lv1_1))) or ((reg_2153 = ap_const_lv5_1B) and (tmp_54_reg_3268 = ap_const_lv1_1))) or ((reg_2153 = ap_const_lv5_1A) and (tmp_54_reg_3268 = ap_const_lv1_1))) or ((reg_2153 = ap_const_lv5_19) and (tmp_54_reg_3268 = ap_const_lv1_1))) or ((reg_2153 = ap_const_lv5_18) and (tmp_54_reg_3268 = ap_const_lv1_1)));
    end process;


    ap_condition_1794_assign_proc : process(or_cond_reg_3902, reg_2157)
    begin
                ap_condition_1794 <= (((((((((reg_2157 = ap_const_lv5_1E) and (or_cond_reg_3902 = ap_const_lv1_0)) or ((reg_2157 = ap_const_lv5_1F) and (or_cond_reg_3902 = ap_const_lv1_0))) or ((reg_2157 = ap_const_lv5_1D) and (or_cond_reg_3902 = ap_const_lv1_0))) or ((reg_2157 = ap_const_lv5_1C) and (or_cond_reg_3902 = ap_const_lv1_0))) or ((reg_2157 = ap_const_lv5_1B) and (or_cond_reg_3902 = ap_const_lv1_0))) or ((reg_2157 = ap_const_lv5_1A) and (or_cond_reg_3902 = ap_const_lv1_0))) or ((reg_2157 = ap_const_lv5_19) and (or_cond_reg_3902 = ap_const_lv1_0))) or ((reg_2157 = ap_const_lv5_18) and (or_cond_reg_3902 = ap_const_lv1_0)));
    end process;


    ap_condition_1811_assign_proc : process(or_cond_reg_3902, reg_2157)
    begin
                ap_condition_1811 <= (((((((((reg_2157 = ap_const_lv5_1E) and (or_cond_reg_3902 = ap_const_lv1_1)) or ((reg_2157 = ap_const_lv5_1F) and (or_cond_reg_3902 = ap_const_lv1_1))) or ((reg_2157 = ap_const_lv5_1D) and (or_cond_reg_3902 = ap_const_lv1_1))) or ((reg_2157 = ap_const_lv5_1C) and (or_cond_reg_3902 = ap_const_lv1_1))) or ((reg_2157 = ap_const_lv5_1B) and (or_cond_reg_3902 = ap_const_lv1_1))) or ((reg_2157 = ap_const_lv5_1A) and (or_cond_reg_3902 = ap_const_lv1_1))) or ((reg_2157 = ap_const_lv5_19) and (or_cond_reg_3902 = ap_const_lv1_1))) or ((reg_2157 = ap_const_lv5_18) and (or_cond_reg_3902 = ap_const_lv1_1)));
    end process;


    ap_condition_2592_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_2153)
    begin
                ap_condition_2592 <= ((reg_2153 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2595_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_2153)
    begin
                ap_condition_2595 <= ((reg_2153 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2598_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_2153)
    begin
                ap_condition_2598 <= ((reg_2153 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2601_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_2153)
    begin
                ap_condition_2601 <= ((reg_2153 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2604_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_2153)
    begin
                ap_condition_2604 <= ((reg_2153 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2607_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_2153)
    begin
                ap_condition_2607 <= ((reg_2153 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2610_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_2153)
    begin
                ap_condition_2610 <= ((reg_2153 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2613_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_2153)
    begin
                ap_condition_2613 <= ((reg_2153 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2616_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_2153)
    begin
                ap_condition_2616 <= ((reg_2153 = ap_const_lv5_11) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2619_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_2153)
    begin
                ap_condition_2619 <= ((reg_2153 = ap_const_lv5_12) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2622_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_2153)
    begin
                ap_condition_2622 <= ((reg_2153 = ap_const_lv5_13) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2625_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_2153)
    begin
                ap_condition_2625 <= ((reg_2153 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2628_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_2153)
    begin
                ap_condition_2628 <= ((reg_2153 = ap_const_lv5_14) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2631_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_2153)
    begin
                ap_condition_2631 <= ((reg_2153 = ap_const_lv5_15) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2634_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_2153)
    begin
                ap_condition_2634 <= ((reg_2153 = ap_const_lv5_16) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2637_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_2153)
    begin
                ap_condition_2637 <= ((reg_2153 = ap_const_lv5_17) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2646_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_2153)
    begin
                ap_condition_2646 <= ((reg_2153 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2649_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_2153)
    begin
                ap_condition_2649 <= ((reg_2153 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2652_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_2153)
    begin
                ap_condition_2652 <= ((reg_2153 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2655_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_2153)
    begin
                ap_condition_2655 <= ((reg_2153 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2658_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_2153)
    begin
                ap_condition_2658 <= ((reg_2153 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2661_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_2153)
    begin
                ap_condition_2661 <= ((reg_2153 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2664_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_2153)
    begin
                ap_condition_2664 <= ((reg_2153 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2667_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, reg_2153)
    begin
                ap_condition_2667 <= ((reg_2153 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_2670_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_2157)
    begin
                ap_condition_2670 <= ((reg_2157 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2673_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_2157)
    begin
                ap_condition_2673 <= ((reg_2157 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2676_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_2157)
    begin
                ap_condition_2676 <= ((reg_2157 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2679_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_2157)
    begin
                ap_condition_2679 <= ((reg_2157 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2682_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_2157)
    begin
                ap_condition_2682 <= ((reg_2157 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2685_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_2157)
    begin
                ap_condition_2685 <= ((reg_2157 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2688_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_2157)
    begin
                ap_condition_2688 <= ((reg_2157 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2691_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_2157)
    begin
                ap_condition_2691 <= ((reg_2157 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2694_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_2157)
    begin
                ap_condition_2694 <= ((reg_2157 = ap_const_lv5_11) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2697_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_2157)
    begin
                ap_condition_2697 <= ((reg_2157 = ap_const_lv5_12) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2700_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_2157)
    begin
                ap_condition_2700 <= ((reg_2157 = ap_const_lv5_13) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2703_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_2157)
    begin
                ap_condition_2703 <= ((reg_2157 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2706_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_2157)
    begin
                ap_condition_2706 <= ((reg_2157 = ap_const_lv5_14) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2709_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_2157)
    begin
                ap_condition_2709 <= ((reg_2157 = ap_const_lv5_15) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2712_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_2157)
    begin
                ap_condition_2712 <= ((reg_2157 = ap_const_lv5_16) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2715_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_2157)
    begin
                ap_condition_2715 <= ((reg_2157 = ap_const_lv5_17) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2724_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_2157)
    begin
                ap_condition_2724 <= ((reg_2157 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2727_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_2157)
    begin
                ap_condition_2727 <= ((reg_2157 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2730_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_2157)
    begin
                ap_condition_2730 <= ((reg_2157 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2733_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_2157)
    begin
                ap_condition_2733 <= ((reg_2157 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2736_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_2157)
    begin
                ap_condition_2736 <= ((reg_2157 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2739_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_2157)
    begin
                ap_condition_2739 <= ((reg_2157 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2742_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_2157)
    begin
                ap_condition_2742 <= ((reg_2157 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_2745_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, reg_2157)
    begin
                ap_condition_2745 <= ((reg_2157 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_682_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0)
    begin
                ap_condition_682 <= ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_699_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
                ap_condition_699 <= ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_pp0_exit_iter0_state11_assign_proc : process(exitcond3_fu_2213_p2)
    begin
        if ((exitcond3_fu_2213_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state11 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state16_assign_proc : process(tmp_53_fu_2265_p2)
    begin
        if ((tmp_53_fu_2265_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state16 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state19_assign_proc : process(exitcond_flatten8_fu_2384_p2)
    begin
        if ((exitcond_flatten8_fu_2384_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state19 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state19 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_exit_iter0_state28_assign_proc : process(exitcond_flatten_fu_2793_p2)
    begin
        if ((exitcond_flatten_fu_2793_p2 = ap_const_lv1_1)) then 
            ap_condition_pp3_exit_iter0_state28 <= ap_const_logic_1;
        else 
            ap_condition_pp3_exit_iter0_state28 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter6, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter2, ap_enable_reg_pp2_iter3, ap_enable_reg_pp2_iter5, ap_enable_reg_pp2_iter4)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter0)
    begin
        if (((ap_enable_reg_pp3_iter0 = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_phi_fu_2116_p4_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, i_reg_2112, exitcond_flatten_reg_3880, tmp_52_mid2_v_reg_3895)
    begin
        if (((exitcond_flatten_reg_3880 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            ap_phi_mux_i_phi_fu_2116_p4 <= tmp_52_mid2_v_reg_3895;
        else 
            ap_phi_mux_i_phi_fu_2116_p4 <= i_reg_2112;
        end if; 
    end process;


    ap_phi_mux_ib_phi_fu_2071_p4_assign_proc : process(ap_block_pp2_stage0, ib_reg_2067, exitcond_flatten8_reg_3282, ap_CS_fsm_pp2_stage0, tmp_59_mid2_v_reg_3301, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (exitcond_flatten8_reg_3282 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_ib_phi_fu_2071_p4 <= tmp_59_mid2_v_reg_3301;
        else 
            ap_phi_mux_ib_phi_fu_2071_p4 <= ib_reg_2067;
        end if; 
    end process;


    ap_phi_mux_ic_phi_fu_2094_p4_assign_proc : process(ap_block_pp2_stage0, ic_reg_2090, exitcond_flatten8_reg_3282, ap_CS_fsm_pp2_stage0, ic_1_reg_3371, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (exitcond_flatten8_reg_3282 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_ic_phi_fu_2094_p4 <= ic_1_reg_3371;
        else 
            ap_phi_mux_ic_phi_fu_2094_p4 <= ic_reg_2090;
        end if; 
    end process;


    ap_phi_mux_p_2_phi_fu_2082_p4_assign_proc : process(ap_enable_reg_pp2_iter6, ap_block_pp2_stage0, p_2_reg_2078, exitcond_flatten8_reg_3282_pp2_iter5_reg, sum_V_s_reg_3862)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (exitcond_flatten8_reg_3282_pp2_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_p_2_phi_fu_2082_p4 <= sum_V_s_reg_3862;
        else 
            ap_phi_mux_p_2_phi_fu_2082_p4 <= p_2_reg_2078;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    exitcond3_fu_2213_p2 <= "1" when (i3_reg_2012 = KER_bound_reg_3223) else "0";
    exitcond7_fu_2401_p2 <= "1" when (ap_phi_mux_ic_phi_fu_2094_p4 = ap_const_lv6_20) else "0";
    exitcond_flatten8_fu_2384_p2 <= "1" when (indvar_flatten6_reg_2056 = tmp_95_reg_3208) else "0";
    exitcond_flatten_fu_2793_p2 <= "1" when (indvar_flatten_reg_2101 = ap_const_lv16_C800) else "0";
    exitcond_fu_2224_p2 <= "1" when (num_imag_reg_2023 = tmp_V_57_reg_3158) else "0";
    i_1_fu_2218_p2 <= std_logic_vector(unsigned(i3_reg_2012) + unsigned(ap_const_lv32_1));
    i_2_fu_2805_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_phi_fu_2116_p4) + unsigned(ap_const_lv7_1));
    i_cast_fu_2784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_i_phi_fu_2116_p4),32));
    i_cast_mid1_fu_2826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_2_fu_2805_p2),32));
    ib_1_fu_2395_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(ap_phi_mux_ib_phi_fu_2071_p4));
    ic1_cast_fu_2435_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ic_mid2_fu_2407_p3),13));
    ic1_fu_2464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ic_mid2_reg_3296),64));
    ic_1_fu_2458_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) + unsigned(ic_mid2_fu_2407_p3));
    ic_mid2_fu_2407_p3 <= 
        ap_const_lv6_0 when (exitcond7_fu_2401_p2(0) = '1') else 
        ap_phi_mux_ic_phi_fu_2094_p4;
    ifzero_fu_2480_p2 <= "1" when (ic_1_reg_3371 = ap_const_lv6_20) else "0";

    in_stream_a_V_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, in_stream_a_V_V_empty_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, or_cond_reg_3902, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, tmp_54_reg_3268, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond3_reg_3228)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((exitcond3_reg_3228 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((or_cond_reg_3902 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or (not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            in_stream_a_V_V_blk_n <= in_stream_a_V_V_empty_n;
        else 
            in_stream_a_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_stream_a_V_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_54_reg_3268, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond3_reg_3228, ap_block_pp1_stage0_11001, ap_block_pp3_stage0_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond3_reg_3228 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_54_reg_3268 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2)) or (not(((ap_done_reg = ap_const_logic_1) or (out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            in_stream_a_V_V_read <= ap_const_logic_1;
        else 
            in_stream_a_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    indvar_flatten_next7_fu_2389_p2 <= std_logic_vector(unsigned(indvar_flatten6_reg_2056) + unsigned(ap_const_lv37_1));
    indvar_flatten_next_fu_2799_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_2101) + unsigned(ap_const_lv16_1));

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    iter_1_fu_2259_p2 <= std_logic_vector(unsigned(iter_reg_2034) + unsigned(ap_const_lv31_1));
    iter_cast_fu_2250_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(iter_reg_2034),32));
    j2_cast_fu_2277_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j2_reg_2045),32));
    j_4_fu_2866_p2 <= std_logic_vector(unsigned(j_mid2_fu_2817_p3) + unsigned(ap_const_lv10_1));
    j_5_fu_2271_p2 <= std_logic_vector(unsigned(j2_reg_2045) + unsigned(ap_const_lv10_1));
    j_cast_fu_2851_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_mid2_fu_2817_p3),32));
    j_mid2_fu_2817_p3 <= 
        ap_const_lv10_0 when (tmp_96_fu_2811_p2(0) = '1') else 
        j_reg_2123;
    newIndex2_fu_2356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_106_reg_3277),64));
    newIndex3_fu_2299_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_108_reg_3272),64));
    num_imag_1_fu_2229_p2 <= std_logic_vector(unsigned(num_imag_reg_2023) + unsigned(ap_const_lv32_1));
    or_cond_fu_2860_p2 <= (tmp_53_mid2_fu_2843_p3 and tmp_51_fu_2855_p2);

    out_stream_V_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, out_stream_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, or_cond_reg_3902, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond3_reg_3228, ap_enable_reg_pp2_iter6, ap_block_pp2_stage0, ifzero_reg_3568_pp2_iter5_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (ifzero_reg_3568_pp2_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1)) or ((exitcond3_reg_3228 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_cond_reg_3902 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or (not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            out_stream_V_V_blk_n <= out_stream_V_V_full_n;
        else 
            out_stream_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_V_V_din_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, in_stream_a_V_V_dout, in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond3_reg_3228, ap_enable_reg_pp2_iter6, ifzero_reg_3568_pp2_iter5_reg, ap_block_pp0_stage0_01001, tmp_V_76_fu_2769_p1, ap_block_pp2_stage0_01001, ap_block_pp3_stage0_01001)
    begin
        if (((ifzero_reg_3568_pp2_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_01001))) then 
            out_stream_V_V_din <= tmp_V_76_fu_2769_p1;
        elsif ((((exitcond3_reg_3228 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001)) or ((or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_01001)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2)) or (not(((ap_done_reg = ap_const_logic_1) or (out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            out_stream_V_V_din <= in_stream_a_V_V_dout;
        else 
            out_stream_V_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_stream_V_V_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, or_cond_reg_3902, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond3_reg_3228, ap_enable_reg_pp2_iter6, ifzero_reg_3568_pp2_iter5_reg, ap_block_pp3_stage0_11001, ap_block_pp0_stage0_11001, ap_block_pp2_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ifzero_reg_3568_pp2_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond3_reg_3228 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_3902 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2)) or (not(((ap_done_reg = ap_const_logic_1) or (out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            out_stream_V_V_write <= ap_const_logic_1;
        else 
            out_stream_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    output_data_2_fu_2761_p3 <= 
        ap_const_lv18_0 when (tmp_55_fu_2756_p2(0) = '1') else 
        output_data_fu_2748_p3;
    output_data_fu_2748_p3 <= 
        p_neg_t_fu_2729_p2 when (tmp_111_fu_2719_p3(0) = '1') else 
        p_lshr_f_cast_fu_2744_p1;
    p_2_mid2_fu_2686_p3 <= 
        ap_const_lv32_0 when (exitcond7_reg_3291_pp2_iter4_reg(0) = '1') else 
        ap_phi_mux_p_2_phi_fu_2082_p4;
    p_lshr_cast_fu_2726_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_112_reg_3870),18));
    p_lshr_f_cast_fu_2744_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_113_fu_2735_p4),18));
    p_neg_fu_2703_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(sum_V_s_fu_2697_p2));
    p_neg_t_fu_2729_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(p_lshr_cast_fu_2726_p1));

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sum_V_s_fu_2697_p2 <= std_logic_vector(unsigned(tmp_25_fu_2693_p2) + unsigned(p_2_mid2_fu_2686_p3));
    tmp13_fu_2680_p2 <= std_logic_vector(unsigned(tmp14_fu_2667_p2) + unsigned(tmp19_fu_2675_p2));
    tmp14_fu_2667_p2 <= std_logic_vector(signed(tmp15_reg_3827) + signed(tmp17_reg_3832));
    tmp19_fu_2675_p2 <= std_logic_vector(signed(grp_fu_3144_p3) + signed(tmp22_fu_2671_p2));
    tmp1_fu_2196_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp_V_59_reg_3163) * signed(tmp_V_61_reg_3171))), 32));
    tmp22_fu_2671_p2 <= std_logic_vector(signed(tmp23_reg_3842) + signed(tmp24_reg_3847));
    tmp2_fu_2661_p2 <= std_logic_vector(unsigned(tmp3_fu_2653_p2) + unsigned(tmp8_fu_2657_p2));
    tmp3_fu_2653_p2 <= std_logic_vector(signed(tmp4_reg_3807) + signed(tmp6_reg_3812));
    tmp8_fu_2657_p2 <= std_logic_vector(signed(grp_fu_3128_p3) + signed(grp_fu_3136_p3));
    tmp_101_fu_2872_p1 <= j_mid2_reg_3889(5 - 1 downto 0);
    tmp_102_fu_2875_p3 <= (tmp_52_mid2_v_reg_3895 & tmp_101_fu_2872_p1);
    tmp_103_fu_2882_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_102_fu_2875_p3),64));
    tmp_104_fu_2327_p1 <= in_stream_a_V_V_dout(16 - 1 downto 0);
    tmp_106_fu_2295_p1 <= j2_reg_2045(5 - 1 downto 0);
    tmp_108_fu_2291_p1 <= j2_reg_2045(5 - 1 downto 0);
    tmp_109_fu_2423_p1 <= tmp_59_mid2_v_fu_2415_p3(8 - 1 downto 0);
    tmp_110_fu_2439_p2 <= std_logic_vector(unsigned(tmp_111_cast_fu_2427_p3) + unsigned(ic1_cast_fu_2435_p1));
    tmp_111_cast_fu_2427_p3 <= (tmp_109_fu_2423_p1 & ap_const_lv5_0);
    tmp_111_fu_2719_p3 <= sum_V_s_reg_3862(31 downto 31);
        tmp_112_cast_fu_2445_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_110_fu_2439_p2),64));

    tmp_113_fu_2735_p4 <= sum_V_s_reg_3862(31 downto 15);
    tmp_25_fu_2693_p2 <= std_logic_vector(unsigned(tmp2_reg_3852) + unsigned(tmp13_reg_3857));
    tmp_46_fu_2774_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp1_reg_3213) * signed(tmp_V_59_reg_3163))), 32));
    tmp_48_fu_2174_p2 <= "1" when (tmp_V_reg_3152 = ap_const_lv32_0) else "0";
    tmp_49_fu_2788_p2 <= "1" when (unsigned(i_cast_fu_2784_p1) < unsigned(tmp_V_65_reg_3177)) else "0";
    tmp_51_fu_2855_p2 <= "1" when (unsigned(j_cast_fu_2851_p1) < unsigned(tmp_46_reg_3875)) else "0";
    tmp_52_fu_2254_p2 <= "1" when (signed(iter_cast_fu_2250_p1) < signed(A_COL_ITER_reg_3245)) else "0";
    tmp_52_mid2_v_fu_2830_p3 <= 
        i_2_fu_2805_p2 when (tmp_96_fu_2811_p2(0) = '1') else 
        ap_phi_mux_i_phi_fu_2116_p4;
    tmp_53_fu_2265_p2 <= "1" when (j2_reg_2045 = ap_const_lv10_320) else "0";
    tmp_53_mid1_fu_2838_p2 <= "1" when (unsigned(i_cast_mid1_fu_2826_p1) < unsigned(tmp_V_65_reg_3177)) else "0";
    tmp_53_mid2_fu_2843_p3 <= 
        tmp_53_mid1_fu_2838_p2 when (tmp_96_fu_2811_p2(0) = '1') else 
        tmp_49_fu_2788_p2;
    tmp_54_fu_2285_p2 <= "1" when (unsigned(j2_cast_fu_2277_p1) < unsigned(A_ROW)) else "0";
    tmp_55_fu_2756_p2 <= "1" when (signed(sum_V_s_reg_3862) < signed(ap_const_lv32_FFFF8001)) else "0";
    tmp_59_mid2_v_fu_2415_p3 <= 
        ib_1_fu_2395_p2 when (exitcond7_fu_2401_p2(0) = '1') else 
        ap_phi_mux_ib_phi_fu_2071_p4;
    tmp_93_fu_2911_p1 <= in_stream_a_V_V_dout(16 - 1 downto 0);
    tmp_94_fu_2940_p1 <= j_mid2_reg_3889(5 - 1 downto 0);
    tmp_95_fu_2183_p3 <= (B_COL & ap_const_lv5_0);
    tmp_96_fu_2811_p2 <= "1" when (j_reg_2123 = ap_const_lv10_320) else "0";
    tmp_98_fu_2943_p3 <= (tmp_52_mid2_v_reg_3895 & tmp_94_fu_2940_p1);
    tmp_99_fu_2950_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_98_fu_2943_p3),64));
        tmp_V_76_fu_2769_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(output_data_2_fu_2761_p3),32));

    tmp_s_fu_2161_p2 <= "1" when (tmp_V_reg_3152 = ap_const_lv32_3) else "0";
end behav;
