{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443950009055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443950009071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 04 18:13:28 2015 " "Processing started: Sun Oct 04 18:13:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443950009071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443950009071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off egg_timer -c egg_timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off egg_timer -c egg_timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443950009071 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1443950009383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "egg_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file egg_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 egg_timer " "Found entity 1: egg_timer" {  } { { "egg_timer.v" "" { Text "C:/altera/13.0sp1/real_prj1/egg_timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443950009430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443950009430 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TimeController.v(34) " "Verilog HDL information at TimeController.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "TimeController.v" "" { Text "C:/altera/13.0sp1/real_prj1/TimeController.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1443950009430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timecontroller.v 3 3 " "Found 3 design units, including 3 entities, in source file timecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimeController " "Found entity 1: TimeController" {  } { { "TimeController.v" "" { Text "C:/altera/13.0sp1/real_prj1/TimeController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443950009430 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec2_7seg " "Found entity 2: dec2_7seg" {  } { { "TimeController.v" "" { Text "C:/altera/13.0sp1/real_prj1/TimeController.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443950009430 ""} { "Info" "ISGN_ENTITY_NAME" "3 ClkDivider " "Found entity 3: ClkDivider" {  } { { "TimeController.v" "" { Text "C:/altera/13.0sp1/real_prj1/TimeController.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443950009430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443950009430 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK TimeController.v(31) " "Verilog HDL Implicit Net warning at TimeController.v(31): created implicit net for \"CLOCK\"" {  } { { "TimeController.v" "" { Text "C:/altera/13.0sp1/real_prj1/TimeController.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443950009430 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TimeController.v(31) " "Verilog HDL Instantiation warning at TimeController.v(31): instance has no name" {  } { { "TimeController.v" "" { Text "C:/altera/13.0sp1/real_prj1/TimeController.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1443950009430 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TimeController.v(109) " "Verilog HDL Instantiation warning at TimeController.v(109): instance has no name" {  } { { "TimeController.v" "" { Text "C:/altera/13.0sp1/real_prj1/TimeController.v" 109 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1443950009430 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TimeController.v(110) " "Verilog HDL Instantiation warning at TimeController.v(110): instance has no name" {  } { { "TimeController.v" "" { Text "C:/altera/13.0sp1/real_prj1/TimeController.v" 110 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1443950009430 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TimeController.v(111) " "Verilog HDL Instantiation warning at TimeController.v(111): instance has no name" {  } { { "TimeController.v" "" { Text "C:/altera/13.0sp1/real_prj1/TimeController.v" 111 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1443950009430 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TimeController.v(112) " "Verilog HDL Instantiation warning at TimeController.v(112): instance has no name" {  } { { "TimeController.v" "" { Text "C:/altera/13.0sp1/real_prj1/TimeController.v" 112 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1443950009430 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TimeController.v(113) " "Verilog HDL Instantiation warning at TimeController.v(113): instance has no name" {  } { { "TimeController.v" "" { Text "C:/altera/13.0sp1/real_prj1/TimeController.v" 113 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1443950009430 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TimeController " "Elaborating entity \"TimeController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1443950009446 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TimeController.v(20) " "Verilog HDL assignment warning at TimeController.v(20): truncated value with size 32 to match size of target (1)" {  } { { "TimeController.v" "" { Text "C:/altera/13.0sp1/real_prj1/TimeController.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443950009446 "|TimeController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivider ClkDivider:comb_16 " "Elaborating entity \"ClkDivider\" for hierarchy \"ClkDivider:comb_16\"" {  } { { "TimeController.v" "comb_16" { Text "C:/altera/13.0sp1/real_prj1/TimeController.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443950009461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "egg_timer egg_timer:comb_325 " "Elaborating entity \"egg_timer\" for hierarchy \"egg_timer:comb_325\"" {  } { { "TimeController.v" "comb_325" { Text "C:/altera/13.0sp1/real_prj1/TimeController.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443950009461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 egg_timer.v(51) " "Verilog HDL assignment warning at egg_timer.v(51): truncated value with size 32 to match size of target (4)" {  } { { "egg_timer.v" "" { Text "C:/altera/13.0sp1/real_prj1/egg_timer.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443950009508 "|egg_timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 egg_timer.v(54) " "Verilog HDL assignment warning at egg_timer.v(54): truncated value with size 32 to match size of target (4)" {  } { { "egg_timer.v" "" { Text "C:/altera/13.0sp1/real_prj1/egg_timer.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443950009508 "|egg_timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 egg_timer.v(57) " "Verilog HDL assignment warning at egg_timer.v(57): truncated value with size 32 to match size of target (4)" {  } { { "egg_timer.v" "" { Text "C:/altera/13.0sp1/real_prj1/egg_timer.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443950009508 "|egg_timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 egg_timer.v(60) " "Verilog HDL assignment warning at egg_timer.v(60): truncated value with size 32 to match size of target (4)" {  } { { "egg_timer.v" "" { Text "C:/altera/13.0sp1/real_prj1/egg_timer.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443950009524 "|egg_timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2_7seg dec2_7seg:comb_326 " "Elaborating entity \"dec2_7seg\" for hierarchy \"dec2_7seg:comb_326\"" {  } { { "TimeController.v" "comb_326" { Text "C:/altera/13.0sp1/real_prj1/TimeController.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443950009524 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/real_prj1/output_files/egg_timer.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/real_prj1/output_files/egg_timer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1443950010365 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1443950010505 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443950010505 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "TimeController.v" "" { Text "C:/altera/13.0sp1/real_prj1/TimeController.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443950010537 "|TimeController|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1443950010537 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "222 " "Implemented 222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1443950010537 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1443950010537 ""} { "Info" "ICUT_CUT_TM_LCELLS" "169 " "Implemented 169 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1443950010537 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1443950010537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443950010552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 04 18:13:30 2015 " "Processing ended: Sun Oct 04 18:13:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443950010552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443950010552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443950010552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443950010552 ""}
