\hypertarget{struct_f_m_c___bank1___type_def}{}\doxysection{F\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_m_c___bank1___type_def}\index{FMC\_Bank1\_TypeDef@{FMC\_Bank1\_TypeDef}}


Flexible Memory Controller.  




{\ttfamily \#include $<$stm32f779xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank1___type_def_a161ea3265a8e17e5c7ef12f7ea19ff52}{B\+T\+CR}} \mbox{[}8\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Memory Controller. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_f_m_c___bank1___type_def_a161ea3265a8e17e5c7ef12f7ea19ff52}\label{struct_f_m_c___bank1___type_def_a161ea3265a8e17e5c7ef12f7ea19ff52}} 
\index{FMC\_Bank1\_TypeDef@{FMC\_Bank1\_TypeDef}!BTCR@{BTCR}}
\index{BTCR@{BTCR}!FMC\_Bank1\_TypeDef@{FMC\_Bank1\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BTCR}{BTCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def\+::\+B\+T\+CR\mbox{[}8\mbox{]}}

N\+O\+R/\+P\+S\+R\+AM chip-\/select control register(\+B\+C\+R) and chip-\/select timing register(\+B\+T\+R), Address offset\+: 0x00-\/1C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+H\+E\+R\+M\+E\+S\+S\+\_\+\+S\+P\+Software/\+Micro\+Controller/\+Cube/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F7xx/\+Include/\mbox{\hyperlink{stm32f779xx_8h}{stm32f779xx.\+h}}\end{DoxyCompactItemize}
