{
  "module_name": "smu11_driver_if_navi10.h",
  "hash_id": "c7dc997be871acb2b55f516c9d7f3005b6fa2f8200db06d872539ae51ba54360",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/smu11_driver_if_navi10.h",
  "human_readable_source": " \n#ifndef __SMU11_DRIVER_IF_NAVI10_H__\n#define __SMU11_DRIVER_IF_NAVI10_H__\n\n\n\n\n\n\n\n\n#define PPTABLE_NV10_SMU_VERSION 8\n\n#define NUM_GFXCLK_DPM_LEVELS  16\n#define NUM_SMNCLK_DPM_LEVELS  2\n#define NUM_SOCCLK_DPM_LEVELS  8\n#define NUM_MP0CLK_DPM_LEVELS  2\n#define NUM_DCLK_DPM_LEVELS    8\n#define NUM_VCLK_DPM_LEVELS    8\n#define NUM_DCEFCLK_DPM_LEVELS 8\n#define NUM_PHYCLK_DPM_LEVELS  8\n#define NUM_DISPCLK_DPM_LEVELS 8\n#define NUM_PIXCLK_DPM_LEVELS  8\n#define NUM_UCLK_DPM_LEVELS    4 \n#define NUM_MP1CLK_DPM_LEVELS  2\n#define NUM_LINK_LEVELS        2\n\n\n#define MAX_GFXCLK_DPM_LEVEL  (NUM_GFXCLK_DPM_LEVELS  - 1)\n#define MAX_SMNCLK_DPM_LEVEL  (NUM_SMNCLK_DPM_LEVELS  - 1)\n#define MAX_SOCCLK_DPM_LEVEL  (NUM_SOCCLK_DPM_LEVELS  - 1)\n#define MAX_MP0CLK_DPM_LEVEL  (NUM_MP0CLK_DPM_LEVELS  - 1)\n#define MAX_DCLK_DPM_LEVEL    (NUM_DCLK_DPM_LEVELS    - 1)\n#define MAX_VCLK_DPM_LEVEL    (NUM_VCLK_DPM_LEVELS    - 1)\n#define MAX_DCEFCLK_DPM_LEVEL (NUM_DCEFCLK_DPM_LEVELS - 1)\n#define MAX_DISPCLK_DPM_LEVEL (NUM_DISPCLK_DPM_LEVELS - 1)\n#define MAX_PIXCLK_DPM_LEVEL  (NUM_PIXCLK_DPM_LEVELS  - 1)\n#define MAX_PHYCLK_DPM_LEVEL  (NUM_PHYCLK_DPM_LEVELS  - 1)\n#define MAX_UCLK_DPM_LEVEL    (NUM_UCLK_DPM_LEVELS    - 1)\n#define MAX_MP1CLK_DPM_LEVEL  (NUM_MP1CLK_DPM_LEVELS  - 1)\n#define MAX_LINK_LEVEL        (NUM_LINK_LEVELS        - 1)\n\n\n#define PPSMC_GeminiModeNone   0  \n#define PPSMC_GeminiModeMaster 1  \n#define PPSMC_GeminiModeSlave  2  \n\n\n\n#define FEATURE_DPM_PREFETCHER_BIT      0\n#define FEATURE_DPM_GFXCLK_BIT          1\n#define FEATURE_DPM_GFX_PACE_BIT        2\n#define FEATURE_DPM_UCLK_BIT            3\n#define FEATURE_DPM_SOCCLK_BIT          4\n#define FEATURE_DPM_MP0CLK_BIT          5\n#define FEATURE_DPM_LINK_BIT            6\n#define FEATURE_DPM_DCEFCLK_BIT         7\n#define FEATURE_MEM_VDDCI_SCALING_BIT   8 \n#define FEATURE_MEM_MVDD_SCALING_BIT    9\n                                        \n\n#define FEATURE_DS_GFXCLK_BIT           10\n#define FEATURE_DS_SOCCLK_BIT           11\n#define FEATURE_DS_LCLK_BIT             12\n#define FEATURE_DS_DCEFCLK_BIT          13\n#define FEATURE_DS_UCLK_BIT             14\n#define FEATURE_GFX_ULV_BIT             15  \n#define FEATURE_FW_DSTATE_BIT           16 \n#define FEATURE_GFXOFF_BIT              17\n#define FEATURE_BACO_BIT                18\n#define FEATURE_VCN_PG_BIT              19  \n#define FEATURE_JPEG_PG_BIT             20\n#define FEATURE_USB_PG_BIT              21\n#define FEATURE_RSMU_SMN_CG_BIT         22\n\n#define FEATURE_PPT_BIT                 23\n#define FEATURE_TDC_BIT                 24\n#define FEATURE_GFX_EDC_BIT             25\n#define FEATURE_APCC_PLUS_BIT           26\n#define FEATURE_GTHR_BIT                27\n#define FEATURE_ACDC_BIT                28\n#define FEATURE_VR0HOT_BIT              29\n#define FEATURE_VR1HOT_BIT              30  \n#define FEATURE_FW_CTF_BIT              31\n#define FEATURE_FAN_CONTROL_BIT         32\n#define FEATURE_THERMAL_BIT             33\n#define FEATURE_GFX_DCS_BIT             34\n\n#define FEATURE_RM_BIT                  35\n#define FEATURE_LED_DISPLAY_BIT         36\n\n#define FEATURE_GFX_SS_BIT              37\n#define FEATURE_OUT_OF_BAND_MONITOR_BIT 38\n#define FEATURE_TEMP_DEPENDENT_VMIN_BIT 39\n\n#define FEATURE_MMHUB_PG_BIT            40\n#define FEATURE_ATHUB_PG_BIT            41\n#define FEATURE_APCC_DFLL_BIT           42\n#define FEATURE_SPARE_43_BIT            43\n#define FEATURE_SPARE_44_BIT            44\n#define FEATURE_SPARE_45_BIT            45\n#define FEATURE_SPARE_46_BIT            46\n#define FEATURE_SPARE_47_BIT            47\n#define FEATURE_SPARE_48_BIT            48\n#define FEATURE_SPARE_49_BIT            49\n#define FEATURE_SPARE_50_BIT            50\n#define FEATURE_SPARE_51_BIT            51\n#define FEATURE_SPARE_52_BIT            52\n#define FEATURE_SPARE_53_BIT            53\n#define FEATURE_SPARE_54_BIT            54\n#define FEATURE_SPARE_55_BIT            55\n#define FEATURE_SPARE_56_BIT            56\n#define FEATURE_SPARE_57_BIT            57\n#define FEATURE_SPARE_58_BIT            58\n#define FEATURE_SPARE_59_BIT            59\n#define FEATURE_SPARE_60_BIT            60\n#define FEATURE_SPARE_61_BIT            61\n#define FEATURE_SPARE_62_BIT            62\n#define FEATURE_SPARE_63_BIT            63\n#define NUM_FEATURES                    64\n\n\n#define DPM_OVERRIDE_DISABLE_SOCCLK_PID             0x00000001\n#define DPM_OVERRIDE_DISABLE_UCLK_PID               0x00000002\n#define DPM_OVERRIDE_DISABLE_VOLT_LINK_VCN_SOCCLK   0x00000004\n#define DPM_OVERRIDE_ENABLE_FREQ_LINK_VCLK_SOCCLK   0x00000008\n#define DPM_OVERRIDE_ENABLE_FREQ_LINK_DCLK_SOCCLK   0x00000010\n#define DPM_OVERRIDE_ENABLE_FREQ_LINK_GFXCLK_SOCCLK 0x00000020\n#define DPM_OVERRIDE_ENABLE_FREQ_LINK_GFXCLK_UCLK   0x00000040\n#define DPM_OVERRIDE_DISABLE_VOLT_LINK_DCE_SOCCLK   0x00000080\n#define DPM_OVERRIDE_DISABLE_VOLT_LINK_MP0_SOCCLK   0x00000100\n#define DPM_OVERRIDE_DISABLE_DFLL_PLL_SHUTDOWN      0x00000200\n#define DPM_OVERRIDE_DISABLE_MEMORY_TEMPERATURE_READ 0x00000400\n\n\n#define VR_MAPPING_VR_SELECT_MASK  0x01\n#define VR_MAPPING_VR_SELECT_SHIFT 0x00\n\n#define VR_MAPPING_PLANE_SELECT_MASK  0x02\n#define VR_MAPPING_PLANE_SELECT_SHIFT 0x01\n\n\n#define PSI_SEL_VR0_PLANE0_PSI0  0x01\n#define PSI_SEL_VR0_PLANE0_PSI1  0x02\n#define PSI_SEL_VR0_PLANE1_PSI0  0x04\n#define PSI_SEL_VR0_PLANE1_PSI1  0x08\n#define PSI_SEL_VR1_PLANE0_PSI0  0x10\n#define PSI_SEL_VR1_PLANE0_PSI1  0x20\n#define PSI_SEL_VR1_PLANE1_PSI0  0x40\n#define PSI_SEL_VR1_PLANE1_PSI1  0x80\n\n\n#define THROTTLER_PADDING_BIT      0\n#define THROTTLER_TEMP_EDGE_BIT    1\n#define THROTTLER_TEMP_HOTSPOT_BIT 2\n#define THROTTLER_TEMP_MEM_BIT     3\n#define THROTTLER_TEMP_VR_GFX_BIT  4\n#define THROTTLER_TEMP_VR_MEM0_BIT 5\n#define THROTTLER_TEMP_VR_MEM1_BIT 6\n#define THROTTLER_TEMP_VR_SOC_BIT  7\n#define THROTTLER_TEMP_LIQUID0_BIT 8\n#define THROTTLER_TEMP_LIQUID1_BIT 9\n#define THROTTLER_TEMP_PLX_BIT     10\n#define THROTTLER_TEMP_SKIN_BIT    11\n#define THROTTLER_TDC_GFX_BIT      12\n#define THROTTLER_TDC_SOC_BIT      13\n#define THROTTLER_PPT0_BIT         14\n#define THROTTLER_PPT1_BIT         15\n#define THROTTLER_PPT2_BIT         16\n#define THROTTLER_PPT3_BIT         17\n#define THROTTLER_FIT_BIT          18\n#define THROTTLER_PPM_BIT          19\n#define THROTTLER_APCC_BIT         20\n\n\n#define FW_DSTATE_SOC_ULV_BIT              0\n#define FW_DSTATE_G6_HSR_BIT               1\n#define FW_DSTATE_G6_PHY_VDDCI_OFF_BIT     2\n#define FW_DSTATE_MP0_DS_BIT               3\n#define FW_DSTATE_SMN_DS_BIT               4\n#define FW_DSTATE_MP1_DS_BIT               5\n#define FW_DSTATE_MP1_WHISPER_MODE_BIT     6\n#define FW_DSTATE_LIV_MIN_BIT              7\n#define FW_DSTATE_SOC_PLL_PWRDN_BIT        8   \n\n#define FW_DSTATE_SOC_ULV_MASK             (1 << FW_DSTATE_SOC_ULV_BIT          )\n#define FW_DSTATE_G6_HSR_MASK              (1 << FW_DSTATE_G6_HSR_BIT           )\n#define FW_DSTATE_G6_PHY_VDDCI_OFF_MASK    (1 << FW_DSTATE_G6_PHY_VDDCI_OFF_BIT )\n#define FW_DSTATE_MP1_DS_MASK              (1 << FW_DSTATE_MP1_DS_BIT           )  \n#define FW_DSTATE_MP0_DS_MASK              (1 << FW_DSTATE_MP0_DS_BIT           )   \n#define FW_DSTATE_SMN_DS_MASK              (1 << FW_DSTATE_SMN_DS_BIT           )\n#define FW_DSTATE_MP1_WHISPER_MODE_MASK    (1 << FW_DSTATE_MP1_WHISPER_MODE_BIT )\n#define FW_DSTATE_LIV_MIN_MASK             (1 << FW_DSTATE_LIV_MIN_BIT          )\n#define FW_DSTATE_SOC_PLL_PWRDN_MASK       (1 << FW_DSTATE_SOC_PLL_PWRDN_BIT    )\n\n\n\n#define NUM_I2C_CONTROLLERS                8\n\n#define I2C_CONTROLLER_ENABLED             1\n#define I2C_CONTROLLER_DISABLED            0\n\n#define MAX_SW_I2C_COMMANDS                8\n\ntypedef enum {\n  I2C_CONTROLLER_PORT_0 = 0,  \n  I2C_CONTROLLER_PORT_1 = 1,  \n  I2C_CONTROLLER_PORT_COUNT,\n} I2cControllerPort_e;\n\ntypedef enum {\n  I2C_CONTROLLER_NAME_VR_GFX = 0,\n  I2C_CONTROLLER_NAME_VR_SOC,\n  I2C_CONTROLLER_NAME_VR_VDDCI,\n  I2C_CONTROLLER_NAME_VR_MVDD,\n  I2C_CONTROLLER_NAME_LIQUID0,\n  I2C_CONTROLLER_NAME_LIQUID1,  \n  I2C_CONTROLLER_NAME_PLX,\n  I2C_CONTROLLER_NAME_SPARE,\n  I2C_CONTROLLER_NAME_COUNT,  \n} I2cControllerName_e;\n\ntypedef enum {\n  I2C_CONTROLLER_THROTTLER_TYPE_NONE = 0,\n  I2C_CONTROLLER_THROTTLER_VR_GFX,\n  I2C_CONTROLLER_THROTTLER_VR_SOC,\n  I2C_CONTROLLER_THROTTLER_VR_VDDCI,\n  I2C_CONTROLLER_THROTTLER_VR_MVDD,\n  I2C_CONTROLLER_THROTTLER_LIQUID0,\n  I2C_CONTROLLER_THROTTLER_LIQUID1,  \n  I2C_CONTROLLER_THROTTLER_PLX,\n  I2C_CONTROLLER_THROTTLER_COUNT,  \n} I2cControllerThrottler_e;\n\ntypedef enum {\n  I2C_CONTROLLER_PROTOCOL_VR_0,\n  I2C_CONTROLLER_PROTOCOL_VR_1,\n  I2C_CONTROLLER_PROTOCOL_TMP_0,\n  I2C_CONTROLLER_PROTOCOL_TMP_1,\n  I2C_CONTROLLER_PROTOCOL_SPARE_0,\n  I2C_CONTROLLER_PROTOCOL_SPARE_1,\n  I2C_CONTROLLER_PROTOCOL_COUNT,  \n} I2cControllerProtocol_e;\n\ntypedef struct {\n  uint8_t   Enabled;\n  uint8_t   Speed;\n  uint8_t   Padding[2];\n  uint32_t  SlaveAddress;\n  uint8_t   ControllerPort;\n  uint8_t   ControllerName;\n  uint8_t   ThermalThrotter;\n  uint8_t   I2cProtocol;\n} I2cControllerConfig_t;\n\ntypedef enum {\n  I2C_PORT_SVD_SCL = 0,  \n  I2C_PORT_GPIO,      \n} I2cPort_e; \n\ntypedef enum {\n  I2C_SPEED_FAST_50K = 0,      \n  I2C_SPEED_FAST_100K,         \n  I2C_SPEED_FAST_400K,         \n  I2C_SPEED_FAST_PLUS_1M,      \n  I2C_SPEED_HIGH_1M,           \n  I2C_SPEED_HIGH_2M,           \n  I2C_SPEED_COUNT,  \n} I2cSpeed_e;\n\ntypedef enum {\n  I2C_CMD_READ = 0,\n  I2C_CMD_WRITE,\n  I2C_CMD_COUNT,  \n} I2cCmdType_e;\n\n#define CMDCONFIG_STOP_BIT      0\n#define CMDCONFIG_RESTART_BIT   1\n\n#define CMDCONFIG_STOP_MASK     (1 << CMDCONFIG_STOP_BIT)\n#define CMDCONFIG_RESTART_MASK  (1 << CMDCONFIG_RESTART_BIT)\n\ntypedef struct {\n  uint8_t RegisterAddr; \n  uint8_t Cmd;  \n  uint8_t Data;  \n  uint8_t CmdConfig; \n} SwI2cCmd_t; \n\ntypedef struct {\n  uint8_t     I2CcontrollerPort; \n  uint8_t     I2CSpeed;          \n  uint16_t    SlaveAddress;\n  uint8_t     NumCmds;           \n  uint8_t     Padding[3];\n\n  SwI2cCmd_t  SwI2cCmds[MAX_SW_I2C_COMMANDS];\n\n  uint32_t     MmHubPadding[8]; \n  \n} SwI2cRequest_t; \n\n\ntypedef enum {\n  BACO_SEQUENCE,\n  MSR_SEQUENCE,\n  BAMACO_SEQUENCE,\n  ULPS_SEQUENCE,\n  D3HOT_SEQUENCE_COUNT,\n}D3HOTSequence_e;\n\n\ntypedef enum {\n  PG_DYNAMIC_MODE = 0,\n  PG_STATIC_MODE,\n} PowerGatingMode_e;\n\n\ntypedef enum {\n  PG_POWER_DOWN = 0,\n  PG_POWER_UP,\n} PowerGatingSettings_e;\n\ntypedef struct {            \n  uint32_t a;  \n  uint32_t b;  \n  uint32_t c;  \n} QuadraticInt_t;\n\ntypedef struct {            \n  uint32_t m;  \n  uint32_t b;  \n} LinearInt_t;\n\ntypedef struct {            \n  uint32_t a;  \n  uint32_t b;  \n  uint32_t c;  \n} DroopInt_t;\n\ntypedef enum {\n  GFXCLK_SOURCE_PLL = 0, \n  GFXCLK_SOURCE_DFLL, \n  GFXCLK_SOURCE_COUNT, \n} GfxclkSrc_e; \n\n\ntypedef enum {\n  PPCLK_GFXCLK = 0,\n  PPCLK_SOCCLK,\n  PPCLK_UCLK,\n  PPCLK_DCLK,\n  PPCLK_VCLK,\n  PPCLK_DCEFCLK,\n  PPCLK_DISPCLK,\n  PPCLK_PIXCLK,\n  PPCLK_PHYCLK,\n  PPCLK_COUNT,\n} PPCLK_e;\n\ntypedef enum {\n  POWER_SOURCE_AC,\n  POWER_SOURCE_DC,\n  POWER_SOURCE_COUNT,\n} POWER_SOURCE_e;\n\ntypedef enum  {\n  PPT_THROTTLER_PPT0,\n  PPT_THROTTLER_PPT1,\n  PPT_THROTTLER_PPT2,\n  PPT_THROTTLER_PPT3,       \n  PPT_THROTTLER_COUNT\n} PPT_THROTTLER_e;\n\ntypedef enum {\n  VOLTAGE_MODE_AVFS = 0,\n  VOLTAGE_MODE_AVFS_SS,\n  VOLTAGE_MODE_SS,\n  VOLTAGE_MODE_COUNT,\n} VOLTAGE_MODE_e;\n\n\ntypedef enum {\n  AVFS_VOLTAGE_GFX = 0,\n  AVFS_VOLTAGE_SOC,\n  AVFS_VOLTAGE_COUNT,\n} AVFS_VOLTAGE_TYPE_e;\n\ntypedef enum {\n  UCLK_DIV_BY_1 = 0,\n  UCLK_DIV_BY_2,\n  UCLK_DIV_BY_4,\n  UCLK_DIV_BY_8,\n} UCLK_DIV_e;\n\ntypedef enum {\n  GPIO_INT_POLARITY_ACTIVE_LOW = 0,\n  GPIO_INT_POLARITY_ACTIVE_HIGH,\n} GpioIntPolarity_e;\n\ntypedef enum {\n  MEMORY_TYPE_GDDR6 = 0,\n  MEMORY_TYPE_HBM,\n} MemoryType_e;\n\ntypedef enum {\n  PWR_CONFIG_TDP = 0,\n  PWR_CONFIG_TGP,\n  PWR_CONFIG_TCP_ESTIMATED,\n  PWR_CONFIG_TCP_MEASURED,\n} PwrConfig_e;\n\ntypedef struct {\n  uint8_t        VoltageMode;         \n  uint8_t        SnapToDiscrete;      \n  uint8_t        NumDiscreteLevels;   \n  uint8_t        Padding;         \n  LinearInt_t    ConversionToAvfsClk; \n  QuadraticInt_t SsCurve;             \n} DpmDescriptor_t;\n\ntypedef enum  {\n  TEMP_EDGE,\n  TEMP_HOTSPOT,\n  TEMP_MEM,\n  TEMP_VR_GFX,\n  TEMP_VR_MEM0,\n  TEMP_VR_MEM1,\n  TEMP_VR_SOC,  \n  TEMP_LIQUID0,\n  TEMP_LIQUID1,  \n  TEMP_PLX,\n  TEMP_COUNT\n} TEMP_e;\n\n\n\n#define POWER_MANAGER_CONTROLLER_NOT_RUNNING 0\n#define POWER_MANAGER_CONTROLLER_RUNNING     1\n\n#define POWER_MANAGER_CONTROLLER_BIT                             0\n#define MAXIMUM_DPM_STATE_GFX_ENGINE_RESTRICTED_BIT              8\n#define GPU_DIE_TEMPERATURE_THROTTLING_BIT                       9\n#define HBM_DIE_TEMPERATURE_THROTTLING_BIT                       10\n#define TGP_THROTTLING_BIT                                       11\n#define PCC_THROTTLING_BIT                                       12\n#define HBM_TEMPERATURE_EXCEEDING_TEMPERATURE_LIMIT_BIT          13\n#define HBM_TEMPERATURE_EXCEEDING_MAX_MEMORY_TEMPERATURE_BIT     14\n\n#define POWER_MANAGER_CONTROLLER_MASK                            (1 << POWER_MANAGER_CONTROLLER_BIT                        ) \n#define MAXIMUM_DPM_STATE_GFX_ENGINE_RESTRICTED_MASK             (1 << MAXIMUM_DPM_STATE_GFX_ENGINE_RESTRICTED_BIT         )\n#define GPU_DIE_TEMPERATURE_THROTTLING_MASK                      (1 << GPU_DIE_TEMPERATURE_THROTTLING_BIT                  ) \n#define HBM_DIE_TEMPERATURE_THROTTLING_MASK                      (1 << HBM_DIE_TEMPERATURE_THROTTLING_BIT                  )\n#define TGP_THROTTLING_MASK                                      (1 << TGP_THROTTLING_BIT                                  )\n#define PCC_THROTTLING_MASK                                      (1 << PCC_THROTTLING_BIT                                  )\n#define HBM_TEMPERATURE_EXCEEDING_TEMPERATURE_LIMIT_MASK         (1 << HBM_TEMPERATURE_EXCEEDING_TEMPERATURE_LIMIT_BIT     )\n#define HBM_TEMPERATURE_EXCEEDING_MAX_MEMORY_TEMPERATURE_MASK    (1 << HBM_TEMPERATURE_EXCEEDING_MAX_MEMORY_TEMPERATURE_BIT) \n\n\ntypedef struct {\n  uint8_t  MinorInfoVersion;\n  uint8_t  MajorInfoVersion;\n  uint8_t  TableSize;\n  uint8_t  Reserved;\n\n  uint8_t  Reserved1;\n  uint8_t  RevID;\n  uint16_t DeviceID;\n\n  uint16_t DieTemperatureLimit;\n  uint16_t FanTargetTemperature;\n\n  uint16_t MemoryTemperatureLimit;\n  uint16_t MemoryTemperatureLimit1;\n\n  uint16_t TGP;\n  uint16_t CardPower;\n\n  uint32_t DieTemperatureRegisterOffset;\n\n  uint32_t Reserved2;\n  \n  uint32_t Reserved3;\n\n  uint32_t Status;\n\n  uint16_t DieTemperature;\n  uint16_t CurrentMemoryTemperature;\n\n  uint16_t MemoryTemperature;\n  uint8_t MemoryHotspotPosition;\n  uint8_t Reserved4;\n\n  uint32_t BoardLevelEnergyAccumulator;  \n} OutOfBandMonitor_t;\n\n#pragma pack(push, 1)\ntypedef struct {\n  uint32_t Version;\n\n  \n  uint32_t FeaturesToRun[2];\n\n  \n  uint16_t SocketPowerLimitAc[PPT_THROTTLER_COUNT];\n  uint16_t SocketPowerLimitAcTau[PPT_THROTTLER_COUNT];\n  uint16_t SocketPowerLimitDc[PPT_THROTTLER_COUNT];\n  uint16_t SocketPowerLimitDcTau[PPT_THROTTLER_COUNT];  \n\n  uint16_t TdcLimitSoc;             \n  uint16_t TdcLimitSocTau;          \n  uint16_t TdcLimitGfx;             \n  uint16_t TdcLimitGfxTau;          \n  \n  uint16_t TedgeLimit;              \n  uint16_t ThotspotLimit;           \n  uint16_t TmemLimit;               \n  uint16_t Tvr_gfxLimit;            \n  uint16_t Tvr_mem0Limit;           \n  uint16_t Tvr_mem1Limit;           \n  uint16_t Tvr_socLimit;            \n  uint16_t Tliquid0Limit;           \n  uint16_t Tliquid1Limit;           \n  uint16_t TplxLimit;               \n  uint32_t FitLimit;                \n\n  uint16_t PpmPowerLimit;           \n  uint16_t PpmTemperatureThreshold;\n  \n  \n  uint32_t ThrottlerControlMask;   \n\n  \n  uint32_t FwDStateMask;           \n\n  \n  uint16_t  UlvVoltageOffsetSoc; \n  uint16_t  UlvVoltageOffsetGfx; \n\n  uint8_t   GceaLinkMgrIdleThreshold;        \n  uint8_t   paddingRlcUlvParams[3];\n  \n  uint8_t  UlvSmnclkDid;     \n  uint8_t  UlvMp1clkDid;     \n  uint8_t  UlvGfxclkBypass;  \n  uint8_t  Padding234;\n\n  uint16_t     MinVoltageUlvGfx; \n  uint16_t     MinVoltageUlvSoc; \n\n\n  \n  uint16_t     MinVoltageGfx;     \n  uint16_t     MinVoltageSoc;     \n  uint16_t     MaxVoltageGfx;     \n  uint16_t     MaxVoltageSoc;     \n\n  uint16_t     LoadLineResistanceGfx;   \n  uint16_t     LoadLineResistanceSoc;   \n\n  \n  DpmDescriptor_t DpmDescriptor[PPCLK_COUNT];\n\n  uint16_t       FreqTableGfx      [NUM_GFXCLK_DPM_LEVELS  ];     \n  uint16_t       FreqTableVclk     [NUM_VCLK_DPM_LEVELS    ];     \n  uint16_t       FreqTableDclk     [NUM_DCLK_DPM_LEVELS    ];     \n  uint16_t       FreqTableSocclk   [NUM_SOCCLK_DPM_LEVELS  ];     \n  uint16_t       FreqTableUclk     [NUM_UCLK_DPM_LEVELS    ];     \n  uint16_t       FreqTableDcefclk  [NUM_DCEFCLK_DPM_LEVELS ];     \n  uint16_t       FreqTableDispclk  [NUM_DISPCLK_DPM_LEVELS ];     \n  uint16_t       FreqTablePixclk   [NUM_PIXCLK_DPM_LEVELS  ];     \n  uint16_t       FreqTablePhyclk   [NUM_PHYCLK_DPM_LEVELS  ];     \n  uint32_t       Paddingclks[16];\n\n  uint16_t       DcModeMaxFreq     [PPCLK_COUNT            ];     \n  uint16_t       Padding8_Clks;\n  \n  uint8_t        FreqTableUclkDiv  [NUM_UCLK_DPM_LEVELS    ];     \n\n  \n  uint16_t       Mp0clkFreq        [NUM_MP0CLK_DPM_LEVELS];       \n  uint16_t       Mp0DpmVoltage     [NUM_MP0CLK_DPM_LEVELS];       \n  uint16_t       MemVddciVoltage   [NUM_UCLK_DPM_LEVELS];         \n  uint16_t       MemMvddVoltage    [NUM_UCLK_DPM_LEVELS];         \n  \n  uint16_t        GfxclkFgfxoffEntry;   \n  uint16_t        GfxclkFinit;          \n  uint16_t        GfxclkFidle;          \n  uint16_t        GfxclkSlewRate;       \n  uint16_t        GfxclkFopt;           \n  uint8_t         Padding567[2]; \n  uint16_t        GfxclkDsMaxFreq;      \n  uint8_t         GfxclkSource;         \n  uint8_t         Padding456;\n\n  \n  uint8_t      LowestUclkReservedForUlv; \n  uint8_t      paddingUclk[3];\n  \n  uint8_t      MemoryType;          \n  uint8_t      MemoryChannels;\n  uint8_t      PaddingMem[2];\n\n  \n  uint8_t      PcieGenSpeed[NUM_LINK_LEVELS];           \n  uint8_t      PcieLaneCount[NUM_LINK_LEVELS];          \n  uint16_t     LclkFreq[NUM_LINK_LEVELS];              \n\n  \n  uint16_t     EnableTdpm;      \n  uint16_t     TdpmHighHystTemperature;\n  uint16_t     TdpmLowHystTemperature;\n  uint16_t     GfxclkFreqHighTempLimit; \n \n  \n  uint16_t     FanStopTemp;          \n  uint16_t     FanStartTemp;         \n\n  uint16_t     FanGainEdge;\n  uint16_t     FanGainHotspot;\n  uint16_t     FanGainLiquid0;\n  uint16_t     FanGainLiquid1;  \n  uint16_t     FanGainVrGfx;\n  uint16_t     FanGainVrSoc;\n  uint16_t     FanGainVrMem0;\n  uint16_t     FanGainVrMem1;  \n  uint16_t     FanGainPlx;\n  uint16_t     FanGainMem;\n  uint16_t     FanPwmMin;\n  uint16_t     FanAcousticLimitRpm;\n  uint16_t     FanThrottlingRpm;\n  uint16_t     FanMaximumRpm;\n  uint16_t     FanTargetTemperature;\n  uint16_t     FanTargetGfxclk;\n  uint8_t      FanTempInputSelect;\n  uint8_t      FanPadding;\n  uint8_t      FanZeroRpmEnable; \n  uint8_t      FanTachEdgePerRev;\n  \n    \n  \n  int16_t      FuzzyFan_ErrorSetDelta;\n  int16_t      FuzzyFan_ErrorRateSetDelta;\n  int16_t      FuzzyFan_PwmSetDelta;\n  uint16_t     FuzzyFan_Reserved;\n\n\n  \n  \n  uint8_t           OverrideAvfsGb[AVFS_VOLTAGE_COUNT];\n  uint8_t           Padding8_Avfs[2];\n\n  QuadraticInt_t    qAvfsGb[AVFS_VOLTAGE_COUNT];              \n  DroopInt_t        dBtcGbGfxPll;         \n  DroopInt_t        dBtcGbGfxDfll;        \n  DroopInt_t        dBtcGbSoc;            \n  LinearInt_t       qAgingGb[AVFS_VOLTAGE_COUNT];          \n\n  QuadraticInt_t    qStaticVoltageOffset[AVFS_VOLTAGE_COUNT]; \n\n  uint16_t          DcTol[AVFS_VOLTAGE_COUNT];            \n\n  uint8_t           DcBtcEnabled[AVFS_VOLTAGE_COUNT];\n  uint8_t           Padding8_GfxBtc[2];\n\n  uint16_t          DcBtcMin[AVFS_VOLTAGE_COUNT];       \n  uint16_t          DcBtcMax[AVFS_VOLTAGE_COUNT];       \n\n  \n  uint32_t          DebugOverrides;\n  QuadraticInt_t    ReservedEquation0; \n  QuadraticInt_t    ReservedEquation1; \n  QuadraticInt_t    ReservedEquation2; \n  QuadraticInt_t    ReservedEquation3; \n  \n  \n  uint8_t      TotalPowerConfig;    \n  uint8_t      TotalPowerSpare1;  \n  uint16_t     TotalPowerSpare2;\n\n  \n  uint16_t     PccThresholdLow;\n  uint16_t     PccThresholdHigh;\n  uint32_t     MGpuFanBoostLimitRpm;\n  uint32_t     PaddingAPCC[5];\n\n  \n  uint16_t     VDDGFX_TVmin;       \n  uint16_t     VDDSOC_TVmin;       \n  uint16_t     VDDGFX_Vmin_HiTemp; \n  uint16_t     VDDGFX_Vmin_LoTemp; \n  uint16_t     VDDSOC_Vmin_HiTemp; \n  uint16_t     VDDSOC_Vmin_LoTemp; \n  \n  uint16_t     VDDGFX_TVminHystersis; \n  uint16_t     VDDSOC_TVminHystersis; \n\n  \n  uint32_t     BtcConfig;\n  \n  uint16_t     SsFmin[10]; \n  uint16_t     DcBtcGb[AVFS_VOLTAGE_COUNT];\n\n  \n  uint32_t     Reserved[8];\n\n  \n  \n  I2cControllerConfig_t  I2cControllers[NUM_I2C_CONTROLLERS];     \n\n  \n  uint16_t     MaxVoltageStepGfx; \n  uint16_t     MaxVoltageStepSoc; \n  \n  uint8_t      VddGfxVrMapping;   \n  uint8_t      VddSocVrMapping;   \n  uint8_t      VddMem0VrMapping;  \n  uint8_t      VddMem1VrMapping;  \n\n  uint8_t      GfxUlvPhaseSheddingMask; \n  uint8_t      SocUlvPhaseSheddingMask; \n  uint8_t      ExternalSensorPresent; \n  uint8_t      Padding8_V; \n\n  \n  uint16_t     GfxMaxCurrent;   \n  int8_t       GfxOffset;       \n  uint8_t      Padding_TelemetryGfx;\n\n  uint16_t     SocMaxCurrent;   \n  int8_t       SocOffset;       \n  uint8_t      Padding_TelemetrySoc;\n\n  uint16_t     Mem0MaxCurrent;   \n  int8_t       Mem0Offset;       \n  uint8_t      Padding_TelemetryMem0;\n  \n  uint16_t     Mem1MaxCurrent;   \n  int8_t       Mem1Offset;       \n  uint8_t      Padding_TelemetryMem1;\n  \n  \n  uint8_t      AcDcGpio;        \n  uint8_t      AcDcPolarity;    \n  uint8_t      VR0HotGpio;      \n  uint8_t      VR0HotPolarity;  \n\n  uint8_t      VR1HotGpio;      \n  uint8_t      VR1HotPolarity;  \n  uint8_t      GthrGpio;        \n  uint8_t      GthrPolarity;    \n\n  \n  uint8_t      LedPin0;         \n  uint8_t      LedPin1;         \n  uint8_t      LedPin2;         \n  uint8_t      padding8_4;\n \n  \n  uint8_t      PllGfxclkSpreadEnabled;   \n  uint8_t      PllGfxclkSpreadPercent;   \n  uint16_t     PllGfxclkSpreadFreq;      \n\n  \n  uint8_t      DfllGfxclkSpreadEnabled;   \n  uint8_t      DfllGfxclkSpreadPercent;   \n  uint16_t     DfllGfxclkSpreadFreq;      \n  \n  \n  uint8_t      UclkSpreadEnabled;   \n  uint8_t      UclkSpreadPercent;   \n  uint16_t     UclkSpreadFreq;      \n\n  \n  uint8_t      SoclkSpreadEnabled;   \n  uint8_t      SocclkSpreadPercent;   \n  uint16_t     SocclkSpreadFreq;      \n\n  \n  uint16_t     TotalBoardPower;     \n  uint16_t     BoardPadding; \n\n  \n  uint32_t     MvddRatio; \n\n  uint8_t      RenesesLoadLineEnabled;\n  uint8_t      GfxLoadlineResistance;\n  uint8_t      SocLoadlineResistance;\n  uint8_t      Padding8_Loadline;\n\n  uint32_t     BoardReserved[8];\n\n  \n  uint32_t     MmHubPadding[8]; \n\n} PPTable_t;\n#pragma pack(pop)\n\ntypedef struct {\n  \n  uint16_t     GfxclkAverageLpfTau;\n  uint16_t     SocclkAverageLpfTau;\n  uint16_t     UclkAverageLpfTau;\n  uint16_t     GfxActivityLpfTau;\n  uint16_t     UclkActivityLpfTau;\n  uint16_t     SocketPowerLpfTau;\n\n  \n  uint32_t     MmHubPadding[8]; \n} DriverSmuConfig_t;\n\ntypedef struct {\n  \n  uint16_t      GfxclkFmin;           \n  uint16_t      GfxclkFmax;           \n  uint16_t      GfxclkFreq1;          \n  uint16_t      GfxclkVolt1;          \n  uint16_t      GfxclkFreq2;          \n  uint16_t      GfxclkVolt2;          \n  uint16_t      GfxclkFreq3;          \n  uint16_t      GfxclkVolt3;          \n  uint16_t      UclkFmax;             \n  int16_t       OverDrivePct;         \n  uint16_t      FanMaximumRpm;\n  uint16_t      FanMinimumPwm;\n  uint16_t      FanTargetTemperature; \n  uint16_t      FanMode;\n  uint16_t      FanMaxPwm;\n  uint16_t      FanMinPwm;\n  uint16_t      FanMaxTemp; \n  uint16_t      FanMinTemp; \n  uint16_t      MaxOpTemp;            \n  uint16_t      FanZeroRpmEnable;\n\n  uint32_t     MmHubPadding[6]; \n\n} OverDriveTable_t; \n\ntypedef struct {\n  uint16_t CurrClock[PPCLK_COUNT];\n  uint16_t AverageGfxclkFrequency;\n  uint16_t AverageSocclkFrequency;\n  uint16_t AverageUclkFrequency  ;\n  uint16_t AverageGfxActivity    ;\n  uint16_t AverageUclkActivity   ;\n  uint8_t  CurrSocVoltageOffset  ;\n  uint8_t  CurrGfxVoltageOffset  ;\n  uint8_t  CurrMemVidOffset      ;\n  uint8_t  Padding8              ;\n  uint16_t AverageSocketPower    ;\n  uint16_t TemperatureEdge       ;\n  uint16_t TemperatureHotspot    ;\n  uint16_t TemperatureMem        ;\n  uint16_t TemperatureVrGfx      ;\n  uint16_t TemperatureVrMem0     ;\n  uint16_t TemperatureVrMem1     ;  \n  uint16_t TemperatureVrSoc      ;  \n  uint16_t TemperatureLiquid0    ;\n  uint16_t TemperatureLiquid1    ;  \n  uint16_t TemperaturePlx        ;\n  uint16_t Padding16             ;\n  uint32_t ThrottlerStatus       ; \n \n  uint8_t  LinkDpmLevel;\n  uint8_t  Padding8_2;\n  uint16_t CurrFanSpeed;\n\n  \n  uint32_t     MmHubPadding[8]; \n} SmuMetrics_legacy_t;\n\ntypedef struct {\n  uint16_t CurrClock[PPCLK_COUNT];\n  uint16_t AverageGfxclkFrequencyPostDs;\n  uint16_t AverageSocclkFrequency;\n  uint16_t AverageUclkFrequencyPostDs;\n  uint16_t AverageGfxActivity    ;\n  uint16_t AverageUclkActivity   ;\n  uint8_t  CurrSocVoltageOffset  ;\n  uint8_t  CurrGfxVoltageOffset  ;\n  uint8_t  CurrMemVidOffset      ;\n  uint8_t  Padding8              ;\n  uint16_t AverageSocketPower    ;\n  uint16_t TemperatureEdge       ;\n  uint16_t TemperatureHotspot    ;\n  uint16_t TemperatureMem        ;\n  uint16_t TemperatureVrGfx      ;\n  uint16_t TemperatureVrMem0     ;\n  uint16_t TemperatureVrMem1     ;  \n  uint16_t TemperatureVrSoc      ;  \n  uint16_t TemperatureLiquid0    ;\n  uint16_t TemperatureLiquid1    ;  \n  uint16_t TemperaturePlx        ;\n  uint16_t Padding16             ;\n  uint32_t ThrottlerStatus       ; \n \n  uint8_t  LinkDpmLevel;\n  uint8_t  Padding8_2;\n  uint16_t CurrFanSpeed;\n\n  uint16_t AverageGfxclkFrequencyPreDs;\n  uint16_t AverageUclkFrequencyPreDs;\n  uint8_t  PcieRate;\n  uint8_t  PcieWidth;\n  uint8_t  Padding8_3[2];\n\n  \n  uint32_t     MmHubPadding[8]; \n} SmuMetrics_t;\n\ntypedef struct {\n  uint16_t CurrClock[PPCLK_COUNT];\n  uint16_t AverageGfxclkFrequency;\n  uint16_t AverageSocclkFrequency;\n  uint16_t AverageUclkFrequency  ;\n  uint16_t AverageGfxActivity    ;\n  uint16_t AverageUclkActivity   ;\n  uint8_t  CurrSocVoltageOffset  ;\n  uint8_t  CurrGfxVoltageOffset  ;\n  uint8_t  CurrMemVidOffset      ;\n  uint8_t  Padding8              ;\n  uint16_t AverageSocketPower    ;\n  uint16_t TemperatureEdge       ;\n  uint16_t TemperatureHotspot    ;\n  uint16_t TemperatureMem        ;\n  uint16_t TemperatureVrGfx      ;\n  uint16_t TemperatureVrMem0     ;\n  uint16_t TemperatureVrMem1     ;\n  uint16_t TemperatureVrSoc      ;\n  uint16_t TemperatureLiquid0    ;\n  uint16_t TemperatureLiquid1    ;\n  uint16_t TemperaturePlx        ;\n  uint16_t Padding16             ;\n  uint32_t ThrottlerStatus       ;\n\n  uint8_t  LinkDpmLevel;\n  uint8_t  Padding8_2;\n  uint16_t CurrFanSpeed;\n\n  uint32_t EnergyAccumulator;\n  uint16_t AverageVclkFrequency  ;\n  uint16_t AverageDclkFrequency  ;\n  uint16_t VcnActivityPercentage ;\n  uint16_t padding16_2;\n\n  \n  uint32_t     MmHubPadding[8]; \n} SmuMetrics_NV12_legacy_t;\n\ntypedef struct {\n  uint16_t CurrClock[PPCLK_COUNT];\n  uint16_t AverageGfxclkFrequencyPostDs;\n  uint16_t AverageSocclkFrequency;\n  uint16_t AverageUclkFrequencyPostDs;\n  uint16_t AverageGfxActivity    ;\n  uint16_t AverageUclkActivity   ;\n  uint8_t  CurrSocVoltageOffset  ;\n  uint8_t  CurrGfxVoltageOffset  ;\n  uint8_t  CurrMemVidOffset      ;\n  uint8_t  Padding8              ;\n  uint16_t AverageSocketPower    ;\n  uint16_t TemperatureEdge       ;\n  uint16_t TemperatureHotspot    ;\n  uint16_t TemperatureMem        ;\n  uint16_t TemperatureVrGfx      ;\n  uint16_t TemperatureVrMem0     ;\n  uint16_t TemperatureVrMem1     ;\n  uint16_t TemperatureVrSoc      ;\n  uint16_t TemperatureLiquid0    ;\n  uint16_t TemperatureLiquid1    ;\n  uint16_t TemperaturePlx        ;\n  uint16_t Padding16             ;\n  uint32_t ThrottlerStatus       ;\n\n  uint8_t  LinkDpmLevel;\n  uint8_t  Padding8_2;\n  uint16_t CurrFanSpeed;\n\n  uint16_t AverageVclkFrequency  ;\n  uint16_t AverageDclkFrequency  ;\n  uint16_t VcnActivityPercentage ;\n  uint16_t AverageGfxclkFrequencyPreDs;\n  uint16_t AverageUclkFrequencyPreDs;\n  uint8_t  PcieRate;\n  uint8_t  PcieWidth;\n\n  uint32_t Padding32_1;\n  uint64_t EnergyAccumulator;\n\n  \n  uint32_t     MmHubPadding[8]; \n} SmuMetrics_NV12_t;\n\ntypedef union SmuMetrics {\n\tSmuMetrics_legacy_t\t\tnv10_legacy_metrics;\n\tSmuMetrics_t\t\t\tnv10_metrics;\n\tSmuMetrics_NV12_legacy_t\tnv12_legacy_metrics;\n\tSmuMetrics_NV12_t\t\tnv12_metrics;\n} SmuMetrics_NV1X_t;\n\ntypedef struct {\n  uint16_t MinClock; \n  uint16_t MaxClock; \n  uint16_t MinUclk;\n  uint16_t MaxUclk;\n  \n  uint8_t  WmSetting;\n  uint8_t  Padding[3];\n\n  uint32_t     MmHubPadding[8]; \n} WatermarkRowGeneric_t;\n\n#define NUM_WM_RANGES 4\n\ntypedef enum {\n  WM_SOCCLK = 0,\n  WM_DCEFCLK,\n  WM_COUNT,\n} WM_CLOCK_e;\n\ntypedef struct {\n  \n  WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES];\n\n  uint32_t     MmHubPadding[8]; \n} Watermarks_t;\n\ntypedef struct {\n  uint16_t avgPsmCount[28];\n  uint16_t minPsmCount[28];\n  float    avgPsmVoltage[28];\n  float    minPsmVoltage[28];\n\n  uint32_t     MmHubPadding[32]; \n} AvfsDebugTable_t_NV14;\n\ntypedef struct {\n  uint16_t avgPsmCount[36];\n  uint16_t minPsmCount[36];\n  float    avgPsmVoltage[36]; \n  float    minPsmVoltage[36];\n\n  uint32_t     MmHubPadding[8]; \n} AvfsDebugTable_t_NV10;\n\ntypedef struct {\n  uint8_t  AvfsVersion;\n  uint8_t  Padding;\n\n  uint8_t  AvfsEn[AVFS_VOLTAGE_COUNT];\n  \n  uint8_t  OverrideVFT[AVFS_VOLTAGE_COUNT];\n  uint8_t  OverrideAvfsGb[AVFS_VOLTAGE_COUNT];\n\n  uint8_t  OverrideTemperatures[AVFS_VOLTAGE_COUNT];\n  uint8_t  OverrideVInversion[AVFS_VOLTAGE_COUNT];\n  uint8_t  OverrideP2V[AVFS_VOLTAGE_COUNT];\n  uint8_t  OverrideP2VCharzFreq[AVFS_VOLTAGE_COUNT];\n\n  int32_t VFT0_m1[AVFS_VOLTAGE_COUNT]; \n  int32_t VFT0_m2[AVFS_VOLTAGE_COUNT]; \n  int32_t VFT0_b[AVFS_VOLTAGE_COUNT];  \n\n  int32_t VFT1_m1[AVFS_VOLTAGE_COUNT]; \n  int32_t VFT1_m2[AVFS_VOLTAGE_COUNT]; \n  int32_t VFT1_b[AVFS_VOLTAGE_COUNT];  \n\n  int32_t VFT2_m1[AVFS_VOLTAGE_COUNT]; \n  int32_t VFT2_m2[AVFS_VOLTAGE_COUNT]; \n  int32_t VFT2_b[AVFS_VOLTAGE_COUNT];  \n\n  int32_t AvfsGb0_m1[AVFS_VOLTAGE_COUNT]; \n  int32_t AvfsGb0_m2[AVFS_VOLTAGE_COUNT]; \n  int32_t AvfsGb0_b[AVFS_VOLTAGE_COUNT];  \n\n  int32_t AcBtcGb_m1[AVFS_VOLTAGE_COUNT]; \n  int32_t AcBtcGb_m2[AVFS_VOLTAGE_COUNT]; \n  int32_t AcBtcGb_b[AVFS_VOLTAGE_COUNT];  \n\n  uint32_t AvfsTempCold[AVFS_VOLTAGE_COUNT];\n  uint32_t AvfsTempMid[AVFS_VOLTAGE_COUNT];\n  uint32_t AvfsTempHot[AVFS_VOLTAGE_COUNT];\n\n  uint32_t VInversion[AVFS_VOLTAGE_COUNT]; \n\n\n  int32_t P2V_m1[AVFS_VOLTAGE_COUNT]; \n  int32_t P2V_m2[AVFS_VOLTAGE_COUNT]; \n  int32_t P2V_b[AVFS_VOLTAGE_COUNT];  \n\n  uint32_t P2VCharzFreq[AVFS_VOLTAGE_COUNT]; \n\n  uint32_t EnabledAvfsModules[2]; \n\n  uint32_t     MmHubPadding[8]; \n} AvfsFuseOverride_t;\n\ntypedef struct {\n\n  uint8_t   Gfx_ActiveHystLimit;\n  uint8_t   Gfx_IdleHystLimit;\n  uint8_t   Gfx_FPS;\n  uint8_t   Gfx_MinActiveFreqType;\n  uint8_t   Gfx_BoosterFreqType; \n  uint8_t   Gfx_MinFreqStep;                \n  uint16_t  Gfx_MinActiveFreq;              \n  uint16_t  Gfx_BoosterFreq;                \n  uint16_t  Gfx_PD_Data_time_constant;      \n  uint32_t  Gfx_PD_Data_limit_a;            \n  uint32_t  Gfx_PD_Data_limit_b;            \n  uint32_t  Gfx_PD_Data_limit_c;            \n  uint32_t  Gfx_PD_Data_error_coeff;        \n  uint32_t  Gfx_PD_Data_error_rate_coeff;   \n  \n  uint8_t   Soc_ActiveHystLimit;\n  uint8_t   Soc_IdleHystLimit;\n  uint8_t   Soc_FPS;\n  uint8_t   Soc_MinActiveFreqType;\n  uint8_t   Soc_BoosterFreqType; \n  uint8_t   Soc_MinFreqStep;                \n  uint16_t  Soc_MinActiveFreq;              \n  uint16_t  Soc_BoosterFreq;                \n  uint16_t  Soc_PD_Data_time_constant;      \n  uint32_t  Soc_PD_Data_limit_a;            \n  uint32_t  Soc_PD_Data_limit_b;            \n  uint32_t  Soc_PD_Data_limit_c;            \n  uint32_t  Soc_PD_Data_error_coeff;        \n  uint32_t  Soc_PD_Data_error_rate_coeff;   \n  \n  uint8_t   Mem_ActiveHystLimit;\n  uint8_t   Mem_IdleHystLimit;\n  uint8_t   Mem_FPS;\n  uint8_t   Mem_MinActiveFreqType;\n  uint8_t   Mem_BoosterFreqType;\n  uint8_t   Mem_MinFreqStep;                \n  uint16_t  Mem_MinActiveFreq;              \n  uint16_t  Mem_BoosterFreq;                \n  uint16_t  Mem_PD_Data_time_constant;      \n  uint32_t  Mem_PD_Data_limit_a;            \n  uint32_t  Mem_PD_Data_limit_b;            \n  uint32_t  Mem_PD_Data_limit_c;            \n  uint32_t  Mem_PD_Data_error_coeff;        \n  uint32_t  Mem_PD_Data_error_rate_coeff;   \n\n  uint32_t  Mem_UpThreshold_Limit;          \n  uint8_t   Mem_UpHystLimit;\n  uint8_t   Mem_DownHystLimit;\n  uint16_t  Mem_Fps;\n\n  uint32_t     MmHubPadding[8]; \n\n} DpmActivityMonitorCoeffInt_t;\n\n\n\n#define WORKLOAD_PPLIB_DEFAULT_BIT        0 \n#define WORKLOAD_PPLIB_FULL_SCREEN_3D_BIT 1 \n#define WORKLOAD_PPLIB_POWER_SAVING_BIT   2 \n#define WORKLOAD_PPLIB_VIDEO_BIT          3 \n#define WORKLOAD_PPLIB_VR_BIT             4 \n#define WORKLOAD_PPLIB_COMPUTE_BIT        5 \n#define WORKLOAD_PPLIB_CUSTOM_BIT         6 \n#define WORKLOAD_PPLIB_COUNT              7 \n\n\n\n\n\n\n\n#define TABLE_TRANSFER_OK         0x0\n#define TABLE_TRANSFER_FAILED     0xFF\n\n\n#define TABLE_PPTABLE                 0\n#define TABLE_WATERMARKS              1\n#define TABLE_AVFS                    2\n#define TABLE_AVFS_PSM_DEBUG          3\n#define TABLE_AVFS_FUSE_OVERRIDE      4\n#define TABLE_PMSTATUSLOG             5\n#define TABLE_SMU_METRICS             6\n#define TABLE_DRIVER_SMU_CONFIG       7\n#define TABLE_ACTIVITY_MONITOR_COEFF  8\n#define TABLE_OVERDRIVE               9\n#define TABLE_I2C_COMMANDS           10\n#define TABLE_PACE                   11\n#define TABLE_COUNT                  12\n\n\n#define RLC_PACE_TABLE_NUM_LEVELS 16\n\ntypedef struct {\n  float FlopsPerByteTable[RLC_PACE_TABLE_NUM_LEVELS];\n  \n  uint32_t     MmHubPadding[8]; \n} RlcPaceFlopsPerByteOverride_t;\n\n\n#define UCLK_SWITCH_SLOW 0\n#define UCLK_SWITCH_FAST 1\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}