Fitter report for eJsv32k
Mon Jan 10 22:42:15 2022
Version 6.0 Build 178 04/27/2006 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Fitter Netlist Optimizations
  5. HardCopy II Device Resource Guide
  6. Pin-Out File
  7. Fitter Resource Usage Summary
  8. Input Pins
  9. Output Pins
 10. I/O Bank Usage
 11. All Package Pins
 12. Output Pin Default Load For Reported TCO
 13. Fitter Resource Utilization by Entity
 14. Delay Chain Summary
 15. Pad To Core Delay Chain Fanout
 16. Control Signals
 17. Global & Other Fast Signals
 18. Non-Global High Fan-Out Signals
 19. Fitter RAM Summary
 20. Fitter DSP Block Usage Summary
 21. DSP Block Details
 22. Interconnect Usage Summary
 23. LAB Logic Elements
 24. LAB-wide Signals
 25. LAB Signals Sourced
 26. LAB Signals Sourced Out
 27. LAB Distinct Inputs
 28. Fitter Device Options
 29. Advanced Data - General
 30. Advanced Data - Placement Preparation
 31. Advanced Data - Placement
 32. Advanced Data - Routing
 33. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------+
; Fitter Summary                                                      ;
+--------------------------+------------------------------------------+
; Fitter Status            ; Successful - Mon Jan 10 22:42:11 2022    ;
; Quartus II Version       ; 6.0 Build 178 04/27/2006 SJ Full Version ;
; Revision Name            ; eJsv32k                                  ;
; Top-level Entity Name    ; eJsv32k                                  ;
; Family                   ; Stratix II                               ;
; Device                   ; EP2S15F484C3                             ;
; Timing Models            ; Final                                    ;
; Total ALUTs              ; 6,375 / 12,480 ( 51 % )                  ;
; Total registers          ; 2278                                     ;
; Total pins               ; 168 / 343 ( 49 % )                       ;
; Total virtual pins       ; 0                                        ;
; Total memory bits        ; 67,072 / 419,328 ( 16 % )                ;
; DSP block 9-bit elements ; 8 / 96 ( 8 % )                           ;
; Total PLLs               ; 0 / 6 ( 0 % )                            ;
; Total DLLs               ; 0 / 2 ( 0 % )                            ;
+--------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                      ;
+----------------------------------------------------+--------------------------------+--------------------------------+
; Option                                             ; Setting                        ; Default Value                  ;
+----------------------------------------------------+--------------------------------+--------------------------------+
; Device                                             ; AUTO                           ;                                ;
; Use smart compilation                              ; Off                            ; Off                            ;
; Router Timing Optimization Level                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                           ; 1.0                            ; 1.0                            ;
; Optimize Hold Timing                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Fast-Corner Timing                        ; Off                            ; Off                            ;
; PowerPlay Power Optimization                       ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                    ; Normal compilation             ; Normal compilation             ;
; Optimize IOC Register Placement for Timing         ; On                             ; On                             ;
; Limit to One Fitting Attempt                       ; Off                            ; Off                            ;
; Final Placement Optimizations                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                      ; 1                              ; 1                              ;
; PCI I/O                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                 ; Off                            ; Off                            ;
; Auto Packed Registers -- Stratix II/Cyclone II     ; Auto                           ; Auto                           ;
; Auto Delay Chains                                  ; On                             ; On                             ;
; Auto Merge PLLs                                    ; On                             ; On                             ;
; Perform Physical Synthesis for Combinational Logic ; Off                            ; Off                            ;
; Perform Register Duplication                       ; Off                            ; Off                            ;
; Perform Register Retiming                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining             ; Off                            ; Off                            ;
; Fitter Effort                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                    ; Normal                         ; Normal                         ;
; Logic Cell Insertion - Logic Duplication           ; Auto                           ; Auto                           ;
; Auto Register Duplication                          ; Auto                           ; Auto                           ;
; Auto Global Clock                                  ; On                             ; On                             ;
; Auto Global Register Control Signals               ; On                             ; On                             ;
; Always Enable Input Buffers                        ; Off                            ; Off                            ;
+----------------------------------------------------+--------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+--------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node                                                                                                                                               ; Action     ; Operation                                         ; Reason                   ; Node Port ; Destination Node                                                                                                                                            ; Destination Port ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+--------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Mux1~172                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Mux1~172DUPLICATE                                                                                                                                           ;                  ;
; Mux2~172                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Mux2~172DUPLICATE                                                                                                                                           ;                  ;
; Mux3~170                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Mux3~170DUPLICATE                                                                                                                                           ;                  ;
; Mux4~172                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Mux4~172DUPLICATE                                                                                                                                           ;                  ;
; Mux7~180                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Mux7~180DUPLICATE                                                                                                                                           ;                  ;
; Mux13~172                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Mux13~172DUPLICATE                                                                                                                                          ;                  ;
; Mux14~172                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Mux14~172DUPLICATE                                                                                                                                          ;                  ;
; Mux16~212                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Mux16~212DUPLICATE                                                                                                                                          ;                  ;
; Mux49~272                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Mux49~272DUPLICATE                                                                                                                                          ;                  ;
; Selector245~1811                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Selector245~1811DUPLICATE                                                                                                                                   ;                  ;
; Selector247~262                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Selector247~262DUPLICATE                                                                                                                                    ;                  ;
; Selector247~267                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Selector247~267DUPLICATE                                                                                                                                    ;                  ;
; Selector248~255                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Selector248~255DUPLICATE                                                                                                                                    ;                  ;
; Selector248~267                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Selector248~267DUPLICATE                                                                                                                                    ;                  ;
; Selector249~255                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Selector249~255DUPLICATE                                                                                                                                    ;                  ;
; Selector252~255                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Selector252~255DUPLICATE                                                                                                                                    ;                  ;
; Selector253~255                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Selector253~255DUPLICATE                                                                                                                                    ;                  ;
; Selector253~256                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Selector253~256DUPLICATE                                                                                                                                    ;                  ;
; Selector254~267                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Selector254~267DUPLICATE                                                                                                                                    ;                  ;
; Selector255~267                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Selector255~267DUPLICATE                                                                                                                                    ;                  ;
; Selector256~267                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Selector256~267DUPLICATE                                                                                                                                    ;                  ;
; Selector257~267                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Selector257~267DUPLICATE                                                                                                                                    ;                  ;
; Selector258~267                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Selector258~267DUPLICATE                                                                                                                                    ;                  ;
; Selector259~255                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Selector259~255DUPLICATE                                                                                                                                    ;                  ;
; Selector260~267                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Selector260~267DUPLICATE                                                                                                                                    ;                  ;
; Selector262~261                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Selector262~261DUPLICATE                                                                                                                                    ;                  ;
; Selector265~275                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Selector265~275DUPLICATE                                                                                                                                    ;                  ;
; Selector266~275                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Selector266~275DUPLICATE                                                                                                                                    ;                  ;
; Selector267~275                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Selector267~275DUPLICATE                                                                                                                                    ;                  ;
; Selector268~263                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Selector268~263DUPLICATE                                                                                                                                    ;                  ;
; Selector268~275                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Selector268~275DUPLICATE                                                                                                                                    ;                  ;
; Selector395~172                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; Selector395~172DUPLICATE                                                                                                                                    ;                  ;
; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[128]~17865 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[128]~17865DUPLICATE ;                  ;
; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[256]~17895 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[256]~17895DUPLICATE ;                  ;
; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[416]~17955 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[416]~17955DUPLICATE ;                  ;
; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[547]~18018 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[547]~18018DUPLICATE ;                  ;
; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[677]~18098 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[677]~18098DUPLICATE ;                  ;
; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[955]~18288 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[955]~18288DUPLICATE ;                  ;
; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[987]~18367 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[987]~18367DUPLICATE ;                  ;
; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[66]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[66]~DUPLICATE        ;                  ;
; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[198]        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[198]~DUPLICATE       ;                  ;
; r_stack[4][29]                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; r_stack[4][29]~DUPLICATE                                                                                                                                    ;                  ;
; r_stack[20][14]                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; r_stack[20][14]~DUPLICATE                                                                                                                                   ;                  ;
; r_stack[28][14]                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; r_stack[28][14]~DUPLICATE                                                                                                                                   ;                  ;
; r_stack[31][23]                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; r_stack[31][23]~DUPLICATE                                                                                                                                   ;                  ;
; s_stack[3][28]                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; s_stack[3][28]~DUPLICATE                                                                                                                                    ;                  ;
; s_stack[15][17]                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; s_stack[15][17]~DUPLICATE                                                                                                                                   ;                  ;
; s_stack[15][18]                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; s_stack[15][18]~DUPLICATE                                                                                                                                   ;                  ;
; s_stack[15][23]                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; s_stack[15][23]~DUPLICATE                                                                                                                                   ;                  ;
; s_stack[15][24]                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; s_stack[15][24]~DUPLICATE                                                                                                                                   ;                  ;
; s_stack[15][27]                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; s_stack[15][27]~DUPLICATE                                                                                                                                   ;                  ;
; s_stack[31][8]                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; s_stack[31][8]~DUPLICATE                                                                                                                                    ;                  ;
; s_stack[31][15]                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; s_stack[31][15]~DUPLICATE                                                                                                                                   ;                  ;
; s_stack[31][17]                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; s_stack[31][17]~DUPLICATE                                                                                                                                   ;                  ;
; s_stack[31][24]                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; s_stack[31][24]~DUPLICATE                                                                                                                                   ;                  ;
; s_stack[31][27]                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; s_stack[31][27]~DUPLICATE                                                                                                                                   ;                  ;
; s_stack[31][28]                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; s_stack[31][28]~DUPLICATE                                                                                                                                   ;                  ;
; s_stack[31][29]                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; s_stack[31][29]~DUPLICATE                                                                                                                                   ;                  ;
; s_stack[31][30]                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; s_stack[31][30]~DUPLICATE                                                                                                                                   ;                  ;
; t[8]                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; t[8]~DUPLICATE                                                                                                                                              ;                  ;
; t[9]                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; t[9]~DUPLICATE                                                                                                                                              ;                  ;
; t[10]                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; t[10]~DUPLICATE                                                                                                                                             ;                  ;
; t[11]                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; t[11]~DUPLICATE                                                                                                                                             ;                  ;
; t[16]                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; t[16]~DUPLICATE                                                                                                                                             ;                  ;
; t[18]                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; t[18]~DUPLICATE                                                                                                                                             ;                  ;
; t[19]                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; t[19]~DUPLICATE                                                                                                                                             ;                  ;
; t[20]                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; t[20]~DUPLICATE                                                                                                                                             ;                  ;
; t[21]                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; t[21]~DUPLICATE                                                                                                                                             ;                  ;
; t[22]                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; t[22]~DUPLICATE                                                                                                                                             ;                  ;
; t[28]                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; t[28]~DUPLICATE                                                                                                                                             ;                  ;
; t[29]                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; t[29]~DUPLICATE                                                                                                                                             ;                  ;
; t[31]                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; t[31]~DUPLICATE                                                                                                                                             ;                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+--------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


Color Legend:
  -- Green:
      -- Package Resource:       The HardCopy II package can be migrated from the Stratix II FPGA selected package, and the design has been fitted with the target device migration enabled.
      -- Other Device Resources: The resource quantity is within the acceptable range in the HardCopy II device and package, and will likely migrate from the Stratix II FPGA selected package.
  -- Orange:
      -- Package Resource:       The HardCopy II package can be migrated from the Stratix II FPGA selected package; however, the design has not been fitted with the target device migration enabled.
      -- Other Device Resources: The resource quantity is within the acceptable range in the HardCopy II device and package; however, the resource is constrained so much that the design may not migrate.
  -- Red:
      -- Package Resource:       The HardCopy II package cannot be migrated from the Stratix II FPGA selected package.
      -- Other Device Resources: The design did not migrate because the resource quantity exceeds the acceptable range in the HardCopy II device and package, or, for other reasons detailed in the footnotes.

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HardCopy II Device Resource Guide                                                                                                                                                                                  ;
+-----------------------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Resource                          ; Stratix II EP2S15    ; HC210W              ; HC210               ; HC220               ; HC220               ; HC230               ; HC240               ; HC240               ;
+-----------------------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Migration Compatibility           ;                      ; None                ; None                ; None                ; None                ; None                ; None                ; None                ;
; Primary Migration Constraint      ;                      ; Unsupported feature ; Unsupported feature ; Unsupported feature ; Unsupported feature ; Unsupported feature ; Unsupported feature ; Unsupported feature ;
; Package*                          ; FBGA - 484           ; FBGA - 484          ; FBGA - 484          ; FBGA - 672          ; FBGA - 780          ; FBGA - 1020         ; FBGA - 1020         ; FBGA - 1508         ;
; Logic                             ; --                   ; 4%                  ; 4%                  ; 3%                  ; 3%                  ; 2%                  ; 1%                  ; 1%                  ;
;   -- Logic cells                  ; 6375 ALUTs           ; --                  ; --                  ; --                  ; --                  ; --                  ; --                  ; --                  ;
;   -- DSP elements                 ; 8                    ; --                  ; --                  ; --                  ; --                  ; --                  ; --                  ; --                  ;
; Pins                              ;                      ;                     ;                     ;                     ;                     ;                     ;                     ;                     ;
;   -- Total                        ; 168                  ; 168 / 309           ; 168 / 335           ; 168 / 493           ; 168 / 495           ; 168 / 699           ; 168 / 743           ; 168 / 952           ;
;   -- Differential Input           ; 0                    ; 0 / 66              ; 0 / 70              ; 0 / 90              ; 0 / 90              ; 0 / 128             ; 0 / 224             ; 0 / 272             ;
;   -- Differential Output          ; 0                    ; 0 / 44              ; 0 / 50              ; 0 / 70              ; 0 / 70              ; 0 / 112             ; 0 / 200             ; 0 / 256             ;
;   -- PCI / PCI-X                  ; 0                    ; 0 / 159             ; 0 / 166             ; 0 / 244             ; 0 / 246             ; 0 / 358             ; 0 / 366             ; 0 / 471             ;
;   -- DQ                           ; 0                    ; 0 / 20              ; 0 / 20              ; 0 / 50              ; 0 / 50              ; 0 / 204             ; 0 / 204             ; 0 / 204             ;
;   -- DQS                          ; 0                    ; 0 / 8               ; 0 / 8               ; 0 / 18              ; 0 / 18              ; 0 / 72              ; 0 / 72              ; 0 / 72              ;
; Memory                            ;                      ;                     ;                     ;                     ;                     ;                     ;                     ;                     ;
;   -- M-RAM                        ; 0                    ; 0 / 0               ; 0 / 0               ; 0 / 2               ; 0 / 2               ; 0 / 6               ; 0 / 9               ; 0 / 9               ;
;   -- M4K blocks & M512 blocks**   ; 17                   ; 17 / 190            ; 17 / 190            ; 17 / 408            ; 17 / 408            ; 17 / 614            ; 17 / 816            ; 17 / 816            ;
; PLLs                              ;                      ;                     ;                     ;                     ;                     ;                     ;                     ;                     ;
;   -- Enhanced                     ; 0                    ; 0 / 2               ; 0 / 2               ; 0 / 2               ; 0 / 2               ; 0 / 4               ; 0 / 4               ; 0 / 4               ;
;   -- Fast                         ; 0                    ; 0 / 2               ; 0 / 2               ; 0 / 2               ; 0 / 2               ; 0 / 4               ; 0 / 8               ; 0 / 8               ;
; DLLs                              ; 0                    ; 0 / 1               ; 0 / 1               ; 0 / 1               ; 0 / 1               ; 0 / 2               ; 0 / 2               ; 0 / 2               ;
; SERDES                            ;                      ;                     ;                     ;                     ;                     ;                     ;                     ;                     ;
;   -- RX                           ; 0                    ; 0 / 17              ; 0 / 21              ; 0 / 31              ; 0 / 31              ; 0 / 46              ; 0 / 92              ; 0 / 116             ;
;   -- TX                           ; 0                    ; 0 / 18              ; 0 / 19              ; 0 / 29              ; 0 / 29              ; 0 / 44              ; 0 / 88              ; 0 / 116             ;
; Configuration                     ;                      ;                     ;                     ;                     ;                     ;                     ;                     ;                     ;
;   -- CRC                          ; 0                    ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ;
;   -- ASMI                         ; 0                    ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ;
;   -- Remote Update                ; 0                    ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ;
;   -- JTAG                         ; 0                    ; 0 / 1               ; 0 / 1               ; 0 / 1               ; 0 / 1               ; 0 / 1               ; 0 / 1               ; 0 / 1               ;
+-----------------------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
*  The selected Stratix II FPGA device cannot migrate to any HardCopy II device, regardless of the design. Try this design with a different Stratix II FPGA device.
**  Design contains one or more initialized RAM blocks, which cannot be migrated to HardCopy II devices.



+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/altera/qdesigns60/eJsv32k/eJsv32k.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+------------------------------------------------+---------------------------+
; Resource                                       ; Usage                     ;
+------------------------------------------------+---------------------------+
; Total ALUTs                                    ; 6,375 / 12,480 ( 51 % )   ;
;     -- ALUTs Used                              ; 5862                      ;
;         -- Combinational with no register      ; 3584                      ;
;         -- Register only                       ; 811                       ;
;         -- Combinational with a register       ; 1467                      ;
;     -- ALUTs Unavailable                       ; 513                       ;
;         -- Due to unpartnered 7 input function ; 124                       ;
;         -- Due to unpartnered 6 input function ; 389                       ;
;                                                ;                           ;
; ALUT usage by number of inputs                 ;                           ;
;     -- 7 input functions                       ; 127                       ;
;     -- 6 input functions                       ; 1327                      ;
;     -- 5 input functions                       ; 1084                      ;
;     -- 4 input functions                       ; 785                       ;
;     -- <=3 input functions                     ; 1728                      ;
;     -- Register only                           ; 811                       ;
;                                                ;                           ;
; ALUTs without a partner                        ; 984                       ;
;     -- unpartnered 7 input functions           ; 124 / 127 ( 98 % )        ;
;     -- unpartnered 6 input functions           ; 778 / 1,327 ( 59 % )      ;
;     -- unpartnered 5 input functions           ; 35 / 1,084 ( 3 % )        ;
;     -- unpartnered 4 input functions           ; 20 / 785 ( 3 % )          ;
;     -- unpartnered <=3 input functions         ; 23 / 1,728 ( 1 % )        ;
;     -- Unpartnered registers only              ; 4 / 2,278 ( < 1 % )       ;
;                                                ;                           ;
; ALUTs by mode                                  ;                           ;
;     -- normal mode                             ; 3860                      ;
;     -- extended LUT mode                       ; 127                       ;
;     -- arithmetic mode                         ; 1028                      ;
;     -- shared arithmetic mode                  ; 36                        ;
;                                                ;                           ;
; Total registers                                ; 2,278 / 14,410 ( 16 % )   ;
; ALMs:  partially or completely used            ; 3,423 / 6,240 ( 55 % )    ;
; Total LABs                                     ; 457 / 780 ( 59 % )        ;
; User inserted logic elements                   ; 0                         ;
; Virtual pins                                   ; 0                         ;
; I/O pins                                       ; 168 / 343 ( 49 % )        ;
;     -- Clock pins                              ; 14 / 16 ( 88 % )          ;
; Global signals                                 ; 2                         ;
; M512s                                          ; 0 / 104 ( 0 % )           ;
; M4Ks                                           ; 17 / 78 ( 22 % )          ;
; Total memory bits                              ; 67,072 / 419,328 ( 16 % ) ;
; Total RAM block bits                           ; 78,336 / 419,328 ( 19 % ) ;
; DSP block 9-bit elements                       ; 8 / 96 ( 8 % )            ;
; PLLs                                           ; 0 / 6 ( 0 % )             ;
; Global clocks                                  ; 2 / 16 ( 13 % )           ;
; Regional clocks                                ; 0 / 32 ( 0 % )            ;
; SERDES transmitters                            ; 0 / 38 ( 0 % )            ;
; SERDES receivers                               ; 0 / 42 ( 0 % )            ;
; Maximum fan-out node                           ; clk~clkctrl               ;
; Maximum fan-out                                ; 2295                      ;
; Highest non-global fan-out signal              ; rp[0]                     ;
; Highest non-global fan-out                     ; 559                       ;
; Total fan-out                                  ; 30368                     ;
; Average fan-out                                ; 3.94                      ;
+------------------------------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                 ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clk  ; N20   ; 1        ; 0            ; 10           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; clr  ; M21   ; 2        ; 0            ; 16           ; 2           ; 66                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                   ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; a_o[0]       ; V10   ; 7        ; 33           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[10]      ; T10   ; 7        ; 30           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[11]      ; N2    ; 6        ; 40           ; 10           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[12]      ; P19   ; 1        ; 0            ; 8            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[13]      ; G2    ; 5        ; 40           ; 21           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[14]      ; U9    ; 7        ; 34           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[15]      ; AA5   ; 7        ; 31           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[16]      ; V2    ; 6        ; 40           ; 3            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[17]      ; AB5   ; 7        ; 31           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[18]      ; AA9   ; 10       ; 25           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[19]      ; U10   ; 7        ; 30           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[1]       ; P6    ; 6        ; 40           ; 8            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[20]      ; W10   ; 7        ; 22           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[21]      ; K18   ; 2        ; 0            ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[22]      ; R9    ; 7        ; 34           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[23]      ; T9    ; 7        ; 34           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[24]      ; F6    ; 4        ; 38           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[25]      ; G3    ; 5        ; 40           ; 23           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[26]      ; V8    ; 7        ; 33           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[27]      ; T4    ; 6        ; 40           ; 4            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[28]      ; AA6   ; 7        ; 30           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[29]      ; F7    ; 4        ; 35           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[2]       ; Y8    ; 7        ; 29           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[30]      ; AB8   ; 7        ; 26           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[31]      ; R8    ; 6        ; 40           ; 3            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[3]       ; V11   ; 8        ; 17           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[4]       ; H6    ; 5        ; 40           ; 21           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[5]       ; F1    ; 5        ; 40           ; 23           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[6]       ; D8    ; 4        ; 34           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[7]       ; G1    ; 5        ; 40           ; 21           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[8]       ; Y5    ; 7        ; 31           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; a_o[9]       ; K2    ; 5        ; 40           ; 17           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[0]  ; L7    ; 5        ; 40           ; 17           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[10] ; N15   ; 1        ; 0            ; 9            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[11] ; L21   ; 2        ; 0            ; 16           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[12] ; U12   ; 8        ; 15           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[13] ; C5    ; 4        ; 31           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[14] ; E10   ; 4        ; 30           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[15] ; B5    ; 4        ; 31           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[16] ; D6    ; 4        ; 35           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[17] ; E7    ; 4        ; 37           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[18] ; P2    ; 6        ; 40           ; 9            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[19] ; H12   ; 3        ; 15           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[1]  ; K17   ; 2        ; 0            ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[20] ; AA13  ; 8        ; 18           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[21] ; D13   ; 3        ; 18           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[22] ; A5    ; 4        ; 31           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[23] ; F8    ; 4        ; 35           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[24] ; G8    ; 4        ; 37           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[25] ; F2    ; 5        ; 40           ; 23           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[26] ; Y6    ; 7        ; 31           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[27] ; D10   ; 9        ; 25           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[28] ; G9    ; 4        ; 33           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[29] ; B13   ; 3        ; 18           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[2]  ; L15   ; 2        ; 0            ; 17           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[30] ; C6    ; 4        ; 31           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[31] ; T8    ; 7        ; 35           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[3]  ; K19   ; 2        ; 0            ; 18           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[4]  ; K21   ; 2        ; 0            ; 17           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[5]  ; K7    ; 5        ; 40           ; 18           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[6]  ; G22   ; 2        ; 0            ; 21           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[7]  ; J16   ; 2        ; 0            ; 21           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[8]  ; J2    ; 5        ; 40           ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; addr_o_o[9]  ; K22   ; 2        ; 0            ; 17           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; code_o[0]    ; D12   ; 3        ; 17           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; code_o[1]    ; D11   ; 3        ; 15           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; code_o[2]    ; B18   ; 3        ; 10           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; code_o[3]    ; A13   ; 3        ; 18           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; code_o[4]    ; B6    ; 4        ; 30           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; code_o[5]    ; E11   ; 3        ; 17           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; code_o[6]    ; R21   ; 1        ; 0            ; 8            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; code_o[7]    ; H3    ; 5        ; 40           ; 22           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; data_i_o[0]  ; G12   ; 3        ; 17           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_i_o[1]  ; B12   ; 4        ; 22           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_i_o[2]  ; Y11   ; 7        ; 22           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_i_o[3]  ; AA11  ; 7        ; 22           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_i_o[4]  ; H11   ; 3        ; 17           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_i_o[5]  ; C13   ; 3        ; 18           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_i_o[6]  ; L20   ; 2        ; 0            ; 16           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; data_i_o[7]  ; Y10   ; 7        ; 22           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_o_o[0]  ; L2    ; 5        ; 40           ; 16           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; data_o_o[1]  ; N22   ; 1        ; 0            ; 10           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; data_o_o[2]  ; H9    ; 4        ; 33           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_o_o[3]  ; K8    ; 5        ; 40           ; 18           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; data_o_o[4]  ; N21   ; 1        ; 0            ; 10           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; data_o_o[5]  ; AA7   ; 7        ; 29           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; data_o_o[6]  ; N1    ; 6        ; 40           ; 10           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; data_o_o[7]  ; K6    ; 5        ; 40           ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[0]       ; C11   ; 4        ; 22           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[10]      ; Y7    ; 7        ; 29           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[11]      ; K4    ; 5        ; 40           ; 18           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[12]      ; AB10  ; 10       ; 25           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[13]      ; E9    ; 4        ; 33           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[14]      ; J8    ; 5        ; 40           ; 22           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[15]      ; B9    ; 9        ; 26           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[16]      ; K5    ; 5        ; 40           ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[17]      ; B7    ; 4        ; 29           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[18]      ; K1    ; 5        ; 40           ; 17           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[19]      ; V9    ; 10       ; 26           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[1]       ; A8    ; 4        ; 26           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[20]      ; Y9    ; 10       ; 25           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[21]      ; J5    ; 5        ; 40           ; 20           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[22]      ; B8    ; 4        ; 26           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[23]      ; L8    ; 5        ; 40           ; 17           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[24]      ; F9    ; 4        ; 34           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[25]      ; C8    ; 4        ; 29           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[26]      ; AB6   ; 7        ; 30           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[27]      ; AA8   ; 7        ; 26           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[28]      ; K16   ; 2        ; 0            ; 18           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[29]      ; B11   ; 4        ; 22           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[2]       ; C12   ; 4        ; 22           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[30]      ; C9    ; 9        ; 26           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[31]      ; P3    ; 6        ; 40           ; 9            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[3]       ; W9    ; 10       ; 26           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[4]       ; A10   ; 9        ; 25           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[5]       ; B10   ; 9        ; 25           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[6]       ; A7    ; 4        ; 29           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[7]       ; C7    ; 4        ; 29           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[8]       ; G4    ; 5        ; 40           ; 23           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; p_o[9]       ; E8    ; 4        ; 34           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; phase_o[0]   ; Y12   ; 8        ; 18           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; phase_o[1]   ; C10   ; 9        ; 25           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; phase_o[2]   ; A6    ; 4        ; 30           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; rp_o[0]      ; H20   ; 2        ; 0            ; 22           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; rp_o[1]      ; G21   ; 2        ; 0            ; 21           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; rp_o[2]      ; H21   ; 2        ; 0            ; 20           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; rp_o[3]      ; G20   ; 2        ; 0            ; 22           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; rp_o[4]      ; J21   ; 2        ; 0            ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; sp_o[0]      ; J6    ; 5        ; 40           ; 20           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; sp_o[1]      ; K3    ; 5        ; 40           ; 18           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; sp_o[2]      ; H2    ; 5        ; 40           ; 20           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; sp_o[3]      ; L3    ; 5        ; 40           ; 16           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; sp_o[4]      ; J3    ; 5        ; 40           ; 19           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[0]       ; R2    ; 6        ; 40           ; 8            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[10]      ; V3    ; 6        ; 40           ; 2            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[11]      ; U5    ; 6        ; 40           ; 4            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[12]      ; R19   ; 1        ; 0            ; 6            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[13]      ; J7    ; 5        ; 40           ; 22           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[14]      ; T2    ; 6        ; 40           ; 7            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[15]      ; H5    ; 5        ; 40           ; 21           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[16]      ; R4    ; 6        ; 40           ; 6            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[17]      ; E6    ; 4        ; 39           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[18]      ; U4    ; 6        ; 40           ; 4            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[19]      ; T3    ; 6        ; 40           ; 4            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[1]       ; N8    ; 6        ; 40           ; 9            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[20]      ; T7    ; 7        ; 39           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[21]      ; R3    ; 6        ; 40           ; 6            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[22]      ; R6    ; 6        ; 40           ; 6            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[23]      ; H1    ; 5        ; 40           ; 20           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[24]      ; T5    ; 6        ; 40           ; 5            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[25]      ; P5    ; 6        ; 40           ; 8            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[26]      ; U2    ; 6        ; 40           ; 5            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[27]      ; U1    ; 6        ; 40           ; 5            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[28]      ; Y3    ; 7        ; 39           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[29]      ; R5    ; 6        ; 40           ; 6            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[2]       ; P7    ; 6        ; 40           ; 7            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[30]      ; P20   ; 1        ; 0            ; 9            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[31]      ; T6    ; 6        ; 40           ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[3]       ; N7    ; 6        ; 40           ; 9            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[4]       ; T1    ; 6        ; 40           ; 7            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[5]       ; P8    ; 6        ; 40           ; 7            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[6]       ; AA10  ; 10       ; 25           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[7]       ; H4    ; 5        ; 40           ; 22           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[8]       ; W5    ; 7        ; 38           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; t_o[9]       ; R1    ; 6        ; 40           ; 8            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; write_o      ; AB7   ; 7        ; 29           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ; 0 pF ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 8 / 40 ( 20 % )  ; 3.3V          ; --           ;
; 2        ; 17 / 44 ( 39 % ) ; 3.3V          ; --           ;
; 3        ; 12 / 50 ( 24 % ) ; 3.3V          ; --           ;
; 4        ; 30 / 35 ( 86 % ) ; 3.3V          ; --           ;
; 5        ; 30 / 44 ( 68 % ) ; 3.3V          ; --           ;
; 6        ; 29 / 40 ( 73 % ) ; 3.3V          ; --           ;
; 7        ; 27 / 34 ( 79 % ) ; 3.3V          ; --           ;
; 8        ; 4 / 43 ( 9 % )   ; 3.3V          ; --           ;
; 9        ; 6 / 6 ( 100 % )  ; 3.3V          ; --           ;
; 10       ; 6 / 6 ( 100 % )  ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                        ;
+----------+------------+----------+---------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ;          ; TEMPDIODEp                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ; 4        ; VCCIO4                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A4       ; 277        ; 4        ; ^MSEL3                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A5       ; 307        ; 4        ; addr_o_o[22]              ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 311        ; 4        ; phase_o[2]                ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 315        ; 4        ; p_o[6]                    ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 318        ; 4        ; p_o[1]                    ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A10      ; 323        ; 9        ; p_o[4]                    ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ;            ; 4        ; VCCIO4                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A12      ;            ; 3        ; VCCIO3                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A13      ; 329        ; 3        ; code_o[3]                 ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A15      ; 343        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A16      ; 347        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A17      ; 351        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 350        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 375        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ;            ; 3        ; VCCIO3                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A21      ; 383        ; 3        ; ^nCE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 6        ; VCCIO6                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 191        ; 7        ; ^nCEO                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AA4      ; 181        ; 7        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA5      ; 163        ; 7        ; a_o[15]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA6      ; 159        ; 7        ; a_o[28]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA7      ; 155        ; 7        ; data_o_o[5]               ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA8      ; 151        ; 7        ; p_o[27]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA9      ; 144        ; 10       ; a_o[18]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA10     ; 147        ; 10       ; t_o[6]                    ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA11     ; 141        ; 7        ; data_i_o[3]               ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA12     ; 138        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 137        ; 8        ; addr_o_o[20]              ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA14     ;            ; 8        ; VREFB8                    ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; AA15     ; 127        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 123        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 119        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 115        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ; 85         ; 8        ; #TCK                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; AA20     ; 86         ; 8        ; #TMS                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 1        ; VCCIO1                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 190        ; 7        ; ^nIO_PULLUP               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AB3      ;            ; 7        ; VCCIO7                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB4      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB5      ; 161        ; 7        ; a_o[17]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB6      ; 157        ; 7        ; p_o[26]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB7      ; 153        ; 7        ; write_o                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB8      ; 150        ; 7        ; a_o[30]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB9      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB10     ; 145        ; 10       ; p_o[12]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ;            ; 7        ; VCCIO7                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB12     ;            ; 8        ; VCCIO8                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB13     ; 139        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB14     ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB15     ; 125        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ; 124        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB17     ; 117        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB18     ; 118        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ; 87         ; 8        ; #TRST                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; AB20     ;            ; 8        ; VCCIO8                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB21     ; 84         ; 8        ; #TDI                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ; 5        ; VCCIO5                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 276        ; 4        ; #TDO                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ; 279        ; 4        ; ^MSEL2                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B5       ; 305        ; 4        ; addr_o_o[15]              ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 309        ; 4        ; code_o[4]                 ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 313        ; 4        ; p_o[17]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 317        ; 4        ; p_o[22]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 320        ; 9        ; p_o[15]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 321        ; 9        ; p_o[5]                    ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 327        ; 4        ; p_o[29]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 328        ; 4        ; data_i_o[1]               ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 331        ; 3        ; addr_o_o[29]              ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ;            ; 3        ; VREFB3                    ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; B15      ; 341        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 345        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 349        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 353        ; 3        ; code_o[2]                 ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; B19      ; 377        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 381        ; 3        ; ^nSTATUS                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B22      ;            ; 2        ; VCCIO2                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ; 275        ; 5        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 273        ; 5        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ;            ;          ; TEMPDIODEn                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C4       ; 285        ; 4        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ; 306        ; 4        ; addr_o_o[13]              ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; C6       ; 308        ; 4        ; addr_o_o[30]              ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ; 316        ; 4        ; p_o[7]                    ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 314        ; 4        ; p_o[25]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 319        ; 9        ; p_o[30]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ; 324        ; 9        ; phase_o[1]                ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ; 325        ; 4        ; p_o[0]                    ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ; 326        ; 4        ; p_o[2]                    ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 330        ; 3        ; data_i_o[5]               ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ; 354        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ; 342        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C16      ; 344        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C17      ; 352        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ; 355        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C19      ; 369        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C20      ; 384        ; 3        ; ^CONF_DONE                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C21      ; 2          ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C22      ; 0          ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 271        ; 5        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 269        ; 5        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 287        ; 4        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D4       ; 278        ; 4        ; ^MSEL1                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 283        ; 4        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 293        ; 4        ; addr_o_o[16]              ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ;            ; 4        ; VREFB4                    ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 297        ; 4        ; a_o[6]                    ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ;            ; 4        ; VREFB4                    ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D10      ; 322        ; 9        ; addr_o_o[27]              ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ; 337        ; 3        ; code_o[1]                 ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 333        ; 3        ; code_o[0]                 ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ; 332        ; 3        ; addr_o_o[21]              ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ; 356        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 361        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ;            ; 3        ; VREFB3                    ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D17      ; 373        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D18      ; 379        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D19      ; 382        ; 3        ; ^DCLK                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D20      ; 371        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D21      ; 6          ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D22      ; 4          ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 267        ; 5        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 265        ; 5        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 274        ; 5        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ; 272        ; 5        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E5       ; 280        ; 4        ; ^MSEL0                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 281        ; 4        ; t_o[17]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; E7       ; 289        ; 4        ; addr_o_o[17]              ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 298        ; 4        ; p_o[9]                    ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 301        ; 4        ; p_o[13]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 312        ; 4        ; addr_o_o[14]              ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 335        ; 3        ; code_o[5]                 ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ; 339        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E13      ; 338        ; 3        ; +~DATA0~ / RESERVED_INPUT ; input  ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; E14      ; 357        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E15      ; 365        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ; 374        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E17      ; 376        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E18      ; 380        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E19      ; 3          ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E20      ; 1          ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E21      ; 10         ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E22      ; 8          ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 263        ; 5        ; a_o[5]                    ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F2       ; 261        ; 5        ; addr_o_o[25]              ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F3       ;            ; 5        ; VREFB5                    ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ; 270        ; 5        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ; 268        ; 5        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F6       ; 288        ; 4        ; a_o[24]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; F7       ; 296        ; 4        ; a_o[29]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 294        ; 4        ; addr_o_o[23]              ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 300        ; 4        ; p_o[24]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ;            ;          ; GNDA_PLL5                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; GNDA_PLL5                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F12      ;            ;          ; VCCA_PLL5                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F13      ; 346        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 358        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 367        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ; 362        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F17      ; 378        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F18      ;            ; 2        ; VREFB2                    ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; F19      ; 11         ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F20      ; 9          ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 14         ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ; 12         ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 255        ; 5        ; a_o[7]                    ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 253        ; 5        ; a_o[13]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 262        ; 5        ; a_o[25]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G4       ; 260        ; 5        ; p_o[8]                    ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G5       ; 266        ; 5        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ; 264        ; 5        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ; 286        ; 4        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G8       ; 291        ; 4        ; addr_o_o[24]              ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; G9       ; 302        ; 4        ; addr_o_o[28]              ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 9        ; VCC_PLL5_OUT              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; VCCD_PLL5                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G12      ; 336        ; 3        ; data_i_o[0]               ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; G13      ; 348        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G14      ; 359        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G15      ; 366        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 370        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 7          ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G18      ; 5          ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G19      ; 19         ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G20      ; 17         ; 2        ; rp_o[3]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G21      ; 22         ; 2        ; rp_o[1]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G22      ; 20         ; 2        ; addr_o_o[6]               ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 251        ; 5        ; t_o[23]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 249        ; 5        ; sp_o[2]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 259        ; 5        ; code_o[7]                 ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H4       ; 257        ; 5        ; t_o[7]                    ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H5       ; 254        ; 5        ; t_o[15]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H6       ; 252        ; 5        ; a_o[4]                    ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H7       ; 284        ; 4        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H8       ;            ;          ; VCCINT                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H9       ; 304        ; 4        ; data_o_o[2]               ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ;            ; 4        ; VCCPD4                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H11      ; 334        ; 3        ; data_i_o[4]               ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ; 340        ; 3        ; addr_o_o[19]              ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; H13      ;            ; 3        ; VCCPD3                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H14      ; 360        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H15      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ; 368        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H17      ; 15         ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H18      ; 13         ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H19      ; 18         ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ; 16         ; 2        ; rp_o[0]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H21      ; 26         ; 2        ; rp_o[2]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H22      ; 24         ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ; 247        ; 5        ; addr_o_o[8]               ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 245        ; 5        ; sp_o[4]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J4       ;            ; 5        ; VREFB5                    ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 250        ; 5        ; p_o[21]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J6       ; 248        ; 5        ; sp_o[0]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J7       ; 258        ; 5        ; t_o[13]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J8       ; 256        ; 5        ; p_o[14]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J9       ;            ;          ; VCCINT                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J15      ; 364        ; 3        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J16      ; 23         ; 2        ; addr_o_o[7]               ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J17      ; 21         ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J18      ; 27         ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J19      ; 25         ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J20      ; 30         ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 28         ; 2        ; rp_o[4]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J22      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K1       ; 239        ; 5        ; p_o[18]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 237        ; 5        ; a_o[9]                    ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ; 243        ; 5        ; sp_o[1]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K4       ; 241        ; 5        ; p_o[11]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K5       ; 246        ; 5        ; p_o[16]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K6       ; 244        ; 5        ; data_o_o[7]               ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K7       ; 242        ; 5        ; addr_o_o[5]               ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K8       ; 240        ; 5        ; data_o_o[3]               ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K9       ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 2        ; VCCPD2                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 35         ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K16      ; 33         ; 2        ; p_o[28]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K17      ; 31         ; 2        ; addr_o_o[1]               ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K18      ; 29         ; 2        ; a_o[21]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K19      ; 34         ; 2        ; addr_o_o[3]               ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K20      ; 32         ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K21      ; 38         ; 2        ; addr_o_o[4]               ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K22      ; 36         ; 2        ; addr_o_o[9]               ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ;            ; 5        ; VCCIO5                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L2       ; 233        ; 5        ; data_o_o[0]               ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L3       ; 235        ; 5        ; sp_o[3]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L4       ;            ;          ; GNDA_PLL4                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ;            ;          ; GNDA_PLL4                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCD_PLL4                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 238        ; 5        ; addr_o_o[0]               ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L8       ; 236        ; 5        ; p_o[23]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L9       ;            ; 5        ; VCCPD5                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; VCCINT                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; VCCINT                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ; 39         ; 2        ; addr_o_o[2]               ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 37         ; 2        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L17      ;            ;          ; GNDA_PLL1                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; GNDA_PLL1                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 2        ; VREFB2                    ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ; 40         ; 2        ; data_i_o[6]               ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L21      ; 42         ; 2        ; addr_o_o[11]              ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L22      ;            ; 2        ; VCCIO2                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M1       ;            ; 6        ; VCCIO6                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M2       ; 232        ; 5        ; GND+                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 234        ; 5        ; GND+                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M4       ;            ;          ; VCCA_PLL3                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; VCCD_PLL3                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; VCCA_PLL4                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; VCCINT                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; VCCINT                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; VCCD_PLL1                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCA_PLL1                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; VCCD_PLL2                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCA_PLL2                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ; 41         ; 2        ; GND+                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M21      ; 43         ; 2        ; clr                       ; input  ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M22      ;            ; 1        ; VCCIO1                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N1       ; 231        ; 6        ; data_o_o[6]               ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N2       ; 229        ; 6        ; a_o[11]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ; 230        ; 6        ; GND+                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N4       ; 228        ; 6        ; GND+                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N5       ;            ;          ; GNDA_PLL3                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GNDA_PLL3                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 226        ; 6        ; t_o[3]                    ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N8       ; 224        ; 6        ; t_o[1]                    ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N9       ;            ; 6        ; VCCPD6                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; VCCINT                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; VCCINT                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ; 51         ; 1        ; addr_o_o[10]              ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 49         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N17      ;            ;          ; GNDA_PLL2                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; GNDA_PLL2                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N19      ; 47         ; 1        ; GND+                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N20      ; 45         ; 1        ; clk                       ; input  ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N21      ; 46         ; 1        ; data_o_o[4]               ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N22      ; 44         ; 1        ; data_o_o[1]               ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P2       ; 227        ; 6        ; addr_o_o[18]              ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P3       ; 225        ; 6        ; p_o[31]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P4       ;            ; 6        ; VREFB6                    ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 222        ; 6        ; t_o[25]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P6       ; 220        ; 6        ; a_o[1]                    ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P7       ; 218        ; 6        ; t_o[2]                    ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P8       ; 216        ; 6        ; t_o[5]                    ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P9       ;            ;          ; VCCINT                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ; 7        ; VCCPD7                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; VCCINT                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P15      ;            ; 1        ; VCCPD1                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P16      ; 59         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P17      ; 57         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 55         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ; 53         ; 1        ; a_o[12]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P20      ; 50         ; 1        ; t_o[30]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P21      ; 48         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P22      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R1       ; 223        ; 6        ; t_o[9]                    ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R2       ; 221        ; 6        ; t_o[0]                    ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R3       ; 215        ; 6        ; t_o[21]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R4       ; 213        ; 6        ; t_o[16]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R5       ; 214        ; 6        ; t_o[29]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R6       ; 212        ; 6        ; t_o[22]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R7       ; 202        ; 6        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 200        ; 6        ; a_o[31]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R9       ; 168        ; 7        ; a_o[22]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R11      ;            ; 10       ; VCC_PLL6_OUT              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCA_PLL6                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ; 8        ; VCCPD8                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R14      ; 106        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ; 89         ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R16      ; 83         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R17      ; 81         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ; 63         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R19      ; 61         ; 1        ; t_o[12]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R20      ;            ; 1        ; VREFB1                    ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; R21      ; 54         ; 1        ; code_o[6]                 ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R22      ; 52         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ; 219        ; 6        ; t_o[4]                    ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T2       ; 217        ; 6        ; t_o[14]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T3       ; 207        ; 6        ; t_o[19]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T4       ; 205        ; 6        ; a_o[27]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T5       ; 210        ; 6        ; t_o[24]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T6       ; 208        ; 6        ; t_o[31]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T7       ; 186        ; 7        ; t_o[20]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; T8       ; 172        ; 7        ; addr_o_o[31]              ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; T9       ; 170        ; 7        ; a_o[23]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ; 156        ; 7        ; a_o[10]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ;            ;          ; GNDA_PLL6                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GNDA_PLL6                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ; 120        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T14      ; 108        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ; 98         ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ; 92         ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T17      ; 67         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T18      ; 65         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ; 66         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T20      ; 64         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T21      ; 58         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T22      ; 56         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U1       ; 211        ; 6        ; t_o[27]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U2       ; 209        ; 6        ; t_o[26]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U3       ;            ; 6        ; VREFB6                    ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ; 206        ; 6        ; t_o[18]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U5       ; 204        ; 6        ; t_o[11]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U6       ; 179        ; 7        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U7       ; 180        ; 7        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U8       ; 173        ; 7        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U9       ; 171        ; 7        ; a_o[14]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; U10      ; 158        ; 7        ; a_o[19]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; U11      ;            ;          ; VCCD_PLL6                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U12      ; 130        ; 8        ; addr_o_o[12]              ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; U13      ; 112        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U14      ; 103        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U15      ; 99         ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U16      ; 94         ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U17      ; 71         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U18      ; 69         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U19      ; 70         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U20      ; 68         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 62         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 60         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 203        ; 6        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 201        ; 6        ; a_o[16]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V3       ; 198        ; 6        ; t_o[10]                   ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V4       ; 196        ; 6        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ; 188        ; 7        ; ^PORSEL                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V6       ; 185        ; 7        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V7       ; 175        ; 7        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V8       ; 166        ; 7        ; a_o[26]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; V9       ; 149        ; 10       ; p_o[19]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; V10      ; 165        ; 7        ; a_o[0]                    ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; V11      ; 132        ; 8        ; a_o[3]                    ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; V12      ; 134        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V13      ; 114        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V14      ; 105        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V15      ; 97         ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V16      ; 93         ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V17      ; 90         ; 8        ; ^VCCSEL                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V18      ; 75         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V19      ; 73         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V20      ;            ; 1        ; VREFB1                    ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 74         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 72         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 199        ; 6        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 197        ; 6        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 194        ; 6        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 192        ; 6        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ; 182        ; 7        ; t_o[8]                    ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; W6       ;            ; 7        ; VREFB7                    ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 177        ; 7        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W8       ;            ; 7        ; VREFB7                    ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; W9       ; 148        ; 10       ; p_o[3]                    ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; W10      ; 142        ; 7        ; a_o[20]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; W11      ; 133        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 135        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W13      ; 128        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W14      ; 109        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W15      ; 102        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 101        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ; 95         ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W18      ; 88         ; 8        ; ^nCONFIG                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W19      ; 79         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W20      ; 77         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W21      ; 78         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ; 76         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 195        ; 6        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ; 193        ; 6        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y3       ; 184        ; 7        ; t_o[28]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y4       ; 189        ; 7        ; PLL_ENA                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y5       ; 162        ; 7        ; a_o[8]                    ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y6       ; 160        ; 7        ; addr_o_o[26]              ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y7       ; 154        ; 7        ; p_o[10]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y8       ; 152        ; 7        ; a_o[2]                    ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y9       ; 146        ; 10       ; p_o[20]                   ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y10      ; 140        ; 7        ; data_i_o[7]               ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y11      ; 143        ; 7        ; data_i_o[2]               ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y12      ; 136        ; 8        ; phase_o[0]                ; output ; LVTTL        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y13      ; 131        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y14      ; 110        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ; 126        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y16      ; 121        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ; 116        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y18      ; 113        ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y19      ;            ; 8        ; VREFB8                    ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ; 91         ; 8        ; GND*                      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y21      ; 82         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 80         ; 1        ; GND*                      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+---------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; HyperTransport                   ; 0 pF  ; 100 Ohm (Differential)             ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVTTL                            ; 0 pF  ; Not Available                      ;
; LVCMOS                           ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.2-V HSTL                       ; 0 pF  ; Not Available                      ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; Differential 1.2-V HSTL          ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+-------------+-------------+-------------------+--------------+-------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+----------------+---------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                ; ALUTs       ; ALMs        ; LC Combinationals ; LC Registers ; Memory Bits ; M512s ; M4Ks ; M-RAMs ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only ALUTs ; Register-Only ALUTs ; LUT/Register ALUTs ; Full Hierarchy Name                                                                                                                      ;
+-------------------------------------------+-------------+-------------+-------------------+--------------+-------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+----------------+---------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; |eJsv32k                                  ; 6375 (4838) ; 3423 (2641) ; 5051 (3533)       ; 2278 (2277)  ; 67072       ; 0     ; 17   ; 0      ; 8            ; 0       ; 0         ; 1         ; 168  ; 0            ; 3584 (2066)    ; 811 (811)           ; 1467 (1467)        ; |eJsv32k                                                                                                                                 ;
;    |altsyncram:WideOr3_rtl_0|             ; 0 (0)       ; 0 (0)       ; 0 (0)             ; 0 (0)        ; 1536        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)          ; 0 (0)               ; 0 (0)              ; |eJsv32k|altsyncram:WideOr3_rtl_0                                                                                                        ;
;       |altsyncram_vju:auto_generated|     ; 0 (0)       ; 0 (0)       ; 0 (0)             ; 0 (0)        ; 1536        ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)          ; 0 (0)               ; 0 (0)              ; |eJsv32k|altsyncram:WideOr3_rtl_0|altsyncram_vju:auto_generated                                                                          ;
;    |divide:divide_inst|                   ; 1288 (0)    ; 654 (0)     ; 1282 (0)          ; 0 (0)        ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1282 (0)       ; 0 (0)               ; 0 (0)              ; |eJsv32k|divide:divide_inst                                                                                                              ;
;       |lpm_divide:lpm_divide_component|   ; 1288 (0)    ; 654 (0)     ; 1282 (0)          ; 0 (0)        ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1282 (0)       ; 0 (0)               ; 0 (0)              ; |eJsv32k|divide:divide_inst|lpm_divide:lpm_divide_component                                                                              ;
;          |lpm_divide_h9s:auto_generated|  ; 1288 (0)    ; 654 (0)     ; 1282 (0)          ; 0 (0)        ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1282 (0)       ; 0 (0)               ; 0 (0)              ; |eJsv32k|divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated                                                ;
;             |abs_divider_4dg:divider|     ; 1288 (64)   ; 654 (32)    ; 1282 (64)         ; 0 (0)        ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1282 (64)      ; 0 (0)               ; 0 (0)              ; |eJsv32k|divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider                        ;
;                |alt_u_div_m6f:divider|    ; 1160 (1160) ; 590 (590)   ; 1154 (1154)       ; 0 (0)        ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1154 (1154)    ; 0 (0)               ; 0 (0)              ; |eJsv32k|divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider  ;
;                |lpm_abs_2t9:my_abs_den|   ; 32 (32)     ; 16 (16)     ; 32 (32)           ; 0 (0)        ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 32 (32)        ; 0 (0)               ; 0 (0)              ; |eJsv32k|divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den ;
;                |lpm_abs_2t9:my_abs_num|   ; 32 (32)     ; 16 (16)     ; 32 (32)           ; 0 (0)        ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 32 (32)        ; 0 (0)               ; 0 (0)              ; |eJsv32k|divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num ;
;    |mult:mult_inst|                       ; 0 (0)       ; 0 (0)       ; 0 (0)             ; 0 (0)        ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)          ; 0 (0)               ; 0 (0)              ; |eJsv32k|mult:mult_inst                                                                                                                  ;
;       |lpm_mult:lpm_mult_component|       ; 0 (0)       ; 0 (0)       ; 0 (0)             ; 0 (0)        ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)          ; 0 (0)               ; 0 (0)              ; |eJsv32k|mult:mult_inst|lpm_mult:lpm_mult_component                                                                                      ;
;          |mult_fbo:auto_generated|        ; 0 (0)       ; 0 (0)       ; 0 (0)             ; 0 (0)        ; 0           ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)          ; 0 (0)               ; 0 (0)              ; |eJsv32k|mult:mult_inst|lpm_mult:lpm_mult_component|mult_fbo:auto_generated                                                              ;
;    |ram_memory:ram_memory_inst|           ; 11 (0)      ; 8 (0)       ; 10 (0)            ; 1 (0)        ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (0)         ; 0 (0)               ; 1 (0)              ; |eJsv32k|ram_memory:ram_memory_inst                                                                                                      ;
;       |altsyncram:altsyncram_component|   ; 11 (0)      ; 8 (0)       ; 10 (0)            ; 1 (0)        ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (0)         ; 0 (0)               ; 1 (0)              ; |eJsv32k|ram_memory:ram_memory_inst|altsyncram:altsyncram_component                                                                      ;
;          |altsyncram_gqc1:auto_generated| ; 11 (1)      ; 8 (1)       ; 10 (0)            ; 1 (1)        ; 65536       ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (0)         ; 0 (0)               ; 1 (1)              ; |eJsv32k|ram_memory:ram_memory_inst|altsyncram:altsyncram_component|altsyncram_gqc1:auto_generated                                       ;
;             |decode_3pa:decode3|          ; 2 (2)       ; 1 (1)       ; 2 (2)             ; 0 (0)        ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)          ; 0 (0)               ; 0 (0)              ; |eJsv32k|ram_memory:ram_memory_inst|altsyncram:altsyncram_component|altsyncram_gqc1:auto_generated|decode_3pa:decode3                    ;
;             |mux_jjb:mux2|                ; 8 (8)       ; 6 (6)       ; 8 (8)             ; 0 (0)        ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)          ; 0 (0)               ; 0 (0)              ; |eJsv32k|ram_memory:ram_memory_inst|altsyncram:altsyncram_component|altsyncram_gqc1:auto_generated|mux_jjb:mux2                          ;
;    |shifter:shifter_inst|                 ; 157 (0)     ; 89 (0)      ; 147 (0)           ; 0 (0)        ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 147 (0)        ; 0 (0)               ; 0 (0)              ; |eJsv32k|shifter:shifter_inst                                                                                                            ;
;       |lpm_clshift:lpm_clshift_component| ; 157 (157)   ; 89 (89)     ; 147 (147)         ; 0 (0)        ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 147 (147)      ; 0 (0)               ; 0 (0)              ; |eJsv32k|shifter:shifter_inst|lpm_clshift:lpm_clshift_component                                                                          ;
;    |ushifter:ushifter_inst|               ; 83 (0)      ; 49 (0)      ; 79 (0)            ; 0 (0)        ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 79 (0)         ; 0 (0)               ; 0 (0)              ; |eJsv32k|ushifter:ushifter_inst                                                                                                          ;
;       |lpm_clshift:lpm_clshift_component| ; 83 (83)     ; 49 (49)     ; 79 (79)           ; 0 (0)        ; 0           ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 79 (79)        ; 0 (0)               ; 0 (0)              ; |eJsv32k|ushifter:ushifter_inst|lpm_clshift:lpm_clshift_component                                                                        ;
+-------------------------------------------+-------------+-------------+-------------------+--------------+-------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+----------------+---------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                            ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+---------+----------+------------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ; DQS bus ; NDQS bus ; DQS output ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+---------+----------+------------+
; clk          ; Input    ; 0             ; 0             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; clr          ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; addr_o_o[0]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[1]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[2]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[3]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[4]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[5]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[6]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[7]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[8]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[9]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[10] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[11] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[12] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[13] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[14] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[15] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[16] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[17] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[18] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[19] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[20] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[21] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[22] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[23] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[24] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[25] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[26] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[27] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[28] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[29] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[30] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; addr_o_o[31] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[0]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[1]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[2]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[3]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[4]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[5]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[6]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[7]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[8]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[9]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[10]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[11]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[12]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[13]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[14]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[15]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[16]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[17]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[18]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[19]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[20]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[21]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[22]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[23]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[24]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[25]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[26]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[27]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[28]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[29]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[30]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; t_o[31]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[0]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[1]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[2]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[3]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[4]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[5]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[6]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[7]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[8]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[9]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[10]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[11]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[12]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[13]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[14]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[15]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[16]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[17]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[18]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[19]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[20]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[21]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[22]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[23]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[24]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[25]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[26]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[27]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[28]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[29]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[30]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; p_o[31]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[0]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[1]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[2]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[3]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[4]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[5]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[6]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[7]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[8]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[9]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[10]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[11]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[12]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[13]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[14]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[15]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[16]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[17]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[18]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[19]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[20]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[21]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[22]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[23]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[24]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[25]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[26]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[27]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[28]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[29]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[30]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a_o[31]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; data_o_o[0]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; data_o_o[1]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; data_o_o[2]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; data_o_o[3]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; data_o_o[4]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; data_o_o[5]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; data_o_o[6]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; data_o_o[7]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; data_i_o[0]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; data_i_o[1]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; data_i_o[2]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; data_i_o[3]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; data_i_o[4]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; data_i_o[5]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; data_i_o[6]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; data_i_o[7]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; code_o[0]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; code_o[1]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; code_o[2]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; code_o[3]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; code_o[4]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; code_o[5]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; code_o[6]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; code_o[7]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; phase_o[0]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; phase_o[1]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; phase_o[2]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; sp_o[0]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; sp_o[1]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; sp_o[2]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; sp_o[3]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; sp_o[4]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; rp_o[0]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; rp_o[1]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; rp_o[2]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; rp_o[3]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; rp_o[4]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; write_o      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+---------+----------+------------+


+-----------------------------------------------------------+
; Pad To Core Delay Chain Fanout                            ;
+-----------------------------+-------------------+---------+
; Source Pin / Fanout         ; Pad To Core Index ; Setting ;
+-----------------------------+-------------------+---------+
; clk                         ;                   ;         ;
; clr                         ;                   ;         ;
;      - s_stack[0][0]~11519  ; 0                 ; 7       ;
;      - s_stack[4][0]~11523  ; 0                 ; 7       ;
;      - s_stack[2][0]~11526  ; 0                 ; 7       ;
;      - s_stack[6][0]~11528  ; 0                 ; 7       ;
;      - s_stack[8][0]~11531  ; 0                 ; 7       ;
;      - s_stack[12][0]~11534 ; 0                 ; 7       ;
;      - s_stack[10][0]~11537 ; 0                 ; 7       ;
;      - s_stack[14][0]~11539 ; 0                 ; 7       ;
;      - s_stack[16][0]~11543 ; 0                 ; 7       ;
;      - s_stack[20][0]~11547 ; 0                 ; 7       ;
;      - s_stack[18][0]~11550 ; 0                 ; 7       ;
;      - s_stack[22][0]~11552 ; 0                 ; 7       ;
;      - s_stack[24][0]~11555 ; 0                 ; 7       ;
;      - s_stack[28][0]~11557 ; 0                 ; 7       ;
;      - s_stack[26][0]~11559 ; 0                 ; 7       ;
;      - s_stack[30][0]~11561 ; 0                 ; 7       ;
;      - s_stack[5][0]~11565  ; 0                 ; 7       ;
;      - s_stack[13][0]~11567 ; 0                 ; 7       ;
;      - s_stack[21][0]~11570 ; 0                 ; 7       ;
;      - s_stack[29][0]~11571 ; 0                 ; 7       ;
;      - s_stack[25][0]~11573 ; 0                 ; 7       ;
;      - s_stack[17][0]~11576 ; 0                 ; 7       ;
;      - s_stack[1][0]~11578  ; 0                 ; 7       ;
;      - s_stack[9][0]~11580  ; 0                 ; 7       ;
;      - s_stack[3][0]~11582  ; 0                 ; 7       ;
;      - s_stack[11][0]~11583 ; 0                 ; 7       ;
;      - s_stack[19][0]~11585 ; 0                 ; 7       ;
;      - s_stack[27][0]~11587 ; 0                 ; 7       ;
;      - s_stack[23][0]~11588 ; 0                 ; 7       ;
;      - s_stack[7][0]~11589  ; 0                 ; 7       ;
;      - s_stack[15][0]~11590 ; 0                 ; 7       ;
;      - s_stack[31][0]~11591 ; 0                 ; 7       ;
;      - r_stack[1][0]~10136  ; 0                 ; 7       ;
;      - r_stack[0][0]~10140  ; 0                 ; 7       ;
;      - r_stack[17][0]~10144 ; 0                 ; 7       ;
;      - r_stack[16][0]~10147 ; 0                 ; 7       ;
;      - r_stack[5][0]~10149  ; 0                 ; 7       ;
;      - r_stack[4][0]~10150  ; 0                 ; 7       ;
;      - r_stack[21][0]~10152 ; 0                 ; 7       ;
;      - r_stack[20][0]~10153 ; 0                 ; 7       ;
;      - r_stack[9][0]~10155  ; 0                 ; 7       ;
;      - r_stack[8][0]~10156  ; 0                 ; 7       ;
;      - r_stack[25][0]~10159 ; 0                 ; 7       ;
;      - r_stack[24][0]~10161 ; 0                 ; 7       ;
;      - r_stack[13][0]~10164 ; 0                 ; 7       ;
;      - r_stack[12][0]~10165 ; 0                 ; 7       ;
;      - r_stack[29][0]~10166 ; 0                 ; 7       ;
;      - r_stack[28][0]~10167 ; 0                 ; 7       ;
;      - r_stack[3][0]~10170  ; 0                 ; 7       ;
;      - r_stack[2][0]~10172  ; 0                 ; 7       ;
;      - r_stack[19][0]~10173 ; 0                 ; 7       ;
;      - r_stack[18][0]~10174 ; 0                 ; 7       ;
;      - r_stack[7][0]~10176  ; 0                 ; 7       ;
;      - r_stack[6][0]~10177  ; 0                 ; 7       ;
;      - r_stack[23][0]~10179 ; 0                 ; 7       ;
;      - r_stack[22][0]~10180 ; 0                 ; 7       ;
;      - r_stack[11][0]~10183 ; 0                 ; 7       ;
;      - r_stack[10][0]~10186 ; 0                 ; 7       ;
;      - r_stack[27][0]~10187 ; 0                 ; 7       ;
;      - r_stack[26][0]~10188 ; 0                 ; 7       ;
;      - r_stack[15][0]~10192 ; 0                 ; 7       ;
;      - r_stack[14][0]~10193 ; 0                 ; 7       ;
;      - r_stack[31][0]~10195 ; 0                 ; 7       ;
;      - r_stack[30][0]~10196 ; 0                 ; 7       ;
;      - code[1]~2823         ; 0                 ; 7       ;
+-----------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                    ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Selector277~56                                                                                                          ; LCCOMB_X27_Y19_N24 ; 45      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Selector344~1731                                                                                                        ; LCCOMB_X27_Y18_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Selector388~4475                                                                                                        ; LCCOMB_X34_Y15_N28 ; 6       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; Selector389~307                                                                                                         ; LCCOMB_X29_Y13_N12 ; 3       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; Selector395~174                                                                                                         ; LCCOMB_X25_Y20_N26 ; 5       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; a[19]~5927                                                                                                              ; LCCOMB_X23_Y17_N18 ; 24      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; a[6]~5909                                                                                                               ; LCCOMB_X23_Y15_N10 ; 8       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; addr_o[12]~332                                                                                                          ; LCCOMB_X23_Y12_N8  ; 20      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:WideOr3_rtl_0|altsyncram_vju:auto_generated|q_a[0]                                                           ; M4K_X20_Y19        ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                     ; PIN_N20            ; 2295    ; Clock        ; yes    ; Global clock         ; GCLK3            ; --                        ;
; clr                                                                                                                     ; PIN_M21            ; 203     ; Async. clear ; yes    ; Global clock         ; GCLK1            ; --                        ;
; inload~12                                                                                                               ; LCCOMB_X22_Y12_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; outload~16                                                                                                              ; LCCOMB_X22_Y12_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; p[0]~8506                                                                                                               ; LCCOMB_X26_Y19_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[0][0]~10140                                                                                                     ; LCCOMB_X10_Y18_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[10][0]~10186                                                                                                    ; LCCOMB_X13_Y13_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[11][0]~10183                                                                                                    ; LCCOMB_X13_Y13_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[12][0]~10165                                                                                                    ; LCCOMB_X7_Y23_N2   ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[13][0]~10164                                                                                                    ; LCCOMB_X7_Y23_N0   ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[14][0]~10193                                                                                                    ; LCCOMB_X21_Y18_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[15][0]~10192                                                                                                    ; LCCOMB_X21_Y18_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[16][0]~10147                                                                                                    ; LCCOMB_X13_Y19_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[17][0]~10144                                                                                                    ; LCCOMB_X13_Y19_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[18][0]~10174                                                                                                    ; LCCOMB_X13_Y13_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[19][0]~10173                                                                                                    ; LCCOMB_X13_Y13_N14 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[1][0]~10136                                                                                                     ; LCCOMB_X10_Y18_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[20][0]~10153                                                                                                    ; LCCOMB_X13_Y19_N26 ; 33      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[21][0]~10152                                                                                                    ; LCCOMB_X10_Y18_N14 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[22][0]~10180                                                                                                    ; LCCOMB_X17_Y20_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[23][0]~10179                                                                                                    ; LCCOMB_X13_Y13_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[24][0]~10161                                                                                                    ; LCCOMB_X13_Y19_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[25][0]~10159                                                                                                    ; LCCOMB_X13_Y19_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[26][0]~10188                                                                                                    ; LCCOMB_X13_Y13_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[27][0]~10187                                                                                                    ; LCCOMB_X13_Y13_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[28][0]~10167                                                                                                    ; LCCOMB_X13_Y19_N8  ; 33      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[29][0]~10166                                                                                                    ; LCCOMB_X13_Y19_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[2][0]~10172                                                                                                     ; LCCOMB_X13_Y13_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[30][0]~10196                                                                                                    ; LCCOMB_X21_Y18_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[31][0]~10195                                                                                                    ; LCCOMB_X21_Y18_N0  ; 33      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[3][0]~10170                                                                                                     ; LCCOMB_X13_Y13_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[4][0]~10150                                                                                                     ; LCCOMB_X10_Y18_N20 ; 33      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[5][0]~10149                                                                                                     ; LCCOMB_X10_Y18_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[6][0]~10177                                                                                                     ; LCCOMB_X13_Y13_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[7][0]~10176                                                                                                     ; LCCOMB_X13_Y13_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[8][0]~10156                                                                                                     ; LCCOMB_X9_Y16_N6   ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; r_stack[9][0]~10155                                                                                                     ; LCCOMB_X9_Y16_N8   ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ram_memory:ram_memory_inst|altsyncram:altsyncram_component|altsyncram_gqc1:auto_generated|decode_3pa:decode3|eq_node[0] ; LCCOMB_X23_Y12_N22 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; ram_memory:ram_memory_inst|altsyncram:altsyncram_component|altsyncram_gqc1:auto_generated|decode_3pa:decode3|eq_node[1] ; LCCOMB_X23_Y12_N20 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; s_stack[0][0]~11519                                                                                                     ; LCCOMB_X37_Y12_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[10][0]~11537                                                                                                    ; LCCOMB_X37_Y12_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[11][0]~11583                                                                                                    ; LCCOMB_X35_Y10_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[12][0]~11534                                                                                                    ; LCCOMB_X37_Y11_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[13][0]~11567                                                                                                    ; LCCOMB_X33_Y20_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[14][0]~11539                                                                                                    ; LCCOMB_X37_Y20_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[15][0]~11590                                                                                                    ; LCCOMB_X37_Y20_N24 ; 37      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[16][0]~11543                                                                                                    ; LCCOMB_X29_Y12_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[17][0]~11576                                                                                                    ; LCCOMB_X35_Y10_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[18][0]~11550                                                                                                    ; LCCOMB_X29_Y12_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[19][0]~11585                                                                                                    ; LCCOMB_X35_Y10_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[1][0]~11578                                                                                                     ; LCCOMB_X35_Y10_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[20][0]~11547                                                                                                    ; LCCOMB_X33_Y20_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[21][0]~11570                                                                                                    ; LCCOMB_X27_Y15_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[22][0]~11552                                                                                                    ; LCCOMB_X33_Y20_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[23][0]~11588                                                                                                    ; LCCOMB_X27_Y15_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[24][0]~11555                                                                                                    ; LCCOMB_X29_Y12_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[25][0]~11573                                                                                                    ; LCCOMB_X27_Y15_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[26][0]~11559                                                                                                    ; LCCOMB_X29_Y12_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[27][0]~11587                                                                                                    ; LCCOMB_X33_Y20_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[28][0]~11557                                                                                                    ; LCCOMB_X33_Y20_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[29][0]~11571                                                                                                    ; LCCOMB_X27_Y15_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[2][0]~11526                                                                                                     ; LCCOMB_X37_Y12_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[30][0]~11561                                                                                                    ; LCCOMB_X39_Y14_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[31][0]~11591                                                                                                    ; LCCOMB_X27_Y15_N14 ; 40      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[3][0]~11582                                                                                                     ; LCCOMB_X35_Y10_N10 ; 33      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[4][0]~11523                                                                                                     ; LCCOMB_X37_Y11_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[5][0]~11565                                                                                                     ; LCCOMB_X33_Y21_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[6][0]~11528                                                                                                     ; LCCOMB_X37_Y11_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[7][0]~11589                                                                                                     ; LCCOMB_X37_Y20_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[8][0]~11531                                                                                                     ; LCCOMB_X37_Y12_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; s_stack[9][0]~11580                                                                                                     ; LCCOMB_X35_Y10_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; t[15]~29932                                                                                                             ; LCCOMB_X23_Y22_N2  ; 35      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                     ;
+------+----------+---------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+----------------------+------------------+---------------------------+
; clk  ; PIN_N20  ; 2295    ; Global clock         ; GCLK3            ; --                        ;
; clr  ; PIN_M21  ; 203     ; Global clock         ; GCLK1            ; --                        ;
+------+----------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                        ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; rp[0]                                                                                                                                       ; 559     ;
; phase.000                                                                                                                                   ; 227     ;
; code[3]                                                                                                                                     ; 214     ;
; code[2]                                                                                                                                     ; 200     ;
; sp[4]                                                                                                                                       ; 186     ;
; code[1]                                                                                                                                     ; 178     ;
; sp[3]                                                                                                                                       ; 176     ;
; phase.001                                                                                                                                   ; 175     ;
; sp[2]                                                                                                                                       ; 171     ;
; sp[1]                                                                                                                                       ; 167     ;
; code[6]                                                                                                                                     ; 167     ;
; rp[2]                                                                                                                                       ; 156     ;
; Decoder0~1161                                                                                                                               ; 152     ;
; code[4]                                                                                                                                     ; 151     ;
; rp[3]                                                                                                                                       ; 149     ;
; rp[4]                                                                                                                                       ; 144     ;
; code[0]                                                                                                                                     ; 141     ;
; rp[1]                                                                                                                                       ; 136     ;
; t[1]                                                                                                                                        ; 125     ;
; t[2]                                                                                                                                        ; 122     ;
; t[0]                                                                                                                                        ; 122     ;
; code[5]                                                                                                                                     ; 116     ;
; code[7]                                                                                                                                     ; 108     ;
; t[3]                                                                                                                                        ; 104     ;
; Add3~114                                                                                                                                    ; 98      ;
; Mux0~413                                                                                                                                    ; 96      ;
; Add3~115                                                                                                                                    ; 95      ;
; t[4]                                                                                                                                        ; 92      ;
; Add3~113                                                                                                                                    ; 84      ;
; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[858] ; 74      ;
; Add1~269                                                                                                                                    ; 70      ;
; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~614    ; 69      ;
; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[924] ; 68      ;
; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[891] ; 68      ;
; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[792] ; 68      ;
; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|sel[317]~232 ; 68      ;
; clr                                                                                                                                         ; 65      ;
; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~645    ; 65      ;
; t[31]~DUPLICATE                                                                                                                             ; 63      ;
; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[726] ; 63      ;
; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[825] ; 62      ;
; Add1~265                                                                                                                                    ; 60      ;
; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[759] ; 59      ;
; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[660] ; 58      ;
; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[990] ; 55      ;
; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[693] ; 54      ;
; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[594] ; 52      ;
; t[23]                                                                                                                                       ; 52      ;
; sp[0]                                                                                                                                       ; 51      ;
; divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[627] ; 50      ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                 ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M512s ; M4Ks ; M-RAMs ; MIF              ; Location                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram:WideOr3_rtl_0|altsyncram_vju:auto_generated|ALTSYNCRAM                                    ; AUTO ; ROM         ; 256          ; 6            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1536  ; 256                         ; 6                           ; --                          ; --                          ; 1536                ; 0     ; 1    ; 0      ; eJsv32k0.rtl.mif ; M4K_X20_Y19                                                                                                                                                                                                  ;
; ram_memory:ram_memory_inst|altsyncram:altsyncram_component|altsyncram_gqc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 8192         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536 ; 8192                        ; 8                           ; --                          ; --                          ; 65536               ; 0     ; 16   ; 0      ; ej32i.mif        ; M4K_X32_Y14, M4K_X32_Y15, M4K_X8_Y15, M4K_X20_Y15, M4K_X32_Y16, M4K_X20_Y16, M4K_X32_Y17, M4K_X32_Y18, M4K_X8_Y14, M4K_X20_Y14, M4K_X20_Y13, M4K_X20_Y12, M4K_X32_Y12, M4K_X32_Y13, M4K_X20_Y17, M4K_X20_Y18 ;
+------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                           ;
+----------------------------------+-------------+---------------------+-------------------+
; Statistic                        ; Number Used ; Available per Block ; Maximum Available ;
+----------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)       ; 0           ; 8                   ; 96                ;
; Simple Multipliers (18-bit)      ; 0           ; 4                   ; 48                ;
; Simple Multipliers (36-bit)      ; 1           ; 1                   ; 12                ;
; Multiply Accumulators (18-bit)   ; 0           ; 2                   ; 24                ;
; Two-Multipliers Adders (9-bit)   ; 0           ; 4                   ; 48                ;
; Two-Multipliers Adders (18-bit)  ; 0           ; 2                   ; 24                ;
; Four-Multipliers Adders (9-bit)  ; 0           ; 2                   ; 24                ;
; Four-Multipliers Adders (18-bit) ; 0           ; 1                   ; 12                ;
; Dynamic DSP Blocks               ; 0           ; 1                   ; 12                ;
; DSP Blocks                       ; 1           ; --                  ; 12                ;
; DSP Block 9-bit Elements         ; 8           ; 8                   ; 96                ;
; Signed Multipliers               ; 1           ; --                  ; --                ;
; Unsigned Multipliers             ; 0           ; --                  ; --                ;
; Mixed Sign Multipliers           ; 0           ; --                  ; --                ;
; Variable Sign Multipliers        ; 0           ; --                  ; --                ;
; Dedicated Shift Register Chains  ; 0           ; --                  ; --                ;
+----------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                       ;
+---------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+
; Name                                                                            ; Mode                       ; Location          ; Sign Representation ; Has Input Shift Register Chain ;
+---------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+
; mult:mult_inst|lpm_mult:lpm_mult_component|mult_fbo:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X28_Y9_N2  ;                     ; No                             ;
;    mult:mult_inst|lpm_mult:lpm_mult_component|mult_fbo:auto_generated|mac_mult1 ;                            ; DSPMULT_X28_Y9_N0 ; Unsigned            ;                                ;
;    mult:mult_inst|lpm_mult:lpm_mult_component|mult_fbo:auto_generated|mac_mult2 ;                            ; DSPMULT_X28_Y8_N0 ; Signed              ;                                ;
;    mult:mult_inst|lpm_mult:lpm_mult_component|mult_fbo:auto_generated|mac_mult3 ;                            ; DSPMULT_X28_Y7_N0 ; Mixed               ;                                ;
;    mult:mult_inst|lpm_mult:lpm_mult_component|mult_fbo:auto_generated|mac_mult4 ;                            ; DSPMULT_X28_Y6_N0 ; Mixed               ;                                ;
+---------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+


+---------------------------------------------------------+
; Interconnect Usage Summary                              ;
+------------------------------+--------------------------+
; Interconnect Resource Type   ; Usage                    ;
+------------------------------+--------------------------+
; Block interconnects          ; 13,560 / 51,960 ( 26 % ) ;
; C16 interconnects            ; 136 / 1,680 ( 8 % )      ;
; C4 interconnects             ; 8,531 / 38,400 ( 22 % )  ;
; DIFFIOCLKs                   ; 0 / 32 ( 0 % )           ;
; DPACLKs                      ; 0 / 52 ( 0 % )           ;
; DQS bus muxes                ; 0 / 18 ( 0 % )           ;
; DQS-18 I/O buses             ; 0 / 4 ( 0 % )            ;
; DQS-4 I/O buses              ; 0 / 18 ( 0 % )           ;
; DQS-9 I/O buses              ; 0 / 8 ( 0 % )            ;
; Direct links                 ; 734 / 51,960 ( 1 % )     ;
; Global clocks                ; 2 / 16 ( 13 % )          ;
; Local interconnects          ; 2,350 / 12,480 ( 19 % )  ;
; NDQS bus muxes               ; 0 / 18 ( 0 % )           ;
; NDQS-18 I/O buses            ; 0 / 4 ( 0 % )            ;
; NDQS-4 I/O buses             ; 0 / 18 ( 0 % )           ;
; NDQS-9 I/O buses             ; 0 / 8 ( 0 % )            ;
; PLL_RX_TX_LOAD_ENABLEs       ; 0 / 8 ( 0 % )            ;
; PLL_RX_TX_SCLOCKs            ; 0 / 8 ( 0 % )            ;
; R24 interconnects            ; 163 / 1,664 ( 10 % )     ;
; R24/C16 interconnect drivers ; 280 / 4,160 ( 7 % )      ;
; R4 interconnects             ; 13,641 / 59,488 ( 23 % ) ;
; Regional clocks              ; 0 / 32 ( 0 % )           ;
+------------------------------+--------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+--------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 7.49) ; Number of LABs  (Total = 457) ;
+--------------------------------------------+-------------------------------+
; 1                                          ; 19                            ;
; 2                                          ; 7                             ;
; 3                                          ; 5                             ;
; 4                                          ; 4                             ;
; 5                                          ; 2                             ;
; 6                                          ; 3                             ;
; 7                                          ; 5                             ;
; 8                                          ; 412                           ;
+--------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.45) ; Number of LABs  (Total = 457) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 62                            ;
; 1 Clock                            ; 286                           ;
; 1 Clock enable                     ; 57                            ;
; 1 Sync. clear                      ; 34                            ;
; 1 Sync. load                       ; 1                             ;
; 2 Clock enables                    ; 23                            ;
; 3 Clock enables                    ; 198                           ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 14.06) ; Number of LABs  (Total = 457) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 24                            ;
; 1                                            ; 13                            ;
; 2                                            ; 9                             ;
; 3                                            ; 6                             ;
; 4                                            ; 9                             ;
; 5                                            ; 8                             ;
; 6                                            ; 12                            ;
; 7                                            ; 7                             ;
; 8                                            ; 29                            ;
; 9                                            ; 3                             ;
; 10                                           ; 16                            ;
; 11                                           ; 4                             ;
; 12                                           ; 47                            ;
; 13                                           ; 22                            ;
; 14                                           ; 32                            ;
; 15                                           ; 27                            ;
; 16                                           ; 30                            ;
; 17                                           ; 9                             ;
; 18                                           ; 11                            ;
; 19                                           ; 9                             ;
; 20                                           ; 20                            ;
; 21                                           ; 17                            ;
; 22                                           ; 13                            ;
; 23                                           ; 19                            ;
; 24                                           ; 25                            ;
; 25                                           ; 16                            ;
; 26                                           ; 13                            ;
; 27                                           ; 5                             ;
; 28                                           ; 1                             ;
; 29                                           ; 0                             ;
; 30                                           ; 0                             ;
; 31                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.45) ; Number of LABs  (Total = 457) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 24                            ;
; 1                                               ; 15                            ;
; 2                                               ; 16                            ;
; 3                                               ; 27                            ;
; 4                                               ; 41                            ;
; 5                                               ; 35                            ;
; 6                                               ; 39                            ;
; 7                                               ; 31                            ;
; 8                                               ; 34                            ;
; 9                                               ; 22                            ;
; 10                                              ; 17                            ;
; 11                                              ; 26                            ;
; 12                                              ; 22                            ;
; 13                                              ; 17                            ;
; 14                                              ; 22                            ;
; 15                                              ; 20                            ;
; 16                                              ; 14                            ;
; 17                                              ; 11                            ;
; 18                                              ; 6                             ;
; 19                                              ; 4                             ;
; 20                                              ; 1                             ;
; 21                                              ; 3                             ;
; 22                                              ; 1                             ;
; 23                                              ; 3                             ;
; 24                                              ; 2                             ;
; 25                                              ; 2                             ;
; 26                                              ; 1                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 0                             ;
; 31                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 26.49) ; Number of LABs  (Total = 457) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 6                             ;
; 3                                            ; 7                             ;
; 4                                            ; 3                             ;
; 5                                            ; 6                             ;
; 6                                            ; 4                             ;
; 7                                            ; 2                             ;
; 8                                            ; 0                             ;
; 9                                            ; 2                             ;
; 10                                           ; 2                             ;
; 11                                           ; 2                             ;
; 12                                           ; 3                             ;
; 13                                           ; 4                             ;
; 14                                           ; 8                             ;
; 15                                           ; 3                             ;
; 16                                           ; 9                             ;
; 17                                           ; 13                            ;
; 18                                           ; 11                            ;
; 19                                           ; 6                             ;
; 20                                           ; 11                            ;
; 21                                           ; 9                             ;
; 22                                           ; 11                            ;
; 23                                           ; 11                            ;
; 24                                           ; 16                            ;
; 25                                           ; 9                             ;
; 26                                           ; 22                            ;
; 27                                           ; 17                            ;
; 28                                           ; 16                            ;
; 29                                           ; 23                            ;
; 30                                           ; 22                            ;
; 31                                           ; 31                            ;
; 32                                           ; 26                            ;
; 33                                           ; 28                            ;
; 34                                           ; 48                            ;
; 35                                           ; 32                            ;
; 36                                           ; 34                            ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Passive Serial           ;
; Error detection CRC                          ; Off                      ;
; Reserve Data[0] pin after configuration      ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+----------------------------+
; Advanced Data - General    ;
+--------------------+-------+
; Name               ; Value ;
+--------------------+-------+
; Status Code        ; 0     ;
; Desired User Slack ; 0     ;
; Fit Attempts       ; 1     ;
+--------------------+-------+


+------------------------------------------------------------------------------------------------------+
; Advanced Data - Placement Preparation                                                                ;
+--------------------------------------------------------------------------+---------------------------+
; Name                                                                     ; Value                     ;
+--------------------------------------------------------------------------+---------------------------+
; Auto Fit Point 1 - Fit Attempt 1                                         ; ff                        ;
; Mid Wire Use - Fit Attempt 1                                             ; 21                        ;
; Mid Slack - Fit Attempt 1                                                ; -87592                    ;
; Internal Atom Count - Fit Attempt 1                                      ; 7258                      ;
; LE/ALM Count - Fit Attempt 1                                             ; 3424                      ;
; LAB Count - Fit Attempt 1                                                ; 458                       ;
; Outputs per Lab - Fit Attempt 1                                          ; 10.605                    ;
; Inputs per LAB - Fit Attempt 1                                           ; 25.795                    ;
; Global Inputs per LAB - Fit Attempt 1                                    ; 0.760                     ;
; LAB Constraint 'CE + async load' - Fit Attempt 1                         ; 0:177;1:53;2:21;3:207     ;
; LAB Constraint 'non-global clock + sync load' - Fit Attempt 1            ; 0:456;1:2                 ;
; LAB Constraint 'non-global controls' - Fit Attempt 1                     ; 0:176;1:23;2:48;3:210;4:1 ;
; LAB Constraint 'deterministic LABSMUXA/LABSMUXB overuse' - Fit Attempt 1 ; 0:176;1:53;2:22;3:207     ;
; LAB Constraint 'deterministic LABSMUXE/LABSMUXF overuse' - Fit Attempt 1 ; 0:177;1:23;2:47;3:210;4:1 ;
; LAB Constraint 'global controls' - Fit Attempt 1                         ; 0:172;1:224;2:62          ;
; LAB Constraint 'global non-clock/non-asynch_clear' - Fit Attempt 1       ; 0:458                     ;
; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1              ; 0:172;1:56;2:22;3:208     ;
; LAB Constraint 'clock constraint' - Fit Attempt 1                        ; 0:172;1:286               ;
; LAB Constraint 'carry chain tie-off constraint' - Fit Attempt 1          ; 0:360;1:56;2:42           ;
; LAB Constraint 'aload_aclr pair with aload used' - Fit Attempt 1         ; 0:458                     ;
; LAB Constraint 'aload_aclr pair' - Fit Attempt 1                         ; 0:172;1:279;2:7           ;
; LAB Constraint 'true sload_sclear pair' - Fit Attempt 1                  ; 0:198;1:260               ;
; LAB Constraint 'constant sload_sclear pair' - Fit Attempt 1              ; 0:423;1:35                ;
; LAB Constraint 'has placement constraint' - Fit Attempt 1                ; 0:371;1:87                ;
; LEs in Chains - Fit Attempt 1                                            ; 1064                      ;
; LEs in Long Chains - Fit Attempt 1                                       ; 948                       ;
; LABs with Chains - Fit Attempt 1                                         ; 100                       ;
; LABs with Multiple Chains - Fit Attempt 1                                ; 3                         ;
; Time - Fit Attempt 1                                                     ; 2                         ;
; Time in tsm_tan.dll - Fit Attempt 1                                      ; 0.622                     ;
+--------------------------------------------------------------------------+---------------------------+


+-----------------------------------------------+
; Advanced Data - Placement                     ;
+-------------------------------------+---------+
; Name                                ; Value   ;
+-------------------------------------+---------+
; Auto Fit Point 2 - Fit Attempt 1    ; f0      ;
; Auto Fit Point 2 - Fit Attempt 1    ; ff      ;
; Early Wire Use - Fit Attempt 1      ; 12      ;
; Early Slack - Fit Attempt 1         ; -100381 ;
; Auto Fit Point 3 - Fit Attempt 1    ; ff      ;
; Auto Fit Point 4 - Fit Attempt 1    ; ff      ;
; Mid Wire Use - Fit Attempt 1        ; 19      ;
; Mid Slack - Fit Attempt 1           ; -100144 ;
; Late Wire Use - Fit Attempt 1       ; 21      ;
; Late Slack - Fit Attempt 1          ; -100144 ;
; Auto Fit Point 5 - Fit Attempt 1    ; ff      ;
; Time - Fit Attempt 1                ; 18      ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 1.270   ;
+-------------------------------------+---------+


+----------------------------------------------+
; Advanced Data - Routing                      ;
+-------------------------------------+--------+
; Name                                ; Value  ;
+-------------------------------------+--------+
; Early Slack - Fit Attempt 1         ; -93506 ;
; Early Wire Use - Fit Attempt 1      ; 21     ;
; Peak Regional Wire - Fit Attempt 1  ; 30     ;
; Mid Slack - Fit Attempt 1           ; -96195 ;
; Late Slack - Fit Attempt 1          ; -96071 ;
; Late Wire Use - Fit Attempt 1       ; 23     ;
; Time - Fit Attempt 1                ; 16     ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 4.507  ;
+-------------------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 6.0 Build 178 04/27/2006 SJ Full Version
    Info: Processing started: Mon Jan 10 22:41:11 2022
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off eJsv32k -c eJsv32k
Info: Automatically selected device EP2S15F484C3 for design eJsv32k
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2S30F484C3 is compatible
    Info: Device EP2S60F484C3 is compatible
    Info: Device EP2S60F484C3ES is compatible
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: No exact pin location assignment(s) for 168 pins of 168 total pins
    Info: Pin addr_o_o[0] not assigned to an exact location on the device
    Info: Pin addr_o_o[1] not assigned to an exact location on the device
    Info: Pin addr_o_o[2] not assigned to an exact location on the device
    Info: Pin addr_o_o[3] not assigned to an exact location on the device
    Info: Pin addr_o_o[4] not assigned to an exact location on the device
    Info: Pin addr_o_o[5] not assigned to an exact location on the device
    Info: Pin addr_o_o[6] not assigned to an exact location on the device
    Info: Pin addr_o_o[7] not assigned to an exact location on the device
    Info: Pin addr_o_o[8] not assigned to an exact location on the device
    Info: Pin addr_o_o[9] not assigned to an exact location on the device
    Info: Pin addr_o_o[10] not assigned to an exact location on the device
    Info: Pin addr_o_o[11] not assigned to an exact location on the device
    Info: Pin addr_o_o[12] not assigned to an exact location on the device
    Info: Pin addr_o_o[13] not assigned to an exact location on the device
    Info: Pin addr_o_o[14] not assigned to an exact location on the device
    Info: Pin addr_o_o[15] not assigned to an exact location on the device
    Info: Pin addr_o_o[16] not assigned to an exact location on the device
    Info: Pin addr_o_o[17] not assigned to an exact location on the device
    Info: Pin addr_o_o[18] not assigned to an exact location on the device
    Info: Pin addr_o_o[19] not assigned to an exact location on the device
    Info: Pin addr_o_o[20] not assigned to an exact location on the device
    Info: Pin addr_o_o[21] not assigned to an exact location on the device
    Info: Pin addr_o_o[22] not assigned to an exact location on the device
    Info: Pin addr_o_o[23] not assigned to an exact location on the device
    Info: Pin addr_o_o[24] not assigned to an exact location on the device
    Info: Pin addr_o_o[25] not assigned to an exact location on the device
    Info: Pin addr_o_o[26] not assigned to an exact location on the device
    Info: Pin addr_o_o[27] not assigned to an exact location on the device
    Info: Pin addr_o_o[28] not assigned to an exact location on the device
    Info: Pin addr_o_o[29] not assigned to an exact location on the device
    Info: Pin addr_o_o[30] not assigned to an exact location on the device
    Info: Pin addr_o_o[31] not assigned to an exact location on the device
    Info: Pin t_o[0] not assigned to an exact location on the device
    Info: Pin t_o[1] not assigned to an exact location on the device
    Info: Pin t_o[2] not assigned to an exact location on the device
    Info: Pin t_o[3] not assigned to an exact location on the device
    Info: Pin t_o[4] not assigned to an exact location on the device
    Info: Pin t_o[5] not assigned to an exact location on the device
    Info: Pin t_o[6] not assigned to an exact location on the device
    Info: Pin t_o[7] not assigned to an exact location on the device
    Info: Pin t_o[8] not assigned to an exact location on the device
    Info: Pin t_o[9] not assigned to an exact location on the device
    Info: Pin t_o[10] not assigned to an exact location on the device
    Info: Pin t_o[11] not assigned to an exact location on the device
    Info: Pin t_o[12] not assigned to an exact location on the device
    Info: Pin t_o[13] not assigned to an exact location on the device
    Info: Pin t_o[14] not assigned to an exact location on the device
    Info: Pin t_o[15] not assigned to an exact location on the device
    Info: Pin t_o[16] not assigned to an exact location on the device
    Info: Pin t_o[17] not assigned to an exact location on the device
    Info: Pin t_o[18] not assigned to an exact location on the device
    Info: Pin t_o[19] not assigned to an exact location on the device
    Info: Pin t_o[20] not assigned to an exact location on the device
    Info: Pin t_o[21] not assigned to an exact location on the device
    Info: Pin t_o[22] not assigned to an exact location on the device
    Info: Pin t_o[23] not assigned to an exact location on the device
    Info: Pin t_o[24] not assigned to an exact location on the device
    Info: Pin t_o[25] not assigned to an exact location on the device
    Info: Pin t_o[26] not assigned to an exact location on the device
    Info: Pin t_o[27] not assigned to an exact location on the device
    Info: Pin t_o[28] not assigned to an exact location on the device
    Info: Pin t_o[29] not assigned to an exact location on the device
    Info: Pin t_o[30] not assigned to an exact location on the device
    Info: Pin t_o[31] not assigned to an exact location on the device
    Info: Pin p_o[0] not assigned to an exact location on the device
    Info: Pin p_o[1] not assigned to an exact location on the device
    Info: Pin p_o[2] not assigned to an exact location on the device
    Info: Pin p_o[3] not assigned to an exact location on the device
    Info: Pin p_o[4] not assigned to an exact location on the device
    Info: Pin p_o[5] not assigned to an exact location on the device
    Info: Pin p_o[6] not assigned to an exact location on the device
    Info: Pin p_o[7] not assigned to an exact location on the device
    Info: Pin p_o[8] not assigned to an exact location on the device
    Info: Pin p_o[9] not assigned to an exact location on the device
    Info: Pin p_o[10] not assigned to an exact location on the device
    Info: Pin p_o[11] not assigned to an exact location on the device
    Info: Pin p_o[12] not assigned to an exact location on the device
    Info: Pin p_o[13] not assigned to an exact location on the device
    Info: Pin p_o[14] not assigned to an exact location on the device
    Info: Pin p_o[15] not assigned to an exact location on the device
    Info: Pin p_o[16] not assigned to an exact location on the device
    Info: Pin p_o[17] not assigned to an exact location on the device
    Info: Pin p_o[18] not assigned to an exact location on the device
    Info: Pin p_o[19] not assigned to an exact location on the device
    Info: Pin p_o[20] not assigned to an exact location on the device
    Info: Pin p_o[21] not assigned to an exact location on the device
    Info: Pin p_o[22] not assigned to an exact location on the device
    Info: Pin p_o[23] not assigned to an exact location on the device
    Info: Pin p_o[24] not assigned to an exact location on the device
    Info: Pin p_o[25] not assigned to an exact location on the device
    Info: Pin p_o[26] not assigned to an exact location on the device
    Info: Pin p_o[27] not assigned to an exact location on the device
    Info: Pin p_o[28] not assigned to an exact location on the device
    Info: Pin p_o[29] not assigned to an exact location on the device
    Info: Pin p_o[30] not assigned to an exact location on the device
    Info: Pin p_o[31] not assigned to an exact location on the device
    Info: Pin a_o[0] not assigned to an exact location on the device
    Info: Pin a_o[1] not assigned to an exact location on the device
    Info: Pin a_o[2] not assigned to an exact location on the device
    Info: Pin a_o[3] not assigned to an exact location on the device
    Info: Pin a_o[4] not assigned to an exact location on the device
    Info: Pin a_o[5] not assigned to an exact location on the device
    Info: Pin a_o[6] not assigned to an exact location on the device
    Info: Pin a_o[7] not assigned to an exact location on the device
    Info: Pin a_o[8] not assigned to an exact location on the device
    Info: Pin a_o[9] not assigned to an exact location on the device
    Info: Pin a_o[10] not assigned to an exact location on the device
    Info: Pin a_o[11] not assigned to an exact location on the device
    Info: Pin a_o[12] not assigned to an exact location on the device
    Info: Pin a_o[13] not assigned to an exact location on the device
    Info: Pin a_o[14] not assigned to an exact location on the device
    Info: Pin a_o[15] not assigned to an exact location on the device
    Info: Pin a_o[16] not assigned to an exact location on the device
    Info: Pin a_o[17] not assigned to an exact location on the device
    Info: Pin a_o[18] not assigned to an exact location on the device
    Info: Pin a_o[19] not assigned to an exact location on the device
    Info: Pin a_o[20] not assigned to an exact location on the device
    Info: Pin a_o[21] not assigned to an exact location on the device
    Info: Pin a_o[22] not assigned to an exact location on the device
    Info: Pin a_o[23] not assigned to an exact location on the device
    Info: Pin a_o[24] not assigned to an exact location on the device
    Info: Pin a_o[25] not assigned to an exact location on the device
    Info: Pin a_o[26] not assigned to an exact location on the device
    Info: Pin a_o[27] not assigned to an exact location on the device
    Info: Pin a_o[28] not assigned to an exact location on the device
    Info: Pin a_o[29] not assigned to an exact location on the device
    Info: Pin a_o[30] not assigned to an exact location on the device
    Info: Pin a_o[31] not assigned to an exact location on the device
    Info: Pin data_o_o[0] not assigned to an exact location on the device
    Info: Pin data_o_o[1] not assigned to an exact location on the device
    Info: Pin data_o_o[2] not assigned to an exact location on the device
    Info: Pin data_o_o[3] not assigned to an exact location on the device
    Info: Pin data_o_o[4] not assigned to an exact location on the device
    Info: Pin data_o_o[5] not assigned to an exact location on the device
    Info: Pin data_o_o[6] not assigned to an exact location on the device
    Info: Pin data_o_o[7] not assigned to an exact location on the device
    Info: Pin data_i_o[0] not assigned to an exact location on the device
    Info: Pin data_i_o[1] not assigned to an exact location on the device
    Info: Pin data_i_o[2] not assigned to an exact location on the device
    Info: Pin data_i_o[3] not assigned to an exact location on the device
    Info: Pin data_i_o[4] not assigned to an exact location on the device
    Info: Pin data_i_o[5] not assigned to an exact location on the device
    Info: Pin data_i_o[6] not assigned to an exact location on the device
    Info: Pin data_i_o[7] not assigned to an exact location on the device
    Info: Pin code_o[0] not assigned to an exact location on the device
    Info: Pin code_o[1] not assigned to an exact location on the device
    Info: Pin code_o[2] not assigned to an exact location on the device
    Info: Pin code_o[3] not assigned to an exact location on the device
    Info: Pin code_o[4] not assigned to an exact location on the device
    Info: Pin code_o[5] not assigned to an exact location on the device
    Info: Pin code_o[6] not assigned to an exact location on the device
    Info: Pin code_o[7] not assigned to an exact location on the device
    Info: Pin phase_o[0] not assigned to an exact location on the device
    Info: Pin phase_o[1] not assigned to an exact location on the device
    Info: Pin phase_o[2] not assigned to an exact location on the device
    Info: Pin sp_o[0] not assigned to an exact location on the device
    Info: Pin sp_o[1] not assigned to an exact location on the device
    Info: Pin sp_o[2] not assigned to an exact location on the device
    Info: Pin sp_o[3] not assigned to an exact location on the device
    Info: Pin sp_o[4] not assigned to an exact location on the device
    Info: Pin rp_o[0] not assigned to an exact location on the device
    Info: Pin rp_o[1] not assigned to an exact location on the device
    Info: Pin rp_o[2] not assigned to an exact location on the device
    Info: Pin rp_o[3] not assigned to an exact location on the device
    Info: Pin rp_o[4] not assigned to an exact location on the device
    Info: Pin write_o not assigned to an exact location on the device
    Info: Pin clk not assigned to an exact location on the device
    Info: Pin clr not assigned to an exact location on the device
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info: Automatically promoted node clr (placed in PIN M21 (CLK1p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node s_stack[0][0]~11519
        Info: Destination node s_stack[4][0]~11523
        Info: Destination node s_stack[2][0]~11526
        Info: Destination node s_stack[6][0]~11528
        Info: Destination node s_stack[8][0]~11531
        Info: Destination node s_stack[12][0]~11534
        Info: Destination node s_stack[10][0]~11537
        Info: Destination node s_stack[14][0]~11539
        Info: Destination node s_stack[16][0]~11543
        Info: Destination node s_stack[20][0]~11547
        Info: Non-global destination nodes limited to 10 nodes
Info: Starting register packing
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Start inferring scan chains for DSP blocks
Extra Info: Inferring scan chains for DSP blocks is complete
Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks
Info: Finished register packing: elapsed time is 00:00:01
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 166 (unused VREF, 3.30 VCCIO, 0 input, 166 output, 0 bidirectional)
        Info: I/O standards used: LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  39 pins available
        Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  43 pins available
        Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  49 pins available
        Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  35 pins available
        Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  44 pins available
        Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  40 pins available
        Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  34 pins available
        Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  43 pins available
        Info: I/O bank number 9 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  6 pins available
        Info: I/O bank number 10 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  6 pins available
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:02
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:18
Info: Estimated most critical path is register to register delay of 99.711 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y8; Fanout = 145; REG Node = 't[31]'
    Info: 2: + IC(0.873 ns) + CELL(0.545 ns) = 1.418 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3431'
    Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.453 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3435'
    Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.488 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3439'
    Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 1.523 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3443'
    Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.558 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3447'
    Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.593 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3451'
    Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.628 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3455'
    Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 1.663 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3459'
    Info: 10: + IC(0.088 ns) + CELL(0.035 ns) = 1.786 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3463'
    Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 1.821 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3467'
    Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 1.856 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3471'
    Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 1.891 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3475'
    Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 1.926 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3479'
    Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 1.961 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3483'
    Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.996 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3487'
    Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 2.031 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3491'
    Info: 18: + IC(0.132 ns) + CELL(0.035 ns) = 2.198 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3495'
    Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 2.233 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3499'
    Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 2.268 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3503'
    Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 2.303 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3507'
    Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 2.338 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3511'
    Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 2.373 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3515'
    Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 2.408 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3519'
    Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 2.443 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3523'
    Info: 26: + IC(0.088 ns) + CELL(0.035 ns) = 2.566 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3527'
    Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 2.601 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3531'
    Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 2.636 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3535'
    Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 2.671 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3539'
    Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 2.706 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3543'
    Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 2.741 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3547'
    Info: 32: + IC(0.000 ns) + CELL(0.035 ns) = 2.776 ns; Loc. = LAB_X18_Y9; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3551'
    Info: 33: + IC(0.000 ns) + CELL(0.125 ns) = 2.901 ns; Loc. = LAB_X18_Y9; Fanout = 71; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_den|op_1~3554'
    Info: 34: + IC(0.381 ns) + CELL(0.154 ns) = 3.436 ns; Loc. = LAB_X19_Y9; Fanout = 6; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[858]~314'
    Info: 35: + IC(0.913 ns) + CELL(0.154 ns) = 4.503 ns; Loc. = LAB_X14_Y5; Fanout = 6; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[726]~315'
    Info: 36: + IC(0.973 ns) + CELL(0.154 ns) = 5.630 ns; Loc. = LAB_X13_Y12; Fanout = 6; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[594]~316'
    Info: 37: + IC(0.846 ns) + CELL(0.154 ns) = 6.630 ns; Loc. = LAB_X11_Y14; Fanout = 6; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[0]~317'
    Info: 38: + IC(1.051 ns) + CELL(0.154 ns) = 7.835 ns; Loc. = LAB_X17_Y13; Fanout = 9; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[330]~318'
    Info: 39: + IC(0.247 ns) + CELL(0.154 ns) = 8.236 ns; Loc. = LAB_X17_Y13; Fanout = 7; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[198]~319'
    Info: 40: + IC(0.948 ns) + CELL(0.053 ns) = 9.237 ns; Loc. = LAB_X14_Y11; Fanout = 4; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[0]~320'
    Info: 41: + IC(0.247 ns) + CELL(0.154 ns) = 9.638 ns; Loc. = LAB_X14_Y11; Fanout = 7; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[32]~17853'
    Info: 42: + IC(0.948 ns) + CELL(0.436 ns) = 11.022 ns; Loc. = LAB_X17_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|add_sub_2_result_int[1]~29'
    Info: 43: + IC(0.000 ns) + CELL(0.035 ns) = 11.057 ns; Loc. = LAB_X17_Y13; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|add_sub_2_result_int[2]~33'
    Info: 44: + IC(0.000 ns) + CELL(0.125 ns) = 11.182 ns; Loc. = LAB_X17_Y13; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|add_sub_2_result_int[3]~36'
    Info: 45: + IC(0.287 ns) + CELL(0.154 ns) = 11.623 ns; Loc. = LAB_X17_Y13; Fanout = 15; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[66]'
    Info: 46: + IC(0.593 ns) + CELL(0.545 ns) = 12.761 ns; Loc. = LAB_X14_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_24~109'
    Info: 47: + IC(0.000 ns) + CELL(0.035 ns) = 12.796 ns; Loc. = LAB_X14_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_24~113'
    Info: 48: + IC(0.000 ns) + CELL(0.035 ns) = 12.831 ns; Loc. = LAB_X14_Y13; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_24~117'
    Info: 49: + IC(0.000 ns) + CELL(0.125 ns) = 12.956 ns; Loc. = LAB_X14_Y13; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_24~120'
    Info: 50: + IC(0.169 ns) + CELL(0.272 ns) = 13.397 ns; Loc. = LAB_X14_Y13; Fanout = 16; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[99]'
    Info: 51: + IC(0.242 ns) + CELL(0.545 ns) = 14.184 ns; Loc. = LAB_X14_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_27~124'
    Info: 52: + IC(0.000 ns) + CELL(0.035 ns) = 14.219 ns; Loc. = LAB_X14_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_27~128'
    Info: 53: + IC(0.000 ns) + CELL(0.035 ns) = 14.254 ns; Loc. = LAB_X14_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_27~132'
    Info: 54: + IC(0.000 ns) + CELL(0.035 ns) = 14.289 ns; Loc. = LAB_X14_Y13; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_27~136'
    Info: 55: + IC(0.000 ns) + CELL(0.125 ns) = 14.414 ns; Loc. = LAB_X14_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_27~139'
    Info: 56: + IC(0.263 ns) + CELL(0.272 ns) = 14.949 ns; Loc. = LAB_X15_Y13; Fanout = 20; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[132]'
    Info: 57: + IC(0.242 ns) + CELL(0.545 ns) = 15.736 ns; Loc. = LAB_X15_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_28~139'
    Info: 58: + IC(0.000 ns) + CELL(0.035 ns) = 15.771 ns; Loc. = LAB_X15_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_28~143'
    Info: 59: + IC(0.000 ns) + CELL(0.035 ns) = 15.806 ns; Loc. = LAB_X15_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_28~147'
    Info: 60: + IC(0.000 ns) + CELL(0.035 ns) = 15.841 ns; Loc. = LAB_X15_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_28~151'
    Info: 61: + IC(0.000 ns) + CELL(0.035 ns) = 15.876 ns; Loc. = LAB_X15_Y13; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_28~155'
    Info: 62: + IC(0.000 ns) + CELL(0.125 ns) = 16.001 ns; Loc. = LAB_X15_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_28~158'
    Info: 63: + IC(0.777 ns) + CELL(0.357 ns) = 17.135 ns; Loc. = LAB_X14_Y8; Fanout = 22; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[165]'
    Info: 64: + IC(1.153 ns) + CELL(0.545 ns) = 18.833 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_29~154'
    Info: 65: + IC(0.000 ns) + CELL(0.035 ns) = 18.868 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_29~158'
    Info: 66: + IC(0.000 ns) + CELL(0.035 ns) = 18.903 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_29~162'
    Info: 67: + IC(0.000 ns) + CELL(0.035 ns) = 18.938 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_29~166'
    Info: 68: + IC(0.000 ns) + CELL(0.035 ns) = 18.973 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_29~170'
    Info: 69: + IC(0.000 ns) + CELL(0.035 ns) = 19.008 ns; Loc. = LAB_X18_Y13; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_29~174'
    Info: 70: + IC(0.000 ns) + CELL(0.125 ns) = 19.133 ns; Loc. = LAB_X18_Y13; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_29~177'
    Info: 71: + IC(0.381 ns) + CELL(0.154 ns) = 19.668 ns; Loc. = LAB_X17_Y13; Fanout = 29; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[198]'
    Info: 72: + IC(0.565 ns) + CELL(0.545 ns) = 20.778 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_30~169'
    Info: 73: + IC(0.000 ns) + CELL(0.035 ns) = 20.813 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_30~173'
    Info: 74: + IC(0.000 ns) + CELL(0.035 ns) = 20.848 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_30~177'
    Info: 75: + IC(0.000 ns) + CELL(0.035 ns) = 20.883 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_30~181'
    Info: 76: + IC(0.000 ns) + CELL(0.035 ns) = 20.918 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_30~185'
    Info: 77: + IC(0.000 ns) + CELL(0.035 ns) = 20.953 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_30~189'
    Info: 78: + IC(0.000 ns) + CELL(0.035 ns) = 20.988 ns; Loc. = LAB_X19_Y13; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_30~193'
    Info: 79: + IC(0.000 ns) + CELL(0.125 ns) = 21.113 ns; Loc. = LAB_X19_Y13; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_30~196'
    Info: 80: + IC(0.582 ns) + CELL(0.272 ns) = 21.967 ns; Loc. = LAB_X18_Y15; Fanout = 30; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[231]'
    Info: 81: + IC(0.336 ns) + CELL(0.545 ns) = 22.848 ns; Loc. = LAB_X19_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_31~184'
    Info: 82: + IC(0.000 ns) + CELL(0.035 ns) = 22.883 ns; Loc. = LAB_X19_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_31~188'
    Info: 83: + IC(0.000 ns) + CELL(0.035 ns) = 22.918 ns; Loc. = LAB_X19_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_31~192'
    Info: 84: + IC(0.000 ns) + CELL(0.035 ns) = 22.953 ns; Loc. = LAB_X19_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_31~196'
    Info: 85: + IC(0.000 ns) + CELL(0.035 ns) = 22.988 ns; Loc. = LAB_X19_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_31~200'
    Info: 86: + IC(0.000 ns) + CELL(0.035 ns) = 23.023 ns; Loc. = LAB_X19_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_31~204'
    Info: 87: + IC(0.000 ns) + CELL(0.035 ns) = 23.058 ns; Loc. = LAB_X19_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_31~208'
    Info: 88: + IC(0.000 ns) + CELL(0.035 ns) = 23.093 ns; Loc. = LAB_X19_Y15; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_31~212'
    Info: 89: + IC(0.000 ns) + CELL(0.125 ns) = 23.218 ns; Loc. = LAB_X19_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_31~215'
    Info: 90: + IC(0.275 ns) + CELL(0.272 ns) = 23.765 ns; Loc. = LAB_X18_Y15; Fanout = 34; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[264]'
    Info: 91: + IC(0.615 ns) + CELL(0.545 ns) = 24.925 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_32~199'
    Info: 92: + IC(0.000 ns) + CELL(0.035 ns) = 24.960 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_32~203'
    Info: 93: + IC(0.000 ns) + CELL(0.035 ns) = 24.995 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_32~207'
    Info: 94: + IC(0.000 ns) + CELL(0.035 ns) = 25.030 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_32~211'
    Info: 95: + IC(0.000 ns) + CELL(0.035 ns) = 25.065 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_32~215'
    Info: 96: + IC(0.000 ns) + CELL(0.035 ns) = 25.100 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_32~219'
    Info: 97: + IC(0.000 ns) + CELL(0.035 ns) = 25.135 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_32~223'
    Info: 98: + IC(0.000 ns) + CELL(0.035 ns) = 25.170 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_32~227'
    Info: 99: + IC(0.000 ns) + CELL(0.035 ns) = 25.205 ns; Loc. = LAB_X19_Y14; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_32~231'
    Info: 100: + IC(0.000 ns) + CELL(0.125 ns) = 25.330 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_32~234'
    Info: 101: + IC(0.470 ns) + CELL(0.357 ns) = 26.157 ns; Loc. = LAB_X18_Y15; Fanout = 36; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[297]'
    Info: 102: + IC(0.615 ns) + CELL(0.545 ns) = 27.317 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~214'
    Info: 103: + IC(0.000 ns) + CELL(0.035 ns) = 27.352 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~218'
    Info: 104: + IC(0.000 ns) + CELL(0.035 ns) = 27.387 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~222'
    Info: 105: + IC(0.000 ns) + CELL(0.035 ns) = 27.422 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~226'
    Info: 106: + IC(0.000 ns) + CELL(0.035 ns) = 27.457 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~230'
    Info: 107: + IC(0.000 ns) + CELL(0.035 ns) = 27.492 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~234'
    Info: 108: + IC(0.000 ns) + CELL(0.035 ns) = 27.527 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~238'
    Info: 109: + IC(0.000 ns) + CELL(0.035 ns) = 27.562 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~242'
    Info: 110: + IC(0.000 ns) + CELL(0.035 ns) = 27.597 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~246'
    Info: 111: + IC(0.000 ns) + CELL(0.035 ns) = 27.632 ns; Loc. = LAB_X18_Y14; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~250'
    Info: 112: + IC(0.000 ns) + CELL(0.125 ns) = 27.757 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~253'
    Info: 113: + IC(0.637 ns) + CELL(0.378 ns) = 28.772 ns; Loc. = LAB_X15_Y15; Fanout = 41; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[330]'
    Info: 114: + IC(0.814 ns) + CELL(0.545 ns) = 30.131 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~229'
    Info: 115: + IC(0.000 ns) + CELL(0.035 ns) = 30.166 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~233'
    Info: 116: + IC(0.061 ns) + CELL(0.035 ns) = 30.262 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~237'
    Info: 117: + IC(0.000 ns) + CELL(0.035 ns) = 30.297 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~241'
    Info: 118: + IC(0.000 ns) + CELL(0.035 ns) = 30.332 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~245'
    Info: 119: + IC(0.000 ns) + CELL(0.035 ns) = 30.367 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~249'
    Info: 120: + IC(0.000 ns) + CELL(0.035 ns) = 30.402 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~253'
    Info: 121: + IC(0.000 ns) + CELL(0.035 ns) = 30.437 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~257'
    Info: 122: + IC(0.000 ns) + CELL(0.035 ns) = 30.472 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~261'
    Info: 123: + IC(0.000 ns) + CELL(0.035 ns) = 30.507 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~265'
    Info: 124: + IC(0.165 ns) + CELL(0.035 ns) = 30.707 ns; Loc. = LAB_X17_Y13; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~269'
    Info: 125: + IC(0.000 ns) + CELL(0.125 ns) = 30.832 ns; Loc. = LAB_X17_Y13; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~272'
    Info: 126: + IC(0.768 ns) + CELL(0.272 ns) = 31.872 ns; Loc. = LAB_X15_Y15; Fanout = 45; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[363]'
    Info: 127: + IC(0.815 ns) + CELL(0.545 ns) = 33.232 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~244'
    Info: 128: + IC(0.000 ns) + CELL(0.035 ns) = 33.267 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~248'
    Info: 129: + IC(0.088 ns) + CELL(0.035 ns) = 33.390 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~252'
    Info: 130: + IC(0.000 ns) + CELL(0.035 ns) = 33.425 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~256'
    Info: 131: + IC(0.000 ns) + CELL(0.035 ns) = 33.460 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~260'
    Info: 132: + IC(0.000 ns) + CELL(0.035 ns) = 33.495 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~264'
    Info: 133: + IC(0.000 ns) + CELL(0.035 ns) = 33.530 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~268'
    Info: 134: + IC(0.000 ns) + CELL(0.035 ns) = 33.565 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~272'
    Info: 135: + IC(0.000 ns) + CELL(0.035 ns) = 33.600 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~276'
    Info: 136: + IC(0.000 ns) + CELL(0.035 ns) = 33.635 ns; Loc. = LAB_X18_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~280'
    Info: 137: + IC(0.132 ns) + CELL(0.035 ns) = 33.802 ns; Loc. = LAB_X18_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~284'
    Info: 138: + IC(0.000 ns) + CELL(0.035 ns) = 33.837 ns; Loc. = LAB_X18_Y15; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~288'
    Info: 139: + IC(0.000 ns) + CELL(0.125 ns) = 33.962 ns; Loc. = LAB_X18_Y15; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~291'
    Info: 140: + IC(0.521 ns) + CELL(0.272 ns) = 34.755 ns; Loc. = LAB_X15_Y15; Fanout = 49; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[396]'
    Info: 141: + IC(0.615 ns) + CELL(0.545 ns) = 35.915 ns; Loc. = LAB_X15_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~259'
    Info: 142: + IC(0.000 ns) + CELL(0.035 ns) = 35.950 ns; Loc. = LAB_X15_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~263'
    Info: 143: + IC(0.088 ns) + CELL(0.035 ns) = 36.073 ns; Loc. = LAB_X15_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~267'
    Info: 144: + IC(0.000 ns) + CELL(0.035 ns) = 36.108 ns; Loc. = LAB_X15_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~271'
    Info: 145: + IC(0.000 ns) + CELL(0.035 ns) = 36.143 ns; Loc. = LAB_X15_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~275'
    Info: 146: + IC(0.000 ns) + CELL(0.035 ns) = 36.178 ns; Loc. = LAB_X15_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~279'
    Info: 147: + IC(0.000 ns) + CELL(0.035 ns) = 36.213 ns; Loc. = LAB_X15_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~283'
    Info: 148: + IC(0.000 ns) + CELL(0.035 ns) = 36.248 ns; Loc. = LAB_X15_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~287'
    Info: 149: + IC(0.000 ns) + CELL(0.035 ns) = 36.283 ns; Loc. = LAB_X15_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~291'
    Info: 150: + IC(0.000 ns) + CELL(0.035 ns) = 36.318 ns; Loc. = LAB_X15_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~295'
    Info: 151: + IC(0.132 ns) + CELL(0.035 ns) = 36.485 ns; Loc. = LAB_X15_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~299'
    Info: 152: + IC(0.000 ns) + CELL(0.035 ns) = 36.520 ns; Loc. = LAB_X15_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~303'
    Info: 153: + IC(0.000 ns) + CELL(0.035 ns) = 36.555 ns; Loc. = LAB_X15_Y15; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~307'
    Info: 154: + IC(0.000 ns) + CELL(0.125 ns) = 36.680 ns; Loc. = LAB_X15_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~310'
    Info: 155: + IC(0.178 ns) + CELL(0.357 ns) = 37.215 ns; Loc. = LAB_X14_Y15; Fanout = 50; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[429]'
    Info: 156: + IC(0.615 ns) + CELL(0.545 ns) = 38.375 ns; Loc. = LAB_X14_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~274'
    Info: 157: + IC(0.000 ns) + CELL(0.035 ns) = 38.410 ns; Loc. = LAB_X14_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~278'
    Info: 158: + IC(0.000 ns) + CELL(0.035 ns) = 38.445 ns; Loc. = LAB_X14_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~282'
    Info: 159: + IC(0.000 ns) + CELL(0.035 ns) = 38.480 ns; Loc. = LAB_X14_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~286'
    Info: 160: + IC(0.000 ns) + CELL(0.035 ns) = 38.515 ns; Loc. = LAB_X14_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~290'
    Info: 161: + IC(0.000 ns) + CELL(0.035 ns) = 38.550 ns; Loc. = LAB_X14_Y16; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~294'
    Info: 162: + IC(0.165 ns) + CELL(0.035 ns) = 38.750 ns; Loc. = LAB_X14_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~298'
    Info: 163: + IC(0.000 ns) + CELL(0.035 ns) = 38.785 ns; Loc. = LAB_X14_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~302'
    Info: 164: + IC(0.000 ns) + CELL(0.035 ns) = 38.820 ns; Loc. = LAB_X14_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~306'
    Info: 165: + IC(0.000 ns) + CELL(0.035 ns) = 38.855 ns; Loc. = LAB_X14_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~310'
    Info: 166: + IC(0.000 ns) + CELL(0.035 ns) = 38.890 ns; Loc. = LAB_X14_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~314'
    Info: 167: + IC(0.000 ns) + CELL(0.035 ns) = 38.925 ns; Loc. = LAB_X14_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~318'
    Info: 168: + IC(0.000 ns) + CELL(0.035 ns) = 38.960 ns; Loc. = LAB_X14_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~322'
    Info: 169: + IC(0.000 ns) + CELL(0.035 ns) = 38.995 ns; Loc. = LAB_X14_Y15; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~326'
    Info: 170: + IC(0.061 ns) + CELL(0.125 ns) = 39.181 ns; Loc. = LAB_X14_Y15; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~329'
    Info: 171: + IC(0.437 ns) + CELL(0.378 ns) = 39.996 ns; Loc. = LAB_X13_Y14; Fanout = 57; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[462]'
    Info: 172: + IC(0.615 ns) + CELL(0.545 ns) = 41.156 ns; Loc. = LAB_X13_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~289'
    Info: 173: + IC(0.000 ns) + CELL(0.035 ns) = 41.191 ns; Loc. = LAB_X13_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~293'
    Info: 174: + IC(0.000 ns) + CELL(0.035 ns) = 41.226 ns; Loc. = LAB_X13_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~297'
    Info: 175: + IC(0.000 ns) + CELL(0.035 ns) = 41.261 ns; Loc. = LAB_X13_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~301'
    Info: 176: + IC(0.000 ns) + CELL(0.035 ns) = 41.296 ns; Loc. = LAB_X13_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~305'
    Info: 177: + IC(0.000 ns) + CELL(0.035 ns) = 41.331 ns; Loc. = LAB_X13_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~309'
    Info: 178: + IC(0.000 ns) + CELL(0.035 ns) = 41.366 ns; Loc. = LAB_X13_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~313'
    Info: 179: + IC(0.000 ns) + CELL(0.035 ns) = 41.401 ns; Loc. = LAB_X13_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~317'
    Info: 180: + IC(0.132 ns) + CELL(0.035 ns) = 41.568 ns; Loc. = LAB_X13_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~321'
    Info: 181: + IC(0.000 ns) + CELL(0.035 ns) = 41.603 ns; Loc. = LAB_X13_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~325'
    Info: 182: + IC(0.000 ns) + CELL(0.035 ns) = 41.638 ns; Loc. = LAB_X13_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~329'
    Info: 183: + IC(0.000 ns) + CELL(0.035 ns) = 41.673 ns; Loc. = LAB_X13_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~333'
    Info: 184: + IC(0.000 ns) + CELL(0.035 ns) = 41.708 ns; Loc. = LAB_X13_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~337'
    Info: 185: + IC(0.000 ns) + CELL(0.035 ns) = 41.743 ns; Loc. = LAB_X13_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~341'
    Info: 186: + IC(0.000 ns) + CELL(0.035 ns) = 41.778 ns; Loc. = LAB_X13_Y14; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~345'
    Info: 187: + IC(0.000 ns) + CELL(0.125 ns) = 41.903 ns; Loc. = LAB_X13_Y14; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~348'
    Info: 188: + IC(0.492 ns) + CELL(0.272 ns) = 42.667 ns; Loc. = LAB_X11_Y14; Fanout = 58; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[495]'
    Info: 189: + IC(0.625 ns) + CELL(0.545 ns) = 43.837 ns; Loc. = LAB_X11_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~304'
    Info: 190: + IC(0.000 ns) + CELL(0.035 ns) = 43.872 ns; Loc. = LAB_X11_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~308'
    Info: 191: + IC(0.000 ns) + CELL(0.035 ns) = 43.907 ns; Loc. = LAB_X11_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~312'
    Info: 192: + IC(0.000 ns) + CELL(0.035 ns) = 43.942 ns; Loc. = LAB_X11_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~316'
    Info: 193: + IC(0.000 ns) + CELL(0.035 ns) = 43.977 ns; Loc. = LAB_X11_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~320'
    Info: 194: + IC(0.000 ns) + CELL(0.035 ns) = 44.012 ns; Loc. = LAB_X11_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~324'
    Info: 195: + IC(0.000 ns) + CELL(0.035 ns) = 44.047 ns; Loc. = LAB_X11_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~328'
    Info: 196: + IC(0.000 ns) + CELL(0.035 ns) = 44.082 ns; Loc. = LAB_X11_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~332'
    Info: 197: + IC(0.165 ns) + CELL(0.035 ns) = 44.282 ns; Loc. = LAB_X11_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~336'
    Info: 198: + IC(0.000 ns) + CELL(0.035 ns) = 44.317 ns; Loc. = LAB_X11_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~340'
    Info: 199: + IC(0.000 ns) + CELL(0.035 ns) = 44.352 ns; Loc. = LAB_X11_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~344'
    Info: 200: + IC(0.000 ns) + CELL(0.035 ns) = 44.387 ns; Loc. = LAB_X11_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~348'
    Info: 201: + IC(0.000 ns) + CELL(0.035 ns) = 44.422 ns; Loc. = LAB_X11_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~352'
    Info: 202: + IC(0.000 ns) + CELL(0.035 ns) = 44.457 ns; Loc. = LAB_X11_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~356'
    Info: 203: + IC(0.000 ns) + CELL(0.035 ns) = 44.492 ns; Loc. = LAB_X11_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~360'
    Info: 204: + IC(0.000 ns) + CELL(0.035 ns) = 44.527 ns; Loc. = LAB_X11_Y14; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~364'
    Info: 205: + IC(0.061 ns) + CELL(0.125 ns) = 44.713 ns; Loc. = LAB_X11_Y14; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~367'
    Info: 206: + IC(0.502 ns) + CELL(0.272 ns) = 45.487 ns; Loc. = LAB_X9_Y14; Fanout = 64; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[528]'
    Info: 207: + IC(0.615 ns) + CELL(0.545 ns) = 46.647 ns; Loc. = LAB_X10_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~319'
    Info: 208: + IC(0.000 ns) + CELL(0.035 ns) = 46.682 ns; Loc. = LAB_X10_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~323'
    Info: 209: + IC(0.000 ns) + CELL(0.035 ns) = 46.717 ns; Loc. = LAB_X10_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~327'
    Info: 210: + IC(0.000 ns) + CELL(0.035 ns) = 46.752 ns; Loc. = LAB_X10_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~331'
    Info: 211: + IC(0.000 ns) + CELL(0.035 ns) = 46.787 ns; Loc. = LAB_X10_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~335'
    Info: 212: + IC(0.000 ns) + CELL(0.035 ns) = 46.822 ns; Loc. = LAB_X10_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~339'
    Info: 213: + IC(0.000 ns) + CELL(0.035 ns) = 46.857 ns; Loc. = LAB_X10_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~343'
    Info: 214: + IC(0.000 ns) + CELL(0.035 ns) = 46.892 ns; Loc. = LAB_X10_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~347'
    Info: 215: + IC(0.132 ns) + CELL(0.035 ns) = 47.059 ns; Loc. = LAB_X10_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~351'
    Info: 216: + IC(0.000 ns) + CELL(0.035 ns) = 47.094 ns; Loc. = LAB_X10_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~355'
    Info: 217: + IC(0.000 ns) + CELL(0.035 ns) = 47.129 ns; Loc. = LAB_X10_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~359'
    Info: 218: + IC(0.000 ns) + CELL(0.035 ns) = 47.164 ns; Loc. = LAB_X10_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~363'
    Info: 219: + IC(0.000 ns) + CELL(0.035 ns) = 47.199 ns; Loc. = LAB_X10_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~367'
    Info: 220: + IC(0.000 ns) + CELL(0.035 ns) = 47.234 ns; Loc. = LAB_X10_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~371'
    Info: 221: + IC(0.000 ns) + CELL(0.035 ns) = 47.269 ns; Loc. = LAB_X10_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~375'
    Info: 222: + IC(0.000 ns) + CELL(0.035 ns) = 47.304 ns; Loc. = LAB_X10_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~379'
    Info: 223: + IC(0.088 ns) + CELL(0.035 ns) = 47.427 ns; Loc. = LAB_X10_Y14; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~383'
    Info: 224: + IC(0.000 ns) + CELL(0.125 ns) = 47.552 ns; Loc. = LAB_X10_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~386'
    Info: 225: + IC(0.178 ns) + CELL(0.357 ns) = 48.087 ns; Loc. = LAB_X9_Y14; Fanout = 63; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[561]'
    Info: 226: + IC(0.615 ns) + CELL(0.545 ns) = 49.247 ns; Loc. = LAB_X9_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~334'
    Info: 227: + IC(0.000 ns) + CELL(0.035 ns) = 49.282 ns; Loc. = LAB_X9_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~338'
    Info: 228: + IC(0.000 ns) + CELL(0.035 ns) = 49.317 ns; Loc. = LAB_X9_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~342'
    Info: 229: + IC(0.000 ns) + CELL(0.035 ns) = 49.352 ns; Loc. = LAB_X9_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~346'
    Info: 230: + IC(0.000 ns) + CELL(0.035 ns) = 49.387 ns; Loc. = LAB_X9_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~350'
    Info: 231: + IC(0.000 ns) + CELL(0.035 ns) = 49.422 ns; Loc. = LAB_X9_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~354'
    Info: 232: + IC(0.000 ns) + CELL(0.035 ns) = 49.457 ns; Loc. = LAB_X9_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~358'
    Info: 233: + IC(0.000 ns) + CELL(0.035 ns) = 49.492 ns; Loc. = LAB_X9_Y15; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~362'
    Info: 234: + IC(0.165 ns) + CELL(0.035 ns) = 49.692 ns; Loc. = LAB_X9_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~366'
    Info: 235: + IC(0.000 ns) + CELL(0.035 ns) = 49.727 ns; Loc. = LAB_X9_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~370'
    Info: 236: + IC(0.000 ns) + CELL(0.035 ns) = 49.762 ns; Loc. = LAB_X9_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~374'
    Info: 237: + IC(0.000 ns) + CELL(0.035 ns) = 49.797 ns; Loc. = LAB_X9_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~378'
    Info: 238: + IC(0.000 ns) + CELL(0.035 ns) = 49.832 ns; Loc. = LAB_X9_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~382'
    Info: 239: + IC(0.000 ns) + CELL(0.035 ns) = 49.867 ns; Loc. = LAB_X9_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~386'
    Info: 240: + IC(0.000 ns) + CELL(0.035 ns) = 49.902 ns; Loc. = LAB_X9_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~390'
    Info: 241: + IC(0.000 ns) + CELL(0.035 ns) = 49.937 ns; Loc. = LAB_X9_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~394'
    Info: 242: + IC(0.061 ns) + CELL(0.035 ns) = 50.033 ns; Loc. = LAB_X9_Y14; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~398'
    Info: 243: + IC(0.000 ns) + CELL(0.035 ns) = 50.068 ns; Loc. = LAB_X9_Y14; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~402'
    Info: 244: + IC(0.000 ns) + CELL(0.125 ns) = 50.193 ns; Loc. = LAB_X9_Y14; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~405'
    Info: 245: + IC(0.470 ns) + CELL(0.378 ns) = 51.041 ns; Loc. = LAB_X10_Y11; Fanout = 72; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[594]'
    Info: 246: + IC(0.642 ns) + CELL(0.545 ns) = 52.228 ns; Loc. = LAB_X9_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~349'
    Info: 247: + IC(0.000 ns) + CELL(0.035 ns) = 52.263 ns; Loc. = LAB_X9_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~353'
    Info: 248: + IC(0.061 ns) + CELL(0.035 ns) = 52.359 ns; Loc. = LAB_X9_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~357'
    Info: 249: + IC(0.000 ns) + CELL(0.035 ns) = 52.394 ns; Loc. = LAB_X9_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~361'
    Info: 250: + IC(0.000 ns) + CELL(0.035 ns) = 52.429 ns; Loc. = LAB_X9_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~365'
    Info: 251: + IC(0.000 ns) + CELL(0.035 ns) = 52.464 ns; Loc. = LAB_X9_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~369'
    Info: 252: + IC(0.000 ns) + CELL(0.035 ns) = 52.499 ns; Loc. = LAB_X9_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~373'
    Info: 253: + IC(0.000 ns) + CELL(0.035 ns) = 52.534 ns; Loc. = LAB_X9_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~377'
    Info: 254: + IC(0.000 ns) + CELL(0.035 ns) = 52.569 ns; Loc. = LAB_X9_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~381'
    Info: 255: + IC(0.000 ns) + CELL(0.035 ns) = 52.604 ns; Loc. = LAB_X9_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~385'
    Info: 256: + IC(0.165 ns) + CELL(0.035 ns) = 52.804 ns; Loc. = LAB_X9_Y12; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~389'
    Info: 257: + IC(0.000 ns) + CELL(0.035 ns) = 52.839 ns; Loc. = LAB_X9_Y12; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~393'
    Info: 258: + IC(0.000 ns) + CELL(0.035 ns) = 52.874 ns; Loc. = LAB_X9_Y12; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~397'
    Info: 259: + IC(0.000 ns) + CELL(0.035 ns) = 52.909 ns; Loc. = LAB_X9_Y12; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~401'
    Info: 260: + IC(0.000 ns) + CELL(0.035 ns) = 52.944 ns; Loc. = LAB_X9_Y12; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~405'
    Info: 261: + IC(0.000 ns) + CELL(0.035 ns) = 52.979 ns; Loc. = LAB_X9_Y12; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~409'
    Info: 262: + IC(0.000 ns) + CELL(0.035 ns) = 53.014 ns; Loc. = LAB_X9_Y12; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~413'
    Info: 263: + IC(0.000 ns) + CELL(0.035 ns) = 53.049 ns; Loc. = LAB_X9_Y12; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~417'
    Info: 264: + IC(0.061 ns) + CELL(0.035 ns) = 53.145 ns; Loc. = LAB_X9_Y12; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~421'
    Info: 265: + IC(0.000 ns) + CELL(0.125 ns) = 53.270 ns; Loc. = LAB_X9_Y12; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~424'
    Info: 266: + IC(0.576 ns) + CELL(0.272 ns) = 54.118 ns; Loc. = LAB_X10_Y9; Fanout = 71; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[627]'
    Info: 267: + IC(0.667 ns) + CELL(0.545 ns) = 55.330 ns; Loc. = LAB_X10_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~364'
    Info: 268: + IC(0.000 ns) + CELL(0.035 ns) = 55.365 ns; Loc. = LAB_X10_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~368'
    Info: 269: + IC(0.088 ns) + CELL(0.035 ns) = 55.488 ns; Loc. = LAB_X10_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~372'
    Info: 270: + IC(0.000 ns) + CELL(0.035 ns) = 55.523 ns; Loc. = LAB_X10_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~376'
    Info: 271: + IC(0.000 ns) + CELL(0.035 ns) = 55.558 ns; Loc. = LAB_X10_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~380'
    Info: 272: + IC(0.000 ns) + CELL(0.035 ns) = 55.593 ns; Loc. = LAB_X10_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~384'
    Info: 273: + IC(0.000 ns) + CELL(0.035 ns) = 55.628 ns; Loc. = LAB_X10_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~388'
    Info: 274: + IC(0.000 ns) + CELL(0.035 ns) = 55.663 ns; Loc. = LAB_X10_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~392'
    Info: 275: + IC(0.000 ns) + CELL(0.035 ns) = 55.698 ns; Loc. = LAB_X10_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~396'
    Info: 276: + IC(0.000 ns) + CELL(0.035 ns) = 55.733 ns; Loc. = LAB_X10_Y13; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~400'
    Info: 277: + IC(0.132 ns) + CELL(0.035 ns) = 55.900 ns; Loc. = LAB_X10_Y12; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~404'
    Info: 278: + IC(0.000 ns) + CELL(0.035 ns) = 55.935 ns; Loc. = LAB_X10_Y12; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~408'
    Info: 279: + IC(0.000 ns) + CELL(0.035 ns) = 55.970 ns; Loc. = LAB_X10_Y12; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~412'
    Info: 280: + IC(0.000 ns) + CELL(0.035 ns) = 56.005 ns; Loc. = LAB_X10_Y12; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~416'
    Info: 281: + IC(0.000 ns) + CELL(0.035 ns) = 56.040 ns; Loc. = LAB_X10_Y12; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~420'
    Info: 282: + IC(0.000 ns) + CELL(0.035 ns) = 56.075 ns; Loc. = LAB_X10_Y12; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~424'
    Info: 283: + IC(0.000 ns) + CELL(0.035 ns) = 56.110 ns; Loc. = LAB_X10_Y12; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~428'
    Info: 284: + IC(0.000 ns) + CELL(0.035 ns) = 56.145 ns; Loc. = LAB_X10_Y12; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~432'
    Info: 285: + IC(0.088 ns) + CELL(0.035 ns) = 56.268 ns; Loc. = LAB_X10_Y12; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~436'
    Info: 286: + IC(0.000 ns) + CELL(0.035 ns) = 56.303 ns; Loc. = LAB_X10_Y12; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~440'
    Info: 287: + IC(0.000 ns) + CELL(0.125 ns) = 56.428 ns; Loc. = LAB_X10_Y12; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~443'
    Info: 288: + IC(0.743 ns) + CELL(0.272 ns) = 57.443 ns; Loc. = LAB_X13_Y11; Fanout = 79; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[660]'
    Info: 289: + IC(0.565 ns) + CELL(0.545 ns) = 58.553 ns; Loc. = LAB_X11_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~379'
    Info: 290: + IC(0.000 ns) + CELL(0.035 ns) = 58.588 ns; Loc. = LAB_X11_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~383'
    Info: 291: + IC(0.061 ns) + CELL(0.035 ns) = 58.684 ns; Loc. = LAB_X11_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~387'
    Info: 292: + IC(0.000 ns) + CELL(0.035 ns) = 58.719 ns; Loc. = LAB_X11_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~391'
    Info: 293: + IC(0.000 ns) + CELL(0.035 ns) = 58.754 ns; Loc. = LAB_X11_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~395'
    Info: 294: + IC(0.000 ns) + CELL(0.035 ns) = 58.789 ns; Loc. = LAB_X11_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~399'
    Info: 295: + IC(0.000 ns) + CELL(0.035 ns) = 58.824 ns; Loc. = LAB_X11_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~403'
    Info: 296: + IC(0.000 ns) + CELL(0.035 ns) = 58.859 ns; Loc. = LAB_X11_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~407'
    Info: 297: + IC(0.000 ns) + CELL(0.035 ns) = 58.894 ns; Loc. = LAB_X11_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~411'
    Info: 298: + IC(0.000 ns) + CELL(0.035 ns) = 58.929 ns; Loc. = LAB_X11_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~415'
    Info: 299: + IC(0.165 ns) + CELL(0.035 ns) = 59.129 ns; Loc. = LAB_X11_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~419'
    Info: 300: + IC(0.000 ns) + CELL(0.035 ns) = 59.164 ns; Loc. = LAB_X11_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~423'
    Info: 301: + IC(0.000 ns) + CELL(0.035 ns) = 59.199 ns; Loc. = LAB_X11_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~427'
    Info: 302: + IC(0.000 ns) + CELL(0.035 ns) = 59.234 ns; Loc. = LAB_X11_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~431'
    Info: 303: + IC(0.000 ns) + CELL(0.035 ns) = 59.269 ns; Loc. = LAB_X11_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~435'
    Info: 304: + IC(0.000 ns) + CELL(0.035 ns) = 59.304 ns; Loc. = LAB_X11_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~439'
    Info: 305: + IC(0.000 ns) + CELL(0.035 ns) = 59.339 ns; Loc. = LAB_X11_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~443'
    Info: 306: + IC(0.000 ns) + CELL(0.035 ns) = 59.374 ns; Loc. = LAB_X11_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~447'
    Info: 307: + IC(0.061 ns) + CELL(0.035 ns) = 59.470 ns; Loc. = LAB_X11_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~451'
    Info: 308: + IC(0.000 ns) + CELL(0.035 ns) = 59.505 ns; Loc. = LAB_X11_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~455'
    Info: 309: + IC(0.000 ns) + CELL(0.035 ns) = 59.540 ns; Loc. = LAB_X11_Y10; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~459'
    Info: 310: + IC(0.000 ns) + CELL(0.125 ns) = 59.665 ns; Loc. = LAB_X11_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~462'
    Info: 311: + IC(0.666 ns) + CELL(0.357 ns) = 60.688 ns; Loc. = LAB_X13_Y11; Fanout = 76; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[693]'
    Info: 312: + IC(0.593 ns) + CELL(0.545 ns) = 61.826 ns; Loc. = LAB_X10_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~394'
    Info: 313: + IC(0.000 ns) + CELL(0.035 ns) = 61.861 ns; Loc. = LAB_X10_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~398'
    Info: 314: + IC(0.000 ns) + CELL(0.035 ns) = 61.896 ns; Loc. = LAB_X10_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~402'
    Info: 315: + IC(0.000 ns) + CELL(0.035 ns) = 61.931 ns; Loc. = LAB_X10_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~406'
    Info: 316: + IC(0.000 ns) + CELL(0.035 ns) = 61.966 ns; Loc. = LAB_X10_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~410'
    Info: 317: + IC(0.000 ns) + CELL(0.035 ns) = 62.001 ns; Loc. = LAB_X10_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~414'
    Info: 318: + IC(0.142 ns) + CELL(0.035 ns) = 62.178 ns; Loc. = LAB_X10_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~418'
    Info: 319: + IC(0.000 ns) + CELL(0.035 ns) = 62.213 ns; Loc. = LAB_X10_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~422'
    Info: 320: + IC(0.000 ns) + CELL(0.035 ns) = 62.248 ns; Loc. = LAB_X10_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~426'
    Info: 321: + IC(0.000 ns) + CELL(0.035 ns) = 62.283 ns; Loc. = LAB_X10_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~430'
    Info: 322: + IC(0.000 ns) + CELL(0.035 ns) = 62.318 ns; Loc. = LAB_X10_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~434'
    Info: 323: + IC(0.000 ns) + CELL(0.035 ns) = 62.353 ns; Loc. = LAB_X10_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~438'
    Info: 324: + IC(0.000 ns) + CELL(0.035 ns) = 62.388 ns; Loc. = LAB_X10_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~442'
    Info: 325: + IC(0.000 ns) + CELL(0.035 ns) = 62.423 ns; Loc. = LAB_X10_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~446'
    Info: 326: + IC(0.132 ns) + CELL(0.035 ns) = 62.590 ns; Loc. = LAB_X10_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~450'
    Info: 327: + IC(0.000 ns) + CELL(0.035 ns) = 62.625 ns; Loc. = LAB_X10_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~454'
    Info: 328: + IC(0.000 ns) + CELL(0.035 ns) = 62.660 ns; Loc. = LAB_X10_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~458'
    Info: 329: + IC(0.000 ns) + CELL(0.035 ns) = 62.695 ns; Loc. = LAB_X10_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~462'
    Info: 330: + IC(0.000 ns) + CELL(0.035 ns) = 62.730 ns; Loc. = LAB_X10_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~466'
    Info: 331: + IC(0.000 ns) + CELL(0.035 ns) = 62.765 ns; Loc. = LAB_X10_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~470'
    Info: 332: + IC(0.000 ns) + CELL(0.035 ns) = 62.800 ns; Loc. = LAB_X10_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~474'
    Info: 333: + IC(0.000 ns) + CELL(0.035 ns) = 62.835 ns; Loc. = LAB_X10_Y9; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~478'
    Info: 334: + IC(0.088 ns) + CELL(0.125 ns) = 63.048 ns; Loc. = LAB_X10_Y9; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~481'
    Info: 335: + IC(0.716 ns) + CELL(0.378 ns) = 64.142 ns; Loc. = LAB_X14_Y5; Fanout = 87; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[726]'
    Info: 336: + IC(0.962 ns) + CELL(0.545 ns) = 65.649 ns; Loc. = LAB_X13_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~409'
    Info: 337: + IC(0.000 ns) + CELL(0.035 ns) = 65.684 ns; Loc. = LAB_X13_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~413'
    Info: 338: + IC(0.000 ns) + CELL(0.035 ns) = 65.719 ns; Loc. = LAB_X13_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~417'
    Info: 339: + IC(0.000 ns) + CELL(0.035 ns) = 65.754 ns; Loc. = LAB_X13_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~421'
    Info: 340: + IC(0.000 ns) + CELL(0.035 ns) = 65.789 ns; Loc. = LAB_X13_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~425'
    Info: 341: + IC(0.000 ns) + CELL(0.035 ns) = 65.824 ns; Loc. = LAB_X13_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~429'
    Info: 342: + IC(0.142 ns) + CELL(0.035 ns) = 66.001 ns; Loc. = LAB_X13_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~433'
    Info: 343: + IC(0.000 ns) + CELL(0.035 ns) = 66.036 ns; Loc. = LAB_X13_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~437'
    Info: 344: + IC(0.000 ns) + CELL(0.035 ns) = 66.071 ns; Loc. = LAB_X13_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~441'
    Info: 345: + IC(0.000 ns) + CELL(0.035 ns) = 66.106 ns; Loc. = LAB_X13_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~445'
    Info: 346: + IC(0.000 ns) + CELL(0.035 ns) = 66.141 ns; Loc. = LAB_X13_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~449'
    Info: 347: + IC(0.000 ns) + CELL(0.035 ns) = 66.176 ns; Loc. = LAB_X13_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~453'
    Info: 348: + IC(0.000 ns) + CELL(0.035 ns) = 66.211 ns; Loc. = LAB_X13_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~457'
    Info: 349: + IC(0.000 ns) + CELL(0.035 ns) = 66.246 ns; Loc. = LAB_X13_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~461'
    Info: 350: + IC(0.132 ns) + CELL(0.035 ns) = 66.413 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~465'
    Info: 351: + IC(0.000 ns) + CELL(0.035 ns) = 66.448 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~469'
    Info: 352: + IC(0.000 ns) + CELL(0.035 ns) = 66.483 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~473'
    Info: 353: + IC(0.000 ns) + CELL(0.035 ns) = 66.518 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~477'
    Info: 354: + IC(0.000 ns) + CELL(0.035 ns) = 66.553 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~481'
    Info: 355: + IC(0.000 ns) + CELL(0.035 ns) = 66.588 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~485'
    Info: 356: + IC(0.000 ns) + CELL(0.035 ns) = 66.623 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~489'
    Info: 357: + IC(0.000 ns) + CELL(0.035 ns) = 66.658 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~493'
    Info: 358: + IC(0.088 ns) + CELL(0.035 ns) = 66.781 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~497'
    Info: 359: + IC(0.000 ns) + CELL(0.125 ns) = 66.906 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~500'
    Info: 360: + IC(0.594 ns) + CELL(0.272 ns) = 67.772 ns; Loc. = LAB_X14_Y5; Fanout = 84; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[759]'
    Info: 361: + IC(0.962 ns) + CELL(0.545 ns) = 69.279 ns; Loc. = LAB_X14_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~424'
    Info: 362: + IC(0.000 ns) + CELL(0.035 ns) = 69.314 ns; Loc. = LAB_X14_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~428'
    Info: 363: + IC(0.000 ns) + CELL(0.035 ns) = 69.349 ns; Loc. = LAB_X14_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~432'
    Info: 364: + IC(0.000 ns) + CELL(0.035 ns) = 69.384 ns; Loc. = LAB_X14_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~436'
    Info: 365: + IC(0.000 ns) + CELL(0.035 ns) = 69.419 ns; Loc. = LAB_X14_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~440'
    Info: 366: + IC(0.000 ns) + CELL(0.035 ns) = 69.454 ns; Loc. = LAB_X14_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~444'
    Info: 367: + IC(0.165 ns) + CELL(0.035 ns) = 69.654 ns; Loc. = LAB_X14_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~448'
    Info: 368: + IC(0.000 ns) + CELL(0.035 ns) = 69.689 ns; Loc. = LAB_X14_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~452'
    Info: 369: + IC(0.000 ns) + CELL(0.035 ns) = 69.724 ns; Loc. = LAB_X14_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~456'
    Info: 370: + IC(0.000 ns) + CELL(0.035 ns) = 69.759 ns; Loc. = LAB_X14_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~460'
    Info: 371: + IC(0.000 ns) + CELL(0.035 ns) = 69.794 ns; Loc. = LAB_X14_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~464'
    Info: 372: + IC(0.000 ns) + CELL(0.035 ns) = 69.829 ns; Loc. = LAB_X14_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~468'
    Info: 373: + IC(0.000 ns) + CELL(0.035 ns) = 69.864 ns; Loc. = LAB_X14_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~472'
    Info: 374: + IC(0.000 ns) + CELL(0.035 ns) = 69.899 ns; Loc. = LAB_X14_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~476'
    Info: 375: + IC(0.173 ns) + CELL(0.035 ns) = 70.107 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~480'
    Info: 376: + IC(0.000 ns) + CELL(0.035 ns) = 70.142 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~484'
    Info: 377: + IC(0.000 ns) + CELL(0.035 ns) = 70.177 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~488'
    Info: 378: + IC(0.000 ns) + CELL(0.035 ns) = 70.212 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~492'
    Info: 379: + IC(0.000 ns) + CELL(0.035 ns) = 70.247 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~496'
    Info: 380: + IC(0.000 ns) + CELL(0.035 ns) = 70.282 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~500'
    Info: 381: + IC(0.000 ns) + CELL(0.035 ns) = 70.317 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~504'
    Info: 382: + IC(0.000 ns) + CELL(0.035 ns) = 70.352 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~508'
    Info: 383: + IC(0.061 ns) + CELL(0.035 ns) = 70.448 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~512'
    Info: 384: + IC(0.000 ns) + CELL(0.035 ns) = 70.483 ns; Loc. = LAB_X14_Y9; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~516'
    Info: 385: + IC(0.000 ns) + CELL(0.125 ns) = 70.608 ns; Loc. = LAB_X14_Y9; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~519'
    Info: 386: + IC(0.543 ns) + CELL(0.272 ns) = 71.423 ns; Loc. = LAB_X15_Y8; Fanout = 94; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[792]'
    Info: 387: + IC(0.649 ns) + CELL(0.545 ns) = 72.617 ns; Loc. = LAB_X15_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~439'
    Info: 388: + IC(0.000 ns) + CELL(0.035 ns) = 72.652 ns; Loc. = LAB_X15_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~443'
    Info: 389: + IC(0.000 ns) + CELL(0.035 ns) = 72.687 ns; Loc. = LAB_X15_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~447'
    Info: 390: + IC(0.000 ns) + CELL(0.035 ns) = 72.722 ns; Loc. = LAB_X15_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~451'
    Info: 391: + IC(0.000 ns) + CELL(0.035 ns) = 72.757 ns; Loc. = LAB_X15_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~455'
    Info: 392: + IC(0.000 ns) + CELL(0.035 ns) = 72.792 ns; Loc. = LAB_X15_Y11; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~459'
    Info: 393: + IC(0.142 ns) + CELL(0.035 ns) = 72.969 ns; Loc. = LAB_X15_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~463'
    Info: 394: + IC(0.000 ns) + CELL(0.035 ns) = 73.004 ns; Loc. = LAB_X15_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~467'
    Info: 395: + IC(0.000 ns) + CELL(0.035 ns) = 73.039 ns; Loc. = LAB_X15_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~471'
    Info: 396: + IC(0.000 ns) + CELL(0.035 ns) = 73.074 ns; Loc. = LAB_X15_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~475'
    Info: 397: + IC(0.000 ns) + CELL(0.035 ns) = 73.109 ns; Loc. = LAB_X15_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~479'
    Info: 398: + IC(0.000 ns) + CELL(0.035 ns) = 73.144 ns; Loc. = LAB_X15_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~483'
    Info: 399: + IC(0.000 ns) + CELL(0.035 ns) = 73.179 ns; Loc. = LAB_X15_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~487'
    Info: 400: + IC(0.000 ns) + CELL(0.035 ns) = 73.214 ns; Loc. = LAB_X15_Y10; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~491'
    Info: 401: + IC(0.132 ns) + CELL(0.035 ns) = 73.381 ns; Loc. = LAB_X15_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~495'
    Info: 402: + IC(0.000 ns) + CELL(0.035 ns) = 73.416 ns; Loc. = LAB_X15_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~499'
    Info: 403: + IC(0.000 ns) + CELL(0.035 ns) = 73.451 ns; Loc. = LAB_X15_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~503'
    Info: 404: + IC(0.000 ns) + CELL(0.035 ns) = 73.486 ns; Loc. = LAB_X15_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~507'
    Info: 405: + IC(0.000 ns) + CELL(0.035 ns) = 73.521 ns; Loc. = LAB_X15_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~511'
    Info: 406: + IC(0.000 ns) + CELL(0.035 ns) = 73.556 ns; Loc. = LAB_X15_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~515'
    Info: 407: + IC(0.000 ns) + CELL(0.035 ns) = 73.591 ns; Loc. = LAB_X15_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~519'
    Info: 408: + IC(0.000 ns) + CELL(0.035 ns) = 73.626 ns; Loc. = LAB_X15_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~523'
    Info: 409: + IC(0.088 ns) + CELL(0.035 ns) = 73.749 ns; Loc. = LAB_X15_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~527'
    Info: 410: + IC(0.000 ns) + CELL(0.035 ns) = 73.784 ns; Loc. = LAB_X15_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~531'
    Info: 411: + IC(0.000 ns) + CELL(0.035 ns) = 73.819 ns; Loc. = LAB_X15_Y9; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~535'
    Info: 412: + IC(0.000 ns) + CELL(0.125 ns) = 73.944 ns; Loc. = LAB_X15_Y9; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~538'
    Info: 413: + IC(0.509 ns) + CELL(0.357 ns) = 74.810 ns; Loc. = LAB_X15_Y5; Fanout = 89; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[825]'
    Info: 414: + IC(0.649 ns) + CELL(0.545 ns) = 76.004 ns; Loc. = LAB_X14_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~454'
    Info: 415: + IC(0.000 ns) + CELL(0.035 ns) = 76.039 ns; Loc. = LAB_X14_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~458'
    Info: 416: + IC(0.000 ns) + CELL(0.035 ns) = 76.074 ns; Loc. = LAB_X14_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~462'
    Info: 417: + IC(0.000 ns) + CELL(0.035 ns) = 76.109 ns; Loc. = LAB_X14_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~466'
    Info: 418: + IC(0.000 ns) + CELL(0.035 ns) = 76.144 ns; Loc. = LAB_X14_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~470'
    Info: 419: + IC(0.000 ns) + CELL(0.035 ns) = 76.179 ns; Loc. = LAB_X14_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~474'
    Info: 420: + IC(0.165 ns) + CELL(0.035 ns) = 76.379 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~478'
    Info: 421: + IC(0.000 ns) + CELL(0.035 ns) = 76.414 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~482'
    Info: 422: + IC(0.000 ns) + CELL(0.035 ns) = 76.449 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~486'
    Info: 423: + IC(0.000 ns) + CELL(0.035 ns) = 76.484 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~490'
    Info: 424: + IC(0.000 ns) + CELL(0.035 ns) = 76.519 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~494'
    Info: 425: + IC(0.000 ns) + CELL(0.035 ns) = 76.554 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~498'
    Info: 426: + IC(0.000 ns) + CELL(0.035 ns) = 76.589 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~502'
    Info: 427: + IC(0.000 ns) + CELL(0.035 ns) = 76.624 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~506'
    Info: 428: + IC(0.173 ns) + CELL(0.035 ns) = 76.832 ns; Loc. = LAB_X14_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~510'
    Info: 429: + IC(0.000 ns) + CELL(0.035 ns) = 76.867 ns; Loc. = LAB_X14_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~514'
    Info: 430: + IC(0.000 ns) + CELL(0.035 ns) = 76.902 ns; Loc. = LAB_X14_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~518'
    Info: 431: + IC(0.000 ns) + CELL(0.035 ns) = 76.937 ns; Loc. = LAB_X14_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~522'
    Info: 432: + IC(0.000 ns) + CELL(0.035 ns) = 76.972 ns; Loc. = LAB_X14_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~526'
    Info: 433: + IC(0.000 ns) + CELL(0.035 ns) = 77.007 ns; Loc. = LAB_X14_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~530'
    Info: 434: + IC(0.000 ns) + CELL(0.035 ns) = 77.042 ns; Loc. = LAB_X14_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~534'
    Info: 435: + IC(0.000 ns) + CELL(0.035 ns) = 77.077 ns; Loc. = LAB_X14_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~538'
    Info: 436: + IC(0.173 ns) + CELL(0.035 ns) = 77.285 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~542'
    Info: 437: + IC(0.000 ns) + CELL(0.035 ns) = 77.320 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~546'
    Info: 438: + IC(0.000 ns) + CELL(0.035 ns) = 77.355 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~550'
    Info: 439: + IC(0.000 ns) + CELL(0.035 ns) = 77.390 ns; Loc. = LAB_X14_Y5; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~554'
    Info: 440: + IC(0.000 ns) + CELL(0.125 ns) = 77.515 ns; Loc. = LAB_X14_Y5; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~557'
    Info: 441: + IC(0.415 ns) + CELL(0.378 ns) = 78.308 ns; Loc. = LAB_X17_Y5; Fanout = 102; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[858]'
    Info: 442: + IC(0.847 ns) + CELL(0.545 ns) = 79.700 ns; Loc. = LAB_X15_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~469'
    Info: 443: + IC(0.000 ns) + CELL(0.035 ns) = 79.735 ns; Loc. = LAB_X15_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~473'
    Info: 444: + IC(0.000 ns) + CELL(0.035 ns) = 79.770 ns; Loc. = LAB_X15_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~477'
    Info: 445: + IC(0.000 ns) + CELL(0.035 ns) = 79.805 ns; Loc. = LAB_X15_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~481'
    Info: 446: + IC(0.000 ns) + CELL(0.035 ns) = 79.840 ns; Loc. = LAB_X15_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~485'
    Info: 447: + IC(0.000 ns) + CELL(0.035 ns) = 79.875 ns; Loc. = LAB_X15_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~489'
    Info: 448: + IC(0.142 ns) + CELL(0.035 ns) = 80.052 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~493'
    Info: 449: + IC(0.000 ns) + CELL(0.035 ns) = 80.087 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~497'
    Info: 450: + IC(0.000 ns) + CELL(0.035 ns) = 80.122 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~501'
    Info: 451: + IC(0.000 ns) + CELL(0.035 ns) = 80.157 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~505'
    Info: 452: + IC(0.000 ns) + CELL(0.035 ns) = 80.192 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~509'
    Info: 453: + IC(0.000 ns) + CELL(0.035 ns) = 80.227 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~513'
    Info: 454: + IC(0.000 ns) + CELL(0.035 ns) = 80.262 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~517'
    Info: 455: + IC(0.000 ns) + CELL(0.035 ns) = 80.297 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~521'
    Info: 456: + IC(0.142 ns) + CELL(0.035 ns) = 80.474 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~525'
    Info: 457: + IC(0.000 ns) + CELL(0.035 ns) = 80.509 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~529'
    Info: 458: + IC(0.000 ns) + CELL(0.035 ns) = 80.544 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~533'
    Info: 459: + IC(0.000 ns) + CELL(0.035 ns) = 80.579 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~537'
    Info: 460: + IC(0.000 ns) + CELL(0.035 ns) = 80.614 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~541'
    Info: 461: + IC(0.000 ns) + CELL(0.035 ns) = 80.649 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~545'
    Info: 462: + IC(0.000 ns) + CELL(0.035 ns) = 80.684 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~549'
    Info: 463: + IC(0.000 ns) + CELL(0.035 ns) = 80.719 ns; Loc. = LAB_X15_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~553'
    Info: 464: + IC(0.132 ns) + CELL(0.035 ns) = 80.886 ns; Loc. = LAB_X15_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~557'
    Info: 465: + IC(0.000 ns) + CELL(0.035 ns) = 80.921 ns; Loc. = LAB_X15_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~561'
    Info: 466: + IC(0.000 ns) + CELL(0.035 ns) = 80.956 ns; Loc. = LAB_X15_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~565'
    Info: 467: + IC(0.000 ns) + CELL(0.035 ns) = 80.991 ns; Loc. = LAB_X15_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~569'
    Info: 468: + IC(0.000 ns) + CELL(0.035 ns) = 81.026 ns; Loc. = LAB_X15_Y5; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~573'
    Info: 469: + IC(0.000 ns) + CELL(0.125 ns) = 81.151 ns; Loc. = LAB_X15_Y5; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~576'
    Info: 470: + IC(0.894 ns) + CELL(0.154 ns) = 82.199 ns; Loc. = LAB_X18_Y8; Fanout = 97; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[891]'
    Info: 471: + IC(0.336 ns) + CELL(0.545 ns) = 83.080 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~477'
    Info: 472: + IC(0.000 ns) + CELL(0.035 ns) = 83.115 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~481'
    Info: 473: + IC(0.000 ns) + CELL(0.035 ns) = 83.150 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~485'
    Info: 474: + IC(0.000 ns) + CELL(0.035 ns) = 83.185 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~489'
    Info: 475: + IC(0.000 ns) + CELL(0.035 ns) = 83.220 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~493'
    Info: 476: + IC(0.000 ns) + CELL(0.035 ns) = 83.255 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~497'
    Info: 477: + IC(0.165 ns) + CELL(0.035 ns) = 83.455 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~501'
    Info: 478: + IC(0.000 ns) + CELL(0.035 ns) = 83.490 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~505'
    Info: 479: + IC(0.000 ns) + CELL(0.035 ns) = 83.525 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~509'
    Info: 480: + IC(0.000 ns) + CELL(0.035 ns) = 83.560 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~513'
    Info: 481: + IC(0.000 ns) + CELL(0.035 ns) = 83.595 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~517'
    Info: 482: + IC(0.000 ns) + CELL(0.035 ns) = 83.630 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~521'
    Info: 483: + IC(0.000 ns) + CELL(0.035 ns) = 83.665 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~525'
    Info: 484: + IC(0.000 ns) + CELL(0.035 ns) = 83.700 ns; Loc. = LAB_X17_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~529'
    Info: 485: + IC(0.173 ns) + CELL(0.035 ns) = 83.908 ns; Loc. = LAB_X17_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~533'
    Info: 486: + IC(0.000 ns) + CELL(0.035 ns) = 83.943 ns; Loc. = LAB_X17_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~537'
    Info: 487: + IC(0.000 ns) + CELL(0.035 ns) = 83.978 ns; Loc. = LAB_X17_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~541'
    Info: 488: + IC(0.000 ns) + CELL(0.035 ns) = 84.013 ns; Loc. = LAB_X17_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~545'
    Info: 489: + IC(0.000 ns) + CELL(0.035 ns) = 84.048 ns; Loc. = LAB_X17_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~549'
    Info: 490: + IC(0.000 ns) + CELL(0.035 ns) = 84.083 ns; Loc. = LAB_X17_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~553'
    Info: 491: + IC(0.000 ns) + CELL(0.035 ns) = 84.118 ns; Loc. = LAB_X17_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~557'
    Info: 492: + IC(0.000 ns) + CELL(0.035 ns) = 84.153 ns; Loc. = LAB_X17_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~561'
    Info: 493: + IC(0.173 ns) + CELL(0.035 ns) = 84.361 ns; Loc. = LAB_X17_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~565'
    Info: 494: + IC(0.000 ns) + CELL(0.035 ns) = 84.396 ns; Loc. = LAB_X17_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~569'
    Info: 495: + IC(0.000 ns) + CELL(0.035 ns) = 84.431 ns; Loc. = LAB_X17_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~573'
    Info: 496: + IC(0.000 ns) + CELL(0.035 ns) = 84.466 ns; Loc. = LAB_X17_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~577'
    Info: 497: + IC(0.000 ns) + CELL(0.035 ns) = 84.501 ns; Loc. = LAB_X17_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~581'
    Info: 498: + IC(0.000 ns) + CELL(0.035 ns) = 84.536 ns; Loc. = LAB_X17_Y5; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~585'
    Info: 499: + IC(0.000 ns) + CELL(0.125 ns) = 84.661 ns; Loc. = LAB_X17_Y5; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~588'
    Info: 500: + IC(0.775 ns) + CELL(0.272 ns) = 85.708 ns; Loc. = LAB_X19_Y8; Fanout = 97; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|selnose[924]'
    Info: 501: + IC(0.348 ns) + CELL(0.545 ns) = 86.601 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~499'
    Info: 502: + IC(0.000 ns) + CELL(0.035 ns) = 86.636 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~503'
    Info: 503: + IC(0.000 ns) + CELL(0.035 ns) = 86.671 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~507'
    Info: 504: + IC(0.000 ns) + CELL(0.035 ns) = 86.706 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~511'
    Info: 505: + IC(0.000 ns) + CELL(0.035 ns) = 86.741 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~515'
    Info: 506: + IC(0.000 ns) + CELL(0.035 ns) = 86.776 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~519'
    Info: 507: + IC(0.142 ns) + CELL(0.035 ns) = 86.953 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~523'
    Info: 508: + IC(0.000 ns) + CELL(0.035 ns) = 86.988 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~527'
    Info: 509: + IC(0.000 ns) + CELL(0.035 ns) = 87.023 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~531'
    Info: 510: + IC(0.000 ns) + CELL(0.035 ns) = 87.058 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~535'
    Info: 511: + IC(0.000 ns) + CELL(0.035 ns) = 87.093 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~539'
    Info: 512: + IC(0.000 ns) + CELL(0.035 ns) = 87.128 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~543'
    Info: 513: + IC(0.000 ns) + CELL(0.035 ns) = 87.163 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~547'
    Info: 514: + IC(0.000 ns) + CELL(0.035 ns) = 87.198 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~551'
    Info: 515: + IC(0.142 ns) + CELL(0.035 ns) = 87.375 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~555'
    Info: 516: + IC(0.000 ns) + CELL(0.035 ns) = 87.410 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~559'
    Info: 517: + IC(0.000 ns) + CELL(0.035 ns) = 87.445 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~563'
    Info: 518: + IC(0.000 ns) + CELL(0.035 ns) = 87.480 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~567'
    Info: 519: + IC(0.000 ns) + CELL(0.035 ns) = 87.515 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~571'
    Info: 520: + IC(0.000 ns) + CELL(0.035 ns) = 87.550 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~575'
    Info: 521: + IC(0.000 ns) + CELL(0.035 ns) = 87.585 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~579'
    Info: 522: + IC(0.000 ns) + CELL(0.035 ns) = 87.620 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~583'
    Info: 523: + IC(0.132 ns) + CELL(0.035 ns) = 87.787 ns; Loc. = LAB_X18_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~587'
    Info: 524: + IC(0.000 ns) + CELL(0.035 ns) = 87.822 ns; Loc. = LAB_X18_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~591'
    Info: 525: + IC(0.000 ns) + CELL(0.035 ns) = 87.857 ns; Loc. = LAB_X18_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~595'
    Info: 526: + IC(0.000 ns) + CELL(0.035 ns) = 87.892 ns; Loc. = LAB_X18_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~599'
    Info: 527: + IC(0.000 ns) + CELL(0.035 ns) = 87.927 ns; Loc. = LAB_X18_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~603'
    Info: 528: + IC(0.000 ns) + CELL(0.035 ns) = 87.962 ns; Loc. = LAB_X18_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~607'
    Info: 529: + IC(0.000 ns) + CELL(0.035 ns) = 87.997 ns; Loc. = LAB_X18_Y5; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~611'
    Info: 530: + IC(0.000 ns) + CELL(0.125 ns) = 88.122 ns; Loc. = LAB_X18_Y5; Fanout = 98; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~614'
    Info: 531: + IC(0.795 ns) + CELL(0.516 ns) = 89.433 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~514'
    Info: 532: + IC(0.000 ns) + CELL(0.035 ns) = 89.468 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~518'
    Info: 533: + IC(0.000 ns) + CELL(0.035 ns) = 89.503 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~522'
    Info: 534: + IC(0.000 ns) + CELL(0.035 ns) = 89.538 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~526'
    Info: 535: + IC(0.000 ns) + CELL(0.035 ns) = 89.573 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~530'
    Info: 536: + IC(0.000 ns) + CELL(0.035 ns) = 89.608 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~534'
    Info: 537: + IC(0.165 ns) + CELL(0.035 ns) = 89.808 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~538'
    Info: 538: + IC(0.000 ns) + CELL(0.035 ns) = 89.843 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~542'
    Info: 539: + IC(0.000 ns) + CELL(0.035 ns) = 89.878 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~546'
    Info: 540: + IC(0.000 ns) + CELL(0.035 ns) = 89.913 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~550'
    Info: 541: + IC(0.000 ns) + CELL(0.035 ns) = 89.948 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~554'
    Info: 542: + IC(0.000 ns) + CELL(0.035 ns) = 89.983 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~558'
    Info: 543: + IC(0.000 ns) + CELL(0.035 ns) = 90.018 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~562'
    Info: 544: + IC(0.000 ns) + CELL(0.035 ns) = 90.053 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~566'
    Info: 545: + IC(0.173 ns) + CELL(0.035 ns) = 90.261 ns; Loc. = LAB_X19_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~570'
    Info: 546: + IC(0.000 ns) + CELL(0.035 ns) = 90.296 ns; Loc. = LAB_X19_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~574'
    Info: 547: + IC(0.000 ns) + CELL(0.035 ns) = 90.331 ns; Loc. = LAB_X19_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~578'
    Info: 548: + IC(0.000 ns) + CELL(0.035 ns) = 90.366 ns; Loc. = LAB_X19_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~582'
    Info: 549: + IC(0.000 ns) + CELL(0.035 ns) = 90.401 ns; Loc. = LAB_X19_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~586'
    Info: 550: + IC(0.000 ns) + CELL(0.035 ns) = 90.436 ns; Loc. = LAB_X19_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~590'
    Info: 551: + IC(0.000 ns) + CELL(0.035 ns) = 90.471 ns; Loc. = LAB_X19_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~594'
    Info: 552: + IC(0.000 ns) + CELL(0.035 ns) = 90.506 ns; Loc. = LAB_X19_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~598'
    Info: 553: + IC(0.173 ns) + CELL(0.035 ns) = 90.714 ns; Loc. = LAB_X19_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~602'
    Info: 554: + IC(0.000 ns) + CELL(0.035 ns) = 90.749 ns; Loc. = LAB_X19_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~606'
    Info: 555: + IC(0.000 ns) + CELL(0.035 ns) = 90.784 ns; Loc. = LAB_X19_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~610'
    Info: 556: + IC(0.000 ns) + CELL(0.035 ns) = 90.819 ns; Loc. = LAB_X19_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~614'
    Info: 557: + IC(0.000 ns) + CELL(0.035 ns) = 90.854 ns; Loc. = LAB_X19_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~618'
    Info: 558: + IC(0.000 ns) + CELL(0.035 ns) = 90.889 ns; Loc. = LAB_X19_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~622'
    Info: 559: + IC(0.000 ns) + CELL(0.035 ns) = 90.924 ns; Loc. = LAB_X19_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~626'
    Info: 560: + IC(0.000 ns) + CELL(0.035 ns) = 90.959 ns; Loc. = LAB_X19_Y5; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~630'
    Info: 561: + IC(0.061 ns) + CELL(0.125 ns) = 91.145 ns; Loc. = LAB_X19_Y5; Fanout = 65; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~633'
    Info: 562: + IC(1.006 ns) + CELL(0.516 ns) = 92.667 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~522'
    Info: 563: + IC(0.000 ns) + CELL(0.035 ns) = 92.702 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~526'
    Info: 564: + IC(0.000 ns) + CELL(0.035 ns) = 92.737 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~530'
    Info: 565: + IC(0.000 ns) + CELL(0.035 ns) = 92.772 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~534'
    Info: 566: + IC(0.000 ns) + CELL(0.035 ns) = 92.807 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~538'
    Info: 567: + IC(0.000 ns) + CELL(0.035 ns) = 92.842 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~542'
    Info: 568: + IC(0.142 ns) + CELL(0.035 ns) = 93.019 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~546'
    Info: 569: + IC(0.000 ns) + CELL(0.035 ns) = 93.054 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~550'
    Info: 570: + IC(0.000 ns) + CELL(0.035 ns) = 93.089 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~554'
    Info: 571: + IC(0.000 ns) + CELL(0.035 ns) = 93.124 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~558'
    Info: 572: + IC(0.000 ns) + CELL(0.035 ns) = 93.159 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~562'
    Info: 573: + IC(0.000 ns) + CELL(0.035 ns) = 93.194 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~566'
    Info: 574: + IC(0.000 ns) + CELL(0.035 ns) = 93.229 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~570'
    Info: 575: + IC(0.000 ns) + CELL(0.035 ns) = 93.264 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~574'
    Info: 576: + IC(0.142 ns) + CELL(0.035 ns) = 93.441 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~578'
    Info: 577: + IC(0.000 ns) + CELL(0.035 ns) = 93.476 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~582'
    Info: 578: + IC(0.000 ns) + CELL(0.035 ns) = 93.511 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~586'
    Info: 579: + IC(0.000 ns) + CELL(0.035 ns) = 93.546 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~590'
    Info: 580: + IC(0.000 ns) + CELL(0.035 ns) = 93.581 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~594'
    Info: 581: + IC(0.000 ns) + CELL(0.035 ns) = 93.616 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~598'
    Info: 582: + IC(0.000 ns) + CELL(0.035 ns) = 93.651 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~602'
    Info: 583: + IC(0.000 ns) + CELL(0.035 ns) = 93.686 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~606'
    Info: 584: + IC(0.132 ns) + CELL(0.035 ns) = 93.853 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~610'
    Info: 585: + IC(0.000 ns) + CELL(0.035 ns) = 93.888 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~614'
    Info: 586: + IC(0.000 ns) + CELL(0.035 ns) = 93.923 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~618'
    Info: 587: + IC(0.000 ns) + CELL(0.035 ns) = 93.958 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~622'
    Info: 588: + IC(0.000 ns) + CELL(0.035 ns) = 93.993 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~626'
    Info: 589: + IC(0.000 ns) + CELL(0.035 ns) = 94.028 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~630'
    Info: 590: + IC(0.000 ns) + CELL(0.035 ns) = 94.063 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~634'
    Info: 591: + IC(0.000 ns) + CELL(0.035 ns) = 94.098 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~638'
    Info: 592: + IC(0.088 ns) + CELL(0.035 ns) = 94.221 ns; Loc. = LAB_X21_Y5; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~642'
    Info: 593: + IC(0.000 ns) + CELL(0.125 ns) = 94.346 ns; Loc. = LAB_X21_Y5; Fanout = 96; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~645'
    Info: 594: + IC(0.683 ns) + CELL(0.545 ns) = 95.574 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~598'
    Info: 595: + IC(0.000 ns) + CELL(0.035 ns) = 95.609 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~602'
    Info: 596: + IC(0.000 ns) + CELL(0.035 ns) = 95.644 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~606'
    Info: 597: + IC(0.000 ns) + CELL(0.035 ns) = 95.679 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~610'
    Info: 598: + IC(0.000 ns) + CELL(0.035 ns) = 95.714 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~614'
    Info: 599: + IC(0.000 ns) + CELL(0.035 ns) = 95.749 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~618'
    Info: 600: + IC(0.000 ns) + CELL(0.035 ns) = 95.784 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~622'
    Info: 601: + IC(0.000 ns) + CELL(0.035 ns) = 95.819 ns; Loc. = LAB_X22_Y7; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~626'
    Info: 602: + IC(0.165 ns) + CELL(0.035 ns) = 96.019 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~630'
    Info: 603: + IC(0.000 ns) + CELL(0.035 ns) = 96.054 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~634'
    Info: 604: + IC(0.000 ns) + CELL(0.035 ns) = 96.089 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~638'
    Info: 605: + IC(0.000 ns) + CELL(0.035 ns) = 96.124 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~642'
    Info: 606: + IC(0.000 ns) + CELL(0.035 ns) = 96.159 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~646'
    Info: 607: + IC(0.000 ns) + CELL(0.035 ns) = 96.194 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~650'
    Info: 608: + IC(0.000 ns) + CELL(0.035 ns) = 96.229 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~654'
    Info: 609: + IC(0.000 ns) + CELL(0.035 ns) = 96.264 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~658'
    Info: 610: + IC(0.061 ns) + CELL(0.035 ns) = 96.360 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~662'
    Info: 611: + IC(0.000 ns) + CELL(0.035 ns) = 96.395 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~666'
    Info: 612: + IC(0.000 ns) + CELL(0.035 ns) = 96.430 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~670'
    Info: 613: + IC(0.000 ns) + CELL(0.035 ns) = 96.465 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~674'
    Info: 614: + IC(0.000 ns) + CELL(0.035 ns) = 96.500 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~678'
    Info: 615: + IC(0.000 ns) + CELL(0.035 ns) = 96.535 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~682'
    Info: 616: + IC(0.000 ns) + CELL(0.035 ns) = 96.570 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~686'
    Info: 617: + IC(0.000 ns) + CELL(0.035 ns) = 96.605 ns; Loc. = LAB_X22_Y6; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~690'
    Info: 618: + IC(0.165 ns) + CELL(0.035 ns) = 96.805 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~694'
    Info: 619: + IC(0.000 ns) + CELL(0.035 ns) = 96.840 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~698'
    Info: 620: + IC(0.000 ns) + CELL(0.035 ns) = 96.875 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~702'
    Info: 621: + IC(0.000 ns) + CELL(0.035 ns) = 96.910 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~706'
    Info: 622: + IC(0.000 ns) + CELL(0.035 ns) = 96.945 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~710'
    Info: 623: + IC(0.000 ns) + CELL(0.035 ns) = 96.980 ns; Loc. = LAB_X22_Y5; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~714'
    Info: 624: + IC(0.000 ns) + CELL(0.125 ns) = 97.105 ns; Loc. = LAB_X22_Y5; Fanout = 1; COMB Node = 'divide:divide_inst|lpm_divide:lpm_divide_component|lpm_divide_h9s:auto_generated|abs_divider_4dg:divider|op_2~717'
    Info: 625: + IC(0.795 ns) + CELL(0.272 ns) = 98.172 ns; Loc. = LAB_X22_Y8; Fanout = 1; COMB Node = 'Selector393~6139'
    Info: 626: + IC(0.348 ns) + CELL(0.234 ns) = 98.754 ns; Loc. = LAB_X22_Y8; Fanout = 1; COMB Node = 'Selector273~3233'
    Info: 627: + IC(0.129 ns) + CELL(0.272 ns) = 99.155 ns; Loc. = LAB_X22_Y8; Fanout = 1; COMB Node = 'Selector245~1803'
    Info: 628: + IC(0.129 ns) + CELL(0.272 ns) = 99.556 ns; Loc. = LAB_X22_Y8; Fanout = 1; COMB Node = 'Selector245~1811'
    Info: 629: + IC(0.000 ns) + CELL(0.155 ns) = 99.711 ns; Loc. = LAB_X22_Y8; Fanout = 145; REG Node = 't[31]'
    Info: Total cell delay = 49.979 ns ( 50.12 % )
    Info: Total interconnect delay = 49.732 ns ( 49.88 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 19% of the available device resources. Peak interconnect usage is 29%
    Info: The peak interconnect region extends from location x13_y14 to location x26_y27
Info: Fitter routing operations ending: elapsed time is 00:00:16
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Duplicated 41 combinational logic cells to improve design speed or routability
Info: Duplicated 31 registered logic cells to improve design speed or routability
Info: Started post-fitting delay annotation
Warning: Found 166 output pins without output pin load capacitance assignment
    Info: Pin "addr_o_o[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "addr_o_o[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "t_o[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "p_o[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a_o[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_o_o[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_o_o[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_o_o[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_o_o[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_o_o[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_o_o[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_o_o[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_o_o[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_i_o[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_i_o[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_i_o[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_i_o[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_i_o[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_i_o[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_i_o[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "data_i_o[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "code_o[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "code_o[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "code_o[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "code_o[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "code_o[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "code_o[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "code_o[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "code_o[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "phase_o[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "phase_o[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "phase_o[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sp_o[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sp_o[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sp_o[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sp_o[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sp_o[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rp_o[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rp_o[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rp_o[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rp_o[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rp_o[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "write_o" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Quartus II Fitter was successful. 0 errors, 1 warning
    Info: Processing ended: Mon Jan 10 22:42:11 2022
    Info: Elapsed time: 00:01:00


