Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Oct  9 18:13:08 2021
| Host         : pc-klas1-9.esat.kuleuven.be running 64-bit Rocky Linux release 8.4 (Green Obsidian)
| Command      : report_control_sets -verbose -file hweval_adder_control_sets_placed.rpt
| Design       : hweval_adder
| Device       : xc7z020
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2056 |          221 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           10458 |         1086 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+--------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+----------------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                            |                          |                3 |             18 |
|  clk_IBUF_BUFG |                            | dut/result[1027]_i_1_n_0 |              221 |           2056 |
|  clk_IBUF_BUFG | dut/regRes_Q[1119]_i_1_n_0 | dut/SS[0]                |              177 |           2242 |
|  clk_IBUF_BUFG | dut/regB_Q[1026]_i_2_n_0   | dut/SS[0]                |              574 |           4108 |
|  clk_IBUF_BUFG | state[1]                   | dut/SS[0]                |              335 |           4108 |
+----------------+----------------------------+--------------------------+------------------+----------------+


