;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB #21, 0
	SUB @120, 606
	SUB 12, @10
	CMP #12, @200
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <402
	SUB 12, @10
	SUB 12, @10
	MOV @-127, <106
	SUB 12, @10
	SUB @121, 100
	SUB #12, @200
	SUB #12, @200
	SUB 12, @-10
	DAT <272, #61
	MOV 0, <-20
	SUB @121, 106
	MOV 0, <-20
	SLT @2, @12
	SUB @121, 106
	SUB 12, @10
	ADD 30, 9
	MOV -27, <-126
	DJN -1, @-20
	SUB #0, -40
	MOV -27, <-126
	JMN 0, 0
	JMN 0, -40
	SUB @121, 103
	SUB @121, 103
	SUB 12, @10
	SUB 12, @10
	ADD @-127, 100
	SLT 121, 0
	SUB #112, @200
	JMN @112, #200
	MOV -1, <-20
	SUB #112, @200
	SUB #112, @200
	SPL 0, <402
	SUB #112, @200
	DJN -1, @-20
	DJN -1, @-20
	SUB #112, @200
	CMP -207, <-120
