<use f='llvm/llvm/include/llvm/Target/TargetOptions.h' l='136' u='w' c='_ZN4llvm13TargetOptionsC1Ev'/>
<dec f='llvm/llvm/include/llvm/Target/TargetOptions.h' l='280' type='unsigned int'/>
<offset>275</offset>
<doc f='llvm/llvm/include/llvm/Target/TargetOptions.h' l='279'>/// This flag enables InterProcedural Register Allocation (IPRA).</doc>
<use f='llvm/llvm/include/llvm/CodeGen/CodeGenPassBuilder.h' l='119' u='w' c='_ZN4llvm18CodeGenPassBuilderC1ERNS_17LLVMTargetMachineENS_19CGPassBuilderOptionEPNS_28PassInstrumentationCallbacksE'/>
<use f='llvm/llvm/include/llvm/CodeGen/CodeGenPassBuilder.h' l='850' u='r' c='_ZNK4llvm18CodeGenPassBuilder16addMachinePassesERNS0_14AddMachinePassE'/>
<use f='llvm/llvm/include/llvm/CodeGen/CodeGenPassBuilder.h' l='915' u='r' c='_ZNK4llvm18CodeGenPassBuilder16addMachinePassesERNS0_14AddMachinePassE'/>
<use f='llvm/llvm/lib/CodeGen/TargetFrameLoweringImpl.cpp' l='90' u='r' c='_ZNK4llvm19TargetFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='573' u='w' c='_ZN4llvm16TargetPassConfigC1ERNS_17LLVMTargetMachineERNS_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='576' u='w' c='_ZN4llvm16TargetPassConfigC1ERNS_17LLVMTargetMachineERNS_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='579' u='r' c='_ZN4llvm16TargetPassConfigC1ERNS_17LLVMTargetMachineERNS_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1091' u='r' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1167' u='r' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/unittests/CodeGen/TargetOptionsTest.cpp' l='40' u='w' c='_ZN12_GLOBAL__N_119createTargetMachineEb'/>
<use f='llvm/llvm/unittests/CodeGen/TargetOptionsTest.cpp' l='58' u='r' c='_ZN12_GLOBAL__N_117targetOptionsTestEb'/>
