<!-- Liquid Glass Header -->
<div align="center">
  <img width="100%" src="https://capsule-render.vercel.app/api?type=transparent&fontColor=ffffff&text=Peter%20Wang&height=150&fontSize=60&desc=Silicon%20Architecture%20•%20Hardware%20Engineering&descAlignY=75&descAlign=50&fontAlignY=30" alt="header"/>
</div>

<div align="center">
  <a href="mailto:pjwang2324@berkeley.edu"><img src="https://img.shields.io/badge/pjwang2324@berkeley.edu-000000?style=flat-square&logo=apple&logoColor=white" alt="Email"></a>
  <a href="https://linkedin.com/in/peterwang-eecs"><img src="https://img.shields.io/badge/peterwang--eecs-000000?style=flat-square&logo=linkedin&logoColor=white" alt="LinkedIn"></a>
  <a href="https://github.com/pjwang24"><img src="https://img.shields.io/badge/pjwang24-000000?style=flat-square&logo=github&logoColor=white" alt="GitHub"></a>
</div>

<br>
<br>

<div align="center">
  <h3>Designing the atoms of computation.</h3>
</div>

<br>

---

<br>

## Silicon Engineering

<table>
<tr>
<td width="50%" valign="top">

### ARM Neoverse CSS
*SoC Architecture • Summer 2025*

Engineering next-generation compute subsystems. Building inference pipelines to classify 20M+ pins across IP instances. Mapping AMBA protocols (CHI, AXI, APB) for timing closure.

```
Performance: 85% RAM reduction
Processing: ~15 min for SoC-scale
Architecture: Die-level centroid mapping
```

</td>
<td width="50%" valign="top">

### Berkeley SLICE Lab
*AWS Trainium Research • Current*

Architecting 2D systolic arrays for Zebra accelerator. Extending TeAAL specifications for AWS Trainium, building PyTorch-to-silicon compilation framework.

```
Design: Flexible systolic architecture
Framework: TeAAL modular specs
Target: Profile-guided optimization
```

</td>
</tr>
</table>

<br>

---

<br>

## ASIC & Architecture

<div align="center">

### RISC-V Processor • 3-Stage Pipeline
```verilog
RTL → Synthesis → Place & Route → GDS
Technology: SKY130 PDK
Features: Hazard resolution, ALU/memory interfaces
Optimization: Timing closure, die area, power
```

### AWS Trainium • Kernel Optimization
```
Interface: Neuron Kernel Interface (NKI)
Mapping: Engine-aware compute scheduling
Memory: Manual scheduling for inference
Latency: Sub-millisecond execution
```

### Branch Prediction • Perceptron Design
```
Algorithm: Weighted history correlation
Performance: ~13% misprediction reduction
Benchmark: QSort 0.176 → 0.153
Implementation: Synthetic correlated-branch tests
```

</div>

<br>

---

<br>

## Tools & Silicon

<div align="center">

```
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
                        EDA TOOLS                        
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━

Synthesis       Synopsys DC • Yosys • Cadence Genus
Simulation      VCS • ModelSim • Vivado • GTKWave  
Physical        Innovus • OpenROAD • Magic
PDK             SKY130 • ASAP7

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
                      LANGUAGES                         
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━

HDL             Verilog • SystemVerilog • VHDL • Chisel
Systems         C/C++ • CUDA • Go • Assembly
Analysis        Python • MATLAB • Julia
Data            Polars • NumPy • Pandas • PyTorch
```

</div>

<br>

---

<br>

## Research & Publications

**Finger-Vein Recognition using NASNet** • IEEE ISPACS 2021  
*Custom CUDA kernels for convolutional acceleration. 36% training time reduction.*  
[`DOI: 10.1109/ISPACS53179.2021.9650980`](https://ieeexplore.ieee.org/abstract/document/9650980)

**Potential of Telematics Data in Data Science** • Honda Research Institute  
*L2 Ridge regression for EV optimization. 100K+ driver sessions analyzed.*

<br>

---

<br>

## Recognition

<div align="center">

Jim & Donna Gray Endowment • `$10,000`  
Leadership Scholar Award • `$2,000`  
IEEE Member • EECS Peer Advisor

**UC Berkeley** • Computer Science B.S. • Electrical Engineering Minor • `GPA: 3.57`

</div>

<br>

---

<br>

<div align="center">

### Currently exploring

`Neuromorphic Computing` `Hardware Security` `Near-Data Processing` `Quantum Architecture`

<br>

*"The best way to predict the future is to invent it."*  
*— Alan Kay*

</div>
