
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jacoboffersen/Program/vivado/Vivado/2018.3/data/ip'.
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20448 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1464.988 ; gain = 75.910 ; free physical = 8405 ; free virtual = 59303
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/top.vhd:17]
INFO: [Synth 8-3491] module 'led_matrix' declared at '/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/led_matrix.vhd:8' bound to instance 'led_matrix0' of component 'led_matrix' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/top.vhd:31]
INFO: [Synth 8-638] synthesizing module 'led_matrix' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/led_matrix.vhd:18]
INFO: [Synth 8-226] default block is never used [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/led_matrix.vhd:104]
INFO: [Synth 8-3491] module 'mem_interface' declared at '/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:6' bound to instance 'mem_interface0' of component 'mem_interface' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/led_matrix.vhd:151]
INFO: [Synth 8-638] synthesizing module 'mem_interface' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:17]
INFO: [Synth 8-226] default block is never used [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:75]
INFO: [Synth 8-3491] module 'LED_RAM_wrapper' declared at '/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/sources_1/bd/LED_RAM/hdl/LED_RAM_wrapper.vhd:14' bound to instance 'block_ram_interface0' of component 'LED_RAM_wrapper' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
INFO: [Synth 8-638] synthesizing module 'LED_RAM_wrapper' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/sources_1/bd/LED_RAM/hdl/LED_RAM_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'LED_RAM' declared at '/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/sources_1/bd/LED_RAM/synth/LED_RAM.vhd:14' bound to instance 'LED_RAM_i' of component 'LED_RAM' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/sources_1/bd/LED_RAM/hdl/LED_RAM_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'LED_RAM' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/sources_1/bd/LED_RAM/synth/LED_RAM.vhd:28]
INFO: [Synth 8-3491] module 'LED_RAM_blk_mem_gen_0_0' declared at '/home/jacoboffersen/Repos/Lab3_3/Lab3_3.runs/synth_1/.Xil/Vivado-20429-jacoboffersen/realtime/LED_RAM_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'LED_RAM_blk_mem_gen_0_0' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/sources_1/bd/LED_RAM/synth/LED_RAM.vhd:68]
INFO: [Synth 8-638] synthesizing module 'LED_RAM_blk_mem_gen_0_0' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.runs/synth_1/.Xil/Vivado-20429-jacoboffersen/realtime/LED_RAM_blk_mem_gen_0_0_stub.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'LED_RAM' (1#1) [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/sources_1/bd/LED_RAM/synth/LED_RAM.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'LED_RAM_wrapper' (2#1) [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/sources_1/bd/LED_RAM/hdl/LED_RAM_wrapper.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'mem_interface' (3#1) [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:17]
INFO: [Synth 8-3491] module 'm_row' declared at '/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/row.vhd:8' bound to instance 'row0' of component 'm_row' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/led_matrix.vhd:163]
INFO: [Synth 8-638] synthesizing module 'm_row' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/row.vhd:20]
INFO: [Synth 8-3491] module 'm_color_channel' declared at '/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/color_channel.vhd:7' bound to instance 'm_color_channel_nr' of component 'm_color_channel' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/row.vhd:37]
INFO: [Synth 8-638] synthesizing module 'm_color_channel' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/color_channel.vhd:19]
INFO: [Synth 8-3491] module 'm_pwm_generator' declared at '/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/pwm_generator.vhd:12' bound to instance 'pwm_generator_r' of component 'm_pwm_generator' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/color_channel.vhd:30]
INFO: [Synth 8-638] synthesizing module 'm_pwm_generator' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/pwm_generator.vhd:20]
WARNING: [Synth 8-614] signal 'ocr' is read in the process but is not in the sensitivity list [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/pwm_generator.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'm_pwm_generator' (4#1) [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/pwm_generator.vhd:20]
INFO: [Synth 8-3491] module 'm_pwm_generator' declared at '/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/pwm_generator.vhd:12' bound to instance 'pwm_generator_g' of component 'm_pwm_generator' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/color_channel.vhd:39]
INFO: [Synth 8-3491] module 'm_pwm_generator' declared at '/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/pwm_generator.vhd:12' bound to instance 'pwm_generator_b' of component 'm_pwm_generator' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/color_channel.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'm_color_channel' (5#1) [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/color_channel.vhd:19]
INFO: [Synth 8-3491] module 'm_color_channel' declared at '/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/color_channel.vhd:7' bound to instance 'm_color_channel_nr' of component 'm_color_channel' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/row.vhd:37]
INFO: [Synth 8-3491] module 'm_color_channel' declared at '/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/color_channel.vhd:7' bound to instance 'm_color_channel_nr' of component 'm_color_channel' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/row.vhd:37]
INFO: [Synth 8-3491] module 'm_color_channel' declared at '/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/color_channel.vhd:7' bound to instance 'm_color_channel_nr' of component 'm_color_channel' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/row.vhd:37]
INFO: [Synth 8-3491] module 'm_color_channel' declared at '/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/color_channel.vhd:7' bound to instance 'm_color_channel_nr' of component 'm_color_channel' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/row.vhd:37]
INFO: [Synth 8-3491] module 'm_color_channel' declared at '/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/color_channel.vhd:7' bound to instance 'm_color_channel_nr' of component 'm_color_channel' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/row.vhd:37]
INFO: [Synth 8-3491] module 'm_color_channel' declared at '/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/color_channel.vhd:7' bound to instance 'm_color_channel_nr' of component 'm_color_channel' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/row.vhd:37]
INFO: [Synth 8-3491] module 'm_color_channel' declared at '/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/color_channel.vhd:7' bound to instance 'm_color_channel_nr' of component 'm_color_channel' [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/row.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'm_row' (6#1) [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/row.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'led_matrix' (7#1) [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/led_matrix.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/top.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1509.738 ; gain = 120.660 ; free physical = 8416 ; free virtual = 59314
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[31] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[30] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[29] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[28] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[27] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[26] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[25] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[24] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[23] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[22] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[21] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[20] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[19] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[18] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[17] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[16] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[15] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[14] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[13] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[12] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[11] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[10] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[9] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[8] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[1] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
WARNING: [Synth 8-3295] tying undriven pin block_ram_interface0:BRAM_PORTB_0_addr[0] to constant 0 [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/mem_interface.vhd:150]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1509.738 ; gain = 120.660 ; free physical = 8416 ; free virtual = 59314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1509.738 ; gain = 120.660 ; free physical = 8416 ; free virtual = 59314
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/sources_1/bd/LED_RAM/ip/LED_RAM_blk_mem_gen_0_0/LED_RAM_blk_mem_gen_0_0/LED_RAM_blk_mem_gen_0_0_in_context.xdc] for cell 'led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/sources_1/bd/LED_RAM/ip/LED_RAM_blk_mem_gen_0_0/LED_RAM_blk_mem_gen_0_0/LED_RAM_blk_mem_gen_0_0_in_context.xdc] for cell 'led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/blk_mem_gen_0'
Parsing XDC File [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/RGB_Matrix_constrains.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/RGB_Matrix_constrains.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/RGB_Matrix_constrains.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/RGB_Matrix_constrains.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/RGB_Matrix_constrains.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/RGB_Matrix_constrains.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/RGB_Matrix_constrains.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/RGB_Matrix_constrains.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/RGB_Matrix_constrains.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/RGB_Matrix_constrains.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/RGB_Matrix_constrains.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/RGB_Matrix_constrains.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/RGB_Matrix_constrains.xdc:24]
Finished Parsing XDC File [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/RGB_Matrix_constrains.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/RGB_Matrix_constrains.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.srcs/src/RGB_Matrix_constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jacoboffersen/Repos/Lab3_3/Lab3_3.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1869.426 ; gain = 0.000 ; free physical = 8174 ; free virtual = 59060
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1869.426 ; gain = 0.000 ; free physical = 8175 ; free virtual = 59061
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1869.426 ; gain = 0.000 ; free physical = 8175 ; free virtual = 59061
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1869.426 ; gain = 0.000 ; free physical = 8175 ; free virtual = 59061
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/blk_mem_gen_0' at clock pin 'clkb' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1869.426 ; gain = 480.348 ; free physical = 8253 ; free virtual = 59139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1869.426 ; gain = 480.348 ; free physical = 8253 ; free virtual = 59139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1869.426 ; gain = 480.348 ; free physical = 8255 ; free virtual = 59141
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mem_interface'
INFO: [Synth 8-5544] ROM "address_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'led_matrix'
INFO: [Synth 8-5544] ROM "red" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               11
*
                  iSTATE |                               01 |                               00
                 iSTATE1 |                               10 |                               01
                 iSTATE0 |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mem_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               11
*
                 iSTATE1 |                               01 |                               00
                  iSTATE |                               10 |                               01
                 iSTATE0 |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'led_matrix'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1869.426 ; gain = 480.348 ; free physical = 8247 ; free virtual = 59134
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 6     
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mem_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module led_matrix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "led_matrix0/mem_interface0/state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1869.426 ; gain = 480.348 ; free physical = 8233 ; free virtual = 59121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1869.426 ; gain = 480.348 ; free physical = 8106 ; free virtual = 58994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1869.426 ; gain = 480.348 ; free physical = 8096 ; free virtual = 58984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1869.426 ; gain = 480.348 ; free physical = 8095 ; free virtual = 58983
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1869.426 ; gain = 480.348 ; free physical = 8096 ; free virtual = 58984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1869.426 ; gain = 480.348 ; free physical = 8096 ; free virtual = 58984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1869.426 ; gain = 480.348 ; free physical = 8096 ; free virtual = 58984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1869.426 ; gain = 480.348 ; free physical = 8096 ; free virtual = 58984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1869.426 ; gain = 480.348 ; free physical = 8096 ; free virtual = 58984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1869.426 ; gain = 480.348 ; free physical = 8096 ; free virtual = 58984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |LED_RAM_blk_mem_gen_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |LED_RAM_blk_mem_gen_0_0_bbox_0 |     1|
|2     |BUFG                           |     2|
|3     |CARRY4                         |    52|
|4     |LUT1                           |     2|
|5     |LUT2                           |     8|
|6     |LUT3                           |    14|
|7     |LUT4                           |   195|
|8     |LUT5                           |    12|
|9     |LUT6                           |     2|
|10    |FDRE                           |   445|
|11    |FDSE                           |     4|
|12    |IBUF                           |     1|
|13    |OBUF                           |    32|
+------+-------------------------------+------+

Report Instance Areas: 
+------+-------------------------------------------------+-------------------+------+
|      |Instance                                         |Module             |Cells |
+------+-------------------------------------------------+-------------------+------+
|1     |top                                              |                   |   835|
|2     |  led_matrix0                                    |led_matrix         |   800|
|3     |    mem_interface0                               |mem_interface      |   665|
|4     |      block_ram_interface0                       |LED_RAM_wrapper    |    66|
|5     |        LED_RAM_i                                |LED_RAM            |    66|
|6     |    row0                                         |m_row              |    48|
|7     |      \gen_color_channels[0].m_color_channel_nr  |m_color_channel    |     6|
|8     |        pwm_generator_b                          |m_pwm_generator_27 |     2|
|9     |        pwm_generator_g                          |m_pwm_generator_28 |     2|
|10    |        pwm_generator_r                          |m_pwm_generator_29 |     2|
|11    |      \gen_color_channels[1].m_color_channel_nr  |m_color_channel_0  |     6|
|12    |        pwm_generator_b                          |m_pwm_generator_24 |     2|
|13    |        pwm_generator_g                          |m_pwm_generator_25 |     2|
|14    |        pwm_generator_r                          |m_pwm_generator_26 |     2|
|15    |      \gen_color_channels[2].m_color_channel_nr  |m_color_channel_1  |     6|
|16    |        pwm_generator_b                          |m_pwm_generator_21 |     2|
|17    |        pwm_generator_g                          |m_pwm_generator_22 |     2|
|18    |        pwm_generator_r                          |m_pwm_generator_23 |     2|
|19    |      \gen_color_channels[3].m_color_channel_nr  |m_color_channel_2  |     6|
|20    |        pwm_generator_b                          |m_pwm_generator_18 |     2|
|21    |        pwm_generator_g                          |m_pwm_generator_19 |     2|
|22    |        pwm_generator_r                          |m_pwm_generator_20 |     2|
|23    |      \gen_color_channels[4].m_color_channel_nr  |m_color_channel_3  |     6|
|24    |        pwm_generator_b                          |m_pwm_generator_15 |     2|
|25    |        pwm_generator_g                          |m_pwm_generator_16 |     2|
|26    |        pwm_generator_r                          |m_pwm_generator_17 |     2|
|27    |      \gen_color_channels[5].m_color_channel_nr  |m_color_channel_4  |     6|
|28    |        pwm_generator_b                          |m_pwm_generator_12 |     2|
|29    |        pwm_generator_g                          |m_pwm_generator_13 |     2|
|30    |        pwm_generator_r                          |m_pwm_generator_14 |     2|
|31    |      \gen_color_channels[6].m_color_channel_nr  |m_color_channel_5  |     6|
|32    |        pwm_generator_b                          |m_pwm_generator_9  |     2|
|33    |        pwm_generator_g                          |m_pwm_generator_10 |     2|
|34    |        pwm_generator_r                          |m_pwm_generator_11 |     2|
|35    |      \gen_color_channels[7].m_color_channel_nr  |m_color_channel_6  |     6|
|36    |        pwm_generator_b                          |m_pwm_generator    |     2|
|37    |        pwm_generator_g                          |m_pwm_generator_7  |     2|
|38    |        pwm_generator_r                          |m_pwm_generator_8  |     2|
+------+-------------------------------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1869.426 ; gain = 480.348 ; free physical = 8096 ; free virtual = 58984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1869.426 ; gain = 120.660 ; free physical = 8154 ; free virtual = 59042
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1869.426 ; gain = 480.348 ; free physical = 8154 ; free virtual = 59042
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1870.434 ; gain = 0.000 ; free physical = 8094 ; free virtual = 58982
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1870.434 ; gain = 481.445 ; free physical = 8150 ; free virtual = 59038
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1870.434 ; gain = 0.000 ; free physical = 8150 ; free virtual = 59038
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jacoboffersen/Repos/Lab3_3/Lab3_3.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 18 10:42:29 2019...
