library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

ENTITY comp_oror IS PORT (
    ins : IN Std_Logic_vector(1 downto 0);
    f : OUT Std_Logic);
end comp_oror;

ARCHITECTURE arch OF comp_oror IS

BEGIN

u1: entity work.comp_or PORT MAP (ins, f);
u2: entity work.comp_or2 PORT MAP (ins, f);

END arch;
