Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Dec 11 19:01:51 2025
| Host         : nk205-d5da.it.academy running 64-bit ALT Education 11.0 (FalcoVespertinus)
| Command      : report_methodology -file led_latch_methodology_drc_routed.rpt -pb led_latch_methodology_drc_routed.pb -rpx led_latch_methodology_drc_routed.rpx
| Design       : led_latch
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4
+-----------+----------+--------------------------+------------+
| Rule      | Severity | Description              | Violations |
+-----------+----------+--------------------------+------------+
| TIMING-23 | Warning  | Combinational loop found | 4          |
+-----------+----------+--------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-23#1 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between o_led_OBUF[0]_inst_i_1/I0 and o_led_OBUF[0]_inst_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#2 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between o_led_OBUF[1]_inst_i_1/I0 and o_led_OBUF[1]_inst_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#3 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between o_led_OBUF[2]_inst_i_1/I0 and o_led_OBUF[2]_inst_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#4 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between o_led_OBUF[3]_inst_i_1/I0 and o_led_OBUF[3]_inst_i_1/O to disable the timing loop
Related violations: <none>


