$date
	Wed Sep 10 15:02:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module multiplexer_8_to_1_tb $end
$var wire 1 ! out $end
$var reg 8 " A [7:0] $end
$var reg 192 # name [191:0] $end
$var reg 3 $ sel [2:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b10010110111010101101110011101110110000101110010001000000100000101110010011100000110100101110100001000000101001101101001011011100110011101101000001000000011001000110010001100010011100000110101 #
b11001010 "
0!
$end
#10
1!
b1 $
#20
0!
b10 $
#30
1!
b11 $
#40
0!
b100 $
#50
b101 $
#60
1!
b110 $
#70
b111 $
#80
b0 $
b110101 "
#90
0!
b1 $
#100
1!
b10 $
#110
0!
b11 $
#120
1!
b100 $
#130
b101 $
#140
0!
b110 $
#150
b111 $
#160
