blk_mem_main_menu.v,verilog,xil_defaultlib,../../../../2024Final.gen/sources_1/ip/blk_mem_main_menu/sim/blk_mem_main_menu.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
