<html>

<!-- Mirrored from www.hgy413.com/hgydocs/IA32/whgdata/whlstf56.htm by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 08 Sep 2022 16:45:43 GMT -->
<head>
<title>Search Words List</title>
<meta http-equiv="content-type" content="text/html; charset=gb2312">
<meta name="generator" content="RoboHelp by eHelp Corporation   www.ehelp.com">
<meta name "description" content="WebHelp 5.10">
<base target="bsscright">
<style>
<!--
body {margin-left:1pt; margin-top:1pt; margin-right:1pt;font-family:"宋体"; font-size:9pt;}

A:link {font-family:"宋体"; font-size:9pt; color:#000000;  font-style:normal;  text-decoration:none; }
A:visited {font-family:"宋体"; font-size:9pt; color:#000000; font-style:normal;  text-decoration:none; }
A:active {background-color:#cccccc;}
A:hover {font-family:"宋体"; font-size:9pt; color:#007f00; font-style:normal;  text-decoration:underline; }

.tabs {background-color:#c0c0c0;}
.ftsheader {margin-left:10pt; margin-top:0pt;}
.ftsbody {margin-left:10pt; margin-top:0pt;}
.inactive {color:#666666;}
.ftsheader {background-color:Silver; } 

body {background-color:White; } 
p {color:Black; } p {font-family:sans-serif; } p {font-size:small; } p {font-style:Normal; } p {text-decoration:none; } 
A:link {color:Black; } A:link {font-family:sans-serif; } A:link {font-size:small; } A:link {font-style:Normal; } A:link {text-decoration:none; } 
A:visited {color:Black; } A:visited {font-family:sans-serif; } A:visited {font-size:small; } A:visited {font-style:Normal; } A:visited {text-decoration:none; } 
A:active {background-color:Silver; } 
A:hover {color:Blue; } A:hover {font-family:sans-serif; } A:hover {font-size:small; } A:hover {font-style:Normal; } A:hover {text-decoration:underline; } 

-->
</style>
</head>
<body marginheight="0"  marginwidth="0">
<p class="ftsbody" align="center"><a href="whlstf55.html" target="_self" title="前一个搜索组"><b>&lt;&lt;</b></a><br><br></p>
<p class="ftsbody">
<nobr><a name="bms_R_F"></a><a name="subkey_R_F"></a>rf <a href="../instruct32_hh/vc143.html"><b>1</b></a> <a href="../instruct32_hh/vc140.html"><b>2</b></a> <a href="../instruct64_hh/rfi_-_return_from_interruption_instruction.html"><b>3</b></a> <a href="../instruct32_hh/vc247.html"><b>4</b></a> <a href="../instruct32_hh/vc268.html"><b>5</b></a> <a href="../instruct64_hh/6400150.html"><b>6</b></a> </nobr><br><nobr><a name="bm_R"></a>rfi <a href="../instruct64_hh/6400522.html"><b>1</b></a> <a href="../instruct64_hh/itc_-_insert_translation_cache_instruction.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/RSE_REFERENCES_RETIRED.html"><b>3</b></a> <a href="../Itanium2_HH/Events642/RSE_EVENT_RETIRED.html"><b>4</b></a> <a href="../instruct64_hh/rfi_-_return_from_interruption_instruction.html"><b>5</b></a> <a href="../instruct64_hh/rfi-operation.html"><b>6</b></a> <a href="../instruct64_hh/ptc.g_ptc.g_-_purge_global_translation_cache_instructions.html"><b>7</b></a> <a href="../Itanium2_HH/Events642/about_system_events.html"><b>8</b></a> <a href="../Itanium2_HH/Events642/about_stall_events.html"><b>9</b></a> </nobr><br><nobr><a name="bm_R"></a>rfo <a href="../Pentium4_HH/Events4/reads_non-prefetch_full_(bsq).html"><b>1</b></a> <a href="../Pentium4_HH/Events4/Reads_Non-prefetch_from_the_Processor.html"><b>2</b></a> <a href="../Pentium4_HH/Events4/uc_reads_chunk_split_(bsq).html"><b>3</b></a> <a href="../Pentium4_HH/Events4/Writes_from_the_Processor.html"><b>4</b></a> <a href="../Pentium4_HH/Events4/write_wc_full_bsq.html"><b>5</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/full_sized_read_invalidate_bus_utilization.html"><b>6</b></a> <a href="../Pentium4_HH/Advice4_HH/full_sized_read_invalidate_bus_utilization.html"><b>7</b></a> <a href="../Pentium4_HH/Events4/about_bus_events_and_memory_events.html"><b>8</b></a> <a href="../Pentium4_HH/Events4/3rd-level_cache_reads_hit_shared.html"><b>9</b></a> <a href="../Pentium4_HH/Events4/3rd-level_cache_reads_hit_modified.html"><b>10</b></a> <a href="../Pentium4_HH/Events4/3rd-level_cache_reads_hit_exclusive.html"><b>11</b></a> <a href="../Pentium4_HH/Events4/3rd-level_cache_read_references.html"><b>12</b></a> <a href="../Pentium4_HH/Events4/3rd-level_cache_read_misses.html"><b>13</b></a> <a href="../Pentium4_HH/Events4/2nd_level_cache_read_misses.html"><b>14</b></a> <a href="../Pentium4_HH/Events4/2nd-level_cache_reads_hit_shared.html"><b>15</b></a> <a href="../Pentium4_HH/Events4/2nd-level_cache_reads_hit_modified.html"><b>16</b></a> <a href="../Pentium4_HH/Events4/2nd-level_cache_reads_hit_exclusive.html"><b>17</b></a> <a href="../Pentium4_HH/Events4/2nd-Level_Cache_Read_References.html"><b>18</b></a> <a href="../Pentium4_HH/Events4/bus_reads_underway_from_the_processor.html"><b>19</b></a> <a href="../Pentium4_HH/Events4/reads_invalidate_full-rfo_(bsq).html"><b>20</b></a> <a href="../Pentium4_HH/Events4/Reads_from_the_Processor.html"><b>21</b></a> <a href="../Pentium4_HH/Events4/non-prefetch_reads_underway_from_the_processor.html"><b>22</b></a> </nobr><br><a name="bms_R_G"></a><a name="subkey_R_G"></a><a href="../Pentium4_HH/Events4/mob_load_replays_retired.html"><b>rgba</b></a> <br><nobr><a name="bms_R_I"></a><a name="subkey_R_I"></a>ri <a href="../instruct64_hh/rfi_-_return_from_interruption_instruction.html"><b>1</b></a> <a href="../instruct64_hh/rfi-operation.html"><b>2</b></a> </nobr><br><nobr><a name="bm_R"></a>rid <a href="../instruct64_hh/itr-operation.html"><b>1</b></a> <a href="../instruct64_hh/itc-operation.html"><b>2</b></a> <a href="../instruct64_hh/ptr-operation.html"><b>3</b></a> <a href="../instruct64_hh/ptc.l_-_purge_local_translation_cache_instruction.html"><b>4</b></a> <a href="../instruct64_hh/ptc.g%2c_ptc.ga-operation.html"><b>5</b></a> <a href="../instruct64_hh/ttag_-_translation_hashed_entry_tag_instruction.html"><b>6</b></a> <a href="../instruct64_hh/thash_-_translation_hashed_entry_address_instuction.html"><b>7</b></a> </nobr><br><nobr><a name="bm_R"></a>right <a href="../xscinstruct_hh/INST_STRB.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_TEQ.html"><b>2</b></a> <a href="../xscinstruct_hh/INST_STRT.html"><b>3</b></a> <a href="../xscinstruct_hh/LSR(2)_(Thumb).html"><b>4</b></a> <a href="../xscinstruct_hh/LSR(1)_(Thumb).html"><b>5</b></a> <a href="../xscinstruct_hh/ROR_(Thumb).html"><b>6</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Immediate_(AM_1).html"><b>7</b></a> <a href="../xscinstruct_hh/ASR(2)_(Thumb).html"><b>8</b></a> <a href="../xscinstruct_hh/ASR(1)__(Thumb).html"><b>9</b></a> </nobr><br><nobr><a name="bm_R"></a>right_form <a href="../instruct64_hh/6400289.html"><b>1</b></a> <a href="../instruct64_hh/6400288.html"><b>2</b></a> <a href="../instruct64_hh/6400329.html"><b>3</b></a> <a href="../instruct64_hh/6400328.html"><b>4</b></a> <a href="../instruct64_hh/6400167.html"><b>5</b></a> </nobr><br><nobr><a name="bm_R"></a>rights <a href="../instruct32_hh/vc149.html"><b>1</b></a> <a href="../instruct32_hh/vc145.html"><b>2</b></a> <a href="../instruct32_hh/vc26.html"><b>3</b></a> </nobr><br><a name="bms_R_M"></a><a name="subkey_R_M"></a><a href="../XScale_HH/XscEvents/PC_Software_Changes_(0xd).html"><b>rm</b></a> <br><a name="bm_R"></a><a href="../Itanium2_HH/Events642/L2_OPS_ISSUED.html"><b>rmw</b></a> <br><a name="bms_R_N"></a><a name="subkey_R_N"></a><a href="../xscinstruct_hh/WSTR.html"><b>Rn</b></a> <br><nobr><a name="bm_R"></a>rn <a href="../xscinstruct_hh/WLDR.html"><b>1</b></a> <a href="../xscinstruct_hh/WSTR.html"><b>2</b></a> <a href="../XScale_HH/XscEvents/PC_Software_Changes_(0xd).html"><b>3</b></a> </nobr><br><nobr><a name="bm_R"></a>rnat <a href="../instruct64_hh/6400523.html"><b>1</b></a> <a href="../instruct64_hh/loadrs-operation.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/RSE_REFERENCES_RETIRED.html"><b>3</b></a> <a href="../instruct64_hh/6400292.html"><b>4</b></a> </nobr><br><nobr><a name="bms_R_O"></a><a name="subkey_R_O"></a>rol <a href="../Pentium4_HH/Lips/lipspro_eflags_stall.html"><b>1</b></a> <a href="../instruct32_hh/vc270.html"><b>2</b></a> <a href="../instruct32_hh/vc278.html"><b>3</b></a> </nobr><br><nobr><a name="bm_R"></a>rom <a href="../Pentium4_HH/Events4/speculative_microcode_uops.html"><b>1</b></a> <a href="../ht_index.html"><b>2</b></a> <a href="../Pentium4_HH/Events4/tc_to_rom_transfers.html"><b>3</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/micro-ops_delivered_to_queue_from_the_microcode_rom.html"><b>4</b></a> <a href="../Pentium4_HH/Advice4_HH/micro-ops_delivered_to_queue_from_the_microcode_rom.html"><b>5</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/Non-Halted_Clockticks_Instructions_Retired_(Non-Halted_CPI).html"><b>6</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/Clockticks_per_Instructions_Retired.html"><b>7</b></a> <a href="../Pentium4_HH/ER4/non-halted_clockticks_instructions_retired_(non-halted_cpi).html"><b>8</b></a> <a href="../Pentium4_HH/ER4/Clockticks_per_Instructions_Retired.html"><b>9</b></a> </nobr><br><nobr><a name="bm_R"></a>room <a href="../instruct32_hh/vc140.html"><b>1</b></a> <a href="../instruct64_hh/6400141.html"><b>2</b></a> <a href="../instruct32_hh/vc26.html"><b>3</b></a> </nobr><br><nobr><a name="bm_R"></a>root <a href="../instruct64_hh/6400257.html"><b>1</b></a> <a href="../instruct64_hh/6400468.html"><b>2</b></a> </nobr><br><a name="bm_R"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.html"><b>ROR</b></a> <br><nobr><a name="bm_R"></a>ror <a href="../xscinstruct_hh/INST_STRB.html"><b>1</b></a> <a href="../xscinstruct_hh/LSR(2)_(Thumb).html"><b>2</b></a> <a href="../xscinstruct_hh/LSR(1)_(Thumb).html"><b>3</b></a> <a href="../xscinstruct_hh/LSL(2)_(Thumb).html"><b>4</b></a> <a href="../xscinstruct_hh/LSL(1)_(Thumb).html"><b>5</b></a> <a href="../xscinstruct_hh/ROR_(Thumb).html"><b>6</b></a> <a href="../XScale_HH/LipsXSc/IS_ShiftByREG.html"><b>7</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.html"><b>8</b></a> <a href="../xscinstruct_hh/16-bit_instructions.html"><b>9</b></a> <a href="../xscinstruct_hh/Address_Data_Processing_Operands_Overview_1.html"><b>10</b></a> <a href="../instruct32_hh/vc270.html"><b>11</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Pre-indexed_(AM_2).html"><b>12</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Post-indexed_(AM_2).html"><b>13</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Offset_(AM_2).html"><b>14</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_with_Extend_(AM_1).html"><b>15</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Register_(AM_1).html"><b>16</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Immediate_(AM_1).html"><b>17</b></a> <a href="../instruct32_hh/vc278.html"><b>18</b></a> <a href="../xscinstruct_hh/ASR(2)_(Thumb).html"><b>19</b></a> <a href="../xscinstruct_hh/ASR(1)__(Thumb).html"><b>20</b></a> </nobr><br><nobr><a name="bm_R"></a>rot <a href="../instruct64_hh/6400302.html"><b>1</b></a> <a href="../instruct64_hh/6400411.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/be_br_mispred_detail.html"><b>3</b></a> </nobr><br><nobr><a name="bm_R"></a>rotate <a href="../Itanium2_HH/Events642/inst_dispersed.html"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipslatency.html"><b>2</b></a> <a href="../xscinstruct_hh/ROR_(Thumb).html"><b>3</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Immediate_(AM_1).html"><b>4</b></a> </nobr><br><a name="bm_R"></a><a href="../xscinstruct_hh/INST_MSR.html"><b>rotate_</b></a> <br><a name="bm_R"></a><a href="../xscinstruct_hh/WROR.html"><b>rotate_by</b></a> <br><nobr><a name="bm_R"></a>rotate_regs <a href="../instruct64_hh/6400516.html"><b>1</b></a> <a href="../instruct64_hh/6400154.html"><b>2</b></a> </nobr><br><nobr><a name="bm_R"></a>rotate_right <a href="../xscinstruct_hh/Address_Immediate_(AM_1).html"><b>1</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Pre-indexed_(AM_2).html"><b>2</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Post-indexed_(AM_2).html"><b>3</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Offset_(AM_2).html"><b>4</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Register_(AM_1).html"><b>5</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Immediate_(AM_1).html"><b>6</b></a> </nobr><br><a name="bm_R"></a><a href="../xscinstruct_hh/INST_STRB.html"><b>rotated</b></a> <br><a name="bm_R"></a><a href="../xscinstruct_hh/WAVG2.html"><b>round</b></a> <br><a name="bm_R"></a><a href="../instruct32_hh/vc283.html"><b>rounding</b></a> <br><a name="bm_R"></a><a href="../instruct32_hh/vc111.html"><b>roundtointegralvalue</b></a> <br><a name="bm_R"></a><a href="../instruct32_hh/vc109.html"><b>roundtowardnearestinteger</b></a> <br><a name="bm_R"></a><a href="../instruct32_hh/vc140.html"><b>routine</b></a> <br><nobr><a name="bms_R_P"></a><a name="subkey_R_P"></a>rpl <a href="../instruct32_hh/vc321.html"><b>1</b></a> <a href="../instruct32_hh/vc143.html"><b>2</b></a> <a href="../instruct32_hh/vc140.html"><b>3</b></a> <a href="../instruct32_hh/vc149.html"><b>4</b></a> <a href="../instruct32_hh/vc147.html"><b>5</b></a> <a href="../instruct32_hh/vc145.html"><b>6</b></a> <a href="../instruct32_hh/vc163.html"><b>7</b></a> <a href="../instruct32_hh/vc17a.html"><b>8</b></a> <a href="../instruct32_hh/vc245.html"><b>9</b></a> <a href="../instruct32_hh/vc277.html"><b>10</b></a> <a href="../instruct32_hh/vc312.html"><b>11</b></a> <a href="../instruct32_hh/vc311.html"><b>12</b></a> </nobr><br><nobr><a name="bm_R"></a><a name="subkey_R_P"></a>RPL <a href="../instruct32_hh/vc17a.html"><b>1</b></a> <a href="../instruct32_hh/vc177.html"><b>2</b></a> <a href="../instruct32_hh/vc26.html"><b>3</b></a> </nobr><br><nobr><a name="bms_R_R"></a><a name="subkey_R_R"></a>rr <a href="../instruct64_hh/6400575.html"><b>1</b></a> <a href="../instruct64_hh/itr-operation.html"><b>2</b></a> <a href="../instruct64_hh/itc-operation.html"><b>3</b></a> <a href="../instruct64_hh/ptr-operation.html"><b>4</b></a> <a href="../instruct64_hh/ptc.l_-_purge_local_translation_cache_instruction.html"><b>5</b></a> <a href="../instruct64_hh/ptc.g%2c_ptc.ga-operation.html"><b>6</b></a> <a href="../instruct64_hh/probe_-_probe_access_instruction.html"><b>7</b></a> <a href="../instruct64_hh/ttag_-_translation_hashed_entry_tag_instruction.html"><b>8</b></a> <a href="../instruct64_hh/thash_-_translation_hashed_entry_address_instuction.html"><b>9</b></a> <a href="../instruct64_hh/6400299.html"><b>10</b></a> </nobr><br><a name="bm_R"></a><a href="../instruct64_hh/6400299.html"><b>rr_type</b></a> <br><nobr><a name="bm_R"></a>rrb <a href="../instruct64_hh/6400516.html"><b>1</b></a> <a href="../instruct64_hh/brl-operation.html"><b>2</b></a> <a href="../instruct64_hh/cover-operation.html"><b>3</b></a> <a href="../instruct64_hh/rfi-operation.html"><b>4</b></a> <a href="../instruct64_hh/6400282.html"><b>5</b></a> <a href="../instruct64_hh/6400302.html"><b>6</b></a> <a href="../instruct64_hh/6400406.html"><b>7</b></a> <a href="../instruct64_hh/6400404.html"><b>8</b></a> <a href="../instruct64_hh/6400141.html"><b>9</b></a> <a href="../instruct64_hh/6400140.html"><b>10</b></a> <a href="../instruct64_hh/6400154.html"><b>11</b></a> <a href="../instruct64_hh/6400146.html"><b>12</b></a> <a href="../instruct64_hh/6400160.html"><b>13</b></a> <a href="../instruct64_hh/6400159.html"><b>14</b></a> </nobr><br><nobr><a name="bm_R"></a>rrx <a href="../xscinstruct_hh/Address_Data_Processing_Operands_Overview_1.html"><b>1</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Pre-indexed_(AM_2).html"><b>2</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Post-indexed_(AM_2).html"><b>3</b></a> <a href="../xscinstruct_hh/Address_Scaled_Register_Offset_(AM_2).html"><b>4</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_with_Extend_(AM_1).html"><b>5</b></a> <a href="../xscinstruct_hh/Address_Rotate_Right_by_Immediate_(AM_1).html"><b>6</b></a> </nobr><br><nobr><a name="bms_R_S"></a><a name="subkey_R_S"></a>rsb <a href="../xscinstruct_hh/INST_RSB.html"><b>1</b></a> <a href="../PentiumM_HH/EventsB/mispredicted_return_branch_instructions_executed_(mispredicted_at_decoding).html"><b>2</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>3</b></a> <a href="../xscinstruct_hh/32-bit_instructions.html"><b>4</b></a> </nobr><br><a name="bm_R"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.html"><b>RSB</b></a> <br><a name="bm_R"></a><a href="../xscinstruct_hh/INST_RSB.html"><b>rsbs</b></a> <br><nobr><a name="bm_R"></a>rsc <a href="../xscinstruct_hh/INST_RSC.html"><b>1</b></a> <a href="../instruct64_hh/6400523.html"><b>2</b></a> <a href="../instruct64_hh/loadrs_-_Load_Register_Stack_Instruction.html"><b>3</b></a> <a href="../instruct64_hh/loadrs-operation.html"><b>4</b></a> <a href="../Itanium2_HH/Events642/RSE_REFERENCES_RETIRED.html"><b>5</b></a> <a href="../instruct64_hh/6400292.html"><b>6</b></a> <a href="../xscinstruct_hh/32-bit_instructions.html"><b>7</b></a> </nobr><br><a name="bm_R"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.html"><b>RSC</b></a> <br><a name="bm_R"></a><a href="../xscinstruct_hh/INST_RSC.html"><b>rscs</b></a> <br><nobr><a name="bm_R"></a>rse <a href="../Itanium2_HH/Events642/DATA_REFERENCES_SET1.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/DATA_REFERENCES_SET0.html"><b>2</b></a> <a href="../instruct64_hh/6400200.html"><b>3</b></a> <a href="../Itanium2_HH/Events642/L1D_READS_SET1.html"><b>4</b></a> <a href="../Itanium2_HH/Events642/L1D_READS_SET0.html"><b>5</b></a> <a href="../Itanium2_HH/Events642/l1d_read_misses.html"><b>6</b></a> <a href="../Itanium2_HH/Events642/IA64_TAGGED_INST_RETIRED.html"><b>7</b></a> <a href="../Itanium2_HH/Events642/IA64_INST_RETIRED.html"><b>8</b></a> <a href="../instruct64_hh/6400520.html"><b>9</b></a> <a href="../instruct64_hh/6400517.html"><b>10</b></a> <a href="../instruct64_hh/6400523.html"><b>11</b></a> <a href="../instruct64_hh/6400522.html"><b>12</b></a> <a href="../instruct64_hh/6400521.html"><b>13</b></a> <a href="../Itanium2_HH/Events642/loads_retired.html"><b>14</b></a> <a href="../instruct64_hh/loadrs_-_Load_Register_Stack_Instruction.html"><b>15</b></a> <a href="../Itanium2_HH/Events642/uc_loads_retired.html"><b>16</b></a> <a href="../Itanium2_HH/Events642/stores_retired.html"><b>17</b></a> <a href="../Itanium2_HH/Events642/RSE_REFERENCES_RETIRED.html"><b>18</b></a> <a href="../Itanium2_HH/Events642/RSE_EVENT_RETIRED.html"><b>19</b></a> <a href="../Itanium2_HH/Events642/RSE_DIRTY_REGS_6.html"><b>20</b></a> <a href="../Itanium2_HH/Events642/RSE_DIRTY_REGS_5_TO_3.html"><b>21</b></a> <a href="../Itanium2_HH/Events642/RSE_DIRTY_REGS_2_TO_0.html"><b>22</b></a> <a href="../Itanium2_HH/Events642/RSE_CURRENT_REGS_6.html"><b>23</b></a> <a href="../Itanium2_HH/Events642/RSE_CURRENT_REGS_5_TO_3.html"><b>24</b></a> <a href="../Itanium2_HH/Events642/RSE_CURRENT_REGS_2_TO_0.html"><b>25</b></a> <a href="../instruct64_hh/6400273.html"><b>26</b></a> <a href="../instruct64_hh/6400272.html"><b>27</b></a> <a href="../Itanium2_HH/Events642/uc_stores_retired.html"><b>28</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/back-end_rse_stalls.html"><b>29</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/reduce_back-end_rse_stalls.html"><b>30</b></a> <a href="../Itanium2_HH/ER642/rse_avg_invalid_regs.html"><b>31</b></a> <a href="../Itanium2_HH/ER642/rse_avg_dirty_regs.html"><b>32</b></a> <a href="../Itanium2_HH/ER642/rse_avg_current_regs.html"><b>33</b></a> <a href="../Itanium2_HH/Events642/about_rse_events.html"><b>34</b></a> <a href="../Itanium2_HH/Events642/about_l1_data_cache_events.html"><b>35</b></a> <a href="../Itanium2_HH/Events642/about_basic_events.html"><b>36</b></a> <a href="../Itanium2_HH/ER642/rse_load_latency_penalty.html"><b>37</b></a> <a href="../Itanium2_HH/ER642/RSE_DIRTY_REGS.html"><b>38</b></a> <a href="../Itanium2_HH/ER642/RSE_CURRENT_REGS.html"><b>39</b></a> <a href="../Itanium2_HH/ER642/rse_avg_load_latency.html"><b>40</b></a> <a href="../instruct64_hh/6400141.html"><b>41</b></a> <a href="../instruct64_hh/6400140.html"><b>42</b></a> <a href="../Itanium2_HH/Events642/be_rse_bubble.html"><b>43</b></a> <a href="../Itanium2_HH/Events642/back_end_bubble.html"><b>44</b></a> </nobr><br><a name="bm_R"></a><a href="../ht_index.html"><b>RSE_AVG_CURRENT_REGS</b></a> <br><a name="bm_R"></a><a href="../Itanium2_HH/ER642/rse_avg_current_regs.html"><b>rse_avg_current_regs</b></a> <br><a name="bm_R"></a><a href="../ht_index.html"><b>RSE_AVG_DIRTY_REGS</b></a> <br><a name="bm_R"></a><a href="../Itanium2_HH/ER642/rse_avg_dirty_regs.html"><b>rse_avg_dirty_regs</b></a> <br><a name="bm_R"></a><a href="../Itanium2_HH/ER642/rse_avg_invalid_regs.html"><b>rse_avg_invalid_regs</b></a> <br><a name="bm_R"></a><a href="../ht_index.html"><b>RSE_AVG_INVALID_REGS</b></a> <br><a name="bm_R"></a><a href="../ht_index.html"><b>RSE_AVG_LOAD_LATENCY</b></a> <br><a name="bm_R"></a><a href="../Itanium2_HH/ER642/rse_avg_load_latency.html"><b>rse_avg_load_latency</b></a> <br><a name="bm_R"></a><a href="../ht_index.html"><b>RSE_CURRENT_REGS</b></a> <br><nobr><a name="bm_R"></a>rse_current_regs <a href="../Itanium2_HH/ER642/rse_avg_invalid_regs.html"><b>1</b></a> <a href="../Itanium2_HH/ER642/rse_avg_current_regs.html"><b>2</b></a> <a href="../Itanium2_HH/ER642/RSE_CURRENT_REGS.html"><b>3</b></a> </nobr><br><a name="bm_R"></a><a href="../ht_index.html"><b>RSE_CURRENT_REGS_2_TO_0</b></a> <br><nobr><a name="bm_R"></a>rse_current_regs_2_to_0 <a href="../Itanium2_HH/Events642/RSE_CURRENT_REGS_2_TO_0.html"><b>1</b></a> <a href="../Itanium2_HH/ER642/RSE_CURRENT_REGS.html"><b>2</b></a> </nobr><br><a name="bm_R"></a><a href="../ht_index.html"><b>RSE_CURRENT_REGS_5_TO_3</b></a> <br><nobr><a name="bm_R"></a>rse_current_regs_5_to_3 <a href="../Itanium2_HH/Events642/RSE_CURRENT_REGS_5_TO_3.html"><b>1</b></a> <a href="../Itanium2_HH/ER642/RSE_CURRENT_REGS.html"><b>2</b></a> </nobr><br><nobr><a name="bm_R"></a>rse_current_regs_6 <a href="../Itanium2_HH/Events642/RSE_CURRENT_REGS_6.html"><b>1</b></a> <a href="../Itanium2_HH/ER642/RSE_CURRENT_REGS.html"><b>2</b></a> </nobr><br><a name="bm_R"></a><a href="../ht_index.html"><b>RSE_CURRENT_REGS_6</b></a> <br><nobr><a name="bm_R"></a>rse_dirty_regs <a href="../Itanium2_HH/ER642/rse_avg_invalid_regs.html"><b>1</b></a> <a href="../Itanium2_HH/ER642/rse_avg_dirty_regs.html"><b>2</b></a> <a href="../Itanium2_HH/ER642/RSE_DIRTY_REGS.html"><b>3</b></a> </nobr><br><a name="bm_R"></a><a href="../ht_index.html"><b>RSE_DIRTY_REGS</b></a> <br><nobr><a name="bm_R"></a>rse_dirty_regs_2_to_0 <a href="../Itanium2_HH/Events642/RSE_DIRTY_REGS_2_TO_0.html"><b>1</b></a> <a href="../Itanium2_HH/ER642/RSE_DIRTY_REGS.html"><b>2</b></a> </nobr><br><a name="bm_R"></a><a href="../ht_index.html"><b>RSE_DIRTY_REGS_2_TO_0</b></a> <br><nobr><a name="bm_R"></a>rse_dirty_regs_5_to_3 <a href="../Itanium2_HH/Events642/RSE_DIRTY_REGS_5_TO_3.html"><b>1</b></a> <a href="../Itanium2_HH/ER642/RSE_DIRTY_REGS.html"><b>2</b></a> </nobr><br><a name="bm_R"></a><a href="../ht_index.html"><b>RSE_DIRTY_REGS_5_TO_3</b></a> <br><nobr><a name="bm_R"></a>rse_dirty_regs_6 <a href="../Itanium2_HH/Events642/RSE_DIRTY_REGS_6.html"><b>1</b></a> <a href="../Itanium2_HH/ER642/RSE_DIRTY_REGS.html"><b>2</b></a> </nobr><br><a name="bm_R"></a><a href="../ht_index.html"><b>RSE_DIRTY_REGS_6</b></a> <br><nobr><a name="bm_R"></a>rse_enable_current_frame_load <a href="../instruct64_hh/6400517.html"><b>1</b></a> <a href="../instruct64_hh/rfi-operation.html"><b>2</b></a> <a href="../instruct64_hh/6400154.html"><b>3</b></a> </nobr><br><a name="bm_R"></a><a href="../instruct64_hh/loadrs-operation.html"><b>rse_ensure_regs_loaded</b></a> <br><a name="bm_R"></a><a href="../ht_index.html"><b>RSE_EVENT_RETIRED</b></a> <br><nobr><a name="bm_R"></a>rse_event_retired <a href="../Itanium2_HH/Events642/RSE_EVENT_RETIRED.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/RSE_DIRTY_REGS_6.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/RSE_DIRTY_REGS_5_TO_3.html"><b>3</b></a> <a href="../Itanium2_HH/Events642/RSE_DIRTY_REGS_2_TO_0.html"><b>4</b></a> <a href="../Itanium2_HH/Events642/RSE_CURRENT_REGS_6.html"><b>5</b></a> <a href="../Itanium2_HH/Events642/RSE_CURRENT_REGS_5_TO_3.html"><b>6</b></a> <a href="../Itanium2_HH/Events642/RSE_CURRENT_REGS_2_TO_0.html"><b>7</b></a> <a href="../Itanium2_HH/ER642/rse_avg_invalid_regs.html"><b>8</b></a> <a href="../Itanium2_HH/ER642/rse_avg_dirty_regs.html"><b>9</b></a> <a href="../Itanium2_HH/ER642/rse_avg_current_regs.html"><b>10</b></a> <a href="../Itanium2_HH/ER642/RSE_DIRTY_REGS.html"><b>11</b></a> <a href="../Itanium2_HH/ER642/RSE_CURRENT_REGS.html"><b>12</b></a> </nobr><br><a name="bm_R"></a><a href="../instruct64_hh/6400154.html"><b>rse_fatal</b></a> <br><a name="bm_R"></a><a href="../Itanium2_HH/Events642/l1d_read_misses.html"><b>rse_fill</b></a> <br><nobr><a name="bm_R"></a>rse_invalidate_non_current_regs <a href="../instruct64_hh/rfi-operation.html"><b>1</b></a> <a href="../instruct64_hh/6400154.html"><b>2</b></a> </nobr><br><a name="bm_R"></a><a href="../ht_index.html"><b>RSE_LOAD_LATENCY_PENALTY</b></a> <br><nobr><a name="bm_R"></a>rse_load_latency_penalty <a href="../Itanium2_HH/ER642/rse_load_latency_penalty.html"><b>1</b></a> <a href="../Itanium2_HH/ER642/rse_avg_load_latency.html"><b>2</b></a> </nobr><br><nobr><a name="bm_R"></a>rse_new_frame <a href="../instruct64_hh/6400520.html"><b>1</b></a> <a href="../instruct64_hh/6400141.html"><b>2</b></a> </nobr><br><a name="bm_R"></a><a href="../instruct64_hh/6400522.html"><b>rse_number_of_dirty_regs</b></a> <br><nobr><a name="bm_R"></a>rse_preserve_frame <a href="../instruct64_hh/6400521.html"><b>1</b></a> <a href="../instruct64_hh/brl-operation.html"><b>2</b></a> <a href="../instruct64_hh/cover-operation.html"><b>3</b></a> <a href="../instruct64_hh/6400154.html"><b>4</b></a> </nobr><br><a name="bm_R"></a><a href="../ht_index.html"><b>RSE_REFERENCES_RETIRED</b></a> <br><nobr><a name="bm_R"></a>rse_references_retired <a href="../Itanium2_HH/Events642/RSE_REFERENCES_RETIRED.html"><b>1</b></a> <a href="../Itanium2_HH/ER642/rse_avg_load_latency.html"><b>2</b></a> </nobr><br><nobr><a name="bm_R"></a>rse_restore_frame <a href="../instruct64_hh/6400522.html"><b>1</b></a> <a href="../instruct64_hh/rfi-operation.html"><b>2</b></a> <a href="../instruct64_hh/6400154.html"><b>3</b></a> </nobr><br><nobr><a name="bm_R"></a>rse_store <a href="../instruct64_hh/6400201.html"><b>1</b></a> <a href="../instruct64_hh/6400520.html"><b>2</b></a> <a href="../instruct64_hh/6400523.html"><b>3</b></a> </nobr><br><nobr><a name="bm_R"></a>rse_update_internal_stack_pointers <a href="../instruct64_hh/6400524.html"><b>1</b></a> <a href="../instruct64_hh/6400292.html"><b>2</b></a> </nobr><br><nobr><a name="bm_R"></a>rsm <a href="../instruct64_hh/ssm_-_set_system_mask_instruction.html"><b>1</b></a> <a href="../instruct64_hh/rsm_-_reset_system_mask_instruction.html"><b>2</b></a> <a href="../instruct64_hh/rsm-operation.html"><b>3</b></a> <a href="../instruct64_hh/mov_psr_-_move_processor_status_register_instruction.html"><b>4</b></a> <a href="../instruct32_hh/vc279.html"><b>5</b></a> </nobr><br><nobr><a name="bm_R"></a>rsqrtps <a href="../instruct32_hh/vc281.html"><b>1</b></a> <a href="../instruct32_hh/vc280.html"><b>2</b></a> </nobr><br><a name="bm_R"></a><a href="../instruct32_hh/vc281.html"><b>rsqrtss</b></a> <br><a name="bm_R"></a><a href="../instruct32_hh/vc281.html"><b>rsqrtssxmm1</b></a> <br><a name="bm_R"></a><a href="../Pentium4_HH/Lips/lipspro_mem_stall.html"><b>rst1</b></a> <br><a name="bm_R"></a><a href="../Pentium4_HH/Lips/lipspro_mem_stall.html"><b>rst2</b></a> <br><a name="bms_R_T"></a><a name="subkey_R_T"></a><a href="../instruct64_hh/6400523.html"><b>rt</b></a> <br><a name="bm_R"></a><a href="../xscinstruct_hh/Address_Immediate_(AM_1).html"><b>rt_amount</b></a> <br><nobr><a name="bm_R"></a>rt_imm <a href="../xscinstruct_hh/Address_Immediate_(AM_1).html"><b>1</b></a> <a href="../xscinstruct_hh/Address_Data_Processing_Operands_Overview_1.html"><b>2</b></a> </nobr><br><nobr><a name="bm_R"></a>rtype <a href="../instruct64_hh/6400441.html"><b>1</b></a> <a href="../instruct64_hh/6400440.html"><b>2</b></a> <a href="../instruct64_hh/6400436.html"><b>3</b></a> </nobr><br><br><br></p><p class="ftsbody" align="center"><a href="whlstf57.html" target="_self" title="下一个搜索组"><b>&gt;&gt;</b></a>

</body>


<!-- Mirrored from www.hgy413.com/hgydocs/IA32/whgdata/whlstf56.htm by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 08 Sep 2022 16:45:44 GMT -->
</html>

