# SAP-1-Computer-Design-Logisim
Simple As Possible (SAP) 1 Computer Design in Logisim

<h1>SAP1 Computer Functionalities</h1>

- Program Counter
- Input and MAR
- RAM
- Instruction Register
- Controller
- Accumulator (A)
- Adder and Subtractor
- B Register
- Output Register
- Binary Display

<h2>Main Circuit</h2>

![alt text](https://github.com/FaisalAhmedBijoy/SAP-1-Computer-Design-Logisim/blob/main/imageReadMeSap1/sap1%202.PNG)

<h2>Full Adder</h2>

![alt text](hhttps://github.com/FaisalAhmedBijoy/SAP-1-Computer-Design-Logisim/blob/main/imageReadMeSap1/Screenshot%20(353).png)

<h2>Register 4 bit </h2>

![alt text](hhttps://github.com/FaisalAhmedBijoy/SAP-1-Computer-Design-Logisim/blob/main/imageReadMeSap1/Screenshot%20(354).png)

<h2>Register 8 bit</h2>

![alt text](hhttps://github.com/FaisalAhmedBijoy/SAP-1-Computer-Design-Logisim/blob/main/imageReadMeSap1/Screenshot%20(355).png)

<h2>Arithmetic Logic Unit (ALU)</h2>

![alt text](hhttps://github.com/FaisalAhmedBijoy/SAP-1-Computer-Design-Logisim/blob/main/imageReadMeSap1/Screenshot%20(356).png)

<h2>Program Counter: Ripple Counter</h2>

![alt text](hhttps://github.com/FaisalAhmedBijoy/SAP-1-Computer-Design-Logisim/blob/main/imageReadMeSap1/Screenshot%20(357).png)

<h2>Ring Counter</h2>

![alt text](hhttps://github.com/FaisalAhmedBijoy/SAP-1-Computer-Design-Logisim/blob/main/imageReadMeSap1/Screenshot%20(358).png)

<h2>Instruction Decoder</h2>

![alt text](hhttps://github.com/FaisalAhmedBijoy/SAP-1-Computer-Design-Logisim/blob/main/imageReadMeSap1/Screenshot%20(359).png)

<h2>Controller / Sequencer</h2>

![alt text](hhttps://github.com/FaisalAhmedBijoy/SAP-1-Computer-Design-Logisim/blob/main/imageReadMeSap1/Screenshot%20(360).png)

<h2>Main Circuit</h2>

![alt text](hhttps://github.com/FaisalAhmedBijoy/SAP-1-Computer-Design-Logisim/blob/main/imageReadMeSap1/Screenshot%20(361).png)
