<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2680420-A1" country="EP" doc-number="2680420" kind="A1" date="20140101" family-id="46507940" file-reference-id="270999" date-produced="20180824" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146549268" ucid="EP-2680420-A1"><document-id><country>EP</country><doc-number>2680420</doc-number><kind>A1</kind><date>20140101</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-12305750-A" is-representative="YES"><document-id mxw-id="PAPP154823191" load-source="docdb" format="epo"><country>EP</country><doc-number>12305750</doc-number><kind>A</kind><date>20120626</date><lang>EN</lang></document-id><document-id mxw-id="PAPP213444867" load-source="docdb" format="original"><country>EP</country><doc-number>12305750.7</doc-number><date>20120626</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140447161" ucid="EP-12305750-A" load-source="docdb"><document-id format="epo"><country>EP</country><doc-number>12305750</doc-number><kind>A</kind><date>20120626</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1988116599" load-source="docdb">H02M   3/158       20060101AFI20130117BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL1988919164" load-source="docdb" scheme="CPC">H02M2001/0012      20130101 LA20140103BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988921380" load-source="docdb" scheme="CPC">H02M2001/0035      20130101 LA20140103BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988921447" load-source="docdb" scheme="CPC">H02M2001/0048      20130101 LA20140103BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988923617" load-source="docdb" scheme="CPC">H02M   3/1588      20130101 FI20140103BHEP        </classification-cpc><classification-cpc mxw-id="PCL2003767126" load-source="docdb" scheme="CPC">Y02B  70/16        20130101 LA20140122BHEP        </classification-cpc><classification-cpc mxw-id="PCL2003767127" load-source="docdb" scheme="CPC">Y02B  70/1491      20130101 LA20140122BHEP        </classification-cpc><classification-cpc mxw-id="PCL2003767128" load-source="docdb" scheme="CPC">Y02B  70/1466      20130101 LA20140122BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132180288" lang="DE" load-source="patent-office">Digitaler Modulator für den Impulsauslassungsbetrieb eines DC/DC Schaltwandlers bei niedriger Last</invention-title><invention-title mxw-id="PT132180289" lang="EN" load-source="patent-office">Digital on-time signal generator for a low-power pulse-skipping mode of DC-to-DC converter</invention-title><invention-title mxw-id="PT132180290" lang="FR" load-source="patent-office">Modulateur numérique d'un convertisseur CC/CC en mode d'élimination d'impulsions sous des conditions de charge faible</invention-title><citations><non-patent-citations><nplcit><text>AHMED EMIRA ET AL: "DC-DC converter with ON-time control in pulse-skipping modulation", IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS. ISCAS 2010 - 30 MAY-2 JUNE 2010 - PARIS, FRANCE, IEEE, US, 30 May 2010 (2010-05-30), pages 2746 - 2749, XP031724276, ISBN: 978-1-4244-5308-5</text><sources><source mxw-id="PNPL63316188" load-source="docdb" name="SEA" category="A"/></sources></nplcit><nplcit><text>None</text><sources><source mxw-id="PNPL45130910" load-source="docdb" name="APP"/></sources></nplcit><nplcit><text>PATELLA B J ET AL: "High-frequency digital controller IC for DC/DC converters", APEC 2002. 17TH. ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION. DALLAS, TX, MARCH 10 - 14, 2002; [ANNUAL APPLIED POWER ELECTRONICS CONFERENCE], NEW YORK, NY : IEEE, US, vol. CONF. 17, 10 March 2002 (2002-03-10), pages 374 - 380, XP010582947, ISBN: 978-0-7803-7404-1, DOI: 10.1109/APEC.2002.989273</text><sources><source mxw-id="PNPL63316189" load-source="docdb" name="SEA" category="A"/></sources></nplcit><nplcit><text>SYED A ET AL: "Digital pulse width modulator architectures", POWER ELECTRONICS SPECIALISTS CONFERENCE, 2004. PESC 04. 2004 IEEE 35TH ANNUAL, AACHEN, GERMANY 20-25 JUNE 2004, PISCATAWAY, NJ, USA,IEEE, US, vol. 6, 20 June 2004 (2004-06-20), pages 4689 - 4695, XP010739156, ISBN: 978-0-7803-8399-9, DOI: 10.1109/PESC.2004.1354828</text><sources><source mxw-id="PNPL63316190" load-source="docdb" name="SEA" category="A"/></sources></nplcit><nplcit><text>SYED A ET AL: "Digital PWM controller with feed-forward compensation", 2004 IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, APEC 04, IEEE, ANAHEIM, CA, USA, vol. 1, 22 February 2004 (2004-02-22), pages 60 - 66, XP010703481, ISBN: 978-0-7803-8269-5, DOI: 10.1109/APEC.2004.1295788</text><sources><source mxw-id="PNPL63316191" load-source="docdb" name="SEA" category="A"/></sources></nplcit><nplcit><text>VAHID YOUSEFZADEH ET AL: "Hybrid DPWM with Digital Delay-Locked Loop", COMPUTERS IN POWER ELECTRONICS, 2006. COMPEL '06. IEEE WORKSHOPS ON, IEEE, PI, 1 July 2006 (2006-07-01), pages 142 - 148, XP031044986, ISBN: 978-0-7803-9724-8</text><sources><source mxw-id="PNPL63316192" load-source="docdb" name="SEA" category="A"/></sources></nplcit><nplcit><text>XU ZHANG ET AL: "Digital PWM/PFM controller with input voltage feed-forward for synchronous buck converters", APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, 2008. APEC 2008. TWENTY-THIRD ANNUAL IEEE, IEEE, PISCATAWAY, NJ, USA, 24 February 2008 (2008-02-24), pages 523 - 528, XP031253297, ISBN: 978-1-4244-1873-2</text><sources><source mxw-id="PNPL63316193" load-source="docdb" name="SEA" category="I"/></sources></nplcit></non-patent-citations></citations></technical-data><parties><applicants><applicant mxw-id="PPAR918142803" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>ST ERICSSON SA</last-name><address><country>CH</country></address></addressbook></applicant><applicant mxw-id="PPAR918136500" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>ST-ERICSSON SA</last-name></addressbook></applicant><applicant mxw-id="PPAR918994317" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>ST-Ericsson SA</last-name><iid>101296718</iid><address><street>39 Chemin du Champ-des-Filles</street><city>1228 Plan-les-Ouates</city><country>CH</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR918139918" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>MICHAL VRATISLAV</last-name><address><country>FR</country></address></addressbook></inventor><inventor mxw-id="PPAR918133431" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>Michal, Vratislav</last-name></addressbook></inventor><inventor mxw-id="PPAR918978570" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Michal, Vratislav</last-name><address><street>66 Av. Jean Perrot</street><city>38100 Grenoble</city><country>FR</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR918991599" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Hirsch &amp; Associés</last-name><iid>101259449</iid><address><street>58, avenue Marceau</street><city>75008 Paris</city><country>FR</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS548803791" load-source="docdb">AL</country><country mxw-id="DS548856825" load-source="docdb">AT</country><country mxw-id="DS548854431" load-source="docdb">BE</country><country mxw-id="DS548839207" load-source="docdb">BG</country><country mxw-id="DS548852863" load-source="docdb">CH</country><country mxw-id="DS548854432" load-source="docdb">CY</country><country mxw-id="DS548856826" load-source="docdb">CZ</country><country mxw-id="DS548803793" load-source="docdb">DE</country><country mxw-id="DS548854433" load-source="docdb">DK</country><country mxw-id="DS548854798" load-source="docdb">EE</country><country mxw-id="DS548802644" load-source="docdb">ES</country><country mxw-id="DS548839208" load-source="docdb">FI</country><country mxw-id="DS548852864" load-source="docdb">FR</country><country mxw-id="DS548803794" load-source="docdb">GB</country><country mxw-id="DS548854799" load-source="docdb">GR</country><country mxw-id="DS548803795" load-source="docdb">HR</country><country mxw-id="DS548856827" load-source="docdb">HU</country><country mxw-id="DS548802645" load-source="docdb">IE</country><country mxw-id="DS548854800" load-source="docdb">IS</country><country mxw-id="DS548839209" load-source="docdb">IT</country><country mxw-id="DS548854801" load-source="docdb">LI</country><country mxw-id="DS548839210" load-source="docdb">LT</country><country mxw-id="DS548875583" load-source="docdb">LU</country><country mxw-id="DS548839211" load-source="docdb">LV</country><country mxw-id="DS548839212" load-source="docdb">MC</country><country mxw-id="DS548875584" load-source="docdb">MK</country><country mxw-id="DS548875585" load-source="docdb">MT</country><country mxw-id="DS548875586" load-source="docdb">NL</country><country mxw-id="DS548856828" load-source="docdb">NO</country><country mxw-id="DS548875587" load-source="docdb">PL</country><country mxw-id="DS548854802" load-source="docdb">PT</country><country mxw-id="DS548857876" load-source="docdb">RO</country><country mxw-id="DS548854803" load-source="docdb">RS</country><country mxw-id="DS548875588" load-source="docdb">SE</country><country mxw-id="DS548803797" load-source="docdb">SI</country><country mxw-id="DS548856829" load-source="docdb">SK</country><country mxw-id="DS548856830" load-source="docdb">SM</country><country mxw-id="DS548802650" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA128669938" lang="EN" load-source="patent-office"><p id="pa01" num="0001">The invention is directed to a method for generating a pulse signal (<i>T<sub>ON</sub></i>) driving power switches of a pulse-skipping modulated DC-to-DC converter. The method comprises:<br/>
- dividing (210) a switching clock period (T<sub>CLK</sub>) of the DC-to-DC converter into k constant time intervals;<br/>
- generating (230) an internal clock signal having a frequency at least k-time higher than a frequency 1/T<sub>CLK</sub> of the switching clock;<br/>
- counting (232) a number CNT of pulses of the internal clock signal during one clock period of the switching clock period;<br/>
- generating an number m (220, 222) that counts a number of discrete equidistant voltage steps ΔV of a voltage ramp V<sub>CAP</sub> before a reference voltage V<sub>Ref</sub> is reached by the voltage ramp V<sub>CAP</sub> , each voltage step ΔV being defined by the relation <maths id="matha01" num=""><math display="inline"><mo>=</mo><mfrac><mrow><mi>CNT</mi><mo>⋅</mo><mi mathvariant="normal">m</mi></mrow><mi mathvariant="normal">k</mi></mfrac><mo>,</mo></math><img id="ia01" file="imga0001.tif" wi="37" he="15" img-content="math" img-format="tif" inline="yes"/></maths>, T<sub>ON_WIN</sub> being the duration of the pulse signal (T<sub>ON</sub>).
<img id="iaf01" file="imgaf001.tif" wi="78" he="112" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA128499311" lang="EN" source="EPO" load-source="docdb"><p>The invention is directed to a method for generating a pulse signal ( T ON  ) driving power switches of a pulse-skipping modulated DC-to-DC converter. The method comprises: 
- dividing (210) a switching clock period (T CLK ) of the DC-to-DC converter into k constant time intervals; 
- generating (230) an internal clock signal having a frequency at least k-time higher than a frequency 1/T CLK  of the switching clock; 
- counting (232) a number CNT of pulses of the internal clock signal during one clock period of the switching clock period; 
- generating an number m (220, 222) that counts a number of discrete equidistant voltage steps ”V of a voltage ramp V CAP  before a reference voltage V Ref  is reached by the voltage ramp V CAP  , each voltage step ”V being defined by the relation    =    CNT  ‹  m   k   ,    , T ON_WIN  being the duration of the pulse signal (T ON ).</p></abstract><description mxw-id="PDES63955368" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001"><b>FIELD OF THE INVENTION</b></heading><p id="p0001" num="0001">The invention relates to the field of step-down switched direct current- direct current (DC/DC) converters, especially switched DC/DC converters with an improved behavior in term of power consumption when operating in light load mode.</p><heading id="h0002"><b>BACKGROUND</b></heading><p id="p0002" num="0002">Switching DC/DC converters convert one DC voltage level on the input to another DC voltage level on output. The conversion is performed by storing input energy temporarily and then releasing that energy to the output at a different voltage. During a first phase, the switching DC/DC converter electrically couples a source of the input voltage to a terminal of a reactive element (<i>e.g.</i> an inductor): the reactive element stores magnetic energy from an input current from the input voltage source. In this first phase, the output load receives energy from the input voltage source. In a second phase, the reactive element is disconnected from the input voltage source, and the output load receives the magnetic energy that has been stored in the reactive element during the first phase.</p><p id="p0003" num="0003">Acting on the ratio (referred to as duty cycle) between the first phase and second phase durations, it is possible to regulate the transfer of energy from the voltage source to the output load in a controlled way, and thus bring the voltage provided to the output load to the requested value. To this aim, the switching DC/DC converter incorporates a switching regulator for acting on the duty cycle. Most of switching regulators are power switches such as FETs (Field Effect Transistor) that are able to switch efficiently at high frequency. Thus, the average value of voltage fed to a load at the output is controlled by turning the switch between supply and load on and off at a fast pace. In practice, the switch is controlled by a driving signal or pulse, for example by means of square signal. By varying the duty cycle of such pulse in such a way to increase/decrease the duration of the main (first) phase with respect to the second phase, it is possible to increase/decrease the value of the output voltage obtainable by means of the conversion. Since the current request from the<!-- EPO <DP n="2"> --> output load typically varies during operation, for keeping the output voltage value as stable as possible, the switching DC-DC converters are typically provided with a feedback control circuit, adapted to sense any difference of the output voltage from a desired voltage reference (V<sub>REF</sub>).</p><p id="p0004" num="0004">A pulse skipping mode of a DC/DC (or DC-to-DC) converter is the mode, where the circuit is turned on with lower switching frequency compared to the normal PWM operation of the DC/DC converter: less pulses are generated and the power consumption is therefore considerably reduced. In the pulse skipping mode, the pulses are generated in order to transfer a defined amount of energy into output capacitor, which, in remaining time (that is, when the converter is "skipping") is holding the output voltage. Depending on the application, the pulse skipping mode can presents approximately up to 90% time of operations of the converter. To this aim, a T<sub>ON</sub> generator may be used for dividing the main clock switching period T<sub>CLK</sub> (which is accurately defined and is in order of MHz) in the times, which ensures, that at the end of the T<sub>CLK</sub> switching period, the inductor current is very close (say equal) to zero. The time of first phase of conduction is labeled T<sub>ON</sub> and the time of the second phase is labeled T<sub>OFF</sub> time. The main clock switching period T<sub>CLK</sub> is accurately fixed and divided such that T<sub>ON</sub> + T<sub>OFF</sub> = T<sub>CLK</sub>.</p><p id="p0005" num="0005">In practice, this time division is based on an analog calibration scheme using a programmable voltage ramp generator. The ramp generator is based on the continuous-time integrator, whereas the programmability is done by the programmable current source.</p><p id="p0006" num="0006">The main drawback of this solution is that it requires continuous running calibration, which implies many active circuits turned-on, thus, having high current consumption. Therefore, the main factor of merit of the switched DC/DC converter, which is power efficiency, is decreased. In addition, in the case of the DC/DC converter having a battery voltage V<sub>BAT</sub> as input power source, this drawback decreases the battery-life.</p><p id="p0007" num="0007">Therefore, existing solutions for accurate generation of the T<sub>ON</sub> time are based on an analog solution having non-negligible power consumption. In addition these solutions do not take care of silicon surface usage, considering this in view of the recent sub-micrometer digital technologies: indeed, DC/DC converters are now<!-- EPO <DP n="3"> --> available as integrated circuits needing minimal additional components. They are also available as a complete hybrid circuit component, ready for use within an electronic assembly.</p><p id="p0008" num="0008">Within this context, there is still a need for a digital T<sub>ON</sub> generator improving power efficiency and integration on silicon surface.</p><heading id="h0003"><b>SUMMARY OF THE INVENTION</b></heading><p id="p0009" num="0009">An object of embodiments of the present invention is to alleviate at least partly the above mentioned drawbacks. More particularly, embodiments of the invention aim at improving the power efficiency and reducing the fabrication cost of the fundamental block of the DC/DC converter operating in the pulse-skipping mode.</p><p id="p0010" num="0010">This is achieved with a method for generating a pulse signal (T<sub>ON</sub>) driving power switches of a pulse-skipping modulated DC-to-DC converter. The method comprises dividing a switching clock period (T<sub>CLK</sub>) of the DC-to-DC converter into k constant time intervals. The method further comprises generating an internal clock signal having a frequency at least <i>k</i>-time higher than a frequency 1/T<sub>CLK</sub> of the switching clock. The method also comprises counting a number <i>CNT</i> of pulses of the internal clock signal during one clock period of the switching clock period. The method additionally comprises generating an number m that counts a number of discrete equidistant voltage steps V<sub>m</sub> of a voltage ramp V<sub>CAP</sub> before a reference voltage V<sub>REF</sub> is reached by the voltage ramp V<sub>CAP</sub>, each voltage step V<sub>m</sub> being defined by the relation <maths id="math0001" num=""><math display="inline"><msub><mi mathvariant="normal">V</mi><mi mathvariant="normal">m</mi></msub><mo>=</mo><mfrac><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub><mi mathvariant="normal">k</mi></mfrac></math><img id="ib0001" file="imgb0001.tif" wi="21" he="14" img-content="math" img-format="tif" inline="yes"/></maths>wherein V<sub>BAT</sub> is a working input voltage of the DC-to-DC converter. The method further comprises generating the pulse signal (T<sub>ON</sub> ) from a computed number T<sub>ON_WIN</sub> such that T<sub>ON_WIN</sub> <maths id="math0002" num=""><math display="inline"><mo>=</mo><mfrac><mrow><mi>CNT</mi><mo>⋅</mo><mi mathvariant="normal">m</mi></mrow><mi mathvariant="normal">k</mi></mfrac><mo>,</mo></math><img id="ib0002" file="imgb0002.tif" wi="23" he="14" img-content="math" img-format="tif" inline="yes"/></maths> being the duration of the pulse signal (T<sub>ON</sub>).</p><p id="p0011" num="0011">That the duration of the pulse signal T<sub>ON</sub> is based on the division of T<sub>CLK</sub> into k constant time intervals of switching clock period of the DC/DC converter and on a number accurately corresponding to the ratio of V<sub>REF</sub>/V<sub>BAT</sub>, allow an accurate driving of the switches of the DC/DC converter.</p><p id="p0012" num="0012">Embodiments of the invention offer many advantages, including the following:<!-- EPO <DP n="4"> -->
<ul><li>the integration on silicon surface is improved because it relies on generation of results relying mainly on digital operations;</li><li>the power consumption is decreased because the invention does not require the use of analog components that have high power consumption;</li><li>the power consumption is decreased because the results of the calibration may be reused for several cycles of the pulse signal T<sub>ON</sub> generation;</li><li>the accuracy of the timing is improved because the pulse signal T<sub>ON</sub> is calibrated according to the state of the power source, reference voltage, temperature and process variations.</li></ul></p><p id="p0013" num="0013">This is also achieved with a circuit for generating a pulse signal (T<sub>ON</sub>) driving power switches in a pulse-skipping modulated DC-to-DC converter. The circuit comprises an oscillator generating an internal clock signal having a frequency at least k-time higher than a frequency 1/T<sub>CLK</sub> of the DC-to-DC converter, the switching clock having a period T<sub>CLK.</sub> The circuit further comprises a calibration unit generating a number m that counts a number of discrete equidistant voltage steps V<sub>m</sub> of a voltage ramp V<sub>CAP</sub> before a reference voltage V<sub>REF</sub> is reached by the voltage ramp V<sub>CAP</sub>, each voltage step V<sub>m</sub> being defined by the relation <maths id="math0003" num=""><math display="inline"><msub><mi mathvariant="normal">V</mi><mi mathvariant="normal">m</mi></msub><mo>=</mo><mfrac><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub><mi mathvariant="normal">k</mi></mfrac></math><img id="ib0003" file="imgb0003.tif" wi="21" he="12" img-content="math" img-format="tif" inline="yes"/></maths> wherein V<sub>BAT</sub> is a working input voltage of the DC-to-DC converter. The circuit further comprises a counter for counting a number <i>CNT</i> of pulses of the internal clock signal during one clock period of the switching clock period. The circuit further comprises a computing unit for computing a number T<sub>ON_WIN</sub> such that , T<sub>ON_WIN</sub> being the duration of the pulse signal (T<sub>ON</sub>). The circuit further comprises a generator for generating the pulse signal (T<sub>ON</sub>) from the computed number T<sub>ON_WIN</sub>.</p><p id="p0014" num="0014">This is also achieved with the circuit according to the invention implemented on an integrated circuit.</p><p id="p0015" num="0015">This is also achieved with a switched-mode DC-to-DC converter with power switches and adapted to be modulated by a pulse-skipping modulation managed by the circuit according to the invention.<!-- EPO <DP n="5"> --></p><heading id="h0004"><b>BRIEF DESCRIPTION OF THE DRAWINGS</b></heading><p id="p0016" num="0016">Embodiments of the invention will now be described, by way of non-limiting example, and in reference to the accompanying drawings, where:
<ul><li><figref idrefs="f0001">FIG. 1</figref> an example of a single pulse generation in a pulse-skipping mode of a DC/DC converter;</li><li><figref idrefs="f0001">FIG. 2</figref> shows an example of a typical DC/DC converter power stage and output filter LC;</li><li><figref idrefs="f0002">FIG. 3</figref> shows a flowchart of an example of the method;</li><li><figref idrefs="f0003">FIG. 4</figref> shows a block schematic of an example of a calibration system of <maths id="math0004" num=""><math display="inline"><mfrac><msub><mi mathvariant="normal">V</mi><mi>REF</mi></msub><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub></mfrac></math><img id="ib0004" file="imgb0004.tif" wi="14" he="14" img-content="math" img-format="tif" inline="yes"/></maths> ratio according to the invention;</li><li><figref idrefs="f0004">FIG. 5</figref> shows an example of discrete voltage ramp generated by a charge transfer mechanism provided by schematic from <figref idrefs="f0003">Fig. 4</figref>;</li><li><figref idrefs="f0005">FIG. 6</figref> shows a block schematic diagram of an example of a T<sub>ON</sub> generator system according to the invention; and</li><li><figref idrefs="f0006">FIG. 7</figref> shows a time-plot of the most important waveforms of the T<sub>ON</sub> generator.</li></ul></p><heading id="h0005"><b>DETAILED DESCRIPTION OF THE INVENTION</b></heading><p id="p0017" num="0017">Referring to <figref idrefs="f0001">FIG. 1</figref>, it is shown the generation of one pulse in the pulse skipping mode of DC/DC (DC-to-DC) converter, where the output voltage of the DC/DC converter connected to the output filter is noted V<sub>LX</sub>, and the inductor current of the output filter of the DC/DC converter is noted I<sub>L</sub>. In <figref idrefs="f0001">FIG. 1</figref>, it is considered the case of a typical synchronous DC/DC converter wherein the inductor current always flows through either a first switch Q1 (also referred to as upper MOS) or a second switch Q<sub>2</sub> (also referred to as lower MOS), <i>e.g.</i> Q<sub>1</sub> and Q<sub>2</sub> may be MOSFETs. An example of a typical synchronous DC/DC converter is illustrated on <figref idrefs="f0001">FIG. 2</figref>. During the on-time, Q<sub>1</sub> is ON and Q<sub>2</sub> is OFF and inductor current increases. During the off-time, Q<sub>1</sub> is OFF and Q<sub>2</sub> is ON and inductor current decreases. At the on/off transition times, the inductor current has to quickly switch from one MOS to the other one.</p><p id="p0018" num="0018">In <figref idrefs="f0001">FIG. 1</figref>, the output voltage V<sub>LX</sub> starts at the voltage reference V<sub>REF</sub>, if the previous switching cycle was skipped. When the upper MOS is active (conducting<!-- EPO <DP n="6"> --> phase) - this phase being also referred to as T<sub>ON</sub> -, the inductor current starts to rise from zero with a positive slope of: <maths id="math0005" num=""><math display="block"><msub><mi mathvariant="italic">slope</mi><mn>1</mn></msub><mo>=</mo><mfrac><mrow><msub><mi>V</mi><mi mathvariant="italic">BAT</mi></msub><mo>-</mo><msub><mi>V</mi><mi mathvariant="italic">REF</mi></msub></mrow><mi>L</mi></mfrac></math><img id="ib0005" file="imgb0005.tif" wi="51" he="14" img-content="math" img-format="tif"/></maths><br/>
and the V<sub>LX</sub> voltage is clamped to the positive voltage level of the power source V<sub>BAT</sub>, <i>e.g.</i> a battery. In the second phase referred to as T<sub>OFF</sub>, the lower MOS is turned on and the inductor current decreases with negative slope of: <maths id="math0006" num=""><math display="block"><msub><mi mathvariant="italic">slope</mi><mn>2</mn></msub><mo>=</mo><mo>-</mo><mfrac><msub><mi>V</mi><mi mathvariant="italic">REF</mi></msub><mi>L</mi></mfrac></math><img id="ib0006" file="imgb0006.tif" wi="40" he="15" img-content="math" img-format="tif"/></maths><br/>
and the V<sub>LX</sub> voltage is clamped to the negative voltage level of the input power supply. In these equations (1) and (2), V<sub>REF</sub> stands for the desired output voltage (reference voltage) and L stands for the inductor value. The slopes values are in A/s (ampere per second).</p><p id="p0019" num="0019">The main purpose of the T<sub>ON</sub> generator is to generate such T<sub>ON</sub> and T<sub>OFF</sub> intervals so that the inductor current at the end of the conduction cycle T<sub>CLK</sub> is very close to zero. Indeed, any deviation (<i>i</i>.<i>e</i>. current at the end of the T<sub>CLK</sub>) either higher or lower than zero implies a high drop of the power efficiency - which implies the decrease of the main factor of merit of the DC/DC converter. This is particularly important for the case where inductance current is inverted. <figref idrefs="f0001">FIG. 1</figref> shows power losses due to the early or late switch commutation. This is represented by the dashed areas representing looses caused by an inaccurate T<sub>ON</sub>/T<sub>OFF</sub> generation.</p><p id="p0020" num="0020">In order to determine the ideal T<sub>ON</sub> and T<sub>OFF</sub> intervals, the equations (1) and (2) are equalized (3) <maths id="math0007" num=""><math display="block"><mfrac><mrow><msub><mi>V</mi><mi mathvariant="italic">BAT</mi></msub><mo>-</mo><msub><mi>V</mi><mi mathvariant="italic">REF</mi></msub></mrow><mi>L</mi></mfrac><mo>⋅</mo><msub><mi>T</mi><mi mathvariant="italic">ON</mi></msub><mo>-</mo><mfrac><msub><mi>V</mi><mi mathvariant="italic">REF</mi></msub><mi>L</mi></mfrac><mo>⋅</mo><msub><mi>T</mi><mi mathvariant="italic">OFF</mi></msub><mo>=</mo><mn>0</mn></math><img id="ib0007" file="imgb0007.tif" wi="83" he="14" img-content="math" img-format="tif"/></maths><br/>
what gives: <maths id="math0008" num=""><math display="block"><mfrac><msub><mi>T</mi><mi mathvariant="italic">ON</mi></msub><msub><mi>T</mi><mi mathvariant="italic">CLK</mi></msub></mfrac><mo>=</mo><mfrac><msub><mi>V</mi><mi mathvariant="italic">REF</mi></msub><msub><mi>V</mi><mi mathvariant="italic">BAT</mi></msub></mfrac></math><img id="ib0008" file="imgb0008.tif" wi="57" he="15" img-content="math" img-format="tif"/></maths></p><p id="p0021" num="0021">It result from the equation (4) that the T<sub>ON</sub> generator aims at dividing the main switching cycle in the pulse-skipping mode in a ratio of the reference voltage V<sub>REF</sub> to the power supply input voltage V<sub>BAT</sub> with very high accuracy.<!-- EPO <DP n="7"> --></p><p id="p0022" num="0022">With reference to the flowchart of <figref idrefs="f0002">FIG. 3</figref>, it is proposed a method for generating a pulse signal driving power switches of a pulse-skipping modulated DC-to-DC converter. Such a method provides the generation of a pulse signal T<sub>ON</sub> that allows improving power efficiency and integration on silicon surface of the DC/DC converter. In particular, the method of the invention rely on dividing the DC/DC converter switching clock period <i>T</i><sub>CLK</sub> into constant intervals, and by mathematical operation provide an appropriate division of the T<sub>CLK</sub> into T<sub>ON</sub> and T<sub>OFF</sub> such as: <maths id="math0009" num=""><math display="block"><mfrac><msub><mi mathvariant="normal">V</mi><mi>REF</mi></msub><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub></mfrac><mo>=</mo><mfrac><msub><mi mathvariant="normal">T</mi><mi>OH</mi></msub><msub><mi mathvariant="normal">T</mi><mi>CLK</mi></msub></mfrac><mo>=</mo><mfrac><mi mathvariant="normal">m</mi><msup><mn mathvariant="normal">2</mn><mi mathvariant="normal">N</mi></msup></mfrac></math><img id="ib0009" file="imgb0009.tif" wi="72" he="15" img-content="math" img-format="tif"/></maths></p><p id="p0023" num="0023">By respecting equation(5), the required condition of zero inductor current at the end of conduction cycle is accurately reached, which generator improving power efficiency.</p><p id="p0024" num="0024">In <figref idrefs="f0002">FIG. 3</figref>, three main flows are depicted: 1) the calibration of <maths id="math0010" num=""><math display="inline"><mfrac><msub><mi mathvariant="normal">V</mi><mi>REF</mi></msub><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub></mfrac></math><img id="ib0010" file="imgb0010.tif" wi="12" he="14" img-content="math" img-format="tif" inline="yes"/></maths> ratio and measuring of the internal oscillator frequency (steps 2220-232), 2) the computation of T<sub>ON</sub> window (step 240) and 3) the generation of the pulse signal T<sub>ON</sub>. (steps 250-280).</p><p id="p0025" num="0025">At step 200, a triggering signal is generated. The triggering signal may drive the generation of the pulse signal T<sub>ON</sub> (step 280); the signal 6000 on <figref idrefs="f0005">FIG. 6</figref>. The triggering signal may further start a first calibration at steps 220, 222 and another calibration at steps 230, 232; the signal 6002 on <figref idrefs="f0005">FIG. 6</figref>. In practice, the steps of generating the internal clock signal and counting the number <i>CNT</i> of pulses of the internal clock signal (230, 232), and generating the number m (220, 222) may be concomitantly triggered in response to the triggering signal 6002.</p><p id="p0026" num="0026">Next, at step 210, the switching clock period (noted T<sub>CLK</sub>) of the DC/DC (or DC-to-DC) converter is divided into k constant time intervals. The switching clock of the DC/DC converter is the main clock that provides the pulses controlling the one or more power switches of the DC/DC converter. This main switching clock comprises a period noted T<sub>CLK</sub>. In practice, the main switching clock may be a pulse width modulated (PWM) signal.<!-- EPO <DP n="8"> --></p><p id="p0027" num="0027">Dividing T<sub>CLK</sub> into <i>k</i> constant time intervals does not involve that the main switching clock is modified: dividing T<sub>CLK</sub> means that a number k of time intervals is determined for each pulse of the main switching cycle. In this case the determination may be a computing operation.</p><p id="p0028" num="0028">The number k may be defined by the relation k = 2<sup>N</sup>, wherein N is a natural number (0 is excluded). For instance, k=32 for N=5.</p><p id="p0029" num="0029">Then, at step 230, an internal clock signal is generated. To this aim, an internal clock generator may be used as the one 6100 depicted on <figref idrefs="f0005">FIG. 6</figref>. In practice, the internal clock generator may be an asynchronous clock generator as a ring oscillator. Preferably, the internal clock generator may be a low-consumption clock generator. The internal clock generator may be a ring oscillator, <i>e.g.</i> a CMOS ring oscillator. The frequency of the clock generator is at least <i>k</i>-time higher than the frequency <maths id="math0011" num=""><math display="inline"><mfrac><mn>1</mn><msub><mi mathvariant="normal">T</mi><mi>CLK</mi></msub></mfrac></math><img id="ib0011" file="imgb0011.tif" wi="12" he="14" img-content="math" img-format="tif" inline="yes"/></maths> of the switching clock of the DC/DC converter with a period T<sub>CLK</sub>; for instance, the frequency of the clock generator may be about 100MHz for k=32 and a main clock with a frequency of 3.2MHz. Thus, the frequency f<sub>CLK_INT</sub> of the internal clock generator is such that <maths id="math0012" num=""><math display="inline"><msub><mi mathvariant="normal">f</mi><mrow><mi mathvariant="normal">C</mi><mo>⁢</mo><mi mathvariant="normal">L</mi><mo>⁢</mo><mi mathvariant="normal">K</mi><mi mathvariant="normal">_</mi><mi mathvariant="normal">I</mi><mo>⁢</mo><mi mathvariant="normal">N</mi><mo>⁢</mo><mi mathvariant="normal">T</mi></mrow></msub><mo>&gt;</mo><mi mathvariant="normal">k</mi><mo>⋅</mo><mfrac><mn>1</mn><msub><mi mathvariant="normal">T</mi><mrow><mi mathvariant="normal">C</mi><mo>⁢</mo><mi mathvariant="normal">L</mi><mo>⁢</mo><mi mathvariant="normal">K</mi></mrow></msub></mfrac><mn>.</mn></math><img id="ib0012" file="imgb0012.tif" wi="33" he="15" img-content="math" img-format="tif" inline="yes"/></maths> In practice, the oscillator generates an internal clock signal that allows a division of a switching clock period ( T<sub>CLK</sub>) of the DC/DC converter into very small time intervals. In practice, these time intervals may be constant, that is, they have a same duration in time.</p><p id="p0030" num="0030">It is to be understood that the step 230 may be continuously performed.</p><p id="p0031" num="0031">Then, at step 232, which is activated during a calibration phase, the clock generator frequency is measured in order to measure the internal oscillator clock frequency. Indeed, the oscillator generating the internal clock may be not accurate enough; for instance, when the internal clock generator is a ring oscillator.</p><p id="p0032" num="0032">The measurement of the internal clock generator frequency may be performed with an asynchronous counter that counts a number <i>CNT</i> of pulses during one main switching cycle T<sub>CLK</sub>, which is accurately defined. The counter starts the counting at the beginning of the DC/DC main clock cycle T<sub>CLK</sub>, and stops at the end of this cycle. The number of pulses of the internal clock is thus counted for one main clock cycle T<sub>CLK</sub>.<!-- EPO <DP n="9"> --></p><p id="p0033" num="0033">The counted number <i>CNT</i> may be stored into a binary register. For instance, the asynchronous counter that counts a number <i>CNT</i> of pulses can behave as the binary register. It is to be understood that that the number <i>CNT</i> is in this case a binary number that can vary from one calibration to another.</p><p id="p0034" num="0034">Referring to <figref idrefs="f0005">FIG. 6</figref>, an asynchronous counter 6200 that counts a number <i>CNT</i> of pulses is illustrated. The calibration counter may also be referred to as calibration counter 6200. This asynchronous counter may be comprised a cascade of flip flops (<i>e.g.</i> D-type flip-flop,), as known in the art. It is to be understood that any circuit able to count the number <i>CNT</i> may be used. Because the counting of the number <i>CNT</i> is performed for a main clock cycle T<sub>CLK</sub>, a one clock windows filter 6210 may be placed at the entry of the counter 6200. In <figref idrefs="f0005">FIG. 6</figref>, the internal clock signal oscillating at a approximately 100MHz is counted (or calibrated) during one clock period of the main clock oscillating for instance at 3.2MHz; the main switching period of the DC/DC is thus much longer at least k-times than the period of the internal clock generator, wherein k is an integer.</p><p id="p0035" num="0035">Referring back at <figref idrefs="f0002">FIG. 3</figref>, at steps 220 to 224, another calibration is performed allowing to determine the ratio <maths id="math0013" num=""><math display="inline"><mfrac><msub><mi mathvariant="normal">V</mi><mi>REF</mi></msub><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub></mfrac><mo>,</mo></math><img id="ib0013" file="imgb0013.tif" wi="14" he="15" img-content="math" img-format="tif" inline="yes"/></maths> wherein V<sub>REF</sub> is a desired voltage reference at the output of the DC/DC converter and V<sub>BAT</sub> is the effective voltage at the input of the DC/DC converter. Said otherwise, V<sub>BAT</sub> is a working input voltage of the DC-to-DC converter. Typically, V<sub>BAT</sub> may be the output voltage of a battery. As previously mentioned, the respect of the equation <maths id="math0014" num=""><math display="inline"><mfrac><msub><mi mathvariant="normal">V</mi><mi>REF</mi></msub><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub></mfrac><mo>=</mo><mfrac><msub><mi mathvariant="normal">T</mi><mi>ON</mi></msub><msub><mi mathvariant="normal">T</mi><mi>CLK</mi></msub></mfrac><mo>=</mo><mfrac><mi mathvariant="normal">m</mi><msup><mn mathvariant="normal">2</mn><mi mathvariant="normal">N</mi></msup></mfrac></math><img id="ib0014" file="imgb0014.tif" wi="34" he="15" img-content="math" img-format="tif" inline="yes"/></maths> allows to reach with a good accuracy the required condition of zero inductor current at the end of conduction cycle T<sub>CLK</sub>. At step 210, the main switching clock period of the DC/DC converter has been divided into k constant time intervals, wherein k is defined by the relation k = 2<sup>N</sup> with N that is an integer number.</p><p id="p0036" num="0036">The calibration of <maths id="math0015" num=""><math display="inline"><mfrac><msub><mi mathvariant="normal">V</mi><mi>REF</mi></msub><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub></mfrac></math><img id="ib0015" file="imgb0015.tif" wi="12" he="14" img-content="math" img-format="tif" inline="yes"/></maths> ratio is performed by block depicted in <figref idrefs="f0003">Fig. 4</figref>, generating a number m that corresponds to the number of discrete equidistant voltage steps ΔV of a voltage ramp V<sub>CAP</sub> before the reference voltage V<sub>Ref</sub> is reached by the voltage ramp V<sub>CAP</sub>.<!-- EPO <DP n="10"> --></p><p id="p0037" num="0037">To this aim, the calibration may comprise a first step 220 of generating a voltage ramp V<sub>CAP</sub> of discrete equidistant voltage steps. V<sub>CAP</sub> is increasing with equidistant voltage steps ΔV. The passing from a first step (V<sub>m</sub>) to a second step ( V<sub>m+1</sub>) may be performed for each pulse of the internal clock so that, for each edge of a pulse, the value of the voltage ramp V<sub>CAP</sub> increases of ΔV. In practice, each voltage step ΔV is defined by the relation <maths id="math0016" num=""><math display="inline"><mi mathvariant="normal">ΔV</mi><mo>=</mo><mfrac><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub><mi mathvariant="normal">k</mi></mfrac></math><img id="ib0016" file="imgb0016.tif" wi="21" he="12" img-content="math" img-format="tif" inline="yes"/></maths> wherein V<sub>Bat</sub> is a working input voltage of the DC-to-DC converter and <i>k</i> is the number of constant time intervals of a main switching clock period T<sub>CLK</sub> of the DC-to-DC converter.</p><p id="p0038" num="0038">Then, it is determined at step 222 a number m that counts the number of discrete equidistant voltage steps V<sub>m</sub> of the voltage ramp V<sub>CAP</sub> before the reference voltage V<sub>Ref</sub> is reached by the voltage ramp V<sub>CAP</sub>. Reaching the reference voltage V<sub>Ref</sub> means that that the voltage value of V<sub>CAP</sub> is at least equal to the voltage value of V<sub>Ref</sub>.</p><p id="p0039" num="0039">Referring now to <figref idrefs="f0004">FIG. 5</figref>, a voltage ramp 50 is illustrated. For each pulse of the internal clock, the value of the voltage ramp V<sub>CAP</sub> increases of <maths id="math0017" num=""><math display="inline"><mi mathvariant="normal">ΔV</mi><mo>=</mo><mfrac><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub><mi mathvariant="normal">k</mi></mfrac></math><img id="ib0017" file="imgb0017.tif" wi="21" he="13" img-content="math" img-format="tif" inline="yes"/></maths> with k = 2<sup>N</sup>. The first voltage value of the voltage ramp is V<sub>CAP</sub> = 0. Then, as a result of a first new pulse of the internal clock, the voltage value of the voltage ramp is increased of ΔV such that V<sub>CAP</sub> = V<sub>m=1</sub>. Then, after a second pulse, the voltage value of the voltage ramp increases again of ΔV , which leads to V<sub>CAP</sub> = 2 * ΔV = V<sub>m=2</sub>. This is repeated in <figref idrefs="f0004">Fig. 5</figref> example until an eleventh pulse of the internal clock is triggered: for m = 11, the value of V<sub>CAP</sub> is such that V<sub>CAP</sub> = V<sub>m=11</sub> &gt; V<sub>REF</sub>, that is voltage ramp has reached the reference voltage what is detected by the comparator 4000 illustrated on <figref idrefs="f0003">FIG. 4</figref>. The calibration is stops for m = 11.</p><p id="p0040" num="0040">Referring back to <figref idrefs="f0002">FIG. 3</figref>, at step 224, the number m may be stored into a binary register, the number m being a binary number. By this way, it is possible the results of the calibration are stored in the binary registers, allowing the continuous generation (step 280) of the T<sub>ON</sub> during the calibration, as well as during the interval when the calibration is in not running. Furthermore, while the calibration is not<!-- EPO <DP n="11"> --> running, only small part of the circuit is running, which implies very low power consumption, <i>e.g.</i> in order of 10µA. The calibration is typically started periodically, e.g. once per second.</p><p id="p0041" num="0041">Referring now to <figref idrefs="f0003">FIG. 4</figref>, an example of a calibration unit generating the number m is depicted. The sequence of calibration is automatically driven by a charge transfer digitizer of the ratio <maths id="math0018" num=""><math display="inline"><mfrac><msub><mi mathvariant="normal">V</mi><mi>REF</mi></msub><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub></mfrac><mo>=</mo><mfrac><mi mathvariant="normal">m</mi><mi mathvariant="normal">k</mi></mfrac><mo>⋅</mo></math><img id="ib0018" file="imgb0018.tif" wi="21" he="17" img-content="math" img-format="tif" inline="yes"/></maths> The number generated by the charge transfer digitizer corresponds accurately to the ratio <maths id="math0019" num=""><math display="inline"><mfrac><msub><mi mathvariant="normal">V</mi><mi>REF</mi></msub><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub></mfrac><mo>⋅</mo></math><img id="ib0019" file="imgb0019.tif" wi="14" he="15" img-content="math" img-format="tif" inline="yes"/></maths> The charge transfer digitizer of the ratio <maths id="math0020" num=""><math display="inline"><mfrac><msub><mi mathvariant="normal">V</mi><mi>REF</mi></msub><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub></mfrac></math><img id="ib0020" file="imgb0020.tif" wi="10" he="14" img-content="math" img-format="tif" inline="yes"/></maths> comprises a simple internal logic, described in the following.</p><p id="p0042" num="0042">The charge transfer digitizer 4100 on <figref idrefs="f0003">FIG. 4</figref> provides the voltage ramp V<sub>CAP</sub>, which is compared to reference voltage the reference voltage V<sub>REF</sub> 4010. The voltage ramp V<sub>CAP</sub> is created by the sequential transfer of electrical charges Q<sub>i</sub> between a set of capacitors C<sub>i</sub>, and one main capacitor C<sub>0</sub>. The number of capacitor may be a simple design choice, for instance 2<sup>N</sup>. In practice, the number of capacitor is equal to the number <i>k</i>, but the highest capacitors are not integrated as V<sub>REF</sub> is always lower than V<sub>BAT</sub>. For instance, the charge transfer digitizer 4100 would have one main capacitor C<sub>0</sub> and 31 capacitors C<sub>i</sub> for <i>k</i>=32. The electrical capacities values of C<sub>0</sub> and C<sub>i</sub> for storing electrical charges should respect the equidistant voltage steps ΔV for every m.</p><p id="p0043" num="0043">All the capacitors are connected on grounded side. This amounts to say that all the capacitors are mounted in parallel and grounded on one side. The main capacitor C<sub>0</sub> is further connected on its second side to a third line 4020 providing the voltage ramp V<sub>CAP</sub> : the voltage of the main capacitor C<sub>0</sub> thus corresponds to the voltage ramp V<sub>CAP</sub>. Each capacitor C<sub>i</sub> of the set is connected on its second side to a respective switch toggled so that the capacitor C<sub>i</sub> is connected to a second line 4030 providing V<sub>Bat</sub> or connected to the third line 4020 providing the voltage ramp V<sub>CAP</sub>.</p><p id="p0044" num="0044">The voltage ramp V<sub>CAP</sub> is the result of a charge-transfer calibration procedure.<!-- EPO <DP n="12"> --></p><p id="p0045" num="0045">In a first step of the charge-transfer calibration procedure, the main capacitor C<sub>0</sub> is discharged, that is, the voltage V<sub>CAP</sub> = 0. In practice, the discharging of the main capacitor C<sub>0</sub> is performed by a switch 4110 (for instance a transistor acting as switch) short-circuiting the main capacitor C<sub>0</sub>: the switch is closed (for instance the transistor is ON) when no calibration is performed and the switch is open (for instance the transistor is OFF) when the calibration starts. The open/close of the switch may be performed as a result of the triggering signal generated at step 200.</p><p id="p0046" num="0046">In a second step of the charge-transfer calibration procedure, the sequential transfer of electrical charges Q<sub>i</sub> between the set of capacitors C<sub>i</sub> and one main capacitor C<sub>0</sub> is carried out. The voltage of the main capacitor C<sub>0</sub>, is the voltage ramp V<sub>CAP</sub>, and is increased by ΔV for every single new pulse of the internal clock. When considering the grounded main capacitor C<sub>0</sub>, with initial voltage V<sub>C0+</sub>= 0, and by applying a charge stored in a capacitor C<sub>1</sub> charged to V<sub>BAT</sub>, the voltage step is of: <maths id="math0021" num=""><math display="block"><mi mathvariant="normal">ΔV</mi><mo>=</mo><msub><mi mathvariant="normal">V</mi><mn mathvariant="normal">1</mn></msub><mo>=</mo><mfrac><mrow><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub><mo>⋅</mo><msub><mi mathvariant="normal">C</mi><mn mathvariant="normal">1</mn></msub></mrow><mrow><msub><mi mathvariant="normal">C</mi><mn mathvariant="normal">0</mn></msub><mo>+</mo><msub><mi mathvariant="normal">C</mi><mn mathvariant="normal">1</mn></msub></mrow></mfrac></math><img id="ib0021" file="imgb0021.tif" wi="54" he="14" img-content="math" img-format="tif"/></maths></p><p id="p0047" num="0047">When considering equidistant voltage steps V<sub>m</sub>, the equation (6) may be generalized for any m<sup>th</sup> voltage as: <maths id="math0022" num=""><math display="block"><msub><mi mathvariant="normal">V</mi><mi mathvariant="normal">m</mi></msub><mo>=</mo><mfrac><mrow><mi mathvariant="normal">m</mi><mo>⋅</mo><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub></mrow><msup><mn mathvariant="normal">2</mn><mi mathvariant="normal">N</mi></msup></mfrac><mo>=</mo><mfrac><mrow><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub><mo>⋅</mo><mstyle displaystyle="true"><munderover><mo>∑</mo><mrow><mi mathvariant="normal">i</mi><mo>=</mo><mn mathvariant="normal">1</mn></mrow><mi mathvariant="normal">m</mi></munderover></mstyle><msub><mi mathvariant="normal">C</mi><mi mathvariant="normal">i</mi></msub></mrow><mrow><msub><mi mathvariant="normal">C</mi><mn mathvariant="normal">0</mn></msub><mo>+</mo><mstyle displaystyle="true"><munderover><mo>∑</mo><mrow><mi mathvariant="normal">i</mi><mo>=</mo><mn mathvariant="normal">1</mn></mrow><mi mathvariant="normal">m</mi></munderover></mstyle><msub><mi mathvariant="normal">C</mi><mi mathvariant="normal">i</mi></msub></mrow></mfrac></math><img id="ib0022" file="imgb0022.tif" wi="72" he="26" img-content="math" img-format="tif"/></maths><br/>
where k=2<sup>N</sup> is the clock period division constant. It results from the equation (7) the voltage step size is: <maths id="math0023" num=""><math display="block"><msub><mi mathvariant="normal">V</mi><mi mathvariant="normal">m</mi></msub><mo>=</mo><mfrac><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub><msup><mn mathvariant="normal">2</mn><mi mathvariant="normal">N</mi></msup></mfrac></math><img id="ib0023" file="imgb0023.tif" wi="62" he="15" img-content="math" img-format="tif"/></maths></p><p id="p0048" num="0048">This constant voltage steps can be obtained for the capacitor selected by following the rule: <maths id="math0024" num=""><math display="block"><msub><mi mathvariant="normal">C</mi><mi mathvariant="normal">j</mi></msub><mo>=</mo><mfrac><mrow><mi mathvariant="normal">j</mi><mo>⋅</mo><msub><mi mathvariant="normal">C</mi><mn mathvariant="normal">0</mn></msub></mrow><mrow><msup><mn mathvariant="normal">2</mn><mi mathvariant="normal">N</mi></msup><mo>-</mo><mi mathvariant="normal">j</mi></mrow></mfrac><mo>-</mo><mstyle displaystyle="true"><munderover><mo>∑</mo><mrow><mi mathvariant="normal">i</mi><mo>=</mo><mn mathvariant="normal">1</mn></mrow><mrow><mi mathvariant="normal">j</mi><mo>-</mo><mn mathvariant="normal">1</mn></mrow></munderover></mstyle><msub><mi mathvariant="normal">C</mi><mi mathvariant="normal">i</mi></msub></math><img id="ib0024" file="imgb0024.tif" wi="61" he="14" img-content="math" img-format="tif"/></maths><br/>
where <i>j</i> is the <i>j</i>-th capacitor in <figref idrefs="f0003">FIG. 4</figref>. If this equation is fulfilled, the voltage V<sub>CAP</sub> is increasing with discrete equidistant steps ΔV, as shown in <figref idrefs="f0004">FIG. 5</figref>.<!-- EPO <DP n="13"> --></p><p id="p0049" num="0049">During the calibration, each respective switch of a capacitor C<sub>i</sub> is toggled so that the capacitors C<sub>i</sub> is connected to the second line 4030 providing V<sub>BAT</sub> or connected to the third line V<sub>CAP</sub>. In practice, all the capacitors of the set may be initially connected to the second line providing the voltage V<sub>BAT</sub> so that all the capacitors C<sub>i</sub> are electrically charged V<sub>BAT</sub> voltage. For each pulse of the internal clock, one respective switch of a capacitor C<sub>i</sub> is toggled for connecting the capacitor in parallel to C<sub>0</sub>. Said otherwise, one respective switch of a capacitor C<sub>i</sub> is toggled for connecting the capacitor to the third line.</p><p id="p0050" num="0050">The switches of the capacitors C<sub>i</sub> are controlled by a shift register having the internal clock signal as clock input. The shift register may be comprised of a cascade of flip flops circuits that share the internal clock, as known in the art.</p><p id="p0051" num="0051">The calibration unit may comprise a comparator 4000 on which are connected a first line 4010 providing the reference voltage V<sub>REF</sub> and a third line 4020 providing the voltage ramp V<sub>CAP</sub>. This amounts to say that a first input 4010 is provided on the inverting input (-) of the comparator, and that second input 4020 is provided on the non-inverting input (+) of the comparator. The comparator determines that the reference voltage V<sub>Ref</sub> is reached by the voltage ramp V<sub>CAP</sub> upon comparison of the voltages on the first and third line, that is, on the first and second inputs. When the voltage ramp V<sub>CAP</sub> reaches the reference voltage V<sub>REF</sub>, the comparator 4000 generates an event and stops the calibration.</p><p id="p0052" num="0052">The calibration unit may comprise a counter 4300 for counting the number m. The counter that counts the number m starts the counting at the beginning of the calibration procedure and stops at the end of this procedure, that is, once the comparator 4000 stops the calibration. Said otherwise, the counter is started simultaneously with the shift register that controls the toggling of the switches of the capacitors C<sub>i</sub> of the set and is stopped when the reference voltage V<sub>REF</sub> is reached by the voltage ramp V<sub>CAP</sub>. The counter has the internal clock signal as clock input and may be an asynchronous or synchronous counter.</p><p id="p0053" num="0053">Still referring to <figref idrefs="f0003">FIG. 4</figref>, an asynchronous counter 4300 that counts the number m of discrete equidistant voltage steps V<sub>m</sub> of the voltage ramp V<sub>CAP</sub> is illustrated. This asynchronous counter may be comprised a cascade of flip flops (<i>e.g.</i> D-type<!-- EPO <DP n="14"> --> flip-flop,) sharing the same internal clock as the shift register. It is to be understood that any circuit able to count the number m may be used.</p><p id="p0054" num="0054">In practice, the counter for generating the number m acts also as a binary register for storing the generated number m after the calibration. It is to be understood that the generated number m is in this case a binary number.</p><p id="p0055" num="0055">The calibration unit may further comprise a circuit 4400 for generating an output flag V<sub>REF_reached</sub> when the voltage ramp V<sub>CAP</sub> is determined as reaching the reference voltage V<sub>REF</sub>. The circuit 4400 may be a Q flip-flop memory cell, as depicted on <figref idrefs="f0003">FIG. 4</figref>. When the output flag V<sub>REF_reached</sub> is generated, the asynchronous counter 4300 and shift register 4200 are stopped.</p><p id="p0056" num="0056">Referring back to <figref idrefs="f0002">FIG. 3</figref>, at step 240, a binary number T<sub>ON_WIN</sub> is computed from the calibrated <maths id="math0025" num=""><math display="inline"><mi mathvariant="normal">k</mi><mo>⋅</mo><mfrac><msub><mi mathvariant="normal">V</mi><mi>REF</mi></msub><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub></mfrac><mo>=</mo><mi mathvariant="normal">m</mi></math><img id="ib0025" file="imgb0025.tif" wi="24" he="14" img-content="math" img-format="tif" inline="yes"/></maths> value generated as a result of the calibration, and pulses count <i>CNT</i> of the internal clock. The <maths id="math0026" num=""><math display="inline"><mfrac><msub><mi mathvariant="normal">V</mi><mi>REF</mi></msub><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub></mfrac></math><img id="ib0026" file="imgb0026.tif" wi="10" he="15" img-content="math" img-format="tif" inline="yes"/></maths> value is obtained from the equation (5) <maths id="math0027" num=""><math display="inline"><mfrac><msub><mi mathvariant="normal">V</mi><mi>REF</mi></msub><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub></mfrac><mo>=</mo><mfrac><msub><mi mathvariant="normal">T</mi><mi>ON</mi></msub><msub><mi mathvariant="normal">T</mi><mi>CLK</mi></msub></mfrac><mo>=</mo><mfrac><mi mathvariant="normal">m</mi><mi mathvariant="normal">k</mi></mfrac><mn>.</mn></math><img id="ib0027" file="imgb0027.tif" wi="35" he="17" img-content="math" img-format="tif" inline="yes"/></maths>T<sub>ON_WIN</sub> is directly obtained from the equation (4) and can be computed as T<sub>ON_WIN</sub> <maths id="math0028" num=""><math display="inline"><mo>=</mo><mfrac><mrow><mi>CNT</mi><mo>⋅</mo><mi mathvariant="normal">m</mi></mrow><mi mathvariant="normal">k</mi></mfrac><mn mathvariant="normal">.</mn></math><img id="ib0028" file="imgb0028.tif" wi="24" he="14" img-content="math" img-format="tif" inline="yes"/></maths> T<sub>ON_WIN</sub> is the duration of the pulse signal T<sub>ON</sub>. Advantageously, the accuracy of the generated T<sub>ON</sub> is given by the division interval k, because the calibration procedure described previously can be done with very high accuracy.</p><p id="p0057" num="0057">The computation of T<sub>ON_WIN</sub> is performed by a dedicated computing unit, as the one 6300 illustrated on <figref idrefs="f0005">FIG. 6</figref>. In the electrical circuit driving the generation of T<sub>ON</sub> signal of <figref idrefs="f0005">FIG. 6</figref>, the computation of T<sub>ON_WIN</sub> is performed on binaries values once after the calibration. Indeed, both the numbers m and <i>CNT</i> are stored into a respective binary registers (4300, 6200), and they are therefore binary numbers. It is to be understood that the integration of the invention with digital sub-micro-meter technologies is make easier compared with large-scale analog CMOS technologies.<!-- EPO <DP n="15"> --></p><p id="p0058" num="0058">Referring back to <figref idrefs="f0002">FIG. 3</figref>, at steps 250 to 280, a pulse signal T<sub>ON</sub> driving power switches of a pulse-skipping modulated DC-to-DC converter is generated. The pulse signal (T<sub>ON</sub>) generation is driven from the computed number T<sub>ON_WIN</sub>. Said otherwise, the pulse signal (T<sub>ON</sub>) is generated from the computed number T<sub>ON_WIN</sub> .At step 250, a main counter starts counting and provides a number that is the result of the counting. This main counter is incremented by the generated internal clock signal, <i>e.g.</i> the 100MHz signal generated by block 6100 on <figref idrefs="f0005">FIG. 6</figref>. At the beginning of each conduction cycle of the DC/DC converter, the main counter is reset. The conduction cycle T<sub>CLK</sub> of the DC/DC converter is the time elapsed between two consecutive edges of the pulse when the converter is operating in normal conditions (<i>i.e.</i> the converter is not running in the pulse-skipping mode).</p><p id="p0059" num="0059">Referring now to <figref idrefs="f0005">FIG. 6</figref>, the main counter 6500 is illustrated. It comprises an edge detector for detecting each edge of the pulse T<sub>CLK</sub> of the DC/DC converter. The edge detector is connected to the reset entry of the counter so that the counter is reset for each detected edge, which signifies the beginning of pulse T<sub>CLK</sub>. The counter is clocked by the internal clock 6100.</p><p id="p0060" num="0060">Then, at step 260, the output of the main counter (that is, the number provided by the main counter) is compared the computed number T<sub>ON_WIN</sub>. The comparison consists in checking the equality between both numbers.</p><p id="p0061" num="0061">Referring back to <figref idrefs="f0005">FIG. 6</figref>, it depicted an equality comparator 6600 having as inputs the computed number T<sub>ON_WIN</sub> and the number provided by the main counter 6500. The equality comparator triggers the stop of the first conduction cycle (upper MOS Q<sub>1</sub> in <figref idrefs="f0001">Fig. 2</figref>) and can stop the ring oscillator 6100 in order to save the power consumption (step 270). In other terms, the equality comparator triggers the stop of the oscillator generating the internal clock signal (step 270) when the number T<sub>ON_WIN</sub> and the number provided by the main counter are equal. This advantageously decreases the energy consumption, <i>e.g.</i> the power of the battery connected as input of the DC/DC converter is saved.</p><p id="p0062" num="0062">At step 280, the pulse signal T<sub>ON</sub> driving power switches of the pulse-skipping modulated DC/DC converter is generated. In practice, the steps 270 and 280 are simultaneously triggered. Said otherwise, when the computed number T<sub>ON_WIN</sub> and<!-- EPO <DP n="16"> --> the number provided by the main counter are equal, the comparator 6600 may reset an output latch 6700 and the generation of the signal T<sub>ON</sub> is stopped, as illustrated on <figref idrefs="f0005">FIG. 6</figref> .</p><p id="p0063" num="0063">It is to be understood that the T<sub>ON</sub> generator system according to the invention may be implemented on an integrated circuit, e.g. using transistors such as, but not limited to, CMOS transistors. The T<sub>ON</sub> generator is typically an electrical circuit. It is to be understood that T<sub>ON</sub> generator system may be implemented with various electronic components suitable to perform the functions. The electronic components may be thus packaged discretely, as arrays or networks of like components, or integrated inside of packages such as semiconductor integrated circuits or thick film devices. It is to be understood that the different values and numbers may be binary values and numbers on which binary mathematical operations can be performed. For instance, the numbers <i>k, m, CNT</i> may be binary numbers. As another example, the computed number T<sub>ON_WIN</sub> may be a binary number. Interestingly, using binary number and values allow to make possible a digital implementation of the pulse signal T<sub>ON</sub> generator, <i>e.g.</i> on an integrated circuit. Furthermore, due to the very good inherent matching of the capacitors in modem CMOS process, the final accuracy of the calibration is very high.</p><p id="p0064" num="0064">In practice, the circuit driving the generation of the signal T<sub>ON</sub> of the present invention can be integrated on switched-mode DC/DC converter comprising power switches and adapted to be modulated by a pulse-skipping modulation. The circuit thus manages power switches.</p><p id="p0065" num="0065">Referring now to <figref idrefs="f0006">FIG. 7</figref>, it is a time-plot of the generation of the T<sub>ON</sub> interval.</p><p id="p0066" num="0066">The process starts (step 200) at time to with the first request of the calibration: a signal calibrate 6002 goes to High. As a result of this signal, a ring oscillator starts generating the internal clock signal, which is counted (calibrated) during one clock cycle CLK_EXT_3.2MHz. Here, a switching clock period T<sub>CLK</sub> of the DC/DC converter is divided small intervals. Moreover, each conduction cycle T<sub>CLK</sub> of the DC/DC converter is divided into k time intervals - for instance 32. For the sake of clarity of the <figref idrefs="f0006">FIG. 7</figref>, the number of pulses of the internal clock (CLK_INT_100MHZ) shown for one period TCLK is limited.<!-- EPO <DP n="17"> --></p><p id="p0067" num="0067">The calibration of the ratio <maths id="math0029" num=""><math display="inline"><mfrac><msub><mi mathvariant="normal">V</mi><mi>REF</mi></msub><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub></mfrac></math><img id="ib0029" file="imgb0029.tif" wi="10" he="15" img-content="math" img-format="tif" inline="yes"/></maths> is triggered (steps 220-224) in the same time to as for the starting of internal clock (step 230). The calibration unit generates a voltage ramp V<sub>CAP</sub>, until this ramp reach V<sub>REF</sub>. The number m of steps of the voltage ramp V<sub>CAP</sub> is now determined, as well as the number <i>CNT</i> of pulses of the internal clock for one main conduction cycle T<sub>CLK</sub>. When both, counting <i>CNT</i> and <maths id="math0030" num=""><math display="inline"><mfrac><msub><mi mathvariant="normal">V</mi><mi>REF</mi></msub><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub></mfrac></math><img id="ib0030" file="imgb0030.tif" wi="15" he="14" img-content="math" img-format="tif" inline="yes"/></maths> ratio calibration are done, at t<sub>3</sub>, the computation unit computes the number T<sub>ON</sub> _window (step 240).</p><p id="p0068" num="0068">Then, the pulse signal T<sub>ON</sub> is generated (step 280) at t<sub>4</sub> and every next beginning of the conduction cycle T<sub>CLK</sub>. During the generation of the pulse signal T<sub>ON</sub>, the computed reference value T<sub>ON_WIN</sub> remains constant. At the beginning of the main conduction cycle T<sub>CLK</sub>, at t<sub>4</sub>, the output of the generator for generating the pulse signal T<sub>ON</sub> is set to High. In the same time, at t<sub>4</sub>, the main counter starts to be incremented from zero by the internal ring oscillator of around 100MHz. When the main counter (step 250) reaches the computed number T<sub>ON_WIN</sub> (step 260), at t<sub>5</sub>, the comparator resets the output latch and sets the generator output to zero. Simultaneously, the ring oscillator is stopped in order to save power (step 270), <i>e.g.</i> the power of the input battery and the upper MOS in <figref idrefs="f0001">Fig.2</figref> open, whereas its bottom counterpart Q1 closes. It is noticeable on the figure that the generated pulse signal T<sub>ON</sub> has a duration which is, in this example, shorter than the one half of the signal of the switching clock period T<sub>CLK</sub>, but it can be also longer.</p><p id="p0069" num="0069">The calibration of <maths id="math0031" num=""><math display="inline"><mfrac><msub><mi mathvariant="normal">V</mi><mi>REF</mi></msub><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub></mfrac></math><img id="ib0031" file="imgb0031.tif" wi="12" he="15" img-content="math" img-format="tif" inline="yes"/></maths> ratio should be run at least once at the beginning of the operation. However, a periodical calibration of <maths id="math0032" num=""><math display="inline"><mfrac><msub><mi mathvariant="normal">V</mi><mi>REF</mi></msub><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub></mfrac></math><img id="ib0032" file="imgb0032.tif" wi="12" he="15" img-content="math" img-format="tif" inline="yes"/></maths> ratio with simultaneous calibration of the ring oscillator frequency (which varies with V<sub>BAT</sub> and Temperature) is recommended. Indeed, the numbers m and <i>CNT</i> generated may vary with V<sub>BAT</sub> (<i>e.g.</i> battery discharging) and the temperature which can be caused by changing of the converter operating conditions. In practice, as shown on <figref idrefs="f0006">FIG. 7</figref>, the calibration signal goes to Low (autoreset) once a time duration of the calibration and computation has elapsed.</p></description><claims mxw-id="PCLM56976285" lang="EN" load-source="patent-office"><!-- EPO <DP n="18"> --><claim id="c-en-0001" num="0001"><claim-text>A method for generating a pulse signal (T<sub>ON</sub>) driving power switches of a pulse-skipping modulated DC-to-DC converter, the method comprising:
<claim-text>- dividing (210) a switching clock period (T<sub>CLK</sub>) of the DC-to-DC converter into k constant time intervals;</claim-text>
<claim-text>- generating (230) an internal clock signal having a frequency at least <i>k</i>-time higher than a frequency 1/T<sub>CLK</sub> of the switching clock;</claim-text>
<claim-text>- counting (232) a number <i>CNT</i> of pulses of the internal clock signal during one clock period of the switching clock period;</claim-text>
<claim-text>- generating an number m (220, 222) that counts a number of discrete equidistant voltage steps ΔV of a voltage ramp V<sub>CAP</sub> before a reference voltage V<sub>REF</sub> is reached by the voltage ramp V<sub>CAP</sub>, each voltage step ΔV being defined by the relation <maths id="math0033" num=""><math display="inline"><mi mathvariant="normal">ΔV</mi><mo>=</mo><mfrac><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub><mi mathvariant="normal">k</mi></mfrac></math><img id="ib0033" file="imgb0033.tif" wi="24" he="13" img-content="math" img-format="tif" inline="yes"/></maths> wherein V<sub>BAT</sub> is a working input voltage of the DC-to-DC converter;</claim-text>
<claim-text>- generating the pulse signal (T<sub>ON</sub>) (280) from a computed number T<sub>ON_WIN</sub> such that T<sub>ON_WIN</sub> <maths id="math0034" num=""><math display="inline"><mo>=</mo><mfrac><mrow><mi>CNT</mi><mo>⋅</mo><mi mathvariant="normal">m</mi></mrow><mi mathvariant="normal">k</mi></mfrac><mo>,</mo></math><img id="ib0034" file="imgb0034.tif" wi="24" he="15" img-content="math" img-format="tif" inline="yes"/></maths> T<sub>ON_WIN</sub> being the duration of the pulse signal (T<sub>ON</sub>).</claim-text></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The method of claim 1, further comprising a step of:
<claim-text>- storing (224) the generated number m into a binary register.</claim-text></claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The method of any of claims 1 to 2, further comprising the steps of:
<claim-text>- starting a main counter (250) that is incremented by the generated internal clock signal and that is reset at the beginning of a conduction cycle of the DC-to-DC converter, the main counter providing a number;</claim-text>
<claim-text>- comparing the computed number T<sub>ON_WIN</sub> (260) with the number provided by the main counter; and</claim-text>
<claim-text>- stopping (270) the generation of the internal clock signal when the computed number T<sub>ON_WIN</sub> and the number provided by the main counter are equal.</claim-text><!-- EPO <DP n="19"> --></claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The method of any of claims 1 to 3, wherein the step (280) of generating the pulse signals (T<sub>ON</sub>) is performed at the beginning of a conduction cycle of the DC-to-DC converter.</claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The method of any of claims 1 to 4, wherein the steps of generating the internal clock signal, counting the number <i>CNT</i> of pulses of the internal clock signal, and generating the number m are concomitantly triggered in response to a triggering signal.</claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>A circuit for generating a pulse signal (T<sub>ON</sub>) driving power switches in a pulse-skipping modulated DC-to-DC converter, the circuit comprising:
<claim-text>- an oscillator (6100) generating an internal clock signal having a frequency at least <i>k</i>-time higher than a frequency 1/T<sub>CLK</sub> of a switching clock of the DC-to-DC converter, the switching clock having a period T<sub>CLK</sub>;</claim-text>
<claim-text>- a calibration unit generating a number m that counts a number of discrete equidistant voltage steps ΔV of a voltage ramp V<sub>CAP</sub> before a reference voltage V<sub>REF</sub> is reached by the voltage ramp V<sub>CAP</sub>, each voltage step ΔV being defined by the relation <maths id="math0035" num=""><math display="inline"><mi mathvariant="normal">ΔV</mi><mo>=</mo><mfrac><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub><mi mathvariant="normal">k</mi></mfrac></math><img id="ib0035" file="imgb0035.tif" wi="20" he="13" img-content="math" img-format="tif" inline="yes"/></maths> wherein V<sub>BAT</sub> is a working input voltage of the DC-to-DC converter;</claim-text>
<claim-text>- a counter (6200) for counting a number <i>CNT</i> of pulses of the internal clock signal during one clock period of the switching clock period;</claim-text>
<claim-text>- a computing unit (6300) for computing a number T<sub>ON_WIN</sub> such that T<sub>ON_WIN</sub> <maths id="math0036" num=""><math display="inline"><mo>=</mo><mfrac><mrow><mi>CNT</mi><mo>⋅</mo><mi mathvariant="normal">m</mi></mrow><mi mathvariant="normal">k</mi></mfrac><mo>,</mo></math><img id="ib0036" file="imgb0036.tif" wi="23" he="14" img-content="math" img-format="tif" inline="yes"/></maths> T<sub>ON_WIN</sub> being the duration of the pulse signal (T<sub>ON</sub>); and</claim-text>
<claim-text>- a generator (6500, 6600, 6700) for generating the pulse signal (T<sub>ON</sub>) from the computed number T<sub>ON_WIN</sub>.</claim-text></claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>The circuit of claim 6, wherein the calibration unit comprises a charge transfer digitizer (4100) of the ratio <maths id="math0037" num=""><math display="inline"><mfrac><msub><mi mathvariant="normal">V</mi><mi>REF</mi></msub><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub></mfrac><mo>,</mo></math><img id="ib0037" file="imgb0037.tif" wi="14" he="15" img-content="math" img-format="tif" inline="yes"/></maths> the charge transfer digitizer comprising:<!-- EPO <DP n="20"> -->
<claim-text>- a first line (4010) providing the reference voltage V<sub>REF</sub>;</claim-text>
<claim-text>- a second line (4030) providing the working input voltage V<sub>BAT</sub>;</claim-text>
<claim-text>- one main capacitor (C<sub>0</sub>) and a set of capacitors (C<sub>i</sub>) mounted in parallel and grounded on one side, the main capacitor (C<sub>0</sub>) being connected on its second side to a third line (4020) providing the voltage ramp V<sub>CAP</sub>, and each capacitor (C<sub>i</sub>) of the set being connected on its second side to a respective switch toggled so that the capacitor (C<sub>i</sub>) is connected to the second or the third line;</claim-text>
<claim-text>- a shift register (4200) having the internal clock signal as clock input and controlling the toggling of the switches of the capacitors (C<sub>i</sub>) of the set, the switches being controlled so that a supplementary electrical charge of one of the capacitors (C<sub>i</sub>) of the set is transferred to the main capacitor (C<sub>0</sub>) for each pulse of the internal clock signal, a voltage step V<sub>m</sub> of the voltage ramp V<sub>CAP</sub> having a value defined by the relation <maths id="math0038" num=""><math display="block"><msub><mi mathvariant="normal">V</mi><mi mathvariant="normal">m</mi></msub><mo>=</mo><mfrac><mrow><msub><mi mathvariant="normal">V</mi><mi>BAT</mi></msub><mo>⋅</mo><mstyle displaystyle="true"><munderover><mo>∑</mo><mrow><mi mathvariant="normal">i</mi><mo>=</mo><mn mathvariant="normal">1</mn></mrow><mi mathvariant="normal">m</mi></munderover></mstyle><msub><mi mathvariant="normal">C</mi><mi mathvariant="normal">i</mi></msub></mrow><mrow><msub><mi mathvariant="normal">C</mi><mn mathvariant="normal">0</mn></msub><mo>+</mo><mstyle displaystyle="true"><munderover><mo>∑</mo><mrow><mi mathvariant="normal">i</mi><mo>=</mo><mn mathvariant="normal">1</mn></mrow><mi mathvariant="normal">m</mi></munderover></mstyle><msub><mi mathvariant="normal">C</mi><mi mathvariant="normal">i</mi></msub></mrow></mfrac><mn>.</mn></math><img id="ib0038" file="imgb0038.tif" wi="39" he="28" img-content="math" img-format="tif"/></maths></claim-text></claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>The circuit of any of claims 6 to 7, wherein the calibration unit further comprises a counter (4300) for counting the number m, the counter having the internal clock signal as clock input, the counter being started simultaneously with the shift register that controls the toggling of the switches of the capacitors (C<sub>i</sub>) of the set and being stopped when the reference voltage V<sub>REF</sub> is reached by the voltage ramp V<sub>CAP</sub>.</claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>The circuit of any of claim 8, wherein the counter for counting the number m acts as a binary register for storing the generated number m.</claim-text></claim><claim id="c-en-0010" num="0010"><claim-text>The circuit of any of claims 6 to 9, wherein the calibration unit further comprises a comparator (4000) connected to the first line providing the reference voltage V<sub>REF</sub> and the third line providing the voltage ramp V<sub>CAP</sub>, the comparator determining whether V<sub>CAP</sub> reaches V<sub>REF</sub> and stopping the shift register when V<sub>CAP</sub> reaches V<sub>REF</sub>.<!-- EPO <DP n="21"> --></claim-text></claim><claim id="c-en-0011" num="0011"><claim-text>The circuit of any of claims 6 to 10, wherein the generator of the pulse signal ( T<sub>ON</sub>) comprises an output latch (6700) having as inputs the number T<sub>ON_WIN</sub> and the clock (T<sub>CLK</sub>) of the DC-to-DC, and providing as output the pulse signal (T<sub>ON</sub>).</claim-text></claim><claim id="c-en-0012" num="0012"><claim-text>The circuit of any of claims 6 to 11, further comprising an equality comparator (6600) having as inputs the number T<sub>ON_WIN</sub> and a number provided by main counter (6500) that is incremented by the generated internal clock signal and that is reset at the beginning of a conduction cycle of the DC-to-DC converter, the equality comparator triggering the stop of the oscillator generating the internal clock signal when the number T<sub>ON_WIN</sub> and the number provided by the main counter are equal.</claim-text></claim><claim id="c-en-0013" num="0013"><claim-text>The circuit of any of claims 6 to 12 implemented on an integrated circuit.</claim-text></claim><claim id="c-en-0014" num="0014"><claim-text>A switched-mode DC-to-DC converter comprising power switches and adapted to be modulated by a pulse-skipping modulation managed by the circuit of any of claims 6 to 13.</claim-text></claim></claims><drawings mxw-id="PDW16667066" load-source="patent-office"><!-- EPO <DP n="22"> --><figure id="f0001" num="1,2"><img id="if0001" file="imgf0001.tif" wi="137" he="215" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="23"> --><figure id="f0002" num="3"><img id="if0002" file="imgf0002.tif" wi="165" he="225" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="24"> --><figure id="f0003" num="4"><img id="if0003" file="imgf0003.tif" wi="156" he="220" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="25"> --><figure id="f0004" num="5"><img id="if0004" file="imgf0004.tif" wi="157" he="110" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="26"> --><figure id="f0005" num="6"><img id="if0005" file="imgf0005.tif" wi="165" he="177" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="27"> --><figure id="f0006" num="7"><img id="if0006" file="imgf0006.tif" wi="158" he="233" img-content="drawing" img-format="tif"/></figure></drawings><search-report-data><doc-page id="srep0001" file="srep0001.tif" wi="157" he="233" type="tif"/><doc-page id="srep0002" file="srep0002.tif" wi="158" he="233" type="tif"/></search-report-data><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
