Source Block: hdl/library/axi_ad9643/axi_ad9643_channel.v@169:192@HdlStmIf
    .dcfilt_offset (adc_dcfilt_offset_s));
  end
  endgenerate

  generate
  if (DP_DISABLE == 1) begin
  assign adc_iqcor_data = (IQSEL == 1) ? adc_dcfilter_data_q_s : adc_dcfilter_data_i_s;
  end else begin
  ad_iqcor #(.IQSEL(IQSEL)) i_ad_iqcor (
    .clk (adc_clk),
    .valid (1'b1),
    .data_i (adc_dcfilter_data_i_s),
    .data_q (adc_dcfilter_data_q_s),
    .valid_out (),
    .data_out (adc_iqcor_data),
    .iqcor_enable (adc_iqcor_enb_s),
    .iqcor_coeff_1 (adc_iqcor_coeff_1_s),
    .iqcor_coeff_2 (adc_iqcor_coeff_2_s));
  end
  endgenerate

  up_adc_channel #(.PCORE_ADC_CHID(CHID)) i_up_adc_channel (
    .adc_clk (adc_clk),
    .adc_rst (adc_rst),

Diff Content:
- 174   if (DP_DISABLE == 1) begin
- 175   assign adc_iqcor_data = (IQSEL == 1) ? adc_dcfilter_data_q_s : adc_dcfilter_data_i_s;
- 177   ad_iqcor #(.IQSEL(IQSEL)) i_ad_iqcor (
- 180     .data_i (adc_dcfilter_data_i_s),
- 181     .data_q (adc_dcfilter_data_q_s),
+ 175   if (DATAPATH_DISABLE == 1) begin
+ 175   assign adc_iqcor_data = adc_dcfilter_data_s;
+ 177   ad_iqcor #(.Q_OR_I_N(Q_OR_I_N)) i_ad_iqcor (
+ 181     .data_in (adc_dcfilter_data_s),
+ 181     .data_iq (adc_dcfilter_data_in),

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9361/axi_ad9361_rx_channel.v@186:210
    .dcfilt_offset (adc_dcfilt_offset_s));
  end
  endgenerate

  generate
  if (DP_DISABLE == 1) begin
  assign adc_iqcor_valid = adc_dcfilter_valid_s;
  assign adc_iqcor_data = (IQSEL == 1) ? adc_dcfilter_data_q_s : adc_dcfilter_data_i_s;
  end else begin
  ad_iqcor #(.IQSEL (IQSEL)) i_ad_iqcor (
    .clk (adc_clk),
    .valid (adc_dcfilter_valid_s),
    .data_i (adc_dcfilter_data_i_s),
    .data_q (adc_dcfilter_data_q_s),
    .valid_out (adc_iqcor_valid),
    .data_out (adc_iqcor_data),
    .iqcor_enable (adc_iqcor_enb_s),
    .iqcor_coeff_1 (adc_iqcor_coeff_1_s),
    .iqcor_coeff_2 (adc_iqcor_coeff_2_s));
  end
  endgenerate

  up_adc_channel #(.PCORE_ADC_CHID (CHID)) i_up_adc_channel (
    .adc_clk (adc_clk),
    .adc_rst (adc_rst),

Clone Blocks 2:
hdl/library/axi_ad9652/axi_ad9652_channel.v@149:172
    .dcfilt_offset (adc_dcfilt_offset_s));
  end
  endgenerate

  generate
  if (DP_DISABLE == 1) begin
  assign adc_iqcor_data = (IQSEL == 1) ? adc_dcfilter_data_q_s : adc_dcfilter_data_i_s;
  end else begin
  ad_iqcor #(.IQSEL(IQSEL)) i_ad_iqcor (
    .clk (adc_clk),
    .valid (1'b1),
    .data_i (adc_dcfilter_data_i_s),
    .data_q (adc_dcfilter_data_q_s),
    .valid_out (),
    .data_out (adc_iqcor_data),
    .iqcor_enable (adc_iqcor_enb_s),
    .iqcor_coeff_1 (adc_iqcor_coeff_1_s),
    .iqcor_coeff_2 (adc_iqcor_coeff_2_s));
  end
  endgenerate

  up_adc_channel #(.PCORE_ADC_CHID(CHID)) i_up_adc_channel (
    .adc_clk (adc_clk),
    .adc_rst (adc_rst),

