********************************************************************************
* Unified simulation Tcl App stack trace dump
*
* File: .usf.tcl_error.log (Wed Nov 13 10:19:27 2024)
*
* This file is generated by the unified simulation automation and contains the
* tcl stack trace of error returned by the simulator App for the current run.
*
********************************************************************************
ERROR: [Common 17-39] 'write_sdf' failed due to earlier errors.

    while executing
"write_sdf -mode timesim -process_corner slow -force -file "G:/verilog_home/axi_spi_test3/axi_spi_test3.sim/sim_1/impl/timing/xsim/axi_sim_time_impl.sd..."
    ("eval" body line 1)
    invoked from within
"eval "write_sdf $ws_args""
    (procedure "xcs_write_design_netlist" line 146)
    invoked from within
"xcs_write_design_netlist $a_sim_vars(s_simset)           $a_sim_vars(s_simulation_flow)  $a_sim_vars(s_type)             $a_sim_vars(s_sim_top)       ..."
    (procedure "usf_xsim_setup_simulation" line 58)
    invoked from within
"usf_xsim_setup_simulation"
    (procedure "tclapp::xilinx::xsim::setup" line 24)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode post-implementation -type timing -run_dir G:/verilog_home/axi_spi_test3/axi_spi_test3.sim/sim_1/impl..."
