

================================================================
== Vitis HLS Report for 'ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory'
================================================================
* Date:           Mon Nov 11 16:39:24 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.871 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ConvertWidthB_Outer_ConvertWidthB_Memory  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.41>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1" [../kernel/Memory.cpp:306]   --->   Operation 6 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_0_06 = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_0_06' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %bMemory, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bFeed, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bound_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %bound" [../kernel/Memory.cpp:289]   --->   Operation 11 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i61 0, i61 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.41ns)   --->   "%store_ln0 = store i512 0, i512 %p_0_0_06"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln306 = store i2 0, i2 %j_2" [../kernel/Memory.cpp:306]   --->   Operation 14 'store' 'store_ln306' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln302 = br void %for.body16" [../kernel/Memory.cpp:302]   --->   Operation 15 'br' 'br_ln302' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.53>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i61 %indvar_flatten" [../kernel/Memory.cpp:303]   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.10ns)   --->   "%icmp_ln303 = icmp_eq  i61 %indvar_flatten_load, i61 %bound_read" [../kernel/Memory.cpp:303]   --->   Operation 17 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln303 = br i1 %icmp_ln303, void %for.inc32, void %for.end34.loopexit.exitStub" [../kernel/Memory.cpp:303]   --->   Operation 18 'br' 'br_ln303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%j_2_load = load i2 %j_2" [../kernel/Memory.cpp:306]   --->   Operation 19 'load' 'j_2_load' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.10ns)   --->   "%add_ln303 = add i61 %indvar_flatten_load, i61 1" [../kernel/Memory.cpp:303]   --->   Operation 20 'add' 'add_ln303' <Predicate = (!icmp_ln303)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.43ns)   --->   "%icmp_ln306 = icmp_eq  i2 %j_2_load, i2 2" [../kernel/Memory.cpp:306]   --->   Operation 21 'icmp' 'icmp_ln306' <Predicate = (!icmp_ln303)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.27ns)   --->   "%select_ln302_1 = select i1 %icmp_ln306, i2 0, i2 %j_2_load" [../kernel/Memory.cpp:302]   --->   Operation 22 'select' 'select_ln302_1' <Predicate = (!icmp_ln303)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.43ns)   --->   "%icmp_ln309 = icmp_eq  i2 %select_ln302_1, i2 0" [../kernel/Memory.cpp:309]   --->   Operation 23 'icmp' 'icmp_ln309' <Predicate = (!icmp_ln303)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln309 = br i1 %icmp_ln309, void %for.inc32.ConvertWidthB_Compute_crit_edge, void %if.then" [../kernel/Memory.cpp:309]   --->   Operation 24 'br' 'br_ln309' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = trunc i2 %select_ln302_1" [../kernel/Memory.cpp:302]   --->   Operation 25 'trunc' 'empty' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.43ns)   --->   "%j = add i2 %select_ln302_1, i2 1" [../kernel/Memory.cpp:306]   --->   Operation 26 'add' 'j' <Predicate = (!icmp_ln303)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln303 = store i61 %add_ln303, i61 %indvar_flatten" [../kernel/Memory.cpp:303]   --->   Operation 27 'store' 'store_ln303' <Predicate = (!icmp_ln303)> <Delay = 0.38>
ST_2 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln306 = store i2 %j, i2 %j_2" [../kernel/Memory.cpp:306]   --->   Operation 28 'store' 'store_ln306' <Predicate = (!icmp_ln303)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.60>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%p_0_0_06_load = load i512 %p_0_0_06" [../kernel/Memory.cpp:302]   --->   Operation 29 'load' 'p_0_0_06_load' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ConvertWidthB_Outer_ConvertWidthB_Memory_str"   --->   Operation 30 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.57ns)   --->   "%select_ln302 = select i1 %icmp_ln306, i512 0, i512 %p_0_0_06_load" [../kernel/Memory.cpp:302]   --->   Operation 31 'select' 'select_ln302' <Predicate = true> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln307 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [../kernel/Memory.cpp:307]   --->   Operation 32 'specpipeline' 'specpipeline_ln307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.41ns)   --->   "%store_ln302 = store i512 %select_ln302, i512 %p_0_0_06" [../kernel/Memory.cpp:302]   --->   Operation 33 'store' 'store_ln302' <Predicate = (!icmp_ln309)> <Delay = 0.41>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln309 = br void %ConvertWidthB_Compute" [../kernel/Memory.cpp:309]   --->   Operation 34 'br' 'br_ln309' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.18ns)   --->   "%bMemory_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %bMemory" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:310]   --->   Operation 35 'read' 'bMemory_read' <Predicate = (icmp_ln309)> <Delay = 1.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 64> <FIFO>
ST_3 : Operation 36 [1/1] (0.41ns)   --->   "%store_ln199 = store i512 %bMemory_read, i512 %p_0_0_06" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:310]   --->   Operation 36 'store' 'store_ln199' <Predicate = (icmp_ln309)> <Delay = 0.41>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln311 = br void %ConvertWidthB_Compute" [../kernel/Memory.cpp:311]   --->   Operation 37 'br' 'br_ln311' <Predicate = (icmp_ln309)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln303)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.87>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_0_0_06_load_1 = load i512 %p_0_0_06" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 38 'load' 'p_0_0_06_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%i_assign = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 0" [../kernel/Memory.cpp:302]   --->   Operation 39 'bitconcatenate' 'i_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i9 %i_assign" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 40 'zext' 'zext_ln170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.44ns)   --->   "%lshr_ln170 = lshr i512 %p_0_0_06_load_1, i512 %zext_ln170" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 41 'lshr' 'lshr_ln170' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i512 %lshr_ln170" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 42 'trunc' 'trunc_ln170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 32" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 43 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln170_1 = zext i9 %or_ln" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 44 'zext' 'zext_ln170_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.44ns)   --->   "%lshr_ln170_1 = lshr i512 %p_0_0_06_load_1, i512 %zext_ln170_1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 45 'lshr' 'lshr_ln170_1' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln170_33 = trunc i512 %lshr_ln170_1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 46 'trunc' 'trunc_ln170_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%or_ln170_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 64" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 47 'bitconcatenate' 'or_ln170_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln170_2 = zext i9 %or_ln170_1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 48 'zext' 'zext_ln170_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.44ns)   --->   "%lshr_ln170_2 = lshr i512 %p_0_0_06_load_1, i512 %zext_ln170_2" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 49 'lshr' 'lshr_ln170_2' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln170_34 = trunc i512 %lshr_ln170_2" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 50 'trunc' 'trunc_ln170_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln170_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 96" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 51 'bitconcatenate' 'or_ln170_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln170_3 = zext i9 %or_ln170_2" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 52 'zext' 'zext_ln170_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.44ns)   --->   "%lshr_ln170_3 = lshr i512 %p_0_0_06_load_1, i512 %zext_ln170_3" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 53 'lshr' 'lshr_ln170_3' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln170_35 = trunc i512 %lshr_ln170_3" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 54 'trunc' 'trunc_ln170_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln170_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 128" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 55 'bitconcatenate' 'or_ln170_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln170_4 = zext i9 %or_ln170_3" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 56 'zext' 'zext_ln170_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.44ns)   --->   "%lshr_ln170_4 = lshr i512 %p_0_0_06_load_1, i512 %zext_ln170_4" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 57 'lshr' 'lshr_ln170_4' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln170_36 = trunc i512 %lshr_ln170_4" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 58 'trunc' 'trunc_ln170_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln170_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 160" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 59 'bitconcatenate' 'or_ln170_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln170_5 = zext i9 %or_ln170_4" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 60 'zext' 'zext_ln170_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.44ns)   --->   "%lshr_ln170_5 = lshr i512 %p_0_0_06_load_1, i512 %zext_ln170_5" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 61 'lshr' 'lshr_ln170_5' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln170_37 = trunc i512 %lshr_ln170_5" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 62 'trunc' 'trunc_ln170_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln170_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 192" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 63 'bitconcatenate' 'or_ln170_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln170_6 = zext i9 %or_ln170_5" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 64 'zext' 'zext_ln170_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.44ns)   --->   "%lshr_ln170_6 = lshr i512 %p_0_0_06_load_1, i512 %zext_ln170_6" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 65 'lshr' 'lshr_ln170_6' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln170_38 = trunc i512 %lshr_ln170_6" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 66 'trunc' 'trunc_ln170_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%or_ln170_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 224" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 67 'bitconcatenate' 'or_ln170_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln170_7 = zext i9 %or_ln170_6" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 68 'zext' 'zext_ln170_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.44ns)   --->   "%lshr_ln170_7 = lshr i512 %p_0_0_06_load_1, i512 %zext_ln170_7" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 69 'lshr' 'lshr_ln170_7' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln170_39 = trunc i512 %lshr_ln170_7" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:316->../kernel/Memory.cpp:316]   --->   Operation 70 'trunc' 'trunc_ln170_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln170_39, i32 %trunc_ln170_38, i32 %trunc_ln170_37, i32 %trunc_ln170_36, i32 %trunc_ln170_35, i32 %trunc_ln170_34, i32 %trunc_ln170_33, i32 %trunc_ln170" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:301->../kernel/Memory.cpp:316]   --->   Operation 71 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.42ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %bFeed, i256 %tmp_s" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:318]   --->   Operation 72 'write' 'write_ln406' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln306 = br void %for.body16" [../kernel/Memory.cpp:306]   --->   Operation 73 'br' 'br_ln306' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bFeed]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bMemory]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_2                 (alloca        ) [ 01100]
p_0_0_06            (alloca        ) [ 01111]
indvar_flatten      (alloca        ) [ 01100]
specinterface_ln0   (specinterface ) [ 00000]
specinterface_ln0   (specinterface ) [ 00000]
bound_read          (read          ) [ 01100]
store_ln0           (store         ) [ 00000]
store_ln0           (store         ) [ 00000]
store_ln306         (store         ) [ 00000]
br_ln302            (br            ) [ 00000]
indvar_flatten_load (load          ) [ 00000]
icmp_ln303          (icmp          ) [ 01110]
br_ln303            (br            ) [ 00000]
j_2_load            (load          ) [ 00000]
add_ln303           (add           ) [ 00000]
icmp_ln306          (icmp          ) [ 01010]
select_ln302_1      (select        ) [ 00000]
icmp_ln309          (icmp          ) [ 01010]
br_ln309            (br            ) [ 00000]
empty               (trunc         ) [ 01011]
j                   (add           ) [ 00000]
store_ln303         (store         ) [ 00000]
store_ln306         (store         ) [ 00000]
p_0_0_06_load       (load          ) [ 00000]
specloopname_ln0    (specloopname  ) [ 00000]
select_ln302        (select        ) [ 00000]
specpipeline_ln307  (specpipeline  ) [ 00000]
store_ln302         (store         ) [ 00000]
br_ln309            (br            ) [ 00000]
bMemory_read        (read          ) [ 00000]
store_ln199         (store         ) [ 00000]
br_ln311            (br            ) [ 00000]
p_0_0_06_load_1     (load          ) [ 00000]
i_assign            (bitconcatenate) [ 00000]
zext_ln170          (zext          ) [ 00000]
lshr_ln170          (lshr          ) [ 00000]
trunc_ln170         (trunc         ) [ 00000]
or_ln               (bitconcatenate) [ 00000]
zext_ln170_1        (zext          ) [ 00000]
lshr_ln170_1        (lshr          ) [ 00000]
trunc_ln170_33      (trunc         ) [ 00000]
or_ln170_1          (bitconcatenate) [ 00000]
zext_ln170_2        (zext          ) [ 00000]
lshr_ln170_2        (lshr          ) [ 00000]
trunc_ln170_34      (trunc         ) [ 00000]
or_ln170_2          (bitconcatenate) [ 00000]
zext_ln170_3        (zext          ) [ 00000]
lshr_ln170_3        (lshr          ) [ 00000]
trunc_ln170_35      (trunc         ) [ 00000]
or_ln170_3          (bitconcatenate) [ 00000]
zext_ln170_4        (zext          ) [ 00000]
lshr_ln170_4        (lshr          ) [ 00000]
trunc_ln170_36      (trunc         ) [ 00000]
or_ln170_4          (bitconcatenate) [ 00000]
zext_ln170_5        (zext          ) [ 00000]
lshr_ln170_5        (lshr          ) [ 00000]
trunc_ln170_37      (trunc         ) [ 00000]
or_ln170_5          (bitconcatenate) [ 00000]
zext_ln170_6        (zext          ) [ 00000]
lshr_ln170_6        (lshr          ) [ 00000]
trunc_ln170_38      (trunc         ) [ 00000]
or_ln170_6          (bitconcatenate) [ 00000]
zext_ln170_7        (zext          ) [ 00000]
lshr_ln170_7        (lshr          ) [ 00000]
trunc_ln170_39      (trunc         ) [ 00000]
tmp_s               (bitconcatenate) [ 00000]
write_ln406         (write         ) [ 00000]
br_ln306            (br            ) [ 00000]
ret_ln0             (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bFeed">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bFeed"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bMemory">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bMemory"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ConvertWidthB_Outer_ConvertWidthB_Memory_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="j_2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_0_0_06_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_06/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="bound_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="61" slack="0"/>
<pin id="76" dir="0" index="1" bw="61" slack="0"/>
<pin id="77" dir="1" index="2" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="bMemory_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="512" slack="0"/>
<pin id="82" dir="0" index="1" bw="512" slack="0"/>
<pin id="83" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bMemory_read/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln406_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="256" slack="0"/>
<pin id="89" dir="0" index="2" bw="256" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln406/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln0_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="61" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln0_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="512" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln306_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="2" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln306/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvar_flatten_load_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="61" slack="1"/>
<pin id="110" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln303_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="61" slack="0"/>
<pin id="113" dir="0" index="1" bw="61" slack="1"/>
<pin id="114" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln303/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="j_2_load_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="1"/>
<pin id="118" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2_load/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln303_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="61" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln303/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln306_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="2" slack="0"/>
<pin id="127" dir="0" index="1" bw="2" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="select_ln302_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="2" slack="0"/>
<pin id="135" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302_1/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln309_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln309/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="empty_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="0"/>
<pin id="147" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="j_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln303_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="61" slack="0"/>
<pin id="157" dir="0" index="1" bw="61" slack="1"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln303/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln306_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="0" index="1" bw="2" slack="1"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln306/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_0_0_06_load_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="512" slack="2"/>
<pin id="167" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_06_load/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="select_ln302_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="512" slack="0"/>
<pin id="172" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln302_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="512" slack="0"/>
<pin id="177" dir="0" index="1" bw="512" slack="2"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln302/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln199_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="512" slack="0"/>
<pin id="182" dir="0" index="1" bw="512" slack="2"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln199/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="p_0_0_06_load_1_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="512" slack="3"/>
<pin id="187" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_06_load_1/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_assign_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="2"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="i_assign/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln170_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="9" slack="0"/>
<pin id="197" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="lshr_ln170_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="512" slack="0"/>
<pin id="201" dir="0" index="1" bw="9" slack="0"/>
<pin id="202" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln170/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="trunc_ln170_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="512" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln170/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="or_ln_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="2"/>
<pin id="212" dir="0" index="2" bw="7" slack="0"/>
<pin id="213" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln170_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="9" slack="0"/>
<pin id="218" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170_1/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="lshr_ln170_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="512" slack="0"/>
<pin id="222" dir="0" index="1" bw="9" slack="0"/>
<pin id="223" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln170_1/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln170_33_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="512" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln170_33/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="or_ln170_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="9" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="2"/>
<pin id="233" dir="0" index="2" bw="8" slack="0"/>
<pin id="234" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln170_1/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln170_2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="9" slack="0"/>
<pin id="239" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170_2/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="lshr_ln170_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="512" slack="0"/>
<pin id="243" dir="0" index="1" bw="9" slack="0"/>
<pin id="244" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln170_2/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln170_34_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="512" slack="0"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln170_34/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="or_ln170_2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="9" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="2"/>
<pin id="254" dir="0" index="2" bw="8" slack="0"/>
<pin id="255" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln170_2/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln170_3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="0"/>
<pin id="260" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170_3/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="lshr_ln170_3_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="512" slack="0"/>
<pin id="264" dir="0" index="1" bw="9" slack="0"/>
<pin id="265" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln170_3/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln170_35_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="512" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln170_35/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="or_ln170_3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="9" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="2"/>
<pin id="275" dir="0" index="2" bw="8" slack="0"/>
<pin id="276" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln170_3/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln170_4_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="9" slack="0"/>
<pin id="281" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170_4/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="lshr_ln170_4_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="512" slack="0"/>
<pin id="285" dir="0" index="1" bw="9" slack="0"/>
<pin id="286" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln170_4/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln170_36_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="512" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln170_36/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="or_ln170_4_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="9" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="2"/>
<pin id="296" dir="0" index="2" bw="8" slack="0"/>
<pin id="297" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln170_4/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln170_5_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="0"/>
<pin id="302" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170_5/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="lshr_ln170_5_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="512" slack="0"/>
<pin id="306" dir="0" index="1" bw="9" slack="0"/>
<pin id="307" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln170_5/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="trunc_ln170_37_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="512" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln170_37/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="or_ln170_5_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="9" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="2"/>
<pin id="317" dir="0" index="2" bw="7" slack="0"/>
<pin id="318" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln170_5/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln170_6_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="9" slack="0"/>
<pin id="323" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170_6/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="lshr_ln170_6_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="512" slack="0"/>
<pin id="327" dir="0" index="1" bw="9" slack="0"/>
<pin id="328" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln170_6/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln170_38_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="512" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln170_38/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="or_ln170_6_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="9" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="2"/>
<pin id="338" dir="0" index="2" bw="6" slack="0"/>
<pin id="339" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln170_6/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln170_7_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="9" slack="0"/>
<pin id="344" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170_7/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="lshr_ln170_7_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="512" slack="0"/>
<pin id="348" dir="0" index="1" bw="9" slack="0"/>
<pin id="349" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln170_7/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="trunc_ln170_39_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="512" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln170_39/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_s_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="256" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="0" index="2" bw="32" slack="0"/>
<pin id="360" dir="0" index="3" bw="32" slack="0"/>
<pin id="361" dir="0" index="4" bw="32" slack="0"/>
<pin id="362" dir="0" index="5" bw="32" slack="0"/>
<pin id="363" dir="0" index="6" bw="32" slack="0"/>
<pin id="364" dir="0" index="7" bw="32" slack="0"/>
<pin id="365" dir="0" index="8" bw="32" slack="0"/>
<pin id="366" dir="1" index="9" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="377" class="1005" name="j_2_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="2" slack="0"/>
<pin id="379" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="384" class="1005" name="p_0_0_06_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="512" slack="0"/>
<pin id="386" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="p_0_0_06 "/>
</bind>
</comp>

<comp id="393" class="1005" name="indvar_flatten_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="61" slack="0"/>
<pin id="395" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="400" class="1005" name="bound_read_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="61" slack="1"/>
<pin id="402" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="405" class="1005" name="icmp_ln303_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln303 "/>
</bind>
</comp>

<comp id="409" class="1005" name="icmp_ln306_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln306 "/>
</bind>
</comp>

<comp id="414" class="1005" name="icmp_ln309_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln309 "/>
</bind>
</comp>

<comp id="418" class="1005" name="empty_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="2"/>
<pin id="420" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="38" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="60" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="108" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="108" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="116" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="125" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="116" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="131" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="131" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="119" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="149" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="165" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="80" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="198"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="185" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="195" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="40" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="44" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="219"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="185" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="216" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="240"><net_src comp="230" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="185" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="40" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="48" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="261"><net_src comp="251" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="185" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="40" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="50" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="282"><net_src comp="272" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="185" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="279" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="40" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="303"><net_src comp="293" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="185" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="300" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="40" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="54" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="324"><net_src comp="314" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="185" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="321" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="40" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="56" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="345"><net_src comp="335" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="185" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="342" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="367"><net_src comp="58" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="368"><net_src comp="352" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="369"><net_src comp="331" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="370"><net_src comp="310" pin="1"/><net_sink comp="356" pin=3"/></net>

<net id="371"><net_src comp="289" pin="1"/><net_sink comp="356" pin=4"/></net>

<net id="372"><net_src comp="268" pin="1"/><net_sink comp="356" pin=5"/></net>

<net id="373"><net_src comp="247" pin="1"/><net_sink comp="356" pin=6"/></net>

<net id="374"><net_src comp="226" pin="1"/><net_sink comp="356" pin=7"/></net>

<net id="375"><net_src comp="205" pin="1"/><net_sink comp="356" pin=8"/></net>

<net id="376"><net_src comp="356" pin="9"/><net_sink comp="86" pin=2"/></net>

<net id="380"><net_src comp="62" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="383"><net_src comp="377" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="387"><net_src comp="66" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="391"><net_src comp="384" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="396"><net_src comp="70" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="399"><net_src comp="393" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="403"><net_src comp="74" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="408"><net_src comp="111" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="125" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="417"><net_src comp="139" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="145" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="424"><net_src comp="418" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="425"><net_src comp="418" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="427"><net_src comp="418" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="429"><net_src comp="418" pin="1"/><net_sink comp="335" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bFeed | {4 }
 - Input state : 
	Port: ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory : bound | {1 }
	Port: ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory : bMemory | {3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln306 : 1
	State 2
		icmp_ln303 : 1
		br_ln303 : 2
		add_ln303 : 1
		icmp_ln306 : 1
		select_ln302_1 : 2
		icmp_ln309 : 3
		br_ln309 : 4
		empty : 3
		j : 3
		store_ln303 : 2
		store_ln306 : 4
	State 3
		select_ln302 : 1
		store_ln302 : 2
	State 4
		zext_ln170 : 1
		lshr_ln170 : 2
		trunc_ln170 : 3
		zext_ln170_1 : 1
		lshr_ln170_1 : 2
		trunc_ln170_33 : 3
		zext_ln170_2 : 1
		lshr_ln170_2 : 2
		trunc_ln170_34 : 3
		zext_ln170_3 : 1
		lshr_ln170_3 : 2
		trunc_ln170_35 : 3
		zext_ln170_4 : 1
		lshr_ln170_4 : 2
		trunc_ln170_36 : 3
		zext_ln170_5 : 1
		lshr_ln170_5 : 2
		trunc_ln170_37 : 3
		zext_ln170_6 : 1
		lshr_ln170_6 : 2
		trunc_ln170_38 : 3
		zext_ln170_7 : 1
		lshr_ln170_7 : 2
		trunc_ln170_39 : 3
		tmp_s : 4
		write_ln406 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    lshr_ln170_fu_199    |    0    |   2171  |
|          |   lshr_ln170_1_fu_220   |    0    |   2171  |
|          |   lshr_ln170_2_fu_241   |    0    |   2171  |
|   lshr   |   lshr_ln170_3_fu_262   |    0    |   2171  |
|          |   lshr_ln170_4_fu_283   |    0    |   2171  |
|          |   lshr_ln170_5_fu_304   |    0    |   2171  |
|          |   lshr_ln170_6_fu_325   |    0    |   2171  |
|          |   lshr_ln170_7_fu_346   |    0    |   2171  |
|----------|-------------------------|---------|---------|
|  select  |  select_ln302_1_fu_131  |    0    |    2    |
|          |   select_ln302_fu_168   |    0    |   428   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln303_fu_111    |    0    |    68   |
|   icmp   |    icmp_ln306_fu_125    |    0    |    9    |
|          |    icmp_ln309_fu_139    |    0    |    9    |
|----------|-------------------------|---------|---------|
|    add   |     add_ln303_fu_119    |    0    |    68   |
|          |         j_fu_149        |    0    |    9    |
|----------|-------------------------|---------|---------|
|   read   |  bound_read_read_fu_74  |    0    |    0    |
|          | bMemory_read_read_fu_80 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln406_write_fu_86 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       empty_fu_145      |    0    |    0    |
|          |    trunc_ln170_fu_205   |    0    |    0    |
|          |  trunc_ln170_33_fu_226  |    0    |    0    |
|          |  trunc_ln170_34_fu_247  |    0    |    0    |
|   trunc  |  trunc_ln170_35_fu_268  |    0    |    0    |
|          |  trunc_ln170_36_fu_289  |    0    |    0    |
|          |  trunc_ln170_37_fu_310  |    0    |    0    |
|          |  trunc_ln170_38_fu_331  |    0    |    0    |
|          |  trunc_ln170_39_fu_352  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     i_assign_fu_188     |    0    |    0    |
|          |       or_ln_fu_209      |    0    |    0    |
|          |    or_ln170_1_fu_230    |    0    |    0    |
|          |    or_ln170_2_fu_251    |    0    |    0    |
|bitconcatenate|    or_ln170_3_fu_272    |    0    |    0    |
|          |    or_ln170_4_fu_293    |    0    |    0    |
|          |    or_ln170_5_fu_314    |    0    |    0    |
|          |    or_ln170_6_fu_335    |    0    |    0    |
|          |       tmp_s_fu_356      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln170_fu_195    |    0    |    0    |
|          |   zext_ln170_1_fu_216   |    0    |    0    |
|          |   zext_ln170_2_fu_237   |    0    |    0    |
|   zext   |   zext_ln170_3_fu_258   |    0    |    0    |
|          |   zext_ln170_4_fu_279   |    0    |    0    |
|          |   zext_ln170_5_fu_300   |    0    |    0    |
|          |   zext_ln170_6_fu_321   |    0    |    0    |
|          |   zext_ln170_7_fu_342   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |  17961  |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  bound_read_reg_400  |   61   |
|     empty_reg_418    |    1   |
|  icmp_ln303_reg_405  |    1   |
|  icmp_ln306_reg_409  |    1   |
|  icmp_ln309_reg_414  |    1   |
|indvar_flatten_reg_393|   61   |
|      j_2_reg_377     |    2   |
|   p_0_0_06_reg_384   |   512  |
+----------------------+--------+
|         Total        |   640  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  17961 |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   640  |    -   |
+-----------+--------+--------+
|   Total   |   640  |  17961 |
+-----------+--------+--------+
