
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003783                       # Number of seconds simulated
sim_ticks                                  3783122412                       # Number of ticks simulated
final_tick                               530775561024                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 156442                       # Simulator instruction rate (inst/s)
host_op_rate                                   197829                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 293230                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888244                       # Number of bytes of host memory used
host_seconds                                 12901.56                       # Real time elapsed on the host
sim_insts                                  2018342619                       # Number of instructions simulated
sim_ops                                    2552300309                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       578304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       365184                       # Number of bytes read from this memory
system.physmem.bytes_read::total               953856                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10368                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       235904                       # Number of bytes written to this memory
system.physmem.bytes_written::total            235904                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4518                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2853                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7452                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1843                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1843                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1387214                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    152864205                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1353379                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     96529787                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               252134585                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1387214                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1353379                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2740593                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          62356957                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               62356957                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          62356957                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1387214                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    152864205                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1353379                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     96529787                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              314491542                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 9072237                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3146645                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2554436                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214882                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1295051                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1234646                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          335111                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9264                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3296055                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17334072                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3146645                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1569757                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3659170                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1129745                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        664994                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1622742                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        99960                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8530211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.505672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.319331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4871041     57.10%     57.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          230177      2.70%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          259850      3.05%     62.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          473646      5.55%     68.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          214383      2.51%     70.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          329338      3.86%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          180942      2.12%     76.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          153448      1.80%     78.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1817386     21.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8530211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.346843                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.910672                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3477388                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       616943                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3492293                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35697                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        907889                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       534230                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2087                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20640284                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4946                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        907889                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3668323                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         165257                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       188260                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3332633                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       267844                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19826795                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         5704                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        142642                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77325                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2177                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27774945                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92363573                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92363573                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060667                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10714263                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4172                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2515                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           683327                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1851106                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944678                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13395                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       291033                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18626823                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4176                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14997290                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30133                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6299590                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18845156                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          806                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8530211                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.758138                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.921787                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3038120     35.62%     35.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1797159     21.07%     56.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1216646     14.26%     70.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       846668      9.93%     80.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       709436      8.32%     89.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380384      4.46%     93.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       380209      4.46%     98.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        86795      1.02%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74794      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8530211                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108932     76.47%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15513     10.89%     87.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        18003     12.64%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12501848     83.36%     83.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212278      1.42%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1495522      9.97%     94.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       785992      5.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14997290                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.653097                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             142449                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009498                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38697370                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24930738                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14560662                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15139739                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29761                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       725765                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          207                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       239460                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        907889                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          63575                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9779                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18631004                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65833                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1851106                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944678                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2496                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7089                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          156                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127330                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123161                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       250491                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14711673                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1394063                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       285614                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2148669                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2082284                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            754606                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.621615                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14572149                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14560662                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9531734                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26750840                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.604969                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356315                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281692                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6349381                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3370                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       217619                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7622322                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.611280                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.157672                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3064604     40.21%     40.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2051009     26.91%     67.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       841655     11.04%     78.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       418545      5.49%     83.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       428917      5.63%     89.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       167500      2.20%     91.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       183606      2.41%     93.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94954      1.25%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       371532      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7622322                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281692                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830556                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125341                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765816                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064716                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249906                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       371532                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25881694                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38170881                       # The number of ROB writes
system.switch_cpus0.timesIdled                   6347                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 542026                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281692                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.907224                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.907224                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.102264                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.102264                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66139841                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20130678                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19091158                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 9072237                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3164062                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2576614                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212423                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1306880                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1225419                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          334487                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9415                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3162391                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17495211                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3164062                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1559906                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3851029                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1142668                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        778162                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1547784                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89289                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8717899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.483092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.297907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4866870     55.83%     55.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          338368      3.88%     59.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          274097      3.14%     62.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          661241      7.58%     70.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          174679      2.00%     72.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          238422      2.73%     75.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          165727      1.90%     77.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           96090      1.10%     78.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1902405     21.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8717899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.348763                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.928434                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3300137                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       764245                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3703935                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23610                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        925962                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       538084                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20961033                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1694                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        925962                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3541053                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         130355                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       285208                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3481688                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       353624                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20223394                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          446                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        141944                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       114599                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           35                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     28277877                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94438595                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94438595                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17346271                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10931596                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4235                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2541                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           990160                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1903111                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       987154                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19263                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       288270                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19093582                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4239                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15151298                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31669                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6572436                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20232613                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          783                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8717899                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.737953                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896356                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3131725     35.92%     35.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1851665     21.24%     57.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1173506     13.46%     70.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       890472     10.21%     80.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       779215      8.94%     89.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       402080      4.61%     94.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       345963      3.97%     98.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        68017      0.78%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        75256      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8717899                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          90311     69.74%     69.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19451     15.02%     84.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        19725     15.23%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12588716     83.09%     83.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211411      1.40%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1690      0.01%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1515937     10.01%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       833544      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15151298                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.670073                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             129488                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008546                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39181652                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25670440                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14760772                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15280786                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        57743                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       753549                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          389                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          186                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       249996                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        925962                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          76571                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8805                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19097826                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        43074                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1903111                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       987154                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2516                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7059                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          186                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       128708                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120957                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249665                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14909431                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1418944                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       241867                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2230399                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2099693                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            811455                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.643413                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14771013                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14760772                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9600268                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27276110                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.627027                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351966                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10166449                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12495421                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6602527                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3456                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       215925                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7791937                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.603635                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.139919                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3102913     39.82%     39.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2123306     27.25%     67.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       859322     11.03%     78.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       492625      6.32%     84.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       391783      5.03%     89.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       163028      2.09%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       191390      2.46%     94.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95576      1.23%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       371994      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7791937                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10166449                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12495421                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1886720                       # Number of memory references committed
system.switch_cpus1.commit.loads              1149562                       # Number of loads committed
system.switch_cpus1.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1792259                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11262350                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       254738                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       371994                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26517709                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39122484                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4354                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 354338                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10166449                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12495421                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10166449                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.892370                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.892370                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.120611                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.120611                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67085544                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20382140                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19328748                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3448                       # number of misc regfile writes
system.l20.replacements                          4562                       # number of replacements
system.l20.tagsinuse                      1023.035706                       # Cycle average of tags in use
system.l20.total_refs                           18776                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5586                       # Sample count of references to valid blocks.
system.l20.avg_refs                          3.361260                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.281415                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.687367                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   734.317241                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           270.749684                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.008087                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009460                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.717107                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.264404                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999058                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2986                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2990                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             853                       # number of Writeback hits
system.l20.Writeback_hits::total                  853                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           49                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   49                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3035                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3039                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3035                       # number of overall hits
system.l20.overall_hits::total                   3039                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4505                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4546                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data           13                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                 13                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4518                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4559                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4518                       # number of overall misses
system.l20.overall_misses::total                 4559                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4498462                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    415599670                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      420098132                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      1160199                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      1160199                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4498462                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    416759869                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       421258331                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4498462                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    416759869                       # number of overall miss cycles
system.l20.overall_miss_latency::total      421258331                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7491                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7536                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          853                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              853                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           62                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               62                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7553                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7598                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7553                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7598                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.601388                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.603238                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.209677                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.209677                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.598173                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.600026                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.598173                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.600026                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 109718.585366                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 92252.978912                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 92410.499780                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 89246.076923                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 89246.076923                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 109718.585366                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 92244.326915                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 92401.476420                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 109718.585366                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 92244.326915                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 92401.476420                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 568                       # number of writebacks
system.l20.writebacks::total                      568                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4505                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4546                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data           13                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total            13                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4518                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4559                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4518                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4559                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      4194225                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    382108744                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    386302969                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      1062888                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      1062888                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      4194225                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    383171632                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    387365857                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      4194225                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    383171632                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    387365857                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.601388                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.603238                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.209677                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.209677                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.598173                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.600026                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.598173                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.600026                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 102298.170732                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84818.811099                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 84976.456005                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 81760.615385                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 81760.615385                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 102298.170732                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 84810.011510                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 84967.286028                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 102298.170732                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 84810.011510                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 84967.286028                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2896                       # number of replacements
system.l21.tagsinuse                      1022.998239                       # Cycle average of tags in use
system.l21.total_refs                           33809                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3918                       # Sample count of references to valid blocks.
system.l21.avg_refs                          8.629148                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           16.470606                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     9.384804                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   710.475533                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           286.667297                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.016085                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009165                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.693824                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.279949                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999022                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2936                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2937                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1884                       # number of Writeback hits
system.l21.Writeback_hits::total                 1884                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           56                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   56                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         2992                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2993                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         2992                       # number of overall hits
system.l21.overall_hits::total                   2993                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2850                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2890                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2853                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2893                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2853                       # number of overall misses
system.l21.overall_misses::total                 2893                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4350097                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    243324641                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      247674738                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       141744                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       141744                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4350097                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    243466385                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       247816482                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4350097                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    243466385                       # number of overall miss cycles
system.l21.overall_miss_latency::total      247816482                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5786                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5827                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1884                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1884                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           59                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               59                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5845                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5886                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5845                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5886                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.492568                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.495967                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.050847                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.050847                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.488109                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.491505                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.488109                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.491505                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 108752.425000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 85377.067018                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 85700.601384                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data        47248                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total        47248                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 108752.425000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 85336.973361                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 85660.726581                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 108752.425000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 85336.973361                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 85660.726581                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1275                       # number of writebacks
system.l21.writebacks::total                     1275                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2850                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2890                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2853                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2893                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2853                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2893                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4042228                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    221043086                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    225085314                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       117768                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       117768                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4042228                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    221160854                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    225203082                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4042228                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    221160854                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    225203082                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.492568                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.495967                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.050847                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.050847                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.488109                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.491505                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.488109                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.491505                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 101055.700000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 77558.977544                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 77884.191696                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        39256                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        39256                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 101055.700000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 77518.701016                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 77844.134808                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 101055.700000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 77518.701016                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 77844.134808                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               514.081323                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001631401                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1937391.491296                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.081323                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067438                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.823848                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1622674                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1622674                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1622674                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1622674                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1622674                       # number of overall hits
system.cpu0.icache.overall_hits::total        1622674                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           68                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           68                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            68                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           68                       # number of overall misses
system.cpu0.icache.overall_misses::total           68                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7240865                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7240865                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7240865                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7240865                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7240865                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7240865                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1622742                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1622742                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1622742                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1622742                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1622742                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1622742                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000042                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000042                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 106483.308824                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 106483.308824                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 106483.308824                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 106483.308824                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 106483.308824                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 106483.308824                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           23                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           23                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           23                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4724034                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4724034                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4724034                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4724034                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4724034                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4724034                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 104978.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 104978.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 104978.533333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 104978.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 104978.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 104978.533333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7553                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164581003                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7809                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21075.810347                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.466976                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.533024                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888543                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111457                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1086165                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1086165                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701582                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701582                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2428                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2428                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1681                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1681                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1787747                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1787747                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1787747                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1787747                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15313                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15313                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          198                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          198                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15511                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15511                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15511                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15511                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1027258917                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1027258917                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7625299                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7625299                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1034884216                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1034884216                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1034884216                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1034884216                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1101478                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1101478                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701780                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701780                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2428                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2428                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1803258                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1803258                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1803258                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1803258                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013902                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013902                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000282                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000282                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008602                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008602                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008602                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008602                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 67084.106119                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67084.106119                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 38511.611111                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38511.611111                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 66719.374379                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66719.374379                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 66719.374379                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66719.374379                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          853                       # number of writebacks
system.cpu0.dcache.writebacks::total              853                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7822                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7822                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          136                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          136                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7958                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7958                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7958                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7958                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7491                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7491                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7553                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7553                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7553                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7553                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    446184163                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    446184163                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      2267195                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2267195                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    448451358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    448451358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    448451358                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    448451358                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006801                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006801                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004189                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004189                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004189                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004189                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 59562.696970                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 59562.696970                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 36567.661290                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36567.661290                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 59373.938567                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59373.938567                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 59373.938567                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59373.938567                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.567999                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999732701                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1941228.545631                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.567999                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061808                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.821423                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1547728                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1547728                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1547728                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1547728                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1547728                       # number of overall hits
system.cpu1.icache.overall_hits::total        1547728                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5790188                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5790188                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5790188                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5790188                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5790188                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5790188                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1547784                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1547784                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1547784                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1547784                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1547784                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1547784                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 103396.214286                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 103396.214286                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 103396.214286                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 103396.214286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 103396.214286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 103396.214286                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4478135                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4478135                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4478135                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4478135                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4478135                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4478135                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 109222.804878                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 109222.804878                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 109222.804878                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 109222.804878                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 109222.804878                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 109222.804878                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5845                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157451694                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6101                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25807.522373                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.374097                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.625903                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.884274                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.115726                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1077245                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1077245                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       732976                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        732976                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1924                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1924                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1724                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1724                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1810221                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1810221                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1810221                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1810221                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14994                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14994                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          541                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          541                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15535                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15535                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15535                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15535                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    971112136                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    971112136                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     35362856                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     35362856                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1006474992                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1006474992                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1006474992                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1006474992                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1092239                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1092239                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       733517                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       733517                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1724                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1724                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1825756                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1825756                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1825756                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1825756                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013728                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013728                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000738                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000738                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008509                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008509                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008509                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008509                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 64766.715753                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 64766.715753                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 65365.722736                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65365.722736                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 64787.575925                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64787.575925                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 64787.575925                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64787.575925                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        64873                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        64873                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1884                       # number of writebacks
system.cpu1.dcache.writebacks::total             1884                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9208                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9208                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          482                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          482                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9690                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9690                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9690                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9690                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5786                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5786                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           59                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           59                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5845                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5845                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5845                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5845                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    273545831                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    273545831                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1329964                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1329964                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    274875795                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    274875795                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    274875795                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    274875795                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005297                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005297                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000080                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003201                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003201                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003201                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003201                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47277.191670                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 47277.191670                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22541.762712                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22541.762712                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 47027.509837                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 47027.509837                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 47027.509837                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 47027.509837                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
