0.7
2020.2
Oct 13 2023
20:21:30
/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/csv_file_dump.svh,1741712031,verilog,,,,,,,,,,,,
/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/dataflow_monitor.sv,1741712031,systemVerilog,/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/nodf_module_interface.svh,,/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/dump_file_agent.svh;/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/csv_file_dump.svh;/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/sample_agent.svh;/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/sample_manager.svh;/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/nodf_module_interface.svh;/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/nodf_module_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/dump_file_agent.svh,1741712031,verilog,,,,,,,,,,,,
/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/fifo_para.vh,1741712031,verilog,,,,,,,,,,,,
/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject.autotb.v,1741712031,systemVerilog,,,/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/fifo_para.vh,apatb_myproject_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject.v,1741712000,systemVerilog,,,,myproject,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v,1741711999,systemVerilog,,,,myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb.v,1741711999,systemVerilog,,,,myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s.v,1741711999,systemVerilog,,,,myproject_layernormalize_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject_mac_muladd_22s_10ns_20ns_32_1_1.v,1741712001,systemVerilog,,,,myproject_mac_muladd_22s_10ns_20ns_32_1_1;myproject_mac_muladd_22s_10ns_20ns_32_1_1_DSP48_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject_mac_muladd_22s_10ns_20s_32_1_1.v,1741712001,systemVerilog,,,,myproject_mac_muladd_22s_10ns_20s_32_1_1;myproject_mac_muladd_22s_10ns_20s_32_1_1_DSP48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject_mac_muladd_22s_10ns_21s_32_1_1.v,1741712001,systemVerilog,,,,myproject_mac_muladd_22s_10ns_21s_32_1_1;myproject_mac_muladd_22s_10ns_21s_32_1_1_DSP48_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject_mac_muladd_22s_11ns_17ns_33_1_1.v,1741712001,systemVerilog,,,,myproject_mac_muladd_22s_11ns_17ns_33_1_1;myproject_mac_muladd_22s_11ns_17ns_33_1_1_DSP48_5,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject_mac_muladd_22s_11ns_18ns_33_1_1.v,1741712001,systemVerilog,,,,myproject_mac_muladd_22s_11ns_18ns_33_1_1;myproject_mac_muladd_22s_11ns_18ns_33_1_1_DSP48_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject_mac_muladd_22s_11ns_21s_33_1_1.v,1741712001,systemVerilog,,,,myproject_mac_muladd_22s_11ns_21s_33_1_1;myproject_mac_muladd_22s_11ns_21s_33_1_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject_mul_14s_14s_28_1_1.v,1741711999,systemVerilog,,,,myproject_mul_14s_14s_28_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject_mul_14s_8ns_22_1_1.v,1741711999,systemVerilog,,,,myproject_mul_14s_8ns_22_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject_transpose_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s.v,1741711998,systemVerilog,,,,myproject_transpose_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/myproject_transpose_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v,1741711999,systemVerilog,,,,myproject_transpose_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/nodf_module_interface.svh,1741712031,verilog,,,,nodf_module_intf,,,,,,,,
/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/nodf_module_monitor.svh,1741712031,verilog,,,,,,,,,,,,
/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/sample_agent.svh,1741712031,verilog,,,,,,,,,,,,
/data/hlssynt-users/rflynn/transformer-synthesis/hls4ml_projects/pytorch_layernorm_tuning/myproject_prj/solution1/sim/verilog/sample_manager.svh,1741712031,verilog,,,,,,,,,,,,
