circuit OCPburst_SPI_memory :
  module SPI :
    input clock : Clock
    input reset : UInt<1>
    input io_ReadEnable : UInt<1>
    input io_WriteEnable : UInt<1>
    input io_Address : UInt<24>
    input io_WriteData_0 : UInt<32>
    input io_WriteData_1 : UInt<32>
    input io_WriteData_2 : UInt<32>
    input io_WriteData_3 : UInt<32>
    input io_ByteEnable : UInt<16>
    output io_ReadData_0 : UInt<32>
    output io_ReadData_1 : UInt<32>
    output io_ReadData_2 : UInt<32>
    output io_ReadData_3 : UInt<32>
    output io_DataValid : UInt<1>
    output io_WriteCompleted : UInt<1>
    output io_Completed : UInt<1>
    output io_CE : UInt<1>
    output io_MOSI : UInt<1>
    input io_MISO : UInt<1>
    output io_S_CLK : UInt<1>

    reg DataReg : UInt<128>, clock with :
      reset => (UInt<1>("h0"), DataReg) @[SPI.scala 40:24]
    node _T = bits(DataReg, 127, 96) @[SPI.scala 49:28]
    node _T_1 = bits(DataReg, 95, 64) @[SPI.scala 50:28]
    node _T_2 = bits(DataReg, 63, 32) @[SPI.scala 51:28]
    node _T_3 = bits(DataReg, 31, 0) @[SPI.scala 52:28]
    reg StateReg : UInt<3>, clock with :
      reset => (UInt<1>("h0"), StateReg) @[SPI.scala 57:25]
    reg SubStateReg : UInt<3>, clock with :
      reset => (UInt<1>("h0"), SubStateReg) @[SPI.scala 61:28]
    reg CntReg : UInt<16>, clock with :
      reset => (UInt<1>("h0"), CntReg) @[SPI.scala 64:23]
    reg TempAddress : UInt<24>, clock with :
      reset => (UInt<1>("h0"), TempAddress) @[SPI.scala 73:28]
    reg PosReg : UInt<4>, clock with :
      reset => (UInt<1>("h0"), PosReg) @[SPI.scala 75:23]
    reg ClkReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ClkReg) @[SPI.scala 84:23]
    reg ClkCounter : UInt<8>, clock with :
      reset => (UInt<1>("h0"), ClkCounter) @[SPI.scala 85:27]
    reg ClkRegDelay : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ClkRegDelay) @[SPI.scala 87:28]
    node _T_20 = eq(UInt<3>("h0"), StateReg) @[Conditional.scala 37:30]
    node _GEN_450 = mux(_T_20, UInt<1>("h0"), UInt<1>("h1")) @[Conditional.scala 40:58 SPI.scala 145:15 SPI.scala 103:11]
    node ClockEn = _GEN_450 @[SPI.scala 93:21]
    node _T_4 = and(ClkReg, ClockEn) @[SPI.scala 109:23]
    node _T_5 = add(ClkCounter, UInt<1>("h1")) @[SPI.scala 111:28]
    node _T_6 = tail(_T_5, 1) @[SPI.scala 111:28]
    node _T_7 = eq(ClkCounter, UInt<2>("h2")) @[SPI.scala 113:19]
    node _T_8 = eq(ClkReg, UInt<1>("h0")) @[SPI.scala 114:15]
    node _T_9 = bits(ClkReg, 0, 0) @[SPI.scala 117:18]
    node _T_10 = eq(_T_9, UInt<1>("h0")) @[SPI.scala 117:10]
    node _GEN_0 = mux(_T_10, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 117:25 SPI.scala 118:17 SPI.scala 100:13]
    node _T_11 = bits(ClkReg, 0, 0) @[SPI.scala 120:17]
    node _GEN_1 = mux(_T_11, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 120:24 SPI.scala 121:20 SPI.scala 101:16]
    node _GEN_2 = mux(_T_7, _T_8, ClkReg) @[SPI.scala 113:31 SPI.scala 114:12 SPI.scala 84:23]
    node _GEN_3 = mux(_T_7, UInt<1>("h0"), _T_6) @[SPI.scala 113:31 SPI.scala 115:16 SPI.scala 111:14]
    node _GEN_4 = mux(_T_7, _GEN_0, UInt<1>("h0")) @[SPI.scala 113:31 SPI.scala 100:13]
    node _GEN_5 = mux(_T_7, _GEN_1, UInt<1>("h0")) @[SPI.scala 113:31 SPI.scala 101:16]
    node _T_23 = eq(CntReg, UInt<4>("hf")) @[SPI.scala 149:19]
    node _GEN_10 = mux(_T_23, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 149:33 SPI.scala 150:20 SPI.scala 104:14]
    node _T_24 = eq(UInt<3>("h1"), StateReg) @[Conditional.scala 37:30]
    node _T_33 = eq(UInt<3>("h2"), StateReg) @[Conditional.scala 37:30]
    node NextStateInv = _GEN_5 @[SPI.scala 91:26]
    node _GEN_18 = mux(NextStateInv, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 177:25 SPI.scala 178:20 SPI.scala 104:14]
    node _T_34 = eq(UInt<3>("h3"), StateReg) @[Conditional.scala 37:30]
    node _T_43 = eq(UInt<3>("h4"), StateReg) @[Conditional.scala 37:30]
    node _GEN_29 = mux(io_ReadEnable, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 205:27 SPI.scala 209:20 SPI.scala 104:14]
    node _T_44 = eq(UInt<3>("h5"), StateReg) @[Conditional.scala 37:30]
    node _T_71 = eq(UInt<3>("h6"), StateReg) @[Conditional.scala 37:30]
    node _T_72 = eq(UInt<3>("h5"), SubStateReg) @[Conditional.scala 37:30]
    node _GEN_284 = mux(_T_72, UInt<1>("h1"), UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 312:22 SPI.scala 104:14]
    node _GEN_309 = mux(_T_71, _GEN_284, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 104:14]
    node _GEN_338 = mux(_T_44, UInt<1>("h0"), _GEN_309) @[Conditional.scala 39:67 SPI.scala 104:14]
    node _GEN_342 = mux(_T_43, _GEN_29, _GEN_338) @[Conditional.scala 39:67]
    node _GEN_372 = mux(_T_34, UInt<1>("h0"), _GEN_342) @[Conditional.scala 39:67 SPI.scala 104:14]
    node _GEN_396 = mux(_T_33, _GEN_18, _GEN_372) @[Conditional.scala 39:67]
    node _GEN_426 = mux(_T_24, UInt<1>("h0"), _GEN_396) @[Conditional.scala 39:67 SPI.scala 104:14]
    node _GEN_453 = mux(_T_20, _GEN_10, _GEN_426) @[Conditional.scala 40:58]
    node ClockReset = _GEN_453 @[SPI.scala 94:24]
    node _GEN_6 = mux(ClockReset, UInt<1>("h0"), _GEN_2) @[SPI.scala 125:19 SPI.scala 126:12]
    node _GEN_7 = mux(ClockReset, UInt<1>("h0"), _GEN_3) @[SPI.scala 125:19 SPI.scala 127:16]
    node _T_12 = bits(ClkReg, 0, 0) @[SPI.scala 130:15]
    node _T_13 = bits(ClkRegDelay, 0, 0) @[SPI.scala 130:38]
    node _T_14 = eq(_T_13, UInt<1>("h0")) @[SPI.scala 130:25]
    node _T_15 = and(_T_12, _T_14) @[SPI.scala 130:22]
    node _GEN_8 = mux(_T_15, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 130:45 SPI.scala 131:16 SPI.scala 106:14]
    node _T_16 = bits(ClkReg, 0, 0) @[SPI.scala 134:16]
    node _T_17 = eq(_T_16, UInt<1>("h0")) @[SPI.scala 134:8]
    node _T_18 = bits(ClkRegDelay, 0, 0) @[SPI.scala 134:38]
    node _T_19 = and(_T_17, _T_18) @[SPI.scala 134:23]
    node _GEN_9 = mux(_T_19, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 134:45 SPI.scala 135:17 SPI.scala 107:15]
    node _T_21 = add(CntReg, UInt<1>("h1")) @[SPI.scala 146:24]
    node _T_22 = tail(_T_21, 1) @[SPI.scala 146:24]
    node _GEN_11 = mux(_T_23, UInt<3>("h1"), UInt<3>("h0")) @[SPI.scala 149:33 SPI.scala 151:18 SPI.scala 147:16]
    node _GEN_12 = mux(_T_23, UInt<1>("h0"), _T_22) @[SPI.scala 149:33 SPI.scala 152:16 SPI.scala 146:14]
    node _T_25 = sub(UInt<3>("h7"), CntReg) @[SPI.scala 158:37]
    node _T_26 = tail(_T_25, 1) @[SPI.scala 158:37]
    node _T_27 = dshr(UInt<8>("h66"), _T_26) @[SPI.scala 158:32]
    node _T_28 = bits(_T_27, 0, 0) @[SPI.scala 158:32]
    node _T_29 = add(CntReg, UInt<1>("h1")) @[SPI.scala 162:26]
    node _T_30 = tail(_T_29, 1) @[SPI.scala 162:26]
    node _GEN_13 = mux(NextStateInv, _T_30, CntReg) @[SPI.scala 161:25 SPI.scala 162:16 SPI.scala 159:14]
    node _T_31 = eq(CntReg, UInt<3>("h7")) @[SPI.scala 165:19]
    node _T_32 = and(_T_31, NextStateInv) @[SPI.scala 165:27]
    node _GEN_14 = mux(_T_32, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 165:44 SPI.scala 166:15 SPI.scala 156:13]
    node _GEN_15 = mux(_T_32, UInt<1>("h0"), _GEN_13) @[SPI.scala 165:44 SPI.scala 167:16]
    node _GEN_16 = mux(_T_32, UInt<1>("h0"), _T_28) @[SPI.scala 165:44 SPI.scala 168:17 SPI.scala 158:15]
    node _GEN_17 = mux(_T_32, UInt<3>("h2"), UInt<3>("h1")) @[SPI.scala 165:44 SPI.scala 169:18 SPI.scala 157:16]
    node _GEN_19 = mux(NextStateInv, UInt<3>("h3"), UInt<3>("h2")) @[SPI.scala 177:25 SPI.scala 179:18 SPI.scala 175:16]
    node _T_35 = sub(UInt<3>("h7"), CntReg) @[SPI.scala 186:31]
    node _T_36 = tail(_T_35, 1) @[SPI.scala 186:31]
    node _T_37 = dshr(UInt<8>("h99"), _T_36) @[SPI.scala 186:26]
    node _T_38 = bits(_T_37, 0, 0) @[SPI.scala 186:26]
    node _T_39 = add(CntReg, UInt<1>("h1")) @[SPI.scala 189:26]
    node _T_40 = tail(_T_39, 1) @[SPI.scala 189:26]
    node _GEN_20 = mux(NextStateInv, _T_40, CntReg) @[SPI.scala 188:25 SPI.scala 189:16 SPI.scala 185:14]
    node _T_41 = eq(CntReg, UInt<3>("h7")) @[SPI.scala 192:19]
    node _T_42 = and(_T_41, NextStateInv) @[SPI.scala 192:27]
    node _GEN_21 = mux(_T_42, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 192:44 SPI.scala 193:15 SPI.scala 183:13]
    node _GEN_22 = mux(_T_42, UInt<1>("h0"), _GEN_20) @[SPI.scala 192:44 SPI.scala 194:16]
    node _GEN_23 = mux(_T_42, UInt<3>("h4"), UInt<3>("h3")) @[SPI.scala 192:44 SPI.scala 197:18 SPI.scala 184:16]
    node _GEN_24 = mux(io_WriteEnable, UInt<3>("h6"), UInt<3>("h4")) @[SPI.scala 211:34 SPI.scala 212:18 SPI.scala 202:16]
    node _GEN_25 = mux(io_WriteEnable, UInt<3>("h5"), UInt<3>("h0")) @[SPI.scala 211:34 SPI.scala 213:21 SPI.scala 62:15]
    node _GEN_26 = mux(io_ReadEnable, UInt<3>("h5"), _GEN_24) @[SPI.scala 205:27 SPI.scala 206:18]
    node _GEN_27 = mux(io_ReadEnable, UInt<3>("h0"), _GEN_25) @[SPI.scala 205:27 SPI.scala 207:21]
    node _GEN_28 = mux(io_ReadEnable, UInt<1>("h0"), UInt<1>("h1")) @[SPI.scala 205:27 SPI.scala 208:15 SPI.scala 203:13]
    node _T_45 = eq(UInt<3>("h0"), SubStateReg) @[Conditional.scala 37:30]
    node _T_46 = sub(UInt<3>("h7"), CntReg) @[SPI.scala 224:37]
    node _T_47 = tail(_T_46, 1) @[SPI.scala 224:37]
    node _T_48 = dshr(UInt<8>("h3"), _T_47) @[SPI.scala 224:32]
    node _T_49 = bits(_T_48, 0, 0) @[SPI.scala 224:32]
    node _T_50 = add(CntReg, UInt<1>("h1")) @[SPI.scala 228:30]
    node _T_51 = tail(_T_50, 1) @[SPI.scala 228:30]
    node _GEN_30 = mux(NextStateInv, _T_51, CntReg) @[SPI.scala 227:29 SPI.scala 228:20 SPI.scala 222:18]
    node _T_52 = eq(CntReg, UInt<3>("h7")) @[SPI.scala 231:23]
    node _T_53 = and(_T_52, NextStateInv) @[SPI.scala 231:31]
    node _GEN_31 = mux(_T_53, UInt<1>("h0"), _GEN_30) @[SPI.scala 231:48 SPI.scala 232:20]
    node _GEN_32 = mux(_T_53, UInt<3>("h1"), UInt<3>("h0")) @[SPI.scala 231:48 SPI.scala 233:25 SPI.scala 225:23]
    node _T_54 = eq(UInt<3>("h1"), SubStateReg) @[Conditional.scala 37:30]
    node _T_55 = sub(UInt<5>("h17"), CntReg) @[SPI.scala 241:38]
    node _T_56 = tail(_T_55, 1) @[SPI.scala 241:38]
    node _T_57 = dshr(io_Address, _T_56) @[SPI.scala 241:32]
    node _T_58 = bits(_T_57, 0, 0) @[SPI.scala 241:32]
    node _T_59 = add(CntReg, UInt<1>("h1")) @[SPI.scala 245:30]
    node _T_60 = tail(_T_59, 1) @[SPI.scala 245:30]
    node _GEN_33 = mux(NextStateInv, _T_60, CntReg) @[SPI.scala 244:29 SPI.scala 245:20 SPI.scala 239:18]
    node _T_61 = eq(CntReg, UInt<5>("h17")) @[SPI.scala 248:23]
    node _T_62 = and(_T_61, NextStateInv) @[SPI.scala 248:32]
    node _T_63 = dshr(io_Address, UInt<1>("h0")) @[SPI.scala 249:34]
    node _T_64 = bits(_T_63, 0, 0) @[SPI.scala 249:34]
    node _GEN_34 = mux(_T_62, _T_64, _T_58) @[SPI.scala 248:49 SPI.scala 249:21 SPI.scala 241:19]
    node _GEN_35 = mux(_T_62, UInt<1>("h0"), _GEN_33) @[SPI.scala 248:49 SPI.scala 250:20]
    node _GEN_36 = mux(_T_62, UInt<3>("h4"), UInt<3>("h1")) @[SPI.scala 248:49 SPI.scala 251:25 SPI.scala 242:23]
    node _T_65 = eq(UInt<3>("h4"), SubStateReg) @[Conditional.scala 37:30]
    node _T_66 = cat(DataReg, io_MISO) @[Cat.scala 30:58]
    node _T_67 = add(CntReg, UInt<1>("h1")) @[SPI.scala 262:30]
    node _T_68 = tail(_T_67, 1) @[SPI.scala 262:30]
    node RisingEdge = _GEN_8 @[SPI.scala 96:24]
    node _GEN_37 = mux(RisingEdge, _T_66, DataReg) @[SPI.scala 260:27 SPI.scala 261:21 SPI.scala 40:24]
    node _GEN_38 = mux(RisingEdge, _T_68, CntReg) @[SPI.scala 260:27 SPI.scala 262:20 SPI.scala 257:18]
    node _T_69 = eq(CntReg, UInt<7>("h7f")) @[SPI.scala 265:23]
    node _T_70 = and(_T_69, NextStateInv) @[SPI.scala 265:33]
    node _GEN_39 = mux(_T_70, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 265:50 SPI.scala 266:26 SPI.scala 47:16]
    node _GEN_40 = mux(_T_70, UInt<3>("h4"), UInt<3>("h5")) @[SPI.scala 265:50 SPI.scala 267:22 SPI.scala 217:16]
    node _GEN_41 = mux(_T_65, UInt<1>("h0"), UInt<1>("h1")) @[Conditional.scala 39:67 SPI.scala 255:17 SPI.scala 42:9]
    node _GEN_42 = mux(_T_65, UInt<3>("h4"), UInt<3>("h0")) @[Conditional.scala 39:67 SPI.scala 256:23 SPI.scala 62:15]
    node _GEN_43 = mux(_T_65, _GEN_38, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 65:10]
    node _GEN_44 = mux(_T_65, _GEN_37, DataReg) @[Conditional.scala 39:67 SPI.scala 40:24]
    node _GEN_45 = mux(_T_65, _GEN_39, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 47:16]
    node _GEN_46 = mux(_T_65, _GEN_40, UInt<3>("h5")) @[Conditional.scala 39:67 SPI.scala 217:16]
    node _GEN_47 = mux(_T_54, UInt<1>("h0"), _GEN_41) @[Conditional.scala 39:67 SPI.scala 238:17]
    node _GEN_48 = mux(_T_54, _GEN_35, _GEN_43) @[Conditional.scala 39:67]
    node _GEN_49 = mux(_T_54, _GEN_34, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 43:11]
    node _GEN_50 = mux(_T_54, _GEN_36, _GEN_42) @[Conditional.scala 39:67]
    node _GEN_51 = mux(_T_54, DataReg, _GEN_44) @[Conditional.scala 39:67 SPI.scala 40:24]
    node _GEN_52 = mux(_T_54, UInt<1>("h0"), _GEN_45) @[Conditional.scala 39:67 SPI.scala 47:16]
    node _GEN_53 = mux(_T_54, UInt<3>("h5"), _GEN_46) @[Conditional.scala 39:67 SPI.scala 217:16]
    node _GEN_54 = mux(_T_45, UInt<1>("h0"), _GEN_47) @[Conditional.scala 40:58 SPI.scala 221:17]
    node _GEN_55 = mux(_T_45, _GEN_31, _GEN_48) @[Conditional.scala 40:58]
    node _GEN_56 = mux(_T_45, _T_49, _GEN_49) @[Conditional.scala 40:58 SPI.scala 224:19]
    node _GEN_57 = mux(_T_45, _GEN_32, _GEN_50) @[Conditional.scala 40:58]
    node _GEN_58 = mux(_T_45, DataReg, _GEN_51) @[Conditional.scala 40:58 SPI.scala 40:24]
    node _GEN_59 = mux(_T_45, UInt<1>("h0"), _GEN_52) @[Conditional.scala 40:58 SPI.scala 47:16]
    node _GEN_60 = mux(_T_45, UInt<3>("h5"), _GEN_53) @[Conditional.scala 40:58 SPI.scala 217:16]
    node _T_73 = eq(PosReg, UInt<4>("hf")) @[SPI.scala 278:23]
    node _GEN_61 = mux(_T_73, UInt<1>("h0"), PosReg) @[SPI.scala 278:32 SPI.scala 279:20 SPI.scala 75:23]
    node _GEN_62 = mux(_T_73, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 278:32 SPI.scala 280:31 SPI.scala 54:21]
    node _GEN_63 = mux(_T_73, UInt<3>("h4"), UInt<3>("h6")) @[SPI.scala 278:32 SPI.scala 281:22 SPI.scala 274:16]
    node _GEN_64 = mux(_T_73, UInt<1>("h1"), UInt<1>("h1")) @[SPI.scala 278:32 SPI.scala 282:19 SPI.scala 42:9]
    node _T_74 = eq(UInt<1>("h0"), UInt<1>("h0")) @[SPI.scala 288:22]
    node _T_75 = bits(io_ByteEnable, 0, 0) @[SPI.scala 288:46]
    node _T_76 = and(_T_74, _T_75) @[SPI.scala 288:30]
    node _T_77 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 288:60]
    node _T_78 = and(_T_76, _T_77) @[SPI.scala 288:50]
    node _T_79 = gt(UInt<1>("h0"), PosReg) @[SPI.scala 293:28]
    node _T_80 = bits(io_ByteEnable, 0, 0) @[SPI.scala 293:53]
    node _T_81 = and(_T_79, _T_80) @[SPI.scala 293:37]
    node Carry_0 = UInt<1>("h0") @[SPI.scala 77:19 SPI.scala 79:14]
    node _T_82 = eq(Carry_0, UInt<1>("h0")) @[SPI.scala 293:60]
    node _T_83 = and(_T_81, _T_82) @[SPI.scala 293:57]
    node _T_84 = add(io_Address, UInt<1>("h0")) @[SPI.scala 294:41]
    node _T_85 = tail(_T_84, 1) @[SPI.scala 294:41]
    node _GEN_65 = mux(_T_83, _T_85, TempAddress) @[SPI.scala 293:70 SPI.scala 294:27 SPI.scala 73:28]
    node _GEN_66 = mux(_T_83, UInt<1>("h0"), _GEN_61) @[SPI.scala 293:70 SPI.scala 295:22]
    node _GEN_67 = mux(_T_83, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 293:70 SPI.scala 296:28 SPI.scala 298:28]
    node _GEN_68 = mux(Carry_0, UInt<1>("h1"), _GEN_67) @[SPI.scala 291:33 SPI.scala 292:26]
    node _GEN_69 = mux(Carry_0, TempAddress, _GEN_65) @[SPI.scala 291:33 SPI.scala 73:28]
    node _GEN_70 = mux(Carry_0, _GEN_61, _GEN_66) @[SPI.scala 291:33]
    node _GEN_71 = mux(_T_78, io_Address, _GEN_69) @[SPI.scala 288:68 SPI.scala 289:27]
    node _GEN_72 = mux(_T_78, UInt<1>("h1"), _GEN_68) @[SPI.scala 288:68 SPI.scala 290:26]
    node _GEN_73 = mux(_T_78, _GEN_61, _GEN_70) @[SPI.scala 288:68]
    node _T_86 = eq(UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 288:22]
    node _T_87 = bits(io_ByteEnable, 1, 1) @[SPI.scala 288:46]
    node _T_88 = and(_T_86, _T_87) @[SPI.scala 288:30]
    node _T_89 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 288:60]
    node _T_90 = and(_T_88, _T_89) @[SPI.scala 288:50]
    node _T_91 = gt(UInt<1>("h1"), PosReg) @[SPI.scala 293:28]
    node _T_92 = bits(io_ByteEnable, 1, 1) @[SPI.scala 293:53]
    node _T_93 = and(_T_91, _T_92) @[SPI.scala 293:37]
    node _GEN_267 = mux(_T_72, _GEN_72, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 79:14]
    node _GEN_292 = mux(_T_71, _GEN_267, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_322 = mux(_T_44, UInt<1>("h0"), _GEN_292) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_350 = mux(_T_43, UInt<1>("h0"), _GEN_322) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_378 = mux(_T_34, UInt<1>("h0"), _GEN_350) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_406 = mux(_T_33, UInt<1>("h0"), _GEN_378) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_434 = mux(_T_24, UInt<1>("h0"), _GEN_406) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_463 = mux(_T_20, UInt<1>("h0"), _GEN_434) @[Conditional.scala 40:58 SPI.scala 79:14]
    node Carry_1 = _GEN_463 @[SPI.scala 77:19]
    node _T_94 = eq(Carry_1, UInt<1>("h0")) @[SPI.scala 293:60]
    node _T_95 = and(_T_93, _T_94) @[SPI.scala 293:57]
    node _T_96 = add(io_Address, UInt<1>("h1")) @[SPI.scala 294:41]
    node _T_97 = tail(_T_96, 1) @[SPI.scala 294:41]
    node _GEN_74 = mux(_T_95, _T_97, _GEN_71) @[SPI.scala 293:70 SPI.scala 294:27]
    node _GEN_75 = mux(_T_95, UInt<1>("h1"), _GEN_73) @[SPI.scala 293:70 SPI.scala 295:22]
    node _GEN_76 = mux(_T_95, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 293:70 SPI.scala 296:28 SPI.scala 298:28]
    node _GEN_77 = mux(Carry_1, UInt<1>("h1"), _GEN_76) @[SPI.scala 291:33 SPI.scala 292:26]
    node _GEN_78 = mux(Carry_1, _GEN_71, _GEN_74) @[SPI.scala 291:33]
    node _GEN_79 = mux(Carry_1, _GEN_73, _GEN_75) @[SPI.scala 291:33]
    node _GEN_80 = mux(_T_90, io_Address, _GEN_78) @[SPI.scala 288:68 SPI.scala 289:27]
    node _GEN_81 = mux(_T_90, UInt<1>("h1"), _GEN_77) @[SPI.scala 288:68 SPI.scala 290:26]
    node _GEN_82 = mux(_T_90, _GEN_73, _GEN_79) @[SPI.scala 288:68]
    node _T_98 = eq(UInt<2>("h2"), UInt<1>("h0")) @[SPI.scala 288:22]
    node _T_99 = bits(io_ByteEnable, 2, 2) @[SPI.scala 288:46]
    node _T_100 = and(_T_98, _T_99) @[SPI.scala 288:30]
    node _T_101 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 288:60]
    node _T_102 = and(_T_100, _T_101) @[SPI.scala 288:50]
    node _T_103 = gt(UInt<2>("h2"), PosReg) @[SPI.scala 293:28]
    node _T_104 = bits(io_ByteEnable, 2, 2) @[SPI.scala 293:53]
    node _T_105 = and(_T_103, _T_104) @[SPI.scala 293:37]
    node _GEN_268 = mux(_T_72, _GEN_81, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 79:14]
    node _GEN_293 = mux(_T_71, _GEN_268, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_323 = mux(_T_44, UInt<1>("h0"), _GEN_293) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_351 = mux(_T_43, UInt<1>("h0"), _GEN_323) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_379 = mux(_T_34, UInt<1>("h0"), _GEN_351) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_407 = mux(_T_33, UInt<1>("h0"), _GEN_379) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_435 = mux(_T_24, UInt<1>("h0"), _GEN_407) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_464 = mux(_T_20, UInt<1>("h0"), _GEN_435) @[Conditional.scala 40:58 SPI.scala 79:14]
    node Carry_2 = _GEN_464 @[SPI.scala 77:19]
    node _T_106 = eq(Carry_2, UInt<1>("h0")) @[SPI.scala 293:60]
    node _T_107 = and(_T_105, _T_106) @[SPI.scala 293:57]
    node _T_108 = add(io_Address, UInt<2>("h2")) @[SPI.scala 294:41]
    node _T_109 = tail(_T_108, 1) @[SPI.scala 294:41]
    node _GEN_83 = mux(_T_107, _T_109, _GEN_80) @[SPI.scala 293:70 SPI.scala 294:27]
    node _GEN_84 = mux(_T_107, UInt<2>("h2"), _GEN_82) @[SPI.scala 293:70 SPI.scala 295:22]
    node _GEN_85 = mux(_T_107, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 293:70 SPI.scala 296:28 SPI.scala 298:28]
    node _GEN_86 = mux(Carry_2, UInt<1>("h1"), _GEN_85) @[SPI.scala 291:33 SPI.scala 292:26]
    node _GEN_87 = mux(Carry_2, _GEN_80, _GEN_83) @[SPI.scala 291:33]
    node _GEN_88 = mux(Carry_2, _GEN_82, _GEN_84) @[SPI.scala 291:33]
    node _GEN_89 = mux(_T_102, io_Address, _GEN_87) @[SPI.scala 288:68 SPI.scala 289:27]
    node _GEN_90 = mux(_T_102, UInt<1>("h1"), _GEN_86) @[SPI.scala 288:68 SPI.scala 290:26]
    node _GEN_91 = mux(_T_102, _GEN_82, _GEN_88) @[SPI.scala 288:68]
    node _T_110 = eq(UInt<2>("h3"), UInt<1>("h0")) @[SPI.scala 288:22]
    node _T_111 = bits(io_ByteEnable, 3, 3) @[SPI.scala 288:46]
    node _T_112 = and(_T_110, _T_111) @[SPI.scala 288:30]
    node _T_113 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 288:60]
    node _T_114 = and(_T_112, _T_113) @[SPI.scala 288:50]
    node _T_115 = gt(UInt<2>("h3"), PosReg) @[SPI.scala 293:28]
    node _T_116 = bits(io_ByteEnable, 3, 3) @[SPI.scala 293:53]
    node _T_117 = and(_T_115, _T_116) @[SPI.scala 293:37]
    node _GEN_269 = mux(_T_72, _GEN_90, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 79:14]
    node _GEN_294 = mux(_T_71, _GEN_269, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_324 = mux(_T_44, UInt<1>("h0"), _GEN_294) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_352 = mux(_T_43, UInt<1>("h0"), _GEN_324) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_380 = mux(_T_34, UInt<1>("h0"), _GEN_352) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_408 = mux(_T_33, UInt<1>("h0"), _GEN_380) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_436 = mux(_T_24, UInt<1>("h0"), _GEN_408) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_465 = mux(_T_20, UInt<1>("h0"), _GEN_436) @[Conditional.scala 40:58 SPI.scala 79:14]
    node Carry_3 = _GEN_465 @[SPI.scala 77:19]
    node _T_118 = eq(Carry_3, UInt<1>("h0")) @[SPI.scala 293:60]
    node _T_119 = and(_T_117, _T_118) @[SPI.scala 293:57]
    node _T_120 = add(io_Address, UInt<2>("h3")) @[SPI.scala 294:41]
    node _T_121 = tail(_T_120, 1) @[SPI.scala 294:41]
    node _GEN_92 = mux(_T_119, _T_121, _GEN_89) @[SPI.scala 293:70 SPI.scala 294:27]
    node _GEN_93 = mux(_T_119, UInt<2>("h3"), _GEN_91) @[SPI.scala 293:70 SPI.scala 295:22]
    node _GEN_94 = mux(_T_119, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 293:70 SPI.scala 296:28 SPI.scala 298:28]
    node _GEN_95 = mux(Carry_3, UInt<1>("h1"), _GEN_94) @[SPI.scala 291:33 SPI.scala 292:26]
    node _GEN_96 = mux(Carry_3, _GEN_89, _GEN_92) @[SPI.scala 291:33]
    node _GEN_97 = mux(Carry_3, _GEN_91, _GEN_93) @[SPI.scala 291:33]
    node _GEN_98 = mux(_T_114, io_Address, _GEN_96) @[SPI.scala 288:68 SPI.scala 289:27]
    node _GEN_99 = mux(_T_114, UInt<1>("h1"), _GEN_95) @[SPI.scala 288:68 SPI.scala 290:26]
    node _GEN_100 = mux(_T_114, _GEN_91, _GEN_97) @[SPI.scala 288:68]
    node _T_122 = eq(UInt<3>("h4"), UInt<1>("h0")) @[SPI.scala 288:22]
    node _T_123 = bits(io_ByteEnable, 4, 4) @[SPI.scala 288:46]
    node _T_124 = and(_T_122, _T_123) @[SPI.scala 288:30]
    node _T_125 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 288:60]
    node _T_126 = and(_T_124, _T_125) @[SPI.scala 288:50]
    node _T_127 = gt(UInt<3>("h4"), PosReg) @[SPI.scala 293:28]
    node _T_128 = bits(io_ByteEnable, 4, 4) @[SPI.scala 293:53]
    node _T_129 = and(_T_127, _T_128) @[SPI.scala 293:37]
    node _GEN_270 = mux(_T_72, _GEN_99, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 79:14]
    node _GEN_295 = mux(_T_71, _GEN_270, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_325 = mux(_T_44, UInt<1>("h0"), _GEN_295) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_353 = mux(_T_43, UInt<1>("h0"), _GEN_325) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_381 = mux(_T_34, UInt<1>("h0"), _GEN_353) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_409 = mux(_T_33, UInt<1>("h0"), _GEN_381) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_437 = mux(_T_24, UInt<1>("h0"), _GEN_409) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_466 = mux(_T_20, UInt<1>("h0"), _GEN_437) @[Conditional.scala 40:58 SPI.scala 79:14]
    node Carry_4 = _GEN_466 @[SPI.scala 77:19]
    node _T_130 = eq(Carry_4, UInt<1>("h0")) @[SPI.scala 293:60]
    node _T_131 = and(_T_129, _T_130) @[SPI.scala 293:57]
    node _T_132 = add(io_Address, UInt<3>("h4")) @[SPI.scala 294:41]
    node _T_133 = tail(_T_132, 1) @[SPI.scala 294:41]
    node _GEN_101 = mux(_T_131, _T_133, _GEN_98) @[SPI.scala 293:70 SPI.scala 294:27]
    node _GEN_102 = mux(_T_131, UInt<3>("h4"), _GEN_100) @[SPI.scala 293:70 SPI.scala 295:22]
    node _GEN_103 = mux(_T_131, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 293:70 SPI.scala 296:28 SPI.scala 298:28]
    node _GEN_104 = mux(Carry_4, UInt<1>("h1"), _GEN_103) @[SPI.scala 291:33 SPI.scala 292:26]
    node _GEN_105 = mux(Carry_4, _GEN_98, _GEN_101) @[SPI.scala 291:33]
    node _GEN_106 = mux(Carry_4, _GEN_100, _GEN_102) @[SPI.scala 291:33]
    node _GEN_107 = mux(_T_126, io_Address, _GEN_105) @[SPI.scala 288:68 SPI.scala 289:27]
    node _GEN_108 = mux(_T_126, UInt<1>("h1"), _GEN_104) @[SPI.scala 288:68 SPI.scala 290:26]
    node _GEN_109 = mux(_T_126, _GEN_100, _GEN_106) @[SPI.scala 288:68]
    node _T_134 = eq(UInt<3>("h5"), UInt<1>("h0")) @[SPI.scala 288:22]
    node _T_135 = bits(io_ByteEnable, 5, 5) @[SPI.scala 288:46]
    node _T_136 = and(_T_134, _T_135) @[SPI.scala 288:30]
    node _T_137 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 288:60]
    node _T_138 = and(_T_136, _T_137) @[SPI.scala 288:50]
    node _T_139 = gt(UInt<3>("h5"), PosReg) @[SPI.scala 293:28]
    node _T_140 = bits(io_ByteEnable, 5, 5) @[SPI.scala 293:53]
    node _T_141 = and(_T_139, _T_140) @[SPI.scala 293:37]
    node _GEN_271 = mux(_T_72, _GEN_108, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 79:14]
    node _GEN_296 = mux(_T_71, _GEN_271, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_326 = mux(_T_44, UInt<1>("h0"), _GEN_296) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_354 = mux(_T_43, UInt<1>("h0"), _GEN_326) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_382 = mux(_T_34, UInt<1>("h0"), _GEN_354) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_410 = mux(_T_33, UInt<1>("h0"), _GEN_382) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_438 = mux(_T_24, UInt<1>("h0"), _GEN_410) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_467 = mux(_T_20, UInt<1>("h0"), _GEN_438) @[Conditional.scala 40:58 SPI.scala 79:14]
    node Carry_5 = _GEN_467 @[SPI.scala 77:19]
    node _T_142 = eq(Carry_5, UInt<1>("h0")) @[SPI.scala 293:60]
    node _T_143 = and(_T_141, _T_142) @[SPI.scala 293:57]
    node _T_144 = add(io_Address, UInt<3>("h5")) @[SPI.scala 294:41]
    node _T_145 = tail(_T_144, 1) @[SPI.scala 294:41]
    node _GEN_110 = mux(_T_143, _T_145, _GEN_107) @[SPI.scala 293:70 SPI.scala 294:27]
    node _GEN_111 = mux(_T_143, UInt<3>("h5"), _GEN_109) @[SPI.scala 293:70 SPI.scala 295:22]
    node _GEN_112 = mux(_T_143, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 293:70 SPI.scala 296:28 SPI.scala 298:28]
    node _GEN_113 = mux(Carry_5, UInt<1>("h1"), _GEN_112) @[SPI.scala 291:33 SPI.scala 292:26]
    node _GEN_114 = mux(Carry_5, _GEN_107, _GEN_110) @[SPI.scala 291:33]
    node _GEN_115 = mux(Carry_5, _GEN_109, _GEN_111) @[SPI.scala 291:33]
    node _GEN_116 = mux(_T_138, io_Address, _GEN_114) @[SPI.scala 288:68 SPI.scala 289:27]
    node _GEN_117 = mux(_T_138, UInt<1>("h1"), _GEN_113) @[SPI.scala 288:68 SPI.scala 290:26]
    node _GEN_118 = mux(_T_138, _GEN_109, _GEN_115) @[SPI.scala 288:68]
    node _T_146 = eq(UInt<3>("h6"), UInt<1>("h0")) @[SPI.scala 288:22]
    node _T_147 = bits(io_ByteEnable, 6, 6) @[SPI.scala 288:46]
    node _T_148 = and(_T_146, _T_147) @[SPI.scala 288:30]
    node _T_149 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 288:60]
    node _T_150 = and(_T_148, _T_149) @[SPI.scala 288:50]
    node _T_151 = gt(UInt<3>("h6"), PosReg) @[SPI.scala 293:28]
    node _T_152 = bits(io_ByteEnable, 6, 6) @[SPI.scala 293:53]
    node _T_153 = and(_T_151, _T_152) @[SPI.scala 293:37]
    node _GEN_272 = mux(_T_72, _GEN_117, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 79:14]
    node _GEN_297 = mux(_T_71, _GEN_272, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_327 = mux(_T_44, UInt<1>("h0"), _GEN_297) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_355 = mux(_T_43, UInt<1>("h0"), _GEN_327) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_383 = mux(_T_34, UInt<1>("h0"), _GEN_355) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_411 = mux(_T_33, UInt<1>("h0"), _GEN_383) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_439 = mux(_T_24, UInt<1>("h0"), _GEN_411) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_468 = mux(_T_20, UInt<1>("h0"), _GEN_439) @[Conditional.scala 40:58 SPI.scala 79:14]
    node Carry_6 = _GEN_468 @[SPI.scala 77:19]
    node _T_154 = eq(Carry_6, UInt<1>("h0")) @[SPI.scala 293:60]
    node _T_155 = and(_T_153, _T_154) @[SPI.scala 293:57]
    node _T_156 = add(io_Address, UInt<3>("h6")) @[SPI.scala 294:41]
    node _T_157 = tail(_T_156, 1) @[SPI.scala 294:41]
    node _GEN_119 = mux(_T_155, _T_157, _GEN_116) @[SPI.scala 293:70 SPI.scala 294:27]
    node _GEN_120 = mux(_T_155, UInt<3>("h6"), _GEN_118) @[SPI.scala 293:70 SPI.scala 295:22]
    node _GEN_121 = mux(_T_155, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 293:70 SPI.scala 296:28 SPI.scala 298:28]
    node _GEN_122 = mux(Carry_6, UInt<1>("h1"), _GEN_121) @[SPI.scala 291:33 SPI.scala 292:26]
    node _GEN_123 = mux(Carry_6, _GEN_116, _GEN_119) @[SPI.scala 291:33]
    node _GEN_124 = mux(Carry_6, _GEN_118, _GEN_120) @[SPI.scala 291:33]
    node _GEN_125 = mux(_T_150, io_Address, _GEN_123) @[SPI.scala 288:68 SPI.scala 289:27]
    node _GEN_126 = mux(_T_150, UInt<1>("h1"), _GEN_122) @[SPI.scala 288:68 SPI.scala 290:26]
    node _GEN_127 = mux(_T_150, _GEN_118, _GEN_124) @[SPI.scala 288:68]
    node _T_158 = eq(UInt<3>("h7"), UInt<1>("h0")) @[SPI.scala 288:22]
    node _T_159 = bits(io_ByteEnable, 7, 7) @[SPI.scala 288:46]
    node _T_160 = and(_T_158, _T_159) @[SPI.scala 288:30]
    node _T_161 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 288:60]
    node _T_162 = and(_T_160, _T_161) @[SPI.scala 288:50]
    node _T_163 = gt(UInt<3>("h7"), PosReg) @[SPI.scala 293:28]
    node _T_164 = bits(io_ByteEnable, 7, 7) @[SPI.scala 293:53]
    node _T_165 = and(_T_163, _T_164) @[SPI.scala 293:37]
    node _GEN_273 = mux(_T_72, _GEN_126, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 79:14]
    node _GEN_298 = mux(_T_71, _GEN_273, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_328 = mux(_T_44, UInt<1>("h0"), _GEN_298) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_356 = mux(_T_43, UInt<1>("h0"), _GEN_328) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_384 = mux(_T_34, UInt<1>("h0"), _GEN_356) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_412 = mux(_T_33, UInt<1>("h0"), _GEN_384) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_440 = mux(_T_24, UInt<1>("h0"), _GEN_412) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_469 = mux(_T_20, UInt<1>("h0"), _GEN_440) @[Conditional.scala 40:58 SPI.scala 79:14]
    node Carry_7 = _GEN_469 @[SPI.scala 77:19]
    node _T_166 = eq(Carry_7, UInt<1>("h0")) @[SPI.scala 293:60]
    node _T_167 = and(_T_165, _T_166) @[SPI.scala 293:57]
    node _T_168 = add(io_Address, UInt<3>("h7")) @[SPI.scala 294:41]
    node _T_169 = tail(_T_168, 1) @[SPI.scala 294:41]
    node _GEN_128 = mux(_T_167, _T_169, _GEN_125) @[SPI.scala 293:70 SPI.scala 294:27]
    node _GEN_129 = mux(_T_167, UInt<3>("h7"), _GEN_127) @[SPI.scala 293:70 SPI.scala 295:22]
    node _GEN_130 = mux(_T_167, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 293:70 SPI.scala 296:28 SPI.scala 298:28]
    node _GEN_131 = mux(Carry_7, UInt<1>("h1"), _GEN_130) @[SPI.scala 291:33 SPI.scala 292:26]
    node _GEN_132 = mux(Carry_7, _GEN_125, _GEN_128) @[SPI.scala 291:33]
    node _GEN_133 = mux(Carry_7, _GEN_127, _GEN_129) @[SPI.scala 291:33]
    node _GEN_134 = mux(_T_162, io_Address, _GEN_132) @[SPI.scala 288:68 SPI.scala 289:27]
    node _GEN_135 = mux(_T_162, UInt<1>("h1"), _GEN_131) @[SPI.scala 288:68 SPI.scala 290:26]
    node _GEN_136 = mux(_T_162, _GEN_127, _GEN_133) @[SPI.scala 288:68]
    node _T_170 = eq(UInt<4>("h8"), UInt<1>("h0")) @[SPI.scala 288:22]
    node _T_171 = bits(io_ByteEnable, 8, 8) @[SPI.scala 288:46]
    node _T_172 = and(_T_170, _T_171) @[SPI.scala 288:30]
    node _T_173 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 288:60]
    node _T_174 = and(_T_172, _T_173) @[SPI.scala 288:50]
    node _T_175 = gt(UInt<4>("h8"), PosReg) @[SPI.scala 293:28]
    node _T_176 = bits(io_ByteEnable, 8, 8) @[SPI.scala 293:53]
    node _T_177 = and(_T_175, _T_176) @[SPI.scala 293:37]
    node _GEN_274 = mux(_T_72, _GEN_135, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 79:14]
    node _GEN_299 = mux(_T_71, _GEN_274, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_329 = mux(_T_44, UInt<1>("h0"), _GEN_299) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_357 = mux(_T_43, UInt<1>("h0"), _GEN_329) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_385 = mux(_T_34, UInt<1>("h0"), _GEN_357) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_413 = mux(_T_33, UInt<1>("h0"), _GEN_385) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_441 = mux(_T_24, UInt<1>("h0"), _GEN_413) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_470 = mux(_T_20, UInt<1>("h0"), _GEN_441) @[Conditional.scala 40:58 SPI.scala 79:14]
    node Carry_8 = _GEN_470 @[SPI.scala 77:19]
    node _T_178 = eq(Carry_8, UInt<1>("h0")) @[SPI.scala 293:60]
    node _T_179 = and(_T_177, _T_178) @[SPI.scala 293:57]
    node _T_180 = add(io_Address, UInt<4>("h8")) @[SPI.scala 294:41]
    node _T_181 = tail(_T_180, 1) @[SPI.scala 294:41]
    node _GEN_137 = mux(_T_179, _T_181, _GEN_134) @[SPI.scala 293:70 SPI.scala 294:27]
    node _GEN_138 = mux(_T_179, UInt<4>("h8"), _GEN_136) @[SPI.scala 293:70 SPI.scala 295:22]
    node _GEN_139 = mux(_T_179, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 293:70 SPI.scala 296:28 SPI.scala 298:28]
    node _GEN_140 = mux(Carry_8, UInt<1>("h1"), _GEN_139) @[SPI.scala 291:33 SPI.scala 292:26]
    node _GEN_141 = mux(Carry_8, _GEN_134, _GEN_137) @[SPI.scala 291:33]
    node _GEN_142 = mux(Carry_8, _GEN_136, _GEN_138) @[SPI.scala 291:33]
    node _GEN_143 = mux(_T_174, io_Address, _GEN_141) @[SPI.scala 288:68 SPI.scala 289:27]
    node _GEN_144 = mux(_T_174, UInt<1>("h1"), _GEN_140) @[SPI.scala 288:68 SPI.scala 290:26]
    node _GEN_145 = mux(_T_174, _GEN_136, _GEN_142) @[SPI.scala 288:68]
    node _T_182 = eq(UInt<4>("h9"), UInt<1>("h0")) @[SPI.scala 288:22]
    node _T_183 = bits(io_ByteEnable, 9, 9) @[SPI.scala 288:46]
    node _T_184 = and(_T_182, _T_183) @[SPI.scala 288:30]
    node _T_185 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 288:60]
    node _T_186 = and(_T_184, _T_185) @[SPI.scala 288:50]
    node _T_187 = gt(UInt<4>("h9"), PosReg) @[SPI.scala 293:28]
    node _T_188 = bits(io_ByteEnable, 9, 9) @[SPI.scala 293:53]
    node _T_189 = and(_T_187, _T_188) @[SPI.scala 293:37]
    node _GEN_275 = mux(_T_72, _GEN_144, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 79:14]
    node _GEN_300 = mux(_T_71, _GEN_275, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_330 = mux(_T_44, UInt<1>("h0"), _GEN_300) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_358 = mux(_T_43, UInt<1>("h0"), _GEN_330) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_386 = mux(_T_34, UInt<1>("h0"), _GEN_358) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_414 = mux(_T_33, UInt<1>("h0"), _GEN_386) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_442 = mux(_T_24, UInt<1>("h0"), _GEN_414) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_471 = mux(_T_20, UInt<1>("h0"), _GEN_442) @[Conditional.scala 40:58 SPI.scala 79:14]
    node Carry_9 = _GEN_471 @[SPI.scala 77:19]
    node _T_190 = eq(Carry_9, UInt<1>("h0")) @[SPI.scala 293:60]
    node _T_191 = and(_T_189, _T_190) @[SPI.scala 293:57]
    node _T_192 = add(io_Address, UInt<4>("h9")) @[SPI.scala 294:41]
    node _T_193 = tail(_T_192, 1) @[SPI.scala 294:41]
    node _GEN_146 = mux(_T_191, _T_193, _GEN_143) @[SPI.scala 293:70 SPI.scala 294:27]
    node _GEN_147 = mux(_T_191, UInt<4>("h9"), _GEN_145) @[SPI.scala 293:70 SPI.scala 295:22]
    node _GEN_148 = mux(_T_191, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 293:70 SPI.scala 296:28 SPI.scala 298:28]
    node _GEN_149 = mux(Carry_9, UInt<1>("h1"), _GEN_148) @[SPI.scala 291:33 SPI.scala 292:26]
    node _GEN_150 = mux(Carry_9, _GEN_143, _GEN_146) @[SPI.scala 291:33]
    node _GEN_151 = mux(Carry_9, _GEN_145, _GEN_147) @[SPI.scala 291:33]
    node _GEN_152 = mux(_T_186, io_Address, _GEN_150) @[SPI.scala 288:68 SPI.scala 289:27]
    node _GEN_153 = mux(_T_186, UInt<1>("h1"), _GEN_149) @[SPI.scala 288:68 SPI.scala 290:26]
    node _GEN_154 = mux(_T_186, _GEN_145, _GEN_151) @[SPI.scala 288:68]
    node _T_194 = eq(UInt<4>("ha"), UInt<1>("h0")) @[SPI.scala 288:22]
    node _T_195 = bits(io_ByteEnable, 10, 10) @[SPI.scala 288:46]
    node _T_196 = and(_T_194, _T_195) @[SPI.scala 288:30]
    node _T_197 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 288:60]
    node _T_198 = and(_T_196, _T_197) @[SPI.scala 288:50]
    node _T_199 = gt(UInt<4>("ha"), PosReg) @[SPI.scala 293:28]
    node _T_200 = bits(io_ByteEnable, 10, 10) @[SPI.scala 293:53]
    node _T_201 = and(_T_199, _T_200) @[SPI.scala 293:37]
    node _GEN_276 = mux(_T_72, _GEN_153, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 79:14]
    node _GEN_301 = mux(_T_71, _GEN_276, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_331 = mux(_T_44, UInt<1>("h0"), _GEN_301) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_359 = mux(_T_43, UInt<1>("h0"), _GEN_331) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_387 = mux(_T_34, UInt<1>("h0"), _GEN_359) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_415 = mux(_T_33, UInt<1>("h0"), _GEN_387) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_443 = mux(_T_24, UInt<1>("h0"), _GEN_415) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_472 = mux(_T_20, UInt<1>("h0"), _GEN_443) @[Conditional.scala 40:58 SPI.scala 79:14]
    node Carry_10 = _GEN_472 @[SPI.scala 77:19]
    node _T_202 = eq(Carry_10, UInt<1>("h0")) @[SPI.scala 293:60]
    node _T_203 = and(_T_201, _T_202) @[SPI.scala 293:57]
    node _T_204 = add(io_Address, UInt<4>("ha")) @[SPI.scala 294:41]
    node _T_205 = tail(_T_204, 1) @[SPI.scala 294:41]
    node _GEN_155 = mux(_T_203, _T_205, _GEN_152) @[SPI.scala 293:70 SPI.scala 294:27]
    node _GEN_156 = mux(_T_203, UInt<4>("ha"), _GEN_154) @[SPI.scala 293:70 SPI.scala 295:22]
    node _GEN_157 = mux(_T_203, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 293:70 SPI.scala 296:28 SPI.scala 298:28]
    node _GEN_158 = mux(Carry_10, UInt<1>("h1"), _GEN_157) @[SPI.scala 291:33 SPI.scala 292:26]
    node _GEN_159 = mux(Carry_10, _GEN_152, _GEN_155) @[SPI.scala 291:33]
    node _GEN_160 = mux(Carry_10, _GEN_154, _GEN_156) @[SPI.scala 291:33]
    node _GEN_161 = mux(_T_198, io_Address, _GEN_159) @[SPI.scala 288:68 SPI.scala 289:27]
    node _GEN_162 = mux(_T_198, UInt<1>("h1"), _GEN_158) @[SPI.scala 288:68 SPI.scala 290:26]
    node _GEN_163 = mux(_T_198, _GEN_154, _GEN_160) @[SPI.scala 288:68]
    node _T_206 = eq(UInt<4>("hb"), UInt<1>("h0")) @[SPI.scala 288:22]
    node _T_207 = bits(io_ByteEnable, 11, 11) @[SPI.scala 288:46]
    node _T_208 = and(_T_206, _T_207) @[SPI.scala 288:30]
    node _T_209 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 288:60]
    node _T_210 = and(_T_208, _T_209) @[SPI.scala 288:50]
    node _T_211 = gt(UInt<4>("hb"), PosReg) @[SPI.scala 293:28]
    node _T_212 = bits(io_ByteEnable, 11, 11) @[SPI.scala 293:53]
    node _T_213 = and(_T_211, _T_212) @[SPI.scala 293:37]
    node _GEN_277 = mux(_T_72, _GEN_162, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 79:14]
    node _GEN_302 = mux(_T_71, _GEN_277, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_332 = mux(_T_44, UInt<1>("h0"), _GEN_302) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_360 = mux(_T_43, UInt<1>("h0"), _GEN_332) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_388 = mux(_T_34, UInt<1>("h0"), _GEN_360) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_416 = mux(_T_33, UInt<1>("h0"), _GEN_388) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_444 = mux(_T_24, UInt<1>("h0"), _GEN_416) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_473 = mux(_T_20, UInt<1>("h0"), _GEN_444) @[Conditional.scala 40:58 SPI.scala 79:14]
    node Carry_11 = _GEN_473 @[SPI.scala 77:19]
    node _T_214 = eq(Carry_11, UInt<1>("h0")) @[SPI.scala 293:60]
    node _T_215 = and(_T_213, _T_214) @[SPI.scala 293:57]
    node _T_216 = add(io_Address, UInt<4>("hb")) @[SPI.scala 294:41]
    node _T_217 = tail(_T_216, 1) @[SPI.scala 294:41]
    node _GEN_164 = mux(_T_215, _T_217, _GEN_161) @[SPI.scala 293:70 SPI.scala 294:27]
    node _GEN_165 = mux(_T_215, UInt<4>("hb"), _GEN_163) @[SPI.scala 293:70 SPI.scala 295:22]
    node _GEN_166 = mux(_T_215, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 293:70 SPI.scala 296:28 SPI.scala 298:28]
    node _GEN_167 = mux(Carry_11, UInt<1>("h1"), _GEN_166) @[SPI.scala 291:33 SPI.scala 292:26]
    node _GEN_168 = mux(Carry_11, _GEN_161, _GEN_164) @[SPI.scala 291:33]
    node _GEN_169 = mux(Carry_11, _GEN_163, _GEN_165) @[SPI.scala 291:33]
    node _GEN_170 = mux(_T_210, io_Address, _GEN_168) @[SPI.scala 288:68 SPI.scala 289:27]
    node _GEN_171 = mux(_T_210, UInt<1>("h1"), _GEN_167) @[SPI.scala 288:68 SPI.scala 290:26]
    node _GEN_172 = mux(_T_210, _GEN_163, _GEN_169) @[SPI.scala 288:68]
    node _T_218 = eq(UInt<4>("hc"), UInt<1>("h0")) @[SPI.scala 288:22]
    node _T_219 = bits(io_ByteEnable, 12, 12) @[SPI.scala 288:46]
    node _T_220 = and(_T_218, _T_219) @[SPI.scala 288:30]
    node _T_221 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 288:60]
    node _T_222 = and(_T_220, _T_221) @[SPI.scala 288:50]
    node _T_223 = gt(UInt<4>("hc"), PosReg) @[SPI.scala 293:28]
    node _T_224 = bits(io_ByteEnable, 12, 12) @[SPI.scala 293:53]
    node _T_225 = and(_T_223, _T_224) @[SPI.scala 293:37]
    node _GEN_278 = mux(_T_72, _GEN_171, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 79:14]
    node _GEN_303 = mux(_T_71, _GEN_278, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_333 = mux(_T_44, UInt<1>("h0"), _GEN_303) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_361 = mux(_T_43, UInt<1>("h0"), _GEN_333) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_389 = mux(_T_34, UInt<1>("h0"), _GEN_361) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_417 = mux(_T_33, UInt<1>("h0"), _GEN_389) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_445 = mux(_T_24, UInt<1>("h0"), _GEN_417) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_474 = mux(_T_20, UInt<1>("h0"), _GEN_445) @[Conditional.scala 40:58 SPI.scala 79:14]
    node Carry_12 = _GEN_474 @[SPI.scala 77:19]
    node _T_226 = eq(Carry_12, UInt<1>("h0")) @[SPI.scala 293:60]
    node _T_227 = and(_T_225, _T_226) @[SPI.scala 293:57]
    node _T_228 = add(io_Address, UInt<4>("hc")) @[SPI.scala 294:41]
    node _T_229 = tail(_T_228, 1) @[SPI.scala 294:41]
    node _GEN_173 = mux(_T_227, _T_229, _GEN_170) @[SPI.scala 293:70 SPI.scala 294:27]
    node _GEN_174 = mux(_T_227, UInt<4>("hc"), _GEN_172) @[SPI.scala 293:70 SPI.scala 295:22]
    node _GEN_175 = mux(_T_227, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 293:70 SPI.scala 296:28 SPI.scala 298:28]
    node _GEN_176 = mux(Carry_12, UInt<1>("h1"), _GEN_175) @[SPI.scala 291:33 SPI.scala 292:26]
    node _GEN_177 = mux(Carry_12, _GEN_170, _GEN_173) @[SPI.scala 291:33]
    node _GEN_178 = mux(Carry_12, _GEN_172, _GEN_174) @[SPI.scala 291:33]
    node _GEN_179 = mux(_T_222, io_Address, _GEN_177) @[SPI.scala 288:68 SPI.scala 289:27]
    node _GEN_180 = mux(_T_222, UInt<1>("h1"), _GEN_176) @[SPI.scala 288:68 SPI.scala 290:26]
    node _GEN_181 = mux(_T_222, _GEN_172, _GEN_178) @[SPI.scala 288:68]
    node _T_230 = eq(UInt<4>("hd"), UInt<1>("h0")) @[SPI.scala 288:22]
    node _T_231 = bits(io_ByteEnable, 13, 13) @[SPI.scala 288:46]
    node _T_232 = and(_T_230, _T_231) @[SPI.scala 288:30]
    node _T_233 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 288:60]
    node _T_234 = and(_T_232, _T_233) @[SPI.scala 288:50]
    node _T_235 = gt(UInt<4>("hd"), PosReg) @[SPI.scala 293:28]
    node _T_236 = bits(io_ByteEnable, 13, 13) @[SPI.scala 293:53]
    node _T_237 = and(_T_235, _T_236) @[SPI.scala 293:37]
    node _GEN_279 = mux(_T_72, _GEN_180, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 79:14]
    node _GEN_304 = mux(_T_71, _GEN_279, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_334 = mux(_T_44, UInt<1>("h0"), _GEN_304) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_362 = mux(_T_43, UInt<1>("h0"), _GEN_334) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_390 = mux(_T_34, UInt<1>("h0"), _GEN_362) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_418 = mux(_T_33, UInt<1>("h0"), _GEN_390) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_446 = mux(_T_24, UInt<1>("h0"), _GEN_418) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_475 = mux(_T_20, UInt<1>("h0"), _GEN_446) @[Conditional.scala 40:58 SPI.scala 79:14]
    node Carry_13 = _GEN_475 @[SPI.scala 77:19]
    node _T_238 = eq(Carry_13, UInt<1>("h0")) @[SPI.scala 293:60]
    node _T_239 = and(_T_237, _T_238) @[SPI.scala 293:57]
    node _T_240 = add(io_Address, UInt<4>("hd")) @[SPI.scala 294:41]
    node _T_241 = tail(_T_240, 1) @[SPI.scala 294:41]
    node _GEN_182 = mux(_T_239, _T_241, _GEN_179) @[SPI.scala 293:70 SPI.scala 294:27]
    node _GEN_183 = mux(_T_239, UInt<4>("hd"), _GEN_181) @[SPI.scala 293:70 SPI.scala 295:22]
    node _GEN_184 = mux(_T_239, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 293:70 SPI.scala 296:28 SPI.scala 298:28]
    node _GEN_185 = mux(Carry_13, UInt<1>("h1"), _GEN_184) @[SPI.scala 291:33 SPI.scala 292:26]
    node _GEN_186 = mux(Carry_13, _GEN_179, _GEN_182) @[SPI.scala 291:33]
    node _GEN_187 = mux(Carry_13, _GEN_181, _GEN_183) @[SPI.scala 291:33]
    node _GEN_188 = mux(_T_234, io_Address, _GEN_186) @[SPI.scala 288:68 SPI.scala 289:27]
    node _GEN_189 = mux(_T_234, UInt<1>("h1"), _GEN_185) @[SPI.scala 288:68 SPI.scala 290:26]
    node _GEN_190 = mux(_T_234, _GEN_181, _GEN_187) @[SPI.scala 288:68]
    node _T_242 = eq(UInt<4>("he"), UInt<1>("h0")) @[SPI.scala 288:22]
    node _T_243 = bits(io_ByteEnable, 14, 14) @[SPI.scala 288:46]
    node _T_244 = and(_T_242, _T_243) @[SPI.scala 288:30]
    node _T_245 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 288:60]
    node _T_246 = and(_T_244, _T_245) @[SPI.scala 288:50]
    node _T_247 = gt(UInt<4>("he"), PosReg) @[SPI.scala 293:28]
    node _T_248 = bits(io_ByteEnable, 14, 14) @[SPI.scala 293:53]
    node _T_249 = and(_T_247, _T_248) @[SPI.scala 293:37]
    node _GEN_280 = mux(_T_72, _GEN_189, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 79:14]
    node _GEN_305 = mux(_T_71, _GEN_280, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_335 = mux(_T_44, UInt<1>("h0"), _GEN_305) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_363 = mux(_T_43, UInt<1>("h0"), _GEN_335) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_391 = mux(_T_34, UInt<1>("h0"), _GEN_363) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_419 = mux(_T_33, UInt<1>("h0"), _GEN_391) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_447 = mux(_T_24, UInt<1>("h0"), _GEN_419) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_476 = mux(_T_20, UInt<1>("h0"), _GEN_447) @[Conditional.scala 40:58 SPI.scala 79:14]
    node Carry_14 = _GEN_476 @[SPI.scala 77:19]
    node _T_250 = eq(Carry_14, UInt<1>("h0")) @[SPI.scala 293:60]
    node _T_251 = and(_T_249, _T_250) @[SPI.scala 293:57]
    node _T_252 = add(io_Address, UInt<4>("he")) @[SPI.scala 294:41]
    node _T_253 = tail(_T_252, 1) @[SPI.scala 294:41]
    node _GEN_191 = mux(_T_251, _T_253, _GEN_188) @[SPI.scala 293:70 SPI.scala 294:27]
    node _GEN_192 = mux(_T_251, UInt<4>("he"), _GEN_190) @[SPI.scala 293:70 SPI.scala 295:22]
    node _GEN_193 = mux(_T_251, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 293:70 SPI.scala 296:28 SPI.scala 298:28]
    node _GEN_194 = mux(Carry_14, UInt<1>("h1"), _GEN_193) @[SPI.scala 291:33 SPI.scala 292:26]
    node _GEN_195 = mux(Carry_14, _GEN_188, _GEN_191) @[SPI.scala 291:33]
    node _GEN_196 = mux(Carry_14, _GEN_190, _GEN_192) @[SPI.scala 291:33]
    node _GEN_197 = mux(_T_246, io_Address, _GEN_195) @[SPI.scala 288:68 SPI.scala 289:27]
    node _GEN_198 = mux(_T_246, UInt<1>("h1"), _GEN_194) @[SPI.scala 288:68 SPI.scala 290:26]
    node _GEN_199 = mux(_T_246, _GEN_190, _GEN_196) @[SPI.scala 288:68]
    node _T_254 = eq(UInt<4>("hf"), UInt<1>("h0")) @[SPI.scala 288:22]
    node _T_255 = bits(io_ByteEnable, 15, 15) @[SPI.scala 288:46]
    node _T_256 = and(_T_254, _T_255) @[SPI.scala 288:30]
    node _T_257 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 288:60]
    node _T_258 = and(_T_256, _T_257) @[SPI.scala 288:50]
    node _T_259 = gt(UInt<4>("hf"), PosReg) @[SPI.scala 293:28]
    node _T_260 = bits(io_ByteEnable, 15, 15) @[SPI.scala 293:53]
    node _T_261 = and(_T_259, _T_260) @[SPI.scala 293:37]
    node _GEN_281 = mux(_T_72, _GEN_198, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 79:14]
    node _GEN_306 = mux(_T_71, _GEN_281, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_336 = mux(_T_44, UInt<1>("h0"), _GEN_306) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_364 = mux(_T_43, UInt<1>("h0"), _GEN_336) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_392 = mux(_T_34, UInt<1>("h0"), _GEN_364) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_420 = mux(_T_33, UInt<1>("h0"), _GEN_392) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_448 = mux(_T_24, UInt<1>("h0"), _GEN_420) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_477 = mux(_T_20, UInt<1>("h0"), _GEN_448) @[Conditional.scala 40:58 SPI.scala 79:14]
    node Carry_15 = _GEN_477 @[SPI.scala 77:19]
    node _T_262 = eq(Carry_15, UInt<1>("h0")) @[SPI.scala 293:60]
    node _T_263 = and(_T_261, _T_262) @[SPI.scala 293:57]
    node _T_264 = add(io_Address, UInt<4>("hf")) @[SPI.scala 294:41]
    node _T_265 = tail(_T_264, 1) @[SPI.scala 294:41]
    node _GEN_200 = mux(_T_263, _T_265, _GEN_197) @[SPI.scala 293:70 SPI.scala 294:27]
    node _GEN_201 = mux(_T_263, UInt<4>("hf"), _GEN_199) @[SPI.scala 293:70 SPI.scala 295:22]
    node _GEN_202 = mux(_T_263, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 293:70 SPI.scala 296:28 SPI.scala 298:28]
    node _GEN_203 = mux(Carry_15, UInt<1>("h1"), _GEN_202) @[SPI.scala 291:33 SPI.scala 292:26]
    node _GEN_204 = mux(Carry_15, _GEN_197, _GEN_200) @[SPI.scala 291:33]
    node _GEN_205 = mux(Carry_15, _GEN_199, _GEN_201) @[SPI.scala 291:33]
    node _GEN_206 = mux(_T_258, io_Address, _GEN_204) @[SPI.scala 288:68 SPI.scala 289:27]
    node _GEN_207 = mux(_T_258, UInt<1>("h1"), _GEN_203) @[SPI.scala 288:68 SPI.scala 290:26]
    node _GEN_208 = mux(_T_258, _GEN_199, _GEN_205) @[SPI.scala 288:68]
    node _T_266 = bits(Carry_15, 0, 0) @[SPI.scala 302:27]
    node _T_267 = eq(_T_266, UInt<1>("h0")) @[SPI.scala 302:16]
    node _GEN_209 = mux(_T_267, UInt<1>("h0"), _GEN_208) @[SPI.scala 302:34 SPI.scala 303:20]
    node _GEN_210 = mux(_T_267, UInt<1>("h1"), _GEN_62) @[SPI.scala 302:34 SPI.scala 304:31]
    node _GEN_211 = mux(_T_267, UInt<3>("h4"), _GEN_63) @[SPI.scala 302:34 SPI.scala 305:22]
    node _GEN_212 = mux(_T_267, UInt<1>("h1"), _GEN_64) @[SPI.scala 302:34 SPI.scala 306:19]
    node _T_268 = eq(UInt<3>("h0"), SubStateReg) @[Conditional.scala 37:30]
    node _T_269 = sub(UInt<3>("h7"), CntReg) @[SPI.scala 319:38]
    node _T_270 = tail(_T_269, 1) @[SPI.scala 319:38]
    node _T_271 = dshr(UInt<8>("h2"), _T_270) @[SPI.scala 319:33]
    node _T_272 = bits(_T_271, 0, 0) @[SPI.scala 319:33]
    node _T_273 = add(CntReg, UInt<1>("h1")) @[SPI.scala 323:30]
    node _T_274 = tail(_T_273, 1) @[SPI.scala 323:30]
    node _GEN_213 = mux(NextStateInv, _T_274, CntReg) @[SPI.scala 322:29 SPI.scala 323:20 SPI.scala 317:18]
    node _T_275 = eq(CntReg, UInt<3>("h7")) @[SPI.scala 326:23]
    node _T_276 = and(_T_275, NextStateInv) @[SPI.scala 326:31]
    node _T_277 = dshr(UInt<8>("h2"), UInt<1>("h0")) @[SPI.scala 327:35]
    node _T_278 = bits(_T_277, 0, 0) @[SPI.scala 327:35]
    node _GEN_214 = mux(_T_276, _T_278, _T_272) @[SPI.scala 326:48 SPI.scala 327:21 SPI.scala 319:19]
    node _GEN_215 = mux(_T_276, UInt<1>("h0"), _GEN_213) @[SPI.scala 326:48 SPI.scala 328:20]
    node _GEN_216 = mux(_T_276, UInt<3>("h1"), UInt<3>("h0")) @[SPI.scala 326:48 SPI.scala 329:25 SPI.scala 320:23]
    node _T_279 = eq(UInt<3>("h1"), SubStateReg) @[Conditional.scala 37:30]
    node _T_280 = sub(UInt<5>("h17"), CntReg) @[SPI.scala 336:39]
    node _T_281 = tail(_T_280, 1) @[SPI.scala 336:39]
    node _T_282 = dshr(TempAddress, _T_281) @[SPI.scala 336:33]
    node _T_283 = bits(_T_282, 0, 0) @[SPI.scala 336:33]
    node _T_284 = add(CntReg, UInt<1>("h1")) @[SPI.scala 340:30]
    node _T_285 = tail(_T_284, 1) @[SPI.scala 340:30]
    node _GEN_217 = mux(NextStateInv, _T_285, CntReg) @[SPI.scala 339:29 SPI.scala 340:20 SPI.scala 334:18]
    node _T_286 = eq(CntReg, UInt<5>("h17")) @[SPI.scala 343:23]
    node _T_287 = and(_T_286, NextStateInv) @[SPI.scala 343:32]
    node _T_288 = dshr(TempAddress, UInt<1>("h0")) @[SPI.scala 344:35]
    node _T_289 = bits(_T_288, 0, 0) @[SPI.scala 344:35]
    node _GEN_218 = mux(_T_287, _T_289, _T_283) @[SPI.scala 343:48 SPI.scala 344:21 SPI.scala 336:19]
    node _GEN_219 = mux(_T_287, UInt<1>("h0"), _GEN_217) @[SPI.scala 343:48 SPI.scala 345:20]
    node _GEN_220 = mux(_T_287, UInt<3>("h2"), UInt<3>("h1")) @[SPI.scala 343:48 SPI.scala 346:25 SPI.scala 337:23]
    node _T_290 = eq(UInt<3>("h2"), SubStateReg) @[Conditional.scala 37:30]
    node _T_291 = shr(PosReg, 2) @[SPI.scala 353:43]
    node hi = bits(PosReg, 1, 0) @[SPI.scala 353:74]
    node lo = bits(CntReg, 2, 0) @[SPI.scala 353:86]
    node _T_292 = cat(hi, lo) @[Cat.scala 30:58]
    node _T_293 = sub(UInt<5>("h1f"), _T_292) @[SPI.scala 353:62]
    node _T_294 = tail(_T_293, 1) @[SPI.scala 353:62]
    node _GEN_221 = validif(eq(UInt<1>("h0"), _T_291), io_WriteData_0) @[SPI.scala 353:56 SPI.scala 353:56]
    node _GEN_222 = mux(eq(UInt<1>("h1"), _T_291), io_WriteData_1, _GEN_221) @[SPI.scala 353:56 SPI.scala 353:56]
    node _GEN_223 = mux(eq(UInt<2>("h2"), _T_291), io_WriteData_2, _GEN_222) @[SPI.scala 353:56 SPI.scala 353:56]
    node _GEN_224 = mux(eq(UInt<2>("h3"), _T_291), io_WriteData_3, _GEN_223) @[SPI.scala 353:56 SPI.scala 353:56]
    node _io_WriteData_T_291 = _GEN_224 @[SPI.scala 353:56]
    node _T_295 = dshr(_io_WriteData_T_291, _T_294) @[SPI.scala 353:56]
    node _T_296 = bits(_T_295, 0, 0) @[SPI.scala 353:56]
    node _T_297 = add(CntReg, UInt<1>("h1")) @[SPI.scala 357:30]
    node _T_298 = tail(_T_297, 1) @[SPI.scala 357:30]
    node _GEN_225 = mux(NextStateInv, _T_298, CntReg) @[SPI.scala 356:29 SPI.scala 357:20 SPI.scala 351:18]
    node _T_299 = eq(CntReg, UInt<3>("h7")) @[SPI.scala 360:23]
    node _T_300 = and(_T_299, NextStateInv) @[SPI.scala 360:31]
    node _T_301 = add(PosReg, UInt<1>("h1")) @[SPI.scala 361:30]
    node _T_302 = tail(_T_301, 1) @[SPI.scala 361:30]
    node _T_303 = add(PosReg, UInt<1>("h1")) @[SPI.scala 366:40]
    node _T_304 = tail(_T_303, 1) @[SPI.scala 366:40]
    node _T_305 = dshr(io_ByteEnable, _T_304) @[SPI.scala 366:32]
    node _T_306 = bits(_T_305, 0, 0) @[SPI.scala 366:32]
    node _T_307 = eq(_T_306, UInt<1>("h0")) @[SPI.scala 366:18]
    node _GEN_226 = mux(_T_307, UInt<1>("h0"), UInt<1>("h0")) @[SPI.scala 366:48 SPI.scala 367:22 SPI.scala 362:20]
    node _GEN_227 = mux(_T_307, UInt<3>("h3"), UInt<3>("h2")) @[SPI.scala 366:48 SPI.scala 368:27 SPI.scala 354:23]
    node _GEN_228 = mux(_T_307, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 366:48 SPI.scala 369:21 SPI.scala 350:17]
    node _GEN_229 = mux(_T_300, _T_302, PosReg) @[SPI.scala 360:48 SPI.scala 361:20 SPI.scala 75:23]
    node _GEN_230 = mux(_T_300, _GEN_226, _GEN_225) @[SPI.scala 360:48]
    node _GEN_231 = mux(_T_300, _GEN_227, UInt<3>("h2")) @[SPI.scala 360:48 SPI.scala 354:23]
    node _GEN_232 = mux(_T_300, _GEN_228, UInt<1>("h0")) @[SPI.scala 360:48 SPI.scala 350:17]
    node _T_308 = shl(PosReg, 3) @[SPI.scala 373:34]
    node _T_309 = add(CntReg, _T_308) @[SPI.scala 373:24]
    node _T_310 = tail(_T_309, 1) @[SPI.scala 373:24]
    node _T_311 = eq(_T_310, UInt<7>("h7f")) @[SPI.scala 373:48]
    node _T_312 = and(_T_311, NextStateInv) @[SPI.scala 373:58]
    node _GEN_233 = mux(_T_312, UInt<1>("h0"), _GEN_230) @[SPI.scala 373:75 SPI.scala 374:20]
    node _GEN_234 = mux(_T_312, UInt<1>("h0"), _GEN_229) @[SPI.scala 373:75 SPI.scala 375:20]
    node _GEN_235 = mux(_T_312, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 373:75 SPI.scala 376:31 SPI.scala 54:21]
    node _GEN_236 = mux(_T_312, UInt<3>("h4"), UInt<3>("h6")) @[SPI.scala 373:75 SPI.scala 377:22 SPI.scala 274:16]
    node _GEN_237 = mux(_T_312, UInt<1>("h1"), _GEN_232) @[SPI.scala 373:75 SPI.scala 378:19]
    node _T_313 = eq(UInt<3>("h3"), SubStateReg) @[Conditional.scala 37:30]
    node _GEN_238 = mux(NextStateInv, UInt<3>("h5"), UInt<3>("h0")) @[SPI.scala 388:29 SPI.scala 389:25 SPI.scala 62:15]
    node _GEN_239 = mux(_T_313, UInt<1>("h1"), UInt<1>("h1")) @[Conditional.scala 39:67 SPI.scala 386:17 SPI.scala 42:9]
    node _GEN_240 = mux(_T_313, _GEN_238, UInt<3>("h0")) @[Conditional.scala 39:67 SPI.scala 62:15]
    node _GEN_241 = mux(_T_290, _GEN_237, _GEN_239) @[Conditional.scala 39:67]
    node _GEN_242 = mux(_T_290, _GEN_233, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 65:10]
    node _GEN_243 = mux(_T_290, _T_296, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 353:19 SPI.scala 43:11]
    node _GEN_244 = mux(_T_290, _GEN_231, _GEN_240) @[Conditional.scala 39:67]
    node _GEN_245 = mux(_T_290, _GEN_234, PosReg) @[Conditional.scala 39:67 SPI.scala 75:23]
    node _GEN_246 = mux(_T_290, _GEN_235, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 54:21]
    node _GEN_247 = mux(_T_290, _GEN_236, UInt<3>("h6")) @[Conditional.scala 39:67 SPI.scala 274:16]
    node _GEN_248 = mux(_T_279, UInt<1>("h0"), _GEN_241) @[Conditional.scala 39:67 SPI.scala 333:17]
    node _GEN_249 = mux(_T_279, _GEN_219, _GEN_242) @[Conditional.scala 39:67]
    node _GEN_250 = mux(_T_279, _GEN_218, _GEN_243) @[Conditional.scala 39:67]
    node _GEN_251 = mux(_T_279, _GEN_220, _GEN_244) @[Conditional.scala 39:67]
    node _GEN_252 = mux(_T_279, PosReg, _GEN_245) @[Conditional.scala 39:67 SPI.scala 75:23]
    node _GEN_253 = mux(_T_279, UInt<1>("h0"), _GEN_246) @[Conditional.scala 39:67 SPI.scala 54:21]
    node _GEN_254 = mux(_T_279, UInt<3>("h6"), _GEN_247) @[Conditional.scala 39:67 SPI.scala 274:16]
    node _GEN_255 = mux(_T_268, UInt<1>("h0"), _GEN_248) @[Conditional.scala 39:67 SPI.scala 316:17]
    node _GEN_256 = mux(_T_268, _GEN_215, _GEN_249) @[Conditional.scala 39:67]
    node _GEN_257 = mux(_T_268, _GEN_214, _GEN_250) @[Conditional.scala 39:67]
    node _GEN_258 = mux(_T_268, _GEN_216, _GEN_251) @[Conditional.scala 39:67]
    node _GEN_259 = mux(_T_268, PosReg, _GEN_252) @[Conditional.scala 39:67 SPI.scala 75:23]
    node _GEN_260 = mux(_T_268, UInt<1>("h0"), _GEN_253) @[Conditional.scala 39:67 SPI.scala 54:21]
    node _GEN_261 = mux(_T_268, UInt<3>("h6"), _GEN_254) @[Conditional.scala 39:67 SPI.scala 274:16]
    node _GEN_262 = mux(_T_72, _GEN_209, _GEN_259) @[Conditional.scala 40:58]
    node _GEN_263 = mux(_T_72, _GEN_210, _GEN_260) @[Conditional.scala 40:58]
    node _GEN_264 = mux(_T_72, _GEN_211, _GEN_261) @[Conditional.scala 40:58]
    node _GEN_265 = mux(_T_72, UInt<1>("h0"), _GEN_255) @[Conditional.scala 40:58 SPI.scala 311:17]
    node _GEN_266 = mux(_T_72, _GEN_206, TempAddress) @[Conditional.scala 40:58 SPI.scala 73:28]
    node _GEN_282 = mux(_T_72, _GEN_207, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 79:14]
    node _GEN_283 = mux(_T_72, UInt<3>("h0"), _GEN_258) @[Conditional.scala 40:58 SPI.scala 309:23]
    node _GEN_285 = mux(_T_72, UInt<1>("h0"), _GEN_256) @[Conditional.scala 40:58 SPI.scala 65:10]
    node _GEN_286 = mux(_T_72, UInt<1>("h0"), _GEN_257) @[Conditional.scala 40:58 SPI.scala 43:11]
    node _GEN_287 = mux(_T_71, _GEN_264, UInt<3>("h0")) @[Conditional.scala 39:67 SPI.scala 58:12]
    node _GEN_288 = mux(_T_71, _GEN_262, PosReg) @[Conditional.scala 39:67 SPI.scala 75:23]
    node _GEN_289 = mux(_T_71, _GEN_263, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 54:21]
    node _GEN_290 = mux(_T_71, _GEN_265, UInt<1>("h1")) @[Conditional.scala 39:67 SPI.scala 42:9]
    node _GEN_291 = mux(_T_71, _GEN_266, TempAddress) @[Conditional.scala 39:67 SPI.scala 73:28]
    node _GEN_307 = mux(_T_71, _GEN_282, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_308 = mux(_T_71, _GEN_283, UInt<3>("h0")) @[Conditional.scala 39:67 SPI.scala 62:15]
    node _GEN_310 = mux(_T_71, _GEN_285, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 65:10]
    node _GEN_311 = mux(_T_71, _GEN_286, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 43:11]
    node _GEN_312 = mux(_T_44, _GEN_60, _GEN_287) @[Conditional.scala 39:67]
    node _GEN_313 = mux(_T_44, _GEN_54, _GEN_290) @[Conditional.scala 39:67]
    node _GEN_314 = mux(_T_44, _GEN_55, _GEN_310) @[Conditional.scala 39:67]
    node _GEN_315 = mux(_T_44, _GEN_56, _GEN_311) @[Conditional.scala 39:67]
    node _GEN_316 = mux(_T_44, _GEN_57, _GEN_308) @[Conditional.scala 39:67]
    node _GEN_317 = mux(_T_44, _GEN_58, DataReg) @[Conditional.scala 39:67 SPI.scala 40:24]
    node _GEN_318 = mux(_T_44, _GEN_59, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 47:16]
    node _GEN_319 = mux(_T_44, PosReg, _GEN_288) @[Conditional.scala 39:67 SPI.scala 75:23]
    node _GEN_320 = mux(_T_44, UInt<1>("h0"), _GEN_289) @[Conditional.scala 39:67 SPI.scala 54:21]
    node _GEN_321 = mux(_T_44, TempAddress, _GEN_291) @[Conditional.scala 39:67 SPI.scala 73:28]
    node _GEN_337 = mux(_T_44, UInt<1>("h0"), _GEN_307) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_339 = mux(_T_43, _GEN_26, _GEN_312) @[Conditional.scala 39:67]
    node _GEN_340 = mux(_T_43, _GEN_28, _GEN_313) @[Conditional.scala 39:67]
    node _GEN_341 = mux(_T_43, _GEN_27, _GEN_316) @[Conditional.scala 39:67]
    node _GEN_343 = mux(_T_43, UInt<1>("h0"), _GEN_314) @[Conditional.scala 39:67 SPI.scala 65:10]
    node _GEN_344 = mux(_T_43, UInt<1>("h0"), _GEN_315) @[Conditional.scala 39:67 SPI.scala 43:11]
    node _GEN_345 = mux(_T_43, DataReg, _GEN_317) @[Conditional.scala 39:67 SPI.scala 40:24]
    node _GEN_346 = mux(_T_43, UInt<1>("h0"), _GEN_318) @[Conditional.scala 39:67 SPI.scala 47:16]
    node _GEN_347 = mux(_T_43, PosReg, _GEN_319) @[Conditional.scala 39:67 SPI.scala 75:23]
    node _GEN_348 = mux(_T_43, UInt<1>("h0"), _GEN_320) @[Conditional.scala 39:67 SPI.scala 54:21]
    node _GEN_349 = mux(_T_43, TempAddress, _GEN_321) @[Conditional.scala 39:67 SPI.scala 73:28]
    node _GEN_365 = mux(_T_43, UInt<1>("h0"), _GEN_337) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_366 = mux(_T_34, _GEN_21, _GEN_340) @[Conditional.scala 39:67]
    node _GEN_367 = mux(_T_34, _GEN_23, _GEN_339) @[Conditional.scala 39:67]
    node _GEN_368 = mux(_T_34, _GEN_22, _GEN_343) @[Conditional.scala 39:67]
    node _GEN_369 = mux(_T_34, _T_38, _GEN_344) @[Conditional.scala 39:67 SPI.scala 186:15]
    node _GEN_370 = mux(_T_34, _GEN_21, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 45:16]
    node _GEN_371 = mux(_T_34, UInt<3>("h0"), _GEN_341) @[Conditional.scala 39:67 SPI.scala 62:15]
    node _GEN_373 = mux(_T_34, DataReg, _GEN_345) @[Conditional.scala 39:67 SPI.scala 40:24]
    node _GEN_374 = mux(_T_34, UInt<1>("h0"), _GEN_346) @[Conditional.scala 39:67 SPI.scala 47:16]
    node _GEN_375 = mux(_T_34, PosReg, _GEN_347) @[Conditional.scala 39:67 SPI.scala 75:23]
    node _GEN_376 = mux(_T_34, UInt<1>("h0"), _GEN_348) @[Conditional.scala 39:67 SPI.scala 54:21]
    node _GEN_377 = mux(_T_34, TempAddress, _GEN_349) @[Conditional.scala 39:67 SPI.scala 73:28]
    node _GEN_393 = mux(_T_34, UInt<1>("h0"), _GEN_365) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_394 = mux(_T_33, UInt<1>("h1"), _GEN_366) @[Conditional.scala 39:67 SPI.scala 174:13]
    node _GEN_395 = mux(_T_33, _GEN_19, _GEN_367) @[Conditional.scala 39:67]
    node _GEN_397 = mux(_T_33, UInt<1>("h0"), _GEN_368) @[Conditional.scala 39:67 SPI.scala 65:10]
    node _GEN_398 = mux(_T_33, UInt<1>("h0"), _GEN_369) @[Conditional.scala 39:67 SPI.scala 43:11]
    node _GEN_399 = mux(_T_33, UInt<1>("h0"), _GEN_370) @[Conditional.scala 39:67 SPI.scala 45:16]
    node _GEN_400 = mux(_T_33, UInt<3>("h0"), _GEN_371) @[Conditional.scala 39:67 SPI.scala 62:15]
    node _GEN_401 = mux(_T_33, DataReg, _GEN_373) @[Conditional.scala 39:67 SPI.scala 40:24]
    node _GEN_402 = mux(_T_33, UInt<1>("h0"), _GEN_374) @[Conditional.scala 39:67 SPI.scala 47:16]
    node _GEN_403 = mux(_T_33, PosReg, _GEN_375) @[Conditional.scala 39:67 SPI.scala 75:23]
    node _GEN_404 = mux(_T_33, UInt<1>("h0"), _GEN_376) @[Conditional.scala 39:67 SPI.scala 54:21]
    node _GEN_405 = mux(_T_33, TempAddress, _GEN_377) @[Conditional.scala 39:67 SPI.scala 73:28]
    node _GEN_421 = mux(_T_33, UInt<1>("h0"), _GEN_393) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_422 = mux(_T_24, _GEN_14, _GEN_394) @[Conditional.scala 39:67]
    node _GEN_423 = mux(_T_24, _GEN_17, _GEN_395) @[Conditional.scala 39:67]
    node _GEN_424 = mux(_T_24, _GEN_16, _GEN_398) @[Conditional.scala 39:67]
    node _GEN_425 = mux(_T_24, _GEN_15, _GEN_397) @[Conditional.scala 39:67]
    node _GEN_427 = mux(_T_24, UInt<1>("h0"), _GEN_399) @[Conditional.scala 39:67 SPI.scala 45:16]
    node _GEN_428 = mux(_T_24, UInt<3>("h0"), _GEN_400) @[Conditional.scala 39:67 SPI.scala 62:15]
    node _GEN_429 = mux(_T_24, DataReg, _GEN_401) @[Conditional.scala 39:67 SPI.scala 40:24]
    node _GEN_430 = mux(_T_24, UInt<1>("h0"), _GEN_402) @[Conditional.scala 39:67 SPI.scala 47:16]
    node _GEN_431 = mux(_T_24, PosReg, _GEN_403) @[Conditional.scala 39:67 SPI.scala 75:23]
    node _GEN_432 = mux(_T_24, UInt<1>("h0"), _GEN_404) @[Conditional.scala 39:67 SPI.scala 54:21]
    node _GEN_433 = mux(_T_24, TempAddress, _GEN_405) @[Conditional.scala 39:67 SPI.scala 73:28]
    node _GEN_449 = mux(_T_24, UInt<1>("h0"), _GEN_421) @[Conditional.scala 39:67 SPI.scala 79:14]
    node _GEN_451 = mux(_T_20, _GEN_12, _GEN_425) @[Conditional.scala 40:58]
    node _GEN_452 = mux(_T_20, _GEN_11, _GEN_423) @[Conditional.scala 40:58]
    node _GEN_454 = mux(_T_20, UInt<1>("h1"), _GEN_422) @[Conditional.scala 40:58 SPI.scala 42:9]
    node _GEN_455 = mux(_T_20, UInt<1>("h0"), _GEN_424) @[Conditional.scala 40:58 SPI.scala 43:11]
    node _GEN_456 = mux(_T_20, UInt<1>("h0"), _GEN_427) @[Conditional.scala 40:58 SPI.scala 45:16]
    node _GEN_457 = mux(_T_20, UInt<3>("h0"), _GEN_428) @[Conditional.scala 40:58 SPI.scala 62:15]
    node _GEN_458 = mux(_T_20, DataReg, _GEN_429) @[Conditional.scala 40:58 SPI.scala 40:24]
    node _GEN_459 = mux(_T_20, UInt<1>("h0"), _GEN_430) @[Conditional.scala 40:58 SPI.scala 47:16]
    node _GEN_460 = mux(_T_20, PosReg, _GEN_431) @[Conditional.scala 40:58 SPI.scala 75:23]
    node _GEN_461 = mux(_T_20, UInt<1>("h0"), _GEN_432) @[Conditional.scala 40:58 SPI.scala 54:21]
    node _GEN_462 = mux(_T_20, TempAddress, _GEN_433) @[Conditional.scala 40:58 SPI.scala 73:28]
    node _GEN_478 = mux(_T_20, UInt<1>("h0"), _GEN_449) @[Conditional.scala 40:58 SPI.scala 79:14]
    node Carry_16 = _GEN_478 @[SPI.scala 77:19]
    node NextState = _GEN_4 @[SPI.scala 90:23]
    node FallingEdge = _GEN_9 @[SPI.scala 97:25]
    io_ReadData_0 <= _T @[SPI.scala 49:18]
    io_ReadData_1 <= _T_1 @[SPI.scala 50:18]
    io_ReadData_2 <= _T_2 @[SPI.scala 51:18]
    io_ReadData_3 <= _T_3 @[SPI.scala 52:18]
    io_DataValid <= _GEN_459
    io_WriteCompleted <= _GEN_461
    io_Completed <= _GEN_456
    io_CE <= _GEN_454
    io_MOSI <= _GEN_455
    io_S_CLK <= _T_4 @[SPI.scala 109:12]
    DataReg <= mux(reset, UInt<128>("h0"), bits(_GEN_458, 127, 0)) @[SPI.scala 40:24 SPI.scala 40:24]
    StateReg <= mux(reset, UInt<3>("h0"), _GEN_452) @[SPI.scala 57:25 SPI.scala 57:25]
    SubStateReg <= mux(reset, UInt<3>("h0"), _GEN_457) @[SPI.scala 61:28 SPI.scala 61:28]
    CntReg <= mux(reset, UInt<16>("h0"), _GEN_451) @[SPI.scala 64:23 SPI.scala 64:23]
    TempAddress <= mux(reset, UInt<24>("h0"), _GEN_462) @[SPI.scala 73:28 SPI.scala 73:28]
    PosReg <= mux(reset, UInt<4>("h0"), _GEN_460) @[SPI.scala 75:23 SPI.scala 75:23]
    ClkReg <= mux(reset, UInt<1>("h0"), _GEN_6) @[SPI.scala 84:23 SPI.scala 84:23]
    ClkCounter <= mux(reset, UInt<8>("h0"), _GEN_7) @[SPI.scala 85:27 SPI.scala 85:27]
    ClkRegDelay <= mux(reset, UInt<1>("h0"), ClkReg) @[SPI.scala 87:28 SPI.scala 87:28 SPI.scala 88:15]

  module OCPburst_SPI_memory :
    input clock : Clock
    input reset : UInt<1>
    input io_OCP_interface_M_Cmd : UInt<3>
    input io_OCP_interface_M_Addr : UInt<24>
    input io_OCP_interface_M_Data : UInt<32>
    input io_OCP_interface_M_DataValid : UInt<1>
    input io_OCP_interface_M_DataByteEn : UInt<4>
    output io_OCP_interface_S_Resp : UInt<2>
    output io_OCP_interface_S_Data : UInt<32>
    output io_OCP_interface_S_CmdAccept : UInt<1>
    output io_OCP_interface_S_DataAccept : UInt<1>
    output io_CE : UInt<1>
    output io_MOSI : UInt<1>
    input io_MISO : UInt<1>
    output io_S_CLK : UInt<1>
    output io_SR : UInt<4>
    output io_CntReg : UInt<8>
    output io_SPI_DATA_VALID : UInt<1>
    output io_SPI_write_complete : UInt<1>

    inst SPI of SPI @[OCPburst_SPI_memory.scala 34:19]
    reg slave_resp : UInt<2>, clock with :
      reset => (UInt<1>("h0"), slave_resp) @[OCPburst_SPI_memory.scala 54:27]
    reg StateReg : UInt<3>, clock with :
      reset => (UInt<1>("h0"), StateReg) @[OCPburst_SPI_memory.scala 58:25]
    reg CntReg : UInt<8>, clock with :
      reset => (UInt<1>("h0"), CntReg) @[OCPburst_SPI_memory.scala 61:23]
    reg WriteData_0 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), WriteData_0) @[OCPburst_SPI_memory.scala 64:22]
    reg WriteData_1 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), WriteData_1) @[OCPburst_SPI_memory.scala 64:22]
    reg WriteData_2 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), WriteData_2) @[OCPburst_SPI_memory.scala 64:22]
    reg WriteData_3 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), WriteData_3) @[OCPburst_SPI_memory.scala 64:22]
    reg WriteByteEN_0 : UInt<4>, clock with :
      reset => (UInt<1>("h0"), WriteByteEN_0) @[OCPburst_SPI_memory.scala 65:24]
    reg WriteByteEN_1 : UInt<4>, clock with :
      reset => (UInt<1>("h0"), WriteByteEN_1) @[OCPburst_SPI_memory.scala 65:24]
    reg WriteByteEN_2 : UInt<4>, clock with :
      reset => (UInt<1>("h0"), WriteByteEN_2) @[OCPburst_SPI_memory.scala 65:24]
    reg WriteByteEN_3 : UInt<4>, clock with :
      reset => (UInt<1>("h0"), WriteByteEN_3) @[OCPburst_SPI_memory.scala 65:24]
    reg address : UInt<24>, clock with :
      reset => (UInt<1>("h0"), address) @[OCPburst_SPI_memory.scala 68:24]
    node _T = eq(UInt<3>("h0"), StateReg) @[Conditional.scala 37:30]
    node _T_1 = eq(UInt<3>("h1"), io_OCP_interface_M_Cmd) @[Conditional.scala 37:30]
    node _T_2 = eq(UInt<3>("h2"), io_OCP_interface_M_Cmd) @[Conditional.scala 37:30]
    node _GEN_0 = mux(_T_2, UInt<1>("h0"), CntReg) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 81:18 OCPburst_SPI_memory.scala 61:23]
    node _GEN_1 = mux(_T_2, UInt<3>("h1"), StateReg) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 82:20 OCPburst_SPI_memory.scala 58:25]
    node _GEN_2 = mux(_T_2, io_OCP_interface_M_Addr, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 83:19 OCPburst_SPI_memory.scala 69:11]
    node _GEN_3 = mux(_T_1, UInt<1>("h0"), _GEN_0) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 76:18]
    node _GEN_4 = mux(_T_1, UInt<3>("h2"), _GEN_1) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 77:20]
    node _GEN_5 = mux(_T_1, io_OCP_interface_M_Addr, _GEN_2) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 78:19]
    node _T_3 = eq(UInt<3>("h1"), StateReg) @[Conditional.scala 37:30]
    node _GEN_6 = mux(SPI.io_DataValid, UInt<1>("h0"), CntReg) @[OCPburst_SPI_memory.scala 93:29 OCPburst_SPI_memory.scala 94:16 OCPburst_SPI_memory.scala 61:23]
    node _GEN_7 = mux(SPI.io_DataValid, UInt<3>("h3"), StateReg) @[OCPburst_SPI_memory.scala 93:29 OCPburst_SPI_memory.scala 95:18 OCPburst_SPI_memory.scala 58:25]
    node _T_4 = eq(UInt<3>("h3"), StateReg) @[Conditional.scala 37:30]
    node _T_5 = bits(CntReg, 1, 0)
    node _GEN_8 = validif(eq(UInt<1>("h0"), _T_5), SPI.io_ReadData_0) @[OCPburst_SPI_memory.scala 99:31 OCPburst_SPI_memory.scala 99:31]
    node _GEN_9 = mux(eq(UInt<1>("h1"), _T_5), SPI.io_ReadData_1, _GEN_8) @[OCPburst_SPI_memory.scala 99:31 OCPburst_SPI_memory.scala 99:31]
    node _GEN_10 = mux(eq(UInt<2>("h2"), _T_5), SPI.io_ReadData_2, _GEN_9) @[OCPburst_SPI_memory.scala 99:31 OCPburst_SPI_memory.scala 99:31]
    node _GEN_11 = mux(eq(UInt<2>("h3"), _T_5), SPI.io_ReadData_3, _GEN_10) @[OCPburst_SPI_memory.scala 99:31 OCPburst_SPI_memory.scala 99:31]
    node _T_6 = add(CntReg, UInt<1>("h1")) @[OCPburst_SPI_memory.scala 100:24]
    node _T_7 = tail(_T_6, 1) @[OCPburst_SPI_memory.scala 100:24]
    node _T_8 = eq(CntReg, UInt<2>("h3")) @[OCPburst_SPI_memory.scala 104:19]
    node _GEN_12 = mux(_T_8, UInt<1>("h0"), _T_7) @[OCPburst_SPI_memory.scala 104:28 OCPburst_SPI_memory.scala 105:16 OCPburst_SPI_memory.scala 100:14]
    node _GEN_13 = mux(_T_8, UInt<3>("h0"), StateReg) @[OCPburst_SPI_memory.scala 104:28 OCPburst_SPI_memory.scala 106:18 OCPburst_SPI_memory.scala 58:25]
    node _T_9 = eq(UInt<3>("h2"), StateReg) @[Conditional.scala 37:30]
    node _T_10 = eq(CntReg, UInt<1>("h0")) @[OCPburst_SPI_memory.scala 110:19]
    node _GEN_14 = mux(_T_10, UInt<1>("h1"), UInt<1>("h0")) @[OCPburst_SPI_memory.scala 110:27 OCPburst_SPI_memory.scala 111:38 OCPburst_SPI_memory.scala 113:38]
    node _T_11 = bits(io_OCP_interface_M_DataValid, 0, 0) @[OCPburst_SPI_memory.scala 117:47]
    node _T_12 = bits(CntReg, 1, 0)
    node _WriteData_T_12 = io_OCP_interface_M_Data @[OCPburst_SPI_memory.scala 118:27 OCPburst_SPI_memory.scala 118:27]
    node _GEN_15 = mux(eq(UInt<1>("h0"), _T_12), _WriteData_T_12, WriteData_0) @[OCPburst_SPI_memory.scala 118:27 OCPburst_SPI_memory.scala 118:27 OCPburst_SPI_memory.scala 64:22]
    node _GEN_16 = mux(eq(UInt<1>("h1"), _T_12), _WriteData_T_12, WriteData_1) @[OCPburst_SPI_memory.scala 118:27 OCPburst_SPI_memory.scala 118:27 OCPburst_SPI_memory.scala 64:22]
    node _GEN_17 = mux(eq(UInt<2>("h2"), _T_12), _WriteData_T_12, WriteData_2) @[OCPburst_SPI_memory.scala 118:27 OCPburst_SPI_memory.scala 118:27 OCPburst_SPI_memory.scala 64:22]
    node _GEN_18 = mux(eq(UInt<2>("h3"), _T_12), _WriteData_T_12, WriteData_3) @[OCPburst_SPI_memory.scala 118:27 OCPburst_SPI_memory.scala 118:27 OCPburst_SPI_memory.scala 64:22]
    node _T_13 = bits(CntReg, 1, 0)
    node _WriteByteEN_T_13 = io_OCP_interface_M_DataByteEn @[OCPburst_SPI_memory.scala 119:29 OCPburst_SPI_memory.scala 119:29]
    node _GEN_19 = mux(eq(UInt<1>("h0"), _T_13), _WriteByteEN_T_13, WriteByteEN_0) @[OCPburst_SPI_memory.scala 119:29 OCPburst_SPI_memory.scala 119:29 OCPburst_SPI_memory.scala 65:24]
    node _GEN_20 = mux(eq(UInt<1>("h1"), _T_13), _WriteByteEN_T_13, WriteByteEN_1) @[OCPburst_SPI_memory.scala 119:29 OCPburst_SPI_memory.scala 119:29 OCPburst_SPI_memory.scala 65:24]
    node _GEN_21 = mux(eq(UInt<2>("h2"), _T_13), _WriteByteEN_T_13, WriteByteEN_2) @[OCPburst_SPI_memory.scala 119:29 OCPburst_SPI_memory.scala 119:29 OCPburst_SPI_memory.scala 65:24]
    node _GEN_22 = mux(eq(UInt<2>("h3"), _T_13), _WriteByteEN_T_13, WriteByteEN_3) @[OCPburst_SPI_memory.scala 119:29 OCPburst_SPI_memory.scala 119:29 OCPburst_SPI_memory.scala 65:24]
    node _T_14 = add(CntReg, UInt<1>("h1")) @[OCPburst_SPI_memory.scala 120:26]
    node _T_15 = tail(_T_14, 1) @[OCPburst_SPI_memory.scala 120:26]
    node _GEN_23 = mux(_T_11, _GEN_15, WriteData_0) @[OCPburst_SPI_memory.scala 117:51 OCPburst_SPI_memory.scala 64:22]
    node _GEN_24 = mux(_T_11, _GEN_16, WriteData_1) @[OCPburst_SPI_memory.scala 117:51 OCPburst_SPI_memory.scala 64:22]
    node _GEN_25 = mux(_T_11, _GEN_17, WriteData_2) @[OCPburst_SPI_memory.scala 117:51 OCPburst_SPI_memory.scala 64:22]
    node _GEN_26 = mux(_T_11, _GEN_18, WriteData_3) @[OCPburst_SPI_memory.scala 117:51 OCPburst_SPI_memory.scala 64:22]
    node _GEN_27 = mux(_T_11, _GEN_19, WriteByteEN_0) @[OCPburst_SPI_memory.scala 117:51 OCPburst_SPI_memory.scala 65:24]
    node _GEN_28 = mux(_T_11, _GEN_20, WriteByteEN_1) @[OCPburst_SPI_memory.scala 117:51 OCPburst_SPI_memory.scala 65:24]
    node _GEN_29 = mux(_T_11, _GEN_21, WriteByteEN_2) @[OCPburst_SPI_memory.scala 117:51 OCPburst_SPI_memory.scala 65:24]
    node _GEN_30 = mux(_T_11, _GEN_22, WriteByteEN_3) @[OCPburst_SPI_memory.scala 117:51 OCPburst_SPI_memory.scala 65:24]
    node _GEN_31 = mux(_T_11, _T_15, CntReg) @[OCPburst_SPI_memory.scala 117:51 OCPburst_SPI_memory.scala 120:16 OCPburst_SPI_memory.scala 61:23]
    node _T_16 = eq(CntReg, UInt<2>("h3")) @[OCPburst_SPI_memory.scala 123:19]
    node _GEN_32 = mux(_T_16, UInt<1>("h0"), _GEN_31) @[OCPburst_SPI_memory.scala 123:28 OCPburst_SPI_memory.scala 124:16]
    node _GEN_33 = mux(_T_16, UInt<3>("h4"), StateReg) @[OCPburst_SPI_memory.scala 123:28 OCPburst_SPI_memory.scala 125:18 OCPburst_SPI_memory.scala 58:25]
    node _T_17 = eq(UInt<3>("h4"), StateReg) @[Conditional.scala 37:30]
    node _T_18 = shl(WriteByteEN_3, 12) @[OCPburst_SPI_memory.scala 135:44]
    node _T_19 = shl(WriteByteEN_2, 8) @[OCPburst_SPI_memory.scala 135:76]
    node _T_20 = add(_T_18, _T_19) @[OCPburst_SPI_memory.scala 135:58]
    node _T_21 = tail(_T_20, 1) @[OCPburst_SPI_memory.scala 135:58]
    node _T_22 = shl(WriteByteEN_1, 4) @[OCPburst_SPI_memory.scala 135:107]
    node _T_23 = add(_T_21, _T_22) @[OCPburst_SPI_memory.scala 135:89]
    node _T_24 = tail(_T_23, 1) @[OCPburst_SPI_memory.scala 135:89]
    node _T_25 = add(_T_24, WriteByteEN_0) @[OCPburst_SPI_memory.scala 135:120]
    node _T_26 = tail(_T_25, 1) @[OCPburst_SPI_memory.scala 135:120]
    node _GEN_34 = mux(SPI.io_WriteCompleted, UInt<2>("h1"), slave_resp) @[OCPburst_SPI_memory.scala 137:35 OCPburst_SPI_memory.scala 138:20 OCPburst_SPI_memory.scala 54:27]
    node _GEN_35 = mux(SPI.io_WriteCompleted, UInt<3>("h0"), UInt<3>("h4")) @[OCPburst_SPI_memory.scala 137:35 OCPburst_SPI_memory.scala 139:18 OCPburst_SPI_memory.scala 132:16]
    node _GEN_36 = mux(_T_17, address, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 129:15 OCPburst_SPI_memory.scala 69:11]
    node _GEN_37 = mux(_T_17, UInt<1>("h1"), UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 131:26 OCPburst_SPI_memory.scala 41:22]
    node _GEN_38 = mux(_T_17, _GEN_35, StateReg) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 58:25]
    node _GEN_39 = mux(_T_17, WriteData_0, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 134:24 OCPburst_SPI_memory.scala 36:25]
    node _GEN_40 = mux(_T_17, WriteData_1, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 134:24 OCPburst_SPI_memory.scala 36:25]
    node _GEN_41 = mux(_T_17, WriteData_2, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 134:24 OCPburst_SPI_memory.scala 36:25]
    node _GEN_42 = mux(_T_17, WriteData_3, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 134:24 OCPburst_SPI_memory.scala 36:25]
    node _GEN_43 = mux(_T_17, _T_26, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 135:25 OCPburst_SPI_memory.scala 42:21]
    node _GEN_44 = mux(_T_17, _GEN_34, slave_resp) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 54:27]
    node _GEN_45 = mux(_T_9, _GEN_14, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 29:32]
    node _GEN_46 = mux(_T_9, UInt<1>("h1"), UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 115:37 OCPburst_SPI_memory.scala 30:33]
    node _GEN_47 = mux(_T_9, _GEN_23, WriteData_0) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 64:22]
    node _GEN_48 = mux(_T_9, _GEN_24, WriteData_1) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 64:22]
    node _GEN_49 = mux(_T_9, _GEN_25, WriteData_2) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 64:22]
    node _GEN_50 = mux(_T_9, _GEN_26, WriteData_3) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 64:22]
    node _GEN_51 = mux(_T_9, _GEN_27, WriteByteEN_0) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 65:24]
    node _GEN_52 = mux(_T_9, _GEN_28, WriteByteEN_1) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 65:24]
    node _GEN_53 = mux(_T_9, _GEN_29, WriteByteEN_2) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 65:24]
    node _GEN_54 = mux(_T_9, _GEN_30, WriteByteEN_3) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 65:24]
    node _GEN_55 = mux(_T_9, _GEN_32, CntReg) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 61:23]
    node _GEN_56 = mux(_T_9, _GEN_33, _GEN_38) @[Conditional.scala 39:67]
    node _GEN_57 = mux(_T_9, UInt<1>("h0"), _GEN_36) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 69:11]
    node _GEN_58 = mux(_T_9, UInt<1>("h0"), _GEN_37) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 41:22]
    node _GEN_59 = mux(_T_9, UInt<1>("h0"), _GEN_39) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 36:25]
    node _GEN_60 = mux(_T_9, UInt<1>("h0"), _GEN_40) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 36:25]
    node _GEN_61 = mux(_T_9, UInt<1>("h0"), _GEN_41) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 36:25]
    node _GEN_62 = mux(_T_9, UInt<1>("h0"), _GEN_42) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 36:25]
    node _GEN_63 = mux(_T_9, UInt<1>("h0"), _GEN_43) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 42:21]
    node _GEN_64 = mux(_T_9, slave_resp, _GEN_44) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 54:27]
    node _SPI_io_ReadData_T_5 = _GEN_11 @[OCPburst_SPI_memory.scala 99:31]
    node _GEN_65 = mux(_T_4, _SPI_io_ReadData_T_5, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 99:31 OCPburst_SPI_memory.scala 31:27]
    node _GEN_66 = mux(_T_4, _GEN_12, _GEN_55) @[Conditional.scala 39:67]
    node _GEN_67 = mux(_T_4, UInt<1>("h0"), UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 101:25 OCPburst_SPI_memory.scala 40:21]
    node _GEN_68 = mux(_T_4, UInt<2>("h1"), slave_resp) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 102:31 OCPburst_SPI_memory.scala 55:27]
    node _GEN_69 = mux(_T_4, _GEN_13, _GEN_56) @[Conditional.scala 39:67]
    node _GEN_70 = mux(_T_4, UInt<1>("h0"), _GEN_45) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 29:32]
    node _GEN_71 = mux(_T_4, UInt<1>("h0"), _GEN_46) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 30:33]
    node _GEN_72 = mux(_T_4, WriteData_0, _GEN_47) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 64:22]
    node _GEN_73 = mux(_T_4, WriteData_1, _GEN_48) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 64:22]
    node _GEN_74 = mux(_T_4, WriteData_2, _GEN_49) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 64:22]
    node _GEN_75 = mux(_T_4, WriteData_3, _GEN_50) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 64:22]
    node _GEN_76 = mux(_T_4, WriteByteEN_0, _GEN_51) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 65:24]
    node _GEN_77 = mux(_T_4, WriteByteEN_1, _GEN_52) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 65:24]
    node _GEN_78 = mux(_T_4, WriteByteEN_2, _GEN_53) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 65:24]
    node _GEN_79 = mux(_T_4, WriteByteEN_3, _GEN_54) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 65:24]
    node _GEN_80 = mux(_T_4, UInt<1>("h0"), _GEN_57) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 69:11]
    node _GEN_81 = mux(_T_4, UInt<1>("h0"), _GEN_58) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 41:22]
    node _GEN_82 = mux(_T_4, UInt<1>("h0"), _GEN_59) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 36:25]
    node _GEN_83 = mux(_T_4, UInt<1>("h0"), _GEN_60) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 36:25]
    node _GEN_84 = mux(_T_4, UInt<1>("h0"), _GEN_61) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 36:25]
    node _GEN_85 = mux(_T_4, UInt<1>("h0"), _GEN_62) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 36:25]
    node _GEN_86 = mux(_T_4, UInt<1>("h0"), _GEN_63) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 42:21]
    node _GEN_87 = mux(_T_4, slave_resp, _GEN_64) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 54:27]
    node _GEN_88 = mux(_T_3, address, _GEN_80) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 88:15]
    node _GEN_89 = mux(_T_3, UInt<1>("h1"), _GEN_67) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 90:25]
    node _GEN_90 = mux(_T_3, UInt<1>("h1"), _GEN_70) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 91:36]
    node _GEN_91 = mux(_T_3, _GEN_6, _GEN_66) @[Conditional.scala 39:67]
    node _GEN_92 = mux(_T_3, _GEN_7, _GEN_69) @[Conditional.scala 39:67]
    node _GEN_93 = mux(_T_3, UInt<1>("h0"), _GEN_65) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 31:27]
    node _GEN_94 = mux(_T_3, slave_resp, _GEN_68) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 55:27]
    node _GEN_95 = mux(_T_3, UInt<1>("h0"), _GEN_71) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 30:33]
    node _GEN_96 = mux(_T_3, WriteData_0, _GEN_72) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 64:22]
    node _GEN_97 = mux(_T_3, WriteData_1, _GEN_73) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 64:22]
    node _GEN_98 = mux(_T_3, WriteData_2, _GEN_74) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 64:22]
    node _GEN_99 = mux(_T_3, WriteData_3, _GEN_75) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 64:22]
    node _GEN_100 = mux(_T_3, WriteByteEN_0, _GEN_76) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 65:24]
    node _GEN_101 = mux(_T_3, WriteByteEN_1, _GEN_77) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 65:24]
    node _GEN_102 = mux(_T_3, WriteByteEN_2, _GEN_78) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 65:24]
    node _GEN_103 = mux(_T_3, WriteByteEN_3, _GEN_79) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 65:24]
    node _GEN_104 = mux(_T_3, UInt<1>("h0"), _GEN_81) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 41:22]
    node _GEN_105 = mux(_T_3, UInt<1>("h0"), _GEN_82) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 36:25]
    node _GEN_106 = mux(_T_3, UInt<1>("h0"), _GEN_83) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 36:25]
    node _GEN_107 = mux(_T_3, UInt<1>("h0"), _GEN_84) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 36:25]
    node _GEN_108 = mux(_T_3, UInt<1>("h0"), _GEN_85) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 36:25]
    node _GEN_109 = mux(_T_3, UInt<1>("h0"), _GEN_86) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 42:21]
    node _GEN_110 = mux(_T_3, slave_resp, _GEN_87) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 54:27]
    node _GEN_111 = mux(_T, UInt<2>("h0"), _GEN_110) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 73:18]
    node _GEN_112 = mux(_T, _GEN_3, _GEN_91) @[Conditional.scala 40:58]
    node _GEN_113 = mux(_T, _GEN_4, _GEN_92) @[Conditional.scala 40:58]
    node _GEN_114 = mux(_T, _GEN_5, _GEN_88) @[Conditional.scala 40:58]
    node _GEN_115 = mux(_T, UInt<1>("h0"), _GEN_88) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 39:18]
    node _GEN_116 = mux(_T, UInt<1>("h0"), _GEN_89) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 40:21]
    node _GEN_117 = mux(_T, UInt<1>("h0"), _GEN_90) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 29:32]
    node _GEN_118 = mux(_T, UInt<1>("h0"), _GEN_93) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 31:27]
    node _GEN_119 = mux(_T, slave_resp, _GEN_94) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 55:27]
    node _GEN_120 = mux(_T, UInt<1>("h0"), _GEN_95) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 30:33]
    node _GEN_121 = mux(_T, WriteData_0, _GEN_96) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 64:22]
    node _GEN_122 = mux(_T, WriteData_1, _GEN_97) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 64:22]
    node _GEN_123 = mux(_T, WriteData_2, _GEN_98) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 64:22]
    node _GEN_124 = mux(_T, WriteData_3, _GEN_99) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 64:22]
    node _GEN_125 = mux(_T, WriteByteEN_0, _GEN_100) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 65:24]
    node _GEN_126 = mux(_T, WriteByteEN_1, _GEN_101) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 65:24]
    node _GEN_127 = mux(_T, WriteByteEN_2, _GEN_102) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 65:24]
    node _GEN_128 = mux(_T, WriteByteEN_3, _GEN_103) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 65:24]
    node _GEN_129 = mux(_T, UInt<1>("h0"), _GEN_104) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 41:22]
    node _GEN_130 = mux(_T, UInt<1>("h0"), _GEN_105) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 36:25]
    node _GEN_131 = mux(_T, UInt<1>("h0"), _GEN_106) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 36:25]
    node _GEN_132 = mux(_T, UInt<1>("h0"), _GEN_107) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 36:25]
    node _GEN_133 = mux(_T, UInt<1>("h0"), _GEN_108) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 36:25]
    node _GEN_134 = mux(_T, UInt<1>("h0"), _GEN_109) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 42:21]
    io_OCP_interface_S_Resp <= _GEN_119
    io_OCP_interface_S_Data <= _GEN_118
    io_OCP_interface_S_CmdAccept <= _GEN_117
    io_OCP_interface_S_DataAccept <= _GEN_120
    io_CE <= SPI.io_CE @[OCPburst_SPI_memory.scala 50:9]
    io_MOSI <= SPI.io_MOSI @[OCPburst_SPI_memory.scala 49:11]
    io_S_CLK <= SPI.io_S_CLK @[OCPburst_SPI_memory.scala 52:12]
    io_SR <= StateReg @[OCPburst_SPI_memory.scala 59:9]
    io_CntReg <= CntReg @[OCPburst_SPI_memory.scala 62:13]
    io_SPI_DATA_VALID <= SPI.io_DataValid @[OCPburst_SPI_memory.scala 44:21]
    io_SPI_write_complete <= SPI.io_WriteCompleted @[OCPburst_SPI_memory.scala 45:25]
    SPI.clock <= clock
    SPI.reset <= reset
    SPI.io_ReadEnable <= _GEN_116
    SPI.io_WriteEnable <= _GEN_129
    SPI.io_Address <= _GEN_115
    SPI.io_WriteData_0 <= _GEN_130
    SPI.io_WriteData_1 <= _GEN_131
    SPI.io_WriteData_2 <= _GEN_132
    SPI.io_WriteData_3 <= _GEN_133
    SPI.io_ByteEnable <= _GEN_134
    SPI.io_MISO <= io_MISO @[OCPburst_SPI_memory.scala 51:15]
    slave_resp <= mux(reset, UInt<2>("h0"), _GEN_111) @[OCPburst_SPI_memory.scala 54:27 OCPburst_SPI_memory.scala 54:27]
    StateReg <= mux(reset, UInt<3>("h0"), _GEN_113) @[OCPburst_SPI_memory.scala 58:25 OCPburst_SPI_memory.scala 58:25]
    CntReg <= mux(reset, UInt<8>("h0"), _GEN_112) @[OCPburst_SPI_memory.scala 61:23 OCPburst_SPI_memory.scala 61:23]
    WriteData_0 <= _GEN_121
    WriteData_1 <= _GEN_122
    WriteData_2 <= _GEN_123
    WriteData_3 <= _GEN_124
    WriteByteEN_0 <= _GEN_125
    WriteByteEN_1 <= _GEN_126
    WriteByteEN_2 <= _GEN_127
    WriteByteEN_3 <= _GEN_128
    address <= mux(reset, UInt<24>("h0"), _GEN_114) @[OCPburst_SPI_memory.scala 68:24 OCPburst_SPI_memory.scala 68:24]
