============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           May 09 2025  04:11:39 pm
  Module:                 my_project
  Operating conditions:   typical_1.00 (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (4949283 ps) Setup Check with Pin dp_temp_val_reg_reg[15]/clk->d
          Group: clk
     Startpoint: (R) ctrl/i_update_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) dp_temp_val_reg_reg[15]/d
          Clock: (R) clk

                      Capture       Launch     
        Clock Edge:+  5000000            0     
       Src Latency:+        0            0     
       Net Latency:+        0 (I)        0 (I) 
           Arrival:=  5000000            0     
                                               
             Setup:-       13                  
       Uncertainty:-    50000                  
     Required Time:=  4949987                  
      Launch Clock:-        0                  
         Data Path:-      704                  
             Slack:=  4949283                  

#------------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags     Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------
  ctrl/i_update_reg[0]/clk                         -       -        R     (arrival)            287    -     0     0       0    (-,-) 
  ctrl/i_update_reg[0]/o                           -       clk->o   R     b15fqn003hq1n02x5     10  8.2    46    68      68    (-,-) 
  g10617__6161/out0                                -       b->out0  F     b15nanb02aq1n02x5      7  7.5    48    50     117    (-,-) 
  g10611/o1                                        -       a->o1    R     b15inv020aq1n04x5      2  1.8    15    22     140    (-,-) 
  g10578__1705/o                                   -       a->o     R     b15and002aq1n04x5      8  6.9    19    25     165    (-,-) 
  g10468__8246/o1                                  -       b->o1    F     b15aoi022aq1n02x5      1  0.7    45    13     178    (-,-) 
  g10396__1666/o1                                  -       c->o1    R     b15nand03aq1n03x5      1  0.9    17    25     203    (-,-) 
  g10395__2346/out0                                -       c->out0  F     b15nano23aq1n03x5      1  0.8     8    11     213    (-,-) 
  g10370__6417/o1                                  -       a->o1    R     b15nand03aq1n03x5      8  8.9    50    39     252    (-,-) 
  dp_WALLACE_CSA_DUMMY_OP_groupi_g3736__6783/o     -       b->o     R     b15and002aq1n04x5      1  1.1     6    18     270    (-,-) 
  dp_WALLACE_CSA_DUMMY_OP_groupi_g3679__5526/carry -       b->carry R     b15rt0022eq1n02x5      1  2.2    15    24     295    (-,-) 
  dp_WALLACE_CSA_DUMMY_OP_groupi_g3648__5526/sum   -       a->sum   F     b15rm0023aq1n02x5      1  1.2     9    40     335    (-,-) 
  dp_WALLACE_CSA_DUMMY_OP_groupi_g3644/o1          -       a->o1    R     b15inv000aq1n05x5      1  1.8     6     8     343    (-,-) 
  dp_WALLACE_CSA_DUMMY_OP_groupi_g3628__6161/sum   -       c->sum   F     b15rm0023aq1n04x5      2  2.2     9    39     382    (-,-) 
  dp_WALLACE_CSA_DUMMY_OP_groupi_g3625__5115/o1    -       a->o1    R     b15nor002aq1n04x4      2  1.5     8    10     392    (-,-) 
  dp_WALLACE_CSA_DUMMY_OP_groupi_g3614__5526/o1    -       a->o1    F     b15aoi012aq1n02x5      1  1.8    11    12     404    (-,-) 
  dp_WALLACE_CSA_DUMMY_OP_groupi_g3608__5477/carry -       c->carry F     b15rm0023aq1n04x5      1  1.8     9    28     432    (-,-) 
  dp_WALLACE_CSA_DUMMY_OP_groupi_g3601__9945/carry -       c->carry F     b15rm0023aq1n04x5      1  1.8     9    28     460    (-,-) 
  dp_WALLACE_CSA_DUMMY_OP_groupi_g3599__9315/carry -       c->carry F     b15rm0023aq1n04x5      1  1.8     9    28     487    (-,-) 
  dp_WALLACE_CSA_DUMMY_OP_groupi_g3597__6161/carry -       c->carry F     b15rm0023aq1n04x5      1  1.8     9    28     515    (-,-) 
  dp_WALLACE_CSA_DUMMY_OP_groupi_g3595__4733/carry -       c->carry F     b15rm0023aq1n04x5      1  1.8     9    28     543    (-,-) 
  dp_WALLACE_CSA_DUMMY_OP_groupi_g3593__7482/carry -       c->carry F     b15rm0023aq1n04x5      2  2.3    10    29     571    (-,-) 
  dp_WALLACE_CSA_DUMMY_OP_groupi_g3590__5115/o1    -       b->o1    R     b15oai012aq1n03x5      1  1.8    14    15     587    (-,-) 
  dp_WALLACE_CSA_DUMMY_OP_groupi_g3588__1881/carry -       c->carry R     b15rm0023aq1n04x5      1  1.8     9    28     615    (-,-) 
  dp_WALLACE_CSA_DUMMY_OP_groupi_g3587__6131/carry -       c->carry R     b15rm0023aq1n04x5      1  1.8     9    26     641    (-,-) 
  dp_WALLACE_CSA_DUMMY_OP_groupi_g3586__7098/carry -       c->carry R     b15rm0023aq1n04x5      1  1.3     8    25     666    (-,-) 
  dp_WALLACE_CSA_DUMMY_OP_groupi_g3585__8246/out0  -       a->out0  R     b15xnrc02aq1n03x5      1  0.9    11    18     684    (-,-) 
  g12332__7410/o                                   -       a->o     R     b15ao0022aq1n04x5      1  0.8     7    20     704    (-,-) 
  dp_temp_val_reg_reg[15]/d                        -       -        R     b15fqn003hq1n02x5      1    -     -     0     704    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------

