strict digraph "" {
	node [label="\N"];
	"277:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7ac5192e90>",
		fillcolor=firebrick,
		label="277:NS
CPU_rd_apply_reg <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7ac5192e90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_271:AL"	 [def_var="['CPU_rd_apply_reg']",
		label="Leaf_271:AL"];
	"277:NS" -> "Leaf_271:AL"	 [cond="[]",
		lineno=None];
	"271:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f7ac5197190>",
		clk_sens=True,
		fillcolor=gold,
		label="271:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'CPU_rd_apply_dl2', 'CPU_rd_apply_dl1', 'Write', 'StateCPU', 'CurrentState']"];
	"272:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7ac5197310>",
		fillcolor=springgreen,
		label="272:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"271:AL" -> "272:IF"	 [cond="[]",
		lineno=None];
	"275:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7ac5197510>",
		fillcolor=firebrick,
		label="275:NS
CPU_rd_apply_reg <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7ac5197510>]",
		style=filled,
		typ=NonblockingSubstitution];
	"275:NS" -> "Leaf_271:AL"	 [cond="[]",
		lineno=None];
	"276:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7ac5197390>",
		fillcolor=springgreen,
		label="276:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"276:IF" -> "277:NS"	 [cond="['CurrentState', 'StateCPU', 'Write']",
		label="((CurrentState == StateCPU) && Write)",
		lineno=276];
	"274:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7ac5197350>",
		fillcolor=springgreen,
		label="274:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"272:IF" -> "274:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=272];
	"273:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7ac5197790>",
		fillcolor=firebrick,
		label="273:NS
CPU_rd_apply_reg <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7ac5197790>]",
		style=filled,
		typ=NonblockingSubstitution];
	"272:IF" -> "273:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=272];
	"274:IF" -> "275:NS"	 [cond="['CPU_rd_apply_dl1', 'CPU_rd_apply_dl2']",
		label="(CPU_rd_apply_dl1 & !CPU_rd_apply_dl2)",
		lineno=274];
	"274:IF" -> "276:IF"	 [cond="['CPU_rd_apply_dl1', 'CPU_rd_apply_dl2']",
		label="!((CPU_rd_apply_dl1 & !CPU_rd_apply_dl2))",
		lineno=274];
	"273:NS" -> "Leaf_271:AL"	 [cond="[]",
		lineno=None];
}
