#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Dec  9 12:02:59 2024
# Process ID: 4124
# Current directory: C:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.runs/impl_1
# Command line: vivado.exe -log TOP.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source TOP.tcl -notrace
# Log file: C:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.runs/impl_1/TOP.vdi
# Journal file: C:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.runs/impl_1\vivado.jou
# Running On: TABLET-LEUQMGK6, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 17005 MB
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: open_checkpoint C:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.runs/impl_1/TOP.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 295.309 ; gain = 6.152
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 889.973 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wizard/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 988.715 ; gain = 0.508
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1505.938 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1505.938 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1505.938 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1505.938 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1505.938 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1505.938 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1505.938 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1505.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 1505.938 ; gain = 1226.582
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1527.793 ; gain = 21.855

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10b0588db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.337 . Memory (MB): peak = 1549.141 ; gain = 21.348

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = a6052144841d113e.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = 7d3c8fb3f21bee27.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1936.184 ; gain = 0.000
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1936.184 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1956.438 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 12c1e0755

Time (s): cpu = 00:00:02 ; elapsed = 00:01:00 . Memory (MB): peak = 1956.438 ; gain = 48.684
Phase 1.1 Core Generation And Design Setup | Checksum: 12c1e0755

Time (s): cpu = 00:00:02 ; elapsed = 00:01:00 . Memory (MB): peak = 1956.438 ; gain = 48.684

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 12c1e0755

Time (s): cpu = 00:00:02 ; elapsed = 00:01:00 . Memory (MB): peak = 1956.438 ; gain = 48.684
Phase 1 Initialization | Checksum: 12c1e0755

Time (s): cpu = 00:00:02 ; elapsed = 00:01:00 . Memory (MB): peak = 1956.438 ; gain = 48.684

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 12c1e0755

Time (s): cpu = 00:00:02 ; elapsed = 00:01:00 . Memory (MB): peak = 1956.438 ; gain = 48.684

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 12c1e0755

Time (s): cpu = 00:00:02 ; elapsed = 00:01:00 . Memory (MB): peak = 1956.438 ; gain = 48.684
Phase 2 Timer Update And Timing Data Collection | Checksum: 12c1e0755

Time (s): cpu = 00:00:02 ; elapsed = 00:01:00 . Memory (MB): peak = 1956.438 ; gain = 48.684

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: bd81e47e

Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 1956.438 ; gain = 48.684
Retarget | Checksum: bd81e47e
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 12 cells
INFO: [Opt 31-1021] In phase Retarget, 69 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: f7ae667f

Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 1956.438 ; gain = 48.684
Constant propagation | Checksum: f7ae667f
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 197cea44a

Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 1956.438 ; gain = 48.684
Sweep | Checksum: 197cea44a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 76 cells
INFO: [Opt 31-1021] In phase Sweep, 860 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 375 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: da08e582

Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 1956.438 ; gain = 48.684
BUFG optimization | Checksum: da08e582
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: da08e582

Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 1956.438 ; gain = 48.684
Shift Register Optimization | Checksum: da08e582
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: da08e582

Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 1956.438 ; gain = 48.684
Post Processing Netlist | Checksum: da08e582
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 197e9790f

Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 1956.438 ; gain = 48.684

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1956.438 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 197e9790f

Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 1956.438 ; gain = 48.684
Phase 9 Finalization | Checksum: 197e9790f

Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 1956.438 ; gain = 48.684
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |              12  |                                             69  |
|  Constant propagation         |               0  |              16  |                                             49  |
|  Sweep                        |               0  |              76  |                                            860  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 197e9790f

Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 1956.438 ; gain = 48.684
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1956.438 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 1 Total Ports: 8
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 22fe3aaea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2099.012 ; gain = 0.000
Ending Power Optimization Task | Checksum: 22fe3aaea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2099.012 ; gain = 142.574

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 20898fc1c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.763 . Memory (MB): peak = 2099.012 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2099.012 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 20898fc1c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2099.012 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2099.012 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 20898fc1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2099.012 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:01:20 . Memory (MB): peak = 2099.012 ; gain = 593.074
INFO: [runtcl-4] Executing : report_drc -file TOP_drc_opted.rpt -pb TOP_drc_opted.pb -rpx TOP_drc_opted.rpx
Command: report_drc -file TOP_drc_opted.rpt -pb TOP_drc_opted.pb -rpx TOP_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.runs/impl_1/TOP_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2099.012 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2099.012 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2099.012 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2099.012 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2099.012 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2099.012 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2099.012 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.runs/impl_1/TOP_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2099.012 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 148498a0c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2099.012 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2099.012 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2e831c8e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.968 . Memory (MB): peak = 2099.012 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b0b2b1a1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2099.012 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b0b2b1a1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2099.012 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: b0b2b1a1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2099.012 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10c8c9461

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2099.012 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 324928b1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2099.012 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 324928b1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2099.012 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: e6a9727f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2099.012 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 119 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 54 nets or LUTs. Breaked 0 LUT, combined 54 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2099.012 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             54  |                    54  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             54  |                    54  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1a3b94c22

Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2099.012 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1a2c516b0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2099.012 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a2c516b0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2099.012 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2561ff0d8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2099.012 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 251e5fd7c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 2099.012 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 253abc3e7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 2099.012 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cdb8cd48

Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 2099.012 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 21f6b5c71

Time (s): cpu = 00:00:30 ; elapsed = 00:01:05 . Memory (MB): peak = 2099.012 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1e1c28e64

Time (s): cpu = 00:00:31 ; elapsed = 00:01:07 . Memory (MB): peak = 2099.012 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1814c9c7e

Time (s): cpu = 00:00:32 ; elapsed = 00:01:08 . Memory (MB): peak = 2099.012 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1dea36b46

Time (s): cpu = 00:00:32 ; elapsed = 00:01:08 . Memory (MB): peak = 2099.012 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1f00988a0

Time (s): cpu = 00:00:38 ; elapsed = 00:01:24 . Memory (MB): peak = 2099.012 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1f00988a0

Time (s): cpu = 00:00:38 ; elapsed = 00:01:24 . Memory (MB): peak = 2099.012 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15e5d384e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.110 | TNS=-786.089 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e5903fbc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.762 . Memory (MB): peak = 2099.012 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e5903fbc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.891 . Memory (MB): peak = 2099.012 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 15e5d384e

Time (s): cpu = 00:00:40 ; elapsed = 00:01:28 . Memory (MB): peak = 2099.012 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-15.343. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ef28b1eb

Time (s): cpu = 00:00:47 ; elapsed = 00:01:45 . Memory (MB): peak = 2099.012 ; gain = 0.000

Time (s): cpu = 00:00:47 ; elapsed = 00:01:45 . Memory (MB): peak = 2099.012 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1ef28b1eb

Time (s): cpu = 00:00:47 ; elapsed = 00:01:45 . Memory (MB): peak = 2099.012 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ef28b1eb

Time (s): cpu = 00:00:47 ; elapsed = 00:01:46 . Memory (MB): peak = 2099.012 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ef28b1eb

Time (s): cpu = 00:00:47 ; elapsed = 00:01:46 . Memory (MB): peak = 2099.012 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1ef28b1eb

Time (s): cpu = 00:00:47 ; elapsed = 00:01:46 . Memory (MB): peak = 2099.012 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2099.012 ; gain = 0.000

Time (s): cpu = 00:00:47 ; elapsed = 00:01:46 . Memory (MB): peak = 2099.012 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 225d6b9af

Time (s): cpu = 00:00:47 ; elapsed = 00:01:46 . Memory (MB): peak = 2099.012 ; gain = 0.000
Ending Placer Task | Checksum: 14e157360

Time (s): cpu = 00:00:47 ; elapsed = 00:01:46 . Memory (MB): peak = 2099.012 ; gain = 0.000
104 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:48 . Memory (MB): peak = 2099.012 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file TOP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2099.012 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_placed.rpt -pb TOP_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TOP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2099.012 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2099.012 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.923 . Memory (MB): peak = 2099.012 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2099.012 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2099.012 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2099.012 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2099.012 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2099.012 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.runs/impl_1/TOP_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2099.012 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 1.72s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2099.012 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.329 | TNS=-714.491 |
Phase 1 Physical Synthesis Initialization | Checksum: 1db0f0503

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2099.012 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.329 | TNS=-714.491 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1db0f0503

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2099.012 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.329 | TNS=-714.491 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[23]_0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[20]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[4]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_12_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_34_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_131_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_131_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[22]_i_131_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_174_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.311 | TNS=-714.059 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_14_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_97_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[22]_i_97_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_140_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.286 | TNS=-713.459 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_141_n_0.  Re-placed instance processor_inst/tremolo_effect_inst/audio_right_out[22]_i_141
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_141_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.285 | TNS=-713.435 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_152_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_128_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_162_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_195_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.275 | TNS=-713.195 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_96_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[22]_i_96_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_139_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.274 | TNS=-713.171 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_95_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[22]_i_95_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_138_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.266 | TNS=-712.835 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/Q[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_left2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_left1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[20]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_left_out[4]_i_3_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_left_out[4]_i_3_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.260 | TNS=-706.369 |
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_98_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[22]_i_98_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_141_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.260 | TNS=-706.369 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_133_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_129_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[22]_i_129_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_172_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.253 | TNS=-706.201 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_150_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_94_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_128_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_166_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_166_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[22]_i_166_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_202_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.251 | TNS=-706.153 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_201_n_0.  Re-placed instance processor_inst/tremolo_effect_inst/audio_right_out[22]_i_201
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_201_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.248 | TNS=-706.081 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_167_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_163_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_163_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[22]_i_163_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_199_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.246 | TNS=-706.033 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_191_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_191_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[22]_i_191_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_227_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.245 | TNS=-706.009 |
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_165_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[22]_i_165_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_201_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.241 | TNS=-705.913 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_198_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_225_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[6]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_10_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[2]_i_10_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.226 | TNS=-705.553 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_189_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_221_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_217_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_217_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[22]_i_217_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_247_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.212 | TNS=-705.217 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_134_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.211 | TNS=-705.193 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_134_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_130_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[22]_i_130_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_173_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.210 | TNS=-705.169 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[6]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[6]_i_9_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[6]_i_9_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[6]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.207 | TNS=-705.097 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_196_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_192_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_192_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[22]_i_192_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_228_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.188 | TNS=-704.641 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_11_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[2]_i_11_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.186 | TNS=-704.593 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_136_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[22]_i_136_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_174_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.184 | TNS=-704.545 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_137_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_178_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.163 | TNS=-704.041 |
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_133_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[22]_i_133_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_141_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.153 | TNS=-703.801 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_171_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[14]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[10]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.152 | TNS=-703.777 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_266_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.150 | TNS=-703.729 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.140 | TNS=-703.489 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[14]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[14]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[14]_i_6_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[14]_i_6_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[14]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.138 | TNS=-703.441 |
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[6]_i_9_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[6]_i_9_comp_1.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[6]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.138 | TNS=-703.441 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_6_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[6]_i_17_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_126_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_230_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_262_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_300_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.131 | TNS=-703.273 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[10]_i_2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[6]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[6]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[6]_i_4_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[6]_i_4_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[6]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.131 | TNS=-703.273 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_273_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.124 | TNS=-703.105 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_174_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.115 | TNS=-702.889 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_177_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.112 | TNS=-702.817 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[6]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.105 | TNS=-702.649 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_128_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_195_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_246_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.098 | TNS=-702.481 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_291_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_315_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_315_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[2]_i_315_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_129_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.094 | TNS=-702.385 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_126_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_188_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.075 | TNS=-701.929 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_302_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.068 | TNS=-701.761 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_272_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.063 | TNS=-701.641 |
INFO: [Physopt 32-663] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_274_n_0.  Re-placed instance processor_inst/tremolo_effect_inst/audio_right_out[2]_i_274
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_274_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.055 | TNS=-701.449 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_278_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.048 | TNS=-701.281 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_271_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_271_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[2]_i_271_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[14]_i_51_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.046 | TNS=-701.233 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_242_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.045 | TNS=-701.209 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_250_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.044 | TNS=-701.185 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_243_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_284_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.040 | TNS=-701.089 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[14]_i_16_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[10]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[10]_i_44_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.031 | TNS=-700.873 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_286_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.030 | TNS=-700.849 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_298_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.029 | TNS=-700.825 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_246_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right3[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[6]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_190_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_190_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.019 | TNS=-700.585 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_190_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[23]_0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[4]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_12_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_150_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_94_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_165_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.009 | TNS=-700.345 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_152_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_128_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_194_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_190_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_226_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_198_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[6]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_6_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[6]_i_17_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_128_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_246_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right3[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_190_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.009 | TNS=-700.345 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2099.012 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 190e56e46

Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 2099.012 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.009 | TNS=-700.345 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[23]_0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[20]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[4]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_12_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_152_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_128_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_162_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_194_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_190_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_190_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[22]_i_190_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_226_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.007 | TNS=-700.297 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_14_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_96_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.007 | TNS=-700.297 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_97_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.997 | TNS=-699.841 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/Q[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_left2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_left1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[20]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[16]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[4]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_12_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_34_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_132_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_132_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_left_out[22]_i_132_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_175_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.990 | TNS=-699.673 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_150_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_94_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_128_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_165_n_0. Net driver processor_inst/tremolo_effect_inst/audio_left_out[22]_i_165 was replaced.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_165_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.989 | TNS=-699.649 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_167_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163_n_0.  Re-placed instance processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.988 | TNS=-699.385 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_34_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_135_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_135_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[22]_i_135_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_173_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.978 | TNS=-699.121 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_165_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_left_out[22]_i_165_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_201_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.977 | TNS=-698.977 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_132_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_132_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_right_out[22]_i_132_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_175_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.974 | TNS=-698.905 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_150_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_94_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_128_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_170_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.972 | TNS=-698.617 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_129_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_left_out[22]_i_129_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_172_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.967 | TNS=-698.497 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_135_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_131_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_174_n_0.  Re-placed instance processor_inst/tremolo_effect_inst/audio_left_out[22]_i_174
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_174_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.964 | TNS=-698.425 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_134_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.962 | TNS=-698.353 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_131_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.961 | TNS=-698.017 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_162_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out_reg[22]_i_189_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_218_n_0.  Re-placed instance processor_inst/tremolo_effect_inst/audio_left_out[22]_i_218
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_218_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.952 | TNS=-697.801 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_217_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_217_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_left_out[22]_i_217_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_247_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.950 | TNS=-697.753 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_left_out[22]_i_163_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_199_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.948 | TNS=-697.489 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_198_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_232_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[14]_i_2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[14]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net processor_inst/tremolo_effect_inst/audio_right_out[14]_i_6_n_0.  Re-placed instance processor_inst/tremolo_effect_inst/audio_right_out[14]_i_6_comp
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_right_out[14]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.939 | TNS=-697.057 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_218_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_247_n_0.  Re-placed instance processor_inst/tremolo_effect_inst/audio_left_out[22]_i_247
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_247_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.938 | TNS=-697.033 |
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_131_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_left_out[22]_i_131_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_174_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.937 | TNS=-697.009 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_166_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_166_n_0. Critical path length was reduced through logic transformation on cell processor_inst/tremolo_effect_inst/audio_left_out[22]_i_166_comp.
INFO: [Physopt 32-735] Processed net processor_inst/tremolo_effect_inst/audio_left_out[22]_i_202_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.930 | TNS=-696.721 |
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_225_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[6]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_6_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[6]_i_17_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_128_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_195_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_246_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right3[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[6]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_190_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[23]_0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[4]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_12_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_150_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_94_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[22]_i_198_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[22]_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[6]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_6_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[6]_i_17_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out_reg[2]_i_128_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_246_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right3[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/audio_right_out[2]_i_190_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net processor_inst/tremolo_effect_inst/result_right[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.930 | TNS=-696.721 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2122.863 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 190e56e46

Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 2122.863 ; gain = 23.852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2122.863 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-14.930 | TNS=-696.721 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.399  |         17.770  |            1  |              0  |                    72  |           0  |           2  |  00:00:24  |
|  Total          |          0.399  |         17.770  |            1  |              0  |                    72  |           0  |           3  |  00:00:24  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2122.863 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1a77e287c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 2122.863 ; gain = 23.852
INFO: [Common 17-83] Releasing license: Implementation
587 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2122.863 ; gain = 23.852
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2149.910 ; gain = 13.926
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.595 . Memory (MB): peak = 2149.910 ; gain = 8.984
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2149.910 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2149.910 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2149.910 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2149.910 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.759 . Memory (MB): peak = 2149.910 ; gain = 13.926
INFO: [Common 17-1381] The checkpoint 'C:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.runs/impl_1/TOP_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7a1a5709 ConstDB: 0 ShapeSum: ddc1184a RouteDB: 0
Post Restoration Checksum: NetGraph: 9862a598 | NumContArr: 8be4a639 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2a999410b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2256.586 ; gain = 101.523

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2a999410b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2256.586 ; gain = 101.523

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2a999410b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2256.586 ; gain = 101.523
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2ab231b1d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 2275.031 ; gain = 119.969
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.696| TNS=-683.023| WHS=-0.157 | THS=-72.936|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 247c7272f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:56 . Memory (MB): peak = 2275.031 ; gain = 119.969
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.696| TNS=-677.043| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 22fe94a6a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:56 . Memory (MB): peak = 2275.031 ; gain = 119.969

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4845
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4845
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22fe94a6a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:56 . Memory (MB): peak = 2275.035 ; gain = 119.973

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22fe94a6a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:56 . Memory (MB): peak = 2275.035 ; gain = 119.973

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1bea6494d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:57 . Memory (MB): peak = 2275.035 ; gain = 119.973
Phase 3 Initial Routing | Checksum: 1bea6494d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:57 . Memory (MB): peak = 2275.035 ; gain = 119.973

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2237
 Number of Nodes with overlaps = 1142
 Number of Nodes with overlaps = 720
 Number of Nodes with overlaps = 363
 Number of Nodes with overlaps = 233
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-16.455| TNS=-765.901| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 249b7a830

Time (s): cpu = 00:01:21 ; elapsed = 00:01:25 . Memory (MB): peak = 2275.035 ; gain = 119.973

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 492
 Number of Nodes with overlaps = 350
 Number of Nodes with overlaps = 237
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-16.533| TNS=-760.513| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12a75b914

Time (s): cpu = 00:01:43 ; elapsed = 00:01:45 . Memory (MB): peak = 2275.035 ; gain = 119.973
Phase 4 Rip-up And Reroute | Checksum: 12a75b914

Time (s): cpu = 00:01:43 ; elapsed = 00:01:45 . Memory (MB): peak = 2275.035 ; gain = 119.973

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e827b626

Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 2275.035 ; gain = 119.973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-16.340| TNS=-760.381| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2986719a6

Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 2275.035 ; gain = 119.973

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2986719a6

Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 2275.035 ; gain = 119.973
Phase 5 Delay and Skew Optimization | Checksum: 2986719a6

Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 2275.035 ; gain = 119.973

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 25b9e142a

Time (s): cpu = 00:01:44 ; elapsed = 00:01:47 . Memory (MB): peak = 2275.035 ; gain = 119.973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-16.135| TNS=-752.711| WHS=0.092  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 29799bb8e

Time (s): cpu = 00:01:44 ; elapsed = 00:01:47 . Memory (MB): peak = 2275.035 ; gain = 119.973
Phase 6 Post Hold Fix | Checksum: 29799bb8e

Time (s): cpu = 00:01:44 ; elapsed = 00:01:47 . Memory (MB): peak = 2275.035 ; gain = 119.973

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.08849 %
  Global Horizontal Routing Utilization  = 1.58139 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 58.5586%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 29799bb8e

Time (s): cpu = 00:01:44 ; elapsed = 00:01:47 . Memory (MB): peak = 2275.035 ; gain = 119.973

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 29799bb8e

Time (s): cpu = 00:01:44 ; elapsed = 00:01:47 . Memory (MB): peak = 2275.035 ; gain = 119.973

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 3009f0dec

Time (s): cpu = 00:01:45 ; elapsed = 00:01:48 . Memory (MB): peak = 2275.035 ; gain = 119.973

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-16.135| TNS=-752.711| WHS=0.092  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 3009f0dec

Time (s): cpu = 00:01:45 ; elapsed = 00:01:48 . Memory (MB): peak = 2275.035 ; gain = 119.973
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1fe4425f8

Time (s): cpu = 00:01:45 ; elapsed = 00:01:49 . Memory (MB): peak = 2275.035 ; gain = 119.973
Ending Routing Task | Checksum: 1fe4425f8

Time (s): cpu = 00:01:45 ; elapsed = 00:01:49 . Memory (MB): peak = 2275.035 ; gain = 119.973

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
606 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:47 ; elapsed = 00:01:51 . Memory (MB): peak = 2275.035 ; gain = 125.125
INFO: [runtcl-4] Executing : report_drc -file TOP_drc_routed.rpt -pb TOP_drc_routed.pb -rpx TOP_drc_routed.rpx
Command: report_drc -file TOP_drc_routed.rpt -pb TOP_drc_routed.pb -rpx TOP_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.runs/impl_1/TOP_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TOP_methodology_drc_routed.rpt -pb TOP_methodology_drc_routed.pb -rpx TOP_methodology_drc_routed.rpx
Command: report_methodology -file TOP_methodology_drc_routed.rpt -pb TOP_methodology_drc_routed.pb -rpx TOP_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.runs/impl_1/TOP_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2275.035 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
Command: report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
616 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file TOP_route_status.rpt -pb TOP_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file TOP_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file TOP_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TOP_bus_skew_routed.rpt -pb TOP_bus_skew_routed.pb -rpx TOP_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2275.035 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.635 . Memory (MB): peak = 2275.035 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2275.035 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 2275.035 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2275.035 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2275.035 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.832 . Memory (MB): peak = 2275.035 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/timoh/Filterdesign_Bachelorarbeit/Filterdesign_Bachelorarbeit.runs/impl_1/TOP_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 12:09:37 2024...
