# Info: [9566]: Logging project transcript to file /nfs/home/x/x_ti/Modelsim/VHDL/FPGA_ADV/registries_min_max_impl_1/precision.log
# Info: [9566]: Logging suppressed messages transcript to file /nfs/home/x/x_ti/Modelsim/VHDL/FPGA_ADV/registries_min_max_impl_1/precision.log.suppressed
# Info: [9550]: Activated implementation registries_min_max_impl_1 in project /nfs/home/x/x_ti/Modelsim/VHDL/FPGA_ADV/registries_min_max.psp.
new_project -name registries_min_max -folder /nfs/home/x/x_ti/Modelsim/VHDL/FPGA_ADV -createimpl_name registries_min_max_impl_1
# COMMAND: setup_design -manufacturer Xilinx -family "VIRTEX-II Pro" -part 2VP30ff896 -speed -7
# Info: [15298]: Setting up the design to use synthesis library "xcv2p.syn"
# Info: [575]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX-II Pro.
# Info: [15324]: Setting Part to: "2VP30ff896".
# Info: [15325]: Setting Process to: "7".
# Info: [7512]: The place and route tool for current technology is ISE.
setup_design -manufacturer Xilinx -family "VIRTEX-II Pro" -part 2VP30ff896 -speed -7
# COMMAND: setup_design -max_fanout=10000
# Info: [575]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX-II Pro.
setup_design -max_fanout=10000
# COMMAND: add_input_file {../Code/registers_min_max.vhd}
add_input_file {../Code/registers_min_max.vhd}
# COMMAND: compile
# Info: [3022]: Reading file: /CMC/tools/mentor/precision/Mgc_home/pkgs/psr/techlibs/xcv2p.syn.
# Info: [634]: Loading library initialization file /CMC/tools/mentor/precision/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2016a.7
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2016a.7
# Info: [42502]: Analyzing input file "/nfs/home/x/x_ti/Modelsim/VHDL/FPGA_ADV/../Code/registers_min_max.vhd" ...
# Info: [659]: Top module of the design is set to: registers_min_max.
# Info: [657]: Current working directory: /nfs/home/x/x_ti/Modelsim/VHDL/FPGA_ADV/registries_min_max_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2016a.7
# Info: [40000]: Last compiled on Jun  2 2016 06:11:46
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2016a.7
# Info: [40000]: Last compiled on Jun  2 2016 06:47:43
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.registers_min_max(arch): Pre-processing...
# Error: [46797]: "/nfs/home/x/x_ti/Modelsim/VHDL/FPGA_ADV/../Code/registers_min_max.vhd", line 53: Unsupported Clocking style: Signal/Variable register1 is driven by multiple clocks in a process ...
# Error: [46292]: Module work.registers_min_max(arch) cannot be compiled because it contains non-rtl constructs. Please check the log for warnings or errors about non-synthesizable constructs in this module.
# Info: [44536]: No modules were compiled in this run of RTLC, please check the logs for blackboxes or non-rtl constructs in the design.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Error: [46259]: Design compilation failed, unsupported or non-rtl constructs detected in the following modules :
# Info: [40000]: work.registers_min_max(arch)
# Info: [40000]: Please check the log for details pertaining to unsupported or non-rtl construct(s)
# Error: [674]: Unable to elaborate design work.registers_min_max in vhdl.
compile
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation registries_min_max_impl_1.
