Analysis & Synthesis report for top
Wed Apr 24 18:47:26 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top|mips:mips|controller:c|maindec:md|state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Added for RAM Pass-Through Logic
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for mips:mips|datapath:dp|regfile:rf|altsyncram:rf_rtl_0|altsyncram_j6d1:auto_generated
 15. Source assignments for mips:mips|datapath:dp|regfile:rf|altsyncram:rf_rtl_1|altsyncram_j6d1:auto_generated
 16. Parameter Settings for User Entity Instance: mips:mips|controller:c|maindec:md
 17. Parameter Settings for User Entity Instance: mips:mips|datapath:dp|flopenr:pcreg
 18. Parameter Settings for User Entity Instance: mips:mips|datapath:dp|mux2:pcmux
 19. Parameter Settings for User Entity Instance: mips:mips|datapath:dp|mux2:srcamux
 20. Parameter Settings for User Entity Instance: mips:mips|datapath:dp|flopenr:instrreg
 21. Parameter Settings for User Entity Instance: mips:mips|datapath:dp|flopr:wdreg
 22. Parameter Settings for User Entity Instance: mips:mips|datapath:dp|mux2:wrmux
 23. Parameter Settings for User Entity Instance: mips:mips|datapath:dp|mux2:wdmux
 24. Parameter Settings for User Entity Instance: mips:mips|datapath:dp|flopr:rfregA
 25. Parameter Settings for User Entity Instance: mips:mips|datapath:dp|flopr:rfregB
 26. Parameter Settings for User Entity Instance: mips:mips|datapath:dp|mux4:srcbmux
 27. Parameter Settings for User Entity Instance: mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|dont_care_generate:dont_care_gen_circ
 28. Parameter Settings for User Entity Instance: mips:mips|datapath:dp|flopr:alureg
 29. Parameter Settings for User Entity Instance: mips:mips|datapath:dp|mux3:alumux
 30. Parameter Settings for Inferred Entity Instance: mips:mips|datapath:dp|regfile:rf|altsyncram:rf_rtl_0
 31. Parameter Settings for Inferred Entity Instance: mips:mips|datapath:dp|regfile:rf|altsyncram:rf_rtl_1
 32. altsyncram Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "mips:mips|datapath:dp|mux3:alumux"
 34. Port Connectivity Checks: "mips:mips|datapath:dp|mips_alu:alu|overflow:of"
 35. Port Connectivity Checks: "mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit"
 36. Port Connectivity Checks: "mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder"
 37. Port Connectivity Checks: "mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[0].appx_match_check_circ|mux2_1:appx_match_3"
 38. Port Connectivity Checks: "mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[0].appx_match_check_circ|mux2_1:appx_match_2"
 39. Port Connectivity Checks: "mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[0].appx_match_check_circ|mux2_1:appx_match_1"
 40. Port Connectivity Checks: "mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[0].appx_match_check_circ|mux2_1:appx_match_0"
 41. Port Connectivity Checks: "mips:mips|datapath:dp|mux4:srcbmux"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 24 18:47:26 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 4,317                                       ;
;     Total combinational functions  ; 2,247                                       ;
;     Dedicated logic registers      ; 2,405                                       ;
; Total registers                    ; 2405                                        ;
; Total pins                         ; 67                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8G     ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; appx_match_check.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/appx_match_check.sv    ;         ;
; dont_care_generate.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/dont_care_generate.sv  ;         ;
; mips_alu.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mips_alu.sv            ;         ;
; mipsmem.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmem.sv             ;         ;
; mipsmulti.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv           ;         ;
; mipsparts.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsparts.sv           ;         ;
; mipstop.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipstop.sv             ;         ;
; overflow.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/overflow.sv            ;         ;
; pattern_match.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/pattern_match.sv       ;         ;
; ppa_32bit.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv           ;         ;
; memfile.dat                      ; yes             ; Auto-Found Unspecified File  ; C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/memfile.dat            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf           ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc    ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc              ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc           ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc            ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc               ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc               ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc             ;         ;
; db/altsyncram_j6d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/db/altsyncram_j6d1.tdf ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,317     ;
;                                             ;           ;
; Total combinational functions               ; 2247      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1843      ;
;     -- 3 input functions                    ; 247       ;
;     -- <=2 input functions                  ; 157       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2247      ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 2405      ;
;     -- Dedicated logic registers            ; 2405      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 67        ;
; Total memory bits                           ; 2048      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2469      ;
; Total fan-out                               ; 16785     ;
; Average fan-out                             ; 3.46      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                                                 ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                  ; Entity Name               ; Library Name ;
+----------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |top                                                                       ; 2247 (0)            ; 2405 (0)                  ; 2048        ; 0          ; 0            ; 0       ; 0         ; 67   ; 0            ; 0          ; |top                                                                                                                                                                 ; top                       ; work         ;
;    |mem:mem|                                                               ; 1551 (1551)         ; 2048 (2048)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mem:mem                                                                                                                                                         ; mem                       ; work         ;
;    |mips:mips|                                                             ; 696 (0)             ; 357 (0)                   ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips                                                                                                                                                       ; mips                      ; work         ;
;       |controller:c|                                                       ; 34 (4)              ; 13 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|controller:c                                                                                                                                          ; controller                ; work         ;
;          |aludec:ad|                                                       ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|controller:c|aludec:ad                                                                                                                                ; aludec                    ; work         ;
;          |maindec:md|                                                      ; 20 (20)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|controller:c|maindec:md                                                                                                                               ; maindec                   ; work         ;
;       |datapath:dp|                                                        ; 662 (0)             ; 344 (0)                   ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp                                                                                                                                           ; datapath                  ; work         ;
;          |flopenr:instrreg|                                                ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|flopenr:instrreg                                                                                                                          ; flopenr                   ; work         ;
;          |flopenr:pcreg|                                                   ; 1 (1)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|flopenr:pcreg                                                                                                                             ; flopenr                   ; work         ;
;          |flopr:alureg|                                                    ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|flopr:alureg                                                                                                                              ; flopr                     ; work         ;
;          |flopr:rfregA|                                                    ; 32 (32)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|flopr:rfregA                                                                                                                              ; flopr                     ; work         ;
;          |flopr:rfregB|                                                    ; 32 (32)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|flopr:rfregB                                                                                                                              ; flopr                     ; work         ;
;          |flopr:wdreg|                                                     ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|flopr:wdreg                                                                                                                               ; flopr                     ; work         ;
;          |mips_alu:alu|                                                    ; 401 (41)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu                                                                                                                              ; mips_alu                  ; work         ;
;             |mux4to1:multiplexer|                                          ; 106 (106)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|mux4to1:multiplexer                                                                                                          ; mux4to1                   ; work         ;
;             |pattern_match:pattern_match_circ|                             ; 122 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ                                                                                             ; pattern_match             ; work         ;
;                |appx_match:appx_match_for_block[0].appx_match_check_circ|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[0].appx_match_check_circ                                    ; appx_match                ; work         ;
;                   |mux2_1:appx_match_2|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[0].appx_match_check_circ|mux2_1:appx_match_2                ; mux2_1                    ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[0].appx_match_check_circ|mux2_1:appx_match_3                ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[10].appx_match_check_circ| ; 5 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[10].appx_match_check_circ                                   ; appx_match                ; work         ;
;                   |exact_match:match1|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[10].appx_match_check_circ|exact_match:match1                ; exact_match               ; work         ;
;                   |mux2_1:appx_match_2|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[10].appx_match_check_circ|mux2_1:appx_match_2               ; mux2_1                    ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[10].appx_match_check_circ|mux2_1:appx_match_3               ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[11].appx_match_check_circ| ; 5 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[11].appx_match_check_circ                                   ; appx_match                ; work         ;
;                   |exact_match:match1|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[11].appx_match_check_circ|exact_match:match1                ; exact_match               ; work         ;
;                   |mux2_1:appx_match_2|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[11].appx_match_check_circ|mux2_1:appx_match_2               ; mux2_1                    ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[11].appx_match_check_circ|mux2_1:appx_match_3               ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[12].appx_match_check_circ| ; 5 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[12].appx_match_check_circ                                   ; appx_match                ; work         ;
;                   |exact_match:match1|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[12].appx_match_check_circ|exact_match:match1                ; exact_match               ; work         ;
;                   |mux2_1:appx_match_2|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[12].appx_match_check_circ|mux2_1:appx_match_2               ; mux2_1                    ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[12].appx_match_check_circ|mux2_1:appx_match_3               ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[13].appx_match_check_circ| ; 5 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[13].appx_match_check_circ                                   ; appx_match                ; work         ;
;                   |exact_match:match1|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[13].appx_match_check_circ|exact_match:match1                ; exact_match               ; work         ;
;                   |mux2_1:appx_match_2|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[13].appx_match_check_circ|mux2_1:appx_match_2               ; mux2_1                    ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[13].appx_match_check_circ|mux2_1:appx_match_3               ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[14].appx_match_check_circ| ; 5 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[14].appx_match_check_circ                                   ; appx_match                ; work         ;
;                   |exact_match:match1|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[14].appx_match_check_circ|exact_match:match1                ; exact_match               ; work         ;
;                   |mux2_1:appx_match_2|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[14].appx_match_check_circ|mux2_1:appx_match_2               ; mux2_1                    ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[14].appx_match_check_circ|mux2_1:appx_match_3               ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[15].appx_match_check_circ| ; 5 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[15].appx_match_check_circ                                   ; appx_match                ; work         ;
;                   |exact_match:match1|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[15].appx_match_check_circ|exact_match:match1                ; exact_match               ; work         ;
;                   |mux2_1:appx_match_2|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[15].appx_match_check_circ|mux2_1:appx_match_2               ; mux2_1                    ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[15].appx_match_check_circ|mux2_1:appx_match_3               ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[16].appx_match_check_circ| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[16].appx_match_check_circ                                   ; appx_match                ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[16].appx_match_check_circ|mux2_1:appx_match_3               ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[17].appx_match_check_circ| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[17].appx_match_check_circ                                   ; appx_match                ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[17].appx_match_check_circ|mux2_1:appx_match_3               ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[18].appx_match_check_circ| ; 5 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[18].appx_match_check_circ                                   ; appx_match                ; work         ;
;                   |mux2_1:appx_match_1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[18].appx_match_check_circ|mux2_1:appx_match_1               ; mux2_1                    ; work         ;
;                   |mux2_1:appx_match_2|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[18].appx_match_check_circ|mux2_1:appx_match_2               ; mux2_1                    ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[18].appx_match_check_circ|mux2_1:appx_match_3               ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[19].appx_match_check_circ| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[19].appx_match_check_circ                                   ; appx_match                ; work         ;
;                   |mux2_1:appx_match_2|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[19].appx_match_check_circ|mux2_1:appx_match_2               ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[1].appx_match_check_circ|  ; 5 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[1].appx_match_check_circ                                    ; appx_match                ; work         ;
;                   |exact_match:match1|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[1].appx_match_check_circ|exact_match:match1                 ; exact_match               ; work         ;
;                   |mux2_1:appx_match_2|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[1].appx_match_check_circ|mux2_1:appx_match_2                ; mux2_1                    ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[1].appx_match_check_circ|mux2_1:appx_match_3                ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[20].appx_match_check_circ| ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[20].appx_match_check_circ                                   ; appx_match                ; work         ;
;                   |exact_match:match1|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[20].appx_match_check_circ|exact_match:match1                ; exact_match               ; work         ;
;                   |mux2_1:appx_match_2|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[20].appx_match_check_circ|mux2_1:appx_match_2               ; mux2_1                    ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[20].appx_match_check_circ|mux2_1:appx_match_3               ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[21].appx_match_check_circ| ; 5 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[21].appx_match_check_circ                                   ; appx_match                ; work         ;
;                   |exact_match:match1|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[21].appx_match_check_circ|exact_match:match1                ; exact_match               ; work         ;
;                   |mux2_1:appx_match_2|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[21].appx_match_check_circ|mux2_1:appx_match_2               ; mux2_1                    ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[21].appx_match_check_circ|mux2_1:appx_match_3               ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[22].appx_match_check_circ| ; 5 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[22].appx_match_check_circ                                   ; appx_match                ; work         ;
;                   |exact_match:match1|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[22].appx_match_check_circ|exact_match:match1                ; exact_match               ; work         ;
;                   |mux2_1:appx_match_2|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[22].appx_match_check_circ|mux2_1:appx_match_2               ; mux2_1                    ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[22].appx_match_check_circ|mux2_1:appx_match_3               ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[23].appx_match_check_circ| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[23].appx_match_check_circ                                   ; appx_match                ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[23].appx_match_check_circ|mux2_1:appx_match_3               ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[24].appx_match_check_circ| ; 5 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[24].appx_match_check_circ                                   ; appx_match                ; work         ;
;                   |exact_match:match1|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[24].appx_match_check_circ|exact_match:match1                ; exact_match               ; work         ;
;                   |mux2_1:appx_match_2|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[24].appx_match_check_circ|mux2_1:appx_match_2               ; mux2_1                    ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[24].appx_match_check_circ|mux2_1:appx_match_3               ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[25].appx_match_check_circ| ; 5 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[25].appx_match_check_circ                                   ; appx_match                ; work         ;
;                   |exact_match:match1|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[25].appx_match_check_circ|exact_match:match1                ; exact_match               ; work         ;
;                   |mux2_1:appx_match_2|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[25].appx_match_check_circ|mux2_1:appx_match_2               ; mux2_1                    ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[25].appx_match_check_circ|mux2_1:appx_match_3               ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[26].appx_match_check_circ| ; 5 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[26].appx_match_check_circ                                   ; appx_match                ; work         ;
;                   |exact_match:match1|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[26].appx_match_check_circ|exact_match:match1                ; exact_match               ; work         ;
;                   |mux2_1:appx_match_2|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[26].appx_match_check_circ|mux2_1:appx_match_2               ; mux2_1                    ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[26].appx_match_check_circ|mux2_1:appx_match_3               ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[27].appx_match_check_circ| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[27].appx_match_check_circ                                   ; appx_match                ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[27].appx_match_check_circ|mux2_1:appx_match_3               ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[28].appx_match_check_circ| ; 4 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[28].appx_match_check_circ                                   ; appx_match                ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[28].appx_match_check_circ|mux2_1:appx_match_3               ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[2].appx_match_check_circ|  ; 5 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[2].appx_match_check_circ                                    ; appx_match                ; work         ;
;                   |exact_match:match1|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[2].appx_match_check_circ|exact_match:match1                 ; exact_match               ; work         ;
;                   |mux2_1:appx_match_2|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[2].appx_match_check_circ|mux2_1:appx_match_2                ; mux2_1                    ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[2].appx_match_check_circ|mux2_1:appx_match_3                ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[3].appx_match_check_circ|  ; 5 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[3].appx_match_check_circ                                    ; appx_match                ; work         ;
;                   |exact_match:match1|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[3].appx_match_check_circ|exact_match:match1                 ; exact_match               ; work         ;
;                   |mux2_1:appx_match_2|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[3].appx_match_check_circ|mux2_1:appx_match_2                ; mux2_1                    ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[3].appx_match_check_circ|mux2_1:appx_match_3                ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[4].appx_match_check_circ|  ; 4 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[4].appx_match_check_circ                                    ; appx_match                ; work         ;
;                   |mux2_1:appx_match_2|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[4].appx_match_check_circ|mux2_1:appx_match_2                ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[5].appx_match_check_circ|  ; 5 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[5].appx_match_check_circ                                    ; appx_match                ; work         ;
;                   |exact_match:match1|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[5].appx_match_check_circ|exact_match:match1                 ; exact_match               ; work         ;
;                   |mux2_1:appx_match_2|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[5].appx_match_check_circ|mux2_1:appx_match_2                ; mux2_1                    ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[5].appx_match_check_circ|mux2_1:appx_match_3                ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[6].appx_match_check_circ|  ; 5 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[6].appx_match_check_circ                                    ; appx_match                ; work         ;
;                   |exact_match:match1|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[6].appx_match_check_circ|exact_match:match1                 ; exact_match               ; work         ;
;                   |mux2_1:appx_match_2|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[6].appx_match_check_circ|mux2_1:appx_match_2                ; mux2_1                    ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[6].appx_match_check_circ|mux2_1:appx_match_3                ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[7].appx_match_check_circ|  ; 5 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[7].appx_match_check_circ                                    ; appx_match                ; work         ;
;                   |exact_match:match1|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[7].appx_match_check_circ|exact_match:match1                 ; exact_match               ; work         ;
;                   |mux2_1:appx_match_2|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[7].appx_match_check_circ|mux2_1:appx_match_2                ; mux2_1                    ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[7].appx_match_check_circ|mux2_1:appx_match_3                ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[8].appx_match_check_circ|  ; 5 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[8].appx_match_check_circ                                    ; appx_match                ; work         ;
;                   |exact_match:match1|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[8].appx_match_check_circ|exact_match:match1                 ; exact_match               ; work         ;
;                   |mux2_1:appx_match_2|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[8].appx_match_check_circ|mux2_1:appx_match_2                ; mux2_1                    ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[8].appx_match_check_circ|mux2_1:appx_match_3                ; mux2_1                    ; work         ;
;                |appx_match:appx_match_for_block[9].appx_match_check_circ|  ; 5 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[9].appx_match_check_circ                                    ; appx_match                ; work         ;
;                   |exact_match:match1|                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[9].appx_match_check_circ|exact_match:match1                 ; exact_match               ; work         ;
;                   |mux2_1:appx_match_2|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[9].appx_match_check_circ|mux2_1:appx_match_2                ; mux2_1                    ; work         ;
;                   |mux2_1:appx_match_3|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[9].appx_match_check_circ|mux2_1:appx_match_3                ; mux2_1                    ; work         ;
;                |dont_care_generate:dont_care_gen_circ|                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|dont_care_generate:dont_care_gen_circ                                                       ; dont_care_generate        ; work         ;
;             |ppa_32bit:adder|                                              ; 132 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder                                                                                                              ; ppa_32bit                 ; work         ;
;                |ppa_32_bit_carry_generate:carry_generate|                  ; 74 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate                                                                     ; ppa_32_bit_carry_generate ; work         ;
;                   |ppa_16_bit_carry_generate:carry_higher_16bit|           ; 37 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit                        ; ppa_16_bit_carry_generate ; work         ;
;                      |carry_generate:carry11|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|carry_generate:carry11 ; carry_generate            ; work         ;
;                      |carry_generate:carry14|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|carry_generate:carry14 ; carry_generate            ; work         ;
;                      |carry_generate:carry1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|carry_generate:carry1  ; carry_generate            ; work         ;
;                      |carry_generate:carry2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|carry_generate:carry2  ; carry_generate            ; work         ;
;                      |carry_generate:carry3|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|carry_generate:carry3  ; carry_generate            ; work         ;
;                      |carry_generate:carry5|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|carry_generate:carry5  ; carry_generate            ; work         ;
;                      |carry_generate:carry7|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|carry_generate:carry7  ; carry_generate            ; work         ;
;                      |carry_generate:carry8|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|carry_generate:carry8  ; carry_generate            ; work         ;
;                      |carry_generate:carry9|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|carry_generate:carry9  ; carry_generate            ; work         ;
;                      |gpbit:gpbit11|                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|gpbit:gpbit11          ; gpbit                     ; work         ;
;                      |gpbit:gpbit13|                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|gpbit:gpbit13          ; gpbit                     ; work         ;
;                      |gpbit:gpbit1|                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|gpbit:gpbit1           ; gpbit                     ; work         ;
;                      |gpbit:gpbit3|                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|gpbit:gpbit3           ; gpbit                     ; work         ;
;                      |gpbit:gpbit5|                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|gpbit:gpbit5           ; gpbit                     ; work         ;
;                      |gpbit:gpbit7|                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|gpbit:gpbit7           ; gpbit                     ; work         ;
;                      |gpbit:gpbit9|                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|gpbit:gpbit9           ; gpbit                     ; work         ;
;                      |gpblk:level1_blk1|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|gpblk:level1_blk1      ; gpblk                     ; work         ;
;                      |gpblk:level1_blk2|                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|gpblk:level1_blk2      ; gpblk                     ; work         ;
;                      |gpblk:level1_blk3|                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|gpblk:level1_blk3      ; gpblk                     ; work         ;
;                      |gpblk:level1_blk4|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|gpblk:level1_blk4      ; gpblk                     ; work         ;
;                      |gpblk:level1_blk5|                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|gpblk:level1_blk5      ; gpblk                     ; work         ;
;                      |gpblk:level1_blk6|                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|gpblk:level1_blk6      ; gpblk                     ; work         ;
;                      |gpblk:level1_blk7|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|gpblk:level1_blk7      ; gpblk                     ; work         ;
;                      |gpblk:level2_blk4|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|gpblk:level2_blk4      ; gpblk                     ; work         ;
;                      |gpblk:level2_blk5|                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|gpblk:level2_blk5      ; gpblk                     ; work         ;
;                      |gpblk:level3_blk1|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit|gpblk:level3_blk1      ; gpblk                     ; work         ;
;                   |ppa_16_bit_carry_generate:carry_lower_16bit|            ; 37 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit                         ; ppa_16_bit_carry_generate ; work         ;
;                      |carry_generate:carry11|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|carry_generate:carry11  ; carry_generate            ; work         ;
;                      |carry_generate:carry15|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|carry_generate:carry15  ; carry_generate            ; work         ;
;                      |carry_generate:carry16|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|carry_generate:carry16  ; carry_generate            ; work         ;
;                      |carry_generate:carry1|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|carry_generate:carry1   ; carry_generate            ; work         ;
;                      |carry_generate:carry2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|carry_generate:carry2   ; carry_generate            ; work         ;
;                      |carry_generate:carry3|                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|carry_generate:carry3   ; carry_generate            ; work         ;
;                      |carry_generate:carry4|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|carry_generate:carry4   ; carry_generate            ; work         ;
;                      |carry_generate:carry5|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|carry_generate:carry5   ; carry_generate            ; work         ;
;                      |carry_generate:carry6|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|carry_generate:carry6   ; carry_generate            ; work         ;
;                      |carry_generate:carry7|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|carry_generate:carry7   ; carry_generate            ; work         ;
;                      |carry_generate:carry8|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|carry_generate:carry8   ; carry_generate            ; work         ;
;                      |carry_generate:carry9|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|carry_generate:carry9   ; carry_generate            ; work         ;
;                      |gpbit:gpbit11|                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|gpbit:gpbit11           ; gpbit                     ; work         ;
;                      |gpbit:gpbit13|                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|gpbit:gpbit13           ; gpbit                     ; work         ;
;                      |gpbit:gpbit1|                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|gpbit:gpbit1            ; gpbit                     ; work         ;
;                      |gpbit:gpbit3|                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|gpbit:gpbit3            ; gpbit                     ; work         ;
;                      |gpbit:gpbit5|                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|gpbit:gpbit5            ; gpbit                     ; work         ;
;                      |gpbit:gpbit7|                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|gpbit:gpbit7            ; gpbit                     ; work         ;
;                      |gpbit:gpbit9|                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|gpbit:gpbit9            ; gpbit                     ; work         ;
;                      |gpblk:level1_blk1|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|gpblk:level1_blk1       ; gpblk                     ; work         ;
;                      |gpblk:level1_blk2|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|gpblk:level1_blk2       ; gpblk                     ; work         ;
;                      |gpblk:level1_blk3|                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|gpblk:level1_blk3       ; gpblk                     ; work         ;
;                      |gpblk:level1_blk4|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|gpblk:level1_blk4       ; gpblk                     ; work         ;
;                      |gpblk:level1_blk5|                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|gpblk:level1_blk5       ; gpblk                     ; work         ;
;                      |gpblk:level1_blk6|                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|gpblk:level1_blk6       ; gpblk                     ; work         ;
;                      |gpblk:level1_blk7|                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|gpblk:level1_blk7       ; gpblk                     ; work         ;
;                      |gpblk:level2_blk1|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|gpblk:level2_blk1       ; gpblk                     ; work         ;
;                      |gpblk:level2_blk4|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|gpblk:level2_blk4       ; gpblk                     ; work         ;
;                |sum_32bit:sum_generate|                                    ; 58 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate                                                                                       ; sum_32bit                 ; work         ;
;                   |sum:sum_genereate_for_block[10].sum_circ|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate|sum:sum_genereate_for_block[10].sum_circ                                              ; sum                       ; work         ;
;                   |sum:sum_genereate_for_block[11].sum_circ|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate|sum:sum_genereate_for_block[11].sum_circ                                              ; sum                       ; work         ;
;                   |sum:sum_genereate_for_block[12].sum_circ|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate|sum:sum_genereate_for_block[12].sum_circ                                              ; sum                       ; work         ;
;                   |sum:sum_genereate_for_block[13].sum_circ|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate|sum:sum_genereate_for_block[13].sum_circ                                              ; sum                       ; work         ;
;                   |sum:sum_genereate_for_block[14].sum_circ|               ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate|sum:sum_genereate_for_block[14].sum_circ                                              ; sum                       ; work         ;
;                   |sum:sum_genereate_for_block[15].sum_circ|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate|sum:sum_genereate_for_block[15].sum_circ                                              ; sum                       ; work         ;
;                   |sum:sum_genereate_for_block[18].sum_circ|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate|sum:sum_genereate_for_block[18].sum_circ                                              ; sum                       ; work         ;
;                   |sum:sum_genereate_for_block[1].sum_circ|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate|sum:sum_genereate_for_block[1].sum_circ                                               ; sum                       ; work         ;
;                   |sum:sum_genereate_for_block[21].sum_circ|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate|sum:sum_genereate_for_block[21].sum_circ                                              ; sum                       ; work         ;
;                   |sum:sum_genereate_for_block[22].sum_circ|               ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate|sum:sum_genereate_for_block[22].sum_circ                                              ; sum                       ; work         ;
;                   |sum:sum_genereate_for_block[24].sum_circ|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate|sum:sum_genereate_for_block[24].sum_circ                                              ; sum                       ; work         ;
;                   |sum:sum_genereate_for_block[25].sum_circ|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate|sum:sum_genereate_for_block[25].sum_circ                                              ; sum                       ; work         ;
;                   |sum:sum_genereate_for_block[26].sum_circ|               ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate|sum:sum_genereate_for_block[26].sum_circ                                              ; sum                       ; work         ;
;                   |sum:sum_genereate_for_block[28].sum_circ|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate|sum:sum_genereate_for_block[28].sum_circ                                              ; sum                       ; work         ;
;                   |sum:sum_genereate_for_block[29].sum_circ|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate|sum:sum_genereate_for_block[29].sum_circ                                              ; sum                       ; work         ;
;                   |sum:sum_genereate_for_block[2].sum_circ|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate|sum:sum_genereate_for_block[2].sum_circ                                               ; sum                       ; work         ;
;                   |sum:sum_genereate_for_block[31].sum_circ|               ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate|sum:sum_genereate_for_block[31].sum_circ                                              ; sum                       ; work         ;
;                   |sum:sum_genereate_for_block[3].sum_circ|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate|sum:sum_genereate_for_block[3].sum_circ                                               ; sum                       ; work         ;
;                   |sum:sum_genereate_for_block[4].sum_circ|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate|sum:sum_genereate_for_block[4].sum_circ                                               ; sum                       ; work         ;
;                   |sum:sum_genereate_for_block[5].sum_circ|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate|sum:sum_genereate_for_block[5].sum_circ                                               ; sum                       ; work         ;
;                   |sum:sum_genereate_for_block[6].sum_circ|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate|sum:sum_genereate_for_block[6].sum_circ                                               ; sum                       ; work         ;
;                   |sum:sum_genereate_for_block[7].sum_circ|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate|sum:sum_genereate_for_block[7].sum_circ                                               ; sum                       ; work         ;
;                   |sum:sum_genereate_for_block[8].sum_circ|                ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate|sum:sum_genereate_for_block[8].sum_circ                                               ; sum                       ; work         ;
;                   |sum:sum_genereate_for_block[9].sum_circ|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate|sum:sum_genereate_for_block[9].sum_circ                                               ; sum                       ; work         ;
;          |mux2:pcmux|                                                      ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mux2:pcmux                                                                                                                                ; mux2                      ; work         ;
;          |mux2:srcamux|                                                    ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mux2:srcamux                                                                                                                              ; mux2                      ; work         ;
;          |mux2:wdmux|                                                      ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mux2:wdmux                                                                                                                                ; mux2                      ; work         ;
;          |mux2:wrmux|                                                      ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mux2:wrmux                                                                                                                                ; mux2                      ; work         ;
;          |mux3:alumux|                                                     ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mux3:alumux                                                                                                                               ; mux3                      ; work         ;
;          |mux4:srcbmux|                                                    ; 49 (49)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|mux4:srcbmux                                                                                                                              ; mux4                      ; work         ;
;          |regfile:rf|                                                      ; 14 (14)             ; 152 (152)                 ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|regfile:rf                                                                                                                                ; regfile                   ; work         ;
;             |altsyncram:rf_rtl_0|                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|regfile:rf|altsyncram:rf_rtl_0                                                                                                            ; altsyncram                ; work         ;
;                |altsyncram_j6d1:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|regfile:rf|altsyncram:rf_rtl_0|altsyncram_j6d1:auto_generated                                                                             ; altsyncram_j6d1           ; work         ;
;             |altsyncram:rf_rtl_1|                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|regfile:rf|altsyncram:rf_rtl_1                                                                                                            ; altsyncram                ; work         ;
;                |altsyncram_j6d1:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|mips:mips|datapath:dp|regfile:rf|altsyncram:rf_rtl_1|altsyncram_j6d1:auto_generated                                                                             ; altsyncram_j6d1           ; work         ;
+----------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; mips:mips|datapath:dp|regfile:rf|altsyncram:rf_rtl_0|altsyncram_j6d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; mips:mips|datapath:dp|regfile:rf|altsyncram:rf_rtl_1|altsyncram_j6d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|mips:mips|controller:c|maindec:md|state                                                                                                                                              ;
+---------------+-------------+-----------+--------------+--------------+-------------+---------------+---------------+-------------+-------------+-------------+--------------+--------------+-------------+
; Name          ; state.BLEEX ; state.JEX ; state.ADDIWB ; state.ADDIEX ; state.BEQEX ; state.RTYPEWB ; state.RTYPEEX ; state.MEMWR ; state.MEMWB ; state.MEMRD ; state.MEMADR ; state.DECODE ; state.FETCH ;
+---------------+-------------+-----------+--------------+--------------+-------------+---------------+---------------+-------------+-------------+-------------+--------------+--------------+-------------+
; state.FETCH   ; 0           ; 0         ; 0            ; 0            ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0            ; 0            ; 0           ;
; state.DECODE  ; 0           ; 0         ; 0            ; 0            ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0            ; 1            ; 1           ;
; state.MEMADR  ; 0           ; 0         ; 0            ; 0            ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 1            ; 0            ; 1           ;
; state.MEMRD   ; 0           ; 0         ; 0            ; 0            ; 0           ; 0             ; 0             ; 0           ; 0           ; 1           ; 0            ; 0            ; 1           ;
; state.MEMWB   ; 0           ; 0         ; 0            ; 0            ; 0           ; 0             ; 0             ; 0           ; 1           ; 0           ; 0            ; 0            ; 1           ;
; state.MEMWR   ; 0           ; 0         ; 0            ; 0            ; 0           ; 0             ; 0             ; 1           ; 0           ; 0           ; 0            ; 0            ; 1           ;
; state.RTYPEEX ; 0           ; 0         ; 0            ; 0            ; 0           ; 0             ; 1             ; 0           ; 0           ; 0           ; 0            ; 0            ; 1           ;
; state.RTYPEWB ; 0           ; 0         ; 0            ; 0            ; 0           ; 1             ; 0             ; 0           ; 0           ; 0           ; 0            ; 0            ; 1           ;
; state.BEQEX   ; 0           ; 0         ; 0            ; 0            ; 1           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0            ; 0            ; 1           ;
; state.ADDIEX  ; 0           ; 0         ; 0            ; 1            ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0            ; 0            ; 1           ;
; state.ADDIWB  ; 0           ; 0         ; 1            ; 0            ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0            ; 0            ; 1           ;
; state.JEX     ; 0           ; 1         ; 0            ; 0            ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0            ; 0            ; 1           ;
; state.BLEEX   ; 1           ; 0         ; 0            ; 0            ; 0           ; 0             ; 0             ; 0           ; 0           ; 0           ; 0            ; 0            ; 1           ;
+---------------+-------------+-----------+--------------+--------------+-------------+---------------+---------------+-------------+-------------+-------------+--------------+--------------+-------------+


+----------------------------------------------------------------+
; Registers Removed During Synthesis                             ;
+-------------------------------------------+--------------------+
; Register name                             ; Reason for Removal ;
+-------------------------------------------+--------------------+
; mips:mips|controller:c|maindec:md|state~4 ; Lost fanout        ;
; mips:mips|controller:c|maindec:md|state~5 ; Lost fanout        ;
; mips:mips|controller:c|maindec:md|state~6 ; Lost fanout        ;
; mips:mips|controller:c|maindec:md|state~7 ; Lost fanout        ;
; Total Number of Removed Registers = 4     ;                    ;
+-------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2405  ;
; Number of registers using Synchronous Clear  ; 66    ;
; Number of registers using Synchronous Load   ; 90    ;
; Number of registers using Asynchronous Clear ; 217   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2188  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                       ;
+------------------------------------------------------+-------------------------------------------+
; Register Name                                        ; RAM Name                                  ;
+------------------------------------------------------+-------------------------------------------+
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[0]  ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[1]  ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[2]  ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[3]  ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[4]  ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[5]  ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[6]  ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[7]  ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[8]  ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[9]  ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[10] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[11] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[12] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[13] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[14] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[15] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[16] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[17] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[18] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[19] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[20] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[21] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[22] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[23] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[24] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[25] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[26] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[27] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[28] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[29] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[30] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[31] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[32] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[33] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[34] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[35] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[36] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[37] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[38] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[39] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[40] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[41] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_0_bypass[42] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_0 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[0]  ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[1]  ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[2]  ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[3]  ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[4]  ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[5]  ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[6]  ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[7]  ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[8]  ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[9]  ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[10] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[11] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[12] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[13] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[14] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[15] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[16] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[17] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[18] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[19] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[20] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[21] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[22] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[23] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[24] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[25] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[26] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[27] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[28] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[29] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[30] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[31] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[32] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[33] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[34] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[35] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[36] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[37] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[38] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[39] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[40] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[41] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
; mips:mips|datapath:dp|regfile:rf|rf_rtl_1_bypass[42] ; mips:mips|datapath:dp|regfile:rf|rf_rtl_1 ;
+------------------------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|mips:mips|datapath:dp|flopenr:pcreg|q[0]                    ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |top|mips:mips|datapath:dp|flopenr:pcreg|q[21]                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|mips:mips|datapath:dp|flopr:rfregA|q[22]                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|mips:mips|datapath:dp|flopr:rfregB|q[25]                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|mips:mips|controller:c|aludec:ad|Mux1                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|mips:mips|datapath:dp|mux4:srcbmux|Mux30                    ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |top|mips:mips|datapath:dp|mux4:srcbmux|Mux0                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|mips:mips|datapath:dp|mips_alu:alu|mux4to1:multiplexer|Mux0 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |top|mips:mips|datapath:dp|mux4:srcbmux|Mux26                    ;
; 5:1                ; 28 bits   ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; No         ; |top|mips:mips|datapath:dp|mips_alu:alu|mux4to1:multiplexer|Mux7 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for mips:mips|datapath:dp|regfile:rf|altsyncram:rf_rtl_0|altsyncram_j6d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for mips:mips|datapath:dp|regfile:rf|altsyncram:rf_rtl_1|altsyncram_j6d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips|controller:c|maindec:md ;
+----------------+--------+------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                 ;
+----------------+--------+------------------------------------------------------+
; FETCH          ; 0000   ; Unsigned Binary                                      ;
; DECODE         ; 0001   ; Unsigned Binary                                      ;
; MEMADR         ; 0010   ; Unsigned Binary                                      ;
; MEMRD          ; 0011   ; Unsigned Binary                                      ;
; MEMWB          ; 0100   ; Unsigned Binary                                      ;
; MEMWR          ; 0101   ; Unsigned Binary                                      ;
; RTYPEEX        ; 0110   ; Unsigned Binary                                      ;
; RTYPEWB        ; 0111   ; Unsigned Binary                                      ;
; BEQEX          ; 1000   ; Unsigned Binary                                      ;
; ADDIEX         ; 1001   ; Unsigned Binary                                      ;
; ADDIWB         ; 1010   ; Unsigned Binary                                      ;
; JEX            ; 1011   ; Unsigned Binary                                      ;
; BLEEX          ; 1100   ; Unsigned Binary                                      ;
; LW             ; 100011 ; Unsigned Binary                                      ;
; SW             ; 101011 ; Unsigned Binary                                      ;
; RTYPE          ; 000000 ; Unsigned Binary                                      ;
; BEQ            ; 000100 ; Unsigned Binary                                      ;
; ADDI           ; 001000 ; Unsigned Binary                                      ;
; J              ; 000010 ; Unsigned Binary                                      ;
; BLE            ; 111111 ; Unsigned Binary                                      ;
+----------------+--------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips|datapath:dp|flopenr:pcreg ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips|datapath:dp|mux2:pcmux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips|datapath:dp|mux2:srcamux ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips|datapath:dp|flopenr:instrreg ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips|datapath:dp|flopr:wdreg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips|datapath:dp|mux2:wrmux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips|datapath:dp|mux2:wdmux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips|datapath:dp|flopr:rfregA ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips|datapath:dp|flopr:rfregB ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips|datapath:dp|mux4:srcbmux ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|dont_care_generate:dont_care_gen_circ ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; N              ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips|datapath:dp|flopr:alureg ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips|datapath:dp|mux3:alumux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mips:mips|datapath:dp|regfile:rf|altsyncram:rf_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 32                   ; Untyped                                   ;
; WIDTHAD_A                          ; 5                    ; Untyped                                   ;
; NUMWORDS_A                         ; 32                   ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 32                   ; Untyped                                   ;
; WIDTHAD_B                          ; 5                    ; Untyped                                   ;
; NUMWORDS_B                         ; 32                   ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_j6d1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mips:mips|datapath:dp|regfile:rf|altsyncram:rf_rtl_1 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 32                   ; Untyped                                   ;
; WIDTHAD_A                          ; 5                    ; Untyped                                   ;
; NUMWORDS_A                         ; 32                   ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 32                   ; Untyped                                   ;
; WIDTHAD_B                          ; 5                    ; Untyped                                   ;
; NUMWORDS_B                         ; 32                   ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_j6d1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 2                                                    ;
; Entity Instance                           ; mips:mips|datapath:dp|regfile:rf|altsyncram:rf_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 32                                                   ;
;     -- NUMWORDS_A                         ; 32                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 32                                                   ;
;     -- NUMWORDS_B                         ; 32                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; mips:mips|datapath:dp|regfile:rf|altsyncram:rf_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 32                                                   ;
;     -- NUMWORDS_A                         ; 32                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 32                                                   ;
;     -- NUMWORDS_B                         ; 32                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips|datapath:dp|mux3:alumux" ;
+----------+-------+----------+---------------------------------+
; Port     ; Type  ; Severity ; Details                         ;
+----------+-------+----------+---------------------------------+
; d2[1..0] ; Input ; Info     ; Stuck at GND                    ;
+----------+-------+----------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips|datapath:dp|mips_alu:alu|overflow:of"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; OF   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_higher_16bit" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Cout[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder"                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[0].appx_match_check_circ|mux2_1:appx_match_3" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[0].appx_match_check_circ|mux2_1:appx_match_2" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[0].appx_match_check_circ|mux2_1:appx_match_1" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[0].appx_match_check_circ|mux2_1:appx_match_0" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips|datapath:dp|mux4:srcbmux" ;
+-----------+-------+----------+---------------------------------+
; Port      ; Type  ; Severity ; Details                         ;
+-----------+-------+----------+---------------------------------+
; d1[31..3] ; Input ; Info     ; Stuck at GND                    ;
; d1[1..0]  ; Input ; Info     ; Stuck at GND                    ;
; d1[2]     ; Input ; Info     ; Stuck at VCC                    ;
+-----------+-------+----------+---------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 67                          ;
; cycloneiii_ff         ; 2405                        ;
;     CLR               ; 77                          ;
;     CLR SCLR SLD      ; 64                          ;
;     ENA               ; 2112                        ;
;     ENA CLR           ; 48                          ;
;     ENA CLR SCLR      ; 2                           ;
;     ENA CLR SLD       ; 26                          ;
;     plain             ; 76                          ;
; cycloneiii_lcell_comb ; 2247                        ;
;     normal            ; 2247                        ;
;         1 data inputs ; 129                         ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 247                         ;
;         4 data inputs ; 1843                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 21.00                       ;
; Average LUT depth     ; 5.91                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Apr 24 18:46:49 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file appx_match_check.sv
    Info (12023): Found entity 1: mux2_1 File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/appx_match_check.sv Line: 6
    Info (12023): Found entity 2: exact_match File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/appx_match_check.sv Line: 11
    Info (12023): Found entity 3: appx_match File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/appx_match_check.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file dont_care_generate.sv
    Info (12023): Found entity 1: dont_care_generate File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/dont_care_generate.sv Line: 9
Info (12021): Found 4 design units, including 4 entities, in source file mips_alu.sv
    Info (12023): Found entity 1: and_32bit File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mips_alu.sv Line: 6
    Info (12023): Found entity 2: or_32bit File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mips_alu.sv Line: 11
    Info (12023): Found entity 3: mux4to1 File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mips_alu.sv Line: 16
    Info (12023): Found entity 4: mips_alu File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mips_alu.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file mipsmem.sv
    Info (12023): Found entity 1: mem File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmem.sv Line: 3
Info (12021): Found 7 design units, including 7 entities, in source file mipsmulti.sv
    Info (12023): Found entity 1: mips File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv Line: 8
    Info (12023): Found entity 2: controller File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv Line: 31
    Info (12023): Found entity 3: maindec File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv Line: 65
    Info (12023): Found entity 4: aludec File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv Line: 172
    Info (12023): Found entity 5: datapath File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv Line: 213
    Info (12023): Found entity 6: mux3 File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv Line: 282
    Info (12023): Found entity 7: mux4 File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv Line: 290
Info (12021): Found 7 design units, including 7 entities, in source file mipsparts.sv
    Info (12023): Found entity 1: regfile File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsparts.sv Line: 3
    Info (12023): Found entity 2: adder File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsparts.sv Line: 20
    Info (12023): Found entity 3: sl2 File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsparts.sv Line: 26
    Info (12023): Found entity 4: signext File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsparts.sv Line: 32
    Info (12023): Found entity 5: flopr File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsparts.sv Line: 38
    Info (12023): Found entity 6: flopenr File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsparts.sv Line: 49
    Info (12023): Found entity 7: mux2 File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsparts.sv Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file mipstop.sv
    Info (12023): Found entity 1: top File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipstop.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file overflow.sv
    Info (12023): Found entity 1: overflow File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/overflow.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pattern_match.sv
    Info (12023): Found entity 1: pattern_match File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/pattern_match.sv Line: 6
Info (12021): Found 8 design units, including 8 entities, in source file ppa_32bit.sv
    Info (12023): Found entity 1: gpbit File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv Line: 1
    Info (12023): Found entity 2: gpblk File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv Line: 8
    Info (12023): Found entity 3: carry_generate File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv Line: 15
    Info (12023): Found entity 4: sum File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv Line: 22
    Info (12023): Found entity 5: ppa_16_bit_carry_generate File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv Line: 28
    Info (12023): Found entity 6: ppa_32_bit_carry_generate File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv Line: 123
    Info (12023): Found entity 7: sum_32bit File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv Line: 136
    Info (12023): Found entity 8: ppa_32bit File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv Line: 148
Warning (10236): Verilog HDL Implicit Net warning at mips_alu.sv(57): created implicit net for "OF" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mips_alu.sv Line: 57
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "mips" for hierarchy "mips:mips" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipstop.sv Line: 13
Info (12128): Elaborating entity "controller" for hierarchy "mips:mips|controller:c" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv Line: 22
Info (12128): Elaborating entity "maindec" for hierarchy "mips:mips|controller:c|maindec:md" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv Line: 47
Info (12128): Elaborating entity "aludec" for hierarchy "mips:mips|controller:c|aludec:ad" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv Line: 48
Info (12128): Elaborating entity "datapath" for hierarchy "mips:mips|datapath:dp" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv Line: 28
Info (12128): Elaborating entity "flopenr" for hierarchy "mips:mips|datapath:dp|flopenr:pcreg" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv Line: 252
Info (12128): Elaborating entity "mux2" for hierarchy "mips:mips|datapath:dp|mux2:pcmux" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv Line: 253
Info (12128): Elaborating entity "regfile" for hierarchy "mips:mips|datapath:dp|regfile:rf" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv Line: 261
Info (12128): Elaborating entity "flopr" for hierarchy "mips:mips|datapath:dp|flopr:wdreg" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv Line: 263
Info (12128): Elaborating entity "mux2" for hierarchy "mips:mips|datapath:dp|mux2:wrmux" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv Line: 264
Info (12128): Elaborating entity "signext" for hierarchy "mips:mips|datapath:dp|signext:se" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv Line: 266
Info (12128): Elaborating entity "mux4" for hierarchy "mips:mips|datapath:dp|mux4:srcbmux" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv Line: 272
Info (12128): Elaborating entity "mips_alu" for hierarchy "mips:mips|datapath:dp|mips_alu:alu" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv Line: 273
Info (12128): Elaborating entity "pattern_match" for hierarchy "mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mips_alu.sv Line: 47
Warning (10230): Verilog HDL assignment warning at pattern_match.sv(21): truncated value with size 4 to match size of target (3) File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/pattern_match.sv Line: 21
Info (12128): Elaborating entity "dont_care_generate" for hierarchy "mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|dont_care_generate:dont_care_gen_circ" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/pattern_match.sv Line: 10
Info (12128): Elaborating entity "appx_match" for hierarchy "mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[0].appx_match_check_circ" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/pattern_match.sv Line: 16
Info (12128): Elaborating entity "exact_match" for hierarchy "mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[0].appx_match_check_circ|exact_match:match0" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/appx_match_check.sv Line: 23
Info (12128): Elaborating entity "mux2_1" for hierarchy "mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ|appx_match:appx_match_for_block[0].appx_match_check_circ|mux2_1:appx_match_0" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/appx_match_check.sv Line: 29
Info (12128): Elaborating entity "and_32bit" for hierarchy "mips:mips|datapath:dp|mips_alu:alu|and_32bit:and_circ" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mips_alu.sv Line: 49
Info (12128): Elaborating entity "or_32bit" for hierarchy "mips:mips|datapath:dp|mips_alu:alu|or_32bit:or_circ" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mips_alu.sv Line: 51
Info (12128): Elaborating entity "ppa_32bit" for hierarchy "mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mips_alu.sv Line: 53
Info (12128): Elaborating entity "ppa_32_bit_carry_generate" for hierarchy "mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv Line: 155
Info (12128): Elaborating entity "ppa_16_bit_carry_generate" for hierarchy "mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv Line: 129
Info (12128): Elaborating entity "gpbit" for hierarchy "mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|gpbit:gpbit0" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv Line: 36
Info (12128): Elaborating entity "carry_generate" for hierarchy "mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|carry_generate:carry1" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv Line: 66
Info (12128): Elaborating entity "gpblk" for hierarchy "mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|ppa_32_bit_carry_generate:carry_generate|ppa_16_bit_carry_generate:carry_lower_16bit|gpblk:level1_blk1" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv Line: 67
Info (12128): Elaborating entity "sum_32bit" for hierarchy "mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv Line: 158
Info (12128): Elaborating entity "sum" for hierarchy "mips:mips|datapath:dp|mips_alu:alu|ppa_32bit:adder|sum_32bit:sum_generate|sum:sum_genereate_for_block[0].sum_circ" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv Line: 142
Info (12128): Elaborating entity "mux4to1" for hierarchy "mips:mips|datapath:dp|mips_alu:alu|mux4to1:multiplexer" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mips_alu.sv Line: 56
Info (12128): Elaborating entity "overflow" for hierarchy "mips:mips|datapath:dp|mips_alu:alu|overflow:of" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mips_alu.sv Line: 57
Info (12128): Elaborating entity "mux3" for hierarchy "mips:mips|datapath:dp|mux3:alumux" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv Line: 275
Info (12128): Elaborating entity "sl2" for hierarchy "mips:mips|datapath:dp|sl2:immsh1" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv Line: 276
Info (12128): Elaborating entity "mem" for hierarchy "mem:mem" File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipstop.sv Line: 16
Warning (10850): Verilog HDL warning at mipsmem.sv(11): number of words (18) in memory file does not match the number of elements in the address range [0:63] File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmem.sv Line: 11
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/db/top.ram0_mem_1c3ed.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "mips:mips|datapath:dp|regfile:rf|rf_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mips:mips|datapath:dp|regfile:rf|rf_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "mem:mem|RAM" is uninferred because MIF is not supported for the selected family File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmem.sv Line: 7
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/db/top.ram0_mem_1c3ed.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mips:mips|datapath:dp|regfile:rf|rf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mips:mips|datapath:dp|regfile:rf|rf_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "mips:mips|datapath:dp|regfile:rf|altsyncram:rf_rtl_0"
Info (12133): Instantiated megafunction "mips:mips|datapath:dp|regfile:rf|altsyncram:rf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j6d1.tdf
    Info (12023): Found entity 1: altsyncram_j6d1 File: C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/db/altsyncram_j6d1.tdf Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4550 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 65 output pins
    Info (21061): Implemented 4419 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4810 megabytes
    Info: Processing ended: Wed Apr 24 18:47:26 2024
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/output_files/top.map.smsg.


