-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity op_mem_read_impl is
port (
    m_axi_din_gmem_V_AWVALID : OUT STD_LOGIC;
    m_axi_din_gmem_V_AWREADY : IN STD_LOGIC;
    m_axi_din_gmem_V_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_din_gmem_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_din_gmem_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_din_gmem_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_din_gmem_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_din_gmem_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_din_gmem_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_din_gmem_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_din_gmem_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_din_gmem_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_din_gmem_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_din_gmem_V_WVALID : OUT STD_LOGIC;
    m_axi_din_gmem_V_WREADY : IN STD_LOGIC;
    m_axi_din_gmem_V_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_din_gmem_V_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_din_gmem_V_WLAST : OUT STD_LOGIC;
    m_axi_din_gmem_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_din_gmem_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_din_gmem_V_ARVALID : OUT STD_LOGIC;
    m_axi_din_gmem_V_ARREADY : IN STD_LOGIC;
    m_axi_din_gmem_V_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_din_gmem_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_din_gmem_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_din_gmem_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_din_gmem_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_din_gmem_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_din_gmem_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_din_gmem_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_din_gmem_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_din_gmem_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_din_gmem_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_din_gmem_V_RVALID : IN STD_LOGIC;
    m_axi_din_gmem_V_RREADY : OUT STD_LOGIC;
    m_axi_din_gmem_V_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_din_gmem_V_RLAST : IN STD_LOGIC;
    m_axi_din_gmem_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_din_gmem_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_din_gmem_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_din_gmem_V_BVALID : IN STD_LOGIC;
    m_axi_din_gmem_V_BREADY : OUT STD_LOGIC;
    m_axi_din_gmem_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_din_gmem_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_din_gmem_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    din_gmem_V_offset : IN STD_LOGIC_VECTOR (57 downto 0);
    axis_m_0_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    axis_m_0_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    axis_m_0_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    read_mem_config_offs : IN STD_LOGIC_VECTOR (63 downto 0);
    read_mem_config_size : IN STD_LOGIC_VECTOR (63 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    din_gmem_V_offset_ap_vld : IN STD_LOGIC;
    read_mem_config_offs_ap_vld : IN STD_LOGIC;
    read_mem_config_size_ap_vld : IN STD_LOGIC;
    axis_m_0_TVALID : OUT STD_LOGIC;
    axis_m_0_TREADY : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of op_mem_read_impl is 
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

    signal op_mem_read_impl_Blo_126_U0_ap_start : STD_LOGIC;
    signal op_mem_read_impl_Blo_126_U0_ap_done : STD_LOGIC;
    signal op_mem_read_impl_Blo_126_U0_ap_continue : STD_LOGIC;
    signal op_mem_read_impl_Blo_126_U0_ap_idle : STD_LOGIC;
    signal op_mem_read_impl_Blo_126_U0_ap_ready : STD_LOGIC;
    signal op_mem_read_impl_Blo_126_U0_read_mem_config_size_load_out_out_din : STD_LOGIC_VECTOR (63 downto 0);
    signal op_mem_read_impl_Blo_126_U0_read_mem_config_size_load_out_out_write : STD_LOGIC;
    signal op_mem_read_impl_Blo_126_U0_read_mem_config_offset_out_din : STD_LOGIC_VECTOR (63 downto 0);
    signal op_mem_read_impl_Blo_126_U0_read_mem_config_offset_out_write : STD_LOGIC;
    signal op_mem_read_impl_Blo_126_U0_din_gmem_V_offset_out_din : STD_LOGIC_VECTOR (57 downto 0);
    signal op_mem_read_impl_Blo_126_U0_din_gmem_V_offset_out_write : STD_LOGIC;
    signal op_mem_read_impl_Blo_126_U0_ap_return_0 : STD_LOGIC_VECTOR (63 downto 0);
    signal op_mem_read_impl_Blo_126_U0_ap_return_1 : STD_LOGIC_VECTOR (63 downto 0);
    signal op_mem_read_impl_Blo_126_U0_ap_return_2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_channel_done_read_words_cast_loc_s : STD_LOGIC;
    signal read_words_cast_loc_s_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_read_words_cast_loc_s : STD_LOGIC := '0';
    signal ap_sync_channel_write_read_words_cast_loc_s : STD_LOGIC;
    signal ap_channel_done_tmp_29_cast_loc_chan : STD_LOGIC;
    signal tmp_29_cast_loc_chan_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_tmp_29_cast_loc_chan : STD_LOGIC := '0';
    signal ap_sync_channel_write_tmp_29_cast_loc_chan : STD_LOGIC;
    signal ap_channel_done_read_mem_config_offs_6 : STD_LOGIC;
    signal read_mem_config_offs_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_read_mem_config_offs_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_read_mem_config_offs_6 : STD_LOGIC;
    signal op_mem_read_impl_Loo_4_U0_ap_start : STD_LOGIC;
    signal op_mem_read_impl_Loo_4_U0_ap_done : STD_LOGIC;
    signal op_mem_read_impl_Loo_4_U0_ap_continue : STD_LOGIC;
    signal op_mem_read_impl_Loo_4_U0_ap_idle : STD_LOGIC;
    signal op_mem_read_impl_Loo_4_U0_ap_ready : STD_LOGIC;
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_AWVALID : STD_LOGIC;
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_WVALID : STD_LOGIC;
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_WLAST : STD_LOGIC;
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARVALID : STD_LOGIC;
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_RREADY : STD_LOGIC;
    signal op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_BREADY : STD_LOGIC;
    signal op_mem_read_impl_Loo_4_U0_din_gmem_V_offset_read : STD_LOGIC;
    signal op_mem_read_impl_Loo_4_U0_word_stream_V_data_V_din : STD_LOGIC_VECTOR (511 downto 0);
    signal op_mem_read_impl_Loo_4_U0_word_stream_V_data_V_write : STD_LOGIC;
    signal op_mem_read_impl_Loo_4_U0_word_stream_V_strb_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal op_mem_read_impl_Loo_4_U0_word_stream_V_strb_V_write : STD_LOGIC;
    signal op_mem_read_impl_Loo_4_U0_word_stream_V_last_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal op_mem_read_impl_Loo_4_U0_word_stream_V_last_V_write : STD_LOGIC;
    signal op_mem_read_impl_Loo_4_U0_read_mem_config_offs_5_read : STD_LOGIC;
    signal op_mem_read_impl_Loo_4_U0_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_channel_done_tmp_157 : STD_LOGIC;
    signal tmp_157_full_n : STD_LOGIC;
    signal op_mem_read_impl_Blo_U0_ap_start : STD_LOGIC;
    signal op_mem_read_impl_Blo_U0_ap_done : STD_LOGIC;
    signal op_mem_read_impl_Blo_U0_ap_continue : STD_LOGIC;
    signal op_mem_read_impl_Blo_U0_ap_idle : STD_LOGIC;
    signal op_mem_read_impl_Blo_U0_ap_ready : STD_LOGIC;
    signal op_mem_read_impl_Blo_U0_start_out : STD_LOGIC;
    signal op_mem_read_impl_Blo_U0_start_write : STD_LOGIC;
    signal op_mem_read_impl_Blo_U0_read_mem_config_size_load_loc_read : STD_LOGIC;
    signal op_mem_read_impl_Blo_U0_tmp_33_cast25_loc_out_din : STD_LOGIC_VECTOR (2 downto 0);
    signal op_mem_read_impl_Blo_U0_tmp_33_cast25_loc_out_write : STD_LOGIC;
    signal op_mem_read_impl_Blo_U0_ap_return_0 : STD_LOGIC_VECTOR (63 downto 0);
    signal op_mem_read_impl_Blo_U0_ap_return_1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_channel_done_op_assign_loc_channe : STD_LOGIC;
    signal op_assign_loc_channe_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_op_assign_loc_channe : STD_LOGIC := '0';
    signal ap_sync_channel_write_op_assign_loc_channe : STD_LOGIC;
    signal ap_channel_done_first_line_strb_loc_s : STD_LOGIC;
    signal first_line_strb_loc_s_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_first_line_strb_loc_s : STD_LOGIC := '0';
    signal ap_sync_channel_write_first_line_strb_loc_s : STD_LOGIC;
    signal op_mem_read_impl_Loo_1_U0_ap_start : STD_LOGIC;
    signal op_mem_read_impl_Loo_1_U0_ap_done : STD_LOGIC;
    signal op_mem_read_impl_Loo_1_U0_ap_continue : STD_LOGIC;
    signal op_mem_read_impl_Loo_1_U0_ap_idle : STD_LOGIC;
    signal op_mem_read_impl_Loo_1_U0_ap_ready : STD_LOGIC;
    signal op_mem_read_impl_Loo_1_U0_start_out : STD_LOGIC;
    signal op_mem_read_impl_Loo_1_U0_start_write : STD_LOGIC;
    signal op_mem_read_impl_Loo_1_U0_word_stream_V_data_V_read : STD_LOGIC;
    signal op_mem_read_impl_Loo_1_U0_word_stream_V_strb_V_read : STD_LOGIC;
    signal op_mem_read_impl_Loo_1_U0_word_stream_V_last_V_read : STD_LOGIC;
    signal op_mem_read_impl_Loo_1_U0_word_stream_with_strb_V_data_V_din : STD_LOGIC_VECTOR (511 downto 0);
    signal op_mem_read_impl_Loo_1_U0_word_stream_with_strb_V_data_V_write : STD_LOGIC;
    signal op_mem_read_impl_Loo_1_U0_word_stream_with_strb_V_strb_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal op_mem_read_impl_Loo_1_U0_word_stream_with_strb_V_strb_V_write : STD_LOGIC;
    signal op_mem_read_impl_Loo_1_U0_word_stream_with_strb_V_last_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal op_mem_read_impl_Loo_1_U0_word_stream_with_strb_V_last_V_write : STD_LOGIC;
    signal op_mem_read_impl_Loo_2_U0_ap_start : STD_LOGIC;
    signal op_mem_read_impl_Loo_2_U0_ap_done : STD_LOGIC;
    signal op_mem_read_impl_Loo_2_U0_ap_continue : STD_LOGIC;
    signal op_mem_read_impl_Loo_2_U0_ap_idle : STD_LOGIC;
    signal op_mem_read_impl_Loo_2_U0_ap_ready : STD_LOGIC;
    signal op_mem_read_impl_Loo_2_U0_word_stream_with_strb_V_data_V_read : STD_LOGIC;
    signal op_mem_read_impl_Loo_2_U0_word_stream_with_strb_V_strb_V_read : STD_LOGIC;
    signal op_mem_read_impl_Loo_2_U0_word_stream_with_strb_V_last_V_read : STD_LOGIC;
    signal op_mem_read_impl_Loo_2_U0_mtl_word_stream_V_data_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal op_mem_read_impl_Loo_2_U0_mtl_word_stream_V_data_V_write : STD_LOGIC;
    signal op_mem_read_impl_Loo_2_U0_mtl_word_stream_V_strb_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal op_mem_read_impl_Loo_2_U0_mtl_word_stream_V_strb_V_write : STD_LOGIC;
    signal op_mem_read_impl_Loo_2_U0_mtl_word_stream_V_last_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal op_mem_read_impl_Loo_2_U0_mtl_word_stream_V_last_V_write : STD_LOGIC;
    signal op_mem_read_impl_Loo_U0_ap_start : STD_LOGIC;
    signal op_mem_read_impl_Loo_U0_ap_done : STD_LOGIC;
    signal op_mem_read_impl_Loo_U0_ap_continue : STD_LOGIC;
    signal op_mem_read_impl_Loo_U0_ap_idle : STD_LOGIC;
    signal op_mem_read_impl_Loo_U0_ap_ready : STD_LOGIC;
    signal op_mem_read_impl_Loo_U0_start_out : STD_LOGIC;
    signal op_mem_read_impl_Loo_U0_start_write : STD_LOGIC;
    signal op_mem_read_impl_Loo_U0_tmp_33_cast25_loc_read : STD_LOGIC;
    signal op_mem_read_impl_Loo_U0_mtl_word_stream_V_data_V_read : STD_LOGIC;
    signal op_mem_read_impl_Loo_U0_mtl_word_stream_V_strb_V_read : STD_LOGIC;
    signal op_mem_read_impl_Loo_U0_mtl_word_stream_V_last_V_read : STD_LOGIC;
    signal op_mem_read_impl_Loo_U0_mtl_word_stream_aligned_V_data_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal op_mem_read_impl_Loo_U0_mtl_word_stream_aligned_V_data_V_write : STD_LOGIC;
    signal op_mem_read_impl_Loo_U0_mtl_word_stream_aligned_V_strb_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal op_mem_read_impl_Loo_U0_mtl_word_stream_aligned_V_strb_V_write : STD_LOGIC;
    signal op_mem_read_impl_Loo_U0_mtl_word_stream_aligned_V_last_V_din : STD_LOGIC_VECTOR (0 downto 0);
    signal op_mem_read_impl_Loo_U0_mtl_word_stream_aligned_V_last_V_write : STD_LOGIC;
    signal op_mem_read_impl_Loo_3_U0_ap_start : STD_LOGIC;
    signal op_mem_read_impl_Loo_3_U0_ap_done : STD_LOGIC;
    signal op_mem_read_impl_Loo_3_U0_ap_continue : STD_LOGIC;
    signal op_mem_read_impl_Loo_3_U0_ap_idle : STD_LOGIC;
    signal op_mem_read_impl_Loo_3_U0_ap_ready : STD_LOGIC;
    signal op_mem_read_impl_Loo_3_U0_mtl_word_stream_aligned_V_data_V_read : STD_LOGIC;
    signal op_mem_read_impl_Loo_3_U0_mtl_word_stream_aligned_V_strb_V_read : STD_LOGIC;
    signal op_mem_read_impl_Loo_3_U0_mtl_word_stream_aligned_V_last_V_read : STD_LOGIC;
    signal op_mem_read_impl_Loo_3_U0_axis_m_0_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal op_mem_read_impl_Loo_3_U0_axis_m_0_TVALID : STD_LOGIC;
    signal op_mem_read_impl_Loo_3_U0_axis_m_0_TSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal op_mem_read_impl_Loo_3_U0_axis_m_0_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sync_continue : STD_LOGIC;
    signal read_mem_config_size_3_full_n : STD_LOGIC;
    signal read_mem_config_size_3_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal read_mem_config_size_3_empty_n : STD_LOGIC;
    signal read_mem_config_offs_5_full_n : STD_LOGIC;
    signal read_mem_config_offs_5_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal read_mem_config_offs_5_empty_n : STD_LOGIC;
    signal din_gmem_V_offset_c_full_n : STD_LOGIC;
    signal din_gmem_V_offset_c_dout : STD_LOGIC_VECTOR (57 downto 0);
    signal din_gmem_V_offset_c_empty_n : STD_LOGIC;
    signal read_mem_config_offs_6_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal read_mem_config_offs_6_empty_n : STD_LOGIC;
    signal tmp_29_cast_loc_chan_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_29_cast_loc_chan_empty_n : STD_LOGIC;
    signal read_words_cast_loc_s_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal read_words_cast_loc_s_empty_n : STD_LOGIC;
    signal word_stream_V_data_V_full_n : STD_LOGIC;
    signal word_stream_V_data_V_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal word_stream_V_data_V_empty_n : STD_LOGIC;
    signal word_stream_V_strb_V_full_n : STD_LOGIC;
    signal word_stream_V_strb_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal word_stream_V_strb_V_empty_n : STD_LOGIC;
    signal word_stream_V_last_V_full_n : STD_LOGIC;
    signal word_stream_V_last_V_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal word_stream_V_last_V_empty_n : STD_LOGIC;
    signal tmp_157_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_157_empty_n : STD_LOGIC;
    signal tmp_33_cast25_loc_c_full_n : STD_LOGIC;
    signal tmp_33_cast25_loc_c_dout : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_33_cast25_loc_c_empty_n : STD_LOGIC;
    signal first_line_strb_loc_s_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal first_line_strb_loc_s_empty_n : STD_LOGIC;
    signal op_assign_loc_channe_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal op_assign_loc_channe_empty_n : STD_LOGIC;
    signal word_stream_with_str_3_full_n : STD_LOGIC;
    signal word_stream_with_str_3_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal word_stream_with_str_3_empty_n : STD_LOGIC;
    signal word_stream_with_str_4_full_n : STD_LOGIC;
    signal word_stream_with_str_4_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal word_stream_with_str_4_empty_n : STD_LOGIC;
    signal word_stream_with_str_5_full_n : STD_LOGIC;
    signal word_stream_with_str_5_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal word_stream_with_str_5_empty_n : STD_LOGIC;
    signal mtl_word_stream_V_da_full_n : STD_LOGIC;
    signal mtl_word_stream_V_da_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal mtl_word_stream_V_da_empty_n : STD_LOGIC;
    signal mtl_word_stream_V_st_full_n : STD_LOGIC;
    signal mtl_word_stream_V_st_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal mtl_word_stream_V_st_empty_n : STD_LOGIC;
    signal mtl_word_stream_V_la_full_n : STD_LOGIC;
    signal mtl_word_stream_V_la_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal mtl_word_stream_V_la_empty_n : STD_LOGIC;
    signal mtl_word_stream_alig_3_full_n : STD_LOGIC;
    signal mtl_word_stream_alig_3_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal mtl_word_stream_alig_3_empty_n : STD_LOGIC;
    signal mtl_word_stream_alig_4_full_n : STD_LOGIC;
    signal mtl_word_stream_alig_4_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal mtl_word_stream_alig_4_empty_n : STD_LOGIC;
    signal mtl_word_stream_alig_5_full_n : STD_LOGIC;
    signal mtl_word_stream_alig_5_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal mtl_word_stream_alig_5_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_op_mem_read_impl_Loo_4_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_op_mem_read_impl_Loo_4_U0_ap_ready : STD_LOGIC;
    signal op_mem_read_impl_Loo_4_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_op_mem_read_impl_Blo_126_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_op_mem_read_impl_Blo_126_U0_ap_ready : STD_LOGIC;
    signal op_mem_read_impl_Blo_126_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal op_mem_read_impl_Blo_126_U0_start_full_n : STD_LOGIC;
    signal op_mem_read_impl_Blo_126_U0_start_write : STD_LOGIC;
    signal op_mem_read_impl_Loo_4_U0_start_full_n : STD_LOGIC;
    signal op_mem_read_impl_Loo_4_U0_start_write : STD_LOGIC;
    signal start_for_op_mem_read_impl_Loo_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_op_mem_read_impl_Loo_U0_full_n : STD_LOGIC;
    signal start_for_op_mem_read_impl_Loo_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_op_mem_read_impl_Loo_U0_empty_n : STD_LOGIC;
    signal start_for_op_mem_read_impl_Loo_2_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_op_mem_read_impl_Loo_2_U0_full_n : STD_LOGIC;
    signal start_for_op_mem_read_impl_Loo_2_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_op_mem_read_impl_Loo_2_U0_empty_n : STD_LOGIC;
    signal op_mem_read_impl_Loo_2_U0_start_full_n : STD_LOGIC;
    signal op_mem_read_impl_Loo_2_U0_start_write : STD_LOGIC;
    signal start_for_op_mem_read_impl_Loo_3_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_op_mem_read_impl_Loo_3_U0_full_n : STD_LOGIC;
    signal start_for_op_mem_read_impl_Loo_3_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_op_mem_read_impl_Loo_3_U0_empty_n : STD_LOGIC;
    signal op_mem_read_impl_Loo_3_U0_start_full_n : STD_LOGIC;
    signal op_mem_read_impl_Loo_3_U0_start_write : STD_LOGIC;

    component op_mem_read_impl_Blo_126 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        read_mem_config_size_load_out_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        read_mem_config_size_load_out_out_full_n : IN STD_LOGIC;
        read_mem_config_size_load_out_out_write : OUT STD_LOGIC;
        read_mem_config_offset_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        read_mem_config_offset_out_full_n : IN STD_LOGIC;
        read_mem_config_offset_out_write : OUT STD_LOGIC;
        din_gmem_V_offset : IN STD_LOGIC_VECTOR (57 downto 0);
        din_gmem_V_offset_out_din : OUT STD_LOGIC_VECTOR (57 downto 0);
        din_gmem_V_offset_out_full_n : IN STD_LOGIC;
        din_gmem_V_offset_out_write : OUT STD_LOGIC;
        read_mem_config_offs : IN STD_LOGIC_VECTOR (63 downto 0);
        read_mem_config_size : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component op_mem_read_impl_Loo_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        read_mem_config_offs_6 : IN STD_LOGIC_VECTOR (63 downto 0);
        read_words_cast_loc_s : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_din_gmem_V_AWVALID : OUT STD_LOGIC;
        m_axi_din_gmem_V_AWREADY : IN STD_LOGIC;
        m_axi_din_gmem_V_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_din_gmem_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_din_gmem_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_din_gmem_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_din_gmem_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_din_gmem_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_din_gmem_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_din_gmem_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_din_gmem_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_din_gmem_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_din_gmem_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_din_gmem_V_WVALID : OUT STD_LOGIC;
        m_axi_din_gmem_V_WREADY : IN STD_LOGIC;
        m_axi_din_gmem_V_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_din_gmem_V_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_din_gmem_V_WLAST : OUT STD_LOGIC;
        m_axi_din_gmem_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_din_gmem_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_din_gmem_V_ARVALID : OUT STD_LOGIC;
        m_axi_din_gmem_V_ARREADY : IN STD_LOGIC;
        m_axi_din_gmem_V_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_din_gmem_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_din_gmem_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_din_gmem_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_din_gmem_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_din_gmem_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_din_gmem_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_din_gmem_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_din_gmem_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_din_gmem_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_din_gmem_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_din_gmem_V_RVALID : IN STD_LOGIC;
        m_axi_din_gmem_V_RREADY : OUT STD_LOGIC;
        m_axi_din_gmem_V_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_din_gmem_V_RLAST : IN STD_LOGIC;
        m_axi_din_gmem_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_din_gmem_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_din_gmem_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_din_gmem_V_BVALID : IN STD_LOGIC;
        m_axi_din_gmem_V_BREADY : OUT STD_LOGIC;
        m_axi_din_gmem_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_din_gmem_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_din_gmem_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        din_gmem_V_offset_dout : IN STD_LOGIC_VECTOR (57 downto 0);
        din_gmem_V_offset_empty_n : IN STD_LOGIC;
        din_gmem_V_offset_read : OUT STD_LOGIC;
        tmp_29_cast_loc_chan : IN STD_LOGIC_VECTOR (63 downto 0);
        word_stream_V_data_V_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        word_stream_V_data_V_full_n : IN STD_LOGIC;
        word_stream_V_data_V_write : OUT STD_LOGIC;
        word_stream_V_strb_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        word_stream_V_strb_V_full_n : IN STD_LOGIC;
        word_stream_V_strb_V_write : OUT STD_LOGIC;
        word_stream_V_last_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        word_stream_V_last_V_full_n : IN STD_LOGIC;
        word_stream_V_last_V_write : OUT STD_LOGIC;
        read_mem_config_offs_5_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        read_mem_config_offs_5_empty_n : IN STD_LOGIC;
        read_mem_config_offs_5_read : OUT STD_LOGIC;
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component op_mem_read_impl_Blo IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (63 downto 0);
        read_mem_config_size_load_loc_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        read_mem_config_size_load_loc_empty_n : IN STD_LOGIC;
        read_mem_config_size_load_loc_read : OUT STD_LOGIC;
        tmp_33_cast25_loc_out_din : OUT STD_LOGIC_VECTOR (2 downto 0);
        tmp_33_cast25_loc_out_full_n : IN STD_LOGIC;
        tmp_33_cast25_loc_out_write : OUT STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component op_mem_read_impl_Loo_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        word_stream_V_data_V_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        word_stream_V_data_V_empty_n : IN STD_LOGIC;
        word_stream_V_data_V_read : OUT STD_LOGIC;
        word_stream_V_strb_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        word_stream_V_strb_V_empty_n : IN STD_LOGIC;
        word_stream_V_strb_V_read : OUT STD_LOGIC;
        word_stream_V_last_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        word_stream_V_last_V_empty_n : IN STD_LOGIC;
        word_stream_V_last_V_read : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (63 downto 0);
        word_stream_with_strb_V_data_V_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        word_stream_with_strb_V_data_V_full_n : IN STD_LOGIC;
        word_stream_with_strb_V_data_V_write : OUT STD_LOGIC;
        word_stream_with_strb_V_strb_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        word_stream_with_strb_V_strb_V_full_n : IN STD_LOGIC;
        word_stream_with_strb_V_strb_V_write : OUT STD_LOGIC;
        word_stream_with_strb_V_last_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        word_stream_with_strb_V_last_V_full_n : IN STD_LOGIC;
        word_stream_with_strb_V_last_V_write : OUT STD_LOGIC );
    end component;


    component op_mem_read_impl_Loo_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        word_stream_with_strb_V_data_V_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        word_stream_with_strb_V_data_V_empty_n : IN STD_LOGIC;
        word_stream_with_strb_V_data_V_read : OUT STD_LOGIC;
        word_stream_with_strb_V_strb_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        word_stream_with_strb_V_strb_V_empty_n : IN STD_LOGIC;
        word_stream_with_strb_V_strb_V_read : OUT STD_LOGIC;
        word_stream_with_strb_V_last_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        word_stream_with_strb_V_last_V_empty_n : IN STD_LOGIC;
        word_stream_with_strb_V_last_V_read : OUT STD_LOGIC;
        mtl_word_stream_V_data_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        mtl_word_stream_V_data_V_full_n : IN STD_LOGIC;
        mtl_word_stream_V_data_V_write : OUT STD_LOGIC;
        mtl_word_stream_V_strb_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        mtl_word_stream_V_strb_V_full_n : IN STD_LOGIC;
        mtl_word_stream_V_strb_V_write : OUT STD_LOGIC;
        mtl_word_stream_V_last_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        mtl_word_stream_V_last_V_full_n : IN STD_LOGIC;
        mtl_word_stream_V_last_V_write : OUT STD_LOGIC );
    end component;


    component op_mem_read_impl_Loo IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        tmp_33_cast25_loc_dout : IN STD_LOGIC_VECTOR (2 downto 0);
        tmp_33_cast25_loc_empty_n : IN STD_LOGIC;
        tmp_33_cast25_loc_read : OUT STD_LOGIC;
        mtl_word_stream_V_data_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        mtl_word_stream_V_data_V_empty_n : IN STD_LOGIC;
        mtl_word_stream_V_data_V_read : OUT STD_LOGIC;
        mtl_word_stream_V_strb_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        mtl_word_stream_V_strb_V_empty_n : IN STD_LOGIC;
        mtl_word_stream_V_strb_V_read : OUT STD_LOGIC;
        mtl_word_stream_V_last_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        mtl_word_stream_V_last_V_empty_n : IN STD_LOGIC;
        mtl_word_stream_V_last_V_read : OUT STD_LOGIC;
        mtl_word_stream_aligned_V_data_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        mtl_word_stream_aligned_V_data_V_full_n : IN STD_LOGIC;
        mtl_word_stream_aligned_V_data_V_write : OUT STD_LOGIC;
        mtl_word_stream_aligned_V_strb_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        mtl_word_stream_aligned_V_strb_V_full_n : IN STD_LOGIC;
        mtl_word_stream_aligned_V_strb_V_write : OUT STD_LOGIC;
        mtl_word_stream_aligned_V_last_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        mtl_word_stream_aligned_V_last_V_full_n : IN STD_LOGIC;
        mtl_word_stream_aligned_V_last_V_write : OUT STD_LOGIC );
    end component;


    component op_mem_read_impl_Loo_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mtl_word_stream_aligned_V_data_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        mtl_word_stream_aligned_V_data_V_empty_n : IN STD_LOGIC;
        mtl_word_stream_aligned_V_data_V_read : OUT STD_LOGIC;
        mtl_word_stream_aligned_V_strb_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        mtl_word_stream_aligned_V_strb_V_empty_n : IN STD_LOGIC;
        mtl_word_stream_aligned_V_strb_V_read : OUT STD_LOGIC;
        mtl_word_stream_aligned_V_last_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        mtl_word_stream_aligned_V_last_V_empty_n : IN STD_LOGIC;
        mtl_word_stream_aligned_V_last_V_read : OUT STD_LOGIC;
        axis_m_0_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        axis_m_0_TVALID : OUT STD_LOGIC;
        axis_m_0_TREADY : IN STD_LOGIC;
        axis_m_0_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        axis_m_0_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component fifo_w64_d3_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w64_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w58_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (57 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (57 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w512_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (511 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (511 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w1_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w3_d4_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (2 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w8_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_op_mem_dEe IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_op_mem_eOg IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_op_mem_fYi IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    op_mem_read_impl_Blo_126_U0 : component op_mem_read_impl_Blo_126
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => op_mem_read_impl_Blo_126_U0_ap_start,
        ap_done => op_mem_read_impl_Blo_126_U0_ap_done,
        ap_continue => op_mem_read_impl_Blo_126_U0_ap_continue,
        ap_idle => op_mem_read_impl_Blo_126_U0_ap_idle,
        ap_ready => op_mem_read_impl_Blo_126_U0_ap_ready,
        read_mem_config_size_load_out_out_din => op_mem_read_impl_Blo_126_U0_read_mem_config_size_load_out_out_din,
        read_mem_config_size_load_out_out_full_n => read_mem_config_size_3_full_n,
        read_mem_config_size_load_out_out_write => op_mem_read_impl_Blo_126_U0_read_mem_config_size_load_out_out_write,
        read_mem_config_offset_out_din => op_mem_read_impl_Blo_126_U0_read_mem_config_offset_out_din,
        read_mem_config_offset_out_full_n => read_mem_config_offs_5_full_n,
        read_mem_config_offset_out_write => op_mem_read_impl_Blo_126_U0_read_mem_config_offset_out_write,
        din_gmem_V_offset => din_gmem_V_offset,
        din_gmem_V_offset_out_din => op_mem_read_impl_Blo_126_U0_din_gmem_V_offset_out_din,
        din_gmem_V_offset_out_full_n => din_gmem_V_offset_c_full_n,
        din_gmem_V_offset_out_write => op_mem_read_impl_Blo_126_U0_din_gmem_V_offset_out_write,
        read_mem_config_offs => read_mem_config_offs,
        read_mem_config_size => read_mem_config_size,
        ap_return_0 => op_mem_read_impl_Blo_126_U0_ap_return_0,
        ap_return_1 => op_mem_read_impl_Blo_126_U0_ap_return_1,
        ap_return_2 => op_mem_read_impl_Blo_126_U0_ap_return_2);

    op_mem_read_impl_Loo_4_U0 : component op_mem_read_impl_Loo_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => op_mem_read_impl_Loo_4_U0_ap_start,
        ap_done => op_mem_read_impl_Loo_4_U0_ap_done,
        ap_continue => op_mem_read_impl_Loo_4_U0_ap_continue,
        ap_idle => op_mem_read_impl_Loo_4_U0_ap_idle,
        ap_ready => op_mem_read_impl_Loo_4_U0_ap_ready,
        read_mem_config_offs_6 => read_mem_config_offs_6_dout,
        read_words_cast_loc_s => read_words_cast_loc_s_dout,
        m_axi_din_gmem_V_AWVALID => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_AWVALID,
        m_axi_din_gmem_V_AWREADY => ap_const_logic_0,
        m_axi_din_gmem_V_AWADDR => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_AWADDR,
        m_axi_din_gmem_V_AWID => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_AWID,
        m_axi_din_gmem_V_AWLEN => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_AWLEN,
        m_axi_din_gmem_V_AWSIZE => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_AWSIZE,
        m_axi_din_gmem_V_AWBURST => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_AWBURST,
        m_axi_din_gmem_V_AWLOCK => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_AWLOCK,
        m_axi_din_gmem_V_AWCACHE => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_AWCACHE,
        m_axi_din_gmem_V_AWPROT => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_AWPROT,
        m_axi_din_gmem_V_AWQOS => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_AWQOS,
        m_axi_din_gmem_V_AWREGION => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_AWREGION,
        m_axi_din_gmem_V_AWUSER => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_AWUSER,
        m_axi_din_gmem_V_WVALID => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_WVALID,
        m_axi_din_gmem_V_WREADY => ap_const_logic_0,
        m_axi_din_gmem_V_WDATA => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_WDATA,
        m_axi_din_gmem_V_WSTRB => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_WSTRB,
        m_axi_din_gmem_V_WLAST => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_WLAST,
        m_axi_din_gmem_V_WID => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_WID,
        m_axi_din_gmem_V_WUSER => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_WUSER,
        m_axi_din_gmem_V_ARVALID => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARVALID,
        m_axi_din_gmem_V_ARREADY => m_axi_din_gmem_V_ARREADY,
        m_axi_din_gmem_V_ARADDR => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARADDR,
        m_axi_din_gmem_V_ARID => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARID,
        m_axi_din_gmem_V_ARLEN => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARLEN,
        m_axi_din_gmem_V_ARSIZE => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARSIZE,
        m_axi_din_gmem_V_ARBURST => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARBURST,
        m_axi_din_gmem_V_ARLOCK => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARLOCK,
        m_axi_din_gmem_V_ARCACHE => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARCACHE,
        m_axi_din_gmem_V_ARPROT => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARPROT,
        m_axi_din_gmem_V_ARQOS => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARQOS,
        m_axi_din_gmem_V_ARREGION => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARREGION,
        m_axi_din_gmem_V_ARUSER => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARUSER,
        m_axi_din_gmem_V_RVALID => m_axi_din_gmem_V_RVALID,
        m_axi_din_gmem_V_RREADY => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_RREADY,
        m_axi_din_gmem_V_RDATA => m_axi_din_gmem_V_RDATA,
        m_axi_din_gmem_V_RLAST => m_axi_din_gmem_V_RLAST,
        m_axi_din_gmem_V_RID => m_axi_din_gmem_V_RID,
        m_axi_din_gmem_V_RUSER => m_axi_din_gmem_V_RUSER,
        m_axi_din_gmem_V_RRESP => m_axi_din_gmem_V_RRESP,
        m_axi_din_gmem_V_BVALID => ap_const_logic_0,
        m_axi_din_gmem_V_BREADY => op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_BREADY,
        m_axi_din_gmem_V_BRESP => ap_const_lv2_0,
        m_axi_din_gmem_V_BID => ap_const_lv1_0,
        m_axi_din_gmem_V_BUSER => ap_const_lv1_0,
        din_gmem_V_offset_dout => din_gmem_V_offset_c_dout,
        din_gmem_V_offset_empty_n => din_gmem_V_offset_c_empty_n,
        din_gmem_V_offset_read => op_mem_read_impl_Loo_4_U0_din_gmem_V_offset_read,
        tmp_29_cast_loc_chan => tmp_29_cast_loc_chan_dout,
        word_stream_V_data_V_din => op_mem_read_impl_Loo_4_U0_word_stream_V_data_V_din,
        word_stream_V_data_V_full_n => word_stream_V_data_V_full_n,
        word_stream_V_data_V_write => op_mem_read_impl_Loo_4_U0_word_stream_V_data_V_write,
        word_stream_V_strb_V_din => op_mem_read_impl_Loo_4_U0_word_stream_V_strb_V_din,
        word_stream_V_strb_V_full_n => word_stream_V_strb_V_full_n,
        word_stream_V_strb_V_write => op_mem_read_impl_Loo_4_U0_word_stream_V_strb_V_write,
        word_stream_V_last_V_din => op_mem_read_impl_Loo_4_U0_word_stream_V_last_V_din,
        word_stream_V_last_V_full_n => word_stream_V_last_V_full_n,
        word_stream_V_last_V_write => op_mem_read_impl_Loo_4_U0_word_stream_V_last_V_write,
        read_mem_config_offs_5_dout => read_mem_config_offs_5_dout,
        read_mem_config_offs_5_empty_n => read_mem_config_offs_5_empty_n,
        read_mem_config_offs_5_read => op_mem_read_impl_Loo_4_U0_read_mem_config_offs_5_read,
        ap_return => op_mem_read_impl_Loo_4_U0_ap_return);

    op_mem_read_impl_Blo_U0 : component op_mem_read_impl_Blo
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => op_mem_read_impl_Blo_U0_ap_start,
        start_full_n => start_for_op_mem_read_impl_Loo_U0_full_n,
        ap_done => op_mem_read_impl_Blo_U0_ap_done,
        ap_continue => op_mem_read_impl_Blo_U0_ap_continue,
        ap_idle => op_mem_read_impl_Blo_U0_ap_idle,
        ap_ready => op_mem_read_impl_Blo_U0_ap_ready,
        start_out => op_mem_read_impl_Blo_U0_start_out,
        start_write => op_mem_read_impl_Blo_U0_start_write,
        p_read => tmp_157_dout,
        read_mem_config_size_load_loc_dout => read_mem_config_size_3_dout,
        read_mem_config_size_load_loc_empty_n => read_mem_config_size_3_empty_n,
        read_mem_config_size_load_loc_read => op_mem_read_impl_Blo_U0_read_mem_config_size_load_loc_read,
        tmp_33_cast25_loc_out_din => op_mem_read_impl_Blo_U0_tmp_33_cast25_loc_out_din,
        tmp_33_cast25_loc_out_full_n => tmp_33_cast25_loc_c_full_n,
        tmp_33_cast25_loc_out_write => op_mem_read_impl_Blo_U0_tmp_33_cast25_loc_out_write,
        ap_return_0 => op_mem_read_impl_Blo_U0_ap_return_0,
        ap_return_1 => op_mem_read_impl_Blo_U0_ap_return_1);

    op_mem_read_impl_Loo_1_U0 : component op_mem_read_impl_Loo_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => op_mem_read_impl_Loo_1_U0_ap_start,
        start_full_n => start_for_op_mem_read_impl_Loo_2_U0_full_n,
        ap_done => op_mem_read_impl_Loo_1_U0_ap_done,
        ap_continue => op_mem_read_impl_Loo_1_U0_ap_continue,
        ap_idle => op_mem_read_impl_Loo_1_U0_ap_idle,
        ap_ready => op_mem_read_impl_Loo_1_U0_ap_ready,
        start_out => op_mem_read_impl_Loo_1_U0_start_out,
        start_write => op_mem_read_impl_Loo_1_U0_start_write,
        word_stream_V_data_V_dout => word_stream_V_data_V_dout,
        word_stream_V_data_V_empty_n => word_stream_V_data_V_empty_n,
        word_stream_V_data_V_read => op_mem_read_impl_Loo_1_U0_word_stream_V_data_V_read,
        word_stream_V_strb_V_dout => word_stream_V_strb_V_dout,
        word_stream_V_strb_V_empty_n => word_stream_V_strb_V_empty_n,
        word_stream_V_strb_V_read => op_mem_read_impl_Loo_1_U0_word_stream_V_strb_V_read,
        word_stream_V_last_V_dout => word_stream_V_last_V_dout,
        word_stream_V_last_V_empty_n => word_stream_V_last_V_empty_n,
        word_stream_V_last_V_read => op_mem_read_impl_Loo_1_U0_word_stream_V_last_V_read,
        p_read => first_line_strb_loc_s_dout,
        p_read1 => op_assign_loc_channe_dout,
        word_stream_with_strb_V_data_V_din => op_mem_read_impl_Loo_1_U0_word_stream_with_strb_V_data_V_din,
        word_stream_with_strb_V_data_V_full_n => word_stream_with_str_3_full_n,
        word_stream_with_strb_V_data_V_write => op_mem_read_impl_Loo_1_U0_word_stream_with_strb_V_data_V_write,
        word_stream_with_strb_V_strb_V_din => op_mem_read_impl_Loo_1_U0_word_stream_with_strb_V_strb_V_din,
        word_stream_with_strb_V_strb_V_full_n => word_stream_with_str_4_full_n,
        word_stream_with_strb_V_strb_V_write => op_mem_read_impl_Loo_1_U0_word_stream_with_strb_V_strb_V_write,
        word_stream_with_strb_V_last_V_din => op_mem_read_impl_Loo_1_U0_word_stream_with_strb_V_last_V_din,
        word_stream_with_strb_V_last_V_full_n => word_stream_with_str_5_full_n,
        word_stream_with_strb_V_last_V_write => op_mem_read_impl_Loo_1_U0_word_stream_with_strb_V_last_V_write);

    op_mem_read_impl_Loo_2_U0 : component op_mem_read_impl_Loo_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => op_mem_read_impl_Loo_2_U0_ap_start,
        ap_done => op_mem_read_impl_Loo_2_U0_ap_done,
        ap_continue => op_mem_read_impl_Loo_2_U0_ap_continue,
        ap_idle => op_mem_read_impl_Loo_2_U0_ap_idle,
        ap_ready => op_mem_read_impl_Loo_2_U0_ap_ready,
        word_stream_with_strb_V_data_V_dout => word_stream_with_str_3_dout,
        word_stream_with_strb_V_data_V_empty_n => word_stream_with_str_3_empty_n,
        word_stream_with_strb_V_data_V_read => op_mem_read_impl_Loo_2_U0_word_stream_with_strb_V_data_V_read,
        word_stream_with_strb_V_strb_V_dout => word_stream_with_str_4_dout,
        word_stream_with_strb_V_strb_V_empty_n => word_stream_with_str_4_empty_n,
        word_stream_with_strb_V_strb_V_read => op_mem_read_impl_Loo_2_U0_word_stream_with_strb_V_strb_V_read,
        word_stream_with_strb_V_last_V_dout => word_stream_with_str_5_dout,
        word_stream_with_strb_V_last_V_empty_n => word_stream_with_str_5_empty_n,
        word_stream_with_strb_V_last_V_read => op_mem_read_impl_Loo_2_U0_word_stream_with_strb_V_last_V_read,
        mtl_word_stream_V_data_V_din => op_mem_read_impl_Loo_2_U0_mtl_word_stream_V_data_V_din,
        mtl_word_stream_V_data_V_full_n => mtl_word_stream_V_da_full_n,
        mtl_word_stream_V_data_V_write => op_mem_read_impl_Loo_2_U0_mtl_word_stream_V_data_V_write,
        mtl_word_stream_V_strb_V_din => op_mem_read_impl_Loo_2_U0_mtl_word_stream_V_strb_V_din,
        mtl_word_stream_V_strb_V_full_n => mtl_word_stream_V_st_full_n,
        mtl_word_stream_V_strb_V_write => op_mem_read_impl_Loo_2_U0_mtl_word_stream_V_strb_V_write,
        mtl_word_stream_V_last_V_din => op_mem_read_impl_Loo_2_U0_mtl_word_stream_V_last_V_din,
        mtl_word_stream_V_last_V_full_n => mtl_word_stream_V_la_full_n,
        mtl_word_stream_V_last_V_write => op_mem_read_impl_Loo_2_U0_mtl_word_stream_V_last_V_write);

    op_mem_read_impl_Loo_U0 : component op_mem_read_impl_Loo
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => op_mem_read_impl_Loo_U0_ap_start,
        start_full_n => start_for_op_mem_read_impl_Loo_3_U0_full_n,
        ap_done => op_mem_read_impl_Loo_U0_ap_done,
        ap_continue => op_mem_read_impl_Loo_U0_ap_continue,
        ap_idle => op_mem_read_impl_Loo_U0_ap_idle,
        ap_ready => op_mem_read_impl_Loo_U0_ap_ready,
        start_out => op_mem_read_impl_Loo_U0_start_out,
        start_write => op_mem_read_impl_Loo_U0_start_write,
        tmp_33_cast25_loc_dout => tmp_33_cast25_loc_c_dout,
        tmp_33_cast25_loc_empty_n => tmp_33_cast25_loc_c_empty_n,
        tmp_33_cast25_loc_read => op_mem_read_impl_Loo_U0_tmp_33_cast25_loc_read,
        mtl_word_stream_V_data_V_dout => mtl_word_stream_V_da_dout,
        mtl_word_stream_V_data_V_empty_n => mtl_word_stream_V_da_empty_n,
        mtl_word_stream_V_data_V_read => op_mem_read_impl_Loo_U0_mtl_word_stream_V_data_V_read,
        mtl_word_stream_V_strb_V_dout => mtl_word_stream_V_st_dout,
        mtl_word_stream_V_strb_V_empty_n => mtl_word_stream_V_st_empty_n,
        mtl_word_stream_V_strb_V_read => op_mem_read_impl_Loo_U0_mtl_word_stream_V_strb_V_read,
        mtl_word_stream_V_last_V_dout => mtl_word_stream_V_la_dout,
        mtl_word_stream_V_last_V_empty_n => mtl_word_stream_V_la_empty_n,
        mtl_word_stream_V_last_V_read => op_mem_read_impl_Loo_U0_mtl_word_stream_V_last_V_read,
        mtl_word_stream_aligned_V_data_V_din => op_mem_read_impl_Loo_U0_mtl_word_stream_aligned_V_data_V_din,
        mtl_word_stream_aligned_V_data_V_full_n => mtl_word_stream_alig_3_full_n,
        mtl_word_stream_aligned_V_data_V_write => op_mem_read_impl_Loo_U0_mtl_word_stream_aligned_V_data_V_write,
        mtl_word_stream_aligned_V_strb_V_din => op_mem_read_impl_Loo_U0_mtl_word_stream_aligned_V_strb_V_din,
        mtl_word_stream_aligned_V_strb_V_full_n => mtl_word_stream_alig_4_full_n,
        mtl_word_stream_aligned_V_strb_V_write => op_mem_read_impl_Loo_U0_mtl_word_stream_aligned_V_strb_V_write,
        mtl_word_stream_aligned_V_last_V_din => op_mem_read_impl_Loo_U0_mtl_word_stream_aligned_V_last_V_din,
        mtl_word_stream_aligned_V_last_V_full_n => mtl_word_stream_alig_5_full_n,
        mtl_word_stream_aligned_V_last_V_write => op_mem_read_impl_Loo_U0_mtl_word_stream_aligned_V_last_V_write);

    op_mem_read_impl_Loo_3_U0 : component op_mem_read_impl_Loo_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => op_mem_read_impl_Loo_3_U0_ap_start,
        ap_done => op_mem_read_impl_Loo_3_U0_ap_done,
        ap_continue => op_mem_read_impl_Loo_3_U0_ap_continue,
        ap_idle => op_mem_read_impl_Loo_3_U0_ap_idle,
        ap_ready => op_mem_read_impl_Loo_3_U0_ap_ready,
        mtl_word_stream_aligned_V_data_V_dout => mtl_word_stream_alig_3_dout,
        mtl_word_stream_aligned_V_data_V_empty_n => mtl_word_stream_alig_3_empty_n,
        mtl_word_stream_aligned_V_data_V_read => op_mem_read_impl_Loo_3_U0_mtl_word_stream_aligned_V_data_V_read,
        mtl_word_stream_aligned_V_strb_V_dout => mtl_word_stream_alig_4_dout,
        mtl_word_stream_aligned_V_strb_V_empty_n => mtl_word_stream_alig_4_empty_n,
        mtl_word_stream_aligned_V_strb_V_read => op_mem_read_impl_Loo_3_U0_mtl_word_stream_aligned_V_strb_V_read,
        mtl_word_stream_aligned_V_last_V_dout => mtl_word_stream_alig_5_dout,
        mtl_word_stream_aligned_V_last_V_empty_n => mtl_word_stream_alig_5_empty_n,
        mtl_word_stream_aligned_V_last_V_read => op_mem_read_impl_Loo_3_U0_mtl_word_stream_aligned_V_last_V_read,
        axis_m_0_TDATA => op_mem_read_impl_Loo_3_U0_axis_m_0_TDATA,
        axis_m_0_TVALID => op_mem_read_impl_Loo_3_U0_axis_m_0_TVALID,
        axis_m_0_TREADY => axis_m_0_TREADY,
        axis_m_0_TSTRB => op_mem_read_impl_Loo_3_U0_axis_m_0_TSTRB,
        axis_m_0_TLAST => op_mem_read_impl_Loo_3_U0_axis_m_0_TLAST);

    read_mem_config_size_3_U : component fifo_w64_d3_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => op_mem_read_impl_Blo_126_U0_read_mem_config_size_load_out_out_din,
        if_full_n => read_mem_config_size_3_full_n,
        if_write => op_mem_read_impl_Blo_126_U0_read_mem_config_size_load_out_out_write,
        if_dout => read_mem_config_size_3_dout,
        if_empty_n => read_mem_config_size_3_empty_n,
        if_read => op_mem_read_impl_Blo_U0_read_mem_config_size_load_loc_read);

    read_mem_config_offs_5_U : component fifo_w64_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => op_mem_read_impl_Blo_126_U0_read_mem_config_offset_out_din,
        if_full_n => read_mem_config_offs_5_full_n,
        if_write => op_mem_read_impl_Blo_126_U0_read_mem_config_offset_out_write,
        if_dout => read_mem_config_offs_5_dout,
        if_empty_n => read_mem_config_offs_5_empty_n,
        if_read => op_mem_read_impl_Loo_4_U0_read_mem_config_offs_5_read);

    din_gmem_V_offset_c_U : component fifo_w58_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => op_mem_read_impl_Blo_126_U0_din_gmem_V_offset_out_din,
        if_full_n => din_gmem_V_offset_c_full_n,
        if_write => op_mem_read_impl_Blo_126_U0_din_gmem_V_offset_out_write,
        if_dout => din_gmem_V_offset_c_dout,
        if_empty_n => din_gmem_V_offset_c_empty_n,
        if_read => op_mem_read_impl_Loo_4_U0_din_gmem_V_offset_read);

    read_mem_config_offs_6_U : component fifo_w64_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => op_mem_read_impl_Blo_126_U0_ap_return_0,
        if_full_n => read_mem_config_offs_6_full_n,
        if_write => ap_channel_done_read_mem_config_offs_6,
        if_dout => read_mem_config_offs_6_dout,
        if_empty_n => read_mem_config_offs_6_empty_n,
        if_read => op_mem_read_impl_Loo_4_U0_ap_ready);

    tmp_29_cast_loc_chan_U : component fifo_w64_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => op_mem_read_impl_Blo_126_U0_ap_return_1,
        if_full_n => tmp_29_cast_loc_chan_full_n,
        if_write => ap_channel_done_tmp_29_cast_loc_chan,
        if_dout => tmp_29_cast_loc_chan_dout,
        if_empty_n => tmp_29_cast_loc_chan_empty_n,
        if_read => op_mem_read_impl_Loo_4_U0_ap_ready);

    read_words_cast_loc_s_U : component fifo_w64_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => op_mem_read_impl_Blo_126_U0_ap_return_2,
        if_full_n => read_words_cast_loc_s_full_n,
        if_write => ap_channel_done_read_words_cast_loc_s,
        if_dout => read_words_cast_loc_s_dout,
        if_empty_n => read_words_cast_loc_s_empty_n,
        if_read => op_mem_read_impl_Loo_4_U0_ap_ready);

    word_stream_V_data_V_U : component fifo_w512_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => op_mem_read_impl_Loo_4_U0_word_stream_V_data_V_din,
        if_full_n => word_stream_V_data_V_full_n,
        if_write => op_mem_read_impl_Loo_4_U0_word_stream_V_data_V_write,
        if_dout => word_stream_V_data_V_dout,
        if_empty_n => word_stream_V_data_V_empty_n,
        if_read => op_mem_read_impl_Loo_1_U0_word_stream_V_data_V_read);

    word_stream_V_strb_V_U : component fifo_w64_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => op_mem_read_impl_Loo_4_U0_word_stream_V_strb_V_din,
        if_full_n => word_stream_V_strb_V_full_n,
        if_write => op_mem_read_impl_Loo_4_U0_word_stream_V_strb_V_write,
        if_dout => word_stream_V_strb_V_dout,
        if_empty_n => word_stream_V_strb_V_empty_n,
        if_read => op_mem_read_impl_Loo_1_U0_word_stream_V_strb_V_read);

    word_stream_V_last_V_U : component fifo_w1_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => op_mem_read_impl_Loo_4_U0_word_stream_V_last_V_din,
        if_full_n => word_stream_V_last_V_full_n,
        if_write => op_mem_read_impl_Loo_4_U0_word_stream_V_last_V_write,
        if_dout => word_stream_V_last_V_dout,
        if_empty_n => word_stream_V_last_V_empty_n,
        if_read => op_mem_read_impl_Loo_1_U0_word_stream_V_last_V_read);

    tmp_157_U : component fifo_w64_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => op_mem_read_impl_Loo_4_U0_ap_return,
        if_full_n => tmp_157_full_n,
        if_write => op_mem_read_impl_Loo_4_U0_ap_done,
        if_dout => tmp_157_dout,
        if_empty_n => tmp_157_empty_n,
        if_read => op_mem_read_impl_Blo_U0_ap_ready);

    tmp_33_cast25_loc_c_U : component fifo_w3_d4_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => op_mem_read_impl_Blo_U0_tmp_33_cast25_loc_out_din,
        if_full_n => tmp_33_cast25_loc_c_full_n,
        if_write => op_mem_read_impl_Blo_U0_tmp_33_cast25_loc_out_write,
        if_dout => tmp_33_cast25_loc_c_dout,
        if_empty_n => tmp_33_cast25_loc_c_empty_n,
        if_read => op_mem_read_impl_Loo_U0_tmp_33_cast25_loc_read);

    first_line_strb_loc_s_U : component fifo_w64_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => op_mem_read_impl_Blo_U0_ap_return_0,
        if_full_n => first_line_strb_loc_s_full_n,
        if_write => ap_channel_done_first_line_strb_loc_s,
        if_dout => first_line_strb_loc_s_dout,
        if_empty_n => first_line_strb_loc_s_empty_n,
        if_read => op_mem_read_impl_Loo_1_U0_ap_ready);

    op_assign_loc_channe_U : component fifo_w64_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => op_mem_read_impl_Blo_U0_ap_return_1,
        if_full_n => op_assign_loc_channe_full_n,
        if_write => ap_channel_done_op_assign_loc_channe,
        if_dout => op_assign_loc_channe_dout,
        if_empty_n => op_assign_loc_channe_empty_n,
        if_read => op_mem_read_impl_Loo_1_U0_ap_ready);

    word_stream_with_str_3_U : component fifo_w512_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => op_mem_read_impl_Loo_1_U0_word_stream_with_strb_V_data_V_din,
        if_full_n => word_stream_with_str_3_full_n,
        if_write => op_mem_read_impl_Loo_1_U0_word_stream_with_strb_V_data_V_write,
        if_dout => word_stream_with_str_3_dout,
        if_empty_n => word_stream_with_str_3_empty_n,
        if_read => op_mem_read_impl_Loo_2_U0_word_stream_with_strb_V_data_V_read);

    word_stream_with_str_4_U : component fifo_w64_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => op_mem_read_impl_Loo_1_U0_word_stream_with_strb_V_strb_V_din,
        if_full_n => word_stream_with_str_4_full_n,
        if_write => op_mem_read_impl_Loo_1_U0_word_stream_with_strb_V_strb_V_write,
        if_dout => word_stream_with_str_4_dout,
        if_empty_n => word_stream_with_str_4_empty_n,
        if_read => op_mem_read_impl_Loo_2_U0_word_stream_with_strb_V_strb_V_read);

    word_stream_with_str_5_U : component fifo_w1_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => op_mem_read_impl_Loo_1_U0_word_stream_with_strb_V_last_V_din,
        if_full_n => word_stream_with_str_5_full_n,
        if_write => op_mem_read_impl_Loo_1_U0_word_stream_with_strb_V_last_V_write,
        if_dout => word_stream_with_str_5_dout,
        if_empty_n => word_stream_with_str_5_empty_n,
        if_read => op_mem_read_impl_Loo_2_U0_word_stream_with_strb_V_last_V_read);

    mtl_word_stream_V_da_U : component fifo_w64_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => op_mem_read_impl_Loo_2_U0_mtl_word_stream_V_data_V_din,
        if_full_n => mtl_word_stream_V_da_full_n,
        if_write => op_mem_read_impl_Loo_2_U0_mtl_word_stream_V_data_V_write,
        if_dout => mtl_word_stream_V_da_dout,
        if_empty_n => mtl_word_stream_V_da_empty_n,
        if_read => op_mem_read_impl_Loo_U0_mtl_word_stream_V_data_V_read);

    mtl_word_stream_V_st_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => op_mem_read_impl_Loo_2_U0_mtl_word_stream_V_strb_V_din,
        if_full_n => mtl_word_stream_V_st_full_n,
        if_write => op_mem_read_impl_Loo_2_U0_mtl_word_stream_V_strb_V_write,
        if_dout => mtl_word_stream_V_st_dout,
        if_empty_n => mtl_word_stream_V_st_empty_n,
        if_read => op_mem_read_impl_Loo_U0_mtl_word_stream_V_strb_V_read);

    mtl_word_stream_V_la_U : component fifo_w1_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => op_mem_read_impl_Loo_2_U0_mtl_word_stream_V_last_V_din,
        if_full_n => mtl_word_stream_V_la_full_n,
        if_write => op_mem_read_impl_Loo_2_U0_mtl_word_stream_V_last_V_write,
        if_dout => mtl_word_stream_V_la_dout,
        if_empty_n => mtl_word_stream_V_la_empty_n,
        if_read => op_mem_read_impl_Loo_U0_mtl_word_stream_V_last_V_read);

    mtl_word_stream_alig_3_U : component fifo_w64_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => op_mem_read_impl_Loo_U0_mtl_word_stream_aligned_V_data_V_din,
        if_full_n => mtl_word_stream_alig_3_full_n,
        if_write => op_mem_read_impl_Loo_U0_mtl_word_stream_aligned_V_data_V_write,
        if_dout => mtl_word_stream_alig_3_dout,
        if_empty_n => mtl_word_stream_alig_3_empty_n,
        if_read => op_mem_read_impl_Loo_3_U0_mtl_word_stream_aligned_V_data_V_read);

    mtl_word_stream_alig_4_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => op_mem_read_impl_Loo_U0_mtl_word_stream_aligned_V_strb_V_din,
        if_full_n => mtl_word_stream_alig_4_full_n,
        if_write => op_mem_read_impl_Loo_U0_mtl_word_stream_aligned_V_strb_V_write,
        if_dout => mtl_word_stream_alig_4_dout,
        if_empty_n => mtl_word_stream_alig_4_empty_n,
        if_read => op_mem_read_impl_Loo_3_U0_mtl_word_stream_aligned_V_strb_V_read);

    mtl_word_stream_alig_5_U : component fifo_w1_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => op_mem_read_impl_Loo_U0_mtl_word_stream_aligned_V_last_V_din,
        if_full_n => mtl_word_stream_alig_5_full_n,
        if_write => op_mem_read_impl_Loo_U0_mtl_word_stream_aligned_V_last_V_write,
        if_dout => mtl_word_stream_alig_5_dout,
        if_empty_n => mtl_word_stream_alig_5_empty_n,
        if_read => op_mem_read_impl_Loo_3_U0_mtl_word_stream_aligned_V_last_V_read);

    start_for_op_mem_dEe_U : component start_for_op_mem_dEe
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_op_mem_read_impl_Loo_U0_din,
        if_full_n => start_for_op_mem_read_impl_Loo_U0_full_n,
        if_write => op_mem_read_impl_Blo_U0_start_write,
        if_dout => start_for_op_mem_read_impl_Loo_U0_dout,
        if_empty_n => start_for_op_mem_read_impl_Loo_U0_empty_n,
        if_read => op_mem_read_impl_Loo_U0_ap_ready);

    start_for_op_mem_eOg_U : component start_for_op_mem_eOg
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_op_mem_read_impl_Loo_2_U0_din,
        if_full_n => start_for_op_mem_read_impl_Loo_2_U0_full_n,
        if_write => op_mem_read_impl_Loo_1_U0_start_write,
        if_dout => start_for_op_mem_read_impl_Loo_2_U0_dout,
        if_empty_n => start_for_op_mem_read_impl_Loo_2_U0_empty_n,
        if_read => op_mem_read_impl_Loo_2_U0_ap_ready);

    start_for_op_mem_fYi_U : component start_for_op_mem_fYi
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_op_mem_read_impl_Loo_3_U0_din,
        if_full_n => start_for_op_mem_read_impl_Loo_3_U0_full_n,
        if_write => op_mem_read_impl_Loo_U0_start_write,
        if_dout => start_for_op_mem_read_impl_Loo_3_U0_dout,
        if_empty_n => start_for_op_mem_read_impl_Loo_3_U0_empty_n,
        if_read => op_mem_read_impl_Loo_3_U0_ap_ready);





    ap_sync_reg_channel_write_first_line_strb_loc_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_first_line_strb_loc_s <= ap_const_logic_0;
            else
                if (((op_mem_read_impl_Blo_U0_ap_done and op_mem_read_impl_Blo_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_first_line_strb_loc_s <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_first_line_strb_loc_s <= ap_sync_channel_write_first_line_strb_loc_s;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_op_assign_loc_channe_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_op_assign_loc_channe <= ap_const_logic_0;
            else
                if (((op_mem_read_impl_Blo_U0_ap_done and op_mem_read_impl_Blo_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_op_assign_loc_channe <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_op_assign_loc_channe <= ap_sync_channel_write_op_assign_loc_channe;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_read_mem_config_offs_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_read_mem_config_offs_6 <= ap_const_logic_0;
            else
                if (((op_mem_read_impl_Blo_126_U0_ap_done and op_mem_read_impl_Blo_126_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_read_mem_config_offs_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_read_mem_config_offs_6 <= ap_sync_channel_write_read_mem_config_offs_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_read_words_cast_loc_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_read_words_cast_loc_s <= ap_const_logic_0;
            else
                if (((op_mem_read_impl_Blo_126_U0_ap_done and op_mem_read_impl_Blo_126_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_read_words_cast_loc_s <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_read_words_cast_loc_s <= ap_sync_channel_write_read_words_cast_loc_s;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_tmp_29_cast_loc_chan_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_tmp_29_cast_loc_chan <= ap_const_logic_0;
            else
                if (((op_mem_read_impl_Blo_126_U0_ap_done and op_mem_read_impl_Blo_126_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_tmp_29_cast_loc_chan <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_tmp_29_cast_loc_chan <= ap_sync_channel_write_tmp_29_cast_loc_chan;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_op_mem_read_impl_Blo_126_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_op_mem_read_impl_Blo_126_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_op_mem_read_impl_Blo_126_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_op_mem_read_impl_Blo_126_U0_ap_ready <= ap_sync_op_mem_read_impl_Blo_126_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_op_mem_read_impl_Loo_4_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_op_mem_read_impl_Loo_4_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_op_mem_read_impl_Loo_4_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_op_mem_read_impl_Loo_4_U0_ap_ready <= ap_sync_op_mem_read_impl_Loo_4_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    op_mem_read_impl_Blo_126_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (op_mem_read_impl_Blo_126_U0_ap_ready = ap_const_logic_0))) then 
                op_mem_read_impl_Blo_126_U0_ap_ready_count <= std_logic_vector(unsigned(op_mem_read_impl_Blo_126_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (op_mem_read_impl_Blo_126_U0_ap_ready = ap_const_logic_1))) then 
                op_mem_read_impl_Blo_126_U0_ap_ready_count <= std_logic_vector(unsigned(op_mem_read_impl_Blo_126_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    op_mem_read_impl_Loo_4_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((op_mem_read_impl_Loo_4_U0_ap_ready = ap_const_logic_0) and (ap_sync_ready = ap_const_logic_1))) then 
                op_mem_read_impl_Loo_4_U0_ap_ready_count <= std_logic_vector(unsigned(op_mem_read_impl_Loo_4_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (op_mem_read_impl_Loo_4_U0_ap_ready = ap_const_logic_1))) then 
                op_mem_read_impl_Loo_4_U0_ap_ready_count <= std_logic_vector(unsigned(op_mem_read_impl_Loo_4_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;
    ap_channel_done_first_line_strb_loc_s <= (op_mem_read_impl_Blo_U0_ap_done and (ap_sync_reg_channel_write_first_line_strb_loc_s xor ap_const_logic_1));
    ap_channel_done_op_assign_loc_channe <= (op_mem_read_impl_Blo_U0_ap_done and (ap_sync_reg_channel_write_op_assign_loc_channe xor ap_const_logic_1));
    ap_channel_done_read_mem_config_offs_6 <= (op_mem_read_impl_Blo_126_U0_ap_done and (ap_sync_reg_channel_write_read_mem_config_offs_6 xor ap_const_logic_1));
    ap_channel_done_read_words_cast_loc_s <= (op_mem_read_impl_Blo_126_U0_ap_done and (ap_sync_reg_channel_write_read_words_cast_loc_s xor ap_const_logic_1));
    ap_channel_done_tmp_157 <= op_mem_read_impl_Loo_4_U0_ap_done;
    ap_channel_done_tmp_29_cast_loc_chan <= (op_mem_read_impl_Blo_126_U0_ap_done and (ap_sync_reg_channel_write_tmp_29_cast_loc_chan xor ap_const_logic_1));
    ap_done <= op_mem_read_impl_Loo_3_U0_ap_done;
    ap_idle <= (op_mem_read_impl_Loo_U0_ap_idle and op_mem_read_impl_Loo_4_U0_ap_idle and op_mem_read_impl_Loo_3_U0_ap_idle and op_mem_read_impl_Loo_2_U0_ap_idle and op_mem_read_impl_Loo_1_U0_ap_idle and op_mem_read_impl_Blo_U0_ap_idle and op_mem_read_impl_Blo_126_U0_ap_idle and (op_assign_loc_channe_empty_n xor ap_const_logic_1) and (first_line_strb_loc_s_empty_n xor ap_const_logic_1) and (tmp_157_empty_n xor ap_const_logic_1) and (read_words_cast_loc_s_empty_n xor ap_const_logic_1) and (tmp_29_cast_loc_chan_empty_n xor ap_const_logic_1) and (read_mem_config_offs_6_empty_n xor ap_const_logic_1));
    ap_ready <= ap_sync_ready;
    ap_sync_channel_write_first_line_strb_loc_s <= ((first_line_strb_loc_s_full_n and ap_channel_done_first_line_strb_loc_s) or ap_sync_reg_channel_write_first_line_strb_loc_s);
    ap_sync_channel_write_op_assign_loc_channe <= ((op_assign_loc_channe_full_n and ap_channel_done_op_assign_loc_channe) or ap_sync_reg_channel_write_op_assign_loc_channe);
    ap_sync_channel_write_read_mem_config_offs_6 <= ((read_mem_config_offs_6_full_n and ap_channel_done_read_mem_config_offs_6) or ap_sync_reg_channel_write_read_mem_config_offs_6);
    ap_sync_channel_write_read_words_cast_loc_s <= ((read_words_cast_loc_s_full_n and ap_channel_done_read_words_cast_loc_s) or ap_sync_reg_channel_write_read_words_cast_loc_s);
    ap_sync_channel_write_tmp_29_cast_loc_chan <= ((tmp_29_cast_loc_chan_full_n and ap_channel_done_tmp_29_cast_loc_chan) or ap_sync_reg_channel_write_tmp_29_cast_loc_chan);
    ap_sync_continue <= ap_continue;
    ap_sync_done <= op_mem_read_impl_Loo_3_U0_ap_done;
    ap_sync_op_mem_read_impl_Blo_126_U0_ap_ready <= (op_mem_read_impl_Blo_126_U0_ap_ready or ap_sync_reg_op_mem_read_impl_Blo_126_U0_ap_ready);
    ap_sync_op_mem_read_impl_Loo_4_U0_ap_ready <= (op_mem_read_impl_Loo_4_U0_ap_ready or ap_sync_reg_op_mem_read_impl_Loo_4_U0_ap_ready);
    ap_sync_ready <= (ap_sync_op_mem_read_impl_Loo_4_U0_ap_ready and ap_sync_op_mem_read_impl_Blo_126_U0_ap_ready);
    axis_m_0_TDATA <= op_mem_read_impl_Loo_3_U0_axis_m_0_TDATA;
    axis_m_0_TLAST <= op_mem_read_impl_Loo_3_U0_axis_m_0_TLAST;
    axis_m_0_TSTRB <= op_mem_read_impl_Loo_3_U0_axis_m_0_TSTRB;
    axis_m_0_TVALID <= op_mem_read_impl_Loo_3_U0_axis_m_0_TVALID;
    m_axi_din_gmem_V_ARADDR <= op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARADDR;
    m_axi_din_gmem_V_ARBURST <= op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARBURST;
    m_axi_din_gmem_V_ARCACHE <= op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARCACHE;
    m_axi_din_gmem_V_ARID <= op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARID;
    m_axi_din_gmem_V_ARLEN <= op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARLEN;
    m_axi_din_gmem_V_ARLOCK <= op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARLOCK;
    m_axi_din_gmem_V_ARPROT <= op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARPROT;
    m_axi_din_gmem_V_ARQOS <= op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARQOS;
    m_axi_din_gmem_V_ARREGION <= op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARREGION;
    m_axi_din_gmem_V_ARSIZE <= op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARSIZE;
    m_axi_din_gmem_V_ARUSER <= op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARUSER;
    m_axi_din_gmem_V_ARVALID <= op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_ARVALID;
    m_axi_din_gmem_V_AWADDR <= ap_const_lv64_0;
    m_axi_din_gmem_V_AWBURST <= ap_const_lv2_0;
    m_axi_din_gmem_V_AWCACHE <= ap_const_lv4_0;
    m_axi_din_gmem_V_AWID <= ap_const_lv1_0;
    m_axi_din_gmem_V_AWLEN <= ap_const_lv32_0;
    m_axi_din_gmem_V_AWLOCK <= ap_const_lv2_0;
    m_axi_din_gmem_V_AWPROT <= ap_const_lv3_0;
    m_axi_din_gmem_V_AWQOS <= ap_const_lv4_0;
    m_axi_din_gmem_V_AWREGION <= ap_const_lv4_0;
    m_axi_din_gmem_V_AWSIZE <= ap_const_lv3_0;
    m_axi_din_gmem_V_AWUSER <= ap_const_lv1_0;
    m_axi_din_gmem_V_AWVALID <= ap_const_logic_0;
    m_axi_din_gmem_V_BREADY <= ap_const_logic_0;
    m_axi_din_gmem_V_RREADY <= op_mem_read_impl_Loo_4_U0_m_axi_din_gmem_V_RREADY;
    m_axi_din_gmem_V_WDATA <= ap_const_lv512_lc_1;
    m_axi_din_gmem_V_WID <= ap_const_lv1_0;
    m_axi_din_gmem_V_WLAST <= ap_const_logic_0;
    m_axi_din_gmem_V_WSTRB <= ap_const_lv64_0;
    m_axi_din_gmem_V_WUSER <= ap_const_lv1_0;
    m_axi_din_gmem_V_WVALID <= ap_const_logic_0;
    op_mem_read_impl_Blo_126_U0_ap_continue <= (ap_sync_channel_write_tmp_29_cast_loc_chan and ap_sync_channel_write_read_words_cast_loc_s and ap_sync_channel_write_read_mem_config_offs_6);
    op_mem_read_impl_Blo_126_U0_ap_start <= ((ap_sync_reg_op_mem_read_impl_Blo_126_U0_ap_ready xor ap_const_logic_1) and ap_start);
    op_mem_read_impl_Blo_126_U0_start_full_n <= ap_const_logic_1;
    op_mem_read_impl_Blo_126_U0_start_write <= ap_const_logic_0;
    op_mem_read_impl_Blo_U0_ap_continue <= (ap_sync_channel_write_op_assign_loc_channe and ap_sync_channel_write_first_line_strb_loc_s);
    op_mem_read_impl_Blo_U0_ap_start <= tmp_157_empty_n;
    op_mem_read_impl_Loo_1_U0_ap_continue <= ap_const_logic_1;
    op_mem_read_impl_Loo_1_U0_ap_start <= (op_assign_loc_channe_empty_n and first_line_strb_loc_s_empty_n);
    op_mem_read_impl_Loo_2_U0_ap_continue <= ap_const_logic_1;
    op_mem_read_impl_Loo_2_U0_ap_start <= start_for_op_mem_read_impl_Loo_2_U0_empty_n;
    op_mem_read_impl_Loo_2_U0_start_full_n <= ap_const_logic_1;
    op_mem_read_impl_Loo_2_U0_start_write <= ap_const_logic_0;
    op_mem_read_impl_Loo_3_U0_ap_continue <= ap_continue;
    op_mem_read_impl_Loo_3_U0_ap_start <= start_for_op_mem_read_impl_Loo_3_U0_empty_n;
    op_mem_read_impl_Loo_3_U0_start_full_n <= ap_const_logic_1;
    op_mem_read_impl_Loo_3_U0_start_write <= ap_const_logic_0;
    op_mem_read_impl_Loo_4_U0_ap_continue <= tmp_157_full_n;
    op_mem_read_impl_Loo_4_U0_ap_start <= (tmp_29_cast_loc_chan_empty_n and read_words_cast_loc_s_empty_n and read_mem_config_offs_6_empty_n and (ap_sync_reg_op_mem_read_impl_Loo_4_U0_ap_ready xor ap_const_logic_1) and ap_start);
    op_mem_read_impl_Loo_4_U0_start_full_n <= ap_const_logic_1;
    op_mem_read_impl_Loo_4_U0_start_write <= ap_const_logic_0;
    op_mem_read_impl_Loo_U0_ap_continue <= ap_const_logic_1;
    op_mem_read_impl_Loo_U0_ap_start <= start_for_op_mem_read_impl_Loo_U0_empty_n;
    start_for_op_mem_read_impl_Loo_2_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_op_mem_read_impl_Loo_3_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_op_mem_read_impl_Loo_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
