Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TS_clk = PERIOD TIMEGRP "clk100" 10 ns HI | SETUP   |    -0.440ns|    10.440ns|       2|         870
  GH 50%                                    | HOLD    |     0.553ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_vga_wrapper_ClockDivider_unit_CLKDV_BU | SETUP   |    16.905ns|     3.095ns|       0|           0
  F = PERIOD TIMEGRP         "vga_wrapper_C | HOLD    |     0.655ns|            |       0|           0
  lockDivider_unit_CLKDV_BUF" TS_clk * 2 HI |         |            |            |        |            
  GH 50%                                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|     10.440ns|      1.548ns|            2|            0|       442396|          473|
| TS_vga_wrapper_ClockDivider_un|     20.000ns|      3.095ns|          N/A|            0|            0|          473|            0|
| it_CLKDV_BUF                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


