// Seed: 1249627146
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge 1) id_4 = id_5;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3, id_1, id_1
  );
  reg id_6 = id_4 - id_2;
  always @(*) begin
    id_4 += 1;
    id_6 <= id_5;
  end
  wire id_7;
endmodule
