# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 20:25:58 on Mar 24,2023
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-67-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.rf
# Loading __work.B16register
# Loading __work.branch_comp
# Loading __work.ALU_cntrl
# Loading __work.mux4_1_RegWrite
# Loading __work.extend
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.shift_left
# Loading __work.rotate_left
# Loading __work.shift_right_logic
# Loading __work.rotate_right
# Loading __work.cla16b
# Loading __work.cla4b
# Loading __work.or2
# Loading __work.and2
# Loading __work.fullAdder1b
# Loading __work.xor2
# Loading __work.and3
# Loading __work.or3
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# Loading __work.err_check
# log -howmany -rec /* 
# 1877
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100004 cycles of simulation...error?
# 
# ** Note: $finish    : clkrst.v(48)
#    Time: 10000400 ns  Iteration: 1  Instance: /proc_hier_bench/DUT/c0
# End time: 20:26:33 on Mar 24,2023, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
