

================================================================
== Vitis HLS Report for 'load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2'
================================================================
* Date:           Mon Oct 20 14:43:58 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      155|    71300|  1.550 us|  0.713 ms|  155|  71300|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- VITIS_LOOP_40_1_VITIS_LOOP_48_2  |      153|    71298|        11|          1|          1|  144 ~ 71289|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%px = alloca i32 1"   --->   Operation 14 'alloca' 'px' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%py = alloca i32 1"   --->   Operation 15 'alloca' 'py' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 17 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln50_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln50_1"   --->   Operation 18 'read' 'sext_ln50_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln50_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln50"   --->   Operation 19 'read' 'sext_ln50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%select_ln53_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln53"   --->   Operation 20 'read' 'select_ln53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add_ln40_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln40"   --->   Operation 21 'read' 'add_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bound_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %bound"   --->   Operation 22 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add_ln44_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln44"   --->   Operation 23 'read' 'add_ln44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln44_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sext_ln44"   --->   Operation 24 'read' 'sext_ln44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln50_1_cast = sext i9 %sext_ln50_1_read"   --->   Operation 25 'sext' 'sext_ln50_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln50_cast = sext i9 %sext_ln50_read"   --->   Operation 26 'sext' 'sext_ln50_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln44_cast = sext i10 %sext_ln44_read"   --->   Operation 27 'sext' 'sext_ln44_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%select_ln53_cast = sext i3 %select_ln53_read"   --->   Operation 28 'sext' 'select_ln53_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%select_ln53_cast_cast = zext i5 %select_ln53_cast"   --->   Operation 29 'zext' 'select_ln53_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %inbuf, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty_0, i32 0, i32 0, void @empty_34, i32 0, i32 65025, void @empty_7, void @empty_36, void @empty_34, i32 16, i32 16, i32 16, i32 16, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %py"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %px"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body10.i"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.98>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%py_1 = load i9 %py" [src/srcnn.cpp:40->src/srcnn.cpp:416]   --->   Operation 36 'load' 'py_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [src/srcnn.cpp:40->src/srcnn.cpp:416]   --->   Operation 37 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i9 %py_1" [src/srcnn.cpp:40->src/srcnn.cpp:416]   --->   Operation 38 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_34" [src/srcnn.cpp:41->src/srcnn.cpp:416]   --->   Operation 39 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i9 %py_1" [src/srcnn.cpp:44->src/srcnn.cpp:416]   --->   Operation 40 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.78ns)   --->   "%add_ln44_1 = add i11 %sext_ln44_cast, i11 %zext_ln40" [src/srcnn.cpp:44->src/srcnn.cpp:416]   --->   Operation 41 'add' 'add_ln44_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.78ns)   --->   "%add_ln45 = add i10 %add_ln44_read, i10 %zext_ln44" [src/srcnn.cpp:45->src/srcnn.cpp:416]   --->   Operation 42 'add' 'add_ln45' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln44_1, i32 10" [src/srcnn.cpp:45->src/srcnn.cpp:416]   --->   Operation 43 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.40ns)   --->   "%iy = select i1 %tmp, i10 0, i10 %add_ln45" [src/srcnn.cpp:45->src/srcnn.cpp:416]   --->   Operation 44 'select' 'iy' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i10 %iy" [src/srcnn.cpp:44->src/srcnn.cpp:416]   --->   Operation 45 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.78ns)   --->   "%icmp_ln46 = icmp_ugt  i10 %iy, i10 254" [src/srcnn.cpp:46->src/srcnn.cpp:416]   --->   Operation 46 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.39ns)   --->   "%iy_1 = select i1 %icmp_ln46, i8 254, i8 %trunc_ln44" [src/srcnn.cpp:46->src/srcnn.cpp:416]   --->   Operation 47 'select' 'iy_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %iy_1, i10 0" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 48 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i18 %shl_ln" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 49 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln53_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %iy_1, i2 0" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 50 'bitconcatenate' 'shl_ln53_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i10 %shl_ln53_1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 51 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.87ns)   --->   "%sub_ln53 = sub i19 %zext_ln53, i19 %zext_ln53_1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 52 'sub' 'sub_ln53' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.86ns)   --->   "%icmp_ln40 = icmp_eq  i17 %indvar_flatten_load, i17 %bound_read" [src/srcnn.cpp:40->src/srcnn.cpp:416]   --->   Operation 53 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 144, i64 71289, i64 0"   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.86ns)   --->   "%add_ln40_1 = add i17 %indvar_flatten_load, i17 1" [src/srcnn.cpp:40->src/srcnn.cpp:416]   --->   Operation 55 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc26.loopexit.i, void %load_tile_mm.exit.exitStub" [src/srcnn.cpp:40->src/srcnn.cpp:416]   --->   Operation 56 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%px_load = load i9 %px" [src/srcnn.cpp:48->src/srcnn.cpp:416]   --->   Operation 57 'load' 'px_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.77ns)   --->   "%add_ln40_2 = add i9 %py_1, i9 1" [src/srcnn.cpp:40->src/srcnn.cpp:416]   --->   Operation 58 'add' 'add_ln40_2' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.77ns)   --->   "%icmp_ln48 = icmp_eq  i9 %px_load, i9 %add_ln40_read" [src/srcnn.cpp:48->src/srcnn.cpp:416]   --->   Operation 59 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.39ns)   --->   "%select_ln40 = select i1 %icmp_ln48, i9 0, i9 %px_load" [src/srcnn.cpp:40->src/srcnn.cpp:416]   --->   Operation 60 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.39ns)   --->   "%select_ln40_1 = select i1 %icmp_ln48, i9 %add_ln40_2, i9 %py_1" [src/srcnn.cpp:40->src/srcnn.cpp:416]   --->   Operation 61 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln53_5 = zext i9 %select_ln40_1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 62 'zext' 'zext_ln53_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.77ns)   --->   "%add_ln53_2 = add i10 %select_ln53_cast_cast, i10 %zext_ln53_5" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 63 'add' 'add_ln53_2' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i10 %add_ln53_2" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 64 'trunc' 'trunc_ln53' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln53, i5 0" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 65 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln53_1 = trunc i10 %add_ln53_2" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 66 'trunc' 'trunc_ln53_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %trunc_ln53_1, i2 0" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 67 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln53_1 = sub i11 %p_shl, i11 %p_shl2" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 68 'sub' 'sub_ln53_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i9 %add_ln40_2" [src/srcnn.cpp:40->src/srcnn.cpp:416]   --->   Operation 69 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i9 %add_ln40_2" [src/srcnn.cpp:44->src/srcnn.cpp:416]   --->   Operation 70 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.78ns)   --->   "%add_ln44_2 = add i11 %sext_ln44_cast, i11 %zext_ln40_1" [src/srcnn.cpp:44->src/srcnn.cpp:416]   --->   Operation 71 'add' 'add_ln44_2' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.78ns)   --->   "%add_ln45_1 = add i10 %add_ln44_read, i10 %zext_ln44_1" [src/srcnn.cpp:45->src/srcnn.cpp:416]   --->   Operation 72 'add' 'add_ln45_1' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln44_2, i32 10" [src/srcnn.cpp:45->src/srcnn.cpp:416]   --->   Operation 73 'bitselect' 'tmp_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.40ns)   --->   "%select_ln45 = select i1 %tmp_4, i10 0, i10 %add_ln45_1" [src/srcnn.cpp:45->src/srcnn.cpp:416]   --->   Operation 74 'select' 'select_ln45' <Predicate = (!icmp_ln40)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = trunc i10 %select_ln45" [src/srcnn.cpp:44->src/srcnn.cpp:416]   --->   Operation 75 'trunc' 'trunc_ln44_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.78ns)   --->   "%icmp_ln46_1 = icmp_ugt  i10 %select_ln45, i10 254" [src/srcnn.cpp:46->src/srcnn.cpp:416]   --->   Operation 76 'icmp' 'icmp_ln46_1' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.39ns)   --->   "%select_ln46 = select i1 %icmp_ln46_1, i8 254, i8 %trunc_ln44_1" [src/srcnn.cpp:46->src/srcnn.cpp:416]   --->   Operation 77 'select' 'select_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln53_mid1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %select_ln46, i10 0" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 78 'bitconcatenate' 'shl_ln53_mid1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i18 %shl_ln53_mid1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 79 'zext' 'zext_ln53_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln53_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln46, i2 0" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 80 'bitconcatenate' 'shl_ln53_1_mid1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln53_3 = zext i10 %shl_ln53_1_mid1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 81 'zext' 'zext_ln53_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.87ns)   --->   "%sub_ln53_2 = sub i19 %zext_ln53_2, i19 %zext_ln53_3" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 82 'sub' 'sub_ln53_2' <Predicate = (!icmp_ln40)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln53)   --->   "%select_ln40_2 = select i1 %icmp_ln48, i19 %sub_ln53_2, i19 %sub_ln53" [src/srcnn.cpp:40->src/srcnn.cpp:416]   --->   Operation 83 'select' 'select_ln40_2' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln53_6 = zext i9 %select_ln40" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 84 'zext' 'zext_ln53_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln53_3 = add i11 %sub_ln53_1, i11 %zext_ln53_6" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 85 'add' 'add_ln53_3' <Predicate = (!icmp_ln40)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i9 %select_ln40" [src/srcnn.cpp:50->src/srcnn.cpp:416]   --->   Operation 86 'zext' 'zext_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.77ns)   --->   "%add_ln50 = add i11 %sext_ln50_cast, i11 %zext_ln53_6" [src/srcnn.cpp:50->src/srcnn.cpp:416]   --->   Operation 87 'add' 'add_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.77ns)   --->   "%add_ln51 = add i10 %sext_ln50_1_cast, i10 %zext_ln50" [src/srcnn.cpp:51->src/srcnn.cpp:416]   --->   Operation 88 'add' 'add_ln51' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln50, i32 10" [src/srcnn.cpp:51->src/srcnn.cpp:416]   --->   Operation 89 'bitselect' 'tmp_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.40ns)   --->   "%ix = select i1 %tmp_5, i10 0, i10 %add_ln51" [src/srcnn.cpp:51->src/srcnn.cpp:416]   --->   Operation 90 'select' 'ix' <Predicate = (!icmp_ln40)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.78ns)   --->   "%icmp_ln52 = icmp_ugt  i10 %ix, i10 254" [src/srcnn.cpp:52->src/srcnn.cpp:416]   --->   Operation 91 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln53)   --->   "%trunc_ln53_2 = trunc i10 %ix" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 92 'trunc' 'trunc_ln53_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln53)   --->   "%select_ln52 = select i1 %icmp_ln52, i8 254, i8 %trunc_ln53_2" [src/srcnn.cpp:52->src/srcnn.cpp:416]   --->   Operation 93 'select' 'select_ln52' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln53)   --->   "%shl_ln53_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln52, i2 0" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 94 'bitconcatenate' 'shl_ln53_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln53)   --->   "%zext_ln53_4 = zext i10 %shl_ln53_2" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 95 'zext' 'zext_ln53_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln53 = add i19 %select_ln40_2, i19 %zext_ln53_4" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 96 'add' 'add_ln53' <Predicate = (!icmp_ln40)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i19 %add_ln53" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 97 'sext' 'sext_ln53' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.08ns)   --->   "%add_ln53_1 = add i64 %sext_ln53, i64 %input_ftmap_read" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 98 'add' 'add_ln53_1' <Predicate = (!icmp_ln40)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln53_1, i32 2, i32 63" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 99 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln53_1 = sext i62 %trunc_ln7" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 100 'sext' 'sext_ln53_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%gmem_in_addr = getelementptr i32 %gmem_in, i64 %sext_ln53_1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 101 'getelementptr' 'gmem_in_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.77ns)   --->   "%add_ln48 = add i9 %select_ln40, i9 1" [src/srcnn.cpp:48->src/srcnn.cpp:416]   --->   Operation 102 'add' 'add_ln48' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln48 = store i17 %add_ln40_1, i17 %indvar_flatten" [src/srcnn.cpp:48->src/srcnn.cpp:416]   --->   Operation 103 'store' 'store_ln48' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln48 = store i9 %select_ln40_1, i9 %py" [src/srcnn.cpp:48->src/srcnn.cpp:416]   --->   Operation 104 'store' 'store_ln48' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 105 [1/1] (0.42ns)   --->   "%store_ln48 = store i9 %add_ln48, i9 %px" [src/srcnn.cpp:48->src/srcnn.cpp:416]   --->   Operation 105 'store' 'store_ln48' <Predicate = (!icmp_ln40)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 106 [8/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 106 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 107 [7/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 107 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 108 [6/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 108 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 109 [5/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 109 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 110 [4/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 110 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 111 [3/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 111 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 112 [2/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 112 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 113 [1/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 113 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 114 [1/1] (7.30ns)   --->   "%gmem_in_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_in_addr" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 114 'read' 'gmem_in_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 124 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.23>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_34" [src/srcnn.cpp:41->src/srcnn.cpp:416]   --->   Operation 115 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_1_VITIS_LOOP_48_2_str"   --->   Operation 116 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_34" [src/srcnn.cpp:41->src/srcnn.cpp:416]   --->   Operation 117 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln53_7 = zext i11 %add_ln53_3" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 118 'zext' 'zext_ln53_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%inbuf_addr = getelementptr i32 %inbuf, i64 0, i64 %zext_ln53_7" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 119 'getelementptr' 'inbuf_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/srcnn.cpp:48->src/srcnn.cpp:416]   --->   Operation 120 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln53 = bitcast i32 %gmem_in_addr_read" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 121 'bitcast' 'bitcast_ln53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (1.23ns)   --->   "%store_ln53 = store i32 %bitcast_ln53, i11 %inbuf_addr" [src/srcnn.cpp:53->src/srcnn.cpp:416]   --->   Operation 122 'store' 'store_ln53' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1568> <RAM>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.body10.i" [src/srcnn.cpp:48->src/srcnn.cpp:416]   --->   Operation 123 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln44]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln44]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln53]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln50]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln50_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
px                    (alloca           ) [ 0110000000000]
py                    (alloca           ) [ 0110000000000]
indvar_flatten        (alloca           ) [ 0110000000000]
input_ftmap_read      (read             ) [ 0110000000000]
sext_ln50_1_read      (read             ) [ 0000000000000]
sext_ln50_read        (read             ) [ 0000000000000]
select_ln53_read      (read             ) [ 0000000000000]
add_ln40_read         (read             ) [ 0110000000000]
bound_read            (read             ) [ 0110000000000]
add_ln44_read         (read             ) [ 0110000000000]
sext_ln44_read        (read             ) [ 0000000000000]
sext_ln50_1_cast      (sext             ) [ 0110000000000]
sext_ln50_cast        (sext             ) [ 0110000000000]
sext_ln44_cast        (sext             ) [ 0110000000000]
select_ln53_cast      (sext             ) [ 0000000000000]
select_ln53_cast_cast (zext             ) [ 0110000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
py_1                  (load             ) [ 0000000000000]
indvar_flatten_load   (load             ) [ 0000000000000]
zext_ln40             (zext             ) [ 0000000000000]
specpipeline_ln41     (specpipeline     ) [ 0000000000000]
zext_ln44             (zext             ) [ 0000000000000]
add_ln44_1            (add              ) [ 0000000000000]
add_ln45              (add              ) [ 0000000000000]
tmp                   (bitselect        ) [ 0000000000000]
iy                    (select           ) [ 0000000000000]
trunc_ln44            (trunc            ) [ 0000000000000]
icmp_ln46             (icmp             ) [ 0000000000000]
iy_1                  (select           ) [ 0000000000000]
shl_ln                (bitconcatenate   ) [ 0000000000000]
zext_ln53             (zext             ) [ 0000000000000]
shl_ln53_1            (bitconcatenate   ) [ 0000000000000]
zext_ln53_1           (zext             ) [ 0000000000000]
sub_ln53              (sub              ) [ 0000000000000]
icmp_ln40             (icmp             ) [ 0111111111110]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000]
add_ln40_1            (add              ) [ 0000000000000]
br_ln40               (br               ) [ 0000000000000]
px_load               (load             ) [ 0000000000000]
add_ln40_2            (add              ) [ 0000000000000]
icmp_ln48             (icmp             ) [ 0000000000000]
select_ln40           (select           ) [ 0000000000000]
select_ln40_1         (select           ) [ 0000000000000]
zext_ln53_5           (zext             ) [ 0000000000000]
add_ln53_2            (add              ) [ 0000000000000]
trunc_ln53            (trunc            ) [ 0000000000000]
p_shl                 (bitconcatenate   ) [ 0000000000000]
trunc_ln53_1          (trunc            ) [ 0000000000000]
p_shl2                (bitconcatenate   ) [ 0000000000000]
sub_ln53_1            (sub              ) [ 0000000000000]
zext_ln40_1           (zext             ) [ 0000000000000]
zext_ln44_1           (zext             ) [ 0000000000000]
add_ln44_2            (add              ) [ 0000000000000]
add_ln45_1            (add              ) [ 0000000000000]
tmp_4                 (bitselect        ) [ 0000000000000]
select_ln45           (select           ) [ 0000000000000]
trunc_ln44_1          (trunc            ) [ 0000000000000]
icmp_ln46_1           (icmp             ) [ 0000000000000]
select_ln46           (select           ) [ 0000000000000]
shl_ln53_mid1         (bitconcatenate   ) [ 0000000000000]
zext_ln53_2           (zext             ) [ 0000000000000]
shl_ln53_1_mid1       (bitconcatenate   ) [ 0000000000000]
zext_ln53_3           (zext             ) [ 0000000000000]
sub_ln53_2            (sub              ) [ 0000000000000]
select_ln40_2         (select           ) [ 0000000000000]
zext_ln53_6           (zext             ) [ 0000000000000]
add_ln53_3            (add              ) [ 0101111111111]
zext_ln50             (zext             ) [ 0000000000000]
add_ln50              (add              ) [ 0000000000000]
add_ln51              (add              ) [ 0000000000000]
tmp_5                 (bitselect        ) [ 0000000000000]
ix                    (select           ) [ 0000000000000]
icmp_ln52             (icmp             ) [ 0000000000000]
trunc_ln53_2          (trunc            ) [ 0000000000000]
select_ln52           (select           ) [ 0000000000000]
shl_ln53_2            (bitconcatenate   ) [ 0000000000000]
zext_ln53_4           (zext             ) [ 0000000000000]
add_ln53              (add              ) [ 0000000000000]
sext_ln53             (sext             ) [ 0000000000000]
add_ln53_1            (add              ) [ 0000000000000]
trunc_ln7             (partselect       ) [ 0000000000000]
sext_ln53_1           (sext             ) [ 0000000000000]
gmem_in_addr          (getelementptr    ) [ 0101111111110]
add_ln48              (add              ) [ 0000000000000]
store_ln48            (store            ) [ 0000000000000]
store_ln48            (store            ) [ 0000000000000]
store_ln48            (store            ) [ 0000000000000]
gmem_in_load_req      (readreq          ) [ 0000000000000]
gmem_in_addr_read     (read             ) [ 0100000000001]
specpipeline_ln41     (specpipeline     ) [ 0000000000000]
specloopname_ln0      (specloopname     ) [ 0000000000000]
specpipeline_ln41     (specpipeline     ) [ 0000000000000]
zext_ln53_7           (zext             ) [ 0000000000000]
inbuf_addr            (getelementptr    ) [ 0000000000000]
specloopname_ln48     (specloopname     ) [ 0000000000000]
bitcast_ln53          (bitcast          ) [ 0000000000000]
store_ln53            (store            ) [ 0000000000000]
br_ln48               (br               ) [ 0000000000000]
ret_ln0               (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln44">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln44"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln44">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln44"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bound">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_ln40">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln40"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="select_ln53">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln53"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sext_ln50">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln50"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sext_ln50_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln50_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_ftmap">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="gmem_in">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_in"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="inbuf">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuf"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_40_1_VITIS_LOOP_48_2_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="px_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="px/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="py_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="py/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar_flatten_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="input_ftmap_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sext_ln50_1_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="9" slack="0"/>
<pin id="134" dir="0" index="1" bw="9" slack="0"/>
<pin id="135" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln50_1_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sext_ln50_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="9" slack="0"/>
<pin id="140" dir="0" index="1" bw="9" slack="0"/>
<pin id="141" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln50_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="select_ln53_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="0" index="1" bw="3" slack="0"/>
<pin id="147" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln53_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln40_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="9" slack="0"/>
<pin id="152" dir="0" index="1" bw="9" slack="0"/>
<pin id="153" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln40_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="bound_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="17" slack="0"/>
<pin id="158" dir="0" index="1" bw="17" slack="0"/>
<pin id="159" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln44_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="0"/>
<pin id="164" dir="0" index="1" bw="10" slack="0"/>
<pin id="165" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln44_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sext_ln44_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="10" slack="0"/>
<pin id="171" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln44_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_readreq_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="1"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_in_load_req/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="gmem_in_addr_read_read_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="9"/>
<pin id="184" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_in_addr_read/11 "/>
</bind>
</comp>

<comp id="186" class="1004" name="inbuf_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="11" slack="0"/>
<pin id="190" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inbuf_addr/12 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln53_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/12 "/>
</bind>
</comp>

<comp id="199" class="1004" name="sext_ln50_1_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="9" slack="0"/>
<pin id="201" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_1_cast/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sext_ln50_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="0"/>
<pin id="205" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_cast/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sext_ln44_cast_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="0"/>
<pin id="209" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44_cast/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="select_ln53_cast_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="select_ln53_cast/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="select_ln53_cast_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln53_cast_cast/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln0_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="17" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln0_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="9" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln0_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="9" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="py_1_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="9" slack="1"/>
<pin id="236" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="py_1/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="indvar_flatten_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="17" slack="1"/>
<pin id="239" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln40_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="9" slack="0"/>
<pin id="242" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln44_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="9" slack="0"/>
<pin id="246" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln44_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="1"/>
<pin id="250" dir="0" index="1" bw="9" slack="0"/>
<pin id="251" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln45_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="1"/>
<pin id="255" dir="0" index="1" bw="9" slack="0"/>
<pin id="256" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="11" slack="0"/>
<pin id="261" dir="0" index="2" bw="5" slack="0"/>
<pin id="262" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="iy_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="10" slack="0"/>
<pin id="270" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iy/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="trunc_ln44_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="0"/>
<pin id="276" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln46_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="0" index="1" bw="9" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="iy_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="2" slack="0"/>
<pin id="287" dir="0" index="2" bw="8" slack="0"/>
<pin id="288" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iy_1/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="shl_ln_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="18" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln53_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="18" slack="0"/>
<pin id="302" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="shl_ln53_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="0"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln53_1/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln53_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="10" slack="0"/>
<pin id="314" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_1/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sub_ln53_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="18" slack="0"/>
<pin id="318" dir="0" index="1" bw="10" slack="0"/>
<pin id="319" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln53/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln40_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="17" slack="0"/>
<pin id="324" dir="0" index="1" bw="17" slack="1"/>
<pin id="325" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln40_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="17" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="px_load_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="9" slack="1"/>
<pin id="335" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="px_load/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln40_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="9" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_2/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="icmp_ln48_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="9" slack="0"/>
<pin id="344" dir="0" index="1" bw="9" slack="1"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="select_ln40_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="9" slack="0"/>
<pin id="351" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="select_ln40_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="9" slack="0"/>
<pin id="358" dir="0" index="2" bw="9" slack="0"/>
<pin id="359" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_1/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln53_5_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="0"/>
<pin id="365" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_5/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln53_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="1"/>
<pin id="369" dir="0" index="1" bw="9" slack="0"/>
<pin id="370" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_2/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="trunc_ln53_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="p_shl_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="11" slack="0"/>
<pin id="378" dir="0" index="1" bw="6" slack="0"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="trunc_ln53_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="0"/>
<pin id="386" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53_1/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_shl2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="11" slack="0"/>
<pin id="390" dir="0" index="1" bw="9" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sub_ln53_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="11" slack="0"/>
<pin id="398" dir="0" index="1" bw="11" slack="0"/>
<pin id="399" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln53_1/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln40_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="9" slack="0"/>
<pin id="404" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln44_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="9" slack="0"/>
<pin id="408" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln44_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="10" slack="1"/>
<pin id="412" dir="0" index="1" bw="9" slack="0"/>
<pin id="413" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_2/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_ln45_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="10" slack="1"/>
<pin id="417" dir="0" index="1" bw="9" slack="0"/>
<pin id="418" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_1/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_4_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="11" slack="0"/>
<pin id="423" dir="0" index="2" bw="5" slack="0"/>
<pin id="424" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="select_ln45_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="10" slack="0"/>
<pin id="432" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln44_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="10" slack="0"/>
<pin id="438" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44_1/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln46_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="0"/>
<pin id="442" dir="0" index="1" bw="9" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46_1/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln46_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="2" slack="0"/>
<pin id="449" dir="0" index="2" bw="8" slack="0"/>
<pin id="450" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="shl_ln53_mid1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="18" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="0"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln53_mid1/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln53_2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="18" slack="0"/>
<pin id="464" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_2/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="shl_ln53_1_mid1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="10" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="0"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln53_1_mid1/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln53_3_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="10" slack="0"/>
<pin id="476" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_3/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sub_ln53_2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="18" slack="0"/>
<pin id="480" dir="0" index="1" bw="10" slack="0"/>
<pin id="481" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln53_2/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="select_ln40_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="19" slack="0"/>
<pin id="487" dir="0" index="2" bw="19" slack="0"/>
<pin id="488" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_2/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln53_6_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="9" slack="0"/>
<pin id="494" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_6/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln53_3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="0"/>
<pin id="498" dir="0" index="1" bw="9" slack="0"/>
<pin id="499" dir="1" index="2" bw="11" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_3/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln50_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="9" slack="0"/>
<pin id="504" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln50_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="9" slack="1"/>
<pin id="508" dir="0" index="1" bw="9" slack="0"/>
<pin id="509" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln51_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="9" slack="1"/>
<pin id="513" dir="0" index="1" bw="9" slack="0"/>
<pin id="514" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_5_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="11" slack="0"/>
<pin id="519" dir="0" index="2" bw="5" slack="0"/>
<pin id="520" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="ix_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="0" index="2" bw="10" slack="0"/>
<pin id="528" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ix/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="icmp_ln52_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="10" slack="0"/>
<pin id="534" dir="0" index="1" bw="9" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="trunc_ln53_2_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="10" slack="0"/>
<pin id="540" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53_2/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="select_ln52_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="2" slack="0"/>
<pin id="545" dir="0" index="2" bw="8" slack="0"/>
<pin id="546" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="shl_ln53_2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="10" slack="0"/>
<pin id="552" dir="0" index="1" bw="8" slack="0"/>
<pin id="553" dir="0" index="2" bw="1" slack="0"/>
<pin id="554" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln53_2/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln53_4_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="10" slack="0"/>
<pin id="560" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_4/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln53_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="19" slack="0"/>
<pin id="564" dir="0" index="1" bw="10" slack="0"/>
<pin id="565" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="sext_ln53_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="19" slack="0"/>
<pin id="570" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="add_ln53_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="19" slack="0"/>
<pin id="574" dir="0" index="1" bw="64" slack="1"/>
<pin id="575" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_1/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="trunc_ln7_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="62" slack="0"/>
<pin id="579" dir="0" index="1" bw="64" slack="0"/>
<pin id="580" dir="0" index="2" bw="3" slack="0"/>
<pin id="581" dir="0" index="3" bw="7" slack="0"/>
<pin id="582" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sext_ln53_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="62" slack="0"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53_1/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="gmem_in_addr_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="0" index="1" bw="62" slack="0"/>
<pin id="594" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_in_addr/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="add_ln48_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="9" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="store_ln48_store_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="17" slack="0"/>
<pin id="605" dir="0" index="1" bw="17" slack="1"/>
<pin id="606" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="store_ln48_store_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="9" slack="0"/>
<pin id="610" dir="0" index="1" bw="9" slack="1"/>
<pin id="611" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="store_ln48_store_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="9" slack="0"/>
<pin id="615" dir="0" index="1" bw="9" slack="1"/>
<pin id="616" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln53_7_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="11" slack="10"/>
<pin id="620" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_7/12 "/>
</bind>
</comp>

<comp id="622" class="1004" name="bitcast_ln53_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln53/12 "/>
</bind>
</comp>

<comp id="626" class="1005" name="px_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="9" slack="0"/>
<pin id="628" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="px "/>
</bind>
</comp>

<comp id="633" class="1005" name="py_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="9" slack="0"/>
<pin id="635" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="py "/>
</bind>
</comp>

<comp id="640" class="1005" name="indvar_flatten_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="17" slack="0"/>
<pin id="642" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="647" class="1005" name="input_ftmap_read_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="64" slack="1"/>
<pin id="649" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="652" class="1005" name="add_ln40_read_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="9" slack="1"/>
<pin id="654" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_read "/>
</bind>
</comp>

<comp id="657" class="1005" name="bound_read_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="17" slack="1"/>
<pin id="659" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="662" class="1005" name="add_ln44_read_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="10" slack="1"/>
<pin id="664" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln44_read "/>
</bind>
</comp>

<comp id="668" class="1005" name="sext_ln50_1_cast_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="10" slack="1"/>
<pin id="670" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln50_1_cast "/>
</bind>
</comp>

<comp id="673" class="1005" name="sext_ln50_cast_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="11" slack="1"/>
<pin id="675" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln50_cast "/>
</bind>
</comp>

<comp id="678" class="1005" name="sext_ln44_cast_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="11" slack="1"/>
<pin id="680" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln44_cast "/>
</bind>
</comp>

<comp id="684" class="1005" name="select_ln53_cast_cast_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="10" slack="1"/>
<pin id="686" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln53_cast_cast "/>
</bind>
</comp>

<comp id="689" class="1005" name="icmp_ln40_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="9"/>
<pin id="691" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="693" class="1005" name="add_ln53_3_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="11" slack="10"/>
<pin id="695" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opset="add_ln53_3 "/>
</bind>
</comp>

<comp id="698" class="1005" name="gmem_in_addr_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_in_addr "/>
</bind>
</comp>

<comp id="704" class="1005" name="gmem_in_addr_read_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_in_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="28" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="30" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="104" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="106" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="86" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="132" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="138" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="168" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="144" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="58" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="60" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="60" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="243"><net_src comp="234" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="234" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="240" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="244" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="64" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="248" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="66" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="271"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="68" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="253" pin="2"/><net_sink comp="266" pin=2"/></net>

<net id="277"><net_src comp="266" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="266" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="70" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="72" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="274" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="74" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="284" pin="3"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="68" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="292" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="76" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="284" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="78" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="304" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="300" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="312" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="237" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="237" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="88" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="340"><net_src comp="234" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="90" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="333" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="60" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="333" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="360"><net_src comp="342" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="336" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="234" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="355" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="367" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="92" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="372" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="94" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="387"><net_src comp="367" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="96" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="78" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="376" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="388" pin="3"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="336" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="336" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="402" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="406" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="64" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="410" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="66" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="433"><net_src comp="420" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="68" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="415" pin="2"/><net_sink comp="428" pin=2"/></net>

<net id="439"><net_src comp="428" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="428" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="70" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="72" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="436" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="459"><net_src comp="74" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="446" pin="3"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="68" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="454" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="76" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="446" pin="3"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="78" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="477"><net_src comp="466" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="462" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="474" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="342" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="478" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="316" pin="2"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="347" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="396" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="492" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="347" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="492" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="502" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="64" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="506" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="66" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="529"><net_src comp="516" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="68" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="511" pin="2"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="524" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="70" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="524" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="547"><net_src comp="532" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="72" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="538" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="555"><net_src comp="76" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="542" pin="3"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="78" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="561"><net_src comp="550" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="484" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="558" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="571"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="568" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="583"><net_src comp="98" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="572" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="585"><net_src comp="100" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="586"><net_src comp="102" pin="0"/><net_sink comp="577" pin=3"/></net>

<net id="590"><net_src comp="577" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="16" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="587" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="347" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="90" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="327" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="612"><net_src comp="355" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="597" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="618" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="625"><net_src comp="622" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="629"><net_src comp="114" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="632"><net_src comp="626" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="636"><net_src comp="118" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="639"><net_src comp="633" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="643"><net_src comp="122" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="646"><net_src comp="640" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="650"><net_src comp="126" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="655"><net_src comp="150" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="660"><net_src comp="156" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="665"><net_src comp="162" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="671"><net_src comp="199" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="676"><net_src comp="203" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="681"><net_src comp="207" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="687"><net_src comp="215" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="692"><net_src comp="322" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="496" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="701"><net_src comp="591" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="707"><net_src comp="181" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="622" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inbuf | {12 }
 - Input state : 
	Port: load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2 : sext_ln44 | {1 }
	Port: load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2 : add_ln44 | {1 }
	Port: load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2 : bound | {1 }
	Port: load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2 : add_ln40 | {1 }
	Port: load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2 : select_ln53 | {1 }
	Port: load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2 : sext_ln50 | {1 }
	Port: load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2 : sext_ln50_1 | {1 }
	Port: load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2 : input_ftmap | {1 }
	Port: load_tile_mm_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_48_2 : gmem_in | {3 4 5 6 7 8 9 10 11 }
  - Chain level:
	State 1
		select_ln53_cast_cast : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		zext_ln40 : 1
		zext_ln44 : 1
		add_ln44_1 : 2
		add_ln45 : 2
		tmp : 3
		iy : 4
		trunc_ln44 : 5
		icmp_ln46 : 5
		iy_1 : 6
		shl_ln : 7
		zext_ln53 : 8
		shl_ln53_1 : 7
		zext_ln53_1 : 8
		sub_ln53 : 9
		icmp_ln40 : 1
		add_ln40_1 : 1
		br_ln40 : 2
		add_ln40_2 : 1
		icmp_ln48 : 1
		select_ln40 : 2
		select_ln40_1 : 2
		zext_ln53_5 : 3
		add_ln53_2 : 4
		trunc_ln53 : 5
		p_shl : 6
		trunc_ln53_1 : 5
		p_shl2 : 6
		sub_ln53_1 : 7
		zext_ln40_1 : 2
		zext_ln44_1 : 2
		add_ln44_2 : 3
		add_ln45_1 : 3
		tmp_4 : 4
		select_ln45 : 5
		trunc_ln44_1 : 6
		icmp_ln46_1 : 6
		select_ln46 : 7
		shl_ln53_mid1 : 8
		zext_ln53_2 : 9
		shl_ln53_1_mid1 : 8
		zext_ln53_3 : 9
		sub_ln53_2 : 10
		select_ln40_2 : 11
		zext_ln53_6 : 3
		add_ln53_3 : 8
		zext_ln50 : 3
		add_ln50 : 4
		add_ln51 : 4
		tmp_5 : 5
		ix : 6
		icmp_ln52 : 7
		trunc_ln53_2 : 7
		select_ln52 : 8
		shl_ln53_2 : 9
		zext_ln53_4 : 10
		add_ln53 : 12
		sext_ln53 : 13
		add_ln53_1 : 14
		trunc_ln7 : 15
		sext_ln53_1 : 16
		gmem_in_addr : 17
		add_ln48 : 3
		store_ln48 : 2
		store_ln48 : 3
		store_ln48 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		inbuf_addr : 1
		store_ln53 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |       add_ln44_1_fu_248       |    0    |    17   |
|          |        add_ln45_fu_253        |    0    |    17   |
|          |       add_ln40_1_fu_327       |    0    |    24   |
|          |       add_ln40_2_fu_336       |    0    |    16   |
|          |       add_ln53_2_fu_367       |    0    |    16   |
|          |       add_ln44_2_fu_410       |    0    |    17   |
|    add   |       add_ln45_1_fu_415       |    0    |    17   |
|          |       add_ln53_3_fu_496       |    0    |    17   |
|          |        add_ln50_fu_506        |    0    |    16   |
|          |        add_ln51_fu_511        |    0    |    16   |
|          |        add_ln53_fu_562        |    0    |    26   |
|          |       add_ln53_1_fu_572       |    0    |    71   |
|          |        add_ln48_fu_597        |    0    |    16   |
|----------|-------------------------------|---------|---------|
|          |        icmp_ln46_fu_278       |    0    |    17   |
|          |        icmp_ln40_fu_322       |    0    |    24   |
|   icmp   |        icmp_ln48_fu_342       |    0    |    16   |
|          |       icmp_ln46_1_fu_440      |    0    |    17   |
|          |        icmp_ln52_fu_532       |    0    |    17   |
|----------|-------------------------------|---------|---------|
|          |           iy_fu_266           |    0    |    10   |
|          |          iy_1_fu_284          |    0    |    8    |
|          |       select_ln40_fu_347      |    0    |    9    |
|          |      select_ln40_1_fu_355     |    0    |    9    |
|  select  |       select_ln45_fu_428      |    0    |    10   |
|          |       select_ln46_fu_446      |    0    |    8    |
|          |      select_ln40_2_fu_484     |    0    |    18   |
|          |           ix_fu_524           |    0    |    10   |
|          |       select_ln52_fu_542      |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |        sub_ln53_fu_316        |    0    |    25   |
|    sub   |       sub_ln53_1_fu_396       |    0    |    17   |
|          |       sub_ln53_2_fu_478       |    0    |    25   |
|----------|-------------------------------|---------|---------|
|          |  input_ftmap_read_read_fu_126 |    0    |    0    |
|          |  sext_ln50_1_read_read_fu_132 |    0    |    0    |
|          |   sext_ln50_read_read_fu_138  |    0    |    0    |
|          |  select_ln53_read_read_fu_144 |    0    |    0    |
|   read   |   add_ln40_read_read_fu_150   |    0    |    0    |
|          |     bound_read_read_fu_156    |    0    |    0    |
|          |   add_ln44_read_read_fu_162   |    0    |    0    |
|          |   sext_ln44_read_read_fu_168  |    0    |    0    |
|          | gmem_in_addr_read_read_fu_181 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_174      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    sext_ln50_1_cast_fu_199    |    0    |    0    |
|          |     sext_ln50_cast_fu_203     |    0    |    0    |
|   sext   |     sext_ln44_cast_fu_207     |    0    |    0    |
|          |    select_ln53_cast_fu_211    |    0    |    0    |
|          |        sext_ln53_fu_568       |    0    |    0    |
|          |       sext_ln53_1_fu_587      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |  select_ln53_cast_cast_fu_215 |    0    |    0    |
|          |        zext_ln40_fu_240       |    0    |    0    |
|          |        zext_ln44_fu_244       |    0    |    0    |
|          |        zext_ln53_fu_300       |    0    |    0    |
|          |       zext_ln53_1_fu_312      |    0    |    0    |
|          |       zext_ln53_5_fu_363      |    0    |    0    |
|   zext   |       zext_ln40_1_fu_402      |    0    |    0    |
|          |       zext_ln44_1_fu_406      |    0    |    0    |
|          |       zext_ln53_2_fu_462      |    0    |    0    |
|          |       zext_ln53_3_fu_474      |    0    |    0    |
|          |       zext_ln53_6_fu_492      |    0    |    0    |
|          |        zext_ln50_fu_502       |    0    |    0    |
|          |       zext_ln53_4_fu_558      |    0    |    0    |
|          |       zext_ln53_7_fu_618      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           tmp_fu_258          |    0    |    0    |
| bitselect|          tmp_4_fu_420         |    0    |    0    |
|          |          tmp_5_fu_516         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       trunc_ln44_fu_274       |    0    |    0    |
|          |       trunc_ln53_fu_372       |    0    |    0    |
|   trunc  |      trunc_ln53_1_fu_384      |    0    |    0    |
|          |      trunc_ln44_1_fu_436      |    0    |    0    |
|          |      trunc_ln53_2_fu_538      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         shl_ln_fu_292         |    0    |    0    |
|          |       shl_ln53_1_fu_304       |    0    |    0    |
|          |          p_shl_fu_376         |    0    |    0    |
|bitconcatenate|         p_shl2_fu_388         |    0    |    0    |
|          |      shl_ln53_mid1_fu_454     |    0    |    0    |
|          |     shl_ln53_1_mid1_fu_466    |    0    |    0    |
|          |       shl_ln53_2_fu_550       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|        trunc_ln7_fu_577       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   534   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    add_ln40_read_reg_652    |    9   |
|    add_ln44_read_reg_662    |   10   |
|      add_ln53_3_reg_693     |   11   |
|      bound_read_reg_657     |   17   |
|  gmem_in_addr_read_reg_704  |   32   |
|     gmem_in_addr_reg_698    |   32   |
|      icmp_ln40_reg_689      |    1   |
|    indvar_flatten_reg_640   |   17   |
|   input_ftmap_read_reg_647  |   64   |
|          px_reg_626         |    9   |
|          py_reg_633         |    9   |
|select_ln53_cast_cast_reg_684|   10   |
|    sext_ln44_cast_reg_678   |   11   |
|   sext_ln50_1_cast_reg_668  |   10   |
|    sext_ln50_cast_reg_673   |   11   |
+-----------------------------+--------+
|            Total            |   253  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   534  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   253  |    -   |
+-----------+--------+--------+
|   Total   |   253  |   534  |
+-----------+--------+--------+
