##############################################################################################################
##
##  Xilinx, Inc. 2009            www.xilinx.com  
##  Wed March 11 9:15: 2009
##
##  
##############################################################################################################
##  File name:       mig_23.ucf
## 
##  Details:     Constraints file
##                    targetted to FPGA:      xc3s1600efg320
##                    Speed Grade:            -4
##                    FPGA family:            spartan3e
##                    Design Entry:           vhdl
##                    Frequency:              133 MHz
##                    Data width:             16
##                    Memory:                 DDR_SDRAM/Components/MT46V32M16XX-5B
##                    Supported Part Numbers: MT46V32M16BN-5B;MT46V32M16FN-5B;MT46V32M16P-5B;MT46V32M16TG-5B
##                    Compatible FPGA's:      xc3s1200efg320 
##                    Design:                 with Test bench
##                    DCM Used:               Disabled
##                    Data Mask:              Enabled
##
##############################################################################################################


##############################################################################################################
## This paths are constrained to get rid of unconstrained paths.
##############################################################################################################
NET "clk_int" TNM_NET = "clk0";
NET "main_00/top0/data_path0/dqs_delayed_col*" TNM_NET = "dqs_clk";
TIMESPEC "TS_CLK" = FROM "clk0" TO "dqs_clk"  18 ns DATAPATHONLY;

NET "clk90_int" TNM_NET = "clk90";
TIMESPEC "TS_CLK90" = FROM "dqs_clk" TO "clk90" 18 ns DATAPATHONLY;

NET "main_00/top0/data_path0/data_read_controller0/gen_wr_en*fifo*_wr_en_inst/clk"
TNM_NET = "fifo_we_clk"; 
TIMESPEC "TS_WE_CLK" = FROM "dqs_clk" TO "fifo_we_clk"  5 ns DATAPATHONLY;

NET "main_00/top0/data_path0/data_read_controller0/gen_wr_addr*fifo*_wr_addr_inst/clk" TNM_NET = "fifo_waddr_clk";
TIMESPEC "TS_WADDR_CLK" = FROM "dqs_clk" TO "fifo_waddr_clk"  5 ns DATAPATHONLY;

#############################################################################################################
## Calibration Circuit Constraints
#############################################################################################################
## Placement constraints for LUTS in tap delay ckt
#############################################################################################################
INST "infrastructure_top0/cal_top0/tap_dly0/l0" RLOC=X0Y6;
INST "infrastructure_top0/cal_top0/tap_dly0/l0" U_SET = delay_calibration_chain;
 
INST "infrastructure_top0/cal_top0/tap_dly0/l1" RLOC=X0Y6;
INST "infrastructure_top0/cal_top0/tap_dly0/l1" U_SET = delay_calibration_chain;
 
INST "infrastructure_top0/cal_top0/tap_dly0/l2" RLOC=X0Y7;
INST "infrastructure_top0/cal_top0/tap_dly0/l2" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/l3" RLOC=X0Y7;
INST "infrastructure_top0/cal_top0/tap_dly0/l3" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/l4" RLOC=X1Y6;
INST "infrastructure_top0/cal_top0/tap_dly0/l4" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/l5" RLOC=X1Y6;
INST "infrastructure_top0/cal_top0/tap_dly0/l5" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/l6" RLOC=X1Y7;
INST "infrastructure_top0/cal_top0/tap_dly0/l6" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/l7" RLOC=X1Y7;
INST "infrastructure_top0/cal_top0/tap_dly0/l7" U_SET = delay_calibration_chain;
  
INST "infrastructure_top0/cal_top0/tap_dly0/l8" RLOC=X0Y4;
INST "infrastructure_top0/cal_top0/tap_dly0/l8" U_SET = delay_calibration_chain;
 
INST "infrastructure_top0/cal_top0/tap_dly0/l9" RLOC=X0Y4;
INST "infrastructure_top0/cal_top0/tap_dly0/l9" U_SET = delay_calibration_chain;
 
INST "infrastructure_top0/cal_top0/tap_dly0/l10" RLOC=X0Y5;
INST "infrastructure_top0/cal_top0/tap_dly0/l10" U_SET = delay_calibration_chain;
 
INST "infrastructure_top0/cal_top0/tap_dly0/l11" RLOC=X0Y5;
INST "infrastructure_top0/cal_top0/tap_dly0/l11" U_SET = delay_calibration_chain;
 
INST "infrastructure_top0/cal_top0/tap_dly0/l12" RLOC=X1Y4;
INST "infrastructure_top0/cal_top0/tap_dly0/l12" U_SET = delay_calibration_chain;
 
INST "infrastructure_top0/cal_top0/tap_dly0/l13" RLOC=X1Y4;
INST "infrastructure_top0/cal_top0/tap_dly0/l13" U_SET = delay_calibration_chain;
 
INST "infrastructure_top0/cal_top0/tap_dly0/l14" RLOC=X1Y5;
INST "infrastructure_top0/cal_top0/tap_dly0/l14" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/l15" RLOC=X1Y5;
INST "infrastructure_top0/cal_top0/tap_dly0/l15" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/l16" RLOC=X0Y2;
INST "infrastructure_top0/cal_top0/tap_dly0/l16" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/l17" RLOC=X0Y2;
INST "infrastructure_top0/cal_top0/tap_dly0/l17" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/l18" RLOC=X0Y3;
INST "infrastructure_top0/cal_top0/tap_dly0/l18" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/l19" RLOC=X0Y3;
INST "infrastructure_top0/cal_top0/tap_dly0/l19" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/l20" RLOC=X1Y2;
INST "infrastructure_top0/cal_top0/tap_dly0/l20" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/l21" RLOC=X1Y2;
INST "infrastructure_top0/cal_top0/tap_dly0/l21" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/l22" RLOC=X1Y3;
INST "infrastructure_top0/cal_top0/tap_dly0/l22" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/l23" RLOC=X1Y3;
INST "infrastructure_top0/cal_top0/tap_dly0/l23" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/l24" RLOC=X0Y0;
INST "infrastructure_top0/cal_top0/tap_dly0/l24" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/l25" RLOC=X0Y0;
INST "infrastructure_top0/cal_top0/tap_dly0/l25" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/l26" RLOC=X0Y1;
INST "infrastructure_top0/cal_top0/tap_dly0/l26" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/l27" RLOC=X0Y1;
INST "infrastructure_top0/cal_top0/tap_dly0/l27" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/l28" RLOC=X1Y0;
INST "infrastructure_top0/cal_top0/tap_dly0/l28" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/l29" RLOC=X1Y0;
INST "infrastructure_top0/cal_top0/tap_dly0/l29" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/l30" RLOC=X1Y1;
INST "infrastructure_top0/cal_top0/tap_dly0/l30" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/l31" RLOC=X1Y1;
INST "infrastructure_top0/cal_top0/tap_dly0/l31" U_SET = delay_calibration_chain;

#################################################################################################################
# Placement constraints for first stage flops in tap delay ckt
#################################################################################################################
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[0].r" RLOC=X0Y6;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[0].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[1].r" RLOC=X0Y6;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[1].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[2].r" RLOC=X0Y7;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[2].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[3].r" RLOC=X0Y7;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[3].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[4].r" RLOC=X1Y6;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[4].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[5].r" RLOC=X1Y6;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[5].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[6].r" RLOC=X1Y7;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[6].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[7].r" RLOC=X1Y7;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[7].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[8].r" RLOC=X0Y4;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[8].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[9].r" RLOC=X0Y4;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[9].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[10].r" RLOC=X0Y5;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[10].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[11].r" RLOC=X0Y5;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[11].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[12].r" RLOC=X1Y4;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[12].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[13].r" RLOC=X1Y4;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[13].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[14].r" RLOC=X1Y5;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[14].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[15].r" RLOC=X1Y5;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[15].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[16].r" RLOC=X0Y2;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[16].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[17].r" RLOC=X0Y2;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[17].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[18].r" RLOC=X0Y3;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[18].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[19].r" RLOC=X0Y3;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[19].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[20].r" RLOC=X1Y2;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[20].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[21].r" RLOC=X1Y2;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[21].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[22].r" RLOC=X1Y3;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[22].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[23].r" RLOC=X1Y3;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[23].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[24].r" RLOC=X0Y0;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[24].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[25].r" RLOC=X0Y0;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[25].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[26].r" RLOC=X0Y1;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[26].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[27].r" RLOC=X0Y1;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[27].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[28].r" RLOC=X1Y0;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[28].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[29].r" RLOC=X1Y0;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[29].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[30].r" RLOC=X1Y1;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[30].r" U_SET = delay_calibration_chain;

INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[31].r" RLOC=X1Y1;
INST "infrastructure_top0/cal_top0/tap_dly0/gen_tap1[31].r" U_SET = delay_calibration_chain;

#####################################################################################################################
## BEL constraints for LUTS in tap delay ckt
#####################################################################################################################
INST "infrastructure_top0/cal_top0/tap_dly0/l0"  BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l1"  BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l2"  BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l3"  BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l4"  BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l5"  BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l6"  BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l7"  BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l8"  BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l9"  BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l10" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l11" BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l12" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l13" BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l14" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l15" BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l16" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l17" BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l18" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l19" BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l20" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l21" BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l22" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l23" BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l24" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l25" BEL= F;  
INST "infrastructure_top0/cal_top0/tap_dly0/l26" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l27" BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l28" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l29" BEL= F;
INST "infrastructure_top0/cal_top0/tap_dly0/l30" BEL= G;
INST "infrastructure_top0/cal_top0/tap_dly0/l31" BEL= F;



##############################################################################################################
## RLOC Origin constraint for LUT delay calibration chain.
##############################################################################################################
INST "infrastructure_top0/cal_top0/tap_dly0/l0" RLOC_ORIGIN = X52Y130;

##############################################################################################################
## Area Group Constraint For tap_dly and cal_ctl module.
##############################################################################################################
INST "infrastructure_top0/cal_top0/cal_ctl0" AREA_GROUP = cal_ctl;
INST "infrastructure_top0/cal_top0/tap_dly0" AREA_GROUP = cal_ctl;
AREA_GROUP "cal_ctl" RANGE = SLICE_X52Y130:SLICE_X63Y143;
AREA_GROUP "cal_ctl" GROUP = CLOSED;

##############################################################################################################

#*******************************************************************************************#
#                        CONTROLLER 0
#*******************************************************************************************#

##############################################################################################################
## I/O STANDARDS
##############################################################################################################
NET  "cntrl0_ddr_dq[*]"                         IOSTANDARD = SSTL2_I;
NET  "cntrl0_ddr_a[*]"                          IOSTANDARD = SSTL2_I;
NET  "cntrl0_ddr_ba[*]"                         IOSTANDARD = SSTL2_I;
NET  "cntrl0_ddr_cke"                           IOSTANDARD = SSTL2_I;
NET  "cntrl0_ddr_cs_n"                          IOSTANDARD = SSTL2_I;
NET  "cntrl0_ddr_ras_n"                         IOSTANDARD = SSTL2_I;
NET  "cntrl0_ddr_cas_n"                         IOSTANDARD = SSTL2_I;
NET  "cntrl0_ddr_we_n"                          IOSTANDARD = SSTL2_I;
NET  "cntrl0_ddr_dm[*]"                         IOSTANDARD = SSTL2_I;
NET  "cntrl0_rst_dqs_div_in"                    IOSTANDARD = SSTL2_I;
NET  "cntrl0_rst_dqs_div_out"                   IOSTANDARD = SSTL2_I;
NET  "reset_in_n"                               IOSTANDARD = LVCMOS25;
NET  "cntrl0_led_error_output1"                 IOSTANDARD = SSTL2_I;
NET  "cntrl0_data_valid_out"                    IOSTANDARD = SSTL2_I;
NET  "cntrl0_init_done"                         IOSTANDARD = SSTL2_I;
NET  "cntrl0_ddr_dqs[*]"                        IOSTANDARD = SSTL2_I;
NET  "cntrl0_ddr_ck[*]"                         IOSTANDARD = DIFF_SSTL2_I;
NET  "cntrl0_ddr_ck_n[*]"                       IOSTANDARD = DIFF_SSTL2_I;


NET "clk_int" TNM_NET = "SYS_clk_int";
TIMESPEC "TS_SYS_clk_int" = PERIOD "SYS_clk_int" 7.52 ns HIGH 50 %;

NET "clk90_int" TNM_NET = "SYS_clk90_int";
TIMESPEC "TS_SYS_clk90_int" = PERIOD "SYS_clk90_int" 7.52 ns HIGH 50 %;


##############################################################################################################
# Pin Location Constraints for Clock,Masks, Address, and Controls 
##############################################################################################################
NET  "cntrl0_ddr_ck[0]"                           LOC = "C18" ;     #bank 1
NET  "cntrl0_ddr_ck_n[0]"                         LOC = "C17" ;     #bank 1
NET  "cntrl0_ddr_dm[0]"                           LOC = "L16" ;     #bank 
NET  "cntrl0_ddr_dm[1]"                           LOC = "D17" ;     #bank 1
NET  "cntrl0_ddr_a[12]"                           LOC = "E15" ;     #bank 1
NET  "cntrl0_ddr_a[11]"                           LOC = "E16" ;     #bank 1
NET  "cntrl0_ddr_a[10]"                           LOC = "J12" ;     #bank 1
NET  "cntrl0_ddr_a[9]"                            LOC = "J13" ;     #bank 1
NET  "cntrl0_ddr_a[8]"                            LOC = "N18" ;     #bank 1
NET  "cntrl0_ddr_a[7]"                            LOC = "M18" ;     #bank 1
NET  "cntrl0_ddr_a[6]"                            LOC = "M15" ;     #bank 1
NET  "cntrl0_ddr_a[5]"                            LOC = "M16" ;     #bank 1
NET  "cntrl0_ddr_a[4]"                            LOC = "P17" ;     #bank 1
NET  "cntrl0_ddr_a[3]"                            LOC = "P18" ;     #bank 1
NET  "cntrl0_ddr_a[2]"                            LOC = "N15" ;     #bank 1
NET  "cntrl0_ddr_a[1]"                            LOC = "N14" ;     #bank 1
NET  "cntrl0_ddr_a[0]"                            LOC = "R18" ;     #bank 1
NET  "cntrl0_ddr_ba[1]"                           LOC = "T18" ;     #bank 1
NET  "cntrl0_ddr_ba[0]"                           LOC = "U18" ;     #bank 1
NET  "cntrl0_ddr_cke"                                LOC = "T15" ;     #bank 1
NET  "cntrl0_ddr_cs_n"                            LOC = "M14" ;     #bank 1
NET  "cntrl0_ddr_ras_n"                           LOC = "P16" ;     #bank 1
NET  "cntrl0_ddr_cas_n"                           LOC = "R15" ;     #bank 1
NET  "cntrl0_ddr_we_n"                               LOC = "T17" ;     #bank 2
NET  "reset_in_n"                                 	LOC = "T16" | PULLUP;     #bank 2
NET  "cntrl0_led_error_output1"                   LOC = "U15" ;     #bank 2
NET  "cntrl0_data_valid_out"                      	LOC = "R10" ;     #LED
NET  "cntrl0_init_done"                           LOC = "R14" ;     #bank 2

##############################################################################################################
## MAXDELAY constraints
##############################################################################################################

##############################################################################################################
## Constraint to have the tap delay inverter connection wire length to be the same and minimum to get
## accurate calibration of tap delays. The following constraints are independent of frequency.
##############################################################################################################
NET "infrastructure_top0/cal_top0/tap_dly0/tap[7]"  MAXDELAY = 400 ps;
NET "infrastructure_top0/cal_top0/tap_dly0/tap[15]"  MAXDELAY = 400 ps;
NET "infrastructure_top0/cal_top0/tap_dly0/tap[23]"  MAXDELAY = 400 ps;

##############################################################################################################
## MAXDELAY constraint on inter LUT delay elements. This constraint is required to minimize the 
## wire delays between the LUTs.
##############################################################################################################
NET "main_00/top0/data_path0/data_read_controller0/gen_delay*dqs_delay_col*/delay*"  MAXDELAY = 200 ps;
NET "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed/delay*"  MAXDELAY = 200 ps;

##############################################################################################################
## Constraint from the dqs PAD to input of LUT delay element.
##############################################################################################################
NET "main_00/top0/dqs_int_delay_in*" MAXDELAY = 470 ps;

##############################################################################################################
## Constraint from rst_dqs_div_in PAD to input of LUT delay element.
##############################################################################################################
NET "main_00/top0/dqs_div_rst" MAXDELAY = 460 ps;

##############################################################################################################
## Following are the MAXDELAY constraints on delayed rst_dqs_div net and fifo write enable signals.
## These constraints are required since these paths are not covered by timing analysis. The requirement is total
## delay on delayed rst_dqs_div and fifo_wr_en nets should not exceed the clock period.
##############################################################################################################
NET "main_00/top0/data_path0/data_read_controller0/rst_dqs_div"  MAXDELAY = 3007 ps;
NET "main_00/top0/data_path0/data_read0/fifo*_wr_en*"                    MAXDELAY = 3007 ps;

##############################################################################################################
## The MAXDELAY value on fifo write address should be less than clock period. This constraint is 
## required since this path is not covered by timing analysis.
##############################################################################################################
NET "main_00/top0/data_path0/data_read0/fifo*_wr_addr[*]"           MAXDELAY = 6390 ps;

##############################################################################################################

##############################################################################################################
##  constraints for bit cntrl0_ddr_dq, 0, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr_dq[0]" LOC = "G13";     #bank 1
INST "main_00/top0/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit0" LOC = SLICE_X114Y104;
INST "main_00/top0/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit0" LOC = SLICE_X114Y105;

##############################################################################################################
##  constraints for bit cntrl0_ddr_dq, 1, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr_dq[1]" LOC = "G14";     #bank 1
INST "main_00/top0/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit1" LOC = SLICE_X112Y104;
INST "main_00/top0/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit1" LOC = SLICE_X112Y105;

##############################################################################################################
##  constraints for bit cntrl0_ddr_dq, 2, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr_dq[2]" LOC = "F17";     #bank 1
INST "main_00/top0/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit2" LOC = SLICE_X114Y100;
INST "main_00/top0/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit2" LOC = SLICE_X114Y101;

##############################################################################################################
##  constraints for bit cntrl0_ddr_dq, 3, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr_dq[3]" LOC = "F18";     #bank 1
INST "main_00/top0/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit3" LOC = SLICE_X112Y100;
INST "main_00/top0/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit3" LOC = SLICE_X112Y101;

##############################################################################################################
##  constraints for bit cntrl0_ddr_dqs, 0, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr_dqs[0]" LOC = "G16";     #bank 1

##############################################################################################################
## LUT location constraints for dqs_delayed_col1
##############################################################################################################
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one" LOC = SLICE_X114Y97;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one" BEL = F;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two" LOC = SLICE_X114Y97;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three" LOC = SLICE_X114Y96;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four" LOC = SLICE_X114Y96;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four" BEL = F;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five" LOC = SLICE_X115Y97;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six" LOC = SLICE_X115Y96;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six" BEL = G;

##############################################################################################################
## LUT location constraints for dqs_delayed_col0
##############################################################################################################
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/one" LOC = SLICE_X112Y97;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/one" BEL = F;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/two" LOC = SLICE_X112Y97;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/two" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/three" LOC = SLICE_X112Y96;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/three" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/four" LOC = SLICE_X112Y96;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/four" BEL = F;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/five" LOC = SLICE_X113Y97;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/five" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/six" LOC = SLICE_X113Y96;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/six" BEL = G;

##############################################################################################################
## Slice location constraints for Fifo write address and write enable
##############################################################################################################
INST "main_00/top0/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit0" LOC = SLICE_X115Y100;
INST "main_00/top0/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit1" LOC = SLICE_X115Y100;
INST "main_00/top0/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2" LOC = SLICE_X115Y101;
INST "main_00/top0/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit3" LOC = SLICE_X115Y101;
INST "main_00/top0/data_path0/data_read_controller0/gen_wr_addr[0].fifo_1_wr_addr_inst/bit0" LOC = SLICE_X113Y100;
INST "main_00/top0/data_path0/data_read_controller0/gen_wr_addr[0].fifo_1_wr_addr_inst/bit1" LOC = SLICE_X113Y100;
INST "main_00/top0/data_path0/data_read_controller0/gen_wr_addr[0].fifo_1_wr_addr_inst/bit2" LOC = SLICE_X113Y101;
INST "main_00/top0/data_path0/data_read_controller0/gen_wr_addr[0].fifo_1_wr_addr_inst/bit3" LOC = SLICE_X113Y101;
INST "main_00/top0/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst" LOC = SLICE_X115Y99;
INST "main_00/top0/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst" LOC = SLICE_X113Y99;

##############################################################################################################
##  constraints for bit cntrl0_ddr_dq, 4, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr_dq[4]" LOC = "H15";     #bank 1
INST "main_00/top0/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit4" LOC = SLICE_X114Y92;
INST "main_00/top0/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit4" LOC = SLICE_X114Y93;

##############################################################################################################
##  constraints for bit cntrl0_ddr_dq, 5, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr_dq[5]" LOC = "H14";     #bank 1
INST "main_00/top0/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5" LOC = SLICE_X112Y92;
INST "main_00/top0/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit5" LOC = SLICE_X112Y93;

##############################################################################################################
##  constraints for bit cntrl0_ddr_dq, 6, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr_dq[6]" LOC = "H17";     #bank 1
INST "main_00/top0/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit6" LOC = SLICE_X114Y88;
INST "main_00/top0/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit6" LOC = SLICE_X114Y89;

##############################################################################################################
##  constraints for bit cntrl0_ddr_dq, 7, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr_dq[7]" LOC = "H16";     #bank 1
INST "main_00/top0/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit7" LOC = SLICE_X112Y88;
INST "main_00/top0/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit7" LOC = SLICE_X112Y89;

##############################################################################################################
##  constraints for bit cntrl0_ddr_dq, 8, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr_dq[8]" LOC = "J14";     #bank 1
INST "main_00/top0/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit0" LOC = SLICE_X114Y80;
INST "main_00/top0/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit0" LOC = SLICE_X114Y81;

##############################################################################################################
##  constraints for bit cntrl0_ddr_dq, 9, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr_dq[9]" LOC = "J15";     #bank 1
INST "main_00/top0/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit1" LOC = SLICE_X112Y80;
INST "main_00/top0/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit1" LOC = SLICE_X112Y81;

##############################################################################################################
##  constraints for bit cntrl0_ddr_dq, 10, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr_dq[10]" LOC = "J16";     #bank 1
INST "main_00/top0/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit2" LOC = SLICE_X114Y76;
INST "main_00/top0/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit2" LOC = SLICE_X114Y77;

##############################################################################################################
##  constraints for bit cntrl0_ddr_dq, 11, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr_dq[11]" LOC = "J17";     #bank 1
INST "main_00/top0/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit3" LOC = SLICE_X112Y76;
INST "main_00/top0/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit3" LOC = SLICE_X112Y77;

##############################################################################################################
##  constraints for bit cntrl0_ddr_dqs, 1, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr_dqs[1]" LOC = "K14";     #bank 1

##############################################################################################################
## LUT location constraints for dqs_delayed_col1
##############################################################################################################
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/one" LOC = SLICE_X114Y73;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/one" BEL = F;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/two" LOC = SLICE_X114Y73;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/two" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/three" LOC = SLICE_X114Y72;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/three" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/four" LOC = SLICE_X114Y72;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/four" BEL = F;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/five" LOC = SLICE_X115Y73;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/five" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/six" LOC = SLICE_X115Y72;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/six" BEL = G;

##############################################################################################################
## LUT location constraints for dqs_delayed_col0
##############################################################################################################
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/one" LOC = SLICE_X112Y73;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/one" BEL = F;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/two" LOC = SLICE_X112Y73;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/two" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/three" LOC = SLICE_X112Y72;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/three" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/four" LOC = SLICE_X112Y72;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/four" BEL = F;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/five" LOC = SLICE_X113Y73;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/five" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/six" LOC = SLICE_X113Y72;
INST "main_00/top0/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/six" BEL = G;

##############################################################################################################
## Slice location constraints for Fifo write address and write enable
##############################################################################################################
INST "main_00/top0/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0" LOC = SLICE_X115Y76;
INST "main_00/top0/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit1" LOC = SLICE_X115Y76;
INST "main_00/top0/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit2" LOC = SLICE_X115Y77;
INST "main_00/top0/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3" LOC = SLICE_X115Y77;
INST "main_00/top0/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit0" LOC = SLICE_X113Y76;
INST "main_00/top0/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit1" LOC = SLICE_X113Y76;
INST "main_00/top0/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit2" LOC = SLICE_X113Y77;
INST "main_00/top0/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit3" LOC = SLICE_X113Y77;
INST "main_00/top0/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst" LOC = SLICE_X115Y75;
INST "main_00/top0/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst" LOC = SLICE_X113Y75;

##############################################################################################################
##  constraints for bit cntrl0_ddr_dq, 12, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr_dq[12]" LOC = "K12";     #bank 1
INST "main_00/top0/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit4" LOC = SLICE_X114Y68;
INST "main_00/top0/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit4" LOC = SLICE_X114Y69;

##############################################################################################################
##  constraints for bit cntrl0_ddr_dq, 13, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr_dq[13]" LOC = "K13";     #bank 1
INST "main_00/top0/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit5" LOC = SLICE_X112Y68;
INST "main_00/top0/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit5" LOC = SLICE_X112Y69;

##############################################################################################################
##  constraints for bit cntrl0_ddr_dq, 15, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr_dq[15]" LOC = "L18";     #bank 1
INST "main_00/top0/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7" LOC = SLICE_X112Y64;
INST "main_00/top0/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit7" LOC = SLICE_X112Y65;

##############################################################################################################
##  constraints for bit cntrl0_ddr_dq, 14, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr_dq[14]" LOC = "L15";     #bank 1
INST "main_00/top0/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit6" LOC = SLICE_X114Y60;
INST "main_00/top0/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit6" LOC = SLICE_X114Y61;

##############################################################################################################
##  constraints for bit cntrl0_rst_dqs_div_in, 1, location in tile: 1
##############################################################################################################
NET "cntrl0_rst_dqs_div_in" LOC = "F14";     #bank 1

##############################################################################################################
## Slice location constraints for delayed rst_dqs_div signal
##############################################################################################################
INST "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed/one" LOC = SLICE_X114Y117;
INST "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed/one" BEL = F;
INST "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed/two" LOC = SLICE_X114Y116;
INST "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed/two" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed/three" LOC = SLICE_X114Y117;
INST "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed/three" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed/four" LOC = SLICE_X115Y116;
INST "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed/four" BEL = F;
INST "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed/five" LOC = SLICE_X115Y116;
INST "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed/five" BEL = G;
INST "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed/six" LOC = SLICE_X115Y117;
INST "main_00/top0/data_path0/data_read_controller0/rst_dqs_div_delayed/six" BEL = G;

##############################################################################################################
##  constraints for bit cntrl0_rst_dqs_div_out, 1, location in tile: 0
##############################################################################################################
NET "cntrl0_rst_dqs_div_out" LOC = "F15";     #bank 1

##############################################################################################################
## Location constraint for rst_dqs_div_r flop in the controller. This is to be placed close the PAD
## that drives the rst_dqs_div _out signal to meet the timing.
##############################################################################################################
INST "main_00/top0/controller0/rst_dqs_div_r" LOC = SLICE_X102Y116;
##############################################################################################################
