INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/as08818/Documents/CA project/CA project.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/as08818/Documents/CA project/CA project.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/as08818/Documents/CA project/CA project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/as08818/Documents/CA project/CA project.srcs/sources_1/new/Control_Unit_task3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_task3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/as08818/Documents/CA project/CA project.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/as08818/Documents/CA project/CA project.srcs/sources_1/new/InsParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/as08818/Documents/CA project/CA project.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/as08818/Documents/CA project/CA project.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/as08818/Documents/CA project/CA project.srcs/sources_1/new/Program_Counter_task3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter_task3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/as08818/Documents/CA project/CA project.srcs/sources_1/new/RISC_V_Processor_task3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor_task3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/as08818/Documents/CA project/CA project.srcs/sources_1/new/branching_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branching_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/as08818/Documents/CA project/CA project.srcs/sources_1/new/data_extractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_extractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/as08818/Documents/CA project/CA project.srcs/sources_1/new/exmemreg_task3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exmemreg_task3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/as08818/Documents/CA project/CA project.srcs/sources_1/new/forwardingunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/as08818/Documents/CA project/CA project.srcs/sources_1/new/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/as08818/Documents/CA project/CA project.srcs/sources_1/new/idexreg_task3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexreg_task3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/as08818/Documents/CA project/CA project.srcs/sources_1/new/ifidreg_task3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifidreg_task3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/as08818/Documents/CA project/CA project.srcs/sources_1/new/memwbreg_task3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwbreg_task3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/as08818/Documents/CA project/CA project.srcs/sources_1/new/mux_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/as08818/Documents/CA project/CA project.srcs/sources_1/new/pipeline_flush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_flush
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/as08818/Documents/CA project/CA project.srcs/sources_1/new/registerFile_task3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile_task3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/as08818/Documents/CA project/CA project.srcs/sim_1/new/tb_RISC_V_Processor_task3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RISC_V_processor_task3
