const i=JSON.parse('{"key":"v-18769341","path":"/train/eda/chip-circuit/Part_4-chip_concepts/4_2_IR%E9%99%8D%E5%8E%8B%E5%88%86%E6%9E%90.html","title":"4.2 IR压降分析","lang":"zh-CN","frontmatter":{"title":"4.2 IR压降分析","order":2},"headers":[{"level":2,"title":"IR 压降问题是什么：","slug":"ir-压降问题是什么","link":"#ir-压降问题是什么","children":[]},{"level":2,"title":"IR 压降的类型","slug":"ir-压降的类型","link":"#ir-压降的类型","children":[{"level":3,"title":"静态 IR 压降","slug":"静态-ir-压降","link":"#静态-ir-压降","children":[]},{"level":3,"title":"动态 IR 压降","slug":"动态-ir-压降","link":"#动态-ir-压降","children":[]}]},{"level":2,"title":"IR 压降的原因","slug":"ir-压降的原因","link":"#ir-压降的原因","children":[]},{"level":2,"title":"IR 压降的影响","slug":"ir-压降的影响","link":"#ir-压降的影响","children":[]},{"level":2,"title":"IR 分析和修复：","slug":"ir-分析和修复","link":"#ir-分析和修复","children":[]},{"level":2,"title":"谢谢","slug":"谢谢","link":"#谢谢","children":[]}],"git":{"createdTime":1721213548000,"updatedTime":1721213548000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":1}]},"readingTime":{"minutes":8.24,"words":2471},"filePathRelative":"train/eda/chip-circuit/Part_4-chip_concepts/4_2_IR降压分析.md","localizedDate":"2024年7月17日","excerpt":"<p>在本文中，我们将讨论 ASIC 设计中 IR 压降是什么，为什么会出现 IR 压降问题，IR 压降的影响是什么，以及如何分析和预防 IR 压降问题。</p>\\n<h2> IR 压降问题是什么：</h2>\\n<p>IR中的 I 是指电流，R 是指电阻，他们相乘就是电压。故 IR drop 就是电压降。</p>\\n<p>通俗来讲，<strong>电压降，就是指从芯片源头供电到instance所消耗的电压</strong>，对于flipchip封装形式，就是从bump到instance PG pin的电压降。Instance实际得到的电压就是供电电压减去电压降的部分。比如bump接的外界输入电压Vdd 5V，Vss 0V，这个bump的电压到某一个instance后，可能Vdd只剩4V，Vss变为1V，那么这个instance得到的电压就只有3V，电压降就是2V。IR drop是芯片后端signoff的一项重要内容，必须保证IR drop不能过大，否则芯片可能会因为得不到所需的电压而发生逻辑错误或停止工作。这个IR drop也是会有相应spec要求的，一般会按照供电电压的百分比来定，如果定了10%，对于5V的输入来说，就要求IR drop不能大于0.5V。</p>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{i as data};
