Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun  5 16:31:31 2025
| Host         : AnishkM-Zenbook14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  62          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (62)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (122)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (62)
-------------------------
 There are 62 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (122)
--------------------------------------------------
 There are 122 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  133          inf        0.000                      0                  133           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.707ns  (logic 4.680ns (53.756%)  route 4.026ns (46.244%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  display/digit_sel_reg[1]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  display/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.831     1.309    my_counter/digit_sel[1]
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.295     1.604 r  my_counter/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.127     2.731    my_counter/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.152     2.883 r  my_counter/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.068     4.951    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.755     8.707 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.707    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.385ns  (logic 4.662ns (55.603%)  route 3.722ns (44.397%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  display/digit_sel_reg[1]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  display/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.842     1.320    my_counter/digit_sel[1]
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.295     1.615 r  my_counter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.212     2.827    my_counter/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.153     2.980 r  my_counter/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.669     4.648    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.736     8.385 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.385    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.309ns  (logic 4.433ns (53.350%)  route 3.876ns (46.650%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  display/digit_sel_reg[1]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  display/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.842     1.320    my_counter/digit_sel[1]
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.295     1.615 r  my_counter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.212     2.827    my_counter/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.124     2.951 r  my_counter/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.822     4.773    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.309 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.309    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.302ns  (logic 4.658ns (56.107%)  route 3.644ns (43.893%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  display/digit_sel_reg[1]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  display/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.831     1.309    my_counter/digit_sel[1]
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.295     1.604 r  my_counter/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.135     2.739    my_counter/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.146     2.885 r  my_counter/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.678     4.563    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.739     8.302 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.302    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.238ns  (logic 4.401ns (53.426%)  route 3.837ns (46.573%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  display/digit_sel_reg[1]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  display/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.831     1.309    my_counter/digit_sel[1]
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.295     1.604 r  my_counter/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.135     2.739    my_counter/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124     2.863 r  my_counter/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.870     4.734    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.238 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.238    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.089ns  (logic 4.417ns (54.605%)  route 3.672ns (45.395%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  display/digit_sel_reg[1]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  display/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.831     1.309    my_counter/digit_sel[1]
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.295     1.604 r  my_counter/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.127     2.731    my_counter/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124     2.855 r  my_counter/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.713     4.569    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.089 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.089    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.910ns  (logic 4.408ns (55.723%)  route 3.502ns (44.277%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  display/digit_sel_reg[1]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  display/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.831     1.309    my_counter/digit_sel[1]
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.295     1.604 r  my_counter/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.008     2.613    my_counter/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     2.737 r  my_counter/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.663     4.399    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.910 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.910    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.904ns  (logic 4.402ns (63.768%)  route 2.501ns (36.232%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  display/digit_sel_reg[0]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.693     1.211    display/digit_sel[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.150     1.361 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     3.169    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734     6.904 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.904    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.785ns  (logic 4.373ns (64.453%)  route 2.412ns (35.547%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  display/digit_sel_reg[0]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.695     1.213    display/digit_sel[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.148     1.361 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     3.078    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707     6.785 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.785    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.510ns  (logic 4.141ns (63.612%)  route 2.369ns (36.388%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  display/digit_sel_reg[0]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.695     1.213    display/digit_sel[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.124     1.337 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.673     3.011    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.510 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.510    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/refresh_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE                         0.000     0.000 r  display/refresh_counter_reg[0]/C
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display/refresh_counter_reg[0]/Q
                         net (fo=3, routed)           0.179     0.320    display/refresh_counter[0]
    SLICE_X59Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  display/refresh_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    display/refresh_counter[0]_i_1_n_0
    SLICE_X59Y22         FDRE                                         r  display/refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_counter/timer_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_counter/timer_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE                         0.000     0.000 r  my_counter/timer_reg[12]/C
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_counter/timer_reg[12]/Q
                         net (fo=2, routed)           0.117     0.258    my_counter/timer[12]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  my_counter/timer0_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.366    my_counter/p_1_in[12]
    SLICE_X63Y21         FDRE                                         r  my_counter/timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_counter/timer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_counter/timer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE                         0.000     0.000 r  my_counter/timer_reg[0]/C
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  my_counter/timer_reg[0]/Q
                         net (fo=3, routed)           0.185     0.326    my_counter/timer[0]
    SLICE_X62Y22         LUT1 (Prop_lut1_I0_O)        0.042     0.368 r  my_counter/timer[0]_i_1/O
                         net (fo=1, routed)           0.000     0.368    my_counter/p_1_in[0]
    SLICE_X62Y22         FDRE                                         r  my_counter/timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_counter/timer_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_counter/timer_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  my_counter/timer_reg[16]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_counter/timer_reg[16]/Q
                         net (fo=2, routed)           0.119     0.260    my_counter/timer[16]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  my_counter/timer0_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.368    my_counter/p_1_in[16]
    SLICE_X63Y22         FDRE                                         r  my_counter/timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_counter/timer_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_counter/timer_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE                         0.000     0.000 r  my_counter/timer_reg[20]/C
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_counter/timer_reg[20]/Q
                         net (fo=2, routed)           0.120     0.261    my_counter/timer[20]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  my_counter/timer0_carry__3/O[3]
                         net (fo=1, routed)           0.000     0.369    my_counter/p_1_in[20]
    SLICE_X63Y23         FDRE                                         r  my_counter/timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_counter/timer_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_counter/timer_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE                         0.000     0.000 r  my_counter/timer_reg[24]/C
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_counter/timer_reg[24]/Q
                         net (fo=2, routed)           0.120     0.261    my_counter/timer[24]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  my_counter/timer0_carry__4/O[3]
                         net (fo=1, routed)           0.000     0.369    my_counter/p_1_in[24]
    SLICE_X63Y24         FDRE                                         r  my_counter/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_counter/timer_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_counter/timer_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  my_counter/timer_reg[8]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_counter/timer_reg[8]/Q
                         net (fo=2, routed)           0.120     0.261    my_counter/timer[8]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  my_counter/timer0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.369    my_counter/p_1_in[8]
    SLICE_X63Y20         FDRE                                         r  my_counter/timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_counter/timer_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_counter/timer_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE                         0.000     0.000 r  my_counter/timer_reg[4]/C
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_counter/timer_reg[4]/Q
                         net (fo=2, routed)           0.120     0.261    my_counter/timer[4]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  my_counter/timer0_carry/O[3]
                         net (fo=1, routed)           0.000     0.369    my_counter/p_1_in[4]
    SLICE_X63Y19         FDRE                                         r  my_counter/timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_counter/timer_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_counter/timer_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  my_counter/timer_reg[13]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_counter/timer_reg[13]/Q
                         net (fo=2, routed)           0.114     0.255    my_counter/timer[13]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.370 r  my_counter/timer0_carry__2/O[0]
                         net (fo=1, routed)           0.000     0.370    my_counter/p_1_in[13]
    SLICE_X63Y22         FDRE                                         r  my_counter/timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_counter/timer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_counter/timer_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  my_counter/timer_reg[5]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_counter/timer_reg[5]/Q
                         net (fo=2, routed)           0.115     0.256    my_counter/timer[5]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.371 r  my_counter/timer0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.371    my_counter/p_1_in[5]
    SLICE_X63Y20         FDRE                                         r  my_counter/timer_reg[5]/D
  -------------------------------------------------------------------    -------------------





