

*** CYCLE 0
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000000
ifid:
	instr	NOP
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 1
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000004
ifid:
	instr	L.S F0 (96)R0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 2
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	L.S F2 (100)R0
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, L.S F0 (96)R0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 3
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	L.S F4 (104)R0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F0 (96)R0
		name 'INT', stage 1 (from end), cycle 0/1, L.S F2 (100)R0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 4
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	LW R1 (112)R0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F2 (100)R0
		name 'INT', stage 1 (from end), cycle 0/1, L.S F4 (104)R0
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F0 (96)R0


*** CYCLE 5
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	L.S F6 (108)R0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F4 (104)R0
		name 'INT', stage 1 (from end), cycle 0/1, LW R1 (112)R0
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F2 (100)R0


*** CYCLE 6
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	L.S F10 (116)R0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, LW R1 (112)R0
		name 'INT', stage 1 (from end), cycle 0/1, L.S F6 (108)R0
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F4 (104)R0


*** CYCLE 7
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F8 F6 F2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F6 (108)R0
		name 'INT', stage 1 (from end), cycle 0/1, L.S F10 (116)R0
ADD fu:
MULT fu:
DIV fu:
wb:
		LW R1 (112)R0


*** CYCLE 8
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	MULT.S F8 F6 F2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F10 (116)R0
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F6 (108)R0


*** CYCLE 9
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	DIV.S F8 F8 F0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F8 F6 F2
DIV fu:
wb:
		L.S F10 (116)R0


*** CYCLE 10
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=0         	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	DIV.S F8 F8 F0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F8 F6 F2
DIV fu:
wb:



*** CYCLE 11
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=0         	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	DIV.S F8 F8 F0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F8 F6 F2
DIV fu:
wb:



*** CYCLE 12
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=0         	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	DIV.S F8 F8 F0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F8 F6 F2
DIV fu:
wb:



*** CYCLE 13
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=0         	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	DIV.S F8 F8 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F8 F6 F2


*** CYCLE 14
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	ADD.S F8 F8 F6
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, DIV.S F8 F8 F0
wb:



*** CYCLE 15
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	ADD.S F8 F8 F6
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, DIV.S F8 F8 F0
wb:



*** CYCLE 16
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	ADD.S F8 F8 F6
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, DIV.S F8 F8 F0
wb:



*** CYCLE 17
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	ADD.S F8 F8 F6
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, DIV.S F8 F8 F0
wb:



*** CYCLE 18
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	ADD.S F8 F8 F6
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, DIV.S F8 F8 F0
wb:



*** CYCLE 19
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	ADD.S F8 F8 F6
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, DIV.S F8 F8 F0
wb:



*** CYCLE 20
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	ADD.S F8 F8 F6
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, DIV.S F8 F8 F0
wb:



*** CYCLE 21
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	ADD.S F8 F8 F6
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, DIV.S F8 F8 F0
wb:



*** CYCLE 22
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	ADD.S F8 F8 F6
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		DIV.S F8 F8 F0


*** CYCLE 23
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	BEQZ R1 #48
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F8 F8 F6
MULT fu:
DIV fu:
wb:



*** CYCLE 24
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	SUBI R1 R1 #1
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #48
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F8 F8 F6
MULT fu:
DIV fu:
wb:



*** CYCLE 25
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	SUBI R1 R1 #1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #48
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F8 F8 F6
MULT fu:
DIV fu:
wb:



*** CYCLE 26
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	SUBI R1 R1 #1
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		BEQZ R1 #48		ADD.S F8 F8 F6


*** CYCLE 27
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	MULT.S F12 F8 F8
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 28
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	MULT.S F12 F12 F0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F12 F8 F8
DIV fu:
wb:



*** CYCLE 29
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	MULT.S F12 F12 F0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F12 F8 F8
DIV fu:
wb:
		SUBI R1 R1 #1


*** CYCLE 30
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	MULT.S F12 F12 F0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F12 F8 F8
DIV fu:
wb:



*** CYCLE 31
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	MULT.S F12 F12 F0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F12 F8 F8
DIV fu:
wb:



*** CYCLE 32
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	MULT.S F12 F12 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F12 F8 F8


*** CYCLE 33
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F14 F8 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F12 F12 F0
DIV fu:
wb:



*** CYCLE 34
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	ADD.S F12 F12 F4
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F12 F12 F0
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F14 F8 F2
DIV fu:
wb:



*** CYCLE 35
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	ADD.S F12 F12 F4
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F12 F12 F0
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F14 F8 F2
DIV fu:
wb:



*** CYCLE 36
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	ADD.S F12 F12 F4
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F12 F12 F0
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F14 F8 F2
DIV fu:
wb:



*** CYCLE 37
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	ADD.S F12 F12 F4
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F14 F8 F2
DIV fu:
wb:
		MULT.S F12 F12 F0


*** CYCLE 38
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F12 F12 F14
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F12 F12 F4
MULT fu:
DIV fu:
wb:
		MULT.S F14 F8 F2


*** CYCLE 39
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=-6        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F12 F12 F14
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F12 F12 F4
MULT fu:
DIV fu:
wb:



*** CYCLE 40
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=-6        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F12 F12 F14
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F12 F12 F4
MULT fu:
DIV fu:
wb:



*** CYCLE 41
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=-6        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F12 F12 F14
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		ADD.S F12 F12 F4


*** CYCLE 42
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=-6        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	MULT.S F14 F0 F8
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F12 F12 F14
MULT fu:
DIV fu:
wb:



*** CYCLE 43
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=-6        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	MULT.S F14 F10 F14
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F12 F12 F14
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F14 F0 F8
DIV fu:
wb:



*** CYCLE 44
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=-6        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	MULT.S F14 F10 F14
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F12 F12 F14
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F14 F0 F8
DIV fu:
wb:



*** CYCLE 45
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=9         	F13=0         	F14=-6        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	MULT.S F14 F10 F14
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F14 F0 F8
DIV fu:
wb:
		ADD.S F12 F12 F14


*** CYCLE 46
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-6        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	MULT.S F14 F10 F14
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F14 F0 F8
DIV fu:
wb:



*** CYCLE 47
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-6        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	MULT.S F14 F10 F14
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F14 F0 F8


*** CYCLE 48
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-3        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	ADD.S F14 F14 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F14 F10 F14
DIV fu:
wb:



*** CYCLE 49
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-3        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	ADD.S F14 F14 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F14 F10 F14
DIV fu:
wb:



*** CYCLE 50
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-3        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	ADD.S F14 F14 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F14 F10 F14
DIV fu:
wb:



*** CYCLE 51
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-3        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	ADD.S F14 F14 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F14 F10 F14
DIV fu:
wb:



*** CYCLE 52
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-3        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	ADD.S F14 F14 F2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F14 F10 F14


*** CYCLE 53
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-6        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	DIV.S F12 F12 F14
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F14 F14 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 54
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-6        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	DIV.S F12 F12 F14
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F14 F14 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 55
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-6        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	DIV.S F12 F12 F14
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F14 F14 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 56
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-6        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	DIV.S F12 F12 F14
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		ADD.S F14 F14 F2


*** CYCLE 57
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, DIV.S F12 F12 F14
wb:



*** CYCLE 58
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, DIV.S F12 F12 F14
wb:



*** CYCLE 59
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, DIV.S F12 F12 F14
wb:



*** CYCLE 60
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, DIV.S F12 F12 F14
wb:



*** CYCLE 61
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, DIV.S F12 F12 F14
wb:



*** CYCLE 62
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, DIV.S F12 F12 F14
wb:



*** CYCLE 63
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, DIV.S F12 F12 F14
wb:



*** CYCLE 64
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, DIV.S F12 F12 F14
wb:



*** CYCLE 65
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		DIV.S F12 F12 F14


*** CYCLE 66
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=-0.75     	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000058
ifid:
	instr	J #-52
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, SUB.S F8 F8 F12
MULT fu:
DIV fu:
wb:



*** CYCLE 67
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=-0.75     	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000005C
ifid:
	instr	S.S F8 (120)R0
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, J #-52
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, SUB.S F8 F8 F12
MULT fu:
DIV fu:
wb:



*** CYCLE 68
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=-0.75     	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000005C
ifid:
	instr	S.S F8 (120)R0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, J #-52
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, SUB.S F8 F8 F12
MULT fu:
DIV fu:
wb:



*** CYCLE 69
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-3        	F9=0         	F10=2         	F11=0         
	F12=-0.75     	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000005C
ifid:
	instr	S.S F8 (120)R0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		J #-52		SUB.S F8 F8 F12


*** CYCLE 70
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=-0.75     	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	BEQZ R1 #48
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 71
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=-0.75     	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	SUBI R1 R1 #1
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #48
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 72
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=-0.75     	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	SUBI R1 R1 #1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #48
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 73
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=-0.75     	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	SUBI R1 R1 #1
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		BEQZ R1 #48


*** CYCLE 74
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=-0.75     	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	MULT.S F12 F8 F8
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 75
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=-0.75     	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	MULT.S F12 F12 F0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F12 F8 F8
DIV fu:
wb:



*** CYCLE 76
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=-0.75     	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	MULT.S F12 F12 F0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F12 F8 F8
DIV fu:
wb:
		SUBI R1 R1 #1


*** CYCLE 77
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=-0.75     	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	MULT.S F12 F12 F0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F12 F8 F8
DIV fu:
wb:



*** CYCLE 78
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=-0.75     	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	MULT.S F12 F12 F0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F12 F8 F8
DIV fu:
wb:



*** CYCLE 79
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=-0.75     	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	MULT.S F12 F12 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F12 F8 F8


*** CYCLE 80
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F14 F8 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F12 F12 F0
DIV fu:
wb:



*** CYCLE 81
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	ADD.S F12 F12 F4
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F12 F12 F0
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F14 F8 F2
DIV fu:
wb:



*** CYCLE 82
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	ADD.S F12 F12 F4
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F12 F12 F0
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F14 F8 F2
DIV fu:
wb:



*** CYCLE 83
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	ADD.S F12 F12 F4
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F12 F12 F0
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F14 F8 F2
DIV fu:
wb:



*** CYCLE 84
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	ADD.S F12 F12 F4
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F14 F8 F2
DIV fu:
wb:
		MULT.S F12 F12 F0


*** CYCLE 85
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4        	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F12 F12 F14
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F12 F12 F4
MULT fu:
DIV fu:
wb:
		MULT.S F14 F8 F2


*** CYCLE 86
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F12 F12 F14
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F12 F12 F4
MULT fu:
DIV fu:
wb:



*** CYCLE 87
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F12 F12 F14
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F12 F12 F4
MULT fu:
DIV fu:
wb:



*** CYCLE 88
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F12 F12 F14
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		ADD.S F12 F12 F4


*** CYCLE 89
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	MULT.S F14 F0 F8
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F12 F12 F14
MULT fu:
DIV fu:
wb:



*** CYCLE 90
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	MULT.S F14 F10 F14
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F12 F12 F14
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F14 F0 F8
DIV fu:
wb:



*** CYCLE 91
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	MULT.S F14 F10 F14
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F12 F12 F14
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F14 F0 F8
DIV fu:
wb:



*** CYCLE 92
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=5.0625    	F13=0         	F14=-4.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	MULT.S F14 F10 F14
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F14 F0 F8
DIV fu:
wb:
		ADD.S F12 F12 F14


*** CYCLE 93
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-4.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	MULT.S F14 F10 F14
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F14 F0 F8
DIV fu:
wb:



*** CYCLE 94
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-4.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	MULT.S F14 F10 F14
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F14 F0 F8


*** CYCLE 95
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-2.25     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	ADD.S F14 F14 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F14 F10 F14
DIV fu:
wb:



*** CYCLE 96
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-2.25     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	ADD.S F14 F14 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F14 F10 F14
DIV fu:
wb:



*** CYCLE 97
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-2.25     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	ADD.S F14 F14 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F14 F10 F14
DIV fu:
wb:



*** CYCLE 98
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-2.25     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	ADD.S F14 F14 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F14 F10 F14
DIV fu:
wb:



*** CYCLE 99
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-2.25     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	ADD.S F14 F14 F2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F14 F10 F14


*** CYCLE 100
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-4.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	DIV.S F12 F12 F14
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F14 F14 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 101
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-4.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	DIV.S F12 F12 F14
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F14 F14 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 102
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-4.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	DIV.S F12 F12 F14
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F14 F14 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 103
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-4.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	DIV.S F12 F12 F14
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		ADD.S F14 F14 F2


*** CYCLE 104
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, DIV.S F12 F12 F14
wb:



*** CYCLE 105
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, DIV.S F12 F12 F14
wb:



*** CYCLE 106
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, DIV.S F12 F12 F14
wb:



*** CYCLE 107
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, DIV.S F12 F12 F14
wb:



*** CYCLE 108
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, DIV.S F12 F12 F14
wb:



*** CYCLE 109
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, DIV.S F12 F12 F14
wb:



*** CYCLE 110
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, DIV.S F12 F12 F14
wb:



*** CYCLE 111
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, DIV.S F12 F12 F14
wb:



*** CYCLE 112
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=0.5625    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		DIV.S F12 F12 F14


*** CYCLE 113
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=-0.225    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000058
ifid:
	instr	J #-52
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, SUB.S F8 F8 F12
MULT fu:
DIV fu:
wb:



*** CYCLE 114
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=-0.225    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000005C
ifid:
	instr	S.S F8 (120)R0
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, J #-52
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, SUB.S F8 F8 F12
MULT fu:
DIV fu:
wb:



*** CYCLE 115
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=-0.225    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000005C
ifid:
	instr	S.S F8 (120)R0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, J #-52
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, SUB.S F8 F8 F12
MULT fu:
DIV fu:
wb:



*** CYCLE 116
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.25     	F9=0         	F10=2         	F11=0         
	F12=-0.225    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000005C
ifid:
	instr	S.S F8 (120)R0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		J #-52		SUB.S F8 F8 F12


*** CYCLE 117
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=-0.225    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	BEQZ R1 #48
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 118
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=-0.225    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	SUBI R1 R1 #1
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #48
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 119
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=-0.225    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	SUBI R1 R1 #1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #48
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 120
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=-0.225    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	SUBI R1 R1 #1
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		BEQZ R1 #48


*** CYCLE 121
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=-0.225    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	MULT.S F12 F8 F8
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 122
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=-0.225    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	MULT.S F12 F12 F0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, SUBI R1 R1 #1
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F12 F8 F8
DIV fu:
wb:



*** CYCLE 123
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=-0.225    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	MULT.S F12 F12 F0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F12 F8 F8
DIV fu:
wb:
		SUBI R1 R1 #1


*** CYCLE 124
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=-0.225    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	MULT.S F12 F12 F0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F12 F8 F8
DIV fu:
wb:



*** CYCLE 125
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=-0.225    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	MULT.S F12 F12 F0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F12 F8 F8
DIV fu:
wb:



*** CYCLE 126
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=-0.225    	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	MULT.S F12 F12 F0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F12 F8 F8


*** CYCLE 127
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	MULT.S F14 F8 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F12 F12 F0
DIV fu:
wb:



*** CYCLE 128
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	ADD.S F12 F12 F4
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F12 F12 F0
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F14 F8 F2
DIV fu:
wb:



*** CYCLE 129
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	ADD.S F12 F12 F4
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F12 F12 F0
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F14 F8 F2
DIV fu:
wb:



*** CYCLE 130
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	ADD.S F12 F12 F4
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F12 F12 F0
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F14 F8 F2
DIV fu:
wb:



*** CYCLE 131
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	ADD.S F12 F12 F4
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F14 F8 F2
DIV fu:
wb:
		MULT.S F12 F12 F0


*** CYCLE 132
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-2.5      	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F12 F12 F14
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F12 F12 F4
MULT fu:
DIV fu:
wb:
		MULT.S F14 F8 F2


*** CYCLE 133
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-4.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F12 F12 F14
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F12 F12 F4
MULT fu:
DIV fu:
wb:



*** CYCLE 134
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-4.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F12 F12 F14
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F12 F12 F4
MULT fu:
DIV fu:
wb:



*** CYCLE 135
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-4.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	ADD.S F12 F12 F14
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		ADD.S F12 F12 F4


*** CYCLE 136
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-4.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	MULT.S F14 F0 F8
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F12 F12 F14
MULT fu:
DIV fu:
wb:



*** CYCLE 137
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-4.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	MULT.S F14 F10 F14
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F12 F12 F14
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F14 F0 F8
DIV fu:
wb:



*** CYCLE 138
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-4.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	MULT.S F14 F10 F14
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F12 F12 F14
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F14 F0 F8
DIV fu:
wb:



*** CYCLE 139
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=4.10063   	F13=0         	F14=-4.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	MULT.S F14 F10 F14
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F14 F0 F8
DIV fu:
wb:
		ADD.S F12 F12 F14


*** CYCLE 140
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-4.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	MULT.S F14 F10 F14
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F14 F0 F8
DIV fu:
wb:



*** CYCLE 141
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-4.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	MULT.S F14 F10 F14
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F14 F0 F8


*** CYCLE 142
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-2.025    	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	ADD.S F14 F14 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F14 F10 F14
DIV fu:
wb:



*** CYCLE 143
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-2.025    	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	ADD.S F14 F14 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F14 F10 F14
DIV fu:
wb:



*** CYCLE 144
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-2.025    	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	ADD.S F14 F14 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F14 F10 F14
DIV fu:
wb:



*** CYCLE 145
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-2.025    	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	ADD.S F14 F14 F2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F14 F10 F14
DIV fu:
wb:



*** CYCLE 146
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-2.025    	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	ADD.S F14 F14 F2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		MULT.S F14 F10 F14


*** CYCLE 147
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-4.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	DIV.S F12 F12 F14
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, ADD.S F14 F14 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 148
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-4.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	DIV.S F12 F12 F14
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, ADD.S F14 F14 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 149
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-4.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	DIV.S F12 F12 F14
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, ADD.S F14 F14 F2
MULT fu:
DIV fu:
wb:



*** CYCLE 150
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-4.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	DIV.S F12 F12 F14
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		ADD.S F14 F14 F2


*** CYCLE 151
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, DIV.S F12 F12 F14
wb:



*** CYCLE 152
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, DIV.S F12 F12 F14
wb:



*** CYCLE 153
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, DIV.S F12 F12 F14
wb:



*** CYCLE 154
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, DIV.S F12 F12 F14
wb:



*** CYCLE 155
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, DIV.S F12 F12 F14
wb:



*** CYCLE 156
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, DIV.S F12 F12 F14
wb:



*** CYCLE 157
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, DIV.S F12 F12 F14
wb:



*** CYCLE 158
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, DIV.S F12 F12 F14
wb:



*** CYCLE 159
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=0.0506253 	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	SUB.S F8 F8 F12
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		DIV.S F12 F12 F14


*** CYCLE 160
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=-0.0246953	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000058
ifid:
	instr	J #-52
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, SUB.S F8 F8 F12
MULT fu:
DIV fu:
wb:



*** CYCLE 161
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=-0.0246953	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000005C
ifid:
	instr	S.S F8 (120)R0
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, J #-52
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, SUB.S F8 F8 F12
MULT fu:
DIV fu:
wb:



*** CYCLE 162
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=-0.0246953	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000005C
ifid:
	instr	S.S F8 (120)R0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, J #-52
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, SUB.S F8 F8 F12
MULT fu:
DIV fu:
wb:



*** CYCLE 163
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.025    	F9=0         	F10=2         	F11=0         
	F12=-0.0246953	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000005C
ifid:
	instr	S.S F8 (120)R0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		J #-52		SUB.S F8 F8 F12


*** CYCLE 164
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.0003   	F9=0         	F10=2         	F11=0         
	F12=-0.0246953	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	BEQZ R1 #48
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 165
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.0003   	F9=0         	F10=2         	F11=0         
	F12=-0.0246953	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	SUBI R1 R1 #1
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #48
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 166
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.0003   	F9=0         	F10=2         	F11=0         
	F12=-0.0246953	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	SUBI R1 R1 #1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #48
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 167
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.0003   	F9=0         	F10=2         	F11=0         
	F12=-0.0246953	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	SUBI R1 R1 #1
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		BEQZ R1 #48


*** CYCLE 168
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.0003   	F9=0         	F10=2         	F11=0         
	F12=-0.0246953	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000005C
ifid:
	instr	S.S F8 (120)R0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 169
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.0003   	F9=0         	F10=2         	F11=0         
	F12=-0.0246953	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000060
ifid:
	instr	HALT
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, S.S F8 (120)R0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 170
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.0003   	F9=0         	F10=2         	F11=0         
	F12=-0.0246953	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	0x3F800000
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, S.S F8 (120)R0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 171
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.0003   	F9=0         	F10=2         	F11=0         
	F12=-0.0246953	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	0x3F800000
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		S.S F8 (120)R0


*** CYCLE 172
Memory
	Address		Data
	0x00000000	98 00 00 60 98 02 00 64 98 04 00 68 8C 01 00 70
	0x00000010	98 06 00 6C 98 0A 00 74 04 C2 40 02 05 00 40 03
	0x00000020	05 06 40 00 10 20 00 30 28 21 00 01 05 08 60 02
	0x00000030	05 80 60 02 05 02 70 02 05 84 60 00 05 8E 60 00
	0x00000040	04 08 70 02 05 4E 70 02 05 C2 70 00 05 8E 60 03
	0x00000050	05 0C 40 01 0B FF FF CC B8 08 00 78 FC 00 00 00
	0x00000060	3F 80 00 00 40 00 00 00 00 00 00 00 BF 80 00 00
	0x00000070	00 00 00 03 40 00 00 00 C0 00 04 FE
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=1         	F1=0         	F2=2         	F3=0         
	F4=0         	F5=0         	F6=-1        	F7=0         
	F8=-2.0003   	F9=0         	F10=2         	F11=0         
	F12=-0.0246953	F13=0         	F14=-2.05     	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	0x3F800000
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:

SIMULATION COMPLETE!
EXECUTED 51 INSTRUCTIONS IN 172 CYCLES
CPI:  3.37
